(DELAYFILE
 (SDFVERSION "2.1")
 (DESIGN "top_0")
 (DATE "Tue Jul 16 19:11:23 2019")
 (VENDOR "ACTEL")
 (PROGRAM "Microsemi Libero Software, Release v11.9 SP2 Copyright (C) 1989-2018 Microsemi Corp. ")
 (VERSION "11.9.2.1")
 (DIVIDER /)
 (VOLTAGE 1.58:1.50:1.43)
 (PROCESS "best:nom:worst")
 (TEMPERATURE 0:25:70)
 (TIMESCALE 100ps)

//Data source: Silicon verified

 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE uart_0\/uart_tx_inst\/prescale_reg\[13\])
 (DELAY
  (ABSOLUTE
     (PORT D (8.64:10.71:11.69) (8.26:10.24:11.19))
     (PORT CLK (7.28:9.03:9.86) (7.31:9.06:9.89))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.74:7.12:7.77) (5.25:6.51:7.11))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE CORESPI_0\/USPI\/URF\/CLK_DIV_RNITNH8\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (18.09:22.42:24.48) (17.26:21.40:23.37))
     (IOPATH A Y (3.64:4.57:5.16) (4.43:5.56:6.28))
     (PORT B (6.66:8.25:9.01) (5.92:7.34:8.01))
     (IOPATH B Y (2.87:3.60:4.07) (2.72:3.42:3.86))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_0_I_29)
 (DELAY
  (ABSOLUTE
     (PORT A (2.35:2.92:3.18) (2.27:2.82:3.08))
     (IOPATH A Y (2.54:3.19:3.60) (3.45:4.33:4.88))
     (PORT B (10.97:13.60:14.85) (10.24:12.69:13.86))
     (IOPATH B Y (4.52:5.68:6.41) (5.04:6.33:7.14))
     (PORT C (9.00:11.16:12.18) (8.34:10.34:11.29))
     (IOPATH C Y (4.82:6.05:6.83) (5.30:6.65:7.51))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE SPI_master_0\/PWDATA_RNO\[13\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.35:2.92:3.18) (2.27:2.82:3.08))
     (IOPATH A Y (3.45:4.33:4.88) (3.63:4.56:5.15))
     (PORT B (11.50:14.26:15.57) (10.80:13.38:14.61))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram1_\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (27.46:34.05:37.18) (26.31:32.62:35.61))
     (PORT CLK (6.78:8.40:9.17) (6.88:8.53:9.31))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (9.78:12.13:13.25) (9.27:11.49:12.55))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE sp_fifo_0\/DFN1E1C0_dout\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (22.30:27.65:30.19) (23.46:29.09:31.76))
     (PORT CLK (7.02:8.71:9.51) (7.09:8.79:9.60))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.13:6.36:6.94) (4.73:5.87:6.41))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (12.41:15.39:16.80) (11.82:14.66:16.00))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.56:4.47:5.04))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram7__RNIPRQE\[15\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.47:3.06:3.34) (2.57:3.19:3.48))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.70:8.30:9.07) (6.79:8.42:9.20))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_lastbit_RNO_0)
 (DELAY
  (ABSOLUTE
     (PORT A (4.06:5.04:5.50) (3.75:4.65:5.08))
     (IOPATH A Y (3.64:4.57:5.16) (4.43:5.56:6.28))
     (PORT B (3.39:4.20:4.59) (3.16:3.92:4.28))
     (IOPATH B Y (2.87:3.60:4.07) (2.72:3.42:3.86))
  )
 )
 )
 (CELL
 (CELLTYPE "AO1A")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d1_I_79)
 (DELAY
  (ABSOLUTE
     (PORT A (6.66:8.26:9.02) (6.76:8.38:9.15))
     (IOPATH A Y (3.38:4.25:4.80) (2.56:3.22:3.63))
     (PORT B (2.82:3.50:3.82) (2.98:3.69:4.03))
     (IOPATH B Y (4.70:5.90:6.66) (4.49:5.64:6.36))
     (PORT C (6.75:8.36:9.13) (6.85:8.50:9.28))
     (IOPATH C Y (4.62:5.81:6.55) (4.46:5.61:6.33))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE sp_fifo_0\/DFN1E1C0_dout\[14\])
 (DELAY
  (ABSOLUTE
     (PORT D (15.75:19.52:21.31) (16.49:20.45:22.33))
     (PORT CLK (7.13:8.84:9.65) (7.17:8.89:9.71))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.13:6.36:6.94) (4.73:5.87:6.41))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (12.90:16.00:17.47) (12.32:15.28:16.68))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.56:4.47:5.04))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram5_\[6\])
 (DELAY
  (ABSOLUTE
     (PORT D (21.63:26.81:29.27) (20.46:25.37:27.70))
     (PORT CLK (6.99:8.67:9.47) (7.07:8.76:9.57))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (15.60:19.34:21.11) (14.74:18.28:19.96))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "AO1")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d0_I_106)
 (DELAY
  (ABSOLUTE
     (PORT A (2.27:2.82:3.08) (2.35:2.92:3.18))
     (IOPATH A Y (3.38:4.25:4.80) (2.56:3.22:3.63))
     (PORT B (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH B Y (4.00:5.02:5.67) (4.22:5.30:5.98))
     (PORT C (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH C Y (4.62:5.81:6.55) (4.46:5.61:6.33))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE sp_fifo_0\/DFN1E1C0_dout\[13\])
 (DELAY
  (ABSOLUTE
     (PORT D (19.43:24.10:26.31) (20.28:25.14:27.45))
     (PORT CLK (7.31:9.07:9.90) (7.35:9.11:9.95))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.99:6.18:6.75) (4.61:5.72:6.25))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (20.73:25.70:28.06) (19.46:24.13:26.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.56:4.47:5.04))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram3_\[15\])
 (DELAY
  (ABSOLUTE
     (PORT D (11.62:14.40:15.72) (11.14:13.81:15.08))
     (PORT CLK (7.32:9.07:9.90) (7.33:9.09:9.92))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (12.21:15.14:16.53) (12.94:16.05:17.52))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (3.07:3.85:4.35))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_checkorun)
 (DELAY
  (ABSOLUTE
     (PORT D (2.54:3.14:3.43) (2.43:3.02:3.29))
     (PORT CLK (7.20:8.93:9.75) (7.24:8.97:9.79))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.32:6.59:7.20) (4.90:6.08:6.63))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (21.45:26.60:29.04) (22.74:28.20:30.79))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (3.56:4.47:5.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (2.82:3.54:4.00))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR2")
 (INSTANCE uart_0\/uart_tx_inst\/bit_cnt_RNIFA7V\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.35:2.92:3.18) (2.27:2.82:3.08))
     (IOPATH A Y (3.58:4.50:5.08) (2.56:3.22:3.63))
     (PORT B (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH B Y (4.56:5.73:6.47) (3.63:4.56:5.15))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E0")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram7_\[12\])
 (DELAY
  (ABSOLUTE
     (PORT D (19.54:24.23:26.45) (18.62:23.08:25.20))
     (PORT CLK (7.52:9.32:10.18) (7.56:9.37:10.24))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (2.68:3.32:3.62) (2.80:3.47:3.79))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (3.07:3.85:4.35))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram6__RNIL3TR\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.66:8.26:9.02) (6.76:8.39:9.16))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3A")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/empty_out_RNI98PI2)
 (DELAY
  (ABSOLUTE
     (PORT A (7.42:9.20:10.05) (7.04:8.72:9.52))
     (IOPATH A Y (4.68:5.88:6.64) (4.52:5.68:6.41))
     (PORT B (2.27:2.82:3.08) (2.35:2.92:3.18))
     (IOPATH B Y (3.70:4.65:5.25) (3.27:4.11:4.64))
     (PORT C (11.65:14.44:15.77) (12.32:15.27:16.67))
     (IOPATH C Y (4.40:5.53:6.24) (4.28:5.37:6.07))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE uart_0\/uart_rx_inst\/data_reg\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.36:2.93:3.20) (2.47:3.06:3.34))
     (PORT CLK (7.27:9.01:9.84) (7.29:9.04:9.87))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (18.80:23.30:25.44) (17.93:22.24:24.28))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE uart_0\/uart_rx_inst\/bit_cnt_RNI7C4B6\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (14.24:17.65:19.27) (15.15:18.79:20.51))
     (IOPATH A Y (4.17:5.24:5.91) (4.45:5.59:6.31))
     (PORT B (8.18:10.14:11.07) (8.55:10.61:11.58))
     (IOPATH B Y (3.45:4.33:4.88) (3.63:4.56:5.15))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE uart_control_0\/s_axis_din_tdata_reg\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.39:2.96:3.23) (2.47:3.06:3.34))
     (PORT CLK (6.99:8.66:9.46) (7.06:8.76:9.56))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.92:6.10:6.66) (4.57:5.66:6.18))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (14.42:17.88:19.52) (13.60:16.86:18.41))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.56:4.47:5.04))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "AO1")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_I_79)
 (DELAY
  (ABSOLUTE
     (PORT A (2.35:2.92:3.18) (2.27:2.82:3.08))
     (IOPATH A Y (3.67:4.60:5.20) (3.27:4.11:4.64))
     (PORT B (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH B Y (4.70:5.90:6.66) (4.49:5.64:6.36))
     (PORT C (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH C Y (5.41:6.79:7.67) (4.98:6.25:7.06))
  )
 )
 )
 (CELL
 (CELLTYPE "OA1")
 (INSTANCE uart_0\/uart_tx_inst\/prescale_reg_RNO\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (17.36:21.52:23.49) (18.27:22.65:24.73))
     (IOPATH A Y (6.58:8.27:9.33) (4.49:5.64:6.36))
     (PORT B (16.72:20.73:22.64) (17.80:22.06:24.09))
     (IOPATH B Y (6.42:8.07:9.11) (4.28:5.37:6.07))
     (PORT C (2.54:3.14:3.43) (2.46:3.04:3.32))
     (IOPATH C Y (2.81:3.53:3.98) (2.86:3.59:4.05))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2A")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d1_I_108)
 (DELAY
  (ABSOLUTE
     (PORT A (6.75:8.37:9.14) (6.86:8.51:9.29))
     (IOPATH A Y (3.29:4.13:4.66) (3.79:4.76:5.37))
     (PORT B (6.86:8.50:9.28) (6.94:8.61:9.40))
     (IOPATH B Y (3.63:4.56:5.15) (4.56:5.73:6.47))
  )
 )
 )
 (CELL
 (CELLTYPE "AND2")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d0_I_7)
 (DELAY
  (ABSOLUTE
     (PORT A (14.72:18.24:19.92) (14.06:17.43:19.03))
     (IOPATH A Y (3.45:4.33:4.88) (3.63:4.56:5.15))
     (PORT B (7.46:9.25:10.10) (7.47:9.26:10.11))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_datahold\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (15.12:18.74:20.46) (14.28:17.71:19.33))
     (PORT CLK (7.42:9.19:10.04) (7.41:9.19:10.03))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.11:6.34:6.92) (4.72:5.86:6.39))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (9.73:12.06:13.16) (9.26:11.48:12.53))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (3.56:4.47:5.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE UART_fifo_0\/XOR2_RBINNXTSHIFT\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.41:4.23:4.61) (3.17:3.94:4.30))
     (IOPATH A Y (2.43:4.33:4.88) (2.80:3.62:4.08))
     (PORT B (2.83:3.51:3.84) (3.00:3.72:4.06))
     (IOPATH B Y (4.51:6.36:7.18) (5.28:8.75:9.87))
  )
 )
 )
 (CELL
 (CELLTYPE "AND2")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_I_17)
 (DELAY
  (ABSOLUTE
     (PORT A (6.85:8.49:9.27) (7.52:9.32:10.17))
     (IOPATH A Y (2.87:3.60:4.07) (2.72:3.42:3.86))
     (PORT B (7.42:9.20:10.05) (7.44:9.22:10.07))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram0__RNIFPJ9\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.36:2.93:3.20) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.68:8.28:9.04) (6.79:8.42:9.19))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg\[11\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.47:3.06:3.34) (2.39:2.96:3.23))
     (PORT CLK (6.72:8.33:9.10) (6.83:8.47:9.25))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.92:6.09:6.65) (4.57:5.67:6.19))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "DFN1P0")
 (INSTANCE uart_control_0\/RE_reg)
 (DELAY
  (ABSOLUTE
     (PORT D (2.39:2.96:3.23) (2.47:3.06:3.34))
     (PORT CLK (6.99:8.66:9.46) (7.06:8.76:9.56))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT PRE (5.14:6.38:6.96) (4.76:5.90:6.44))
     (IOPATH PRE Q (3.76:4.73:5.34) ())
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge PRE) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge PRE) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge PRE) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "IOPAD_IN")
 (INSTANCE PCLK_pad\/U0\/U0)
 (DELAY
  (ABSOLUTE
     (PORT PAD (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH PAD Y (6.44:8.39:10.16) (4.50:5.80:6.89))
  )
  (PATHPULSE PAD Y (2.00:2.00:2.00) (2.00:2.00:2.00))
 )
 (TIMINGCHECK 
     (WIDTH (posedge PAD) (20.00:20.00:20.00))
     (WIDTH (negedge PAD) (20.00:20.00:20.00))
 )
 )
 (CELL
 (CELLTYPE "AO18")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/un1_counter_q_m10)
 (DELAY
  (ABSOLUTE
     (PORT A (2.86:3.55:3.87) (2.71:3.36:3.67))
     (IOPATH A Y (2.87:3.60:4.07) (2.80:3.51:3.96))
     (PORT B (2.81:3.49:3.81) (3.00:3.72:4.06))
     (IOPATH B Y (4.98:6.25:7.06) (5.10:6.41:7.23))
     (PORT C (4.11:5.10:5.57) (3.79:4.70:5.13))
     (IOPATH C Y (3.92:4.93:5.56) (4.33:5.44:6.14))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram2__RNI9VBQ\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.91:8.56:9.35) (6.97:8.65:9.44))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram1__RNI3F5J\[13\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.45:3.04:3.32) (2.56:3.17:3.46))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.45:3.04:3.32) (2.54:3.14:3.43))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.81:8.45:9.22) (6.91:8.56:9.35))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3A")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_state_RNID0QR1)
 (DELAY
  (ABSOLUTE
     (PORT A (11.38:14.10:15.40) (11.98:14.85:16.21))
     (IOPATH A Y (2.54:3.19:3.60) (3.45:4.33:4.88))
     (PORT B (3.00:3.72:4.06) (2.83:3.51:3.84))
     (IOPATH B Y (4.52:5.68:6.41) (5.04:6.33:7.14))
     (PORT C (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH C Y (4.52:5.68:6.41) (4.68:5.88:6.64))
  )
 )
 )
 (CELL
 (CELLTYPE "AOI1B")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_state_RNO_1\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.85:4.77:5.21) (4.16:5.15:5.62))
     (IOPATH A Y (6.94:8.72:9.84) (5.16:6.48:7.32))
     (PORT B (2.82:3.50:3.82) (3.00:3.72:4.06))
     (IOPATH B Y (6.36:7.99:9.02) (4.60:5.78:6.52))
     (PORT C (2.27:2.82:3.08) (2.35:2.92:3.18))
     (IOPATH C Y (3.70:4.65:5.25) (3.43:4.31:4.87))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram3_\[12\])
 (DELAY
  (ABSOLUTE
     (PORT D (13.75:17.05:18.61) (12.60:15.62:17.06))
     (PORT CLK (7.10:8.80:9.61) (7.16:8.87:9.69))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (7.67:9.51:10.39) (8.01:9.93:10.84))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (3.07:3.85:4.35))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_state_RNIQ01P)
 (DELAY
  (ABSOLUTE
     (PORT A (10.89:13.50:14.74) (11.61:14.39:15.71))
     (IOPATH A Y (2.87:3.60:4.07) (2.72:3.42:3.86))
     (PORT B (13.21:16.37:17.88) (12.01:14.89:16.26))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram6__RNIL1601\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.36:2.93:3.20) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.76:8.38:9.15) (6.85:8.49:9.27))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram4_\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (4.12:5.11:5.58) (3.77:4.68:5.11))
     (PORT CLK (7.28:9.03:9.86) (7.30:9.05:9.89))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (18.18:22.54:24.61) (17.11:21.22:23.17))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram6__RNIHT501\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.36:2.93:3.20) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.71:8.32:9.08) (6.82:8.46:9.23))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram4__RNI58454\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.36:2.93:3.20))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (20.81:25.80:28.16) (19.98:24.78:27.05))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR3")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_I_75)
 (DELAY
  (ABSOLUTE
     (PORT A (9.40:11.66:12.73) (9.84:12.20:13.32))
     (IOPATH A Y (3.43:4.67:5.27) (3.21:4.64:5.23))
     (PORT B (6.83:8.47:9.25) (6.94:8.60:9.39))
     (IOPATH B Y (3.97:5.64:6.36) (4.38:5.53:6.24))
     (PORT C (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH C Y (4.81:6.67:7.53) (5.26:8.73:9.86))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram4__RNI0Q6I1\[9\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.36:2.93:3.20))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (11.69:14.49:15.82) (11.13:13.81:15.07))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE uart_0\/uart_rx_inst\/data_reg\[6\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.39:2.96:3.23) (2.47:3.06:3.34))
     (PORT CLK (7.27:9.01:9.84) (7.29:9.04:9.87))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (16.14:20.01:21.84) (15.39:19.08:20.83))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram4__RNIK99N1\[15\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (17.39:21.56:23.54) (16.63:20.62:22.51))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_consecutive_RNO_2)
 (DELAY
  (ABSOLUTE
     (PORT A (2.69:3.33:3.64) (2.84:3.52:3.84))
     (IOPATH A Y (2.87:3.60:4.07) (2.72:3.42:3.86))
     (PORT B (3.00:3.72:4.06) (2.83:3.51:3.84))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE uart_0\/uart_tx_inst\/prescale_reg_RNIV45E2\[8\])
 (DELAY
  (ABSOLUTE
     (PORT A (18.39:22.80:24.90) (17.67:21.91:23.92))
     (IOPATH A Y (3.64:4.57:5.16) (4.43:5.56:6.28))
     (PORT B (6.83:8.47:9.25) (6.91:8.57:9.36))
     (IOPATH B Y (2.87:3.60:4.07) (2.72:3.42:3.86))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg_RNO_2\[9\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.36:2.93:3.20))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (13.15:16.30:17.80) (13.68:16.96:18.52))
     (IOPATH S Y (3.38:4.50:5.08) (3.30:4.60:5.20))
  )
 )
 )
 (CELL
 (CELLTYPE "OA1")
 (INSTANCE CORESPI_0\/USPI\/URF\/sticky_RNIC3M11\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.45:3.04:3.32) (2.56:3.17:3.46))
     (IOPATH A Y (6.58:8.27:9.33) (4.49:5.64:6.36))
     (PORT B (2.94:3.64:3.98) (3.08:3.82:4.17))
     (IOPATH B Y (6.42:8.07:9.11) (4.28:5.37:6.07))
     (PORT C (12.21:15.13:16.52) (12.74:15.80:17.25))
     (IOPATH C Y (3.70:4.65:5.25) (3.43:4.31:4.87))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram3_\[10\])
 (DELAY
  (ABSOLUTE
     (PORT D (10.14:12.57:13.72) (9.60:11.91:13.00))
     (PORT CLK (7.31:9.07:9.90) (7.34:9.10:9.94))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (16.63:20.62:22.51) (17.62:21.85:23.85))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (3.07:3.85:4.35))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg_RNIE7P51\[8\])
 (DELAY
  (ABSOLUTE
     (PORT A (8.96:11.10:12.12) (8.49:10.53:11.49))
     (IOPATH A Y (2.54:3.19:3.60) (3.45:4.33:4.88))
     (PORT B (16.91:20.97:22.90) (15.70:19.47:21.26))
     (IOPATH B Y (4.52:5.68:6.41) (5.04:6.33:7.14))
     (PORT C (2.36:2.93:3.20) (2.47:3.06:3.34))
     (IOPATH C Y (4.52:5.68:6.41) (4.68:5.88:6.64))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram1_\[13\])
 (DELAY
  (ABSOLUTE
     (PORT D (18.85:23.37:25.52) (17.89:22.18:24.22))
     (PORT CLK (7.51:9.32:10.17) (7.50:9.29:10.15))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (21.50:26.66:29.11) (20.26:25.11:27.42))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE SPISDO_pad\/U0\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (19.77:24.51:26.76) (19.00:23.56:25.72))
     (IOPATH D DOUT (4.60:5.78:6.52) (4.65:5.84:6.59))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE CORESPI_0\/USPI\/URF\/control1\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (14.05:17.42:19.01) (13.61:16.88:18.43))
     (PORT CLK (6.89:8.54:9.33) (6.98:8.66:9.45))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.85:6.02:6.57) (4.51:5.59:6.11))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (17.77:22.03:24.06) (16.77:20.80:22.70))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (3.56:4.47:5.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR3C")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_first_RNO_2)
 (DELAY
  (ABSOLUTE
     (PORT A (3.41:4.23:4.61) (3.17:3.94:4.30))
     (IOPATH A Y (3.70:4.65:5.25) (3.27:4.11:4.64))
     (PORT B (7.68:9.52:10.39) (8.36:10.36:11.31))
     (IOPATH B Y (5.05:6.34:7.16) (4.52:5.68:6.41))
     (PORT C (18.76:23.26:25.40) (17.83:22.10:24.13))
     (IOPATH C Y (4.70:5.90:6.66) (4.52:5.68:6.41))
  )
 )
 )
 (CELL
 (CELLTYPE "AO1")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d0_I_99)
 (DELAY
  (ABSOLUTE
     (PORT A (2.27:2.82:3.08) (2.35:2.92:3.18))
     (IOPATH A Y (3.38:4.25:4.80) (2.56:3.22:3.63))
     (PORT B (9.38:11.63:12.70) (8.57:10.62:11.60))
     (IOPATH B Y (4.00:5.02:5.67) (4.22:5.30:5.98))
     (PORT C (7.28:9.02:9.85) (6.67:8.27:9.03))
     (IOPATH C Y (4.62:5.81:6.55) (4.46:5.61:6.33))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE uart_0\/uart_tx_inst\/prescale_reg\[14\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.47:3.06:3.34) (2.36:2.93:3.20))
     (PORT CLK (7.28:9.03:9.86) (7.31:9.06:9.89))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.74:7.12:7.77) (5.25:6.51:7.11))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "AND2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/un1_rd_pointer_q_I_1)
 (DELAY
  (ABSOLUTE
     (PORT A (6.60:8.19:8.94) (6.73:8.34:9.11))
     (IOPATH A Y (3.45:4.33:4.88) (3.63:4.56:5.15))
     (PORT B (3.00:3.72:4.06) (2.84:3.53:3.85))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "AND2")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d0_I_114)
 (DELAY
  (ABSOLUTE
     (PORT A (2.84:3.52:3.84) (2.69:3.33:3.64))
     (IOPATH A Y (3.45:4.33:4.88) (3.63:4.56:5.15))
     (PORT B (7.13:8.84:9.65) (6.77:8.39:9.16))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram5_\[16\])
 (DELAY
  (ABSOLUTE
     (PORT D (19.98:24.77:27.04) (18.98:23.54:25.70))
     (PORT CLK (7.16:8.88:9.69) (7.25:8.98:9.81))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (10.30:12.77:13.95) (9.75:12.08:13.19))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2A")
 (INSTANCE CORESPI_0\/USPI\/URF\/sticky_RNIFING7\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.36:5.48:6.19) (4.70:5.90:6.66))
     (PORT B (2.47:3.06:3.34) (2.36:2.93:3.20))
     (IOPATH B Y (3.90:4.90:5.53) (4.30:5.41:6.10))
     (PORT S (9.90:12.28:13.41) (9.40:11.66:12.73))
     (IOPATH S Y (2.59:4.25:4.80) (2.64:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3")
 (INSTANCE CORESPI_0\/USPI\/URF\/prdata_2_i_a2_2_1\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.86:3.55:3.87) (2.71:3.36:3.67))
     (IOPATH A Y (3.45:4.33:4.88) (2.54:3.19:3.60))
     (PORT B (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH B Y (5.04:6.33:7.14) (4.52:5.68:6.41))
     (PORT C (11.66:14.46:15.78) (10.78:13.37:14.59))
     (IOPATH C Y (5.30:6.65:7.51) (4.82:6.05:6.83))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_bitcnt_RNIO1A41\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.82:3.50:3.82) (2.99:3.71:4.05))
     (IOPATH A Y (2.87:3.60:4.07) (2.72:3.42:3.86))
     (PORT B (3.63:4.50:4.91) (3.37:4.18:4.56))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "AO18")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/un1_counter_q_m22)
 (DELAY
  (ABSOLUTE
     (PORT A (2.84:3.52:3.84) (2.69:3.33:3.64))
     (IOPATH A Y (2.87:3.60:4.07) (2.80:3.51:3.96))
     (PORT B (2.83:3.51:3.84) (3.00:3.72:4.06))
     (IOPATH B Y (4.98:6.25:7.06) (5.10:6.41:7.23))
     (PORT C (6.57:8.14:8.89) (6.27:7.77:8.48))
     (IOPATH C Y (3.92:4.93:5.56) (4.33:5.44:6.14))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE CORESPI_0\/USPI\/URF\/control1\[7\])
 (DELAY
  (ABSOLUTE
     (PORT D (3.00:3.72:4.06) (2.83:3.51:3.84))
     (PORT CLK (6.89:8.54:9.33) (6.98:8.66:9.45))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.85:6.02:6.57) (4.51:5.59:6.11))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (17.56:21.77:23.77) (16.56:20.53:22.42))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (3.56:4.47:5.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram4__RNIT0554\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.36:2.93:3.20))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (15.50:19.22:20.99) (14.51:17.99:19.65))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE SPI_master_0\/PWDATA\[15\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.39:2.96:3.23) (2.47:3.06:3.34))
     (PORT CLK (7.17:8.89:9.70) (7.21:8.94:9.76))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.40:6.70:7.31) (4.98:6.18:6.75))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "DFN1P0")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/empty_out)
 (DELAY
  (ABSOLUTE
     (PORT D (2.47:3.06:3.34) (2.36:2.93:3.20))
     (PORT CLK (6.89:8.54:9.32) (6.98:8.65:9.45))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT PRE (5.18:6.42:7.01) (4.79:5.94:6.49))
     (IOPATH PRE Q (3.76:4.73:5.34) ())
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge PRE) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge PRE) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge PRE) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_datareg_RNO\[14\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (9.50:11.78:12.86) (8.79:10.90:11.90))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (29.54:36.62:39.98) (31.00:38.44:41.97))
     (IOPATH S Y (3.38:4.50:5.08) (3.30:4.60:5.20))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE uart_control_0\/s_axis_din_tdata_reg\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.39:2.96:3.23) (2.47:3.06:3.34))
     (PORT CLK (7.17:8.89:9.71) (7.21:8.94:9.76))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.02:6.23:6.80) (4.64:5.76:6.29))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (13.75:17.05:18.61) (13.00:16.12:17.60))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.56:4.47:5.04))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "AND2")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d0_I_120)
 (DELAY
  (ABSOLUTE
     (PORT A (2.35:2.92:3.18) (2.27:2.82:3.08))
     (IOPATH A Y (3.45:4.33:4.88) (3.63:4.56:5.15))
     (PORT B (2.98:3.69:4.03) (2.82:3.50:3.82))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg\[14\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.47:3.06:3.34) (2.36:2.93:3.20))
     (PORT CLK (6.76:8.38:9.15) (6.86:8.51:9.29))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.00:6.20:6.77) (4.64:5.75:6.28))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "AO1A")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_rxbusy_RNO)
 (DELAY
  (ABSOLUTE
     (PORT A (3.92:4.86:5.31) (3.61:4.48:4.89))
     (IOPATH A Y (3.38:4.25:4.80) (2.56:3.22:3.63))
     (PORT B (2.98:3.69:4.03) (2.82:3.50:3.82))
     (IOPATH B Y (4.00:5.02:5.67) (4.22:5.30:5.98))
     (PORT C (2.82:3.50:3.82) (2.98:3.69:4.03))
     (IOPATH C Y (5.42:6.81:7.68) (4.98:6.25:7.06))
  )
 )
 )
 (CELL
 (CELLTYPE "XNOR2")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d2_I_61)
 (DELAY
  (ABSOLUTE
     (PORT A (9.63:11.94:13.03) (9.31:11.54:12.60))
     (IOPATH A Y (2.43:4.33:4.88) (2.80:3.62:4.08))
     (PORT B (6.93:8.59:9.37) (7.01:8.69:9.49))
     (IOPATH B Y (4.68:8.30:9.37) (4.25:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram4__RNIR4RB1\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (15.05:18.66:20.37) (14.47:17.94:19.59))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/txfifo_datadelay\[14\])
 (DELAY
  (ABSOLUTE
     (PORT D (11.93:14.79:16.15) (11.03:13.68:14.93))
     (PORT CLK (7.46:9.25:10.10) (7.47:9.26:10.11))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.96:6.15:6.71) (4.60:5.71:6.23))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_bitcnt_RNIFL6O\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (8.08:10.02:10.94) (7.75:9.61:10.49))
     (IOPATH A Y (3.45:4.33:4.88) (3.63:4.56:5.15))
     (PORT B (2.98:3.69:4.03) (2.82:3.50:3.82))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_bitsel\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.39:2.96:3.23) (2.47:3.06:3.34))
     (PORT CLK (7.17:8.89:9.70) (7.21:8.94:9.76))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.14:6.37:6.96) (4.74:5.88:6.42))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (9.99:12.38:13.52) (9.19:11.39:12.44))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.56:4.47:5.04))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE SPI_master_0\/current_state_RNO\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (11.10:13.76:15.03) (10.67:13.22:14.44))
     (IOPATH A Y (2.56:3.22:3.63) (3.58:4.50:5.08))
     (PORT B (3.33:4.13:4.51) (3.59:4.45:4.86))
     (IOPATH B Y (4.17:5.24:5.91) (4.59:5.76:6.50))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram2__RNIBVKU\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.36:2.93:3.20) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.65:8.24:8.99) (6.76:8.38:9.15))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3B")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_awe6)
 (DELAY
  (ABSOLUTE
     (PORT A (5.18:6.42:7.01) (4.75:5.89:6.43))
     (IOPATH A Y (4.70:5.90:6.66) (4.52:5.68:6.41))
     (PORT B (3.88:4.80:5.25) (4.16:5.16:5.63))
     (IOPATH B Y (5.05:6.34:7.16) (4.52:5.68:6.41))
     (PORT C (5.14:6.37:6.95) (4.66:5.77:6.30))
     (IOPATH C Y (3.45:4.33:4.88) (2.54:3.19:3.60))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/SYNC1_stxp_dataerr)
 (DELAY
  (ABSOLUTE
     (PORT D (11.17:13.85:15.12) (10.69:13.25:14.47))
     (PORT CLK (6.93:8.59:9.38) (7.01:8.69:9.49))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.15:6.39:6.97) (4.76:5.90:6.44))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_I_24)
 (DELAY
  (ABSOLUTE
     (PORT A (2.69:3.33:3.64) (2.84:3.52:3.84))
     (IOPATH A Y (3.46:4.65:5.25) (3.21:4.64:5.23))
     (PORT B (7.35:9.11:9.95) (7.35:9.12:9.95))
     (IOPATH B Y (4.68:8.30:9.37) (4.25:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_TRI")
 (INSTANCE GD_pad\/U0\/U0)
 (DELAY
  (ABSOLUTE
     (PORT D (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH D PAD (16.38:21.34:25.83) (20.62:26.59:31.59))
     (PORT E (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH E PAD (16.38:23.47:27.88) (20.40:27.11:32.20))
  )
  (PATHPULSE D PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
  (PATHPULSE E PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
 )
 (TIMINGCHECK 
     (WIDTH (posedge D) (20.00:20.00:20.00))
     (WIDTH (negedge D) (20.00:20.00:20.00))
     (WIDTH (posedge E) (20.00:20.00:20.00))
     (WIDTH (negedge E) (20.00:20.00:20.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram0__RNIC9FP2\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (9.72:12.05:13.16) (9.20:11.41:12.45))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (10.84:13.44:14.67) (10.38:12.87:14.05))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3A")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_bitsel_RNO\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.27:2.82:3.08) (2.35:2.92:3.18))
     (IOPATH A Y (2.54:3.19:3.60) (3.45:4.33:4.88))
     (PORT B (9.07:11.25:12.28) (8.31:10.31:11.25))
     (IOPATH B Y (4.52:5.68:6.41) (5.04:6.33:7.14))
     (PORT C (2.82:3.50:3.82) (3.01:3.73:4.08))
     (IOPATH C Y (4.52:5.68:6.41) (4.68:5.88:6.64))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE uart_0\/uart_rx_inst\/data_reg\[7\])
 (DELAY
  (ABSOLUTE
     (PORT D (16.56:20.53:22.42) (17.38:21.55:23.53))
     (PORT CLK (7.08:8.78:9.58) (7.14:8.85:9.66))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (9.51:11.79:12.88) (8.83:10.95:11.95))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR3C")
 (INSTANCE CORESPI_0\/USPI\/URF\/un1_CLK_DIV_1_sqmuxa_1_i_a2)
 (DELAY
  (ABSOLUTE
     (PORT A (11.33:14.05:15.34) (11.91:14.76:16.12))
     (IOPATH A Y (3.45:4.33:4.88) (2.54:3.19:3.60))
     (PORT B (7.44:9.23:10.07) (7.80:9.68:10.56))
     (IOPATH B Y (5.05:6.34:7.16) (4.52:5.68:6.41))
     (PORT C (16.76:20.78:22.69) (16.08:19.93:21.76))
     (IOPATH C Y (4.70:5.90:6.66) (4.52:5.68:6.41))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_bitsel\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.39:2.96:3.23) (2.47:3.06:3.34))
     (PORT CLK (7.17:8.89:9.70) (7.21:8.94:9.76))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.14:6.37:6.96) (4.74:5.88:6.42))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (2.84:3.52:3.84) (2.69:3.33:3.64))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.56:4.47:5.04))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE uart_control_0\/s_axis_din_tdata_reg_RNO\[12\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.49:3.09:3.37) (2.41:2.99:3.26))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.49:3.09:3.37) (2.39:2.96:3.23))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (12.48:15.47:16.89) (11.88:14.73:16.08))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E0C0")
 (INSTANCE SPI_master_0\/SPI_data\[10\])
 (DELAY
  (ABSOLUTE
     (PORT D (12.05:14.95:16.32) (11.67:14.47:15.79))
     (PORT CLK (6.88:8.53:9.31) (6.97:8.64:9.43))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.55:6.89:7.52) (5.21:6.46:7.05))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (12.59:15.61:17.04) (13.27:16.45:17.96))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (3.07:3.85:4.35))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE CORESPI_0\/USPI\/URXF\/empty_out_RNIN7SJ4)
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (3.64:4.57:5.16) (4.43:5.56:6.28))
     (PORT B (22.74:28.19:30.78) (23.85:29.57:32.28))
     (IOPATH B Y (3.45:4.33:4.88) (3.63:4.56:5.15))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_0_I_39)
 (DELAY
  (ABSOLUTE
     (PORT A (11.91:14.76:16.12) (12.81:15.88:17.34))
     (IOPATH A Y (3.27:4.11:4.64) (3.70:4.65:5.25))
     (PORT B (3.28:4.07:4.45) (3.52:4.36:4.76))
     (IOPATH B Y (4.28:5.37:6.07) (4.40:5.53:6.24))
     (PORT C (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH C Y (4.52:5.68:6.41) (4.68:5.88:6.64))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE uart_0\/uart_tx_inst\/prescale_reg_RNICQHM\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (7.75:9.61:10.49) (7.45:9.24:10.09))
     (IOPATH A Y (2.56:3.22:3.63) (3.58:4.50:5.08))
     (PORT B (10.91:13.53:14.77) (10.45:12.95:14.14))
     (IOPATH B Y (3.63:4.56:5.15) (4.56:5.73:6.47))
  )
 )
 )
 (CELL
 (CELLTYPE "AO1")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d0_I_88)
 (DELAY
  (ABSOLUTE
     (PORT A (2.84:3.52:3.84) (2.69:3.33:3.64))
     (IOPATH A Y (3.67:4.60:5.20) (3.27:4.11:4.64))
     (PORT B (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH B Y (4.00:5.02:5.67) (4.22:5.30:5.98))
     (PORT C (6.97:8.64:9.43) (7.62:9.44:10.31))
     (IOPATH C Y (5.41:6.79:7.67) (4.98:6.25:7.06))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_lastframe)
 (DELAY
  (ABSOLUTE
     (PORT D (13.57:16.82:18.37) (14.39:17.84:19.48))
     (PORT CLK (7.27:9.02:9.84) (7.29:9.04:9.87))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.12:6.35:6.93) (4.72:5.86:6.39))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (2.70:3.35:3.65) (2.86:3.55:3.87))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.56:4.47:5.04))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (2.82:3.54:4.00))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg_RNO_0\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.56:3.17:3.46) (2.45:3.04:3.32))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.65:3.29:3.59) (2.56:3.18:3.47))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (9.47:11.74:12.82) (8.99:11.15:12.18))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/wr_pointer_q_RNI8G6G\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.08:3.82:4.17) (3.25:4.03:4.40))
     (IOPATH A Y (2.87:3.60:4.07) (2.72:3.42:3.86))
     (PORT B (8.77:10.87:11.87) (8.42:10.44:11.39))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3C")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_state_RNO_0\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.35:2.92:3.18) (2.27:2.82:3.08))
     (IOPATH A Y (3.70:4.65:5.25) (3.27:4.11:4.64))
     (PORT B (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH B Y (4.40:5.53:6.24) (4.28:5.37:6.07))
     (PORT C (10.12:12.55:13.70) (9.56:11.85:12.94))
     (IOPATH C Y (4.70:5.90:6.66) (4.52:5.68:6.41))
  )
 )
 )
 (CELL
 (CELLTYPE "XO1")
 (INSTANCE CORESPI_0\/USPI\/UCC\/clk_div_val_reg_RNIAB6O\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (11.62:14.41:15.73) (10.92:13.53:14.78))
     (IOPATH A Y (3.65:5.25:5.93) (4.24:5.56:6.28))
     (PORT B (2.47:3.06:3.34) (2.36:2.93:3.20))
     (IOPATH B Y (4.51:6.30:7.11) (5.66:7.30:8.24))
     (PORT C (2.35:2.92:3.18) (2.27:2.82:3.08))
     (IOPATH C Y (2.43:3.05:3.44) (3.46:4.34:4.90))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram1_\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (20.92:25.94:28.32) (22.17:27.49:30.01))
     (PORT CLK (7.33:9.08:9.92) (7.34:9.10:9.93))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (10.43:12.94:14.12) (9.96:12.35:13.48))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE SPI_master_0\/current_state\[8\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.39:2.96:3.23) (2.47:3.06:3.34))
     (PORT CLK (6.84:8.48:9.26) (6.94:8.60:9.39))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.09:6.31:6.89) (4.72:5.86:6.39))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_0_I_48)
 (DELAY
  (ABSOLUTE
     (PORT A (2.36:2.93:3.20) (2.44:3.03:3.31))
     (IOPATH A Y (3.27:4.11:4.64) (3.70:4.65:5.25))
     (PORT B (16.30:20.21:22.07) (17.15:21.27:23.22))
     (IOPATH B Y (4.28:5.37:6.07) (4.40:5.53:6.24))
     (PORT C (2.43:3.02:3.29) (2.54:3.14:3.43))
     (IOPATH C Y (4.52:5.68:6.41) (4.68:5.88:6.64))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram2__RNIF5CQ\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.36:2.93:3.20) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.74:8.35:9.12) (6.82:8.46:9.24))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram4__RNIDG454\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (7.03:8.72:9.52) (6.33:7.85:8.57))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (15.58:19.32:21.09) (14.61:18.12:19.78))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE SPI_master_0\/current_state\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.39:2.96:3.23) (2.47:3.06:3.34))
     (PORT CLK (7.28:9.03:9.86) (7.30:9.05:9.88))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.68:7.04:7.69) (5.21:6.45:7.05))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_0_I_41)
 (DELAY
  (ABSOLUTE
     (PORT A (8.34:10.34:11.29) (7.79:9.65:10.54))
     (IOPATH A Y (2.54:3.19:3.60) (3.45:4.33:4.88))
     (PORT B (12.32:15.28:16.68) (11.51:14.27:15.58))
     (IOPATH B Y (4.52:5.68:6.41) (5.04:6.33:7.14))
     (PORT C (9.58:11.87:12.96) (9.08:11.26:12.29))
     (IOPATH C Y (4.82:6.05:6.83) (5.30:6.65:7.51))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3B")
 (INSTANCE SPI_master_0\/current_state_RNI9BN11\[11\])
 (DELAY
  (ABSOLUTE
     (PORT A (7.16:8.87:9.69) (6.77:8.40:9.17))
     (IOPATH A Y (3.27:4.11:4.64) (3.70:4.65:5.25))
     (PORT B (9.57:11.86:12.95) (8.70:10.79:11.78))
     (IOPATH B Y (4.28:5.37:6.07) (4.40:5.53:6.24))
     (PORT C (11.44:14.18:15.48) (12.04:14.93:16.30))
     (IOPATH C Y (4.52:5.68:6.41) (4.70:5.90:6.66))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE uart_control_0\/s_axis_din_tdata_reg_RNO\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.40:2.97:3.25) (2.30:2.85:3.11))
     (IOPATH A Y (3.45:4.33:4.88) (3.63:4.56:5.15))
     (PORT B (13.82:17.13:18.70) (13.08:16.22:17.71))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_0_I_38)
 (DELAY
  (ABSOLUTE
     (PORT A (15.24:18.89:20.63) (14.37:17.81:19.45))
     (IOPATH A Y (2.56:3.22:3.63) (3.58:4.50:5.08))
     (PORT B (14.28:17.70:19.33) (13.50:16.74:18.28))
     (IOPATH B Y (3.63:4.56:5.15) (4.56:5.73:6.47))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d2_I_101)
 (DELAY
  (ABSOLUTE
     (PORT A (7.48:9.27:10.12) (7.44:9.22:10.07))
     (IOPATH A Y (3.45:4.33:4.88) (3.63:4.56:5.15))
     (PORT B (7.62:9.44:10.31) (7.58:9.40:10.26))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d0_I_55)
 (DELAY
  (ABSOLUTE
     (PORT A (10.29:12.75:13.93) (9.74:12.08:13.19))
     (IOPATH A Y (2.43:4.33:4.88) (2.80:3.62:4.08))
     (PORT B (6.69:8.30:9.06) (6.83:8.46:9.24))
     (IOPATH B Y (4.68:8.30:9.37) (4.25:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram2_\[6\])
 (DELAY
  (ABSOLUTE
     (PORT D (4.15:5.15:5.62) (3.83:4.75:5.19))
     (PORT CLK (7.12:8.83:9.64) (7.17:8.89:9.70))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (20.94:25.96:28.34) (19.62:24.33:26.56))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_bitsel_RNO_0\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.39:4.20:4.59) (3.15:3.91:4.26))
     (IOPATH A Y (2.56:3.22:3.63) (3.58:4.50:5.08))
     (PORT B (2.84:3.53:3.85) (3.00:3.72:4.06))
     (IOPATH B Y (4.17:5.24:5.91) (4.59:5.76:6.50))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram3_\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (13.64:16.91:18.46) (13.04:16.16:17.65))
     (PORT CLK (6.89:8.54:9.33) (6.98:8.66:9.45))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (19.20:23.80:25.99) (20.07:24.88:27.16))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (3.07:3.85:4.35))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "AND2")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d2_I_119)
 (DELAY
  (ABSOLUTE
     (PORT A (7.48:9.27:10.12) (7.44:9.22:10.07))
     (IOPATH A Y (3.45:4.33:4.88) (3.63:4.56:5.15))
     (PORT B (7.62:9.44:10.31) (7.58:9.40:10.26))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE UART_fifo_0\/DFN1E1C0_dout\[15\])
 (DELAY
  (ABSOLUTE
     (PORT D (14.96:18.55:20.26) (15.70:19.47:21.26))
     (PORT CLK (7.02:8.71:9.51) (7.09:8.79:9.60))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.92:6.09:6.65) (4.56:5.65:6.17))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (14.03:17.39:18.99) (13.29:16.48:17.99))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.56:4.47:5.04))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "XA1A")
 (INSTANCE sp_fifo_0\/AND2_3)
 (DELAY
  (ABSOLUTE
     (PORT A (2.98:3.69:4.03) (2.81:3.49:3.81))
     (IOPATH A Y (2.44:4.27:4.82) (2.80:3.60:4.07))
     (PORT B (3.11:3.86:4.21) (2.93:3.63:3.96))
     (IOPATH B Y (4.51:8.33:9.40) (4.03:5.37:6.07))
     (PORT C (2.43:3.02:3.29) (2.54:3.14:3.43))
     (IOPATH C Y (4.98:6.25:7.06) (5.11:6.42:7.25))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram0_\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (9.85:12.22:13.34) (9.25:11.47:12.52))
     (PORT CLK (7.02:8.71:9.51) (7.09:8.79:9.60))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (14.69:18.21:19.88) (13.94:17.29:18.88))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_checkorun_RNO_1)
 (DELAY
  (ABSOLUTE
     (PORT A (14.29:17.72:19.34) (13.63:16.90:18.46))
     (IOPATH A Y (3.64:4.57:5.16) (4.43:5.56:6.28))
     (PORT B (13.17:16.33:17.82) (12.35:15.31:16.72))
     (IOPATH B Y (2.87:3.60:4.07) (2.72:3.42:3.86))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram6_\[16\])
 (DELAY
  (ABSOLUTE
     (PORT D (15.48:19.19:20.95) (14.81:18.36:20.05))
     (PORT CLK (7.52:9.32:10.18) (7.56:9.37:10.24))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (14.74:18.28:19.95) (13.87:17.19:18.77))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram1_\[16\])
 (DELAY
  (ABSOLUTE
     (PORT D (14.98:18.57:20.28) (14.29:17.71:19.34))
     (PORT CLK (7.08:8.77:9.58) (7.13:8.85:9.66))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (10.26:12.73:13.89) (9.48:11.75:12.83))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE CORESPI_0\/USPI\/URF\/int_raw_RNIVBG72\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.27:2.82:3.08) (2.35:2.92:3.18))
     (IOPATH A Y (3.27:4.11:4.64) (3.70:4.65:5.25))
     (PORT B (10.73:13.31:14.53) (11.15:13.83:15.10))
     (IOPATH B Y (4.28:5.37:6.07) (4.40:5.53:6.24))
     (PORT C (11.05:13.71:14.96) (11.54:14.30:15.62))
     (IOPATH C Y (4.52:5.68:6.41) (4.68:5.88:6.64))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE CORESPI_0\/USPI\/URF\/int_raw_RNIFG16\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.74:3.40:3.71) (2.89:3.59:3.92))
     (IOPATH A Y (2.87:3.60:4.07) (2.72:3.42:3.86))
     (PORT B (2.85:3.53:3.85) (2.97:3.68:4.02))
     (IOPATH B Y (4.17:5.24:5.91) (4.45:5.59:6.31))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2A")
 (INSTANCE CORESPI_0\/USPI\/URF\/control1_RNI3A807\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (8.51:10.55:11.52) (8.94:11.08:12.10))
     (IOPATH A Y (4.36:5.48:6.19) (4.70:5.90:6.66))
     (PORT B (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH B Y (3.90:4.90:5.53) (4.30:5.41:6.10))
     (PORT S (14.36:17.81:19.44) (13.48:16.71:18.25))
     (IOPATH S Y (2.59:4.25:4.80) (2.64:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d1_I_120)
 (DELAY
  (ABSOLUTE
     (PORT A (6.82:8.46:9.24) (6.89:8.54:9.32))
     (IOPATH A Y (3.58:4.50:5.08) (2.56:3.22:3.63))
     (PORT B (6.93:8.59:9.37) (7.01:8.69:9.49))
     (IOPATH B Y (4.56:5.73:6.47) (3.63:4.56:5.15))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_datareg_RNO\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (16.14:20.01:21.85) (15.29:18.96:20.70))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (22.06:27.36:29.87) (23.04:28.56:31.19))
     (IOPATH S Y (3.38:4.50:5.08) (3.30:4.60:5.20))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d2_I_68)
 (DELAY
  (ABSOLUTE
     (PORT A (7.04:8.72:9.53) (7.10:8.80:9.60))
     (IOPATH A Y (2.43:4.33:4.88) (2.80:3.62:4.08))
     (PORT B (2.56:3.17:3.46) (2.45:3.04:3.32))
     (IOPATH B Y (4.68:8.30:9.37) (4.25:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/msrxs_shiftreg\[14\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.36:2.93:3.20) (2.47:3.06:3.34))
     (PORT CLK (7.51:9.31:10.17) (7.49:9.29:10.14))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.87:6.04:6.59) (4.52:5.60:6.11))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (15.24:18.90:20.64) (14.25:17.67:19.29))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.56:4.47:5.04))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram1_\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (6.53:8.09:8.83) (6.23:7.72:8.43))
     (PORT CLK (7.41:9.19:10.04) (7.41:9.18:10.03))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (21.45:26.59:29.03) (20.19:25.04:27.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "XOR3")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_I_73)
 (DELAY
  (ABSOLUTE
     (PORT A (8.60:10.66:11.64) (9.04:11.21:12.24))
     (IOPATH A Y (3.43:4.67:5.27) (3.21:4.64:5.23))
     (PORT B (6.97:8.64:9.43) (7.09:8.79:9.60))
     (IOPATH B Y (3.97:5.64:6.36) (4.38:5.53:6.24))
     (PORT C (8.98:11.13:12.15) (8.64:10.72:11.70))
     (IOPATH C Y (4.81:6.67:7.53) (5.26:8.73:9.86))
  )
 )
 )
 (CELL
 (CELLTYPE "AND3B")
 (INSTANCE uart_0\/uart_tx_inst\/bit_cnt_RNIUKEU1\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.35:2.92:3.18) (2.27:2.82:3.08))
     (IOPATH A Y (3.45:4.33:4.88) (2.54:3.19:3.60))
     (PORT B (3.00:3.72:4.06) (2.84:3.53:3.85))
     (IOPATH B Y (5.05:6.34:7.16) (4.52:5.68:6.41))
     (PORT C (2.47:3.06:3.34) (2.36:2.93:3.20))
     (IOPATH C Y (4.68:5.88:6.64) (4.52:5.68:6.41))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram1__RNIAHQL1\[13\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (12.80:15.86:17.32) (12.12:15.03:16.41))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE uart_control_0\/m_axis_tdata_reg\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.36:2.93:3.20) (2.47:3.06:3.34))
     (PORT CLK (7.31:9.07:9.90) (7.35:9.11:9.95))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.91:6.09:6.64) (4.55:5.64:6.16))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (3.12:3.87:4.22) (2.93:3.63:3.96))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.56:4.47:5.04))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR2")
 (INSTANCE CORESPI_0\/USPI\/URF\/control1_RNIP1BA\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.35:2.92:3.18) (2.27:2.82:3.08))
     (IOPATH A Y (3.58:4.50:5.08) (2.56:3.22:3.63))
     (PORT B (18.66:23.14:25.26) (17.60:21.83:23.83))
     (IOPATH B Y (4.56:5.73:6.47) (3.63:4.56:5.15))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_datahold\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (13.21:16.37:17.88) (12.49:15.49:16.91))
     (PORT CLK (7.22:8.96:9.78) (7.26:9.00:9.82))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.85:6.02:6.57) (4.50:5.58:6.09))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (15.24:18.90:20.63) (14.55:18.04:19.70))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (3.56:4.47:5.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram2__RNIF3LU\[8\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.84:8.48:9.25) (6.92:8.58:9.37))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_strobetx)
 (DELAY
  (ABSOLUTE
     (PORT D (2.48:3.08:3.36) (2.57:3.19:3.48))
     (PORT CLK (7.27:9.02:9.84) (7.29:9.04:9.87))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.12:6.35:6.93) (4.72:5.86:6.39))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (9.55:11.84:12.93) (9.07:11.25:12.28))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.56:4.47:5.04))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_0_I_27)
 (DELAY
  (ABSOLUTE
     (PORT A (8.45:10.48:11.44) (9.23:11.45:12.50))
     (IOPATH A Y (3.27:4.11:4.64) (3.70:4.65:5.25))
     (PORT B (17.16:21.27:23.23) (16.39:20.33:22.19))
     (IOPATH B Y (4.52:5.68:6.41) (5.04:6.33:7.14))
     (PORT C (13.14:16.29:17.79) (12.27:15.22:16.62))
     (IOPATH C Y (4.82:6.05:6.83) (5.30:6.65:7.51))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg_RNI546S\[13\])
 (DELAY
  (ABSOLUTE
     (PORT A (12.25:15.18:16.58) (11.63:14.42:15.74))
     (IOPATH A Y (2.56:3.22:3.63) (3.58:4.50:5.08))
     (PORT B (9.29:11.52:12.58) (8.82:10.94:11.94))
     (IOPATH B Y (3.63:4.56:5.15) (4.56:5.73:6.47))
  )
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE SPISCLKO_pad\/U0\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (13.23:16.40:17.91) (13.83:17.14:18.72))
     (IOPATH D DOUT (4.23:5.31:6.00) (4.11:5.16:5.82))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE uart_0\/uart_rx_inst\/m_axis_tdata_reg\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.82:3.50:3.82) (2.98:3.69:4.03))
     (PORT CLK (7.08:8.78:9.58) (7.14:8.85:9.66))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.78:5.92:6.47) (4.44:5.51:6.02))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (9.66:11.98:13.08) (9.14:11.33:12.37))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.56:4.47:5.04))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram4__RNIHTML\[16\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.36:2.93:3.20) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.69:8.29:9.05) (6.79:8.42:9.19))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram1_\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (13.48:16.71:18.24) (12.75:15.81:17.26))
     (PORT CLK (7.22:8.96:9.78) (7.25:8.99:9.82))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (9.77:12.11:13.23) (9.25:11.47:12.53))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1P0")
 (INSTANCE CORESPI_0\/USPI\/URF\/CLK_DIV\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (10.93:13.56:14.80) (11.45:14.19:15.49))
     (PORT CLK (6.85:8.49:9.27) (6.95:8.62:9.41))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT PRE (4.91:6.08:6.64) (4.56:5.65:6.17))
     (IOPATH PRE Q (3.76:4.73:5.34) ())
     (PORT E (9.91:12.29:13.42) (9.57:11.86:12.95))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.31:4.16:4.69))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge PRE) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge PRE) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge PRE) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR3C")
 (INSTANCE CoreAPB3_0\/CAPB3IIII\/PRDATA_9)
 (DELAY
  (ABSOLUTE
     (PORT A (17.61:21.84:23.84) (16.73:20.74:22.65))
     (IOPATH A Y (3.70:4.65:5.25) (3.27:4.11:4.64))
     (PORT B (35.07:43.48:47.47) (33.44:41.46:45.26))
     (IOPATH B Y (4.40:5.53:6.24) (4.28:5.37:6.07))
     (PORT C (12.04:14.92:16.29) (11.53:14.30:15.61))
     (IOPATH C Y (4.70:5.90:6.66) (4.52:5.68:6.41))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram7__RNIQ1H53\[11\])
 (DELAY
  (ABSOLUTE
     (PORT A (9.43:11.69:12.77) (8.92:11.06:12.07))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.54:3.14:3.43) (2.45:3.04:3.32))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (18.02:22.34:24.40) (17.03:21.12:23.05))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram3_\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (27.48:34.07:37.20) (26.18:32.46:35.44))
     (PORT CLK (6.81:8.44:9.21) (6.92:8.58:9.36))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (8.02:9.94:10.86) (7.67:9.51:10.38))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE uart_0\/uart_tx_inst\/prescale_reg_RNO_0\[11\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.36:2.93:3.20) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (8.57:10.63:11.60) (9.04:11.21:12.24))
     (IOPATH S Y (3.38:4.50:5.08) (3.30:4.60:5.20))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram7__RNIIQH53\[14\])
 (DELAY
  (ABSOLUTE
     (PORT A (10.72:13.29:14.51) (10.30:12.77:13.94))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (17.61:21.83:23.83) (16.57:20.55:22.43))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "AND2")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d0_I_11)
 (DELAY
  (ABSOLUTE
     (PORT A (9.82:12.18:13.30) (9.17:11.37:12.41))
     (IOPATH A Y (3.45:4.33:4.88) (3.63:4.56:5.15))
     (PORT B (7.02:8.70:9.50) (7.08:8.78:9.59))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg_RNO_0\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (12.89:15.98:17.45) (12.20:15.13:16.52))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE sp_fifo_0\/DFN1E1C0_dout\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (16.55:20.52:22.40) (17.49:21.68:23.67))
     (PORT CLK (7.17:8.89:9.71) (7.21:8.94:9.76))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.02:6.23:6.80) (4.64:5.76:6.29))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (18.63:23.09:25.21) (17.56:21.77:23.77))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.56:4.47:5.04))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram2_\[9\])
 (DELAY
  (ABSOLUTE
     (PORT D (20.97:26.00:28.39) (20.06:24.87:27.15))
     (PORT CLK (7.41:9.19:10.04) (7.41:9.18:10.03))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (23.84:29.55:32.27) (22.72:28.16:30.75))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UCC\/data_rx_q2_RNI6R1S)
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (11.72:14.52:15.86) (12.31:15.26:16.67))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (12.32:15.27:16.67) (11.48:14.23:15.54))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "AO1")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_I_84)
 (DELAY
  (ABSOLUTE
     (PORT A (2.84:3.52:3.84) (2.69:3.33:3.64))
     (IOPATH A Y (3.67:4.60:5.20) (3.27:4.11:4.64))
     (PORT B (9.84:12.20:13.32) (9.45:11.72:12.80))
     (IOPATH B Y (4.00:5.02:5.67) (4.22:5.30:5.98))
     (PORT C (8.32:10.32:11.27) (8.70:10.79:11.78))
     (IOPATH C Y (5.41:6.79:7.67) (4.98:6.25:7.06))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2C")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_spi_data_out_RNO_10)
 (DELAY
  (ABSOLUTE
     (PORT A (8.84:10.95:11.96) (8.44:10.47:11.43))
     (IOPATH A Y (4.08:5.13:5.79) (4.01:5.04:5.68))
     (PORT B (11.34:14.05:15.34) (10.22:12.67:13.84))
     (IOPATH B Y (4.03:5.07:5.72) (4.13:5.19:5.86))
     (PORT S (10.37:12.85:14.03) (10.99:13.62:14.87))
     (IOPATH S Y (3.38:4.50:5.08) (3.30:4.60:5.20))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE CORESPI_0\/USPI\/UCC\/msrxs_shiftreg_RNO\[9\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.12:3.87:4.22) (2.94:3.64:3.98))
     (IOPATH A Y (3.64:4.57:5.16) (4.43:5.56:6.28))
     (PORT B (4.78:5.93:6.47) (5.27:6.54:7.14))
     (IOPATH B Y (3.45:4.33:4.88) (3.63:4.56:5.15))
  )
 )
 )
 (CELL
 (CELLTYPE "XNOR2")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_0_I_32)
 (DELAY
  (ABSOLUTE
     (PORT A (4.69:5.81:6.34) (5.04:6.25:6.82))
     (IOPATH A Y (3.46:4.65:5.25) (3.21:4.64:5.23))
     (PORT B (2.98:3.69:4.03) (2.82:3.50:3.82))
     (IOPATH B Y (4.68:8.30:9.37) (4.25:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE CORESPI_0\/USPI\/URF\/control1\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (20.50:25.42:27.76) (19.64:24.35:26.59))
     (PORT CLK (7.04:8.73:9.53) (7.11:8.81:9.62))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.86:6.02:6.58) (4.51:5.59:6.11))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (8.96:11.11:12.13) (8.54:10.58:11.56))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (3.56:4.47:5.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE uart_control_0\/s_axis_tready_reg)
 (DELAY
  (ABSOLUTE
     (PORT D (9.64:11.96:13.06) (10.22:12.68:13.84))
     (PORT CLK (6.94:8.60:9.39) (7.02:8.70:9.50))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.10:6.33:6.91) (4.74:5.87:6.41))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "NOR3C")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d0_I_89)
 (DELAY
  (ABSOLUTE
     (PORT A (14.64:18.16:19.82) (13.79:17.10:18.67))
     (IOPATH A Y (3.70:4.65:5.25) (3.27:4.11:4.64))
     (PORT B (15.52:19.24:21.01) (14.93:18.50:20.20))
     (IOPATH B Y (4.40:5.53:6.24) (4.28:5.37:6.07))
     (PORT C (2.54:3.14:3.43) (2.43:3.02:3.29))
     (IOPATH C Y (4.70:5.90:6.66) (4.52:5.68:6.41))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_bitsel_RNIC7N21_0\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.56:3.17:3.46) (2.45:3.04:3.32))
     (IOPATH A Y (3.64:4.57:5.16) (4.43:5.56:6.28))
     (PORT B (9.36:11.61:12.67) (10.18:12.62:13.78))
     (IOPATH B Y (3.45:4.33:4.88) (3.63:4.56:5.15))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg\[12\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.47:3.06:3.34) (2.36:2.93:3.20))
     (PORT CLK (6.72:8.33:9.10) (6.83:8.47:9.25))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.98:6.17:6.74) (4.62:5.73:6.25))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE CORESPI_0\/USPI\/URF\/control1_RNIV3KI2\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.27:2.82:3.08) (2.35:2.92:3.18))
     (IOPATH A Y (3.27:4.11:4.64) (3.70:4.65:5.25))
     (PORT B (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH B Y (4.52:5.68:6.41) (5.04:6.33:7.14))
     (PORT C (14.18:17.58:19.19) (14.66:18.17:19.84))
     (IOPATH C Y (4.52:5.68:6.41) (4.68:5.88:6.64))
  )
 )
 )
 (CELL
 (CELLTYPE "XNOR2")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_0_I_14)
 (DELAY
  (ABSOLUTE
     (PORT A (2.27:2.82:3.08) (2.35:2.92:3.18))
     (IOPATH A Y (3.46:4.65:5.25) (3.21:4.64:5.23))
     (PORT B (6.24:7.74:8.45) (5.79:7.18:7.84))
     (IOPATH B Y (4.68:8.30:9.37) (4.25:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_state_RNI7RVM1)
 (DELAY
  (ABSOLUTE
     (PORT A (9.34:11.58:12.64) (9.01:11.17:12.20))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (9.21:11.42:12.47) (9.74:12.07:13.18))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (10.55:13.08:14.28) (9.84:12.20:13.32))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "AND2")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_I_116)
 (DELAY
  (ABSOLUTE
     (PORT A (2.27:2.82:3.08) (2.35:2.92:3.18))
     (IOPATH A Y (2.87:3.60:4.07) (2.72:3.42:3.86))
     (PORT B (2.82:3.50:3.82) (2.98:3.69:4.03))
     (IOPATH B Y (4.17:5.24:5.91) (4.45:5.59:6.31))
  )
 )
 )
 (CELL
 (CELLTYPE "AO1")
 (INSTANCE uart_0\/uart_tx_inst\/bit_cnt_RNIOUG5D\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.27:2.82:3.08) (2.35:2.92:3.18))
     (IOPATH A Y (3.38:4.25:4.80) (2.56:3.22:3.63))
     (PORT B (6.49:8.05:8.79) (6.69:8.29:9.05))
     (IOPATH B Y (4.70:5.90:6.66) (4.49:5.64:6.36))
     (PORT C (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH C Y (4.62:5.81:6.55) (4.46:5.61:6.33))
  )
 )
 )
 (CELL
 (CELLTYPE "AO1")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_I_104)
 (DELAY
  (ABSOLUTE
     (PORT A (7.58:9.40:10.26) (7.15:8.87:9.68))
     (IOPATH A Y (3.67:4.60:5.20) (3.27:4.11:4.64))
     (PORT B (2.45:3.04:3.32) (2.56:3.17:3.46))
     (IOPATH B Y (4.70:5.90:6.66) (4.49:5.64:6.36))
     (PORT C (2.43:3.02:3.29) (2.54:3.14:3.43))
     (IOPATH C Y (5.41:6.79:7.67) (4.98:6.25:7.06))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE SPI_master_0\/PWDATA\[9\])
 (DELAY
  (ABSOLUTE
     (PORT D (17.47:21.66:23.65) (18.12:22.46:24.53))
     (PORT CLK (7.46:9.25:10.10) (7.47:9.26:10.11))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.26:6.52:7.12) (4.86:6.03:6.58))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram7_\[16\])
 (DELAY
  (ABSOLUTE
     (PORT D (14.55:18.04:19.70) (13.31:16.50:18.02))
     (PORT CLK (7.51:9.31:10.17) (7.49:9.29:10.14))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (11.59:14.37:15.69) (12.19:15.11:16.50))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (3.07:3.85:4.35))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE CORESPI_0\/USPI\/URF\/cfg_ssel_RNI4MUK\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (15.09:18.71:20.43) (16.08:19.94:21.77))
     (IOPATH A Y (4.17:5.24:5.91) (4.45:5.59:6.31))
     (PORT B (2.35:2.92:3.18) (2.27:2.82:3.08))
     (IOPATH B Y (2.87:3.60:4.07) (2.72:3.42:3.86))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE uart_control_0\/s_axis_din_tdata_reg\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.36:2.93:3.20) (2.47:3.06:3.34))
     (PORT CLK (7.31:9.07:9.90) (7.35:9.11:9.95))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.99:6.18:6.75) (4.61:5.72:6.25))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (19.81:24.56:26.81) (18.99:23.54:25.70))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.56:4.47:5.04))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE CORESPI_0\/USPI\/URF\/CLK_DIV_RNIUJR71\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.35:2.92:3.18) (2.27:2.82:3.08))
     (IOPATH A Y (2.54:3.19:3.60) (3.45:4.33:4.88))
     (PORT B (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH B Y (4.28:5.37:6.07) (4.40:5.53:6.24))
     (PORT C (2.36:2.93:3.20) (2.47:3.06:3.34))
     (IOPATH C Y (4.52:5.68:6.41) (4.68:5.88:6.64))
  )
 )
 )
 (CELL
 (CELLTYPE "OA1B")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_state_RNIK3T64\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.07:3.80:4.15) (2.94:3.64:3.98))
     (IOPATH A Y (6.35:7.98:9.00) (4.60:5.78:6.52))
     (PORT B (2.94:3.64:3.98) (3.12:3.87:4.22))
     (IOPATH B Y (6.57:8.25:9.32) (4.49:5.64:6.36))
     (PORT C (3.44:4.26:4.65) (3.67:4.55:4.97))
     (IOPATH C Y (2.81:3.53:3.98) (2.86:3.59:4.05))
  )
 )
 )
 (CELL
 (CELLTYPE "AND2")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d0_I_112)
 (DELAY
  (ABSOLUTE
     (PORT A (2.27:2.82:3.08) (2.35:2.92:3.18))
     (IOPATH A Y (2.87:3.60:4.07) (2.72:3.42:3.86))
     (PORT B (2.82:3.50:3.82) (2.98:3.69:4.03))
     (IOPATH B Y (4.17:5.24:5.91) (4.45:5.59:6.31))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E0C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_datareg\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.46:3.05:3.33) (2.57:3.19:3.48))
     (PORT CLK (7.42:9.19:10.04) (7.41:9.19:10.03))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.01:6.21:6.78) (4.63:5.74:6.27))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (18.92:23.46:25.61) (17.93:22.23:24.27))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "AO1")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d0_I_101)
 (DELAY
  (ABSOLUTE
     (PORT A (2.35:2.92:3.18) (2.27:2.82:3.08))
     (IOPATH A Y (3.67:4.60:5.20) (3.27:4.11:4.64))
     (PORT B (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH B Y (4.70:5.90:6.66) (4.49:5.64:6.36))
     (PORT C (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH C Y (5.41:6.79:7.67) (4.98:6.25:7.06))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram1_\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (18.16:22.51:24.58) (16.97:21.04:22.97))
     (PORT CLK (7.17:8.90:9.71) (7.21:8.94:9.76))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (11.06:13.71:14.97) (10.60:13.15:14.35))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "AOI1B")
 (INSTANCE uart_control_0\/m_axis_tvalid_reg_RNO_0)
 (DELAY
  (ABSOLUTE
     (PORT A (4.11:5.10:5.57) (3.80:4.71:5.14))
     (IOPATH A Y (6.58:8.27:9.33) (4.49:5.64:6.36))
     (PORT B (16.49:20.45:22.32) (15.59:19.33:21.10))
     (IOPATH B Y (6.42:8.07:9.11) (4.28:5.37:6.07))
     (PORT C (9.37:11.62:12.69) (9.73:12.06:13.16))
     (IOPATH C Y (3.70:4.65:5.25) (3.43:4.31:4.87))
  )
 )
 )
 (CELL
 (CELLTYPE "AND3C")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/m3_e_1)
 (DELAY
  (ABSOLUTE
     (PORT A (6.93:8.59:9.38) (7.52:9.32:10.18))
     (IOPATH A Y (3.70:4.65:5.25) (3.27:4.11:4.64))
     (PORT B (3.00:3.72:4.06) (2.83:3.51:3.84))
     (IOPATH B Y (5.04:6.33:7.14) (4.52:5.68:6.41))
     (PORT C (2.81:3.49:3.81) (3.00:3.72:4.06))
     (IOPATH C Y (4.68:5.88:6.64) (4.52:5.68:6.41))
  )
 )
 )
 (CELL
 (CELLTYPE "XNOR2")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_0_I_40)
 (DELAY
  (ABSOLUTE
     (PORT A (2.27:2.82:3.08) (2.35:2.92:3.18))
     (IOPATH A Y (3.46:4.65:5.25) (3.21:4.64:5.23))
     (PORT B (14.88:18.45:20.15) (13.83:17.15:18.72))
     (IOPATH B Y (4.68:8.30:9.37) (4.25:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "XA1")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_bitcnt_RNO\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.49:4.33:4.73) (3.26:4.04:4.41))
     (IOPATH A Y (2.44:4.27:4.82) (2.80:3.60:4.07))
     (PORT B (2.45:3.04:3.32) (2.56:3.17:3.46))
     (IOPATH B Y (4.51:8.33:9.40) (4.03:5.37:6.07))
     (PORT C (10.32:12.79:13.96) (10.72:13.29:14.52))
     (IOPATH C Y (4.98:6.25:7.06) (5.11:6.42:7.25))
  )
 )
 )
 (CELL
 (CELLTYPE "OA1C")
 (INSTANCE uart_0\/uart_tx_inst\/s_axis_tready_reg_RNO)
 (DELAY
  (ABSOLUTE
     (PORT A (6.63:8.21:8.97) (6.74:8.36:9.13))
     (IOPATH A Y (6.57:8.25:9.32) (4.49:5.64:6.36))
     (PORT B (2.47:3.06:3.34) (2.36:2.93:3.20))
     (IOPATH B Y (6.35:7.98:9.00) (4.60:5.78:6.52))
     (PORT C (14.84:18.40:20.09) (15.87:19.68:21.48))
     (IOPATH C Y (2.81:3.53:3.98) (2.86:3.59:4.05))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE SPI_master_0\/current_state_RNIUF971\[11\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.19:6.44:7.03) (4.83:5.99:6.54))
     (IOPATH A Y (3.64:4.57:5.16) (4.43:5.56:6.28))
     (PORT B (3.17:3.94:4.30) (3.41:4.23:4.61))
     (IOPATH B Y (3.45:4.33:4.88) (3.63:4.56:5.15))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_consecutive_RNO_1)
 (DELAY
  (ABSOLUTE
     (PORT A (11.69:14.50:15.83) (10.90:13.51:14.75))
     (IOPATH A Y (3.58:4.50:5.08) (2.56:3.22:3.63))
     (PORT B (11.08:13.73:14.99) (11.83:14.67:16.01))
     (IOPATH B Y (4.59:5.76:6.50) (4.17:5.24:5.91))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE CORESPI_0\/USPI\/URXF\/full_out)
 (DELAY
  (ABSOLUTE
     (PORT D (2.47:3.06:3.34) (2.39:2.96:3.23))
     (PORT CLK (6.72:8.33:9.09) (6.83:8.47:9.25))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.98:6.17:6.74) (4.62:5.73:6.25))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "AOI1B")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_strobetx_RNO_0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (6.94:8.72:9.84) (5.16:6.48:7.32))
     (PORT B (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH B Y (6.42:8.07:9.11) (4.28:5.37:6.07))
     (PORT C (21.87:27.12:29.61) (22.89:28.37:30.98))
     (IOPATH C Y (3.70:4.65:5.25) (3.43:4.31:4.87))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1P0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_first)
 (DELAY
  (ABSOLUTE
     (PORT D (2.39:2.96:3.23) (2.47:3.06:3.34))
     (PORT CLK (6.93:8.59:9.38) (7.01:8.69:9.49))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT PRE (4.85:6.02:6.57) (4.50:5.57:6.09))
     (IOPATH PRE Q (3.76:4.73:5.34) ())
     (PORT E (2.27:2.82:3.08) (2.35:2.92:3.18))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.31:4.16:4.69))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge PRE) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge PRE) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge PRE) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (3.07:3.85:4.35))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "XOR3")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_I_67)
 (DELAY
  (ABSOLUTE
     (PORT A (9.96:12.34:13.48) (10.67:13.23:14.44))
     (IOPATH A Y (3.43:4.67:5.27) (3.21:4.64:5.23))
     (PORT B (6.75:8.37:9.13) (6.87:8.52:9.30))
     (IOPATH B Y (3.97:5.64:6.36) (4.38:5.53:6.24))
     (PORT C (9.46:11.72:12.80) (8.97:11.12:12.14))
     (IOPATH C Y (4.81:6.67:7.53) (5.26:8.73:9.86))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3C")
 (INSTANCE CoreAPB3_0\/CAPB3IIII\/PRDATA_10)
 (DELAY
  (ABSOLUTE
     (PORT A (12.43:15.41:16.82) (11.86:14.70:16.05))
     (IOPATH A Y (3.70:4.65:5.25) (3.27:4.11:4.64))
     (PORT B (15.74:19.52:21.31) (14.82:18.38:20.06))
     (IOPATH B Y (4.40:5.53:6.24) (4.28:5.37:6.07))
     (PORT C (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH C Y (4.70:5.90:6.66) (4.52:5.68:6.41))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE uart_control_0\/PC_data_reg\[12\])
 (DELAY
  (ABSOLUTE
     (PORT D (9.81:12.16:13.28) (9.32:11.55:12.61))
     (PORT CLK (7.16:8.87:9.69) (7.21:8.93:9.75))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.82:7.22:7.88) (5.44:6.74:7.36))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (8.81:10.92:11.92) (9.38:11.63:12.69))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (3.56:4.47:5.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (2.82:3.54:4.00))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_lastbit_RNIID3J1)
 (DELAY
  (ABSOLUTE
     (PORT A (19.79:24.54:26.79) (20.69:25.65:28.01))
     (IOPATH A Y (2.87:3.60:4.07) (2.72:3.42:3.86))
     (PORT B (15.02:18.63:20.34) (14.15:17.54:19.15))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "AND3B")
 (INSTANCE uart_0\/uart_rx_inst\/rxd_reg_RNIGHAM6)
 (DELAY
  (ABSOLUTE
     (PORT A (13.26:16.45:17.96) (13.94:17.28:18.87))
     (IOPATH A Y (3.70:4.65:5.25) (3.27:4.11:4.64))
     (PORT B (16.08:19.94:21.77) (16.74:20.75:22.66))
     (IOPATH B Y (4.40:5.53:6.24) (4.28:5.37:6.07))
     (PORT C (2.49:3.09:3.38) (2.57:3.19:3.48))
     (IOPATH C Y (5.30:6.65:7.51) (4.82:6.05:6.83))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_datareg_RNO\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (7.80:9.67:10.56) (7.35:9.11:9.95))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (11.93:14.80:16.15) (11.21:13.90:15.17))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (16.00:19.83:21.65) (17.12:21.23:23.18))
     (IOPATH S Y (3.38:4.50:5.08) (3.30:4.60:5.20))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE uart_control_0\/m_axis_tdata_reg_RNO\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (3.64:4.57:5.16) (4.43:5.56:6.28))
     (PORT B (15.05:18.66:20.38) (14.20:17.61:19.23))
     (IOPATH B Y (2.87:3.60:4.07) (2.72:3.42:3.86))
  )
 )
 )
 (CELL
 (CELLTYPE "AO1")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_I_105)
 (DELAY
  (ABSOLUTE
     (PORT A (2.86:3.55:3.87) (2.71:3.36:3.67))
     (IOPATH A Y (3.67:4.60:5.20) (3.27:4.11:4.64))
     (PORT B (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH B Y (4.70:5.90:6.66) (4.49:5.64:6.36))
     (PORT C (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH C Y (5.41:6.79:7.67) (4.98:6.25:7.06))
  )
 )
 )
 (CELL
 (CELLTYPE "AO1")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_I_90)
 (DELAY
  (ABSOLUTE
     (PORT A (2.71:3.36:3.67) (2.86:3.55:3.87))
     (IOPATH A Y (3.38:4.25:4.80) (2.56:3.22:3.63))
     (PORT B (8.53:10.57:11.54) (7.83:9.70:10.59))
     (IOPATH B Y (4.00:5.02:5.67) (4.22:5.30:5.98))
     (PORT C (2.47:3.06:3.34) (2.36:2.93:3.20))
     (IOPATH C Y (4.62:5.81:6.55) (4.46:5.61:6.33))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR3")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d0_I_71)
 (DELAY
  (ABSOLUTE
     (PORT A (9.39:11.64:12.70) (8.78:10.88:11.88))
     (IOPATH A Y (2.43:4.33:4.88) (2.81:3.59:4.05))
     (PORT B (7.62:9.44:10.31) (7.58:9.40:10.26))
     (IOPATH B Y (3.97:5.64:6.36) (4.38:5.53:6.24))
     (PORT C (8.81:10.92:11.93) (8.23:10.20:11.14))
     (IOPATH C Y (4.81:6.67:7.53) (5.26:8.73:9.86))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E0C0")
 (INSTANCE SPI_master_0\/SPI_data\[8\])
 (DELAY
  (ABSOLUTE
     (PORT D (11.78:14.61:15.95) (11.30:14.01:15.29))
     (PORT CLK (6.88:8.53:9.31) (6.97:8.64:9.43))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.55:6.89:7.52) (5.21:6.46:7.05))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (18.22:22.59:24.66) (19.19:23.79:25.97))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (3.07:3.85:4.35))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "XA1")
 (INSTANCE uart_control_0\/PC_data_count_RNO\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.39:4.20:4.59) (3.16:3.92:4.28))
     (IOPATH A Y (2.44:4.27:4.82) (2.80:3.60:4.07))
     (PORT B (11.57:14.35:15.66) (10.86:13.46:14.70))
     (IOPATH B Y (4.52:5.93:6.69) (5.16:8.75:9.87))
     (PORT C (2.84:3.53:3.85) (3.00:3.72:4.06))
     (IOPATH C Y (4.98:6.25:7.06) (5.11:6.42:7.25))
  )
 )
 )
 (CELL
 (CELLTYPE "XA1")
 (INSTANCE CORESPI_0\/USPI\/UCC\/spi_clk_count_RNO\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.86:3.55:3.87) (2.71:3.36:3.67))
     (IOPATH A Y (2.44:4.27:4.82) (2.80:3.60:4.07))
     (PORT B (2.82:3.50:3.82) (2.98:3.69:4.03))
     (IOPATH B Y (4.51:8.33:9.40) (4.03:5.37:6.07))
     (PORT C (12.61:15.64:17.07) (11.96:14.83:16.19))
     (IOPATH C Y (4.55:5.71:6.45) (5.03:6.31:7.13))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE SPI_master_0\/PWDATA\[6\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.39:2.96:3.23) (2.47:3.06:3.34))
     (PORT CLK (7.11:8.82:9.63) (7.16:8.88:9.69))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.99:6.18:6.75) (4.63:5.74:6.26))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram1_\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (22.33:27.69:30.23) (21.41:26.54:28.98))
     (PORT CLK (7.47:9.26:10.11) (7.46:9.25:10.10))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (10.71:13.28:14.50) (10.27:12.74:13.90))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV")
 (INSTANCE CORESPI_0\/USPI\/UCC\/SYNC3_stxp_strobetx_RNO)
 (DELAY
  (ABSOLUTE
     (PORT A (2.86:3.55:3.87) (2.71:3.36:3.67))
     (IOPATH A Y (3.58:4.50:5.08) (2.56:3.22:3.63))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE uart_0\/uart_tx_inst\/un1_bit_cnt_5_I_5)
 (DELAY
  (ABSOLUTE
     (PORT A (13.20:16.37:17.87) (12.23:15.17:16.56))
     (IOPATH A Y (3.64:4.57:5.16) (4.43:5.56:6.28))
     (PORT B (6.52:8.08:8.82) (7.33:9.08:9.92))
     (IOPATH B Y (3.45:4.33:4.88) (3.63:4.56:5.15))
  )
 )
 )
 (CELL
 (CELLTYPE "AND2")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d0_I_18)
 (DELAY
  (ABSOLUTE
     (PORT A (2.84:3.52:3.84) (2.69:3.33:3.64))
     (IOPATH A Y (3.45:4.33:4.88) (3.63:4.56:5.15))
     (PORT B (7.62:9.44:10.31) (7.58:9.40:10.26))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/msrxs_shiftreg\[13\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.36:2.93:3.20) (2.47:3.06:3.34))
     (PORT CLK (7.51:9.31:10.17) (7.49:9.29:10.14))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.87:6.04:6.59) (4.52:5.60:6.11))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (14.38:17.83:19.47) (13.53:16.77:18.31))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.56:4.47:5.04))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE uart_0\/uart_tx_inst\/data_reg_0_sqmuxa_1_0)
 (DELAY
  (ABSOLUTE
     (PORT A (5.74:7.12:7.77) (5.25:6.51:7.11))
     (IOPATH A Y (3.45:4.33:4.88) (3.63:4.56:5.15))
     (PORT B (18.31:22.70:24.78) (17.27:21.41:23.38))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg_RNO_0\[12\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.36:2.93:3.20))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (10.48:13.00:14.19) (9.59:11.89:12.98))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "XA1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/wr_pointer_q_RNO\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.86:3.55:3.87) (2.71:3.36:3.67))
     (IOPATH A Y (2.44:4.27:4.82) (2.80:3.60:4.07))
     (PORT B (2.82:3.50:3.82) (2.98:3.69:4.03))
     (IOPATH B Y (4.51:8.33:9.40) (4.03:5.37:6.07))
     (PORT C (9.76:12.10:13.21) (10.57:13.11:14.31))
     (IOPATH C Y (4.98:6.25:7.06) (5.11:6.42:7.25))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE uart_control_0\/s_axis_din_tdata_reg_RNO\[10\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (12.64:15.67:17.10) (12.04:14.93:16.30))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE CORESPI_0\/USPI\/UCC\/msrxs_shiftreg_RNO\[14\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.00:3.72:4.06) (2.83:3.51:3.84))
     (IOPATH A Y (3.64:4.57:5.16) (4.43:5.56:6.28))
     (PORT B (19.48:24.15:26.37) (20.56:25.49:27.83))
     (IOPATH B Y (3.45:4.33:4.88) (3.63:4.56:5.15))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d2_I_112)
 (DELAY
  (ABSOLUTE
     (PORT A (7.71:9.56:10.44) (7.66:9.49:10.36))
     (IOPATH A Y (3.64:4.57:5.16) (4.43:5.56:6.28))
     (PORT B (7.56:9.37:10.23) (7.51:9.31:10.17))
     (IOPATH B Y (2.87:3.60:4.07) (2.72:3.42:3.86))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d0_I_36)
 (DELAY
  (ABSOLUTE
     (PORT A (11.65:14.44:15.77) (10.85:13.45:14.69))
     (IOPATH A Y (2.43:4.33:4.88) (2.80:3.62:4.08))
     (PORT B (7.62:9.44:10.31) (7.58:9.40:10.26))
     (IOPATH B Y (4.68:8.30:9.37) (4.25:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE CORESPI_0\/USPI\/URF\/prdata_2_i_a2_2\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (10.55:13.08:14.28) (11.57:14.34:15.66))
     (IOPATH A Y (4.17:5.24:5.91) (4.45:5.59:6.31))
     (PORT B (16.43:20.38:22.25) (17.04:21.13:23.07))
     (IOPATH B Y (3.45:4.33:4.88) (3.63:4.56:5.15))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_state\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.54:3.14:3.43) (2.43:3.02:3.29))
     (PORT CLK (7.35:9.11:9.94) (7.35:9.12:9.96))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.43:6.73:7.35) (5.02:6.23:6.80))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg\[9\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.47:3.06:3.34) (2.36:2.93:3.20))
     (PORT CLK (6.67:8.27:9.03) (6.80:8.43:9.20))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.91:6.09:6.65) (4.56:5.65:6.17))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram5_\[9\])
 (DELAY
  (ABSOLUTE
     (PORT D (19.93:24.71:26.97) (19.00:23.55:25.71))
     (PORT CLK (7.46:9.25:10.10) (7.47:9.26:10.11))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (14.53:18.01:19.67) (13.40:16.61:18.14))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_checkorun_1_sqmuxa)
 (DELAY
  (ABSOLUTE
     (PORT A (2.89:3.58:3.91) (3.07:3.81:4.15))
     (IOPATH A Y (4.17:5.24:5.91) (4.45:5.59:6.31))
     (PORT B (2.82:3.50:3.82) (2.98:3.69:4.03))
     (IOPATH B Y (3.45:4.33:4.88) (3.63:4.56:5.15))
  )
 )
 )
 (CELL
 (CELLTYPE "AO1A")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_consecutive_RNO_0)
 (DELAY
  (ABSOLUTE
     (PORT A (6.47:8.02:8.76) (6.84:8.48:9.26))
     (IOPATH A Y (3.67:4.60:5.20) (3.27:4.11:4.64))
     (PORT B (3.00:3.72:4.06) (2.84:3.53:3.85))
     (IOPATH B Y (4.00:5.02:5.67) (4.22:5.30:5.98))
     (PORT C (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH C Y (5.42:6.81:7.68) (4.98:6.25:7.06))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/msrxs_datain\[14\])
 (DELAY
  (ABSOLUTE
     (PORT D (3.00:3.72:4.06) (2.82:3.50:3.82))
     (PORT CLK (7.51:9.31:10.17) (7.49:9.29:10.14))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.87:6.04:6.59) (4.52:5.60:6.11))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (7.90:9.80:10.70) (8.36:10.37:11.32))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (3.56:4.47:5.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (2.82:3.54:4.00))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "AND2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/un1_wr_pointer_q_I_1)
 (DELAY
  (ABSOLUTE
     (PORT A (12.28:15.23:16.62) (11.39:14.12:15.41))
     (IOPATH A Y (3.45:4.33:4.88) (3.63:4.56:5.15))
     (PORT B (3.01:3.73:4.08) (2.85:3.54:3.86))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_bitsel_RNIUUNA\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.98:3.69:4.03) (2.82:3.50:3.82))
     (IOPATH A Y (3.64:4.57:5.16) (4.43:5.56:6.28))
     (PORT B (4.46:5.53:6.04) (4.74:5.88:6.42))
     (IOPATH B Y (3.45:4.33:4.88) (3.63:4.56:5.15))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram4__RNI7HRB1\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.36:2.93:3.20))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (16.99:21.06:23.00) (16.10:19.96:21.80))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram6__RNIHDVU\[14\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.36:2.93:3.20) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.80:8.43:9.21) (6.88:8.53:9.31))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_spi_data_out_RNO_4)
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (11.49:14.24:15.55) (12.07:14.96:16.33))
     (IOPATH S Y (3.38:4.50:5.08) (3.30:4.60:5.20))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2A")
 (INSTANCE uart_0\/uart_rx_inst\/bit_cnt_RNO\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.83:7.22:7.89) (6.32:7.83:8.55))
     (IOPATH A Y (4.36:5.48:6.19) (4.70:5.90:6.66))
     (PORT B (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH B Y (3.90:4.90:5.53) (4.30:5.41:6.10))
     (PORT S (3.18:3.94:4.30) (3.41:4.22:4.61))
     (IOPATH S Y (3.38:4.51:5.09) (3.30:4.60:5.20))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3C")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_dataerr_RNO_0)
 (DELAY
  (ABSOLUTE
     (PORT A (4.36:5.41:5.90) (3.99:4.94:5.40))
     (IOPATH A Y (3.70:4.65:5.25) (3.27:4.11:4.64))
     (PORT B (3.07:3.81:4.15) (2.89:3.58:3.91))
     (IOPATH B Y (4.40:5.53:6.24) (4.28:5.37:6.07))
     (PORT C (2.92:3.62:3.95) (3.08:3.82:4.17))
     (IOPATH C Y (5.30:6.65:7.51) (4.81:6.04:6.81))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_spi_data_out_RNO)
 (DELAY
  (ABSOLUTE
     (PORT A (2.35:2.92:3.18) (2.27:2.82:3.08))
     (IOPATH A Y (3.58:4.50:5.08) (2.56:3.22:3.63))
     (PORT B (9.85:12.22:13.34) (9.34:11.58:12.65))
     (IOPATH B Y (4.56:5.73:6.47) (3.63:4.56:5.15))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE uart_0\/uart_rx_inst\/data_reg_RNO\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.71:3.36:3.67) (2.86:3.55:3.87))
     (IOPATH A Y (2.87:3.60:4.07) (2.72:3.42:3.86))
     (PORT B (14.53:18.02:19.67) (15.53:19.25:21.02))
     (IOPATH B Y (4.17:5.24:5.91) (4.45:5.59:6.31))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram0_\[10\])
 (DELAY
  (ABSOLUTE
     (PORT D (13.89:17.22:18.80) (13.22:16.39:17.89))
     (PORT CLK (6.92:8.58:9.37) (7.01:8.69:9.49))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (12.80:15.87:17.32) (12.14:15.05:16.43))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d0_I_30)
 (DELAY
  (ABSOLUTE
     (PORT A (11.98:14.85:16.21) (11.19:13.87:15.14))
     (IOPATH A Y (2.43:4.33:4.88) (2.80:3.62:4.08))
     (PORT B (6.89:8.54:9.33) (6.98:8.66:9.45))
     (IOPATH B Y (4.68:8.30:9.37) (4.25:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d0_I_29)
 (DELAY
  (ABSOLUTE
     (PORT A (12.87:15.95:17.42) (12.24:15.17:16.56))
     (IOPATH A Y (2.43:4.33:4.88) (2.80:3.62:4.08))
     (PORT B (7.46:9.25:10.10) (7.47:9.26:10.11))
     (IOPATH B Y (4.68:8.30:9.37) (4.25:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg\[15\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.47:3.06:3.34) (2.36:2.93:3.20))
     (PORT CLK (6.71:8.32:9.09) (6.83:8.47:9.24))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.98:6.17:6.74) (4.62:5.73:6.25))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE uart_0\/uart_tx_inst\/prescale_reg_RNIU35E2\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (10.11:12.53:13.68) (9.59:11.89:12.98))
     (IOPATH A Y (3.64:4.57:5.16) (4.43:5.56:6.28))
     (PORT B (7.24:8.98:9.80) (7.24:8.98:9.80))
     (IOPATH B Y (2.87:3.60:4.07) (2.72:3.42:3.86))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/data_rx_q2)
 (DELAY
  (ABSOLUTE
     (PORT D (2.47:3.06:3.34) (2.36:2.93:3.20))
     (PORT CLK (7.28:9.03:9.86) (7.30:9.05:9.89))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.03:6.24:6.81) (4.66:5.78:6.31))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE SPI_master_0\/PWDATA_RNO\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.35:2.92:3.18) (2.27:2.82:3.08))
     (IOPATH A Y (3.45:4.33:4.88) (3.63:4.56:5.15))
     (PORT B (21.55:26.71:29.17) (20.60:25.54:27.88))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram2_\[7\])
 (DELAY
  (ABSOLUTE
     (PORT D (22.21:27.54:30.06) (21.07:26.12:28.52))
     (PORT CLK (7.23:8.96:9.79) (7.26:9.00:9.83))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (12.50:15.50:16.92) (11.66:14.45:15.78))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram4_\[7\])
 (DELAY
  (ABSOLUTE
     (PORT D (5.24:6.50:7.09) (4.71:5.84:6.38))
     (PORT CLK (7.23:8.96:9.78) (7.26:9.00:9.82))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (10.06:12.48:13.62) (9.52:11.80:12.88))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE UART_fifo_0\/DFN1C0_MEM_RADDR\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.98:3.69:4.03) (2.80:3.47:3.79))
     (PORT CLK (6.88:8.53:9.32) (6.98:8.65:9.44))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.08:6.29:6.87) (4.70:5.82:6.36))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram3_\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (10.23:12.68:13.84) (10.66:13.22:14.43))
     (PORT CLK (7.39:9.17:10.01) (7.39:9.17:10.01))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (14.14:17.53:19.14) (13.10:16.24:17.73))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "AO1")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_I_92)
 (DELAY
  (ABSOLUTE
     (PORT A (10.13:12.56:13.72) (9.21:11.42:12.47))
     (IOPATH A Y (3.67:4.60:5.20) (3.27:4.11:4.64))
     (PORT B (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH B Y (4.00:5.02:5.67) (4.22:5.30:5.98))
     (PORT C (7.06:8.76:9.56) (7.45:9.23:10.08))
     (IOPATH C Y (5.41:6.79:7.67) (4.98:6.25:7.06))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram1_\[15\])
 (DELAY
  (ABSOLUTE
     (PORT D (11.76:14.58:15.92) (11.07:13.73:14.99))
     (PORT CLK (7.24:8.98:9.80) (7.27:9.01:9.84))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (12.69:15.74:17.18) (12.05:14.94:16.32))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "AO1")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d0_I_93)
 (DELAY
  (ABSOLUTE
     (PORT A (2.86:3.55:3.87) (2.71:3.36:3.67))
     (IOPATH A Y (3.67:4.60:5.20) (3.27:4.11:4.64))
     (PORT B (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH B Y (4.70:5.90:6.66) (4.49:5.64:6.36))
     (PORT C (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH C Y (5.41:6.79:7.67) (4.98:6.25:7.06))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg_RNIHADA\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (10.07:12.48:13.63) (9.62:11.93:13.02))
     (IOPATH A Y (3.45:4.33:4.88) (3.63:4.56:5.15))
     (PORT B (11.87:14.71:16.06) (12.75:15.81:17.26))
     (IOPATH B Y (4.17:5.24:5.91) (4.45:5.59:6.31))
  )
 )
 )
 (CELL
 (CELLTYPE "CLKIO")
 (INSTANCE PCLK_pad\/U0\/U1)
 (DELAY
  (ABSOLUTE
     (PORT A (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A Y (2.45:3.08:3.48) (2.45:3.08:3.48))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/un1_rd_pointer_q_I_9)
 (DELAY
  (ABSOLUTE
     (PORT A (6.73:8.34:9.11) (6.83:8.47:9.25))
     (IOPATH A Y (2.43:4.33:4.88) (2.80:3.62:4.08))
     (PORT B (3.57:4.42:4.83) (3.33:4.13:4.51))
     (IOPATH B Y (4.68:8.30:9.37) (4.25:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E0C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_datareg\[11\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.54:3.14:3.43) (2.43:3.02:3.29))
     (PORT CLK (7.52:9.32:10.17) (7.50:9.29:10.15))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.20:6.45:7.04) (4.81:5.97:6.51))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (21.56:26.73:29.18) (20.29:25.16:27.47))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE uart_control_0\/m_axis_tdata_reg\[6\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.36:2.93:3.20) (2.47:3.06:3.34))
     (PORT CLK (7.02:8.71:9.51) (7.09:8.79:9.60))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.13:6.36:6.94) (4.73:5.87:6.41))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (13.16:16.31:17.81) (12.40:15.37:16.78))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.56:4.47:5.04))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE CORESPI_0\/USPI\/URF\/cfg_ssel_RNI1JUK\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (15.74:19.51:21.31) (16.58:20.55:22.44))
     (IOPATH A Y (4.17:5.24:5.91) (4.45:5.59:6.31))
     (PORT B (2.35:2.92:3.18) (2.27:2.82:3.08))
     (IOPATH B Y (2.87:3.60:4.07) (2.72:3.42:3.86))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE uart_0\/uart_tx_inst\/prescale_reg_RNI90T7\[13\])
 (DELAY
  (ABSOLUTE
     (PORT A (12.42:15.40:16.82) (11.63:14.42:15.75))
     (IOPATH A Y (2.56:3.22:3.63) (3.58:4.50:5.08))
     (PORT B (12.04:14.93:16.30) (11.29:14.00:15.29))
     (IOPATH B Y (3.63:4.56:5.15) (4.56:5.73:6.47))
  )
 )
 )
 (CELL
 (CELLTYPE "AND2")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_I_18)
 (DELAY
  (ABSOLUTE
     (PORT A (6.80:8.43:9.21) (7.41:9.18:10.03))
     (IOPATH A Y (2.87:3.60:4.07) (2.72:3.42:3.86))
     (PORT B (6.85:8.49:9.27) (6.95:8.61:9.40))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_0_I_51)
 (DELAY
  (ABSOLUTE
     (PORT A (17.57:21.78:23.78) (18.45:22.87:24.97))
     (IOPATH A Y (3.27:4.11:4.64) (3.70:4.65:5.25))
     (PORT B (11.57:14.34:15.66) (12.38:15.35:16.76))
     (IOPATH B Y (4.28:5.37:6.07) (4.40:5.53:6.24))
     (PORT C (2.84:3.53:3.85) (3.00:3.72:4.06))
     (IOPATH C Y (4.52:5.68:6.41) (4.68:5.88:6.64))
  )
 )
 )
 (CELL
 (CELLTYPE "XA1A")
 (INSTANCE sp_fifo_0\/AND2_EMPTYINT)
 (DELAY
  (ABSOLUTE
     (PORT A (2.86:3.55:3.87) (2.70:3.35:3.65))
     (IOPATH A Y (2.44:4.27:4.82) (2.80:3.60:4.07))
     (PORT B (2.98:3.69:4.03) (2.82:3.50:3.82))
     (IOPATH B Y (4.51:8.33:9.40) (4.03:5.37:6.07))
     (PORT C (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH C Y (4.98:6.25:7.06) (5.11:6.42:7.25))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE uart_0\/uart_tx_inst\/prescale_reg_RNO_0\[14\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (13.18:16.35:17.85) (14.18:17.57:19.19))
     (IOPATH S Y (3.38:4.50:5.08) (3.30:4.60:5.20))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR3")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d0_I_65)
 (DELAY
  (ABSOLUTE
     (PORT A (11.46:14.20:15.51) (10.69:13.26:14.47))
     (IOPATH A Y (2.43:4.33:4.88) (2.81:3.59:4.05))
     (PORT B (7.71:9.56:10.44) (7.66:9.49:10.36))
     (IOPATH B Y (3.97:5.64:6.36) (4.38:5.53:6.24))
     (PORT C (2.54:3.14:3.43) (2.45:3.04:3.32))
     (IOPATH C Y (4.81:6.67:7.53) (5.26:8.73:9.86))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE sp_fifo_0\/DFN1E1C0_dout\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (13.76:17.06:18.62) (14.29:17.71:19.34))
     (PORT CLK (6.99:8.66:9.46) (7.06:8.76:9.56))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.92:6.10:6.66) (4.57:5.66:6.18))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (14.87:18.43:20.12) (14.02:17.38:18.98))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.56:4.47:5.04))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_datareg_RNO\[11\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.56:3.17:3.46) (2.45:3.04:3.32))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (12.08:14.98:16.35) (11.51:14.27:15.58))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (16.66:20.66:22.55) (17.45:21.63:23.62))
     (IOPATH S Y (3.38:4.50:5.08) (3.30:4.60:5.20))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR3")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d0_I_78)
 (DELAY
  (ABSOLUTE
     (PORT A (8.14:10.09:11.02) (7.63:9.46:10.32))
     (IOPATH A Y (2.43:4.33:4.88) (2.81:3.59:4.05))
     (PORT B (7.71:9.56:10.44) (7.66:9.49:10.36))
     (IOPATH B Y (3.97:5.64:6.36) (4.38:5.53:6.24))
     (PORT C (2.54:3.14:3.43) (2.45:3.04:3.32))
     (IOPATH C Y (4.81:6.67:7.53) (5.26:8.73:9.86))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram4_\[14\])
 (DELAY
  (ABSOLUTE
     (PORT D (7.08:8.78:9.59) (6.82:8.45:9.23))
     (PORT CLK (7.41:9.19:10.04) (7.41:9.18:10.03))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (13.98:17.33:18.92) (13.19:16.35:17.86))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_0_I_52)
 (DELAY
  (ABSOLUTE
     (PORT A (13.97:17.32:18.91) (14.72:18.25:19.92))
     (IOPATH A Y (3.27:4.11:4.64) (3.70:4.65:5.25))
     (PORT B (7.31:9.06:9.89) (7.71:9.56:10.43))
     (IOPATH B Y (4.28:5.37:6.07) (4.40:5.53:6.24))
     (PORT C (2.36:2.93:3.20) (2.47:3.06:3.34))
     (IOPATH C Y (4.52:5.68:6.41) (4.68:5.88:6.64))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram4__RNI5A654\[9\])
 (DELAY
  (ABSOLUTE
     (PORT A (8.40:10.41:11.37) (8.04:9.97:10.89))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.36:2.93:3.20))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (14.78:18.32:20.01) (13.72:17.01:18.57))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3B")
 (INSTANCE uart_0\/uart_rx_inst\/rxd_reg_RNIT7067)
 (DELAY
  (ABSOLUTE
     (PORT A (10.70:13.26:14.48) (11.15:13.83:15.10))
     (IOPATH A Y (5.30:6.65:7.51) (4.81:6.04:6.81))
     (PORT B (16.72:20.74:22.64) (17.78:22.05:24.07))
     (IOPATH B Y (5.05:6.34:7.16) (4.52:5.68:6.41))
     (PORT C (11.67:14.47:15.80) (12.27:15.21:16.61))
     (IOPATH C Y (3.70:4.65:5.25) (3.27:4.11:4.64))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg\[17\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.58:3.20:3.50) (2.49:3.09:3.38))
     (PORT CLK (6.76:8.38:9.15) (6.86:8.51:9.29))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.00:6.20:6.77) (4.64:5.75:6.28))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE CORESPI_0\/USPI\/URXF\/wr_pointer_q\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.36:2.93:3.20) (2.47:3.06:3.34))
     (PORT CLK (7.17:8.90:9.71) (7.21:8.94:9.76))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.94:6.12:6.69) (4.60:5.71:6.23))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE CORESPI_0\/USPI\/URF\/cfg_ssel_RNI2KUK\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (12.35:15.32:16.72) (12.82:15.89:17.35))
     (IOPATH A Y (4.17:5.24:5.91) (4.45:5.59:6.31))
     (PORT B (2.35:2.92:3.18) (2.27:2.82:3.08))
     (IOPATH B Y (2.87:3.60:4.07) (2.72:3.42:3.86))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/SYNC1_stxp_strobetx)
 (DELAY
  (ABSOLUTE
     (PORT D (2.47:3.06:3.34) (2.36:2.93:3.20))
     (PORT CLK (7.27:9.02:9.84) (7.29:9.04:9.87))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.18:6.42:7.01) (4.79:5.94:6.49))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE uart_control_0\/m_axis_tdata_reg\[7\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.39:2.96:3.23) (2.47:3.06:3.34))
     (PORT CLK (7.13:8.84:9.65) (7.17:8.89:9.71))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.28:6.55:7.15) (4.86:6.03:6.58))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (13.24:16.41:17.92) (12.59:15.61:17.04))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.56:4.47:5.04))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "AND2")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d0_I_19)
 (DELAY
  (ABSOLUTE
     (PORT A (13.99:17.34:18.93) (13.15:16.30:17.79))
     (IOPATH A Y (3.45:4.33:4.88) (3.63:4.56:5.15))
     (PORT B (7.05:8.74:9.54) (7.11:8.81:9.62))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "AND2")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d0_I_115)
 (DELAY
  (ABSOLUTE
     (PORT A (2.42:3.00:3.28) (2.34:2.90:3.17))
     (IOPATH A Y (3.45:4.33:4.88) (3.63:4.56:5.15))
     (PORT B (18.33:22.73:24.82) (17.01:21.09:23.02))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "AO1")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d0_I_94)
 (DELAY
  (ABSOLUTE
     (PORT A (6.66:8.26:9.02) (7.18:8.91:9.72))
     (IOPATH A Y (3.38:4.25:4.80) (2.56:3.22:3.63))
     (PORT B (2.56:3.17:3.46) (2.45:3.04:3.32))
     (IOPATH B Y (4.00:5.02:5.67) (4.22:5.30:5.98))
     (PORT C (5.70:7.06:7.71) (5.46:6.77:7.39))
     (IOPATH C Y (4.62:5.81:6.55) (4.46:5.61:6.33))
  )
 )
 )
 (CELL
 (CELLTYPE "AOI1B")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg_RNO\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (11.38:14.10:15.40) (10.72:13.29:14.51))
     (IOPATH A Y (6.58:8.27:9.33) (4.49:5.64:6.36))
     (PORT B (2.84:3.53:3.85) (3.00:3.72:4.06))
     (IOPATH B Y (6.36:7.99:9.02) (4.60:5.78:6.52))
     (PORT C (2.35:2.92:3.18) (2.27:2.82:3.08))
     (IOPATH C Y (2.81:3.53:3.98) (2.86:3.59:4.05))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram3_\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (8.79:10.90:11.90) (8.24:10.22:11.16))
     (PORT CLK (6.98:8.65:9.45) (7.05:8.74:9.54))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (9.07:11.24:12.27) (9.55:11.83:12.92))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (3.07:3.85:4.35))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE UART_fifo_0\/XOR2_WBINNXTSHIFT\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.12:3.87:4.22) (2.93:3.63:3.96))
     (IOPATH A Y (2.43:4.33:4.88) (2.80:3.62:4.08))
     (PORT B (5.05:6.26:6.83) (4.74:5.88:6.42))
     (IOPATH B Y (4.68:8.30:9.37) (4.25:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE uart_control_0\/PC_data_reg\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.47:3.06:3.34) (2.39:2.96:3.23))
     (PORT CLK (7.27:9.01:9.84) (7.29:9.04:9.87))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.94:6.13:6.69) (4.58:5.68:6.20))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (3.13:3.88:4.24) (3.43:4.25:4.64))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (3.56:4.47:5.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (2.82:3.54:4.00))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "AND2A")
 (INSTANCE sp_fifo_0\/AND2_MEMORYRE)
 (DELAY
  (ABSOLUTE
     (PORT A (6.73:8.35:9.11) (6.97:8.64:9.43))
     (IOPATH A Y (3.45:4.33:4.88) (3.63:4.56:5.15))
     (PORT B (3.00:3.72:4.06) (2.84:3.53:3.85))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2")
 (INSTANCE uart_control_0\/data_count_RNI79KK_0\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.36:4.16:4.55) (3.13:3.88:4.23))
     (IOPATH A Y (3.58:4.50:5.08) (2.56:3.22:3.63))
     (PORT B (4.11:5.10:5.57) (3.80:4.71:5.14))
     (IOPATH B Y (4.56:5.73:6.47) (3.63:4.56:5.15))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2C")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_spi_data_out_RNO_12)
 (DELAY
  (ABSOLUTE
     (PORT A (12.22:15.15:16.54) (11.64:14.44:15.76))
     (IOPATH A Y (4.08:5.13:5.79) (4.01:5.04:5.68))
     (PORT B (13.04:16.17:17.65) (12.19:15.11:16.50))
     (IOPATH B Y (4.03:5.07:5.72) (4.13:5.19:5.86))
     (PORT S (9.70:12.03:13.13) (10.23:12.69:13.85))
     (IOPATH S Y (3.38:4.50:5.08) (3.30:4.60:5.20))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_state_RNI61I2\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (8.72:10.82:11.81) (8.03:9.95:10.87))
     (IOPATH A Y (3.64:4.57:5.16) (4.43:5.56:6.28))
     (PORT B (11.58:14.36:15.68) (12.47:15.46:16.88))
     (IOPATH B Y (3.45:4.33:4.88) (3.63:4.56:5.15))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram3_\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (13.31:16.50:18.02) (12.66:15.70:17.14))
     (PORT CLK (6.95:8.62:9.41) (7.02:8.70:9.50))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (15.55:19.28:21.05) (14.60:18.10:19.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_datareg_RNO\[13\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (7.17:8.89:9.71) (6.93:8.59:9.38))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (29.54:36.62:39.98) (31.00:38.44:41.97))
     (IOPATH S Y (3.38:4.50:5.08) (3.30:4.60:5.20))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg_RNO_1\[13\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (14.17:17.57:19.18) (15.12:18.74:20.46))
     (IOPATH S Y (3.38:4.50:5.08) (3.30:4.60:5.20))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram5_\[10\])
 (DELAY
  (ABSOLUTE
     (PORT D (8.98:11.13:12.15) (8.56:10.62:11.59))
     (PORT CLK (7.33:9.09:9.92) (7.34:9.10:9.94))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (10.87:13.48:14.72) (9.98:12.38:13.52))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE uart_0\/uart_tx_inst\/data_reg_RNO\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (8.91:11.05:12.06) (8.53:10.58:11.55))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (20.43:25.33:27.65) (18.72:23.20:25.33))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg_RNO_2\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.36:2.93:3.20) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (15.75:19.52:21.32) (14.59:18.09:19.75))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram3__RNIJL9S\[16\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.70:8.30:9.07) (6.79:8.42:9.20))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram0_\[11\])
 (DELAY
  (ABSOLUTE
     (PORT D (17.94:22.25:24.29) (17.27:21.41:23.38))
     (PORT CLK (7.22:8.96:9.78) (7.25:8.99:9.82))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (12.83:15.91:17.37) (11.86:14.70:16.05))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram1__RNIH4O72\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (26.15:32.43:35.40) (25.25:31.31:34.18))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE CORESPI_0\/USPI\/URF\/CLK_DIV_RNILAR71\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.35:2.92:3.18) (2.27:2.82:3.08))
     (IOPATH A Y (2.54:3.19:3.60) (3.45:4.33:4.88))
     (PORT B (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH B Y (4.28:5.37:6.07) (4.40:5.53:6.24))
     (PORT C (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH C Y (4.52:5.68:6.41) (4.68:5.88:6.64))
  )
 )
 )
 (CELL
 (CELLTYPE "XA1")
 (INSTANCE CORESPI_0\/USPI\/UCC\/spi_clk_count_RNO\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.94:3.64:3.98) (2.78:3.45:3.76))
     (IOPATH A Y (2.44:4.27:4.82) (2.80:3.60:4.07))
     (PORT B (2.94:3.64:3.98) (3.13:3.88:4.24))
     (IOPATH B Y (4.51:8.33:9.40) (4.03:5.37:6.07))
     (PORT C (15.72:19.49:21.27) (14.88:18.45:20.14))
     (IOPATH C Y (4.55:5.71:6.45) (5.03:6.31:7.13))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE uart_0\/uart_tx_inst\/data_reg\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.47:3.06:3.34) (2.39:2.96:3.23))
     (PORT CLK (6.93:8.59:9.38) (7.01:8.70:9.49))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (14.01:17.37:18.97) (12.86:15.94:17.40))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "OA1C")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d2_I_88)
 (DELAY
  (ABSOLUTE
     (PORT A (2.82:3.50:3.82) (2.98:3.69:4.03))
     (IOPATH A Y (6.94:8.72:9.84) (5.16:6.48:7.32))
     (PORT B (6.93:8.59:9.38) (7.02:8.70:9.50))
     (IOPATH B Y (6.35:7.98:9.00) (4.60:5.78:6.52))
     (PORT C (6.83:8.46:9.24) (6.89:8.54:9.33))
     (IOPATH C Y (3.70:4.65:5.25) (3.43:4.31:4.87))
  )
 )
 )
 (CELL
 (CELLTYPE "AO1")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d0_I_108)
 (DELAY
  (ABSOLUTE
     (PORT A (13.76:17.06:18.62) (13.00:16.12:17.60))
     (IOPATH A Y (3.67:4.60:5.20) (3.27:4.11:4.64))
     (PORT B (11.96:14.83:16.19) (11.44:14.19:15.49))
     (IOPATH B Y (4.00:5.02:5.67) (4.22:5.30:5.98))
     (PORT C (8.16:10.11:11.04) (8.57:10.62:11.60))
     (IOPATH C Y (5.41:6.79:7.67) (4.98:6.25:7.06))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE sp_fifo_0\/DFN1E1C0_dout\[11\])
 (DELAY
  (ABSOLUTE
     (PORT D (13.68:16.97:18.52) (14.19:17.59:19.20))
     (PORT CLK (7.20:8.93:9.75) (7.24:8.97:9.79))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.32:6.59:7.20) (4.90:6.08:6.63))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (12.80:15.87:17.33) (12.02:14.90:16.27))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.56:4.47:5.04))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE sp_fifo_0\/DFN1C0_MEM_RADDR\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.99:3.71:4.05) (2.81:3.49:3.81))
     (PORT CLK (7.24:8.98:9.80) (7.27:9.01:9.84))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.02:6.23:6.80) (4.65:5.77:6.30))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram0_\[13\])
 (DELAY
  (ABSOLUTE
     (PORT D (23.14:28.69:31.32) (22.32:27.68:30.22))
     (PORT CLK (7.46:9.25:10.10) (7.47:9.26:10.11))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (17.56:21.78:23.78) (16.41:20.35:22.22))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE CORESPI_0\/USPI\/UCC\/msrxs_shiftreg_RNO\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (11.94:14.80:16.16) (11.18:13.87:15.14))
     (IOPATH A Y (3.64:4.57:5.16) (4.43:5.56:6.28))
     (PORT B (11.39:14.12:15.42) (12.28:15.22:16.62))
     (IOPATH B Y (3.45:4.33:4.88) (3.63:4.56:5.15))
  )
 )
 )
 (CELL
 (CELLTYPE "XA1A")
 (INSTANCE UART_fifo_0\/AND2_3)
 (DELAY
  (ABSOLUTE
     (PORT A (2.86:3.55:3.87) (2.71:3.36:3.67))
     (IOPATH A Y (2.44:4.27:4.82) (2.80:3.60:4.07))
     (PORT B (8.92:11.06:12.07) (8.17:10.13:11.07))
     (IOPATH B Y (4.51:8.33:9.40) (4.03:5.37:6.07))
     (PORT C (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH C Y (4.98:6.25:7.06) (5.11:6.42:7.25))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE uart_0\/uart_tx_inst\/prescale_reg_RNIFPQ62\[17\])
 (DELAY
  (ABSOLUTE
     (PORT A (11.81:14.64:15.98) (11.16:13.83:15.10))
     (IOPATH A Y (3.64:4.57:5.16) (4.43:5.56:6.28))
     (PORT B (6.63:8.23:8.98) (6.74:8.36:9.13))
     (IOPATH B Y (2.87:3.60:4.07) (2.72:3.42:3.86))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram0__RNI6PFA1\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (6.87:8.52:9.30) (6.67:8.26:9.02))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (13.37:16.58:18.10) (12.82:15.89:17.35))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg_RNI6SO02\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.45:3.04:3.32) (2.56:3.17:3.46))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.54:3.14:3.43) (2.45:3.04:3.32))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (2.55:3.17:3.46) (2.64:3.27:3.57))
     (IOPATH S Y (3.38:4.50:5.08) (3.30:4.60:5.20))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram4__RNIG59N1\[14\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.36:2.93:3.20))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (22.52:27.92:30.48) (21.56:26.73:29.18))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_alldone_RNO_0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (3.64:4.57:5.16) (4.43:5.56:6.28))
     (PORT B (12.22:15.15:16.54) (13.22:16.39:17.89))
     (IOPATH B Y (3.45:4.33:4.88) (3.63:4.56:5.15))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram4__RNIT8AT3\[13\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (8.59:10.65:11.63) (8.26:10.24:11.18))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (15.50:19.22:20.99) (14.51:17.99:19.65))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE CORESPI_0\/USPI\/URXF\/rd_pointer_q\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (8.78:10.89:11.89) (8.42:10.44:11.40))
     (PORT CLK (7.46:9.25:10.10) (7.47:9.26:10.11))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.96:6.15:6.71) (4.60:5.71:6.23))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram6__RNI7J501\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.41:2.99:3.26) (2.49:3.09:3.37))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.41:2.99:3.26) (2.49:3.09:3.37))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.70:8.31:9.07) (6.81:8.44:9.22))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE uart_control_0\/m_axis_tdata_reg_RNO\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (3.64:4.57:5.16) (4.43:5.56:6.28))
     (PORT B (16.06:19.91:21.74) (15.10:18.72:20.44))
     (IOPATH B Y (2.87:3.60:4.07) (2.72:3.42:3.86))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE uart_control_0\/PC_data_reg\[11\])
 (DELAY
  (ABSOLUTE
     (PORT D (7.54:9.35:10.21) (7.26:9.00:9.83))
     (PORT CLK (7.16:8.87:9.69) (7.21:8.93:9.75))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.82:7.22:7.88) (5.44:6.74:7.36))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (12.52:15.52:16.95) (13.48:16.71:18.25))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (3.56:4.47:5.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (2.82:3.54:4.00))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_I_40)
 (DELAY
  (ABSOLUTE
     (PORT A (2.69:3.33:3.64) (2.84:3.52:3.84))
     (IOPATH A Y (3.46:4.65:5.25) (3.21:4.64:5.23))
     (PORT B (7.08:8.78:9.58) (7.14:8.85:9.66))
     (IOPATH B Y (4.68:8.30:9.37) (4.25:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "AX1D")
 (INSTANCE CORESPI_0\/USPI\/URXF\/un1_counter_q_m19)
 (DELAY
  (ABSOLUTE
     (PORT A (5.90:7.31:7.98) (5.46:6.77:7.39))
     (IOPATH A Y (4.82:6.67:7.53) (5.30:8.87:10.01))
     (PORT B (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH B Y (4.67:8.36:9.44) (4.30:5.54:6.26))
     (PORT C (2.35:2.92:3.18) (2.27:2.82:3.08))
     (IOPATH C Y (2.43:4.33:4.88) (2.81:3.59:4.05))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram1_\[8\])
 (DELAY
  (ABSOLUTE
     (PORT D (4.12:5.11:5.58) (3.83:4.75:5.19))
     (PORT CLK (7.31:9.07:9.90) (7.35:9.11:9.95))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (10.68:13.24:14.46) (10.06:12.47:13.62))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_0_I_29)
 (DELAY
  (ABSOLUTE
     (PORT A (10.10:12.53:13.68) (9.71:12.04:13.15))
     (IOPATH A Y (2.54:3.19:3.60) (3.45:4.33:4.88))
     (PORT B (16.28:20.19:22.04) (15.46:19.16:20.92))
     (IOPATH B Y (4.52:5.68:6.41) (5.04:6.33:7.14))
     (PORT C (14.04:17.41:19.01) (13.41:16.62:18.15))
     (IOPATH C Y (4.82:6.05:6.83) (5.30:6.65:7.51))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3C")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_awe6)
 (DELAY
  (ABSOLUTE
     (PORT A (12.06:14.95:16.32) (11.35:14.08:15.37))
     (IOPATH A Y (3.70:4.65:5.25) (3.27:4.11:4.64))
     (PORT B (4.54:5.63:6.15) (4.95:6.14:6.71))
     (IOPATH B Y (5.05:6.34:7.16) (4.52:5.68:6.41))
     (PORT C (2.82:3.50:3.82) (3.00:3.72:4.06))
     (IOPATH C Y (5.30:6.65:7.51) (4.81:6.04:6.81))
  )
 )
 )
 (CELL
 (CELLTYPE "AOI1B")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg_RNO\[17\])
 (DELAY
  (ABSOLUTE
     (PORT A (25.08:31.10:33.95) (23.51:29.15:31.82))
     (IOPATH A Y (6.58:8.27:9.33) (4.49:5.64:6.36))
     (PORT B (30.60:37.93:41.41) (32.48:40.27:43.96))
     (IOPATH B Y (6.36:7.99:9.02) (4.60:5.78:6.52))
     (PORT C (2.35:2.92:3.18) (2.27:2.82:3.08))
     (IOPATH C Y (2.81:3.53:3.98) (2.86:3.59:4.05))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1P0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/SYNC1_msrxp_strobe)
 (DELAY
  (ABSOLUTE
     (PORT D (2.49:3.09:3.37) (2.39:2.96:3.23))
     (PORT CLK (7.19:8.91:9.73) (7.23:8.96:9.78))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT PRE (5.34:6.62:7.23) (4.93:6.11:6.67))
     (IOPATH PRE Q (3.76:4.73:5.34) ())
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge PRE) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge PRE) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge PRE) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.47:3.06:3.34) (2.36:2.93:3.20))
     (PORT CLK (6.67:8.27:9.03) (6.79:8.42:9.19))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.91:6.09:6.65) (4.56:5.65:6.17))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/wr_pointer_q_RNIFKPA\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (14.39:17.84:19.48) (13.52:16.76:18.30))
     (IOPATH A Y (3.45:4.33:4.88) (3.63:4.56:5.15))
     (PORT B (12.63:15.66:17.10) (12.03:14.92:16.29))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "XO1A")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_bitsel_RNO\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.84:3.53:3.85) (3.00:3.72:4.06))
     (IOPATH A Y (4.50:6.34:7.16) (4.18:5.45:6.15))
     (PORT B (3.52:4.36:4.76) (3.26:4.04:4.42))
     (IOPATH B Y (4.79:6.65:7.51) (5.47:7.01:7.91))
     (PORT C (10.50:13.02:14.21) (9.79:12.13:13.25))
     (IOPATH C Y (2.43:3.05:3.44) (3.46:4.34:4.90))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3C")
 (INSTANCE CoreAPB3_0\/CAPB3IIII\/PRDATA_13)
 (DELAY
  (ABSOLUTE
     (PORT A (12.14:15.05:16.43) (11.53:14.30:15.61))
     (IOPATH A Y (3.70:4.65:5.25) (3.27:4.11:4.64))
     (PORT B (16.24:20.13:21.98) (15.45:19.15:20.91))
     (IOPATH B Y (4.40:5.53:6.24) (4.28:5.37:6.07))
     (PORT C (9.00:11.16:12.19) (8.36:10.37:11.32))
     (IOPATH C Y (4.70:5.90:6.66) (4.52:5.68:6.41))
  )
 )
 )
 (CELL
 (CELLTYPE "XNOR3")
 (INSTANCE CORESPI_0\/USPI\/URXF\/un1_counter_q_m12)
 (DELAY
  (ABSOLUTE
     (PORT A (2.86:3.55:3.87) (2.71:3.36:3.67))
     (IOPATH A Y (2.43:4.33:4.88) (2.81:3.59:4.05))
     (PORT B (20.55:25.48:27.82) (19.00:23.55:25.71))
     (IOPATH B Y (3.97:5.64:6.36) (4.38:5.53:6.24))
     (PORT C (7.68:9.53:10.40) (8.25:10.23:11.17))
     (IOPATH C Y (6.15:10.36:11.70) (5.95:7.65:8.64))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_firstrx)
 (DELAY
  (ABSOLUTE
     (PORT D (2.39:2.96:3.23) (2.47:3.06:3.34))
     (PORT CLK (6.93:8.59:9.38) (7.01:8.69:9.49))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.07:6.29:6.86) (4.70:5.83:6.36))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "INV")
 (INSTANCE UART_fifo_0\/MEMREBUBBLE)
 (DELAY
  (ABSOLUTE
     (PORT A (11.57:14.34:15.66) (12.20:15.12:16.51))
     (IOPATH A Y (3.79:4.76:5.37) (3.29:4.13:4.66))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d0_I_67)
 (DELAY
  (ABSOLUTE
     (PORT A (2.84:3.52:3.84) (2.69:3.33:3.64))
     (IOPATH A Y (2.43:4.33:4.88) (2.80:3.62:4.08))
     (PORT B (15.06:18.67:20.38) (14.42:17.87:19.51))
     (IOPATH B Y (4.68:8.30:9.37) (4.25:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg_RNO_0\[11\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.36:2.93:3.20))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (13.32:16.52:18.03) (12.56:15.57:17.00))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE txd_pad\/U0\/U1)
 (DELAY
  (ABSOLUTE
     (PORT D (16.37:20.29:22.16) (16.92:20.97:22.90))
     (IOPATH D DOUT (4.23:5.31:6.00) (4.11:5.16:5.82))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram2_\[8\])
 (DELAY
  (ABSOLUTE
     (PORT D (20.04:24.85:27.13) (19.02:23.58:25.74))
     (PORT CLK (6.95:8.62:9.41) (7.02:8.70:9.50))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (2.84:3.52:3.84) (2.69:3.33:3.64))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram2__RNI9TKU\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.36:2.93:3.20) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.69:8.29:9.05) (6.79:8.42:9.20))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3C")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_consecutive_RNO)
 (DELAY
  (ABSOLUTE
     (PORT A (2.69:3.33:3.64) (2.84:3.52:3.84))
     (IOPATH A Y (3.45:4.33:4.88) (2.54:3.19:3.60))
     (PORT B (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH B Y (4.40:5.53:6.24) (4.28:5.37:6.07))
     (PORT C (3.00:3.72:4.06) (2.82:3.50:3.82))
     (IOPATH C Y (4.70:5.90:6.66) (4.52:5.68:6.41))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/msrxs_shiftreg\[6\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.36:2.93:3.20) (2.47:3.06:3.34))
     (PORT CLK (7.41:9.19:10.04) (7.41:9.18:10.03))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.81:5.96:6.51) (4.47:5.54:6.05))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (16.00:19.84:21.66) (15.14:18.77:20.49))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.56:4.47:5.04))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg_RNO_1\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (6.72:8.33:9.10) (7.28:9.02:9.85))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (16.26:20.16:22.01) (17.20:21.33:23.29))
     (IOPATH S Y (3.38:4.50:5.08) (3.30:4.60:5.20))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE uart_0\/uart_rx_inst\/data_reg_RNO\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (7.11:8.81:9.62) (7.54:9.35:10.21))
     (IOPATH A Y (2.87:3.60:4.07) (2.72:3.42:3.86))
     (PORT B (20.27:25.13:27.44) (21.38:26.51:28.95))
     (IOPATH B Y (4.17:5.24:5.91) (4.45:5.59:6.31))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram3_\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (17.64:21.88:23.88) (16.60:20.58:22.47))
     (PORT CLK (6.98:8.66:9.45) (7.04:8.73:9.53))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (9.49:11.76:12.84) (10.28:12.75:13.92))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (3.07:3.85:4.35))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE uart_control_0\/s_axis_din_tdata_reg_RNO\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.35:2.92:3.18) (2.27:2.82:3.08))
     (IOPATH A Y (3.45:4.33:4.88) (3.63:4.56:5.15))
     (PORT B (17.27:21.41:23.37) (16.37:20.29:22.16))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_datareg_RNO_0\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.57:3.19:3.48) (2.49:3.09:3.38))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.58:3.20:3.50) (2.47:3.06:3.34))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (14.81:18.36:20.04) (13.87:17.19:18.77))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3B")
 (INSTANCE uart_0\/uart_tx_inst\/bit_cnt_RNIKSN86\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.85:7.25:7.92) (5.37:6.65:7.26))
     (IOPATH A Y (4.70:5.90:6.66) (4.52:5.68:6.41))
     (PORT B (12.16:15.08:16.46) (12.80:15.87:17.33))
     (IOPATH B Y (5.05:6.34:7.16) (4.52:5.68:6.41))
     (PORT C (11.40:14.14:15.44) (11.99:14.87:16.23))
     (IOPATH C Y (3.70:4.65:5.25) (3.27:4.11:4.64))
  )
 )
 )
 (CELL
 (CELLTYPE "AO1")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d0_I_79)
 (DELAY
  (ABSOLUTE
     (PORT A (2.35:2.92:3.18) (2.27:2.82:3.08))
     (IOPATH A Y (3.67:4.60:5.20) (3.27:4.11:4.64))
     (PORT B (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH B Y (4.70:5.90:6.66) (4.49:5.64:6.36))
     (PORT C (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH C Y (5.41:6.79:7.67) (4.98:6.25:7.06))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_0_I_36)
 (DELAY
  (ABSOLUTE
     (PORT A (12.39:15.36:16.77) (12.97:16.09:17.56))
     (IOPATH A Y (3.27:4.11:4.64) (3.70:4.65:5.25))
     (PORT B (10.93:13.55:14.80) (11.65:14.44:15.77))
     (IOPATH B Y (4.28:5.37:6.07) (4.40:5.53:6.24))
     (PORT C (10.30:12.77:13.94) (9.61:11.91:13.00))
     (IOPATH C Y (4.82:6.05:6.83) (5.30:6.65:7.51))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg_RNO_0\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (9.19:11.39:12.44) (8.73:10.82:11.81))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (12.62:15.65:17.08) (11.99:14.86:16.23))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram0_\[15\])
 (DELAY
  (ABSOLUTE
     (PORT D (21.41:26.55:28.99) (20.70:25.66:28.02))
     (PORT CLK (7.21:8.94:9.76) (7.29:9.03:9.86))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (8.29:10.28:11.23) (7.83:9.71:10.60))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram2__RNID3CQ\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.36:2.93:3.20) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.91:8.56:9.35) (6.97:8.65:9.44))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE CORESPI_0\/USPI\/UCC\/clk_div_val_reg_RNII23C\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.35:2.92:3.18) (2.27:2.82:3.08))
     (IOPATH A Y (2.43:4.33:4.88) (2.80:3.62:4.08))
     (PORT B (14.34:17.78:19.41) (13.32:16.52:18.04))
     (IOPATH B Y (4.68:8.30:9.37) (4.25:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram4__RNIFFDF\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.65:8.24:8.99) (6.76:8.38:9.15))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E0")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram7_\[10\])
 (DELAY
  (ABSOLUTE
     (PORT D (15.05:18.66:20.38) (14.36:17.80:19.43))
     (PORT CLK (7.33:9.09:9.92) (7.34:9.10:9.94))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (8.73:10.82:11.82) (9.21:11.42:12.47))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (3.07:3.85:4.35))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE SPI_master_0\/PWDATA_RNO\[8\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.35:2.92:3.18) (2.27:2.82:3.08))
     (IOPATH A Y (3.45:4.33:4.88) (3.63:4.56:5.15))
     (PORT B (11.12:13.78:15.05) (10.51:13.03:14.23))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "XNOR2")
 (INSTANCE UART_fifo_0\/XNOR2_4)
 (DELAY
  (ABSOLUTE
     (PORT A (3.41:4.23:4.61) (3.17:3.94:4.30))
     (IOPATH A Y (2.43:4.33:4.88) (2.80:3.62:4.08))
     (PORT B (3.00:3.72:4.06) (2.84:3.53:3.85))
     (IOPATH B Y (4.68:8.30:9.37) (4.25:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_datareg_RNO\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (10.71:13.27:14.49) (10.15:12.59:13.74))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (19.26:23.88:26.07) (20.10:24.92:27.21))
     (IOPATH S Y (3.38:4.50:5.08) (3.30:4.60:5.20))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram1_\[14\])
 (DELAY
  (ABSOLUTE
     (PORT D (16.50:20.46:22.34) (15.81:19.60:21.40))
     (PORT CLK (7.22:8.96:9.78) (7.25:8.99:9.82))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (13.29:16.47:17.99) (12.74:15.79:17.24))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE CORESPI_0\/USPI\/URF\/control1\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (3.00:3.72:4.06) (2.83:3.51:3.84))
     (PORT CLK (7.02:8.71:9.51) (7.09:8.79:9.60))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.81:5.96:6.51) (4.47:5.54:6.05))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (15.89:19.70:21.51) (15.07:18.68:20.40))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (3.56:4.47:5.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram6__RNIVDTR\[9\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.36:2.93:3.20) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.70:8.30:9.07) (6.79:8.42:9.20))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2C")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_spi_data_out_RNO_8)
 (DELAY
  (ABSOLUTE
     (PORT A (14.51:17.99:19.64) (14.04:17.41:19.01))
     (IOPATH A Y (4.08:5.13:5.79) (4.01:5.04:5.68))
     (PORT B (12.41:15.39:16.80) (11.67:14.47:15.80))
     (IOPATH B Y (4.03:5.07:5.72) (4.13:5.19:5.86))
     (PORT S (10.61:13.16:14.37) (11.42:14.16:15.46))
     (IOPATH S Y (3.38:4.50:5.08) (3.30:4.60:5.20))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE uart_0\/uart_rx_inst\/bit_cnt_RNI2R7L\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (13.52:16.76:18.30) (14.18:17.58:19.19))
     (IOPATH A Y (3.29:4.13:4.66) (3.79:4.76:5.37))
     (PORT B (14.60:18.10:19.76) (13.77:17.08:18.65))
     (IOPATH B Y (3.63:4.56:5.15) (4.56:5.73:6.47))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram7_\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (13.96:17.30:18.89) (13.25:16.42:17.93))
     (PORT CLK (7.04:8.73:9.53) (7.11:8.81:9.62))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (9.24:11.45:12.50) (9.86:12.23:13.35))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (3.07:3.85:4.35))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR2")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxp_lastframe_RNO_0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.27:2.82:3.08) (2.35:2.92:3.18))
     (IOPATH A Y (3.79:4.76:5.37) (3.29:4.13:4.66))
     (PORT B (20.75:25.73:28.09) (19.59:24.29:26.52))
     (IOPATH B Y (4.56:5.73:6.47) (3.63:4.56:5.15))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_state_RNIQJI31\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.69:3.33:3.64) (2.84:3.52:3.84))
     (IOPATH A Y (2.87:3.60:4.07) (2.72:3.42:3.86))
     (PORT B (12.26:15.19:16.59) (11.44:14.19:15.49))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram3_\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (18.80:23.31:25.45) (18.03:22.35:24.41))
     (PORT CLK (7.39:9.17:10.01) (7.39:9.17:10.01))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (12.90:16.00:17.47) (12.18:15.11:16.49))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE uart_control_0\/PC_data_reg\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (9.68:12.01:13.11) (9.20:11.41:12.45))
     (PORT CLK (7.16:8.87:9.69) (7.21:8.93:9.75))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.82:7.22:7.88) (5.44:6.74:7.36))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (13.27:16.46:17.97) (14.43:17.89:19.54))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (3.56:4.47:5.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (2.82:3.54:4.00))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "AO1")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_I_101)
 (DELAY
  (ABSOLUTE
     (PORT A (7.60:9.42:10.28) (6.97:8.64:9.43))
     (IOPATH A Y (3.67:4.60:5.20) (3.27:4.11:4.64))
     (PORT B (4.25:5.27:5.75) (4.51:5.60:6.11))
     (IOPATH B Y (4.70:5.90:6.66) (4.49:5.64:6.36))
     (PORT C (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH C Y (5.41:6.79:7.67) (4.98:6.25:7.06))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram4__RNIHHDF\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.36:2.93:3.20) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.80:8.43:9.21) (6.88:8.53:9.31))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "AO1")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d0_I_83)
 (DELAY
  (ABSOLUTE
     (PORT A (10.52:13.04:14.24) (11.01:13.64:14.90))
     (IOPATH A Y (3.38:4.25:4.80) (2.56:3.22:3.63))
     (PORT B (8.68:10.76:11.75) (8.30:10.29:11.24))
     (IOPATH B Y (4.00:5.02:5.67) (4.22:5.30:5.98))
     (PORT C (6.52:8.08:8.83) (6.73:8.34:9.10))
     (IOPATH C Y (5.41:6.79:7.67) (4.98:6.25:7.06))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE SPI_master_0\/PWDATA\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.41:2.99:3.26) (2.49:3.09:3.37))
     (PORT CLK (6.86:8.51:9.29) (6.97:8.64:9.43))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.00:6.20:6.77) (4.64:5.76:6.28))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE uart_0\/uart_tx_inst\/prescale_reg_RNO_0\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (8.82:10.94:11.94) (8.49:10.53:11.49))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.59:3.21:3.51) (2.67:3.31:3.62))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (20.99:26.02:28.41) (21.85:27.09:29.58))
     (IOPATH S Y (3.38:4.50:5.08) (3.30:4.60:5.20))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE uart_0\/uart_tx_inst\/bit_cnt\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.47:3.06:3.34) (2.36:2.93:3.20))
     (PORT CLK (6.85:8.49:9.27) (6.95:8.62:9.41))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.23:6.48:7.08) (4.83:5.99:6.54))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_datareg_RNO_0\[12\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (6.84:8.48:9.26) (6.09:7.55:8.24))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (12.59:15.61:17.04) (11.59:14.37:15.69))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "OA1")
 (INSTANCE uart_0\/uart_tx_inst\/prescale_reg_RNO\[8\])
 (DELAY
  (ABSOLUTE
     (PORT A (15.57:19.31:21.08) (16.33:20.24:22.10))
     (IOPATH A Y (6.58:8.27:9.33) (4.49:5.64:6.36))
     (PORT B (12.01:14.90:16.26) (12.75:15.80:17.25))
     (IOPATH B Y (6.42:8.07:9.11) (4.28:5.37:6.07))
     (PORT C (7.51:9.31:10.16) (7.26:9.01:9.83))
     (IOPATH C Y (2.81:3.53:3.98) (2.86:3.59:4.05))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE uart_0\/uart_tx_inst\/prescale_reg\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.47:3.06:3.34) (2.39:2.96:3.23))
     (PORT CLK (7.28:9.03:9.86) (7.31:9.06:9.89))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.74:7.12:7.77) (5.25:6.51:7.11))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE SPI_master_0\/current_state_RNI3FMV\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (9.07:11.25:12.28) (8.82:10.93:11.93))
     (IOPATH A Y (2.56:3.22:3.63) (3.58:4.50:5.08))
     (PORT B (7.19:8.91:9.73) (7.80:9.66:10.55))
     (IOPATH B Y (4.17:5.24:5.91) (4.59:5.76:6.50))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE CORESPI_0\/USPI\/UCC\/spi_clk_count_RNI0N89\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.71:3.36:3.67) (2.86:3.55:3.87))
     (IOPATH A Y (2.87:3.60:4.07) (2.72:3.42:3.86))
     (PORT B (2.98:3.69:4.03) (2.82:3.50:3.82))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE uart_control_0\/PC_data_reg\[14\])
 (DELAY
  (ABSOLUTE
     (PORT D (3.35:4.15:4.53) (3.12:3.86:4.22))
     (PORT CLK (7.16:8.87:9.69) (7.21:8.93:9.75))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.82:7.22:7.88) (5.44:6.74:7.36))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (11.79:14.62:15.96) (12.68:15.72:17.16))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (3.56:4.47:5.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (2.82:3.54:4.00))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram1__RNIT4ST\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.36:2.93:3.20) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.71:8.32:9.08) (6.82:8.46:9.23))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram4__RNIJL4B\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.41:2.99:3.26) (2.49:3.09:3.37))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.41:2.99:3.26) (2.49:3.09:3.37))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.67:8.27:9.03) (6.78:8.41:9.18))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram2_\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (18.34:22.74:24.83) (19.38:24.03:26.24))
     (PORT CLK (7.39:9.17:10.01) (7.39:9.17:10.01))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (12.42:15.39:16.81) (11.58:14.35:15.67))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram1_\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (14.38:17.83:19.47) (13.27:16.45:17.96))
     (PORT CLK (7.28:9.03:9.86) (7.30:9.05:9.89))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (15.67:19.42:21.21) (14.73:18.27:19.94))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE CoreAPB3_0\/CAPB3IIII\/PRDATA_3)
 (DELAY
  (ABSOLUTE
     (PORT A (2.27:2.82:3.08) (2.35:2.92:3.18))
     (IOPATH A Y (2.87:3.60:4.07) (2.72:3.42:3.86))
     (PORT B (40.19:49.83:54.40) (38.20:47.36:51.71))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1P0")
 (INSTANCE SPI_master_0\/current_state\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.45:3.04:3.32) (2.54:3.14:3.43))
     (PORT CLK (6.91:8.57:9.35) (7.00:8.68:9.47))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT PRE (5.07:6.28:6.86) (4.72:5.86:6.40))
     (IOPATH PRE Q (3.76:4.73:5.34) ())
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge PRE) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge PRE) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge PRE) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram0__RNI71Q81\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (14.49:17.97:19.62) (13.83:17.15:18.72))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram4_\[6\])
 (DELAY
  (ABSOLUTE
     (PORT D (9.58:11.88:12.97) (8.90:11.03:12.04))
     (PORT CLK (7.12:8.83:9.64) (7.17:8.89:9.70))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (15.71:19.48:21.27) (14.76:18.29:19.97))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE uart_control_0\/PC_data_reg\[13\])
 (DELAY
  (ABSOLUTE
     (PORT D (9.46:11.73:12.81) (8.98:11.13:12.15))
     (PORT CLK (7.16:8.87:9.69) (7.21:8.93:9.75))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.82:7.22:7.88) (5.44:6.74:7.36))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (14.44:17.91:19.55) (15.64:19.39:21.17))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (3.56:4.47:5.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (2.82:3.54:4.00))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram6__RNIR9TR\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.68:8.28:9.04) (6.79:8.42:9.19))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2A")
 (INSTANCE CORESPI_0\/USPI\/URF\/int_raw_RNIVD4L6\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.36:5.48:6.19) (4.70:5.90:6.66))
     (PORT B (7.97:9.88:10.79) (7.31:9.07:9.90))
     (IOPATH B Y (3.90:4.90:5.53) (4.30:5.41:6.10))
     (PORT S (11.99:14.87:16.23) (11.39:14.13:15.42))
     (IOPATH S Y (2.59:4.25:4.80) (2.64:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram2_\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (11.86:14.70:16.05) (11.45:14.20:15.50))
     (PORT CLK (6.99:8.67:9.47) (7.07:8.76:9.57))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (12.51:15.51:16.93) (11.68:14.48:15.80))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_0_I_38)
 (DELAY
  (ABSOLUTE
     (PORT A (16.57:20.54:22.43) (15.59:19.33:21.11))
     (IOPATH A Y (2.56:3.22:3.63) (3.58:4.50:5.08))
     (PORT B (9.24:11.46:12.51) (8.78:10.88:11.88))
     (IOPATH B Y (3.63:4.56:5.15) (4.56:5.73:6.47))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_first_RNO)
 (DELAY
  (ABSOLUTE
     (PORT A (11.58:14.35:15.67) (12.18:15.11:16.49))
     (IOPATH A Y (4.17:5.24:5.91) (4.45:5.59:6.31))
     (PORT B (6.45:8.00:8.73) (6.64:8.24:8.99))
     (IOPATH B Y (3.45:4.33:4.88) (3.63:4.56:5.15))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_bitsel_RNIB3SP1\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.92:3.62:3.95) (3.10:3.84:4.20))
     (IOPATH A Y (4.17:5.24:5.91) (4.45:5.59:6.31))
     (PORT B (4.06:5.03:5.49) (3.74:4.64:5.07))
     (IOPATH B Y (2.87:3.60:4.07) (2.72:3.42:3.86))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E0")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram7_\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (24.96:30.94:33.79) (23.94:29.68:32.40))
     (PORT CLK (6.95:8.62:9.41) (7.02:8.70:9.50))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (8.95:11.10:12.12) (9.67:11.99:13.10))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (3.07:3.85:4.35))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2C")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_spi_data_out_RNO_14)
 (DELAY
  (ABSOLUTE
     (PORT A (11.55:14.32:15.64) (11.05:13.70:14.96))
     (IOPATH A Y (4.08:5.13:5.79) (4.01:5.04:5.68))
     (PORT B (14.99:18.58:20.29) (14.07:17.45:19.05))
     (IOPATH B Y (4.03:5.07:5.72) (4.13:5.19:5.86))
     (PORT S (9.14:11.34:12.38) (9.60:11.90:12.99))
     (IOPATH S Y (3.38:4.50:5.08) (3.30:4.60:5.20))
  )
 )
 )
 (CELL
 (CELLTYPE "OA1C")
 (INSTANCE CORESPI_0\/USPI\/UCC\/clock_rx_q3_RNI74BN3)
 (DELAY
  (ABSOLUTE
     (PORT A (10.95:13.58:14.82) (11.49:14.25:15.55))
     (IOPATH A Y (6.94:8.72:9.84) (5.16:6.48:7.32))
     (PORT B (3.00:3.72:4.06) (2.82:3.50:3.82))
     (IOPATH B Y (6.35:7.98:9.00) (4.60:5.78:6.52))
     (PORT C (11.51:14.27:15.58) (10.81:13.41:14.64))
     (IOPATH C Y (3.70:4.65:5.25) (3.43:4.31:4.87))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE SPI_master_0\/current_state_RNIO8RQ\[9\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.84:3.52:3.84) (2.69:3.33:3.64))
     (IOPATH A Y (2.56:3.22:3.63) (3.58:4.50:5.08))
     (PORT B (2.98:3.69:4.03) (2.82:3.50:3.82))
     (IOPATH B Y (3.63:4.56:5.15) (4.56:5.73:6.47))
  )
 )
 )
 (CELL
 (CELLTYPE "XNOR2")
 (INSTANCE UART_fifo_0\/XNOR2_2)
 (DELAY
  (ABSOLUTE
     (PORT A (2.86:3.55:3.87) (2.71:3.36:3.67))
     (IOPATH A Y (2.43:4.33:4.88) (2.80:3.62:4.08))
     (PORT B (2.98:3.69:4.03) (2.82:3.50:3.82))
     (IOPATH B Y (4.68:8.30:9.37) (4.25:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "XA1A")
 (INSTANCE UART_fifo_0\/AND2_EMPTYINT)
 (DELAY
  (ABSOLUTE
     (PORT A (2.86:3.55:3.87) (2.70:3.35:3.65))
     (IOPATH A Y (2.44:4.27:4.82) (2.80:3.60:4.07))
     (PORT B (2.98:3.69:4.03) (2.82:3.50:3.82))
     (IOPATH B Y (4.51:8.33:9.40) (4.03:5.37:6.07))
     (PORT C (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH C Y (4.98:6.25:7.06) (5.11:6.42:7.25))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram1__RNI6DQL1\[12\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (10.26:12.72:13.89) (9.80:12.14:13.26))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_datareg_RNO\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (10.94:13.57:14.81) (10.32:12.79:13.97))
     (IOPATH A Y (3.45:4.33:4.88) (3.63:4.56:5.15))
     (PORT B (19.11:23.69:25.87) (20.15:24.98:27.27))
     (IOPATH B Y (4.17:5.24:5.91) (4.45:5.59:6.31))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_I_27)
 (DELAY
  (ABSOLUTE
     (PORT A (2.27:2.82:3.08) (2.35:2.92:3.18))
     (IOPATH A Y (3.46:4.65:5.25) (3.21:4.64:5.23))
     (PORT B (6.94:8.60:9.39) (7.02:8.71:9.50))
     (IOPATH B Y (4.68:8.30:9.37) (4.25:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram6_\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (19.69:24.42:26.66) (18.73:23.22:25.35))
     (PORT CLK (7.04:8.73:9.53) (7.11:8.81:9.62))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (8.67:10.75:11.74) (8.26:10.24:11.18))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "AO1")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d0_I_100)
 (DELAY
  (ABSOLUTE
     (PORT A (2.86:3.55:3.87) (2.71:3.36:3.67))
     (IOPATH A Y (3.67:4.60:5.20) (3.27:4.11:4.64))
     (PORT B (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH B Y (4.70:5.90:6.66) (4.49:5.64:6.36))
     (PORT C (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH C Y (5.41:6.79:7.67) (4.98:6.25:7.06))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E0C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_datareg\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.57:3.19:3.48) (2.46:3.05:3.33))
     (PORT CLK (7.22:8.96:9.78) (7.26:9.00:9.82))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.85:6.02:6.57) (4.50:5.58:6.09))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (11.39:14.12:15.42) (10.94:13.56:14.81))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d2_I_63)
 (DELAY
  (ABSOLUTE
     (PORT A (7.48:9.27:10.12) (7.44:9.22:10.07))
     (IOPATH A Y (2.43:4.33:4.88) (2.80:3.62:4.08))
     (PORT B (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH B Y (4.68:8.30:9.37) (4.25:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "XNOR2")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_0_I_43)
 (DELAY
  (ABSOLUTE
     (PORT A (2.27:2.82:3.08) (2.35:2.92:3.18))
     (IOPATH A Y (3.46:4.65:5.25) (3.21:4.64:5.23))
     (PORT B (9.35:11.59:12.66) (8.88:11.01:12.02))
     (IOPATH B Y (4.68:8.30:9.37) (4.25:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_TRI")
 (INSTANCE RT_pad\/U0\/U0)
 (DELAY
  (ABSOLUTE
     (PORT D (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH D PAD (16.38:21.34:25.83) (20.62:26.59:31.59))
     (PORT E (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH E PAD (16.38:23.47:27.88) (20.40:27.11:32.20))
  )
  (PATHPULSE D PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
  (PATHPULSE E PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
 )
 (TIMINGCHECK 
     (WIDTH (posedge D) (20.00:20.00:20.00))
     (WIDTH (negedge D) (20.00:20.00:20.00))
     (WIDTH (posedge E) (20.00:20.00:20.00))
     (WIDTH (negedge E) (20.00:20.00:20.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram1__RNI9R0J\[13\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.81:8.44:9.21) (6.89:8.55:9.33))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_0_I_30)
 (DELAY
  (ABSOLUTE
     (PORT A (9.66:11.97:13.07) (10.42:12.91:14.10))
     (IOPATH A Y (3.27:4.11:4.64) (3.70:4.65:5.25))
     (PORT B (2.85:3.54:3.86) (3.01:3.73:4.08))
     (IOPATH B Y (4.28:5.37:6.07) (4.40:5.53:6.24))
     (PORT C (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH C Y (4.52:5.68:6.41) (4.68:5.88:6.64))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg_RNIHVPE5_0\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.69:3.33:3.64) (2.84:3.52:3.84))
     (IOPATH A Y (3.29:4.13:4.66) (3.79:4.76:5.37))
     (PORT B (2.84:3.53:3.85) (3.00:3.72:4.06))
     (IOPATH B Y (4.17:5.24:5.91) (4.59:5.76:6.50))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/msrxs_shiftreg\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.39:2.96:3.23) (2.47:3.06:3.34))
     (PORT CLK (7.12:8.83:9.64) (7.17:8.89:9.70))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.85:6.01:6.56) (4.50:5.58:6.09))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (7.66:9.49:10.36) (7.38:9.15:9.99))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.56:4.47:5.04))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE uart_0\/uart_tx_inst\/s_axis_tready_reg_RNO_0)
 (DELAY
  (ABSOLUTE
     (PORT A (3.97:4.92:5.37) (3.66:4.54:4.95))
     (IOPATH A Y (2.43:4.33:4.88) (2.80:3.62:4.08))
     (PORT B (12.98:16.09:17.57) (12.24:15.17:16.56))
     (IOPATH B Y (4.68:8.30:9.37) (4.25:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram5_\[15\])
 (DELAY
  (ABSOLUTE
     (PORT D (27.24:33.77:36.87) (25.76:31.94:34.87))
     (PORT CLK (7.08:8.77:9.58) (7.13:8.85:9.66))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (12.35:15.32:16.72) (11.42:14.16:15.47))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg_RNO_2\[8\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (15.36:19.05:20.80) (16.08:19.94:21.77))
     (IOPATH S Y (3.38:4.50:5.08) (3.30:4.60:5.20))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3B")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg_RNO\[15\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.70:5.90:6.66) (4.52:5.68:6.41))
     (PORT B (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH B Y (4.40:5.53:6.24) (4.28:5.37:6.07))
     (PORT C (6.71:8.32:9.08) (5.97:7.40:8.08))
     (IOPATH C Y (3.45:4.33:4.88) (2.54:3.19:3.60))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram2_\[13\])
 (DELAY
  (ABSOLUTE
     (PORT D (24.99:30.98:33.83) (23.95:29.70:32.42))
     (PORT CLK (7.46:9.25:10.10) (7.47:9.26:10.11))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (9.85:12.21:13.34) (9.11:11.29:12.33))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_awe0_2)
 (DELAY
  (ABSOLUTE
     (PORT A (16.48:20.43:22.31) (17.26:21.40:23.37))
     (IOPATH A Y (4.17:5.24:5.91) (4.45:5.59:6.31))
     (PORT B (7.66:9.49:10.36) (7.19:8.92:9.74))
     (IOPATH B Y (2.87:3.60:4.07) (2.72:3.42:3.86))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_state_RNO_0\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (4.06:5.04:5.50) (3.75:4.65:5.08))
     (IOPATH A Y (3.64:4.57:5.16) (4.43:5.56:6.28))
     (PORT B (12.12:15.03:16.41) (11.68:14.48:15.81))
     (IOPATH B Y (2.87:3.60:4.07) (2.72:3.42:3.86))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg\[18\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.47:3.06:3.34) (2.36:2.93:3.20))
     (PORT CLK (6.71:8.32:9.09) (6.83:8.47:9.24))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.98:6.17:6.74) (4.62:5.73:6.25))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram5_\[13\])
 (DELAY
  (ABSOLUTE
     (PORT D (19.03:23.59:25.75) (18.32:22.71:24.80))
     (PORT CLK (7.23:8.96:9.79) (7.26:9.00:9.83))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (12.27:15.22:16.61) (11.46:14.21:15.52))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE uart_0\/uart_tx_inst\/data_reg\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.47:3.06:3.34) (2.39:2.96:3.23))
     (PORT CLK (6.93:8.59:9.38) (7.01:8.70:9.49))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (14.01:17.37:18.97) (12.86:15.94:17.40))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_bitsel_RNO\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (12.30:15.25:16.65) (11.36:14.09:15.38))
     (IOPATH A Y (2.54:3.19:3.60) (3.45:4.33:4.88))
     (PORT B (10.59:13.12:14.33) (11.49:14.24:15.55))
     (IOPATH B Y (4.28:5.37:6.07) (4.40:5.53:6.24))
     (PORT C (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH C Y (4.52:5.68:6.41) (4.68:5.88:6.64))
  )
 )
 )
 (CELL
 (CELLTYPE "OA1B")
 (INSTANCE CORESPI_0\/USPI\/URF\/int_raw_RNO\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.82:3.50:3.82) (2.98:3.69:4.03))
     (IOPATH A Y (6.42:8.07:9.11) (4.28:5.37:6.07))
     (PORT B (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH B Y (6.94:8.72:9.84) (5.16:6.48:7.32))
     (PORT C (2.27:2.82:3.08) (2.35:2.92:3.18))
     (IOPATH C Y (2.81:3.53:3.98) (2.86:3.59:4.05))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram4_\[9\])
 (DELAY
  (ABSOLUTE
     (PORT D (13.64:16.91:18.47) (12.97:16.08:17.55))
     (PORT CLK (7.11:8.82:9.63) (7.16:8.88:9.69))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (11.94:14.80:16.16) (11.38:14.12:15.41))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV")
 (INSTANCE CORESPI_0\/USPI\/UCC\/rx_alldone_RNO)
 (DELAY
  (ABSOLUTE
     (PORT A (2.84:3.53:3.85) (2.69:3.33:3.63))
     (IOPATH A Y (3.58:4.50:5.08) (2.56:3.22:3.63))
  )
 )
 )
 (CELL
 (CELLTYPE "AO1")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_I_96)
 (DELAY
  (ABSOLUTE
     (PORT A (5.11:6.33:6.92) (5.49:6.81:7.43))
     (IOPATH A Y (3.38:4.25:4.80) (2.56:3.22:3.63))
     (PORT B (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH B Y (4.00:5.02:5.67) (4.22:5.30:5.98))
     (PORT C (2.47:3.06:3.34) (2.36:2.93:3.20))
     (IOPATH C Y (4.62:5.81:6.55) (4.46:5.61:6.33))
  )
 )
 )
 (CELL
 (CELLTYPE "OAI1")
 (INSTANCE uart_0\/uart_rx_inst\/rxd_reg_RNIRLID8)
 (DELAY
  (ABSOLUTE
     (PORT A (12.07:14.96:16.34) (11.21:13.89:15.17))
     (IOPATH A Y (2.72:3.42:3.86) (2.60:3.26:3.69))
     (PORT B (11.73:14.54:15.88) (10.94:13.57:14.82))
     (IOPATH B Y (3.91:4.91:5.55) (4.29:5.39:6.08))
     (PORT C (6.01:7.45:8.13) (5.39:6.69:7.30))
     (IOPATH C Y (4.46:5.61:6.33) (4.62:5.81:6.55))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE uart_0\/uart_tx_inst\/prescale_reg_RNIEJEU\[12\])
 (DELAY
  (ABSOLUTE
     (PORT A (14.65:18.17:19.84) (13.88:17.20:18.78))
     (IOPATH A Y (2.54:3.19:3.60) (3.45:4.33:4.88))
     (PORT B (18.99:23.55:25.71) (17.71:21.95:23.97))
     (IOPATH B Y (4.52:5.68:6.41) (5.04:6.33:7.14))
     (PORT C (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH C Y (4.52:5.68:6.41) (4.68:5.88:6.64))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE SPI_master_0\/PADDR_1_RNO_0\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (7.12:8.83:9.64) (7.72:9.57:10.45))
     (IOPATH A Y (4.17:5.24:5.91) (4.45:5.59:6.31))
     (PORT B (3.15:3.91:4.26) (3.39:4.20:4.59))
     (IOPATH B Y (3.45:4.33:4.88) (3.63:4.56:5.15))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram1__RNI29QL1\[11\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.56:3.17:3.46) (2.45:3.04:3.32))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.54:3.14:3.43) (2.45:3.04:3.32))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (7.63:9.45:10.32) (7.27:9.02:9.85))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d1_I_55)
 (DELAY
  (ABSOLUTE
     (PORT A (16.16:20.04:21.88) (15.31:18.99:20.73))
     (IOPATH A Y (2.43:4.33:4.88) (2.80:3.62:4.08))
     (PORT B (6.67:8.26:9.02) (6.79:8.42:9.19))
     (IOPATH B Y (4.68:8.30:9.37) (4.25:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram4__RNI0L8N1\[10\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.56:3.17:3.46) (2.45:3.04:3.32))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.64:3.27:3.58) (2.55:3.16:3.45))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (20.43:25.33:27.65) (19.55:24.24:26.46))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram1__RNIF11J\[16\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.70:8.30:9.07) (6.79:8.42:9.20))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram1__RNIHGQQ1\[14\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.58:3.20:3.50) (2.49:3.09:3.38))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.58:3.20:3.50) (2.50:3.10:3.39))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (16.39:20.32:22.18) (15.37:19.06:20.81))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram1__RNI1D5J\[12\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.49:3.09:3.38) (2.57:3.19:3.48))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.36:2.93:3.20) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.72:8.33:9.09) (6.83:8.46:9.24))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3C")
 (INSTANCE CoreAPB3_0\/CAPB3IIII\/PRDATA_8)
 (DELAY
  (ABSOLUTE
     (PORT A (8.18:10.15:11.08) (7.73:9.59:10.47))
     (IOPATH A Y (3.70:4.65:5.25) (3.27:4.11:4.64))
     (PORT B (15.77:19.56:21.35) (14.86:18.42:20.11))
     (IOPATH B Y (4.40:5.53:6.24) (4.28:5.37:6.07))
     (PORT C (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH C Y (4.70:5.90:6.66) (4.52:5.68:6.41))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE uart_0\/uart_tx_inst\/prescale_reg\[8\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.47:3.06:3.34) (2.36:2.93:3.20))
     (PORT CLK (7.28:9.03:9.86) (7.31:9.06:9.89))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.74:7.12:7.77) (5.25:6.51:7.11))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "XNOR2")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_0_I_9)
 (DELAY
  (ABSOLUTE
     (PORT A (2.27:2.82:3.08) (2.35:2.92:3.18))
     (IOPATH A Y (3.46:4.65:5.25) (3.21:4.64:5.23))
     (PORT B (8.82:10.94:11.95) (8.42:10.44:11.39))
     (IOPATH B Y (4.68:8.30:9.37) (4.25:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR3")
 (INSTANCE uart_0\/uart_rx_inst\/un1_bit_cnt_I_15)
 (DELAY
  (ABSOLUTE
     (PORT A (12.29:15.24:16.64) (11.38:14.10:15.40))
     (IOPATH A Y (2.43:4.33:4.88) (2.81:3.59:4.05))
     (PORT B (6.02:7.46:8.14) (5.41:6.70:7.32))
     (IOPATH B Y (3.97:5.64:6.36) (4.38:5.53:6.24))
     (PORT C (2.94:3.64:3.98) (3.07:3.80:4.15))
     (IOPATH C Y (6.15:10.36:11.70) (5.95:7.65:8.64))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram6_\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (26.79:33.21:36.26) (25.56:31.69:34.60))
     (PORT CLK (6.95:8.62:9.41) (7.02:8.70:9.50))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (19.86:24.62:26.88) (18.96:23.50:25.66))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram4_\[13\])
 (DELAY
  (ABSOLUTE
     (PORT D (15.48:19.19:20.95) (14.57:18.06:19.72))
     (PORT CLK (7.31:9.07:9.90) (7.35:9.11:9.95))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (9.37:11.62:12.68) (8.77:10.88:11.87))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.47:3.06:3.34) (2.39:2.96:3.23))
     (PORT CLK (6.67:8.27:9.03) (6.79:8.42:9.19))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.95:6.13:6.70) (4.59:5.69:6.22))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram2_\[11\])
 (DELAY
  (ABSOLUTE
     (PORT D (11.80:14.63:15.98) (11.04:13.69:14.95))
     (PORT CLK (7.31:9.07:9.90) (7.35:9.11:9.95))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (16.73:20.75:22.65) (15.78:19.56:21.36))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E0C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_datareg\[14\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.47:3.06:3.34) (2.39:2.96:3.23))
     (PORT CLK (7.46:9.25:10.10) (7.47:9.26:10.11))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.01:6.21:6.78) (4.63:5.74:6.27))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (20.39:25.28:27.60) (19.53:24.22:26.44))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "XOR3")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_I_68)
 (DELAY
  (ABSOLUTE
     (PORT A (9.90:12.28:13.40) (10.60:13.14:14.35))
     (IOPATH A Y (3.43:4.67:5.27) (3.21:4.64:5.23))
     (PORT B (7.03:8.71:9.51) (7.09:8.80:9.60))
     (IOPATH B Y (3.97:5.64:6.36) (4.38:5.53:6.24))
     (PORT C (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH C Y (4.81:6.67:7.53) (5.26:8.73:9.86))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram1__RNILKQQ1\[15\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (12.68:15.73:17.17) (12.23:15.17:16.56))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/msrxs_first)
 (DELAY
  (ABSOLUTE
     (PORT D (2.47:3.06:3.34) (2.36:2.93:3.20))
     (PORT CLK (6.93:8.59:9.38) (7.01:8.69:9.49))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.89:6.06:6.62) (4.53:5.62:6.13))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (11.78:14.61:15.95) (12.47:15.47:16.88))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (3.56:4.47:5.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (2.82:3.54:4.00))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_datareg_RNO_0\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.57:3.19:3.48) (2.47:3.06:3.34))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (12.59:15.61:17.04) (11.59:14.37:15.69))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram7__RNIQ1TA1\[13\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (12.67:15.71:17.15) (12.01:14.90:16.26))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "XNOR2")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d1_I_60)
 (DELAY
  (ABSOLUTE
     (PORT A (2.71:3.36:3.67) (2.86:3.55:3.87))
     (IOPATH A Y (3.46:4.65:5.25) (3.21:4.64:5.23))
     (PORT B (6.79:8.42:9.20) (6.89:8.54:9.33))
     (IOPATH B Y (4.68:8.30:9.37) (4.25:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram0__RNIUGFA1\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.36:2.93:3.20))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (15.08:18.70:20.41) (14.33:17.76:19.40))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE CORESPI_0\/USPI\/URXF\/counter_q\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.82:3.50:3.82) (2.98:3.69:4.03))
     (PORT CLK (6.72:8.33:9.09) (6.83:8.47:9.25))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.98:6.17:6.74) (4.62:5.73:6.25))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE CORESPI_0\/USPI\/URXF\/counter_q\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.81:3.49:3.81) (3.00:3.72:4.06))
     (PORT CLK (6.80:8.43:9.21) (6.90:8.55:9.33))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.98:6.18:6.74) (4.63:5.75:6.27))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "DFN1E0C0")
 (INSTANCE SPI_master_0\/SPI_data\[15\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.42:3.00:3.28) (2.34:2.90:3.17))
     (PORT CLK (6.75:8.36:9.13) (6.86:8.51:9.29))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.02:6.22:6.79) (4.75:5.89:6.43))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (21.23:26.32:28.74) (22.40:27.78:30.33))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (3.07:3.85:4.35))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE uart_control_0\/PC_data_reg\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (11.58:14.36:15.68) (11.11:13.77:15.04))
     (PORT CLK (7.13:8.84:9.65) (7.18:8.90:9.72))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.87:7.28:7.95) (5.47:6.78:7.40))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (9.96:12.35:13.48) (10.64:13.20:14.41))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (3.56:4.47:5.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (2.82:3.54:4.00))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram4__RNIDF4B\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.87:8.51:9.29) (6.93:8.59:9.38))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE uart_0\/uart_tx_inst\/data_reg\[6\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.47:3.06:3.34) (2.39:2.96:3.23))
     (PORT CLK (6.93:8.59:9.38) (7.01:8.70:9.49))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (9.26:11.48:12.53) (8.57:10.63:11.61))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/msrxs_datain\[13\])
 (DELAY
  (ABSOLUTE
     (PORT D (3.00:3.72:4.06) (2.82:3.50:3.82))
     (PORT CLK (7.51:9.31:10.17) (7.49:9.29:10.14))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.08:6.30:6.88) (4.70:5.83:6.37))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (4.20:5.21:5.69) (4.61:5.71:6.24))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (3.56:4.47:5.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (2.82:3.54:4.00))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "AO18")
 (INSTANCE CORESPI_0\/USPI\/URXF\/un1_counter_q_m22)
 (DELAY
  (ABSOLUTE
     (PORT A (14.38:17.82:19.46) (13.28:16.46:17.97))
     (IOPATH A Y (2.87:3.60:4.07) (2.80:3.51:3.96))
     (PORT B (7.68:9.53:10.40) (8.25:10.23:11.17))
     (IOPATH B Y (4.98:6.25:7.06) (5.10:6.41:7.23))
     (PORT C (2.98:3.69:4.03) (2.82:3.50:3.82))
     (IOPATH C Y (3.92:4.93:5.56) (4.33:5.44:6.14))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E0")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram7_\[11\])
 (DELAY
  (ABSOLUTE
     (PORT D (15.93:19.75:21.56) (14.91:18.49:20.19))
     (PORT CLK (7.39:9.17:10.01) (7.39:9.17:10.01))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (14.92:18.50:20.20) (15.60:19.34:21.12))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (3.07:3.85:4.35))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR3A")
 (INSTANCE CORESPI_0\/USPI\/UCON\/un1_PADDR_0_a2)
 (DELAY
  (ABSOLUTE
     (PORT A (11.27:13.97:15.26) (10.84:13.44:14.67))
     (IOPATH A Y (4.68:5.88:6.64) (4.52:5.68:6.41))
     (PORT B (8.87:11.00:12.01) (8.44:10.46:11.43))
     (IOPATH B Y (3.45:4.33:4.88) (2.54:3.19:3.60))
     (PORT C (9.54:11.83:12.91) (8.85:10.97:11.98))
     (IOPATH C Y (5.05:6.34:7.16) (4.52:5.68:6.41))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E0C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_datareg\[9\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.47:3.06:3.34) (2.39:2.96:3.23))
     (PORT CLK (7.13:8.84:9.65) (7.17:8.89:9.71))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.01:6.21:6.78) (4.63:5.74:6.27))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (11.34:14.06:15.35) (10.68:13.24:14.45))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "AND2")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_I_112)
 (DELAY
  (ABSOLUTE
     (PORT A (12.15:15.07:16.45) (12.60:15.62:17.05))
     (IOPATH A Y (2.87:3.60:4.07) (2.72:3.42:3.86))
     (PORT B (8.36:10.36:11.32) (8.77:10.88:11.87))
     (IOPATH B Y (4.17:5.24:5.91) (4.45:5.59:6.31))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram4__RNI0P5I1\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.36:2.93:3.20))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (29.07:36.04:39.35) (27.37:33.94:37.05))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram2_\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (4.71:5.84:6.38) (4.31:5.35:5.84))
     (PORT CLK (6.76:8.39:9.16) (6.87:8.51:9.30))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (24.60:30.50:33.30) (23.07:28.60:31.22))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d2_I_72)
 (DELAY
  (ABSOLUTE
     (PORT A (6.67:8.27:9.03) (6.77:8.39:9.17))
     (IOPATH A Y (2.43:4.33:4.88) (2.80:3.62:4.08))
     (PORT B (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH B Y (4.68:8.30:9.37) (4.25:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "AX1A")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_bitsel_RNO_0\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (14.71:18.24:19.91) (15.75:19.53:21.32))
     (IOPATH A Y (4.67:8.36:9.44) (4.30:5.54:6.26))
     (PORT B (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH B Y (4.77:8.59:9.70) (4.54:5.90:6.66))
     (PORT C (2.92:3.62:3.95) (3.11:3.86:4.21))
     (IOPATH C Y (3.43:4.65:5.25) (3.21:4.64:5.23))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram0__RNIBLJ9\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.74:8.35:9.12) (6.82:8.46:9.24))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/clk_div_val_reg\[6\])
 (DELAY
  (ABSOLUTE
     (PORT D (11.44:14.19:15.49) (10.86:13.47:14.71))
     (PORT CLK (6.85:8.49:9.27) (6.95:8.62:9.41))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.86:6.03:6.58) (4.52:5.60:6.12))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (20.48:25.39:27.72) (21.45:26.59:29.03))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (3.56:4.47:5.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (2.82:3.54:4.00))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR3B")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_awe1)
 (DELAY
  (ABSOLUTE
     (PORT A (4.76:5.90:6.45) (5.18:6.43:7.02))
     (IOPATH A Y (5.30:6.65:7.51) (4.81:6.04:6.81))
     (PORT B (3.13:3.88:4.23) (3.29:4.08:4.46))
     (IOPATH B Y (5.05:6.34:7.16) (4.52:5.68:6.41))
     (PORT C (10.91:13.53:14.77) (10.08:12.50:13.65))
     (IOPATH C Y (3.45:4.33:4.88) (2.54:3.19:3.60))
  )
 )
 )
 (CELL
 (CELLTYPE "AO1A")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d1_I_100)
 (DELAY
  (ABSOLUTE
     (PORT A (6.65:8.25:9.01) (6.75:8.37:9.14))
     (IOPATH A Y (3.38:4.25:4.80) (2.56:3.22:3.63))
     (PORT B (6.74:8.35:9.12) (6.84:8.48:9.26))
     (IOPATH B Y (4.00:5.02:5.67) (4.22:5.30:5.98))
     (PORT C (6.74:8.35:9.12) (6.83:8.47:9.24))
     (IOPATH C Y (4.62:5.81:6.55) (4.46:5.61:6.33))
  )
 )
 )
 (CELL
 (CELLTYPE "AND2")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d0_I_116)
 (DELAY
  (ABSOLUTE
     (PORT A (7.70:9.55:10.43) (8.14:10.09:11.02))
     (IOPATH A Y (2.87:3.60:4.07) (2.72:3.42:3.86))
     (PORT B (2.82:3.50:3.82) (2.98:3.69:4.03))
     (IOPATH B Y (4.17:5.24:5.91) (4.45:5.59:6.31))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram7__RNI2BI53\[16\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (18.45:22.88:24.98) (17.67:21.90:23.91))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/msrxs_shiftreg\[8\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.43:3.02:3.29) (2.54:3.14:3.43))
     (PORT CLK (7.51:9.32:10.17) (7.50:9.29:10.15))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.95:6.14:6.70) (4.61:5.72:6.24))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (13.25:16.43:17.94) (12.67:15.71:17.15))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.56:4.47:5.04))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram7__RNIFHQE\[10\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.36:2.93:3.20) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.76:8.38:9.15) (6.84:8.48:9.26))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "AND3C")
 (INSTANCE CORESPI_0\/USPI\/URXF\/m3_e_1)
 (DELAY
  (ABSOLUTE
     (PORT A (2.70:3.35:3.65) (2.86:3.55:3.87))
     (IOPATH A Y (3.70:4.65:5.25) (3.27:4.11:4.64))
     (PORT B (3.00:3.72:4.06) (2.84:3.53:3.85))
     (IOPATH B Y (5.04:6.33:7.14) (4.52:5.68:6.41))
     (PORT C (2.81:3.49:3.81) (3.00:3.72:4.06))
     (IOPATH C Y (4.68:5.88:6.64) (4.52:5.68:6.41))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram6__RNIJ1TR\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.36:2.93:3.20) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.70:8.30:9.06) (6.79:8.42:9.20))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_0_I_30)
 (DELAY
  (ABSOLUTE
     (PORT A (13.14:16.30:17.79) (13.92:17.26:18.85))
     (IOPATH A Y (3.27:4.11:4.64) (3.70:4.65:5.25))
     (PORT B (10.23:12.69:13.85) (11.21:13.89:15.17))
     (IOPATH B Y (4.28:5.37:6.07) (4.40:5.53:6.24))
     (PORT C (2.84:3.53:3.85) (3.00:3.72:4.06))
     (IOPATH C Y (4.52:5.68:6.41) (4.68:5.88:6.64))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram2_\[14\])
 (DELAY
  (ABSOLUTE
     (PORT D (16.16:20.03:21.87) (15.40:19.09:20.84))
     (PORT CLK (7.02:8.71:9.51) (7.09:8.79:9.60))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (16.70:20.71:22.61) (15.46:19.17:20.93))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "AX1C")
 (INSTANCE UART_fifo_0\/XOR2_WBINNXTSHIFT\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (7.37:9.14:9.98) (6.94:8.60:9.39))
     (IOPATH A Y (4.67:8.36:9.44) (4.30:5.54:6.26))
     (PORT B (2.36:2.93:3.20) (2.47:3.06:3.34))
     (IOPATH B Y (4.82:6.67:7.53) (5.31:8.86:10.00))
     (PORT C (2.86:3.55:3.87) (2.71:3.36:3.67))
     (IOPATH C Y (2.43:4.33:4.88) (2.81:3.59:4.05))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2B")
 (INSTANCE SPI_master_0\/current_state_RNO\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.34:2.90:3.17) (2.42:3.00:3.28))
     (IOPATH A Y (2.72:3.42:3.86) (2.87:3.60:4.07))
     (PORT B (5.67:7.03:7.68) (5.23:6.48:7.08))
     (IOPATH B Y (4.43:5.56:6.28) (3.64:4.57:5.16))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram5_\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (3.00:3.72:4.06) (2.83:3.51:3.84))
     (PORT CLK (7.41:9.19:10.04) (7.41:9.18:10.03))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (28.59:35.44:38.70) (26.97:33.43:36.50))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR2")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d1_I_118)
 (DELAY
  (ABSOLUTE
     (PORT A (7.32:9.08:9.91) (7.31:9.07:9.90))
     (IOPATH A Y (3.58:4.50:5.08) (2.56:3.22:3.63))
     (PORT B (7.46:9.25:10.10) (7.47:9.26:10.11))
     (IOPATH B Y (4.56:5.73:6.47) (3.63:4.56:5.15))
  )
 )
 )
 (CELL
 (CELLTYPE "XNOR2")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_0_I_23)
 (DELAY
  (ABSOLUTE
     (PORT A (2.27:2.82:3.08) (2.35:2.92:3.18))
     (IOPATH A Y (3.46:4.65:5.25) (3.21:4.64:5.23))
     (PORT B (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH B Y (4.68:8.30:9.37) (4.25:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram3_\[8\])
 (DELAY
  (ABSOLUTE
     (PORT D (4.12:5.11:5.58) (3.83:4.75:5.19))
     (PORT CLK (7.31:9.07:9.90) (7.35:9.11:9.95))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (19.91:24.68:26.95) (20.88:25.89:28.27))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (3.07:3.85:4.35))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "AND3B")
 (INSTANCE CORESPI_0\/USPI\/URXF\/empty_out_RNIT77F1)
 (DELAY
  (ABSOLUTE
     (PORT A (6.66:8.26:9.02) (7.08:8.78:9.58))
     (IOPATH A Y (3.70:4.65:5.25) (3.27:4.11:4.64))
     (PORT B (3.57:4.42:4.83) (3.33:4.13:4.51))
     (IOPATH B Y (5.05:6.34:7.16) (4.52:5.68:6.41))
     (PORT C (13.91:17.25:18.83) (14.81:18.36:20.05))
     (IOPATH C Y (5.30:6.65:7.51) (4.82:6.05:6.83))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d0_I_24)
 (DELAY
  (ABSOLUTE
     (PORT A (8.64:10.71:11.70) (8.21:10.18:11.12))
     (IOPATH A Y (2.43:4.33:4.88) (2.80:3.62:4.08))
     (PORT B (7.46:9.25:10.10) (7.47:9.26:10.11))
     (IOPATH B Y (4.68:8.30:9.37) (4.25:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_state_RNO\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (13.62:16.88:18.43) (12.92:16.02:17.49))
     (IOPATH A Y (3.45:4.33:4.88) (2.54:3.19:3.60))
     (PORT B (2.56:3.17:3.46) (2.45:3.04:3.32))
     (IOPATH B Y (5.04:6.33:7.14) (4.52:5.68:6.41))
     (PORT C (2.54:3.14:3.43) (2.45:3.04:3.32))
     (IOPATH C Y (5.30:6.65:7.51) (4.82:6.05:6.83))
  )
 )
 )
 (CELL
 (CELLTYPE "AND2")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d2_I_120)
 (DELAY
  (ABSOLUTE
     (PORT A (7.48:9.27:10.12) (7.44:9.22:10.07))
     (IOPATH A Y (3.45:4.33:4.88) (3.63:4.56:5.15))
     (PORT B (7.62:9.44:10.31) (7.58:9.40:10.26))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram7__RNIIPSA1\[11\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.57:3.19:3.48) (2.46:3.05:3.33))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (15.08:18.70:20.41) (14.33:17.76:19.40))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "AO1")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_I_87)
 (DELAY
  (ABSOLUTE
     (PORT A (8.54:10.58:11.56) (9.32:11.55:12.62))
     (IOPATH A Y (3.38:4.25:4.80) (2.56:3.22:3.63))
     (PORT B (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH B Y (4.00:5.02:5.67) (4.22:5.30:5.98))
     (PORT C (8.92:11.06:12.07) (8.17:10.13:11.07))
     (IOPATH C Y (4.62:5.81:6.55) (4.46:5.61:6.33))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_0_I_18)
 (DELAY
  (ABSOLUTE
     (PORT A (13.54:16.79:18.33) (12.95:16.05:17.52))
     (IOPATH A Y (2.54:3.19:3.60) (3.45:4.33:4.88))
     (PORT B (3.51:4.35:4.75) (3.30:4.09:4.47))
     (IOPATH B Y (4.52:5.68:6.41) (5.04:6.33:7.14))
     (PORT C (12.34:15.30:16.70) (11.47:14.21:15.52))
     (IOPATH C Y (4.82:6.05:6.83) (5.30:6.65:7.51))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_bitcnt_RNO\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (11.81:14.64:15.98) (12.24:15.18:16.57))
     (IOPATH A Y (4.17:5.24:5.91) (4.45:5.59:6.31))
     (PORT B (2.35:2.92:3.18) (2.27:2.82:3.08))
     (IOPATH B Y (2.87:3.60:4.07) (2.72:3.42:3.86))
  )
 )
 )
 (CELL
 (CELLTYPE "OA1")
 (INSTANCE uart_0\/uart_tx_inst\/prescale_reg_RNO\[13\])
 (DELAY
  (ABSOLUTE
     (PORT A (14.59:18.10:19.76) (15.46:19.17:20.93))
     (IOPATH A Y (6.58:8.27:9.33) (4.49:5.64:6.36))
     (PORT B (16.07:19.92:21.75) (17.39:21.56:23.54))
     (IOPATH B Y (6.42:8.07:9.11) (4.28:5.37:6.07))
     (PORT C (2.35:2.92:3.18) (2.27:2.82:3.08))
     (IOPATH C Y (2.81:3.53:3.98) (2.86:3.59:4.05))
  )
 )
 )
 (CELL
 (CELLTYPE "AND2")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d0_I_13)
 (DELAY
  (ABSOLUTE
     (PORT A (9.32:11.56:12.62) (8.81:10.92:11.93))
     (IOPATH A Y (3.45:4.33:4.88) (3.63:4.56:5.15))
     (PORT B (7.02:8.70:9.50) (7.08:8.78:9.59))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_I_55)
 (DELAY
  (ABSOLUTE
     (PORT A (11.63:14.41:15.74) (11.10:13.76:15.02))
     (IOPATH A Y (2.43:4.33:4.88) (2.80:3.62:4.08))
     (PORT B (6.97:8.64:9.43) (7.09:8.79:9.60))
     (IOPATH B Y (4.68:8.30:9.37) (4.25:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram1_\[11\])
 (DELAY
  (ABSOLUTE
     (PORT D (19.29:23.92:26.12) (18.33:22.72:24.81))
     (PORT CLK (7.22:8.96:9.78) (7.25:8.99:9.82))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (13.62:16.88:18.43) (12.94:16.04:17.51))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E0")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram7_\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (13.34:16.54:18.06) (13.94:17.28:18.86))
     (PORT CLK (7.39:9.17:10.01) (7.39:9.17:10.01))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (12.81:15.88:17.34) (13.55:16.80:18.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (3.07:3.85:4.35))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_bitsel\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.39:2.96:3.23) (2.47:3.06:3.34))
     (PORT CLK (6.99:8.66:9.46) (7.06:8.76:9.56))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.14:6.37:6.96) (4.74:5.88:6.42))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (9.99:12.38:13.52) (9.19:11.39:12.44))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.56:4.47:5.04))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1P0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_state\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.45:3.04:3.32) (2.54:3.14:3.43))
     (PORT CLK (7.22:8.95:9.78) (7.24:8.97:9.79))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT PRE (5.42:6.72:7.33) (5.01:6.21:6.78))
     (IOPATH PRE Q (3.76:4.73:5.34) ())
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge PRE) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge PRE) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge PRE) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "AND2")
 (INSTANCE UART_fifo_0\/AND2_10)
 (DELAY
  (ABSOLUTE
     (PORT A (9.26:11.48:12.53) (8.44:10.46:11.42))
     (IOPATH A Y (3.45:4.33:4.88) (3.63:4.56:5.15))
     (PORT B (8.65:10.73:11.71) (9.06:11.24:12.27))
     (IOPATH B Y (4.17:5.24:5.91) (4.45:5.59:6.31))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE uart_control_0\/PC_data_count\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.36:2.93:3.20) (2.47:3.06:3.34))
     (PORT CLK (7.27:9.01:9.84) (7.29:9.04:9.87))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.23:6.48:7.08) (4.84:6.00:6.56))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE CORESPI_0\/USPI\/URXF\/rd_pointer_q_0\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (3.00:3.72:4.06) (2.81:3.49:3.81))
     (PORT CLK (7.02:8.71:9.51) (7.09:8.79:9.60))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.41:6.71:7.32) (5.00:6.19:6.76))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE uart_0\/uart_tx_inst\/data_reg\[7\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.47:3.06:3.34) (2.39:2.96:3.23))
     (PORT CLK (6.71:8.32:9.09) (6.83:8.47:9.24))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (14.01:17.37:18.97) (12.86:15.94:17.40))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR3B")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_awe2)
 (DELAY
  (ABSOLUTE
     (PORT A (5.17:6.41:7.00) (4.68:5.80:6.33))
     (IOPATH A Y (4.70:5.90:6.66) (4.52:5.68:6.41))
     (PORT B (3.32:4.12:4.50) (3.57:4.42:4.83))
     (IOPATH B Y (5.05:6.34:7.16) (4.52:5.68:6.41))
     (PORT C (5.12:6.35:6.94) (4.64:5.76:6.29))
     (IOPATH C Y (3.45:4.33:4.88) (2.54:3.19:3.60))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2")
 (INSTANCE CORESPI_0\/USPI\/URF\/un1_CLK_DIV_1_sqmuxa_2_i_a2_1)
 (DELAY
  (ABSOLUTE
     (PORT A (14.78:18.32:20.01) (14.13:17.52:19.13))
     (IOPATH A Y (3.58:4.50:5.08) (2.56:3.22:3.63))
     (PORT B (14.19:17.59:19.20) (13.58:16.83:18.38))
     (IOPATH B Y (4.56:5.73:6.47) (3.63:4.56:5.15))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/SYNC2_stxp_dataerr)
 (DELAY
  (ABSOLUTE
     (PORT D (2.47:3.06:3.34) (2.36:2.93:3.20))
     (PORT CLK (6.93:8.59:9.38) (7.01:8.69:9.49))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.15:6.39:6.97) (4.76:5.90:6.44))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE uart_0\/uart_tx_inst\/prescale_reg_RNIPU4E2\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (12.25:15.18:16.58) (11.50:14.26:15.57))
     (IOPATH A Y (3.64:4.57:5.16) (4.43:5.56:6.28))
     (PORT B (6.67:8.27:9.02) (6.77:8.39:9.16))
     (IOPATH B Y (2.87:3.60:4.07) (2.72:3.42:3.86))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram4__RNIV8RB1\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.36:2.93:3.20))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (10.03:12.43:13.57) (9.66:11.97:13.07))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR3")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/un1_counter_q_m18)
 (DELAY
  (ABSOLUTE
     (PORT A (2.86:3.55:3.87) (2.71:3.36:3.67))
     (IOPATH A Y (2.43:4.33:4.88) (2.81:3.59:4.05))
     (PORT B (19.22:23.82:26.01) (17.88:22.17:24.20))
     (IOPATH B Y (3.97:5.64:6.36) (4.38:5.53:6.24))
     (PORT C (10.75:13.33:14.55) (10.04:12.44:13.58))
     (IOPATH C Y (4.81:6.67:7.53) (5.26:8.73:9.86))
  )
 )
 )
 (CELL
 (CELLTYPE "INV")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/empty_out_RNISVSA)
 (DELAY
  (ABSOLUTE
     (PORT A (10.91:13.52:14.76) (11.47:14.22:15.52))
     (IOPATH A Y (3.79:4.76:5.37) (3.29:4.13:4.66))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE CORESPI_0\/USPI\/UCC\/SYNC3_stxp_dataerr_RNIJ3B1)
 (DELAY
  (ABSOLUTE
     (PORT A (2.84:3.52:3.84) (2.69:3.33:3.64))
     (IOPATH A Y (3.45:4.33:4.88) (3.63:4.56:5.15))
     (PORT B (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH B Y (4.17:5.24:5.91) (4.45:5.59:6.31))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_I_30)
 (DELAY
  (ABSOLUTE
     (PORT A (2.69:3.33:3.64) (2.84:3.52:3.84))
     (IOPATH A Y (3.46:4.65:5.25) (3.21:4.64:5.23))
     (PORT B (7.08:8.78:9.58) (7.14:8.85:9.66))
     (IOPATH B Y (4.68:8.30:9.37) (4.25:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_datareg_RNO\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.66:3.30:3.61) (2.55:3.16:3.45))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (12.37:15.33:16.74) (11.74:14.55:15.89))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (15.24:18.90:20.63) (15.78:19.57:21.36))
     (IOPATH S Y (3.38:4.50:5.08) (3.30:4.60:5.20))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE uart_0\/uart_tx_inst\/prescale_reg_RNO_0\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (7.14:8.85:9.67) (7.71:9.57:10.44))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (11.12:13.79:15.05) (11.86:14.70:16.05))
     (IOPATH S Y (3.38:4.50:5.08) (3.30:4.60:5.20))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram1_\[12\])
 (DELAY
  (ABSOLUTE
     (PORT D (18.60:23.07:25.18) (17.89:22.18:24.22))
     (PORT CLK (7.16:8.88:9.69) (7.25:8.98:9.81))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (9.87:12.24:13.36) (9.38:11.63:12.69))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE CORESPI_0\/USPI\/URF\/cfg_ssel\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (3.00:3.72:4.06) (2.82:3.50:3.82))
     (PORT CLK (7.02:8.71:9.51) (7.09:8.79:9.60))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.81:5.96:6.51) (4.47:5.54:6.05))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (9.71:12.04:13.15) (9.21:11.42:12.47))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (3.56:4.47:5.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR3B")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_first_RNO_1)
 (DELAY
  (ABSOLUTE
     (PORT A (24.01:29.76:32.50) (22.67:28.11:30.69))
     (IOPATH A Y (4.70:5.90:6.66) (4.52:5.68:6.41))
     (PORT B (12.52:15.52:16.95) (13.44:16.66:18.19))
     (IOPATH B Y (5.05:6.34:7.16) (4.52:5.68:6.41))
     (PORT C (3.41:4.23:4.61) (3.17:3.94:4.30))
     (IOPATH C Y (3.45:4.33:4.88) (2.54:3.19:3.60))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram4_\[7\])
 (DELAY
  (ABSOLUTE
     (PORT D (19.58:24.27:26.50) (18.68:23.16:25.29))
     (PORT CLK (7.03:8.71:9.51) (7.09:8.79:9.60))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (24.44:30.30:33.08) (22.73:28.18:30.77))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram1__RNI9HST\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.80:8.43:9.21) (6.88:8.53:9.31))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1P0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/SYNC3_msrxp_strobe)
 (DELAY
  (ABSOLUTE
     (PORT D (2.84:3.53:3.85) (3.02:3.75:4.09))
     (PORT CLK (7.19:8.91:9.73) (7.23:8.96:9.78))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT PRE (5.34:6.62:7.23) (4.93:6.11:6.67))
     (IOPATH PRE Q (3.76:4.73:5.34) ())
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge PRE) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge PRE) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge PRE) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE uart_0\/uart_tx_inst\/prescale_reg_RNI9JQ62\[11\])
 (DELAY
  (ABSOLUTE
     (PORT A (15.91:19.72:21.53) (15.29:18.95:20.69))
     (IOPATH A Y (3.64:4.57:5.16) (4.43:5.56:6.28))
     (PORT B (6.94:8.60:9.39) (7.00:8.67:9.47))
     (IOPATH B Y (2.87:3.60:4.07) (2.72:3.42:3.86))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_0_I_50)
 (DELAY
  (ABSOLUTE
     (PORT A (8.57:10.62:11.60) (8.05:9.98:10.90))
     (IOPATH A Y (2.54:3.19:3.60) (3.45:4.33:4.88))
     (PORT B (12.73:15.78:17.23) (11.90:14.76:16.11))
     (IOPATH B Y (4.52:5.68:6.41) (5.04:6.33:7.14))
     (PORT C (18.68:23.16:25.29) (17.32:21.48:23.45))
     (IOPATH C Y (4.82:6.05:6.83) (5.30:6.65:7.51))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram7__RNI2ATA1\[15\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.58:3.20:3.50) (2.49:3.09:3.38))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (12.56:15.57:17.00) (11.77:14.60:15.94))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "AND2")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d0_I_14)
 (DELAY
  (ABSOLUTE
     (PORT A (15.11:18.73:20.45) (13.96:17.30:18.89))
     (IOPATH A Y (3.45:4.33:4.88) (3.63:4.56:5.15))
     (PORT B (7.62:9.44:10.31) (7.58:9.40:10.26))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram7_\[12\])
 (DELAY
  (ABSOLUTE
     (PORT D (12.90:15.99:17.46) (12.25:15.19:16.58))
     (PORT CLK (7.19:8.91:9.73) (7.23:8.96:9.78))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (7.92:9.81:10.72) (8.40:10.42:11.37))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (3.07:3.85:4.35))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_datareg_RNO_0\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.56:3.17:3.46) (2.45:3.04:3.32))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.54:3.14:3.43) (2.43:3.02:3.29))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (2.96:3.67:4.01) (2.80:3.47:3.79))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE uart_0\/uart_rx_inst\/bit_cnt\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.36:2.93:3.20) (2.47:3.06:3.34))
     (PORT CLK (6.75:8.36:9.13) (6.85:8.49:9.27))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.94:6.12:6.69) (4.60:5.71:6.23))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE CORESPI_0\/USPI\/URF\/CLK_DIV_RNIUOH8\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (25.09:31.10:33.96) (23.84:29.56:32.27))
     (IOPATH A Y (3.64:4.57:5.16) (4.43:5.56:6.28))
     (PORT B (7.73:9.58:10.46) (7.13:8.84:9.65))
     (IOPATH B Y (2.87:3.60:4.07) (2.72:3.42:3.86))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3B")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_state_RNI59HC2\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (7.60:9.42:10.28) (7.25:8.99:9.82))
     (IOPATH A Y (4.70:5.90:6.66) (4.52:5.68:6.41))
     (PORT B (2.93:3.63:3.96) (3.12:3.87:4.22))
     (IOPATH B Y (5.05:6.34:7.16) (4.52:5.68:6.41))
     (PORT C (2.36:2.93:3.20) (2.44:3.03:3.31))
     (IOPATH C Y (3.70:4.65:5.25) (3.27:4.11:4.64))
  )
 )
 )
 (CELL
 (CELLTYPE "OA1")
 (INSTANCE uart_0\/uart_tx_inst\/prescale_reg_RNO\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (19.34:23.98:26.18) (20.46:25.37:27.70))
     (IOPATH A Y (6.58:8.27:9.33) (4.49:5.64:6.36))
     (PORT B (3.13:3.88:4.23) (3.29:4.08:4.46))
     (IOPATH B Y (6.42:8.07:9.11) (4.28:5.37:6.07))
     (PORT C (2.54:3.14:3.43) (2.46:3.04:3.32))
     (IOPATH C Y (2.81:3.53:3.98) (2.86:3.59:4.05))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2A")
 (INSTANCE uart_control_0\/PC_data_count_RNIB86Q\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.84:3.52:3.84) (2.69:3.33:3.64))
     (IOPATH A Y (3.29:4.13:4.66) (3.79:4.76:5.37))
     (PORT B (3.52:4.36:4.76) (3.28:4.07:4.45))
     (IOPATH B Y (3.63:4.56:5.15) (4.56:5.73:6.47))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram7_\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (4.12:5.11:5.58) (3.84:4.77:5.20))
     (PORT CLK (7.51:9.31:10.17) (7.49:9.29:10.14))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (9.86:12.23:13.35) (10.31:12.78:13.95))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (3.07:3.85:4.35))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE CORESPI_0\/USPI\/URF\/CLK_DIV_RNIRLH8\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (20.83:25.83:28.20) (19.70:24.43:26.67))
     (IOPATH A Y (3.64:4.57:5.16) (4.43:5.56:6.28))
     (PORT B (2.70:3.35:3.65) (2.86:3.55:3.87))
     (IOPATH B Y (3.45:4.33:4.88) (3.63:4.56:5.15))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE UART_fifo_0\/DFN1E1C0_dout\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (11.37:14.10:15.40) (11.82:14.65:16.00))
     (PORT CLK (7.24:8.98:9.80) (7.27:9.01:9.84))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.79:5.94:6.49) (4.46:5.52:6.03))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (12.96:16.07:17.54) (12.46:15.44:16.86))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.56:4.47:5.04))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram3_\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (4.12:5.11:5.58) (3.83:4.74:5.18))
     (PORT CLK (7.28:9.03:9.86) (7.30:9.05:9.89))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (14.42:17.88:19.52) (15.08:18.69:20.41))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (3.07:3.85:4.35))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/msrxs_datain\[12\])
 (DELAY
  (ABSOLUTE
     (PORT D (3.00:3.72:4.06) (2.82:3.50:3.82))
     (PORT CLK (7.51:9.31:10.17) (7.49:9.29:10.14))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.08:6.30:6.88) (4.70:5.83:6.37))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (4.20:5.21:5.69) (4.61:5.71:6.24))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (3.56:4.47:5.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (2.82:3.54:4.00))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IOPAD_IN")
 (INSTANCE SPISDI_pad\/U0\/U0)
 (DELAY
  (ABSOLUTE
     (PORT PAD (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH PAD Y (6.35:8.27:10.01) (4.49:5.79:6.88))
  )
  (PATHPULSE PAD Y (2.00:2.00:2.00) (2.00:2.00:2.00))
 )
 (TIMINGCHECK 
     (WIDTH (posedge PAD) (20.00:20.00:20.00))
     (WIDTH (negedge PAD) (20.00:20.00:20.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram6_\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (15.77:19.55:21.34) (16.61:20.59:22.48))
     (PORT CLK (7.33:9.08:9.92) (7.34:9.10:9.93))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (12.55:15.56:16.99) (11.68:14.48:15.81))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "AO1A")
 (INSTANCE CORESPI_0\/USPI\/URF\/CLK_DIV_RNICFSI\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (6.33:7.85:8.57) (7.04:8.73:9.53))
     (IOPATH A Y (3.67:4.60:5.20) (3.27:4.11:4.64))
     (PORT B (20.04:24.84:27.12) (19.20:23.81:25.99))
     (IOPATH B Y (4.00:5.02:5.67) (4.22:5.30:5.98))
     (PORT C (2.47:3.06:3.34) (2.36:2.93:3.20))
     (IOPATH C Y (4.62:5.81:6.55) (4.46:5.61:6.33))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg_RNO_1\[10\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (4.33:5.37:5.86) (4.64:5.75:6.28))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (11.08:13.74:15.00) (11.96:14.83:16.19))
     (IOPATH S Y (3.38:4.50:5.08) (3.30:4.60:5.20))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2C")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_spi_data_out_RNO_7)
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.08:5.13:5.79) (4.01:5.04:5.68))
     (PORT B (7.58:9.40:10.26) (7.29:9.04:9.87))
     (IOPATH B Y (4.03:5.07:5.72) (4.13:5.19:5.86))
     (PORT S (15.08:18.70:20.41) (16.48:20.44:22.31))
     (IOPATH S Y (3.38:4.50:5.08) (3.30:4.60:5.20))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_datareg_RNO_0\[10\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.36:2.93:3.20))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (9.05:11.22:12.25) (8.45:10.48:11.44))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "AX1B")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_0_I_12)
 (DELAY
  (ABSOLUTE
     (PORT A (12.03:14.92:16.29) (11.50:14.25:15.56))
     (IOPATH A Y (4.55:6.34:7.16) (5.27:8.79:9.93))
     (PORT B (15.13:18.76:20.48) (16.33:20.25:22.11))
     (IOPATH B Y (4.77:8.59:9.70) (4.54:5.90:6.66))
     (PORT C (3.37:4.18:4.56) (3.13:3.88:4.24))
     (IOPATH C Y (2.43:4.33:4.88) (2.81:3.59:4.05))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E0")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram7_\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (10.09:12.51:13.66) (9.50:11.78:12.86))
     (PORT CLK (7.32:9.08:9.91) (7.34:9.10:9.93))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (12.24:15.18:16.57) (12.87:15.96:17.43))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (3.07:3.85:4.35))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE CORESPI_0\/USPI\/UCC\/msrxs_shiftreg_RNO\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (8.76:10.86:11.86) (8.36:10.37:11.32))
     (IOPATH A Y (3.64:4.57:5.16) (4.43:5.56:6.28))
     (PORT B (9.07:11.25:12.28) (9.63:11.93:13.03))
     (IOPATH B Y (3.45:4.33:4.88) (3.63:4.56:5.15))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR3")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d0_I_73)
 (DELAY
  (ABSOLUTE
     (PORT A (5.61:6.96:7.60) (5.19:6.43:7.02))
     (IOPATH A Y (2.43:4.33:4.88) (2.81:3.59:4.05))
     (PORT B (6.75:8.37:9.14) (6.86:8.50:9.28))
     (IOPATH B Y (3.97:5.64:6.36) (4.38:5.53:6.24))
     (PORT C (5.59:6.93:7.57) (5.38:6.67:7.29))
     (IOPATH C Y (4.81:6.67:7.53) (5.26:8.73:9.86))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram0__RNIJ95R2\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.36:2.93:3.20))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (12.03:14.92:16.29) (11.32:14.04:15.33))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_datareg_RNO_0\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.36:2.93:3.20))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (12.59:15.61:17.04) (11.59:14.37:15.69))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "INV")
 (INSTANCE sp_fifo_0\/MEMWEBUBBLE)
 (DELAY
  (ABSOLUTE
     (PORT A (13.38:16.59:18.12) (14.17:17.56:19.17))
     (IOPATH A Y (3.79:4.76:5.37) (3.29:4.13:4.66))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE CORESPI_0\/USPI\/URF\/cfg_ssel_RNIVGUK\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (11.75:14.57:15.90) (12.55:15.55:16.98))
     (IOPATH A Y (4.17:5.24:5.91) (4.45:5.59:6.31))
     (PORT B (2.35:2.92:3.18) (2.27:2.82:3.08))
     (IOPATH B Y (2.87:3.60:4.07) (2.72:3.42:3.86))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_I_32)
 (DELAY
  (ABSOLUTE
     (PORT A (2.34:2.90:3.17) (2.42:3.00:3.28))
     (IOPATH A Y (3.46:4.65:5.25) (3.21:4.64:5.23))
     (PORT B (7.42:9.20:10.05) (7.44:9.22:10.07))
     (IOPATH B Y (4.68:8.30:9.37) (4.25:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_datareg_RNO_0\[9\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (13.29:16.48:17.99) (12.42:15.40:16.82))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE sp_fifo_0\/XOR2_RBINNXTSHIFT\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.94:3.64:3.98) (2.78:3.45:3.76))
     (IOPATH A Y (2.43:4.33:4.88) (2.80:3.62:4.08))
     (PORT B (8.44:10.47:11.43) (8.84:10.97:11.97))
     (IOPATH B Y (4.51:6.36:7.18) (5.28:8.75:9.87))
  )
 )
 )
 (CELL
 (CELLTYPE "AOI1B")
 (INSTANCE uart_control_0\/data_count_RNO\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (6.58:8.27:9.33) (4.49:5.64:6.36))
     (PORT B (2.36:2.93:3.20) (2.47:3.06:3.34))
     (IOPATH B Y (6.36:7.99:9.02) (4.60:5.78:6.52))
     (PORT C (2.35:2.92:3.18) (2.27:2.82:3.08))
     (IOPATH C Y (2.81:3.53:3.98) (2.86:3.59:4.05))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram4__RNIJ5IL\[14\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.68:8.28:9.04) (6.79:8.42:9.19))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/spi_clk_count\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.39:2.96:3.23) (2.47:3.06:3.34))
     (PORT CLK (6.89:8.55:9.33) (6.99:8.66:9.46))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.07:6.29:6.86) (4.71:5.84:6.38))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "OR3B")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/full_out_RNIP26D1_0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.46:3.04:3.32) (2.54:3.14:3.43))
     (IOPATH A Y (2.54:3.19:3.60) (3.45:4.33:4.88))
     (PORT B (14.36:17.81:19.44) (15.03:18.63:20.34))
     (IOPATH B Y (4.52:5.68:6.41) (5.04:6.33:7.14))
     (PORT C (11.86:14.70:16.05) (11.28:13.99:15.28))
     (IOPATH C Y (4.81:6.04:6.81) (5.30:6.65:7.51))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram7__RNIRTQE\[16\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.59:3.21:3.51) (2.65:3.28:3.58))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.59:3.21:3.51) (2.67:3.31:3.62))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.92:8.58:9.36) (7.02:8.71:9.51))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_bitcnt\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.45:3.04:3.32) (2.54:3.14:3.43))
     (PORT CLK (6.91:8.57:9.35) (7.00:8.68:9.47))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.88:6.05:6.60) (4.53:5.62:6.13))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (19.81:24.56:26.81) (20.89:25.90:28.28))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.56:4.47:5.04))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (2.82:3.54:4.00))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "AND2")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_I_10)
 (DELAY
  (ABSOLUTE
     (PORT A (4.75:5.89:6.43) (5.09:6.31:6.89))
     (IOPATH A Y (2.87:3.60:4.07) (2.72:3.42:3.86))
     (PORT B (7.08:8.78:9.58) (7.14:8.85:9.66))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram5_\[16\])
 (DELAY
  (ABSOLUTE
     (PORT D (4.12:5.11:5.58) (3.84:4.77:5.20))
     (PORT CLK (7.51:9.31:10.17) (7.49:9.29:10.14))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (13.98:17.33:18.92) (13.23:16.40:17.91))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_0_I_52)
 (DELAY
  (ABSOLUTE
     (PORT A (2.27:2.82:3.08) (2.35:2.92:3.18))
     (IOPATH A Y (3.27:4.11:4.64) (3.70:4.65:5.25))
     (PORT B (9.50:11.77:12.85) (9.97:12.36:13.49))
     (IOPATH B Y (4.28:5.37:6.07) (4.40:5.53:6.24))
     (PORT C (2.36:2.93:3.20) (2.47:3.06:3.34))
     (IOPATH C Y (4.52:5.68:6.41) (4.68:5.88:6.64))
  )
 )
 )
 (CELL
 (CELLTYPE "AND2")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d2_I_111)
 (DELAY
  (ABSOLUTE
     (PORT A (2.27:2.82:3.08) (2.35:2.92:3.18))
     (IOPATH A Y (2.87:3.60:4.07) (2.72:3.42:3.86))
     (PORT B (4.21:5.22:5.70) (4.48:5.55:6.06))
     (IOPATH B Y (4.17:5.24:5.91) (4.45:5.59:6.31))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram6_\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (4.12:5.11:5.58) (3.84:4.77:5.20))
     (PORT CLK (7.51:9.31:10.17) (7.49:9.29:10.14))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (13.19:16.35:17.86) (12.72:15.76:17.21))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR3")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_state_RNO\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.35:2.92:3.18) (2.27:2.82:3.08))
     (IOPATH A Y (3.45:4.33:4.88) (2.54:3.19:3.60))
     (PORT B (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH B Y (4.40:5.53:6.24) (4.28:5.37:6.07))
     (PORT C (8.72:10.81:11.80) (8.35:10.35:11.30))
     (IOPATH C Y (5.30:6.65:7.51) (4.82:6.05:6.83))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE CORESPI_0\/USPI\/UCC\/clk_div_val_reg_RNIO83C\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.35:2.92:3.18) (2.27:2.82:3.08))
     (IOPATH A Y (2.43:4.33:4.88) (2.80:3.62:4.08))
     (PORT B (8.72:10.81:11.80) (8.34:10.34:11.29))
     (IOPATH B Y (4.68:8.30:9.37) (4.25:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram2_\[10\])
 (DELAY
  (ABSOLUTE
     (PORT D (4.12:5.11:5.58) (3.77:4.67:5.10))
     (PORT CLK (7.46:9.25:10.10) (7.47:9.26:10.11))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (9.85:12.21:13.34) (9.11:11.29:12.33))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR3B")
 (INSTANCE CORESPI_0\/USPI\/URXF\/full_out_RNO)
 (DELAY
  (ABSOLUTE
     (PORT A (2.82:3.50:3.82) (3.00:3.72:4.06))
     (IOPATH A Y (5.30:6.65:7.51) (4.81:6.04:6.81))
     (PORT B (3.32:4.12:4.50) (3.57:4.42:4.83))
     (IOPATH B Y (5.05:6.34:7.16) (4.52:5.68:6.41))
     (PORT C (3.17:3.92:4.29) (3.41:4.23:4.61))
     (IOPATH C Y (3.70:4.65:5.25) (3.27:4.11:4.64))
  )
 )
 )
 (CELL
 (CELLTYPE "AND2")
 (INSTANCE uart_0\/uart_rx_inst\/un1_bit_cnt_I_1)
 (DELAY
  (ABSOLUTE
     (PORT A (2.84:3.52:3.85) (2.69:3.33:3.64))
     (IOPATH A Y (3.45:4.33:4.88) (3.63:4.56:5.15))
     (PORT B (5.97:7.40:8.08) (5.37:6.66:7.27))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "AX1C")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d0_I_74)
 (DELAY
  (ABSOLUTE
     (PORT A (10.09:12.51:13.66) (9.75:12.08:13.19))
     (IOPATH A Y (4.67:8.36:9.44) (4.30:5.54:6.26))
     (PORT B (11.94:14.81:16.17) (11.37:14.09:15.39))
     (IOPATH B Y (4.78:8.59:9.70) (4.52:5.91:6.67))
     (PORT C (9.98:12.37:13.50) (9.43:11.69:12.76))
     (IOPATH C Y (2.43:4.33:4.88) (2.81:3.59:4.05))
  )
 )
 )
 (CELL
 (CELLTYPE "XA1B")
 (INSTANCE CORESPI_0\/USPI\/URXF\/wr_pointer_q_RNO\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.17:6.41:7.00) (4.69:5.82:6.35))
     (IOPATH A Y (4.79:6.65:7.51) (5.47:7.01:7.91))
     (PORT B (2.84:3.53:3.85) (3.00:3.72:4.06))
     (IOPATH B Y (4.50:6.34:7.16) (4.18:5.45:6.15))
     (PORT C (7.02:8.71:9.50) (7.41:9.19:10.03))
     (IOPATH C Y (3.71:4.67:5.27) (3.21:4.03:4.55))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE uart_control_0\/s_axis_din_tdata_reg_RNO\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.35:2.92:3.18) (2.27:2.82:3.08))
     (IOPATH A Y (3.45:4.33:4.88) (3.63:4.56:5.15))
     (PORT B (17.55:21.76:23.76) (16.28:20.19:22.04))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE sp_fifo_0\/DFN1C0_DVLDI)
 (DELAY
  (ABSOLUTE
     (PORT D (2.36:2.93:3.20) (2.47:3.06:3.34))
     (PORT CLK (7.07:8.76:9.56) (7.12:8.83:9.64))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.11:6.34:6.92) (4.73:5.87:6.41))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1P0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_bitsel\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.45:3.04:3.32) (2.54:3.14:3.43))
     (PORT CLK (7.22:8.95:9.78) (7.24:8.97:9.79))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT PRE (5.16:6.39:6.98) (4.76:5.91:6.45))
     (IOPATH PRE Q (3.76:4.73:5.34) ())
     (PORT E (9.27:11.50:12.55) (8.71:10.80:11.80))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.31:4.16:4.69))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge PRE) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge PRE) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge PRE) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram7_\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (17.22:21.35:23.31) (16.12:19.99:21.83))
     (PORT CLK (7.00:8.68:9.47) (7.07:8.77:9.58))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (12.79:15.85:17.31) (13.49:16.72:18.26))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (3.07:3.85:4.35))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg_RNO_1\[17\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.49:3.09:3.38) (2.58:3.20:3.50))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (9.06:11.23:12.26) (9.56:11.86:12.94))
     (IOPATH S Y (3.38:4.50:5.08) (3.30:4.60:5.20))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/wr_pointer_q\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.36:2.93:3.20) (2.47:3.06:3.34))
     (PORT CLK (6.95:8.62:9.41) (7.02:8.70:9.50))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.04:6.24:6.82) (4.67:5.79:6.32))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE UART_fifo_0\/DFN1C0_full)
 (DELAY
  (ABSOLUTE
     (PORT D (2.47:3.06:3.34) (2.39:2.96:3.23))
     (PORT CLK (6.88:8.53:9.32) (6.98:8.65:9.44))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.08:6.29:6.87) (4.70:5.82:6.36))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram2_\[6\])
 (DELAY
  (ABSOLUTE
     (PORT D (20.40:25.29:27.61) (19.16:23.75:25.93))
     (PORT CLK (7.33:9.08:9.92) (7.34:9.10:9.93))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (11.59:14.36:15.68) (11.07:13.73:14.99))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE uart_0\/uart_tx_inst\/s_axis_tready_reg)
 (DELAY
  (ABSOLUTE
     (PORT D (2.58:3.20:3.50) (2.47:3.06:3.34))
     (PORT CLK (7.31:9.07:9.90) (7.35:9.11:9.95))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.19:6.43:7.02) (4.81:5.96:6.51))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram6_\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (8.53:10.58:11.55) (8.12:10.07:10.99))
     (PORT CLK (7.32:9.08:9.91) (7.34:9.10:9.93))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (10.33:12.81:13.99) (9.80:12.14:13.26))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE CORESPI_0\/USPI\/UCC\/msrxs_shiftreg_RNO\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.12:3.87:4.22) (2.93:3.63:3.96))
     (IOPATH A Y (3.64:4.57:5.16) (4.43:5.56:6.28))
     (PORT B (11.74:14.56:15.89) (12.69:15.73:17.17))
     (IOPATH B Y (3.45:4.33:4.88) (3.63:4.56:5.15))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2A")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d2_I_83)
 (DELAY
  (ABSOLUTE
     (PORT A (6.79:8.42:9.19) (6.88:8.53:9.31))
     (IOPATH A Y (3.29:4.13:4.66) (3.79:4.76:5.37))
     (PORT B (6.89:8.54:9.33) (6.98:8.66:9.45))
     (IOPATH B Y (3.63:4.56:5.15) (4.56:5.73:6.47))
  )
 )
 )
 (CELL
 (CELLTYPE "XA1")
 (INSTANCE sp_fifo_0\/AND2_FULLINT)
 (DELAY
  (ABSOLUTE
     (PORT A (2.84:3.52:3.84) (2.69:3.33:3.64))
     (IOPATH A Y (2.44:4.27:4.82) (2.80:3.60:4.07))
     (PORT B (3.00:3.72:4.06) (2.84:3.52:3.84))
     (IOPATH B Y (4.52:5.93:6.69) (5.16:8.75:9.87))
     (PORT C (2.36:2.93:3.20) (2.47:3.06:3.34))
     (IOPATH C Y (4.98:6.25:7.06) (5.11:6.42:7.25))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg_RNO_0\[9\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (12.58:15.60:17.03) (11.91:14.76:16.12))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/un1_rd_pointer_q_I_12)
 (DELAY
  (ABSOLUTE
     (PORT A (2.86:3.55:3.87) (2.71:3.36:3.67))
     (IOPATH A Y (2.43:4.33:4.88) (2.80:3.62:4.08))
     (PORT B (2.84:3.53:3.85) (3.00:3.72:4.06))
     (IOPATH B Y (4.51:6.36:7.18) (5.28:8.75:9.87))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE CORESPI_0\/USPI\/UCC\/msrxs_shiftreg_RNO\[10\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.00:3.72:4.06) (2.83:3.51:3.84))
     (IOPATH A Y (3.64:4.57:5.16) (4.43:5.56:6.28))
     (PORT B (7.42:9.20:10.04) (7.89:9.79:10.69))
     (IOPATH B Y (3.45:4.33:4.88) (3.63:4.56:5.15))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram6__RNIJV501\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.45:3.04:3.32) (2.56:3.17:3.46))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.43:3.02:3.29) (2.54:3.14:3.43))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.75:8.37:9.14) (6.86:8.50:9.29))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_0_I_21)
 (DELAY
  (ABSOLUTE
     (PORT A (13.58:16.83:18.38) (12.57:15.59:17.02))
     (IOPATH A Y (2.56:3.22:3.63) (3.58:4.50:5.08))
     (PORT B (10.39:12.88:14.06) (9.64:11.96:13.05))
     (IOPATH B Y (3.63:4.56:5.15) (4.56:5.73:6.47))
  )
 )
 )
 (CELL
 (CELLTYPE "OA1B")
 (INSTANCE CORESPI_0\/USPI\/URF\/int_raw_RNO\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.85:3.54:3.86) (3.01:3.73:4.08))
     (IOPATH A Y (6.42:8.07:9.11) (4.28:5.37:6.07))
     (PORT B (2.49:3.09:3.37) (2.41:2.99:3.26))
     (IOPATH B Y (6.94:8.72:9.84) (5.16:6.48:7.32))
     (PORT C (15.57:19.31:21.08) (16.44:20.38:22.25))
     (IOPATH C Y (2.81:3.53:3.98) (2.86:3.59:4.05))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE uart_control_0\/PC_data_reg\[7\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.58:3.20:3.50) (2.50:3.10:3.39))
     (PORT CLK (7.27:9.01:9.84) (7.29:9.04:9.87))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.94:6.13:6.69) (4.58:5.68:6.20))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (7.85:9.73:10.63) (8.38:10.39:11.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (3.56:4.47:5.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (2.82:3.54:4.00))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "AO1")
 (INSTANCE uart_0\/uart_tx_inst\/un1_bit_cnt_5_I_20)
 (DELAY
  (ABSOLUTE
     (PORT A (2.27:2.82:3.08) (2.35:2.92:3.18))
     (IOPATH A Y (3.38:4.25:4.80) (2.56:3.22:3.63))
     (PORT B (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH B Y (4.70:5.90:6.66) (4.49:5.64:6.36))
     (PORT C (2.36:2.93:3.20) (2.47:3.06:3.34))
     (IOPATH C Y (5.41:6.79:7.67) (4.98:6.25:7.06))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram1_\[7\])
 (DELAY
  (ABSOLUTE
     (PORT D (5.24:6.50:7.09) (4.71:5.84:6.38))
     (PORT CLK (7.23:8.96:9.78) (7.26:9.00:9.82))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (16.38:20.31:22.18) (15.62:19.36:21.14))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram4_\[8\])
 (DELAY
  (ABSOLUTE
     (PORT D (17.50:21.69:23.68) (16.72:20.73:22.63))
     (PORT CLK (6.81:8.44:9.21) (6.90:8.56:9.34))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (2.35:2.92:3.18) (2.27:2.82:3.08))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE uart_control_0\/s_axis_din_tdata_reg\[10\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.47:3.06:3.34) (2.36:2.93:3.20))
     (PORT CLK (7.31:9.07:9.90) (7.35:9.11:9.95))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.91:6.09:6.64) (4.55:5.64:6.16))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (19.84:24.59:26.85) (18.97:23.52:25.68))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (3.56:4.47:5.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE uart_control_0\/PC_data_count_RNILPKV\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.98:3.69:4.03) (2.82:3.50:3.82))
     (IOPATH A Y (3.45:4.33:4.88) (3.63:4.56:5.15))
     (PORT B (7.48:9.27:10.12) (7.93:9.83:10.73))
     (IOPATH B Y (4.17:5.24:5.91) (4.45:5.59:6.31))
  )
 )
 )
 (CELL
 (CELLTYPE "AO1")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d1_I_90)
 (DELAY
  (ABSOLUTE
     (PORT A (2.86:3.55:3.87) (2.71:3.36:3.67))
     (IOPATH A Y (3.67:4.60:5.20) (3.27:4.11:4.64))
     (PORT B (2.98:3.69:4.03) (2.82:3.50:3.82))
     (IOPATH B Y (4.00:5.02:5.67) (4.22:5.30:5.98))
     (PORT C (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH C Y (4.62:5.81:6.55) (4.46:5.61:6.33))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_datareg_RNO_0\[13\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (12.59:15.61:17.04) (11.59:14.37:15.69))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "AX1C")
 (INSTANCE uart_control_0\/un1_PC_data_count_I_10)
 (DELAY
  (ABSOLUTE
     (PORT A (3.52:4.36:4.76) (3.28:4.07:4.45))
     (IOPATH A Y (4.67:8.36:9.44) (4.30:5.54:6.26))
     (PORT B (9.72:12.05:13.15) (8.93:11.08:12.09))
     (IOPATH B Y (4.78:8.59:9.70) (4.52:5.91:6.67))
     (PORT C (2.84:3.52:3.84) (2.69:3.33:3.64))
     (IOPATH C Y (2.43:4.33:4.88) (2.81:3.59:4.05))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2")
 (INSTANCE uart_0\/uart_rx_inst\/rxd_reg_RNIADU11_0)
 (DELAY
  (ABSOLUTE
     (PORT A (14.63:18.14:19.80) (15.60:19.34:21.11))
     (IOPATH A Y (3.79:4.76:5.37) (3.29:4.13:4.66))
     (PORT B (9.26:11.48:12.53) (9.82:12.17:13.29))
     (IOPATH B Y (4.59:5.76:6.50) (4.17:5.24:5.91))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE sp_fifo_0\/DFN1E1C0_dout\[6\])
 (DELAY
  (ABSOLUTE
     (PORT D (20.16:24.99:27.28) (21.10:26.16:28.56))
     (PORT CLK (7.13:8.84:9.65) (7.17:8.89:9.71))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.13:6.36:6.94) (4.73:5.87:6.41))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (13.64:16.91:18.47) (12.97:16.08:17.56))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.56:4.47:5.04))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE uart_0\/uart_tx_inst\/prescale_reg_RNIGLEU\[14\])
 (DELAY
  (ABSOLUTE
     (PORT A (8.15:10.11:11.04) (7.55:9.36:10.22))
     (IOPATH A Y (2.54:3.19:3.60) (3.45:4.33:4.88))
     (PORT B (15.57:19.31:21.08) (14.44:17.91:19.55))
     (IOPATH B Y (4.52:5.68:6.41) (5.04:6.33:7.14))
     (PORT C (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH C Y (4.52:5.68:6.41) (4.68:5.88:6.64))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_TRI")
 (INSTANCE SPISDO_pad\/U0\/U0)
 (DELAY
  (ABSOLUTE
     (PORT D (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH D PAD (16.38:21.34:25.83) (20.62:26.59:31.59))
     (PORT E (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH E PAD (16.38:23.47:27.88) (20.40:27.11:32.20))
  )
  (PATHPULSE D PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
  (PATHPULSE E PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
 )
 (TIMINGCHECK 
     (WIDTH (posedge D) (20.00:20.00:20.00))
     (WIDTH (negedge D) (20.00:20.00:20.00))
     (WIDTH (posedge E) (20.00:20.00:20.00))
     (WIDTH (negedge E) (20.00:20.00:20.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/msrxs_datain\[11\])
 (DELAY
  (ABSOLUTE
     (PORT D (3.00:3.72:4.06) (2.82:3.50:3.82))
     (PORT CLK (7.31:9.07:9.90) (7.34:9.10:9.94))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.08:6.30:6.88) (4.70:5.83:6.37))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (4.20:5.21:5.69) (4.61:5.71:6.24))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (3.56:4.47:5.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (2.82:3.54:4.00))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d0_I_40)
 (DELAY
  (ABSOLUTE
     (PORT A (9.65:11.97:13.06) (9.05:11.22:12.25))
     (IOPATH A Y (2.43:4.33:4.88) (2.80:3.62:4.08))
     (PORT B (7.02:8.70:9.50) (7.08:8.78:9.59))
     (IOPATH B Y (4.68:8.30:9.37) (4.25:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE UART_fifo_0\/DFN1E1C0_dout\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (13.98:17.33:18.92) (14.51:17.99:19.64))
     (PORT CLK (6.67:8.27:9.03) (6.80:8.43:9.20))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.74:5.88:6.42) (4.42:5.48:5.98))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (8.00:9.92:10.83) (7.67:9.51:10.38))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.56:4.47:5.04))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "AND2")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_I_12)
 (DELAY
  (ABSOLUTE
     (PORT A (2.69:3.33:3.64) (2.84:3.52:3.84))
     (IOPATH A Y (2.87:3.60:4.07) (2.72:3.42:3.86))
     (PORT B (7.08:8.78:9.58) (7.14:8.85:9.66))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E0")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram7_\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (19.61:24.31:26.55) (18.72:23.21:25.34))
     (PORT CLK (6.89:8.54:9.33) (6.98:8.66:9.45))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (16.90:20.95:22.88) (17.73:21.98:23.99))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (3.07:3.85:4.35))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_spi_data_out_RNO_5)
 (DELAY
  (ABSOLUTE
     (PORT A (2.45:3.04:3.32) (2.56:3.17:3.46))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.45:3.04:3.32) (2.54:3.14:3.43))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (13.07:16.20:17.69) (14.03:17.40:19.00))
     (IOPATH S Y (3.38:4.50:5.08) (3.30:4.60:5.20))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR3")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_I_71)
 (DELAY
  (ABSOLUTE
     (PORT A (10.62:13.16:14.37) (11.30:14.01:15.29))
     (IOPATH A Y (3.43:4.67:5.27) (3.21:4.64:5.23))
     (PORT B (6.85:8.49:9.27) (6.95:8.61:9.40))
     (IOPATH B Y (3.97:5.64:6.36) (4.38:5.53:6.24))
     (PORT C (9.01:11.17:12.19) (8.60:10.66:11.64))
     (IOPATH C Y (4.81:6.67:7.53) (5.26:8.73:9.86))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE SPI_master_0\/PWDATA_RNO\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.38:2.94:3.22) (2.30:2.85:3.11))
     (IOPATH A Y (3.45:4.33:4.88) (3.63:4.56:5.15))
     (PORT B (15.14:18.78:20.50) (14.17:17.57:19.19))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE CORESPI_0\/USPI\/UCC\/spi_clk_tick_RNIFQBQ1)
 (DELAY
  (ABSOLUTE
     (PORT A (2.84:3.53:3.85) (3.01:3.73:4.08))
     (IOPATH A Y (4.17:5.24:5.91) (4.45:5.59:6.31))
     (PORT B (3.37:4.17:4.56) (3.64:4.51:4.92))
     (IOPATH B Y (3.45:4.33:4.88) (3.63:4.56:5.15))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram6__RNIN3601\[8\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.36:2.93:3.20) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.84:8.48:9.25) (6.92:8.58:9.37))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE CORESPI_0\/USPI\/URF\/CLK_DIV_RNIODR71\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.35:2.92:3.18) (2.27:2.82:3.08))
     (IOPATH A Y (2.54:3.19:3.60) (3.45:4.33:4.88))
     (PORT B (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH B Y (4.28:5.37:6.07) (4.40:5.53:6.24))
     (PORT C (2.36:2.93:3.20) (2.47:3.06:3.34))
     (IOPATH C Y (4.52:5.68:6.41) (4.68:5.88:6.64))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE UART_fifo_0\/XOR2_12)
 (DELAY
  (ABSOLUTE
     (PORT A (2.84:3.52:3.84) (2.69:3.33:3.64))
     (IOPATH A Y (2.43:4.33:4.88) (2.80:3.62:4.08))
     (PORT B (3.00:3.72:4.06) (2.83:3.51:3.84))
     (IOPATH B Y (4.68:8.30:9.37) (4.25:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg_RNO_2\[13\])
 (DELAY
  (ABSOLUTE
     (PORT A (7.40:9.18:10.02) (6.81:8.45:9.22))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (11.89:14.75:16.10) (12.51:15.51:16.94))
     (IOPATH S Y (3.38:4.50:5.08) (3.30:4.60:5.20))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_IN")
 (INSTANCE PRESETN_pad\/U0\/U0)
 (DELAY
  (ABSOLUTE
     (PORT PAD (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH PAD Y (6.35:8.27:10.01) (4.49:5.79:6.88))
  )
  (PATHPULSE PAD Y (2.00:2.00:2.00) (2.00:2.00:2.00))
 )
 (TIMINGCHECK 
     (WIDTH (posedge PAD) (20.00:20.00:20.00))
     (WIDTH (negedge PAD) (20.00:20.00:20.00))
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_0_I_47)
 (DELAY
  (ABSOLUTE
     (PORT A (15.09:18.71:20.43) (14.28:17.71:19.34))
     (IOPATH A Y (2.56:3.22:3.63) (3.58:4.50:5.08))
     (PORT B (8.52:10.56:11.53) (7.97:9.88:10.79))
     (IOPATH B Y (3.63:4.56:5.15) (4.56:5.73:6.47))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE CORESPI_0\/USPI\/UCC\/msrxs_shiftreg_RNO\[13\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.00:3.72:4.06) (2.83:3.51:3.84))
     (IOPATH A Y (3.64:4.57:5.16) (4.43:5.56:6.28))
     (PORT B (13.97:17.32:18.91) (14.79:18.34:20.03))
     (IOPATH B Y (3.45:4.33:4.88) (3.63:4.56:5.15))
  )
 )
 )
 (CELL
 (CELLTYPE "XNOR2")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_0_I_28)
 (DELAY
  (ABSOLUTE
     (PORT A (2.36:2.93:3.20) (2.44:3.03:3.31))
     (IOPATH A Y (3.46:4.65:5.25) (3.21:4.64:5.23))
     (PORT B (12.00:14.87:16.24) (11.19:13.87:15.14))
     (IOPATH B Y (4.68:8.30:9.37) (4.25:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram6_\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (17.69:21.93:23.94) (16.58:20.56:22.44))
     (PORT CLK (6.98:8.66:9.45) (7.04:8.73:9.53))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (12.01:14.89:16.25) (11.23:13.92:15.20))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE CORESPI_0\/USPI\/URF\/cfg_ssel\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (16.40:20.33:22.20) (15.45:19.16:20.92))
     (PORT CLK (7.04:8.73:9.53) (7.11:8.81:9.62))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.86:6.02:6.58) (4.51:5.59:6.11))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (2.91:3.61:3.94) (2.73:3.39:3.70))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (3.56:4.47:5.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR2")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d1_I_119)
 (DELAY
  (ABSOLUTE
     (PORT A (7.32:9.08:9.91) (7.31:9.07:9.90))
     (IOPATH A Y (3.58:4.50:5.08) (2.56:3.22:3.63))
     (PORT B (7.46:9.25:10.10) (7.47:9.26:10.11))
     (IOPATH B Y (4.56:5.73:6.47) (3.63:4.56:5.15))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram4__RNIKD6I1\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (27.34:33.90:37.01) (25.98:32.21:35.16))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "XA1")
 (INSTANCE CORESPI_0\/USPI\/UCC\/spi_clk_count_RNO\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.86:3.55:3.87) (2.71:3.36:3.67))
     (IOPATH A Y (2.44:4.27:4.82) (2.80:3.60:4.07))
     (PORT B (7.36:9.13:9.96) (7.64:9.48:10.35))
     (IOPATH B Y (4.51:8.33:9.40) (4.03:5.37:6.07))
     (PORT C (12.59:15.62:17.05) (11.87:14.72:16.07))
     (IOPATH C Y (4.55:5.71:6.45) (5.03:6.31:7.13))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram0_\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (13.96:17.30:18.89) (13.25:16.42:17.93))
     (PORT CLK (7.04:8.73:9.53) (7.11:8.81:9.62))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (17.94:22.24:24.28) (17.08:21.18:23.12))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_lastbit_RNIID3J1_0)
 (DELAY
  (ABSOLUTE
     (PORT A (15.52:19.24:21.00) (16.13:19.99:21.83))
     (IOPATH A Y (2.87:3.60:4.07) (2.72:3.42:3.86))
     (PORT B (15.67:19.43:21.21) (14.89:18.46:20.15))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE UART_fifo_0\/DFN1E1C0_dout\[13\])
 (DELAY
  (ABSOLUTE
     (PORT D (13.93:17.27:18.85) (14.51:17.99:19.64))
     (PORT CLK (7.11:8.82:9.63) (7.16:8.88:9.69))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.88:6.05:6.60) (4.53:5.62:6.13))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (17.44:21.63:23.61) (16.69:20.69:22.59))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.56:4.47:5.04))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE SPI_master_0\/current_state\[7\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.39:2.96:3.23) (2.47:3.06:3.34))
     (PORT CLK (7.17:8.89:9.70) (7.21:8.94:9.76))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.40:6.70:7.31) (4.98:6.18:6.75))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_state\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.47:3.06:3.34) (2.36:2.93:3.20))
     (PORT CLK (7.13:8.84:9.65) (7.17:8.89:9.71))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.27:6.53:7.13) (4.87:6.03:6.59))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE uart_control_0\/s_axis_din_tdata_reg\[6\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.39:2.96:3.23) (2.47:3.06:3.34))
     (PORT CLK (7.02:8.71:9.51) (7.09:8.79:9.60))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.13:6.36:6.94) (4.73:5.87:6.41))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (18.47:22.91:25.01) (17.69:21.94:23.95))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.56:4.47:5.04))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE uart_0\/uart_tx_inst\/prescale_reg_RNI065E2\[9\])
 (DELAY
  (ABSOLUTE
     (PORT A (15.14:18.77:20.49) (14.27:17.69:19.31))
     (IOPATH A Y (3.64:4.57:5.16) (4.43:5.56:6.28))
     (PORT B (6.83:8.47:9.25) (6.91:8.57:9.36))
     (IOPATH B Y (2.87:3.60:4.07) (2.72:3.42:3.86))
  )
 )
 )
 (CELL
 (CELLTYPE "AO1")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d0_I_95)
 (DELAY
  (ABSOLUTE
     (PORT A (10.98:13.62:14.87) (9.99:12.38:13.52))
     (IOPATH A Y (3.67:4.60:5.20) (3.27:4.11:4.64))
     (PORT B (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH B Y (4.00:5.02:5.67) (4.22:5.30:5.98))
     (PORT C (8.51:10.55:11.52) (8.94:11.08:12.10))
     (IOPATH C Y (5.41:6.79:7.67) (4.98:6.25:7.06))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/txfifo_datadelay\[11\])
 (DELAY
  (ABSOLUTE
     (PORT D (7.67:9.51:10.39) (7.41:9.19:10.03))
     (PORT CLK (7.42:9.19:10.04) (7.41:9.19:10.03))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.37:6.66:7.27) (4.96:6.15:6.72))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/msrxs_datain\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (3.00:3.72:4.06) (2.84:3.53:3.85))
     (PORT CLK (7.31:9.07:9.90) (7.34:9.10:9.94))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.08:6.30:6.88) (4.70:5.83:6.37))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (4.20:5.21:5.69) (4.61:5.71:6.24))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (3.56:4.47:5.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (2.82:3.54:4.00))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/counter_q\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.39:2.96:3.23) (2.47:3.06:3.34))
     (PORT CLK (6.84:8.48:9.26) (6.93:8.59:9.38))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.02:6.23:6.80) (4.67:5.78:6.32))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram1__RNIBJST\[8\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.36:2.93:3.20) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.84:8.48:9.25) (6.92:8.58:9.37))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/rd_pointer_q\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.47:3.06:3.34) (2.36:2.93:3.20))
     (PORT CLK (7.03:8.71:9.51) (7.09:8.80:9.60))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.23:6.48:7.08) (4.83:5.99:6.54))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "NOR3B")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_awe3)
 (DELAY
  (ABSOLUTE
     (PORT A (4.76:5.90:6.45) (5.18:6.43:7.02))
     (IOPATH A Y (5.30:6.65:7.51) (4.81:6.04:6.81))
     (PORT B (3.23:4.00:4.37) (3.40:4.22:4.60))
     (IOPATH B Y (5.05:6.34:7.16) (4.52:5.68:6.41))
     (PORT C (10.91:13.53:14.77) (10.08:12.50:13.65))
     (IOPATH C Y (3.45:4.33:4.88) (2.54:3.19:3.60))
  )
 )
 )
 (CELL
 (CELLTYPE "XNOR3")
 (INSTANCE CORESPI_0\/USPI\/URXF\/un1_counter_q_ADD_6x6_fast_I29_Y)
 (DELAY
  (ABSOLUTE
     (PORT A (25.57:31.71:34.62) (23.63:29.30:31.99))
     (IOPATH A Y (2.43:4.33:4.88) (2.81:3.59:4.05))
     (PORT B (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH B Y (3.97:5.64:6.36) (4.38:5.53:6.24))
     (PORT C (2.36:2.93:3.20) (2.47:3.06:3.34))
     (IOPATH C Y (6.15:10.36:11.70) (5.95:7.65:8.64))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram6_\[16\])
 (DELAY
  (ABSOLUTE
     (PORT D (12.70:15.74:17.19) (11.71:14.52:15.86))
     (PORT CLK (7.51:9.31:10.17) (7.49:9.29:10.14))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (11.05:13.71:14.96) (10.42:12.92:14.11))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR2")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_bitcnt_RNIJP6O\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.49:4.33:4.73) (3.26:4.04:4.41))
     (IOPATH A Y (3.58:4.50:5.08) (2.56:3.22:3.63))
     (PORT B (8.20:10.17:11.10) (7.68:9.52:10.40))
     (IOPATH B Y (4.56:5.73:6.47) (3.63:4.56:5.15))
  )
 )
 )
 (CELL
 (CELLTYPE "XA1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/wr_pointer_q_RNO\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.84:3.52:3.84) (2.69:3.33:3.64))
     (IOPATH A Y (2.44:4.27:4.82) (2.80:3.60:4.07))
     (PORT B (3.11:3.86:4.21) (2.98:3.70:4.04))
     (IOPATH B Y (4.52:5.93:6.69) (5.16:8.75:9.87))
     (PORT C (9.99:12.39:13.52) (10.50:13.02:14.22))
     (IOPATH C Y (4.98:6.25:7.06) (5.11:6.42:7.25))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram1_\[16\])
 (DELAY
  (ABSOLUTE
     (PORT D (9.27:11.49:12.55) (8.47:10.50:11.46))
     (PORT CLK (7.51:9.31:10.17) (7.49:9.29:10.14))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (10.67:13.23:14.44) (10.10:12.53:13.68))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE uart_0\/uart_tx_inst\/prescale_reg_RNO_0\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.56:3.17:3.46) (2.45:3.04:3.32))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.45:3.04:3.32) (2.54:3.14:3.43))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (11.34:14.06:15.35) (12.08:14.98:16.35))
     (IOPATH S Y (3.38:4.50:5.08) (3.30:4.60:5.20))
  )
 )
 )
 (CELL
 (CELLTYPE "AND2")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d0_I_111)
 (DELAY
  (ABSOLUTE
     (PORT A (2.27:2.82:3.08) (2.35:2.92:3.18))
     (IOPATH A Y (2.87:3.60:4.07) (2.72:3.42:3.86))
     (PORT B (7.21:8.93:9.75) (7.84:9.72:10.61))
     (IOPATH B Y (4.17:5.24:5.91) (4.45:5.59:6.31))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_spi_data_out_RNO_0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (12.54:15.55:16.97) (13.26:16.44:17.95))
     (IOPATH S Y (3.38:4.50:5.08) (3.30:4.60:5.20))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E0C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_datareg\[15\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.47:3.06:3.34) (2.39:2.96:3.23))
     (PORT CLK (7.46:9.25:10.10) (7.47:9.26:10.11))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.01:6.21:6.78) (4.63:5.74:6.27))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (17.75:22.00:24.02) (16.95:21.02:22.95))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "AOI1B")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg_RNO\[8\])
 (DELAY
  (ABSOLUTE
     (PORT A (9.24:11.45:12.50) (8.71:10.80:11.79))
     (IOPATH A Y (6.58:8.27:9.33) (4.49:5.64:6.36))
     (PORT B (14.24:17.66:19.28) (15.23:18.89:20.62))
     (IOPATH B Y (6.36:7.99:9.02) (4.60:5.78:6.52))
     (PORT C (2.35:2.92:3.18) (2.27:2.82:3.08))
     (IOPATH C Y (2.81:3.53:3.98) (2.86:3.59:4.05))
  )
 )
 )
 (CELL
 (CELLTYPE "OA1A")
 (INSTANCE CORESPI_0\/USPI\/URXF\/rd_pointer_q_RNO\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (14.39:17.84:19.48) (15.41:19.11:20.86))
     (IOPATH A Y (6.94:8.72:9.84) (5.16:6.48:7.32))
     (PORT B (3.33:4.13:4.51) (3.57:4.42:4.83))
     (IOPATH B Y (6.42:8.07:9.11) (4.28:5.37:6.07))
     (PORT C (2.35:2.92:3.18) (2.27:2.82:3.08))
     (IOPATH C Y (2.81:3.53:3.98) (2.86:3.59:4.05))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram4_\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (11.95:14.81:16.17) (12.36:15.32:16.73))
     (PORT CLK (7.33:9.08:9.92) (7.34:9.10:9.93))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (22.22:27.54:30.07) (20.94:25.96:28.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram1__RNIMTQL1\[16\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.36:2.93:3.20))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (14.10:17.48:19.09) (13.23:16.40:17.90))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_I_28)
 (DELAY
  (ABSOLUTE
     (PORT A (2.34:2.90:3.17) (2.42:3.00:3.28))
     (IOPATH A Y (3.46:4.65:5.25) (3.21:4.64:5.23))
     (PORT B (7.42:9.20:10.05) (7.44:9.22:10.07))
     (IOPATH B Y (4.68:8.30:9.37) (4.25:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE uart_0\/uart_tx_inst\/un1_bit_cnt_5_I_1)
 (DELAY
  (ABSOLUTE
     (PORT A (3.00:3.72:4.06) (2.84:3.53:3.85))
     (IOPATH A Y (3.64:4.57:5.16) (4.43:5.56:6.28))
     (PORT B (6.52:8.08:8.82) (7.33:9.08:9.92))
     (IOPATH B Y (3.45:4.33:4.88) (3.63:4.56:5.15))
  )
 )
 )
 (CELL
 (CELLTYPE "AND2")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_I_7)
 (DELAY
  (ABSOLUTE
     (PORT A (16.44:20.39:22.26) (15.76:19.54:21.33))
     (IOPATH A Y (3.45:4.33:4.88) (3.63:4.56:5.15))
     (PORT B (7.03:8.71:9.51) (7.09:8.80:9.60))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram6_\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (17.57:21.78:23.78) (16.88:20.93:22.86))
     (PORT CLK (6.89:8.54:9.33) (6.98:8.66:9.45))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (12.77:15.83:17.28) (11.88:14.73:16.08))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram0__RNISPFP2\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (17.60:21.82:23.83) (16.62:20.60:22.49))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/spi_clk_count\[7\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.43:3.02:3.29) (2.54:3.14:3.43))
     (PORT CLK (6.78:8.40:9.17) (6.88:8.53:9.31))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.02:6.22:6.79) (4.67:5.79:6.32))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "OA1")
 (INSTANCE uart_0\/uart_tx_inst\/prescale_reg_RNO\[11\])
 (DELAY
  (ABSOLUTE
     (PORT A (22.96:28.47:31.09) (23.94:29.69:32.41))
     (IOPATH A Y (6.58:8.27:9.33) (4.49:5.64:6.36))
     (PORT B (17.67:21.91:23.92) (18.82:23.34:25.48))
     (IOPATH B Y (6.42:8.07:9.11) (4.28:5.37:6.07))
     (PORT C (2.35:2.92:3.18) (2.27:2.82:3.08))
     (IOPATH C Y (2.81:3.53:3.98) (2.86:3.59:4.05))
  )
 )
 )
 (CELL
 (CELLTYPE "XNOR2")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d1_I_77)
 (DELAY
  (ABSOLUTE
     (PORT A (2.35:2.92:3.18) (2.27:2.82:3.08))
     (IOPATH A Y (2.43:4.33:4.88) (2.80:3.62:4.08))
     (PORT B (7.64:9.47:10.34) (7.59:9.41:10.27))
     (IOPATH B Y (4.68:8.30:9.37) (4.25:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E0C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_datareg\[12\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.47:3.06:3.34) (2.39:2.96:3.23))
     (PORT CLK (7.42:9.19:10.04) (7.41:9.19:10.03))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.11:6.34:6.92) (4.72:5.86:6.39))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (13.05:16.18:17.66) (12.42:15.40:16.81))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "XA1")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg_RNO_3\[15\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.27:2.82:3.08) (2.35:2.92:3.18))
     (IOPATH A Y (3.46:4.65:5.25) (3.21:4.60:5.20))
     (PORT B (3.00:3.72:4.06) (2.84:3.53:3.85))
     (IOPATH B Y (4.52:5.93:6.69) (5.16:8.75:9.87))
     (PORT C (10.77:13.35:14.58) (11.60:14.38:15.70))
     (IOPATH C Y (4.98:6.25:7.06) (5.11:6.42:7.25))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram4_\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (11.90:14.76:16.11) (11.35:14.07:15.36))
     (PORT CLK (7.03:8.72:9.52) (7.10:8.80:9.61))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (21.92:27.17:29.67) (20.43:25.32:27.65))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_datareg_RNO_0\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (15.21:18.86:20.59) (14.11:17.49:19.10))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (18.90:23.44:25.59) (17.76:22.01:24.03))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram4__RNIOD9N1\[16\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (20.70:25.67:28.03) (19.77:24.52:26.77))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE UART_fifo_0\/DFN1E1C0_dout\[8\])
 (DELAY
  (ABSOLUTE
     (PORT D (11.91:14.77:16.13) (12.44:15.42:16.84))
     (PORT CLK (6.71:8.32:9.09) (6.83:8.46:9.24))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.82:5.98:6.53) (4.48:5.55:6.06))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (3.36:4.16:4.55) (3.13:3.88:4.23))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.56:4.47:5.04))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2A")
 (INSTANCE SPI_master_0\/PWDATA_RNO\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (12.06:14.96:16.33) (11.34:14.06:15.35))
     (IOPATH A Y (4.08:5.13:5.79) (4.01:5.04:5.68))
     (PORT B (2.47:3.06:3.34) (2.36:2.93:3.20))
     (IOPATH B Y (3.90:4.90:5.53) (4.30:5.41:6.10))
     (PORT S (10.67:13.22:14.44) (10.22:12.67:13.83))
     (IOPATH S Y (2.59:4.25:4.80) (2.64:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_re)
 (DELAY
  (ABSOLUTE
     (PORT D (10.99:13.63:14.88) (11.56:14.33:15.65))
     (PORT CLK (7.23:8.96:9.79) (7.26:9.00:9.83))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.07:6.28:6.86) (4.69:5.82:6.35))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram0_\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (27.46:34.05:37.18) (26.35:32.67:35.67))
     (PORT CLK (6.78:8.41:9.18) (6.88:8.54:9.32))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (8.79:10.90:11.90) (8.36:10.37:11.32))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "XA1")
 (INSTANCE uart_0\/uart_rx_inst\/bit_cnt_RNO\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.93:3.64:3.97) (2.78:3.44:3.76))
     (IOPATH A Y (2.44:4.27:4.82) (2.80:3.60:4.07))
     (PORT B (10.16:12.60:13.75) (9.27:11.49:12.54))
     (IOPATH B Y (4.52:5.93:6.69) (5.16:8.75:9.87))
     (PORT C (3.37:4.18:4.57) (3.57:4.43:4.84))
     (IOPATH C Y (4.98:6.25:7.06) (5.11:6.42:7.25))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE SPI_master_0\/PWDATA_RNO\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.35:2.92:3.18) (2.27:2.82:3.08))
     (IOPATH A Y (3.45:4.33:4.88) (3.63:4.56:5.15))
     (PORT B (11.12:13.78:15.05) (10.51:13.03:14.23))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE CORESPI_0\/USPI\/URF\/CLK_DIV_RNISMH8\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (16.42:20.36:22.22) (15.75:19.53:21.32))
     (IOPATH A Y (3.64:4.57:5.16) (4.43:5.56:6.28))
     (PORT B (2.30:2.85:3.11) (2.38:2.94:3.22))
     (IOPATH B Y (3.45:4.33:4.88) (3.63:4.56:5.15))
  )
 )
 )
 (CELL
 (CELLTYPE "AO1C")
 (INSTANCE SPI_master_0\/PSEL_RNO)
 (DELAY
  (ABSOLUTE
     (PORT A (10.90:13.51:14.76) (9.96:12.34:13.48))
     (IOPATH A Y (2.72:3.42:3.86) (2.60:3.26:3.69))
     (PORT B (2.45:3.04:3.32) (2.56:3.17:3.46))
     (IOPATH B Y (3.91:4.91:5.55) (4.29:5.39:6.08))
     (PORT C (5.66:7.01:7.66) (5.23:6.48:7.08))
     (IOPATH C Y (4.46:5.61:6.33) (4.62:5.81:6.55))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3")
 (INSTANCE CORESPI_0\/USPI\/UCON\/rx_fifo_read_0_a2_0_0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.84:3.52:3.84) (2.69:3.33:3.64))
     (IOPATH A Y (3.45:4.33:4.88) (2.54:3.19:3.60))
     (PORT B (2.58:3.20:3.50) (2.50:3.10:3.39))
     (IOPATH B Y (5.04:6.33:7.14) (4.52:5.68:6.41))
     (PORT C (3.00:3.72:4.06) (2.81:3.49:3.81))
     (IOPATH C Y (5.30:6.65:7.51) (4.82:6.05:6.83))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1P0")
 (INSTANCE sp_fifo_0\/DFN1P0_empty)
 (DELAY
  (ABSOLUTE
     (PORT D (2.36:2.93:3.20) (2.47:3.06:3.34))
     (PORT CLK (6.98:8.65:9.45) (7.05:8.74:9.54))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT PRE (5.13:6.36:6.95) (4.76:5.90:6.45))
     (IOPATH PRE Q (3.76:4.73:5.34) ())
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge PRE) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge PRE) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge PRE) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "XA1")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_bitcnt_RNO\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.57:4.42:4.83) (3.32:4.11:4.49))
     (IOPATH A Y (2.44:4.27:4.82) (2.80:3.60:4.07))
     (PORT B (2.93:3.63:3.96) (3.11:3.86:4.21))
     (IOPATH B Y (4.51:8.33:9.40) (4.03:5.37:6.07))
     (PORT C (14.40:17.85:19.49) (15.12:18.74:20.46))
     (IOPATH C Y (4.98:6.25:7.06) (5.11:6.42:7.25))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3A")
 (INSTANCE CORESPI_0\/USPI\/URXF\/empty_out_RNO)
 (DELAY
  (ABSOLUTE
     (PORT A (2.83:3.51:3.84) (3.00:3.72:4.06))
     (IOPATH A Y (5.30:6.65:7.51) (4.82:6.05:6.83))
     (PORT B (3.17:3.92:4.29) (3.41:4.23:4.61))
     (IOPATH B Y (3.70:4.65:5.25) (3.27:4.11:4.64))
     (PORT C (3.32:4.12:4.50) (3.57:4.42:4.83))
     (IOPATH C Y (4.40:5.53:6.24) (4.28:5.37:6.07))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3A")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_strobetx_RNO_2)
 (DELAY
  (ABSOLUTE
     (PORT A (10.62:13.17:14.38) (9.84:12.20:13.32))
     (IOPATH A Y (4.68:5.88:6.64) (4.52:5.68:6.41))
     (PORT B (3.51:4.35:4.75) (3.27:4.06:4.43))
     (IOPATH B Y (3.45:4.33:4.88) (2.54:3.19:3.60))
     (PORT C (10.86:13.46:14.70) (10.06:12.47:13.62))
     (IOPATH C Y (5.05:6.34:7.16) (4.52:5.68:6.41))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_0_I_39)
 (DELAY
  (ABSOLUTE
     (PORT A (11.70:14.51:15.84) (12.37:15.33:16.74))
     (IOPATH A Y (3.27:4.11:4.64) (3.70:4.65:5.25))
     (PORT B (14.42:17.88:19.52) (14.97:18.57:20.27))
     (IOPATH B Y (4.28:5.37:6.07) (4.40:5.53:6.24))
     (PORT C (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH C Y (4.52:5.68:6.41) (4.68:5.88:6.64))
  )
 )
 )
 (CELL
 (CELLTYPE "AND2")
 (INSTANCE sp_fifo_0\/AND2_10)
 (DELAY
  (ABSOLUTE
     (PORT A (4.99:6.19:6.76) (4.69:5.81:6.35))
     (IOPATH A Y (3.45:4.33:4.88) (3.63:4.56:5.15))
     (PORT B (8.41:10.43:11.38) (8.82:10.93:11.94))
     (IOPATH B Y (4.17:5.24:5.91) (4.45:5.59:6.31))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram4__RNILLDF\[9\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.60:8.19:8.94) (6.73:8.34:9.11))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE SPI_master_0\/current_state_RNO\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.84:3.52:3.84) (2.69:3.33:3.64))
     (IOPATH A Y (3.45:4.33:4.88) (3.63:4.56:5.15))
     (PORT B (5.49:6.80:7.43) (5.08:6.29:6.87))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram2__RNINDCQ\[9\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.49:3.09:3.38) (2.57:3.19:3.48))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.81:8.44:9.21) (6.89:8.55:9.33))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg_RNO_1\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (7.02:8.71:9.51) (7.62:9.44:10.31))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (11.65:14.45:15.77) (12.67:15.71:17.15))
     (IOPATH S Y (3.38:4.50:5.08) (3.30:4.60:5.20))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3A")
 (INSTANCE SPI_master_0\/current_state_RNIV6V42\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.36:2.93:3.20) (2.47:3.06:3.34))
     (IOPATH A Y (5.30:6.65:7.51) (4.82:6.05:6.83))
     (PORT B (3.14:3.89:4.25) (3.38:4.19:4.57))
     (IOPATH B Y (3.70:4.65:5.25) (3.27:4.11:4.64))
     (PORT C (2.84:3.53:3.85) (3.00:3.72:4.06))
     (IOPATH C Y (4.40:5.53:6.24) (4.28:5.37:6.07))
  )
 )
 )
 (CELL
 (CELLTYPE "XNOR3")
 (INSTANCE CORESPI_0\/USPI\/URXF\/un1_counter_q_m14)
 (DELAY
  (ABSOLUTE
     (PORT A (20.96:25.98:28.37) (19.34:23.98:26.18))
     (IOPATH A Y (2.43:4.33:4.88) (2.81:3.59:4.05))
     (PORT B (3.00:3.72:4.06) (2.84:3.53:3.85))
     (IOPATH B Y (3.97:5.64:6.36) (4.38:5.53:6.24))
     (PORT C (2.84:3.53:3.85) (3.00:3.72:4.06))
     (IOPATH C Y (6.15:10.36:11.70) (5.95:7.65:8.64))
  )
 )
 )
 (CELL
 (CELLTYPE "AO1D")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d1_I_87)
 (DELAY
  (ABSOLUTE
     (PORT A (6.63:8.22:8.97) (6.74:8.35:9.12))
     (IOPATH A Y (3.38:4.25:4.80) (2.56:3.22:3.63))
     (PORT B (6.70:8.30:9.07) (6.81:8.45:9.22))
     (IOPATH B Y (4.70:5.90:6.66) (4.49:5.64:6.36))
     (PORT C (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH C Y (4.62:5.81:6.55) (4.46:5.61:6.33))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE uart_control_0\/m_axis_tdata_reg\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.36:2.93:3.20) (2.47:3.06:3.34))
     (PORT CLK (7.02:8.71:9.51) (7.09:8.79:9.60))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.13:6.36:6.94) (4.73:5.87:6.41))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (15.91:19.72:21.53) (15.16:18.80:20.52))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.56:4.47:5.04))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR2")
 (INSTANCE CORESPI_0\/USPI\/URF\/control1_RNIO0BA\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (11.62:14.41:15.73) (10.88:13.49:14.73))
     (IOPATH A Y (3.58:4.50:5.08) (2.56:3.22:3.63))
     (PORT B (14.97:18.57:20.27) (14.11:17.49:19.10))
     (IOPATH B Y (4.56:5.73:6.47) (3.63:4.56:5.15))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram6_\[10\])
 (DELAY
  (ABSOLUTE
     (PORT D (9.27:11.49:12.55) (8.84:10.97:11.97))
     (PORT CLK (7.33:9.09:9.92) (7.34:9.10:9.94))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (9.62:11.92:13.02) (8.90:11.04:12.05))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram0_\[14\])
 (DELAY
  (ABSOLUTE
     (PORT D (13.76:17.06:18.63) (12.95:16.05:17.53))
     (PORT CLK (6.95:8.62:9.41) (7.02:8.70:9.50))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (12.83:15.91:17.37) (11.86:14.70:16.05))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE UART_fifo_0\/DFN1E1C0_dout\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (10.10:12.52:13.67) (10.40:12.89:14.08))
     (PORT CLK (6.92:8.58:9.37) (7.01:8.69:9.49))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.84:6.00:6.55) (4.49:5.57:6.08))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (12.66:15.70:17.14) (12.01:14.89:16.26))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.56:4.47:5.04))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_0_I_33)
 (DELAY
  (ABSOLUTE
     (PORT A (17.34:21.50:23.48) (15.98:19.81:21.63))
     (IOPATH A Y (2.54:3.19:3.60) (3.45:4.33:4.88))
     (PORT B (15.60:19.34:21.11) (14.68:18.20:19.87))
     (IOPATH B Y (4.52:5.68:6.41) (5.04:6.33:7.14))
     (PORT C (15.54:19.27:21.04) (14.53:18.02:19.67))
     (IOPATH C Y (4.82:6.05:6.83) (5.30:6.65:7.51))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram0__RNIDNJ9\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.87:8.51:9.29) (6.93:8.59:9.38))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg_RNO_1\[16\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.36:2.93:3.20) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (8.82:10.94:11.94) (9.32:11.56:12.62))
     (IOPATH S Y (3.38:4.50:5.08) (3.30:4.60:5.20))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram6__RNIP5601\[9\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.65:8.24:9.00) (6.76:8.38:9.15))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE uart_0\/uart_tx_inst\/prescale_reg\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.47:3.06:3.34) (2.36:2.93:3.20))
     (PORT CLK (7.28:9.03:9.86) (7.31:9.06:9.89))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.74:7.12:7.77) (5.25:6.51:7.11))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "CLKINT")
 (INSTANCE CORESPI_0\/USPI\/URXF\/rd_pointer_q_RNI2P6B\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (16.38:20.31:22.17) (15.62:19.37:21.15))
     (IOPATH A Y (5.06:6.36:7.18) (5.37:6.75:7.61))
  )
 )
 )
 (CELL
 (CELLTYPE "AO1")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d0_I_97)
 (DELAY
  (ABSOLUTE
     (PORT A (2.86:3.55:3.87) (2.71:3.36:3.67))
     (IOPATH A Y (3.67:4.60:5.20) (3.27:4.11:4.64))
     (PORT B (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH B Y (4.70:5.90:6.66) (4.49:5.64:6.36))
     (PORT C (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH C Y (5.41:6.79:7.67) (4.98:6.25:7.06))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/msrxs_shiftreg\[9\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.36:2.93:3.20) (2.47:3.06:3.34))
     (PORT CLK (7.31:9.07:9.90) (7.34:9.10:9.94))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.08:6.30:6.88) (4.70:5.83:6.37))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (14.09:17.47:19.07) (13.46:16.68:18.21))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.56:4.47:5.04))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "OA1")
 (INSTANCE uart_0\/uart_tx_inst\/prescale_reg_RNO\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (17.96:22.27:24.32) (18.61:23.07:25.19))
     (IOPATH A Y (6.58:8.27:9.33) (4.49:5.64:6.36))
     (PORT B (13.69:16.98:18.54) (14.68:18.20:19.87))
     (IOPATH B Y (6.42:8.07:9.11) (4.28:5.37:6.07))
     (PORT C (2.35:2.92:3.18) (2.27:2.82:3.08))
     (IOPATH C Y (2.81:3.53:3.98) (2.86:3.59:4.05))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram6_\[13\])
 (DELAY
  (ABSOLUTE
     (PORT D (17.74:21.99:24.01) (17.12:21.23:23.17))
     (PORT CLK (7.22:8.96:9.78) (7.26:9.00:9.82))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (17.59:21.81:23.82) (16.58:20.55:22.44))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram1__RNIG46I1\[10\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.57:3.19:3.48) (2.49:3.09:3.38))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (21.40:26.53:28.97) (20.17:25.01:27.30))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "XNOR2")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_0_I_20)
 (DELAY
  (ABSOLUTE
     (PORT A (2.27:2.82:3.08) (2.35:2.92:3.18))
     (IOPATH A Y (3.46:4.65:5.25) (3.21:4.64:5.23))
     (PORT B (9.08:11.26:12.29) (8.66:10.74:11.73))
     (IOPATH B Y (4.68:8.30:9.37) (4.25:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d0_I_31)
 (DELAY
  (ABSOLUTE
     (PORT A (18.38:22.79:24.88) (17.03:21.11:23.05))
     (IOPATH A Y (2.43:4.33:4.88) (2.80:3.62:4.08))
     (PORT B (7.64:9.47:10.34) (7.59:9.41:10.27))
     (IOPATH B Y (4.68:8.30:9.37) (4.25:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg\[6\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.47:3.06:3.34) (2.39:2.96:3.23))
     (PORT CLK (6.76:8.38:9.15) (6.86:8.51:9.29))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.99:6.18:6.75) (4.62:5.73:6.26))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram4__RNI5HAT3\[14\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.57:3.19:3.48) (2.48:3.08:3.36))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (9.55:11.84:12.93) (9.24:11.45:12.50))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (14.88:18.45:20.14) (13.82:17.13:18.71))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg\[7\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.47:3.06:3.34) (2.39:2.96:3.23))
     (PORT CLK (6.76:8.39:9.16) (6.87:8.51:9.30))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.96:6.15:6.71) (4.60:5.71:6.23))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE SPI_master_0\/current_state_RNI5HMV\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.80:3.47:3.79) (2.97:3.68:4.02))
     (IOPATH A Y (2.87:3.60:4.07) (2.72:3.42:3.86))
     (PORT B (2.94:3.64:3.98) (3.13:3.88:4.24))
     (IOPATH B Y (4.17:5.24:5.91) (4.45:5.59:6.31))
  )
 )
 )
 (CELL
 (CELLTYPE "OAI1")
 (INSTANCE CORESPI_0\/USPI\/URF\/prdata_2_i_o2\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.73:3.38:3.70) (2.91:3.60:3.93))
     (IOPATH A Y (3.31:4.16:4.69) (3.54:4.45:5.02))
     (PORT B (3.02:3.75:4.09) (2.88:3.57:3.90))
     (IOPATH B Y (3.91:4.91:5.55) (4.29:5.39:6.08))
     (PORT C (15.47:19.18:20.94) (16.34:20.26:22.12))
     (IOPATH C Y (4.97:6.24:7.04) (5.41:6.79:7.67))
  )
 )
 )
 (CELL
 (CELLTYPE "INV")
 (INSTANCE sp_fifo_0\/MEMREBUBBLE)
 (DELAY
  (ABSOLUTE
     (PORT A (16.65:20.65:22.54) (17.43:21.60:23.59))
     (IOPATH A Y (3.79:4.76:5.37) (3.29:4.13:4.66))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_0_I_16)
 (DELAY
  (ABSOLUTE
     (PORT A (8.36:10.37:11.32) (8.98:11.13:12.15))
     (IOPATH A Y (3.27:4.11:4.64) (3.70:4.65:5.25))
     (PORT B (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH B Y (4.28:5.37:6.07) (4.40:5.53:6.24))
     (PORT C (2.98:3.69:4.03) (2.80:3.47:3.79))
     (IOPATH C Y (4.82:6.05:6.83) (5.30:6.65:7.51))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram4__RNIDVHL\[11\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.36:2.93:3.20) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.91:8.56:9.35) (6.97:8.65:9.44))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram7_\[8\])
 (DELAY
  (ABSOLUTE
     (PORT D (13.69:16.97:18.53) (12.73:15.79:17.24))
     (PORT CLK (7.31:9.07:9.90) (7.35:9.11:9.95))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (12.17:15.09:16.48) (13.02:16.15:17.63))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (3.07:3.85:4.35))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE uart_control_0\/s_axis_din_tdata_reg_RNO\[13\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (12.64:15.67:17.10) (12.04:14.93:16.30))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E0C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_datareg\[8\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.47:3.06:3.34) (2.39:2.96:3.23))
     (PORT CLK (7.13:8.84:9.65) (7.17:8.89:9.71))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.01:6.21:6.78) (4.63:5.74:6.27))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (13.27:16.45:17.96) (12.40:15.38:16.79))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_state\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.47:3.06:3.34) (2.39:2.96:3.23))
     (PORT CLK (7.13:8.84:9.65) (7.17:8.89:9.71))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.27:6.53:7.13) (4.87:6.03:6.59))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram4_\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (10.39:12.89:14.07) (9.52:11.81:12.89))
     (PORT CLK (6.98:8.65:9.45) (7.05:8.74:9.54))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (13.81:17.13:18.70) (13.04:16.17:17.65))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "OA1")
 (INSTANCE SPI_master_0\/current_state_RNO\[9\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.98:3.69:4.03) (2.82:3.50:3.82))
     (IOPATH A Y (6.94:8.72:9.84) (5.16:6.48:7.32))
     (PORT B (3.00:3.72:4.06) (2.82:3.50:3.82))
     (IOPATH B Y (6.36:7.99:9.02) (4.60:5.78:6.52))
     (PORT C (5.68:7.04:7.69) (5.21:6.45:7.05))
     (IOPATH C Y (2.81:3.53:3.98) (2.86:3.59:4.05))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram2__RNI7RKU\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.45:3.04:3.32) (2.56:3.17:3.46))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.45:3.04:3.32) (2.54:3.14:3.43))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.74:8.35:9.12) (6.84:8.49:9.27))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE CORESPI_0\/USPI\/URXF\/full_out_RNI1PU51)
 (DELAY
  (ABSOLUTE
     (PORT A (2.58:3.20:3.49) (2.68:3.33:3.63))
     (IOPATH A Y (4.17:5.24:5.91) (4.45:5.59:6.31))
     (PORT B (11.57:14.34:15.66) (12.18:15.10:16.48))
     (IOPATH B Y (3.45:4.33:4.88) (3.63:4.56:5.15))
  )
 )
 )
 (CELL
 (CELLTYPE "AOI1")
 (INSTANCE uart_control_0\/m_axis_tvalid_reg_RNIGDGM2_0)
 (DELAY
  (ABSOLUTE
     (PORT A (4.11:5.10:5.57) (3.80:4.71:5.14))
     (IOPATH A Y (6.42:8.07:9.11) (4.28:5.37:6.07))
     (PORT B (16.96:21.03:22.96) (16.00:19.83:21.65))
     (IOPATH B Y (6.57:8.25:9.32) (4.49:5.64:6.36))
     (PORT C (8.00:9.92:10.83) (8.75:10.85:11.85))
     (IOPATH C Y (2.81:3.53:3.98) (2.86:3.59:4.05))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_I_36)
 (DELAY
  (ABSOLUTE
     (PORT A (2.78:3.45:3.76) (2.94:3.64:3.98))
     (IOPATH A Y (3.46:4.65:5.25) (3.21:4.64:5.23))
     (PORT B (6.92:8.57:9.36) (7.01:8.69:9.48))
     (IOPATH B Y (4.68:8.30:9.37) (4.25:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram4__RNIDPML\[14\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.76:8.38:9.15) (6.85:8.49:9.27))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE UART_fifo_0\/DFN1E1C0_dout\[7\])
 (DELAY
  (ABSOLUTE
     (PORT D (15.86:19.66:21.46) (16.42:20.36:22.23))
     (PORT CLK (7.02:8.71:9.51) (7.09:8.79:9.60))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.92:6.09:6.65) (4.56:5.65:6.17))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (14.03:17.39:18.99) (13.29:16.48:17.99))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.56:4.47:5.04))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE CORESPI_0\/USPI\/UCON\/rx_fifo_read_0_a2)
 (DELAY
  (ABSOLUTE
     (PORT A (2.42:3.00:3.28) (2.34:2.90:3.17))
     (IOPATH A Y (3.45:4.33:4.88) (3.63:4.56:5.15))
     (PORT B (2.55:3.16:3.45) (2.66:3.30:3.61))
     (IOPATH B Y (4.17:5.24:5.91) (4.45:5.59:6.31))
  )
 )
 )
 (CELL
 (CELLTYPE "AO1")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_I_88)
 (DELAY
  (ABSOLUTE
     (PORT A (11.53:14.29:15.60) (10.80:13.39:14.62))
     (IOPATH A Y (3.67:4.60:5.20) (3.27:4.11:4.64))
     (PORT B (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH B Y (4.00:5.02:5.67) (4.22:5.30:5.98))
     (PORT C (11.12:13.79:15.06) (12.22:15.16:16.55))
     (IOPATH C Y (5.41:6.79:7.67) (4.98:6.25:7.06))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram1_\[6\])
 (DELAY
  (ABSOLUTE
     (PORT D (11.06:13.71:14.97) (10.22:12.67:13.83))
     (PORT CLK (7.02:8.71:9.51) (7.09:8.79:9.60))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (15.05:18.66:20.37) (14.41:17.86:19.50))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E0C0")
 (INSTANCE SPI_master_0\/SPI_data\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (13.14:16.29:17.78) (13.70:16.99:18.55))
     (PORT CLK (6.88:8.53:9.31) (6.97:8.64:9.43))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.55:6.89:7.52) (5.21:6.46:7.05))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (15.99:19.82:21.64) (17.03:21.11:23.05))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (3.07:3.85:4.35))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE uart_control_0\/m_axis_tdata_reg_RNO\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (3.64:4.57:5.16) (4.43:5.56:6.28))
     (PORT B (2.35:2.92:3.18) (2.27:2.82:3.08))
     (IOPATH B Y (2.87:3.60:4.07) (2.72:3.42:3.86))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE SPI_master_0\/PADDR_1\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.39:2.96:3.23) (2.47:3.06:3.34))
     (PORT CLK (7.13:8.84:9.65) (7.17:8.89:9.71))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.27:6.53:7.13) (4.87:6.03:6.59))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram4__RNIG96I1\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (23.77:29.47:32.17) (22.67:28.10:30.68))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR3")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_I_60)
 (DELAY
  (ABSOLUTE
     (PORT A (10.44:12.94:14.13) (10.00:12.39:13.53))
     (IOPATH A Y (2.43:4.33:4.88) (2.81:3.59:4.05))
     (PORT B (6.78:8.41:9.18) (6.88:8.53:9.31))
     (IOPATH B Y (3.97:5.64:6.36) (4.38:5.53:6.24))
     (PORT C (11.22:13.91:15.19) (11.70:14.51:15.84))
     (IOPATH C Y (6.15:10.36:11.70) (5.95:7.65:8.64))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram4__RNIC56I1\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (21.65:26.84:29.30) (20.76:25.74:28.10))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram6__RNID9VU\[12\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.41:2.99:3.26) (2.49:3.09:3.37))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.39:2.96:3.23) (2.49:3.09:3.37))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.76:8.38:9.15) (6.84:8.48:9.26))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE uart_0\/uart_tx_inst\/un1_bit_cnt_5_I_6)
 (DELAY
  (ABSOLUTE
     (PORT A (11.05:13.70:14.96) (10.24:12.69:13.85))
     (IOPATH A Y (3.64:4.57:5.16) (4.43:5.56:6.28))
     (PORT B (6.52:8.08:8.82) (7.33:9.08:9.92))
     (IOPATH B Y (3.45:4.33:4.88) (3.63:4.56:5.15))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram4__RNIH3IL\[13\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.36:2.93:3.20) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.66:8.25:9.01) (6.76:8.38:9.15))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "AO1")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d0_I_85)
 (DELAY
  (ABSOLUTE
     (PORT A (7.69:9.53:10.41) (7.09:8.79:9.60))
     (IOPATH A Y (3.67:4.60:5.20) (3.27:4.11:4.64))
     (PORT B (6.12:7.59:8.29) (5.83:7.22:7.89))
     (IOPATH B Y (4.00:5.02:5.67) (4.22:5.30:5.98))
     (PORT C (7.61:9.43:10.29) (8.32:10.31:11.26))
     (IOPATH C Y (5.41:6.79:7.67) (4.98:6.25:7.06))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3B")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_awe2)
 (DELAY
  (ABSOLUTE
     (PORT A (7.19:8.92:9.73) (7.61:9.44:10.30))
     (IOPATH A Y (5.30:6.65:7.51) (4.81:6.04:6.81))
     (PORT B (2.83:3.51:3.84) (3.00:3.72:4.06))
     (IOPATH B Y (5.05:6.34:7.16) (4.52:5.68:6.41))
     (PORT C (12.06:14.95:16.32) (11.35:14.08:15.37))
     (IOPATH C Y (3.45:4.33:4.88) (2.54:3.19:3.60))
  )
 )
 )
 (CELL
 (CELLTYPE "OA1")
 (INSTANCE uart_0\/uart_tx_inst\/prescale_reg_RNO_0\[15\])
 (DELAY
  (ABSOLUTE
     (PORT A (20.96:25.99:28.37) (22.13:27.44:29.96))
     (IOPATH A Y (6.58:8.27:9.33) (4.49:5.64:6.36))
     (PORT B (13.33:16.53:18.04) (14.35:17.79:19.43))
     (IOPATH B Y (6.42:8.07:9.11) (4.28:5.37:6.07))
     (PORT C (2.27:2.82:3.08) (2.35:2.92:3.18))
     (IOPATH C Y (3.70:4.65:5.25) (3.43:4.31:4.87))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE uart_0\/uart_rx_inst\/bit_cnt\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.43:3.02:3.29) (2.54:3.14:3.43))
     (PORT CLK (6.82:8.45:9.23) (6.91:8.57:9.35))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.00:6.20:6.77) (4.67:5.79:6.32))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram3_\[7\])
 (DELAY
  (ABSOLUTE
     (PORT D (5.24:6.50:7.09) (4.71:5.84:6.38))
     (PORT CLK (7.41:9.19:10.04) (7.41:9.18:10.03))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (15.31:18.99:20.73) (16.57:20.54:22.43))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (3.07:3.85:4.35))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_checkorun_RNO_0)
 (DELAY
  (ABSOLUTE
     (PORT A (9.87:12.23:13.36) (9.20:11.40:12.45))
     (IOPATH A Y (3.64:4.57:5.16) (4.43:5.56:6.28))
     (PORT B (2.84:3.53:3.85) (2.69:3.33:3.63))
     (IOPATH B Y (2.87:3.60:4.07) (2.72:3.42:3.86))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_consecutive)
 (DELAY
  (ABSOLUTE
     (PORT D (2.47:3.06:3.34) (2.36:2.93:3.20))
     (PORT CLK (7.27:9.02:9.84) (7.29:9.04:9.87))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.93:6.11:6.67) (4.56:5.66:6.18))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (2.35:2.92:3.18) (2.27:2.82:3.08))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (3.56:4.47:5.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "OA1A")
 (INSTANCE CORESPI_0\/USPI\/URXF\/rd_pointer_q_RNO\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (14.39:17.84:19.48) (15.41:19.11:20.86))
     (IOPATH A Y (6.94:8.72:9.84) (5.16:6.48:7.32))
     (PORT B (3.33:4.13:4.51) (3.57:4.42:4.83))
     (IOPATH B Y (6.42:8.07:9.11) (4.28:5.37:6.07))
     (PORT C (2.47:3.06:3.34) (2.40:2.98:3.25))
     (IOPATH C Y (2.81:3.53:3.98) (2.86:3.59:4.05))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE uart_0\/uart_rx_inst\/bit_cnt_RNIMCAS\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (7.75:9.60:10.48) (7.15:8.86:9.68))
     (IOPATH A Y (2.54:3.19:3.60) (3.45:4.33:4.88))
     (PORT B (10.76:13.33:14.56) (9.99:12.38:13.52))
     (IOPATH B Y (4.52:5.68:6.41) (5.04:6.33:7.14))
     (PORT C (2.43:3.02:3.29) (2.54:3.14:3.43))
     (IOPATH C Y (4.52:5.68:6.41) (4.68:5.88:6.64))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE CORESPI_0\/USPI\/UCC\/msrxp_alldone_RNIPSVJ)
 (DELAY
  (ABSOLUTE
     (PORT A (3.07:3.81:4.15) (2.89:3.58:3.91))
     (IOPATH A Y (3.64:4.57:5.16) (4.43:5.56:6.28))
     (PORT B (15.31:18.99:20.73) (14.47:17.94:19.59))
     (IOPATH B Y (2.87:3.60:4.07) (2.72:3.42:3.86))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/txfifo_datadelay\[12\])
 (DELAY
  (ABSOLUTE
     (PORT D (8.06:9.99:10.91) (7.53:9.34:10.20))
     (PORT CLK (7.42:9.19:10.04) (7.41:9.19:10.03))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.26:6.52:7.12) (4.86:6.03:6.58))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram0_\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (21.73:26.94:29.41) (22.86:28.35:30.95))
     (PORT CLK (7.33:9.08:9.92) (7.34:9.10:9.93))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (16.81:20.84:22.75) (15.68:19.44:21.22))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "AO1")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_I_99)
 (DELAY
  (ABSOLUTE
     (PORT A (8.35:10.35:11.30) (8.73:10.82:11.82))
     (IOPATH A Y (3.38:4.25:4.80) (2.56:3.22:3.63))
     (PORT B (3.13:3.88:4.24) (2.94:3.64:3.98))
     (IOPATH B Y (4.00:5.02:5.67) (4.22:5.30:5.98))
     (PORT C (5.19:6.43:7.02) (4.86:6.02:6.57))
     (IOPATH C Y (4.62:5.81:6.55) (4.46:5.61:6.33))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram6_\[8\])
 (DELAY
  (ABSOLUTE
     (PORT D (10.34:12.82:13.99) (9.70:12.03:13.14))
     (PORT CLK (7.31:9.07:9.90) (7.35:9.11:9.95))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (20.61:25.56:27.90) (19.57:24.26:26.49))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram1__RNI5ON72\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.36:2.93:3.20))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (10.30:12.78:13.95) (9.90:12.27:13.39))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE uart_0\/uart_tx_inst\/prescale_reg_RNIT25E2\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (14.10:17.48:19.08) (13.50:16.74:18.28))
     (IOPATH A Y (2.56:3.22:3.63) (3.58:4.50:5.08))
     (PORT B (7.08:8.78:9.58) (7.14:8.85:9.66))
     (IOPATH B Y (3.63:4.56:5.15) (4.56:5.73:6.47))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE uart_0\/uart_rx_inst\/rxd_reg_RNI956B)
 (DELAY
  (ABSOLUTE
     (PORT A (5.06:6.27:6.85) (4.70:5.83:6.36))
     (IOPATH A Y (3.64:4.57:5.16) (4.43:5.56:6.28))
     (PORT B (14.24:17.66:19.28) (15.22:18.87:20.60))
     (IOPATH B Y (3.45:4.33:4.88) (3.63:4.56:5.15))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram4_\[12\])
 (DELAY
  (ABSOLUTE
     (PORT D (18.47:22.90:25.00) (17.75:22.01:24.03))
     (PORT CLK (6.91:8.57:9.36) (6.99:8.67:9.46))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (7.95:9.86:10.76) (7.12:8.83:9.64))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram3__RNIBD9S\[12\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.64:8.23:8.98) (6.76:8.38:9.15))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "AND2")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d0_I_118)
 (DELAY
  (ABSOLUTE
     (PORT A (2.35:2.92:3.18) (2.27:2.82:3.08))
     (IOPATH A Y (3.45:4.33:4.88) (3.63:4.56:5.15))
     (PORT B (4.95:6.14:6.70) (4.57:5.67:6.19))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/spi_clk_count\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.39:2.96:3.23) (2.47:3.06:3.34))
     (PORT CLK (6.78:8.41:9.18) (6.89:8.54:9.32))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.08:6.29:6.87) (4.70:5.82:6.36))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "INV")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_state_RNIS19E)
 (DELAY
  (ABSOLUTE
     (PORT A (9.28:11.51:12.56) (8.45:10.47:11.43))
     (IOPATH A Y (3.58:4.50:5.08) (2.56:3.22:3.63))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE CORESPI_0\/USPI\/UCC\/spi_clk_count_RNI9NHI\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.71:3.36:3.67) (2.86:3.55:3.87))
     (IOPATH A Y (2.87:3.60:4.07) (2.72:3.42:3.86))
     (PORT B (2.98:3.69:4.03) (2.82:3.50:3.82))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "AND2A")
 (INSTANCE UART_fifo_0\/AND2_MEMORYRE)
 (DELAY
  (ABSOLUTE
     (PORT A (8.37:10.38:11.33) (8.84:10.96:11.96))
     (IOPATH A Y (3.45:4.33:4.88) (3.63:4.56:5.15))
     (PORT B (8.56:10.61:11.59) (8.95:11.09:12.11))
     (IOPATH B Y (4.17:5.24:5.91) (4.45:5.59:6.31))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram7_\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (8.50:10.54:11.51) (7.97:9.88:10.78))
     (PORT CLK (7.28:9.03:9.86) (7.30:9.05:9.89))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (15.84:19.64:21.44) (16.59:20.56:22.45))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (3.07:3.85:4.35))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram1_\[9\])
 (DELAY
  (ABSOLUTE
     (PORT D (12.84:15.92:17.38) (12.25:15.18:16.58))
     (PORT CLK (7.05:8.74:9.54) (7.11:8.82:9.63))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (16.59:20.57:22.46) (15.90:19.71:21.52))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "AO1")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_I_95)
 (DELAY
  (ABSOLUTE
     (PORT A (2.44:3.03:3.31) (2.36:2.93:3.20))
     (IOPATH A Y (3.67:4.60:5.20) (3.27:4.11:4.64))
     (PORT B (3.13:3.88:4.24) (2.94:3.64:3.98))
     (IOPATH B Y (4.00:5.02:5.67) (4.22:5.30:5.98))
     (PORT C (2.43:3.02:3.29) (2.54:3.14:3.43))
     (IOPATH C Y (5.41:6.79:7.67) (4.98:6.25:7.06))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE uart_0\/uart_tx_inst\/data_reg_RNO\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (7.55:9.36:10.21) (7.28:9.02:9.85))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (20.43:25.33:27.65) (18.72:23.20:25.33))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "AND2")
 (INSTANCE uart_0\/uart_rx_inst\/un1_bit_cnt_I_5)
 (DELAY
  (ABSOLUTE
     (PORT A (13.00:16.11:17.59) (12.03:14.92:16.29))
     (IOPATH A Y (3.45:4.33:4.88) (3.63:4.56:5.15))
     (PORT B (6.02:7.46:8.14) (5.41:6.70:7.32))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg_RNI1RI9\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (11.24:13.93:15.21) (10.72:13.29:14.51))
     (IOPATH A Y (2.56:3.22:3.63) (3.58:4.50:5.08))
     (PORT B (9.93:12.31:13.44) (9.38:11.63:12.70))
     (IOPATH B Y (3.63:4.56:5.15) (4.56:5.73:6.47))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE uart_control_0\/m_axis_tdata_reg\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.39:2.96:3.23) (2.47:3.06:3.34))
     (PORT CLK (6.99:8.66:9.46) (7.06:8.76:9.56))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.14:6.37:6.96) (4.74:5.88:6.42))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (9.86:12.22:13.34) (9.36:11.61:12.68))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.56:4.47:5.04))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "AX1C")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d2_I_65)
 (DELAY
  (ABSOLUTE
     (PORT A (4.59:5.69:6.22) (4.29:5.32:5.80))
     (IOPATH A Y (4.67:8.36:9.44) (4.30:5.54:6.26))
     (PORT B (7.70:9.55:10.42) (7.64:9.47:10.34))
     (IOPATH B Y (4.78:8.59:9.70) (4.52:5.91:6.67))
     (PORT C (7.57:9.38:10.24) (7.53:9.33:10.19))
     (IOPATH C Y (2.43:4.33:4.88) (2.81:3.59:4.05))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR3")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_I_62)
 (DELAY
  (ABSOLUTE
     (PORT A (11.16:13.84:15.11) (11.91:14.77:16.13))
     (IOPATH A Y (3.43:4.67:5.27) (3.21:4.64:5.23))
     (PORT B (7.03:8.71:9.51) (7.09:8.80:9.60))
     (IOPATH B Y (3.97:5.64:6.36) (4.38:5.53:6.24))
     (PORT C (10.18:12.62:13.78) (9.28:11.51:12.56))
     (IOPATH C Y (4.81:6.67:7.53) (5.26:8.73:9.86))
  )
 )
 )
 (CELL
 (CELLTYPE "AND2")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_I_16)
 (DELAY
  (ABSOLUTE
     (PORT A (2.78:3.45:3.76) (2.94:3.64:3.98))
     (IOPATH A Y (2.87:3.60:4.07) (2.72:3.42:3.86))
     (PORT B (7.42:9.20:10.05) (7.44:9.22:10.07))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE CORESPI_0\/USPI\/URF\/CLK_DIV_RNI2G1A2\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (8.88:11.01:12.02) (9.35:11.59:12.66))
     (IOPATH A Y (3.27:4.11:4.64) (3.70:4.65:5.25))
     (PORT B (2.41:2.99:3.26) (2.49:3.09:3.37))
     (IOPATH B Y (4.28:5.37:6.07) (4.40:5.53:6.24))
     (PORT C (2.87:3.55:3.88) (3.03:3.76:4.11))
     (IOPATH C Y (4.52:5.68:6.41) (4.68:5.88:6.64))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_0_I_10)
 (DELAY
  (ABSOLUTE
     (PORT A (10.42:12.92:14.11) (9.65:11.96:13.06))
     (IOPATH A Y (2.54:3.19:3.60) (3.45:4.33:4.88))
     (PORT B (9.42:11.68:12.75) (8.93:11.07:12.09))
     (IOPATH B Y (4.52:5.68:6.41) (5.04:6.33:7.14))
     (PORT C (13.72:17.02:18.58) (12.76:15.82:17.27))
     (IOPATH C Y (4.82:6.05:6.83) (5.30:6.65:7.51))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/data_rx_q1)
 (DELAY
  (ABSOLUTE
     (PORT D (14.11:17.49:19.10) (14.80:18.35:20.04))
     (PORT CLK (7.28:9.03:9.86) (7.30:9.05:9.89))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.03:6.24:6.81) (4.66:5.78:6.31))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram1_\[10\])
 (DELAY
  (ABSOLUTE
     (PORT D (4.12:5.11:5.58) (3.77:4.67:5.10))
     (PORT CLK (7.42:9.19:10.04) (7.41:9.19:10.03))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (12.25:15.18:16.58) (11.28:13.99:15.27))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram0_\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (7.14:8.85:9.66) (6.89:8.54:9.32))
     (PORT CLK (7.41:9.19:10.04) (7.41:9.18:10.03))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (23.22:28.79:31.44) (22.19:27.52:30.04))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_first)
 (DELAY
  (ABSOLUTE
     (PORT D (3.00:3.72:4.06) (2.82:3.50:3.82))
     (PORT CLK (6.80:8.43:9.21) (6.90:8.55:9.33))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.85:6.02:6.57) (4.50:5.57:6.09))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (2.27:2.82:3.08) (2.35:2.92:3.18))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (3.56:4.47:5.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (2.82:3.54:4.00))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d2_I_70)
 (DELAY
  (ABSOLUTE
     (PORT A (6.61:8.20:8.95) (6.72:8.33:9.10))
     (IOPATH A Y (2.43:4.33:4.88) (2.80:3.62:4.08))
     (PORT B (10.19:12.63:13.79) (9.69:12.01:13.12))
     (IOPATH B Y (4.68:8.30:9.37) (4.25:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE SPI_master_0\/current_state\[11\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.80:3.47:3.79) (2.98:3.69:4.03))
     (PORT CLK (7.28:9.03:9.86) (7.30:9.05:9.88))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.68:7.04:7.69) (5.21:6.45:7.05))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_state_RNIJD5O\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (4.06:5.04:5.50) (3.75:4.65:5.08))
     (IOPATH A Y (3.64:4.57:5.16) (4.43:5.56:6.28))
     (PORT B (18.55:23.00:25.11) (19.92:24.70:26.97))
     (IOPATH B Y (3.45:4.33:4.88) (3.63:4.56:5.15))
  )
 )
 )
 (CELL
 (CELLTYPE "AX1B")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_0_I_35)
 (DELAY
  (ABSOLUTE
     (PORT A (10.25:12.71:13.88) (10.88:13.48:14.72))
     (IOPATH A Y (4.67:8.36:9.44) (4.30:5.54:6.26))
     (PORT B (11.98:14.85:16.21) (12.69:15.74:17.18))
     (IOPATH B Y (4.77:8.59:9.70) (4.54:5.90:6.66))
     (PORT C (8.38:10.40:11.35) (8.00:9.92:10.83))
     (IOPATH C Y (2.43:4.33:4.88) (2.81:3.59:4.05))
  )
 )
 )
 (CELL
 (CELLTYPE "AOI1B")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg_RNO\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (18.95:23.49:25.65) (17.82:22.09:24.12))
     (IOPATH A Y (6.58:8.27:9.33) (4.49:5.64:6.36))
     (PORT B (9.12:11.30:12.34) (9.62:11.92:13.02))
     (IOPATH B Y (6.36:7.99:9.02) (4.60:5.78:6.52))
     (PORT C (2.42:3.00:3.28) (2.34:2.90:3.17))
     (IOPATH C Y (2.81:3.53:3.98) (2.86:3.59:4.05))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE CORESPI_0\/USPI\/URF\/cfg_ssel_RNI3LUK\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (11.79:14.62:15.96) (12.39:15.36:16.77))
     (IOPATH A Y (4.17:5.24:5.91) (4.45:5.59:6.31))
     (PORT B (2.35:2.92:3.18) (2.27:2.82:3.08))
     (IOPATH B Y (2.87:3.60:4.07) (2.72:3.42:3.86))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR3")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_I_74)
 (DELAY
  (ABSOLUTE
     (PORT A (6.61:8.19:8.94) (7.01:8.69:9.49))
     (IOPATH A Y (3.43:4.67:5.27) (3.21:4.64:5.23))
     (PORT B (6.83:8.47:9.25) (6.94:8.60:9.39))
     (IOPATH B Y (3.97:5.64:6.36) (4.38:5.53:6.24))
     (PORT C (5.19:6.44:7.03) (4.84:6.00:6.55))
     (IOPATH C Y (4.81:6.67:7.53) (5.26:8.73:9.86))
  )
 )
 )
 (CELL
 (CELLTYPE "XA1")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_bitcnt_RNO\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.41:4.22:4.61) (3.17:3.93:4.29))
     (IOPATH A Y (2.44:4.27:4.82) (2.80:3.60:4.07))
     (PORT B (2.84:3.53:3.85) (3.01:3.73:4.08))
     (IOPATH B Y (4.51:8.33:9.40) (4.03:5.37:6.07))
     (PORT C (14.74:18.28:19.96) (15.46:19.17:20.93))
     (IOPATH C Y (4.98:6.25:7.06) (5.11:6.42:7.25))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE sp_fifo_0\/XOR2_WBINNXTSHIFT\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.99:3.71:4.05) (2.82:3.50:3.82))
     (IOPATH A Y (2.43:4.33:4.88) (2.80:3.62:4.08))
     (PORT B (11.89:14.74:16.09) (12.54:15.55:16.97))
     (IOPATH B Y (4.51:6.36:7.18) (5.28:8.75:9.87))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram0_\[12\])
 (DELAY
  (ABSOLUTE
     (PORT D (20.11:24.93:27.22) (19.33:23.96:26.16))
     (PORT CLK (7.16:8.88:9.69) (7.25:8.98:9.81))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (11.58:14.36:15.67) (10.76:13.34:14.57))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE uart_0\/uart_rx_inst\/data_reg_RNO\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.68:3.32:3.62) (2.84:3.51:3.84))
     (IOPATH A Y (2.87:3.60:4.07) (2.72:3.42:3.86))
     (PORT B (18.73:23.22:25.36) (19.67:24.39:26.63))
     (IOPATH B Y (4.17:5.24:5.91) (4.45:5.59:6.31))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg_RNO_1\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.56:3.17:3.46) (2.45:3.04:3.32))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.43:3.02:3.29) (2.54:3.14:3.43))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (13.15:16.30:17.80) (13.89:17.23:18.81))
     (IOPATH S Y (3.38:4.50:5.08) (3.30:4.60:5.20))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE SPI_master_0\/PADDR_1_RNO_0\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.86:3.55:3.87) (2.71:3.36:3.67))
     (IOPATH A Y (2.54:3.19:3.60) (3.45:4.33:4.88))
     (PORT B (3.00:3.72:4.06) (2.83:3.51:3.84))
     (IOPATH B Y (4.52:5.68:6.41) (5.04:6.33:7.14))
     (PORT C (2.82:3.50:3.82) (3.00:3.72:4.06))
     (IOPATH C Y (4.52:5.68:6.41) (4.68:5.88:6.64))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram0_\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (11.41:14.15:15.45) (10.94:13.56:14.81))
     (PORT CLK (7.22:8.96:9.78) (7.25:8.99:9.82))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (12.83:15.91:17.37) (11.86:14.70:16.05))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram2_\[9\])
 (DELAY
  (ABSOLUTE
     (PORT D (21.25:26.35:28.77) (20.19:25.04:27.34))
     (PORT CLK (7.46:9.25:10.10) (7.47:9.26:10.11))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (9.85:12.21:13.34) (9.11:11.29:12.33))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "AX1C")
 (INSTANCE CORESPI_0\/USPI\/URXF\/un1_wr_pointer_q_I_14)
 (DELAY
  (ABSOLUTE
     (PORT A (2.84:3.53:3.85) (3.00:3.72:4.06))
     (IOPATH A Y (4.55:6.34:7.16) (5.28:8.79:9.93))
     (PORT B (6.22:7.71:8.42) (5.93:7.35:8.03))
     (IOPATH B Y (4.78:8.59:9.70) (4.52:5.91:6.67))
     (PORT C (2.87:3.56:3.89) (2.72:3.37:3.68))
     (IOPATH C Y (2.43:4.33:4.88) (2.81:3.59:4.05))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg_RNO_2\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (7.05:8.74:9.54) (7.12:8.82:9.63))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (7.05:8.74:9.54) (7.08:8.78:9.59))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (13.66:16.93:18.49) (12.95:16.06:17.53))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "AO1")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d0_I_87)
 (DELAY
  (ABSOLUTE
     (PORT A (2.27:2.82:3.08) (2.35:2.92:3.18))
     (IOPATH A Y (3.38:4.25:4.80) (2.56:3.22:3.63))
     (PORT B (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH B Y (4.70:5.90:6.66) (4.49:5.64:6.36))
     (PORT C (2.47:3.06:3.34) (2.36:2.93:3.20))
     (IOPATH C Y (4.62:5.81:6.55) (4.46:5.61:6.33))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram5_\[10\])
 (DELAY
  (ABSOLUTE
     (PORT D (14.06:17.44:19.04) (13.47:16.70:18.23))
     (PORT CLK (7.24:8.98:9.80) (7.27:9.01:9.84))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (18.75:23.25:25.38) (17.70:21.94:23.95))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg\[13\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.47:3.06:3.34) (2.39:2.96:3.23))
     (PORT CLK (6.67:8.27:9.03) (6.79:8.42:9.19))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.91:6.09:6.65) (4.57:5.67:6.19))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram6__RNIFBVU\[13\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.84:8.48:9.25) (6.92:8.58:9.37))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_0_I_16)
 (DELAY
  (ABSOLUTE
     (PORT A (13.59:16.85:18.39) (14.44:17.90:19.54))
     (IOPATH A Y (3.27:4.11:4.64) (3.70:4.65:5.25))
     (PORT B (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH B Y (4.28:5.37:6.07) (4.40:5.53:6.24))
     (PORT C (14.20:17.61:19.22) (13.64:16.91:18.46))
     (IOPATH C Y (4.82:6.05:6.83) (5.30:6.65:7.51))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE sp_fifo_0\/DFN1E1C0_dout\[8\])
 (DELAY
  (ABSOLUTE
     (PORT D (17.91:22.21:24.24) (18.72:23.21:25.34))
     (PORT CLK (7.17:8.89:9.71) (7.21:8.94:9.76))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.92:6.10:6.66) (4.57:5.66:6.18))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (17.67:21.91:23.92) (16.52:20.49:22.37))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.56:4.47:5.04))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram6__RNIFR501\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.36:2.93:3.20) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.68:8.29:9.05) (6.79:8.42:9.19))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram1__RNIV6ST\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.69:8.29:9.05) (6.79:8.42:9.19))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram4__RNIV9SB1\[9\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (16.56:20.53:22.42) (15.84:19.64:21.44))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram6_\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (8.50:10.54:11.51) (7.97:9.88:10.78))
     (PORT CLK (7.28:9.03:9.86) (7.30:9.05:9.89))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (16.20:20.08:21.93) (15.19:18.83:20.56))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram4__RNIDPAT3\[15\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.36:2.93:3.20))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (15.37:19.06:20.81) (14.40:17.86:19.50))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram0_\[11\])
 (DELAY
  (ABSOLUTE
     (PORT D (10.64:13.20:14.41) (10.10:12.52:13.67))
     (PORT CLK (7.23:8.96:9.78) (7.26:9.00:9.82))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (21.45:26.60:29.04) (20.58:25.52:27.86))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE CORESPI_0\/USPI\/URF\/control1\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (20.39:25.28:27.60) (19.42:24.08:26.29))
     (PORT CLK (7.02:8.71:9.51) (7.09:8.79:9.60))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.13:6.35:6.94) (4.74:5.87:6.41))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (21.28:26.38:28.81) (19.85:24.61:26.87))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (3.56:4.47:5.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE uart_0\/uart_tx_inst\/data_reg_RNO\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (11.46:14.21:15.52) (11.12:13.79:15.05))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (15.56:19.29:21.06) (14.48:17.96:19.61))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "OA1")
 (INSTANCE uart_0\/uart_tx_inst\/prescale_reg_RNO\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (9.41:11.67:12.74) (10.02:12.42:13.56))
     (IOPATH A Y (6.58:8.27:9.33) (4.49:5.64:6.36))
     (PORT B (8.42:10.44:11.40) (8.99:11.14:12.16))
     (IOPATH B Y (6.42:8.07:9.11) (4.28:5.37:6.07))
     (PORT C (2.35:2.92:3.18) (2.27:2.82:3.08))
     (IOPATH C Y (2.81:3.53:3.98) (2.86:3.59:4.05))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram0_\[13\])
 (DELAY
  (ABSOLUTE
     (PORT D (18.85:23.37:25.52) (17.90:22.20:24.24))
     (PORT CLK (7.41:9.19:10.03) (7.41:9.18:10.03))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (9.07:11.25:12.28) (8.68:10.76:11.75))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d2_I_100)
 (DELAY
  (ABSOLUTE
     (PORT A (6.79:8.42:9.19) (6.88:8.53:9.31))
     (IOPATH A Y (3.45:4.33:4.88) (3.63:4.56:5.15))
     (PORT B (6.89:8.54:9.33) (6.98:8.66:9.45))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d0_I_25)
 (DELAY
  (ABSOLUTE
     (PORT A (12.04:14.93:16.30) (11.23:13.92:15.20))
     (IOPATH A Y (2.43:4.33:4.88) (2.80:3.62:4.08))
     (PORT B (7.62:9.44:10.31) (7.58:9.40:10.26))
     (IOPATH B Y (4.68:8.30:9.37) (4.25:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E0C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_datareg\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.58:3.20:3.50) (2.50:3.10:3.39))
     (PORT CLK (7.42:9.19:10.04) (7.41:9.19:10.03))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.11:6.34:6.92) (4.72:5.86:6.39))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (18.92:23.46:25.61) (17.93:22.23:24.27))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_datahold\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (8.52:10.56:11.53) (8.14:10.09:11.02))
     (PORT CLK (7.13:8.84:9.65) (7.17:8.89:9.71))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.01:6.21:6.78) (4.63:5.74:6.27))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (12.91:16.01:17.48) (12.09:14.99:16.37))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (3.56:4.47:5.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE uart_0\/uart_tx_inst\/prescale_reg_RNO\[15\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (4.32:5.36:5.85) (4.06:5.03:5.49))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_datareg_RNO_0\[15\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.36:2.93:3.20))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (14.30:17.73:19.36) (13.14:16.29:17.78))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "AOI1")
 (INSTANCE uart_0\/uart_rx_inst\/m_axis_tvalid_reg_RNO)
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.36:2.93:3.20))
     (IOPATH A Y (6.42:8.07:9.11) (4.28:5.37:6.07))
     (PORT B (2.99:3.71:4.05) (2.83:3.51:3.84))
     (IOPATH B Y (6.57:8.25:9.32) (4.49:5.64:6.36))
     (PORT C (14.60:18.10:19.76) (13.90:17.23:18.82))
     (IOPATH C Y (3.70:4.65:5.25) (3.43:4.31:4.87))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE UART_fifo_0\/DFN1E1C0_dout\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (16.96:21.03:22.96) (18.11:22.46:24.52))
     (PORT CLK (6.67:8.27:9.03) (6.79:8.42:9.19))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.77:5.92:6.46) (4.44:5.51:6.01))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (8.00:9.91:10.82) (7.54:9.35:10.21))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.56:4.47:5.04))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "AO1A")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d2_I_92)
 (DELAY
  (ABSOLUTE
     (PORT A (6.67:8.27:9.03) (6.77:8.39:9.17))
     (IOPATH A Y (3.38:4.25:4.80) (2.56:3.22:3.63))
     (PORT B (2.82:3.50:3.82) (2.98:3.69:4.03))
     (IOPATH B Y (4.70:5.90:6.66) (4.49:5.64:6.36))
     (PORT C (6.74:8.36:9.12) (6.85:8.49:9.27))
     (IOPATH C Y (4.62:5.81:6.55) (4.46:5.61:6.33))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d0_I_39)
 (DELAY
  (ABSOLUTE
     (PORT A (12.72:15.78:17.22) (11.86:14.70:16.05))
     (IOPATH A Y (2.43:4.33:4.88) (2.80:3.62:4.08))
     (PORT B (7.64:9.47:10.34) (7.59:9.41:10.27))
     (IOPATH B Y (4.68:8.30:9.37) (4.25:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "AOI1B")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg_RNO\[11\])
 (DELAY
  (ABSOLUTE
     (PORT A (13.40:16.61:18.14) (12.52:15.52:16.94))
     (IOPATH A Y (6.58:8.27:9.33) (4.49:5.64:6.36))
     (PORT B (19.49:24.17:26.39) (20.44:25.34:27.67))
     (IOPATH B Y (6.36:7.99:9.02) (4.60:5.78:6.52))
     (PORT C (2.35:2.92:3.18) (2.27:2.82:3.08))
     (IOPATH C Y (2.81:3.53:3.98) (2.86:3.59:4.05))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram4__RNISK5I1\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.36:2.93:3.20))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (20.07:24.88:27.16) (19.17:23.77:25.95))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/counter_q\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (3.27:4.05:4.42) (3.47:4.30:4.69))
     (PORT CLK (6.89:8.54:9.32) (6.98:8.65:9.45))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.18:6.42:7.01) (4.79:5.94:6.49))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "OA1")
 (INSTANCE uart_0\/uart_tx_inst\/prescale_reg_RNO\[18\])
 (DELAY
  (ABSOLUTE
     (PORT A (11.71:14.52:15.85) (12.32:15.28:16.68))
     (IOPATH A Y (6.58:8.27:9.33) (4.49:5.64:6.36))
     (PORT B (10.78:13.37:14.60) (11.45:14.20:15.50))
     (IOPATH B Y (6.42:8.07:9.11) (4.28:5.37:6.07))
     (PORT C (2.54:3.14:3.43) (2.46:3.04:3.32))
     (IOPATH C Y (2.81:3.53:3.98) (2.86:3.59:4.05))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_0_I_44)
 (DELAY
  (ABSOLUTE
     (PORT A (2.71:3.36:3.67) (2.86:3.55:3.87))
     (IOPATH A Y (3.29:4.13:4.66) (3.79:4.76:5.37))
     (PORT B (2.83:3.51:3.84) (3.00:3.72:4.06))
     (IOPATH B Y (4.17:5.24:5.91) (4.59:5.76:6.50))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.54:3.14:3.43) (2.45:3.04:3.32))
     (PORT CLK (6.73:8.35:9.11) (6.85:8.49:9.27))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.00:6.20:6.77) (4.65:5.77:6.30))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "NOR3C")
 (INSTANCE CORESPI_0\/USPI\/URF\/int_raw_RNO_0\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.30:2.85:3.11) (2.40:2.97:3.25))
     (IOPATH A Y (3.45:4.33:4.88) (2.54:3.19:3.60))
     (PORT B (2.60:3.22:3.52) (2.71:3.36:3.67))
     (IOPATH B Y (5.05:6.34:7.16) (4.52:5.68:6.41))
     (PORT C (2.39:2.96:3.23) (2.49:3.09:3.37))
     (IOPATH C Y (5.30:6.65:7.51) (4.81:6.04:6.81))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E0C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_datareg\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.47:3.06:3.34) (2.39:2.96:3.23))
     (PORT CLK (7.46:9.25:10.10) (7.47:9.26:10.11))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.01:6.21:6.78) (4.63:5.74:6.27))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (18.37:22.78:24.87) (17.52:21.73:23.72))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram0_\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (18.35:22.75:24.84) (16.96:21.03:22.96))
     (PORT CLK (7.19:8.91:9.73) (7.23:8.96:9.78))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (17.18:21.30:23.25) (16.59:20.57:22.46))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "AX1D")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_bitsel_RNO_0\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (4.32:5.35:5.84) (4.75:5.88:6.43))
     (IOPATH A Y (4.77:8.59:9.70) (4.54:5.90:6.66))
     (PORT B (2.93:3.63:3.96) (3.11:3.86:4.21))
     (IOPATH B Y (4.67:8.36:9.44) (4.30:5.54:6.26))
     (PORT C (2.36:2.93:3.20) (2.44:3.03:3.31))
     (IOPATH C Y (3.43:4.65:5.25) (3.21:4.64:5.23))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram4_\[6\])
 (DELAY
  (ABSOLUTE
     (PORT D (21.63:26.81:29.27) (20.46:25.37:27.70))
     (PORT CLK (6.99:8.67:9.47) (7.07:8.76:9.57))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (24.86:30.82:33.65) (23.49:29.12:31.79))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2A")
 (INSTANCE CORESPI_0\/USPI\/URF\/int_raw_RNIJ14L6\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (11.01:13.65:14.90) (11.72:14.53:15.86))
     (IOPATH A Y (4.36:5.48:6.19) (4.70:5.90:6.66))
     (PORT B (2.47:3.06:3.34) (2.36:2.93:3.20))
     (IOPATH B Y (3.90:4.90:5.53) (4.30:5.41:6.10))
     (PORT S (11.75:14.57:15.91) (11.16:13.83:15.10))
     (IOPATH S Y (2.59:4.25:4.80) (2.64:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/msrxs_shiftreg\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.36:2.93:3.20) (2.47:3.06:3.34))
     (PORT CLK (6.98:8.65:9.45) (7.05:8.74:9.54))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.78:5.92:6.47) (4.44:5.51:6.01))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (7.57:9.39:10.25) (7.34:9.10:9.93))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.56:4.47:5.04))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram1__RNI54QQ1\[11\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (17.11:21.21:23.16) (16.17:20.05:21.89))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg_RNO_2\[10\])
 (DELAY
  (ABSOLUTE
     (PORT A (6.93:8.59:9.38) (7.02:8.70:9.50))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (12.38:15.35:16.76) (12.99:16.10:17.58))
     (IOPATH S Y (3.38:4.50:5.08) (3.30:4.60:5.20))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram0_\[15\])
 (DELAY
  (ABSOLUTE
     (PORT D (9.21:11.42:12.47) (8.69:10.77:11.76))
     (PORT CLK (6.92:8.58:9.37) (7.01:8.69:9.49))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (11.53:14.30:15.61) (11.02:13.67:14.92))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/msrxs_datain\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (9.81:12.16:13.28) (9.31:11.54:12.60))
     (PORT CLK (7.41:9.19:10.04) (7.41:9.18:10.03))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.88:6.06:6.61) (4.54:5.63:6.14))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (12.58:15.60:17.03) (13.42:16.64:18.16))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (3.56:4.47:5.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (2.82:3.54:4.00))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "XNOR2")
 (INSTANCE sp_fifo_0\/XNOR2_0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.94:3.64:3.98) (2.78:3.45:3.76))
     (IOPATH A Y (2.43:4.33:4.88) (2.80:3.62:4.08))
     (PORT B (3.12:3.87:4.22) (2.93:3.63:3.96))
     (IOPATH B Y (4.68:8.30:9.37) (4.25:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram4_\[11\])
 (DELAY
  (ABSOLUTE
     (PORT D (15.93:19.75:21.56) (14.90:18.47:20.17))
     (PORT CLK (7.39:9.17:10.01) (7.39:9.17:10.01))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (27.39:33.96:37.08) (25.81:32.00:34.94))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2A")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram4__RNITAE37\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (8.89:11.02:12.03) (9.33:11.57:12.63))
     (IOPATH A Y (4.36:5.48:6.19) (4.70:5.90:6.66))
     (PORT B (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH B Y (3.90:4.90:5.53) (4.30:5.41:6.10))
     (PORT S (2.84:3.52:3.84) (2.69:3.33:3.64))
     (IOPATH S Y (2.59:4.25:4.80) (2.64:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "AOI1B")
 (INSTANCE CORESPI_0\/USPI\/URF\/control1_RNI925H\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (6.94:8.72:9.84) (5.16:6.48:7.32))
     (PORT B (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH B Y (6.42:8.07:9.11) (4.28:5.37:6.07))
     (PORT C (16.59:20.57:22.46) (17.53:21.74:23.73))
     (IOPATH C Y (3.70:4.65:5.25) (3.43:4.31:4.87))
  )
 )
 )
 (CELL
 (CELLTYPE "AND2")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_I_119)
 (DELAY
  (ABSOLUTE
     (PORT A (8.44:10.46:11.42) (8.06:9.99:10.90))
     (IOPATH A Y (3.45:4.33:4.88) (3.63:4.56:5.15))
     (PORT B (8.11:10.06:10.98) (7.65:9.48:10.35))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram7_\[10\])
 (DELAY
  (ABSOLUTE
     (PORT D (11.88:14.73:16.09) (11.19:13.87:15.15))
     (PORT CLK (7.24:8.98:9.80) (7.27:9.01:9.84))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (13.83:17.15:18.73) (14.60:18.10:19.76))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (3.07:3.85:4.35))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE CORESPI_0\/USPI\/URF\/CLK_DIV\[7\])
 (DELAY
  (ABSOLUTE
     (PORT D (7.12:8.82:9.63) (6.71:8.32:9.08))
     (PORT CLK (7.22:8.96:9.78) (7.26:9.00:9.82))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.13:6.35:6.94) (4.74:5.87:6.41))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (11.88:14.73:16.08) (11.15:13.83:15.10))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (3.56:4.47:5.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "AND2")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d0_I_110)
 (DELAY
  (ABSOLUTE
     (PORT A (2.35:2.92:3.18) (2.27:2.82:3.08))
     (IOPATH A Y (3.45:4.33:4.88) (3.63:4.56:5.15))
     (PORT B (8.24:10.21:11.15) (7.60:9.42:10.29))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram1_\[7\])
 (DELAY
  (ABSOLUTE
     (PORT D (22.75:28.20:30.79) (21.59:26.77:29.23))
     (PORT CLK (7.23:8.96:9.79) (7.26:9.00:9.83))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (13.13:16.28:17.77) (12.30:15.25:16.65))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/msrxs_datain\[6\])
 (DELAY
  (ABSOLUTE
     (PORT D (11.58:14.36:15.68) (10.81:13.40:14.63))
     (PORT CLK (7.23:8.96:9.78) (7.26:9.00:9.82))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.81:5.96:6.51) (4.47:5.54:6.05))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (13.93:17.27:18.85) (15.06:18.67:20.38))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (3.56:4.47:5.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (2.82:3.54:4.00))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "AND2")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d0_I_15)
 (DELAY
  (ABSOLUTE
     (PORT A (11.81:14.64:15.99) (10.98:13.62:14.87))
     (IOPATH A Y (3.45:4.33:4.88) (3.63:4.56:5.15))
     (PORT B (7.02:8.70:9.50) (7.08:8.78:9.59))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram1_\[14\])
 (DELAY
  (ABSOLUTE
     (PORT D (15.01:18.61:20.32) (14.12:17.51:19.12))
     (PORT CLK (7.11:8.82:9.63) (7.16:8.88:9.69))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (12.66:15.70:17.14) (11.88:14.73:16.09))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE uart_control_0\/PC_data_reg\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.54:3.14:3.43) (2.43:3.02:3.29))
     (PORT CLK (7.34:9.10:9.94) (7.35:9.12:9.95))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.04:6.25:6.83) (4.68:5.80:6.33))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (3.24:4.02:4.39) (3.48:4.31:4.70))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (3.56:4.47:5.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (2.82:3.54:4.00))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E0C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxp_lastframe)
 (DELAY
  (ABSOLUTE
     (PORT D (2.36:2.93:3.20) (2.47:3.06:3.34))
     (PORT CLK (7.27:9.02:9.84) (7.29:9.04:9.87))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.93:6.11:6.67) (4.56:5.66:6.18))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (2.35:2.92:3.18) (2.27:2.82:3.08))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE CORESPI_0\/USPI\/URF\/cfg_ssel\[7\])
 (DELAY
  (ABSOLUTE
     (PORT D (3.00:3.72:4.06) (2.82:3.50:3.82))
     (PORT CLK (7.22:8.96:9.78) (7.26:9.00:9.82))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.85:6.02:6.57) (4.51:5.59:6.11))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (9.12:11.31:12.35) (8.67:10.75:11.74))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (3.56:4.47:5.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram2__RNIH7CQ\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.36:2.93:3.20) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.87:8.51:9.29) (6.93:8.59:9.38))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram0_\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (24.93:30.91:33.75) (23.88:29.61:32.32))
     (PORT CLK (7.39:9.17:10.01) (7.39:9.17:10.01))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (17.93:22.23:24.28) (17.00:21.08:23.01))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR3C")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_awe5)
 (DELAY
  (ABSOLUTE
     (PORT A (10.91:13.53:14.77) (10.08:12.50:13.65))
     (IOPATH A Y (3.70:4.65:5.25) (3.27:4.11:4.64))
     (PORT B (4.76:5.90:6.45) (5.18:6.43:7.02))
     (IOPATH B Y (5.05:6.34:7.16) (4.52:5.68:6.41))
     (PORT C (3.13:3.88:4.23) (3.29:4.08:4.46))
     (IOPATH C Y (5.30:6.65:7.51) (4.81:6.04:6.81))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE CORESPI_0\/USPI\/UCC\/clk_div_val_reg_RNIQA3C\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (11.96:14.83:16.19) (11.27:13.97:15.26))
     (IOPATH A Y (2.43:4.33:4.88) (2.80:3.62:4.08))
     (PORT B (7.23:8.96:9.78) (6.41:7.95:8.68))
     (IOPATH B Y (4.68:8.30:9.37) (4.25:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram2__RNI7TBQ\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.91:8.56:9.35) (6.97:8.65:9.44))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram0__RNIHRJ9\[8\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.50:3.10:3.39) (2.58:3.20:3.50))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.66:8.26:9.01) (6.76:8.39:9.15))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "OA1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/empty_out_RNIDF4K6)
 (DELAY
  (ABSOLUTE
     (PORT A (9.47:11.74:12.82) (9.00:11.16:12.18))
     (IOPATH A Y (6.94:8.72:9.84) (5.16:6.48:7.32))
     (PORT B (3.33:4.13:4.51) (3.57:4.42:4.83))
     (IOPATH B Y (6.42:8.07:9.11) (4.28:5.37:6.07))
     (PORT C (2.35:2.92:3.18) (2.27:2.82:3.08))
     (IOPATH C Y (2.81:3.53:3.98) (2.86:3.59:4.05))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram6__RNIB7VU\[11\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.36:2.93:3.20) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.80:8.43:9.21) (6.88:8.53:9.31))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "AO1")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_I_93)
 (DELAY
  (ABSOLUTE
     (PORT A (7.98:9.90:10.81) (7.52:9.33:10.19))
     (IOPATH A Y (3.67:4.60:5.20) (3.27:4.11:4.64))
     (PORT B (9.14:11.34:12.38) (9.80:12.15:13.26))
     (IOPATH B Y (4.70:5.90:6.66) (4.49:5.64:6.36))
     (PORT C (8.77:10.87:11.87) (9.16:11.35:12.40))
     (IOPATH C Y (5.41:6.79:7.67) (4.98:6.25:7.06))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_datareg_RNO_0\[11\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.58:3.20:3.50) (2.49:3.09:3.38))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.36:2.93:3.20))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (20.42:25.32:27.65) (19.34:23.98:26.19))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3A")
 (INSTANCE uart_control_0\/RE_reg_RNO)
 (DELAY
  (ABSOLUTE
     (PORT A (12.38:15.35:16.76) (11.78:14.61:15.95))
     (IOPATH A Y (3.27:4.11:4.64) (3.70:4.65:5.25))
     (PORT B (9.87:12.24:13.37) (9.55:11.84:12.93))
     (IOPATH B Y (4.52:5.68:6.41) (5.04:6.33:7.14))
     (PORT C (8.49:10.53:11.49) (8.90:11.04:12.05))
     (IOPATH C Y (4.52:5.68:6.41) (4.68:5.88:6.64))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE uart_0\/uart_tx_inst\/data_reg\[8\])
 (DELAY
  (ABSOLUTE
     (PORT D (9.17:11.37:12.42) (9.78:12.13:13.24))
     (PORT CLK (6.71:8.32:9.09) (6.83:8.47:9.24))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (9.26:11.48:12.53) (8.57:10.63:11.61))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram3_\[16\])
 (DELAY
  (ABSOLUTE
     (PORT D (15.75:19.53:21.32) (15.14:18.77:20.49))
     (PORT CLK (7.08:8.77:9.58) (7.13:8.85:9.66))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (10.47:12.99:14.18) (9.63:11.94:13.03))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram4__RNIJJDF\[8\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.36:2.93:3.20) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.79:8.42:9.19) (6.88:8.54:9.32))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "AO1")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_I_100)
 (DELAY
  (ABSOLUTE
     (PORT A (2.86:3.55:3.87) (2.71:3.36:3.67))
     (IOPATH A Y (3.67:4.60:5.20) (3.27:4.11:4.64))
     (PORT B (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH B Y (4.70:5.90:6.66) (4.49:5.64:6.36))
     (PORT C (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH C Y (5.41:6.79:7.67) (4.98:6.25:7.06))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram4__RNIL0AT3\[12\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.36:2.93:3.20))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (14.20:17.60:19.22) (13.37:16.58:18.10))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE uart_0\/uart_tx_inst\/prescale_reg_RNIQV4E2\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (12.34:15.30:16.70) (11.71:14.52:15.85))
     (IOPATH A Y (2.56:3.22:3.63) (3.58:4.50:5.08))
     (PORT B (6.83:8.47:9.25) (6.94:8.60:9.39))
     (IOPATH B Y (3.63:4.56:5.15) (4.56:5.73:6.47))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E0C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_datareg\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.47:3.06:3.34) (2.39:2.96:3.23))
     (PORT CLK (7.42:9.19:10.04) (7.41:9.19:10.03))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.11:6.34:6.92) (4.72:5.86:6.39))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (21.01:26.05:28.45) (20.10:24.92:27.21))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg_RNIIESI\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (14.17:17.57:19.18) (13.44:16.67:18.20))
     (IOPATH A Y (2.56:3.22:3.63) (3.58:4.50:5.08))
     (PORT B (9.05:11.21:12.24) (8.60:10.66:11.64))
     (IOPATH B Y (3.63:4.56:5.15) (4.56:5.73:6.47))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE SPI_master_0\/PWRITE_RNO_0)
 (DELAY
  (ABSOLUTE
     (PORT A (3.14:3.89:4.25) (3.38:4.19:4.57))
     (IOPATH A Y (3.29:4.13:4.66) (3.79:4.76:5.37))
     (PORT B (2.84:3.53:3.85) (3.00:3.72:4.06))
     (IOPATH B Y (4.17:5.24:5.91) (4.59:5.76:6.50))
  )
 )
 )
 (CELL
 (CELLTYPE "AX1B")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_0_I_7)
 (DELAY
  (ABSOLUTE
     (PORT A (3.58:4.44:4.85) (3.35:4.15:4.53))
     (IOPATH A Y (4.55:6.34:7.16) (5.27:8.79:9.93))
     (PORT B (4.41:5.46:5.96) (4.02:4.98:5.44))
     (IOPATH B Y (4.82:6.67:7.53) (5.30:8.87:10.01))
     (PORT C (2.86:3.55:3.87) (2.71:3.36:3.67))
     (IOPATH C Y (2.43:4.33:4.88) (2.81:3.59:4.05))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram3_\[6\])
 (DELAY
  (ABSOLUTE
     (PORT D (4.15:5.15:5.62) (3.83:4.75:5.19))
     (PORT CLK (7.12:8.83:9.64) (7.17:8.89:9.70))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (17.70:21.95:23.96) (18.40:22.81:24.90))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (3.07:3.85:4.35))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "OR3C")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_alldone_RNO)
 (DELAY
  (ABSOLUTE
     (PORT A (18.04:22.36:24.41) (16.79:20.82:22.73))
     (IOPATH A Y (3.27:4.11:4.64) (3.70:4.65:5.25))
     (PORT B (10.59:13.12:14.33) (11.49:14.24:15.55))
     (IOPATH B Y (4.52:5.68:6.41) (5.05:6.34:7.16))
     (PORT C (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH C Y (4.81:6.04:6.81) (5.30:6.65:7.51))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE CORESPI_0\/USPI\/UCC\/cfg_enable_P1_RNI9O131)
 (DELAY
  (ABSOLUTE
     (PORT A (9.47:11.74:12.82) (10.31:12.79:13.96))
     (IOPATH A Y (4.17:5.24:5.91) (4.45:5.59:6.31))
     (PORT B (8.94:11.09:12.11) (9.79:12.14:13.25))
     (IOPATH B Y (3.45:4.33:4.88) (3.63:4.56:5.15))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/counter_q\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.81:3.49:3.81) (3.00:3.72:4.06))
     (PORT CLK (6.84:8.48:9.26) (6.93:8.59:9.38))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.74:7.12:7.77) (5.25:6.51:7.11))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram1__RNITGO72\[8\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.36:2.93:3.20))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (15.62:19.37:21.14) (14.67:18.19:19.86))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3A")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_bitsel_RNO\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.36:2.93:3.20) (2.44:3.03:3.31))
     (IOPATH A Y (2.54:3.19:3.60) (3.45:4.33:4.88))
     (PORT B (3.70:4.58:5.00) (3.41:4.23:4.62))
     (IOPATH B Y (4.52:5.68:6.41) (5.04:6.33:7.14))
     (PORT C (10.62:13.16:14.37) (11.55:14.31:15.63))
     (IOPATH C Y (4.52:5.68:6.41) (4.68:5.88:6.64))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d0_I_27)
 (DELAY
  (ABSOLUTE
     (PORT A (11.71:14.51:15.85) (11.03:13.68:14.93))
     (IOPATH A Y (2.43:4.33:4.88) (2.80:3.62:4.08))
     (PORT B (7.46:9.25:10.10) (7.47:9.26:10.11))
     (IOPATH B Y (4.68:8.30:9.37) (4.25:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "AOI1B")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg_RNO\[12\])
 (DELAY
  (ABSOLUTE
     (PORT A (12.75:15.80:17.25) (11.88:14.73:16.08))
     (IOPATH A Y (6.58:8.27:9.33) (4.49:5.64:6.36))
     (PORT B (18.60:23.06:25.17) (19.63:24.34:26.58))
     (IOPATH B Y (6.36:7.99:9.02) (4.60:5.78:6.52))
     (PORT C (2.35:2.92:3.18) (2.27:2.82:3.08))
     (IOPATH C Y (2.81:3.53:3.98) (2.86:3.59:4.05))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram1__RNIPOQQ1\[16\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (30.45:37.76:41.22) (29.10:36.07:39.39))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3A")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_awe4)
 (DELAY
  (ABSOLUTE
     (PORT A (3.82:4.74:5.18) (4.16:5.16:5.63))
     (IOPATH A Y (5.30:6.65:7.51) (4.82:6.05:6.83))
     (PORT B (11.16:13.83:15.10) (10.30:12.77:13.94))
     (IOPATH B Y (3.45:4.33:4.88) (2.54:3.19:3.60))
     (PORT C (5.25:6.51:7.11) (4.77:5.91:6.45))
     (IOPATH C Y (5.05:6.34:7.16) (4.52:5.68:6.41))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE SPI_master_0\/PWDATA_RNO\[9\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.35:2.92:3.18) (2.27:2.82:3.08))
     (IOPATH A Y (3.45:4.33:4.88) (3.63:4.56:5.15))
     (PORT B (12.99:16.10:17.58) (12.28:15.23:16.63))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE uart_control_0\/PC_data_count_RNO\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.35:2.92:3.18) (2.27:2.82:3.08))
     (IOPATH A Y (3.45:4.33:4.88) (3.63:4.56:5.15))
     (PORT B (2.84:3.53:3.85) (3.00:3.72:4.06))
     (IOPATH B Y (4.17:5.24:5.91) (4.45:5.59:6.31))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg_RNO_2\[17\])
 (DELAY
  (ABSOLUTE
     (PORT A (8.33:10.32:11.27) (7.66:9.50:10.37))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (6.67:8.27:9.02) (7.00:8.68:9.47))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (16.07:19.93:21.75) (15.32:19.00:20.74))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "OA1")
 (INSTANCE uart_0\/uart_tx_inst\/prescale_reg_RNO\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (15.47:19.18:20.94) (16.24:20.14:21.99))
     (IOPATH A Y (6.58:8.27:9.33) (4.49:5.64:6.36))
     (PORT B (14.57:18.06:19.72) (15.60:19.34:21.11))
     (IOPATH B Y (6.42:8.07:9.11) (4.28:5.37:6.07))
     (PORT C (2.54:3.14:3.43) (2.46:3.04:3.32))
     (IOPATH C Y (2.81:3.53:3.98) (2.86:3.59:4.05))
  )
 )
 )
 (CELL
 (CELLTYPE "AOI1B")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg_RNO\[13\])
 (DELAY
  (ABSOLUTE
     (PORT A (16.98:21.06:22.99) (16.04:19.89:21.71))
     (IOPATH A Y (6.58:8.27:9.33) (4.49:5.64:6.36))
     (PORT B (16.32:20.24:22.10) (17.32:21.47:23.44))
     (IOPATH B Y (6.36:7.99:9.02) (4.60:5.78:6.52))
     (PORT C (2.44:3.03:3.31) (2.36:2.93:3.20))
     (IOPATH C Y (2.81:3.53:3.98) (2.86:3.59:4.05))
  )
 )
 )
 (CELL
 (CELLTYPE "AO1")
 (INSTANCE uart_0\/uart_rx_inst\/bit_cnt_RNIET8SD\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.27:2.82:3.08) (2.35:2.92:3.18))
     (IOPATH A Y (3.38:4.25:4.80) (2.56:3.22:3.63))
     (PORT B (7.34:9.10:9.93) (7.75:9.61:10.50))
     (IOPATH B Y (4.70:5.90:6.66) (4.49:5.64:6.36))
     (PORT C (2.47:3.06:3.34) (2.36:2.93:3.20))
     (IOPATH C Y (4.62:5.81:6.55) (4.46:5.61:6.33))
  )
 )
 )
 (CELL
 (CELLTYPE "OA1C")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg_RNO_1\[15\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.56:3.17:3.46) (2.45:3.04:3.32))
     (IOPATH A Y (6.57:8.25:9.32) (4.49:5.64:6.36))
     (PORT B (2.54:3.14:3.43) (2.43:3.02:3.29))
     (IOPATH B Y (6.35:7.98:9.00) (4.60:5.78:6.52))
     (PORT C (2.44:3.03:3.31) (2.36:2.93:3.20))
     (IOPATH C Y (3.70:4.65:5.25) (3.43:4.31:4.87))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE CORESPI_0\/USPI\/UCC\/clk_div_val_reg_RNIG03C\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.27:2.82:3.08) (2.35:2.92:3.18))
     (IOPATH A Y (3.46:4.65:5.25) (3.21:4.64:5.23))
     (PORT B (9.10:11.28:12.32) (8.67:10.75:11.73))
     (IOPATH B Y (4.68:8.30:9.37) (4.25:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3A")
 (INSTANCE uart_0\/uart_rx_inst\/bit_cnt_RNIV41Q\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (9.85:12.22:13.34) (9.33:11.56:12.62))
     (IOPATH A Y (4.68:5.88:6.64) (4.52:5.68:6.41))
     (PORT B (12.08:14.98:16.36) (11.33:14.05:15.34))
     (IOPATH B Y (3.45:4.33:4.88) (2.54:3.19:3.60))
     (PORT C (8.17:10.13:11.06) (8.56:10.62:11.59))
     (IOPATH C Y (4.40:5.53:6.24) (4.28:5.37:6.07))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg_RNO_1\[18\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.56:3.17:3.46) (2.45:3.04:3.32))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.43:3.02:3.29) (2.54:3.14:3.43))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (7.92:9.81:10.72) (8.35:10.35:11.30))
     (IOPATH S Y (3.38:4.50:5.08) (3.30:4.60:5.20))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1P0")
 (INSTANCE SPI_master_0\/PWDATA\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (10.91:13.52:14.76) (11.25:13.95:15.23))
     (PORT CLK (7.23:8.96:9.79) (7.26:9.00:9.83))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT PRE (5.07:6.28:6.86) (4.69:5.82:6.35))
     (IOPATH PRE Q (3.76:4.73:5.34) ())
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge PRE) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge PRE) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge PRE) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "AX1C")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/un1_rd_pointer_q_I_14)
 (DELAY
  (ABSOLUTE
     (PORT A (2.84:3.53:3.85) (3.00:3.72:4.06))
     (IOPATH A Y (4.55:6.34:7.16) (5.28:8.79:9.93))
     (PORT B (2.98:3.69:4.03) (2.82:3.50:3.82))
     (IOPATH B Y (4.78:8.59:9.70) (4.52:5.91:6.67))
     (PORT C (2.35:2.92:3.18) (2.27:2.82:3.08))
     (IOPATH C Y (2.43:4.33:4.88) (2.81:3.59:4.05))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram3__RNI9B9S\[11\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.45:3.04:3.32) (2.56:3.17:3.46))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.45:3.04:3.32) (2.54:3.14:3.43))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.96:8.63:9.43) (7.04:8.72:9.52))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE CORESPI_0\/USPI\/UCC\/SYNC3_msrxp_strobe_RNI1LDN)
 (DELAY
  (ABSOLUTE
     (PORT A (2.84:3.53:3.85) (3.01:3.73:4.08))
     (IOPATH A Y (4.17:5.24:5.91) (4.45:5.59:6.31))
     (PORT B (2.27:2.82:3.08) (2.35:2.92:3.18))
     (IOPATH B Y (3.45:4.33:4.88) (3.63:4.56:5.15))
  )
 )
 )
 (CELL
 (CELLTYPE "AO1A")
 (INSTANCE CORESPI_0\/USPI\/UCC\/msrxs_first_RNO)
 (DELAY
  (ABSOLUTE
     (PORT A (13.03:16.15:17.64) (12.32:15.27:16.67))
     (IOPATH A Y (3.38:4.25:4.80) (2.56:3.22:3.63))
     (PORT B (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH B Y (4.00:5.02:5.67) (4.22:5.30:5.98))
     (PORT C (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH C Y (4.62:5.81:6.55) (4.46:5.61:6.33))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E0")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram7_\[15\])
 (DELAY
  (ABSOLUTE
     (PORT D (27.24:33.77:36.87) (25.78:31.96:34.89))
     (PORT CLK (7.08:8.77:9.58) (7.13:8.85:9.66))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (12.44:15.42:16.84) (13.13:16.28:17.78))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (3.07:3.85:4.35))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram1__RNI5H5J\[14\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.50:3.10:3.39) (2.58:3.20:3.50))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.47:3.06:3.34) (2.57:3.19:3.48))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.65:8.24:9.00) (6.76:8.38:9.15))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/msrxs_datain\[15\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.47:3.06:3.34) (2.36:2.93:3.20))
     (PORT CLK (7.51:9.31:10.17) (7.49:9.29:10.14))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.87:6.04:6.59) (4.52:5.60:6.11))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (10.23:12.68:13.85) (10.79:13.38:14.61))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (3.56:4.47:5.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (2.82:3.54:4.00))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV")
 (INSTANCE UART_fifo_0\/MEMWEBUBBLE)
 (DELAY
  (ABSOLUTE
     (PORT A (7.99:9.91:10.82) (7.65:9.48:10.35))
     (IOPATH A Y (3.58:4.50:5.08) (2.56:3.22:3.63))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram1__RNID0O72\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.56:3.17:3.46) (2.45:3.04:3.32))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.54:3.14:3.43) (2.45:3.04:3.32))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (28.98:35.93:39.23) (27.96:34.67:37.85))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE uart_0\/uart_tx_inst\/bit_cnt_RNILBPI6\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (13.88:17.21:18.79) (14.76:18.30:19.98))
     (IOPATH A Y (3.29:4.13:4.66) (3.79:4.76:5.37))
     (PORT B (15.55:19.28:21.05) (14.72:18.25:19.93))
     (IOPATH B Y (3.63:4.56:5.15) (4.56:5.73:6.47))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE uart_0\/uart_tx_inst\/prescale_reg\[17\])
 (DELAY
  (ABSOLUTE
     (PORT D (6.87:8.52:9.30) (6.64:8.23:8.99))
     (PORT CLK (7.33:9.09:9.92) (7.34:9.10:9.94))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.02:6.23:6.80) (4.65:5.77:6.30))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE uart_control_0\/m_axis_tdata_reg_RNO\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (3.64:4.57:5.16) (4.43:5.56:6.28))
     (PORT B (18.94:23.48:25.63) (18.01:22.33:24.38))
     (IOPATH B Y (2.87:3.60:4.07) (2.72:3.42:3.86))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/rd_pointer_q_0\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (3.00:3.72:4.06) (2.81:3.49:3.81))
     (PORT CLK (6.85:8.49:9.27) (6.95:8.62:9.41))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.00:6.20:6.77) (4.64:5.75:6.28))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "DFN1P0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_midbit)
 (DELAY
  (ABSOLUTE
     (PORT D (16.33:20.24:22.10) (15.27:18.93:20.67))
     (PORT CLK (7.28:9.03:9.86) (7.30:9.05:9.88))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT PRE (5.68:7.04:7.69) (5.21:6.45:7.05))
     (IOPATH PRE Q (3.76:4.73:5.34) ())
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge PRE) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge PRE) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge PRE) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE uart_control_0\/s_axis_din_tdata_reg_RNO\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.35:2.92:3.18) (2.27:2.82:3.08))
     (IOPATH A Y (3.45:4.33:4.88) (3.63:4.56:5.15))
     (PORT B (17.61:21.83:23.84) (16.25:20.15:22.00))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "AND2")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d1_I_1)
 (DELAY
  (ABSOLUTE
     (PORT A (11.40:14.14:15.44) (10.66:13.22:14.43))
     (IOPATH A Y (3.45:4.33:4.88) (3.63:4.56:5.15))
     (PORT B (6.75:8.36:9.13) (6.85:8.50:9.28))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d0_I_75)
 (DELAY
  (ABSOLUTE
     (PORT A (2.86:3.55:3.87) (2.71:3.36:3.67))
     (IOPATH A Y (2.43:4.33:4.88) (2.80:3.62:4.08))
     (PORT B (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH B Y (4.68:8.30:9.37) (4.25:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE CORESPI_0\/USPI\/URF\/un1_CLK_DIV_1_sqmuxa_2_i_a2_0)
 (DELAY
  (ABSOLUTE
     (PORT A (11.78:14.60:15.95) (12.17:15.09:16.47))
     (IOPATH A Y (2.87:3.60:4.07) (2.72:3.42:3.86))
     (PORT B (14.93:18.51:20.21) (13.89:17.22:18.81))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "XNOR2")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_0_I_23)
 (DELAY
  (ABSOLUTE
     (PORT A (8.90:11.03:12.05) (9.38:11.64:12.70))
     (IOPATH A Y (3.46:4.65:5.25) (3.21:4.64:5.23))
     (PORT B (16.92:20.98:22.90) (16.01:19.85:21.67))
     (IOPATH B Y (4.68:8.30:9.37) (4.25:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1P0")
 (INSTANCE CORESPI_0\/USPI\/URF\/int_raw\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.47:3.06:3.34) (2.39:2.96:3.23))
     (PORT CLK (6.93:8.59:9.38) (7.01:8.69:9.49))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT PRE (5.15:6.39:6.97) (4.76:5.90:6.44))
     (IOPATH PRE Q (3.76:4.73:5.34) ())
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge PRE) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge PRE) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge PRE) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "AND2")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_I_120)
 (DELAY
  (ABSOLUTE
     (PORT A (2.35:2.92:3.18) (2.27:2.82:3.08))
     (IOPATH A Y (3.45:4.33:4.88) (3.63:4.56:5.15))
     (PORT B (2.98:3.69:4.03) (2.82:3.50:3.82))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram5_\[15\])
 (DELAY
  (ABSOLUTE
     (PORT D (11.37:14.10:15.39) (10.66:13.22:14.44))
     (PORT CLK (6.92:8.58:9.37) (7.01:8.69:9.49))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (13.94:17.28:18.87) (13.17:16.32:17.82))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1P0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_direct)
 (DELAY
  (ABSOLUTE
     (PORT D (3.00:3.72:4.06) (2.83:3.51:3.84))
     (PORT CLK (6.80:8.43:9.21) (6.90:8.55:9.33))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT PRE (4.85:6.02:6.57) (4.50:5.57:6.09))
     (IOPATH PRE Q (3.76:4.73:5.34) ())
     (PORT E (13.97:17.32:18.91) (14.66:18.17:19.84))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.31:4.16:4.69))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge PRE) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge PRE) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge PRE) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (3.07:3.85:4.35))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE uart_control_0\/s_axis_din_tdata_reg\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.36:2.93:3.20) (2.47:3.06:3.34))
     (PORT CLK (7.13:8.84:9.65) (7.17:8.89:9.71))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.13:6.36:6.94) (4.73:5.87:6.41))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (13.24:16.41:17.92) (12.59:15.61:17.04))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.56:4.47:5.04))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE uart_0\/uart_tx_inst\/prescale_reg_RNIK67F\[15\])
 (DELAY
  (ABSOLUTE
     (PORT A (10.25:12.70:13.87) (9.70:12.02:13.13))
     (IOPATH A Y (2.56:3.22:3.63) (3.58:4.50:5.08))
     (PORT B (13.42:16.63:18.16) (12.55:15.56:16.98))
     (IOPATH B Y (3.63:4.56:5.15) (4.56:5.73:6.47))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E0C0")
 (INSTANCE SPI_master_0\/SPI_data\[11\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.47:3.06:3.34) (2.36:2.93:3.20))
     (PORT CLK (7.11:8.82:9.63) (7.16:8.88:9.69))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.88:6.05:6.60) (4.53:5.62:6.13))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (15.74:19.51:21.30) (16.43:20.37:22.24))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (3.07:3.85:4.35))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram6__RNIFTSR\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.36:2.93:3.20) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.87:8.51:9.29) (6.93:8.59:9.38))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE uart_control_0\/s_axis_din_tdata_reg\[9\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.47:3.06:3.34) (2.39:2.96:3.23))
     (PORT CLK (7.28:9.03:9.86) (7.30:9.05:9.88))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.46:6.77:7.39) (5.01:6.21:6.78))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (12.10:15.00:16.38) (11.30:14.01:15.30))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (3.56:4.47:5.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram4__RNIBD4B\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.87:8.51:9.29) (6.93:8.59:9.38))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram3_\[9\])
 (DELAY
  (ABSOLUTE
     (PORT D (22.04:27.33:29.84) (21.03:26.07:28.46))
     (PORT CLK (7.41:9.19:10.04) (7.41:9.18:10.03))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (13.02:16.15:17.63) (13.68:16.97:18.52))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (3.07:3.85:4.35))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE sp_fifo_0\/XOR2_RBINNXTSHIFT\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.86:3.55:3.87) (2.71:3.36:3.67))
     (IOPATH A Y (2.43:4.33:4.88) (2.80:3.62:4.08))
     (PORT B (2.83:3.51:3.84) (3.00:3.72:4.06))
     (IOPATH B Y (4.51:6.36:7.18) (5.28:8.75:9.87))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram2_\[13\])
 (DELAY
  (ABSOLUTE
     (PORT D (13.94:17.28:18.87) (13.08:16.22:17.71))
     (PORT CLK (7.31:9.07:9.90) (7.34:9.10:9.94))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (12.52:15.52:16.95) (11.91:14.76:16.12))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "OA1")
 (INSTANCE uart_0\/uart_tx_inst\/prescale_reg_RNO\[16\])
 (DELAY
  (ABSOLUTE
     (PORT A (14.00:17.36:18.96) (14.67:18.19:19.86))
     (IOPATH A Y (6.58:8.27:9.33) (4.49:5.64:6.36))
     (PORT B (21.42:26.55:28.99) (23.12:28.66:31.29))
     (IOPATH B Y (6.42:8.07:9.11) (4.28:5.37:6.07))
     (PORT C (2.44:3.03:3.31) (2.36:2.93:3.20))
     (IOPATH C Y (2.81:3.53:3.98) (2.86:3.59:4.05))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E0C0")
 (INSTANCE SPI_master_0\/SPI_data\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (6.14:7.61:8.31) (6.88:8.53:9.31))
     (PORT CLK (7.11:8.82:9.63) (7.16:8.88:9.69))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.88:6.05:6.60) (4.53:5.62:6.13))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (2.52:3.12:3.40) (2.61:3.24:3.54))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (3.07:3.85:4.35))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE SPI_master_0\/PADDR_1\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (10.13:12.57:13.72) (9.55:11.84:12.92))
     (PORT CLK (7.13:8.84:9.65) (7.17:8.89:9.71))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.27:6.53:7.13) (4.87:6.03:6.59))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram5_\[13\])
 (DELAY
  (ABSOLUTE
     (PORT D (13.63:16.90:18.45) (12.97:16.08:17.55))
     (PORT CLK (7.31:9.07:9.90) (7.35:9.11:9.95))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (26.55:32.92:35.94) (25.32:31.39:34.27))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "AO1")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_state_RNO)
 (DELAY
  (ABSOLUTE
     (PORT A (11.16:13.83:15.10) (10.31:12.78:13.95))
     (IOPATH A Y (3.67:4.60:5.20) (3.27:4.11:4.64))
     (PORT B (16.30:20.21:22.07) (17.00:21.08:23.01))
     (IOPATH B Y (4.70:5.90:6.66) (4.49:5.64:6.36))
     (PORT C (4.43:5.50:6.00) (4.05:5.03:5.49))
     (IOPATH C Y (4.62:5.81:6.55) (4.46:5.61:6.33))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE SPI_master_0\/PWDATA_RNO\[11\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.35:2.92:3.18) (2.27:2.82:3.08))
     (IOPATH A Y (3.45:4.33:4.88) (3.63:4.56:5.15))
     (PORT B (12.30:15.25:16.65) (11.73:14.54:15.87))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram3__RNIHJ9S\[15\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.49:3.09:3.38) (2.58:3.20:3.50))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.47:3.06:3.34) (2.57:3.19:3.48))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.73:8.34:9.11) (6.83:8.47:9.25))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram1__RNIELQL1\[14\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.36:2.93:3.20))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (7.85:9.73:10.62) (7.41:9.19:10.03))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram3_\[14\])
 (DELAY
  (ABSOLUTE
     (PORT D (13.76:17.06:18.63) (12.93:16.03:17.51))
     (PORT CLK (7.22:8.96:9.78) (7.25:8.99:9.82))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (13.68:16.95:18.51) (12.86:15.95:17.41))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "XOR3")
 (INSTANCE uart_0\/uart_rx_inst\/un1_bit_cnt_I_18)
 (DELAY
  (ABSOLUTE
     (PORT A (7.34:9.10:9.93) (7.00:8.68:9.48))
     (IOPATH A Y (2.43:4.33:4.88) (2.81:3.59:4.05))
     (PORT B (9.55:11.83:12.92) (8.77:10.87:11.87))
     (IOPATH B Y (3.97:5.64:6.36) (4.38:5.53:6.24))
     (PORT C (11.18:13.87:15.14) (10.31:12.78:13.95))
     (IOPATH C Y (4.81:6.67:7.53) (5.26:8.73:9.86))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram3__RNI1TDS\[10\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.48:3.08:3.36) (2.57:3.19:3.48))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.36:2.93:3.20) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.68:8.29:9.05) (6.79:8.42:9.19))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "AX1B")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_0_I_12)
 (DELAY
  (ABSOLUTE
     (PORT A (11.16:13.84:15.11) (10.49:13.01:14.20))
     (IOPATH A Y (4.55:6.34:7.16) (5.27:8.79:9.93))
     (PORT B (15.62:19.37:21.15) (16.49:20.45:22.32))
     (IOPATH B Y (4.77:8.59:9.70) (4.54:5.90:6.66))
     (PORT C (9.45:11.71:12.79) (8.96:11.10:12.12))
     (IOPATH C Y (2.43:4.33:4.88) (2.81:3.59:4.05))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE uart_0\/uart_tx_inst\/prescale_reg_RNO_0\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (15.56:19.30:21.07) (16.47:20.42:22.30))
     (IOPATH S Y (3.38:4.50:5.08) (3.30:4.60:5.20))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1P0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_re_q2)
 (DELAY
  (ABSOLUTE
     (PORT D (2.47:3.06:3.34) (2.39:2.96:3.23))
     (PORT CLK (7.22:8.96:9.78) (7.26:9.00:9.82))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT PRE (5.39:6.68:7.30) (4.96:6.15:6.72))
     (IOPATH PRE Q (3.76:4.73:5.34) ())
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge PRE) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge PRE) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge PRE) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram5_\[14\])
 (DELAY
  (ABSOLUTE
     (PORT D (16.03:19.87:21.69) (15.05:18.66:20.37))
     (PORT CLK (7.22:8.96:9.78) (7.26:9.00:9.82))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (15.77:19.55:21.34) (14.67:18.19:19.86))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram1_\[8\])
 (DELAY
  (ABSOLUTE
     (PORT D (18.04:22.36:24.42) (16.82:20.85:22.76))
     (PORT CLK (6.81:8.44:9.21) (6.92:8.58:9.36))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (12.49:15.48:16.91) (11.90:14.76:16.11))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "AND2")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_I_20)
 (DELAY
  (ABSOLUTE
     (PORT A (7.04:8.73:9.54) (7.70:9.55:10.43))
     (IOPATH A Y (2.87:3.60:4.07) (2.72:3.42:3.86))
     (PORT B (7.08:8.78:9.58) (7.14:8.85:9.66))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram6__RNIDP501\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.41:2.99:3.26) (2.49:3.09:3.37))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.39:2.96:3.23) (2.49:3.09:3.37))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.83:8.47:9.25) (6.91:8.57:9.36))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE CORESPI_0\/USPI\/URF\/cfg_ssel_RNI0IUK\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (8.75:10.85:11.84) (9.18:11.38:12.43))
     (IOPATH A Y (4.17:5.24:5.91) (4.45:5.59:6.31))
     (PORT B (2.38:2.94:3.22) (2.30:2.85:3.11))
     (IOPATH B Y (2.87:3.60:4.07) (2.72:3.42:3.86))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_awe0_1)
 (DELAY
  (ABSOLUTE
     (PORT A (14.19:17.59:19.20) (13.32:16.52:18.04))
     (IOPATH A Y (3.58:4.50:5.08) (2.56:3.22:3.63))
     (PORT B (15.89:19.70:21.51) (15.21:18.85:20.58))
     (IOPATH B Y (4.56:5.73:6.47) (3.63:4.56:5.15))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_awe3)
 (DELAY
  (ABSOLUTE
     (PORT A (3.21:3.97:4.34) (3.46:4.29:4.69))
     (IOPATH A Y (2.87:3.60:4.07) (2.72:3.42:3.86))
     (PORT B (10.04:12.45:13.59) (10.98:13.61:14.86))
     (IOPATH B Y (4.17:5.24:5.91) (4.45:5.59:6.31))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E0C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_datareg\[10\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.64:3.27:3.58) (2.56:3.18:3.47))
     (PORT CLK (7.22:8.96:9.78) (7.24:8.97:9.80))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.20:6.45:7.04) (4.81:5.97:6.51))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (17.64:21.86:23.87) (16.72:20.74:22.64))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE uart_control_0\/m_axis_tdata_reg\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.36:2.93:3.20) (2.47:3.06:3.34))
     (PORT CLK (7.31:9.07:9.90) (7.35:9.11:9.95))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.91:6.09:6.64) (4.55:5.64:6.16))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (19.81:24.56:26.81) (18.99:23.54:25.70))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.56:4.47:5.04))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "AOI1B")
 (INSTANCE CORESPI_0\/USPI\/URXF\/wr_pointer_q_RNIIPAF1\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.30:4.09:4.47) (3.51:4.35:4.75))
     (IOPATH A Y (6.94:8.72:9.84) (5.16:6.48:7.32))
     (PORT B (3.00:3.72:4.06) (2.84:3.53:3.85))
     (IOPATH B Y (6.42:8.07:9.11) (4.28:5.37:6.07))
     (PORT C (19.43:24.10:26.31) (20.19:25.03:27.32))
     (IOPATH C Y (3.70:4.65:5.25) (3.43:4.31:4.87))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE uart_control_0\/FIFO_count\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.47:3.06:3.34) (2.36:2.93:3.20))
     (PORT CLK (7.31:9.07:9.90) (7.35:9.11:9.95))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.27:6.54:7.14) (4.86:6.03:6.59))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg_RNO_1\[14\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (11.43:14.18:15.48) (12.06:14.95:16.32))
     (IOPATH S Y (3.38:4.50:5.08) (3.30:4.60:5.20))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/clk_div_val_reg\[7\])
 (DELAY
  (ABSOLUTE
     (PORT D (3.08:3.82:4.17) (2.90:3.60:3.93))
     (PORT CLK (7.22:8.96:9.78) (7.26:9.00:9.82))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.13:6.35:6.94) (4.74:5.87:6.41))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (20.51:25.43:27.77) (21.42:26.56:29.00))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (3.56:4.47:5.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (2.82:3.54:4.00))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "AO1A")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d2_I_85)
 (DELAY
  (ABSOLUTE
     (PORT A (7.02:8.71:9.51) (7.08:8.78:9.59))
     (IOPATH A Y (3.38:4.25:4.80) (2.56:3.22:3.63))
     (PORT B (2.56:3.17:3.46) (2.45:3.04:3.32))
     (IOPATH B Y (4.00:5.02:5.67) (4.22:5.30:5.98))
     (PORT C (7.13:8.84:9.65) (7.19:8.92:9.74))
     (IOPATH C Y (4.62:5.81:6.55) (4.46:5.61:6.33))
  )
 )
 )
 (CELL
 (CELLTYPE "AX1")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d1_I_68)
 (DELAY
  (ABSOLUTE
     (PORT A (7.14:8.86:9.67) (7.19:8.92:9.74))
     (IOPATH A Y (4.55:6.34:7.16) (5.28:8.79:9.93))
     (PORT B (7.13:8.84:9.65) (7.19:8.92:9.74))
     (IOPATH B Y (4.77:8.59:9.70) (4.54:5.90:6.66))
     (PORT C (7.02:8.71:9.51) (7.08:8.78:9.59))
     (IOPATH C Y (2.43:4.33:4.88) (2.81:3.59:4.05))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE uart_0\/uart_rx_inst\/m_axis_tdata_reg\[6\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.87:3.55:3.88) (3.05:3.78:4.12))
     (PORT CLK (7.34:9.10:9.94) (7.35:9.12:9.95))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.04:6.25:6.83) (4.68:5.80:6.33))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (14.59:18.08:19.74) (13.78:17.09:18.66))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.56:4.47:5.04))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "XOR3")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d0_I_62)
 (DELAY
  (ABSOLUTE
     (PORT A (13.59:16.84:18.39) (12.91:16.01:17.48))
     (IOPATH A Y (2.43:4.33:4.88) (2.81:3.59:4.05))
     (PORT B (7.05:8.74:9.54) (7.12:8.82:9.63))
     (IOPATH B Y (3.97:5.64:6.36) (4.38:5.53:6.24))
     (PORT C (8.18:10.14:11.07) (7.51:9.31:10.17))
     (IOPATH C Y (4.81:6.67:7.53) (5.26:8.73:9.86))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1P0")
 (INSTANCE uart_0\/uart_rx_inst\/rxd_reg)
 (DELAY
  (ABSOLUTE
     (PORT D (28.47:35.30:38.54) (29.35:36.39:39.73))
     (PORT CLK (6.67:8.27:9.03) (6.80:8.43:9.20))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT PRE (4.94:6.12:6.69) (4.60:5.71:6.23))
     (IOPATH PRE Q (3.76:4.73:5.34) ())
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge PRE) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge PRE) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge PRE) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE uart_control_0\/s_axis_din_tdata_reg\[13\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.47:3.06:3.34) (2.39:2.96:3.23))
     (PORT CLK (7.31:9.07:9.90) (7.35:9.11:9.95))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.99:6.18:6.75) (4.61:5.72:6.25))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (3.92:4.86:5.31) (3.61:4.47:4.88))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (3.56:4.47:5.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram7_\[11\])
 (DELAY
  (ABSOLUTE
     (PORT D (10.18:12.62:13.78) (9.60:11.90:13.00))
     (PORT CLK (7.23:8.96:9.78) (7.26:9.00:9.82))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (9.75:12.08:13.19) (10.30:12.77:13.95))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (3.07:3.85:4.35))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR3C")
 (INSTANCE CoreAPB3_0\/CAPB3IIII\/PRDATA_11)
 (DELAY
  (ABSOLUTE
     (PORT A (8.29:10.28:11.22) (7.58:9.40:10.26))
     (IOPATH A Y (3.70:4.65:5.25) (3.27:4.11:4.64))
     (PORT B (9.67:11.99:13.09) (9.22:11.43:12.48))
     (IOPATH B Y (4.40:5.53:6.24) (4.28:5.37:6.07))
     (PORT C (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH C Y (4.70:5.90:6.66) (4.52:5.68:6.41))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE CORESPI_0\/USPI\/UCC\/msrxs_shiftreg_RNO\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (3.64:4.57:5.16) (4.43:5.56:6.28))
     (PORT B (4.69:5.82:6.35) (5.18:6.42:7.01))
     (IOPATH B Y (3.45:4.33:4.88) (3.63:4.56:5.15))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E0")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram7_\[13\])
 (DELAY
  (ABSOLUTE
     (PORT D (24.65:30.57:33.37) (23.25:28.83:31.48))
     (PORT CLK (7.22:8.96:9.78) (7.26:9.00:9.82))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (12.36:15.33:16.74) (13.02:16.15:17.63))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (3.07:3.85:4.35))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "AOI1B")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg_RNO\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (6.58:8.27:9.33) (4.49:5.64:6.36))
     (PORT B (9.31:11.54:12.60) (9.93:12.32:13.45))
     (IOPATH B Y (6.36:7.99:9.02) (4.60:5.78:6.52))
     (PORT C (2.35:2.92:3.18) (2.27:2.82:3.08))
     (IOPATH C Y (2.81:3.53:3.98) (2.86:3.59:4.05))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE SPI_master_0\/PWDATA_RNO\[12\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.35:2.92:3.18) (2.27:2.82:3.08))
     (IOPATH A Y (3.45:4.33:4.88) (3.63:4.56:5.15))
     (PORT B (13.40:16.61:18.14) (12.66:15.69:17.13))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/rd_pointer_q\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (3.00:3.72:4.06) (2.81:3.49:3.81))
     (PORT CLK (6.85:8.49:9.27) (6.95:8.62:9.41))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.23:6.48:7.08) (4.83:5.99:6.54))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "DFN1E0C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_datareg\[6\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.54:3.14:3.43) (2.45:3.04:3.32))
     (PORT CLK (7.22:8.96:9.78) (7.24:8.97:9.80))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.20:6.45:7.04) (4.81:5.97:6.51))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (11.84:14.68:16.02) (11.24:13.93:15.21))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/msrxs_shiftreg\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.43:3.02:3.29) (2.54:3.14:3.43))
     (PORT CLK (7.22:8.95:9.77) (7.23:8.97:9.79))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.90:6.07:6.63) (4.56:5.65:6.17))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (7.74:9.60:10.48) (7.46:9.25:10.10))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.56:4.47:5.04))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE CORESPI_0\/USPI\/URXF\/wr_pointer_q\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.47:3.06:3.34) (2.36:2.93:3.20))
     (PORT CLK (7.17:8.90:9.71) (7.21:8.94:9.76))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.94:6.12:6.69) (4.60:5.71:6.23))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE UART_fifo_0\/XOR2_WBINNXTSHIFT\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.86:3.55:3.87) (2.71:3.36:3.67))
     (IOPATH A Y (2.43:4.33:4.88) (2.80:3.62:4.08))
     (PORT B (8.59:10.65:11.63) (9.01:11.18:12.20))
     (IOPATH B Y (4.51:6.36:7.18) (5.28:8.75:9.87))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram5_\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (19.59:24.28:26.51) (18.66:23.13:25.25))
     (PORT CLK (6.89:8.54:9.33) (6.98:8.66:9.45))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (12.90:15.99:17.46) (12.01:14.89:16.26))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE CORESPI_0\/USPI\/URF\/cfg_ssel_RNITEUK\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (12.36:15.33:16.74) (13.04:16.17:17.65))
     (IOPATH A Y (4.17:5.24:5.91) (4.45:5.59:6.31))
     (PORT B (2.35:2.92:3.18) (2.27:2.82:3.08))
     (IOPATH B Y (2.87:3.60:4.07) (2.72:3.42:3.86))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3B")
 (INSTANCE CORESPI_0\/USPI\/UCC\/cfg_enable_P1_RNIDQUT)
 (DELAY
  (ABSOLUTE
     (PORT A (15.07:18.68:20.40) (14.33:17.77:19.40))
     (IOPATH A Y (4.70:5.90:6.66) (4.52:5.68:6.41))
     (PORT B (3.00:3.72:4.06) (2.84:3.53:3.85))
     (IOPATH B Y (4.40:5.53:6.24) (4.28:5.37:6.07))
     (PORT C (12.66:15.70:17.14) (11.98:14.86:16.22))
     (IOPATH C Y (3.45:4.33:4.88) (2.54:3.19:3.60))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram6__RNIP7TR\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.74:8.35:9.12) (6.82:8.46:9.24))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram1__RNITFN72\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.36:2.93:3.20))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (16.76:20.78:22.68) (16.08:19.94:21.77))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE CORESPI_0\/USPI\/UCC\/clk_div_val_reg_RNIK43C\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.35:2.92:3.18) (2.27:2.82:3.08))
     (IOPATH A Y (2.43:4.33:4.88) (2.80:3.62:4.08))
     (PORT B (13.89:17.22:18.80) (13.15:16.31:17.81))
     (IOPATH B Y (4.68:8.30:9.37) (4.25:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/spi_clk_count\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.36:2.93:3.20) (2.47:3.06:3.34))
     (PORT CLK (6.81:8.44:9.21) (6.92:8.58:9.36))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.08:6.29:6.87) (4.70:5.82:6.36))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "OA1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/rd_pointer_q_RNO\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.57:4.42:4.83) (3.33:4.13:4.51))
     (IOPATH A Y (6.94:8.72:9.84) (5.16:6.48:7.32))
     (PORT B (3.33:4.13:4.51) (3.57:4.42:4.83))
     (IOPATH B Y (6.42:8.07:9.11) (4.28:5.37:6.07))
     (PORT C (2.35:2.92:3.18) (2.27:2.82:3.08))
     (IOPATH C Y (2.81:3.53:3.98) (2.86:3.59:4.05))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram0_\[8\])
 (DELAY
  (ABSOLUTE
     (PORT D (4.12:5.11:5.58) (3.83:4.75:5.19))
     (PORT CLK (7.31:9.07:9.90) (7.35:9.11:9.95))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (9.24:11.46:12.51) (8.79:10.90:11.90))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "AO1")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_I_108)
 (DELAY
  (ABSOLUTE
     (PORT A (2.35:2.92:3.18) (2.27:2.82:3.08))
     (IOPATH A Y (3.67:4.60:5.20) (3.27:4.11:4.64))
     (PORT B (9.95:12.34:13.47) (9.43:11.69:12.76))
     (IOPATH B Y (4.00:5.02:5.67) (4.22:5.30:5.98))
     (PORT C (10.14:12.57:13.73) (11.16:13.84:15.11))
     (IOPATH C Y (5.41:6.79:7.67) (4.98:6.25:7.06))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E0C0")
 (INSTANCE SPI_master_0\/SPI_data\[14\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.47:3.06:3.34) (2.36:2.93:3.20))
     (PORT CLK (6.92:8.58:9.37) (7.01:8.69:9.49))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.84:6.00:6.55) (4.49:5.57:6.08))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (11.10:13.76:15.03) (11.81:14.64:15.98))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (3.07:3.85:4.35))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE uart_0\/uart_tx_inst\/bit_cnt_RNILBPI6_0\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (10.19:12.63:13.79) (9.57:11.87:12.96))
     (IOPATH A Y (3.64:4.57:5.16) (4.43:5.56:6.28))
     (PORT B (9.38:11.63:12.70) (9.91:12.28:13.41))
     (IOPATH B Y (3.45:4.33:4.88) (3.63:4.56:5.15))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR3")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d0_I_77)
 (DELAY
  (ABSOLUTE
     (PORT A (21.63:26.81:29.27) (20.10:24.92:27.21))
     (IOPATH A Y (2.43:4.33:4.88) (2.81:3.59:4.05))
     (PORT B (7.62:9.44:10.31) (7.58:9.40:10.26))
     (IOPATH B Y (3.97:5.64:6.36) (4.38:5.53:6.24))
     (PORT C (8.41:10.42:11.38) (8.04:9.97:10.89))
     (IOPATH C Y (4.81:6.67:7.53) (5.26:8.73:9.86))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE sp_fifo_0\/DFN1E1C0_dout\[10\])
 (DELAY
  (ABSOLUTE
     (PORT D (14.67:18.19:19.86) (15.11:18.74:20.46))
     (PORT CLK (7.31:9.07:9.90) (7.35:9.11:9.95))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.99:6.18:6.75) (4.61:5.72:6.25))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (20.73:25.70:28.06) (19.46:24.13:26.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.56:4.47:5.04))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/counter_q\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (3.00:3.72:4.06) (2.82:3.50:3.82))
     (PORT CLK (6.84:8.48:9.26) (6.93:8.59:9.38))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.74:7.12:7.77) (5.25:6.51:7.11))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "MX2A")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_state_RNO_1\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.68:3.33:3.63) (2.58:3.20:3.49))
     (IOPATH A Y (4.08:5.13:5.79) (4.01:5.04:5.68))
     (PORT B (2.47:3.06:3.34) (2.36:2.93:3.20))
     (IOPATH B Y (3.90:4.90:5.53) (4.30:5.41:6.10))
     (PORT S (18.31:22.71:24.79) (17.41:21.58:23.56))
     (IOPATH S Y (2.59:4.25:4.80) (2.64:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "XNOR2")
 (INSTANCE uart_0\/uart_tx_inst\/un1_bit_cnt_5_I_9)
 (DELAY
  (ABSOLUTE
     (PORT A (6.52:8.08:8.82) (7.33:9.08:9.92))
     (IOPATH A Y (3.46:4.65:5.25) (3.21:4.64:5.23))
     (PORT B (9.03:11.19:12.22) (8.45:10.48:11.44))
     (IOPATH B Y (4.68:8.30:9.37) (4.25:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E0C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_busy)
 (DELAY
  (ABSOLUTE
     (PORT D (2.83:3.51:3.84) (3.00:3.72:4.06))
     (PORT CLK (7.13:8.84:9.65) (7.17:8.89:9.71))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.03:6.24:6.81) (4.65:5.76:6.29))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (2.71:3.36:3.67) (2.86:3.55:3.87))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (3.07:3.85:4.35))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "XA1B")
 (INSTANCE CORESPI_0\/USPI\/URXF\/wr_pointer_q_RNO\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.25:6.51:7.11) (4.75:5.90:6.44))
     (IOPATH A Y (4.79:6.65:7.51) (5.47:7.01:7.91))
     (PORT B (3.02:3.75:4.09) (2.87:3.55:3.88))
     (IOPATH B Y (3.65:5.27:5.94) (4.24:5.54:6.26))
     (PORT C (2.30:2.85:3.11) (2.40:2.97:3.25))
     (IOPATH C Y (3.71:4.67:5.27) (3.21:4.03:4.55))
  )
 )
 )
 (CELL
 (CELLTYPE "AND2")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_I_22)
 (DELAY
  (ABSOLUTE
     (PORT A (4.91:6.08:6.64) (5.30:6.58:7.18))
     (IOPATH A Y (2.87:3.60:4.07) (2.72:3.42:3.86))
     (PORT B (6.94:8.60:9.39) (7.02:8.71:9.50))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE uart_control_0\/s_axis_din_tdata_reg\[12\])
 (DELAY
  (ABSOLUTE
     (PORT D (10.89:13.50:14.74) (10.46:12.97:14.16))
     (PORT CLK (7.31:9.07:9.90) (7.35:9.11:9.95))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.99:6.18:6.75) (4.61:5.72:6.25))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (3.92:4.86:5.31) (3.61:4.47:4.88))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (3.56:4.47:5.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram1_\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (17.98:22.29:24.34) (19.19:23.80:25.98))
     (PORT CLK (7.39:9.17:10.01) (7.39:9.17:10.01))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (12.28:15.23:16.63) (11.76:14.58:15.91))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram7_\[7\])
 (DELAY
  (ABSOLUTE
     (PORT D (5.24:6.50:7.09) (4.71:5.84:6.38))
     (PORT CLK (7.41:9.19:10.04) (7.41:9.18:10.03))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (9.41:11.66:12.74) (9.93:12.31:13.44))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (3.07:3.85:4.35))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram1__RNI9L5J\[16\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.69:8.29:9.05) (6.79:8.42:9.19))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E0C0")
 (INSTANCE SPI_master_0\/SPI_data\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.39:2.96:3.23) (2.47:3.06:3.34))
     (PORT CLK (7.23:8.96:9.78) (7.26:9.00:9.82))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.81:5.96:6.51) (4.47:5.54:6.05))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (30.47:37.78:41.25) (32.03:39.71:43.36))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (3.07:3.85:4.35))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_state_RNIQ01P_0)
 (DELAY
  (ABSOLUTE
     (PORT A (10.05:12.46:13.60) (9.44:11.71:12.78))
     (IOPATH A Y (3.64:4.57:5.16) (4.43:5.56:6.28))
     (PORT B (2.27:2.82:3.08) (2.35:2.92:3.18))
     (IOPATH B Y (3.45:4.33:4.88) (3.63:4.56:5.15))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d2_I_108)
 (DELAY
  (ABSOLUTE
     (PORT A (6.78:8.41:9.18) (6.88:8.53:9.31))
     (IOPATH A Y (3.64:4.57:5.16) (4.43:5.56:6.28))
     (PORT B (6.68:8.29:9.05) (6.79:8.42:9.19))
     (IOPATH B Y (2.87:3.60:4.07) (2.72:3.42:3.86))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE CORESPI_0\/USPI\/URXF\/counter_q\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (3.00:3.72:4.06) (2.84:3.53:3.85))
     (PORT CLK (7.31:9.07:9.90) (7.35:9.11:9.95))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.27:6.54:7.14) (4.86:6.03:6.59))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.47:3.06:3.34) (2.39:2.96:3.23))
     (PORT CLK (6.76:8.39:9.16) (6.87:8.51:9.30))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.96:6.15:6.71) (4.60:5.71:6.23))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE uart_0\/uart_rx_inst\/data_reg_RNO\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.71:3.36:3.67) (2.86:3.55:3.87))
     (IOPATH A Y (2.87:3.60:4.07) (2.72:3.42:3.86))
     (PORT B (20.27:25.13:27.44) (21.38:26.51:28.95))
     (IOPATH B Y (4.17:5.24:5.91) (4.45:5.59:6.31))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram2__RNIJ9CQ\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.68:8.28:9.04) (6.79:8.42:9.19))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram1_\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (13.47:16.70:18.24) (12.79:15.86:17.31))
     (PORT CLK (6.99:8.67:9.47) (7.07:8.76:9.57))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (13.26:16.44:17.95) (12.41:15.39:16.80))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "XNOR2")
 (INSTANCE UART_fifo_0\/XNOR2_0)
 (DELAY
  (ABSOLUTE
     (PORT A (10.19:12.64:13.80) (9.64:11.95:13.04))
     (IOPATH A Y (2.43:4.33:4.88) (2.80:3.62:4.08))
     (PORT B (3.00:3.72:4.06) (2.83:3.51:3.84))
     (IOPATH B Y (4.68:8.30:9.37) (4.25:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE uart_control_0\/data_count_RNO_1\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (8.28:10.27:11.21) (7.70:9.54:10.42))
     (IOPATH A Y (3.45:4.33:4.88) (3.63:4.56:5.15))
     (PORT B (2.65:3.28:3.58) (2.59:3.21:3.51))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_awe4_2)
 (DELAY
  (ABSOLUTE
     (PORT A (13.87:17.19:18.77) (14.77:18.31:19.99))
     (IOPATH A Y (2.87:3.60:4.07) (2.72:3.42:3.86))
     (PORT B (10.84:13.44:14.67) (9.86:12.22:13.34))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE uart_control_0\/PC_data_reg\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.54:3.14:3.43) (2.45:3.04:3.32))
     (PORT CLK (7.01:8.69:9.49) (7.08:8.78:9.59))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.04:6.25:6.83) (4.68:5.80:6.33))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (3.23:4.01:4.37) (3.46:4.29:4.69))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (3.56:4.47:5.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (2.82:3.54:4.00))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "AND2A")
 (INSTANCE sp_fifo_0\/AND2A_0)
 (DELAY
  (ABSOLUTE
     (PORT A (11.11:13.77:15.04) (11.62:14.41:15.73))
     (IOPATH A Y (3.45:4.33:4.88) (3.63:4.56:5.15))
     (PORT B (3.00:3.72:4.06) (2.84:3.53:3.85))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram1_\[11\])
 (DELAY
  (ABSOLUTE
     (PORT D (10.64:13.20:14.41) (10.10:12.52:13.67))
     (PORT CLK (7.23:8.96:9.78) (7.26:9.00:9.82))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (15.49:19.20:20.96) (14.80:18.35:20.03))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE uart_0\/uart_tx_inst\/prescale_reg_RNIM87F\[10\])
 (DELAY
  (ABSOLUTE
     (PORT A (16.39:20.32:22.19) (15.33:19.00:20.75))
     (IOPATH A Y (2.56:3.22:3.63) (3.58:4.50:5.08))
     (PORT B (12.14:15.05:16.43) (11.60:14.38:15.70))
     (IOPATH B Y (3.63:4.56:5.15) (4.56:5.73:6.47))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE uart_0\/uart_rx_inst\/m_axis_tdata_reg\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.36:2.93:3.20) (2.47:3.06:3.34))
     (PORT CLK (7.27:9.01:9.84) (7.29:9.04:9.87))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.95:6.13:6.70) (4.58:5.68:6.20))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (10.30:12.77:13.94) (9.73:12.06:13.17))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.56:4.47:5.04))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "XA1A")
 (INSTANCE sp_fifo_0\/AND2_8)
 (DELAY
  (ABSOLUTE
     (PORT A (7.41:9.18:10.02) (6.83:8.46:9.24))
     (IOPATH A Y (2.44:4.27:4.82) (2.80:3.60:4.07))
     (PORT B (3.00:3.72:4.06) (2.84:3.52:3.84))
     (IOPATH B Y (4.51:8.33:9.40) (4.03:5.37:6.07))
     (PORT C (10.77:13.35:14.58) (11.80:14.64:15.98))
     (IOPATH C Y (4.98:6.25:7.06) (5.11:6.42:7.25))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_fiforead)
 (DELAY
  (ABSOLUTE
     (PORT D (2.80:3.47:3.79) (2.98:3.69:4.03))
     (PORT CLK (7.27:9.02:9.84) (7.29:9.04:9.87))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.18:6.42:7.01) (4.79:5.94:6.49))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram5_\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (25.83:32.02:34.96) (24.84:30.80:33.63))
     (PORT CLK (6.73:8.35:9.12) (6.85:8.49:9.27))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (11.03:13.68:14.94) (10.19:12.63:13.79))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg_RNO_2\[16\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (5.25:6.51:7.11) (5.63:6.98:7.62))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (16.07:19.93:21.75) (15.32:19.00:20.74))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram4__RNI816I1\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.60:3.22:3.51) (2.51:3.11:3.39))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.49:3.09:3.37) (2.41:2.99:3.26))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (20.80:25.79:28.16) (19.65:24.37:26.60))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram7__RNI2AH53\[12\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (9.96:12.35:13.48) (9.40:11.66:12.73))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "INV")
 (INSTANCE CORESPI_0\/USPI\/UCC\/SYNC1_stxs_txready_RNO)
 (DELAY
  (ABSOLUTE
     (PORT A (8.41:10.42:11.38) (7.93:9.83:10.74))
     (IOPATH A Y (3.58:4.50:5.08) (2.56:3.22:3.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/txfifo_datadelay\[7\])
 (DELAY
  (ABSOLUTE
     (PORT D (11.70:14.50:15.83) (10.94:13.57:14.81))
     (PORT CLK (7.52:9.32:10.17) (7.50:9.29:10.15))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.47:6.78:7.40) (5.06:6.27:6.85))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE uart_0\/uart_rx_inst\/m_axis_tdata_reg\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (7.17:8.89:9.71) (7.63:9.46:10.33))
     (PORT CLK (6.94:8.60:9.39) (7.02:8.70:9.50))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.83:5.99:6.54) (4.48:5.56:6.07))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (17.22:21.35:23.31) (16.41:20.35:22.22))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.56:4.47:5.04))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE CORESPI_0\/USPI\/UCC\/clock_rx_q3_RNI3249_0)
 (DELAY
  (ABSOLUTE
     (PORT A (16.35:20.27:22.13) (15.07:18.69:20.40))
     (IOPATH A Y (3.64:4.57:5.16) (4.43:5.56:6.28))
     (PORT B (2.86:3.55:3.87) (2.71:3.36:3.67))
     (IOPATH B Y (2.87:3.60:4.07) (2.72:3.42:3.86))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE uart_control_0\/s_axis_din_tdata_reg_RNO\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.35:2.92:3.18) (2.27:2.82:3.08))
     (IOPATH A Y (3.45:4.33:4.88) (3.63:4.56:5.15))
     (PORT B (13.40:16.62:18.14) (12.85:15.94:17.40))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1P0")
 (INSTANCE SPI_master_0\/current_state\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.43:3.02:3.29) (2.54:3.14:3.43))
     (PORT CLK (7.20:8.93:9.75) (7.24:8.97:9.79))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT PRE (5.58:6.92:7.56) (5.15:6.38:6.97))
     (IOPATH PRE Q (3.76:4.73:5.34) ())
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge PRE) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge PRE) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge PRE) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram7__RNIU5TA1\[14\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.36:2.93:3.20))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (14.94:18.52:20.22) (14.16:17.55:19.17))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram3_\[7\])
 (DELAY
  (ABSOLUTE
     (PORT D (23.13:28.68:31.31) (21.96:27.22:29.72))
     (PORT CLK (7.23:8.96:9.79) (7.26:9.00:9.83))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (19.29:23.91:26.11) (17.89:22.18:24.22))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR3A")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_awe0)
 (DELAY
  (ABSOLUTE
     (PORT A (3.31:4.10:4.48) (3.57:4.42:4.83))
     (IOPATH A Y (5.30:6.65:7.51) (4.82:6.05:6.83))
     (PORT B (5.06:6.27:6.84) (4.58:5.68:6.20))
     (IOPATH B Y (3.45:4.33:4.88) (2.54:3.19:3.60))
     (PORT C (5.24:6.50:7.09) (4.75:5.90:6.44))
     (IOPATH C Y (5.05:6.34:7.16) (4.52:5.68:6.41))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram4__RNIRT4B\[9\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.81:8.44:9.21) (6.89:8.55:9.33))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1P0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/spi_clk_out)
 (DELAY
  (ABSOLUTE
     (PORT D (2.47:3.06:3.34) (2.39:2.96:3.23))
     (PORT CLK (7.12:8.83:9.64) (7.17:8.89:9.70))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT PRE (5.08:6.30:6.87) (4.70:5.83:6.37))
     (IOPATH PRE Q (3.76:4.73:5.34) ())
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge PRE) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge PRE) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge PRE) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE uart_0\/uart_tx_inst\/prescale_reg_RNIGQQ62\[18\])
 (DELAY
  (ABSOLUTE
     (PORT A (8.30:10.30:11.24) (7.86:9.74:10.64))
     (IOPATH A Y (3.64:4.57:5.16) (4.43:5.56:6.28))
     (PORT B (6.85:8.50:9.28) (6.97:8.64:9.43))
     (IOPATH B Y (2.87:3.60:4.07) (2.72:3.42:3.86))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/txfifo_datadelay\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (10.00:12.40:13.53) (9.66:11.97:13.07))
     (PORT CLK (7.22:8.96:9.78) (7.26:9.00:9.82))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.07:6.29:6.87) (4.70:5.83:6.36))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/txfifo_datadelay\[15\])
 (DELAY
  (ABSOLUTE
     (PORT D (9.74:12.08:13.19) (9.16:11.35:12.40))
     (PORT CLK (7.42:9.19:10.04) (7.41:9.19:10.03))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.26:6.52:7.12) (4.86:6.03:6.58))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_strobetx_RNO)
 (DELAY
  (ABSOLUTE
     (PORT A (10.22:12.68:13.84) (11.09:13.74:15.01))
     (IOPATH A Y (2.87:3.60:4.07) (2.72:3.42:3.86))
     (PORT B (13.18:16.34:17.84) (12.36:15.33:16.74))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram1__RNI7P0J\[12\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.59:3.21:3.51) (2.67:3.31:3.62))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.59:3.21:3.51) (2.67:3.31:3.62))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.79:8.42:9.19) (6.91:8.56:9.35))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "AOI1B")
 (INSTANCE SPI_master_0\/PENABLE_RNO)
 (DELAY
  (ABSOLUTE
     (PORT A (8.21:10.18:11.12) (7.59:9.41:10.27))
     (IOPATH A Y (6.58:8.27:9.33) (4.49:5.64:6.36))
     (PORT B (2.36:2.93:3.20) (2.47:3.06:3.34))
     (IOPATH B Y (6.36:7.99:9.02) (4.60:5.78:6.52))
     (PORT C (5.68:7.04:7.69) (5.21:6.45:7.05))
     (IOPATH C Y (2.81:3.53:3.98) (2.86:3.59:4.05))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram1_\[12\])
 (DELAY
  (ABSOLUTE
     (PORT D (15.14:18.77:20.49) (14.29:17.72:19.35))
     (PORT CLK (7.07:8.76:9.56) (7.12:8.83:9.64))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (12.37:15.34:16.75) (11.52:14.29:15.60))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg_RNO_0\[8\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.36:2.93:3.20))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (11.09:13.75:15.01) (10.21:12.66:13.82))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "AO1")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d2_I_87)
 (DELAY
  (ABSOLUTE
     (PORT A (2.27:2.82:3.08) (2.35:2.92:3.18))
     (IOPATH A Y (3.38:4.25:4.80) (2.56:3.22:3.63))
     (PORT B (6.89:8.54:9.33) (6.98:8.66:9.45))
     (IOPATH B Y (4.00:5.02:5.67) (4.22:5.30:5.98))
     (PORT C (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH C Y (5.41:6.79:7.67) (4.98:6.25:7.06))
  )
 )
 )
 (CELL
 (CELLTYPE "XO1")
 (INSTANCE CORESPI_0\/USPI\/UCC\/clk_div_val_reg_RNIQQ5O\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.98:3.69:4.03) (2.82:3.50:3.82))
     (IOPATH A Y (3.65:5.25:5.93) (4.24:5.56:6.28))
     (PORT B (6.27:7.77:8.48) (7.01:8.69:9.48))
     (IOPATH B Y (4.79:6.65:7.51) (5.47:7.01:7.91))
     (PORT C (2.35:2.92:3.18) (2.27:2.82:3.08))
     (IOPATH C Y (2.43:3.05:3.44) (3.46:4.34:4.90))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram6_\[11\])
 (DELAY
  (ABSOLUTE
     (PORT D (15.93:19.75:21.56) (14.90:18.47:20.17))
     (PORT CLK (7.39:9.17:10.01) (7.39:9.17:10.01))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (15.03:18.64:20.35) (14.13:17.52:19.13))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "AO1")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_I_80)
 (DELAY
  (ABSOLUTE
     (PORT A (8.15:10.11:11.04) (8.90:11.03:12.04))
     (IOPATH A Y (3.38:4.25:4.80) (2.56:3.22:3.63))
     (PORT B (3.33:4.13:4.51) (3.12:3.87:4.23))
     (IOPATH B Y (4.00:5.02:5.67) (4.22:5.30:5.98))
     (PORT C (8.40:10.41:11.37) (7.92:9.82:10.72))
     (IOPATH C Y (4.62:5.81:6.55) (4.46:5.61:6.33))
  )
 )
 )
 (CELL
 (CELLTYPE "AX1D")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/un1_counter_q_m19)
 (DELAY
  (ABSOLUTE
     (PORT A (4.11:5.10:5.57) (3.78:4.68:5.11))
     (IOPATH A Y (4.82:6.67:7.53) (5.30:8.87:10.01))
     (PORT B (3.00:3.72:4.06) (2.83:3.51:3.84))
     (IOPATH B Y (4.55:6.34:7.16) (5.27:8.79:9.93))
     (PORT C (2.84:3.52:3.84) (2.69:3.33:3.64))
     (IOPATH C Y (2.43:4.33:4.88) (2.81:3.59:4.05))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram0__RNI1BJ9\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.82:8.46:9.23) (6.89:8.54:9.33))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram6_\[7\])
 (DELAY
  (ABSOLUTE
     (PORT D (5.24:6.50:7.09) (4.77:5.92:6.46))
     (PORT CLK (7.23:8.96:9.78) (7.26:9.00:9.82))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (17.53:21.73:23.72) (16.76:20.78:22.69))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram6__RNIJFVU\[15\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.36:2.93:3.20) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.71:8.32:9.08) (6.82:8.46:9.23))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d0_I_33)
 (DELAY
  (ABSOLUTE
     (PORT A (2.84:3.52:3.84) (2.69:3.33:3.64))
     (IOPATH A Y (2.43:4.33:4.88) (2.80:3.62:4.08))
     (PORT B (7.62:9.44:10.31) (7.58:9.40:10.26))
     (IOPATH B Y (4.68:8.30:9.37) (4.25:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "OA1")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_state_RNI6VCE2)
 (DELAY
  (ABSOLUTE
     (PORT A (11.38:14.11:15.41) (10.59:13.13:14.33))
     (IOPATH A Y (6.94:8.72:9.84) (5.16:6.48:7.32))
     (PORT B (3.52:4.36:4.76) (3.26:4.04:4.42))
     (IOPATH B Y (6.36:7.99:9.02) (4.60:5.78:6.52))
     (PORT C (16.20:20.09:21.93) (16.90:20.95:22.88))
     (IOPATH C Y (3.70:4.65:5.25) (3.43:4.31:4.87))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram4__RNIKKLK3\[10\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.57:3.19:3.48) (2.48:3.08:3.36))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.57:3.19:3.48) (2.47:3.06:3.34))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (15.50:19.22:20.99) (14.51:17.99:19.65))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram0_\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (4.12:5.11:5.58) (3.83:4.74:5.18))
     (PORT CLK (6.98:8.65:9.45) (7.05:8.74:9.54))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (12.28:15.22:16.62) (11.66:14.45:15.78))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR2")
 (INSTANCE CORESPI_0\/USPI\/URF\/control1_RNINVAA\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.35:2.92:3.18) (2.27:2.82:3.08))
     (IOPATH A Y (3.58:4.50:5.08) (2.56:3.22:3.63))
     (PORT B (21.81:27.04:29.53) (20.71:25.67:28.03))
     (IOPATH B Y (4.56:5.73:6.47) (3.63:4.56:5.15))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_datareg_RNO\[8\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (9.92:12.30:13.43) (9.21:11.42:12.47))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (15.94:19.76:21.57) (17.07:21.16:23.10))
     (IOPATH S Y (3.38:4.50:5.08) (3.30:4.60:5.20))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram4__RNIDO9T3\[11\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.36:2.93:3.20))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (14.88:18.45:20.14) (13.82:17.13:18.71))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram3__RNIB7ES\[15\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.36:2.93:3.20) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.64:8.23:8.98) (6.75:8.37:9.14))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_bitsel_RNIC7N21\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (7.93:9.84:10.74) (7.21:8.94:9.76))
     (IOPATH A Y (3.45:4.33:4.88) (3.63:4.56:5.15))
     (PORT B (11.79:14.62:15.96) (12.69:15.74:17.18))
     (IOPATH B Y (4.17:5.24:5.91) (4.45:5.59:6.31))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE uart_0\/uart_rx_inst\/data_reg\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.39:2.96:3.23) (2.47:3.06:3.34))
     (PORT CLK (7.08:8.78:9.58) (7.14:8.85:9.66))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (9.51:11.79:12.88) (8.83:10.95:11.95))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE sp_fifo_0\/DFN1E1C0_dout\[9\])
 (DELAY
  (ABSOLUTE
     (PORT D (14.01:17.37:18.96) (14.45:17.92:19.57))
     (PORT CLK (7.11:8.82:9.63) (7.16:8.88:9.69))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.88:6.05:6.60) (4.53:5.62:6.13))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (12.48:15.47:16.89) (11.53:14.30:15.61))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.56:4.47:5.04))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_0_I_19)
 (DELAY
  (ABSOLUTE
     (PORT A (2.69:3.33:3.64) (2.84:3.52:3.84))
     (IOPATH A Y (3.27:4.11:4.64) (3.70:4.65:5.25))
     (PORT B (12.61:15.64:17.08) (13.66:16.94:18.49))
     (IOPATH B Y (4.28:5.37:6.07) (4.40:5.53:6.24))
     (PORT C (13.88:17.21:18.79) (12.86:15.95:17.41))
     (IOPATH C Y (4.82:6.05:6.83) (5.30:6.65:7.51))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram1__RNIVA5J\[11\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.36:2.93:3.20) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.80:8.43:9.21) (6.88:8.53:9.31))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3C")
 (INSTANCE CoreAPB3_0\/CAPB3IIII\/PRDATA_14)
 (DELAY
  (ABSOLUTE
     (PORT A (13.07:16.20:17.69) (12.24:15.17:16.57))
     (IOPATH A Y (3.70:4.65:5.25) (3.27:4.11:4.64))
     (PORT B (13.90:17.23:18.81) (13.35:16.55:18.07))
     (IOPATH B Y (4.40:5.53:6.24) (4.28:5.37:6.07))
     (PORT C (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH C Y (4.70:5.90:6.66) (4.52:5.68:6.41))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram2_\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (11.06:13.71:14.97) (10.52:13.04:14.24))
     (PORT CLK (6.98:8.65:9.45) (7.05:8.74:9.54))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (20.14:24.97:27.26) (19.05:23.62:25.79))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg_RNO_1\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.36:2.93:3.20) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (8.18:10.14:11.07) (8.55:10.61:11.58))
     (IOPATH S Y (3.38:4.50:5.08) (3.30:4.60:5.20))
  )
 )
 )
 (CELL
 (CELLTYPE "AOI1B")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg_RNO\[16\])
 (DELAY
  (ABSOLUTE
     (PORT A (21.53:26.70:29.15) (20.35:25.23:27.55))
     (IOPATH A Y (6.58:8.27:9.33) (4.49:5.64:6.36))
     (PORT B (28.57:35.42:38.68) (30.19:37.43:40.87))
     (IOPATH B Y (6.36:7.99:9.02) (4.60:5.78:6.52))
     (PORT C (2.35:2.92:3.18) (2.27:2.82:3.08))
     (IOPATH C Y (2.81:3.53:3.98) (2.86:3.59:4.05))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_txzeros_RNO)
 (DELAY
  (ABSOLUTE
     (PORT A (21.51:26.66:29.11) (22.81:28.28:30.88))
     (IOPATH A Y (4.17:5.24:5.91) (4.45:5.59:6.31))
     (PORT B (2.78:3.44:3.76) (2.93:3.64:3.97))
     (IOPATH B Y (3.45:4.33:4.88) (3.63:4.56:5.15))
  )
 )
 )
 (CELL
 (CELLTYPE "AOI1A")
 (INSTANCE uart_0\/uart_rx_inst\/rxd_reg_RNIRCOG6)
 (DELAY
  (ABSOLUTE
     (PORT A (6.92:8.58:9.37) (7.48:9.28:10.13))
     (IOPATH A Y (6.42:8.07:9.11) (4.28:5.37:6.07))
     (PORT B (9.16:11.36:12.40) (9.77:12.11:13.23))
     (IOPATH B Y (6.94:8.72:9.84) (5.16:6.48:7.32))
     (PORT C (18.96:23.51:25.67) (19.82:24.58:26.83))
     (IOPATH C Y (2.81:3.53:3.98) (2.86:3.59:4.05))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram4_\[15\])
 (DELAY
  (ABSOLUTE
     (PORT D (21.69:26.90:29.37) (20.59:25.53:27.87))
     (PORT CLK (7.33:9.09:9.92) (7.34:9.10:9.94))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (8.93:11.08:12.09) (8.19:10.15:11.08))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram4__RNISL6I1\[8\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (17.98:22.29:24.34) (17.13:21.23:23.18))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "AO1A")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d1_I_91)
 (DELAY
  (ABSOLUTE
     (PORT A (6.83:8.46:9.24) (6.89:8.54:9.33))
     (IOPATH A Y (3.38:4.25:4.80) (2.56:3.22:3.63))
     (PORT B (17.91:22.20:24.24) (17.14:21.25:23.20))
     (IOPATH B Y (4.00:5.02:5.67) (4.22:5.30:5.98))
     (PORT C (6.93:8.59:9.38) (7.02:8.70:9.50))
     (IOPATH C Y (4.62:5.81:6.55) (4.46:5.61:6.33))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_I_39)
 (DELAY
  (ABSOLUTE
     (PORT A (2.34:2.90:3.17) (2.42:3.00:3.28))
     (IOPATH A Y (3.46:4.65:5.25) (3.21:4.64:5.23))
     (PORT B (7.42:9.20:10.05) (7.44:9.22:10.07))
     (IOPATH B Y (4.68:8.30:9.37) (4.25:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram4_\[10\])
 (DELAY
  (ABSOLUTE
     (PORT D (12.26:15.20:16.59) (11.76:14.59:15.93))
     (PORT CLK (7.52:9.32:10.18) (7.56:9.37:10.24))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (9.06:11.23:12.26) (8.32:10.32:11.27))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram6__RNI95VU\[10\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.57:3.19:3.48) (2.67:3.32:3.62))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.56:3.18:3.47) (2.65:3.29:3.59))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.81:8.45:9.22) (6.91:8.56:9.35))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2A")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram4__RNI4KH8B\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (12.10:15.00:16.38) (11.70:14.50:15.84))
     (IOPATH A Y (4.08:5.13:5.79) (4.01:5.04:5.68))
     (PORT B (11.76:14.57:15.91) (10.79:13.38:14.60))
     (IOPATH B Y (3.90:4.90:5.53) (4.30:5.41:6.10))
     (PORT S (14.79:18.33:20.01) (14.09:17.47:19.07))
     (IOPATH S Y (2.59:4.25:4.80) (2.64:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram1__RNIDCQQ1\[13\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.36:2.93:3.20))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (17.18:21.30:23.26) (16.46:20.41:22.28))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E0C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_rxbusy)
 (DELAY
  (ABSOLUTE
     (PORT D (2.82:3.50:3.82) (3.00:3.72:4.06))
     (PORT CLK (6.80:8.43:9.21) (6.90:8.55:9.33))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.03:6.24:6.81) (4.65:5.76:6.29))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (2.35:2.92:3.18) (2.27:2.82:3.08))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d0_I_34)
 (DELAY
  (ABSOLUTE
     (PORT A (9.54:11.82:12.91) (9.04:11.21:12.24))
     (IOPATH A Y (2.43:4.33:4.88) (2.80:3.62:4.08))
     (PORT B (7.02:8.70:9.50) (7.08:8.78:9.59))
     (IOPATH B Y (4.68:8.30:9.37) (4.25:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2A")
 (INSTANCE CORESPI_0\/USPI\/UCC\/spi_clk_tick_RNI62AN)
 (DELAY
  (ABSOLUTE
     (PORT A (10.93:13.55:14.80) (10.47:12.98:14.17))
     (IOPATH A Y (3.29:4.13:4.66) (3.79:4.76:5.37))
     (PORT B (9.11:11.29:12.33) (8.64:10.72:11.70))
     (IOPATH B Y (3.63:4.56:5.15) (4.56:5.73:6.47))
  )
 )
 )
 (CELL
 (CELLTYPE "XA1")
 (INSTANCE CORESPI_0\/USPI\/UCC\/spi_clk_count_RNO\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.86:3.55:3.87) (2.71:3.36:3.67))
     (IOPATH A Y (2.44:4.27:4.82) (2.80:3.60:4.07))
     (PORT B (2.82:3.50:3.82) (2.98:3.69:4.03))
     (IOPATH B Y (4.51:8.33:9.40) (4.03:5.37:6.07))
     (PORT C (7.45:9.24:10.09) (7.14:8.85:9.66))
     (IOPATH C Y (4.55:5.71:6.45) (5.03:6.31:7.13))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/msrxs_datain\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (11.82:14.65:16.00) (11.28:13.98:15.27))
     (PORT CLK (7.28:9.03:9.86) (7.30:9.05:9.89))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.81:5.97:6.51) (4.47:5.55:6.06))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (11.59:14.37:15.69) (12.48:15.47:16.89))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (3.56:4.47:5.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (2.82:3.54:4.00))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram1_\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (4.71:5.84:6.38) (4.31:5.35:5.84))
     (PORT CLK (7.28:9.03:9.86) (7.30:9.05:9.89))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (12.77:15.83:17.29) (12.13:15.04:16.42))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2C")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_spi_data_out_RNO_13)
 (DELAY
  (ABSOLUTE
     (PORT A (11.73:14.54:15.87) (11.14:13.82:15.08))
     (IOPATH A Y (4.08:5.13:5.79) (4.01:5.04:5.68))
     (PORT B (7.75:9.61:10.49) (7.47:9.26:10.11))
     (IOPATH B Y (4.03:5.07:5.72) (4.13:5.19:5.86))
     (PORT S (10.71:13.27:14.49) (11.44:14.18:15.48))
     (IOPATH S Y (3.38:4.50:5.08) (3.30:4.60:5.20))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram4__RNI3DRB1\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (7.44:9.23:10.08) (7.15:8.86:9.68))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/msrxs_shiftreg\[10\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.39:2.96:3.23) (2.47:3.06:3.34))
     (PORT CLK (7.31:9.07:9.90) (7.34:9.10:9.94))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.08:6.30:6.88) (4.70:5.83:6.37))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (12.81:15.88:17.34) (12.16:15.07:16.46))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.56:4.47:5.04))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg_RNO_2\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.56:3.17:3.46) (2.45:3.04:3.32))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.54:3.14:3.43) (2.43:3.02:3.29))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (2.55:3.16:3.45) (2.47:3.06:3.34))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram4_\[9\])
 (DELAY
  (ABSOLUTE
     (PORT D (10.04:12.45:13.59) (9.54:11.83:12.91))
     (PORT CLK (7.46:9.25:10.10) (7.47:9.26:10.11))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (28.14:34.88:38.09) (26.59:32.97:35.99))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "AO1")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_I_82)
 (DELAY
  (ABSOLUTE
     (PORT A (5.04:6.25:6.82) (4.69:5.81:6.34))
     (IOPATH A Y (3.67:4.60:5.20) (3.27:4.11:4.64))
     (PORT B (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH B Y (4.70:5.90:6.66) (4.49:5.64:6.36))
     (PORT C (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH C Y (5.41:6.79:7.67) (4.98:6.25:7.06))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE CORESPI_0\/USPI\/URF\/un1_CLK_DIV_1_sqmuxa_i_a2_0)
 (DELAY
  (ABSOLUTE
     (PORT A (19.15:23.75:25.93) (18.14:22.49:24.55))
     (IOPATH A Y (3.45:4.33:4.88) (3.63:4.56:5.15))
     (PORT B (13.33:16.52:18.04) (12.67:15.71:17.16))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_I_35)
 (DELAY
  (ABSOLUTE
     (PORT A (2.27:2.82:3.08) (2.35:2.92:3.18))
     (IOPATH A Y (3.46:4.65:5.25) (3.21:4.64:5.23))
     (PORT B (6.94:8.60:9.39) (7.02:8.71:9.50))
     (IOPATH B Y (4.68:8.30:9.37) (4.25:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "XNOR2")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_0_I_14)
 (DELAY
  (ABSOLUTE
     (PORT A (2.46:3.04:3.32) (2.54:3.14:3.43))
     (IOPATH A Y (3.46:4.65:5.25) (3.21:4.64:5.23))
     (PORT B (2.65:3.28:3.58) (2.59:3.21:3.51))
     (IOPATH B Y (4.68:8.30:9.37) (4.25:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "AO1")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d0_I_103)
 (DELAY
  (ABSOLUTE
     (PORT A (6.64:8.23:8.98) (7.23:8.96:9.78))
     (IOPATH A Y (3.38:4.25:4.80) (2.56:3.22:3.63))
     (PORT B (5.08:6.30:6.88) (4.78:5.93:6.47))
     (IOPATH B Y (4.00:5.02:5.67) (4.22:5.30:5.98))
     (PORT C (9.97:12.36:13.49) (10.74:13.32:14.54))
     (IOPATH C Y (5.41:6.79:7.67) (4.98:6.25:7.06))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram4__RNI33DF\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.60:8.19:8.94) (6.73:8.34:9.11))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE uart_0\/uart_tx_inst\/prescale_reg_RNI923G2\[12\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.27:2.82:3.08) (2.35:2.92:3.18))
     (IOPATH A Y (3.27:4.11:4.64) (3.70:4.65:5.25))
     (PORT B (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH B Y (4.28:5.37:6.07) (4.40:5.53:6.24))
     (PORT C (2.36:2.93:3.20) (2.47:3.06:3.34))
     (IOPATH C Y (4.52:5.68:6.41) (4.68:5.88:6.64))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram2_\[10\])
 (DELAY
  (ABSOLUTE
     (PORT D (12.93:16.03:17.51) (12.38:15.35:16.76))
     (PORT CLK (7.51:9.31:10.17) (7.49:9.29:10.14))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (19.57:24.26:26.49) (18.39:22.80:24.90))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxp_lastframe_RNO)
 (DELAY
  (ABSOLUTE
     (PORT A (11.03:13.68:14.93) (11.55:14.32:15.64))
     (IOPATH A Y (4.17:5.24:5.91) (4.45:5.59:6.31))
     (PORT B (20.54:25.47:27.80) (19.39:24.04:26.25))
     (IOPATH B Y (2.87:3.60:4.07) (2.72:3.42:3.86))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram1__RNI19ST\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.41:2.99:3.26) (2.49:3.09:3.37))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.41:2.99:3.26) (2.49:3.09:3.37))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.82:8.46:9.23) (6.91:8.57:9.36))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/txfifo_datadelay\[10\])
 (DELAY
  (ABSOLUTE
     (PORT D (3.13:3.89:4.24) (2.92:3.61:3.95))
     (PORT CLK (7.13:8.84:9.65) (7.17:8.89:9.71))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.26:6.52:7.12) (4.86:6.03:6.58))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "XA1")
 (INSTANCE CORESPI_0\/USPI\/UCC\/spi_clk_count_RNO\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.35:2.92:3.18) (2.27:2.82:3.08))
     (IOPATH A Y (2.44:4.27:4.82) (2.80:3.60:4.07))
     (PORT B (2.82:3.50:3.82) (2.98:3.69:4.03))
     (IOPATH B Y (4.51:8.33:9.40) (4.03:5.37:6.07))
     (PORT C (9.79:12.14:13.26) (9.28:11.51:12.56))
     (IOPATH C Y (4.55:5.71:6.45) (5.03:6.31:7.13))
  )
 )
 )
 (CELL
 (CELLTYPE "AOI1B")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg_RNO\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (15.75:19.53:21.32) (14.96:18.55:20.26))
     (IOPATH A Y (6.58:8.27:9.33) (4.49:5.64:6.36))
     (PORT B (11.58:14.36:15.68) (12.42:15.40:16.81))
     (IOPATH B Y (6.36:7.99:9.02) (4.60:5.78:6.52))
     (PORT C (2.35:2.92:3.18) (2.27:2.82:3.08))
     (IOPATH C Y (2.81:3.53:3.98) (2.86:3.59:4.05))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg_RNIM5822\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.27:2.82:3.08) (2.35:2.92:3.18))
     (IOPATH A Y (3.27:4.11:4.64) (3.70:4.65:5.25))
     (PORT B (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH B Y (4.28:5.37:6.07) (4.40:5.53:6.24))
     (PORT C (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH C Y (4.52:5.68:6.41) (4.68:5.88:6.64))
  )
 )
 )
 (CELL
 (CELLTYPE "XNOR3")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/un1_counter_q_m14)
 (DELAY
  (ABSOLUTE
     (PORT A (3.97:4.92:5.37) (3.65:4.53:4.94))
     (IOPATH A Y (2.43:4.33:4.88) (2.81:3.59:4.05))
     (PORT B (2.98:3.69:4.03) (2.82:3.50:3.82))
     (IOPATH B Y (3.97:5.64:6.36) (4.38:5.53:6.24))
     (PORT C (2.81:3.49:3.81) (3.00:3.72:4.06))
     (IOPATH C Y (6.15:10.36:11.70) (5.95:7.65:8.64))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram6_\[14\])
 (DELAY
  (ABSOLUTE
     (PORT D (17.16:21.27:23.22) (16.35:20.27:22.13))
     (PORT CLK (7.22:8.96:9.78) (7.26:9.00:9.82))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (15.52:19.25:21.01) (14.91:18.48:20.18))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE sp_fifo_0\/DFN1E1C0_dout\[7\])
 (DELAY
  (ABSOLUTE
     (PORT D (16.46:20.40:22.27) (17.40:21.57:23.55))
     (PORT CLK (7.10:8.80:9.61) (7.16:8.87:9.69))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.07:6.28:6.86) (4.70:5.83:6.37))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (2.87:3.56:3.89) (2.72:3.37:3.68))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.56:4.47:5.04))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "OA1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/rd_pointer_q_RNO\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.57:4.42:4.83) (3.33:4.13:4.51))
     (IOPATH A Y (6.94:8.72:9.84) (5.16:6.48:7.32))
     (PORT B (3.33:4.13:4.51) (3.57:4.42:4.83))
     (IOPATH B Y (6.42:8.07:9.11) (4.28:5.37:6.07))
     (PORT C (2.35:2.92:3.18) (2.27:2.82:3.08))
     (IOPATH C Y (2.81:3.53:3.98) (2.86:3.59:4.05))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2A")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg_RNO_2\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (10.76:13.34:14.57) (11.48:14.23:15.54))
     (IOPATH A Y (4.36:5.48:6.19) (4.70:5.90:6.66))
     (PORT B (2.47:3.06:3.34) (2.36:2.93:3.20))
     (IOPATH B Y (3.90:4.90:5.53) (4.30:5.41:6.10))
     (PORT S (20.59:25.53:27.87) (19.55:24.23:26.46))
     (IOPATH S Y (2.59:4.25:4.80) (2.64:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram3_\[8\])
 (DELAY
  (ABSOLUTE
     (PORT D (23.89:29.62:32.34) (22.48:27.87:30.43))
     (PORT CLK (6.95:8.62:9.41) (7.02:8.70:9.50))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (8.02:9.94:10.86) (7.67:9.51:10.38))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_0_I_27)
 (DELAY
  (ABSOLUTE
     (PORT A (11.40:14.14:15.44) (12.27:15.22:16.61))
     (IOPATH A Y (3.27:4.11:4.64) (3.70:4.65:5.25))
     (PORT B (9.12:11.31:12.35) (8.67:10.75:11.74))
     (IOPATH B Y (4.52:5.68:6.41) (5.04:6.33:7.14))
     (PORT C (8.18:10.14:11.08) (7.79:9.66:10.55))
     (IOPATH C Y (4.82:6.05:6.83) (5.30:6.65:7.51))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram0__RNI2LFA1\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (9.08:11.26:12.29) (8.61:10.68:11.66))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1P0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/SYNC3_stxp_strobetx)
 (DELAY
  (ABSOLUTE
     (PORT D (2.47:3.06:3.34) (2.39:2.96:3.23))
     (PORT CLK (6.89:8.54:9.32) (6.98:8.65:9.45))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT PRE (5.18:6.42:7.01) (4.79:5.94:6.49))
     (IOPATH PRE Q (3.76:4.73:5.34) ())
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge PRE) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge PRE) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge PRE) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram1__RNI5N0J\[11\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.45:3.04:3.32) (2.56:3.17:3.46))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.43:3.02:3.29) (2.54:3.14:3.43))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.89:8.54:9.33) (6.98:8.66:9.45))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1P0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/SYNC3_stxp_dataerr)
 (DELAY
  (ABSOLUTE
     (PORT D (2.47:3.06:3.34) (2.36:2.93:3.20))
     (PORT CLK (6.98:8.66:9.45) (7.04:8.73:9.53))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT PRE (5.15:6.39:6.97) (4.76:5.90:6.44))
     (IOPATH PRE Q (3.76:4.73:5.34) ())
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge PRE) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge PRE) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge PRE) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram5_\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (19.32:23.95:26.15) (20.36:25.25:27.56))
     (PORT CLK (7.33:9.08:9.92) (7.34:9.10:9.93))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (15.90:19.71:21.52) (14.78:18.33:20.01))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "AND2")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_I_5)
 (DELAY
  (ABSOLUTE
     (PORT A (11.39:14.12:15.42) (12.12:15.03:16.41))
     (IOPATH A Y (2.87:3.60:4.07) (2.72:3.42:3.86))
     (PORT B (7.03:8.71:9.51) (7.09:8.80:9.60))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2")
 (INSTANCE CORESPI_0\/USPI\/URF\/control1_RNIIQAA\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (9.09:11.27:12.31) (8.64:10.71:11.69))
     (IOPATH A Y (3.58:4.50:5.08) (2.56:3.22:3.63))
     (PORT B (12.37:15.33:16.74) (11.79:14.62:15.97))
     (IOPATH B Y (4.56:5.73:6.47) (3.63:4.56:5.15))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_state_RNIVH1I2\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (7.95:9.85:10.76) (8.46:10.48:11.45))
     (IOPATH A Y (4.17:5.24:5.91) (4.45:5.59:6.31))
     (PORT B (8.96:11.11:12.13) (8.52:10.56:11.53))
     (IOPATH B Y (2.87:3.60:4.07) (2.72:3.42:3.86))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE UART_fifo_0\/DFN1E1C0_dout\[6\])
 (DELAY
  (ABSOLUTE
     (PORT D (12.05:14.94:16.31) (12.83:15.91:17.37))
     (PORT CLK (6.71:8.32:9.09) (6.83:8.46:9.24))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.78:5.92:6.47) (4.44:5.51:6.02))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (7.28:9.03:9.86) (6.92:8.57:9.36))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.56:4.47:5.04))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_0_I_41)
 (DELAY
  (ABSOLUTE
     (PORT A (10.32:12.80:13.97) (9.98:12.37:13.51))
     (IOPATH A Y (2.54:3.19:3.60) (3.45:4.33:4.88))
     (PORT B (7.88:9.77:10.67) (7.59:9.41:10.27))
     (IOPATH B Y (4.52:5.68:6.41) (5.04:6.33:7.14))
     (PORT C (6.01:7.45:8.14) (5.80:7.19:7.85))
     (IOPATH C Y (4.82:6.05:6.83) (5.30:6.65:7.51))
  )
 )
 )
 (CELL
 (CELLTYPE "AND2")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_I_19)
 (DELAY
  (ABSOLUTE
     (PORT A (2.69:3.33:3.64) (2.84:3.52:3.84))
     (IOPATH A Y (2.87:3.60:4.07) (2.72:3.42:3.86))
     (PORT B (7.08:8.78:9.58) (7.14:8.85:9.66))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE uart_0\/uart_tx_inst\/data_reg_RNO\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (8.60:10.67:11.65) (8.24:10.22:11.16))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (17.57:21.78:23.78) (16.67:20.67:22.57))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "AO1A")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d1_I_98)
 (DELAY
  (ABSOLUTE
     (PORT A (7.32:9.08:9.91) (7.31:9.07:9.90))
     (IOPATH A Y (3.38:4.25:4.80) (2.56:3.22:3.63))
     (PORT B (2.82:3.50:3.82) (2.98:3.69:4.03))
     (IOPATH B Y (4.70:5.90:6.66) (4.49:5.64:6.36))
     (PORT C (7.46:9.25:10.10) (7.47:9.26:10.11))
     (IOPATH C Y (4.62:5.81:6.55) (4.46:5.61:6.33))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3")
 (INSTANCE CORESPI_0\/USPI\/UCC\/spi_clk_tick_RNO)
 (DELAY
  (ABSOLUTE
     (PORT A (5.93:7.35:8.03) (6.19:7.67:8.37))
     (IOPATH A Y (3.70:4.65:5.25) (3.27:4.11:4.64))
     (PORT B (2.84:3.53:3.85) (3.00:3.72:4.06))
     (IOPATH B Y (4.40:5.53:6.24) (4.28:5.37:6.07))
     (PORT C (14.91:18.49:20.19) (14.17:17.57:19.18))
     (IOPATH C Y (5.30:6.65:7.51) (4.82:6.05:6.83))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram0__RNIF9Q81\[9\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.36:2.93:3.20))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (19.13:23.71:25.89) (18.35:22.75:24.84))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE CORESPI_0\/USPI\/UCC\/SYNC3_stxp_strobetx_RNI3G1P)
 (DELAY
  (ABSOLUTE
     (PORT A (2.27:2.82:3.08) (2.35:2.92:3.18))
     (IOPATH A Y (2.87:3.60:4.07) (2.72:3.42:3.86))
     (PORT B (2.98:3.69:4.03) (2.82:3.50:3.82))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_first_RNO_0)
 (DELAY
  (ABSOLUTE
     (PORT A (3.36:4.16:4.55) (3.13:3.88:4.23))
     (IOPATH A Y (2.54:3.19:3.60) (3.45:4.33:4.88))
     (PORT B (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH B Y (4.52:5.68:6.41) (5.04:6.33:7.14))
     (PORT C (2.47:3.06:3.34) (2.36:2.93:3.20))
     (IOPATH C Y (4.82:6.05:6.83) (5.30:6.65:7.51))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE uart_0\/uart_rx_inst\/bit_cnt_RNIB65E\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.35:2.92:3.18) (2.27:2.82:3.08))
     (IOPATH A Y (2.56:3.22:3.63) (3.58:4.50:5.08))
     (PORT B (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH B Y (3.63:4.56:5.15) (4.56:5.73:6.47))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR3")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_I_77)
 (DELAY
  (ABSOLUTE
     (PORT A (8.56:10.62:11.59) (9.13:11.32:12.36))
     (IOPATH A Y (3.43:4.67:5.27) (3.21:4.64:5.23))
     (PORT B (6.92:8.57:9.36) (7.01:8.69:9.48))
     (IOPATH B Y (3.97:5.64:6.36) (4.38:5.53:6.24))
     (PORT C (2.54:3.14:3.43) (2.43:3.02:3.29))
     (IOPATH C Y (4.81:6.67:7.53) (5.26:8.73:9.86))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2B")
 (INSTANCE uart_0\/uart_tx_inst\/prescale_reg_RNO_0\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.65:3.28:3.58) (2.59:3.21:3.51))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (4.57:5.67:6.19) (4.27:5.29:5.78))
     (IOPATH B Y (4.30:5.41:6.10) (3.90:4.90:5.53))
     (PORT S (17.28:21.43:23.40) (18.36:22.76:24.85))
     (IOPATH S Y (3.38:4.51:5.09) (3.30:4.60:5.20))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE SPI_master_0\/current_state\[10\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.36:2.93:3.20) (2.47:3.06:3.34))
     (PORT CLK (7.17:8.89:9.70) (7.21:8.94:9.76))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.68:7.04:7.69) (5.21:6.45:7.05))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg_RNIHVPE5\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.69:3.33:3.64) (2.84:3.52:3.84))
     (IOPATH A Y (3.29:4.13:4.66) (3.79:4.76:5.37))
     (PORT B (2.84:3.53:3.85) (3.00:3.72:4.06))
     (IOPATH B Y (4.17:5.24:5.91) (4.59:5.76:6.50))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram7__RNIJLQE\[12\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.59:3.21:3.51) (2.65:3.28:3.58))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.59:3.21:3.51) (2.67:3.31:3.62))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.92:8.58:9.36) (7.02:8.71:9.51))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram4__RNIDH554\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.36:2.93:3.20))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (16.79:20.82:22.73) (15.81:19.60:21.40))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram7_\[6\])
 (DELAY
  (ABSOLUTE
     (PORT D (4.15:5.15:5.62) (3.83:4.75:5.19))
     (PORT CLK (7.12:8.83:9.64) (7.17:8.89:9.70))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (17.77:22.04:24.06) (18.99:23.55:25.71))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (3.07:3.85:4.35))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "AND2")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_I_113)
 (DELAY
  (ABSOLUTE
     (PORT A (2.84:3.52:3.84) (2.69:3.33:3.64))
     (IOPATH A Y (3.45:4.33:4.88) (3.63:4.56:5.15))
     (PORT B (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "AO18")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/un1_counter_q_m7)
 (DELAY
  (ABSOLUTE
     (PORT A (2.84:3.52:3.84) (2.69:3.33:3.64))
     (IOPATH A Y (2.87:3.60:4.07) (2.80:3.51:3.96))
     (PORT B (2.84:3.53:3.85) (3.00:3.72:4.06))
     (IOPATH B Y (4.98:6.25:7.06) (5.10:6.41:7.23))
     (PORT C (9.86:12.22:13.34) (9.22:11.43:12.48))
     (IOPATH C Y (3.92:4.93:5.56) (4.33:5.44:6.14))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE UART_fifo_0\/DFN1E1C0_dout\[11\])
 (DELAY
  (ABSOLUTE
     (PORT D (11.86:14.71:16.06) (12.24:15.18:16.57))
     (PORT CLK (7.11:8.82:9.63) (7.16:8.88:9.69))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.78:5.93:6.48) (4.44:5.50:6.01))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (15.54:19.27:21.04) (14.96:18.55:20.26))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.56:4.47:5.04))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "AND2")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_I_15)
 (DELAY
  (ABSOLUTE
     (PORT A (2.69:3.33:3.64) (2.84:3.52:3.84))
     (IOPATH A Y (2.87:3.60:4.07) (2.72:3.42:3.86))
     (PORT B (7.35:9.11:9.95) (7.35:9.12:9.95))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE uart_0\/uart_tx_inst\/prescale_reg\[18\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.47:3.06:3.34) (2.36:2.93:3.20))
     (PORT CLK (7.28:9.03:9.86) (7.31:9.06:9.89))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.74:7.12:7.77) (5.25:6.51:7.11))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE SPI_master_0\/PWDATA\[8\])
 (DELAY
  (ABSOLUTE
     (PORT D (14.91:18.48:20.18) (15.50:19.22:20.99))
     (PORT CLK (7.22:8.96:9.78) (7.26:9.00:9.82))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.26:6.52:7.12) (4.86:6.03:6.58))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram4__RNI77DF\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.36:2.93:3.20) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.76:8.38:9.15) (6.85:8.49:9.27))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d2_I_106)
 (DELAY
  (ABSOLUTE
     (PORT A (2.27:2.82:3.08) (2.35:2.92:3.18))
     (IOPATH A Y (2.87:3.60:4.07) (2.72:3.42:3.86))
     (PORT B (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH B Y (4.17:5.24:5.91) (4.45:5.59:6.31))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d2_I_55)
 (DELAY
  (ABSOLUTE
     (PORT A (10.41:12.91:14.09) (9.86:12.22:13.35))
     (IOPATH A Y (2.43:4.33:4.88) (2.80:3.62:4.08))
     (PORT B (6.77:8.39:9.16) (6.87:8.52:9.30))
     (IOPATH B Y (4.68:8.30:9.37) (4.25:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "CLKIO")
 (INSTANCE PRESETN_pad\/U0\/U1)
 (DELAY
  (ABSOLUTE
     (PORT A (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A Y (2.45:3.08:3.48) (2.45:3.08:3.48))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram7__RNIELSA1\[10\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (11.37:14.10:15.40) (10.82:13.41:14.64))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram4__RNI7JML\[11\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.36:2.93:3.20) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.84:8.48:9.25) (6.92:8.58:9.37))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram5_\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (4.12:5.11:5.58) (3.84:4.77:5.20))
     (PORT CLK (7.31:9.07:9.90) (7.34:9.10:9.94))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (21.58:26.76:29.22) (20.33:25.21:27.52))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE CORESPI_0\/USPI\/URF\/CLK_DIV\[6\])
 (DELAY
  (ABSOLUTE
     (PORT D (13.44:16.66:18.19) (12.67:15.70:17.15))
     (PORT CLK (7.22:8.96:9.78) (7.26:9.00:9.82))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.13:6.35:6.94) (4.74:5.87:6.41))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (11.88:14.73:16.08) (11.15:13.83:15.10))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (3.56:4.47:5.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV")
 (INSTANCE CORESPI_0\/USPI\/UCC\/SYNC3_stxp_dataerr_RNO)
 (DELAY
  (ABSOLUTE
     (PORT A (2.84:3.52:3.84) (2.69:3.33:3.64))
     (IOPATH A Y (3.58:4.50:5.08) (2.56:3.22:3.63))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/un1_rd_pointer_q_I_9)
 (DELAY
  (ABSOLUTE
     (PORT A (6.64:8.23:8.98) (6.75:8.37:9.14))
     (IOPATH A Y (2.43:4.33:4.88) (2.80:3.62:4.08))
     (PORT B (3.00:3.72:4.06) (2.84:3.53:3.85))
     (IOPATH B Y (4.68:8.30:9.37) (4.25:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg_RNO_0\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.49:3.09:3.37) (2.41:2.99:3.26))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.49:3.09:3.37) (2.39:2.96:3.23))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (8.06:10.00:10.91) (7.53:9.34:10.19))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram4__RNIFH4B\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.70:8.30:9.06) (6.79:8.42:9.20))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram3_\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (18.83:23.35:25.49) (19.95:24.73:27.00))
     (PORT CLK (7.33:9.08:9.92) (7.34:9.10:9.93))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (14.14:17.53:19.14) (13.10:16.24:17.73))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_0_I_33)
 (DELAY
  (ABSOLUTE
     (PORT A (9.65:11.97:13.07) (8.89:11.03:12.04))
     (IOPATH A Y (2.54:3.19:3.60) (3.45:4.33:4.88))
     (PORT B (13.28:16.46:17.97) (12.60:15.62:17.05))
     (IOPATH B Y (4.52:5.68:6.41) (5.04:6.33:7.14))
     (PORT C (11.01:13.65:14.90) (10.40:12.90:14.08))
     (IOPATH C Y (4.82:6.05:6.83) (5.30:6.65:7.51))
  )
 )
 )
 (CELL
 (CELLTYPE "AOI1B")
 (INSTANCE SPI_master_0\/PADDR_1_RNO\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (6.94:8.72:9.84) (5.16:6.48:7.32))
     (PORT B (2.36:2.93:3.20) (2.47:3.06:3.34))
     (IOPATH B Y (6.36:7.99:9.02) (4.60:5.78:6.52))
     (PORT C (5.68:7.04:7.69) (5.21:6.45:7.05))
     (IOPATH C Y (2.81:3.53:3.98) (2.86:3.59:4.05))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E0C0")
 (INSTANCE SPI_master_0\/SPI_data\[12\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.47:3.06:3.34) (2.36:2.93:3.20))
     (PORT CLK (7.51:9.31:10.17) (7.49:9.29:10.14))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.08:6.30:6.88) (4.70:5.83:6.37))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (11.49:14.25:15.55) (11.91:14.77:16.13))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (3.07:3.85:4.35))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE CORESPI_0\/USPI\/URXF\/rd_pointer_q\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.47:3.06:3.34) (2.39:2.96:3.23))
     (PORT CLK (7.02:8.71:9.51) (7.09:8.79:9.60))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.41:6.71:7.32) (5.00:6.19:6.76))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram1__RNI1KN72\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (25.94:32.16:35.11) (24.88:30.84:33.67))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2A")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_bitsel_RNO\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (4.14:5.14:5.61) (4.55:5.64:6.16))
     (IOPATH A Y (2.56:3.22:3.63) (3.58:4.50:5.08))
     (PORT B (7.87:9.75:10.65) (7.37:9.14:9.98))
     (IOPATH B Y (3.63:4.56:5.15) (4.56:5.73:6.47))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_0_I_48)
 (DELAY
  (ABSOLUTE
     (PORT A (14.29:17.72:19.34) (14.95:18.54:20.24))
     (IOPATH A Y (3.27:4.11:4.64) (3.70:4.65:5.25))
     (PORT B (14.47:17.94:19.59) (15.46:19.17:20.93))
     (IOPATH B Y (4.28:5.37:6.07) (4.40:5.53:6.24))
     (PORT C (6.97:8.64:9.43) (7.62:9.44:10.31))
     (IOPATH C Y (4.52:5.68:6.41) (4.68:5.88:6.64))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram5_\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (11.82:14.65:16.00) (11.27:13.97:15.25))
     (PORT CLK (7.22:8.96:9.78) (7.25:8.99:9.82))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (9.60:11.90:12.99) (9.10:11.28:12.31))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram3_\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (11.61:14.40:15.72) (11.10:13.77:15.03))
     (PORT CLK (6.99:8.67:9.47) (7.07:8.76:9.57))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (13.23:16.40:17.91) (12.25:15.19:16.59))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "XNOR2")
 (INSTANCE uart_0\/uart_tx_inst\/un1_bit_cnt_5_I_13)
 (DELAY
  (ABSOLUTE
     (PORT A (6.52:8.08:8.82) (7.33:9.08:9.92))
     (IOPATH A Y (3.46:4.65:5.25) (3.21:4.64:5.23))
     (PORT B (8.33:10.32:11.27) (7.66:9.50:10.37))
     (IOPATH B Y (4.68:8.30:9.37) (4.25:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE uart_0\/uart_rx_inst\/bit_cnt\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.39:2.96:3.23) (2.47:3.06:3.34))
     (PORT CLK (6.75:8.36:9.13) (6.85:8.49:9.27))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.95:6.13:6.70) (4.59:5.69:6.22))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/msrxs_datain\[9\])
 (DELAY
  (ABSOLUTE
     (PORT D (3.08:3.82:4.17) (2.94:3.64:3.98))
     (PORT CLK (7.41:9.19:10.03) (7.41:9.18:10.03))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.95:6.14:6.70) (4.61:5.72:6.24))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (4.78:5.93:6.47) (5.27:6.54:7.14))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (3.56:4.47:5.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (2.82:3.54:4.00))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "AOI1B")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg_RNO\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (10.76:13.34:14.57) (10.18:12.62:13.78))
     (IOPATH A Y (6.58:8.27:9.33) (4.49:5.64:6.36))
     (PORT B (2.84:3.53:3.85) (3.00:3.72:4.06))
     (IOPATH B Y (6.36:7.99:9.02) (4.60:5.78:6.52))
     (PORT C (2.35:2.92:3.18) (2.27:2.82:3.08))
     (IOPATH C Y (2.81:3.53:3.98) (2.86:3.59:4.05))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_I_26)
 (DELAY
  (ABSOLUTE
     (PORT A (2.27:2.82:3.08) (2.35:2.92:3.18))
     (IOPATH A Y (3.46:4.65:5.25) (3.21:4.64:5.23))
     (PORT B (6.83:8.47:9.25) (6.94:8.60:9.39))
     (IOPATH B Y (4.68:8.30:9.37) (4.25:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg_RNO_2\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (15.41:19.10:20.86) (14.67:18.19:19.86))
     (IOPATH A Y (2.56:3.22:3.63) (3.58:4.50:5.08))
     (PORT B (7.02:8.71:9.50) (7.60:9.43:10.29))
     (IOPATH B Y (4.17:5.24:5.91) (4.59:5.76:6.50))
  )
 )
 )
 (CELL
 (CELLTYPE "AO1")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d2_I_90)
 (DELAY
  (ABSOLUTE
     (PORT A (2.71:3.36:3.67) (2.86:3.55:3.87))
     (IOPATH A Y (3.38:4.25:4.80) (2.56:3.22:3.63))
     (PORT B (7.62:9.44:10.31) (7.58:9.40:10.26))
     (IOPATH B Y (4.00:5.02:5.67) (4.22:5.30:5.98))
     (PORT C (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH C Y (5.41:6.79:7.67) (4.98:6.25:7.06))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE SPI_master_0\/PWDATA\[10\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.39:2.96:3.23) (2.47:3.06:3.34))
     (PORT CLK (7.17:8.89:9.70) (7.21:8.94:9.76))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.40:6.70:7.31) (4.98:6.18:6.75))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram6_\[6\])
 (DELAY
  (ABSOLUTE
     (PORT D (4.23:5.25:5.73) (3.91:4.85:5.29))
     (PORT CLK (7.05:8.74:9.54) (7.11:8.82:9.63))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (11.83:14.67:16.01) (11.32:14.04:15.33))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram1__RNIU4QL1\[10\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.36:2.93:3.20))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (12.89:15.98:17.45) (12.18:15.10:16.48))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram7_\[9\])
 (DELAY
  (ABSOLUTE
     (PORT D (16.72:20.73:22.63) (15.95:19.77:21.59))
     (PORT CLK (7.02:8.71:9.51) (7.09:8.79:9.60))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (15.32:18.99:20.74) (16.21:20.10:21.94))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (3.07:3.85:4.35))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_0_I_15)
 (DELAY
  (ABSOLUTE
     (PORT A (11.64:14.43:15.76) (11.09:13.75:15.01))
     (IOPATH A Y (2.56:3.22:3.63) (3.58:4.50:5.08))
     (PORT B (11.11:13.78:15.04) (10.34:12.82:14.00))
     (IOPATH B Y (3.63:4.56:5.15) (4.56:5.73:6.47))
  )
 )
 )
 (CELL
 (CELLTYPE "XNOR2")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_bitsel_RNO_0\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.82:3.50:3.82) (2.99:3.71:4.05))
     (IOPATH A Y (3.46:4.65:5.25) (3.21:4.64:5.23))
     (PORT B (4.33:5.37:5.86) (4.76:5.90:6.44))
     (IOPATH B Y (4.51:6.36:7.18) (5.28:8.75:9.87))
  )
 )
 )
 (CELL
 (CELLTYPE "OA1")
 (INSTANCE uart_0\/uart_tx_inst\/prescale_reg_RNO\[14\])
 (DELAY
  (ABSOLUTE
     (PORT A (11.98:14.85:16.21) (12.83:15.91:17.37))
     (IOPATH A Y (6.58:8.27:9.33) (4.49:5.64:6.36))
     (PORT B (13.28:16.46:17.97) (14.03:17.40:19.00))
     (IOPATH B Y (6.42:8.07:9.11) (4.28:5.37:6.07))
     (PORT C (6.96:8.64:9.43) (6.76:8.38:9.14))
     (IOPATH C Y (2.81:3.53:3.98) (2.86:3.59:4.05))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE sp_fifo_0\/XOR2_WBINNXTSHIFT\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.86:3.55:3.87) (2.71:3.36:3.67))
     (IOPATH A Y (2.43:4.33:4.88) (2.80:3.62:4.08))
     (PORT B (2.84:3.53:3.85) (3.00:3.72:4.06))
     (IOPATH B Y (4.51:6.36:7.18) (5.28:8.75:9.87))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_I_33)
 (DELAY
  (ABSOLUTE
     (PORT A (2.34:2.90:3.17) (2.42:3.00:3.28))
     (IOPATH A Y (3.46:4.65:5.25) (3.21:4.64:5.23))
     (PORT B (6.92:8.57:9.36) (7.01:8.69:9.48))
     (IOPATH B Y (4.68:8.30:9.37) (4.25:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram4__RNITV354\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.36:2.93:3.20))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (16.12:19.98:21.82) (15.30:18.97:20.71))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_bitcnt\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.39:2.96:3.23) (2.47:3.06:3.34))
     (PORT CLK (6.84:8.48:9.26) (6.94:8.60:9.39))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.85:6.01:6.57) (4.50:5.58:6.09))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (21.15:26.22:28.62) (22.05:27.34:29.85))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.56:4.47:5.04))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (2.82:3.54:4.00))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "OA1")
 (INSTANCE uart_0\/uart_tx_inst\/prescale_reg_RNO\[17\])
 (DELAY
  (ABSOLUTE
     (PORT A (12.56:15.57:17.00) (13.24:16.41:17.92))
     (IOPATH A Y (6.58:8.27:9.33) (4.49:5.64:6.36))
     (PORT B (20.28:25.14:27.45) (21.77:27.00:29.47))
     (IOPATH B Y (6.42:8.07:9.11) (4.28:5.37:6.07))
     (PORT C (2.42:3.00:3.28) (2.34:2.90:3.17))
     (IOPATH C Y (2.81:3.53:3.98) (2.86:3.59:4.05))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3A")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/empty_out_RNIM7S82)
 (DELAY
  (ABSOLUTE
     (PORT A (14.33:17.77:19.40) (13.69:16.97:18.53))
     (IOPATH A Y (4.68:5.88:6.64) (4.52:5.68:6.41))
     (PORT B (13.82:17.14:18.71) (14.52:18.00:19.65))
     (IOPATH B Y (3.70:4.65:5.25) (3.27:4.11:4.64))
     (PORT C (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH C Y (5.05:6.34:7.16) (4.52:5.68:6.41))
  )
 )
 )
 (CELL
 (CELLTYPE "OA1C")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_bitsel_RNO_1\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (10.30:12.77:13.94) (11.08:13.74:15.00))
     (IOPATH A Y (6.94:8.72:9.84) (5.16:6.48:7.32))
     (PORT B (10.64:13.20:14.41) (11.40:14.13:15.43))
     (IOPATH B Y (6.42:8.07:9.11) (4.28:5.37:6.07))
     (PORT C (11.55:14.32:15.64) (12.11:15.01:16.39))
     (IOPATH C Y (2.81:3.53:3.98) (2.86:3.59:4.05))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram2__RNI5PKU\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.41:2.99:3.26) (2.49:3.09:3.37))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.39:2.96:3.23) (2.49:3.09:3.37))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.83:8.47:9.25) (6.91:8.57:9.36))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2A")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram4__RNIETKN6\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (10.70:13.26:14.48) (11.34:14.07:15.36))
     (IOPATH A Y (4.36:5.48:6.19) (4.70:5.90:6.66))
     (PORT B (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH B Y (3.90:4.90:5.53) (4.30:5.41:6.10))
     (PORT S (11.99:14.87:16.23) (11.39:14.13:15.42))
     (IOPATH S Y (2.59:4.25:4.80) (2.64:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE uart_control_0\/m_axis_tdata_reg_RNO\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (3.64:4.57:5.16) (4.43:5.56:6.28))
     (PORT B (21.75:26.96:29.44) (20.54:25.47:27.80))
     (IOPATH B Y (2.87:3.60:4.07) (2.72:3.42:3.86))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE CoreAPB3_0\/CAPB3IIII\/PRDATA_5)
 (DELAY
  (ABSOLUTE
     (PORT A (2.27:2.82:3.08) (2.35:2.92:3.18))
     (IOPATH A Y (2.87:3.60:4.07) (2.72:3.42:3.86))
     (PORT B (40.58:50.31:54.93) (38.76:48.05:52.46))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE uart_0\/uart_tx_inst\/prescale_reg_RNO_0\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (8.54:10.59:11.57) (8.17:10.13:11.06))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (12.38:15.35:16.76) (13.08:16.22:17.71))
     (IOPATH S Y (3.38:4.50:5.08) (3.30:4.60:5.20))
  )
 )
 )
 (CELL
 (CELLTYPE "XNOR3")
 (INSTANCE CORESPI_0\/USPI\/URXF\/un1_counter_q_m16)
 (DELAY
  (ABSOLUTE
     (PORT A (2.86:3.55:3.87) (2.71:3.36:3.67))
     (IOPATH A Y (2.43:4.33:4.88) (2.81:3.59:4.05))
     (PORT B (4.11:5.10:5.57) (3.80:4.71:5.14))
     (IOPATH B Y (3.97:5.64:6.36) (4.38:5.53:6.24))
     (PORT C (5.25:6.51:7.11) (5.63:6.98:7.62))
     (IOPATH C Y (6.15:10.36:11.70) (5.95:7.65:8.64))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram0_\[16\])
 (DELAY
  (ABSOLUTE
     (PORT D (14.98:18.57:20.28) (14.26:17.68:19.30))
     (PORT CLK (7.08:8.77:9.58) (7.13:8.85:9.66))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (14.83:18.39:20.08) (14.02:17.38:18.97))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "AO1")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d1_I_99)
 (DELAY
  (ABSOLUTE
     (PORT A (2.44:3.03:3.31) (2.36:2.93:3.20))
     (IOPATH A Y (3.67:4.60:5.20) (3.27:4.11:4.64))
     (PORT B (10.88:13.49:14.73) (10.09:12.50:13.65))
     (IOPATH B Y (4.00:5.02:5.67) (4.22:5.30:5.98))
     (PORT C (2.54:3.14:3.43) (2.43:3.02:3.29))
     (IOPATH C Y (4.62:5.81:6.55) (4.46:5.61:6.33))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_spi_data_out_RNO_2)
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.36:2.93:3.20))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (13.54:16.78:18.33) (14.47:17.95:19.59))
     (IOPATH S Y (3.38:4.50:5.08) (3.30:4.60:5.20))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg_RNI326S\[12\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.35:2.92:3.18) (2.27:2.82:3.08))
     (IOPATH A Y (2.56:3.22:3.63) (3.58:4.50:5.08))
     (PORT B (3.00:3.72:4.06) (2.84:3.53:3.85))
     (IOPATH B Y (3.63:4.56:5.15) (4.56:5.73:6.47))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram2__RNI1LKU\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.36:2.93:3.20) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.69:8.29:9.05) (6.79:8.42:9.20))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram5_\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (20.29:25.15:27.46) (18.78:23.28:25.42))
     (PORT CLK (7.17:8.90:9.71) (7.21:8.94:9.76))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (15.31:18.98:20.73) (14.57:18.06:19.72))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram1_\[6\])
 (DELAY
  (ABSOLUTE
     (PORT D (20.40:25.29:27.61) (19.16:23.75:25.93))
     (PORT CLK (7.33:9.08:9.92) (7.34:9.10:9.93))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (13.26:16.44:17.95) (12.41:15.39:16.80))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram6_\[10\])
 (DELAY
  (ABSOLUTE
     (PORT D (13.47:16.70:18.23) (12.56:15.57:17.00))
     (PORT CLK (7.51:9.32:10.17) (7.50:9.29:10.15))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (12.48:15.47:16.90) (12.01:14.89:16.26))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1P0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/spi_ssel_pos)
 (DELAY
  (ABSOLUTE
     (PORT D (17.44:21.62:23.61) (18.26:22.64:24.72))
     (PORT CLK (7.22:8.96:9.78) (7.26:9.00:9.82))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT PRE (5.39:6.68:7.30) (4.96:6.15:6.72))
     (IOPATH PRE Q (3.76:4.73:5.34) ())
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge PRE) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge PRE) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge PRE) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE uart_0\/uart_rx_inst\/m_axis_tdata_reg\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.82:3.50:3.82) (2.98:3.69:4.03))
     (PORT CLK (7.08:8.78:9.58) (7.14:8.85:9.66))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.95:6.13:6.70) (4.58:5.68:6.20))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (11.20:13.89:15.17) (10.70:13.27:14.48))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.56:4.47:5.04))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "AO1")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d1_I_106)
 (DELAY
  (ABSOLUTE
     (PORT A (2.86:3.55:3.87) (2.71:3.36:3.67))
     (IOPATH A Y (3.67:4.60:5.20) (3.27:4.11:4.64))
     (PORT B (2.98:3.69:4.03) (2.82:3.50:3.82))
     (IOPATH B Y (4.00:5.02:5.67) (4.22:5.30:5.98))
     (PORT C (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH C Y (4.62:5.81:6.55) (4.46:5.61:6.33))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram0_\[14\])
 (DELAY
  (ABSOLUTE
     (PORT D (13.30:16.49:18.00) (12.59:15.61:17.05))
     (PORT CLK (7.31:9.07:9.90) (7.35:9.11:9.95))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (20.55:25.48:27.82) (19.42:24.07:26.29))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "AND2A")
 (INSTANCE UART_fifo_0\/AND2A_0)
 (DELAY
  (ABSOLUTE
     (PORT A (9.45:11.72:12.80) (9.81:12.16:13.28))
     (IOPATH A Y (3.45:4.33:4.88) (3.63:4.56:5.15))
     (PORT B (6.79:8.41:9.19) (7.01:8.70:9.49))
     (IOPATH B Y (4.17:5.24:5.91) (4.45:5.59:6.31))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE uart_control_0\/s_axis_din_tdata_reg_RNO\[11\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (10.42:12.91:14.10) (9.84:12.20:13.32))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE uart_control_0\/s_axis_din_tdata_reg\[8\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.47:3.06:3.34) (2.39:2.96:3.23))
     (PORT CLK (6.99:8.66:9.46) (7.06:8.76:9.56))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.92:6.10:6.66) (4.57:5.66:6.18))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (16.10:19.96:21.80) (15.09:18.71:20.43))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (3.56:4.47:5.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram6__RNI9L501\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.71:8.32:9.08) (6.82:8.46:9.23))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_0_I_42)
 (DELAY
  (ABSOLUTE
     (PORT A (8.43:10.45:11.41) (8.84:10.96:11.97))
     (IOPATH A Y (3.27:4.11:4.64) (3.70:4.65:5.25))
     (PORT B (2.82:3.50:3.82) (2.98:3.69:4.03))
     (IOPATH B Y (4.28:5.37:6.07) (4.40:5.53:6.24))
     (PORT C (2.82:3.50:3.82) (3.00:3.72:4.06))
     (IOPATH C Y (4.52:5.68:6.41) (4.68:5.88:6.64))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE UART_fifo_0\/DFN1C0_MEM_WADDR\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (3.00:3.72:4.06) (2.82:3.50:3.82))
     (PORT CLK (6.88:8.53:9.32) (6.98:8.65:9.44))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.10:6.33:6.91) (4.74:5.87:6.41))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram6_\[13\])
 (DELAY
  (ABSOLUTE
     (PORT D (16.34:20.25:22.11) (15.40:19.10:20.85))
     (PORT CLK (7.31:9.07:9.90) (7.35:9.11:9.95))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (17.94:22.24:24.28) (17.19:21.31:23.26))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "AX1C")
 (INSTANCE sp_fifo_0\/XOR2_RBINNXTSHIFT\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.98:3.69:4.03) (2.82:3.50:3.82))
     (IOPATH A Y (4.67:8.36:9.44) (4.30:5.54:6.26))
     (PORT B (2.82:3.50:3.82) (3.00:3.72:4.06))
     (IOPATH B Y (4.82:6.67:7.53) (5.31:8.86:10.00))
     (PORT C (2.84:3.52:3.84) (2.69:3.33:3.64))
     (IOPATH C Y (2.43:4.33:4.88) (2.81:3.59:4.05))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram0__RNIKIGP2\[9\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (11.78:14.61:15.95) (11.17:13.84:15.11))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram6_\[9\])
 (DELAY
  (ABSOLUTE
     (PORT D (20.30:25.17:27.48) (19.07:23.65:25.82))
     (PORT CLK (7.11:8.82:9.63) (7.16:8.88:9.69))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (9.68:12.00:13.10) (9.33:11.56:12.63))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR3A")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg_RNO_2\[15\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.65:3.29:3.59) (2.54:3.15:3.44))
     (IOPATH A Y (4.68:5.88:6.64) (4.52:5.68:6.41))
     (PORT B (9.91:12.29:13.41) (9.60:11.90:12.99))
     (IOPATH B Y (3.45:4.33:4.88) (2.54:3.19:3.60))
     (PORT C (2.45:3.04:3.32) (2.56:3.17:3.46))
     (IOPATH C Y (4.40:5.53:6.24) (4.28:5.37:6.07))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram4__RNIFRML\[15\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.71:8.32:9.08) (6.82:8.46:9.23))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2A")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_bitsel_RNO\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.92:4.86:5.31) (3.61:4.48:4.89))
     (IOPATH A Y (3.29:4.13:4.66) (3.79:4.76:5.37))
     (PORT B (3.52:4.36:4.76) (3.27:4.06:4.43))
     (IOPATH B Y (3.63:4.56:5.15) (4.56:5.73:6.47))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram4__RNI4T5I1\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (8.67:10.75:11.73) (8.30:10.30:11.24))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (30.10:37.32:40.74) (28.83:35.74:39.02))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg_RNO_2\[18\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.56:3.17:3.46) (2.45:3.04:3.32))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.45:3.04:3.32) (2.54:3.14:3.43))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (12.41:15.39:16.80) (11.82:14.66:16.00))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3")
 (INSTANCE SPI_master_0\/PENABLE_RNO_0)
 (DELAY
  (ABSOLUTE
     (PORT A (12.21:15.13:16.52) (13.19:16.36:17.86))
     (IOPATH A Y (3.70:4.65:5.25) (3.27:4.11:4.64))
     (PORT B (3.00:3.72:4.06) (2.84:3.53:3.85))
     (IOPATH B Y (5.04:6.33:7.14) (4.52:5.68:6.41))
     (PORT C (2.83:3.51:3.84) (3.00:3.72:4.06))
     (IOPATH C Y (4.68:5.88:6.64) (4.52:5.68:6.41))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E0")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram7_\[14\])
 (DELAY
  (ABSOLUTE
     (PORT D (15.30:18.97:20.72) (14.76:18.31:19.99))
     (PORT CLK (7.22:8.96:9.78) (7.26:9.00:9.82))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (12.71:15.76:17.20) (13.58:16.84:18.39))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (3.07:3.85:4.35))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "AND2")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_midbit_2)
 (DELAY
  (ABSOLUTE
     (PORT A (15.23:18.89:20.62) (14.16:17.55:19.17))
     (IOPATH A Y (3.45:4.33:4.88) (3.63:4.56:5.15))
     (PORT B (7.96:9.87:10.77) (8.78:10.88:11.88))
     (IOPATH B Y (4.17:5.24:5.91) (4.45:5.59:6.31))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE uart_0\/uart_tx_inst\/prescale_reg_RNO_0\[12\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.36:2.93:3.20))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (9.13:11.33:12.36) (9.64:11.95:13.04))
     (IOPATH S Y (3.38:4.50:5.08) (3.30:4.60:5.20))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram5_\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (19.67:24.39:26.63) (18.86:23.39:25.53))
     (PORT CLK (7.05:8.74:9.54) (7.11:8.82:9.63))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (17.65:21.89:23.90) (16.78:20.80:22.71))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR3B")
 (INSTANCE uart_0\/uart_tx_inst\/prescale_reg_RNIOT4E2\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.92:7.35:8.02) (5.53:6.86:7.49))
     (IOPATH A Y (4.70:5.90:6.66) (4.52:5.68:6.41))
     (PORT B (19.59:24.29:26.52) (18.75:23.25:25.39))
     (IOPATH B Y (4.40:5.53:6.24) (4.28:5.37:6.07))
     (PORT C (8.35:10.36:11.31) (7.91:9.80:10.70))
     (IOPATH C Y (3.45:4.33:4.88) (2.54:3.19:3.60))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E0C0")
 (INSTANCE SPI_master_0\/SPI_data\[9\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.42:3.00:3.28) (2.34:2.90:3.17))
     (PORT CLK (6.88:8.53:9.31) (6.97:8.64:9.43))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.55:6.89:7.52) (5.21:6.46:7.05))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (12.89:15.99:17.45) (13.62:16.89:18.44))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (3.07:3.85:4.35))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram3_\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (4.71:5.84:6.38) (4.31:5.35:5.84))
     (PORT CLK (6.76:8.39:9.16) (6.87:8.51:9.30))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (17.31:21.46:23.43) (18.35:22.75:24.84))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (3.07:3.85:4.35))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "AO1D")
 (INSTANCE uart_0\/uart_tx_inst\/prescale_reg_RNO\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (15.63:19.38:21.16) (16.65:20.64:22.53))
     (IOPATH A Y (3.67:4.60:5.20) (3.27:4.11:4.64))
     (PORT B (23.32:28.92:31.57) (24.56:30.45:33.24))
     (IOPATH B Y (4.00:5.02:5.67) (4.22:5.30:5.98))
     (PORT C (2.47:3.06:3.34) (2.36:2.93:3.20))
     (IOPATH C Y (4.62:5.81:6.55) (4.46:5.61:6.33))
  )
 )
 )
 (CELL
 (CELLTYPE "AO1")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_I_106)
 (DELAY
  (ABSOLUTE
     (PORT A (2.71:3.36:3.67) (2.86:3.55:3.87))
     (IOPATH A Y (3.38:4.25:4.80) (2.56:3.22:3.63))
     (PORT B (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH B Y (4.00:5.02:5.67) (4.22:5.30:5.98))
     (PORT C (2.47:3.06:3.34) (2.36:2.93:3.20))
     (IOPATH C Y (4.62:5.81:6.55) (4.46:5.61:6.33))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/counter_q\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.39:2.96:3.23) (2.47:3.06:3.34))
     (PORT CLK (6.89:8.54:9.32) (6.98:8.65:9.45))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.02:6.23:6.80) (4.67:5.78:6.32))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "AND2")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_I_13)
 (DELAY
  (ABSOLUTE
     (PORT A (2.80:3.47:3.79) (2.96:3.67:4.00))
     (IOPATH A Y (2.87:3.60:4.07) (2.72:3.42:3.86))
     (PORT B (7.42:9.20:10.05) (7.44:9.22:10.07))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram7__RNIAIH53\[13\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (6.74:8.36:9.12) (6.53:8.10:8.84))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (17.64:21.87:23.88) (16.78:20.81:22.72))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg_RNO_0\[13\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.56:3.17:3.46) (2.45:3.04:3.32))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.54:3.14:3.43) (2.43:3.02:3.29))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (12.74:15.79:17.24) (12.04:14.93:16.30))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE SPI_master_0\/PWDATA_RNO\[15\])
 (DELAY
  (ABSOLUTE
     (PORT A (13.62:16.88:18.43) (12.88:15.97:17.43))
     (IOPATH A Y (3.45:4.33:4.88) (3.63:4.56:5.15))
     (PORT B (9.08:11.26:12.29) (8.64:10.71:11.69))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram1__RNI9SN72\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.49:3.09:3.37) (2.41:2.99:3.26))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.49:3.09:3.37) (2.41:2.99:3.26))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (14.18:17.59:19.20) (13.24:16.42:17.93))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "XNOR2")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d1_I_63)
 (DELAY
  (ABSOLUTE
     (PORT A (2.71:3.36:3.67) (2.86:3.55:3.87))
     (IOPATH A Y (3.46:4.65:5.25) (3.21:4.64:5.23))
     (PORT B (7.46:9.25:10.10) (7.47:9.26:10.11))
     (IOPATH B Y (4.68:8.30:9.37) (4.25:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE SPI_master_0\/PWDATA\[11\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.39:2.96:3.23) (2.47:3.06:3.34))
     (PORT CLK (7.11:8.82:9.63) (7.16:8.88:9.69))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.99:6.18:6.75) (4.63:5.74:6.26))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE CORESPI_0\/USPI\/URXF\/counter_q\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (3.22:3.99:4.35) (3.47:4.30:4.69))
     (PORT CLK (6.80:8.43:9.21) (6.90:8.55:9.33))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.98:6.17:6.74) (4.62:5.73:6.25))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg_RNO_1\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (7.24:8.98:9.80) (7.59:9.42:10.28))
     (IOPATH S Y (3.38:4.50:5.08) (3.30:4.60:5.20))
  )
 )
 )
 (CELL
 (CELLTYPE "AO1D")
 (INSTANCE uart_0\/uart_tx_inst\/prescale_reg_RNO\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (13.75:17.05:18.62) (14.51:17.99:19.65))
     (IOPATH A Y (3.67:4.60:5.20) (3.27:4.11:4.64))
     (PORT B (16.36:20.28:22.14) (17.54:21.74:23.74))
     (IOPATH B Y (4.00:5.02:5.67) (4.22:5.30:5.98))
     (PORT C (2.47:3.06:3.34) (2.36:2.93:3.20))
     (IOPATH C Y (4.62:5.81:6.55) (4.46:5.61:6.33))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE CORESPI_0\/USPI\/UCC\/msrxs_shiftreg_RNO\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.00:3.72:4.06) (2.84:3.53:3.85))
     (IOPATH A Y (3.64:4.57:5.16) (4.43:5.56:6.28))
     (PORT B (4.69:5.82:6.35) (5.18:6.42:7.01))
     (IOPATH B Y (3.45:4.33:4.88) (3.63:4.56:5.15))
  )
 )
 )
 (CELL
 (CELLTYPE "AND2")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d0_I_109)
 (DELAY
  (ABSOLUTE
     (PORT A (2.36:2.93:3.20) (2.44:3.03:3.31))
     (IOPATH A Y (2.87:3.60:4.07) (2.72:3.42:3.86))
     (PORT B (9.47:11.74:12.81) (10.00:12.39:13.53))
     (IOPATH B Y (4.17:5.24:5.91) (4.45:5.59:6.31))
  )
 )
 )
 (CELL
 (CELLTYPE "AO1")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_I_86)
 (DELAY
  (ABSOLUTE
     (PORT A (2.27:2.82:3.08) (2.35:2.92:3.18))
     (IOPATH A Y (3.38:4.25:4.80) (2.56:3.22:3.63))
     (PORT B (10.13:12.56:13.71) (9.26:11.48:12.54))
     (IOPATH B Y (4.00:5.02:5.67) (4.22:5.30:5.98))
     (PORT C (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH C Y (4.62:5.81:6.55) (4.46:5.61:6.33))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram2_\[12\])
 (DELAY
  (ABSOLUTE
     (PORT D (20.49:25.40:27.73) (19.55:24.24:26.46))
     (PORT CLK (6.91:8.57:9.36) (6.99:8.67:9.46))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (14.52:18.00:19.65) (13.91:17.24:18.83))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_datareg_RNO\[10\])
 (DELAY
  (ABSOLUTE
     (PORT A (9.62:11.93:13.02) (9.14:11.34:12.38))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (3.20:3.97:4.33) (3.02:3.75:4.09))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (11.41:14.15:15.45) (11.93:14.79:16.15))
     (IOPATH S Y (3.38:4.50:5.08) (3.30:4.60:5.20))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d2_I_71)
 (DELAY
  (ABSOLUTE
     (PORT A (7.48:9.27:10.12) (7.44:9.22:10.07))
     (IOPATH A Y (2.43:4.33:4.88) (2.80:3.62:4.08))
     (PORT B (7.52:9.32:10.18) (7.18:8.90:9.72))
     (IOPATH B Y (4.68:8.30:9.37) (4.25:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE SPI_master_0\/PWDATA_RNO\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.35:2.92:3.18) (2.27:2.82:3.08))
     (IOPATH A Y (3.45:4.33:4.88) (3.63:4.56:5.15))
     (PORT B (15.40:19.10:20.85) (14.45:17.91:19.56))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/counter_q\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.82:3.50:3.82) (2.98:3.69:4.03))
     (PORT CLK (6.89:8.54:9.32) (6.98:8.65:9.45))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.02:6.23:6.80) (4.67:5.78:6.32))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg_RNO_1\[9\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.36:2.93:3.20))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (12.16:15.08:16.46) (13.04:16.17:17.65))
     (IOPATH S Y (3.38:4.50:5.08) (3.30:4.60:5.20))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE CORESPI_0\/USPI\/URF\/CLK_DIV_RNIRGR71\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.35:2.92:3.18) (2.27:2.82:3.08))
     (IOPATH A Y (2.54:3.19:3.60) (3.45:4.33:4.88))
     (PORT B (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH B Y (4.28:5.37:6.07) (4.40:5.53:6.24))
     (PORT C (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH C Y (4.52:5.68:6.41) (4.68:5.88:6.64))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/msrxp_alldone)
 (DELAY
  (ABSOLUTE
     (PORT D (2.47:3.06:3.34) (2.39:2.96:3.23))
     (PORT CLK (7.27:9.02:9.84) (7.29:9.04:9.87))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.36:6.64:7.25) (4.93:6.11:6.67))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "XNOR2")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_0_I_53)
 (DELAY
  (ABSOLUTE
     (PORT A (2.27:2.82:3.08) (2.35:2.92:3.18))
     (IOPATH A Y (3.46:4.65:5.25) (3.21:4.64:5.23))
     (PORT B (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH B Y (4.68:8.30:9.37) (4.25:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram3__RNI95ES\[14\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.49:3.09:3.38) (2.58:3.20:3.50))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.46:3.05:3.33) (2.57:3.19:3.48))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.80:8.43:9.21) (6.88:8.53:9.31))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram0_\[7\])
 (DELAY
  (ABSOLUTE
     (PORT D (7.60:9.42:10.29) (7.19:8.91:9.73))
     (PORT CLK (7.31:9.07:9.90) (7.35:9.11:9.95))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (11.93:14.79:16.14) (11.18:13.86:15.14))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram0__RNI7HJ9\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.45:3.04:3.32) (2.56:3.17:3.46))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.45:3.04:3.32) (2.54:3.14:3.43))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.66:8.26:9.01) (6.78:8.41:9.18))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE CoreAPB3_0\/CAPB3IIII\/PRDATA_1)
 (DELAY
  (ABSOLUTE
     (PORT A (2.27:2.82:3.08) (2.35:2.92:3.18))
     (IOPATH A Y (2.87:3.60:4.07) (2.72:3.42:3.86))
     (PORT B (21.90:27.15:29.65) (20.97:26.00:28.39))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE uart_0\/uart_rx_inst\/data_reg\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.36:2.93:3.20) (2.47:3.06:3.34))
     (PORT CLK (7.08:8.78:9.58) (7.14:8.85:9.66))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (9.51:11.79:12.88) (8.83:10.95:11.95))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E0")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram7_\[7\])
 (DELAY
  (ABSOLUTE
     (PORT D (20.99:26.02:28.41) (20.03:24.83:27.11))
     (PORT CLK (7.23:8.96:9.79) (7.26:9.00:9.83))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (11.47:14.23:15.53) (12.31:15.27:16.67))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (3.07:3.85:4.35))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE uart_control_0\/s_axis_din_tdata_reg_RNO\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.35:2.92:3.18) (2.27:2.82:3.08))
     (IOPATH A Y (3.45:4.33:4.88) (3.63:4.56:5.15))
     (PORT B (14.32:17.75:19.38) (13.55:16.81:18.35))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE uart_0\/uart_tx_inst\/prescale_reg_RNIBP5J\[18\])
 (DELAY
  (ABSOLUTE
     (PORT A (14.22:17.63:19.25) (13.62:16.88:18.43))
     (IOPATH A Y (2.54:3.19:3.60) (3.45:4.33:4.88))
     (PORT B (11.94:14.80:16.16) (11.17:13.84:15.12))
     (IOPATH B Y (4.52:5.68:6.41) (5.04:6.33:7.14))
     (PORT C (13.95:17.30:18.89) (13.21:16.38:17.88))
     (IOPATH C Y (4.82:6.05:6.83) (5.30:6.65:7.51))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_midbit)
 (DELAY
  (ABSOLUTE
     (PORT D (3.00:3.72:4.06) (2.83:3.51:3.84))
     (PORT CLK (7.28:9.03:9.86) (7.30:9.05:9.88))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.46:6.77:7.39) (5.01:6.21:6.78))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (15.15:18.78:20.51) (15.97:19.81:21.62))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (3.56:4.47:5.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (2.82:3.54:4.00))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram4__RNILO454\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.36:2.93:3.20))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (13.78:17.08:18.65) (12.88:15.97:17.43))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE CORESPI_0\/USPI\/URF\/cfg_ssel\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (15.75:19.52:21.32) (16.81:20.85:22.76))
     (PORT CLK (7.02:8.71:9.51) (7.09:8.79:9.60))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.13:6.35:6.94) (4.74:5.87:6.41))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (9.71:12.04:13.15) (9.21:11.42:12.47))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.56:4.47:5.04))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_0_I_31)
 (DELAY
  (ABSOLUTE
     (PORT A (11.62:14.41:15.74) (12.29:15.23:16.63))
     (IOPATH A Y (3.27:4.11:4.64) (3.70:4.65:5.25))
     (PORT B (3.47:4.30:4.69) (3.27:4.05:4.42))
     (IOPATH B Y (4.52:5.68:6.41) (5.04:6.33:7.14))
     (PORT C (10.78:13.36:14.59) (10.16:12.59:13.75))
     (IOPATH C Y (4.82:6.05:6.83) (5.30:6.65:7.51))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE CoreAPB3_0\/CAPB3IIII\/PRDATA_6)
 (DELAY
  (ABSOLUTE
     (PORT A (8.42:10.44:11.39) (8.79:10.89:11.89))
     (IOPATH A Y (2.87:3.60:4.07) (2.72:3.42:3.86))
     (PORT B (34.87:43.24:47.20) (33.25:41.23:45.01))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE uart_0\/uart_tx_inst\/prescale_reg_RNIEK742\[10\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.27:2.82:3.08) (2.35:2.92:3.18))
     (IOPATH A Y (3.27:4.11:4.64) (3.70:4.65:5.25))
     (PORT B (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH B Y (4.28:5.37:6.07) (4.40:5.53:6.24))
     (PORT C (2.36:2.93:3.20) (2.47:3.06:3.34))
     (IOPATH C Y (4.52:5.68:6.41) (4.68:5.88:6.64))
  )
 )
 )
 (CELL
 (CELLTYPE "AO18")
 (INSTANCE CORESPI_0\/USPI\/URXF\/un1_counter_q_m7)
 (DELAY
  (ABSOLUTE
     (PORT A (3.97:4.92:5.37) (3.66:4.54:4.95))
     (IOPATH A Y (2.87:3.60:4.07) (2.80:3.51:3.96))
     (PORT B (2.36:2.93:3.20) (2.47:3.06:3.34))
     (IOPATH B Y (4.98:6.25:7.06) (5.10:6.41:7.23))
     (PORT C (2.98:3.69:4.03) (2.82:3.50:3.82))
     (IOPATH C Y (3.92:4.93:5.56) (4.33:5.44:6.14))
  )
 )
 )
 (CELL
 (CELLTYPE "AX1B")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_0_I_7)
 (DELAY
  (ABSOLUTE
     (PORT A (12.36:15.33:16.74) (11.56:14.33:15.65))
     (IOPATH A Y (4.55:6.34:7.16) (5.27:8.79:9.93))
     (PORT B (5.26:6.52:7.12) (4.92:6.10:6.66))
     (IOPATH B Y (4.82:6.67:7.53) (5.30:8.87:10.01))
     (PORT C (2.84:3.52:3.84) (2.69:3.33:3.64))
     (IOPATH C Y (2.43:4.33:4.88) (2.81:3.59:4.05))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg_RNO_2\[14\])
 (DELAY
  (ABSOLUTE
     (PORT A (8.40:10.41:11.37) (9.04:11.21:12.24))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.47:3.06:3.34) (2.36:2.93:3.20))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (9.92:12.31:13.43) (10.28:12.75:13.92))
     (IOPATH S Y (3.38:4.50:5.08) (3.30:4.60:5.20))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_awe1_1)
 (DELAY
  (ABSOLUTE
     (PORT A (11.26:13.96:15.24) (10.63:13.18:14.39))
     (IOPATH A Y (3.64:4.57:5.16) (4.43:5.56:6.28))
     (PORT B (16.08:19.94:21.77) (15.11:18.74:20.46))
     (IOPATH B Y (2.87:3.60:4.07) (2.72:3.42:3.86))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE uart_0\/uart_tx_inst\/prescale_reg\[9\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.47:3.06:3.34) (2.36:2.93:3.20))
     (PORT CLK (7.28:9.03:9.86) (7.31:9.06:9.89))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.74:7.12:7.77) (5.25:6.51:7.11))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram4_\[12\])
 (DELAY
  (ABSOLUTE
     (PORT D (13.74:17.03:18.60) (12.59:15.60:17.04))
     (PORT CLK (7.07:8.76:9.56) (7.12:8.83:9.64))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (12.41:15.39:16.80) (11.73:14.54:15.88))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E0C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_datareg\[7\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.54:3.14:3.43) (2.45:3.04:3.32))
     (PORT CLK (7.22:8.96:9.78) (7.24:8.97:9.80))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.20:6.45:7.04) (4.81:5.97:6.51))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (13.09:16.23:17.72) (12.46:15.45:16.87))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "OR2B")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_bitsel_RNIB3SP1\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.82:3.50:3.82) (2.98:3.69:4.03))
     (IOPATH A Y (2.72:3.42:3.86) (2.87:3.60:4.07))
     (PORT B (2.94:3.64:3.98) (3.12:3.87:4.22))
     (IOPATH B Y (4.45:5.59:6.31) (4.17:5.24:5.91))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1P0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/clk_div_val_reg\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.39:2.96:3.23) (2.47:3.06:3.34))
     (PORT CLK (6.85:8.49:9.27) (6.95:8.62:9.41))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT PRE (4.86:6.03:6.58) (4.52:5.60:6.12))
     (IOPATH PRE Q (3.76:4.73:5.34) ())
     (PORT E (20.48:25.39:27.72) (21.45:26.59:29.03))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.31:4.16:4.69))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge PRE) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge PRE) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge PRE) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (3.07:3.85:4.35))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram2__RNILBCQ\[8\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.50:3.10:3.39) (2.58:3.20:3.50))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.70:8.30:9.06) (6.79:8.42:9.20))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/txfifo_datadelay\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (16.87:20.91:22.83) (15.70:19.47:21.25))
     (PORT CLK (7.42:9.19:10.04) (7.41:9.19:10.03))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.26:6.52:7.12) (4.86:6.03:6.58))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE UART_fifo_0\/DFN1E1C0_dout\[9\])
 (DELAY
  (ABSOLUTE
     (PORT D (15.22:18.87:20.61) (15.86:19.66:21.47))
     (PORT CLK (7.02:8.71:9.51) (7.09:8.79:9.60))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.92:6.09:6.65) (4.56:5.65:6.17))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (10.76:13.35:14.57) (10.13:12.56:13.71))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.56:4.47:5.04))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE uart_0\/uart_tx_inst\/data_reg_RNO\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (12.03:14.92:16.29) (11.51:14.27:15.58))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (20.43:25.33:27.65) (18.72:23.20:25.33))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "AX1")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d1_I_72)
 (DELAY
  (ABSOLUTE
     (PORT A (6.89:8.54:9.33) (6.98:8.66:9.45))
     (IOPATH A Y (4.55:6.34:7.16) (5.28:8.79:9.93))
     (PORT B (6.89:8.54:9.33) (6.98:8.66:9.45))
     (IOPATH B Y (4.77:8.59:9.70) (4.54:5.90:6.66))
     (PORT C (6.79:8.42:9.19) (6.88:8.53:9.31))
     (IOPATH C Y (2.43:4.33:4.88) (2.81:3.59:4.05))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_lastbit)
 (DELAY
  (ABSOLUTE
     (PORT D (11.81:14.64:15.99) (12.38:15.34:16.75))
     (PORT CLK (7.17:8.89:9.70) (7.21:8.94:9.76))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.40:6.70:7.31) (4.98:6.18:6.75))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram5_\[12\])
 (DELAY
  (ABSOLUTE
     (PORT D (17.58:21.80:23.80) (16.91:20.96:22.89))
     (PORT CLK (7.16:8.88:9.69) (7.25:8.98:9.81))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (10.11:12.54:13.69) (9.58:11.88:12.97))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE uart_control_0\/PC_data_reg\[8\])
 (DELAY
  (ABSOLUTE
     (PORT D (11.87:14.71:16.07) (11.12:13.78:15.05))
     (PORT CLK (7.16:8.87:9.69) (7.21:8.93:9.75))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.82:7.22:7.88) (5.44:6.74:7.36))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (13.04:16.16:17.64) (13.92:17.26:18.84))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (3.56:4.47:5.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (2.82:3.54:4.00))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE uart_0\/uart_tx_inst\/prescale_reg_RNO_0\[16\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (11.41:14.15:15.45) (12.19:15.11:16.50))
     (IOPATH S Y (3.38:4.50:5.08) (3.30:4.60:5.20))
  )
 )
 )
 (CELL
 (CELLTYPE "AOI1B")
 (INSTANCE uart_0\/uart_tx_inst\/bit_cnt_RNO\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (8.20:10.17:11.10) (8.57:10.63:11.60))
     (IOPATH A Y (6.94:8.72:9.84) (5.16:6.48:7.32))
     (PORT B (13.16:16.32:17.82) (12.21:15.14:16.53))
     (IOPATH B Y (6.42:8.07:9.11) (4.28:5.37:6.07))
     (PORT C (5.05:6.26:6.83) (5.42:6.72:7.34))
     (IOPATH C Y (3.70:4.65:5.25) (3.43:4.31:4.87))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE SPI_master_0\/PENABLE)
 (DELAY
  (ABSOLUTE
     (PORT D (2.47:3.06:3.34) (2.36:2.93:3.20))
     (PORT CLK (7.28:9.03:9.86) (7.30:9.05:9.88))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.68:7.04:7.69) (5.21:6.45:7.05))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram4__RNILN4B\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.36:2.93:3.20) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.74:8.35:9.12) (6.82:8.46:9.24))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2A")
 (INSTANCE uart_0\/uart_tx_inst\/txd_reg_RNO)
 (DELAY
  (ABSOLUTE
     (PORT A (9.43:11.69:12.77) (8.91:11.05:12.06))
     (IOPATH A Y (4.08:5.13:5.79) (4.01:5.04:5.68))
     (PORT B (13.65:16.92:18.47) (14.17:17.57:19.19))
     (IOPATH B Y (4.63:5.82:6.57) (4.68:5.88:6.64))
     (PORT S (9.09:11.27:12.30) (9.60:11.90:12.99))
     (IOPATH S Y (3.38:4.51:5.09) (3.30:4.60:5.20))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR3")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_I_69)
 (DELAY
  (ABSOLUTE
     (PORT A (7.37:9.14:9.98) (7.83:9.70:10.60))
     (IOPATH A Y (3.43:4.67:5.27) (3.21:4.64:5.23))
     (PORT B (7.08:8.78:9.58) (7.14:8.85:9.66))
     (IOPATH B Y (3.97:5.64:6.36) (4.38:5.53:6.24))
     (PORT C (6.94:8.61:9.40) (6.53:8.10:8.84))
     (IOPATH C Y (4.81:6.67:7.53) (5.26:8.73:9.86))
  )
 )
 )
 (CELL
 (CELLTYPE "XNOR2")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_0_I_46)
 (DELAY
  (ABSOLUTE
     (PORT A (2.36:2.93:3.20) (2.44:3.03:3.31))
     (IOPATH A Y (3.46:4.65:5.25) (3.21:4.64:5.23))
     (PORT B (10.90:13.51:14.75) (10.29:12.76:13.94))
     (IOPATH B Y (4.68:8.30:9.37) (4.25:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE uart_0\/uart_rx_inst\/bit_cnt_RNO\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.42:3.00:3.28) (2.34:2.90:3.17))
     (IOPATH A Y (3.45:4.33:4.88) (3.63:4.56:5.15))
     (PORT B (7.10:8.80:9.61) (7.73:9.58:10.46))
     (IOPATH B Y (4.17:5.24:5.91) (4.45:5.59:6.31))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram4__RNINP4B\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.57:8.15:8.90) (6.70:8.31:9.07))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR3")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d0_I_60)
 (DELAY
  (ABSOLUTE
     (PORT A (2.86:3.55:3.87) (2.71:3.36:3.67))
     (IOPATH A Y (2.43:4.33:4.88) (2.81:3.59:4.05))
     (PORT B (6.71:8.31:9.08) (6.82:8.46:9.24))
     (IOPATH B Y (3.97:5.64:6.36) (4.38:5.53:6.24))
     (PORT C (10.74:13.32:14.54) (11.22:13.91:15.19))
     (IOPATH C Y (6.15:10.36:11.70) (5.95:7.65:8.64))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE SPI_master_0\/PWDATA_RNO\[10\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.35:2.92:3.18) (2.27:2.82:3.08))
     (IOPATH A Y (3.45:4.33:4.88) (3.63:4.56:5.15))
     (PORT B (14.58:18.08:19.74) (13.51:16.75:18.29))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE uart_0\/uart_rx_inst\/bit_cnt_RNID85E\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (11.14:13.81:15.08) (10.32:12.79:13.96))
     (IOPATH A Y (2.56:3.22:3.63) (3.58:4.50:5.08))
     (PORT B (7.58:9.40:10.26) (7.00:8.68:9.47))
     (IOPATH B Y (3.63:4.56:5.15) (4.56:5.73:6.47))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram6_\[7\])
 (DELAY
  (ABSOLUTE
     (PORT D (23.13:28.68:31.31) (21.98:27.26:29.76))
     (PORT CLK (7.23:8.96:9.79) (7.26:9.00:9.83))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (12.59:15.61:17.04) (11.73:14.55:15.88))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram1_\[10\])
 (DELAY
  (ABSOLUTE
     (PORT D (14.01:17.38:18.97) (13.13:16.27:17.77))
     (PORT CLK (7.24:8.98:9.80) (7.27:9.01:9.84))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (15.59:19.33:21.11) (14.62:18.12:19.79))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR3B")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_awe1)
 (DELAY
  (ABSOLUTE
     (PORT A (12.59:15.61:17.04) (11.68:14.48:15.80))
     (IOPATH A Y (4.70:5.90:6.66) (4.52:5.68:6.41))
     (PORT B (3.32:4.12:4.50) (3.57:4.42:4.83))
     (IOPATH B Y (5.05:6.34:7.16) (4.52:5.68:6.41))
     (PORT C (5.06:6.27:6.84) (4.58:5.68:6.20))
     (IOPATH C Y (3.45:4.33:4.88) (2.54:3.19:3.60))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_datareg_RNO\[15\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (9.12:11.31:12.35) (8.69:10.78:11.77))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (15.60:19.34:21.12) (16.70:20.70:22.60))
     (IOPATH S Y (3.38:4.50:5.08) (3.30:4.60:5.20))
  )
 )
 )
 (CELL
 (CELLTYPE "XNOR2")
 (INSTANCE sp_fifo_0\/XNOR2_2)
 (DELAY
  (ABSOLUTE
     (PORT A (2.86:3.55:3.87) (2.71:3.36:3.67))
     (IOPATH A Y (2.43:4.33:4.88) (2.80:3.62:4.08))
     (PORT B (11.78:14.60:15.95) (10.69:13.26:14.47))
     (IOPATH B Y (4.68:8.30:9.37) (4.25:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_bitcnt\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.43:3.02:3.29) (2.54:3.14:3.43))
     (PORT CLK (6.82:8.46:9.23) (6.91:8.57:9.36))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.88:6.05:6.60) (4.53:5.62:6.13))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (27.32:33.87:36.98) (28.72:35.61:38.88))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.56:4.47:5.04))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (2.82:3.54:4.00))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "XOR3")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_I_65)
 (DELAY
  (ABSOLUTE
     (PORT A (8.28:10.26:11.21) (8.66:10.73:11.72))
     (IOPATH A Y (3.43:4.67:5.27) (3.21:4.64:5.23))
     (PORT B (6.75:8.37:9.13) (6.87:8.52:9.30))
     (IOPATH B Y (3.97:5.64:6.36) (4.38:5.53:6.24))
     (PORT C (6.87:8.52:9.30) (6.65:8.24:9.00))
     (IOPATH C Y (4.81:6.67:7.53) (5.26:8.73:9.86))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg\[16\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.47:3.06:3.34) (2.39:2.96:3.23))
     (PORT CLK (6.76:8.38:9.15) (6.86:8.51:9.29))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.00:6.20:6.77) (4.64:5.75:6.28))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "AND2A")
 (INSTANCE sp_fifo_0\/AND2_MEMORYWE)
 (DELAY
  (ABSOLUTE
     (PORT A (2.35:2.92:3.18) (2.27:2.82:3.08))
     (IOPATH A Y (2.87:3.60:4.07) (2.72:3.42:3.86))
     (PORT B (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram4__RNIOH6I1\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (24.47:30.34:33.13) (23.11:28.65:31.28))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE CORESPI_0\/USPI\/URF\/cfg_ssel\[6\])
 (DELAY
  (ABSOLUTE
     (PORT D (13.44:16.66:18.19) (12.65:15.69:17.13))
     (PORT CLK (7.22:8.96:9.78) (7.26:9.00:9.82))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.85:6.02:6.57) (4.51:5.59:6.11))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (9.28:11.51:12.57) (8.74:10.83:11.83))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (3.56:4.47:5.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_0_I_15)
 (DELAY
  (ABSOLUTE
     (PORT A (13.88:17.21:18.79) (13.15:16.31:17.81))
     (IOPATH A Y (2.56:3.22:3.63) (3.58:4.50:5.08))
     (PORT B (15.14:18.77:20.50) (14.37:17.81:19.45))
     (IOPATH B Y (3.63:4.56:5.15) (4.56:5.73:6.47))
  )
 )
 )
 (CELL
 (CELLTYPE "AO1")
 (INSTANCE uart_0\/uart_tx_inst\/un1_bit_cnt_5_I_22)
 (DELAY
  (ABSOLUTE
     (PORT A (2.27:2.82:3.08) (2.35:2.92:3.18))
     (IOPATH A Y (3.38:4.25:4.80) (2.56:3.22:3.63))
     (PORT B (11.47:14.21:15.52) (10.46:12.96:14.15))
     (IOPATH B Y (4.00:5.02:5.67) (4.22:5.30:5.98))
     (PORT C (2.50:3.10:3.39) (2.58:3.20:3.50))
     (IOPATH C Y (5.41:6.79:7.67) (4.98:6.25:7.06))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UCC\/clock_rx_q3_RNIF9K21)
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.36:2.93:3.20) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (10.94:13.57:14.81) (10.18:12.62:13.78))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "AX1C")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d2_I_78)
 (DELAY
  (ABSOLUTE
     (PORT A (7.80:9.66:10.55) (7.19:8.91:9.73))
     (IOPATH A Y (4.67:8.36:9.44) (4.30:5.54:6.26))
     (PORT B (7.31:9.07:9.90) (7.97:9.88:10.79))
     (IOPATH B Y (4.82:6.67:7.53) (5.31:8.86:10.00))
     (PORT C (7.52:9.32:10.18) (7.47:9.26:10.11))
     (IOPATH C Y (2.43:4.33:4.88) (2.81:3.59:4.05))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram0_\[12\])
 (DELAY
  (ABSOLUTE
     (PORT D (13.74:17.03:18.60) (12.59:15.60:17.04))
     (PORT CLK (7.07:8.76:9.56) (7.12:8.83:9.64))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (15.03:18.64:20.35) (14.35:17.79:19.42))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "AOI1B")
 (INSTANCE uart_control_0\/data_count_RNO_0\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (8.77:10.87:11.86) (8.37:10.37:11.33))
     (IOPATH A Y (6.58:8.27:9.33) (4.49:5.64:6.36))
     (PORT B (15.13:18.76:20.48) (14.37:17.81:19.45))
     (IOPATH B Y (6.42:8.07:9.11) (4.28:5.37:6.07))
     (PORT C (8.64:10.71:11.69) (8.27:10.26:11.20))
     (IOPATH C Y (2.81:3.53:3.98) (2.86:3.59:4.05))
  )
 )
 )
 (CELL
 (CELLTYPE "AO1D")
 (INSTANCE uart_0\/uart_tx_inst\/prescale_reg_RNO\[10\])
 (DELAY
  (ABSOLUTE
     (PORT A (10.23:12.68:13.84) (10.81:13.40:14.63))
     (IOPATH A Y (3.67:4.60:5.20) (3.27:4.11:4.64))
     (PORT B (15.65:19.40:21.18) (16.54:20.51:22.40))
     (IOPATH B Y (4.00:5.02:5.67) (4.22:5.30:5.98))
     (PORT C (2.47:3.06:3.34) (2.36:2.93:3.20))
     (IOPATH C Y (4.62:5.81:6.55) (4.46:5.61:6.33))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1P0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/clk_div_val_reg\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (6.45:7.99:8.73) (7.24:8.98:9.80))
     (PORT CLK (7.03:8.72:9.52) (7.10:8.80:9.61))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT PRE (4.91:6.08:6.64) (4.56:5.65:6.17))
     (IOPATH PRE Q (3.76:4.73:5.34) ())
     (PORT E (23.04:28.56:31.18) (24.27:30.09:32.85))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.31:4.16:4.69))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge PRE) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge PRE) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge PRE) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (3.07:3.85:4.35))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE SPI_master_0\/current_state_RNI5VHG\[10\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.86:3.55:3.87) (2.71:3.36:3.67))
     (IOPATH A Y (3.45:4.33:4.88) (3.63:4.56:5.15))
     (PORT B (5.76:7.15:7.80) (5.32:6.60:7.20))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram4_\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (3.00:3.72:4.06) (2.82:3.50:3.82))
     (PORT CLK (7.41:9.19:10.04) (7.41:9.18:10.03))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (16.60:20.58:22.47) (15.70:19.47:21.26))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "AO1")
 (INSTANCE CORESPI_0\/USPI\/URF\/sticky_RNO\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.36:2.93:3.20) (2.44:3.03:3.31))
     (IOPATH A Y (3.38:4.25:4.80) (2.56:3.22:3.63))
     (PORT B (2.94:3.64:3.98) (3.12:3.87:4.22))
     (IOPATH B Y (4.70:5.90:6.66) (4.49:5.64:6.36))
     (PORT C (2.65:3.29:3.59) (2.80:3.47:3.79))
     (IOPATH C Y (5.41:6.79:7.67) (4.98:6.25:7.06))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE CORESPI_0\/USPI\/UCON\/rx_fifo_read_0_a2_1)
 (DELAY
  (ABSOLUTE
     (PORT A (8.06:9.99:10.91) (8.40:10.42:11.38))
     (IOPATH A Y (2.87:3.60:4.07) (2.72:3.42:3.86))
     (PORT B (8.97:11.12:12.14) (8.54:10.58:11.56))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2B")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg_RNO_1\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.36:2.93:3.20))
     (IOPATH B Y (4.30:5.41:6.10) (3.90:4.90:5.53))
     (PORT S (10.96:13.59:14.84) (11.52:14.28:15.59))
     (IOPATH S Y (3.38:4.51:5.09) (3.30:4.60:5.20))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_0_I_24)
 (DELAY
  (ABSOLUTE
     (PORT A (9.94:12.32:13.45) (10.74:13.31:14.53))
     (IOPATH A Y (3.27:4.11:4.64) (3.70:4.65:5.25))
     (PORT B (10.20:12.65:13.81) (11.14:13.81:15.08))
     (IOPATH B Y (4.28:5.37:6.07) (4.40:5.53:6.24))
     (PORT C (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH C Y (4.52:5.68:6.41) (4.68:5.88:6.64))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE sp_fifo_0\/DFN1E1C0_dout\[12\])
 (DELAY
  (ABSOLUTE
     (PORT D (11.46:14.20:15.51) (11.85:14.70:16.05))
     (PORT CLK (7.10:8.80:9.61) (7.16:8.87:9.69))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.07:6.28:6.86) (4.70:5.83:6.37))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (2.87:3.56:3.89) (2.72:3.37:3.68))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.56:4.47:5.04))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram4__RNI9B4B\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.36:2.93:3.20) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.82:8.46:9.23) (6.89:8.54:9.33))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "AND2")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_I_114)
 (DELAY
  (ABSOLUTE
     (PORT A (2.35:2.92:3.18) (2.27:2.82:3.08))
     (IOPATH A Y (3.45:4.33:4.88) (3.63:4.56:5.15))
     (PORT B (2.98:3.69:4.03) (2.82:3.50:3.82))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_datareg_RNO_0\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.36:2.93:3.20))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (14.19:17.60:19.21) (13.25:16.43:17.94))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram0__RNIRKP81\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.56:3.17:3.46) (2.45:3.04:3.32))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.54:3.14:3.43) (2.45:3.04:3.32))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (12.10:15.00:16.37) (11.52:14.28:15.59))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2C")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_spi_data_out_RNO_9)
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.08:5.13:5.79) (4.01:5.04:5.68))
     (PORT B (9.68:12.00:13.10) (9.33:11.57:12.63))
     (IOPATH B Y (4.03:5.07:5.72) (4.13:5.19:5.86))
     (PORT S (10.48:12.99:14.19) (11.20:13.89:15.17))
     (IOPATH S Y (3.38:4.50:5.08) (3.30:4.60:5.20))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_state_RNO_0\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.48:4.32:4.71) (3.31:4.10:4.47))
     (IOPATH A Y (3.58:4.50:5.08) (2.56:3.22:3.63))
     (PORT B (16.94:21.00:22.93) (16.15:20.02:21.86))
     (IOPATH B Y (4.56:5.73:6.47) (3.63:4.56:5.15))
  )
 )
 )
 (CELL
 (CELLTYPE "AO1")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d0_I_92)
 (DELAY
  (ABSOLUTE
     (PORT A (8.30:10.29:11.24) (7.94:9.84:10.74))
     (IOPATH A Y (3.67:4.60:5.20) (3.27:4.11:4.64))
     (PORT B (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH B Y (4.00:5.02:5.67) (4.22:5.30:5.98))
     (PORT C (5.39:6.68:7.29) (5.60:6.95:7.59))
     (IOPATH C Y (5.41:6.79:7.67) (4.98:6.25:7.06))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram0__RNI3P4R2\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.36:2.93:3.20))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (13.46:16.69:18.22) (12.89:15.99:17.45))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "OA1B")
 (INSTANCE CORESPI_0\/USPI\/UCC\/clk_div_val_reg_RNI57QF3\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.09:6.32:6.90) (5.41:6.71:7.32))
     (IOPATH A Y (6.42:8.07:9.11) (4.28:5.37:6.07))
     (PORT B (2.84:3.53:3.85) (3.00:3.72:4.06))
     (IOPATH B Y (6.57:8.25:9.32) (4.49:5.64:6.36))
     (PORT C (15.81:19.60:21.40) (14.79:18.34:20.02))
     (IOPATH C Y (3.70:4.65:5.25) (3.43:4.31:4.87))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram5_\[8\])
 (DELAY
  (ABSOLUTE
     (PORT D (18.60:23.06:25.17) (17.11:21.22:23.16))
     (PORT CLK (7.19:8.91:9.73) (7.23:8.96:9.78))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (2.38:2.94:3.22) (2.30:2.85:3.11))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/clock_rx_q3)
 (DELAY
  (ABSOLUTE
     (PORT D (20.21:25.06:27.36) (18.67:23.15:25.27))
     (PORT CLK (7.22:8.96:9.78) (7.26:9.00:9.82))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.39:6.68:7.30) (4.96:6.15:6.72))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram1__RNI1LO72\[9\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.58:3.20:3.50) (2.50:3.10:3.39))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (12.54:15.55:16.98) (11.90:14.75:16.11))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE CORESPI_0\/USPI\/URF\/cfg_ssel_RNIUFUK\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (16.26:20.16:22.01) (16.97:21.04:22.97))
     (IOPATH A Y (4.17:5.24:5.91) (4.45:5.59:6.31))
     (PORT B (2.35:2.92:3.18) (2.27:2.82:3.08))
     (IOPATH B Y (2.87:3.60:4.07) (2.72:3.42:3.86))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE uart_control_0\/s_axis_din_tdata_reg\[15\])
 (DELAY
  (ABSOLUTE
     (PORT D (6.82:8.45:9.23) (6.61:8.19:8.95))
     (PORT CLK (7.20:8.93:9.75) (7.24:8.97:9.79))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.32:6.59:7.20) (4.90:6.08:6.63))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (9.34:11.58:12.65) (8.84:10.96:11.97))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (3.56:4.47:5.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE uart_0\/uart_tx_inst\/prescale_reg\[10\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.47:3.06:3.34) (2.39:2.96:3.23))
     (PORT CLK (7.28:9.03:9.86) (7.31:9.06:9.89))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.74:7.12:7.77) (5.25:6.51:7.11))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "XNOR2")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_0_I_5)
 (DELAY
  (ABSOLUTE
     (PORT A (10.42:12.92:14.11) (9.65:11.96:13.06))
     (IOPATH A Y (2.43:4.33:4.88) (2.80:3.62:4.08))
     (PORT B (2.98:3.69:4.03) (2.82:3.50:3.82))
     (IOPATH B Y (4.68:8.30:9.37) (4.25:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d2_I_117)
 (DELAY
  (ABSOLUTE
     (PORT A (6.89:8.54:9.33) (6.98:8.66:9.45))
     (IOPATH A Y (3.64:4.57:5.16) (4.43:5.56:6.28))
     (PORT B (6.79:8.42:9.19) (6.88:8.53:9.31))
     (IOPATH B Y (2.87:3.60:4.07) (2.72:3.42:3.86))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E0")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram7_\[8\])
 (DELAY
  (ABSOLUTE
     (PORT D (15.09:18.71:20.42) (14.37:17.81:19.45))
     (PORT CLK (6.81:8.44:9.21) (6.90:8.56:9.34))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (7.07:8.77:9.57) (7.34:9.10:9.94))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (3.07:3.85:4.35))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE SPI_master_0\/PSEL_RNO_0)
 (DELAY
  (ABSOLUTE
     (PORT A (10.60:13.15:14.35) (11.29:14.00:15.28))
     (IOPATH A Y (2.87:3.60:4.07) (2.72:3.42:3.86))
     (PORT B (2.94:3.64:3.98) (3.13:3.88:4.24))
     (IOPATH B Y (4.17:5.24:5.91) (4.45:5.59:6.31))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3C")
 (INSTANCE CoreAPB3_0\/CAPB3IIII\/PRDATA_12)
 (DELAY
  (ABSOLUTE
     (PORT A (9.91:12.29:13.42) (9.13:11.32:12.36))
     (IOPATH A Y (3.70:4.65:5.25) (3.27:4.11:4.64))
     (PORT B (42.76:53.01:57.88) (40.88:50.68:55.33))
     (IOPATH B Y (4.40:5.53:6.24) (4.28:5.37:6.07))
     (PORT C (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH C Y (4.70:5.90:6.66) (4.52:5.68:6.41))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE uart_control_0\/s_axis_din_tdata_reg_RNO\[15\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (15.51:19.23:21.00) (14.59:18.09:19.75))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "CLKINT")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/rd_pointer_q_RNI4TP4\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (7.51:9.31:10.16) (6.91:8.56:9.35))
     (IOPATH A Y (5.06:6.36:7.18) (5.37:6.75:7.61))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/txfifo_datadelay\[8\])
 (DELAY
  (ABSOLUTE
     (PORT D (9.92:12.30:13.43) (9.21:11.42:12.47))
     (PORT CLK (7.13:8.84:9.65) (7.17:8.89:9.71))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.26:6.52:7.12) (4.86:6.03:6.58))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "XNOR2")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_0_I_17)
 (DELAY
  (ABSOLUTE
     (PORT A (2.27:2.82:3.08) (2.35:2.92:3.18))
     (IOPATH A Y (3.46:4.65:5.25) (3.21:4.64:5.23))
     (PORT B (11.65:14.45:15.77) (10.90:13.51:14.75))
     (IOPATH B Y (4.68:8.30:9.37) (4.25:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3A")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg_RNO_4\[15\])
 (DELAY
  (ABSOLUTE
     (PORT A (11.54:14.31:15.63) (12.20:15.13:16.52))
     (IOPATH A Y (5.30:6.65:7.51) (4.82:6.05:6.83))
     (PORT B (18.98:23.53:25.70) (20.13:24.96:27.25))
     (IOPATH B Y (3.70:4.65:5.25) (3.27:4.11:4.64))
     (PORT C (12.96:16.06:17.54) (12.28:15.22:16.62))
     (IOPATH C Y (5.05:6.34:7.16) (4.52:5.68:6.41))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram3_\[6\])
 (DELAY
  (ABSOLUTE
     (PORT D (20.40:25.29:27.61) (19.17:23.77:25.95))
     (PORT CLK (6.99:8.67:9.47) (7.07:8.76:9.57))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (13.23:16.40:17.91) (12.25:15.19:16.59))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "AND2")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_I_115)
 (DELAY
  (ABSOLUTE
     (PORT A (9.09:11.27:12.31) (8.33:10.33:11.28))
     (IOPATH A Y (3.45:4.33:4.88) (3.63:4.56:5.15))
     (PORT B (12.97:16.08:17.55) (12.23:15.16:16.55))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/clock_rx_q1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.39:2.96:3.23) (2.47:3.06:3.34))
     (PORT CLK (7.12:8.83:9.64) (7.17:8.89:9.70))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.08:6.30:6.87) (4.70:5.83:6.37))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "AO1")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_I_91)
 (DELAY
  (ABSOLUTE
     (PORT A (11.57:14.35:15.66) (10.78:13.37:14.60))
     (IOPATH A Y (3.67:4.60:5.20) (3.27:4.11:4.64))
     (PORT B (3.25:4.03:4.40) (3.06:3.79:4.14))
     (IOPATH B Y (4.00:5.02:5.67) (4.22:5.30:5.98))
     (PORT C (7.79:9.65:10.54) (8.47:10.50:11.47))
     (IOPATH C Y (5.41:6.79:7.67) (4.98:6.25:7.06))
  )
 )
 )
 (CELL
 (CELLTYPE "OA1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/un1_counter_q_m1)
 (DELAY
  (ABSOLUTE
     (PORT A (4.11:5.10:5.57) (3.79:4.70:5.13))
     (IOPATH A Y (6.94:8.72:9.84) (5.16:6.48:7.32))
     (PORT B (3.00:3.72:4.06) (2.82:3.50:3.82))
     (IOPATH B Y (6.36:7.99:9.02) (4.60:5.78:6.52))
     (PORT C (2.84:3.52:3.84) (2.69:3.33:3.64))
     (IOPATH C Y (2.81:3.53:3.98) (2.86:3.59:4.05))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE uart_0\/uart_tx_inst\/prescale_reg_RNICMQ62\[14\])
 (DELAY
  (ABSOLUTE
     (PORT A (22.09:27.39:29.91) (20.83:25.82:28.19))
     (IOPATH A Y (3.64:4.57:5.16) (4.43:5.56:6.28))
     (PORT B (6.63:8.23:8.98) (6.74:8.36:9.13))
     (IOPATH B Y (2.87:3.60:4.07) (2.72:3.42:3.86))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE SPI_master_0\/current_state\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.47:3.06:3.34) (2.36:2.93:3.20))
     (PORT CLK (7.08:8.78:9.58) (7.14:8.85:9.66))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.23:6.48:7.08) (4.84:6.00:6.56))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "AND2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/un1_rd_pointer_q_I_1)
 (DELAY
  (ABSOLUTE
     (PORT A (6.73:8.34:9.11) (6.83:8.47:9.25))
     (IOPATH A Y (3.45:4.33:4.88) (3.63:4.56:5.15))
     (PORT B (8.92:11.05:12.07) (8.48:10.51:11.48))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram7__RNIQ2I53\[15\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.57:3.19:3.48) (2.49:3.09:3.38))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (12.13:15.03:16.41) (11.47:14.22:15.52))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram7__RNI6ETA1\[16\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.36:2.93:3.20))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (14.77:18.32:20.00) (13.86:17.18:18.76))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR3")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_I_78)
 (DELAY
  (ABSOLUTE
     (PORT A (2.27:2.82:3.08) (2.35:2.92:3.18))
     (IOPATH A Y (3.43:4.67:5.27) (3.21:4.64:5.23))
     (PORT B (6.78:8.41:9.18) (6.88:8.53:9.31))
     (IOPATH B Y (3.97:5.64:6.36) (4.38:5.53:6.24))
     (PORT C (6.84:8.48:9.26) (6.65:8.25:9.00))
     (IOPATH C Y (4.81:6.67:7.53) (5.26:8.73:9.86))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE uart_0\/uart_tx_inst\/prescale_reg_RNO_0\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.67:3.31:3.62) (2.59:3.21:3.51))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.59:3.21:3.51) (2.67:3.31:3.62))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (13.97:17.32:18.91) (14.99:18.58:20.29))
     (IOPATH S Y (3.38:4.50:5.08) (3.30:4.60:5.20))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram4_\[11\])
 (DELAY
  (ABSOLUTE
     (PORT D (9.65:11.96:13.06) (9.18:11.38:12.42))
     (PORT CLK (7.17:8.90:9.71) (7.21:8.94:9.76))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (9.37:11.62:12.68) (8.77:10.88:11.87))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE uart_control_0\/PC_data_count\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.36:2.93:3.20) (2.47:3.06:3.34))
     (PORT CLK (7.27:9.01:9.84) (7.29:9.04:9.87))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.23:6.48:7.08) (4.84:6.00:6.56))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "OR2B")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_state_tr14_5_3_i_o3)
 (DELAY
  (ABSOLUTE
     (PORT A (10.52:13.05:14.25) (9.57:11.86:12.95))
     (IOPATH A Y (3.63:4.56:5.15) (3.45:4.33:4.88))
     (PORT B (12.11:15.02:16.39) (11.52:14.28:15.59))
     (IOPATH B Y (4.43:5.56:6.28) (3.64:4.57:5.16))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/msrxp_strobe)
 (DELAY
  (ABSOLUTE
     (PORT D (18.96:23.51:25.66) (20.29:25.15:27.46))
     (PORT CLK (7.31:9.07:9.90) (7.35:9.11:9.95))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.27:6.54:7.14) (4.86:6.03:6.59))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE uart_0\/uart_tx_inst\/prescale_reg\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (9.82:12.17:13.29) (9.29:11.51:12.57))
     (PORT CLK (6.84:8.48:9.26) (6.93:8.59:9.38))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.74:7.12:7.77) (5.25:6.51:7.11))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram0__RNIJTJ9\[9\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.49:3.09:3.38) (2.57:3.19:3.48))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.81:8.44:9.21) (6.89:8.55:9.33))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE UART_fifo_0\/DFN1C0_DVLDI)
 (DELAY
  (ABSOLUTE
     (PORT D (2.39:2.96:3.23) (2.47:3.06:3.34))
     (PORT CLK (6.85:8.49:9.27) (6.93:8.60:9.39))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.03:6.23:6.81) (4.67:5.78:6.32))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "XNOR2")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_0_I_9)
 (DELAY
  (ABSOLUTE
     (PORT A (2.27:2.82:3.08) (2.35:2.92:3.18))
     (IOPATH A Y (3.46:4.65:5.25) (3.21:4.64:5.23))
     (PORT B (9.00:11.15:12.18) (8.60:10.66:11.64))
     (IOPATH B Y (4.68:8.30:9.37) (4.25:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE uart_0\/uart_tx_inst\/data_reg_RNO\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (9.12:11.31:12.35) (8.67:10.75:11.73))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (20.43:25.33:27.65) (18.72:23.20:25.33))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_0_I_51)
 (DELAY
  (ABSOLUTE
     (PORT A (9.67:11.99:13.09) (10.44:12.95:14.14))
     (IOPATH A Y (3.27:4.11:4.64) (3.70:4.65:5.25))
     (PORT B (2.87:3.55:3.88) (3.02:3.75:4.09))
     (IOPATH B Y (4.28:5.37:6.07) (4.40:5.53:6.24))
     (PORT C (4.75:5.89:6.43) (5.06:6.28:6.86))
     (IOPATH C Y (4.52:5.68:6.41) (4.68:5.88:6.64))
  )
 )
 )
 (CELL
 (CELLTYPE "INV")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_re_q2_RNO)
 (DELAY
  (ABSOLUTE
     (PORT A (7.44:9.22:10.07) (7.20:8.93:9.75))
     (IOPATH A Y (3.58:4.50:5.08) (2.56:3.22:3.63))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_re_q2_RNILHVH)
 (DELAY
  (ABSOLUTE
     (PORT A (2.27:2.82:3.08) (2.35:2.92:3.18))
     (IOPATH A Y (2.87:3.60:4.07) (2.72:3.42:3.86))
     (PORT B (11.72:14.53:15.86) (11.00:13.64:14.90))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE CORESPI_0\/USPI\/URF\/int_raw_RNI3GG72\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (9.48:11.75:12.83) (10.37:12.86:14.04))
     (IOPATH A Y (3.27:4.11:4.64) (3.70:4.65:5.25))
     (PORT B (8.42:10.44:11.39) (8.80:10.91:11.92))
     (IOPATH B Y (4.28:5.37:6.07) (4.40:5.53:6.24))
     (PORT C (9.10:11.28:12.31) (9.58:11.88:12.97))
     (IOPATH C Y (4.52:5.68:6.41) (4.68:5.88:6.64))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE uart_0\/uart_tx_inst\/prescale_reg_RNIEOQ62\[16\])
 (DELAY
  (ABSOLUTE
     (PORT A (16.01:19.85:21.67) (15.08:18.70:20.41))
     (IOPATH A Y (3.64:4.57:5.16) (4.43:5.56:6.28))
     (PORT B (6.80:8.43:9.21) (6.88:8.53:9.32))
     (IOPATH B Y (2.87:3.60:4.07) (2.72:3.42:3.86))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d2_I_79)
 (DELAY
  (ABSOLUTE
     (PORT A (2.71:3.36:3.67) (2.86:3.55:3.87))
     (IOPATH A Y (2.87:3.60:4.07) (2.72:3.42:3.86))
     (PORT B (6.79:8.42:9.20) (6.89:8.54:9.33))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram6__RNIN5TR\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.41:2.99:3.26) (2.49:3.09:3.37))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.39:2.96:3.23) (2.49:3.09:3.37))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.69:8.29:9.05) (6.78:8.41:9.18))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "XNOR2")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_0_I_46)
 (DELAY
  (ABSOLUTE
     (PORT A (7.04:8.73:9.53) (7.65:9.48:10.35))
     (IOPATH A Y (3.46:4.65:5.25) (3.21:4.64:5.23))
     (PORT B (9.57:11.87:12.96) (8.95:11.10:12.12))
     (IOPATH B Y (4.68:8.30:9.37) (4.25:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram5_\[11\])
 (DELAY
  (ABSOLUTE
     (PORT D (15.93:19.75:21.56) (14.91:18.49:20.19))
     (PORT CLK (7.39:9.17:10.01) (7.39:9.17:10.01))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (10.56:13.09:14.29) (9.96:12.34:13.48))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram6_\[8\])
 (DELAY
  (ABSOLUTE
     (PORT D (16.96:21.03:22.96) (16.01:19.85:21.67))
     (PORT CLK (6.81:8.44:9.21) (6.90:8.56:9.34))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (20.03:24.84:27.12) (19.13:23.72:25.89))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram1__RNI3L0J\[10\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.81:8.44:9.21) (6.89:8.55:9.33))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram6_\[12\])
 (DELAY
  (ABSOLUTE
     (PORT D (16.03:19.88:21.70) (15.36:19.04:20.79))
     (PORT CLK (7.33:9.09:9.92) (7.34:9.10:9.94))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (17.56:21.78:23.78) (16.76:20.78:22.69))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR3C")
 (INSTANCE CORESPI_0\/USPI\/URXF\/rd_pointer_q_0_RNIOI0P\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.35:2.92:3.18) (2.27:2.82:3.08))
     (IOPATH A Y (3.70:4.65:5.25) (3.27:4.11:4.64))
     (PORT B (10.41:12.91:14.09) (9.71:12.03:13.14))
     (IOPATH B Y (4.40:5.53:6.24) (4.28:5.37:6.07))
     (PORT C (6.72:8.33:9.10) (6.84:8.48:9.26))
     (IOPATH C Y (4.70:5.90:6.66) (4.52:5.68:6.41))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram5_\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (4.12:5.11:5.58) (3.77:4.68:5.11))
     (PORT CLK (7.28:9.03:9.86) (7.30:9.05:9.89))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (16.35:20.27:22.13) (15.48:19.20:20.96))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR3A")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_state_RNO_1\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.98:3.69:4.03) (2.80:3.47:3.79))
     (IOPATH A Y (4.68:5.88:6.64) (4.52:5.68:6.41))
     (PORT B (16.75:20.76:22.67) (15.98:19.81:21.63))
     (IOPATH B Y (3.45:4.33:4.88) (2.54:3.19:3.60))
     (PORT C (9.82:12.17:13.29) (9.32:11.55:12.61))
     (IOPATH C Y (5.05:6.34:7.16) (4.52:5.68:6.41))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E0")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram7_\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (17.80:22.06:24.09) (18.83:23.34:25.49))
     (PORT CLK (7.33:9.08:9.92) (7.34:9.10:9.93))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (14.56:18.05:19.71) (15.51:19.23:21.00))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (3.07:3.85:4.35))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram3_\[16\])
 (DELAY
  (ABSOLUTE
     (PORT D (4.12:5.11:5.58) (3.84:4.77:5.20))
     (PORT CLK (6.76:8.38:9.15) (6.87:8.51:9.29))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (14.61:18.11:19.78) (15.33:19.00:20.75))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (3.07:3.85:4.35))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/msrxs_shiftreg\[11\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.36:2.93:3.20) (2.47:3.06:3.34))
     (PORT CLK (7.51:9.31:10.17) (7.49:9.29:10.14))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.08:6.30:6.88) (4.70:5.83:6.37))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (14.95:18.54:20.24) (14.08:17.45:19.05))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.56:4.47:5.04))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram1__RNIIPQL1\[15\])
 (DELAY
  (ABSOLUTE
     (PORT A (4.90:6.08:6.64) (4.56:5.66:6.18))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.58:3.20:3.50) (2.50:3.10:3.39))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (11.09:13.75:15.01) (10.58:13.12:14.33))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram0_\[6\])
 (DELAY
  (ABSOLUTE
     (PORT D (8.43:10.46:11.42) (7.70:9.55:10.43))
     (PORT CLK (7.02:8.71:9.51) (7.09:8.79:9.60))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (15.02:18.62:20.33) (14.49:17.96:19.61))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "AND2")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_I_9)
 (DELAY
  (ABSOLUTE
     (PORT A (7.51:9.32:10.17) (8.20:10.16:11.10))
     (IOPATH A Y (2.87:3.60:4.07) (2.72:3.42:3.86))
     (PORT B (6.94:8.60:9.39) (7.02:8.71:9.50))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "AO1D")
 (INSTANCE uart_0\/uart_tx_inst\/prescale_reg_RNO\[12\])
 (DELAY
  (ABSOLUTE
     (PORT A (17.54:21.75:23.74) (18.58:23.03:25.15))
     (IOPATH A Y (3.67:4.60:5.20) (3.27:4.11:4.64))
     (PORT B (12.45:15.44:16.86) (13.07:16.21:17.70))
     (IOPATH B Y (4.00:5.02:5.67) (4.22:5.30:5.98))
     (PORT C (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH C Y (4.62:5.81:6.55) (4.46:5.61:6.33))
  )
 )
 )
 (CELL
 (CELLTYPE "AO1A")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d1_I_93)
 (DELAY
  (ABSOLUTE
     (PORT A (7.56:9.37:10.23) (7.51:9.31:10.17))
     (IOPATH A Y (3.38:4.25:4.80) (2.56:3.22:3.63))
     (PORT B (7.71:9.56:10.44) (7.66:9.49:10.36))
     (IOPATH B Y (4.00:5.02:5.67) (4.22:5.30:5.98))
     (PORT C (7.70:9.55:10.42) (7.66:9.49:10.36))
     (IOPATH C Y (4.62:5.81:6.55) (4.46:5.61:6.33))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram2__RNID1LU\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.76:8.38:9.15) (6.85:8.49:9.27))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_0_I_31)
 (DELAY
  (ABSOLUTE
     (PORT A (19.04:23.61:25.77) (20.53:25.46:27.79))
     (IOPATH A Y (3.27:4.11:4.64) (3.70:4.65:5.25))
     (PORT B (8.14:10.10:11.02) (7.80:9.67:10.56))
     (IOPATH B Y (4.52:5.68:6.41) (5.04:6.33:7.14))
     (PORT C (9.10:11.28:12.31) (8.61:10.67:11.65))
     (IOPATH C Y (4.82:6.05:6.83) (5.30:6.65:7.51))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E0")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram7_\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (17.14:21.26:23.21) (16.24:20.13:21.98))
     (PORT CLK (6.89:8.54:9.33) (6.98:8.66:9.45))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (16.40:20.33:22.20) (17.35:21.51:23.48))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (3.07:3.85:4.35))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram6__RNIHVSR\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.87:8.51:9.29) (6.93:8.59:9.38))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/un1_rd_pointer_q_I_12)
 (DELAY
  (ABSOLUTE
     (PORT A (2.86:3.55:3.87) (2.70:3.35:3.65))
     (IOPATH A Y (2.43:4.33:4.88) (2.80:3.62:4.08))
     (PORT B (2.84:3.53:3.85) (3.00:3.72:4.06))
     (IOPATH B Y (4.51:6.36:7.18) (5.28:8.75:9.87))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR3")
 (INSTANCE CORESPI_0\/USPI\/URXF\/un1_counter_q_m18)
 (DELAY
  (ABSOLUTE
     (PORT A (2.35:2.92:3.18) (2.27:2.82:3.08))
     (IOPATH A Y (2.43:4.33:4.88) (2.81:3.59:4.05))
     (PORT B (4.11:5.10:5.57) (3.80:4.71:5.14))
     (IOPATH B Y (3.97:5.64:6.36) (4.38:5.53:6.24))
     (PORT C (4.64:5.75:6.28) (4.33:5.37:5.86))
     (IOPATH C Y (4.81:6.67:7.53) (5.26:8.73:9.86))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/clk_div_val_reg\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.47:3.06:3.34) (2.36:2.93:3.20))
     (PORT CLK (6.89:8.55:9.33) (6.99:8.66:9.46))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.88:6.05:6.60) (4.54:5.63:6.14))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (23.77:29.47:32.18) (25.09:31.11:33.97))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (3.56:4.47:5.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (2.82:3.54:4.00))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE uart_control_0\/PC_data_reg\[6\])
 (DELAY
  (ABSOLUTE
     (PORT D (8.59:10.65:11.62) (8.22:10.20:11.13))
     (PORT CLK (7.16:8.87:9.69) (7.21:8.93:9.75))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.82:7.22:7.88) (5.44:6.74:7.36))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (10.86:13.47:14.70) (11.65:14.44:15.77))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (3.56:4.47:5.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (2.82:3.54:4.00))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/SYNC2_stxp_strobetx)
 (DELAY
  (ABSOLUTE
     (PORT D (2.47:3.06:3.34) (2.36:2.93:3.20))
     (PORT CLK (7.27:9.02:9.84) (7.29:9.04:9.87))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.18:6.42:7.01) (4.79:5.94:6.49))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg\[10\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.47:3.06:3.34) (2.39:2.96:3.23))
     (PORT CLK (6.67:8.27:9.03) (6.80:8.43:9.20))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.91:6.09:6.65) (4.56:5.65:6.17))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_bitsel_RNIDTB5\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.92:4.86:5.31) (3.61:4.48:4.89))
     (IOPATH A Y (2.56:3.22:3.63) (3.58:4.50:5.08))
     (PORT B (3.52:4.36:4.76) (3.28:4.07:4.45))
     (IOPATH B Y (3.63:4.56:5.15) (4.56:5.73:6.47))
  )
 )
 )
 (CELL
 (CELLTYPE "CLKINT")
 (INSTANCE uart_0\/uart_rx_inst\/bit_cnt_RNIMRRQ_1\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (31.11:38.57:42.11) (29.86:37.02:40.42))
     (IOPATH A Y (5.06:6.36:7.18) (5.37:6.75:7.61))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE CORESPI_0\/USPI\/URF\/sticky_RNIJL433\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (9.86:12.22:13.34) (10.24:12.70:13.86))
     (IOPATH A Y (3.27:4.11:4.64) (3.70:4.65:5.25))
     (PORT B (9.21:11.42:12.46) (8.95:11.10:12.12))
     (IOPATH B Y (4.52:5.68:6.41) (5.04:6.33:7.14))
     (PORT C (8.99:11.14:12.17) (9.27:11.49:12.55))
     (IOPATH C Y (4.52:5.68:6.41) (4.68:5.88:6.64))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR3")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_I_63)
 (DELAY
  (ABSOLUTE
     (PORT A (13.76:17.06:18.62) (14.52:18.00:19.65))
     (IOPATH A Y (3.43:4.67:5.27) (3.21:4.64:5.23))
     (PORT B (6.83:8.47:9.25) (6.94:8.60:9.39))
     (IOPATH B Y (3.97:5.64:6.36) (4.38:5.53:6.24))
     (PORT C (6.87:8.52:9.30) (6.64:8.23:8.99))
     (IOPATH C Y (4.81:6.67:7.53) (5.26:8.73:9.86))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2")
 (INSTANCE CORESPI_0\/USPI\/URF\/control1_RNIMUAA\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.35:2.92:3.18) (2.27:2.82:3.08))
     (IOPATH A Y (3.58:4.50:5.08) (2.56:3.22:3.63))
     (PORT B (18.62:23.09:25.21) (17.74:22.00:24.02))
     (IOPATH B Y (4.56:5.73:6.47) (3.63:4.56:5.15))
  )
 )
 )
 (CELL
 (CELLTYPE "CLKINT")
 (INSTANCE uart_0\/uart_tx_inst\/bit_cnt_RNIO6S22_0\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (7.85:9.73:10.63) (8.21:10.18:11.11))
     (IOPATH A Y (5.27:6.62:7.47) (5.41:6.79:7.67))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE CORESPI_0\/USPI\/URF\/CLK_DIV\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (9.17:11.37:12.42) (8.71:10.79:11.78))
     (PORT CLK (6.89:8.55:9.33) (6.99:8.66:9.46))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.88:6.05:6.60) (4.54:5.63:6.14))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (20.34:25.22:27.53) (18.94:23.48:25.64))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (3.56:4.47:5.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2A")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram4__RNITUS78\[8\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.36:5.48:6.19) (4.70:5.90:6.66))
     (PORT B (2.47:3.06:3.34) (2.36:2.93:3.20))
     (IOPATH B Y (3.90:4.90:5.53) (4.30:5.41:6.10))
     (PORT S (2.84:3.52:3.84) (2.69:3.33:3.64))
     (IOPATH S Y (2.59:4.25:4.80) (2.64:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE uart_control_0\/un2_FIFO_count_1_1_SUM1)
 (DELAY
  (ABSOLUTE
     (PORT A (2.86:3.55:3.87) (2.71:3.36:3.67))
     (IOPATH A Y (2.43:4.33:4.88) (2.80:3.62:4.08))
     (PORT B (3.47:4.30:4.69) (3.27:4.05:4.42))
     (IOPATH B Y (4.68:8.30:9.37) (4.25:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE UART_fifo_0\/DFN1E1C0_dout\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (13.74:17.03:18.60) (14.23:17.65:19.27))
     (PORT CLK (6.92:8.58:9.37) (7.01:8.69:9.49))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.84:6.00:6.55) (4.49:5.57:6.08))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (13.53:16.78:18.32) (12.58:15.59:17.03))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.56:4.47:5.04))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_0_I_42)
 (DELAY
  (ABSOLUTE
     (PORT A (25.12:31.15:34.01) (27.19:33.71:36.81))
     (IOPATH A Y (3.27:4.11:4.64) (3.70:4.65:5.25))
     (PORT B (3.28:4.07:4.45) (3.52:4.36:4.76))
     (IOPATH B Y (4.28:5.37:6.07) (4.40:5.53:6.24))
     (PORT C (2.82:3.50:3.82) (3.00:3.72:4.06))
     (IOPATH C Y (4.52:5.68:6.41) (4.68:5.88:6.64))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg_RNIRPHC3\[8\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.27:2.82:3.08) (2.35:2.92:3.18))
     (IOPATH A Y (3.27:4.11:4.64) (3.70:4.65:5.25))
     (PORT B (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH B Y (4.28:5.37:6.07) (4.40:5.53:6.24))
     (PORT C (7.31:9.07:9.90) (7.97:9.88:10.79))
     (IOPATH C Y (4.52:5.68:6.41) (4.68:5.88:6.64))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram7_\[15\])
 (DELAY
  (ABSOLUTE
     (PORT D (14.00:17.36:18.95) (13.44:16.66:18.19))
     (PORT CLK (7.24:8.98:9.80) (7.27:9.01:9.84))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (15.50:19.22:20.99) (16.46:20.41:22.28))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (3.07:3.85:4.35))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E0C0")
 (INSTANCE SPI_master_0\/SPI_data\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.36:2.93:3.20) (2.47:3.06:3.34))
     (PORT CLK (6.67:8.27:9.03) (6.79:8.42:9.19))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.74:5.88:6.42) (4.42:5.48:5.98))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (22.94:28.44:31.05) (24.01:29.77:32.50))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (3.07:3.85:4.35))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram1_\[9\])
 (DELAY
  (ABSOLUTE
     (PORT D (15.70:19.46:21.25) (15.02:18.62:20.33))
     (PORT CLK (7.46:9.25:10.10) (7.47:9.26:10.11))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (10.26:12.73:13.89) (9.48:11.75:12.83))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE uart_control_0\/s_axis_din_tdata_reg\[14\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.47:3.06:3.34) (2.36:2.93:3.20))
     (PORT CLK (7.02:8.71:9.51) (7.09:8.79:9.60))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.13:6.36:6.94) (4.73:5.87:6.41))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (17.48:21.67:23.66) (16.72:20.73:22.63))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (3.56:4.47:5.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE uart_control_0\/data_count\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.47:3.06:3.34) (2.39:2.96:3.23))
     (PORT CLK (6.76:8.39:9.16) (6.87:8.51:9.30))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.19:6.43:7.02) (4.81:5.96:6.51))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "AND2")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_I_117)
 (DELAY
  (ABSOLUTE
     (PORT A (2.35:2.92:3.18) (2.27:2.82:3.08))
     (IOPATH A Y (3.45:4.33:4.88) (3.63:4.56:5.15))
     (PORT B (2.98:3.69:4.03) (2.82:3.50:3.82))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d1_I_94)
 (DELAY
  (ABSOLUTE
     (PORT A (2.86:3.55:3.87) (2.71:3.36:3.67))
     (IOPATH A Y (2.56:3.22:3.63) (3.58:4.50:5.08))
     (PORT B (2.98:3.69:4.03) (2.82:3.50:3.82))
     (IOPATH B Y (3.63:4.56:5.15) (4.56:5.73:6.47))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE uart_control_0\/PC_data_reg\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.47:3.06:3.34) (2.36:2.93:3.20))
     (PORT CLK (7.27:9.01:9.84) (7.29:9.04:9.87))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.95:6.13:6.70) (4.58:5.68:6.20))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (5.28:6.54:7.14) (5.71:7.08:7.73))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (3.56:4.47:5.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (2.82:3.54:4.00))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram6_\[15\])
 (DELAY
  (ABSOLUTE
     (PORT D (24.94:30.92:33.76) (23.93:29.67:32.39))
     (PORT CLK (7.08:8.77:9.58) (7.13:8.85:9.66))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (9.62:11.92:13.02) (8.90:11.04:12.05))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE sp_fifo_0\/DFN1C0_MEM_WADDR\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (3.07:3.80:4.15) (2.91:3.61:3.95))
     (PORT CLK (7.05:8.74:9.54) (7.11:8.82:9.63))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.01:6.21:6.78) (4.66:5.78:6.31))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram0__RNI3TP81\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.36:2.93:3.20))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (16.32:20.23:22.09) (15.45:19.16:20.91))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE uart_0\/uart_tx_inst\/bit_cnt\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (5.35:6.63:7.24) (5.77:7.15:7.81))
     (PORT CLK (7.03:8.71:9.51) (7.09:8.80:9.60))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.23:6.48:7.08) (4.83:5.99:6.54))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_bitsel\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.54:3.14:3.43) (2.43:3.02:3.29))
     (PORT CLK (7.52:9.32:10.17) (7.50:9.29:10.15))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.20:6.45:7.04) (4.81:5.97:6.51))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (10.50:13.01:14.21) (9.77:12.12:13.23))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (3.56:4.47:5.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram6_\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (14.10:17.48:19.09) (14.79:18.34:20.02))
     (PORT CLK (7.33:9.08:9.92) (7.34:9.10:9.93))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (12.55:15.56:16.99) (11.68:14.48:15.81))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE uart_control_0\/s_axis_din_tdata_reg_RNO\[14\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (9.44:11.70:12.77) (8.99:11.14:12.16))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE uart_0\/uart_tx_inst\/prescale_reg_RNI5JHM\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (13.09:16.23:17.72) (12.61:15.64:17.07))
     (IOPATH A Y (2.56:3.22:3.63) (3.58:4.50:5.08))
     (PORT B (10.85:13.45:14.69) (10.40:12.90:14.08))
     (IOPATH B Y (3.63:4.56:5.15) (4.56:5.73:6.47))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram0_\[9\])
 (DELAY
  (ABSOLUTE
     (PORT D (12.77:15.83:17.28) (11.94:14.81:16.17))
     (PORT CLK (7.05:8.74:9.54) (7.11:8.82:9.63))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (20.59:25.53:27.88) (19.66:24.37:26.61))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_state\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.47:3.06:3.34) (2.39:2.96:3.23))
     (PORT CLK (7.13:8.84:9.65) (7.17:8.89:9.71))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.27:6.53:7.13) (4.87:6.03:6.59))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "AOI1B")
 (INSTANCE uart_0\/uart_tx_inst\/bit_cnt_RNO\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (9.39:11.64:12.71) (9.89:12.26:13.39))
     (IOPATH A Y (6.94:8.72:9.84) (5.16:6.48:7.32))
     (PORT B (11.21:13.89:15.17) (10.45:12.95:14.14))
     (IOPATH B Y (6.42:8.07:9.11) (4.28:5.37:6.07))
     (PORT C (2.27:2.82:3.08) (2.35:2.92:3.18))
     (IOPATH C Y (3.70:4.65:5.25) (3.43:4.31:4.87))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram6_\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (15.29:18.96:20.70) (14.53:18.02:19.67))
     (PORT CLK (6.89:8.54:9.33) (6.98:8.66:9.45))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (12.77:15.83:17.28) (11.88:14.73:16.08))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_first_RNO)
 (DELAY
  (ABSOLUTE
     (PORT A (14.41:17.86:19.50) (15.13:18.76:20.48))
     (IOPATH A Y (4.17:5.24:5.91) (4.45:5.59:6.31))
     (PORT B (3.36:4.16:4.55) (3.13:3.88:4.23))
     (IOPATH B Y (2.87:3.60:4.07) (2.72:3.42:3.86))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/msrxs_shiftreg\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.36:2.93:3.20) (2.47:3.06:3.34))
     (PORT CLK (7.51:9.31:10.17) (7.49:9.29:10.14))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.08:6.30:6.88) (4.70:5.83:6.37))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (19.02:23.58:25.75) (18.09:22.42:24.48))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.56:4.47:5.04))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d0_I_82)
 (DELAY
  (ABSOLUTE
     (PORT A (2.27:2.82:3.08) (2.35:2.92:3.18))
     (IOPATH A Y (2.87:3.60:4.07) (2.72:3.42:3.86))
     (PORT B (10.05:12.46:13.60) (9.22:11.43:12.48))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE CORESPI_0\/USPI\/URF\/sticky_RNO_0\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.36:2.93:3.20) (2.44:3.03:3.31))
     (IOPATH A Y (2.87:3.60:4.07) (2.72:3.42:3.86))
     (PORT B (4.73:5.86:6.40) (5.15:6.38:6.97))
     (IOPATH B Y (4.17:5.24:5.91) (4.45:5.59:6.31))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE UART_fifo_0\/DFN1E1C0_dout\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (15.19:18.83:20.56) (15.85:19.65:21.46))
     (PORT CLK (6.85:8.49:9.27) (6.93:8.60:9.39))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.82:5.98:6.53) (4.48:5.55:6.06))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (3.36:4.16:4.55) (3.13:3.88:4.23))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.56:4.47:5.04))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram0__RNICAGP2\[8\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.58:3.20:3.50) (2.50:3.10:3.39))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.36:2.93:3.20))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (15.91:19.72:21.54) (15.30:18.96:20.71))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3C")
 (INSTANCE UART_fifo_0\/AND2_FULLINT)
 (DELAY
  (ABSOLUTE
     (PORT A (2.27:2.82:3.08) (2.35:2.92:3.18))
     (IOPATH A Y (3.45:4.33:4.88) (2.54:3.19:3.60))
     (PORT B (6.56:8.13:8.88) (6.94:8.61:9.40))
     (IOPATH B Y (5.05:6.34:7.16) (4.52:5.68:6.41))
     (PORT C (2.47:3.06:3.34) (2.36:2.93:3.20))
     (IOPATH C Y (4.70:5.90:6.66) (4.52:5.68:6.41))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram4__RNIBLRB1\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.49:3.09:3.37) (2.41:2.99:3.26))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.49:3.09:3.37) (2.39:2.96:3.23))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (12.76:15.82:17.27) (12.13:15.04:16.42))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_state_RNO_1\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.93:4.87:5.32) (4.29:5.32:5.81))
     (IOPATH A Y (4.17:5.24:5.91) (4.45:5.59:6.31))
     (PORT B (14.83:18.39:20.08) (14.12:17.50:19.11))
     (IOPATH B Y (2.87:3.60:4.07) (2.72:3.42:3.86))
  )
 )
 )
 (CELL
 (CELLTYPE "OA1")
 (INSTANCE uart_0\/uart_tx_inst\/prescale_reg_RNO\[9\])
 (DELAY
  (ABSOLUTE
     (PORT A (18.52:22.97:25.07) (19.45:24.11:26.33))
     (IOPATH A Y (6.58:8.27:9.33) (4.49:5.64:6.36))
     (PORT B (3.13:3.88:4.23) (3.29:4.08:4.46))
     (IOPATH B Y (6.42:8.07:9.11) (4.28:5.37:6.07))
     (PORT C (8.77:10.88:11.87) (8.43:10.45:11.41))
     (IOPATH C Y (2.81:3.53:3.98) (2.86:3.59:4.05))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2")
 (INSTANCE uart_0\/uart_rx_inst\/rxd_reg_RNIT7067_0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.35:2.92:3.18) (2.27:2.82:3.08))
     (IOPATH A Y (3.58:4.50:5.08) (2.56:3.22:3.63))
     (PORT B (12.15:15.07:16.45) (12.69:15.74:17.18))
     (IOPATH B Y (4.59:5.76:6.50) (4.17:5.24:5.91))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram3_\[14\])
 (DELAY
  (ABSOLUTE
     (PORT D (16.30:20.21:22.07) (15.29:18.96:20.70))
     (PORT CLK (7.23:8.96:9.78) (7.26:9.00:9.82))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (13.49:16.73:18.26) (14.29:17.71:19.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (3.07:3.85:4.35))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_state\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.36:2.93:3.20) (2.47:3.06:3.34))
     (PORT CLK (6.80:8.43:9.21) (6.90:8.55:9.33))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.07:6.29:6.86) (4.70:5.83:6.36))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "XNOR2")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_0_I_40)
 (DELAY
  (ABSOLUTE
     (PORT A (2.27:2.82:3.08) (2.35:2.92:3.18))
     (IOPATH A Y (3.46:4.65:5.25) (3.21:4.64:5.23))
     (PORT B (7.93:9.84:10.74) (7.48:9.28:10.13))
     (IOPATH B Y (4.68:8.30:9.37) (4.25:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d2_I_118)
 (DELAY
  (ABSOLUTE
     (PORT A (7.64:9.47:10.34) (7.59:9.41:10.27))
     (IOPATH A Y (3.64:4.57:5.16) (4.43:5.56:6.28))
     (PORT B (7.52:9.32:10.18) (7.47:9.26:10.11))
     (IOPATH B Y (2.87:3.60:4.07) (2.72:3.42:3.86))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram5_\[14\])
 (DELAY
  (ABSOLUTE
     (PORT D (9.20:11.41:12.46) (8.73:10.83:11.82))
     (PORT CLK (7.41:9.19:10.04) (7.41:9.18:10.03))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (22.18:27.50:30.03) (21.07:26.13:28.53))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE uart_0\/uart_tx_inst\/data_reg\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.47:3.06:3.34) (2.36:2.93:3.20))
     (PORT CLK (6.93:8.59:9.38) (7.01:8.70:9.49))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (9.26:11.48:12.53) (8.57:10.63:11.61))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "AX1C")
 (INSTANCE sp_fifo_0\/XOR2_WBINNXTSHIFT\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.98:3.69:4.03) (2.82:3.50:3.82))
     (IOPATH A Y (4.67:8.36:9.44) (4.30:5.54:6.26))
     (PORT B (2.84:3.53:3.85) (3.00:3.72:4.06))
     (IOPATH B Y (4.82:6.67:7.53) (5.31:8.86:10.00))
     (PORT C (2.86:3.55:3.87) (2.71:3.36:3.67))
     (IOPATH C Y (2.43:4.33:4.88) (2.81:3.59:4.05))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3C")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_bitsel_RNIVH1I2\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.69:3.33:3.64) (2.84:3.52:3.84))
     (IOPATH A Y (3.45:4.33:4.88) (2.54:3.19:3.60))
     (PORT B (2.83:3.51:3.84) (2.99:3.71:4.05))
     (IOPATH B Y (5.05:6.34:7.16) (4.52:5.68:6.41))
     (PORT C (8.33:10.33:11.28) (9.09:11.27:12.31))
     (IOPATH C Y (5.30:6.65:7.51) (4.81:6.04:6.81))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE sp_fifo_0\/DFN1C0_MEM_WADDR\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (3.08:3.82:4.17) (2.92:3.62:3.95))
     (PORT CLK (7.05:8.74:9.54) (7.11:8.82:9.63))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.01:6.21:6.78) (4.66:5.78:6.31))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "DFN1E0C0")
 (INSTANCE SPI_master_0\/SPI_data\[6\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.34:2.90:3.17) (2.42:3.00:3.28))
     (PORT CLK (6.75:8.36:9.13) (6.86:8.51:9.29))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.02:6.22:6.79) (4.75:5.89:6.43))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (16.69:20.69:22.59) (17.50:21.69:23.69))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (3.07:3.85:4.35))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "AO1")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_dataerr_RNO)
 (DELAY
  (ABSOLUTE
     (PORT A (2.69:3.33:3.64) (2.84:3.52:3.85))
     (IOPATH A Y (3.38:4.25:4.80) (2.56:3.22:3.63))
     (PORT B (2.99:3.71:4.05) (2.83:3.51:3.84))
     (IOPATH B Y (4.00:5.02:5.67) (4.22:5.30:5.98))
     (PORT C (2.47:3.06:3.34) (2.36:2.93:3.20))
     (IOPATH C Y (4.62:5.81:6.55) (4.46:5.61:6.33))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_bitcnt_RNIQ3A41\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (12.40:15.38:16.79) (11.57:14.35:15.67))
     (IOPATH A Y (3.45:4.33:4.88) (3.63:4.56:5.15))
     (PORT B (11.17:13.85:15.12) (10.66:13.22:14.43))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE uart_0\/uart_rx_inst\/data_reg_RNO\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.71:3.36:3.67) (2.86:3.55:3.87))
     (IOPATH A Y (2.87:3.60:4.07) (2.72:3.42:3.86))
     (PORT B (14.53:18.02:19.67) (15.53:19.25:21.02))
     (IOPATH B Y (4.17:5.24:5.91) (4.45:5.59:6.31))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2A")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/empty_out_RNIO4OO1)
 (DELAY
  (ABSOLUTE
     (PORT A (17.01:21.09:23.02) (16.05:19.89:21.72))
     (IOPATH A Y (3.29:4.13:4.66) (3.79:4.76:5.37))
     (PORT B (14.74:18.28:19.96) (15.52:19.24:21.01))
     (IOPATH B Y (4.17:5.24:5.91) (4.59:5.76:6.50))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram7_\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (10.39:12.89:14.07) (9.54:11.82:12.91))
     (PORT CLK (6.98:8.65:9.45) (7.05:8.74:9.54))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (18.42:22.83:24.93) (19.62:24.33:26.56))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (3.07:3.85:4.35))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_state_RNO\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.35:2.92:3.18) (2.27:2.82:3.08))
     (IOPATH A Y (2.54:3.19:3.60) (3.45:4.33:4.88))
     (PORT B (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH B Y (4.28:5.37:6.07) (4.40:5.53:6.24))
     (PORT C (13.86:17.18:18.76) (13.06:16.19:17.68))
     (IOPATH C Y (4.82:6.05:6.83) (5.30:6.65:7.51))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg_RNO_0\[10\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.36:2.93:3.20))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (7.70:9.54:10.42) (7.31:9.07:9.90))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE SPI_master_0\/current_state\[9\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.47:3.06:3.34) (2.39:2.96:3.23))
     (PORT CLK (7.17:8.89:9.70) (7.21:8.94:9.76))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.40:6.70:7.31) (4.98:6.18:6.75))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE CORESPI_0\/USPI\/URF\/CLK_DIV_RNII7R71\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.38:2.94:3.22) (2.30:2.85:3.11))
     (IOPATH A Y (2.54:3.19:3.60) (3.45:4.33:4.88))
     (PORT B (2.41:2.99:3.26) (2.49:3.09:3.37))
     (IOPATH B Y (4.28:5.37:6.07) (4.40:5.53:6.24))
     (PORT C (2.41:2.99:3.26) (2.49:3.09:3.37))
     (IOPATH C Y (4.52:5.68:6.41) (4.68:5.88:6.64))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE CORESPI_0\/USPI\/URF\/CLK_DIV\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (23.99:29.74:32.47) (22.41:27.78:30.34))
     (PORT CLK (6.89:8.55:9.33) (6.99:8.66:9.46))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.88:6.05:6.60) (4.54:5.63:6.14))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (16.88:20.93:22.85) (15.78:19.57:21.36))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (3.56:4.47:5.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "XA1")
 (INSTANCE CORESPI_0\/USPI\/UCC\/spi_clk_count_RNO\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.34:2.90:3.17) (2.42:3.00:3.28))
     (IOPATH A Y (3.46:4.65:5.25) (3.21:4.60:5.20))
     (PORT B (2.56:3.17:3.46) (2.45:3.04:3.32))
     (IOPATH B Y (4.52:5.93:6.69) (5.16:8.75:9.87))
     (PORT C (18.24:22.61:24.69) (17.31:21.47:23.44))
     (IOPATH C Y (4.55:5.71:6.45) (5.03:6.31:7.13))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/clk_div_val_reg\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.58:3.20:3.50) (2.50:3.10:3.39))
     (PORT CLK (6.89:8.55:9.33) (6.99:8.66:9.46))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.88:6.05:6.60) (4.54:5.63:6.14))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (23.52:29.16:31.84) (24.58:30.47:33.27))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (3.56:4.47:5.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (2.82:3.54:4.00))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE uart_control_0\/s_axis_din_tdata_reg_RNO\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.40:2.97:3.25) (2.30:2.85:3.11))
     (IOPATH A Y (3.45:4.33:4.88) (3.63:4.56:5.15))
     (PORT B (14.08:17.46:19.06) (13.36:16.57:18.09))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "XNOR2")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d2_I_62)
 (DELAY
  (ABSOLUTE
     (PORT A (2.71:3.36:3.67) (2.86:3.55:3.87))
     (IOPATH A Y (3.46:4.65:5.25) (3.21:4.64:5.23))
     (PORT B (6.76:8.38:9.15) (6.86:8.51:9.29))
     (IOPATH B Y (4.68:8.30:9.37) (4.25:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/wr_pointer_q\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.39:2.96:3.23) (2.47:3.06:3.34))
     (PORT CLK (6.95:8.62:9.41) (7.02:8.70:9.50))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.04:6.24:6.82) (4.67:5.79:6.32))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram4_\[16\])
 (DELAY
  (ABSOLUTE
     (PORT D (22.48:27.87:30.42) (21.23:26.32:28.74))
     (PORT CLK (7.16:8.88:9.69) (7.25:8.98:9.81))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (8.09:10.03:10.95) (7.27:9.01:9.84))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR3A")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/empty_out_RNO)
 (DELAY
  (ABSOLUTE
     (PORT A (2.81:3.49:3.81) (3.00:3.72:4.06))
     (IOPATH A Y (5.30:6.65:7.51) (4.82:6.05:6.83))
     (PORT B (3.17:3.94:4.30) (3.41:4.23:4.61))
     (IOPATH B Y (3.70:4.65:5.25) (3.27:4.11:4.64))
     (PORT C (7.75:9.60:10.49) (8.23:10.20:11.14))
     (IOPATH C Y (4.40:5.53:6.24) (4.28:5.37:6.07))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram7_\[13\])
 (DELAY
  (ABSOLUTE
     (PORT D (16.34:20.25:22.11) (15.40:19.10:20.85))
     (PORT CLK (7.31:9.07:9.90) (7.35:9.11:9.95))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (8.91:11.05:12.06) (9.37:11.62:12.69))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (3.07:3.85:4.35))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram1__RNIT85J\[10\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.49:3.09:3.38) (2.58:3.20:3.50))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.71:8.32:9.08) (6.82:8.46:9.23))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram1__RNI3BST\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.45:3.04:3.32) (2.56:3.17:3.46))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.43:3.02:3.29) (2.54:3.14:3.43))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.83:8.47:9.24) (6.94:8.60:9.39))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE uart_0\/uart_tx_inst\/prescale_reg\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.47:3.06:3.34) (2.36:2.93:3.20))
     (PORT CLK (6.84:8.48:9.26) (6.93:8.59:9.38))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.74:7.12:7.77) (5.25:6.51:7.11))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE SPI_master_0\/current_state_RNO\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.76:7.15:7.80) (5.32:6.60:7.20))
     (IOPATH A Y (3.64:4.57:5.16) (4.43:5.56:6.28))
     (PORT B (6.81:8.45:9.22) (7.43:9.21:10.06))
     (IOPATH B Y (3.45:4.33:4.88) (3.63:4.56:5.15))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram2_\[16\])
 (DELAY
  (ABSOLUTE
     (PORT D (15.40:19.10:20.85) (14.62:18.12:19.79))
     (PORT CLK (7.08:8.77:9.58) (7.13:8.85:9.66))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (11.56:14.33:15.65) (10.64:13.20:14.41))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE CORESPI_0\/USPI\/UCC\/clk_div_val_reg_RNISTBG1\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.35:2.92:3.18) (2.27:2.82:3.08))
     (IOPATH A Y (2.54:3.19:3.60) (3.45:4.33:4.88))
     (PORT B (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH B Y (4.52:5.68:6.41) (5.04:6.33:7.14))
     (PORT C (2.36:2.93:3.20) (2.47:3.06:3.34))
     (IOPATH C Y (4.52:5.68:6.41) (4.68:5.88:6.64))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE CORESPI_0\/USPI\/URXF\/rd_pointer_q\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (3.00:3.72:4.06) (2.81:3.49:3.81))
     (PORT CLK (7.13:8.84:9.65) (7.17:8.89:9.71))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.41:6.71:7.32) (5.00:6.19:6.76))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg_RNO_1\[12\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (6.73:8.35:9.11) (6.55:8.12:8.87))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (13.35:16.55:18.07) (14.23:17.65:19.27))
     (IOPATH S Y (3.38:4.50:5.08) (3.30:4.60:5.20))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE uart_0\/uart_rx_inst\/m_axis_tdata_reg\[7\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.36:2.93:3.20) (2.47:3.06:3.34))
     (PORT CLK (7.27:9.01:9.84) (7.29:9.04:9.87))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.95:6.13:6.70) (4.58:5.68:6.20))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (8.43:10.45:11.41) (7.91:9.81:10.71))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.56:4.47:5.04))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE SPI_master_0\/current_state_RNO\[8\])
 (DELAY
  (ABSOLUTE
     (PORT A (7.26:9.01:9.83) (6.70:8.31:9.07))
     (IOPATH A Y (3.45:4.33:4.88) (3.63:4.56:5.15))
     (PORT B (5.19:6.44:7.03) (4.83:5.99:6.54))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE uart_0\/uart_tx_inst\/prescale_reg\[16\])
 (DELAY
  (ABSOLUTE
     (PORT D (7.46:9.26:10.10) (7.20:8.92:9.74))
     (PORT CLK (7.33:9.09:9.92) (7.34:9.10:9.94))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.02:6.23:6.80) (4.65:5.77:6.30))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "NOR3A")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg_RNO_5\[15\])
 (DELAY
  (ABSOLUTE
     (PORT A (17.42:21.60:23.58) (16.48:20.43:22.31))
     (IOPATH A Y (4.68:5.88:6.64) (4.52:5.68:6.41))
     (PORT B (11.65:14.44:15.77) (12.45:15.44:16.85))
     (IOPATH B Y (3.70:4.65:5.25) (3.27:4.11:4.64))
     (PORT C (2.56:3.17:3.46) (2.45:3.04:3.32))
     (IOPATH C Y (5.05:6.34:7.16) (4.52:5.68:6.41))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE uart_0\/uart_rx_inst\/data_reg\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.39:2.96:3.23) (2.47:3.06:3.34))
     (PORT CLK (7.27:9.01:9.84) (7.29:9.04:9.87))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (14.99:18.58:20.29) (14.37:17.82:19.45))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE sp_fifo_0\/DFN1E1C0_dout\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (21.15:26.23:28.64) (22.47:27.86:30.42))
     (PORT CLK (7.02:8.71:9.51) (7.09:8.79:9.60))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.13:6.36:6.94) (4.73:5.87:6.41))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (15.26:18.92:20.65) (14.58:18.08:19.74))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.56:4.47:5.04))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE SPI_master_0\/current_state_RNIBNMV\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.84:3.52:3.84) (2.69:3.33:3.64))
     (IOPATH A Y (2.56:3.22:3.63) (3.58:4.50:5.08))
     (PORT B (3.00:3.72:4.06) (2.84:3.53:3.85))
     (IOPATH B Y (3.63:4.56:5.15) (4.56:5.73:6.47))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3B")
 (INSTANCE uart_0\/uart_tx_inst\/prescale_reg_RNINS4E2\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (6.27:7.78:8.49) (5.93:7.36:8.03))
     (IOPATH A Y (4.70:5.90:6.66) (4.52:5.68:6.41))
     (PORT B (14.63:18.14:19.80) (13.55:16.80:18.35))
     (IOPATH B Y (4.40:5.53:6.24) (4.28:5.37:6.07))
     (PORT C (13.05:16.18:17.67) (12.14:15.05:16.43))
     (IOPATH C Y (3.45:4.33:4.88) (2.54:3.19:3.60))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE SPI_master_0\/PADDR_1\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.54:3.14:3.43) (2.45:3.04:3.32))
     (PORT CLK (7.36:9.12:9.96) (7.36:9.13:9.97))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.55:6.88:7.51) (5.11:6.34:6.92))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "OA1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/un1_counter_q_m1)
 (DELAY
  (ABSOLUTE
     (PORT A (4.11:5.10:5.57) (3.80:4.71:5.14))
     (IOPATH A Y (6.94:8.72:9.84) (5.16:6.48:7.32))
     (PORT B (5.21:6.46:7.06) (5.63:6.98:7.62))
     (IOPATH B Y (6.42:8.07:9.11) (4.28:5.37:6.07))
     (PORT C (7.41:9.19:10.03) (7.03:8.71:9.51))
     (IOPATH C Y (2.81:3.53:3.98) (2.86:3.59:4.05))
  )
 )
 )
 (CELL
 (CELLTYPE "AOI1B")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg_RNO\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (18.09:22.42:24.48) (17.24:21.37:23.33))
     (IOPATH A Y (6.58:8.27:9.33) (4.49:5.64:6.36))
     (PORT B (13.43:16.65:18.18) (14.11:17.49:19.10))
     (IOPATH B Y (6.36:7.99:9.02) (4.60:5.78:6.52))
     (PORT C (2.35:2.92:3.18) (2.27:2.82:3.08))
     (IOPATH C Y (2.81:3.53:3.98) (2.86:3.59:4.05))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_re_q1)
 (DELAY
  (ABSOLUTE
     (PORT D (2.47:3.06:3.34) (2.39:2.96:3.23))
     (PORT CLK (7.23:8.96:9.79) (7.26:9.00:9.83))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.07:6.28:6.86) (4.69:5.82:6.35))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "NOR3A")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_txzeros_RNIOFMN)
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.68:5.88:6.64) (4.52:5.68:6.41))
     (PORT B (18.29:22.67:24.75) (17.33:21.49:23.46))
     (IOPATH B Y (3.45:4.33:4.88) (2.54:3.19:3.60))
     (PORT C (10.24:12.70:13.87) (9.71:12.04:13.14))
     (IOPATH C Y (5.05:6.34:7.16) (4.52:5.68:6.41))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_I_29)
 (DELAY
  (ABSOLUTE
     (PORT A (20.98:26.02:28.40) (19.83:24.59:26.85))
     (IOPATH A Y (2.43:4.33:4.88) (2.80:3.62:4.08))
     (PORT B (7.03:8.71:9.51) (7.09:8.80:9.60))
     (IOPATH B Y (4.68:8.30:9.37) (4.25:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_TRI")
 (INSTANCE SPISCLKO_pad\/U0\/U0)
 (DELAY
  (ABSOLUTE
     (PORT D (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH D PAD (16.38:21.34:25.83) (20.62:26.59:31.59))
     (PORT E (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH E PAD (16.38:23.47:27.88) (20.40:27.11:32.20))
  )
  (PATHPULSE D PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
  (PATHPULSE E PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
 )
 (TIMINGCHECK 
     (WIDTH (posedge D) (20.00:20.00:20.00))
     (WIDTH (negedge D) (20.00:20.00:20.00))
     (WIDTH (posedge E) (20.00:20.00:20.00))
     (WIDTH (negedge E) (20.00:20.00:20.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1P0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/rx_alldone)
 (DELAY
  (ABSOLUTE
     (PORT D (2.47:3.06:3.34) (2.39:2.96:3.23))
     (PORT CLK (7.27:9.02:9.84) (7.29:9.04:9.87))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT PRE (5.36:6.64:7.25) (4.93:6.11:6.67))
     (IOPATH PRE Q (3.76:4.73:5.34) ())
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge PRE) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge PRE) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge PRE) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_state_RNIKE5O\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (12.69:15.73:17.17) (11.57:14.34:15.66))
     (IOPATH A Y (3.64:4.57:5.16) (4.43:5.56:6.28))
     (PORT B (7.49:9.29:10.14) (8.13:10.09:11.01))
     (IOPATH B Y (3.45:4.33:4.88) (3.63:4.56:5.15))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram7__RNIHJQE\[11\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.50:3.10:3.39) (2.58:3.20:3.50))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.91:8.56:9.35) (6.97:8.65:9.44))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE uart_control_0\/data_count\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.47:3.06:3.34) (2.39:2.96:3.23))
     (PORT CLK (6.76:8.39:9.16) (6.87:8.51:9.30))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.19:6.43:7.02) (4.81:5.96:6.51))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram4__RNIPR4B\[8\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.49:3.09:3.38) (2.58:3.20:3.50))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.57:8.15:8.90) (6.70:8.30:9.06))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram6_\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (4.71:5.84:6.38) (4.31:5.35:5.84))
     (PORT CLK (7.28:9.03:9.86) (7.30:9.05:9.89))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (17.14:21.25:23.20) (16.24:20.13:21.98))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_state_RNO_0\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.47:4.30:4.69) (3.27:4.05:4.42))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (12.33:15.29:16.69) (11.55:14.32:15.63))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (22.10:27.40:29.91) (21.00:26.04:28.43))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "AO1")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_I_102)
 (DELAY
  (ABSOLUTE
     (PORT A (2.27:2.82:3.08) (2.35:2.92:3.18))
     (IOPATH A Y (3.38:4.25:4.80) (2.56:3.22:3.63))
     (PORT B (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH B Y (4.00:5.02:5.67) (4.22:5.30:5.98))
     (PORT C (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH C Y (4.62:5.81:6.55) (4.46:5.61:6.33))
  )
 )
 )
 (CELL
 (CELLTYPE "AND2")
 (INSTANCE sp_fifo_0\/AND2_0)
 (DELAY
  (ABSOLUTE
     (PORT A (7.67:9.51:10.38) (7.08:8.78:9.59))
     (IOPATH A Y (3.45:4.33:4.88) (3.63:4.56:5.15))
     (PORT B (6.84:8.49:9.26) (7.24:8.98:9.80))
     (IOPATH B Y (4.17:5.24:5.91) (4.45:5.59:6.31))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_spi_data_out)
 (DELAY
  (ABSOLUTE
     (PORT D (2.47:3.06:3.34) (2.39:2.96:3.23))
     (PORT CLK (7.13:8.84:9.65) (7.17:8.89:9.71))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.26:6.52:7.12) (4.86:6.03:6.58))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "AND2")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_I_111)
 (DELAY
  (ABSOLUTE
     (PORT A (4.92:6.10:6.66) (5.24:6.49:7.09))
     (IOPATH A Y (2.87:3.60:4.07) (2.72:3.42:3.86))
     (PORT B (2.82:3.50:3.82) (2.98:3.69:4.03))
     (IOPATH B Y (4.17:5.24:5.91) (4.45:5.59:6.31))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg_RNO_0\[17\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.36:2.93:3.20))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (12.91:16.00:17.47) (11.76:14.58:15.92))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "AOI1B")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg_RNO\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (9.24:11.45:12.50) (8.71:10.80:11.79))
     (IOPATH A Y (6.58:8.27:9.33) (4.49:5.64:6.36))
     (PORT B (12.27:15.22:16.62) (13.22:16.39:17.90))
     (IOPATH B Y (6.36:7.99:9.02) (4.60:5.78:6.52))
     (PORT C (2.35:2.92:3.18) (2.27:2.82:3.08))
     (IOPATH C Y (2.81:3.53:3.98) (2.86:3.59:4.05))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE sp_fifo_0\/DFN1E1C0_dout\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (11.58:14.36:15.68) (12.03:14.92:16.28))
     (PORT CLK (7.10:8.80:9.61) (7.16:8.87:9.69))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.07:6.28:6.86) (4.70:5.83:6.37))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (10.11:12.53:13.68) (9.37:11.62:12.69))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.56:4.47:5.04))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_I_25)
 (DELAY
  (ABSOLUTE
     (PORT A (2.27:2.82:3.08) (2.35:2.92:3.18))
     (IOPATH A Y (3.46:4.65:5.25) (3.21:4.64:5.23))
     (PORT B (6.72:8.33:9.09) (6.83:8.47:9.25))
     (IOPATH B Y (4.68:8.30:9.37) (4.25:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE uart_0\/uart_tx_inst\/prescale_reg_RNIBLQ62\[13\])
 (DELAY
  (ABSOLUTE
     (PORT A (10.20:12.65:13.81) (9.65:11.97:13.07))
     (IOPATH A Y (3.64:4.57:5.16) (4.43:5.56:6.28))
     (PORT B (6.59:8.18:8.93) (6.71:8.32:9.09))
     (IOPATH B Y (2.87:3.60:4.07) (2.72:3.42:3.86))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE SPI_master_0\/current_state_RNO\[10\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.84:3.52:3.84) (2.69:3.33:3.64))
     (IOPATH A Y (3.45:4.33:4.88) (3.63:4.56:5.15))
     (PORT B (5.76:7.15:7.80) (5.32:6.60:7.20))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E0C0")
 (INSTANCE SPI_master_0\/SPI_data\[13\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.47:3.06:3.34) (2.39:2.96:3.23))
     (PORT CLK (6.67:8.27:9.03) (6.80:8.43:9.20))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.84:6.00:6.55) (4.49:5.57:6.08))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (14.98:18.57:20.28) (15.67:19.43:21.21))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (3.07:3.85:4.35))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE uart_control_0\/m_axis_tdata_reg_RNO\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (3.64:4.57:5.16) (4.43:5.56:6.28))
     (PORT B (20.85:25.84:28.22) (19.74:24.47:26.72))
     (IOPATH B Y (2.87:3.60:4.07) (2.72:3.42:3.86))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE CORESPI_0\/USPI\/URF\/CLK_DIV_RNI4FE12\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.27:2.82:3.08) (2.35:2.92:3.18))
     (IOPATH A Y (3.27:4.11:4.64) (3.70:4.65:5.25))
     (PORT B (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH B Y (4.52:5.68:6.41) (5.04:6.33:7.14))
     (PORT C (11.38:14.11:15.41) (12.16:15.07:16.46))
     (IOPATH C Y (4.52:5.68:6.41) (4.68:5.88:6.64))
  )
 )
 )
 (CELL
 (CELLTYPE "XA1")
 (INSTANCE uart_0\/uart_rx_inst\/bit_cnt_RNINVPQ\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (13.88:17.20:18.78) (13.28:16.47:17.98))
     (IOPATH A Y (2.44:4.27:4.82) (2.80:3.60:4.07))
     (PORT B (16.10:19.97:21.80) (17.22:21.35:23.31))
     (IOPATH B Y (4.51:8.33:9.40) (4.03:5.37:6.07))
     (PORT C (5.06:6.27:6.85) (4.69:5.81:6.34))
     (IOPATH C Y (4.55:5.71:6.45) (5.03:6.31:7.13))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg_RNI5HV01\[18\])
 (DELAY
  (ABSOLUTE
     (PORT A (10.02:12.42:13.57) (9.51:11.80:12.88))
     (IOPATH A Y (2.54:3.19:3.60) (3.45:4.33:4.88))
     (PORT B (5.48:6.79:7.42) (5.06:6.27:6.85))
     (IOPATH B Y (4.52:5.68:6.41) (5.04:6.33:7.14))
     (PORT C (15.64:19.39:21.17) (14.85:18.42:20.11))
     (IOPATH C Y (4.82:6.05:6.83) (5.30:6.65:7.51))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram0_\[7\])
 (DELAY
  (ABSOLUTE
     (PORT D (18.41:22.82:24.92) (17.71:21.95:23.97))
     (PORT CLK (7.23:8.96:9.79) (7.26:9.00:9.83))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (18.50:22.93:25.04) (17.52:21.72:23.71))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR3B")
 (INSTANCE CORESPI_0\/USPI\/UCC\/SYNC1_stxs_txready_RNIEH441)
 (DELAY
  (ABSOLUTE
     (PORT A (8.73:10.83:11.82) (8.24:10.21:11.15))
     (IOPATH A Y (4.70:5.90:6.66) (4.52:5.68:6.41))
     (PORT B (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH B Y (5.05:6.34:7.16) (4.52:5.68:6.41))
     (PORT C (9.01:11.17:12.19) (8.50:10.53:11.50))
     (IOPATH C Y (3.45:4.33:4.88) (2.54:3.19:3.60))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_0_I_13)
 (DELAY
  (ABSOLUTE
     (PORT A (2.69:3.33:3.64) (2.84:3.52:3.84))
     (IOPATH A Y (3.27:4.11:4.64) (3.70:4.65:5.25))
     (PORT B (12.41:15.38:16.80) (11.77:14.59:15.93))
     (IOPATH B Y (4.52:5.68:6.41) (5.04:6.33:7.14))
     (PORT C (9.77:12.12:13.23) (9.38:11.63:12.69))
     (IOPATH C Y (4.82:6.05:6.83) (5.30:6.65:7.51))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram7__RNIMTSA1\[12\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.67:3.31:3.62) (2.59:3.21:3.51))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.67:3.31:3.62) (2.59:3.21:3.51))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (10.55:13.08:14.28) (10.08:12.49:13.64))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_datareg_RNO\[9\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (8.96:11.11:12.13) (8.57:10.62:11.60))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (15.94:19.76:21.57) (17.07:21.16:23.10))
     (IOPATH S Y (3.38:4.50:5.08) (3.30:4.60:5.20))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE CORESPI_0\/USPI\/URXF\/counter_q\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.80:3.47:3.79) (2.98:3.69:4.03))
     (PORT CLK (6.76:8.39:9.16) (6.87:8.51:9.30))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.19:6.43:7.02) (4.81:5.96:6.51))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "DFN1E0C0")
 (INSTANCE uart_control_0\/m_axis_tvalid_reg)
 (DELAY
  (ABSOLUTE
     (PORT D (13.58:16.84:18.39) (12.79:15.85:17.31))
     (PORT CLK (7.03:8.71:9.51) (7.09:8.80:9.60))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.98:6.17:6.74) (4.60:5.71:6.23))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (12.39:15.36:16.77) (11.99:14.86:16.23))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1P0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/SYNC1_stxs_txready)
 (DELAY
  (ABSOLUTE
     (PORT D (2.47:3.06:3.34) (2.36:2.93:3.20))
     (PORT CLK (7.17:8.89:9.70) (7.21:8.94:9.76))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT PRE (5.68:7.04:7.69) (5.21:6.45:7.05))
     (IOPATH PRE Q (3.76:4.73:5.34) ())
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge PRE) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge PRE) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge PRE) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE UART_fifo_0\/DFN1E1C0_dout\[12\])
 (DELAY
  (ABSOLUTE
     (PORT D (14.43:17.89:19.54) (15.03:18.63:20.34))
     (PORT CLK (6.85:8.49:9.27) (6.93:8.60:9.39))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.82:5.98:6.53) (4.48:5.55:6.06))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (3.36:4.16:4.55) (3.13:3.88:4.23))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.56:4.47:5.04))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2B")
 (INSTANCE uart_control_0\/FIFO_count_RNI0J631\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.98:3.69:4.03) (2.82:3.50:3.82))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (8.88:11.01:12.02) (8.14:10.10:11.02))
     (IOPATH B Y (4.30:5.41:6.10) (3.90:4.90:5.53))
     (PORT S (8.28:10.27:11.21) (7.92:9.82:10.73))
     (IOPATH S Y (2.59:4.25:4.80) (2.64:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_0_I_19)
 (DELAY
  (ABSOLUTE
     (PORT A (8.75:10.85:11.85) (9.24:11.46:12.51))
     (IOPATH A Y (3.27:4.11:4.64) (3.70:4.65:5.25))
     (PORT B (9.74:12.08:13.19) (10.12:12.54:13.69))
     (IOPATH B Y (4.28:5.37:6.07) (4.40:5.53:6.24))
     (PORT C (12.33:15.28:16.68) (11.51:14.27:15.58))
     (IOPATH C Y (4.82:6.05:6.83) (5.30:6.65:7.51))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.49:3.09:3.37) (2.39:2.96:3.23))
     (PORT CLK (6.77:8.40:9.17) (6.88:8.53:9.31))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.03:6.23:6.81) (4.65:5.77:6.30))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE UART_fifo_0\/XOR2_RBINNXTSHIFT\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.35:2.92:3.18) (2.27:2.82:3.08))
     (IOPATH A Y (2.43:4.33:4.88) (2.80:3.62:4.08))
     (PORT B (7.04:8.73:9.53) (7.32:9.07:9.90))
     (IOPATH B Y (4.51:6.36:7.18) (5.28:8.75:9.87))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE UART_fifo_0\/DFN1C0_MEM_WADDR\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (3.00:3.72:4.06) (2.84:3.53:3.85))
     (PORT CLK (6.88:8.53:9.32) (6.98:8.65:9.44))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.08:6.29:6.87) (4.70:5.82:6.36))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg_RNO_1\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.36:2.93:3.20) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (8.40:10.42:11.37) (8.83:10.95:11.95))
     (IOPATH S Y (3.38:4.50:5.08) (3.30:4.60:5.20))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE SPI_master_0\/PADDR_1_RNO\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (7.87:9.76:10.65) (8.22:10.19:11.13))
     (IOPATH A Y (2.87:3.60:4.07) (2.72:3.42:3.86))
     (PORT B (5.37:6.66:7.27) (4.98:6.17:6.74))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram6_\[11\])
 (DELAY
  (ABSOLUTE
     (PORT D (8.33:10.33:11.27) (7.98:9.90:10.81))
     (PORT CLK (7.23:8.96:9.78) (7.26:9.00:9.82))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (13.01:16.13:17.61) (12.52:15.53:16.95))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "AO1")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_I_94)
 (DELAY
  (ABSOLUTE
     (PORT A (13.79:17.10:18.67) (14.92:18.50:20.19))
     (IOPATH A Y (3.38:4.25:4.80) (2.56:3.22:3.63))
     (PORT B (2.56:3.17:3.46) (2.45:3.04:3.32))
     (IOPATH B Y (4.00:5.02:5.67) (4.22:5.30:5.98))
     (PORT C (10.84:13.44:14.67) (9.91:12.29:13.42))
     (IOPATH C Y (4.62:5.81:6.55) (4.46:5.61:6.33))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_0_I_50)
 (DELAY
  (ABSOLUTE
     (PORT A (11.99:14.86:16.23) (11.41:14.15:15.45))
     (IOPATH A Y (2.54:3.19:3.60) (3.45:4.33:4.88))
     (PORT B (15.06:18.67:20.38) (14.51:17.98:19.64))
     (IOPATH B Y (4.52:5.68:6.41) (5.04:6.33:7.14))
     (PORT C (14.15:17.54:19.15) (13.24:16.41:17.92))
     (IOPATH C Y (4.82:6.05:6.83) (5.30:6.65:7.51))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1P0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_bitsel\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.36:2.93:3.20) (2.47:3.06:3.34))
     (PORT CLK (7.13:8.84:9.65) (7.17:8.89:9.71))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT PRE (5.01:6.21:6.78) (4.63:5.74:6.27))
     (IOPATH PRE Q (3.76:4.73:5.34) ())
     (PORT E (8.73:10.82:11.81) (8.28:10.27:11.21))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.31:4.16:4.69))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge PRE) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge PRE) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge PRE) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram2_\[15\])
 (DELAY
  (ABSOLUTE
     (PORT D (21.69:26.90:29.37) (20.59:25.53:27.87))
     (PORT CLK (7.33:9.09:9.92) (7.34:9.10:9.94))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (10.00:12.39:13.53) (9.53:11.81:12.90))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/empty_out_RNING163)
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (3.64:4.57:5.16) (4.43:5.56:6.28))
     (PORT B (15.34:19.01:20.76) (16.02:19.86:21.68))
     (IOPATH B Y (3.45:4.33:4.88) (3.63:4.56:5.15))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram2__RNIVIKU\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.36:2.93:3.20) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.67:8.28:9.03) (6.79:8.42:9.20))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram3__RNI73ES\[13\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.36:2.93:3.20) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.76:8.38:9.15) (6.85:8.49:9.27))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg_RNO_0\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (13.46:16.69:18.22) (12.91:16.01:17.48))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (13.54:16.79:18.33) (12.64:15.67:17.11))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE CORESPI_0\/USPI\/URF\/control1\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (14.06:17.43:19.03) (14.89:18.46:20.16))
     (PORT CLK (7.22:8.96:9.78) (7.26:9.00:9.82))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.13:6.35:6.94) (4.74:5.87:6.41))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (24.03:29.79:32.53) (22.34:27.70:30.24))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.56:4.47:5.04))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "AO1")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_state_RNO\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.42:3.00:3.28) (2.34:2.90:3.17))
     (IOPATH A Y (3.67:4.60:5.20) (3.27:4.11:4.64))
     (PORT B (11.21:13.90:15.18) (10.20:12.64:13.80))
     (IOPATH B Y (4.00:5.02:5.67) (4.22:5.30:5.98))
     (PORT C (2.54:3.14:3.43) (2.45:3.04:3.32))
     (IOPATH C Y (4.62:5.81:6.55) (4.46:5.61:6.33))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE SPI_master_0\/PWDATA_RNO\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.42:3.00:3.28) (2.34:2.90:3.17))
     (IOPATH A Y (3.45:4.33:4.88) (3.63:4.56:5.15))
     (PORT B (16.81:20.84:22.76) (16.10:19.96:21.79))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "AO1")
 (INSTANCE uart_0\/uart_rx_inst\/un1_bit_cnt_I_22)
 (DELAY
  (ABSOLUTE
     (PORT A (2.35:2.92:3.18) (2.27:2.82:3.08))
     (IOPATH A Y (3.67:4.60:5.20) (3.27:4.11:4.64))
     (PORT B (5.68:7.04:7.69) (5.30:6.57:7.17))
     (IOPATH B Y (4.00:5.02:5.67) (4.22:5.30:5.98))
     (PORT C (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH C Y (5.41:6.79:7.67) (4.98:6.25:7.06))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_0_I_44)
 (DELAY
  (ABSOLUTE
     (PORT A (3.16:3.92:4.28) (3.39:4.20:4.59))
     (IOPATH A Y (3.29:4.13:4.66) (3.79:4.76:5.37))
     (PORT B (2.83:3.51:3.84) (3.00:3.72:4.06))
     (IOPATH B Y (4.17:5.24:5.91) (4.59:5.76:6.50))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram2_\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (13.96:17.30:18.89) (13.27:16.46:17.97))
     (PORT CLK (6.90:8.56:9.34) (7.00:8.68:9.47))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (9.26:11.48:12.53) (8.79:10.89:11.89))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_lastbit)
 (DELAY
  (ABSOLUTE
     (PORT D (2.47:3.06:3.34) (2.36:2.93:3.20))
     (PORT CLK (7.17:8.89:9.70) (7.21:8.94:9.76))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.14:6.37:6.96) (4.74:5.88:6.42))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (15.80:19.59:21.39) (16.76:20.78:22.69))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (3.56:4.47:5.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (2.82:3.54:4.00))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE CORESPI_0\/USPI\/URXF\/full_out_RNIGLTB_0)
 (DELAY
  (ABSOLUTE
     (PORT A (3.57:4.42:4.83) (3.33:4.13:4.51))
     (IOPATH A Y (3.64:4.57:5.16) (4.43:5.56:6.28))
     (PORT B (8.28:10.26:11.21) (7.65:9.48:10.35))
     (IOPATH B Y (2.87:3.60:4.07) (2.72:3.42:3.86))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_awe2_1)
 (DELAY
  (ABSOLUTE
     (PORT A (11.94:14.81:16.16) (11.43:14.17:15.47))
     (IOPATH A Y (3.64:4.57:5.16) (4.43:5.56:6.28))
     (PORT B (9.68:12.00:13.10) (9.17:11.37:12.41))
     (IOPATH B Y (2.87:3.60:4.07) (2.72:3.42:3.86))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2A")
 (INSTANCE CORESPI_0\/USPI\/URXF\/empty_out_RNIIQO71)
 (DELAY
  (ABSOLUTE
     (PORT A (2.86:3.55:3.87) (2.71:3.36:3.67))
     (IOPATH A Y (3.29:4.13:4.66) (3.79:4.76:5.37))
     (PORT B (9.91:12.29:13.41) (10.47:12.98:14.17))
     (IOPATH B Y (4.17:5.24:5.91) (4.59:5.76:6.50))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/msrxs_shiftreg\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.39:2.96:3.23) (2.47:3.06:3.34))
     (PORT CLK (7.31:9.07:9.90) (7.34:9.10:9.94))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.08:6.30:6.88) (4.70:5.83:6.37))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (19.76:24.50:26.75) (18.74:23.23:25.36))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.56:4.47:5.04))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "AX1C")
 (INSTANCE uart_control_0\/un1_data_count_4_I_10)
 (DELAY
  (ABSOLUTE
     (PORT A (4.11:5.10:5.57) (3.80:4.71:5.14))
     (IOPATH A Y (4.67:8.36:9.44) (4.30:5.54:6.26))
     (PORT B (4.06:5.04:5.50) (3.73:4.62:5.05))
     (IOPATH B Y (4.78:8.59:9.70) (4.52:5.91:6.67))
     (PORT C (2.35:2.92:3.18) (2.27:2.82:3.08))
     (IOPATH C Y (2.43:4.33:4.88) (2.81:3.59:4.05))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg_RNO_2\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.45:3.04:3.32) (2.56:3.17:3.46))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.45:3.04:3.32) (2.54:3.14:3.43))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (12.60:15.62:17.06) (12.00:14.88:16.25))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram4__RNILP554\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (6.94:8.61:9.40) (6.56:8.13:8.88))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.36:2.93:3.20))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (18.38:22.78:24.87) (17.61:21.84:23.84))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "AND2")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d0_I_12)
 (DELAY
  (ABSOLUTE
     (PORT A (9.94:12.33:13.46) (9.46:11.73:12.81))
     (IOPATH A Y (3.45:4.33:4.88) (3.63:4.56:5.15))
     (PORT B (7.46:9.25:10.10) (7.47:9.26:10.11))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2")
 (INSTANCE CORESPI_0\/USPI\/URF\/control1_RNIJRAA\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (7.79:9.66:10.55) (7.33:9.08:9.92))
     (IOPATH A Y (3.58:4.50:5.08) (2.56:3.22:3.63))
     (PORT B (24.43:30.29:33.07) (23.05:28.58:31.21))
     (IOPATH B Y (4.56:5.73:6.47) (3.63:4.56:5.15))
  )
 )
 )
 (CELL
 (CELLTYPE "AND2")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d0_I_6)
 (DELAY
  (ABSOLUTE
     (PORT A (9.25:11.47:12.53) (8.80:10.91:11.91))
     (IOPATH A Y (3.45:4.33:4.88) (3.63:4.56:5.15))
     (PORT B (7.46:9.25:10.10) (7.47:9.26:10.11))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1P0")
 (INSTANCE UART_fifo_0\/DFN1P0_empty)
 (DELAY
  (ABSOLUTE
     (PORT D (2.36:2.93:3.20) (2.47:3.06:3.34))
     (PORT CLK (6.88:8.53:9.32) (6.98:8.65:9.44))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT PRE (5.10:6.33:6.91) (4.74:5.87:6.41))
     (IOPATH PRE Q (3.76:4.73:5.34) ())
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge PRE) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge PRE) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge PRE) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram4_\[15\])
 (DELAY
  (ABSOLUTE
     (PORT D (11.37:14.10:15.39) (10.65:13.20:14.42))
     (PORT CLK (6.92:8.58:9.37) (7.01:8.69:9.49))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (12.42:15.40:16.81) (12.00:14.87:16.24))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram4_\[10\])
 (DELAY
  (ABSOLUTE
     (PORT D (13.34:16.54:18.06) (12.70:15.74:17.19))
     (PORT CLK (7.32:9.07:9.90) (7.33:9.09:9.92))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (15.04:18.65:20.36) (14.17:17.56:19.18))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_0_I_36)
 (DELAY
  (ABSOLUTE
     (PORT A (10.49:13.01:14.20) (11.21:13.90:15.18))
     (IOPATH A Y (3.27:4.11:4.64) (3.70:4.65:5.25))
     (PORT B (8.07:10.01:10.92) (8.77:10.87:11.87))
     (IOPATH B Y (4.28:5.37:6.07) (4.40:5.53:6.24))
     (PORT C (14.66:18.18:19.84) (13.73:17.02:18.59))
     (IOPATH C Y (4.82:6.05:6.83) (5.30:6.65:7.51))
  )
 )
 )
 (CELL
 (CELLTYPE "AO1")
 (INSTANCE uart_0\/uart_rx_inst\/un1_bit_cnt_I_20)
 (DELAY
  (ABSOLUTE
     (PORT A (2.35:2.92:3.18) (2.27:2.82:3.08))
     (IOPATH A Y (3.67:4.60:5.20) (3.27:4.11:4.64))
     (PORT B (2.84:3.53:3.85) (3.00:3.72:4.06))
     (IOPATH B Y (4.70:5.90:6.66) (4.49:5.64:6.36))
     (PORT C (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH C Y (5.41:6.79:7.67) (4.98:6.25:7.06))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E0C0")
 (INSTANCE SPI_master_0\/SPI_data\[7\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.36:2.93:3.20) (2.47:3.06:3.34))
     (PORT CLK (7.02:8.71:9.51) (7.09:8.79:9.60))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.92:6.09:6.65) (4.56:5.65:6.17))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (19.30:23.93:26.12) (20.27:25.14:27.44))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (3.07:3.85:4.35))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram3_\[9\])
 (DELAY
  (ABSOLUTE
     (PORT D (21.25:26.35:28.77) (20.21:25.05:27.35))
     (PORT CLK (7.46:9.25:10.10) (7.47:9.26:10.11))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (11.88:14.73:16.09) (11.26:13.96:15.25))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR3A")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/full_out_RNIDNQA2)
 (DELAY
  (ABSOLUTE
     (PORT A (9.28:11.51:12.57) (9.86:12.23:13.35))
     (IOPATH A Y (5.30:6.65:7.51) (4.82:6.05:6.83))
     (PORT B (2.57:3.19:3.48) (2.49:3.08:3.36))
     (IOPATH B Y (3.45:4.33:4.88) (2.54:3.19:3.60))
     (PORT C (8.33:10.33:11.28) (7.70:9.54:10.42))
     (IOPATH C Y (5.05:6.34:7.16) (4.52:5.68:6.41))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram2__RNI3NKU\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.69:8.29:9.05) (6.79:8.42:9.19))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE uart_control_0\/PC_data_reg\[9\])
 (DELAY
  (ABSOLUTE
     (PORT D (3.35:4.15:4.53) (3.12:3.86:4.22))
     (PORT CLK (7.16:8.87:9.69) (7.21:8.93:9.75))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.82:7.22:7.88) (5.44:6.74:7.36))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (8.81:10.92:11.93) (9.39:11.64:12.71))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (3.56:4.47:5.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (2.82:3.54:4.00))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "OR2A")
 (INSTANCE SPI_master_0\/current_state_RNO\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.58:6.92:7.56) (5.15:6.38:6.97))
     (IOPATH A Y (3.29:4.13:4.66) (3.79:4.76:5.37))
     (PORT B (2.92:3.62:3.95) (3.10:3.84:4.20))
     (IOPATH B Y (4.17:5.24:5.91) (4.59:5.76:6.50))
  )
 )
 )
 (CELL
 (CELLTYPE "AO1")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_I_89)
 (DELAY
  (ABSOLUTE
     (PORT A (10.94:13.57:14.81) (11.65:14.44:15.77))
     (IOPATH A Y (3.38:4.25:4.80) (2.56:3.22:3.63))
     (PORT B (7.01:8.69:9.48) (6.44:7.98:8.71))
     (IOPATH B Y (4.00:5.02:5.67) (4.22:5.30:5.98))
     (PORT C (2.54:3.14:3.43) (2.43:3.02:3.29))
     (IOPATH C Y (4.62:5.81:6.55) (4.46:5.61:6.33))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram4__RNIHJ4B\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.41:2.99:3.26) (2.49:3.09:3.37))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.41:2.99:3.26) (2.49:3.09:3.37))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.67:8.27:9.03) (6.78:8.41:9.18))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram2_\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (30.36:37.64:41.10) (28.92:35.86:39.15))
     (PORT CLK (6.95:8.62:9.41) (7.02:8.70:9.50))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (2.84:3.52:3.84) (2.69:3.33:3.64))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "XNOR2")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d2_I_73)
 (DELAY
  (ABSOLUTE
     (PORT A (2.71:3.36:3.67) (2.86:3.55:3.87))
     (IOPATH A Y (3.46:4.65:5.25) (3.21:4.64:5.23))
     (PORT B (6.93:8.59:9.38) (7.02:8.70:9.50))
     (IOPATH B Y (4.68:8.30:9.37) (4.25:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_datareg_RNO\[12\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.36:2.93:3.20))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (8.99:11.15:12.17) (9.30:11.53:12.59))
     (IOPATH S Y (3.38:4.50:5.08) (3.30:4.60:5.20))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE CORESPI_0\/USPI\/URF\/control1\[6\])
 (DELAY
  (ABSOLUTE
     (PORT D (25.44:31.54:34.43) (24.28:30.10:32.87))
     (PORT CLK (7.23:8.96:9.79) (7.26:9.00:9.83))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.84:5.99:6.55) (4.49:5.57:6.08))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (2.84:3.52:3.84) (2.69:3.33:3.64))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (3.56:4.47:5.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "AO1A")
 (INSTANCE CORESPI_0\/USPI\/URF\/CLK_DIV_RNIGVUQ6\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.27:2.82:3.08) (2.35:2.92:3.18))
     (IOPATH A Y (3.67:4.60:5.20) (3.27:4.11:4.64))
     (PORT B (17.39:21.56:23.54) (18.42:22.84:24.94))
     (IOPATH B Y (4.70:5.90:6.66) (4.49:5.64:6.36))
     (PORT C (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH C Y (5.42:6.81:7.68) (4.98:6.25:7.06))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE uart_0\/uart_tx_inst\/prescale_reg_RNIDNQ62\[15\])
 (DELAY
  (ABSOLUTE
     (PORT A (11.67:14.47:15.80) (11.12:13.79:15.06))
     (IOPATH A Y (3.64:4.57:5.16) (4.43:5.56:6.28))
     (PORT B (6.83:8.47:9.25) (6.91:8.57:9.36))
     (IOPATH B Y (2.87:3.60:4.07) (2.72:3.42:3.86))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E0")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram7_\[6\])
 (DELAY
  (ABSOLUTE
     (PORT D (21.29:26.40:28.82) (20.41:25.31:27.63))
     (PORT CLK (6.99:8.67:9.47) (7.07:8.76:9.57))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (18.63:23.10:25.22) (19.61:24.31:26.54))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (3.07:3.85:4.35))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "AND2")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d2_I_116)
 (DELAY
  (ABSOLUTE
     (PORT A (2.52:3.12:3.40) (2.61:3.24:3.54))
     (IOPATH A Y (2.87:3.60:4.07) (2.72:3.42:3.86))
     (PORT B (2.82:3.50:3.82) (2.98:3.69:4.03))
     (IOPATH B Y (4.17:5.24:5.91) (4.45:5.59:6.31))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg\[8\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.47:3.06:3.34) (2.39:2.96:3.23))
     (PORT CLK (6.76:8.38:9.15) (6.86:8.51:9.29))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.99:6.18:6.75) (4.62:5.73:6.26))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram6__RNIDRSR\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.45:3.04:3.32) (2.56:3.17:3.46))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.43:3.02:3.29) (2.54:3.14:3.43))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.89:8.54:9.33) (6.98:8.66:9.45))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram3_\[13\])
 (DELAY
  (ABSOLUTE
     (PORT D (21.49:26.64:29.09) (20.71:25.68:28.04))
     (PORT CLK (7.46:9.25:10.10) (7.47:9.26:10.11))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (10.16:12.59:13.75) (9.41:11.66:12.73))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "OR3B")
 (INSTANCE CORESPI_0\/USPI\/UCC\/cfg_enable_P1_RNII4B11)
 (DELAY
  (ABSOLUTE
     (PORT A (13.68:16.96:18.52) (13.10:16.24:17.73))
     (IOPATH A Y (3.27:4.11:4.64) (3.70:4.65:5.25))
     (PORT B (3.00:3.72:4.06) (2.84:3.53:3.85))
     (IOPATH B Y (4.28:5.37:6.07) (4.40:5.53:6.24))
     (PORT C (7.10:8.80:9.61) (7.40:9.18:10.02))
     (IOPATH C Y (4.52:5.68:6.41) (4.70:5.90:6.66))
  )
 )
 )
 (CELL
 (CELLTYPE "AO1")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_I_85)
 (DELAY
  (ABSOLUTE
     (PORT A (7.97:9.88:10.78) (7.66:9.49:10.36))
     (IOPATH A Y (3.67:4.60:5.20) (3.27:4.11:4.64))
     (PORT B (6.40:7.93:8.66) (5.96:7.39:8.07))
     (IOPATH B Y (4.00:5.02:5.67) (4.22:5.30:5.98))
     (PORT C (2.36:2.93:3.20) (2.47:3.06:3.34))
     (IOPATH C Y (5.41:6.79:7.67) (4.98:6.25:7.06))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg_RNO_1\[11\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (11.12:13.79:15.06) (11.88:14.73:16.08))
     (IOPATH S Y (3.38:4.50:5.08) (3.30:4.60:5.20))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram6_\[14\])
 (DELAY
  (ABSOLUTE
     (PORT D (16.30:20.21:22.07) (15.29:18.96:20.70))
     (PORT CLK (7.23:8.96:9.78) (7.26:9.00:9.82))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (11.95:14.82:16.18) (11.22:13.91:15.19))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "AND2")
 (INSTANCE UART_fifo_0\/AND2_0)
 (DELAY
  (ABSOLUTE
     (PORT A (3.12:3.87:4.22) (2.93:3.63:3.96))
     (IOPATH A Y (3.45:4.33:4.88) (3.63:4.56:5.15))
     (PORT B (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram0_\[8\])
 (DELAY
  (ABSOLUTE
     (PORT D (15.83:19.63:21.43) (15.01:18.61:20.32))
     (PORT CLK (6.81:8.44:9.21) (6.92:8.58:9.36))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (12.99:16.11:17.59) (12.12:15.03:16.41))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram5_\[7\])
 (DELAY
  (ABSOLUTE
     (PORT D (7.42:9.20:10.05) (6.82:8.46:9.23))
     (PORT CLK (7.23:8.96:9.78) (7.26:9.00:9.82))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (10.14:12.57:13.72) (9.68:12.00:13.11))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "AO1A")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_state_RNO\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (15.41:19.11:20.86) (14.66:18.18:19.84))
     (IOPATH A Y (3.38:4.25:4.80) (2.56:3.22:3.63))
     (PORT B (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH B Y (4.70:5.90:6.66) (4.49:5.64:6.36))
     (PORT C (8.04:9.97:10.88) (8.42:10.43:11.39))
     (IOPATH C Y (5.42:6.81:7.68) (4.98:6.25:7.06))
  )
 )
 )
 (CELL
 (CELLTYPE "XNOR2")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d1_I_65)
 (DELAY
  (ABSOLUTE
     (PORT A (2.44:3.03:3.31) (2.36:2.93:3.20))
     (IOPATH A Y (2.43:4.33:4.88) (2.80:3.62:4.08))
     (PORT B (7.71:9.56:10.44) (7.66:9.49:10.36))
     (IOPATH B Y (4.68:8.30:9.37) (4.25:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE uart_0\/uart_tx_inst\/prescale_reg_RNO_0\[9\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (7.00:8.67:9.47) (6.49:8.05:8.79))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (14.72:18.25:19.93) (15.26:18.92:20.66))
     (IOPATH S Y (3.38:4.50:5.08) (3.30:4.60:5.20))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_I_23)
 (DELAY
  (ABSOLUTE
     (PORT A (2.27:2.82:3.08) (2.35:2.92:3.18))
     (IOPATH A Y (3.46:4.65:5.25) (3.21:4.64:5.23))
     (PORT B (7.08:8.78:9.58) (7.14:8.85:9.66))
     (IOPATH B Y (4.68:8.30:9.37) (4.25:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR3")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d0_I_72)
 (DELAY
  (ABSOLUTE
     (PORT A (2.86:3.55:3.87) (2.71:3.36:3.67))
     (IOPATH A Y (2.43:4.33:4.88) (2.81:3.59:4.05))
     (PORT B (6.71:8.31:9.08) (6.82:8.46:9.24))
     (IOPATH B Y (3.97:5.64:6.36) (4.38:5.53:6.24))
     (PORT C (2.47:3.06:3.34) (2.36:2.93:3.20))
     (IOPATH C Y (4.81:6.67:7.53) (5.26:8.73:9.86))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram1__RNIL8O72\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (27.96:34.66:37.85) (26.69:33.09:36.13))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3A")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_state_RNO_2\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (8.04:9.97:10.88) (8.55:10.60:11.57))
     (IOPATH A Y (5.30:6.65:7.51) (4.82:6.05:6.83))
     (PORT B (4.14:5.14:5.61) (4.55:5.64:6.16))
     (IOPATH B Y (3.70:4.65:5.25) (3.27:4.11:4.64))
     (PORT C (12.31:15.26:16.66) (11.51:14.27:15.58))
     (IOPATH C Y (5.05:6.34:7.16) (4.52:5.68:6.41))
  )
 )
 )
 (CELL
 (CELLTYPE "XNOR3")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/un1_counter_q_m16)
 (DELAY
  (ABSOLUTE
     (PORT A (2.84:3.52:3.84) (2.69:3.33:3.64))
     (IOPATH A Y (2.43:4.33:4.88) (2.81:3.59:4.05))
     (PORT B (12.69:15.74:17.18) (11.94:14.80:16.16))
     (IOPATH B Y (3.97:5.64:6.36) (4.38:5.53:6.24))
     (PORT C (2.84:3.53:3.85) (3.00:3.72:4.06))
     (IOPATH C Y (6.15:10.36:11.70) (5.95:7.65:8.64))
  )
 )
 )
 (CELL
 (CELLTYPE "XNOR2")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d1_I_70)
 (DELAY
  (ABSOLUTE
     (PORT A (13.76:17.07:18.63) (13.17:16.33:17.83))
     (IOPATH A Y (2.43:4.33:4.88) (2.80:3.62:4.08))
     (PORT B (6.89:8.54:9.33) (6.98:8.66:9.45))
     (IOPATH B Y (4.68:8.30:9.37) (4.25:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE uart_0\/uart_rx_inst\/un1_bit_cnt_I_9)
 (DELAY
  (ABSOLUTE
     (PORT A (10.46:12.97:14.16) (9.94:12.33:13.46))
     (IOPATH A Y (2.43:4.33:4.88) (2.80:3.62:4.08))
     (PORT B (5.97:7.40:8.08) (5.37:6.66:7.27))
     (IOPATH B Y (4.68:8.30:9.37) (4.25:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_datareg_RNO\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.58:3.20:3.50) (2.49:3.09:3.38))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (11.87:14.72:16.07) (11.34:14.06:15.35))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (13.44:16.67:18.20) (14.28:17.70:19.32))
     (IOPATH S Y (3.38:4.50:5.08) (3.30:4.60:5.20))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2")
 (INSTANCE uart_control_0\/data_count_RNI79KK\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.36:4.16:4.55) (3.13:3.88:4.23))
     (IOPATH A Y (3.58:4.50:5.08) (2.56:3.22:3.63))
     (PORT B (4.11:5.10:5.57) (3.80:4.71:5.14))
     (IOPATH B Y (4.56:5.73:6.47) (3.63:4.56:5.15))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE uart_0\/uart_tx_inst\/prescale_reg_RNINMAK4\[10\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.27:2.82:3.08) (2.35:2.92:3.18))
     (IOPATH A Y (3.29:4.13:4.66) (3.79:4.76:5.37))
     (PORT B (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH B Y (4.17:5.24:5.91) (4.59:5.76:6.50))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_state_RNO_2\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (15.68:19.44:21.23) (14.44:17.90:19.55))
     (IOPATH A Y (3.64:4.57:5.16) (4.43:5.56:6.28))
     (PORT B (4.22:5.24:5.72) (4.59:5.69:6.21))
     (IOPATH B Y (3.45:4.33:4.88) (3.63:4.56:5.15))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1P0")
 (INSTANCE CORESPI_0\/USPI\/URF\/sticky\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.54:3.14:3.43) (2.43:3.02:3.29))
     (PORT CLK (7.35:9.11:9.94) (7.35:9.12:9.96))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT PRE (5.43:6.73:7.35) (5.02:6.23:6.80))
     (IOPATH PRE Q (3.76:4.73:5.34) ())
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge PRE) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge PRE) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge PRE) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_datareg_RNO\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.56:3.17:3.46) (2.45:3.04:3.32))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (11.70:14.50:15.83) (10.96:13.59:14.83))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (16.00:19.83:21.65) (17.12:21.23:23.18))
     (IOPATH S Y (3.38:4.50:5.08) (3.30:4.60:5.20))
  )
 )
 )
 (CELL
 (CELLTYPE "XNOR2")
 (INSTANCE uart_0\/uart_tx_inst\/un1_bit_cnt_5_I_8)
 (DELAY
  (ABSOLUTE
     (PORT A (6.52:8.08:8.82) (7.33:9.08:9.92))
     (IOPATH A Y (3.46:4.65:5.25) (3.21:4.64:5.23))
     (PORT B (12.17:15.09:16.47) (11.16:13.83:15.10))
     (IOPATH B Y (4.68:8.30:9.37) (4.25:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE uart_0\/uart_tx_inst\/prescale_reg\[12\])
 (DELAY
  (ABSOLUTE
     (PORT D (8.64:10.71:11.69) (8.30:10.29:11.24))
     (PORT CLK (7.28:9.03:9.86) (7.31:9.06:9.89))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.74:7.12:7.77) (5.25:6.51:7.11))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/msrxs_shiftreg\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.45:3.04:3.32) (2.54:3.14:3.43))
     (PORT CLK (7.41:9.19:10.03) (7.41:9.18:10.03))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.95:6.14:6.70) (4.61:5.72:6.24))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (18.46:22.88:24.98) (17.52:21.73:23.72))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.56:4.47:5.04))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_0_I_21)
 (DELAY
  (ABSOLUTE
     (PORT A (12.26:15.20:16.59) (11.42:14.16:15.45))
     (IOPATH A Y (2.56:3.22:3.63) (3.58:4.50:5.08))
     (PORT B (14.13:17.52:19.13) (13.36:16.56:18.09))
     (IOPATH B Y (3.63:4.56:5.15) (4.56:5.73:6.47))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2B")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d2_I_91)
 (DELAY
  (ABSOLUTE
     (PORT A (6.60:8.18:8.93) (6.72:8.33:9.09))
     (IOPATH A Y (3.63:4.56:5.15) (3.45:4.33:4.88))
     (PORT B (12.11:15.02:16.39) (11.53:14.30:15.61))
     (IOPATH B Y (4.43:5.56:6.28) (3.64:4.57:5.16))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE SPI_master_0\/PWDATA\[14\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.45:3.04:3.32) (2.54:3.14:3.43))
     (PORT CLK (7.01:8.69:9.49) (7.08:8.78:9.59))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.27:6.53:7.13) (4.89:6.06:6.62))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram0__RNI42GP2\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (15.71:19.48:21.27) (15.08:18.70:20.41))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg_RNO_0\[16\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.36:2.93:3.20))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (12.91:16.00:17.47) (11.76:14.58:15.92))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_datareg_RNO_0\[14\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.36:2.93:3.20))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (12.59:15.61:17.04) (11.59:14.37:15.69))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3A")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/full_out_RNIP26D1)
 (DELAY
  (ABSOLUTE
     (PORT A (12.96:16.06:17.54) (13.54:16.79:18.33))
     (IOPATH A Y (5.30:6.65:7.51) (4.82:6.05:6.83))
     (PORT B (9.06:11.23:12.26) (9.48:11.76:12.83))
     (IOPATH B Y (3.70:4.65:5.25) (3.27:4.11:4.64))
     (PORT C (9.31:11.54:12.60) (8.89:11.02:12.03))
     (IOPATH C Y (5.05:6.34:7.16) (4.52:5.68:6.41))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram6_\[6\])
 (DELAY
  (ABSOLUTE
     (PORT D (16.20:20.08:21.92) (15.14:18.77:20.49))
     (PORT CLK (6.89:8.54:9.33) (6.98:8.66:9.45))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (12.77:15.83:17.28) (11.88:14.73:16.08))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "XNOR2")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_0_I_28)
 (DELAY
  (ABSOLUTE
     (PORT A (7.05:8.74:9.54) (7.66:9.50:10.37))
     (IOPATH A Y (3.46:4.65:5.25) (3.21:4.64:5.23))
     (PORT B (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH B Y (4.68:8.30:9.37) (4.25:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E0C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/msrxs_strobe)
 (DELAY
  (ABSOLUTE
     (PORT D (8.84:10.96:11.97) (9.27:11.49:12.54))
     (PORT CLK (7.17:8.89:9.71) (7.21:8.94:9.76))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.02:6.23:6.80) (4.64:5.76:6.29))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (2.27:2.82:3.08) (2.35:2.92:3.18))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (3.07:3.85:4.35))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram1__RNIBT0J\[14\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.36:2.93:3.20) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.82:8.46:9.23) (6.89:8.54:9.33))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "AO1")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d0_I_96)
 (DELAY
  (ABSOLUTE
     (PORT A (2.71:3.36:3.67) (2.86:3.55:3.87))
     (IOPATH A Y (3.38:4.25:4.80) (2.56:3.22:3.63))
     (PORT B (7.22:8.96:9.78) (7.83:9.71:10.60))
     (IOPATH B Y (4.70:5.90:6.66) (4.49:5.64:6.36))
     (PORT C (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH C Y (5.41:6.79:7.67) (4.98:6.25:7.06))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram3__RNI3VDS\[11\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.36:2.93:3.20) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.84:8.48:9.25) (6.92:8.58:9.37))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E0C0")
 (INSTANCE SPI_master_0\/SPI_data\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.39:2.96:3.23) (2.47:3.06:3.34))
     (PORT CLK (6.83:8.47:9.25) (6.92:8.58:9.37))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.58:6.92:7.55) (5.24:6.49:7.09))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (16.34:20.26:22.12) (17.08:21.17:23.12))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (3.07:3.85:4.35))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE uart_control_0\/s_axis_din_tdata_reg_RNO\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.35:2.92:3.18) (2.27:2.82:3.08))
     (IOPATH A Y (3.45:4.33:4.88) (3.63:4.56:5.15))
     (PORT B (19.51:24.19:26.41) (18.37:22.78:24.87))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3B")
 (INSTANCE SPI_master_0\/current_state_RNO\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.55:6.88:7.51) (5.11:6.34:6.92))
     (IOPATH A Y (3.27:4.11:4.64) (3.70:4.65:5.25))
     (PORT B (3.64:4.51:4.92) (3.38:4.19:4.57))
     (IOPATH B Y (4.28:5.37:6.07) (4.40:5.53:6.24))
     (PORT C (3.07:3.80:4.15) (2.94:3.64:3.98))
     (IOPATH C Y (4.81:6.04:6.81) (5.30:6.65:7.51))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3C")
 (INSTANCE SPI_master_0\/current_state_RNI9BN11_0\[11\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.46:4.29:4.68) (3.21:3.98:4.35))
     (IOPATH A Y (3.70:4.65:5.25) (3.27:4.11:4.64))
     (PORT B (3.00:3.72:4.06) (2.84:3.53:3.85))
     (IOPATH B Y (4.40:5.53:6.24) (4.28:5.37:6.07))
     (PORT C (12.91:16.00:17.47) (13.42:16.63:18.16))
     (IOPATH C Y (5.30:6.65:7.51) (4.81:6.04:6.81))
  )
 )
 )
 (CELL
 (CELLTYPE "AOI1B")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg_RNO\[10\])
 (DELAY
  (ABSOLUTE
     (PORT A (10.02:12.42:13.56) (9.49:11.77:12.85))
     (IOPATH A Y (6.58:8.27:9.33) (4.49:5.64:6.36))
     (PORT B (20.71:25.68:28.03) (21.93:27.19:29.69))
     (IOPATH B Y (6.36:7.99:9.02) (4.60:5.78:6.52))
     (PORT C (2.35:2.92:3.18) (2.27:2.82:3.08))
     (IOPATH C Y (2.81:3.53:3.98) (2.86:3.59:4.05))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE CORESPI_0\/USPI\/URF\/prdata_2_i_a2_3\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (12.47:15.47:16.89) (11.86:14.71:16.06))
     (IOPATH A Y (3.64:4.57:5.16) (4.43:5.56:6.28))
     (PORT B (11.58:14.35:15.67) (10.80:13.39:14.62))
     (IOPATH B Y (2.87:3.60:4.07) (2.72:3.42:3.86))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram0_\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (16.48:20.43:22.31) (17.32:21.47:23.45))
     (PORT CLK (7.39:9.17:10.01) (7.39:9.17:10.01))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (18.26:22.64:24.72) (17.09:21.19:23.13))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram4__RNI5HML\[10\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.45:3.04:3.32) (2.56:3.17:3.46))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.45:3.04:3.32) (2.54:3.14:3.43))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.69:8.30:9.06) (6.81:8.44:9.22))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_I_31)
 (DELAY
  (ABSOLUTE
     (PORT A (7.80:9.66:10.55) (8.27:10.25:11.19))
     (IOPATH A Y (3.46:4.65:5.25) (3.21:4.64:5.23))
     (PORT B (6.68:8.28:9.04) (6.80:8.43:9.21))
     (IOPATH B Y (4.68:8.30:9.37) (4.25:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "INV")
 (INSTANCE CORESPI_0\/USPI\/UCC\/spi_clk_out_RNO)
 (DELAY
  (ABSOLUTE
     (PORT A (12.24:15.18:16.57) (11.80:14.64:15.98))
     (IOPATH A Y (3.58:4.50:5.08) (2.56:3.22:3.63))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE SPI_master_0\/PWRITE)
 (DELAY
  (ABSOLUTE
     (PORT D (8.97:11.12:12.14) (9.28:11.51:12.57))
     (PORT CLK (7.13:8.84:9.65) (7.17:8.89:9.71))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.27:6.53:7.13) (4.87:6.03:6.59))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE SPI_master_0\/PWDATA\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.39:2.96:3.23) (2.47:3.06:3.34))
     (PORT CLK (7.24:8.98:9.80) (7.27:9.01:9.84))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.02:6.23:6.80) (4.65:5.77:6.30))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram0_\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (13.47:16.70:18.24) (12.77:15.84:17.29))
     (PORT CLK (7.33:9.08:9.92) (7.34:9.10:9.93))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (16.81:20.84:22.75) (15.68:19.44:21.22))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "AO1")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d0_I_90)
 (DELAY
  (ABSOLUTE
     (PORT A (2.71:3.36:3.67) (2.86:3.55:3.87))
     (IOPATH A Y (3.38:4.25:4.80) (2.56:3.22:3.63))
     (PORT B (7.10:8.80:9.61) (6.58:8.16:8.91))
     (IOPATH B Y (4.00:5.02:5.67) (4.22:5.30:5.98))
     (PORT C (6.94:8.61:9.40) (6.53:8.10:8.84))
     (IOPATH C Y (4.62:5.81:6.55) (4.46:5.61:6.33))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram1_\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (11.14:13.81:15.08) (10.44:12.94:14.13))
     (PORT CLK (7.02:8.71:9.51) (7.09:8.79:9.60))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (13.30:16.49:18.01) (12.37:15.34:16.74))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR3B")
 (INSTANCE CORESPI_0\/USPI\/URF\/prdata_2_i_a2_2\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.70:5.90:6.66) (4.52:5.68:6.41))
     (PORT B (14.03:17.40:19.00) (14.72:18.26:19.93))
     (IOPATH B Y (5.05:6.34:7.16) (4.52:5.68:6.41))
     (PORT C (2.27:2.82:3.08) (2.35:2.92:3.18))
     (IOPATH C Y (3.70:4.65:5.25) (3.27:4.11:4.64))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE CORESPI_0\/USPI\/URF\/prdata_2_i_a2_2\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (9.68:12.00:13.10) (10.24:12.70:13.86))
     (IOPATH A Y (4.17:5.24:5.91) (4.45:5.59:6.31))
     (PORT B (15.43:19.13:20.89) (14.87:18.44:20.13))
     (IOPATH B Y (2.87:3.60:4.07) (2.72:3.42:3.86))
  )
 )
 )
 (CELL
 (CELLTYPE "AND2")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d0_I_117)
 (DELAY
  (ABSOLUTE
     (PORT A (2.35:2.92:3.18) (2.27:2.82:3.08))
     (IOPATH A Y (3.45:4.33:4.88) (3.63:4.56:5.15))
     (PORT B (2.98:3.69:4.03) (2.82:3.50:3.82))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR3")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_I_70)
 (DELAY
  (ABSOLUTE
     (PORT A (8.65:10.73:11.71) (9.08:11.25:12.28))
     (IOPATH A Y (3.43:4.67:5.27) (3.21:4.64:5.23))
     (PORT B (7.42:9.20:10.05) (7.44:9.22:10.07))
     (IOPATH B Y (3.97:5.64:6.36) (4.38:5.53:6.24))
     (PORT C (9.57:11.86:12.95) (9.03:11.20:12.23))
     (IOPATH C Y (4.81:6.67:7.53) (5.26:8.73:9.86))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3A")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_state_RNO_3\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (16.08:19.94:21.77) (15.23:18.88:20.61))
     (IOPATH A Y (4.68:5.88:6.64) (4.52:5.68:6.41))
     (PORT B (9.09:11.27:12.31) (9.58:11.88:12.97))
     (IOPATH B Y (3.70:4.65:5.25) (3.27:4.11:4.64))
     (PORT C (11.67:14.47:15.80) (10.87:13.47:14.71))
     (IOPATH C Y (5.05:6.34:7.16) (4.52:5.68:6.41))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE sp_fifo_0\/DFN1E1C0_dout\[15\])
 (DELAY
  (ABSOLUTE
     (PORT D (13.81:17.12:18.69) (14.33:17.77:19.40))
     (PORT CLK (7.19:8.91:9.73) (7.23:8.96:9.78))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.07:6.28:6.86) (4.70:5.83:6.37))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (5.92:7.34:8.01) (5.49:6.80:7.43))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.56:4.47:5.04))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE CORESPI_0\/USPI\/URF\/CLK_DIV\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (15.89:19.70:21.50) (15.32:18.99:20.73))
     (PORT CLK (7.03:8.72:9.52) (7.10:8.80:9.61))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.91:6.08:6.64) (4.56:5.65:6.17))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (18.86:23.39:25.53) (18.02:22.34:24.39))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (3.56:4.47:5.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE CORESPI_0\/USPI\/UCC\/clk_div_val_reg_RNICS2C\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.27:2.82:3.08) (2.35:2.92:3.18))
     (IOPATH A Y (3.46:4.65:5.25) (3.21:4.64:5.23))
     (PORT B (3.52:4.36:4.76) (3.28:4.07:4.45))
     (IOPATH B Y (4.68:8.30:9.37) (4.25:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "AND2")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_checkorun_0_sqmuxa)
 (DELAY
  (ABSOLUTE
     (PORT A (2.69:3.33:3.63) (2.84:3.53:3.85))
     (IOPATH A Y (2.87:3.60:4.07) (2.72:3.42:3.86))
     (PORT B (2.83:3.51:3.84) (2.99:3.71:4.05))
     (IOPATH B Y (4.17:5.24:5.91) (4.45:5.59:6.31))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE uart_0\/uart_tx_inst\/data_reg\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.47:3.06:3.34) (2.36:2.93:3.20))
     (PORT CLK (6.93:8.59:9.38) (7.01:8.70:9.49))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (9.26:11.48:12.53) (8.57:10.63:11.61))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE SPI_master_0\/PWDATA\[7\])
 (DELAY
  (ABSOLUTE
     (PORT D (13.83:17.14:18.72) (14.74:18.27:19.95))
     (PORT CLK (7.22:8.96:9.78) (7.26:9.00:9.82))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.06:6.27:6.85) (4.70:5.83:6.37))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE UART_fifo_0\/DFN1E1C0_dout\[10\])
 (DELAY
  (ABSOLUTE
     (PORT D (17.21:21.34:23.29) (17.97:22.27:24.32))
     (PORT CLK (6.99:8.66:9.46) (7.06:8.76:9.56))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.14:6.37:6.96) (4.74:5.88:6.42))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (14.79:18.34:20.02) (13.92:17.26:18.85))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.56:4.47:5.04))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram3_\[11\])
 (DELAY
  (ABSOLUTE
     (PORT D (20.63:25.58:27.93) (19.75:24.49:26.74))
     (PORT CLK (7.32:9.08:9.91) (7.34:9.10:9.93))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (10.65:13.21:14.42) (9.80:12.15:13.27))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE UART_fifo_0\/DFN1E1C0_dout\[14\])
 (DELAY
  (ABSOLUTE
     (PORT D (11.02:13.66:14.92) (11.82:14.65:16.00))
     (PORT CLK (6.94:8.60:9.39) (7.02:8.70:9.50))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.83:5.99:6.54) (4.48:5.56:6.07))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (9.90:12.27:13.39) (9.37:11.62:12.69))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.56:4.47:5.04))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram2_\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (13.29:16.48:18.00) (13.94:17.28:18.86))
     (PORT CLK (7.39:9.17:10.01) (7.39:9.17:10.01))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (12.42:15.39:16.81) (11.58:14.35:15.67))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1P0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/clk_div_val_reg\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.80:3.47:3.79) (2.98:3.69:4.03))
     (PORT CLK (7.22:8.96:9.78) (7.26:9.00:9.82))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT PRE (5.13:6.35:6.94) (4.74:5.87:6.41))
     (IOPATH PRE Q (3.76:4.73:5.34) ())
     (PORT E (19.75:24.48:26.73) (20.86:25.87:28.24))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.31:4.16:4.69))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge PRE) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge PRE) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge PRE) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (3.07:3.85:4.35))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE uart_0\/uart_tx_inst\/prescale_reg_RNO_0\[10\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.65:3.28:3.58) (2.59:3.21:3.51))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (7.48:9.27:10.13) (7.73:9.58:10.46))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (15.24:18.89:20.62) (16.20:20.09:21.93))
     (IOPATH S Y (3.38:4.50:5.08) (3.30:4.60:5.20))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg_RNO_0\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (8.75:10.85:11.85) (8.37:10.38:11.33))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (13.49:16.72:18.25) (12.52:15.52:16.95))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE CORESPI_0\/USPI\/UCC\/spi_clk_count_RNI5MEF\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (7.26:9.01:9.83) (7.54:9.35:10.21))
     (IOPATH A Y (2.87:3.60:4.07) (2.72:3.42:3.86))
     (PORT B (2.98:3.69:4.03) (2.82:3.50:3.82))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/msrxs_datain\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (10.79:13.38:14.61) (9.82:12.17:13.29))
     (PORT CLK (7.51:9.31:10.17) (7.49:9.29:10.14))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.08:6.30:6.88) (4.70:5.83:6.37))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (10.64:13.19:14.40) (11.40:14.14:15.44))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (3.56:4.47:5.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (2.82:3.54:4.00))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram4__RNI4P8N1\[11\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (21.10:26.16:28.56) (19.94:24.72:26.99))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_0_I_22)
 (DELAY
  (ABSOLUTE
     (PORT A (7.92:9.81:10.71) (8.46:10.49:11.46))
     (IOPATH A Y (3.27:4.11:4.64) (3.70:4.65:5.25))
     (PORT B (11.85:14.69:16.04) (12.97:16.09:17.56))
     (IOPATH B Y (4.28:5.37:6.07) (4.40:5.53:6.24))
     (PORT C (6.72:8.33:9.10) (7.28:9.02:9.85))
     (IOPATH C Y (4.52:5.68:6.41) (4.68:5.88:6.64))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_txzeros)
 (DELAY
  (ABSOLUTE
     (PORT D (3.00:3.72:4.06) (2.82:3.50:3.82))
     (PORT CLK (7.28:9.03:9.86) (7.30:9.05:9.88))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.46:6.77:7.39) (5.01:6.21:6.78))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (2.27:2.82:3.08) (2.35:2.92:3.18))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (3.56:4.47:5.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (2.82:3.54:4.00))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "RAM512X18")
 (INSTANCE sp_fifo_0\/RAM512X18_QXI\[15\])
 (DELAY
  (ABSOLUTE
     (PORT RADDR1 (13.65:16.92:18.48) (13.11:16.25:17.74))
     (PORT RADDR0 (8.87:10.99:12.00) (8.51:10.55:11.52))
     (PORT WADDR1 (18.02:22.34:24.39) (17.02:21.10:23.04))
     (PORT WADDR0 (15.74:19.51:21.30) (14.82:18.37:20.06))
     (PORT WD16 (14.79:18.34:20.03) (13.93:17.27:18.85))
     (PORT WD15 (14.71:18.23:19.91) (14.09:17.47:19.07))
     (PORT WD14 (11.90:14.76:16.11) (11.37:14.09:15.39))
     (PORT WD13 (15.03:18.63:20.34) (14.21:17.62:19.24))
     (PORT WD12 (17.74:21.99:24.01) (16.93:20.99:22.92))
     (PORT WD11 (3.81:4.72:5.16) (3.68:4.56:4.98))
     (PORT WD10 (3.81:4.72:5.16) (3.68:4.56:4.98))
     (PORT WD9 (3.81:4.72:5.16) (3.68:4.56:4.98))
     (PORT WD7 (17.45:21.64:23.63) (16.45:20.40:22.27))
     (PORT WD6 (12.93:16.03:17.50) (12.37:15.33:16.74))
     (PORT WD5 (18.21:22.57:24.65) (17.46:21.64:23.63))
     (PORT WD4 (10.86:13.46:14.69) (10.35:12.83:14.01))
     (PORT WD3 (20.35:25.23:27.54) (19.24:23.86:26.05))
     (PORT WD2 (11.49:14.24:15.55) (11.09:13.75:15.01))
     (PORT WD1 (3.68:4.56:4.98) (3.55:4.40:4.80))
     (PORT WD0 (13.86:17.18:18.76) (13.29:16.47:17.99))
     (PORT REN (3.65:4.53:4.94) (3.53:4.37:4.77))
     (PORT WEN (12.39:15.36:16.77) (11.78:14.61:15.95))
     (PORT RCLK (8.67:10.75:11.74) (8.81:10.92:11.92))
     (IOPATH RCLK RD0 (20.40:25.62:28.92) (20.08:25.22:28.47))
     (IOPATH RCLK RD1 (20.40:25.62:28.92) (20.08:25.22:28.47))
     (IOPATH RCLK RD2 (20.40:25.62:28.92) (20.08:25.22:28.47))
     (IOPATH RCLK RD3 (20.40:25.62:28.92) (20.08:25.22:28.47))
     (IOPATH RCLK RD4 (20.40:25.62:28.92) (20.08:25.22:28.47))
     (IOPATH RCLK RD5 (20.40:25.62:28.92) (20.08:25.22:28.47))
     (IOPATH RCLK RD6 (20.40:25.62:28.92) (20.08:25.22:28.47))
     (IOPATH RCLK RD7 (20.40:25.62:28.92) (20.08:25.22:28.47))
     (IOPATH RCLK RD8 (20.40:25.62:28.92) (20.08:25.22:28.47))
     (IOPATH RCLK RD9 (20.40:25.62:28.92) (20.08:25.22:28.47))
     (IOPATH RCLK RD10 (20.40:25.62:28.92) (20.08:25.22:28.47))
     (IOPATH RCLK RD11 (20.40:25.62:28.92) (20.08:25.22:28.47))
     (IOPATH RCLK RD12 (20.40:25.62:28.92) (20.08:25.22:28.47))
     (IOPATH RCLK RD13 (20.40:25.62:28.92) (20.08:25.22:28.47))
     (IOPATH RCLK RD14 (20.40:25.62:28.92) (20.08:25.22:28.47))
     (IOPATH RCLK RD15 (20.40:25.62:28.92) (20.08:25.22:28.47))
     (IOPATH RCLK RD16 (20.40:25.62:28.92) (20.08:25.22:28.47))
     (IOPATH RCLK RD17 (20.40:25.62:28.92) (20.08:25.22:28.47))
     (PORT WCLK (8.75:10.85:11.85) (8.90:11.03:12.05))
     (PORT RESET (6.84:8.48:9.26) (6.50:8.06:8.80))
     (IOPATH RESET RD0 () (8.70:10.93:12.34))
     (IOPATH RESET RD1 () (8.70:10.93:12.34))
     (IOPATH RESET RD2 () (8.70:10.93:12.34))
     (IOPATH RESET RD3 () (8.70:10.93:12.34))
     (IOPATH RESET RD4 () (8.70:10.93:12.34))
     (IOPATH RESET RD5 () (8.70:10.93:12.34))
     (IOPATH RESET RD6 () (8.70:10.93:12.34))
     (IOPATH RESET RD7 () (8.70:10.93:12.34))
     (IOPATH RESET RD8 () (8.70:10.93:12.34))
     (IOPATH RESET RD9 () (8.70:10.93:12.34))
     (IOPATH RESET RD10 () (8.70:10.93:12.34))
     (IOPATH RESET RD11 () (8.70:10.93:12.34))
     (IOPATH RESET RD12 () (8.70:10.93:12.34))
     (IOPATH RESET RD13 () (8.70:10.93:12.34))
     (IOPATH RESET RD14 () (8.70:10.93:12.34))
     (IOPATH RESET RD15 () (8.70:10.93:12.34))
     (IOPATH RESET RD16 () (8.70:10.93:12.34))
     (IOPATH RESET RD17 () (8.70:10.93:12.34))
  )
 )
 (TIMINGCHECK 
     (HOLD (posedge RADDR1) (posedge RCLK) (0.00:0.00:0.00))
     (HOLD (negedge RADDR1) (posedge RCLK) (0.00:0.00:0.00))
     (SETUP (posedge RADDR1) (posedge RCLK) (1.99:2.49:2.82))
     (SETUP (negedge RADDR1) (posedge RCLK) (1.59:2.00:2.26))
     (HOLD (posedge RADDR0) (posedge RCLK) (0.00:0.00:0.00))
     (HOLD (negedge RADDR0) (posedge RCLK) (0.00:0.00:0.00))
     (SETUP (posedge RADDR0) (posedge RCLK) (1.99:2.49:2.82))
     (SETUP (negedge RADDR0) (posedge RCLK) (1.59:2.00:2.26))
     (HOLD (posedge WADDR1) (posedge WCLK) (0.00:0.00:0.00))
     (HOLD (negedge WADDR1) (posedge WCLK) (0.00:0.00:0.00))
     (SETUP (posedge WADDR1) (posedge WCLK) (1.97:2.48:2.80))
     (SETUP (negedge WADDR1) (posedge WCLK) (1.72:2.16:2.43))
     (HOLD (posedge WADDR0) (posedge WCLK) (0.00:0.00:0.00))
     (HOLD (negedge WADDR0) (posedge WCLK) (0.00:0.00:0.00))
     (SETUP (posedge WADDR0) (posedge WCLK) (1.97:2.48:2.80))
     (SETUP (negedge WADDR0) (posedge WCLK) (1.72:2.16:2.43))
     (HOLD (posedge WD16) (posedge WCLK) (0.00:0.00:0.00))
     (HOLD (negedge WD16) (posedge WCLK) (0.00:0.00:0.00))
     (SETUP (posedge WD16) (posedge WCLK) (1.36:1.71:1.93))
     (SETUP (negedge WD16) (posedge WCLK) (0.93:1.17:1.32))
     (HOLD (posedge WD15) (posedge WCLK) (0.00:0.00:0.00))
     (HOLD (negedge WD15) (posedge WCLK) (0.00:0.00:0.00))
     (SETUP (posedge WD15) (posedge WCLK) (1.36:1.71:1.93))
     (SETUP (negedge WD15) (posedge WCLK) (0.93:1.17:1.32))
     (HOLD (posedge WD14) (posedge WCLK) (0.00:0.00:0.00))
     (HOLD (negedge WD14) (posedge WCLK) (0.00:0.00:0.00))
     (SETUP (posedge WD14) (posedge WCLK) (1.36:1.71:1.93))
     (SETUP (negedge WD14) (posedge WCLK) (0.93:1.17:1.32))
     (HOLD (posedge WD13) (posedge WCLK) (0.00:0.00:0.00))
     (HOLD (negedge WD13) (posedge WCLK) (0.00:0.00:0.00))
     (SETUP (posedge WD13) (posedge WCLK) (1.36:1.71:1.93))
     (SETUP (negedge WD13) (posedge WCLK) (0.93:1.17:1.32))
     (HOLD (posedge WD12) (posedge WCLK) (0.00:0.00:0.00))
     (HOLD (negedge WD12) (posedge WCLK) (0.00:0.00:0.00))
     (SETUP (posedge WD12) (posedge WCLK) (1.36:1.71:1.93))
     (SETUP (negedge WD12) (posedge WCLK) (0.93:1.17:1.32))
     (HOLD (posedge WD11) (posedge WCLK) (0.00:0.00:0.00))
     (HOLD (negedge WD11) (posedge WCLK) (0.00:0.00:0.00))
     (SETUP (posedge WD11) (posedge WCLK) (1.36:1.71:1.93))
     (SETUP (negedge WD11) (posedge WCLK) (0.93:1.17:1.32))
     (HOLD (posedge WD10) (posedge WCLK) (0.00:0.00:0.00))
     (HOLD (negedge WD10) (posedge WCLK) (0.00:0.00:0.00))
     (SETUP (posedge WD10) (posedge WCLK) (1.36:1.71:1.93))
     (SETUP (negedge WD10) (posedge WCLK) (0.93:1.17:1.32))
     (HOLD (posedge WD9) (posedge WCLK) (0.00:0.00:0.00))
     (HOLD (negedge WD9) (posedge WCLK) (0.00:0.00:0.00))
     (SETUP (posedge WD9) (posedge WCLK) (1.36:1.71:1.93))
     (SETUP (negedge WD9) (posedge WCLK) (0.93:1.17:1.32))
     (HOLD (posedge WD7) (posedge WCLK) (0.00:0.00:0.00))
     (HOLD (negedge WD7) (posedge WCLK) (0.00:0.00:0.00))
     (SETUP (posedge WD7) (posedge WCLK) (1.36:1.71:1.93))
     (SETUP (negedge WD7) (posedge WCLK) (0.93:1.17:1.32))
     (HOLD (posedge WD6) (posedge WCLK) (0.00:0.00:0.00))
     (HOLD (negedge WD6) (posedge WCLK) (0.00:0.00:0.00))
     (SETUP (posedge WD6) (posedge WCLK) (1.36:1.71:1.93))
     (SETUP (negedge WD6) (posedge WCLK) (0.93:1.17:1.32))
     (HOLD (posedge WD5) (posedge WCLK) (0.00:0.00:0.00))
     (HOLD (negedge WD5) (posedge WCLK) (0.00:0.00:0.00))
     (SETUP (posedge WD5) (posedge WCLK) (1.36:1.71:1.93))
     (SETUP (negedge WD5) (posedge WCLK) (0.93:1.17:1.32))
     (HOLD (posedge WD4) (posedge WCLK) (0.00:0.00:0.00))
     (HOLD (negedge WD4) (posedge WCLK) (0.00:0.00:0.00))
     (SETUP (posedge WD4) (posedge WCLK) (1.36:1.71:1.93))
     (SETUP (negedge WD4) (posedge WCLK) (0.93:1.17:1.32))
     (HOLD (posedge WD3) (posedge WCLK) (0.00:0.00:0.00))
     (HOLD (negedge WD3) (posedge WCLK) (0.00:0.00:0.00))
     (SETUP (posedge WD3) (posedge WCLK) (1.36:1.71:1.93))
     (SETUP (negedge WD3) (posedge WCLK) (0.93:1.17:1.32))
     (HOLD (posedge WD2) (posedge WCLK) (0.00:0.00:0.00))
     (HOLD (negedge WD2) (posedge WCLK) (0.00:0.00:0.00))
     (SETUP (posedge WD2) (posedge WCLK) (1.36:1.71:1.93))
     (SETUP (negedge WD2) (posedge WCLK) (0.93:1.17:1.32))
     (HOLD (posedge WD1) (posedge WCLK) (0.00:0.00:0.00))
     (HOLD (negedge WD1) (posedge WCLK) (0.00:0.00:0.00))
     (SETUP (posedge WD1) (posedge WCLK) (1.36:1.71:1.93))
     (SETUP (negedge WD1) (posedge WCLK) (0.93:1.17:1.32))
     (HOLD (posedge WD0) (posedge WCLK) (0.00:0.00:0.00))
     (HOLD (negedge WD0) (posedge WCLK) (0.00:0.00:0.00))
     (SETUP (posedge WD0) (posedge WCLK) (1.36:1.71:1.93))
     (SETUP (negedge WD0) (posedge WCLK) (0.93:1.17:1.32))
     (HOLD (posedge REN) (posedge RCLK) (0.00:0.00:0.00))
     (HOLD (negedge REN) (posedge RCLK) (0.00:0.00:0.00))
     (SETUP (posedge REN) (posedge RCLK) (0.37:0.46:0.52))
     (SETUP (negedge REN) (posedge RCLK) (1.66:2.08:2.35))
     (HOLD (posedge WEN) (posedge WCLK) (0.54:0.68:0.76))
     (HOLD (negedge WEN) (posedge WCLK) (0.00:0.00:0.00))
     (SETUP (posedge WEN) (posedge WCLK) (0.86:1.08:1.22))
     (SETUP (negedge WEN) (posedge WCLK) (0.00:0.00:0.00))
     (WIDTH (posedge RCLK) (15.25:19.15:21.62))
     (WIDTH (negedge RCLK) (15.25:19.15:21.62))
     (WIDTH (posedge WCLK) (15.25:19.15:21.62))
     (WIDTH (negedge WCLK) (15.25:19.15:21.62))
     (RECOVERY (posedge RESET) (posedge RCLK) (13.79:17.33:19.56))
     (HOLD (posedge RESET) (posedge RCLK) (2.33:2.93:3.30))
     (RECOVERY (posedge RESET) (posedge WCLK) (13.79:17.33:19.56))
     (HOLD (posedge RESET) (posedge WCLK) (2.33:2.93:3.30))
     (WIDTH (negedge RESET) (2.01:2.53:2.85))
 )
 )
 (CELL
 (CELLTYPE "IOIN_IB")
 (INSTANCE SPISDI_pad\/U0\/U1)
 (DELAY
  (ABSOLUTE
     (PORT YIN (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH YIN Y (0.31:0.38:0.43) (0.28:0.35:0.40))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram0_\[16\])
 (DELAY
  (ABSOLUTE
     (PORT D (10.74:13.32:14.54) (9.99:12.38:13.52))
     (PORT CLK (6.76:8.38:9.15) (6.87:8.51:9.29))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (11.99:14.87:16.23) (11.41:14.15:15.45))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "AO1")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_I_83)
 (DELAY
  (ABSOLUTE
     (PORT A (9.36:11.61:12.68) (9.89:12.27:13.39))
     (IOPATH A Y (3.38:4.25:4.80) (2.56:3.22:3.63))
     (PORT B (9.55:11.84:12.93) (9.02:11.19:12.21))
     (IOPATH B Y (4.00:5.02:5.67) (4.22:5.30:5.98))
     (PORT C (9.17:11.37:12.42) (8.70:10.79:11.78))
     (IOPATH C Y (4.62:5.81:6.55) (4.46:5.61:6.33))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram3_\[15\])
 (DELAY
  (ABSOLUTE
     (PORT D (21.87:27.11:29.60) (20.79:25.78:28.15))
     (PORT CLK (7.52:9.32:10.18) (7.56:9.37:10.24))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (2.65:3.29:3.59) (2.57:3.19:3.48))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE CORESPI_0\/USPI\/UCC\/spi_clk_count_RNO_0\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.94:3.64:3.98) (2.78:3.45:3.76))
     (IOPATH A Y (3.45:4.33:4.88) (3.63:4.56:5.15))
     (PORT B (2.94:3.64:3.98) (3.13:3.88:4.24))
     (IOPATH B Y (4.17:5.24:5.91) (4.45:5.59:6.31))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/clock_rx_q2)
 (DELAY
  (ABSOLUTE
     (PORT D (2.47:3.06:3.34) (2.36:2.93:3.20))
     (PORT CLK (7.12:8.83:9.64) (7.17:8.89:9.70))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.03:6.23:6.80) (4.66:5.78:6.31))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "XNOR2")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_0_I_32)
 (DELAY
  (ABSOLUTE
     (PORT A (2.27:2.82:3.08) (2.35:2.92:3.18))
     (IOPATH A Y (3.46:4.65:5.25) (3.21:4.64:5.23))
     (PORT B (8.88:11.01:12.02) (8.49:10.52:11.49))
     (IOPATH B Y (4.68:8.30:9.37) (4.25:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram3__RNIFH9S\[14\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.36:2.93:3.20) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.82:8.46:9.23) (6.89:8.54:9.33))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram2__RNI5RBQ\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.63:8.22:8.97) (6.74:8.36:9.13))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg_RNI81P51\[14\])
 (DELAY
  (ABSOLUTE
     (PORT A (13.27:16.45:17.97) (12.43:15.41:16.83))
     (IOPATH A Y (2.54:3.19:3.60) (3.45:4.33:4.88))
     (PORT B (11.53:14.29:15.61) (10.81:13.40:14.63))
     (IOPATH B Y (4.52:5.68:6.41) (5.04:6.33:7.14))
     (PORT C (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH C Y (4.52:5.68:6.41) (4.68:5.88:6.64))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE uart_0\/uart_tx_inst\/bit_cnt_RNI81RE1\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (10.58:13.12:14.33) (9.71:12.04:13.15))
     (IOPATH A Y (2.54:3.19:3.60) (3.45:4.33:4.88))
     (PORT B (6.28:7.78:8.50) (5.85:7.25:7.91))
     (IOPATH B Y (4.52:5.68:6.41) (5.04:6.33:7.14))
     (PORT C (8.63:10.70:11.68) (7.87:9.76:10.65))
     (IOPATH C Y (4.82:6.05:6.83) (5.30:6.65:7.51))
  )
 )
 )
 (CELL
 (CELLTYPE "AND2")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d0_I_119)
 (DELAY
  (ABSOLUTE
     (PORT A (2.35:2.92:3.18) (2.27:2.82:3.08))
     (IOPATH A Y (3.45:4.33:4.88) (3.63:4.56:5.15))
     (PORT B (2.98:3.69:4.03) (2.82:3.50:3.82))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE SPI_master_0\/PWDATA\[13\])
 (DELAY
  (ABSOLUTE
     (PORT D (11.08:13.73:14.99) (11.41:14.15:15.44))
     (PORT CLK (6.93:8.59:9.38) (7.01:8.69:9.49))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.15:6.39:6.97) (4.76:5.90:6.44))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_state_RNO_2\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (14.85:18.41:20.10) (14.30:17.73:19.35))
     (IOPATH A Y (3.64:4.57:5.16) (4.43:5.56:6.28))
     (PORT B (2.86:3.55:3.87) (2.70:3.35:3.65))
     (IOPATH B Y (2.87:3.60:4.07) (2.72:3.42:3.86))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE CORESPI_0\/USPI\/UCC\/msrxs_shiftreg_RNO\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (3.64:4.57:5.16) (4.43:5.56:6.28))
     (PORT B (13.66:16.94:18.50) (14.25:17.67:19.29))
     (IOPATH B Y (3.45:4.33:4.88) (3.63:4.56:5.15))
  )
 )
 )
 (CELL
 (CELLTYPE "AND2B")
 (INSTANCE UART_fifo_0\/AND2_MEMORYWE)
 (DELAY
  (ABSOLUTE
     (PORT A (9.27:11.50:12.55) (9.84:12.20:13.32))
     (IOPATH A Y (3.79:4.76:5.37) (3.29:4.13:4.66))
     (PORT B (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH B Y (4.56:5.73:6.47) (3.63:4.56:5.15))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR3")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_I_72)
 (DELAY
  (ABSOLUTE
     (PORT A (6.92:8.58:9.37) (7.49:9.29:10.14))
     (IOPATH A Y (3.43:4.67:5.27) (3.21:4.64:5.23))
     (PORT B (7.42:9.20:10.05) (7.44:9.22:10.07))
     (IOPATH B Y (3.97:5.64:6.36) (4.38:5.53:6.24))
     (PORT C (2.54:3.14:3.43) (2.43:3.02:3.29))
     (IOPATH C Y (4.81:6.67:7.53) (5.26:8.73:9.86))
  )
 )
 )
 (CELL
 (CELLTYPE "AND2")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_I_11)
 (DELAY
  (ABSOLUTE
     (PORT A (5.18:6.42:7.01) (5.55:6.88:7.51))
     (IOPATH A Y (2.87:3.60:4.07) (2.72:3.42:3.86))
     (PORT B (7.42:9.20:10.05) (7.44:9.22:10.07))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_TRI")
 (INSTANCE txd_pad\/U0\/U0)
 (DELAY
  (ABSOLUTE
     (PORT D (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH D PAD (16.38:21.34:25.83) (20.62:26.59:31.59))
     (PORT E (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH E PAD (16.38:23.47:27.88) (20.40:27.11:32.20))
  )
  (PATHPULSE D PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
  (PATHPULSE E PAD (2.00:2.00:2.00) (2.00:2.00:2.00))
 )
 (TIMINGCHECK 
     (WIDTH (posedge D) (20.00:20.00:20.00))
     (WIDTH (negedge D) (20.00:20.00:20.00))
     (WIDTH (posedge E) (20.00:20.00:20.00))
     (WIDTH (negedge E) (20.00:20.00:20.00))
 )
 )
 (CELL
 (CELLTYPE "AX1C")
 (INSTANCE CORESPI_0\/USPI\/URXF\/un1_rd_pointer_q_I_14)
 (DELAY
  (ABSOLUTE
     (PORT A (2.84:3.53:3.85) (3.00:3.72:4.06))
     (IOPATH A Y (4.55:6.34:7.16) (5.28:8.79:9.93))
     (PORT B (2.98:3.69:4.03) (2.80:3.47:3.79))
     (IOPATH B Y (4.78:8.59:9.70) (4.52:5.91:6.67))
     (PORT C (2.46:3.05:3.33) (2.40:2.98:3.25))
     (IOPATH C Y (2.43:4.33:4.88) (2.81:3.59:4.05))
  )
 )
 )
 (CELL
 (CELLTYPE "XNOR2")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_0_I_49)
 (DELAY
  (ABSOLUTE
     (PORT A (2.27:2.82:3.08) (2.35:2.92:3.18))
     (IOPATH A Y (3.46:4.65:5.25) (3.21:4.64:5.23))
     (PORT B (2.57:3.19:3.48) (2.49:3.09:3.38))
     (IOPATH B Y (4.68:8.30:9.37) (4.25:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram3__RNI51ES\[12\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.41:2.99:3.26) (2.49:3.09:3.37))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.49:3.09:3.38) (2.60:3.22:3.51))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.76:8.38:9.15) (6.84:8.48:9.26))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/msrxs_datain\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (3.08:3.82:4.17) (2.92:3.62:3.95))
     (PORT CLK (7.22:8.95:9.77) (7.23:8.97:9.79))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.90:6.07:6.63) (4.56:5.65:6.17))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (13.92:17.26:18.84) (14.90:18.47:20.17))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (3.56:4.47:5.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (2.82:3.54:4.00))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE uart_0\/uart_rx_inst\/data_reg\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.36:2.93:3.20) (2.47:3.06:3.34))
     (PORT CLK (7.08:8.78:9.58) (7.14:8.85:9.66))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (9.51:11.79:12.88) (8.83:10.95:11.95))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE SPI_master_0\/ST\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.36:2.93:3.20) (2.47:3.06:3.34))
     (PORT CLK (7.28:9.03:9.86) (7.30:9.05:9.88))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.68:7.04:7.69) (5.21:6.45:7.05))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "XNOR3")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/un1_counter_q_ADD_6x6_fast_I29_Y)
 (DELAY
  (ABSOLUTE
     (PORT A (9.11:11.29:12.33) (8.70:10.79:11.78))
     (IOPATH A Y (2.43:4.33:4.88) (2.81:3.59:4.05))
     (PORT B (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH B Y (3.97:5.64:6.36) (4.38:5.53:6.24))
     (PORT C (2.36:2.93:3.20) (2.47:3.06:3.34))
     (IOPATH C Y (6.15:10.36:11.70) (5.95:7.65:8.64))
  )
 )
 )
 (CELL
 (CELLTYPE "AX1C")
 (INSTANCE UART_fifo_0\/XOR2_RBINNXTSHIFT\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.47:4.30:4.69) (3.27:4.05:4.42))
     (IOPATH A Y (4.67:8.36:9.44) (4.30:5.54:6.26))
     (PORT B (2.82:3.50:3.82) (3.00:3.72:4.06))
     (IOPATH B Y (4.82:6.67:7.53) (5.31:8.86:10.00))
     (PORT C (2.84:3.52:3.84) (2.69:3.33:3.64))
     (IOPATH C Y (2.43:4.33:4.88) (2.81:3.59:4.05))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/un1_wr_pointer_q_I_15)
 (DELAY
  (ABSOLUTE
     (PORT A (2.71:3.36:3.67) (2.86:3.55:3.87))
     (IOPATH A Y (2.87:3.60:4.07) (2.72:3.42:3.86))
     (PORT B (2.98:3.69:4.03) (2.82:3.50:3.82))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram4__RNI99DF\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.53:3.13:3.42) (2.61:3.23:3.53))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.53:3.13:3.42) (2.61:3.23:3.53))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.82:8.46:9.23) (6.91:8.57:9.36))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram2_\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (8.87:11.00:12.01) (8.33:10.33:11.28))
     (PORT CLK (7.05:8.74:9.54) (7.11:8.82:9.63))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (22.83:28.30:30.90) (21.49:26.64:29.09))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "AOI1B")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg_RNO\[9\])
 (DELAY
  (ABSOLUTE
     (PORT A (9.80:12.15:13.27) (9.21:11.42:12.47))
     (IOPATH A Y (6.58:8.27:9.33) (4.49:5.64:6.36))
     (PORT B (17.60:21.82:23.82) (18.57:23.02:25.14))
     (IOPATH B Y (6.36:7.99:9.02) (4.60:5.78:6.52))
     (PORT C (2.35:2.92:3.18) (2.27:2.82:3.08))
     (IOPATH C Y (2.81:3.53:3.98) (2.86:3.59:4.05))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram3_\[12\])
 (DELAY
  (ABSOLUTE
     (PORT D (19.90:24.67:26.93) (19.12:23.71:25.88))
     (PORT CLK (6.91:8.57:9.36) (6.99:8.67:9.46))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (8.43:10.45:11.41) (7.69:9.53:10.41))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR3B")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_awe0)
 (DELAY
  (ABSOLUTE
     (PORT A (4.54:5.63:6.15) (4.95:6.14:6.71))
     (IOPATH A Y (5.30:6.65:7.51) (4.81:6.04:6.81))
     (PORT B (3.11:3.86:4.21) (2.97:3.69:4.03))
     (IOPATH B Y (4.40:5.53:6.24) (4.28:5.37:6.07))
     (PORT C (9.11:11.29:12.33) (8.66:10.73:11.72))
     (IOPATH C Y (3.45:4.33:4.88) (2.54:3.19:3.60))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE CORESPI_0\/USPI\/URF\/cfg_ssel\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (12.07:14.96:16.34) (12.88:15.97:17.44))
     (PORT CLK (7.22:8.96:9.78) (7.26:9.00:9.82))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.13:6.35:6.94) (4.74:5.87:6.41))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (12.74:15.79:17.24) (12.20:15.13:16.51))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.56:4.47:5.04))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE CoreAPB3_0\/CAPB3IIII\/PRDATA_7)
 (DELAY
  (ABSOLUTE
     (PORT A (6.86:8.51:9.29) (7.66:9.49:10.36))
     (IOPATH A Y (2.87:3.60:4.07) (2.72:3.42:3.86))
     (PORT B (15.77:19.56:21.35) (14.86:18.42:20.11))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "AOI1")
 (INSTANCE uart_control_0\/m_axis_tvalid_reg_RNO)
 (DELAY
  (ABSOLUTE
     (PORT A (4.11:5.10:5.57) (3.80:4.71:5.14))
     (IOPATH A Y (6.42:8.07:9.11) (4.28:5.37:6.07))
     (PORT B (16.26:20.16:22.01) (15.27:18.93:20.67))
     (IOPATH B Y (6.57:8.25:9.32) (4.49:5.64:6.36))
     (PORT C (9.83:12.18:13.30) (9.46:11.73:12.81))
     (IOPATH C Y (3.70:4.65:5.25) (3.43:4.31:4.87))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/full_out)
 (DELAY
  (ABSOLUTE
     (PORT D (2.47:3.06:3.34) (2.39:2.96:3.23))
     (PORT CLK (6.89:8.54:9.32) (6.98:8.65:9.45))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.02:6.23:6.80) (4.67:5.78:6.32))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram4__RNI55DF\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.71:8.32:9.08) (6.82:8.46:9.23))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram0__RNI3DJ9\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.87:8.51:9.29) (6.93:8.59:9.38))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE CORESPI_0\/USPI\/UCC\/msrxs_shiftreg_RNO\[11\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.00:3.72:4.06) (2.83:3.51:3.84))
     (IOPATH A Y (3.64:4.57:5.16) (4.43:5.56:6.28))
     (PORT B (14.14:17.53:19.14) (15.16:18.80:20.52))
     (IOPATH B Y (3.45:4.33:4.88) (3.63:4.56:5.15))
  )
 )
 )
 (CELL
 (CELLTYPE "OA1C")
 (INSTANCE uart_control_0\/FIFO_count_RNO\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (8.61:10.68:11.66) (9.01:11.17:12.20))
     (IOPATH A Y (6.94:8.72:9.84) (5.16:6.48:7.32))
     (PORT B (2.98:3.69:4.03) (2.82:3.50:3.82))
     (IOPATH B Y (6.35:7.98:9.00) (4.60:5.78:6.52))
     (PORT C (3.41:4.23:4.61) (3.17:3.94:4.30))
     (IOPATH C Y (3.70:4.65:5.25) (3.43:4.31:4.87))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram7_\[14\])
 (DELAY
  (ABSOLUTE
     (PORT D (16.30:20.21:22.07) (15.29:18.96:20.70))
     (PORT CLK (7.23:8.96:9.78) (7.26:9.00:9.82))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (14.26:17.68:19.31) (15.37:19.06:20.81))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (3.07:3.85:4.35))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE uart_0\/uart_rx_inst\/m_axis_tdata_reg\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.82:3.50:3.82) (2.98:3.69:4.03))
     (PORT CLK (7.27:9.01:9.84) (7.29:9.04:9.87))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.94:6.13:6.69) (4.58:5.68:6.20))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (14.46:17.93:19.58) (13.67:16.95:18.50))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.56:4.47:5.04))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE sp_fifo_0\/DFN1C0_full)
 (DELAY
  (ABSOLUTE
     (PORT D (2.39:2.96:3.23) (2.47:3.06:3.34))
     (PORT CLK (7.08:8.78:9.58) (7.14:8.85:9.66))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.23:6.48:7.08) (4.84:6.00:6.56))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram2_\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (11.41:14.15:15.45) (10.95:13.58:14.83))
     (PORT CLK (6.95:8.62:9.41) (7.02:8.70:9.50))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (9.80:12.15:13.27) (9.09:11.28:12.31))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram0_\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (4.71:5.84:6.38) (4.31:5.35:5.84))
     (PORT CLK (6.76:8.39:9.16) (6.87:8.51:9.30))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (12.93:16.03:17.50) (12.26:15.20:16.59))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram3_\[10\])
 (DELAY
  (ABSOLUTE
     (PORT D (4.12:5.11:5.58) (3.77:4.67:5.10))
     (PORT CLK (7.46:9.25:10.10) (7.47:9.26:10.11))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (10.16:12.59:13.75) (9.41:11.66:12.73))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram1_\[13\])
 (DELAY
  (ABSOLUTE
     (PORT D (19.37:24.02:26.22) (18.75:23.25:25.38))
     (PORT CLK (7.46:9.25:10.10) (7.47:9.26:10.11))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (16.54:20.51:22.39) (15.38:19.06:20.81))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE CORESPI_0\/USPI\/URF\/CLK_DIV_RNIVPH8\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (25.09:31.10:33.96) (23.84:29.56:32.27))
     (IOPATH A Y (3.64:4.57:5.16) (4.43:5.56:6.28))
     (PORT B (6.89:8.54:9.32) (6.18:7.66:8.36))
     (IOPATH B Y (2.87:3.60:4.07) (2.72:3.42:3.86))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE CORESPI_0\/USPI\/URF\/CLK_DIV_RNIC1R71\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.35:2.92:3.18) (2.27:2.82:3.08))
     (IOPATH A Y (2.54:3.19:3.60) (3.45:4.33:4.88))
     (PORT B (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH B Y (4.28:5.37:6.07) (4.40:5.53:6.24))
     (PORT C (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH C Y (4.52:5.68:6.41) (4.68:5.88:6.64))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram4__RNIC19N1\[13\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (19.12:23.71:25.89) (18.17:22.53:24.59))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram5_\[6\])
 (DELAY
  (ABSOLUTE
     (PORT D (8.57:10.63:11.60) (7.92:9.82:10.73))
     (PORT CLK (7.22:8.95:9.77) (7.23:8.97:9.79))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (19.37:24.02:26.22) (18.40:22.81:24.90))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE uart_0\/uart_tx_inst\/prescale_reg\[6\])
 (DELAY
  (ABSOLUTE
     (PORT D (7.44:9.23:10.07) (7.17:8.89:9.71))
     (PORT CLK (7.33:9.09:9.92) (7.34:9.10:9.94))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.02:6.23:6.80) (4.65:5.77:6.30))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "AND2")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_I_1)
 (DELAY
  (ABSOLUTE
     (PORT A (10.72:13.29:14.50) (10.27:12.73:13.90))
     (IOPATH A Y (3.45:4.33:4.88) (3.63:4.56:5.15))
     (PORT B (7.03:8.71:9.51) (7.09:8.80:9.60))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE uart_0\/uart_tx_inst\/prescale_reg\[7\])
 (DELAY
  (ABSOLUTE
     (PORT D (6.87:8.52:9.30) (6.64:8.23:8.99))
     (PORT CLK (7.28:9.03:9.86) (7.31:9.06:9.89))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.74:7.12:7.77) (5.25:6.51:7.11))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "OA1")
 (INSTANCE CORESPI_0\/USPI\/UCC\/msrxp_alldone_RNO)
 (DELAY
  (ABSOLUTE
     (PORT A (10.92:13.53:14.78) (10.19:12.63:13.79))
     (IOPATH A Y (6.94:8.72:9.84) (5.16:6.48:7.32))
     (PORT B (2.47:3.06:3.34) (2.36:2.93:3.20))
     (IOPATH B Y (6.36:7.99:9.02) (4.60:5.78:6.52))
     (PORT C (13.11:16.26:17.75) (13.91:17.24:18.83))
     (IOPATH C Y (3.70:4.65:5.25) (3.43:4.31:4.87))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE CORESPI_0\/USPI\/UCC\/spi_clk_count_RNI2MBC\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.71:3.36:3.67) (2.86:3.55:3.87))
     (IOPATH A Y (2.87:3.60:4.07) (2.72:3.42:3.86))
     (PORT B (4.61:5.71:6.24) (4.33:5.36:5.86))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE uart_control_0\/m_axis_tdata_reg\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.45:3.04:3.32) (2.54:3.14:3.43))
     (PORT CLK (7.36:9.12:9.96) (7.36:9.13:9.97))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.32:6.59:7.20) (4.90:6.08:6.63))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (9.20:11.40:12.45) (8.79:10.89:11.89))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.56:4.47:5.04))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE CORESPI_0\/USPI\/UCC\/clk_div_val_reg_RNISUCG1\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.35:2.92:3.18) (2.27:2.82:3.08))
     (IOPATH A Y (2.54:3.19:3.60) (3.45:4.33:4.88))
     (PORT B (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH B Y (4.52:5.68:6.41) (5.04:6.33:7.14))
     (PORT C (2.36:2.93:3.20) (2.47:3.06:3.34))
     (IOPATH C Y (4.52:5.68:6.41) (4.68:5.88:6.64))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E0C0")
 (INSTANCE uart_0\/uart_rx_inst\/m_axis_tvalid_reg)
 (DELAY
  (ABSOLUTE
     (PORT D (19.42:24.08:26.29) (18.29:22.67:24.76))
     (PORT CLK (7.01:8.69:9.49) (7.08:8.78:9.59))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.04:6.25:6.83) (4.68:5.80:6.33))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (2.42:3.00:3.28) (2.34:2.90:3.17))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE uart_control_0\/m_axis_tdata_reg_RNO\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (3.64:4.57:5.16) (4.43:5.56:6.28))
     (PORT B (10.02:12.42:13.56) (9.44:11.71:12.78))
     (IOPATH B Y (2.87:3.60:4.07) (2.72:3.42:3.86))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2A")
 (INSTANCE uart_0\/uart_tx_inst\/bit_cnt_RNIO6S22\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.54:3.14:3.43) (2.46:3.04:3.32))
     (IOPATH A Y (3.29:4.13:4.66) (3.79:4.76:5.37))
     (PORT B (9.32:11.55:12.61) (8.57:10.63:11.61))
     (IOPATH B Y (3.63:4.56:5.15) (4.56:5.73:6.47))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR3")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d0_I_61)
 (DELAY
  (ABSOLUTE
     (PORT A (14.26:17.68:19.30) (13.18:16.34:17.84))
     (IOPATH A Y (2.43:4.33:4.88) (2.81:3.59:4.05))
     (PORT B (7.46:9.25:10.10) (7.47:9.26:10.11))
     (IOPATH B Y (3.97:5.64:6.36) (4.38:5.53:6.24))
     (PORT C (8.11:10.05:10.97) (7.57:9.39:10.25))
     (IOPATH C Y (4.81:6.67:7.53) (5.26:8.73:9.86))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2B")
 (INSTANCE uart_0\/uart_rx_inst\/rxd_reg_RNIC86N1)
 (DELAY
  (ABSOLUTE
     (PORT A (16.81:20.84:22.76) (17.91:22.20:24.24))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (13.96:17.31:18.90) (14.53:18.02:19.67))
     (IOPATH B Y (4.68:5.88:6.64) (4.63:5.82:6.57))
     (PORT S (15.52:19.25:21.01) (16.61:20.60:22.49))
     (IOPATH S Y (3.38:4.51:5.09) (3.30:4.60:5.20))
  )
 )
 )
 (CELL
 (CELLTYPE "AO1")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d0_I_86)
 (DELAY
  (ABSOLUTE
     (PORT A (2.27:2.82:3.08) (2.35:2.92:3.18))
     (IOPATH A Y (3.38:4.25:4.80) (2.56:3.22:3.63))
     (PORT B (3.01:3.73:4.08) (2.84:3.53:3.85))
     (IOPATH B Y (4.00:5.02:5.67) (4.22:5.30:5.98))
     (PORT C (2.47:3.06:3.34) (2.36:2.93:3.20))
     (IOPATH C Y (4.62:5.81:6.55) (4.46:5.61:6.33))
  )
 )
 )
 (CELL
 (CELLTYPE "XNOR2")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_0_I_5)
 (DELAY
  (ABSOLUTE
     (PORT A (4.49:5.57:6.08) (4.14:5.13:5.60))
     (IOPATH A Y (2.43:4.33:4.88) (2.80:3.62:4.08))
     (PORT B (3.81:4.72:5.15) (3.56:4.42:4.82))
     (IOPATH B Y (4.68:8.30:9.37) (4.25:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE uart_0\/uart_tx_inst\/prescale_reg_RNIS15E2\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (8.86:10.98:11.99) (8.41:10.43:11.39))
     (IOPATH A Y (3.64:4.57:5.16) (4.43:5.56:6.28))
     (PORT B (7.28:9.02:9.85) (7.28:9.03:9.86))
     (IOPATH B Y (2.87:3.60:4.07) (2.72:3.42:3.86))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram2_\[12\])
 (DELAY
  (ABSOLUTE
     (PORT D (13.37:16.58:18.10) (12.66:15.69:17.13))
     (PORT CLK (7.19:8.91:9.73) (7.23:8.96:9.78))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (16.47:20.42:22.30) (15.15:18.78:20.51))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "XNOR2")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_0_I_53)
 (DELAY
  (ABSOLUTE
     (PORT A (2.27:2.82:3.08) (2.35:2.92:3.18))
     (IOPATH A Y (3.46:4.65:5.25) (3.21:4.64:5.23))
     (PORT B (12.21:15.14:16.53) (11.63:14.42:15.74))
     (IOPATH B Y (4.68:8.30:9.37) (4.25:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE SPI_master_0\/PSEL)
 (DELAY
  (ABSOLUTE
     (PORT D (2.45:3.04:3.32) (2.54:3.14:3.43))
     (PORT CLK (7.36:9.12:9.96) (7.36:9.13:9.97))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.55:6.88:7.51) (5.11:6.34:6.92))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram3__RNID9ES\[16\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.36:2.93:3.20) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.69:8.29:9.05) (6.79:8.42:9.19))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_awe7)
 (DELAY
  (ABSOLUTE
     (PORT A (3.13:3.88:4.24) (3.37:4.18:4.56))
     (IOPATH A Y (2.87:3.60:4.07) (2.72:3.42:3.86))
     (PORT B (3.82:4.74:5.18) (4.15:5.15:5.62))
     (IOPATH B Y (4.17:5.24:5.91) (4.45:5.59:6.31))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1P0")
 (INSTANCE CORESPI_0\/USPI\/URXF\/empty_out)
 (DELAY
  (ABSOLUTE
     (PORT D (2.47:3.06:3.34) (2.36:2.93:3.20))
     (PORT CLK (6.80:8.43:9.21) (6.90:8.55:9.33))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT PRE (4.98:6.18:6.74) (4.63:5.75:6.27))
     (IOPATH PRE Q (3.76:4.73:5.34) ())
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge PRE) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge PRE) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge PRE) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE SPI_master_0\/current_state\[6\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.39:2.96:3.23) (2.47:3.06:3.34))
     (PORT CLK (7.17:8.89:9.70) (7.21:8.94:9.76))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.40:6.70:7.31) (4.98:6.18:6.75))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE UART_fifo_0\/DFN1C0_MEM_RADDR\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.98:3.69:4.03) (2.82:3.50:3.82))
     (PORT CLK (6.67:8.27:9.03) (6.80:8.43:9.20))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.08:6.29:6.87) (4.70:5.82:6.36))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "AO1A")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d1_I_95)
 (DELAY
  (ABSOLUTE
     (PORT A (7.56:9.37:10.23) (7.51:9.31:10.17))
     (IOPATH A Y (3.38:4.25:4.80) (2.56:3.22:3.63))
     (PORT B (7.59:9.40:10.27) (7.14:8.85:9.66))
     (IOPATH B Y (4.00:5.02:5.67) (4.22:5.30:5.98))
     (PORT C (7.70:9.55:10.42) (7.66:9.49:10.36))
     (IOPATH C Y (4.62:5.81:6.55) (4.46:5.61:6.33))
  )
 )
 )
 (CELL
 (CELLTYPE "XA1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/wr_pointer_q_RNO\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.41:2.99:3.26))
     (IOPATH A Y (2.44:4.27:4.82) (2.80:3.60:4.07))
     (PORT B (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH B Y (4.51:8.33:9.40) (4.03:5.37:6.07))
     (PORT C (9.76:12.10:13.21) (10.57:13.11:14.31))
     (IOPATH C Y (4.98:6.25:7.06) (5.11:6.42:7.25))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram4__RNIT1654\[8\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (9.59:11.90:12.99) (9.11:11.29:12.33))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (12.52:15.53:16.95) (11.91:14.77:16.13))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram2_\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (16.30:20.20:22.06) (15.24:18.89:20.63))
     (PORT CLK (7.00:8.68:9.47) (7.07:8.77:9.58))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (10.06:12.47:13.62) (9.49:11.76:12.84))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_state_RNIGRBQ1\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.35:2.92:3.18) (2.27:2.82:3.08))
     (IOPATH A Y (2.56:3.22:3.63) (3.58:4.50:5.08))
     (PORT B (11.42:14.16:15.46) (12.08:14.98:16.36))
     (IOPATH B Y (4.17:5.24:5.91) (4.59:5.76:6.50))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE uart_0\/uart_tx_inst\/prescale_reg_RNI8IQ62\[10\])
 (DELAY
  (ABSOLUTE
     (PORT A (11.66:14.46:15.79) (11.17:13.85:15.12))
     (IOPATH A Y (2.56:3.22:3.63) (3.58:4.50:5.08))
     (PORT B (7.35:9.11:9.95) (7.35:9.12:9.95))
     (IOPATH B Y (3.63:4.56:5.15) (4.56:5.73:6.47))
  )
 )
 )
 (CELL
 (CELLTYPE "IOIN_IB")
 (INSTANCE rxd_pad\/U0\/U1)
 (DELAY
  (ABSOLUTE
     (PORT YIN (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH YIN Y (0.31:0.38:0.43) (0.28:0.35:0.40))
  )
 )
 )
 (CELL
 (CELLTYPE "XNOR2")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_0_I_37)
 (DELAY
  (ABSOLUTE
     (PORT A (2.27:2.82:3.08) (2.35:2.92:3.18))
     (IOPATH A Y (3.46:4.65:5.25) (3.21:4.64:5.23))
     (PORT B (2.68:3.33:3.63) (2.58:3.20:3.49))
     (IOPATH B Y (4.68:8.30:9.37) (4.25:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE SPI_master_0\/PWDATA\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.39:2.96:3.23) (2.47:3.06:3.34))
     (PORT CLK (7.24:8.98:9.80) (7.27:9.01:9.84))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.02:6.23:6.80) (4.65:5.77:6.30))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "AO1")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d0_I_80)
 (DELAY
  (ABSOLUTE
     (PORT A (5.05:6.26:6.83) (5.36:6.65:7.26))
     (IOPATH A Y (3.38:4.25:4.80) (2.56:3.22:3.63))
     (PORT B (3.12:3.87:4.22) (2.94:3.64:3.98))
     (IOPATH B Y (4.00:5.02:5.67) (4.22:5.30:5.98))
     (PORT C (8.32:10.31:11.26) (7.82:9.70:10.59))
     (IOPATH C Y (4.62:5.81:6.55) (4.46:5.61:6.33))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/full_out_RNIHIVS)
 (DELAY
  (ABSOLUTE
     (PORT A (15.53:19.25:21.02) (16.39:20.32:22.18))
     (IOPATH A Y (4.17:5.24:5.91) (4.45:5.59:6.31))
     (PORT B (15.04:18.65:20.36) (14.33:17.77:19.40))
     (IOPATH B Y (2.87:3.60:4.07) (2.72:3.42:3.86))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE uart_control_0\/FIFO_count\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.47:3.06:3.34) (2.39:2.96:3.23))
     (PORT CLK (7.31:9.07:9.90) (7.35:9.11:9.95))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.27:6.54:7.14) (4.86:6.03:6.59))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "NOR3C")
 (INSTANCE CORESPI_0\/USPI\/UCON\/tx_fifo_last_0_a2)
 (DELAY
  (ABSOLUTE
     (PORT A (6.57:8.15:8.90) (6.37:7.90:8.62))
     (IOPATH A Y (3.70:4.65:5.25) (3.27:4.11:4.64))
     (PORT B (10.91:13.52:14.76) (11.63:14.41:15.74))
     (IOPATH B Y (5.05:6.34:7.16) (4.52:5.68:6.41))
     (PORT C (12.38:15.34:16.75) (12.83:15.91:17.37))
     (IOPATH C Y (5.30:6.65:7.51) (4.81:6.04:6.81))
  )
 )
 )
 (CELL
 (CELLTYPE "AO1A")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d1_I_101)
 (DELAY
  (ABSOLUTE
     (PORT A (7.32:9.08:9.91) (7.31:9.07:9.90))
     (IOPATH A Y (3.38:4.25:4.80) (2.56:3.22:3.63))
     (PORT B (7.46:9.25:10.10) (7.47:9.26:10.11))
     (IOPATH B Y (4.00:5.02:5.67) (4.22:5.30:5.98))
     (PORT C (7.46:9.25:10.10) (7.43:9.22:10.06))
     (IOPATH C Y (4.62:5.81:6.55) (4.46:5.61:6.33))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram4__RNI59554\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.36:2.93:3.20))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (19.32:23.96:26.16) (18.27:22.66:24.74))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_0_I_45)
 (DELAY
  (ABSOLUTE
     (PORT A (8.23:10.20:11.13) (8.98:11.14:12.16))
     (IOPATH A Y (3.27:4.11:4.64) (3.70:4.65:5.25))
     (PORT B (16.85:20.89:22.81) (17.78:22.04:24.06))
     (IOPATH B Y (4.28:5.37:6.07) (4.40:5.53:6.24))
     (PORT C (15.07:18.69:20.41) (14.13:17.52:19.13))
     (IOPATH C Y (4.82:6.05:6.83) (5.30:6.65:7.51))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE uart_0\/uart_tx_inst\/busy_reg)
 (DELAY
  (ABSOLUTE
     (PORT D (17.19:21.31:23.27) (16.35:20.27:22.13))
     (PORT CLK (7.02:8.71:9.51) (7.09:8.79:9.60))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.13:6.36:6.94) (4.73:5.87:6.41))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (11.55:14.32:15.64) (12.37:15.33:16.74))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (3.56:4.47:5.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (2.82:3.54:4.00))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram5_\[9\])
 (DELAY
  (ABSOLUTE
     (PORT D (20.30:25.17:27.48) (19.07:23.65:25.82))
     (PORT CLK (7.11:8.82:9.63) (7.16:8.88:9.69))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (12.39:15.36:16.77) (11.78:14.61:15.95))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE CoreAPB3_0\/CAPB3IIII\/PRDATA_4)
 (DELAY
  (ABSOLUTE
     (PORT A (11.99:14.87:16.23) (12.61:15.64:17.07))
     (IOPATH A Y (2.87:3.60:4.07) (2.72:3.42:3.86))
     (PORT B (33.21:41.18:44.96) (31.80:39.42:43.04))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2")
 (INSTANCE CORESPI_0\/USPI\/URF\/control1_RNILTAA\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.35:2.92:3.18) (2.27:2.82:3.08))
     (IOPATH A Y (3.58:4.50:5.08) (2.56:3.22:3.63))
     (PORT B (15.36:19.05:20.80) (14.67:18.18:19.85))
     (IOPATH B Y (4.56:5.73:6.47) (3.63:4.56:5.15))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram5_\[12\])
 (DELAY
  (ABSOLUTE
     (PORT D (15.15:18.79:20.51) (14.31:17.74:19.37))
     (PORT CLK (7.10:8.80:9.61) (7.16:8.87:9.69))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (7.22:8.95:9.77) (6.92:8.58:9.37))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d0_I_104)
 (DELAY
  (ABSOLUTE
     (PORT A (2.27:2.82:3.08) (2.35:2.92:3.18))
     (IOPATH A Y (2.87:3.60:4.07) (2.72:3.42:3.86))
     (PORT B (10.19:12.64:13.80) (9.66:11.98:13.08))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram2_\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (19.31:23.94:26.14) (18.54:22.99:25.10))
     (PORT CLK (7.39:9.17:10.01) (7.39:9.17:10.01))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (12.42:15.39:16.81) (11.58:14.35:15.67))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram0__RNIRG4R2\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.36:2.93:3.20))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (14.47:17.94:19.59) (13.80:17.12:18.69))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE uart_control_0\/s_axis_din_tdata_reg_RNO\[8\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (18.42:22.84:24.94) (17.67:21.91:23.92))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_state)
 (DELAY
  (ABSOLUTE
     (PORT D (2.47:3.06:3.34) (2.36:2.93:3.20))
     (PORT CLK (7.28:9.03:9.86) (7.30:9.05:9.88))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.68:7.04:7.69) (5.21:6.45:7.05))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "NOR3C")
 (INSTANCE uart_0\/uart_rx_inst\/bit_cnt_RNIMRRQ\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (14.19:17.59:19.21) (13.52:16.76:18.30))
     (IOPATH A Y (3.70:4.65:5.25) (3.27:4.11:4.64))
     (PORT B (17.09:21.18:23.13) (17.74:21.99:24.01))
     (IOPATH B Y (5.05:6.34:7.16) (4.52:5.68:6.41))
     (PORT C (14.45:17.92:19.56) (15.23:18.88:20.62))
     (IOPATH C Y (5.30:6.65:7.51) (4.81:6.04:6.81))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg_RNO_2\[12\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (6.93:8.59:9.37) (7.01:8.69:9.49))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (17.07:21.16:23.11) (16.07:19.92:21.75))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram3__RNIDF9S\[13\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.36:2.93:3.20) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.81:8.44:9.21) (6.89:8.55:9.33))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_strobetx_RNO_1)
 (DELAY
  (ABSOLUTE
     (PORT A (13.60:16.86:18.41) (12.49:15.49:16.91))
     (IOPATH A Y (3.45:4.33:4.88) (3.63:4.56:5.15))
     (PORT B (10.87:13.48:14.72) (9.94:12.32:13.45))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "AX1B")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_0_I_26)
 (DELAY
  (ABSOLUTE
     (PORT A (18.68:23.15:25.28) (17.95:22.26:24.30))
     (IOPATH A Y (4.55:6.34:7.16) (5.27:8.79:9.93))
     (PORT B (7.77:9.63:10.52) (8.27:10.25:11.19))
     (IOPATH B Y (4.77:8.59:9.70) (4.54:5.90:6.66))
     (PORT C (12.36:15.32:16.73) (11.78:14.60:15.94))
     (IOPATH C Y (2.43:4.33:4.88) (2.81:3.59:4.05))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE CORESPI_0\/USPI\/UCON\/tx_fifo_last_0_a2_1)
 (DELAY
  (ABSOLUTE
     (PORT A (14.41:17.86:19.50) (13.65:16.92:18.47))
     (IOPATH A Y (3.64:4.57:5.16) (4.43:5.56:6.28))
     (PORT B (11.95:14.82:16.18) (11.33:14.05:15.34))
     (IOPATH B Y (2.87:3.60:4.07) (2.72:3.42:3.86))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/spi_clk_count\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.36:2.93:3.20) (2.47:3.06:3.34))
     (PORT CLK (6.85:8.49:9.27) (6.95:8.62:9.41))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.07:6.29:6.86) (4.71:5.84:6.38))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "OR2A")
 (INSTANCE SPI_master_0\/current_state_RNIODDL\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.11:6.34:6.92) (4.73:5.87:6.41))
     (IOPATH A Y (3.29:4.13:4.66) (3.79:4.76:5.37))
     (PORT B (9.16:11.35:12.39) (9.58:11.88:12.97))
     (IOPATH B Y (4.17:5.24:5.91) (4.59:5.76:6.50))
  )
 )
 )
 (CELL
 (CELLTYPE "AOI1")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_state_RNIAP131\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.80:4.71:5.14) (4.16:5.15:5.62))
     (IOPATH A Y (6.35:7.98:9.00) (4.60:5.78:6.52))
     (PORT B (8.10:10.04:10.96) (8.63:10.70:11.68))
     (IOPATH B Y (6.94:8.72:9.84) (5.16:6.48:7.32))
     (PORT C (3.92:4.86:5.31) (3.61:4.48:4.89))
     (IOPATH C Y (3.70:4.65:5.25) (3.43:4.31:4.87))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg_RNO_0\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (12.41:15.38:16.79) (11.23:13.92:15.20))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (15.87:19.67:21.48) (14.88:18.44:20.14))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3B")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_direct_RNIJVO21)
 (DELAY
  (ABSOLUTE
     (PORT A (10.63:13.18:14.39) (11.12:13.79:15.06))
     (IOPATH A Y (5.30:6.65:7.51) (4.81:6.04:6.81))
     (PORT B (13.18:16.34:17.84) (13.75:17.05:18.62))
     (IOPATH B Y (5.05:6.34:7.16) (4.52:5.68:6.41))
     (PORT C (14.30:17.73:19.35) (14.84:18.39:20.08))
     (IOPATH C Y (3.70:4.65:5.25) (3.27:4.11:4.64))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_bitsel_RNIH1C5\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.86:3.55:3.87) (2.70:3.35:3.65))
     (IOPATH A Y (3.58:4.50:5.08) (2.56:3.22:3.63))
     (PORT B (3.52:4.36:4.76) (3.27:4.06:4.43))
     (IOPATH B Y (4.56:5.73:6.47) (3.63:4.56:5.15))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_state_RNO\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (3.64:4.57:5.16) (4.43:5.56:6.28))
     (PORT B (3.36:4.16:4.55) (3.13:3.88:4.23))
     (IOPATH B Y (2.87:3.60:4.07) (2.72:3.42:3.86))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE uart_0\/uart_tx_inst\/prescale_reg\[11\])
 (DELAY
  (ABSOLUTE
     (PORT D (6.89:8.54:9.32) (6.65:8.25:9.01))
     (PORT CLK (7.28:9.03:9.86) (7.31:9.06:9.89))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.74:7.12:7.77) (5.25:6.51:7.11))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d2_I_60)
 (DELAY
  (ABSOLUTE
     (PORT A (6.71:8.32:9.08) (6.80:8.43:9.21))
     (IOPATH A Y (2.43:4.33:4.88) (2.80:3.62:4.08))
     (PORT B (2.82:3.50:3.82) (2.98:3.69:4.03))
     (IOPATH B Y (4.51:6.36:7.18) (5.28:8.75:9.87))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR3")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d0_I_68)
 (DELAY
  (ABSOLUTE
     (PORT A (12.78:15.84:17.30) (11.91:14.76:16.12))
     (IOPATH A Y (2.43:4.33:4.88) (2.81:3.59:4.05))
     (PORT B (7.71:9.56:10.44) (7.66:9.49:10.36))
     (IOPATH B Y (3.97:5.64:6.36) (4.38:5.53:6.24))
     (PORT C (2.54:3.14:3.43) (2.43:3.02:3.29))
     (IOPATH C Y (4.81:6.67:7.53) (5.26:8.73:9.86))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2A")
 (INSTANCE uart_0\/uart_rx_inst\/bit_cnt_RNO\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (9.16:11.36:12.40) (9.77:12.11:13.23))
     (IOPATH A Y (4.36:5.48:6.19) (4.70:5.90:6.66))
     (PORT B (2.54:3.14:3.43) (2.43:3.02:3.29))
     (IOPATH B Y (3.90:4.90:5.53) (4.30:5.41:6.10))
     (PORT S (3.29:4.08:4.45) (3.53:4.37:4.77))
     (IOPATH S Y (3.38:4.51:5.09) (3.30:4.60:5.20))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE SPI_master_0\/PWDATA_RNO\[14\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.35:2.92:3.18) (2.27:2.82:3.08))
     (IOPATH A Y (3.45:4.33:4.88) (3.63:4.56:5.15))
     (PORT B (14.84:18.39:20.08) (13.96:17.30:18.89))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E0")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram7_\[9\])
 (DELAY
  (ABSOLUTE
     (PORT D (7.13:8.84:9.65) (6.89:8.54:9.32))
     (PORT CLK (7.08:8.77:9.58) (7.13:8.85:9.66))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (11.19:13.88:15.15) (11.97:14.85:16.21))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (3.07:3.85:4.35))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram4_\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (15.59:19.33:21.10) (14.85:18.42:20.11))
     (PORT CLK (7.22:8.96:9.78) (7.26:9.00:9.82))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (20.89:25.90:28.28) (20.05:24.86:27.14))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram3_\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (9.02:11.18:12.20) (8.50:10.54:11.50))
     (PORT CLK (6.98:8.65:9.45) (7.05:8.74:9.54))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (11.44:14.19:15.49) (12.01:14.90:16.26))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (3.07:3.85:4.35))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE uart_0\/uart_tx_inst\/bit_cnt\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (5.42:6.72:7.34) (5.85:7.25:7.92))
     (PORT CLK (7.03:8.71:9.51) (7.09:8.80:9.60))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.23:6.48:7.08) (4.83:5.99:6.54))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_bitcnt\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.36:2.93:3.20) (2.47:3.06:3.34))
     (PORT CLK (6.75:8.37:9.14) (6.85:8.49:9.27))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.74:5.88:6.42) (4.42:5.48:5.98))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (25.60:31.74:34.65) (26.87:33.31:36.37))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.56:4.47:5.04))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (2.82:3.54:4.00))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram6__RNITBTR\[8\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.36:2.93:3.20) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.57:8.15:8.90) (6.70:8.30:9.07))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_0_I_47)
 (DELAY
  (ABSOLUTE
     (PORT A (12.30:15.25:16.65) (11.67:14.46:15.79))
     (IOPATH A Y (2.56:3.22:3.63) (3.58:4.50:5.08))
     (PORT B (16.01:19.85:21.67) (15.08:18.70:20.41))
     (IOPATH B Y (3.63:4.56:5.15) (4.56:5.73:6.47))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram0__RNIQCFA1\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.36:2.93:3.20))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (13.99:17.35:18.94) (13.19:16.35:17.86))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "RAM512X18")
 (INSTANCE UART_fifo_0\/RAM512X18_QXI\[15\])
 (DELAY
  (ABSOLUTE
     (PORT RADDR1 (11.54:14.31:15.62) (10.91:13.52:14.76))
     (PORT RADDR0 (13.58:16.84:18.39) (13.07:16.20:17.69))
     (PORT WADDR1 (11.42:14.16:15.46) (10.97:13.60:14.84))
     (PORT WADDR0 (18.67:23.14:25.27) (17.66:21.90:23.91))
     (PORT WD16 (3.92:4.86:5.31) (3.80:4.71:5.14))
     (PORT WD15 (3.79:4.70:5.13) (3.66:4.54:4.95))
     (PORT WD14 (3.81:4.72:5.16) (3.68:4.56:4.98))
     (PORT WD13 (3.81:4.72:5.16) (3.68:4.56:4.98))
     (PORT WD12 (3.81:4.72:5.16) (3.68:4.56:4.98))
     (PORT WD11 (3.81:4.72:5.16) (3.68:4.56:4.98))
     (PORT WD10 (3.81:4.72:5.16) (3.68:4.56:4.98))
     (PORT WD9 (3.81:4.72:5.16) (3.68:4.56:4.98))
     (PORT WD7 (11.46:14.21:15.52) (10.89:13.50:14.74))
     (PORT WD6 (4.31:5.35:5.84) (4.14:5.13:5.60))
     (PORT WD5 (9.00:11.16:12.18) (8.62:10.69:11.67))
     (PORT WD4 (8.99:11.14:12.17) (8.66:10.74:11.73))
     (PORT WD3 (11.25:13.94:15.22) (10.73:13.31:14.53))
     (PORT WD2 (10.34:12.83:14.00) (9.60:11.90:12.99))
     (PORT WD1 (4.31:5.35:5.84) (4.14:5.13:5.60))
     (PORT WD0 (12.66:15.70:17.14) (12.03:14.91:16.28))
     (PORT REN (3.65:4.53:4.94) (3.53:4.37:4.77))
     (PORT WEN (3.81:4.72:5.16) (3.68:4.56:4.98))
     (PORT RCLK (8.67:10.75:11.74) (8.81:10.92:11.92))
     (IOPATH RCLK RD0 (20.40:25.62:28.92) (20.08:25.22:28.47))
     (IOPATH RCLK RD1 (20.40:25.62:28.92) (20.08:25.22:28.47))
     (IOPATH RCLK RD2 (20.40:25.62:28.92) (20.08:25.22:28.47))
     (IOPATH RCLK RD3 (20.40:25.62:28.92) (20.08:25.22:28.47))
     (IOPATH RCLK RD4 (20.40:25.62:28.92) (20.08:25.22:28.47))
     (IOPATH RCLK RD5 (20.40:25.62:28.92) (20.08:25.22:28.47))
     (IOPATH RCLK RD6 (20.40:25.62:28.92) (20.08:25.22:28.47))
     (IOPATH RCLK RD7 (20.40:25.62:28.92) (20.08:25.22:28.47))
     (IOPATH RCLK RD8 (20.40:25.62:28.92) (20.08:25.22:28.47))
     (IOPATH RCLK RD9 (20.40:25.62:28.92) (20.08:25.22:28.47))
     (IOPATH RCLK RD10 (20.40:25.62:28.92) (20.08:25.22:28.47))
     (IOPATH RCLK RD11 (20.40:25.62:28.92) (20.08:25.22:28.47))
     (IOPATH RCLK RD12 (20.40:25.62:28.92) (20.08:25.22:28.47))
     (IOPATH RCLK RD13 (20.40:25.62:28.92) (20.08:25.22:28.47))
     (IOPATH RCLK RD14 (20.40:25.62:28.92) (20.08:25.22:28.47))
     (IOPATH RCLK RD15 (20.40:25.62:28.92) (20.08:25.22:28.47))
     (IOPATH RCLK RD16 (20.40:25.62:28.92) (20.08:25.22:28.47))
     (IOPATH RCLK RD17 (20.40:25.62:28.92) (20.08:25.22:28.47))
     (PORT WCLK (8.75:10.85:11.85) (8.90:11.03:12.04))
     (PORT RESET (7.15:8.86:9.68) (6.80:8.43:9.21))
     (IOPATH RESET RD0 () (8.70:10.93:12.34))
     (IOPATH RESET RD1 () (8.70:10.93:12.34))
     (IOPATH RESET RD2 () (8.70:10.93:12.34))
     (IOPATH RESET RD3 () (8.70:10.93:12.34))
     (IOPATH RESET RD4 () (8.70:10.93:12.34))
     (IOPATH RESET RD5 () (8.70:10.93:12.34))
     (IOPATH RESET RD6 () (8.70:10.93:12.34))
     (IOPATH RESET RD7 () (8.70:10.93:12.34))
     (IOPATH RESET RD8 () (8.70:10.93:12.34))
     (IOPATH RESET RD9 () (8.70:10.93:12.34))
     (IOPATH RESET RD10 () (8.70:10.93:12.34))
     (IOPATH RESET RD11 () (8.70:10.93:12.34))
     (IOPATH RESET RD12 () (8.70:10.93:12.34))
     (IOPATH RESET RD13 () (8.70:10.93:12.34))
     (IOPATH RESET RD14 () (8.70:10.93:12.34))
     (IOPATH RESET RD15 () (8.70:10.93:12.34))
     (IOPATH RESET RD16 () (8.70:10.93:12.34))
     (IOPATH RESET RD17 () (8.70:10.93:12.34))
  )
 )
 (TIMINGCHECK 
     (HOLD (posedge RADDR1) (posedge RCLK) (0.00:0.00:0.00))
     (HOLD (negedge RADDR1) (posedge RCLK) (0.00:0.00:0.00))
     (SETUP (posedge RADDR1) (posedge RCLK) (1.99:2.49:2.82))
     (SETUP (negedge RADDR1) (posedge RCLK) (1.59:2.00:2.26))
     (HOLD (posedge RADDR0) (posedge RCLK) (0.00:0.00:0.00))
     (HOLD (negedge RADDR0) (posedge RCLK) (0.00:0.00:0.00))
     (SETUP (posedge RADDR0) (posedge RCLK) (1.99:2.49:2.82))
     (SETUP (negedge RADDR0) (posedge RCLK) (1.59:2.00:2.26))
     (HOLD (posedge WADDR1) (posedge WCLK) (0.00:0.00:0.00))
     (HOLD (negedge WADDR1) (posedge WCLK) (0.00:0.00:0.00))
     (SETUP (posedge WADDR1) (posedge WCLK) (1.97:2.48:2.80))
     (SETUP (negedge WADDR1) (posedge WCLK) (1.72:2.16:2.43))
     (HOLD (posedge WADDR0) (posedge WCLK) (0.00:0.00:0.00))
     (HOLD (negedge WADDR0) (posedge WCLK) (0.00:0.00:0.00))
     (SETUP (posedge WADDR0) (posedge WCLK) (1.97:2.48:2.80))
     (SETUP (negedge WADDR0) (posedge WCLK) (1.72:2.16:2.43))
     (HOLD (posedge WD16) (posedge WCLK) (0.00:0.00:0.00))
     (HOLD (negedge WD16) (posedge WCLK) (0.00:0.00:0.00))
     (SETUP (posedge WD16) (posedge WCLK) (1.36:1.71:1.93))
     (SETUP (negedge WD16) (posedge WCLK) (0.93:1.17:1.32))
     (HOLD (posedge WD15) (posedge WCLK) (0.00:0.00:0.00))
     (HOLD (negedge WD15) (posedge WCLK) (0.00:0.00:0.00))
     (SETUP (posedge WD15) (posedge WCLK) (1.36:1.71:1.93))
     (SETUP (negedge WD15) (posedge WCLK) (0.93:1.17:1.32))
     (HOLD (posedge WD14) (posedge WCLK) (0.00:0.00:0.00))
     (HOLD (negedge WD14) (posedge WCLK) (0.00:0.00:0.00))
     (SETUP (posedge WD14) (posedge WCLK) (1.36:1.71:1.93))
     (SETUP (negedge WD14) (posedge WCLK) (0.93:1.17:1.32))
     (HOLD (posedge WD13) (posedge WCLK) (0.00:0.00:0.00))
     (HOLD (negedge WD13) (posedge WCLK) (0.00:0.00:0.00))
     (SETUP (posedge WD13) (posedge WCLK) (1.36:1.71:1.93))
     (SETUP (negedge WD13) (posedge WCLK) (0.93:1.17:1.32))
     (HOLD (posedge WD12) (posedge WCLK) (0.00:0.00:0.00))
     (HOLD (negedge WD12) (posedge WCLK) (0.00:0.00:0.00))
     (SETUP (posedge WD12) (posedge WCLK) (1.36:1.71:1.93))
     (SETUP (negedge WD12) (posedge WCLK) (0.93:1.17:1.32))
     (HOLD (posedge WD11) (posedge WCLK) (0.00:0.00:0.00))
     (HOLD (negedge WD11) (posedge WCLK) (0.00:0.00:0.00))
     (SETUP (posedge WD11) (posedge WCLK) (1.36:1.71:1.93))
     (SETUP (negedge WD11) (posedge WCLK) (0.93:1.17:1.32))
     (HOLD (posedge WD10) (posedge WCLK) (0.00:0.00:0.00))
     (HOLD (negedge WD10) (posedge WCLK) (0.00:0.00:0.00))
     (SETUP (posedge WD10) (posedge WCLK) (1.36:1.71:1.93))
     (SETUP (negedge WD10) (posedge WCLK) (0.93:1.17:1.32))
     (HOLD (posedge WD9) (posedge WCLK) (0.00:0.00:0.00))
     (HOLD (negedge WD9) (posedge WCLK) (0.00:0.00:0.00))
     (SETUP (posedge WD9) (posedge WCLK) (1.36:1.71:1.93))
     (SETUP (negedge WD9) (posedge WCLK) (0.93:1.17:1.32))
     (HOLD (posedge WD7) (posedge WCLK) (0.00:0.00:0.00))
     (HOLD (negedge WD7) (posedge WCLK) (0.00:0.00:0.00))
     (SETUP (posedge WD7) (posedge WCLK) (1.36:1.71:1.93))
     (SETUP (negedge WD7) (posedge WCLK) (0.93:1.17:1.32))
     (HOLD (posedge WD6) (posedge WCLK) (0.00:0.00:0.00))
     (HOLD (negedge WD6) (posedge WCLK) (0.00:0.00:0.00))
     (SETUP (posedge WD6) (posedge WCLK) (1.36:1.71:1.93))
     (SETUP (negedge WD6) (posedge WCLK) (0.93:1.17:1.32))
     (HOLD (posedge WD5) (posedge WCLK) (0.00:0.00:0.00))
     (HOLD (negedge WD5) (posedge WCLK) (0.00:0.00:0.00))
     (SETUP (posedge WD5) (posedge WCLK) (1.36:1.71:1.93))
     (SETUP (negedge WD5) (posedge WCLK) (0.93:1.17:1.32))
     (HOLD (posedge WD4) (posedge WCLK) (0.00:0.00:0.00))
     (HOLD (negedge WD4) (posedge WCLK) (0.00:0.00:0.00))
     (SETUP (posedge WD4) (posedge WCLK) (1.36:1.71:1.93))
     (SETUP (negedge WD4) (posedge WCLK) (0.93:1.17:1.32))
     (HOLD (posedge WD3) (posedge WCLK) (0.00:0.00:0.00))
     (HOLD (negedge WD3) (posedge WCLK) (0.00:0.00:0.00))
     (SETUP (posedge WD3) (posedge WCLK) (1.36:1.71:1.93))
     (SETUP (negedge WD3) (posedge WCLK) (0.93:1.17:1.32))
     (HOLD (posedge WD2) (posedge WCLK) (0.00:0.00:0.00))
     (HOLD (negedge WD2) (posedge WCLK) (0.00:0.00:0.00))
     (SETUP (posedge WD2) (posedge WCLK) (1.36:1.71:1.93))
     (SETUP (negedge WD2) (posedge WCLK) (0.93:1.17:1.32))
     (HOLD (posedge WD1) (posedge WCLK) (0.00:0.00:0.00))
     (HOLD (negedge WD1) (posedge WCLK) (0.00:0.00:0.00))
     (SETUP (posedge WD1) (posedge WCLK) (1.36:1.71:1.93))
     (SETUP (negedge WD1) (posedge WCLK) (0.93:1.17:1.32))
     (HOLD (posedge WD0) (posedge WCLK) (0.00:0.00:0.00))
     (HOLD (negedge WD0) (posedge WCLK) (0.00:0.00:0.00))
     (SETUP (posedge WD0) (posedge WCLK) (1.36:1.71:1.93))
     (SETUP (negedge WD0) (posedge WCLK) (0.93:1.17:1.32))
     (HOLD (posedge REN) (posedge RCLK) (0.00:0.00:0.00))
     (HOLD (negedge REN) (posedge RCLK) (0.00:0.00:0.00))
     (SETUP (posedge REN) (posedge RCLK) (0.37:0.46:0.52))
     (SETUP (negedge REN) (posedge RCLK) (1.66:2.08:2.35))
     (HOLD (posedge WEN) (posedge WCLK) (0.54:0.68:0.76))
     (HOLD (negedge WEN) (posedge WCLK) (0.00:0.00:0.00))
     (SETUP (posedge WEN) (posedge WCLK) (0.86:1.08:1.22))
     (SETUP (negedge WEN) (posedge WCLK) (0.00:0.00:0.00))
     (WIDTH (posedge RCLK) (15.25:19.15:21.62))
     (WIDTH (negedge RCLK) (15.25:19.15:21.62))
     (WIDTH (posedge WCLK) (15.25:19.15:21.62))
     (WIDTH (negedge WCLK) (15.25:19.15:21.62))
     (RECOVERY (posedge RESET) (posedge RCLK) (13.79:17.33:19.56))
     (HOLD (posedge RESET) (posedge RCLK) (2.33:2.93:3.30))
     (RECOVERY (posedge RESET) (posedge WCLK) (13.79:17.33:19.56))
     (HOLD (posedge RESET) (posedge WCLK) (2.33:2.93:3.30))
     (WIDTH (negedge RESET) (2.01:2.53:2.85))
 )
 )
 (CELL
 (CELLTYPE "AO1D")
 (INSTANCE uart_0\/uart_tx_inst\/prescale_reg_RNO\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (12.15:15.06:16.44) (12.94:16.05:17.52))
     (IOPATH A Y (3.67:4.60:5.20) (3.27:4.11:4.64))
     (PORT B (12.16:15.08:16.46) (12.80:15.87:17.33))
     (IOPATH B Y (4.00:5.02:5.67) (4.22:5.30:5.98))
     (PORT C (8.62:10.68:11.66) (8.24:10.22:11.16))
     (IOPATH C Y (4.62:5.81:6.55) (4.46:5.61:6.33))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/m3_e_2)
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (3.64:4.57:5.16) (4.43:5.56:6.28))
     (PORT B (2.71:3.36:3.67) (2.86:3.55:3.87))
     (IOPATH B Y (3.45:4.33:4.88) (3.63:4.56:5.15))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3C")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_state_RNO_0\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.36:2.93:3.20) (2.44:3.03:3.31))
     (IOPATH A Y (3.45:4.33:4.88) (2.54:3.19:3.60))
     (PORT B (7.65:9.48:10.35) (8.14:10.09:11.01))
     (IOPATH B Y (5.05:6.34:7.16) (4.52:5.68:6.41))
     (PORT C (9.68:12.00:13.11) (9.07:11.24:12.27))
     (IOPATH C Y (4.70:5.90:6.66) (4.52:5.68:6.41))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_0_I_18)
 (DELAY
  (ABSOLUTE
     (PORT A (12.19:15.12:16.51) (11.64:14.43:15.75))
     (IOPATH A Y (2.54:3.19:3.60) (3.45:4.33:4.88))
     (PORT B (15.14:18.77:20.50) (14.37:17.81:19.45))
     (IOPATH B Y (4.52:5.68:6.41) (5.04:6.33:7.14))
     (PORT C (11.50:14.26:15.57) (11.00:13.64:14.89))
     (IOPATH C Y (4.82:6.05:6.83) (5.30:6.65:7.51))
  )
 )
 )
 (CELL
 (CELLTYPE "AO1A")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d1_I_97)
 (DELAY
  (ABSOLUTE
     (PORT A (6.82:8.46:9.24) (6.89:8.54:9.32))
     (IOPATH A Y (3.38:4.25:4.80) (2.56:3.22:3.63))
     (PORT B (6.93:8.59:9.37) (7.01:8.69:9.49))
     (IOPATH B Y (4.00:5.02:5.67) (4.22:5.30:5.98))
     (PORT C (6.93:8.59:9.37) (6.98:8.65:9.45))
     (IOPATH C Y (4.62:5.81:6.55) (4.46:5.61:6.33))
  )
 )
 )
 (CELL
 (CELLTYPE "AOI1")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg_RNO_0\[15\])
 (DELAY
  (ABSOLUTE
     (PORT A (15.08:18.70:20.41) (14.38:17.82:19.46))
     (IOPATH A Y (6.42:8.07:9.11) (4.28:5.37:6.07))
     (PORT B (13.07:16.20:17.69) (13.75:17.04:18.61))
     (IOPATH B Y (6.94:8.72:9.84) (5.16:6.48:7.32))
     (PORT C (5.26:6.52:7.12) (5.64:6.99:7.63))
     (IOPATH C Y (2.81:3.53:3.98) (2.86:3.59:4.05))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg_RNO_0\[18\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.56:3.17:3.46) (2.45:3.04:3.32))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.54:3.14:3.43) (2.43:3.02:3.29))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (13.28:16.46:17.97) (12.35:15.31:16.71))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_datareg_RNO_0\[8\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.56:3.17:3.46) (2.45:3.04:3.32))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.54:3.14:3.43) (2.45:3.04:3.32))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (2.95:3.65:3.99) (2.79:3.46:3.78))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE uart_0\/uart_tx_inst\/data_reg_RNO\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (8.05:9.99:10.90) (7.66:9.50:10.37))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (15.56:19.29:21.06) (14.48:17.96:19.61))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_I_34)
 (DELAY
  (ABSOLUTE
     (PORT A (2.70:3.35:3.65) (2.85:3.54:3.86))
     (IOPATH A Y (3.46:4.65:5.25) (3.21:4.64:5.23))
     (PORT B (7.08:8.78:9.58) (7.14:8.85:9.66))
     (IOPATH B Y (4.68:8.30:9.37) (4.25:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_0_I_45)
 (DELAY
  (ABSOLUTE
     (PORT A (9.40:11.65:12.72) (9.85:12.22:13.34))
     (IOPATH A Y (3.27:4.11:4.64) (3.70:4.65:5.25))
     (PORT B (8.89:11.02:12.04) (9.35:11.59:12.66))
     (IOPATH B Y (4.28:5.37:6.07) (4.40:5.53:6.24))
     (PORT C (20.91:25.93:28.31) (19.46:24.12:26.34))
     (IOPATH C Y (4.82:6.05:6.83) (5.30:6.65:7.51))
  )
 )
 )
 (CELL
 (CELLTYPE "XA1")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_bitcnt_RNO\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.86:3.55:3.87) (2.71:3.36:3.67))
     (IOPATH A Y (2.44:4.27:4.82) (2.80:3.60:4.07))
     (PORT B (10.14:12.57:13.73) (9.63:11.94:13.04))
     (IOPATH B Y (4.52:5.93:6.69) (5.16:8.75:9.87))
     (PORT C (16.17:20.05:21.89) (17.35:21.51:23.48))
     (IOPATH C Y (4.98:6.25:7.06) (5.11:6.42:7.25))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE CORESPI_0\/USPI\/UCC\/msrxs_shiftreg_RNO\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (11.66:14.45:15.78) (11.16:13.83:15.10))
     (IOPATH A Y (3.64:4.57:5.16) (4.43:5.56:6.28))
     (PORT B (9.93:12.31:13.44) (10.70:13.26:14.48))
     (IOPATH B Y (3.45:4.33:4.88) (3.63:4.56:5.15))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_datareg_RNO_0\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.58:3.20:3.50) (2.50:3.10:3.39))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.58:3.20:3.50) (2.49:3.09:3.38))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (10.33:12.81:13.99) (9.80:12.15:13.27))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram4_\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (24.96:30.94:33.79) (23.96:29.71:32.44))
     (PORT CLK (6.95:8.62:9.41) (7.02:8.70:9.50))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (28.96:35.91:39.20) (27.33:33.88:36.99))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.47:3.06:3.34) (2.36:2.93:3.20))
     (PORT CLK (6.76:8.39:9.16) (6.87:8.51:9.30))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.97:6.17:6.73) (4.63:5.74:6.26))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "DFN1P0")
 (INSTANCE SPI_master_0\/current_state\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.45:3.04:3.32) (2.54:3.14:3.43))
     (PORT CLK (7.36:9.12:9.96) (7.36:9.13:9.97))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT PRE (5.55:6.88:7.51) (5.11:6.34:6.92))
     (IOPATH PRE Q (3.76:4.73:5.34) ())
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge PRE) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge PRE) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge PRE) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram0_\[6\])
 (DELAY
  (ABSOLUTE
     (PORT D (20.40:25.29:27.61) (19.16:23.75:25.93))
     (PORT CLK (7.33:9.08:9.92) (7.34:9.10:9.93))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (16.81:20.84:22.75) (15.68:19.44:21.22))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "AND2")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d0_I_20)
 (DELAY
  (ABSOLUTE
     (PORT A (10.03:12.44:13.58) (9.46:11.73:12.80))
     (IOPATH A Y (3.45:4.33:4.88) (3.63:4.56:5.15))
     (PORT B (7.05:8.74:9.54) (7.11:8.81:9.62))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2A")
 (INSTANCE SPI_master_0\/PWDATA_RNO\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (8.67:10.75:11.74) (8.29:10.28:11.23))
     (IOPATH A Y (4.08:5.13:5.79) (4.01:5.04:5.68))
     (PORT B (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH B Y (3.90:4.90:5.53) (4.30:5.41:6.10))
     (PORT S (9.69:12.02:13.12) (9.13:11.32:12.36))
     (IOPATH S Y (2.59:4.25:4.80) (2.64:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram6_\[9\])
 (DELAY
  (ABSOLUTE
     (PORT D (13.92:17.26:18.84) (13.19:16.35:17.85))
     (PORT CLK (7.08:8.77:9.58) (7.13:8.85:9.66))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (9.62:11.92:13.02) (8.90:11.04:12.05))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "XNOR3")
 (INSTANCE uart_0\/uart_tx_inst\/un1_bit_cnt_5_I_16)
 (DELAY
  (ABSOLUTE
     (PORT A (6.52:8.08:8.82) (7.33:9.08:9.92))
     (IOPATH A Y (3.43:4.67:5.27) (3.21:4.64:5.23))
     (PORT B (8.18:10.14:11.07) (7.47:9.26:10.11))
     (IOPATH B Y (3.97:5.64:6.36) (4.38:5.53:6.24))
     (PORT C (5.19:6.44:7.03) (4.80:5.95:6.49))
     (IOPATH C Y (4.81:6.67:7.53) (5.26:8.73:9.86))
  )
 )
 )
 (CELL
 (CELLTYPE "AO1")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_I_97)
 (DELAY
  (ABSOLUTE
     (PORT A (2.86:3.55:3.87) (2.71:3.36:3.67))
     (IOPATH A Y (3.67:4.60:5.20) (3.27:4.11:4.64))
     (PORT B (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH B Y (4.70:5.90:6.66) (4.49:5.64:6.36))
     (PORT C (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH C Y (5.41:6.79:7.67) (4.98:6.25:7.06))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1P0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_bitsel\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.39:2.96:3.23) (2.47:3.06:3.34))
     (PORT CLK (7.27:9.02:9.84) (7.29:9.04:9.87))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT PRE (5.12:6.35:6.93) (4.72:5.86:6.39))
     (IOPATH PRE Q (3.76:4.73:5.34) ())
     (PORT E (9.64:11.96:13.05) (8.84:10.95:11.96))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.31:4.16:4.69))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge PRE) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge PRE) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge PRE) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "AX1B")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_0_I_26)
 (DELAY
  (ABSOLUTE
     (PORT A (12.44:15.43:16.85) (11.83:14.67:16.02))
     (IOPATH A Y (4.55:6.34:7.16) (5.27:8.79:9.93))
     (PORT B (17.48:21.68:23.67) (18.64:23.11:25.23))
     (IOPATH B Y (4.77:8.59:9.70) (4.54:5.90:6.66))
     (PORT C (3.41:4.23:4.61) (3.17:3.94:4.30))
     (IOPATH C Y (2.43:4.33:4.88) (2.81:3.59:4.05))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E0")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram7_\[16\])
 (DELAY
  (ABSOLUTE
     (PORT D (15.42:19.11:20.87) (14.87:18.44:20.13))
     (PORT CLK (7.33:9.09:9.92) (7.34:9.10:9.94))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (8.61:10.68:11.66) (9.08:11.26:12.30))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (3.07:3.85:4.35))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE CORESPI_0\/USPI\/URF\/cfg_ssel\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (20.49:25.40:27.74) (19.64:24.35:26.59))
     (PORT CLK (7.03:8.71:9.51) (7.09:8.79:9.60))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.83:5.99:6.54) (4.50:5.58:6.09))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (2.83:3.51:3.83) (2.70:3.34:3.65))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (3.56:4.47:5.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_bitsel_RNIQJ9E1\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.84:3.53:3.85) (3.01:3.73:4.08))
     (IOPATH A Y (4.17:5.24:5.91) (4.45:5.59:6.31))
     (PORT B (7.76:9.62:10.51) (8.42:10.44:11.40))
     (IOPATH B Y (3.45:4.33:4.88) (3.63:4.56:5.15))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE CORESPI_0\/USPI\/URF\/cfg_ssel\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (20.62:25.56:27.91) (19.40:24.06:26.26))
     (PORT CLK (7.02:8.71:9.51) (7.09:8.79:9.60))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.13:6.35:6.94) (4.74:5.87:6.41))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (14.20:17.60:19.22) (13.21:16.38:17.89))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (3.56:4.47:5.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE CORESPI_0\/USPI\/URXF\/wr_pointer_q\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.49:3.09:3.37) (2.41:2.99:3.26))
     (PORT CLK (7.19:8.91:9.73) (7.23:8.96:9.78))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.96:6.15:6.71) (4.61:5.71:6.24))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg_RNO_2\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (6.76:8.38:9.15) (6.86:8.51:9.29))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (13.18:16.34:17.84) (13.98:17.34:18.93))
     (IOPATH S Y (3.38:4.50:5.08) (3.30:4.60:5.20))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE CORESPI_0\/USPI\/UCC\/spi_clk_count_RNIVO56\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (7.29:9.04:9.87) (7.07:8.76:9.57))
     (IOPATH A Y (3.45:4.33:4.88) (3.63:4.56:5.15))
     (PORT B (8.43:10.45:11.41) (8.10:10.05:10.97))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE sp_fifo_0\/DFN1C0_MEM_RADDR\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.98:3.69:4.03) (2.82:3.50:3.82))
     (PORT CLK (7.02:8.71:9.51) (7.09:8.79:9.60))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.13:6.36:6.95) (4.76:5.90:6.45))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "OR2A")
 (INSTANCE SPI_master_0\/current_state_RNISHDL\[8\])
 (DELAY
  (ABSOLUTE
     (PORT A (5.09:6.31:6.89) (4.72:5.86:6.39))
     (IOPATH A Y (3.29:4.13:4.66) (3.79:4.76:5.37))
     (PORT B (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH B Y (3.63:4.56:5.15) (4.56:5.73:6.47))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram5_\[7\])
 (DELAY
  (ABSOLUTE
     (PORT D (22.79:28.25:30.85) (21.74:26.95:29.43))
     (PORT CLK (7.03:8.71:9.51) (7.09:8.79:9.60))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (15.43:19.13:20.89) (14.34:17.78:19.41))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "AO18")
 (INSTANCE CORESPI_0\/USPI\/URXF\/un1_counter_q_m10)
 (DELAY
  (ABSOLUTE
     (PORT A (13.17:16.33:17.83) (12.16:15.07:16.45))
     (IOPATH A Y (2.87:3.60:4.07) (2.80:3.51:3.96))
     (PORT B (2.84:3.53:3.85) (3.00:3.72:4.06))
     (IOPATH B Y (4.98:6.25:7.06) (5.10:6.41:7.23))
     (PORT C (3.00:3.72:4.06) (2.84:3.53:3.85))
     (IOPATH C Y (3.92:4.93:5.56) (4.33:5.44:6.14))
  )
 )
 )
 (CELL
 (CELLTYPE "AND2")
 (INSTANCE uart_0\/uart_rx_inst\/un1_bit_cnt_I_6)
 (DELAY
  (ABSOLUTE
     (PORT A (14.75:18.28:19.96) (13.95:17.29:18.88))
     (IOPATH A Y (3.45:4.33:4.88) (3.63:4.56:5.15))
     (PORT B (5.97:7.40:8.08) (5.37:6.66:7.27))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE uart_0\/uart_tx_inst\/prescale_reg_RNO_0\[13\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (9.32:11.56:12.62) (10.25:12.70:13.87))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (13.05:16.18:17.67) (13.85:17.17:18.75))
     (IOPATH S Y (3.38:4.50:5.08) (3.30:4.60:5.20))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE uart_0\/uart_tx_inst\/prescale_reg\[15\])
 (DELAY
  (ABSOLUTE
     (PORT D (8.72:10.81:11.80) (8.29:10.28:11.22))
     (PORT CLK (7.28:9.03:9.86) (7.31:9.06:9.89))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.74:7.12:7.77) (5.25:6.51:7.11))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "AND2")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d0_I_16)
 (DELAY
  (ABSOLUTE
     (PORT A (12.32:15.27:16.68) (11.57:14.34:15.66))
     (IOPATH A Y (3.45:4.33:4.88) (3.63:4.56:5.15))
     (PORT B (7.62:9.44:10.31) (7.58:9.40:10.26))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3C")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/rd_pointer_q_RNIU24G\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.61:3.24:3.54) (2.52:3.12:3.40))
     (IOPATH A Y (3.70:4.65:5.25) (3.27:4.11:4.64))
     (PORT B (8.19:10.16:11.09) (7.69:9.54:10.41))
     (IOPATH B Y (4.40:5.53:6.24) (4.28:5.37:6.07))
     (PORT C (6.69:8.30:9.06) (6.81:8.45:9.22))
     (IOPATH C Y (4.70:5.90:6.66) (4.52:5.68:6.41))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram2__RNIH5LU\[9\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.48:3.08:3.36) (2.57:3.19:3.48))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.36:2.93:3.20) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.76:8.38:9.15) (6.85:8.49:9.27))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3C")
 (INSTANCE CORESPI_0\/USPI\/UCC\/SYNC1_stxs_txready_RNIK4IK2)
 (DELAY
  (ABSOLUTE
     (PORT A (2.35:2.92:3.18) (2.27:2.82:3.08))
     (IOPATH A Y (3.70:4.65:5.25) (3.27:4.11:4.64))
     (PORT B (11.16:13.84:15.11) (10.48:12.99:14.18))
     (IOPATH B Y (4.40:5.53:6.24) (4.28:5.37:6.07))
     (PORT C (9.89:12.26:13.38) (9.41:11.67:12.74))
     (IOPATH C Y (4.70:5.90:6.66) (4.52:5.68:6.41))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE uart_0\/uart_tx_inst\/prescale_reg\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.47:3.06:3.34) (2.36:2.93:3.20))
     (PORT CLK (7.28:9.03:9.86) (7.31:9.06:9.89))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.74:7.12:7.77) (5.25:6.51:7.11))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE uart_0\/uart_rx_inst\/un1_bit_cnt_I_8)
 (DELAY
  (ABSOLUTE
     (PORT A (11.24:13.94:15.21) (10.45:12.96:14.15))
     (IOPATH A Y (2.43:4.33:4.88) (2.80:3.62:4.08))
     (PORT B (6.02:7.46:8.14) (5.41:6.70:7.32))
     (IOPATH B Y (4.68:8.30:9.37) (4.25:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram1__RNIDLST\[9\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.49:3.09:3.38) (2.58:3.20:3.50))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.69:8.29:9.05) (6.79:8.42:9.19))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "AO1A")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_state_RNI07P05\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.37:4.17:4.56) (3.64:4.51:4.92))
     (IOPATH A Y (3.67:4.60:5.20) (3.27:4.11:4.64))
     (PORT B (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH B Y (4.70:5.90:6.66) (4.49:5.64:6.36))
     (PORT C (3.57:4.43:4.84) (3.30:4.09:4.46))
     (IOPATH C Y (4.62:5.81:6.55) (4.46:5.61:6.33))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram0__RNI9JJ9\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.45:3.04:3.32) (2.56:3.17:3.46))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.45:3.04:3.32) (2.54:3.14:3.43))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.96:8.63:9.43) (7.04:8.72:9.52))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR3")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_I_76)
 (DELAY
  (ABSOLUTE
     (PORT A (7.66:9.50:10.37) (8.12:10.06:10.99))
     (IOPATH A Y (3.43:4.67:5.27) (3.21:4.64:5.23))
     (PORT B (6.83:8.47:9.25) (6.94:8.60:9.39))
     (IOPATH B Y (3.97:5.64:6.36) (4.38:5.53:6.24))
     (PORT C (8.78:10.89:11.89) (8.40:10.41:11.37))
     (IOPATH C Y (4.81:6.67:7.53) (5.26:8.73:9.86))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR3")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_I_61)
 (DELAY
  (ABSOLUTE
     (PORT A (6.70:8.31:9.07) (7.26:9.01:9.83))
     (IOPATH A Y (3.43:4.67:5.27) (3.21:4.64:5.23))
     (PORT B (7.03:8.71:9.51) (7.09:8.80:9.60))
     (IOPATH B Y (3.97:5.64:6.36) (4.38:5.53:6.24))
     (PORT C (8.96:11.10:12.12) (8.42:10.44:11.39))
     (IOPATH C Y (4.81:6.67:7.53) (5.26:8.73:9.86))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d0_I_69)
 (DELAY
  (ABSOLUTE
     (PORT A (3.41:4.23:4.61) (3.17:3.94:4.30))
     (IOPATH A Y (2.43:4.33:4.88) (2.80:3.62:4.08))
     (PORT B (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH B Y (4.68:8.30:9.37) (4.25:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram1__RNI5DST\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.36:2.93:3.20) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.69:8.29:9.05) (6.79:8.42:9.20))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE SPI_master_0\/PWDATA\[12\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.41:2.99:3.26) (2.49:3.09:3.37))
     (PORT CLK (6.86:8.51:9.29) (6.97:8.64:9.43))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.00:6.20:6.77) (4.64:5.76:6.28))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg_RNO_0\[14\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (12.91:16.00:17.47) (11.76:14.58:15.92))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram5_\[11\])
 (DELAY
  (ABSOLUTE
     (PORT D (14.09:17.47:19.07) (13.07:16.20:17.69))
     (PORT CLK (7.31:9.07:9.90) (7.35:9.11:9.95))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (23.93:29.67:32.40) (22.81:28.28:30.87))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE uart_control_0\/un1_data_count_4_I_7)
 (DELAY
  (ABSOLUTE
     (PORT A (3.36:4.16:4.55) (3.13:3.88:4.23))
     (IOPATH A Y (2.43:4.33:4.88) (2.80:3.62:4.08))
     (PORT B (4.06:5.04:5.50) (3.74:4.64:5.06))
     (IOPATH B Y (4.68:8.30:9.37) (4.25:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "AND2")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_I_14)
 (DELAY
  (ABSOLUTE
     (PORT A (7.21:8.94:9.76) (7.82:9.70:10.59))
     (IOPATH A Y (2.87:3.60:4.07) (2.72:3.42:3.86))
     (PORT B (7.42:9.20:10.05) (7.44:9.22:10.07))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram6_\[12\])
 (DELAY
  (ABSOLUTE
     (PORT D (17.14:21.24:23.19) (16.10:19.96:21.79))
     (PORT CLK (7.10:8.80:9.61) (7.16:8.87:9.69))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (9.27:11.50:12.55) (8.75:10.84:11.84))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_spi_data_out_RNO_1)
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.36:2.93:3.20))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (13.50:16.74:18.27) (14.55:18.04:19.69))
     (IOPATH S Y (3.38:4.50:5.08) (3.30:4.60:5.20))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE uart_0\/uart_tx_inst\/prescale_reg_RNO_0\[18\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.67:3.31:3.62) (2.59:3.21:3.51))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (8.66:10.73:11.72) (9.08:11.25:12.29))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (25.20:31.24:34.11) (26.39:32.72:35.73))
     (IOPATH S Y (3.38:4.50:5.08) (3.30:4.60:5.20))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE uart_control_0\/m_axis_tdata_reg_RNO\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (3.64:4.57:5.16) (4.43:5.56:6.28))
     (PORT B (23.35:28.95:31.60) (21.95:27.21:29.71))
     (IOPATH B Y (2.87:3.60:4.07) (2.72:3.42:3.86))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE uart_0\/uart_tx_inst\/data_reg\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.47:3.06:3.34) (2.36:2.93:3.20))
     (PORT CLK (6.93:8.59:9.38) (7.01:8.70:9.49))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (9.26:11.48:12.53) (8.57:10.63:11.61))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_bitcnt\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.43:3.02:3.29) (2.54:3.14:3.43))
     (PORT CLK (6.82:8.46:9.23) (6.91:8.57:9.36))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.88:6.05:6.60) (4.53:5.62:6.13))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (25.73:31.91:34.84) (26.96:33.43:36.50))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.56:4.47:5.04))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (2.82:3.54:4.00))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/spi_clk_count\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.36:2.93:3.20) (2.47:3.06:3.34))
     (PORT CLK (6.81:8.44:9.21) (6.92:8.58:9.36))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.96:6.14:6.71) (4.60:5.71:6.23))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "NOR3A")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_bitsel_RNO\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (4.16:5.16:5.63) (3.84:4.77:5.20))
     (IOPATH A Y (4.68:5.88:6.64) (4.52:5.68:6.41))
     (PORT B (2.80:3.47:3.79) (2.97:3.68:4.02))
     (IOPATH B Y (3.70:4.65:5.25) (3.27:4.11:4.64))
     (PORT C (3.70:4.58:5.00) (3.41:4.23:4.62))
     (IOPATH C Y (5.05:6.34:7.16) (4.52:5.68:6.41))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE uart_0\/uart_rx_inst\/m_axis_tdata_reg\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.82:3.50:3.82) (2.98:3.69:4.03))
     (PORT CLK (7.08:8.78:9.58) (7.14:8.85:9.66))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.95:6.13:6.70) (4.58:5.68:6.20))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (7.39:9.17:10.01) (6.61:8.19:8.95))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.56:4.47:5.04))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE uart_control_0\/un1_data_count_4_I_8)
 (DELAY
  (ABSOLUTE
     (PORT A (3.97:4.92:5.37) (3.66:4.54:4.95))
     (IOPATH A Y (2.43:4.33:4.88) (2.80:3.62:4.08))
     (PORT B (10.63:13.17:14.38) (9.68:12.01:13.11))
     (IOPATH B Y (4.68:8.30:9.37) (4.25:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2C")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_spi_data_out_RNO_11)
 (DELAY
  (ABSOLUTE
     (PORT A (2.56:3.17:3.46) (2.45:3.04:3.32))
     (IOPATH A Y (4.08:5.13:5.79) (4.01:5.04:5.68))
     (PORT B (7.81:9.69:10.58) (7.37:9.14:9.97))
     (IOPATH B Y (4.03:5.07:5.72) (4.13:5.19:5.86))
     (PORT S (15.25:18.90:20.64) (16.54:20.51:22.39))
     (IOPATH S Y (3.38:4.50:5.08) (3.30:4.60:5.20))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram4__RNI9LML\[12\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.36:2.93:3.20) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.72:8.33:9.09) (6.83:8.46:9.24))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram2_\[8\])
 (DELAY
  (ABSOLUTE
     (PORT D (4.12:5.11:5.58) (3.78:4.69:5.12))
     (PORT CLK (7.31:9.07:9.90) (7.35:9.11:9.95))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (12.64:15.67:17.10) (11.96:14.83:16.19))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR3B")
 (INSTANCE CORESPI_0\/USPI\/URF\/un1_CLK_DIV_1_sqmuxa_2_i_a2)
 (DELAY
  (ABSOLUTE
     (PORT A (3.01:3.73:4.08) (2.80:3.48:3.80))
     (IOPATH A Y (4.70:5.90:6.66) (4.52:5.68:6.41))
     (PORT B (9.21:11.42:12.47) (9.76:12.10:13.21))
     (IOPATH B Y (5.05:6.34:7.16) (4.52:5.68:6.41))
     (PORT C (13.57:16.83:18.37) (13.05:16.18:17.67))
     (IOPATH C Y (3.45:4.33:4.88) (2.54:3.19:3.60))
  )
 )
 )
 (CELL
 (CELLTYPE "XO1A")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_bitsel_RNO\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.52:4.36:4.76) (3.28:4.07:4.45))
     (IOPATH A Y (3.65:5.27:5.94) (4.24:5.54:6.26))
     (PORT B (4.06:5.04:5.50) (3.75:4.65:5.08))
     (IOPATH B Y (4.79:6.65:7.51) (5.47:7.01:7.91))
     (PORT C (3.39:4.20:4.59) (3.15:3.91:4.26))
     (IOPATH C Y (2.43:3.05:3.44) (3.46:4.34:4.90))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1P0")
 (INSTANCE CORESPI_0\/USPI\/URF\/int_raw\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.49:3.09:3.37) (2.39:2.96:3.23))
     (PORT CLK (7.00:8.68:9.47) (7.07:8.77:9.58))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT PRE (4.97:6.16:6.73) (4.61:5.71:6.24))
     (IOPATH PRE Q (3.76:4.73:5.34) ())
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge PRE) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge PRE) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge PRE) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/msrxs_datain\[8\])
 (DELAY
  (ABSOLUTE
     (PORT D (3.08:3.82:4.17) (2.94:3.64:3.98))
     (PORT CLK (7.41:9.19:10.03) (7.41:9.18:10.03))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.95:6.14:6.70) (4.61:5.72:6.24))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (7.11:8.82:9.63) (7.47:9.27:10.12))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (3.56:4.47:5.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (2.82:3.54:4.00))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_fiforead_RNIS4RD1)
 (DELAY
  (ABSOLUTE
     (PORT A (6.56:8.13:8.88) (6.94:8.61:9.40))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.47:3.06:3.34) (2.36:2.93:3.20))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (18.23:22.60:24.68) (17.07:21.17:23.11))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg_RNO_1\[8\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (13.52:16.76:18.30) (14.12:17.51:19.12))
     (IOPATH S Y (3.38:4.50:5.08) (3.30:4.60:5.20))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram4__RNIBTHL\[10\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.36:2.93:3.20) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.76:8.38:9.15) (6.84:8.48:9.26))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram1__RNIDV0J\[15\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.69:3.33:3.64) (2.78:3.45:3.76))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.59:3.21:3.51) (2.67:3.31:3.62))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.87:8.52:9.30) (6.97:8.64:9.43))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "AND2")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_I_109)
 (DELAY
  (ABSOLUTE
     (PORT A (2.52:3.12:3.40) (2.61:3.24:3.54))
     (IOPATH A Y (2.87:3.60:4.07) (2.72:3.42:3.86))
     (PORT B (8.84:10.96:11.96) (9.31:11.54:12.60))
     (IOPATH B Y (4.17:5.24:5.91) (4.45:5.59:6.31))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_0_I_10)
 (DELAY
  (ABSOLUTE
     (PORT A (4.30:5.33:5.82) (3.96:4.90:5.35))
     (IOPATH A Y (2.54:3.19:3.60) (3.45:4.33:4.88))
     (PORT B (3.58:4.44:4.85) (3.35:4.15:4.53))
     (IOPATH B Y (4.52:5.68:6.41) (5.04:6.33:7.14))
     (PORT C (2.98:3.69:4.03) (2.82:3.50:3.82))
     (IOPATH C Y (4.82:6.05:6.83) (5.30:6.65:7.51))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg_RNO_2\[11\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (13.15:16.30:17.80) (13.68:16.96:18.52))
     (IOPATH S Y (3.38:4.50:5.08) (3.30:4.60:5.20))
  )
 )
 )
 (CELL
 (CELLTYPE "MIN3")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/un1_counter_q_m4)
 (DELAY
  (ABSOLUTE
     (PORT A (9.94:12.32:13.45) (9.10:11.29:12.32))
     (IOPATH A Y (2.88:3.62:4.08) (2.80:3.51:3.96))
     (PORT B (6.29:7.80:8.52) (5.86:7.26:7.93))
     (IOPATH B Y (5.16:6.48:7.32) (6.94:8.72:9.84))
     (PORT C (2.98:3.69:4.03) (2.82:3.50:3.82))
     (IOPATH C Y (4.98:6.25:7.06) (5.10:6.41:7.23))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E0C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_datareg\[13\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.47:3.06:3.34) (2.39:2.96:3.23))
     (PORT CLK (7.42:9.19:10.04) (7.41:9.19:10.03))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.11:6.34:6.92) (4.72:5.86:6.39))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (11.68:14.48:15.81) (11.08:13.74:15.00))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "XNOR3")
 (INSTANCE uart_0\/uart_tx_inst\/un1_bit_cnt_5_I_15)
 (DELAY
  (ABSOLUTE
     (PORT A (8.48:10.52:11.48) (8.89:11.03:12.04))
     (IOPATH A Y (3.43:4.67:5.27) (3.21:4.64:5.23))
     (PORT B (8.24:10.22:11.16) (7.76:9.62:10.50))
     (IOPATH B Y (3.97:5.64:6.36) (4.38:5.53:6.24))
     (PORT C (7.14:8.85:9.66) (7.60:9.42:10.28))
     (IOPATH C Y (6.15:10.36:11.70) (5.95:7.65:8.64))
  )
 )
 )
 (CELL
 (CELLTYPE "OA1A")
 (INSTANCE SPI_master_0\/current_state_RNI97072\[11\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.27:4.05:4.42) (3.47:4.30:4.69))
     (IOPATH A Y (6.94:8.72:9.84) (5.16:6.48:7.32))
     (PORT B (3.26:4.04:4.42) (3.52:4.36:4.76))
     (IOPATH B Y (6.42:8.07:9.11) (4.28:5.37:6.07))
     (PORT C (5.68:7.04:7.69) (5.21:6.45:7.05))
     (IOPATH C Y (2.81:3.53:3.98) (2.86:3.59:4.05))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram0__RNI5FJ9\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.91:8.56:9.35) (6.97:8.65:9.44))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "AOI1")
 (INSTANCE uart_control_0\/m_axis_tvalid_reg_RNIGDGM2)
 (DELAY
  (ABSOLUTE
     (PORT A (6.92:8.57:9.36) (6.16:7.64:8.34))
     (IOPATH A Y (6.42:8.07:9.11) (4.28:5.37:6.07))
     (PORT B (15.92:19.74:21.55) (15.03:18.64:20.35))
     (IOPATH B Y (6.57:8.25:9.32) (4.49:5.64:6.36))
     (PORT C (2.27:2.82:3.08) (2.35:2.92:3.18))
     (IOPATH C Y (2.81:3.53:3.98) (2.86:3.59:4.05))
  )
 )
 )
 (CELL
 (CELLTYPE "AO1")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d0_I_102)
 (DELAY
  (ABSOLUTE
     (PORT A (2.34:2.90:3.17) (2.42:3.00:3.28))
     (IOPATH A Y (3.38:4.25:4.80) (2.56:3.22:3.63))
     (PORT B (2.56:3.17:3.46) (2.45:3.04:3.32))
     (IOPATH B Y (4.00:5.02:5.67) (4.22:5.30:5.98))
     (PORT C (9.33:11.56:12.63) (8.93:11.07:12.09))
     (IOPATH C Y (4.62:5.81:6.55) (4.46:5.61:6.33))
  )
 )
 )
 (CELL
 (CELLTYPE "AND2")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_I_6)
 (DELAY
  (ABSOLUTE
     (PORT A (4.59:5.70:6.22) (4.94:6.12:6.68))
     (IOPATH A Y (2.87:3.60:4.07) (2.72:3.42:3.86))
     (PORT B (6.94:8.60:9.39) (7.02:8.71:9.50))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE uart_control_0\/s_axis_din_tdata_reg_RNO\[9\])
 (DELAY
  (ABSOLUTE
     (PORT A (6.74:8.36:9.12) (6.56:8.13:8.88))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (6.74:8.35:9.12) (6.55:8.12:8.86))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (10.03:12.44:13.58) (9.63:11.94:13.04))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "XNOR3")
 (INSTANCE uart_0\/uart_tx_inst\/un1_bit_cnt_5_I_18)
 (DELAY
  (ABSOLUTE
     (PORT A (6.52:8.08:8.82) (7.33:9.08:9.92))
     (IOPATH A Y (3.43:4.67:5.27) (3.21:4.64:5.23))
     (PORT B (12.17:15.09:16.47) (11.16:13.83:15.10))
     (IOPATH B Y (3.97:5.64:6.36) (4.38:5.53:6.24))
     (PORT C (10.15:12.58:13.73) (9.44:11.70:12.78))
     (IOPATH C Y (4.81:6.67:7.53) (5.26:8.73:9.86))
  )
 )
 )
 (CELL
 (CELLTYPE "AND2")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d0_I_9)
 (DELAY
  (ABSOLUTE
     (PORT A (10.84:13.44:14.67) (10.09:12.50:13.65))
     (IOPATH A Y (3.45:4.33:4.88) (3.63:4.56:5.15))
     (PORT B (7.62:9.44:10.31) (7.58:9.40:10.26))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram4__RNIN1SB1\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.36:2.93:3.20))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (14.28:17.71:19.33) (13.60:16.86:18.41))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "AO1A")
 (INSTANCE CORESPI_0\/USPI\/URF\/sticky_RNO\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.34:2.90:3.17) (2.42:3.00:3.28))
     (IOPATH A Y (3.67:4.60:5.20) (3.27:4.11:4.64))
     (PORT B (2.45:3.04:3.32) (2.56:3.17:3.46))
     (IOPATH B Y (4.70:5.90:6.66) (4.49:5.64:6.36))
     (PORT C (2.45:3.04:3.32) (2.54:3.14:3.43))
     (IOPATH C Y (5.42:6.81:7.68) (4.98:6.25:7.06))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE CoreAPB3_0\/CAPB3IIII\/PRDATA_2)
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.24) (2.46:3.05:3.33))
     (IOPATH A Y (2.87:3.60:4.07) (2.72:3.42:3.86))
     (PORT B (11.70:14.51:15.84) (11.21:13.90:15.17))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_0_I_8)
 (DELAY
  (ABSOLUTE
     (PORT A (9.97:12.37:13.50) (9.47:11.75:12.83))
     (IOPATH A Y (2.54:3.19:3.60) (3.45:4.33:4.88))
     (PORT B (8.88:11.01:12.02) (8.49:10.52:11.49))
     (IOPATH B Y (4.52:5.68:6.41) (5.04:6.33:7.14))
     (PORT C (10.03:12.43:13.57) (9.52:11.80:12.88))
     (IOPATH C Y (4.82:6.05:6.83) (5.30:6.65:7.51))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_0_I_22)
 (DELAY
  (ABSOLUTE
     (PORT A (18.04:22.36:24.42) (19.20:23.81:26.00))
     (IOPATH A Y (3.27:4.11:4.64) (3.70:4.65:5.25))
     (PORT B (12.28:15.23:16.62) (12.90:15.99:17.46))
     (IOPATH B Y (4.28:5.37:6.07) (4.40:5.53:6.24))
     (PORT C (6.78:8.41:9.18) (7.05:8.74:9.54))
     (IOPATH C Y (4.52:5.68:6.41) (4.68:5.88:6.64))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR3")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d0_I_76)
 (DELAY
  (ABSOLUTE
     (PORT A (3.46:4.29:4.69) (3.21:3.97:4.34))
     (IOPATH A Y (2.43:4.33:4.88) (2.81:3.59:4.05))
     (PORT B (7.05:8.74:9.54) (7.12:8.82:9.63))
     (IOPATH B Y (3.97:5.64:6.36) (4.38:5.53:6.24))
     (PORT C (12.35:15.31:16.72) (11.55:14.32:15.63))
     (IOPATH C Y (4.81:6.67:7.53) (5.26:8.73:9.86))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram0_\[10\])
 (DELAY
  (ABSOLUTE
     (PORT D (4.12:5.11:5.58) (3.82:4.73:5.17))
     (PORT CLK (7.46:9.25:10.10) (7.47:9.26:10.11))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (12.76:15.81:17.27) (11.77:14.60:15.94))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1P0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/SYNC2_msrxp_strobe)
 (DELAY
  (ABSOLUTE
     (PORT D (2.39:2.96:3.23) (2.49:3.09:3.37))
     (PORT CLK (7.19:8.91:9.73) (7.23:8.96:9.78))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT PRE (5.34:6.62:7.23) (4.93:6.11:6.67))
     (IOPATH PRE Q (3.76:4.73:5.34) ())
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge PRE) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge PRE) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge PRE) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE sp_fifo_0\/DFN1C0_MEM_WADDR\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (3.07:3.80:4.15) (2.91:3.61:3.95))
     (PORT CLK (7.34:9.10:9.94) (7.35:9.12:9.95))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.30:6.57:7.17) (4.90:6.08:6.64))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram6_\[15\])
 (DELAY
  (ABSOLUTE
     (PORT D (13.71:17.00:18.56) (12.83:15.91:17.37))
     (PORT CLK (7.24:8.98:9.80) (7.27:9.01:9.84))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (14.09:17.47:19.07) (13.29:16.48:17.99))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/txfifo_datadelay\[13\])
 (DELAY
  (ABSOLUTE
     (PORT D (9.29:11.52:12.57) (8.82:10.94:11.94))
     (PORT CLK (7.42:9.19:10.04) (7.41:9.19:10.03))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.26:6.52:7.12) (4.86:6.03:6.58))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "XOR3")
 (INSTANCE uart_0\/uart_rx_inst\/un1_bit_cnt_I_16)
 (DELAY
  (ABSOLUTE
     (PORT A (15.90:19.71:21.52) (15.23:18.88:20.61))
     (IOPATH A Y (2.43:4.33:4.88) (2.81:3.59:4.05))
     (PORT B (10.36:12.85:14.03) (9.63:11.94:13.03))
     (IOPATH B Y (3.97:5.64:6.36) (4.38:5.53:6.24))
     (PORT C (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH C Y (4.81:6.67:7.53) (5.26:8.73:9.86))
  )
 )
 )
 (CELL
 (CELLTYPE "XNOR2")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_0_I_20)
 (DELAY
  (ABSOLUTE
     (PORT A (6.70:8.31:9.07) (7.26:9.01:9.83))
     (IOPATH A Y (3.46:4.65:5.25) (3.21:4.64:5.23))
     (PORT B (2.98:3.69:4.03) (2.82:3.50:3.82))
     (IOPATH B Y (4.68:8.30:9.37) (4.25:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE CORESPI_0\/USPI\/URXF\/counter_q\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (3.31:4.10:4.48) (3.57:4.42:4.83))
     (PORT CLK (6.80:8.43:9.21) (6.90:8.55:9.33))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.98:6.18:6.74) (4.63:5.75:6.27))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "XA1")
 (INSTANCE CORESPI_0\/USPI\/UCC\/spi_clk_count_RNO\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.86:3.55:3.87) (2.71:3.36:3.67))
     (IOPATH A Y (2.44:4.27:4.82) (2.80:3.60:4.07))
     (PORT B (3.52:4.36:4.76) (3.28:4.07:4.45))
     (IOPATH B Y (4.52:5.93:6.69) (5.16:8.75:9.87))
     (PORT C (2.47:3.06:3.34) (2.36:2.93:3.20))
     (IOPATH C Y (4.55:5.71:6.45) (5.03:6.31:7.13))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_bitsel_RNIVR4N\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (8.59:10.66:11.63) (9.37:11.62:12.69))
     (IOPATH A Y (3.79:4.76:5.37) (3.29:4.13:4.66))
     (PORT B (3.08:3.81:4.16) (3.28:4.07:4.44))
     (IOPATH B Y (4.59:5.76:6.50) (4.17:5.24:5.91))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE uart_0\/uart_rx_inst\/data_reg_RNO\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.27:2.82:3.08) (2.35:2.92:3.18))
     (IOPATH A Y (2.87:3.60:4.07) (2.72:3.42:3.86))
     (PORT B (21.43:26.57:29.00) (22.44:27.82:30.37))
     (IOPATH B Y (4.17:5.24:5.91) (4.45:5.59:6.31))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram4__RNIL7IL\[15\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.76:8.38:9.15) (6.84:8.48:9.26))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2")
 (INSTANCE CORESPI_0\/USPI\/URF\/control1_RNIKSAA\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.40:2.97:3.25) (2.30:2.85:3.11))
     (IOPATH A Y (3.58:4.50:5.08) (2.56:3.22:3.63))
     (PORT B (16.46:20.40:22.28) (15.63:19.38:21.16))
     (IOPATH B Y (4.56:5.73:6.47) (3.63:4.56:5.15))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_state_RNO_4\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (11.36:14.09:15.38) (10.29:12.75:13.92))
     (IOPATH A Y (3.58:4.50:5.08) (2.56:3.22:3.63))
     (PORT B (12.02:14.91:16.28) (11.31:14.02:15.31))
     (IOPATH B Y (4.56:5.73:6.47) (3.63:4.56:5.15))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE CORESPI_0\/USPI\/UCC\/msrxs_shiftreg_RNO\[12\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.00:3.72:4.06) (2.83:3.51:3.84))
     (IOPATH A Y (3.64:4.57:5.16) (4.43:5.56:6.28))
     (PORT B (12.84:15.92:17.38) (13.95:17.30:18.89))
     (IOPATH B Y (3.45:4.33:4.88) (3.63:4.56:5.15))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE uart_0\/uart_tx_inst\/prescale_reg_RNO_0\[17\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.56:3.17:3.46) (2.45:3.04:3.32))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.43:3.02:3.29) (2.54:3.14:3.43))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (8.42:10.44:11.39) (8.82:10.94:11.94))
     (IOPATH S Y (3.38:4.50:5.08) (3.30:4.60:5.20))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE CORESPI_0\/USPI\/URF\/control1\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.58:3.20:3.49) (2.68:3.33:3.63))
     (PORT CLK (7.23:8.96:9.79) (7.26:9.00:9.83))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.84:5.99:6.55) (4.49:5.57:6.08))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (2.84:3.52:3.84) (2.69:3.33:3.64))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.56:4.47:5.04))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram1_\[15\])
 (DELAY
  (ABSOLUTE
     (PORT D (21.94:27.20:29.70) (21.11:26.17:28.57))
     (PORT CLK (7.21:8.94:9.76) (7.29:9.03:9.86))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (2.54:3.14:3.43) (2.46:3.04:3.32))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1P0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_bitsel\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.45:3.04:3.32) (2.54:3.14:3.43))
     (PORT CLK (7.22:8.95:9.78) (7.24:8.97:9.79))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT PRE (5.16:6.39:6.98) (4.76:5.91:6.45))
     (IOPATH PRE Q (3.76:4.73:5.34) ())
     (PORT E (2.42:3.00:3.28) (2.34:2.90:3.17))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.31:4.16:4.69))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge PRE) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge PRE) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge PRE) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE uart_control_0\/s_axis_din_tdata_reg\[7\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.39:2.96:3.23) (2.47:3.06:3.34))
     (PORT CLK (7.17:8.89:9.71) (7.21:8.94:9.76))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.02:6.23:6.80) (4.64:5.76:6.29))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (11.85:14.69:16.04) (11.29:13.99:15.28))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.56:4.47:5.04))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_datareg_RNO\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (12.09:14.99:16.36) (11.07:13.72:14.98))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (11.22:13.91:15.19) (12.00:14.87:16.24))
     (IOPATH S Y (3.38:4.50:5.08) (3.30:4.60:5.20))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_bitcnt_RNO_0\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.51:4.36:4.76) (3.27:4.05:4.42))
     (IOPATH A Y (3.45:4.33:4.88) (3.63:4.56:5.15))
     (PORT B (2.94:3.64:3.98) (3.12:3.87:4.22))
     (IOPATH B Y (4.17:5.24:5.91) (4.45:5.59:6.31))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE uart_0\/uart_tx_inst\/prescale_reg_RNIFB3D1\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (11.95:14.81:16.17) (11.34:14.06:15.35))
     (IOPATH A Y (2.54:3.19:3.60) (3.45:4.33:4.88))
     (PORT B (12.15:15.07:16.45) (11.58:14.36:15.68))
     (IOPATH B Y (4.52:5.68:6.41) (5.04:6.33:7.14))
     (PORT C (2.36:2.93:3.20) (2.47:3.06:3.34))
     (IOPATH C Y (4.52:5.68:6.41) (4.68:5.88:6.64))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/msrxs_datain\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (7.62:9.44:10.31) (6.97:8.64:9.43))
     (PORT CLK (7.28:9.03:9.86) (7.30:9.05:9.89))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.78:5.92:6.47) (4.44:5.51:6.01))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (11.25:13.95:15.23) (12.11:15.01:16.39))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (3.56:4.47:5.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (2.82:3.54:4.00))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram4_\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (13.39:16.60:18.13) (14.45:17.92:19.56))
     (PORT CLK (7.33:9.08:9.92) (7.34:9.10:9.93))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (21.67:26.86:29.33) (20.46:25.37:27.70))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "XOR3")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d0_I_70)
 (DELAY
  (ABSOLUTE
     (PORT A (8.92:11.05:12.07) (8.26:10.24:11.18))
     (IOPATH A Y (2.43:4.33:4.88) (2.81:3.59:4.05))
     (PORT B (6.76:8.38:9.15) (6.86:8.51:9.29))
     (IOPATH B Y (3.97:5.64:6.36) (4.38:5.53:6.24))
     (PORT C (10.25:12.71:13.87) (9.64:11.95:13.04))
     (IOPATH C Y (4.81:6.67:7.53) (5.26:8.73:9.86))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg_RNO_1\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.36:2.93:3.20))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (9.30:11.53:12.59) (9.64:11.95:13.05))
     (IOPATH S Y (3.38:4.50:5.08) (3.30:4.60:5.20))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE uart_0\/uart_tx_inst\/prescale_reg_RNIAKQ62\[12\])
 (DELAY
  (ABSOLUTE
     (PORT A (9.04:11.21:12.24) (8.56:10.61:11.59))
     (IOPATH A Y (2.56:3.22:3.63) (3.58:4.50:5.08))
     (PORT B (7.03:8.71:9.51) (7.09:8.80:9.60))
     (IOPATH B Y (3.63:4.56:5.15) (4.56:5.73:6.47))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram5_\[8\])
 (DELAY
  (ABSOLUTE
     (PORT D (21.39:26.52:28.95) (20.24:25.09:27.39))
     (PORT CLK (6.81:8.44:9.21) (6.90:8.56:9.34))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (12.01:14.89:16.26) (11.26:13.96:15.24))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram4_\[14\])
 (DELAY
  (ABSOLUTE
     (PORT D (16.03:19.87:21.69) (15.06:18.68:20.39))
     (PORT CLK (7.23:8.96:9.79) (7.26:9.00:9.83))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (19.38:24.03:26.24) (17.98:22.29:24.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "OR3A")
 (INSTANCE SPI_master_0\/PWRITE_RNO)
 (DELAY
  (ABSOLUTE
     (PORT A (3.17:3.94:4.30) (3.41:4.23:4.61))
     (IOPATH A Y (2.54:3.19:3.60) (3.45:4.33:4.88))
     (PORT B (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH B Y (4.28:5.37:6.07) (4.40:5.53:6.24))
     (PORT C (3.27:4.06:4.43) (3.52:4.36:4.76))
     (IOPATH C Y (4.52:5.68:6.41) (4.68:5.88:6.64))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram6__RNIBN501\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.36:2.93:3.20) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.79:8.42:9.19) (6.88:8.54:9.32))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram2_\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (14.38:17.83:19.47) (13.10:16.24:17.73))
     (PORT CLK (7.28:9.03:9.86) (7.30:9.05:9.89))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (22.95:28.46:31.07) (21.59:26.77:29.22))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR3C")
 (INSTANCE CORESPI_0\/USPI\/URF\/un1_CLK_DIV_1_sqmuxa_i_a2)
 (DELAY
  (ABSOLUTE
     (PORT A (10.64:13.19:14.40) (10.23:12.69:13.85))
     (IOPATH A Y (3.70:4.65:5.25) (3.27:4.11:4.64))
     (PORT B (11.20:13.89:15.17) (11.72:14.54:15.87))
     (IOPATH B Y (5.05:6.34:7.16) (4.52:5.68:6.41))
     (PORT C (2.83:3.51:3.83) (3.00:3.72:4.06))
     (IOPATH C Y (5.30:6.65:7.51) (4.81:6.04:6.81))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE CORESPI_0\/USPI\/URF\/int_raw_RNO_1\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (11.83:14.67:16.01) (11.34:14.06:15.35))
     (IOPATH A Y (3.64:4.57:5.16) (4.43:5.56:6.28))
     (PORT B (11.44:14.18:15.49) (10.95:13.58:14.82))
     (IOPATH B Y (2.87:3.60:4.07) (2.72:3.42:3.86))
  )
 )
 )
 (CELL
 (CELLTYPE "AO1A")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d2_I_102)
 (DELAY
  (ABSOLUTE
     (PORT A (6.91:8.57:9.35) (6.97:8.64:9.43))
     (IOPATH A Y (3.38:4.25:4.80) (2.56:3.22:3.63))
     (PORT B (4.21:5.22:5.70) (4.48:5.55:6.06))
     (IOPATH B Y (4.70:5.90:6.66) (4.49:5.64:6.36))
     (PORT C (2.47:3.06:3.34) (2.36:2.93:3.20))
     (IOPATH C Y (4.62:5.81:6.55) (4.46:5.61:6.33))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1P0")
 (INSTANCE CORESPI_0\/USPI\/URF\/sticky\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.54:3.14:3.43) (2.43:3.02:3.29))
     (PORT CLK (7.35:9.11:9.94) (7.35:9.12:9.96))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT PRE (5.43:6.73:7.35) (5.02:6.23:6.80))
     (IOPATH PRE Q (3.76:4.73:5.34) ())
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge PRE) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge PRE) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge PRE) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE CORESPI_0\/USPI\/URXF\/full_out_RNIGLTB)
 (DELAY
  (ABSOLUTE
     (PORT A (12.85:15.94:17.40) (11.92:14.78:16.13))
     (IOPATH A Y (3.45:4.33:4.88) (3.63:4.56:5.15))
     (PORT B (3.57:4.42:4.83) (3.33:4.13:4.51))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/msrxs_datain\[10\])
 (DELAY
  (ABSOLUTE
     (PORT D (3.00:3.72:4.06) (2.82:3.50:3.82))
     (PORT CLK (7.31:9.07:9.90) (7.34:9.10:9.94))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.08:6.30:6.88) (4.70:5.83:6.37))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (4.20:5.21:5.69) (4.61:5.71:6.24))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (3.56:4.47:5.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (2.82:3.54:4.00))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "AO1")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d2_I_86)
 (DELAY
  (ABSOLUTE
     (PORT A (2.27:2.82:3.08) (2.35:2.92:3.18))
     (IOPATH A Y (3.38:4.25:4.80) (2.56:3.22:3.63))
     (PORT B (9.16:11.35:12.39) (8.87:11.00:12.01))
     (IOPATH B Y (4.00:5.02:5.67) (4.22:5.30:5.98))
     (PORT C (2.47:3.06:3.34) (2.36:2.93:3.20))
     (IOPATH C Y (4.62:5.81:6.55) (4.46:5.61:6.33))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE CORESPI_0\/USPI\/UCC\/msrxs_strobe_RNO_0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.49:3.09:3.38) (2.57:3.19:3.48))
     (IOPATH A Y (4.17:5.24:5.91) (4.45:5.59:6.31))
     (PORT B (2.35:2.92:3.18) (2.27:2.82:3.08))
     (IOPATH B Y (2.87:3.60:4.07) (2.72:3.42:3.86))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d2_I_103)
 (DELAY
  (ABSOLUTE
     (PORT A (9.36:11.60:12.67) (8.89:11.03:12.04))
     (IOPATH A Y (3.45:4.33:4.88) (3.63:4.56:5.15))
     (PORT B (6.93:8.59:9.38) (7.02:8.70:9.50))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg_RNO_2\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (9.21:11.42:12.47) (9.74:12.07:13.18))
     (IOPATH S Y (3.38:4.50:5.08) (3.30:4.60:5.20))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3B")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/full_out_RNO)
 (DELAY
  (ABSOLUTE
     (PORT A (2.81:3.49:3.81) (3.00:3.72:4.06))
     (IOPATH A Y (5.30:6.65:7.51) (4.81:6.04:6.81))
     (PORT B (7.75:9.60:10.49) (8.23:10.20:11.14))
     (IOPATH B Y (5.05:6.34:7.16) (4.52:5.68:6.41))
     (PORT C (3.17:3.94:4.30) (3.41:4.23:4.61))
     (IOPATH C Y (3.70:4.65:5.25) (3.27:4.11:4.64))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram0__RNIVOP81\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.36:2.93:3.20))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (9.98:12.37:13.51) (9.50:11.78:12.86))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/txfifo_datadelay\[6\])
 (DELAY
  (ABSOLUTE
     (PORT D (9.61:11.91:13.00) (9.15:11.34:12.39))
     (PORT CLK (7.52:9.32:10.17) (7.50:9.29:10.15))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.47:6.78:7.40) (5.06:6.27:6.85))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE uart_0\/uart_tx_inst\/prescale_reg_RNIR05E2\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (9.25:11.47:12.52) (8.76:10.86:11.86))
     (IOPATH A Y (2.56:3.22:3.63) (3.58:4.50:5.08))
     (PORT B (7.03:8.71:9.51) (7.09:8.80:9.60))
     (IOPATH B Y (3.63:4.56:5.15) (4.56:5.73:6.47))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg_RNI0QI9\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (9.78:12.13:13.24) (8.93:11.07:12.09))
     (IOPATH A Y (2.56:3.22:3.63) (3.58:4.50:5.08))
     (PORT B (9.84:12.21:13.33) (9.33:11.57:12.63))
     (IOPATH B Y (3.63:4.56:5.15) (4.56:5.73:6.47))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE uart_0\/uart_rx_inst\/data_reg_RNO\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.71:3.36:3.67) (2.86:3.55:3.87))
     (IOPATH A Y (2.87:3.60:4.07) (2.72:3.42:3.86))
     (PORT B (19.07:23.64:25.81) (20.30:25.16:27.47))
     (IOPATH B Y (4.17:5.24:5.91) (4.45:5.59:6.31))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram4__RNIBNML\[13\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.84:8.48:9.25) (6.92:8.58:9.37))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram4_\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (4.12:5.11:5.58) (3.84:4.77:5.20))
     (PORT CLK (7.31:9.07:9.90) (7.34:9.10:9.94))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (13.48:16.72:18.25) (12.54:15.55:16.98))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE CORESPI_0\/USPI\/UCC\/msrxs_shiftreg_RNO\[8\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.12:3.87:4.22) (2.94:3.64:3.98))
     (IOPATH A Y (3.64:4.57:5.16) (4.43:5.56:6.28))
     (PORT B (4.78:5.93:6.47) (5.27:6.54:7.14))
     (IOPATH B Y (3.45:4.33:4.88) (3.63:4.56:5.15))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1P0")
 (INSTANCE SPI_master_0\/PWDATA\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (8.18:10.14:11.07) (8.81:10.92:11.93))
     (PORT CLK (6.98:8.66:9.45) (7.04:8.73:9.53))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT PRE (5.15:6.39:6.97) (4.76:5.90:6.44))
     (IOPATH PRE Q (3.76:4.73:5.34) ())
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge PRE) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge PRE) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge PRE) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram4__RNIL1BT3\[16\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.36:2.93:3.20))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (17.06:21.15:23.09) (15.90:19.71:21.52))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE CORESPI_0\/USPI\/URF\/int_raw_RNO_1\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (14.52:18.00:19.65) (13.75:17.05:18.61))
     (IOPATH A Y (3.64:4.57:5.16) (4.43:5.56:6.28))
     (PORT B (17.46:21.64:23.63) (16.55:20.51:22.40))
     (IOPATH B Y (2.87:3.60:4.07) (2.72:3.42:3.86))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2")
 (INSTANCE uart_control_0\/data_count_RNIIF5U\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.86:3.55:3.87) (2.71:3.36:3.67))
     (IOPATH A Y (3.58:4.50:5.08) (2.56:3.22:3.63))
     (PORT B (10.09:12.51:13.66) (9.50:11.78:12.86))
     (IOPATH B Y (4.56:5.73:6.47) (3.63:4.56:5.15))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3C")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_awe4)
 (DELAY
  (ABSOLUTE
     (PORT A (13.22:16.39:17.90) (12.39:15.36:16.77))
     (IOPATH A Y (3.70:4.65:5.25) (3.27:4.11:4.64))
     (PORT B (10.54:13.07:14.27) (11.49:14.25:15.56))
     (IOPATH B Y (5.05:6.34:7.16) (4.52:5.68:6.41))
     (PORT C (3.11:3.86:4.21) (2.97:3.69:4.03))
     (IOPATH C Y (4.70:5.90:6.66) (4.52:5.68:6.41))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram4_\[16\])
 (DELAY
  (ABSOLUTE
     (PORT D (4.12:5.11:5.58) (3.84:4.77:5.20))
     (PORT CLK (7.51:9.31:10.17) (7.49:9.29:10.14))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (10.80:13.39:14.62) (10.31:12.79:13.96))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "AO1")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d2_I_94)
 (DELAY
  (ABSOLUTE
     (PORT A (6.36:7.88:8.61) (6.91:8.57:9.36))
     (IOPATH A Y (3.38:4.25:4.80) (2.56:3.22:3.63))
     (PORT B (9.16:11.36:12.40) (8.71:10.80:11.79))
     (IOPATH B Y (4.00:5.02:5.67) (4.22:5.30:5.98))
     (PORT C (6.67:8.27:9.03) (7.28:9.02:9.85))
     (IOPATH C Y (5.41:6.79:7.67) (4.98:6.25:7.06))
  )
 )
 )
 (CELL
 (CELLTYPE "AO1")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d2_I_80)
 (DELAY
  (ABSOLUTE
     (PORT A (8.70:10.78:11.77) (9.17:11.37:12.41))
     (IOPATH A Y (3.38:4.25:4.80) (2.56:3.22:3.63))
     (PORT B (2.56:3.17:3.46) (2.45:3.04:3.32))
     (IOPATH B Y (4.00:5.02:5.67) (4.22:5.30:5.98))
     (PORT C (7.13:8.84:9.65) (7.19:8.92:9.74))
     (IOPATH C Y (4.62:5.81:6.55) (4.46:5.61:6.33))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram2_\[16\])
 (DELAY
  (ABSOLUTE
     (PORT D (4.12:5.11:5.58) (3.84:4.77:5.20))
     (PORT CLK (6.76:8.38:9.15) (6.87:8.51:9.29))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (19.33:23.97:26.17) (18.21:22.58:24.66))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE sp_fifo_0\/DFN1E1C0_dout\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (14.21:17.62:19.24) (14.72:18.25:19.93))
     (PORT CLK (6.99:8.66:9.46) (7.06:8.76:9.56))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.92:6.10:6.66) (4.57:5.66:6.18))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (14.20:17.60:19.22) (13.43:16.65:18.18))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.56:4.47:5.04))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram4__RNIF1IL\[12\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.64:8.23:8.98) (6.76:8.38:9.15))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram4_\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (11.82:14.65:16.00) (11.25:13.95:15.23))
     (PORT CLK (7.22:8.96:9.78) (7.25:8.99:9.82))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (24.38:30.23:33.00) (23.03:28.56:31.18))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE CORESPI_0\/USPI\/URF\/int_raw_RNIGH16\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.71:3.36:3.67) (2.86:3.55:3.87))
     (IOPATH A Y (2.87:3.60:4.07) (2.72:3.42:3.86))
     (PORT B (11.18:13.87:15.14) (11.92:14.77:16.13))
     (IOPATH B Y (4.17:5.24:5.91) (4.45:5.59:6.31))
  )
 )
 )
 (CELL
 (CELLTYPE "XO1A")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_bitsel_RNO\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.50:6.34:7.16) (4.18:5.45:6.15))
     (PORT B (2.98:3.69:4.03) (2.80:3.47:3.79))
     (IOPATH B Y (4.79:6.65:7.51) (5.47:7.01:7.91))
     (PORT C (10.99:13.62:14.87) (10.04:12.45:13.59))
     (IOPATH C Y (2.43:3.05:3.44) (3.46:4.34:4.90))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_state_RNINJM1\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.57:4.42:4.83) (3.32:4.11:4.49))
     (IOPATH A Y (2.56:3.22:3.63) (3.58:4.50:5.08))
     (PORT B (3.93:4.87:5.32) (4.29:5.32:5.81))
     (IOPATH B Y (4.17:5.24:5.91) (4.59:5.76:6.50))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/msrxs_shiftreg\[7\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.43:3.02:3.29) (2.54:3.14:3.43))
     (PORT CLK (7.51:9.32:10.17) (7.50:9.29:10.15))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.95:6.14:6.70) (4.61:5.72:6.24))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (18.54:22.99:25.10) (17.61:21.83:23.83))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.56:4.47:5.04))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1P0")
 (INSTANCE CORESPI_0\/USPI\/URF\/CLK_DIV\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (13.81:17.12:18.69) (14.60:18.10:19.76))
     (PORT CLK (7.02:8.71:9.51) (7.09:8.79:9.60))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT PRE (5.13:6.35:6.94) (4.74:5.87:6.41))
     (IOPATH PRE Q (3.76:4.73:5.34) ())
     (PORT E (13.52:16.76:18.30) (12.98:16.10:17.57))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.31:4.16:4.69))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge PRE) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge PRE) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge PRE) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram1__RNIPCO72\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.36:2.93:3.20))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (16.76:20.77:22.68) (15.87:19.67:21.48))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1P0")
 (INSTANCE CORESPI_0\/USPI\/URF\/CLK_DIV\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (16.16:20.03:21.87) (15.55:19.28:21.05))
     (PORT CLK (7.04:8.73:9.53) (7.11:8.81:9.62))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT PRE (4.86:6.02:6.58) (4.51:5.59:6.11))
     (IOPATH PRE Q (3.76:4.73:5.34) ())
     (PORT E (9.52:11.80:12.88) (9.02:11.18:12.21))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.31:4.16:4.69))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge PRE) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge PRE) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge PRE) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/rd_pointer_q\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.47:3.06:3.34) (2.36:2.93:3.20))
     (PORT CLK (7.03:8.71:9.51) (7.09:8.80:9.60))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.23:6.48:7.08) (4.83:5.99:6.54))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram5_\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (16.10:19.96:21.80) (16.84:20.88:22.79))
     (PORT CLK (7.33:9.08:9.92) (7.34:9.10:9.93))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (15.90:19.71:21.52) (14.78:18.33:20.01))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram4__RNIDDDF\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.36:2.93:3.20) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.68:8.28:9.04) (6.78:8.41:9.18))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "OA1C")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_checkorun_RNO)
 (DELAY
  (ABSOLUTE
     (PORT A (2.45:3.04:3.32) (2.56:3.17:3.46))
     (IOPATH A Y (6.94:8.72:9.84) (5.16:6.48:7.32))
     (PORT B (7.83:9.70:10.59) (8.54:10.59:11.56))
     (IOPATH B Y (6.42:8.07:9.11) (4.28:5.37:6.07))
     (PORT C (2.47:3.06:3.34) (2.56:3.17:3.47))
     (IOPATH C Y (2.81:3.53:3.98) (2.86:3.59:4.05))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE UART_fifo_0\/DFN1C0_MEM_RADDR\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.98:3.69:4.03) (2.82:3.50:3.82))
     (PORT CLK (6.94:8.60:9.39) (7.02:8.70:9.50))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.10:6.33:6.91) (4.74:5.87:6.41))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram4__RNIFPRB1\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.49:3.09:3.37) (2.41:2.99:3.26))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.49:3.09:3.37) (2.39:2.96:3.23))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (11.07:13.72:14.98) (10.63:13.18:14.39))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "XNOR2")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_0_I_49)
 (DELAY
  (ABSOLUTE
     (PORT A (2.34:2.90:3.17) (2.42:3.00:3.28))
     (IOPATH A Y (3.46:4.65:5.25) (3.21:4.64:5.23))
     (PORT B (19.24:23.85:26.04) (17.73:21.98:24.00))
     (IOPATH B Y (4.68:8.30:9.37) (4.25:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_checkorun_1_sqmuxa_RNI74CM)
 (DELAY
  (ABSOLUTE
     (PORT A (4.48:5.55:6.06) (4.09:5.07:5.54))
     (IOPATH A Y (3.64:4.57:5.16) (4.43:5.56:6.28))
     (PORT B (2.80:3.47:3.79) (2.96:3.67:4.00))
     (IOPATH B Y (3.45:4.33:4.88) (3.63:4.56:5.15))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_bitsel_RNI5UEE1\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (11.62:14.41:15.73) (12.22:15.15:16.54))
     (IOPATH A Y (3.70:4.65:5.25) (3.27:4.11:4.64))
     (PORT B (4.12:5.11:5.58) (3.81:4.72:5.15))
     (IOPATH B Y (5.04:6.33:7.14) (4.52:5.68:6.41))
     (PORT C (6.63:8.23:8.98) (7.01:8.69:9.49))
     (IOPATH C Y (4.68:5.88:6.64) (4.52:5.68:6.41))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram5_\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (15.35:19.03:20.78) (14.59:18.09:19.75))
     (PORT CLK (7.05:8.74:9.54) (7.11:8.82:9.63))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (17.09:21.19:23.13) (16.26:20.16:22.01))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE CORESPI_0\/USPI\/URF\/CLK_DIV_RNIP5RL2\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (6.18:7.66:8.37) (6.93:8.59:9.38))
     (IOPATH A Y (3.27:4.11:4.64) (3.70:4.65:5.25))
     (PORT B (2.41:2.99:3.26) (2.49:3.09:3.37))
     (IOPATH B Y (4.28:5.37:6.07) (4.40:5.53:6.24))
     (PORT C (2.85:3.54:3.86) (3.03:3.76:4.11))
     (IOPATH C Y (4.52:5.68:6.41) (4.68:5.88:6.64))
  )
 )
 )
 (CELL
 (CELLTYPE "OA1B")
 (INSTANCE uart_0\/uart_tx_inst\/prescale_reg_RNO_1\[15\])
 (DELAY
  (ABSOLUTE
     (PORT A (13.82:17.13:18.71) (13.00:16.12:17.60))
     (IOPATH A Y (6.35:7.98:9.00) (4.60:5.78:6.52))
     (PORT B (14.75:18.29:19.97) (15.70:19.46:21.25))
     (IOPATH B Y (6.57:8.25:9.32) (4.49:5.64:6.36))
     (PORT C (13.75:17.04:18.61) (14.75:18.28:19.96))
     (IOPATH C Y (2.81:3.53:3.98) (2.86:3.59:4.05))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram4__RNIJTRB1\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.36:2.93:3.20))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (16.32:20.23:22.09) (15.45:19.16:20.91))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E0C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_datareg\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.47:3.06:3.34) (2.39:2.96:3.23))
     (PORT CLK (7.22:8.96:9.78) (7.26:9.00:9.82))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.85:6.02:6.57) (4.50:5.58:6.09))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (14.36:17.80:19.44) (13.77:17.08:18.65))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram7__RNILNQE\[13\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.66:8.25:9.01) (6.76:8.38:9.15))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_bitcnt_RNIJP6O\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (3.48:4.32:4.71) (3.31:4.10:4.47))
     (IOPATH A Y (3.58:4.50:5.08) (2.56:3.22:3.63))
     (PORT B (3.62:4.49:4.90) (3.36:4.17:4.55))
     (IOPATH B Y (4.56:5.73:6.47) (3.63:4.56:5.15))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_bitsel_RNIVR4N\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (11.30:14.01:15.29) (11.91:14.76:16.12))
     (IOPATH A Y (4.17:5.24:5.91) (4.45:5.59:6.31))
     (PORT B (3.98:4.93:5.39) (3.67:4.55:4.97))
     (IOPATH B Y (2.87:3.60:4.07) (2.72:3.42:3.86))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram0__RNIB5Q81\[8\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.57:3.19:3.48) (2.48:3.08:3.36))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.57:3.19:3.48) (2.46:3.05:3.33))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (14.41:17.86:19.50) (13.56:16.82:18.36))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_lastbit_RNI34FG)
 (DELAY
  (ABSOLUTE
     (PORT A (2.35:2.92:3.18) (2.27:2.82:3.08))
     (IOPATH A Y (2.56:3.22:3.63) (3.58:4.50:5.08))
     (PORT B (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH B Y (3.63:4.56:5.15) (4.56:5.73:6.47))
  )
 )
 )
 (CELL
 (CELLTYPE "AND2")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_I_110)
 (DELAY
  (ABSOLUTE
     (PORT A (2.35:2.92:3.18) (2.27:2.82:3.08))
     (IOPATH A Y (3.45:4.33:4.88) (3.63:4.56:5.15))
     (PORT B (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "AX1C")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d2_I_77)
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.67:8.36:9.44) (4.30:5.54:6.26))
     (PORT B (7.62:9.44:10.31) (7.58:9.40:10.26))
     (IOPATH B Y (4.78:8.59:9.70) (4.52:5.91:6.67))
     (PORT C (7.48:9.27:10.12) (7.44:9.22:10.07))
     (IOPATH C Y (2.43:4.33:4.88) (2.81:3.59:4.05))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d0_I_105)
 (DELAY
  (ABSOLUTE
     (PORT A (2.27:2.82:3.08) (2.35:2.92:3.18))
     (IOPATH A Y (2.87:3.60:4.07) (2.72:3.42:3.86))
     (PORT B (15.07:18.68:20.39) (13.99:17.34:18.94))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE CORESPI_0\/USPI\/UCC\/UCLKMUX1\/clkout)
 (DELAY
  (ABSOLUTE
     (PORT A (2.36:2.93:3.20) (2.44:3.03:3.31))
     (IOPATH A Y (2.87:3.60:4.07) (2.72:3.42:3.86))
     (PORT B (13.06:16.19:17.68) (12.17:15.09:16.48))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/txfifo_datadelay\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (9.19:11.39:12.44) (8.73:10.83:11.82))
     (PORT CLK (7.22:8.96:9.78) (7.26:9.00:9.82))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.26:6.52:7.12) (4.86:6.03:6.58))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram6__RNILHVU\[16\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.36:2.93:3.20) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.68:8.29:9.05) (6.79:8.42:9.19))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "AO1B")
 (INSTANCE SPI_master_0\/PADDR_1_RNO_1\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (9.43:11.69:12.76) (8.68:10.76:11.75))
     (IOPATH A Y (3.31:4.16:4.69) (3.54:4.45:5.02))
     (PORT B (14.10:17.48:19.09) (14.78:18.33:20.01))
     (IOPATH B Y (3.91:4.91:5.55) (4.29:5.39:6.08))
     (PORT C (3.62:4.49:4.91) (3.38:4.19:4.57))
     (IOPATH C Y (4.46:5.61:6.33) (4.62:5.81:6.55))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram4_\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (20.30:25.17:27.48) (18.79:23.30:25.44))
     (PORT CLK (7.00:8.68:9.47) (7.07:8.77:9.58))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (12.70:15.74:17.19) (11.82:14.65:16.00))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/msrxs_datain\[7\])
 (DELAY
  (ABSOLUTE
     (PORT D (7.42:9.20:10.05) (7.00:8.67:9.47))
     (PORT CLK (7.31:9.07:9.90) (7.35:9.11:9.95))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.75:5.88:6.42) (4.42:5.48:5.98))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (9.47:11.74:12.81) (9.93:12.31:13.44))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (3.56:4.47:5.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (2.82:3.54:4.00))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR3B")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_direct_RNIGTKP)
 (DELAY
  (ABSOLUTE
     (PORT A (7.25:8.98:9.81) (7.83:9.71:10.60))
     (IOPATH A Y (5.30:6.65:7.51) (4.81:6.04:6.81))
     (PORT B (13.21:16.37:17.88) (12.01:14.89:16.26))
     (IOPATH B Y (4.40:5.53:6.24) (4.28:5.37:6.07))
     (PORT C (10.78:13.36:14.59) (11.48:14.23:15.54))
     (IOPATH C Y (3.70:4.65:5.25) (3.27:4.11:4.64))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2A")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_consecutive_RNIBOPH)
 (DELAY
  (ABSOLUTE
     (PORT A (2.35:2.92:3.18) (2.27:2.82:3.08))
     (IOPATH A Y (3.29:4.13:4.66) (3.79:4.76:5.37))
     (PORT B (13.40:16.61:18.14) (12.26:15.20:16.60))
     (IOPATH B Y (3.63:4.56:5.15) (4.56:5.73:6.47))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E0P0")
 (INSTANCE uart_0\/uart_tx_inst\/txd_reg)
 (DELAY
  (ABSOLUTE
     (PORT D (2.39:2.96:3.23) (2.47:3.06:3.34))
     (PORT CLK (7.33:9.09:9.92) (7.34:9.10:9.94))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT PRE (4.79:5.94:6.49) (4.46:5.52:6.03))
     (IOPATH PRE Q (3.76:4.73:5.34) ())
     (PORT E (2.27:2.82:3.08) (2.35:2.92:3.18))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge PRE) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge PRE) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge PRE) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (3.07:3.85:4.35))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE uart_0\/uart_tx_inst\/data_reg_RNO\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (9.53:11.81:12.90) (9.00:11.16:12.19))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (20.43:25.33:27.65) (18.72:23.20:25.33))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_strobetx5)
 (DELAY
  (ABSOLUTE
     (PORT A (2.56:3.17:3.46) (2.45:3.04:3.32))
     (IOPATH A Y (3.64:4.57:5.16) (4.43:5.56:6.28))
     (PORT B (2.98:3.69:4.03) (2.82:3.50:3.82))
     (IOPATH B Y (2.87:3.60:4.07) (2.72:3.42:3.86))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/spi_clk_count\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.36:2.93:3.20) (2.47:3.06:3.34))
     (PORT CLK (6.81:8.44:9.21) (6.92:8.58:9.36))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.08:6.29:6.87) (4.70:5.82:6.36))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram4__RNIN9IL\[16\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.59:3.21:3.51) (2.65:3.28:3.58))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.59:3.21:3.51) (2.67:3.31:3.62))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.92:8.58:9.36) (7.02:8.71:9.51))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE uart_0\/uart_tx_inst\/prescale_reg\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.47:3.06:3.34) (2.36:2.93:3.20))
     (PORT CLK (7.28:9.03:9.86) (7.31:9.06:9.89))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.74:7.12:7.77) (5.25:6.51:7.11))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "NOR3C")
 (INSTANCE CoreAPB3_0\/CAPB3IIII\/PRDATA_15)
 (DELAY
  (ABSOLUTE
     (PORT A (22.68:28.12:30.70) (21.25:26.35:28.77))
     (IOPATH A Y (3.70:4.65:5.25) (3.27:4.11:4.64))
     (PORT B (35.54:44.06:48.11) (33.88:42.00:45.86))
     (IOPATH B Y (4.40:5.53:6.24) (4.28:5.37:6.07))
     (PORT C (11.80:14.63:15.97) (10.98:13.61:14.86))
     (IOPATH C Y (4.70:5.90:6.66) (4.52:5.68:6.41))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE CORESPI_0\/USPI\/UCC\/active_0_a3)
 (DELAY
  (ABSOLUTE
     (PORT A (14.28:17.70:19.33) (13.41:16.63:18.15))
     (IOPATH A Y (3.64:4.57:5.16) (4.43:5.56:6.28))
     (PORT B (10.58:13.12:14.32) (11.20:13.89:15.16))
     (IOPATH B Y (3.45:4.33:4.88) (3.63:4.56:5.15))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE CORESPI_0\/USPI\/UCC\/clock_rx_q3_RNI3249)
 (DELAY
  (ABSOLUTE
     (PORT A (2.98:3.69:4.03) (2.82:3.50:3.82))
     (IOPATH A Y (3.64:4.57:5.16) (4.43:5.56:6.28))
     (PORT B (13.08:16.21:17.70) (11.92:14.78:16.14))
     (IOPATH B Y (2.87:3.60:4.07) (2.72:3.42:3.86))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram7__RNIIPG53\[10\])
 (DELAY
  (ABSOLUTE
     (PORT A (7.26:9.00:9.83) (6.88:8.53:9.31))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.36:2.93:3.20))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (17.51:21.71:23.70) (16.70:20.70:22.61))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3B")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_awe5)
 (DELAY
  (ABSOLUTE
     (PORT A (5.25:6.51:7.11) (4.77:5.91:6.45))
     (IOPATH A Y (4.70:5.90:6.66) (4.52:5.68:6.41))
     (PORT B (3.88:4.80:5.25) (4.16:5.16:5.63))
     (IOPATH B Y (5.05:6.34:7.16) (4.52:5.68:6.41))
     (PORT C (5.07:6.28:6.86) (4.59:5.69:6.22))
     (IOPATH C Y (3.45:4.33:4.88) (2.54:3.19:3.60))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE uart_0\/uart_tx_inst\/prescale_reg_RNO_0\[8\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.56:3.17:3.46) (2.45:3.04:3.32))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (7.34:9.10:9.94) (7.98:9.89:10.80))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (13.12:16.27:17.76) (14.07:17.44:19.04))
     (IOPATH S Y (3.38:4.50:5.08) (3.30:4.60:5.20))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE CORESPI_0\/USPI\/UCON\/tx_fifo_write_0_a2)
 (DELAY
  (ABSOLUTE
     (PORT A (2.34:2.90:3.17) (2.42:3.00:3.28))
     (IOPATH A Y (2.87:3.60:4.07) (2.72:3.42:3.86))
     (PORT B (7.25:8.99:9.81) (7.93:9.83:10.73))
     (IOPATH B Y (4.17:5.24:5.91) (4.45:5.59:6.31))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1P0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_alldone)
 (DELAY
  (ABSOLUTE
     (PORT D (2.43:3.02:3.29) (2.54:3.14:3.43))
     (PORT CLK (7.35:9.11:9.94) (7.35:9.12:9.96))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT PRE (5.43:6.73:7.35) (5.02:6.23:6.80))
     (IOPATH PRE Q (3.76:4.73:5.34) ())
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge PRE) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge PRE) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge PRE) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram2_\[15\])
 (DELAY
  (ABSOLUTE
     (PORT D (13.48:16.71:18.24) (12.83:15.90:17.36))
     (PORT CLK (7.32:9.07:9.90) (7.33:9.09:9.92))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (17.52:21.72:23.71) (16.58:20.55:22.44))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MIN3")
 (INSTANCE CORESPI_0\/USPI\/URXF\/un1_counter_q_m4)
 (DELAY
  (ABSOLUTE
     (PORT A (7.56:9.37:10.23) (6.93:8.60:9.38))
     (IOPATH A Y (2.88:3.62:4.08) (2.80:3.51:3.96))
     (PORT B (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH B Y (5.16:6.48:7.32) (6.94:8.72:9.84))
     (PORT C (8.14:10.09:11.01) (7.48:9.28:10.13))
     (IOPATH C Y (4.98:6.25:7.06) (5.10:6.41:7.23))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram2__RNIB1CQ\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.36:2.93:3.20) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.66:8.26:9.01) (6.76:8.39:9.15))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram7_\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (9.67:11.99:13.09) (9.15:11.35:12.39))
     (PORT CLK (7.17:8.90:9.71) (7.21:8.94:9.76))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (12.00:14.88:16.24) (12.88:15.97:17.44))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (3.07:3.85:4.35))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/cfg_enable_P1)
 (DELAY
  (ABSOLUTE
     (PORT D (15.07:18.68:20.40) (14.35:17.79:19.42))
     (PORT CLK (7.13:8.84:9.65) (7.17:8.89:9.71))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.27:6.53:7.13) (4.87:6.03:6.59))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram4_\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (17.17:21.29:23.24) (16.45:20.40:22.27))
     (PORT CLK (7.05:8.74:9.54) (7.11:8.82:9.63))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (21.93:27.19:29.68) (20.44:25.34:27.67))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "AO1C")
 (INSTANCE CORESPI_0\/USPI\/UCC\/msrxs_strobe_RNO)
 (DELAY
  (ABSOLUTE
     (PORT A (8.30:10.29:11.23) (8.69:10.78:11.76))
     (IOPATH A Y (3.31:4.16:4.69) (3.54:4.45:5.02))
     (PORT B (8.14:10.09:11.01) (8.50:10.53:11.50))
     (IOPATH B Y (3.91:4.91:5.55) (4.29:5.39:6.08))
     (PORT C (15.85:19.65:21.45) (15.22:18.87:20.60))
     (IOPATH C Y (4.46:5.61:6.33) (4.62:5.81:6.55))
  )
 )
 )
 (CELL
 (CELLTYPE "AX1B")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_0_I_35)
 (DELAY
  (ABSOLUTE
     (PORT A (9.42:11.68:12.75) (10.13:12.56:13.71))
     (IOPATH A Y (4.67:8.36:9.44) (4.30:5.54:6.26))
     (PORT B (22.31:27.66:30.20) (24.00:29.75:32.49))
     (IOPATH B Y (4.77:8.59:9.70) (4.54:5.90:6.66))
     (PORT C (11.61:14.39:15.71) (10.88:13.49:14.73))
     (IOPATH C Y (2.43:4.33:4.88) (2.81:3.59:4.05))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_0_I_24)
 (DELAY
  (ABSOLUTE
     (PORT A (17.88:22.17:24.21) (19.03:23.59:25.75))
     (IOPATH A Y (3.27:4.11:4.64) (3.70:4.65:5.25))
     (PORT B (12.28:15.23:16.62) (12.90:15.99:17.46))
     (IOPATH B Y (4.28:5.37:6.07) (4.40:5.53:6.24))
     (PORT C (9.30:11.53:12.59) (9.80:12.15:13.27))
     (IOPATH C Y (4.52:5.68:6.41) (4.68:5.88:6.64))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram0__RNIB15R2\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.36:2.93:3.20))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (8.03:9.96:10.87) (7.71:9.56:10.44))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram4__RNIBBDF\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.36:2.93:3.20) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.76:8.38:9.15) (6.85:8.49:9.27))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE CORESPI_0\/USPI\/UCC\/spi_clk_count_RNO\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (4.62:5.73:6.25) (4.34:5.38:5.87))
     (IOPATH A Y (3.64:4.57:5.16) (4.43:5.56:6.28))
     (PORT B (3.39:4.20:4.59) (3.16:3.92:4.28))
     (IOPATH B Y (2.87:3.60:4.07) (2.72:3.42:3.86))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR3")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_I_64)
 (DELAY
  (ABSOLUTE
     (PORT A (4.68:5.80:6.34) (5.05:6.27:6.84))
     (IOPATH A Y (3.43:4.67:5.27) (3.21:4.64:5.23))
     (PORT B (7.03:8.71:9.51) (7.09:8.80:9.60))
     (IOPATH B Y (3.97:5.64:6.36) (4.38:5.53:6.24))
     (PORT C (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH C Y (4.81:6.67:7.53) (5.26:8.73:9.86))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/clk_div_val_reg\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.57:3.19:3.48) (2.48:3.08:3.36))
     (PORT CLK (7.03:8.72:9.52) (7.10:8.80:9.61))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.91:6.08:6.64) (4.56:5.65:6.17))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (25.34:31.41:34.30) (26.58:32.96:35.98))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (3.56:4.47:5.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (2.82:3.54:4.00))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram1__RNI98QQ1\[12\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.61:3.23:3.53) (2.52:3.12:3.41))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.61:3.23:3.53) (2.52:3.12:3.41))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (12.01:14.89:16.26) (11.19:13.88:15.15))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE uart_control_0\/s_axis_din_tdata_reg\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (8.68:10.76:11.74) (9.10:11.28:12.32))
     (PORT CLK (7.31:9.07:9.90) (7.35:9.11:9.95))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.99:6.18:6.75) (4.61:5.72:6.25))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (3.12:3.87:4.22) (2.93:3.63:3.96))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.56:4.47:5.04))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram4__RNI8T8N1\[12\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.49:3.09:3.37) (2.41:2.99:3.26))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.49:3.09:3.37) (2.41:2.99:3.26))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (11.16:13.84:15.11) (10.62:13.17:14.38))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "XNOR2")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d1_I_71)
 (DELAY
  (ABSOLUTE
     (PORT A (9.34:11.58:12.64) (8.83:10.95:11.95))
     (IOPATH A Y (2.43:4.33:4.88) (2.80:3.62:4.08))
     (PORT B (6.66:8.26:9.02) (6.79:8.41:9.19))
     (IOPATH B Y (4.68:8.30:9.37) (4.25:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE uart_control_0\/m_axis_tdata_reg\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.36:2.93:3.20) (2.47:3.06:3.34))
     (PORT CLK (7.31:9.07:9.90) (7.35:9.11:9.95))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.91:6.09:6.64) (4.55:5.64:6.16))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (9.88:12.25:13.37) (9.30:11.53:12.59))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.56:4.47:5.04))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1P0")
 (INSTANCE SPI_master_0\/current_state\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.47:3.06:3.34) (2.36:2.93:3.20))
     (PORT CLK (6.84:8.48:9.26) (6.94:8.60:9.39))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT PRE (5.09:6.31:6.89) (4.72:5.86:6.39))
     (IOPATH PRE Q (3.76:4.73:5.34) ())
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge PRE) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge PRE) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge PRE) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "AOI1B")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg_RNO\[14\])
 (DELAY
  (ABSOLUTE
     (PORT A (20.55:25.47:27.81) (19.40:24.05:26.26))
     (IOPATH A Y (6.58:8.27:9.33) (4.49:5.64:6.36))
     (PORT B (22.59:28.01:30.58) (23.72:29.41:32.11))
     (IOPATH B Y (6.36:7.99:9.02) (4.60:5.78:6.52))
     (PORT C (2.35:2.92:3.18) (2.27:2.82:3.08))
     (IOPATH C Y (2.81:3.53:3.98) (2.86:3.59:4.05))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram5_\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (9.38:11.64:12.70) (8.93:11.07:12.08))
     (PORT CLK (7.05:8.74:9.54) (7.11:8.82:9.63))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (21.30:26.41:28.83) (19.95:24.74:27.01))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram0_\[9\])
 (DELAY
  (ABSOLUTE
     (PORT D (13.92:17.26:18.84) (13.17:16.33:17.83))
     (PORT CLK (7.08:8.77:9.58) (7.13:8.85:9.66))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (9.87:12.23:13.36) (9.34:11.58:12.64))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/wr_pointer_q\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.46:3.05:3.33) (2.57:3.19:3.48))
     (PORT CLK (6.85:8.49:9.27) (6.95:8.62:9.41))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.00:6.20:6.77) (4.64:5.75:6.28))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/txfifo_datadelay\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (13.40:16.62:18.15) (12.51:15.51:16.94))
     (PORT CLK (7.42:9.19:10.04) (7.41:9.19:10.03))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.26:6.52:7.12) (4.86:6.03:6.58))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/txfifo_datadelay\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (14.83:18.39:20.08) (13.71:17.00:18.56))
     (PORT CLK (7.22:8.96:9.78) (7.25:8.99:9.82))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.04:6.24:6.82) (4.67:5.79:6.32))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram3__RNI799S\[10\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.81:8.44:9.21) (6.89:8.55:9.33))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram1__RNI7FST\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.36:2.93:3.20) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.60:8.19:8.94) (6.73:8.34:9.11))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "INV")
 (INSTANCE sp_fifo_0\/REBUBBLE)
 (DELAY
  (ABSOLUTE
     (PORT A (8.13:10.08:11.00) (8.50:10.54:11.51))
     (IOPATH A Y (3.79:4.76:5.37) (3.29:4.13:4.66))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE CORESPI_0\/USPI\/URXF\/wr_pointer_q_RNIBCJN\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (8.70:10.78:11.77) (7.96:9.87:10.77))
     (IOPATH A Y (3.45:4.33:4.88) (3.63:4.56:5.15))
     (PORT B (9.02:11.18:12.21) (8.30:10.29:11.23))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR3")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d0_I_63)
 (DELAY
  (ABSOLUTE
     (PORT A (13.12:16.27:17.76) (12.24:15.18:16.57))
     (IOPATH A Y (2.43:4.33:4.88) (2.81:3.59:4.05))
     (PORT B (7.62:9.44:10.31) (7.58:9.40:10.26))
     (IOPATH B Y (3.97:5.64:6.36) (4.38:5.53:6.24))
     (PORT C (7.03:8.72:9.52) (6.66:8.26:9.02))
     (IOPATH C Y (4.81:6.67:7.53) (5.26:8.73:9.86))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE SPI_master_0\/PWDATA\[4\])
 (DELAY
  (ABSOLUTE
     (PORT D (12.95:16.06:17.53) (13.52:16.76:18.30))
     (PORT CLK (7.02:8.71:9.51) (7.09:8.79:9.60))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.03:6.23:6.80) (4.66:5.78:6.31))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/spi_clk_count\[6\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.36:2.93:3.20) (2.47:3.06:3.34))
     (PORT CLK (6.78:8.41:9.18) (6.89:8.54:9.32))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.08:6.29:6.87) (4.70:5.82:6.36))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "AND2")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_I_21)
 (DELAY
  (ABSOLUTE
     (PORT A (9.15:11.34:12.38) (9.67:11.99:13.09))
     (IOPATH A Y (2.87:3.60:4.07) (2.72:3.42:3.86))
     (PORT B (7.42:9.20:10.05) (7.44:9.22:10.07))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE CoreAPB3_0\/CAPB3IIII\/PRDATA_0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.27:2.82:3.08) (2.35:2.92:3.18))
     (IOPATH A Y (2.87:3.60:4.07) (2.72:3.42:3.86))
     (PORT B (34.78:43.13:47.08) (33.21:41.18:44.96))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "AOI1B")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg_RNO\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (13.33:16.53:18.04) (12.70:15.74:17.19))
     (IOPATH A Y (6.58:8.27:9.33) (4.49:5.64:6.36))
     (PORT B (7.16:8.88:9.70) (7.44:9.23:10.08))
     (IOPATH B Y (6.36:7.99:9.02) (4.60:5.78:6.52))
     (PORT C (2.38:2.94:3.22) (2.30:2.85:3.11))
     (IOPATH C Y (2.81:3.53:3.98) (2.86:3.59:4.05))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE uart_0\/uart_rx_inst\/data_reg\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.36:2.93:3.20) (2.47:3.06:3.34))
     (PORT CLK (7.08:8.78:9.58) (7.14:8.85:9.66))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (9.51:11.79:12.88) (8.83:10.95:11.95))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/msrxs_shiftreg\[12\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.39:2.96:3.23) (2.47:3.06:3.34))
     (PORT CLK (7.51:9.31:10.17) (7.49:9.29:10.14))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.87:6.04:6.59) (4.52:5.60:6.11))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (13.55:16.80:18.34) (12.81:15.88:17.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.56:4.47:5.04))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE uart_control_0\/s_axis_din_tdata_reg\[11\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.47:3.06:3.34) (2.36:2.93:3.20))
     (PORT CLK (7.13:8.84:9.65) (7.17:8.89:9.71))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.13:6.36:6.94) (4.73:5.87:6.41))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (16.10:19.96:21.79) (15.41:19.11:20.86))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (3.56:4.47:5.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_dataerr)
 (DELAY
  (ABSOLUTE
     (PORT D (2.54:3.14:3.43) (2.45:3.04:3.32))
     (PORT CLK (7.36:9.12:9.96) (7.36:9.13:9.97))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.32:6.59:7.20) (4.90:6.08:6.63))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (23.26:28.84:31.49) (24.76:30.70:33.52))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (3.56:4.47:5.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (2.82:3.54:4.00))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_bitsel\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.36:2.93:3.20) (2.47:3.06:3.34))
     (PORT CLK (7.17:8.89:9.70) (7.21:8.94:9.76))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.46:6.77:7.39) (5.01:6.21:6.78))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (2.84:3.52:3.84) (2.69:3.33:3.64))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.56:4.47:5.04))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2A")
 (INSTANCE uart_control_0\/FIFO_count_RNIV4D62\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.08:5.13:5.79) (4.01:5.04:5.68))
     (PORT B (2.47:3.06:3.34) (2.36:2.93:3.20))
     (IOPATH B Y (3.90:4.90:5.53) (4.30:5.41:6.10))
     (PORT S (3.41:4.23:4.61) (3.17:3.94:4.30))
     (IOPATH S Y (2.59:4.25:4.80) (2.64:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram6_\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (12.59:15.62:17.05) (11.46:14.20:15.51))
     (PORT CLK (7.17:8.90:9.71) (7.21:8.94:9.76))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (9.66:11.98:13.08) (9.17:11.37:12.41))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE uart_control_0\/PC_data_reg\[15\])
 (DELAY
  (ABSOLUTE
     (PORT D (7.20:8.93:9.75) (6.97:8.64:9.43))
     (PORT CLK (7.16:8.87:9.69) (7.21:8.93:9.75))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.82:7.22:7.88) (5.44:6.74:7.36))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (10.08:12.50:13.65) (10.75:13.32:14.55))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (3.56:4.47:5.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (2.82:3.54:4.00))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "XNOR2")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_0_I_37)
 (DELAY
  (ABSOLUTE
     (PORT A (2.27:2.82:3.08) (2.35:2.92:3.18))
     (IOPATH A Y (3.46:4.65:5.25) (3.21:4.64:5.23))
     (PORT B (10.22:12.67:13.84) (9.69:12.01:13.12))
     (IOPATH B Y (4.68:8.30:9.37) (4.25:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram3_\[13\])
 (DELAY
  (ABSOLUTE
     (PORT D (13.98:17.33:18.93) (13.14:16.29:17.78))
     (PORT CLK (7.41:9.19:10.03) (7.41:9.18:10.03))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (10.96:13.59:14.83) (11.50:14.26:15.56))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (3.07:3.85:4.35))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d0_I_32)
 (DELAY
  (ABSOLUTE
     (PORT A (11.11:13.78:15.04) (10.60:13.14:14.35))
     (IOPATH A Y (2.43:4.33:4.88) (2.80:3.62:4.08))
     (PORT B (7.71:9.56:10.44) (7.66:9.49:10.36))
     (IOPATH B Y (4.68:8.30:9.37) (4.25:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "AXO2")
 (INSTANCE uart_0\/uart_rx_inst\/bit_cnt_RNIMRRQ_0\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.36:2.93:3.20) (2.47:3.06:3.34))
     (IOPATH A Y (6.36:7.99:9.02) (4.61:5.79:6.54))
     (PORT B (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH B Y (4.50:8.39:9.47) (4.02:5.28:5.96))
     (PORT C (2.27:2.82:3.08) (2.35:2.92:3.18))
     (IOPATH C Y (3.43:4.65:5.25) (3.21:4.60:5.20))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE sp_fifo_0\/DFN1C0_MEM_RADDR\[2\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.98:3.69:4.03) (2.80:3.47:3.79))
     (PORT CLK (6.98:8.65:9.45) (7.05:8.74:9.54))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.13:6.36:6.95) (4.76:5.90:6.45))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE CORESPI_0\/USPI\/URXF\/m3_e_2)
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (3.64:4.57:5.16) (4.43:5.56:6.28))
     (PORT B (2.71:3.36:3.67) (2.86:3.55:3.87))
     (IOPATH B Y (3.45:4.33:4.88) (3.63:4.56:5.15))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram1__RNIR2ST\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.41:2.99:3.26) (2.49:3.09:3.37))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.41:2.99:3.26) (2.49:3.09:3.37))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.70:8.31:9.07) (6.81:8.44:9.22))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3C")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_state_RNI9VPA2)
 (DELAY
  (ABSOLUTE
     (PORT A (12.65:15.68:17.12) (11.81:14.65:15.99))
     (IOPATH A Y (3.70:4.65:5.25) (3.27:4.11:4.64))
     (PORT B (11.52:14.28:15.59) (12.05:14.94:16.31))
     (IOPATH B Y (5.05:6.34:7.16) (4.52:5.68:6.41))
     (PORT C (4.43:5.50:6.00) (4.04:5.01:5.47))
     (IOPATH C Y (4.70:5.90:6.66) (4.52:5.68:6.41))
  )
 )
 )
 (CELL
 (CELLTYPE "AO1")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_I_98)
 (DELAY
  (ABSOLUTE
     (PORT A (9.22:11.43:12.48) (8.80:10.91:11.91))
     (IOPATH A Y (3.67:4.60:5.20) (3.27:4.11:4.64))
     (PORT B (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH B Y (4.00:5.02:5.67) (4.22:5.30:5.98))
     (PORT C (10.34:12.82:14.00) (10.99:13.63:14.88))
     (IOPATH C Y (5.41:6.79:7.67) (4.98:6.25:7.06))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UCC\/txfifo_datadelay_RNI7U87\[15\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.36:2.93:3.20))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (11.24:13.94:15.22) (11.60:14.38:15.70))
     (IOPATH S Y (3.38:4.50:5.08) (3.30:4.60:5.20))
  )
 )
 )
 (CELL
 (CELLTYPE "INV")
 (INSTANCE SPI_master_0\/current_state_RNO\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (10.92:13.54:14.78) (11.45:14.20:15.50))
     (IOPATH A Y (3.79:4.76:5.37) (3.29:4.13:4.66))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram1__RNI7J5J\[15\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.36:2.93:3.20) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.71:8.32:9.08) (6.82:8.46:9.23))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg_RNO_0\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (7.97:9.88:10.79) (7.37:9.14:9.98))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (11.09:13.75:15.01) (10.21:12.66:13.82))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE uart_0\/uart_tx_inst\/bit_cnt\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (5.63:6.98:7.62) (5.25:6.51:7.11))
     (PORT CLK (7.03:8.71:9.51) (7.09:8.80:9.60))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.23:6.48:7.08) (4.83:5.99:6.54))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE uart_0\/uart_rx_inst\/bit_cnt\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.36:2.93:3.20) (2.47:3.06:3.34))
     (PORT CLK (6.67:8.27:9.03) (6.80:8.43:9.20))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.91:6.09:6.65) (4.56:5.65:6.17))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "AO1")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d0_I_91)
 (DELAY
  (ABSOLUTE
     (PORT A (6.91:8.57:9.36) (6.36:7.88:8.61))
     (IOPATH A Y (3.67:4.60:5.20) (3.27:4.11:4.64))
     (PORT B (8.98:11.13:12.15) (8.51:10.54:11.51))
     (IOPATH B Y (4.00:5.02:5.67) (4.22:5.30:5.98))
     (PORT C (4.33:5.37:5.86) (4.64:5.75:6.28))
     (IOPATH C Y (5.41:6.79:7.67) (4.98:6.25:7.06))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d0_I_64)
 (DELAY
  (ABSOLUTE
     (PORT A (2.86:3.55:3.87) (2.70:3.35:3.65))
     (IOPATH A Y (2.43:4.33:4.88) (2.80:3.62:4.08))
     (PORT B (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH B Y (4.68:8.30:9.37) (4.25:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE CORESPI_0\/USPI\/URXF\/wr_pointer_q_RNO\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (3.64:4.57:5.16) (4.43:5.56:6.28))
     (PORT B (12.07:14.96:16.34) (13.01:16.12:17.61))
     (IOPATH B Y (3.45:4.33:4.88) (3.63:4.56:5.15))
  )
 )
 )
 (CELL
 (CELLTYPE "AOI1B")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg_RNO\[18\])
 (DELAY
  (ABSOLUTE
     (PORT A (16.61:20.59:22.48) (15.78:19.57:21.36))
     (IOPATH A Y (6.58:8.27:9.33) (4.49:5.64:6.36))
     (PORT B (20.01:24.81:27.09) (21.31:26.42:28.84))
     (IOPATH B Y (6.36:7.99:9.02) (4.60:5.78:6.52))
     (PORT C (2.35:2.92:3.18) (2.27:2.82:3.08))
     (IOPATH C Y (2.81:3.53:3.98) (2.86:3.59:4.05))
  )
 )
 )
 (CELL
 (CELLTYPE "OA1A")
 (INSTANCE CORESPI_0\/USPI\/URXF\/empty_out_RNIBF1Q4)
 (DELAY
  (ABSOLUTE
     (PORT A (17.59:21.80:23.81) (18.93:23.47:25.62))
     (IOPATH A Y (6.94:8.72:9.84) (5.16:6.48:7.32))
     (PORT B (3.33:4.13:4.51) (3.57:4.42:4.83))
     (IOPATH B Y (6.42:8.07:9.11) (4.28:5.37:6.07))
     (PORT C (2.35:2.92:3.18) (2.27:2.82:3.08))
     (IOPATH C Y (2.81:3.53:3.98) (2.86:3.59:4.05))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E0C0")
 (INSTANCE SPI_master_0\/SPI_data\[3\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.39:2.96:3.23) (2.47:3.06:3.34))
     (PORT CLK (7.28:9.03:9.86) (7.30:9.05:9.89))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.81:5.97:6.51) (4.47:5.55:6.06))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (23.86:29.59:32.30) (25.06:31.07:33.92))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (4.05:5.08:5.74))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (3.07:3.85:4.35))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram4_\[13\])
 (DELAY
  (ABSOLUTE
     (PORT D (19.59:24.29:26.51) (18.72:23.21:25.34))
     (PORT CLK (7.22:8.96:9.78) (7.26:9.00:9.82))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (19.38:24.03:26.24) (17.98:22.29:24.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR3C")
 (INSTANCE CORESPI_0\/USPI\/UCC\/stxs_lastbit_RNO)
 (DELAY
  (ABSOLUTE
     (PORT A (2.86:3.55:3.87) (2.71:3.36:3.67))
     (IOPATH A Y (3.70:4.65:5.25) (3.27:4.11:4.64))
     (PORT B (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH B Y (5.05:6.34:7.16) (4.52:5.68:6.41))
     (PORT C (9.36:11.60:12.67) (8.50:10.54:11.51))
     (IOPATH C Y (4.70:5.90:6.66) (4.52:5.68:6.41))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE uart_0\/uart_tx_inst\/data_reg\[1\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.47:3.06:3.34) (2.39:2.96:3.23))
     (PORT CLK (6.93:8.59:9.38) (7.01:8.70:9.49))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (14.01:17.37:18.97) (12.86:15.94:17.40))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram2_\[11\])
 (DELAY
  (ABSOLUTE
     (PORT D (20.63:25.58:27.93) (19.78:24.53:26.78))
     (PORT CLK (7.47:9.26:10.11) (7.46:9.25:10.10))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (12.46:15.44:16.86) (11.64:14.43:15.75))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/txfifo_datadelay\[5\])
 (DELAY
  (ABSOLUTE
     (PORT D (9.31:11.54:12.60) (8.79:10.90:11.90))
     (PORT CLK (7.22:8.96:9.78) (7.26:9.00:9.82))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.07:6.29:6.87) (4.70:5.83:6.36))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE uart_control_0\/s_axis_din_tdata_reg\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.36:2.93:3.20) (2.47:3.06:3.34))
     (PORT CLK (7.17:8.89:9.71) (7.21:8.94:9.76))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (4.92:6.10:6.66) (4.57:5.66:6.18))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (13.76:17.07:18.63) (13.03:16.15:17.63))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.56:4.47:5.04))
     (SETUP (negedge D) (posedge CLK) (3.80:4.77:5.39))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "AND2")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_I_118)
 (DELAY
  (ABSOLUTE
     (PORT A (2.44:3.03:3.31) (2.36:2.93:3.20))
     (IOPATH A Y (3.45:4.33:4.88) (3.63:4.56:5.15))
     (PORT B (2.56:3.17:3.46) (2.45:3.04:3.32))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram7__RNINPQE\[14\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.36:2.93:3.20) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (6.66:8.25:9.01) (6.76:8.38:9.15))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_0_I_13)
 (DELAY
  (ABSOLUTE
     (PORT A (13.50:16.74:18.27) (14.66:18.18:19.85))
     (IOPATH A Y (3.27:4.11:4.64) (3.70:4.65:5.25))
     (PORT B (9.49:11.77:12.85) (9.08:11.25:12.29))
     (IOPATH B Y (4.52:5.68:6.41) (5.04:6.33:7.14))
     (PORT C (10.99:13.62:14.87) (10.30:12.77:13.94))
     (IOPATH C Y (4.82:6.05:6.83) (5.30:6.65:7.51))
  )
 )
 )
 (CELL
 (CELLTYPE "XNOR2")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d1_I_78)
 (DELAY
  (ABSOLUTE
     (PORT A (2.42:3.00:3.28) (2.34:2.90:3.17))
     (IOPATH A Y (2.43:4.33:4.88) (2.80:3.62:4.08))
     (PORT B (7.71:9.56:10.44) (7.66:9.49:10.36))
     (IOPATH B Y (4.68:8.30:9.37) (4.25:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE CORESPI_0\/USPI\/URF\/CLK_DIV_RNIHG8Q3\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (11.01:13.65:14.90) (11.54:14.31:15.63))
     (IOPATH A Y (3.27:4.11:4.64) (3.70:4.65:5.25))
     (PORT B (8.97:11.12:12.15) (8.61:10.68:11.66))
     (IOPATH B Y (4.52:5.68:6.41) (5.04:6.33:7.14))
     (PORT C (8.81:10.92:11.92) (9.21:11.42:12.47))
     (IOPATH C Y (4.52:5.68:6.41) (4.68:5.88:6.64))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE UART_fifo_0\/DFN1C0_MEM_WADDR\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (3.00:3.72:4.06) (2.82:3.50:3.82))
     (PORT CLK (6.88:8.53:9.32) (6.98:8.65:9.44))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.08:6.29:6.87) (4.70:5.82:6.36))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE CORESPI_0\/USPI\/URF\/CLK_DIV_RNI0RH8\[6\])
 (DELAY
  (ABSOLUTE
     (PORT A (29.20:36.20:39.53) (27.77:34.43:37.59))
     (IOPATH A Y (3.64:4.57:5.16) (4.43:5.56:6.28))
     (PORT B (2.57:3.19:3.48) (2.49:3.08:3.36))
     (IOPATH B Y (2.87:3.60:4.07) (2.72:3.42:3.86))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_spi_data_out_RNO_3)
 (DELAY
  (ABSOLUTE
     (PORT A (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.39:2.96:3.23) (2.47:3.06:3.34))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (13.03:16.15:17.63) (13.99:17.35:18.94))
     (IOPATH S Y (3.38:4.50:5.08) (3.30:4.60:5.20))
  )
 )
 )
 (CELL
 (CELLTYPE "AND2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/un1_wr_pointer_q_I_1)
 (DELAY
  (ABSOLUTE
     (PORT A (2.84:3.52:3.84) (2.69:3.33:3.64))
     (IOPATH A Y (3.45:4.33:4.88) (3.63:4.56:5.15))
     (PORT B (3.11:3.86:4.21) (2.98:3.70:4.04))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "XNOR3")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/un1_counter_q_m12)
 (DELAY
  (ABSOLUTE
     (PORT A (2.84:3.52:3.84) (2.69:3.33:3.64))
     (IOPATH A Y (2.43:4.33:4.88) (2.81:3.59:4.05))
     (PORT B (8.14:10.09:11.01) (7.50:9.30:10.15))
     (IOPATH B Y (3.97:5.64:6.36) (4.38:5.53:6.24))
     (PORT C (2.82:3.50:3.82) (3.00:3.72:4.06))
     (IOPATH C Y (6.15:10.36:11.70) (5.95:7.65:8.64))
  )
 )
 )
 (CELL
 (CELLTYPE "XA1")
 (INSTANCE CORESPI_0\/USPI\/UCON\/tx_fifo_write_0_a2_0)
 (DELAY
  (ABSOLUTE
     (PORT A (2.84:3.52:3.84) (2.69:3.33:3.64))
     (IOPATH A Y (2.44:4.27:4.82) (2.80:3.60:4.07))
     (PORT B (7.73:9.58:10.46) (7.11:8.81:9.62))
     (IOPATH B Y (4.52:5.93:6.69) (5.16:8.75:9.87))
     (PORT C (3.00:3.72:4.06) (2.81:3.49:3.81))
     (IOPATH C Y (4.55:5.71:6.45) (5.03:6.31:7.13))
  )
 )
 )
 (CELL
 (CELLTYPE "AND2")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d2_I_1)
 (DELAY
  (ABSOLUTE
     (PORT A (13.55:16.80:18.34) (12.99:16.11:17.59))
     (IOPATH A Y (3.45:4.33:4.88) (3.63:4.56:5.15))
     (PORT B (6.79:8.42:9.20) (6.89:8.54:9.33))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_0_I_8)
 (DELAY
  (ABSOLUTE
     (PORT A (9.78:12.13:13.24) (9.22:11.43:12.48))
     (IOPATH A Y (2.54:3.19:3.60) (3.45:4.33:4.88))
     (PORT B (12.36:15.33:16.74) (11.56:14.33:15.65))
     (IOPATH B Y (4.52:5.68:6.41) (5.04:6.33:7.14))
     (PORT C (9.28:11.50:12.56) (8.80:10.91:11.92))
     (IOPATH C Y (4.82:6.05:6.83) (5.30:6.65:7.51))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE CORESPI_0\/USPI\/URF\/CLK_DIV_RNI1SH8\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (31.60:39.18:42.78) (30.11:37.33:40.76))
     (IOPATH A Y (3.64:4.57:5.16) (4.43:5.56:6.28))
     (PORT B (2.96:3.67:4.01) (2.83:3.50:3.83))
     (IOPATH B Y (2.87:3.60:4.07) (2.72:3.42:3.86))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/txfifo_davailable)
 (DELAY
  (ABSOLUTE
     (PORT D (2.47:3.06:3.34) (2.39:2.96:3.23))
     (PORT CLK (7.13:8.84:9.65) (7.17:8.89:9.71))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.49:6.80:7.43) (5.05:6.26:6.84))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "IOPAD_IN")
 (INSTANCE rxd_pad\/U0\/U0)
 (DELAY
  (ABSOLUTE
     (PORT PAD (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH PAD Y (6.35:8.27:10.01) (4.49:5.79:6.88))
  )
  (PATHPULSE PAD Y (2.00:2.00:2.00) (2.00:2.00:2.00))
 )
 (TIMINGCHECK 
     (WIDTH (posedge PAD) (20.00:20.00:20.00))
     (WIDTH (negedge PAD) (20.00:20.00:20.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1C0")
 (INSTANCE uart_control_0\/PC_data_reg\[10\])
 (DELAY
  (ABSOLUTE
     (PORT D (2.42:3.00:3.28) (2.34:2.90:3.17))
     (PORT CLK (7.16:8.87:9.69) (7.21:8.93:9.75))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.82:7.22:7.88) (5.44:6.74:7.36))
     (IOPATH CLR Q () (3.76:4.73:5.34))
     (PORT E (9.04:11.21:12.24) (9.62:11.93:13.02))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (3.56:4.47:5.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (2.82:3.54:4.00))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/txfifo_datadelay\[9\])
 (DELAY
  (ABSOLUTE
     (PORT D (10.17:12.61:13.76) (9.60:11.90:13.00))
     (PORT CLK (7.13:8.84:9.65) (7.17:8.89:9.71))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.26:6.52:7.12) (4.86:6.03:6.58))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "XNOR2")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_0_I_17)
 (DELAY
  (ABSOLUTE
     (PORT A (2.27:2.82:3.08) (2.35:2.92:3.18))
     (IOPATH A Y (3.46:4.65:5.25) (3.21:4.64:5.23))
     (PORT B (6.03:7.48:8.16) (5.59:6.93:7.57))
     (IOPATH B Y (4.68:8.30:9.37) (4.25:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2A")
 (INSTANCE CORESPI_0\/USPI\/UCC\/msrxs_shiftreg_RNO\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (11.39:14.12:15.42) (10.89:13.50:14.74))
     (IOPATH A Y (3.64:4.57:5.16) (4.43:5.56:6.28))
     (PORT B (4.69:5.82:6.35) (5.18:6.42:7.01))
     (IOPATH B Y (3.45:4.33:4.88) (3.63:4.56:5.15))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram4__RNIR5SB1\[8\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.36:2.93:3.20))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (15.10:18.73:20.45) (14.23:17.64:19.26))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE CORESPI_0\/USPI\/UCON\/tx_fifo_write_sig16)
 (DELAY
  (ABSOLUTE
     (PORT A (2.35:2.92:3.18) (2.27:2.82:3.08))
     (IOPATH A Y (3.45:4.33:4.88) (3.63:4.56:5.15))
     (PORT B (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "AO1")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_spi_data_out_RNIDJMB1)
 (DELAY
  (ABSOLUTE
     (PORT A (2.35:2.92:3.18) (2.27:2.82:3.08))
     (IOPATH A Y (3.67:4.60:5.20) (3.27:4.11:4.64))
     (PORT B (12.21:15.14:16.53) (11.42:14.16:15.46))
     (IOPATH B Y (4.00:5.02:5.67) (4.22:5.30:5.98))
     (PORT C (11.28:13.98:15.26) (10.61:13.15:14.36))
     (IOPATH C Y (4.62:5.81:6.55) (4.46:5.61:6.33))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2A")
 (INSTANCE uart_0\/uart_tx_inst\/prescale_reg_RNIFT6N6\[10\])
 (DELAY
  (ABSOLUTE
     (PORT A (6.55:8.12:8.87) (6.68:8.28:9.04))
     (IOPATH A Y (3.29:4.13:4.66) (3.79:4.76:5.37))
     (PORT B (11.72:14.53:15.86) (12.31:15.26:16.66))
     (IOPATH B Y (4.17:5.24:5.91) (4.59:5.76:6.50))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram2_\[14\])
 (DELAY
  (ABSOLUTE
     (PORT D (13.76:17.06:18.63) (12.95:16.05:17.53))
     (PORT CLK (6.95:8.62:9.41) (7.02:8.70:9.50))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (9.80:12.15:13.27) (9.09:11.28:12.31))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UTXF\/fifo_mem_q_fifo_mem_q_ram0__RNIKHFP2\[5\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (5.01:6.21:6.78) (4.72:5.86:6.40))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (13.08:16.22:17.71) (12.54:15.55:16.98))
     (IOPATH S Y (2.57:4.25:4.80) (2.62:3.51:3.96))
  )
 )
 )
 (CELL
 (CELLTYPE "XOR2")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_I_37)
 (DELAY
  (ABSOLUTE
     (PORT A (2.27:2.82:3.08) (2.35:2.92:3.18))
     (IOPATH A Y (3.46:4.65:5.25) (3.21:4.64:5.23))
     (PORT B (6.75:8.37:9.13) (6.87:8.52:9.30))
     (IOPATH B Y (4.68:8.30:9.37) (4.25:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "OR2A")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d1_I_88)
 (DELAY
  (ABSOLUTE
     (PORT A (6.67:8.27:9.02) (6.77:8.39:9.16))
     (IOPATH A Y (3.29:4.13:4.66) (3.79:4.76:5.37))
     (PORT B (6.75:8.37:9.14) (6.86:8.50:9.28))
     (IOPATH B Y (3.63:4.56:5.15) (4.56:5.73:6.47))
  )
 )
 )
 (CELL
 (CELLTYPE "AND2")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d0_I_1)
 (DELAY
  (ABSOLUTE
     (PORT A (15.80:19.59:21.39) (14.79:18.34:20.03))
     (IOPATH A Y (3.45:4.33:4.88) (3.63:4.56:5.15))
     (PORT B (7.46:9.25:10.10) (7.47:9.26:10.11))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3C")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_state_RNO_0\[0\])
 (DELAY
  (ABSOLUTE
     (PORT A (17.33:21.49:23.46) (16.50:20.46:22.33))
     (IOPATH A Y (3.70:4.65:5.25) (3.27:4.11:4.64))
     (PORT B (3.63:4.50:4.91) (3.37:4.18:4.56))
     (IOPATH B Y (4.40:5.53:6.24) (4.28:5.37:6.07))
     (PORT C (2.93:3.63:3.96) (3.07:3.80:4.15))
     (IOPATH C Y (5.30:6.65:7.51) (4.81:6.04:6.81))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE CORESPI_0\/USPI\/UCC\/mtx_spi_data_out_RNO_6)
 (DELAY
  (ABSOLUTE
     (PORT A (2.45:3.04:3.32) (2.56:3.17:3.46))
     (IOPATH A Y (4.70:5.90:6.66) (4.36:5.48:6.19))
     (PORT B (2.45:3.04:3.32) (2.54:3.14:3.43))
     (IOPATH B Y (4.78:6.01:6.78) (4.36:5.48:6.19))
     (PORT S (8.83:10.95:11.96) (9.31:11.54:12.60))
     (IOPATH S Y (3.38:4.50:5.08) (3.30:4.60:5.20))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram1_\[0\])
 (DELAY
  (ABSOLUTE
     (PORT D (13.64:16.91:18.46) (12.98:16.10:17.57))
     (PORT CLK (6.89:8.54:9.33) (6.98:8.66:9.45))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (8.59:10.65:11.63) (8.22:10.20:11.13))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE SPI_master_0\/ST_RNO\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.70:3.35:3.65) (2.86:3.55:3.87))
     (IOPATH A Y (2.87:3.60:4.07) (2.72:3.42:3.86))
     (PORT B (10.90:13.52:14.76) (11.81:14.64:15.99))
     (IOPATH B Y (4.17:5.24:5.91) (4.45:5.59:6.31))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3C")
 (INSTANCE CORESPI_0\/USPI\/URF\/int_raw_RNO_0\[3\])
 (DELAY
  (ABSOLUTE
     (PORT A (10.79:13.38:14.61) (11.49:14.24:15.55))
     (IOPATH A Y (3.45:4.33:4.88) (2.54:3.19:3.60))
     (PORT B (8.73:10.83:11.82) (9.39:11.64:12.71))
     (IOPATH B Y (5.05:6.34:7.16) (4.52:5.68:6.41))
     (PORT C (2.36:2.93:3.20) (2.47:3.06:3.34))
     (IOPATH C Y (5.30:6.65:7.51) (4.81:6.04:6.81))
  )
 )
 )
 (CELL
 (CELLTYPE "MX2")
 (INSTANCE uart_0\/uart_tx_inst\/prescale_reg_RNO_0\[4\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.47:3.06:3.34) (2.39:2.96:3.23))
     (IOPATH A Y (4.01:5.04:5.68) (4.08:5.13:5.79))
     (PORT B (2.47:3.06:3.34) (2.36:2.93:3.20))
     (IOPATH B Y (4.13:5.19:5.86) (4.03:5.07:5.72))
     (PORT S (11.69:14.49:15.82) (12.52:15.53:16.95))
     (IOPATH S Y (3.38:4.50:5.08) (3.30:4.60:5.20))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg_RNO_6\[15\])
 (DELAY
  (ABSOLUTE
     (PORT A (17.63:21.85:23.86) (18.89:23.43:25.58))
     (IOPATH A Y (3.79:4.76:5.37) (3.29:4.13:4.66))
     (PORT B (17.20:21.33:23.29) (17.95:22.25:24.29))
     (IOPATH B Y (4.59:5.76:6.50) (4.17:5.24:5.91))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram4_\[8\])
 (DELAY
  (ABSOLUTE
     (PORT D (13.69:16.97:18.53) (12.73:15.79:17.24))
     (PORT CLK (7.17:8.90:9.71) (7.21:8.94:9.76))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (10.66:13.21:14.43) (9.86:12.22:13.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "AO1")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_I_81)
 (DELAY
  (ABSOLUTE
     (PORT A (9.45:11.72:12.79) (9.12:11.31:12.35))
     (IOPATH A Y (3.67:4.60:5.20) (3.27:4.11:4.64))
     (PORT B (2.45:3.04:3.32) (2.56:3.17:3.46))
     (IOPATH B Y (4.70:5.90:6.66) (4.49:5.64:6.36))
     (PORT C (2.45:3.04:3.32) (2.54:3.14:3.43))
     (IOPATH C Y (5.41:6.79:7.67) (4.98:6.25:7.06))
  )
 )
 )
 (CELL
 (CELLTYPE "AO1")
 (INSTANCE uart_0\/uart_rx_inst\/un1_prescale_reg_d0_I_98)
 (DELAY
  (ABSOLUTE
     (PORT A (7.57:9.39:10.25) (7.11:8.82:9.63))
     (IOPATH A Y (3.67:4.60:5.20) (3.27:4.11:4.64))
     (PORT B (2.56:3.17:3.46) (2.45:3.04:3.32))
     (IOPATH B Y (4.00:5.02:5.67) (4.22:5.30:5.98))
     (PORT C (8.23:10.21:11.15) (8.84:10.96:11.97))
     (IOPATH C Y (5.41:6.79:7.67) (4.98:6.25:7.06))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE CORESPI_0\/USPI\/URF\/CLK_DIV_RNIF4R71\[2\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.40:2.97:3.25) (2.30:2.85:3.11))
     (IOPATH A Y (2.54:3.19:3.60) (3.45:4.33:4.88))
     (PORT B (2.41:2.99:3.26) (2.49:3.09:3.37))
     (IOPATH B Y (4.28:5.37:6.07) (4.40:5.53:6.24))
     (PORT C (2.39:2.96:3.23) (2.49:3.09:3.37))
     (IOPATH C Y (4.52:5.68:6.41) (4.68:5.88:6.64))
  )
 )
 )
 (CELL
 (CELLTYPE "OR3")
 (INSTANCE uart_0\/uart_rx_inst\/prescale_reg_RNIVI5J\[1\])
 (DELAY
  (ABSOLUTE
     (PORT A (8.04:9.97:10.88) (7.60:9.42:10.29))
     (IOPATH A Y (2.54:3.19:3.60) (3.45:4.33:4.88))
     (PORT B (11.88:14.72:16.08) (11.33:14.04:15.33))
     (IOPATH B Y (4.52:5.68:6.41) (5.04:6.33:7.14))
     (PORT C (2.36:2.93:3.20) (2.47:3.06:3.34))
     (IOPATH C Y (4.52:5.68:6.41) (4.68:5.88:6.64))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1C0")
 (INSTANCE CORESPI_0\/USPI\/UCC\/spi_clk_tick)
 (DELAY
  (ABSOLUTE
     (PORT D (2.47:3.06:3.34) (2.39:2.96:3.23))
     (PORT CLK (7.03:8.72:9.52) (7.10:8.80:9.61))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT CLR (5.11:6.34:6.92) (4.74:5.87:6.41))
     (IOPATH CLR Q () (3.76:4.73:5.34))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (RECOVERY (posedge CLR) (posedge CLK) (2.10:2.63:2.97))
     (HOLD (posedge CLR) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (negedge CLR) (2.52:2.96:2.96))
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram2_\[7\])
 (DELAY
  (ABSOLUTE
     (PORT D (5.24:6.50:7.09) (4.71:5.84:6.38))
     (PORT CLK (7.41:9.19:10.04) (7.41:9.18:10.03))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (14.19:17.59:19.21) (13.40:16.62:18.14))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (3.07:3.85:4.35))
     (SETUP (negedge E) (posedge CLK) (4.29:5.39:6.08))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "AO1")
 (INSTANCE uart_0\/uart_tx_inst\/un1_prescale_I_103)
 (DELAY
  (ABSOLUTE
     (PORT A (10.59:13.13:14.34) (11.25:13.95:15.23))
     (IOPATH A Y (3.38:4.25:4.80) (2.56:3.22:3.63))
     (PORT B (8.54:10.58:11.56) (7.98:9.90:10.81))
     (IOPATH B Y (4.00:5.02:5.67) (4.22:5.30:5.98))
     (PORT C (12.31:15.26:16.66) (11.58:14.36:15.68))
     (IOPATH C Y (4.62:5.81:6.55) (4.46:5.61:6.33))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR2B")
 (INSTANCE SPI_master_0\/PWDATA_RNO\[7\])
 (DELAY
  (ABSOLUTE
     (PORT A (2.35:2.92:3.18) (2.27:2.82:3.08))
     (IOPATH A Y (3.45:4.33:4.88) (3.63:4.56:5.15))
     (PORT B (17.41:21.58:23.56) (16.62:20.60:22.50))
     (IOPATH B Y (3.64:4.57:5.16) (4.43:5.56:6.28))
  )
 )
 )
 (CELL
 (CELLTYPE "NOR3A")
 (INSTANCE CORESPI_0\/USPI\/URXF\/empty_out_RNI3UP12)
 (DELAY
  (ABSOLUTE
     (PORT A (11.65:14.44:15.76) (12.42:15.40:16.82))
     (IOPATH A Y (5.30:6.65:7.51) (4.82:6.05:6.83))
     (PORT B (11.12:13.78:15.05) (11.84:14.69:16.03))
     (IOPATH B Y (3.70:4.65:5.25) (3.27:4.11:4.64))
     (PORT C (2.98:3.69:4.03) (2.82:3.50:3.82))
     (IOPATH C Y (5.05:6.34:7.16) (4.52:5.68:6.41))
  )
 )
 )
 (CELL
 (CELLTYPE "DFN1E1")
 (INSTANCE CORESPI_0\/USPI\/URXF\/fifo_mem_q_fifo_mem_q_ram3_\[11\])
 (DELAY
  (ABSOLUTE
     (PORT D (10.44:12.94:14.13) (9.90:12.27:13.40))
     (PORT CLK (7.17:8.90:9.71) (7.21:8.94:9.76))
     (IOPATH CLK Q (4.09:5.14:5.81) (5.20:6.53:7.37))
     (PORT E (11.69:14.49:15.82) (12.59:15.61:17.04))
  )
 )
 (TIMINGCHECK 
     (SETUP (posedge D) (posedge CLK) (3.80:4.77:5.39))
     (SETUP (negedge D) (posedge CLK) (4.05:5.08:5.74))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (4.06:4.77:4.77))
     (WIDTH (negedge CLK) (3.67:4.31:4.31))
     (SETUP (posedge E) (posedge CLK) (4.29:5.39:6.08))
     (SETUP (negedge E) (posedge CLK) (3.07:3.85:4.35))
     (HOLD (posedge E) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge E) (posedge CLK) (0.00:0.00:0.00))
 )
 )
)
