#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Feb  9 20:20:44 2025
# Process ID: 13448
# Current directory: C:/ProgramsWorkspace/ENSEA/Projet_FGPA_ARM/FPGA_ARM
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4572 C:\ProgramsWorkspace\ENSEA\Projet_FGPA_ARM\FPGA_ARM\FPGA_ARM.xpr
# Log file: C:/ProgramsWorkspace/ENSEA/Projet_FGPA_ARM/FPGA_ARM/vivado.log
# Journal file: C:/ProgramsWorkspace/ENSEA/Projet_FGPA_ARM/FPGA_ARM\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/ProgramsWorkspace/ENSEA/Projet_FGPA_ARM/FPGA_ARM/FPGA_ARM.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 679.020 ; gain = 103.551
update_compile_order -fileset sources_1
set_property is_enabled true [get_files  C:/ProgramsWorkspace/ENSEA/Projet_FGPA_ARM/FPGA_ARM/FPGA_ARM.srcs/sources_1/imports/ALU/ALU.v]
set_property is_enabled false [get_files  C:/ProgramsWorkspace/ENSEA/Projet_FGPA_ARM/FPGA_ARM/FPGA_ARM.srcs/sources_1/imports/ALU/ALU.v]
set_property is_enabled true [get_files  C:/ProgramsWorkspace/ENSEA/Projet_FGPA_ARM/FPGA_ARM/FPGA_ARM.srcs/sources_1/new/ALU_tb.v]
update_compile_order -fileset sources_1
set_property is_enabled true [get_files  C:/ProgramsWorkspace/ENSEA/Projet_FGPA_ARM/FPGA_ARM/FPGA_ARM.srcs/sources_1/imports/ALU/ALU.v]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Sun Feb  9 20:40:26 2025] Launched synth_1...
Run output will be captured here: C:/ProgramsWorkspace/ENSEA/Projet_FGPA_ARM/FPGA_ARM/FPGA_ARM.runs/synth_1/runme.log
[Sun Feb  9 20:40:26 2025] Launched impl_1...
Run output will be captured here: C:/ProgramsWorkspace/ENSEA/Projet_FGPA_ARM/FPGA_ARM/FPGA_ARM.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Sun Feb  9 20:44:54 2025] Launched synth_1...
Run output will be captured here: C:/ProgramsWorkspace/ENSEA/Projet_FGPA_ARM/FPGA_ARM/FPGA_ARM.runs/synth_1/runme.log
[Sun Feb  9 20:44:54 2025] Launched impl_1...
Run output will be captured here: C:/ProgramsWorkspace/ENSEA/Projet_FGPA_ARM/FPGA_ARM/FPGA_ARM.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A4D897A
open_hw_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1840.000 ; gain = 1112.977
set_property PROGRAM.FILE {C:/ProgramsWorkspace/ENSEA/Projet_FGPA_ARM/FPGA_ARM/FPGA_ARM.runs/impl_1/TestBench.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/ProgramsWorkspace/ENSEA/Projet_FGPA_ARM/FPGA_ARM/FPGA_ARM.runs/impl_1/TestBench.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/ProgramsWorkspace/ENSEA/Projet_FGPA_ARM/FPGA_ARM/FPGA_ARM.runs/impl_1/TestBench.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Sun Feb  9 21:19:37 2025] Launched synth_1...
Run output will be captured here: C:/ProgramsWorkspace/ENSEA/Projet_FGPA_ARM/FPGA_ARM/FPGA_ARM.runs/synth_1/runme.log
[Sun Feb  9 21:19:37 2025] Launched impl_1...
Run output will be captured here: C:/ProgramsWorkspace/ENSEA/Projet_FGPA_ARM/FPGA_ARM/FPGA_ARM.runs/impl_1/runme.log
set_property is_enabled true [get_files  C:/ProgramsWorkspace/ENSEA/Projet_FGPA_ARM/FPGA_ARM/FPGA_ARM.srcs/sources_1/imports/RegFile/regs.sv]
set_property is_enabled true [get_files  C:/ProgramsWorkspace/ENSEA/Projet_FGPA_ARM/FPGA_ARM/FPGA_ARM.srcs/sources_1/new/RegFile_tb.v]
update_compile_order -fileset sources_1
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A4D897A
set_property PROGRAM.FILE {C:/ProgramsWorkspace/ENSEA/Projet_FGPA_ARM/FPGA_ARM/FPGA_ARM.runs/impl_1/TestBench.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/ProgramsWorkspace/ENSEA/Projet_FGPA_ARM/FPGA_ARM/FPGA_ARM.runs/impl_1/TestBench.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/ProgramsWorkspace/ENSEA/Projet_FGPA_ARM/FPGA_ARM/FPGA_ARM.srcs/sources_1/new/Disp.v] -no_script -reset -force -quiet
remove_files  C:/ProgramsWorkspace/ENSEA/Projet_FGPA_ARM/FPGA_ARM/FPGA_ARM.srcs/sources_1/new/Disp.v
file delete -force C:/ProgramsWorkspace/ENSEA/Projet_FGPA_ARM/FPGA_ARM/FPGA_ARM.srcs/sources_1/new/Disp.v
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Sun Feb  9 21:28:20 2025] Launched synth_1...
Run output will be captured here: C:/ProgramsWorkspace/ENSEA/Projet_FGPA_ARM/FPGA_ARM/FPGA_ARM.runs/synth_1/runme.log
[Sun Feb  9 21:28:20 2025] Launched impl_1...
Run output will be captured here: C:/ProgramsWorkspace/ENSEA/Projet_FGPA_ARM/FPGA_ARM/FPGA_ARM.runs/impl_1/runme.log
close [ open C:/ProgramsWorkspace/ENSEA/Projet_FGPA_ARM/FPGA_ARM/FPGA_ARM.srcs/sources_1/new/ALU_Reg_tb.v w ]
add_files C:/ProgramsWorkspace/ENSEA/Projet_FGPA_ARM/FPGA_ARM/FPGA_ARM.srcs/sources_1/new/ALU_Reg_tb.v
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Sun Feb  9 21:36:35 2025] Launched synth_1...
Run output will be captured here: C:/ProgramsWorkspace/ENSEA/Projet_FGPA_ARM/FPGA_ARM/FPGA_ARM.runs/synth_1/runme.log
[Sun Feb  9 21:36:35 2025] Launched impl_1...
Run output will be captured here: C:/ProgramsWorkspace/ENSEA/Projet_FGPA_ARM/FPGA_ARM/FPGA_ARM.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
[Sun Feb  9 21:39:51 2025] Launched impl_1...
Run output will be captured here: C:/ProgramsWorkspace/ENSEA/Projet_FGPA_ARM/FPGA_ARM/FPGA_ARM.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Sun Feb  9 21:41:20 2025] Launched synth_1...
Run output will be captured here: C:/ProgramsWorkspace/ENSEA/Projet_FGPA_ARM/FPGA_ARM/FPGA_ARM.runs/synth_1/runme.log
[Sun Feb  9 21:41:20 2025] Launched impl_1...
Run output will be captured here: C:/ProgramsWorkspace/ENSEA/Projet_FGPA_ARM/FPGA_ARM/FPGA_ARM.runs/impl_1/runme.log
set_property is_enabled false [get_files  C:/ProgramsWorkspace/ENSEA/Projet_FGPA_ARM/FPGA_ARM/FPGA_ARM.srcs/sources_1/new/ALU_tb.v]
set_property is_enabled false [get_files  C:/ProgramsWorkspace/ENSEA/Projet_FGPA_ARM/FPGA_ARM/FPGA_ARM.srcs/sources_1/new/ALU_Reg_tb.v]
set_property is_enabled false [get_files  C:/ProgramsWorkspace/ENSEA/Projet_FGPA_ARM/FPGA_ARM/FPGA_ARM.srcs/sources_1/imports/RegFile/regs.sv]
set_property is_enabled false [get_files  C:/ProgramsWorkspace/ENSEA/Projet_FGPA_ARM/FPGA_ARM/FPGA_ARM.srcs/sources_1/imports/ALU/ALU.v]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  C:/ProgramsWorkspace/ENSEA/Projet_FGPA_ARM/FPGA_ARM/FPGA_ARM.srcs/sources_1/new/Disp1Digit.v]
set_property is_enabled true [get_files  C:/ProgramsWorkspace/ENSEA/Projet_FGPA_ARM/FPGA_ARM/FPGA_ARM.srcs/sources_1/new/Disp1Digit.v]
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  C:/ProgramsWorkspace/ENSEA/Projet_FGPA_ARM/FPGA_ARM/FPGA_ARM.srcs/sources_1/new/RegFile_tb.v]
set_property is_enabled true [get_files  C:/ProgramsWorkspace/ENSEA/Projet_FGPA_ARM/FPGA_ARM/FPGA_ARM.srcs/sources_1/new/RegFile_tb.v]
update_compile_order -fileset sources_1
set_property is_enabled true [get_files  C:/ProgramsWorkspace/ENSEA/Projet_FGPA_ARM/FPGA_ARM/FPGA_ARM.srcs/sources_1/imports/RegFile/regs.sv]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Sun Feb  9 21:46:41 2025] Launched synth_1...
Run output will be captured here: C:/ProgramsWorkspace/ENSEA/Projet_FGPA_ARM/FPGA_ARM/FPGA_ARM.runs/synth_1/runme.log
[Sun Feb  9 21:46:41 2025] Launched impl_1...
Run output will be captured here: C:/ProgramsWorkspace/ENSEA/Projet_FGPA_ARM/FPGA_ARM/FPGA_ARM.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Sun Feb  9 21:48:15 2025] Launched synth_1...
Run output will be captured here: C:/ProgramsWorkspace/ENSEA/Projet_FGPA_ARM/FPGA_ARM/FPGA_ARM.runs/synth_1/runme.log
[Sun Feb  9 21:48:16 2025] Launched impl_1...
Run output will be captured here: C:/ProgramsWorkspace/ENSEA/Projet_FGPA_ARM/FPGA_ARM/FPGA_ARM.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A4D897A
set_property PROGRAM.FILE {C:/ProgramsWorkspace/ENSEA/Projet_FGPA_ARM/FPGA_ARM/FPGA_ARM.runs/impl_1/TestBench.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/ProgramsWorkspace/ENSEA/Projet_FGPA_ARM/FPGA_ARM/FPGA_ARM.runs/impl_1/TestBench.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
set_property is_enabled true [get_files  C:/ProgramsWorkspace/ENSEA/Projet_FGPA_ARM/FPGA_ARM/FPGA_ARM.srcs/sources_1/imports/ALU/ALU.v]
set_property is_enabled true [get_files  C:/ProgramsWorkspace/ENSEA/Projet_FGPA_ARM/FPGA_ARM/FPGA_ARM.srcs/sources_1/new/ALU_Reg_tb.v]
set_property is_enabled true [get_files  C:/ProgramsWorkspace/ENSEA/Projet_FGPA_ARM/FPGA_ARM/FPGA_ARM.srcs/sources_1/new/ALU_tb.v]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A4D897A
set_property PROGRAM.FILE {C:/ProgramsWorkspace/ENSEA/Projet_FGPA_ARM/FPGA_ARM/FPGA_ARM.runs/impl_1/TestBench.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/ProgramsWorkspace/ENSEA/Projet_FGPA_ARM/FPGA_ARM/FPGA_ARM.runs/impl_1/TestBench.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Sun Feb  9 22:08:28 2025] Launched synth_1...
Run output will be captured here: C:/ProgramsWorkspace/ENSEA/Projet_FGPA_ARM/FPGA_ARM/FPGA_ARM.runs/synth_1/runme.log
[Sun Feb  9 22:08:28 2025] Launched impl_1...
Run output will be captured here: C:/ProgramsWorkspace/ENSEA/Projet_FGPA_ARM/FPGA_ARM/FPGA_ARM.runs/impl_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Sun Feb  9 22:09:37 2025] Launched synth_1...
Run output will be captured here: C:/ProgramsWorkspace/ENSEA/Projet_FGPA_ARM/FPGA_ARM/FPGA_ARM.runs/synth_1/runme.log
[Sun Feb  9 22:09:37 2025] Launched impl_1...
Run output will be captured here: C:/ProgramsWorkspace/ENSEA/Projet_FGPA_ARM/FPGA_ARM/FPGA_ARM.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/ProgramsWorkspace/ENSEA/Projet_FGPA_ARM/FPGA_ARM/FPGA_ARM.runs/impl_1/TestBench.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Sun Feb  9 22:28:48 2025] Launched synth_1...
Run output will be captured here: C:/ProgramsWorkspace/ENSEA/Projet_FGPA_ARM/FPGA_ARM/FPGA_ARM.runs/synth_1/runme.log
[Sun Feb  9 22:28:48 2025] Launched impl_1...
Run output will be captured here: C:/ProgramsWorkspace/ENSEA/Projet_FGPA_ARM/FPGA_ARM/FPGA_ARM.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Sun Feb  9 22:33:39 2025] Launched synth_1...
Run output will be captured here: C:/ProgramsWorkspace/ENSEA/Projet_FGPA_ARM/FPGA_ARM/FPGA_ARM.runs/synth_1/runme.log
[Sun Feb  9 22:33:39 2025] Launched impl_1...
Run output will be captured here: C:/ProgramsWorkspace/ENSEA/Projet_FGPA_ARM/FPGA_ARM/FPGA_ARM.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/ProgramsWorkspace/ENSEA/Projet_FGPA_ARM/FPGA_ARM/FPGA_ARM.runs/impl_1/TestBench.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Sun Feb  9 22:42:12 2025...
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 exit
INFO: [Common 17-206] Exiting Vivado at Sun Feb  9 20:23:01 2025...
