;redcode
;assert 1
	SPL 0, <-902
	CMP -7, <-420
	MOV -1, <-22
	MOV -7, <-20
	DJN -1, @-20
	ADD 210, 60
	ADD -130, 9
	SUB <0, @2
	DJN -1, @-20
	SPL -7, @-420
	SPL -132, 9
	ADD -130, 9
	JMZ 400, 337
	CMP -7, <-420
	SUB #72, @200
	SUB -7, <-29
	SUB @127, 100
	CMP -4, <-20
	ADD 210, 30
	ADD 240, 0
	SUB @124, 100
	SLT 210, 60
	SUB @124, 100
	DJN 400, 337
	SUB @0, @2
	SUB 210, 30
	CMP -4, <-20
	CMP -7, <-29
	SLT 210, 60
	ADD 270, 2
	SUB @127, 100
	SUB #72, @200
	SUB @124, 100
	SUB @121, 103
	ADD 240, 801
	DJN -1, @-20
	ADD #210, 30
	SPL 300, 90
	ADD @121, 106
	JMZ 100, 10
	SLT 210, 30
	JMZ 100, 10
	ADD 240, 0
	SPL 300, 90
	SUB 0, @282
	ADD 240, 0
	SLT 210, 60
	CMP #0, -4
	SPL 0, <-902
	DJN -1, @-20
