/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [13:0] celloutsig_0_13z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  reg [3:0] celloutsig_0_19z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [4:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [3:0] celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire [2:0] celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[61] ? in_data[8] : in_data[84];
  assign celloutsig_0_2z = !(in_data[78] ? celloutsig_0_12z : in_data[35]);
  assign celloutsig_0_12z = ~celloutsig_0_0z;
  assign celloutsig_1_3z = ~celloutsig_1_0z[4];
  assign celloutsig_0_6z = ~((celloutsig_0_2z | celloutsig_0_4z) & (celloutsig_0_0z | celloutsig_0_4z));
  assign celloutsig_1_8z = celloutsig_1_0z[3:1] + { celloutsig_1_6z[4:3], celloutsig_1_7z };
  assign celloutsig_1_19z = { celloutsig_1_2z, celloutsig_1_15z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_8z } & { celloutsig_1_15z, celloutsig_1_6z, celloutsig_1_3z };
  assign celloutsig_1_1z = in_data[180:178] == celloutsig_1_0z[4:2];
  assign celloutsig_0_4z = { celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_12z } === { celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_10z = { celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_4z } === { celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_7z };
  assign celloutsig_0_5z = { in_data[14:5], celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_0z } >= { in_data[37:30], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_1_7z = ! { celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_0_8z = celloutsig_0_4z & ~(celloutsig_0_2z);
  assign celloutsig_0_17z = celloutsig_0_9z[0] & ~(celloutsig_0_0z);
  assign celloutsig_1_10z = celloutsig_1_4z & ~(in_data[147]);
  assign celloutsig_1_6z = { celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_4z } % { 1'h1, celloutsig_1_0z[3:0] };
  assign celloutsig_1_18z = { celloutsig_1_10z, celloutsig_1_15z, celloutsig_1_10z } * { celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_2z };
  assign celloutsig_1_15z = { in_data[132:131], celloutsig_1_12z } !== { celloutsig_1_12z, celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_0_3z = { celloutsig_0_0z, celloutsig_0_0z } !== { celloutsig_0_12z, celloutsig_0_2z };
  assign celloutsig_1_4z = { in_data[128], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_1z } !== { celloutsig_1_0z[4:2], celloutsig_1_2z };
  assign celloutsig_0_9z = { celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_0z } | { celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_13z = { celloutsig_0_11z[2:0], celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_5z } | { in_data[92:88], celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_8z };
  assign celloutsig_1_0z = in_data[191:187] | in_data[114:110];
  assign celloutsig_1_2z = & { celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_11z = & { celloutsig_1_10z, in_data[98:97] };
  assign celloutsig_0_18z = | { celloutsig_0_13z[13], celloutsig_0_4z, celloutsig_0_12z };
  assign celloutsig_1_5z = celloutsig_1_0z[0] & in_data[155];
  assign celloutsig_0_7z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_5z } - { in_data[8:7], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_1_12z = { celloutsig_1_6z[3:1], celloutsig_1_5z } - in_data[187:184];
  assign celloutsig_0_11z = { celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_2z } ^ { celloutsig_0_7z[2:0], celloutsig_0_12z };
  always_latch
    if (clkin_data[0]) celloutsig_0_19z = 4'h0;
    else if (!celloutsig_1_19z[0]) celloutsig_0_19z = { celloutsig_0_2z, celloutsig_0_17z, celloutsig_0_10z, celloutsig_0_10z };
  assign { out_data[130:128], out_data[102:96], out_data[32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_18z, celloutsig_0_19z };
endmodule
