Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 13 17:10:04 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator/post_route_timing_summary.rpt
| Design       : PhotonCalculator
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2690 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 121 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -25.370   -55154.059                   6009                14485        0.096        0.000                      0                14485        4.230        0.000                       0                 13921  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk               -25.370   -55154.059                   6009                14485        0.096        0.000                      0                14485        4.230        0.000                       0                 13921  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :         6009  Failing Endpoints,  Worst Slack      -25.370ns,  Total Violation   -55154.058ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -25.370ns  (required time - arrival time)
  Source:                 dropSpin/scattererReflector/squareRoot1_6/one__11_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dropSpin/scattererReflector/scatterer_0/pipeReg36/o_uyQuotient_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        35.329ns  (logic 19.124ns (54.131%)  route 16.205ns (45.869%))
  Logic Levels:           100  (CARRY4=75 DSP48E1=2 LUT1=1 LUT2=2 LUT3=4 LUT4=1 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=13921, unset)        0.704     0.704    dropSpin/scattererReflector/squareRoot1_6/clock
    SLICE_X43Y71         FDRE                                         r  dropSpin/scattererReflector/squareRoot1_6/one__11_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDRE (Prop_fdre_C_Q)         0.341     1.045 r  dropSpin/scattererReflector/squareRoot1_6/one__11_q_reg[0]/Q
                         net (fo=34, routed)          0.521     1.566    dropSpin/scattererReflector/squareRoot1_6/one__11_q[0]
    SLICE_X43Y65         LUT2 (Prop_lut2_I1_O)        0.097     1.663 r  dropSpin/scattererReflector/squareRoot1_6/op__15_q[63]_i_621__0/O
                         net (fo=1, routed)           0.000     1.663    dropSpin/scattererReflector/squareRoot1_6/op__15_q[63]_i_621__0_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     2.058 r  dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_595__0/CO[3]
                         net (fo=1, routed)           0.000     2.058    dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_595__0_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.147 r  dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_594__0/CO[3]
                         net (fo=1, routed)           0.000     2.147    dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_594__0_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.236 r  dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_543__0/CO[3]
                         net (fo=1, routed)           0.000     2.236    dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_543__0_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.325 r  dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_542__0/CO[3]
                         net (fo=1, routed)           0.000     2.325    dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_542__0_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.414 r  dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_466__0/CO[3]
                         net (fo=1, routed)           0.000     2.414    dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_466__0_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.503 r  dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_465__0/CO[3]
                         net (fo=1, routed)           0.000     2.503    dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_465__0_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.592 r  dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_386__0/CO[3]
                         net (fo=1, routed)           0.000     2.592    dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_386__0_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.681 r  dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_385__0/CO[3]
                         net (fo=1, routed)           0.000     2.681    dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_385__0_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.770 r  dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_316__0/CO[3]
                         net (fo=1, routed)           0.000     2.770    dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_316__0_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.859 r  dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_315__0/CO[3]
                         net (fo=1, routed)           0.007     2.867    dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_315__0_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.956 r  dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_252__0/CO[3]
                         net (fo=1, routed)           0.000     2.956    dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_252__0_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.045 r  dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_251__0/CO[3]
                         net (fo=1, routed)           0.000     3.045    dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_251__0_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     3.204 r  dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_188__0/O[0]
                         net (fo=2, routed)           0.685     3.889    dropSpin/scattererReflector/squareRoot1_6/op__122[48]
    SLICE_X40Y79         LUT4 (Prop_lut4_I1_O)        0.224     4.113 r  dropSpin/scattererReflector/squareRoot1_6/op__15_q[63]_i_124__0/O
                         net (fo=1, routed)           0.000     4.113    dropSpin/scattererReflector/squareRoot1_6/op__15_q[63]_i_124__0_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     4.508 r  dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_69__0/CO[3]
                         net (fo=1, routed)           0.000     4.508    dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_69__0_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.597 r  dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_23__0/CO[3]
                         net (fo=415, routed)         0.943     5.539    dropSpin/scattererReflector/squareRoot1_6/op__121
    SLICE_X41Y85         LUT3 (Prop_lut3_I2_O)        0.097     5.636 r  dropSpin/scattererReflector/squareRoot1_6/res__15_q[7]_i_12__0/O
                         net (fo=1, routed)           0.000     5.636    dropSpin/scattererReflector/squareRoot1_6/res__15_q[7]_i_12__0_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     6.031 r  dropSpin/scattererReflector/squareRoot1_6/res__15_q_reg[7]_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     6.031    dropSpin/scattererReflector/squareRoot1_6/res__15_q_reg[7]_i_8__0_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     6.265 r  dropSpin/scattererReflector/squareRoot1_6/res__15_q_reg[11]_i_8__0/O[3]
                         net (fo=7, routed)           0.739     7.004    dropSpin/scattererReflector/squareRoot1_6/res__12[11]
    SLICE_X42Y94         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429     7.433 r  dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_559__0/CO[3]
                         net (fo=1, routed)           0.000     7.433    dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_559__0_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.525 r  dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_556__0/CO[3]
                         net (fo=1, routed)           0.000     7.525    dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_556__0_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.617 r  dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_483__0/CO[3]
                         net (fo=1, routed)           0.000     7.617    dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_483__0_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.709 r  dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_480__0/CO[3]
                         net (fo=1, routed)           0.000     7.709    dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_480__0_n_0
    SLICE_X42Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.801 r  dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_403__0/CO[3]
                         net (fo=1, routed)           0.000     7.801    dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_403__0_n_0
    SLICE_X42Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.893 r  dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_400__0/CO[3]
                         net (fo=1, routed)           0.001     7.894    dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_400__0_n_0
    SLICE_X42Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.986 r  dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_330__0/CO[3]
                         net (fo=1, routed)           0.000     7.986    dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_330__0_n_0
    SLICE_X42Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.078 r  dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_327__0/CO[3]
                         net (fo=1, routed)           0.000     8.078    dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_327__0_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.170 r  dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_265__0/CO[3]
                         net (fo=1, routed)           0.000     8.170    dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_265__0_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.262 r  dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_262__0/CO[3]
                         net (fo=1, routed)           0.000     8.262    dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_262__0_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.354 r  dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_201__0/CO[3]
                         net (fo=1, routed)           0.000     8.354    dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_201__0_n_0
    SLICE_X42Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.446 r  dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_198__0/CO[3]
                         net (fo=1, routed)           0.000     8.446    dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_198__0_n_0
    SLICE_X42Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.538 r  dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_137__0/CO[3]
                         net (fo=1, routed)           0.000     8.538    dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_137__0_n_0
    SLICE_X42Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     8.761 f  dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_136__0/O[1]
                         net (fo=2, routed)           0.612     9.373    dropSpin/scattererReflector/squareRoot1_6/op__132[61]
    SLICE_X44Y96         LUT6 (Prop_lut6_I4_O)        0.216     9.589 r  dropSpin/scattererReflector/squareRoot1_6/op__15_q[63]_i_80__0/O
                         net (fo=1, routed)           0.434    10.023    dropSpin/scattererReflector/squareRoot1_6/op__15_q[63]_i_80__0_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    10.318 r  dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_24__0/CO[3]
                         net (fo=198, routed)         1.437    11.755    dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_24__0_n_0
    SLICE_X44Y74         LUT3 (Prop_lut3_I1_O)        0.097    11.852 r  dropSpin/scattererReflector/squareRoot1_6/res__15_q[3]_i_10__0/O
                         net (fo=1, routed)           0.000    11.852    dropSpin/scattererReflector/squareRoot1_6/res__15_q[3]_i_10__0_n_0
    SLICE_X44Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    12.247 r  dropSpin/scattererReflector/squareRoot1_6/res__15_q_reg[3]_i_5__0/CO[3]
                         net (fo=1, routed)           0.007    12.254    dropSpin/scattererReflector/squareRoot1_6/res__15_q_reg[3]_i_5__0_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.343 r  dropSpin/scattererReflector/squareRoot1_6/res__15_q_reg[7]_i_5__0/CO[3]
                         net (fo=1, routed)           0.000    12.343    dropSpin/scattererReflector/squareRoot1_6/res__15_q_reg[7]_i_5__0_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.432 r  dropSpin/scattererReflector/squareRoot1_6/res__15_q_reg[11]_i_5__0/CO[3]
                         net (fo=1, routed)           0.000    12.432    dropSpin/scattererReflector/squareRoot1_6/res__15_q_reg[11]_i_5__0_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    12.662 r  dropSpin/scattererReflector/squareRoot1_6/res__15_q_reg[15]_i_5__0/O[1]
                         net (fo=7, routed)           0.527    13.189    dropSpin/scattererReflector/squareRoot1_6/res__13[13]
    SLICE_X39Y78         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.502    13.691 r  dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_498__0/CO[3]
                         net (fo=1, routed)           0.000    13.691    dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_498__0_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.780 r  dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_420__0/CO[3]
                         net (fo=1, routed)           0.000    13.780    dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_420__0_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.869 r  dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_419__0/CO[3]
                         net (fo=1, routed)           0.000    13.869    dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_419__0_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.958 r  dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_343__0/CO[3]
                         net (fo=1, routed)           0.000    13.958    dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_343__0_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.047 r  dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_342__0/CO[3]
                         net (fo=1, routed)           0.000    14.047    dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_342__0_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.136 r  dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_278__0/CO[3]
                         net (fo=1, routed)           0.000    14.136    dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_278__0_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.225 r  dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_277__0/CO[3]
                         net (fo=1, routed)           0.000    14.225    dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_277__0_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.314 r  dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_214__0/CO[3]
                         net (fo=1, routed)           0.000    14.314    dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_214__0_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.403 r  dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_213__0/CO[3]
                         net (fo=1, routed)           0.000    14.403    dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_213__0_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.492 r  dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_150__0/CO[3]
                         net (fo=1, routed)           0.000    14.492    dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_150__0_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.581 r  dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_149__0/CO[3]
                         net (fo=1, routed)           0.000    14.581    dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_149__0_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.670 r  dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_97__0/CO[3]
                         net (fo=1, routed)           0.000    14.670    dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_97__0_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    14.900 f  dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_96__0/O[1]
                         net (fo=2, routed)           0.299    15.199    dropSpin/scattererReflector/squareRoot1_6/op__142[61]
    SLICE_X36Y90         LUT6 (Prop_lut6_I4_O)        0.225    15.424 r  dropSpin/scattererReflector/squareRoot1_6/op__15_q[63]_i_27__0/O
                         net (fo=1, routed)           0.324    15.748    dropSpin/scattererReflector/squareRoot1_6/op__15_q[63]_i_27__0_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.298    16.046 r  dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_5__0/CO[3]
                         net (fo=331, routed)         0.615    16.662    dropSpin/scattererReflector/squareRoot1_6/op__15_q_reg[63]_i_5__0_n_0
    SLICE_X37Y88         LUT3 (Prop_lut3_I1_O)        0.097    16.759 r  dropSpin/scattererReflector/squareRoot1_6/res__15_q[3]_i_7__0/O
                         net (fo=1, routed)           0.000    16.759    dropSpin/scattererReflector/squareRoot1_6/res__15_q[3]_i_7__0_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    17.154 r  dropSpin/scattererReflector/squareRoot1_6/res__15_q_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    17.154    dropSpin/scattererReflector/squareRoot1_6/res__15_q_reg[3]_i_2__0_n_0
    SLICE_X37Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.243 r  dropSpin/scattererReflector/squareRoot1_6/res__15_q_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    17.243    dropSpin/scattererReflector/squareRoot1_6/res__15_q_reg[7]_i_2__0_n_0
    SLICE_X37Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.332 r  dropSpin/scattererReflector/squareRoot1_6/res__15_q_reg[11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    17.332    dropSpin/scattererReflector/squareRoot1_6/res__15_q_reg[11]_i_2__0_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.421 r  dropSpin/scattererReflector/squareRoot1_6/res__15_q_reg[15]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    17.421    dropSpin/scattererReflector/squareRoot1_6/res__15_q_reg[15]_i_2__0_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.510 r  dropSpin/scattererReflector/squareRoot1_6/res__15_q_reg[19]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    17.510    dropSpin/scattererReflector/squareRoot1_6/res__15_q_reg[19]_i_2__0_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.599 r  dropSpin/scattererReflector/squareRoot1_6/res__15_q_reg[23]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    17.599    dropSpin/scattererReflector/squareRoot1_6/res__15_q_reg[23]_i_2__0_n_0
    SLICE_X37Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.688 r  dropSpin/scattererReflector/squareRoot1_6/res__15_q_reg[27]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    17.688    dropSpin/scattererReflector/squareRoot1_6/res__15_q_reg[27]_i_2__0_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    17.922 r  dropSpin/scattererReflector/squareRoot1_6/res__15_q_reg[31]_i_2__0/O[3]
                         net (fo=7, routed)           0.566    18.488    dropSpin/scattererReflector/squareRoot1_6/res__14[31]
    SLICE_X37Y86         LUT6 (Prop_lut6_I0_O)        0.234    18.722 r  dropSpin/scattererReflector/squareRoot1_6/denom0[31]_i_62/O
                         net (fo=1, routed)           0.361    19.082    dropSpin/scattererReflector/squareRoot1_6/denom0[31]_i_62_n_0
    SLICE_X38Y82         LUT5 (Prop_lut5_I4_O)        0.097    19.179 r  dropSpin/scattererReflector/squareRoot1_6/denom0[31]_i_40/O
                         net (fo=1, routed)           0.308    19.488    dropSpin/scattererReflector/squareRoot1_6/denom0[31]_i_40_n_0
    SLICE_X38Y81         LUT6 (Prop_lut6_I3_O)        0.097    19.585 f  dropSpin/scattererReflector/squareRoot1_6/denom0[31]_i_19/O
                         net (fo=1, routed)           0.691    20.276    dropSpin/scattererReflector/squareRoot1_6/denom0[31]_i_19_n_0
    SLICE_X37Y64         LUT6 (Prop_lut6_I2_O)        0.097    20.373 f  dropSpin/scattererReflector/squareRoot1_6/denom0[31]_i_6/O
                         net (fo=1, routed)           0.193    20.566    dropSpin/scattererReflector/squareRoot1_6/denom0[31]_i_6_n_0
    SLICE_X39Y64         LUT6 (Prop_lut6_I5_O)        0.097    20.663 r  dropSpin/scattererReflector/squareRoot1_6/denom0[31]_i_1/O
                         net (fo=51, routed)          0.497    21.160    dropSpin/scattererReflector/divide1_16/div_temp/res[31]
    SLICE_X43Y63         LUT3 (Prop_lut3_I1_O)        0.105    21.265 f  dropSpin/scattererReflector/divide1_16/div_temp/c_tmp1_i_241/O
                         net (fo=1, routed)           0.702    21.967    dropSpin/scattererReflector/divide1_16/div_temp/quot1_16[54]
    SLICE_X40Y65         LUT6 (Prop_lut6_I3_O)        0.239    22.206 f  dropSpin/scattererReflector/divide1_16/div_temp/c_tmp1_i_172_rewire/O
                         net (fo=1, routed)           0.188    22.394    dropSpin/scattererReflector/divide1_16/div_temp/c_tmp1_i_172_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I5_O)        0.097    22.491 f  dropSpin/scattererReflector/divide1_16/div_temp/c_tmp1_i_75/O
                         net (fo=33, routed)          0.403    22.893    dropSpin/scattererReflector/divide1_16/div_temp/scatterer_0/div_overflow__14
    SLICE_X42Y64         LUT6 (Prop_lut6_I3_O)        0.097    22.990 r  dropSpin/scattererReflector/divide1_16/div_temp/c_tmp1_i_145__0/O
                         net (fo=2, routed)           0.482    23.473    dropSpin/photon35/c_tmp1__1_1
    SLICE_X44Y58         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.432    23.905 r  dropSpin/photon35/c_tmp1_i_39__3/CO[3]
                         net (fo=1, routed)           0.000    23.905    dropSpin/photon35/c_tmp1_i_39__3_n_0
    SLICE_X44Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    23.994 r  dropSpin/photon35/c_tmp1_i_38__3/CO[3]
                         net (fo=1, routed)           0.000    23.994    dropSpin/photon35/c_tmp1_i_38__3_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.083 r  dropSpin/photon35/c_tmp1_i_37__4/CO[3]
                         net (fo=1, routed)           0.000    24.083    dropSpin/photon35/c_tmp1_i_37__4_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    24.317 r  dropSpin/photon35/c_tmp1_i_36__4/O[3]
                         net (fo=1, routed)           0.586    24.903    dropSpin/photon35/c_tmp1_i_36__4_n_4
    SLICE_X39Y70         LUT5 (Prop_lut5_I0_O)        0.234    25.137 r  dropSpin/photon35/c_tmp1_i_16__0/O
                         net (fo=2, routed)           0.736    25.873    dropSpin/scattererReflector/multiplier2_36/c_tmp1__1_0[16]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    28.711 r  dropSpin/scattererReflector/multiplier2_36/c_tmp1__1/PCOUT[47]
                         net (fo=1, routed)           0.002    28.713    dropSpin/scattererReflector/multiplier2_36/c_tmp1__1_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107    29.820 r  dropSpin/scattererReflector/multiplier2_36/c_tmp1__2/P[0]
                         net (fo=2, routed)           0.809    30.629    dropSpin/scattererReflector/multiplier2_36/c_tmp1__2_n_105
    SLICE_X42Y73         LUT2 (Prop_lut2_I0_O)        0.097    30.726 r  dropSpin/scattererReflector/multiplier2_36/i__carry_i_3__2/O
                         net (fo=1, routed)           0.000    30.726    dropSpin/scattererReflector/multiplier2_36/i__carry_i_3__2_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    31.128 r  dropSpin/scattererReflector/multiplier2_36/c_tmp1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    31.128    dropSpin/scattererReflector/multiplier2_36/c_tmp1_inferred__0/i__carry_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223    31.351 f  dropSpin/scattererReflector/multiplier2_36/c_tmp1_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.469    31.820    dropSpin/scattererReflector/multiplier2_36/c_tmp1_inferred__0/i__carry__0_n_6
    SLICE_X46Y74         LUT1 (Prop_lut1_I0_O)        0.216    32.036 r  dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[9]_i_7/O
                         net (fo=1, routed)           0.000    32.036    dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[9]_i_7_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    32.415 r  dropSpin/scattererReflector/multiplier2_36/o_uyQuotient_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.007    32.422    dropSpin/scattererReflector/multiplier2_36/o_uyQuotient_reg[9]_i_3_n_0
    SLICE_X46Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.514 r  dropSpin/scattererReflector/multiplier2_36/o_uyQuotient_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.514    dropSpin/scattererReflector/multiplier2_36/o_uyQuotient_reg[13]_i_3_n_0
    SLICE_X46Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.606 r  dropSpin/scattererReflector/multiplier2_36/o_uyQuotient_reg[17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.606    dropSpin/scattererReflector/multiplier2_36/o_uyQuotient_reg[17]_i_3_n_0
    SLICE_X46Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.698 r  dropSpin/scattererReflector/multiplier2_36/o_uyQuotient_reg[21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.698    dropSpin/scattererReflector/multiplier2_36/o_uyQuotient_reg[21]_i_3_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.790 r  dropSpin/scattererReflector/multiplier2_36/o_uyQuotient_reg[25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.790    dropSpin/scattererReflector/multiplier2_36/o_uyQuotient_reg[25]_i_3_n_0
    SLICE_X46Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.882 r  dropSpin/scattererReflector/multiplier2_36/o_uyQuotient_reg[29]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.882    dropSpin/scattererReflector/multiplier2_36/o_uyQuotient_reg[29]_i_3_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.974 r  dropSpin/scattererReflector/multiplier2_36/o_uyQuotient_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000    32.974    dropSpin/scattererReflector/multiplier2_36/o_uyQuotient_reg[30]_i_20_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    33.066 r  dropSpin/scattererReflector/multiplier2_36/o_uy_transmitted_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.066    dropSpin/scattererReflector/multiplier2_36/o_uy_transmitted_reg[23]_i_3_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    33.158 r  dropSpin/scattererReflector/multiplier2_36/o_uy_transmitted_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.158    dropSpin/scattererReflector/multiplier2_36/o_uy_transmitted_reg[27]_i_3_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    33.250 r  dropSpin/scattererReflector/multiplier2_36/o_uy_transmitted_reg[30]_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.250    dropSpin/scattererReflector/multiplier2_36/o_uy_transmitted_reg[30]_i_6_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223    33.473 r  dropSpin/scattererReflector/multiplier2_36/o_uy_transmitted_reg[31]_i_5/O[1]
                         net (fo=1, routed)           0.430    33.904    dropSpin/scattererReflector/multiplier2_36/o_uy_transmitted_reg[31]_i_5_n_6
    SLICE_X49Y79         LUT6 (Prop_lut6_I5_O)        0.216    34.120 r  dropSpin/scattererReflector/multiplier2_36/o_uy_transmitted[30]_i_4/O
                         net (fo=33, routed)          0.728    34.847    dropSpin/scattererReflector/multiplier2_36/prod2_36[62]
    SLICE_X48Y78         LUT6 (Prop_lut6_I5_O)        0.097    34.944 r  dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[30]_i_21/O
                         net (fo=1, routed)           0.188    35.132    dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[30]_i_21_n_0
    SLICE_X48Y78         LUT6 (Prop_lut6_I0_O)        0.097    35.229 r  dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[30]_i_6/O
                         net (fo=31, routed)          0.707    35.936    dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[30]_i_6_n_0
    SLICE_X47Y75         LUT5 (Prop_lut5_I3_O)        0.097    36.033 r  dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[28]_i_1/O
                         net (fo=1, routed)           0.000    36.033    dropSpin/scattererReflector/scatterer_0/pipeReg36/o_uyQuotient_reg[30]_0[28]
    SLICE_X47Y75         FDRE                                         r  dropSpin/scattererReflector/scatterer_0/pipeReg36/o_uyQuotient_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=13921, unset)        0.669    10.669    dropSpin/scattererReflector/scatterer_0/pipeReg36/clock
    SLICE_X47Y75         FDRE                                         r  dropSpin/scattererReflector/scatterer_0/pipeReg36/o_uyQuotient_reg[28]/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
    SLICE_X47Y75         FDRE (Setup_fdre_C_D)        0.030    10.663    dropSpin/scattererReflector/scatterer_0/pipeReg36/o_uyQuotient_reg[28]
  -------------------------------------------------------------------
                         required time                         10.663    
                         arrival time                         -36.033    
  -------------------------------------------------------------------
                         slack                                -25.370    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 dropSpin/absorb/photon3/o_x_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dropSpin/absorb/photon4/o_x_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.411ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=13921, unset)        0.411     0.411    dropSpin/absorb/photon3/clock
    SLICE_X67Y101        FDRE                                         r  dropSpin/absorb/photon3/o_x_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y101        FDRE (Prop_fdre_C_Q)         0.141     0.552 r  dropSpin/absorb/photon3/o_x_reg[9]/Q
                         net (fo=1, routed)           0.055     0.607    dropSpin/absorb/photon4/D[9]
    SLICE_X67Y101        FDRE                                         r  dropSpin/absorb/photon4/o_x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=13921, unset)        0.432     0.432    dropSpin/absorb/photon4/clock
    SLICE_X67Y101        FDRE                                         r  dropSpin/absorb/photon4/o_x_reg[9]/C
                         clock pessimism              0.000     0.432    
    SLICE_X67Y101        FDRE (Hold_fdre_C_D)         0.078     0.510    dropSpin/absorb/photon4/o_x_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.510    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.096    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.863         10.000      7.137      DSP48_X3Y49    dropSpin/absorb/x2_P_reg__2/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.770         5.000       4.230      SLICE_X112Y87  hopper/weight_hop_reg[0]_srl30___dropSpin_photon32_o_sleftz_reg_r/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.770         5.000       4.230      SLICE_X112Y87  hopper/weight_hop_reg[0]_srl30___dropSpin_photon32_o_sleftz_reg_r/CLK



