#! /opt/local/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/local/lib/ivl/system.vpi";
:vpi_module "/opt/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/local/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/local/lib/ivl/va_math.vpi";
S_0x137e04200 .scope module, "CU" "CU" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 1 "is_r_type";
    .port_info 2 /OUTPUT 1 "is_i_type";
    .port_info 3 /OUTPUT 1 "is_load";
    .port_info 4 /OUTPUT 1 "is_store";
    .port_info 5 /OUTPUT 1 "is_branch";
    .port_info 6 /OUTPUT 1 "is_jump";
v0x137e045d0_0 .var "is_branch", 0 0;
v0x137e14680_0 .var "is_i_type", 0 0;
v0x137e14720_0 .var "is_jump", 0 0;
v0x137e147b0_0 .var "is_load", 0 0;
v0x137e14850_0 .var "is_r_type", 0 0;
v0x137e14930_0 .var "is_store", 0 0;
o0x128008130 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v0x137e149d0_0 .net "opcode", 6 0, o0x128008130;  0 drivers
E_0x137e041a0 .event edge, v0x137e149d0_0;
S_0x137e04460 .scope module, "tb_riscv_core" "tb_riscv_core" 3 1;
 .timescale 0 0;
v0x137e1a900_0 .var "clk", 0 0;
v0x137e1a990_0 .var "reset", 0 0;
S_0x137e14b30 .scope module, "uut" "riscv_core" 3 5, 4 1 0, S_0x137e04460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
P_0x137e14cf0 .param/l "DECODE" 0 4 9, C4<010>;
P_0x137e14d30 .param/l "EXECUTE" 0 4 10, C4<011>;
P_0x137e14d70 .param/l "FETCH" 0 4 8, C4<001>;
P_0x137e14db0 .param/l "READ_MEMORY" 0 4 11, C4<100>;
P_0x137e14df0 .param/l "READ_REGISTER" 0 4 13, C4<110>;
P_0x137e14e30 .param/l "WAIT" 0 4 7, C4<000>;
P_0x137e14e70 .param/l "WRITE_MEMORY" 0 4 12, C4<101>;
P_0x137e14eb0 .param/l "WRITE_REGISTER" 0 4 14, C4<111>;
v0x137e18db0_0 .net "alu_control", 3 0, v0x137e15fa0_0;  1 drivers
v0x137e18ea0_0 .net "alu_result", 31 0, v0x137e15900_0;  1 drivers
v0x137e18f30_0 .net "clk", 0 0, v0x137e1a900_0;  1 drivers
v0x137e18fc0_0 .var "ctrl_alu_op_enable", 0 0;
v0x137e19050_0 .var "ctrl_branch_enable", 0 0;
v0x137e19120_0 .var "ctrl_decode_enable", 0 0;
v0x137e191b0_0 .var "ctrl_instruction_mem_read_enable", 0 0;
v0x137e19260_0 .var "ctrl_jump_enable", 0 0;
v0x137e192f0_0 .var "ctrl_mem_read_enable", 0 0;
v0x137e19420_0 .var "ctrl_mem_write_enable", 0 0;
v0x137e194b0_0 .var "ctrl_pc_update_enable", 0 0;
v0x137e19540_0 .var "ctrl_reg_write_enable", 0 0;
v0x137e195f0_0 .var "current_state", 2 0;
RS_0x128008640 .resolv tri, v0x137e16190_0, v0x137e187f0_0;
v0x137e19680_0 .net8 "immediate", 31 0, RS_0x128008640;  2 drivers
v0x137e19750_0 .net "instruction", 31 0, v0x137e16f50_0;  1 drivers
v0x137e19820_0 .net "is_branch", 0 0, v0x137e16310_0;  1 drivers
v0x137e198b0_0 .net "is_i_type", 0 0, v0x137e163b0_0;  1 drivers
v0x137e19a40_0 .net "is_jump", 0 0, v0x137e16450_0;  1 drivers
v0x137e19ad0_0 .net "is_load", 0 0, v0x137e164f0_0;  1 drivers
v0x137e19b60_0 .net "is_r_type", 0 0, v0x137e16600_0;  1 drivers
v0x137e19bf0_0 .net "is_store", 0 0, v0x137e16690_0;  1 drivers
o0x128008fa0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x137e19c80_0 .net "next_pc", 31 0, o0x128008fa0;  0 drivers
v0x137e19d10_0 .var "next_state", 2 0;
v0x137e19da0_0 .net "pc", 31 0, v0x137e18010_0;  1 drivers
v0x137e19e70_0 .net "rd", 4 0, v0x137e16730_0;  1 drivers
v0x137e19f40_0 .net "read_data", 31 0, v0x137e18720_0;  1 drivers
v0x137e19fd0_0 .net "reset", 0 0, v0x137e1a990_0;  1 drivers
v0x137e1a0e0_0 .net "rs1", 4 0, v0x137e16890_0;  1 drivers
v0x137e1a170_0 .net "rs2", 4 0, v0x137e16920_0;  1 drivers
v0x137e1a240_0 .net "stat_execution_done", 0 0, v0x137e159b0_0;  1 drivers
v0x137e1a2d0_0 .net "stat_instruction_decoded", 0 0, v0x137e169b0_0;  1 drivers
v0x137e1a360_0 .net "stat_instruction_fetched", 0 0, v0x137e171b0_0;  1 drivers
v0x137e1a3f0_0 .net "stat_mem_read_done", 0 0, v0x137e179b0_0;  1 drivers
v0x137e19960_0 .net "stat_mem_write_done", 0 0, v0x137e17a50_0;  1 drivers
v0x137e1a680_0 .net "stat_reg_write_done", 0 0, v0x137e18a90_0;  1 drivers
v0x137e1a710_0 .var "wait_count", 3 0;
v0x137e1a7a0_0 .net "write_data", 31 0, v0x137e17900_0;  1 drivers
v0x137e1a870_0 .net "zero_flag", 0 0, v0x137e15a50_0;  1 drivers
L_0x137e1aa20 .functor MUXZ 32, v0x137e18720_0, RS_0x128008640, v0x137e18fc0_0, C4<>;
S_0x137e15160 .scope module, "alu_inst" "ALU" 4 100, 5 1 0, S_0x137e14b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ctrl_alu_op_enable";
    .port_info 3 /INPUT 32 "operand1";
    .port_info 4 /INPUT 32 "operand2";
    .port_info 5 /INPUT 4 "alu_control";
    .port_info 6 /OUTPUT 32 "result";
    .port_info 7 /OUTPUT 1 "stat_execution_done";
    .port_info 8 /OUTPUT 1 "zero_flag";
v0x137e154b0_0 .net "alu_control", 3 0, v0x137e15fa0_0;  alias, 1 drivers
v0x137e15570_0 .net "clk", 0 0, v0x137e1a900_0;  alias, 1 drivers
v0x137e15610_0 .net "ctrl_alu_op_enable", 0 0, v0x137e18fc0_0;  1 drivers
v0x137e156c0_0 .net "operand1", 31 0, v0x137e18720_0;  alias, 1 drivers
v0x137e15770_0 .net "operand2", 31 0, L_0x137e1aa20;  1 drivers
v0x137e15860_0 .net "reset", 0 0, v0x137e1a990_0;  alias, 1 drivers
v0x137e15900_0 .var "result", 31 0;
v0x137e159b0_0 .var "stat_execution_done", 0 0;
v0x137e15a50_0 .var "zero_flag", 0 0;
E_0x137e15460 .event posedge, v0x137e15860_0, v0x137e15570_0;
S_0x137e15c30 .scope module, "idu_inst" "IDU" 4 67, 6 1 0, S_0x137e14b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ctrl_decode_enable";
    .port_info 3 /INPUT 32 "instruction";
    .port_info 4 /OUTPUT 1 "stat_instruction_decoded";
    .port_info 5 /OUTPUT 5 "rd";
    .port_info 6 /OUTPUT 5 "rs1";
    .port_info 7 /OUTPUT 5 "rs2";
    .port_info 8 /OUTPUT 32 "immediate";
    .port_info 9 /OUTPUT 1 "is_r_type";
    .port_info 10 /OUTPUT 1 "is_i_type";
    .port_info 11 /OUTPUT 1 "is_load";
    .port_info 12 /OUTPUT 1 "is_store";
    .port_info 13 /OUTPUT 1 "is_branch";
    .port_info 14 /OUTPUT 1 "is_jump";
    .port_info 15 /OUTPUT 4 "alu_control";
v0x137e15fa0_0 .var "alu_control", 3 0;
v0x137e16030_0 .net "clk", 0 0, v0x137e1a900_0;  alias, 1 drivers
v0x137e160e0_0 .net "ctrl_decode_enable", 0 0, v0x137e19120_0;  1 drivers
v0x137e16190_0 .var "immediate", 31 0;
v0x137e16220_0 .net "instruction", 31 0, v0x137e16f50_0;  alias, 1 drivers
v0x137e16310_0 .var "is_branch", 0 0;
v0x137e163b0_0 .var "is_i_type", 0 0;
v0x137e16450_0 .var "is_jump", 0 0;
v0x137e164f0_0 .var "is_load", 0 0;
v0x137e16600_0 .var "is_r_type", 0 0;
v0x137e16690_0 .var "is_store", 0 0;
v0x137e16730_0 .var "rd", 4 0;
v0x137e167e0_0 .net "reset", 0 0, v0x137e1a990_0;  alias, 1 drivers
v0x137e16890_0 .var "rs1", 4 0;
v0x137e16920_0 .var "rs2", 4 0;
v0x137e169b0_0 .var "stat_instruction_decoded", 0 0;
S_0x137e16bc0 .scope module, "ifu_inst" "IFU" 4 57, 7 1 0, S_0x137e14b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ctr_mem_read_enable";
    .port_info 3 /INPUT 32 "pc";
    .port_info 4 /OUTPUT 32 "instruction";
    .port_info 5 /OUTPUT 1 "stat_instruction_fetched";
v0x137e16e30_0 .net "clk", 0 0, v0x137e1a900_0;  alias, 1 drivers
v0x137e16ec0_0 .net "ctr_mem_read_enable", 0 0, v0x137e191b0_0;  1 drivers
v0x137e16f50_0 .var "instruction", 31 0;
v0x137e17000_0 .net "pc", 31 0, v0x137e18010_0;  alias, 1 drivers
v0x137e170a0_0 .net "reset", 0 0, v0x137e1a990_0;  alias, 1 drivers
v0x137e171b0_0 .var "stat_instruction_fetched", 0 0;
S_0x137e172c0 .scope module, "mau_inst" "MAU" 4 113, 8 1 0, S_0x137e14b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ctrl_mem_read";
    .port_info 2 /INPUT 1 "ctrl_mem_write";
    .port_info 3 /INPUT 32 "address";
    .port_info 4 /INPUT 32 "write_data";
    .port_info 5 /OUTPUT 32 "read_data";
    .port_info 6 /OUTPUT 1 "stat_mem_read_done";
    .port_info 7 /OUTPUT 1 "stat_mem_write_done";
v0x137e17580_0 .net "address", 31 0, v0x137e15900_0;  alias, 1 drivers
v0x137e17650_0 .net "clk", 0 0, v0x137e1a900_0;  alias, 1 drivers
v0x137e176e0_0 .net "ctrl_mem_read", 0 0, v0x137e192f0_0;  1 drivers
v0x137e17790_0 .net "ctrl_mem_write", 0 0, v0x137e19420_0;  1 drivers
v0x137e17820 .array "memory", 255 0, 31 0;
v0x137e17900_0 .var "read_data", 31 0;
v0x137e179b0_0 .var "stat_mem_read_done", 0 0;
v0x137e17a50_0 .var "stat_mem_write_done", 0 0;
v0x137e17af0_0 .net "write_data", 31 0, v0x137e18720_0;  alias, 1 drivers
E_0x137e15da0 .event posedge, v0x137e15570_0;
S_0x137e17c80 .scope module, "pc_inst" "PC" 4 48, 9 1 0, S_0x137e14b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "pc_write_enable";
    .port_info 3 /INPUT 32 "pc_next";
    .port_info 4 /OUTPUT 32 "pc";
v0x137e17ef0_0 .net "clk", 0 0, v0x137e1a900_0;  alias, 1 drivers
v0x137e18010_0 .var "pc", 31 0;
v0x137e180a0_0 .net "pc_next", 31 0, o0x128008fa0;  alias, 0 drivers
v0x137e18130_0 .net "pc_write_enable", 0 0, v0x137e194b0_0;  1 drivers
v0x137e181c0_0 .net "reset", 0 0, v0x137e1a990_0;  alias, 1 drivers
S_0x137e18310 .scope module, "rf_inst" "RF" 4 87, 10 1 0, S_0x137e14b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ctrl_reg_write_enable";
    .port_info 2 /INPUT 5 "read_reg1";
    .port_info 3 /INPUT 5 "read_reg2";
    .port_info 4 /INPUT 5 "write_reg";
    .port_info 5 /INPUT 32 "write_data";
    .port_info 6 /OUTPUT 32 "read_data1";
    .port_info 7 /OUTPUT 32 "read_data2";
    .port_info 8 /OUTPUT 1 "stat_reg_write_done";
v0x137e18600_0 .net "clk", 0 0, v0x137e1a900_0;  alias, 1 drivers
v0x137e18690_0 .net "ctrl_reg_write_enable", 0 0, v0x137e19540_0;  1 drivers
v0x137e18720_0 .var "read_data1", 31 0;
v0x137e187f0_0 .var "read_data2", 31 0;
v0x137e18880_0 .net "read_reg1", 4 0, v0x137e16890_0;  alias, 1 drivers
v0x137e18950_0 .net "read_reg2", 4 0, v0x137e16920_0;  alias, 1 drivers
v0x137e18a00 .array "registers", 31 0, 31 0;
v0x137e18a90_0 .var "stat_reg_write_done", 0 0;
v0x137e18b30_0 .net "write_data", 31 0, v0x137e17900_0;  alias, 1 drivers
v0x137e18c70_0 .net "write_reg", 4 0, v0x137e16730_0;  alias, 1 drivers
    .scope S_0x137e04200;
T_0 ;
    %wait E_0x137e041a0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137e14850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137e14680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137e147b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137e14930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137e045d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137e14720_0, 0, 1;
    %load/vec4 v0x137e149d0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %jmp T_0.7;
T_0.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x137e14850_0, 0, 1;
    %jmp T_0.7;
T_0.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x137e14680_0, 0, 1;
    %jmp T_0.7;
T_0.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x137e147b0_0, 0, 1;
    %jmp T_0.7;
T_0.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x137e14930_0, 0, 1;
    %jmp T_0.7;
T_0.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x137e045d0_0, 0, 1;
    %jmp T_0.7;
T_0.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x137e14720_0, 0, 1;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x137e17c80;
T_1 ;
    %wait E_0x137e15460;
    %load/vec4 v0x137e181c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x137e18010_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x137e18130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x137e180a0_0;
    %assign/vec4 v0x137e18010_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x137e16bc0;
T_2 ;
    %wait E_0x137e15460;
    %load/vec4 v0x137e170a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x137e16f50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x137e171b0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x137e16ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x137e171b0_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x137e15c30;
T_3 ;
    %wait E_0x137e15460;
    %load/vec4 v0x137e167e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x137e169b0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x137e160e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x137e16220_0;
    %parti/s 5, 15, 5;
    %assign/vec4 v0x137e16890_0, 0;
    %load/vec4 v0x137e16220_0;
    %parti/s 5, 20, 6;
    %assign/vec4 v0x137e16920_0, 0;
    %load/vec4 v0x137e16220_0;
    %parti/s 5, 7, 4;
    %assign/vec4 v0x137e16730_0, 0;
    %load/vec4 v0x137e16220_0;
    %parti/s 12, 20, 6;
    %pad/u 32;
    %assign/vec4 v0x137e16190_0, 0;
    %load/vec4 v0x137e16220_0;
    %parti/s 7, 0, 2;
    %pushi/vec4 51, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x137e16600_0, 0;
    %load/vec4 v0x137e16220_0;
    %parti/s 7, 0, 2;
    %pushi/vec4 19, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x137e163b0_0, 0;
    %load/vec4 v0x137e16220_0;
    %parti/s 7, 0, 2;
    %pushi/vec4 3, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x137e164f0_0, 0;
    %load/vec4 v0x137e16220_0;
    %parti/s 7, 0, 2;
    %pushi/vec4 35, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x137e16690_0, 0;
    %load/vec4 v0x137e16220_0;
    %parti/s 7, 0, 2;
    %pushi/vec4 99, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x137e16310_0, 0;
    %load/vec4 v0x137e16220_0;
    %parti/s 7, 0, 2;
    %pushi/vec4 111, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x137e16450_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x137e15fa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x137e169b0_0, 0;
    %vpi_call 6 37 "$display", "Time: %0t | IDU: Decoded Instruction -> rd: %h, rs1: %h, rs2: %h, immediate: %h", $time, v0x137e16730_0, v0x137e16890_0, v0x137e16920_0, v0x137e16190_0 {0 0 0};
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x137e169b0_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x137e18310;
T_4 ;
    %wait E_0x137e15da0;
    %load/vec4 v0x137e18880_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x137e18a00, 4;
    %assign/vec4 v0x137e18720_0, 0;
    %load/vec4 v0x137e18950_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x137e18a00, 4;
    %assign/vec4 v0x137e187f0_0, 0;
    %load/vec4 v0x137e18690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x137e18b30_0;
    %load/vec4 v0x137e18c70_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137e18a00, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x137e18a90_0, 0;
    %vpi_call 10 22 "$display", "Time: %0t | RF: Write Data %h to Register %h", $time, v0x137e18b30_0, v0x137e18c70_0 {0 0 0};
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x137e18a90_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x137e15160;
T_5 ;
    %wait E_0x137e15460;
    %load/vec4 v0x137e15860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x137e159b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x137e15900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x137e15a50_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x137e15610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x137e154b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x137e15900_0, 0;
    %jmp T_5.9;
T_5.4 ;
    %load/vec4 v0x137e156c0_0;
    %load/vec4 v0x137e15770_0;
    %add;
    %assign/vec4 v0x137e15900_0, 0;
    %jmp T_5.9;
T_5.5 ;
    %load/vec4 v0x137e156c0_0;
    %load/vec4 v0x137e15770_0;
    %sub;
    %assign/vec4 v0x137e15900_0, 0;
    %jmp T_5.9;
T_5.6 ;
    %load/vec4 v0x137e156c0_0;
    %load/vec4 v0x137e15770_0;
    %and;
    %assign/vec4 v0x137e15900_0, 0;
    %jmp T_5.9;
T_5.7 ;
    %load/vec4 v0x137e156c0_0;
    %load/vec4 v0x137e15770_0;
    %or;
    %assign/vec4 v0x137e15900_0, 0;
    %jmp T_5.9;
T_5.9 ;
    %pop/vec4 1;
    %load/vec4 v0x137e15900_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x137e15a50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x137e159b0_0, 0;
    %vpi_call 5 31 "$display", "ALU Operation: Operand1=%h | Operand2=%h | Result=%h | ZeroFlag=%b", v0x137e156c0_0, v0x137e15770_0, v0x137e15900_0, v0x137e15a50_0 {0 0 0};
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x137e172c0;
T_6 ;
    %wait E_0x137e15da0;
    %load/vec4 v0x137e176e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x137e17580_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x137e17820, 4;
    %assign/vec4 v0x137e17900_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x137e179b0_0, 0;
    %vpi_call 8 18 "$display", "Time: %0t | MAU: Read Data %h from Address %h", $time, v0x137e17900_0, v0x137e17580_0 {0 0 0};
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x137e179b0_0, 0;
T_6.1 ;
    %load/vec4 v0x137e17790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x137e17af0_0;
    %load/vec4 v0x137e17580_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137e17820, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x137e17a50_0, 0;
    %vpi_call 8 26 "$display", "Time: %0t | MAU: Write Data %h to Address %h", $time, v0x137e17af0_0, v0x137e17580_0 {0 0 0};
    %jmp T_6.3;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x137e17a50_0, 0;
T_6.3 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x137e14b30;
T_7 ;
    %wait E_0x137e15460;
    %load/vec4 v0x137e19fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x137e195f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x137e1a710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x137e191b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x137e19120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x137e18fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x137e192f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x137e19420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x137e19540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x137e194b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x137e19050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x137e19260_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x137e19d10_0;
    %assign/vec4 v0x137e195f0_0, 0;
T_7.1 ;
    %vpi_call 4 145 "$display", "Time: %0t | State: %b | PC: %h | Instruction: %h", $time, v0x137e195f0_0, v0x137e19da0_0, v0x137e19750_0 {0 0 0};
    %jmp T_7;
    .thread T_7;
    .scope S_0x137e14b30;
T_8 ;
    %wait E_0x137e15da0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x137e191b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x137e19120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x137e18fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x137e192f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x137e19420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x137e19540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x137e194b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x137e19050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x137e19260_0, 0;
    %load/vec4 v0x137e195f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %jmp T_8.8;
T_8.0 ;
    %load/vec4 v0x137e1a710_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %jmp/0xz  T_8.9, 5;
    %load/vec4 v0x137e1a710_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x137e1a710_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x137e19d10_0, 0;
    %jmp T_8.10;
T_8.9 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x137e19d10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x137e1a710_0, 0;
T_8.10 ;
    %jmp T_8.8;
T_8.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x137e191b0_0, 0;
    %load/vec4 v0x137e1a360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.11, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x137e19d10_0, 0;
    %jmp T_8.12;
T_8.11 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x137e19d10_0, 0;
T_8.12 ;
    %jmp T_8.8;
T_8.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x137e19120_0, 0;
    %load/vec4 v0x137e1a2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.13, 8;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x137e19d10_0, 0;
    %jmp T_8.14;
T_8.13 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x137e19d10_0, 0;
T_8.14 ;
    %jmp T_8.8;
T_8.3 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x137e19d10_0, 0;
    %jmp T_8.8;
T_8.4 ;
    %load/vec4 v0x137e19b60_0;
    %flag_set/vec4 8;
    %load/vec4 v0x137e198b0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_8.15, 9;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x137e18fc0_0, 0;
    %load/vec4 v0x137e1a240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.17, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x137e18fc0_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x137e19d10_0, 0;
    %jmp T_8.18;
T_8.17 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x137e19d10_0, 0;
T_8.18 ;
    %jmp T_8.16;
T_8.15 ;
    %load/vec4 v0x137e19820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.19, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x137e19050_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x137e19d10_0, 0;
    %jmp T_8.20;
T_8.19 ;
    %load/vec4 v0x137e19a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.21, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x137e19260_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x137e19d10_0, 0;
    %jmp T_8.22;
T_8.21 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x137e19d10_0, 0;
T_8.22 ;
T_8.20 ;
T_8.16 ;
    %jmp T_8.8;
T_8.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x137e192f0_0, 0;
    %load/vec4 v0x137e1a3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.23, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x137e19d10_0, 0;
    %jmp T_8.24;
T_8.23 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x137e19d10_0, 0;
T_8.24 ;
    %jmp T_8.8;
T_8.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x137e19420_0, 0;
    %load/vec4 v0x137e19960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.25, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x137e19d10_0, 0;
    %jmp T_8.26;
T_8.25 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x137e19d10_0, 0;
T_8.26 ;
    %jmp T_8.8;
T_8.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x137e19540_0, 0;
    %load/vec4 v0x137e1a680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.27, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x137e19d10_0, 0;
    %jmp T_8.28;
T_8.27 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x137e19d10_0, 0;
T_8.28 ;
    %jmp T_8.8;
T_8.8 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x137e04460;
T_9 ;
    %vpi_call 3 11 "$dumpfile", "riscv_core_tb.vcd" {0 0 0};
    %vpi_call 3 12 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x137e04460 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137e1a900_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x137e1a990_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137e1a990_0, 0, 1;
    %delay 500, 0;
    %vpi_call 3 18 "$finish" {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x137e04460;
T_10 ;
    %delay 5, 0;
    %load/vec4 v0x137e1a900_0;
    %inv;
    %store/vec4 v0x137e1a900_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0x137e04460;
T_11 ;
    %vpi_call 3 25 "$monitor", "Time: %0t | PC: %h | State: %b | Instruction: %h", $time, v0x137e19da0_0, v0x137e195f0_0, v0x137e16f50_0 {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "CU.v";
    "riscv_core_tb.v";
    "riscv_core.v";
    "ALU.v";
    "IDU.v";
    "IFU.v";
    "MAU.v";
    "PC.v";
    "RF.v";
