$date
	Tue May 20 14:40:38 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_d_flipflop $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # d $end
$var reg 1 $ en $end
$var reg 1 % rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var wire 1 $ en $end
$var wire 1 % rst $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
x!
$end
#3000
1#
1$
#5000
1!
1"
#10000
0"
#15000
1"
#18000
0#
#20000
0"
#23000
0$
#25000
1"
#28000
1#
#30000
0"
#33000
0#
#35000
1"
#38000
1$
#40000
0"
#43000
1#
#45000
1"
#50000
0"
#53000
0!
1%
#55000
1"
#60000
0"
#63000
0%
#65000
1!
1"
#70000
0"
#73000
0$
#75000
1"
#80000
0"
#83000
0#
#85000
1"
#90000
0"
#93000
1$
#95000
0!
1"
#100000
0"
