
*** Running vivado
    with args -log TestMultiReg_InterruptGenerator_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TestMultiReg_InterruptGenerator_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source TestMultiReg_InterruptGenerator_0_0.tcl -notrace
Command: synth_design -top TestMultiReg_InterruptGenerator_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12884 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 374.344 ; gain = 99.211
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TestMultiReg_InterruptGenerator_0_0' [d:/depot/Projects/ETF_2021/TestMultiReg/TestMultiReg.srcs/sources_1/bd/TestMultiReg/ip/TestMultiReg_InterruptGenerator_0_0/synth/TestMultiReg_InterruptGenerator_0_0.vhd:84]
	Parameter C_S_AXI_INTR_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_INTR_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_NUM_OF_INTR bound to: 1 - type: integer 
	Parameter C_INTR_SENSITIVITY bound to: 32'b11111111111111111111111111111111 
	Parameter C_INTR_ACTIVE_STATE bound to: 32'b11111111111111111111111111111111 
	Parameter C_IRQ_SENSITIVITY bound to: 1 - type: integer 
	Parameter C_IRQ_ACTIVE_STATE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'InterruptMultiReg_v1_0' declared at 'd:/depot/Projects/ETF_2021/TestMultiReg/TestMultiReg.srcs/sources_1/bd/TestMultiReg/ipshared/be83/hdl/InterruptMultiReg_v1_0.vhd:5' bound to instance 'U0' of component 'InterruptMultiReg_v1_0' [d:/depot/Projects/ETF_2021/TestMultiReg/TestMultiReg.srcs/sources_1/bd/TestMultiReg/ip/TestMultiReg_InterruptGenerator_0_0/synth/TestMultiReg_InterruptGenerator_0_0.vhd:159]
INFO: [Synth 8-638] synthesizing module 'InterruptMultiReg_v1_0' [d:/depot/Projects/ETF_2021/TestMultiReg/TestMultiReg.srcs/sources_1/bd/TestMultiReg/ipshared/be83/hdl/InterruptMultiReg_v1_0.vhd:55]
	Parameter C_S_AXI_INTR_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_INTR_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_NUM_OF_INTR bound to: 1 - type: integer 
	Parameter C_INTR_SENSITIVITY bound to: -1 - type: integer 
	Parameter C_INTR_ACTIVE_STATE bound to: -1 - type: integer 
	Parameter C_IRQ_SENSITIVITY bound to: 1 - type: integer 
	Parameter C_IRQ_ACTIVE_STATE bound to: 1 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_NUM_OF_INTR bound to: 1 - type: integer 
	Parameter C_INTR_SENSITIVITY bound to: -1 - type: integer 
	Parameter C_INTR_ACTIVE_STATE bound to: -1 - type: integer 
	Parameter C_IRQ_SENSITIVITY bound to: 1 - type: integer 
	Parameter C_IRQ_ACTIVE_STATE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'InterruptMultiReg_v1_0_S_AXI_INTR' declared at 'd:/depot/Projects/ETF_2021/TestMultiReg/TestMultiReg.srcs/sources_1/bd/TestMultiReg/ipshared/be83/hdl/InterruptMultiReg_v1_0_S_AXI_INTR.vhd:6' bound to instance 'InterruptMultiReg_v1_0_S_AXI_INTR_inst' of component 'InterruptMultiReg_v1_0_S_AXI_INTR' [d:/depot/Projects/ETF_2021/TestMultiReg/TestMultiReg.srcs/sources_1/bd/TestMultiReg/ipshared/be83/hdl/InterruptMultiReg_v1_0.vhd:98]
INFO: [Synth 8-638] synthesizing module 'InterruptMultiReg_v1_0_S_AXI_INTR' [d:/depot/Projects/ETF_2021/TestMultiReg/TestMultiReg.srcs/sources_1/bd/TestMultiReg/ipshared/be83/hdl/InterruptMultiReg_v1_0_S_AXI_INTR.vhd:101]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_NUM_OF_INTR bound to: 1 - type: integer 
	Parameter C_INTR_SENSITIVITY bound to: -1 - type: integer 
	Parameter C_INTR_ACTIVE_STATE bound to: -1 - type: integer 
	Parameter C_IRQ_SENSITIVITY bound to: 1 - type: integer 
	Parameter C_IRQ_ACTIVE_STATE bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element intr_all_ff_reg was removed.  [d:/depot/Projects/ETF_2021/TestMultiReg/TestMultiReg.srcs/sources_1/bd/TestMultiReg/ipshared/be83/hdl/InterruptMultiReg_v1_0_S_AXI_INTR.vhd:555]
INFO: [Synth 8-256] done synthesizing module 'InterruptMultiReg_v1_0_S_AXI_INTR' (1#1) [d:/depot/Projects/ETF_2021/TestMultiReg/TestMultiReg.srcs/sources_1/bd/TestMultiReg/ipshared/be83/hdl/InterruptMultiReg_v1_0_S_AXI_INTR.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'InterruptMultiReg_v1_0' (2#1) [d:/depot/Projects/ETF_2021/TestMultiReg/TestMultiReg.srcs/sources_1/bd/TestMultiReg/ipshared/be83/hdl/InterruptMultiReg_v1_0.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'TestMultiReg_InterruptGenerator_0_0' (3#1) [d:/depot/Projects/ETF_2021/TestMultiReg/TestMultiReg.srcs/sources_1/bd/TestMultiReg/ip/TestMultiReg_InterruptGenerator_0_0/synth/TestMultiReg_InterruptGenerator_0_0.vhd:84]
WARNING: [Synth 8-3331] design InterruptMultiReg_v1_0_S_AXI_INTR has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design InterruptMultiReg_v1_0_S_AXI_INTR has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design InterruptMultiReg_v1_0_S_AXI_INTR has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design InterruptMultiReg_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[31]
WARNING: [Synth 8-3331] design InterruptMultiReg_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[30]
WARNING: [Synth 8-3331] design InterruptMultiReg_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[29]
WARNING: [Synth 8-3331] design InterruptMultiReg_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[28]
WARNING: [Synth 8-3331] design InterruptMultiReg_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[27]
WARNING: [Synth 8-3331] design InterruptMultiReg_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[26]
WARNING: [Synth 8-3331] design InterruptMultiReg_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[25]
WARNING: [Synth 8-3331] design InterruptMultiReg_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[24]
WARNING: [Synth 8-3331] design InterruptMultiReg_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[23]
WARNING: [Synth 8-3331] design InterruptMultiReg_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[22]
WARNING: [Synth 8-3331] design InterruptMultiReg_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[21]
WARNING: [Synth 8-3331] design InterruptMultiReg_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[20]
WARNING: [Synth 8-3331] design InterruptMultiReg_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[19]
WARNING: [Synth 8-3331] design InterruptMultiReg_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[18]
WARNING: [Synth 8-3331] design InterruptMultiReg_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[17]
WARNING: [Synth 8-3331] design InterruptMultiReg_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[16]
WARNING: [Synth 8-3331] design InterruptMultiReg_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[15]
WARNING: [Synth 8-3331] design InterruptMultiReg_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[14]
WARNING: [Synth 8-3331] design InterruptMultiReg_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[13]
WARNING: [Synth 8-3331] design InterruptMultiReg_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[12]
WARNING: [Synth 8-3331] design InterruptMultiReg_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[11]
WARNING: [Synth 8-3331] design InterruptMultiReg_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[10]
WARNING: [Synth 8-3331] design InterruptMultiReg_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[9]
WARNING: [Synth 8-3331] design InterruptMultiReg_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[8]
WARNING: [Synth 8-3331] design InterruptMultiReg_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[7]
WARNING: [Synth 8-3331] design InterruptMultiReg_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[6]
WARNING: [Synth 8-3331] design InterruptMultiReg_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[5]
WARNING: [Synth 8-3331] design InterruptMultiReg_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[4]
WARNING: [Synth 8-3331] design InterruptMultiReg_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[3]
WARNING: [Synth 8-3331] design InterruptMultiReg_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[2]
WARNING: [Synth 8-3331] design InterruptMultiReg_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[1]
WARNING: [Synth 8-3331] design InterruptMultiReg_v1_0_S_AXI_INTR has unconnected port S_AXI_WSTRB[3]
WARNING: [Synth 8-3331] design InterruptMultiReg_v1_0_S_AXI_INTR has unconnected port S_AXI_WSTRB[2]
WARNING: [Synth 8-3331] design InterruptMultiReg_v1_0_S_AXI_INTR has unconnected port S_AXI_WSTRB[1]
WARNING: [Synth 8-3331] design InterruptMultiReg_v1_0_S_AXI_INTR has unconnected port S_AXI_WSTRB[0]
WARNING: [Synth 8-3331] design InterruptMultiReg_v1_0_S_AXI_INTR has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design InterruptMultiReg_v1_0_S_AXI_INTR has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design InterruptMultiReg_v1_0_S_AXI_INTR has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 428.859 ; gain = 153.727
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 428.859 ; gain = 153.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 428.859 ; gain = 153.727
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 733.023 ; gain = 2.473
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 733.023 ; gain = 457.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 733.023 ; gain = 457.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 733.023 ; gain = 457.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 733.023 ; gain = 457.891
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module InterruptMultiReg_v1_0_S_AXI_INTR 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3917] design TestMultiReg_InterruptGenerator_0_0 has port s_axi_intr_rdata[31] driven by constant 0
INFO: [Synth 8-3917] design TestMultiReg_InterruptGenerator_0_0 has port s_axi_intr_rdata[30] driven by constant 0
INFO: [Synth 8-3917] design TestMultiReg_InterruptGenerator_0_0 has port s_axi_intr_rdata[29] driven by constant 0
INFO: [Synth 8-3917] design TestMultiReg_InterruptGenerator_0_0 has port s_axi_intr_rdata[28] driven by constant 0
INFO: [Synth 8-3917] design TestMultiReg_InterruptGenerator_0_0 has port s_axi_intr_rdata[27] driven by constant 0
INFO: [Synth 8-3917] design TestMultiReg_InterruptGenerator_0_0 has port s_axi_intr_rdata[26] driven by constant 0
INFO: [Synth 8-3917] design TestMultiReg_InterruptGenerator_0_0 has port s_axi_intr_rdata[25] driven by constant 0
INFO: [Synth 8-3917] design TestMultiReg_InterruptGenerator_0_0 has port s_axi_intr_rdata[24] driven by constant 0
INFO: [Synth 8-3917] design TestMultiReg_InterruptGenerator_0_0 has port s_axi_intr_rdata[23] driven by constant 0
INFO: [Synth 8-3917] design TestMultiReg_InterruptGenerator_0_0 has port s_axi_intr_rdata[22] driven by constant 0
INFO: [Synth 8-3917] design TestMultiReg_InterruptGenerator_0_0 has port s_axi_intr_rdata[21] driven by constant 0
INFO: [Synth 8-3917] design TestMultiReg_InterruptGenerator_0_0 has port s_axi_intr_rdata[20] driven by constant 0
INFO: [Synth 8-3917] design TestMultiReg_InterruptGenerator_0_0 has port s_axi_intr_rdata[19] driven by constant 0
INFO: [Synth 8-3917] design TestMultiReg_InterruptGenerator_0_0 has port s_axi_intr_rdata[18] driven by constant 0
INFO: [Synth 8-3917] design TestMultiReg_InterruptGenerator_0_0 has port s_axi_intr_rdata[17] driven by constant 0
INFO: [Synth 8-3917] design TestMultiReg_InterruptGenerator_0_0 has port s_axi_intr_rdata[16] driven by constant 0
INFO: [Synth 8-3917] design TestMultiReg_InterruptGenerator_0_0 has port s_axi_intr_rdata[15] driven by constant 0
INFO: [Synth 8-3917] design TestMultiReg_InterruptGenerator_0_0 has port s_axi_intr_rdata[14] driven by constant 0
INFO: [Synth 8-3917] design TestMultiReg_InterruptGenerator_0_0 has port s_axi_intr_rdata[13] driven by constant 0
INFO: [Synth 8-3917] design TestMultiReg_InterruptGenerator_0_0 has port s_axi_intr_rdata[12] driven by constant 0
INFO: [Synth 8-3917] design TestMultiReg_InterruptGenerator_0_0 has port s_axi_intr_rdata[11] driven by constant 0
INFO: [Synth 8-3917] design TestMultiReg_InterruptGenerator_0_0 has port s_axi_intr_rdata[10] driven by constant 0
INFO: [Synth 8-3917] design TestMultiReg_InterruptGenerator_0_0 has port s_axi_intr_rdata[9] driven by constant 0
INFO: [Synth 8-3917] design TestMultiReg_InterruptGenerator_0_0 has port s_axi_intr_rdata[8] driven by constant 0
INFO: [Synth 8-3917] design TestMultiReg_InterruptGenerator_0_0 has port s_axi_intr_rdata[7] driven by constant 0
INFO: [Synth 8-3917] design TestMultiReg_InterruptGenerator_0_0 has port s_axi_intr_rdata[6] driven by constant 0
INFO: [Synth 8-3917] design TestMultiReg_InterruptGenerator_0_0 has port s_axi_intr_rdata[5] driven by constant 0
INFO: [Synth 8-3917] design TestMultiReg_InterruptGenerator_0_0 has port s_axi_intr_rdata[4] driven by constant 0
INFO: [Synth 8-3917] design TestMultiReg_InterruptGenerator_0_0 has port s_axi_intr_rdata[3] driven by constant 0
INFO: [Synth 8-3917] design TestMultiReg_InterruptGenerator_0_0 has port s_axi_intr_rdata[2] driven by constant 0
INFO: [Synth 8-3917] design TestMultiReg_InterruptGenerator_0_0 has port s_axi_intr_rdata[1] driven by constant 0
WARNING: [Synth 8-3331] design TestMultiReg_InterruptGenerator_0_0 has unconnected port s_axi_intr_awprot[2]
WARNING: [Synth 8-3331] design TestMultiReg_InterruptGenerator_0_0 has unconnected port s_axi_intr_awprot[1]
WARNING: [Synth 8-3331] design TestMultiReg_InterruptGenerator_0_0 has unconnected port s_axi_intr_awprot[0]
WARNING: [Synth 8-3331] design TestMultiReg_InterruptGenerator_0_0 has unconnected port s_axi_intr_wdata[31]
WARNING: [Synth 8-3331] design TestMultiReg_InterruptGenerator_0_0 has unconnected port s_axi_intr_wdata[30]
WARNING: [Synth 8-3331] design TestMultiReg_InterruptGenerator_0_0 has unconnected port s_axi_intr_wdata[29]
WARNING: [Synth 8-3331] design TestMultiReg_InterruptGenerator_0_0 has unconnected port s_axi_intr_wdata[28]
WARNING: [Synth 8-3331] design TestMultiReg_InterruptGenerator_0_0 has unconnected port s_axi_intr_wdata[27]
WARNING: [Synth 8-3331] design TestMultiReg_InterruptGenerator_0_0 has unconnected port s_axi_intr_wdata[26]
WARNING: [Synth 8-3331] design TestMultiReg_InterruptGenerator_0_0 has unconnected port s_axi_intr_wdata[25]
WARNING: [Synth 8-3331] design TestMultiReg_InterruptGenerator_0_0 has unconnected port s_axi_intr_wdata[24]
WARNING: [Synth 8-3331] design TestMultiReg_InterruptGenerator_0_0 has unconnected port s_axi_intr_wdata[23]
WARNING: [Synth 8-3331] design TestMultiReg_InterruptGenerator_0_0 has unconnected port s_axi_intr_wdata[22]
WARNING: [Synth 8-3331] design TestMultiReg_InterruptGenerator_0_0 has unconnected port s_axi_intr_wdata[21]
WARNING: [Synth 8-3331] design TestMultiReg_InterruptGenerator_0_0 has unconnected port s_axi_intr_wdata[20]
WARNING: [Synth 8-3331] design TestMultiReg_InterruptGenerator_0_0 has unconnected port s_axi_intr_wdata[19]
WARNING: [Synth 8-3331] design TestMultiReg_InterruptGenerator_0_0 has unconnected port s_axi_intr_wdata[18]
WARNING: [Synth 8-3331] design TestMultiReg_InterruptGenerator_0_0 has unconnected port s_axi_intr_wdata[17]
WARNING: [Synth 8-3331] design TestMultiReg_InterruptGenerator_0_0 has unconnected port s_axi_intr_wdata[16]
WARNING: [Synth 8-3331] design TestMultiReg_InterruptGenerator_0_0 has unconnected port s_axi_intr_wdata[15]
WARNING: [Synth 8-3331] design TestMultiReg_InterruptGenerator_0_0 has unconnected port s_axi_intr_wdata[14]
WARNING: [Synth 8-3331] design TestMultiReg_InterruptGenerator_0_0 has unconnected port s_axi_intr_wdata[13]
WARNING: [Synth 8-3331] design TestMultiReg_InterruptGenerator_0_0 has unconnected port s_axi_intr_wdata[12]
WARNING: [Synth 8-3331] design TestMultiReg_InterruptGenerator_0_0 has unconnected port s_axi_intr_wdata[11]
WARNING: [Synth 8-3331] design TestMultiReg_InterruptGenerator_0_0 has unconnected port s_axi_intr_wdata[10]
WARNING: [Synth 8-3331] design TestMultiReg_InterruptGenerator_0_0 has unconnected port s_axi_intr_wdata[9]
WARNING: [Synth 8-3331] design TestMultiReg_InterruptGenerator_0_0 has unconnected port s_axi_intr_wdata[8]
WARNING: [Synth 8-3331] design TestMultiReg_InterruptGenerator_0_0 has unconnected port s_axi_intr_wdata[7]
WARNING: [Synth 8-3331] design TestMultiReg_InterruptGenerator_0_0 has unconnected port s_axi_intr_wdata[6]
WARNING: [Synth 8-3331] design TestMultiReg_InterruptGenerator_0_0 has unconnected port s_axi_intr_wdata[5]
WARNING: [Synth 8-3331] design TestMultiReg_InterruptGenerator_0_0 has unconnected port s_axi_intr_wdata[4]
WARNING: [Synth 8-3331] design TestMultiReg_InterruptGenerator_0_0 has unconnected port s_axi_intr_wdata[3]
WARNING: [Synth 8-3331] design TestMultiReg_InterruptGenerator_0_0 has unconnected port s_axi_intr_wdata[2]
WARNING: [Synth 8-3331] design TestMultiReg_InterruptGenerator_0_0 has unconnected port s_axi_intr_wdata[1]
WARNING: [Synth 8-3331] design TestMultiReg_InterruptGenerator_0_0 has unconnected port s_axi_intr_wstrb[3]
WARNING: [Synth 8-3331] design TestMultiReg_InterruptGenerator_0_0 has unconnected port s_axi_intr_wstrb[2]
WARNING: [Synth 8-3331] design TestMultiReg_InterruptGenerator_0_0 has unconnected port s_axi_intr_wstrb[1]
WARNING: [Synth 8-3331] design TestMultiReg_InterruptGenerator_0_0 has unconnected port s_axi_intr_wstrb[0]
WARNING: [Synth 8-3331] design TestMultiReg_InterruptGenerator_0_0 has unconnected port s_axi_intr_arprot[2]
WARNING: [Synth 8-3331] design TestMultiReg_InterruptGenerator_0_0 has unconnected port s_axi_intr_arprot[1]
WARNING: [Synth 8-3331] design TestMultiReg_InterruptGenerator_0_0 has unconnected port s_axi_intr_arprot[0]
INFO: [Synth 8-3886] merging instance 'U0/InterruptMultiReg_v1_0_S_AXI_INTR_inst/axi_rresp_reg[0]' (FDRE) to 'U0/InterruptMultiReg_v1_0_S_AXI_INTR_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/InterruptMultiReg_v1_0_S_AXI_INTR_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/InterruptMultiReg_v1_0_S_AXI_INTR_inst/axi_bresp_reg[0]' (FDRE) to 'U0/InterruptMultiReg_v1_0_S_AXI_INTR_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/InterruptMultiReg_v1_0_S_AXI_INTR_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (U0/InterruptMultiReg_v1_0_S_AXI_INTR_inst/axi_bresp_reg[1]) is unused and will be removed from module TestMultiReg_InterruptGenerator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/InterruptMultiReg_v1_0_S_AXI_INTR_inst/axi_awaddr_reg[1]) is unused and will be removed from module TestMultiReg_InterruptGenerator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/InterruptMultiReg_v1_0_S_AXI_INTR_inst/axi_awaddr_reg[0]) is unused and will be removed from module TestMultiReg_InterruptGenerator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/InterruptMultiReg_v1_0_S_AXI_INTR_inst/axi_araddr_reg[1]) is unused and will be removed from module TestMultiReg_InterruptGenerator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/InterruptMultiReg_v1_0_S_AXI_INTR_inst/axi_araddr_reg[0]) is unused and will be removed from module TestMultiReg_InterruptGenerator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/InterruptMultiReg_v1_0_S_AXI_INTR_inst/axi_rresp_reg[1]) is unused and will be removed from module TestMultiReg_InterruptGenerator_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 733.023 ; gain = 457.891
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 753.910 ; gain = 478.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 753.910 ; gain = 478.777
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 773.531 ; gain = 498.398
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 773.531 ; gain = 498.398
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 773.531 ; gain = 498.398
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 773.531 ; gain = 498.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 773.531 ; gain = 498.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 773.531 ; gain = 498.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 773.531 ; gain = 498.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     6|
|3     |LUT3 |     4|
|4     |LUT4 |     7|
|5     |LUT5 |     2|
|6     |LUT6 |     9|
|7     |FDRE |    23|
|8     |FDSE |     4|
+------+-----+------+

Report Instance Areas: 
+------+-------------------------------------------+----------------------------------+------+
|      |Instance                                   |Module                            |Cells |
+------+-------------------------------------------+----------------------------------+------+
|1     |top                                        |                                  |    56|
|2     |  U0                                       |InterruptMultiReg_v1_0            |    56|
|3     |    InterruptMultiReg_v1_0_S_AXI_INTR_inst |InterruptMultiReg_v1_0_S_AXI_INTR |    56|
+------+-------------------------------------------+----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 773.531 ; gain = 498.398
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 41 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 773.531 ; gain = 194.234
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 773.531 ; gain = 498.398
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
58 Infos, 84 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 775.359 ; gain = 508.195
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/depot/Projects/ETF_2021/TestMultiReg/TestMultiReg.runs/TestMultiReg_InterruptGenerator_0_0_synth_1/TestMultiReg_InterruptGenerator_0_0.dcp' has been generated.
