{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1658043519665 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1658043519665 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 17 15:38:39 2022 " "Processing started: Sun Jul 17 15:38:39 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1658043519665 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1658043519665 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off decimal -c decimal " "Command: quartus_map --read_settings_files=on --write_settings_files=off decimal -c decimal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1658043519665 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1658043520595 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 decoder_7_seg.v(45) " "Verilog HDL Expression warning at decoder_7_seg.v(45): truncated literal to match 8 bits" {  } { { "decoder_7_seg.v" "" { Text "D:/decimal/decoder_7_seg.v" 45 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1658043520755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_7_seg.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_7_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_7_seg " "Found entity 1: decoder_7_seg" {  } { { "decoder_7_seg.v" "" { Text "D:/decimal/decoder_7_seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658043520755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1658043520755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_7_seg.v 1 1 " "Found 1 design units, including 1 entities, in source file display_7_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_7_seg " "Found entity 1: display_7_seg" {  } { { "display_7_seg.v" "" { Text "D:/decimal/display_7_seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658043520765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1658043520765 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Delay_test.v(50) " "Verilog HDL information at Delay_test.v(50): always construct contains both blocking and non-blocking assignments" {  } { { "Delay_test.v" "" { Text "D:/decimal/Delay_test.v" 50 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1658043520765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay_test.v 1 1 " "Found 1 design units, including 1 entities, in source file delay_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 Delay_test " "Found entity 1: Delay_test" {  } { { "Delay_test.v" "" { Text "D:/decimal/Delay_test.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658043520765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1658043520765 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Delay_test " "Elaborating entity \"Delay_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1658043520865 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "number1 Delay_test.v(38) " "Verilog HDL or VHDL warning at Delay_test.v(38): object \"number1\" assigned a value but never read" {  } { { "Delay_test.v" "" { Text "D:/decimal/Delay_test.v" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1658043520865 "|Delay_test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "number2 Delay_test.v(39) " "Verilog HDL or VHDL warning at Delay_test.v(39): object \"number2\" assigned a value but never read" {  } { { "Delay_test.v" "" { Text "D:/decimal/Delay_test.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1658043520865 "|Delay_test"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "remainder Delay_test.v(40) " "Verilog HDL warning at Delay_test.v(40): object remainder used but never assigned" {  } { { "Delay_test.v" "" { Text "D:/decimal/Delay_test.v" 40 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1658043520865 "|Delay_test"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "result Delay_test.v(42) " "Verilog HDL warning at Delay_test.v(42): object result used but never assigned" {  } { { "Delay_test.v" "" { Text "D:/decimal/Delay_test.v" 42 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1658043520865 "|Delay_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Delay_test.v(63) " "Verilog HDL assignment warning at Delay_test.v(63): truncated value with size 32 to match size of target (5)" {  } { { "Delay_test.v" "" { Text "D:/decimal/Delay_test.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1658043520865 "|Delay_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Delay_test.v(64) " "Verilog HDL assignment warning at Delay_test.v(64): truncated value with size 32 to match size of target (5)" {  } { { "Delay_test.v" "" { Text "D:/decimal/Delay_test.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1658043520865 "|Delay_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Delay_test.v(65) " "Verilog HDL assignment warning at Delay_test.v(65): truncated value with size 32 to match size of target (5)" {  } { { "Delay_test.v" "" { Text "D:/decimal/Delay_test.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1658043520865 "|Delay_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 Delay_test.v(76) " "Verilog HDL assignment warning at Delay_test.v(76): truncated value with size 32 to match size of target (27)" {  } { { "Delay_test.v" "" { Text "D:/decimal/Delay_test.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1658043520865 "|Delay_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Delay_test.v(83) " "Verilog HDL assignment warning at Delay_test.v(83): truncated value with size 2 to match size of target (1)" {  } { { "Delay_test.v" "" { Text "D:/decimal/Delay_test.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1658043520865 "|Delay_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Delay_test.v(89) " "Verilog HDL assignment warning at Delay_test.v(89): truncated value with size 2 to match size of target (1)" {  } { { "Delay_test.v" "" { Text "D:/decimal/Delay_test.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1658043520875 "|Delay_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Delay_test.v(95) " "Verilog HDL assignment warning at Delay_test.v(95): truncated value with size 2 to match size of target (1)" {  } { { "Delay_test.v" "" { Text "D:/decimal/Delay_test.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1658043520875 "|Delay_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Delay_test.v(101) " "Verilog HDL assignment warning at Delay_test.v(101): truncated value with size 2 to match size of target (1)" {  } { { "Delay_test.v" "" { Text "D:/decimal/Delay_test.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1658043520875 "|Delay_test"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "remainder 0 Delay_test.v(40) " "Net \"remainder\" at Delay_test.v(40) has no driver or initial value, using a default initial value '0'" {  } { { "Delay_test.v" "" { Text "D:/decimal/Delay_test.v" 40 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1658043520875 "|Delay_test"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "result 0 Delay_test.v(42) " "Net \"result\" at Delay_test.v(42) has no driver or initial value, using a default initial value '0'" {  } { { "Delay_test.v" "" { Text "D:/decimal/Delay_test.v" 42 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1658043520875 "|Delay_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_7_seg display_7_seg:display " "Elaborating entity \"display_7_seg\" for hierarchy \"display_7_seg:display\"" {  } { { "Delay_test.v" "display" { Text "D:/decimal/Delay_test.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658043520875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_7_seg display_7_seg:display\|decoder_7_seg:decoder " "Elaborating entity \"decoder_7_seg\" for hierarchy \"display_7_seg:display\|decoder_7_seg:decoder\"" {  } { { "display_7_seg.v" "decoder" { Text "D:/decimal/display_7_seg.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658043520885 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1658043522295 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SEG\[0\] GND " "Pin \"SEG\[0\]\" is stuck at GND" {  } { { "Delay_test.v" "" { Text "D:/decimal/Delay_test.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1658043522455 "|Delay_test|SEG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG\[1\] GND " "Pin \"SEG\[1\]\" is stuck at GND" {  } { { "Delay_test.v" "" { Text "D:/decimal/Delay_test.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1658043522455 "|Delay_test|SEG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG\[2\] GND " "Pin \"SEG\[2\]\" is stuck at GND" {  } { { "Delay_test.v" "" { Text "D:/decimal/Delay_test.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1658043522455 "|Delay_test|SEG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG\[3\] GND " "Pin \"SEG\[3\]\" is stuck at GND" {  } { { "Delay_test.v" "" { Text "D:/decimal/Delay_test.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1658043522455 "|Delay_test|SEG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG\[5\] GND " "Pin \"SEG\[5\]\" is stuck at GND" {  } { { "Delay_test.v" "" { Text "D:/decimal/Delay_test.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1658043522455 "|Delay_test|SEG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIGIT\[4\] GND " "Pin \"DIGIT\[4\]\" is stuck at GND" {  } { { "Delay_test.v" "" { Text "D:/decimal/Delay_test.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1658043522455 "|Delay_test|DIGIT[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1658043522455 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1658043522825 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1658043523235 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/decimal/output_files/decimal.map.smsg " "Generated suppressed messages file D:/decimal/output_files/decimal.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1658043523325 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1658043523545 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1658043523545 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "116 " "Implemented 116 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1658043523655 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1658043523655 ""} { "Info" "ICUT_CUT_TM_LCELLS" "98 " "Implemented 98 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1658043523655 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1658043523655 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "451 " "Peak virtual memory: 451 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1658043523705 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 17 15:38:43 2022 " "Processing ended: Sun Jul 17 15:38:43 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1658043523705 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1658043523705 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1658043523705 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1658043523705 ""}
