Fitter report for fibre_rx_wrapper compilation.
Tue Nov 02 09:54:35 2004
Version 3.0 Build 199 06/26/2003 SJ Full Version

Command: quartus_fit --import_settings_files=off --export_settings_files=off fibre_rx_wrapper -c fibre_rx_wrapper



---------------------
; Table of Contents ;
---------------------
   1. Legal Notice
   2. Flow Summary
   3. Flow Settings
   4. Flow Elapsed Time
   5. Fitter Summary
   6. Fitter Settings
   7. Fitter Device Options
   8. Fitter Equations
   9. Floorplan View
  10. Pin-Out File
  11. Resource Usage Summary
  12. Input Pins
  13. Output Pins
  14. I/O Bank Usage
  15. All Package Pins
  16. PLL Summary
  17. PLL Usage
  18. Output Pin Load For Reported TCO
  19. Fitter Resource Utilization by Entity
  20. Delay Chain Summary
  21. Control Signals
  22. Global & Other Fast Signals
  23. Non-Global High Fan-Out Signals
  24. RAM Summary
  25. Interconnect Usage Summary
  26. LAB Logic Elements
  27. LAB-wide Signals
  28. LAB Signals Sourced
  29. LAB Signals Sourced Out
  30. LAB Distinct Inputs
  31. Fitter Messages


----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2003 Altera Corporation
Any  megafunction  design,  and related netlist (encrypted  or  decrypted),
support information,  device programming or simulation file,  and any other
associated  documentation or information  provided by  Altera  or a partner
under  Altera's   Megafunction   Partnership   Program  may  be  used  only
to program  PLD  devices (but not masked  PLD  devices) from  Altera.   Any
other  use  of such  megafunction  design,  netlist,  support  information,
device programming or simulation file,  or any other  related documentation
or information  is prohibited  for  any  other purpose,  including, but not
limited to  modification,  reverse engineering,  de-compiling, or use  with
any other  silicon devices,  unless such use is  explicitly  licensed under
a separate agreement with  Altera  or a megafunction partner.  Title to the
intellectual property,  including patents,  copyrights,  trademarks,  trade
secrets,  or maskworks,  embodied in any such megafunction design, netlist,
support  information,  device programming or simulation file,  or any other
related documentation or information provided by  Altera  or a megafunction
partner, remains with Altera, the megafunction partner, or their respective
licensors. No other licenses, including any licenses needed under any third
party's intellectual property, are provided herein.



--------------------------------------------------------------------
; Flow Summary                                                     ;
--------------------------------------------------------------------
; Flow Status              ; Successful - Tue Nov 02 09:54:35 2004 ;
; Compiler Setting Name    ; fibre_rx_wrapper                      ;
; Top-level Entity Name    ; fibre_rx_wrapper                      ;
; Family                   ; Stratix                               ;
; Device                   ; EP1S30F780C5                          ;
; Total logic elements     ; 4,098 / 32,470 ( 12 % )               ;
; Total pins               ; 18 / 597 ( 3 % )                      ;
; Total memory bits        ; 61,440 / 3,317,184 ( 1 % )            ;
; DSP block 9-bit elements ; 0 / 96 ( 0 % )                        ;
; Total PLLs               ; 1 / 10 ( 10 % )                       ;
; Total DLLs               ; 0 / 2 ( 0 % )                         ;
--------------------------------------------------------------------


-----------------------------------------------
; Flow Settings                               ;
-----------------------------------------------
; Option                ; Setting             ;
-----------------------------------------------
; Start date & time     ; 11/02/2004 09:49:44 ;
; Main task             ; Compilation         ;
; Compiler Setting Name ; fibre_rx_wrapper    ;
-----------------------------------------------


---------------------------------------
; Flow Elapsed Time                   ;
---------------------------------------
; Module Name          ; Elapsed Time ;
---------------------------------------
; Analysis & Synthesis ; 00:01:19     ;
; Fitter               ; 00:03:34     ;
; Total                ; 00:04:53     ;
---------------------------------------


--------------------------------------------------------------------
; Fitter Summary                                                   ;
--------------------------------------------------------------------
; Fitter Status            ; Successful - Tue Nov 02 09:54:35 2004 ;
; Compiler Setting Name    ; fibre_rx_wrapper                      ;
; Top-level Entity Name    ; fibre_rx_wrapper                      ;
; Family                   ; Stratix                               ;
; Device                   ; EP1S30F780C5                          ;
; Total logic elements     ; 4,098 / 32,470 ( 12 % )               ;
; Total pins               ; 18 / 597 ( 3 % )                      ;
; Total memory bits        ; 61,440 / 3,317,184 ( 1 % )            ;
; DSP block 9-bit elements ; 0 / 96 ( 0 % )                        ;
; Total PLLs               ; 1 / 10 ( 10 % )                       ;
; Total DLLs               ; 0 / 2 ( 0 % )                         ;
--------------------------------------------------------------------


-------------------------------------------------------------------------------------------------------------------------------------
; Fitter Settings                                                                                                                   ;
-------------------------------------------------------------------------------------------------------------------------------------
; Option                                     ; Setting                                                                              ;
-------------------------------------------------------------------------------------------------------------------------------------
; Device                                     ; EP1S30F780C5                                                                         ;
; Fast Fit compilation                       ; Off                                                                                  ;
; Optimize IOC register placement for timing ; On                                                                                   ;
; Optimize timing                            ; Normal Compilation                                                                   ;
; Enable SignalTap II Logic Analyzer         ; On                                                                                   ;
; SignalTap II File name                     ; c:\scuba2_repository\cards\clk_card\test\synth\fibre_rx_wrapper\fibre_rx_wrapper.stp ;
-------------------------------------------------------------------------------------------------------------------------------------


----------------------------------------------------------------------
; Fitter Device Options                                              ;
----------------------------------------------------------------------
; Option                                       ; Setting             ;
----------------------------------------------------------------------
; Auto-restart configuration after error       ; Off                 ;
; Release clears before tri-states             ; Off                 ;
; Enable user-supplied start-up clock (CLKUSR) ; Off                 ;
; Enable device-wide reset (DEV_CLRn)          ; On                  ;
; Enable device-wide output enable (DEV_OE)    ; Off                 ;
; Enable INIT_DONE output                      ; Off                 ;
; Reserve all unused pins                      ; As input tri-stated ;
; Base pin-out file on sameframe device        ; Off                 ;
----------------------------------------------------------------------


---------------------
; Fitter Equations  ;
---------------------
The equations can be found in C:\scuba2_repository\cards\clk_card\test\synth\fibre_rx_wrapper\fibre_rx_wrapper.fit.eqn.


-------------------
; Floorplan View  ;
-------------------
Floorplan report data cannot be output to ASCII.
Please use Quartus II to view the floorplan report data.


-----------------
; Pin-Out File  ;
-----------------
The pin-out file can be found in C:\scuba2_repository\cards\clk_card\test\synth\fibre_rx_wrapper\fibre_rx_wrapper.pin.


-----------------------------------------------------------------------------------
; Resource Usage Summary                                                          ;
-----------------------------------------------------------------------------------
; Resource                   ; Usage                                              ;
-----------------------------------------------------------------------------------
; Logic cells                ; 4,098 / 32,470 ( 12 % )                            ;
; Registers                  ; 3,415 / 35,972 ( 9 % )                             ;
; User inserted logic cells  ; 0                                                  ;
; I/O pins                   ; 18 / 597 ( 3 % )                                   ;
;     -- Clock pins          ; 2 / 16 ( 12 % )                                    ;
; Global signals             ; 16                                                 ;
; M512s                      ; 0 / 295 ( 0 % )                                    ;
; M4Ks                       ; 14 / 171 ( 8 % )                                   ;
; M-RAMs                     ; 0 / 4 ( 0 % )                                      ;
; Total memory bits          ; 61,440 / 3,317,184 ( 1 % )                         ;
; Total RAM block bits       ; 64,512 / 3,317,184 ( 1 % )                         ;
; DSP block 9-bit elements   ; 0 / 96 ( 0 % )                                     ;
; Global clocks              ; 16 / 16 ( 100 % )                                  ;
; Regional clocks            ; 0 / 16 ( 0 % )                                     ;
; Fast regional clocks       ; 0 / 32 ( 0 % )                                     ;
; DIFFIOCLKs                 ; 0 / 32 ( 0 % )                                     ;
; SERDES transmitters        ; 0 / 82 ( 0 % )                                     ;
; SERDES receivers           ; 0 / 82 ( 0 % )                                     ;
; Maximum fan-out node       ; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_366~0 ;
; Maximum fan-out            ; 2124                                               ;
; Total fan-out              ; 20579                                              ;
; Average fan-out            ; 4.97                                               ;
-----------------------------------------------------------------------------------


--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
; Input Pins                                                                                                                                                                                                                                                             ;
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
; Name             ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Location assigned by ;
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
; clk_i            ; K17   ; 3        ; 36           ; 58           ; 2           ; 677                   ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; fibre_rx_ckr     ; AE10  ; 7        ; 64           ; 0            ; 1           ; 68                    ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; fibre_rx_data[0] ; AG9   ; 7        ; 66           ; 0            ; 2           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; fibre_rx_data[1] ; AF9   ; 7        ; 68           ; 0            ; 1           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; fibre_rx_data[2] ; AE9   ; 7        ; 68           ; 0            ; 0           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; fibre_rx_data[3] ; AH8   ; 7        ; 68           ; 0            ; 2           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; fibre_rx_data[4] ; AH9   ; 7        ; 68           ; 0            ; 5           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; fibre_rx_data[5] ; AD8   ; 7        ; 71           ; 0            ; 0           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; fibre_rx_data[6] ; AF8   ; 7        ; 71           ; 0            ; 2           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; fibre_rx_data[7] ; AG8   ; 7        ; 71           ; 0            ; 5           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; fibre_rx_rdy     ; AE14  ; 7        ; 47           ; 0            ; 2           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; fibre_rx_rvs     ; AD10  ; 7        ; 66           ; 0            ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; fibre_rx_sc_nd   ; AF10  ; 7        ; 64           ; 0            ; 4           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; fibre_rx_status  ; AH10  ; 7        ; 64           ; 0            ; 5           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; rst_i            ; P2    ; 5        ; 85           ; 32           ; 3           ; 349                   ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; Fitter               ;
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
; Output Pins                                                                                                                                                                                                                                                                                         ;
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Output Register ; Output Enable Register ; Power Up High ; Slow Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; Turbo Bit ; I/O Standard ; Current Strength ; Termination ; Location assigned by ;
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
; fibre_rx_clk ; C15   ; 10       ; 38           ; 58           ; 4           ; no              ; no                     ; no            ; no             ; no              ; no         ; no       ; Off          ; no        ; LVTTL        ; 24mA             ; Off         ; User                 ;
; fibre_tx_clk ; K14   ; 9        ; 43           ; 58           ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no       ; Off          ; no        ; LVTTL        ; 24mA             ; Off         ; User                 ;
; test1_o      ; B15   ; 10       ; 38           ; 58           ; 5           ; no              ; no                     ; no            ; no             ; no              ; no         ; no       ; Off          ; no        ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------
; I/O Bank Usage              ;
-------------------------------
; I/O Bank ; Usage            ;
-------------------------------
; 1        ; 0 / 70 ( 0 % )   ;
; 2        ; 0 / 74 ( 0 % )   ;
; 3        ; 1 / 70 ( 1 % )   ;
; 4        ; 1 / 74 ( 1 % )   ;
; 5        ; 1 / 74 ( 1 % )   ;
; 6        ; 0 / 70 ( 0 % )   ;
; 7        ; 14 / 74 ( 18 % ) ;
; 8        ; 0 / 71 ( 0 % )   ;
; 9        ; 1 / 6 ( 16 % )   ;
; 10       ; 2 / 4 ( 50 % )   ;
; 11       ; 0 / 6 ( 0 % )    ;
; 12       ; 0 / 4 ( 0 % )    ;
-------------------------------


----------------------------------------------------------------------------------------------------
; All Package Pins                                                                                 ;
----------------------------------------------------------------------------------------------------
; Location ; I/O Bank ; Pin Name/Usage         ; I/O Standard ; Voltage ; I/O Type   ; Termination ;
----------------------------------------------------------------------------------------------------
; A2       ; 4        ; VCCIO4                 ;              ; 3.3V    ; --         ; --          ;
; A3       ; 4        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; A4       ; 4        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; A5       ; 4        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; A6       ; 4        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; A7       ; 4        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; A8       ; 4        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; A9       ; 4        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; A10      ; 4        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; A11      ; 4        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; A12      ; 4        ; VCCIO4                 ;              ; 3.3V    ; --         ; --          ;
; A13      ; 4        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; A14      ; 1        ; GND                    ;              ;         ; --         ; --          ;
; A15      ; 1        ; GND                    ;              ;         ; --         ; --          ;
; A16      ; 3        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; A17      ; 3        ; VCCIO3                 ;              ; 3.3V    ; --         ; --          ;
; A18      ; 3        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; A19      ; 3        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; A20      ; 3        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; A21      ; 3        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; A22      ; 3        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; A23      ; 3        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; A24      ; 3        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; A25      ; 3        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; A26      ; 3        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; A27      ; 3        ; VCCIO3                 ;              ; 3.3V    ; --         ; --          ;
; AA1      ; 6        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; AA2      ; 6        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; AA3      ; 6        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; AA4      ; 6        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; AA5      ; 6        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; AA6      ; 6        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; AA7      ; 6        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; AA8      ; 6        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; AA9      ; 7        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AA10     ; 7        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AA11     ; 7        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AA12     ; 7        ; ^VCCSEL                ;              ;         ; --         ; --          ;
; AA13     ; 1        ; VCCG_PLL6              ;              ; 1.5V    ; --         ; --          ;
; AA14     ; 11       ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AA15     ; 11       ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AA16     ; 1        ; GND                    ;              ;         ; --         ; --          ;
; AA17     ; 8        ; GND+                   ;              ;         ; Column I/O ; --          ;
; AA18     ; 8        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AA19     ; 8        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AA20     ; 8        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AA21     ; 1        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; AA22     ; 1        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; AA23     ; 1        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; AA24     ; 1        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; AA25     ; 1        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; AA26     ; 1        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; AA27     ; 1        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; AA28     ; 1        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; AB1      ; 6        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; AB2      ; 6        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; AB3      ; 6        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; AB4      ; 6        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; AB5      ; 6        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; AB6      ; 6        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; AB7      ; 7        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AB8      ; 7        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AB9      ; 7        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AB10     ; 7        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AB11     ; 7        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AB12     ; 7        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AB13     ; 7        ; ^nCE                   ;              ;         ; --         ; --          ;
; AB14     ; 1        ; GNDG_PLL6              ;              ;         ; --         ; --          ;
; AB15     ; 8        ; ^MSEL2                 ;              ;         ; --         ; --          ;
; AB16     ; 12       ; VCC_PLL6_OUTB          ;              ; 3.3V    ; --         ; --          ;
; AB17     ; 8        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AB18     ; 8        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AB19     ; 8        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AB20     ; 8        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AB21     ; 8        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AB22     ; 8        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AB23     ; 1        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; AB24     ; 1        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; AB25     ; 1        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; AB26     ; 1        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; AB27     ; 1        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; AB28     ; 1        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; AC1      ; 6        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; AC2      ; 6        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; AC3      ; 1        ; NC                     ;              ;         ; --         ; --          ;
; AC4      ; 1        ; NC                     ;              ;         ; --         ; --          ;
; AC5      ; 7        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AC6      ; 7        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AC7      ; 7        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AC8      ; 7        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AC9      ; 7        ; +~DEV_CLRn~            ; LVTTL        ;         ; Column I/O ; Off         ;
; AC10     ; 7        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AC11     ; 7        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AC12     ; 7        ; ^PORSEL                ;              ;         ; --         ; --          ;
; AC13     ; 7        ; ^nCEO                  ;              ;         ; --         ; --          ;
; AC14     ; 11       ; VCC_PLL6_OUTA          ;              ; 3.3V    ; --         ; --          ;
; AC15     ; 1        ; GND                    ;              ;         ; --         ; --          ;
; AC16     ; 8        ; ^MSEL0                 ;              ;         ; --         ; --          ;
; AC17     ; 8        ; GND+                   ;              ;         ; Column I/O ; --          ;
; AC18     ; 8        ; PLL_ENA                ;              ;         ; --         ; --          ;
; AC19     ; 8        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AC20     ; 8        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AC21     ; 8        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AC22     ; 8        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AC23     ; 8        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AC24     ; 8        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AC25     ; 1        ; NC                     ;              ;         ; --         ; --          ;
; AC26     ; 1        ; NC                     ;              ;         ; --         ; --          ;
; AC27     ; 1        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; AC28     ; 1        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; AD1      ; 6        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; AD2      ; 6        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; AD3      ; 1        ; NC                     ;              ;         ; --         ; --          ;
; AD4      ; 1        ; NC                     ;              ;         ; --         ; --          ;
; AD5      ; 7        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AD6      ; 7        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AD7      ; 7        ; GND                    ;              ;         ; --         ; --          ;
; AD8      ; 7        ; fibre_rx_data[5]       ; LVTTL        ;         ; Column I/O ; Off         ;
; AD9      ; 7        ; GND                    ;              ;         ; --         ; --          ;
; AD10     ; 7        ; fibre_rx_rvs           ; LVTTL        ;         ; Column I/O ; Off         ;
; AD11     ; 7        ; GND                    ;              ;         ; --         ; --          ;
; AD12     ; 7        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AD13     ; 7        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AD14     ; 7        ; GND+                   ;              ;         ; Column I/O ; --          ;
; AD15     ; 11       ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AD16     ; 8        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AD17     ; 8        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AD18     ; 8        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AD19     ; 8        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AD20     ; 8        ; GND                    ;              ;         ; --         ; --          ;
; AD21     ; 8        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AD22     ; 8        ; GND                    ;              ;         ; --         ; --          ;
; AD23     ; 8        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AD24     ; 8        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AD25     ; 1        ; NC                     ;              ;         ; --         ; --          ;
; AD26     ; 1        ; NC                     ;              ;         ; --         ; --          ;
; AD27     ; 1        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; AD28     ; 1        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; AE1      ; 6        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; AE2      ; 6        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; AE3      ; 6        ; GND                    ;              ;         ; --         ; --          ;
; AE4      ; 7        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AE5      ; 7        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AE6      ; 7        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AE7      ; 7        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AE8      ; 7        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AE9      ; 7        ; fibre_rx_data[2]       ; LVTTL        ;         ; Column I/O ; Off         ;
; AE10     ; 7        ; fibre_rx_ckr           ; LVTTL        ;         ; Column I/O ; Off         ;
; AE11     ; 7        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AE12     ; 7        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AE13     ; 7        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AE14     ; 7        ; fibre_rx_rdy           ; LVTTL        ;         ; Column I/O ; Off         ;
; AE15     ; 11       ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AE16     ; 8        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AE17     ; 8        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AE18     ; 8        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AE19     ; 8        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AE20     ; 8        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AE21     ; 8        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AE22     ; 8        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AE23     ; 8        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AE24     ; 8        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AE25     ; 8        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AE26     ; 1        ; GND                    ;              ;         ; --         ; --          ;
; AE27     ; 1        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; AE28     ; 1        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; AF1      ; 6        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; AF2      ; 6        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; AF3      ; 1        ; GND                    ;              ;         ; --         ; --          ;
; AF4      ; 7        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AF5      ; 7        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AF6      ; 7        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AF7      ; 7        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AF8      ; 7        ; fibre_rx_data[6]       ; LVTTL        ;         ; Column I/O ; Off         ;
; AF9      ; 7        ; fibre_rx_data[1]       ; LVTTL        ;         ; Column I/O ; Off         ;
; AF10     ; 7        ; fibre_rx_sc_nd         ; LVTTL        ;         ; Column I/O ; Off         ;
; AF11     ; 7        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AF12     ; 7        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AF13     ; 7        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AF14     ; 1        ; GNDA_PLL6              ;              ;         ; --         ; --          ;
; AF15     ; 12       ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AF16     ; 8        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AF17     ; 8        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AF18     ; 8        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AF19     ; 8        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AF20     ; 8        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AF21     ; 8        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AF22     ; 8        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AF23     ; 8        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AF24     ; 8        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AF25     ; 8        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AF26     ; 1        ; GND                    ;              ;         ; --         ; --          ;
; AF27     ; 1        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; AF28     ; 1        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; AG1      ; 6        ; VCCIO6                 ;              ; 3.3V    ; --         ; --          ;
; AG2      ; 1        ; GND                    ;              ;         ; --         ; --          ;
; AG3      ; 7        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AG4      ; 7        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AG5      ; 7        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AG6      ; 7        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AG7      ; 7        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AG8      ; 7        ; fibre_rx_data[7]       ; LVTTL        ;         ; Column I/O ; Off         ;
; AG9      ; 7        ; fibre_rx_data[0]       ; LVTTL        ;         ; Column I/O ; Off         ;
; AG10     ; 7        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AG11     ; 7        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AG12     ; 7        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AG13     ; 7        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AG14     ; 1        ; VCCA_PLL6              ;              ; 1.5V    ; --         ; --          ;
; AG15     ; 12       ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AG16     ; 8        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AG17     ; 8        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AG18     ; 8        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AG19     ; 8        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AG20     ; 8        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AG21     ; 8        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AG22     ; 8        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AG23     ; 8        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AG24     ; 8        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AG25     ; 8        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AG26     ; 8        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AG27     ; 1        ; GND                    ;              ;         ; --         ; --          ;
; AG28     ; 1        ; VCCIO1                 ;              ; 3.3V    ; --         ; --          ;
; AH2      ; 7        ; VCCIO7                 ;              ; 3.3V    ; --         ; --          ;
; AH3      ; 7        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AH4      ; 7        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AH5      ; 7        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AH6      ; 7        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AH7      ; 7        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AH8      ; 7        ; fibre_rx_data[3]       ; LVTTL        ;         ; Column I/O ; Off         ;
; AH9      ; 7        ; fibre_rx_data[4]       ; LVTTL        ;         ; Column I/O ; Off         ;
; AH10     ; 7        ; fibre_rx_status        ; LVTTL        ;         ; Column I/O ; Off         ;
; AH11     ; 7        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AH12     ; 7        ; VCCIO7                 ;              ; 3.3V    ; --         ; --          ;
; AH13     ; 7        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AH14     ; 1        ; GND                    ;              ;         ; --         ; --          ;
; AH15     ; 1        ; GND                    ;              ;         ; --         ; --          ;
; AH16     ; 8        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AH17     ; 8        ; VCCIO8                 ;              ; 3.3V    ; --         ; --          ;
; AH18     ; 8        ; GND                    ;              ;         ; --         ; --          ;
; AH19     ; 8        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AH20     ; 8        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AH21     ; 8        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AH22     ; 8        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AH23     ; 8        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AH24     ; 8        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AH25     ; 8        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AH26     ; 8        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; AH27     ; 8        ; VCCIO8                 ;              ; 3.3V    ; --         ; --          ;
; B1       ; 5        ; VCCIO5                 ;              ; 3.3V    ; --         ; --          ;
; B2       ; 1        ; GND                    ;              ;         ; --         ; --          ;
; B3       ; 4        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; B4       ; 4        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; B5       ; 4        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; B6       ; 4        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; B7       ; 4        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; B8       ; 4        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; B9       ; 4        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; B10      ; 4        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; B11      ; 4        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; B12      ; 4        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; B13      ; 4        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; B14      ; 1        ; DIODEH                 ;              ;         ; --         ; --          ;
; B15      ; 10       ; test1_o                ; LVTTL        ;         ; Column I/O ; Off         ;
; B16      ; 3        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; B17      ; 3        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; B18      ; 3        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; B19      ; 3        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; B20      ; 3        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; B21      ; 3        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; B22      ; 3        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; B23      ; 3        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; B24      ; 3        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; B25      ; 3        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; B26      ; 3        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; B27      ; 1        ; GND                    ;              ;         ; --         ; --          ;
; B28      ; 2        ; VCCIO2                 ;              ; 3.3V    ; --         ; --          ;
; C1       ; 5        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; C2       ; 5        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; C3       ; 1        ; GND                    ;              ;         ; --         ; --          ;
; C4       ; 4        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; C5       ; 4        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; C6       ; 4        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; C7       ; 4        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; C8       ; 4        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; C9       ; 4        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; C10      ; 4        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; C11      ; 4        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; C12      ; 4        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; C13      ; 4        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; C14      ; 1        ; DIODEL                 ;              ;         ; --         ; --          ;
; C15      ; 10       ; fibre_rx_clk           ; LVTTL        ;         ; Column I/O ; Off         ;
; C16      ; 3        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; C17      ; 3        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; C18      ; 3        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; C19      ; 3        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; C20      ; 3        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; C21      ; 3        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; C22      ; 3        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; C23      ; 3        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; C24      ; 3        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; C25      ; 3        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; C26      ; 1        ; GND                    ;              ;         ; --         ; --          ;
; C27      ; 2        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; C28      ; 2        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; D1       ; 5        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; D2       ; 5        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; D3       ; 1        ; NC                     ;              ;         ; --         ; --          ;
; D4       ; 1        ; NC                     ;              ;         ; --         ; --          ;
; D5       ; 4        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; D6       ; 4        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; D7       ; 4        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; D8       ; 4        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; D9       ; 4        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; D10      ; 4        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; D11      ; 4        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; D12      ; 4        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; D13      ; 4        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; D14      ; 1        ; VCCG_PLL5              ;              ; 1.5V    ; --         ; --          ;
; D15      ; 9        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; D16      ; 3        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; D17      ; 3        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; D18      ; 3        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; D19      ; 3        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; D20      ; 3        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; D21      ; 3        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; D22      ; 3        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; D23      ; 3        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; D24      ; 3        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; D25      ; 1        ; NC                     ;              ;         ; --         ; --          ;
; D26      ; 1        ; NC                     ;              ;         ; --         ; --          ;
; D27      ; 2        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; D28      ; 2        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; E1       ; 5        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; E2       ; 5        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; E3       ; 1        ; NC                     ;              ;         ; --         ; --          ;
; E4       ; 1        ; NC                     ;              ;         ; --         ; --          ;
; E5       ; 5        ; GND                    ;              ;         ; --         ; --          ;
; E6       ; 4        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; E7       ; 4        ; GND                    ;              ;         ; --         ; --          ;
; E8       ; 4        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; E9       ; 4        ; GND                    ;              ;         ; --         ; --          ;
; E10      ; 4        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; E11      ; 4        ; GND                    ;              ;         ; --         ; --          ;
; E12      ; 4        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; E13      ; 4        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; E14      ; 1        ; GNDG_PLL5              ;              ;         ; --         ; --          ;
; E15      ; 9        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; E16      ; 3        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; E17      ; 3        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; E18      ; 3        ; GND                    ;              ;         ; --         ; --          ;
; E19      ; 3        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; E20      ; 3        ; GND                    ;              ;         ; --         ; --          ;
; E21      ; 3        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; E22      ; 3        ; GND                    ;              ;         ; --         ; --          ;
; E23      ; 3        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; E24      ; 2        ; GND                    ;              ;         ; --         ; --          ;
; E25      ; 1        ; NC                     ;              ;         ; --         ; --          ;
; E26      ; 1        ; NC                     ;              ;         ; --         ; --          ;
; E27      ; 2        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; E28      ; 2        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; F1       ; 5        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; F2       ; 5        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; F3       ; 5        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; F4       ; 5        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; F5       ; 5        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; F6       ; 5        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; F7       ; 4        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; F8       ; 4        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; F9       ; 4        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; F10      ; 4        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; F11      ; 4        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; F12      ; 4        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; F13      ; 4        ; #altera_reserved_tms   ; LVTTL        ;         ; --         ; Off         ;
; F14      ; 1        ; VCCA_PLL5              ;              ; 1.5V    ; --         ; --          ;
; F15      ; 9        ; VCC_PLL5_OUTA          ;              ; 3.3V    ; --         ; --          ;
; F16      ; 3        ; ^DCLK                  ;              ;         ; --         ; --          ;
; F17      ; 3        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; F18      ; 3        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; F19      ; 3        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; F20      ; 3        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; F21      ; 3        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; F22      ; 3        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; F23      ; 2        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; F24      ; 2        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; F25      ; 2        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; F26      ; 2        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; F27      ; 2        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; F28      ; 2        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; G1       ; 5        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; G2       ; 5        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; G3       ; 5        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; G4       ; 5        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; G5       ; 5        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; G6       ; 5        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; G7       ; 4        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; G8       ; 4        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; G9       ; 4        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; G10      ; 4        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; G11      ; 4        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; G12      ; 4        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; G13      ; 4        ; #altera_reserved_tdi   ; LVTTL        ;         ; --         ; Off         ;
; G14      ; 1        ; GNDA_PLL5              ;              ;         ; --         ; --          ;
; G15      ; 1        ; GND                    ;              ;         ; --         ; --          ;
; G16      ; 10       ; VCC_PLL5_OUTB          ;              ; 3.3V    ; --         ; --          ;
; G17      ; 3        ; ^CONF_DONE             ;              ;         ; --         ; --          ;
; G18      ; 3        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; G19      ; 3        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; G20      ; 1        ; GND                    ;              ;         ; --         ; --          ;
; G21      ; 3        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; G22      ; 3        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; G23      ; 2        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; G24      ; 2        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; G25      ; 2        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; G26      ; 2        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; G27      ; 2        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; G28      ; 2        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; H1       ; 5        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; H2       ; 5        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; H3       ; 5        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; H4       ; 5        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; H5       ; 5        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; H6       ; 5        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; H7       ; 5        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; H8       ; 5        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; H9       ; 4        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; H10      ; 4        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; H11      ; 4        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; H12      ; 4        ; +~DATA0~               ; LVTTL        ;         ; Column I/O ; Off         ;
; H13      ; 4        ; #altera_reserved_tdo   ; LVTTL        ;         ; --         ; Off         ;
; H14      ; 9        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; H15      ; 9        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; H16      ; 1        ; GND                    ;              ;         ; --         ; --          ;
; H17      ; 3        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; H18      ; 3        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; H19      ; 3        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; H20      ; 3        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; H21      ; 2        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; H22      ; 2        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; H23      ; 2        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; H24      ; 2        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; H25      ; 2        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; H26      ; 2        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; H27      ; 2        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; H28      ; 2        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; J1       ; 5        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; J2       ; 5        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; J3       ; 5        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; J4       ; 5        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; J5       ; 5        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; J6       ; 5        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; J7       ; 5        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; J8       ; 5        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; J9       ; 4        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; J10      ; 4        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; J11      ; 4        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; J12      ; 4        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; J13      ; 4        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; J14      ; 4        ; VCCIO4                 ;              ; 3.3V    ; --         ; --          ;
; J15      ; 3        ; VCCIO3                 ;              ; 3.3V    ; --         ; --          ;
; J16      ; 10       ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; J17      ; 3        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; J18      ; 3        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; J19      ; 3        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; J20      ; 3        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; J21      ; 2        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; J22      ; 2        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; J23      ; 2        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; J24      ; 2        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; J25      ; 2        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; J26      ; 2        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; J27      ; 2        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; J28      ; 2        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; K1       ; 5        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; K2       ; 5        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; K3       ; 5        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; K4       ; 5        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; K5       ; 5        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; K6       ; 5        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; K7       ; 5        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; K8       ; 5        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; K9       ; 5        ; GND                    ;              ;         ; --         ; --          ;
; K10      ; 4        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; K11      ; 4        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; K12      ; 4        ; #altera_reserved_tck   ; LVTTL        ;         ; --         ; Off         ;
; K13      ; 4        ; GND+                   ;              ;         ; Column I/O ; --          ;
; K14      ; 9        ; fibre_tx_clk           ; LVTTL        ;         ; Column I/O ; Off         ;
; K15      ; 9        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; K16      ; 10       ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; K17      ; 3        ; clk_i                  ; LVTTL        ;         ; Column I/O ; Off         ;
; K18      ; 3        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; K19      ; 3        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; K20      ; 2        ; GND                    ;              ;         ; --         ; --          ;
; K21      ; 2        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; K22      ; 2        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; K23      ; 2        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; K24      ; 2        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; K25      ; 2        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; K26      ; 2        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; K27      ; 2        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; K28      ; 2        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; L1       ; 5        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; L2       ; 5        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; L3       ; 5        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; L4       ; 5        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; L5       ; 5        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; L6       ; 5        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; L7       ; 5        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; L8       ; 5        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; L9       ; 5        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; L10      ; 5        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; L11      ; 4        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; L12      ; 4        ; #altera_reserved_ntrst ; LVTTL        ;         ; --         ; Off         ;
; L13      ; 4        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; L14      ; 1        ; GND                    ;              ;         ; --         ; --          ;
; L15      ; 1        ; GND                    ;              ;         ; --         ; --          ;
; L16      ; 3        ; ^nCONFIG               ;              ;         ; --         ; --          ;
; L17      ; 3        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; L18      ; 3        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; L19      ; 2        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; L20      ; 2        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; L21      ; 2        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; L22      ; 2        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; L23      ; 2        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; L24      ; 2        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; L25      ; 2        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; L26      ; 2        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; L27      ; 2        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; L28      ; 2        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; M1       ; 5        ; VCCIO5                 ;              ; 3.3V    ; --         ; --          ;
; M2       ; 5        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; M3       ; 5        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; M4       ; 5        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; M5       ; 5        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; M6       ; 5        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; M7       ; 5        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; M8       ; 5        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; M9       ; 5        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; M10      ; 5        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; M11      ; 4        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; M12      ; 4        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; M13      ; 4        ; GND+                   ;              ;         ; Column I/O ; --          ;
; M14      ;          ; VCCINT                 ;              ; 1.5V    ; --         ; --          ;
; M15      ; 1        ; GND                    ;              ;         ; --         ; --          ;
; M16      ; 3        ; ^nSTATUS               ;              ;         ; --         ; --          ;
; M17      ; 3        ; GND+                   ;              ;         ; Column I/O ; --          ;
; M18      ; 3        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; M19      ; 2        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; M20      ; 2        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; M21      ; 2        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; M22      ; 2        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; M23      ; 2        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; M24      ; 2        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; M25      ; 2        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; M26      ; 2        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; M27      ; 2        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; M28      ; 2        ; VCCIO2                 ;              ; 3.3V    ; --         ; --          ;
; N1       ; 5        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; N2       ; 5        ; GND+                   ;              ;         ; Row I/O    ; --          ;
; N3       ; 5        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; N4       ; 5        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; N5       ; 5        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; N6       ; 5        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; N7       ; 5        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; N8       ; 5        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; N9       ; 5        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; N10      ; 5        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; N11      ;          ; VCCINT                 ;              ; 1.5V    ; --         ; --          ;
; N12      ; 1        ; GND                    ;              ;         ; --         ; --          ;
; N13      ;          ; VCCINT                 ;              ; 1.5V    ; --         ; --          ;
; N14      ; 1        ; GND                    ;              ;         ; --         ; --          ;
; N15      ;          ; VCCINT                 ;              ; 1.5V    ; --         ; --          ;
; N16      ; 1        ; GND                    ;              ;         ; --         ; --          ;
; N17      ;          ; VCCINT                 ;              ; 1.5V    ; --         ; --          ;
; N18      ; 1        ; GND                    ;              ;         ; --         ; --          ;
; N19      ; 2        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; N20      ; 2        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; N21      ; 2        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; N22      ; 2        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; N23      ; 2        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; N24      ; 2        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; N25      ; 2        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; N26      ; 2        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; N27      ; 2        ; GND+                   ;              ;         ; Row I/O    ; --          ;
; N28      ; 2        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; P1       ; 1        ; GND                    ;              ;         ; --         ; --          ;
; P2       ; 5        ; rst_i                  ; LVTTL        ;         ; Row I/O    ; Off         ;
; P3       ; 5        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; P4       ; 5        ; GND+                   ;              ;         ; Row I/O    ; --          ;
; P5       ; 1        ; GNDA_PLL4              ;              ;         ; --         ; --          ;
; P6       ; 1        ; VCCA_PLL4              ;              ; 1.5V    ; --         ; --          ;
; P7       ; 1        ; GNDG_PLL4              ;              ;         ; --         ; --          ;
; P8       ; 1        ; VCCG_PLL4              ;              ; 1.5V    ; --         ; --          ;
; P9       ; 5        ; VCCIO5                 ;              ; 3.3V    ; --         ; --          ;
; P10      ; 5        ; GND                    ;              ;         ; --         ; --          ;
; P11      ; 1        ; GND                    ;              ;         ; --         ; --          ;
; P12      ;          ; VCCINT                 ;              ; 1.5V    ; --         ; --          ;
; P13      ; 1        ; GND                    ;              ;         ; --         ; --          ;
; P14      ;          ; VCCINT                 ;              ; 1.5V    ; --         ; --          ;
; P15      ; 1        ; GND                    ;              ;         ; --         ; --          ;
; P16      ;          ; VCCINT                 ;              ; 1.5V    ; --         ; --          ;
; P17      ; 1        ; GND                    ;              ;         ; --         ; --          ;
; P18      ; 1        ; GND                    ;              ;         ; --         ; --          ;
; P19      ; 2        ; GND                    ;              ;         ; --         ; --          ;
; P20      ; 2        ; VCCIO2                 ;              ; 3.3V    ; --         ; --          ;
; P21      ; 1        ; VCCG_PLL1              ;              ; 1.5V    ; --         ; --          ;
; P22      ; 1        ; GNDG_PLL1              ;              ;         ; --         ; --          ;
; P23      ; 1        ; VCCA_PLL1              ;              ; 1.5V    ; --         ; --          ;
; P24      ; 1        ; GNDA_PLL1              ;              ;         ; --         ; --          ;
; P25      ; 2        ; GND+                   ;              ;         ; Row I/O    ; --          ;
; P26      ; 2        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; P27      ; 2        ; GND+                   ;              ;         ; Row I/O    ; --          ;
; P28      ; 1        ; GND                    ;              ;         ; --         ; --          ;
; R1       ; 1        ; GND                    ;              ;         ; --         ; --          ;
; R2       ; 6        ; GND+                   ;              ;         ; Row I/O    ; --          ;
; R3       ; 6        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; R4       ; 6        ; GND+                   ;              ;         ; Row I/O    ; --          ;
; R5       ; 1        ; GNDA_PLL3              ;              ;         ; --         ; --          ;
; R6       ; 1        ; VCCA_PLL3              ;              ; 1.5V    ; --         ; --          ;
; R7       ; 1        ; GNDG_PLL3              ;              ;         ; --         ; --          ;
; R8       ; 1        ; VCCG_PLL3              ;              ; 1.5V    ; --         ; --          ;
; R9       ; 6        ; VCCIO6                 ;              ; 3.3V    ; --         ; --          ;
; R10      ; 6        ; GND                    ;              ;         ; --         ; --          ;
; R11      ; 1        ; GND                    ;              ;         ; --         ; --          ;
; R12      ; 1        ; GND                    ;              ;         ; --         ; --          ;
; R13      ;          ; VCCINT                 ;              ; 1.5V    ; --         ; --          ;
; R14      ; 1        ; GND                    ;              ;         ; --         ; --          ;
; R15      ;          ; VCCINT                 ;              ; 1.5V    ; --         ; --          ;
; R16      ; 1        ; GND                    ;              ;         ; --         ; --          ;
; R17      ;          ; VCCINT                 ;              ; 1.5V    ; --         ; --          ;
; R18      ; 1        ; GND                    ;              ;         ; --         ; --          ;
; R19      ; 1        ; GND                    ;              ;         ; --         ; --          ;
; R20      ; 1        ; VCCIO1                 ;              ; 3.3V    ; --         ; --          ;
; R21      ; 1        ; VCCG_PLL2              ;              ; 1.5V    ; --         ; --          ;
; R22      ; 1        ; GNDG_PLL2              ;              ;         ; --         ; --          ;
; R23      ; 1        ; VCCA_PLL2              ;              ; 1.5V    ; --         ; --          ;
; R24      ; 1        ; GNDA_PLL2              ;              ;         ; --         ; --          ;
; R25      ; 1        ; GND+                   ;              ;         ; Row I/O    ; --          ;
; R26      ; 1        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; R27      ; 1        ; GND+                   ;              ;         ; Row I/O    ; --          ;
; R28      ; 1        ; GND                    ;              ;         ; --         ; --          ;
; T1       ; 6        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; T2       ; 6        ; GND+                   ;              ;         ; Row I/O    ; --          ;
; T3       ; 6        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; T4       ; 6        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; T5       ; 6        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; T6       ; 6        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; T7       ; 6        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; T8       ; 6        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; T9       ; 6        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; T10      ; 6        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; T11      ; 1        ; GND                    ;              ;         ; --         ; --          ;
; T12      ;          ; VCCINT                 ;              ; 1.5V    ; --         ; --          ;
; T13      ; 1        ; GND                    ;              ;         ; --         ; --          ;
; T14      ;          ; VCCINT                 ;              ; 1.5V    ; --         ; --          ;
; T15      ; 1        ; GND                    ;              ;         ; --         ; --          ;
; T16      ;          ; VCCINT                 ;              ; 1.5V    ; --         ; --          ;
; T17      ; 1        ; GND                    ;              ;         ; --         ; --          ;
; T18      ;          ; VCCINT                 ;              ; 1.5V    ; --         ; --          ;
; T19      ; 1        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; T20      ; 1        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; T21      ; 1        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; T22      ; 1        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; T23      ; 1        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; T24      ; 1        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; T25      ; 1        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; T26      ; 1        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; T27      ; 1        ; GND+                   ;              ;         ; Row I/O    ; --          ;
; T28      ; 1        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; U1       ; 6        ; VCCIO6                 ;              ; 3.3V    ; --         ; --          ;
; U2       ; 6        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; U3       ; 6        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; U4       ; 6        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; U5       ; 6        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; U6       ; 6        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; U7       ; 6        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; U8       ; 6        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; U9       ; 6        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; U10      ; 6        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; U11      ;          ; VCCINT                 ;              ; 1.5V    ; --         ; --          ;
; U12      ; 1        ; GND                    ;              ;         ; --         ; --          ;
; U13      ;          ; VCCINT                 ;              ; 1.5V    ; --         ; --          ;
; U14      ; 1        ; GND                    ;              ;         ; --         ; --          ;
; U15      ;          ; VCCINT                 ;              ; 1.5V    ; --         ; --          ;
; U16      ; 1        ; GND                    ;              ;         ; --         ; --          ;
; U17      ;          ; VCCINT                 ;              ; 1.5V    ; --         ; --          ;
; U18      ; 1        ; GND                    ;              ;         ; --         ; --          ;
; U19      ; 1        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; U20      ; 1        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; U21      ; 1        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; U22      ; 1        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; U23      ; 1        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; U24      ; 1        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; U25      ; 1        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; U26      ; 1        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; U27      ; 1        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; U28      ; 1        ; VCCIO1                 ;              ; 3.3V    ; --         ; --          ;
; V1       ; 6        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; V2       ; 6        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; V3       ; 6        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; V4       ; 6        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; V5       ; 6        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; V6       ; 6        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; V7       ; 6        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; V8       ; 6        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; V9       ; 6        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; V10      ; 6        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; V11      ; 7        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; V12      ;          ; VCCINT                 ;              ; 1.5V    ; --         ; --          ;
; V13      ; 1        ; GND                    ;              ;         ; --         ; --          ;
; V14      ; 1        ; GND                    ;              ;         ; --         ; --          ;
; V15      ; 1        ; GND                    ;              ;         ; --         ; --          ;
; V16      ;          ; VCCINT                 ;              ; 1.5V    ; --         ; --          ;
; V17      ; 1        ; GND                    ;              ;         ; --         ; --          ;
; V18      ; 8        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; V19      ; 1        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; V20      ; 1        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; V21      ; 1        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; V22      ; 1        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; V23      ; 1        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; V24      ; 1        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; V25      ; 1        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; V26      ; 1        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; V27      ; 1        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; V28      ; 1        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; W1       ; 6        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; W2       ; 6        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; W3       ; 6        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; W4       ; 6        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; W5       ; 6        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; W6       ; 6        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; W7       ; 6        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; W8       ; 6        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; W9       ; 6        ; GND                    ;              ;         ; --         ; --          ;
; W10      ; 7        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; W11      ; 7        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; W12      ; 7        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; W13      ; 7        ; GND+                   ;              ;         ; Column I/O ; --          ;
; W14      ; 11       ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; W15      ; 11       ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; W16      ; 12       ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; W17      ; 8        ; ^MSEL1                 ;              ;         ; --         ; --          ;
; W18      ; 8        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; W19      ; 8        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; W20      ; 1        ; GND                    ;              ;         ; --         ; --          ;
; W21      ; 1        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; W22      ; 1        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; W23      ; 1        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; W24      ; 1        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; W25      ; 1        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; W26      ; 1        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; W27      ; 1        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; W28      ; 1        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; Y1       ; 6        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; Y2       ; 6        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; Y3       ; 6        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; Y4       ; 6        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; Y5       ; 6        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; Y6       ; 6        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; Y7       ; 6        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; Y8       ; 6        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; Y9       ; 7        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; Y10      ; 7        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; Y11      ; 7        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; Y12      ; 7        ; ^nIO_PULLUP            ;              ;         ; --         ; --          ;
; Y13      ; 7        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; Y14      ; 7        ; VCCIO7                 ;              ; 3.3V    ; --         ; --          ;
; Y15      ; 8        ; VCCIO8                 ;              ; 3.3V    ; --         ; --          ;
; Y16      ; 12       ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; Y17      ; 8        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; Y18      ; 8        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; Y19      ; 8        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; Y20      ; 8        ; RESERVED_INPUT         ;              ;         ; Column I/O ; --          ;
; Y21      ; 1        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; Y22      ; 1        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; Y23      ; 1        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; Y24      ; 1        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; Y25      ; 1        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; Y26      ; 1        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; Y27      ; 1        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
; Y28      ; 1        ; RESERVED_INPUT         ;              ;         ; Row I/O    ; --          ;
----------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------
; PLL Summary                                                                   ;
---------------------------------------------------------------------------------
; Name                         ; fibre_rx_pll:i_pll|altpll:altpll_component|pll ;
---------------------------------------------------------------------------------
; PLL type                     ; Enhanced                                       ;
; Scan chain                   ; None                                           ;
; PLL mode                     ; Zero Delay Buffer                              ;
; Feedback source              ; --                                             ;
; Compensate clock             ; extclock0                                      ;
; Switchover on loss of clock  ; Off                                            ;
; Switchover counter           ; --                                             ;
; Primary clock                ; inclk0                                         ;
; Input frequency 0            ; 25.0 MHz                                       ;
; Input frequency 1            ; --                                             ;
; Nominal VCO frequency        ; 599.88 MHz                                     ;
; Freq min lock                ; 12.5 MHz                                       ;
; Freq max lock                ; 33.33 MHz                                      ;
; Clock Offset                 ; 0 ps                                           ;
; M VCO Tap                    ; 0                                              ;
; M Initial                    ; 1                                              ;
; M value                      ; 24                                             ;
; N value                      ; 1                                              ;
; M counter delay              ; 0 ps                                           ;
; N counter delay              ; 0 ps                                           ;
; M2 value                     ; --                                             ;
; N2 value                     ; --                                             ;
; SS counter                   ; --                                             ;
; Downspread                   ; --                                             ;
; Spread frequency             ; --                                             ;
; Charge pump current          ; 50 uA                                          ;
; Loop filter resistance       ; 1.021000 KOhm                                  ;
; Loop filter capacitance      ; 10 pF                                          ;
; Freq zero                    ; 0.240 MHz                                      ;
; Bandwidth                    ; 550 KHz                                        ;
; Freq pole                    ; 15.844 MHz                                     ;
; enable0 counter              ; --                                             ;
; enable1 counter              ; --                                             ;
; Real time reconfigurable     ; Off                                            ;
; Bit stream for reprogramming ; --                                             ;
; Scan chain MIF file          ; --                                             ;
; PLL location                 ; PLL_5                                          ;
---------------------------------------------------------------------------------


--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
; PLL Usage                                                                                                                                                                                                        ;
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
; Name                                                ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Delay ; Duty Cycle ; Counter ; Counter Delay ; Counter Value ; High / Low ; Initial ; VCO Tap ;
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
; fibre_rx_pll:i_pll|altpll:altpll_component|_extclk0 ; extclock0    ; 1    ; 1   ; 25.0 MHz         ; 0 (0 ps)    ; 0 ps  ; 50/50      ; E0      ; 0 ps          ; 24            ; 12/12 Even ; 1       ; 0       ;
; fibre_rx_pll:i_pll|altpll:altpll_component|_extclk1 ; extclock1    ; 1    ; 1   ; 25.0 MHz         ; 0 (0 ps)    ; 0 ps  ; 50/50      ; E1      ; 0 ps          ; 24            ; 12/12 Even ; 1       ; 0       ;
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------------
; Output Pin Load For Reported TCO                                                         ;
--------------------------------------------------------------------------------------------
; I/O Standard                                ; Load  ; Termination Resistance             ;
--------------------------------------------------------------------------------------------
; LVTTL                                       ; 10 pF ; Not Available                      ;
; LVCMOS                                      ; 10 pF ; Not Available                      ;
; 2.5 V                                       ; 10 pF ; Not Available                      ;
; 1.8 V                                       ; 10 pF ; Not Available                      ;
; 1.5 V                                       ; 10 pF ; Not Available                      ;
; GTL                                         ; 30 pF ; 25 Ohm                             ;
; GTL+                                        ; 30 pF ; 25 Ohm                             ;
; 3.3-V PCI                                   ; 10 pF ; 25 Ohm                             ;
; 3.3-V PCI-X                                 ; 8 pF  ; 25 Ohm                             ;
; Compact PCI                                 ; 10 pF ; 25 Ohm                             ;
; AGP 1X                                      ; 10 pF ; Not Available                      ;
; AGP 2X                                      ; 10 pF ; Not Available                      ;
; CTT                                         ; 30 pF ; 50 Ohm                             ;
; SSTL-3 Class I                              ; 30 pF ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-3 Class II                             ; 30 pF ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-2 Class I                              ; 30 pF ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-2 Class II                             ; 30 pF ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class I                             ; 30 pF ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class II                            ; 30 pF ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; 1.5-V HSTL Class I                          ; 20 pF ; 50 Ohm                             ;
; 1.5-V HSTL Class II                         ; 20 pF ; 25 Ohm                             ;
; 1.8-V HSTL Class I                          ; 20 pF ; 50 Ohm                             ;
; 1.8-V HSTL Class II                         ; 20 pF ; 25 Ohm                             ;
; LVDS                                        ; 4 pF  ; 100 Ohm                            ;
; Differential LVPECL                         ; 4 pF  ; 100 Ohm                            ;
; 3.3-V PCML                                  ; 4 pF  ; 50 Ohm                             ;
; HyperTransport                              ; 4 pF  ; 100 Ohm                            ;
; Differential SSTL-2 (PLL CLK_OUT pins only) ; 30 pF ; (See SSTL-2)                       ;
--------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
; Compilation Hierarchy Node                                                              ; Logic Cells ; Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                        ;
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
; |fibre_rx_wrapper                                                                       ; 4098 (28)   ; 3415      ; 61440       ; 0            ; 0       ; 0         ; 0         ; 18   ; 0            ; 683 (27)     ; 630 (0)           ; 2785 (1)         ; |fibre_rx_wrapper                                                                                                                                                                                                          ;
;    |fibre_rx:i_fibre_rx|                                                                ; 2947 (0)    ; 2440      ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 507 (0)      ; 480 (0)           ; 1960 (0)         ; |fibre_rx_wrapper|fibre_rx:i_fibre_rx                                                                                                                                                                                      ;
;       |fibre_rx_control:I1|                                                             ; 1 (1)       ; 0         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |fibre_rx_wrapper|fibre_rx:i_fibre_rx|fibre_rx_control:I1                                                                                                                                                                  ;
;       |fibre_rx_fifo:I0|                                                                ; 151 (0)     ; 126       ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 25 (0)       ; 43 (0)            ; 83 (0)           ; |fibre_rx_wrapper|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0                                                                                                                                                                     ;
;          |sync_fifo_rx:SFIFO|                                                           ; 151 (0)     ; 126       ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 25 (0)       ; 43 (0)            ; 83 (0)           ; |fibre_rx_wrapper|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO                                                                                                                                                  ;
;             |dcfifo:dcfifo_component|                                                   ; 151 (0)     ; 126       ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 25 (0)       ; 43 (0)            ; 83 (0)           ; |fibre_rx_wrapper|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component                                                                                                                          ;
;                |dcfifo_1a21:auto_generated|                                             ; 151 (8)     ; 126       ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 25 (0)       ; 43 (3)            ; 83 (5)           ; |fibre_rx_wrapper|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated                                                                                               ;
;                   |a_fefifo_4vc:a_fefifo5|                                              ; 10 (10)     ; 3         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 3 (3)            ; |fibre_rx_wrapper|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|a_fefifo_4vc:a_fefifo5                                                                        ;
;                   |a_fefifo_9vc:a_fefifo6|                                              ; 5 (1)       ; 1         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (0)        ; 1 (1)             ; 0 (0)            ; |fibre_rx_wrapper|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|a_fefifo_9vc:a_fefifo6                                                                        ;
;                      |lpm_compare:cmp_full|                                             ; 4 (0)       ; 0         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 0 (0)            ; |fibre_rx_wrapper|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|a_fefifo_9vc:a_fefifo6|lpm_compare:cmp_full                                                   ;
;                         |comptree:comparator|                                           ; 4 (0)       ; 0         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 0 (0)            ; |fibre_rx_wrapper|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|a_fefifo_9vc:a_fefifo6|lpm_compare:cmp_full|comptree:comparator                               ;
;                            |cmpchain:cmp_end|                                           ; 4 (4)       ; 0         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |fibre_rx_wrapper|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|a_fefifo_9vc:a_fefifo6|lpm_compare:cmp_full|comptree:comparator|cmpchain:cmp_end              ;
;                   |a_graycounter_rv5:a_graycounter3|                                    ; 9 (9)       ; 9         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |fibre_rx_wrapper|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|a_graycounter_rv5:a_graycounter3                                                              ;
;                   |a_graycounter_rv5:a_graycounter7|                                    ; 9 (9)       ; 9         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |fibre_rx_wrapper|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|a_graycounter_rv5:a_graycounter7                                                              ;
;                   |add_sub_0pb:add_sub15|                                               ; 7 (7)       ; 0         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |fibre_rx_wrapper|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|add_sub_0pb:add_sub15                                                                         ;
;                   |add_sub_0pb:add_sub16|                                               ; 7 (7)       ; 0         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |fibre_rx_wrapper|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|add_sub_0pb:add_sub16                                                                         ;
;                   |alt_synch_pipe_2a3:alt_synch_pipe10|                                 ; 24 (0)      ; 24        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 10 (0)            ; 14 (0)           ; |fibre_rx_wrapper|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|alt_synch_pipe_2a3:alt_synch_pipe10                                                           ;
;                      |dffpipe_2a3:dffpipe21|                                            ; 24 (24)     ; 24        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 10 (10)           ; 14 (14)          ; |fibre_rx_wrapper|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|alt_synch_pipe_2a3:alt_synch_pipe10|dffpipe_2a3:dffpipe21                                     ;
;                   |alt_synch_pipe_2a3:alt_synch_pipe9|                                  ; 24 (0)      ; 24        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (0)            ; 10 (0)           ; |fibre_rx_wrapper|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|alt_synch_pipe_2a3:alt_synch_pipe9                                                            ;
;                      |dffpipe_2a3:dffpipe21|                                            ; 24 (24)     ; 24        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 10 (10)          ; |fibre_rx_wrapper|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|alt_synch_pipe_2a3:alt_synch_pipe9|dffpipe_2a3:dffpipe21                                      ;
;                   |dffpipe_0a3:dffpipe13|                                               ; 8 (8)       ; 8         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 7 (7)            ; |fibre_rx_wrapper|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|dffpipe_0a3:dffpipe13                                                                         ;
;                   |dffpipe_0a3:dffpipe14|                                               ; 8 (8)       ; 8         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |fibre_rx_wrapper|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|dffpipe_0a3:dffpipe14                                                                         ;
;                   |dffpipe_0a3:dffpipe19|                                               ; 8 (8)       ; 8         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (7)             ; 1 (1)            ; |fibre_rx_wrapper|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|dffpipe_0a3:dffpipe19                                                                         ;
;                   |dffpipe_0a3:dffpipe20|                                               ; 8 (8)       ; 8         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (7)             ; 1 (1)            ; |fibre_rx_wrapper|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|dffpipe_0a3:dffpipe20                                                                         ;
;                   |dpram_b8p:dpram4|                                                    ; 0 (0)       ; 0         ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fibre_rx_wrapper|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|dpram_b8p:dpram4                                                                              ;
;                      |altsyncram_tmb1:altsyncram14|                                     ; 0 (0)       ; 0         ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fibre_rx_wrapper|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|dpram_b8p:dpram4|altsyncram_tmb1:altsyncram14                                                 ;
;                   |lpm_counter:cntr1|                                                   ; 8 (0)       ; 8         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (0)            ; |fibre_rx_wrapper|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|lpm_counter:cntr1                                                                             ;
;                      |alt_counter_stratix:wysi_counter|                                 ; 8 (8)       ; 8         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |fibre_rx_wrapper|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|lpm_counter:cntr1|alt_counter_stratix:wysi_counter                                            ;
;                   |lpm_counter:cntr2|                                                   ; 8 (0)       ; 8         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (0)            ; |fibre_rx_wrapper|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|lpm_counter:cntr2                                                                             ;
;                      |alt_counter_stratix:wysi_counter|                                 ; 8 (8)       ; 8         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |fibre_rx_wrapper|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|lpm_counter:cntr2|alt_counter_stratix:wysi_counter                                            ;
;       |fibre_rx_protocol:I2|                                                            ; 2795 (2783) ; 2314      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 481 (481)    ; 437 (437)         ; 1877 (1865)      ; |fibre_rx_wrapper|fibre_rx:i_fibre_rx|fibre_rx_protocol:I2                                                                                                                                                                 ;
;          |lpm_counter:read_pointer_rtl_5|                                               ; 6 (0)       ; 6         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (0)            ; |fibre_rx_wrapper|fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|lpm_counter:read_pointer_rtl_5                                                                                                                                  ;
;             |alt_counter_stratix:wysi_counter|                                          ; 6 (6)       ; 6         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |fibre_rx_wrapper|fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|lpm_counter:read_pointer_rtl_5|alt_counter_stratix:wysi_counter                                                                                                 ;
;          |lpm_counter:write_pointer_rtl_4|                                              ; 6 (0)       ; 6         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (0)            ; |fibre_rx_wrapper|fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|lpm_counter:write_pointer_rtl_4                                                                                                                                 ;
;             |alt_counter_stratix:wysi_counter|                                          ; 6 (6)       ; 6         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |fibre_rx_wrapper|fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|lpm_counter:write_pointer_rtl_4|alt_counter_stratix:wysi_counter                                                                                                ;
;    |fibre_rx_pll:i_pll|                                                                 ; 0 (0)       ; 0         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fibre_rx_wrapper|fibre_rx_pll:i_pll                                                                                                                                                                                       ;
;       |altpll:altpll_component|                                                         ; 0 (0)       ; 0         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fibre_rx_wrapper|fibre_rx_pll:i_pll|altpll:altpll_component                                                                                                                                                               ;
;    |sld_hub:SLD_HUB_INST|                                                               ; 146 (31)    ; 64        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 82 (25)      ; 9 (1)             ; 55 (5)           ; |fibre_rx_wrapper|sld_hub:SLD_HUB_INST                                                                                                                                                                                     ;
;       |lpm_decode:instruction_decoder|                                                  ; 7 (0)       ; 5         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 5 (0)            ; |fibre_rx_wrapper|sld_hub:SLD_HUB_INST|lpm_decode:instruction_decoder                                                                                                                                                      ;
;          |altshift:external_latency_ffs|                                                ; 5 (5)       ; 5         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; |fibre_rx_wrapper|sld_hub:SLD_HUB_INST|lpm_decode:instruction_decoder|altshift:external_latency_ffs                                                                                                                        ;
;          |declut:decoder|                                                               ; 2 (2)       ; 0         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |fibre_rx_wrapper|sld_hub:SLD_HUB_INST|lpm_decode:instruction_decoder|declut:decoder                                                                                                                                       ;
;       |lpm_shiftreg:jtag_ir_register|                                                   ; 10 (10)     ; 10        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (5)             ; 5 (5)            ; |fibre_rx_wrapper|sld_hub:SLD_HUB_INST|lpm_shiftreg:jtag_ir_register                                                                                                                                                       ;
;       |sld_dffex:BROADCAST|                                                             ; 1 (1)       ; 1         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |fibre_rx_wrapper|sld_hub:SLD_HUB_INST|sld_dffex:BROADCAST                                                                                                                                                                 ;
;       |sld_dffex:GEN_IRF_1_IRF|                                                         ; 3 (3)       ; 3         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |fibre_rx_wrapper|sld_hub:SLD_HUB_INST|sld_dffex:GEN_IRF_1_IRF                                                                                                                                                             ;
;       |sld_dffex:GEN_SHADOW_IRF_1_S_IRF|                                                ; 3 (3)       ; 3         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fibre_rx_wrapper|sld_hub:SLD_HUB_INST|sld_dffex:GEN_SHADOW_IRF_1_S_IRF                                                                                                                                                    ;
;       |sld_dffex:IRF_ENA_0|                                                             ; 1 (1)       ; 1         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |fibre_rx_wrapper|sld_hub:SLD_HUB_INST|sld_dffex:IRF_ENA_0                                                                                                                                                                 ;
;       |sld_dffex:IRF_ENA|                                                               ; 1 (1)       ; 1         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |fibre_rx_wrapper|sld_hub:SLD_HUB_INST|sld_dffex:IRF_ENA                                                                                                                                                                   ;
;       |sld_dffex:IRSR|                                                                  ; 8 (8)       ; 8         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 7 (7)            ; |fibre_rx_wrapper|sld_hub:SLD_HUB_INST|sld_dffex:IRSR                                                                                                                                                                      ;
;       |sld_dffex:RESET|                                                                 ; 1 (1)       ; 1         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |fibre_rx_wrapper|sld_hub:SLD_HUB_INST|sld_dffex:RESET                                                                                                                                                                     ;
;       |sld_jtag_state_machine:jtag_state_machine|                                       ; 64 (64)     ; 16        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 48 (48)      ; 0 (0)             ; 16 (16)          ; |fibre_rx_wrapper|sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine                                                                                                                                           ;
;       |sld_rom_sr:HUB_INFO_REG|                                                         ; 16 (11)     ; 9         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 9 (4)            ; |fibre_rx_wrapper|sld_hub:SLD_HUB_INST|sld_rom_sr:HUB_INFO_REG                                                                                                                                                             ;
;          |lpm_counter:word_counter_rtl_981|                                             ; 5 (0)       ; 5         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (0)            ; |fibre_rx_wrapper|sld_hub:SLD_HUB_INST|sld_rom_sr:HUB_INFO_REG|lpm_counter:word_counter_rtl_981                                                                                                                            ;
;             |alt_counter_stratix:wysi_counter|                                          ; 5 (5)       ; 5         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; |fibre_rx_wrapper|sld_hub:SLD_HUB_INST|sld_rom_sr:HUB_INFO_REG|lpm_counter:word_counter_rtl_981|alt_counter_stratix:wysi_counter                                                                                           ;
;    |sld_signaltap:auto_signaltap_0|                                                     ; 977 (122)   ; 910       ; 59392       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 67 (2)       ; 141 (3)           ; 769 (117)        ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0                                                                                                                                                                           ;
;       |altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|                                  ; 0 (0)       ; 0         ; 59392       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram                                                                                                                            ;
;       |sld_acquisition_buffer:sld_acquisition_buffer_inst|                              ; 21 (2)      ; 19        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (1)        ; 2 (0)             ; 17 (1)           ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst                                                                                                                        ;
;          |lpm_counter:write_address_non_zero_gen_write_pointer_counter|                 ; 10 (0)      ; 9         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 9 (0)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter                                                           ;
;             |alt_counter_stratix:wysi_counter|                                          ; 10 (10)     ; 9         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 9 (9)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|alt_counter_stratix:wysi_counter                          ;
;          |lpm_ff:gen_non_zero_sample_depth_trigger_address_register|                    ; 9 (9)       ; 9         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 7 (7)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:gen_non_zero_sample_depth_trigger_address_register                                                              ;
;       |sld_ela_control:ela_control|                                                     ; 662 (6)     ; 612       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 50 (6)       ; 136 (0)           ; 476 (0)          ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control                                                                                                                                               ;
;          |sld_ela_level_seq_mgr:ela_level_seq_mgr|                                      ; 3 (3)       ; 1         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr                                                                                                       ;
;          |sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|                   ; 10 (1)      ; 9         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 9 (0)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1                                                                                    ;
;             |lpm_counter:post_trigger_counter|                                          ; 9 (0)       ; 9         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (0)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter                                                   ;
;                |alt_counter_stratix:wysi_counter|                                       ; 9 (9)       ; 9         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:gen_non_zero_sample_depth_tc1|lpm_counter:post_trigger_counter|alt_counter_stratix:wysi_counter                  ;
;          |sld_ela_seg_state_machine:sm2|                                                ; 3 (3)       ; 3         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2                                                                                                                 ;
;          |sld_ela_segment_mgr:gen_non_zero_sample_depth_segment_seg_mgr|                ; 1 (1)       ; 0         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:gen_non_zero_sample_depth_segment_seg_mgr                                                                                 ;
;          |sld_ela_setup:trigger_setup_deserialize|                                      ; 368 (2)     ; 366       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 136 (0)           ; 230 (0)          ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize                                                                                                       ;
;             |lpm_shiftreg:trigger_setup_deserialize|                                    ; 366 (366)   ; 366       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 136 (136)         ; 230 (230)        ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize                                                                ;
;          |sld_ela_state_machine:sm1|                                                    ; 3 (3)       ; 3         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1                                                                                                                     ;
;          |sld_mbpmg:trigger_modules_gen_0_trigger_match|                                ; 268 (38)    ; 230       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 38 (38)      ; 0 (0)             ; 230 (0)          ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match                                                                                                 ;
;             |sld_sbpmg:sm0_0_sm1|                                                       ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_0_sm1                                                                             ;
;             |sld_sbpmg:sm0_100_sm1|                                                     ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_100_sm1                                                                           ;
;             |sld_sbpmg:sm0_101_sm1|                                                     ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_101_sm1                                                                           ;
;             |sld_sbpmg:sm0_102_sm1|                                                     ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_102_sm1                                                                           ;
;             |sld_sbpmg:sm0_103_sm1|                                                     ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_103_sm1                                                                           ;
;             |sld_sbpmg:sm0_104_sm1|                                                     ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_104_sm1                                                                           ;
;             |sld_sbpmg:sm0_105_sm1|                                                     ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_105_sm1                                                                           ;
;             |sld_sbpmg:sm0_106_sm1|                                                     ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_106_sm1                                                                           ;
;             |sld_sbpmg:sm0_107_sm1|                                                     ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_107_sm1                                                                           ;
;             |sld_sbpmg:sm0_108_sm1|                                                     ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_108_sm1                                                                           ;
;             |sld_sbpmg:sm0_109_sm1|                                                     ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_109_sm1                                                                           ;
;             |sld_sbpmg:sm0_10_sm1|                                                      ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_10_sm1                                                                            ;
;             |sld_sbpmg:sm0_110_sm1|                                                     ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_110_sm1                                                                           ;
;             |sld_sbpmg:sm0_111_sm1|                                                     ; 1 (1)       ; 1         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_111_sm1                                                                           ;
;             |sld_sbpmg:sm0_112_sm1|                                                     ; 1 (1)       ; 1         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_112_sm1                                                                           ;
;             |sld_sbpmg:sm0_113_sm1|                                                     ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_113_sm1                                                                           ;
;             |sld_sbpmg:sm0_114_sm1|                                                     ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_114_sm1                                                                           ;
;             |sld_sbpmg:sm0_115_sm1|                                                     ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_115_sm1                                                                           ;
;             |sld_sbpmg:sm0_11_sm1|                                                      ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_11_sm1                                                                            ;
;             |sld_sbpmg:sm0_12_sm1|                                                      ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_12_sm1                                                                            ;
;             |sld_sbpmg:sm0_13_sm1|                                                      ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_13_sm1                                                                            ;
;             |sld_sbpmg:sm0_14_sm1|                                                      ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_14_sm1                                                                            ;
;             |sld_sbpmg:sm0_15_sm1|                                                      ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_15_sm1                                                                            ;
;             |sld_sbpmg:sm0_16_sm1|                                                      ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_16_sm1                                                                            ;
;             |sld_sbpmg:sm0_17_sm1|                                                      ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_17_sm1                                                                            ;
;             |sld_sbpmg:sm0_18_sm1|                                                      ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_18_sm1                                                                            ;
;             |sld_sbpmg:sm0_19_sm1|                                                      ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_19_sm1                                                                            ;
;             |sld_sbpmg:sm0_1_sm1|                                                       ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_1_sm1                                                                             ;
;             |sld_sbpmg:sm0_20_sm1|                                                      ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_20_sm1                                                                            ;
;             |sld_sbpmg:sm0_21_sm1|                                                      ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_21_sm1                                                                            ;
;             |sld_sbpmg:sm0_22_sm1|                                                      ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_22_sm1                                                                            ;
;             |sld_sbpmg:sm0_23_sm1|                                                      ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_23_sm1                                                                            ;
;             |sld_sbpmg:sm0_24_sm1|                                                      ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_24_sm1                                                                            ;
;             |sld_sbpmg:sm0_25_sm1|                                                      ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_25_sm1                                                                            ;
;             |sld_sbpmg:sm0_26_sm1|                                                      ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_26_sm1                                                                            ;
;             |sld_sbpmg:sm0_27_sm1|                                                      ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_27_sm1                                                                            ;
;             |sld_sbpmg:sm0_28_sm1|                                                      ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_28_sm1                                                                            ;
;             |sld_sbpmg:sm0_29_sm1|                                                      ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_29_sm1                                                                            ;
;             |sld_sbpmg:sm0_2_sm1|                                                       ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_2_sm1                                                                             ;
;             |sld_sbpmg:sm0_30_sm1|                                                      ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_30_sm1                                                                            ;
;             |sld_sbpmg:sm0_31_sm1|                                                      ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_31_sm1                                                                            ;
;             |sld_sbpmg:sm0_32_sm1|                                                      ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_32_sm1                                                                            ;
;             |sld_sbpmg:sm0_33_sm1|                                                      ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_33_sm1                                                                            ;
;             |sld_sbpmg:sm0_34_sm1|                                                      ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_34_sm1                                                                            ;
;             |sld_sbpmg:sm0_35_sm1|                                                      ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_35_sm1                                                                            ;
;             |sld_sbpmg:sm0_36_sm1|                                                      ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_36_sm1                                                                            ;
;             |sld_sbpmg:sm0_37_sm1|                                                      ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_37_sm1                                                                            ;
;             |sld_sbpmg:sm0_38_sm1|                                                      ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_38_sm1                                                                            ;
;             |sld_sbpmg:sm0_39_sm1|                                                      ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_39_sm1                                                                            ;
;             |sld_sbpmg:sm0_3_sm1|                                                       ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_3_sm1                                                                             ;
;             |sld_sbpmg:sm0_40_sm1|                                                      ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_40_sm1                                                                            ;
;             |sld_sbpmg:sm0_41_sm1|                                                      ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_41_sm1                                                                            ;
;             |sld_sbpmg:sm0_42_sm1|                                                      ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_42_sm1                                                                            ;
;             |sld_sbpmg:sm0_43_sm1|                                                      ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_43_sm1                                                                            ;
;             |sld_sbpmg:sm0_44_sm1|                                                      ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_44_sm1                                                                            ;
;             |sld_sbpmg:sm0_45_sm1|                                                      ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_45_sm1                                                                            ;
;             |sld_sbpmg:sm0_46_sm1|                                                      ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_46_sm1                                                                            ;
;             |sld_sbpmg:sm0_47_sm1|                                                      ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_47_sm1                                                                            ;
;             |sld_sbpmg:sm0_48_sm1|                                                      ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_48_sm1                                                                            ;
;             |sld_sbpmg:sm0_49_sm1|                                                      ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_49_sm1                                                                            ;
;             |sld_sbpmg:sm0_4_sm1|                                                       ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_4_sm1                                                                             ;
;             |sld_sbpmg:sm0_50_sm1|                                                      ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_50_sm1                                                                            ;
;             |sld_sbpmg:sm0_51_sm1|                                                      ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_51_sm1                                                                            ;
;             |sld_sbpmg:sm0_52_sm1|                                                      ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_52_sm1                                                                            ;
;             |sld_sbpmg:sm0_53_sm1|                                                      ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_53_sm1                                                                            ;
;             |sld_sbpmg:sm0_54_sm1|                                                      ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_54_sm1                                                                            ;
;             |sld_sbpmg:sm0_55_sm1|                                                      ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_55_sm1                                                                            ;
;             |sld_sbpmg:sm0_56_sm1|                                                      ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_56_sm1                                                                            ;
;             |sld_sbpmg:sm0_57_sm1|                                                      ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_57_sm1                                                                            ;
;             |sld_sbpmg:sm0_58_sm1|                                                      ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_58_sm1                                                                            ;
;             |sld_sbpmg:sm0_59_sm1|                                                      ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_59_sm1                                                                            ;
;             |sld_sbpmg:sm0_5_sm1|                                                       ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_5_sm1                                                                             ;
;             |sld_sbpmg:sm0_60_sm1|                                                      ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_60_sm1                                                                            ;
;             |sld_sbpmg:sm0_61_sm1|                                                      ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_61_sm1                                                                            ;
;             |sld_sbpmg:sm0_62_sm1|                                                      ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_62_sm1                                                                            ;
;             |sld_sbpmg:sm0_63_sm1|                                                      ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_63_sm1                                                                            ;
;             |sld_sbpmg:sm0_64_sm1|                                                      ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_64_sm1                                                                            ;
;             |sld_sbpmg:sm0_65_sm1|                                                      ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_65_sm1                                                                            ;
;             |sld_sbpmg:sm0_66_sm1|                                                      ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_66_sm1                                                                            ;
;             |sld_sbpmg:sm0_67_sm1|                                                      ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_67_sm1                                                                            ;
;             |sld_sbpmg:sm0_68_sm1|                                                      ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_68_sm1                                                                            ;
;             |sld_sbpmg:sm0_69_sm1|                                                      ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_69_sm1                                                                            ;
;             |sld_sbpmg:sm0_6_sm1|                                                       ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_6_sm1                                                                             ;
;             |sld_sbpmg:sm0_70_sm1|                                                      ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_70_sm1                                                                            ;
;             |sld_sbpmg:sm0_71_sm1|                                                      ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_71_sm1                                                                            ;
;             |sld_sbpmg:sm0_72_sm1|                                                      ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_72_sm1                                                                            ;
;             |sld_sbpmg:sm0_73_sm1|                                                      ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_73_sm1                                                                            ;
;             |sld_sbpmg:sm0_74_sm1|                                                      ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_74_sm1                                                                            ;
;             |sld_sbpmg:sm0_75_sm1|                                                      ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_75_sm1                                                                            ;
;             |sld_sbpmg:sm0_76_sm1|                                                      ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_76_sm1                                                                            ;
;             |sld_sbpmg:sm0_77_sm1|                                                      ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_77_sm1                                                                            ;
;             |sld_sbpmg:sm0_78_sm1|                                                      ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_78_sm1                                                                            ;
;             |sld_sbpmg:sm0_79_sm1|                                                      ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_79_sm1                                                                            ;
;             |sld_sbpmg:sm0_7_sm1|                                                       ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_7_sm1                                                                             ;
;             |sld_sbpmg:sm0_80_sm1|                                                      ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_80_sm1                                                                            ;
;             |sld_sbpmg:sm0_81_sm1|                                                      ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_81_sm1                                                                            ;
;             |sld_sbpmg:sm0_82_sm1|                                                      ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_82_sm1                                                                            ;
;             |sld_sbpmg:sm0_83_sm1|                                                      ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_83_sm1                                                                            ;
;             |sld_sbpmg:sm0_84_sm1|                                                      ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_84_sm1                                                                            ;
;             |sld_sbpmg:sm0_85_sm1|                                                      ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_85_sm1                                                                            ;
;             |sld_sbpmg:sm0_86_sm1|                                                      ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_86_sm1                                                                            ;
;             |sld_sbpmg:sm0_87_sm1|                                                      ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_87_sm1                                                                            ;
;             |sld_sbpmg:sm0_88_sm1|                                                      ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_88_sm1                                                                            ;
;             |sld_sbpmg:sm0_89_sm1|                                                      ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_89_sm1                                                                            ;
;             |sld_sbpmg:sm0_8_sm1|                                                       ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_8_sm1                                                                             ;
;             |sld_sbpmg:sm0_90_sm1|                                                      ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_90_sm1                                                                            ;
;             |sld_sbpmg:sm0_91_sm1|                                                      ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_91_sm1                                                                            ;
;             |sld_sbpmg:sm0_92_sm1|                                                      ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_92_sm1                                                                            ;
;             |sld_sbpmg:sm0_93_sm1|                                                      ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_93_sm1                                                                            ;
;             |sld_sbpmg:sm0_94_sm1|                                                      ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_94_sm1                                                                            ;
;             |sld_sbpmg:sm0_95_sm1|                                                      ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_95_sm1                                                                            ;
;             |sld_sbpmg:sm0_96_sm1|                                                      ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_96_sm1                                                                            ;
;             |sld_sbpmg:sm0_97_sm1|                                                      ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_97_sm1                                                                            ;
;             |sld_sbpmg:sm0_98_sm1|                                                      ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_98_sm1                                                                            ;
;             |sld_sbpmg:sm0_99_sm1|                                                      ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_99_sm1                                                                            ;
;             |sld_sbpmg:sm0_9_sm1|                                                       ; 2 (2)       ; 2         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_9_sm1                                                                             ;
;       |sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst| ; 157 (5)     ; 151       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (5)        ; 0 (0)             ; 151 (0)          ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst                                                                                           ;
;          |lpm_counter:adv_point_3_and_more_advance_pointer_counter|                     ; 8 (0)       ; 7         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 7 (0)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:adv_point_3_and_more_advance_pointer_counter                                  ;
;             |alt_counter_stratix:wysi_counter|                                          ; 8 (8)       ; 7         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 7 (7)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:adv_point_3_and_more_advance_pointer_counter|alt_counter_stratix:wysi_counter ;
;          |lpm_counter:read_pointer_counter|                                             ; 9 (0)       ; 9         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (0)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                          ;
;             |alt_counter_stratix:wysi_counter|                                          ; 9 (9)       ; 9         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|alt_counter_stratix:wysi_counter                         ;
;          |lpm_shiftreg:info_data_shift_out|                                             ; 19 (19)     ; 19        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 19 (19)          ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                          ;
;          |lpm_shiftreg:ram_data_shift_out|                                              ; 116 (116)   ; 116       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 116 (116)        ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                           ;
;       |sld_rom_sr:crc_rom_sr|                                                           ; 15 (11)     ; 8         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 8 (4)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr                                                                                                                                                     ;
;          |lpm_counter:word_counter_rtl_949|                                             ; 4 (0)       ; 4         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (0)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|lpm_counter:word_counter_rtl_949                                                                                                                    ;
;             |alt_counter_stratix:wysi_counter|                                          ; 4 (4)       ; 4         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |fibre_rx_wrapper|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|lpm_counter:word_counter_rtl_949|alt_counter_stratix:wysi_counter                                                                                   ;
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
; Delay Chain Summary                                                                                                                                                                                                                                                 ;
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
; Name             ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; Core to Output Register ; Clock Enable to Output Enable Register ; Clock Enable to Output Register ; Clock Enable to Input Register ; TCO ; TCOE ; Falling Edge Output Enable ;
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
; clk_i            ; Input    ; OFF           ; OFF           ; OFF                   ; OFF                     ; OFF                                    ; OFF                             ; OFF                            ; OFF ; OFF  ; OFF                        ;
; fibre_rx_ckr     ; Input    ; OFF           ; OFF           ; OFF                   ; OFF                     ; OFF                                    ; OFF                             ; OFF                            ; OFF ; OFF  ; OFF                        ;
; fibre_rx_clk     ; Output   ; OFF           ; OFF           ; OFF                   ; OFF                     ; OFF                                    ; OFF                             ; OFF                            ; OFF ; OFF  ; OFF                        ;
; fibre_rx_data[0] ; Input    ; OFF           ; OFF           ; OFF                   ; OFF                     ; OFF                                    ; OFF                             ; OFF                            ; OFF ; OFF  ; OFF                        ;
; fibre_rx_data[1] ; Input    ; OFF           ; OFF           ; OFF                   ; OFF                     ; OFF                                    ; OFF                             ; OFF                            ; OFF ; OFF  ; OFF                        ;
; fibre_rx_data[2] ; Input    ; OFF           ; OFF           ; OFF                   ; OFF                     ; OFF                                    ; OFF                             ; OFF                            ; OFF ; OFF  ; OFF                        ;
; fibre_rx_data[3] ; Input    ; OFF           ; OFF           ; OFF                   ; OFF                     ; OFF                                    ; OFF                             ; OFF                            ; OFF ; OFF  ; OFF                        ;
; fibre_rx_data[4] ; Input    ; OFF           ; OFF           ; OFF                   ; OFF                     ; OFF                                    ; OFF                             ; OFF                            ; OFF ; OFF  ; OFF                        ;
; fibre_rx_data[5] ; Input    ; OFF           ; OFF           ; OFF                   ; OFF                     ; OFF                                    ; OFF                             ; OFF                            ; OFF ; OFF  ; OFF                        ;
; fibre_rx_data[6] ; Input    ; OFF           ; OFF           ; OFF                   ; OFF                     ; OFF                                    ; OFF                             ; OFF                            ; OFF ; OFF  ; OFF                        ;
; fibre_rx_data[7] ; Input    ; OFF           ; OFF           ; OFF                   ; OFF                     ; OFF                                    ; OFF                             ; OFF                            ; OFF ; OFF  ; OFF                        ;
; fibre_rx_rdy     ; Input    ; OFF           ; OFF           ; OFF                   ; OFF                     ; OFF                                    ; OFF                             ; OFF                            ; OFF ; OFF  ; OFF                        ;
; fibre_rx_rvs     ; Input    ; OFF           ; OFF           ; OFF                   ; OFF                     ; OFF                                    ; OFF                             ; OFF                            ; OFF ; OFF  ; OFF                        ;
; fibre_rx_sc_nd   ; Input    ; OFF           ; OFF           ; OFF                   ; OFF                     ; OFF                                    ; OFF                             ; OFF                            ; OFF ; OFF  ; OFF                        ;
; fibre_rx_status  ; Input    ; OFF           ; OFF           ; OFF                   ; OFF                     ; OFF                                    ; OFF                             ; OFF                            ; OFF ; OFF  ; OFF                        ;
; fibre_tx_clk     ; Output   ; OFF           ; OFF           ; OFF                   ; OFF                     ; OFF                                    ; OFF                             ; OFF                            ; OFF ; OFF  ; OFF                        ;
; rst_i            ; Input    ; OFF           ; OFF           ; OFF                   ; OFF                     ; OFF                                    ; OFF                             ; OFF                            ; OFF ; OFF  ; OFF                        ;
; test1_o          ; Output   ; OFF           ; OFF           ; OFF                   ; OFF                     ; OFF                                    ; OFF                             ; OFF                            ; OFF ; OFF  ; OFF                        ;
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
; Control Signals                                                                                                                                                                                                                                                                                                      ;
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
; Name                                                                                                                                                                                                                     ; Location      ; Fan-Out ; Usage        ; Global ; Global Resource Used ; Global Line Name ;
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
; altera_internal_jtag~CLKDRUSER                                                                                                                                                                                           ; ELA_X0_Y28_N0 ; 539     ; Clock        ; yes    ; Global clock         ; GCLK1            ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                             ; ELA_X0_Y28_N0 ; 64      ; Clock        ; yes    ; Global clock         ; GCLK0            ;
; altera_internal_jtag~UPDATEUSER                                                                                                                                                                                          ; ELA_X0_Y28_N0 ; 6       ; Clock        ; yes    ; Global clock         ; GCLK3            ;
; clk_i                                                                                                                                                                                                                    ; K17           ; 677     ; Clock        ; yes    ; Global clock         ; GCLK14           ;
; fibre_rx:i_fibre_rx|fibre_rx_control:I1|i~10                                                                                                                                                                             ; LC_X72_Y7_N5  ; 12      ; Write enable ; no     ; --                   ; --               ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~0                                                                                                                                                                   ; LC_X48_Y7_N8  ; 32      ; Clock enable ; no     ; --                   ; --               ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~1                                                                                                                                                                   ; LC_X48_Y8_N9  ; 32      ; Clock enable ; no     ; --                   ; --               ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~10                                                                                                                                                                  ; LC_X53_Y6_N7  ; 32      ; Clock enable ; no     ; --                   ; --               ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~11                                                                                                                                                                  ; LC_X53_Y6_N6  ; 32      ; Clock enable ; no     ; --                   ; --               ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~12                                                                                                                                                                  ; LC_X48_Y15_N6 ; 32      ; Clock enable ; no     ; --                   ; --               ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~13                                                                                                                                                                  ; LC_X49_Y15_N6 ; 32      ; Clock enable ; no     ; --                   ; --               ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~14                                                                                                                                                                  ; LC_X49_Y15_N5 ; 32      ; Clock enable ; no     ; --                   ; --               ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~15                                                                                                                                                                  ; LC_X49_Y14_N7 ; 32      ; Clock enable ; no     ; --                   ; --               ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~16                                                                                                                                                                  ; LC_X48_Y7_N7  ; 32      ; Clock enable ; no     ; --                   ; --               ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~17                                                                                                                                                                  ; LC_X48_Y8_N7  ; 32      ; Clock enable ; no     ; --                   ; --               ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~18                                                                                                                                                                  ; LC_X48_Y8_N2  ; 32      ; Clock enable ; no     ; --                   ; --               ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~19                                                                                                                                                                  ; LC_X48_Y8_N8  ; 32      ; Clock enable ; no     ; --                   ; --               ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~2                                                                                                                                                                   ; LC_X48_Y7_N3  ; 32      ; Clock enable ; no     ; --                   ; --               ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~20                                                                                                                                                                  ; LC_X54_Y11_N7 ; 32      ; Clock enable ; no     ; --                   ; --               ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~21                                                                                                                                                                  ; LC_X57_Y10_N7 ; 32      ; Clock enable ; no     ; --                   ; --               ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~22                                                                                                                                                                  ; LC_X54_Y10_N4 ; 32      ; Clock enable ; no     ; --                   ; --               ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~23                                                                                                                                                                  ; LC_X57_Y8_N6  ; 32      ; Clock enable ; no     ; --                   ; --               ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~24                                                                                                                                                                  ; LC_X57_Y10_N8 ; 32      ; Clock enable ; no     ; --                   ; --               ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~25                                                                                                                                                                  ; LC_X54_Y8_N2  ; 32      ; Clock enable ; no     ; --                   ; --               ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~26                                                                                                                                                                  ; LC_X53_Y7_N5  ; 32      ; Clock enable ; no     ; --                   ; --               ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~27                                                                                                                                                                  ; LC_X56_Y8_N7  ; 32      ; Clock enable ; no     ; --                   ; --               ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~28                                                                                                                                                                  ; LC_X49_Y13_N6 ; 32      ; Clock enable ; no     ; --                   ; --               ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~29                                                                                                                                                                  ; LC_X49_Y14_N8 ; 32      ; Clock enable ; no     ; --                   ; --               ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~3                                                                                                                                                                   ; LC_X48_Y7_N9  ; 32      ; Clock enable ; no     ; --                   ; --               ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~30                                                                                                                                                                  ; LC_X48_Y15_N4 ; 32      ; Clock enable ; no     ; --                   ; --               ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~31                                                                                                                                                                  ; LC_X49_Y14_N1 ; 32      ; Clock enable ; no     ; --                   ; --               ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~32                                                                                                                                                                  ; LC_X51_Y7_N2  ; 32      ; Clock enable ; no     ; --                   ; --               ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~33                                                                                                                                                                  ; LC_X53_Y7_N3  ; 32      ; Clock enable ; no     ; --                   ; --               ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~34                                                                                                                                                                  ; LC_X51_Y7_N5  ; 32      ; Clock enable ; no     ; --                   ; --               ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~35                                                                                                                                                                  ; LC_X50_Y6_N3  ; 32      ; Clock enable ; no     ; --                   ; --               ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~36                                                                                                                                                                  ; LC_X57_Y11_N7 ; 32      ; Clock enable ; no     ; --                   ; --               ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~37                                                                                                                                                                  ; LC_X57_Y11_N3 ; 32      ; Clock enable ; no     ; --                   ; --               ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~38                                                                                                                                                                  ; LC_X57_Y10_N4 ; 32      ; Clock enable ; no     ; --                   ; --               ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~39                                                                                                                                                                  ; LC_X57_Y12_N2 ; 32      ; Clock enable ; no     ; --                   ; --               ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~4                                                                                                                                                                   ; LC_X56_Y12_N9 ; 32      ; Clock enable ; no     ; --                   ; --               ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~40                                                                                                                                                                  ; LC_X57_Y7_N8  ; 32      ; Clock enable ; no     ; --                   ; --               ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~41                                                                                                                                                                  ; LC_X57_Y7_N9  ; 32      ; Clock enable ; no     ; --                   ; --               ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~42                                                                                                                                                                  ; LC_X53_Y7_N8  ; 32      ; Clock enable ; no     ; --                   ; --               ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~43                                                                                                                                                                  ; LC_X57_Y7_N4  ; 32      ; Clock enable ; no     ; --                   ; --               ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~44                                                                                                                                                                  ; LC_X49_Y15_N3 ; 32      ; Clock enable ; no     ; --                   ; --               ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~45                                                                                                                                                                  ; LC_X49_Y14_N3 ; 32      ; Clock enable ; no     ; --                   ; --               ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~46                                                                                                                                                                  ; LC_X49_Y13_N8 ; 32      ; Clock enable ; no     ; --                   ; --               ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~47                                                                                                                                                                  ; LC_X49_Y14_N2 ; 32      ; Clock enable ; no     ; --                   ; --               ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~48                                                                                                                                                                  ; LC_X50_Y7_N8  ; 32      ; Clock enable ; no     ; --                   ; --               ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~49                                                                                                                                                                  ; LC_X53_Y7_N0  ; 32      ; Clock enable ; no     ; --                   ; --               ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~5                                                                                                                                                                   ; LC_X50_Y13_N4 ; 32      ; Clock enable ; no     ; --                   ; --               ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~50                                                                                                                                                                  ; LC_X49_Y7_N9  ; 32      ; Clock enable ; no     ; --                   ; --               ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~51                                                                                                                                                                  ; LC_X49_Y6_N4  ; 32      ; Clock enable ; no     ; --                   ; --               ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~52                                                                                                                                                                  ; LC_X54_Y12_N6 ; 32      ; Clock enable ; no     ; --                   ; --               ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~53                                                                                                                                                                  ; LC_X50_Y13_N8 ; 32      ; Clock enable ; no     ; --                   ; --               ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~54                                                                                                                                                                  ; LC_X50_Y15_N8 ; 32      ; Clock enable ; no     ; --                   ; --               ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~55                                                                                                                                                                  ; LC_X54_Y12_N0 ; 32      ; Clock enable ; no     ; --                   ; --               ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~56                                                                                                                                                                  ; LC_X54_Y6_N9  ; 32      ; Clock enable ; no     ; --                   ; --               ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~57                                                                                                                                                                  ; LC_X53_Y6_N2  ; 32      ; Clock enable ; no     ; --                   ; --               ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~58                                                                                                                                                                  ; LC_X53_Y6_N0  ; 32      ; Clock enable ; no     ; --                   ; --               ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~59                                                                                                                                                                  ; LC_X53_Y6_N1  ; 32      ; Clock enable ; no     ; --                   ; --               ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~6                                                                                                                                                                   ; LC_X50_Y12_N1 ; 32      ; Clock enable ; no     ; --                   ; --               ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~60                                                                                                                                                                  ; LC_X48_Y15_N2 ; 32      ; Clock enable ; no     ; --                   ; --               ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~61                                                                                                                                                                  ; LC_X50_Y15_N9 ; 32      ; Clock enable ; no     ; --                   ; --               ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~62                                                                                                                                                                  ; LC_X49_Y15_N8 ; 32      ; Clock enable ; no     ; --                   ; --               ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~63                                                                                                                                                                  ; LC_X49_Y15_N2 ; 32      ; Clock enable ; no     ; --                   ; --               ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~7                                                                                                                                                                   ; LC_X57_Y11_N0 ; 32      ; Clock enable ; no     ; --                   ; --               ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~8                                                                                                                                                                   ; LC_X53_Y6_N5  ; 32      ; Clock enable ; no     ; --                   ; --               ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Decoder_735~9                                                                                                                                                                   ; LC_X52_Y7_N8  ; 32      ; Clock enable ; no     ; --                   ; --               ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_363_rtl_11~1                                                                                                                                                                ; LC_X68_Y14_N4 ; 8       ; Clock enable ; no     ; --                   ; --               ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_366~0                                                                                                                                                                       ; LC_X46_Y1_N2  ; 2124    ; Async. clear ; yes    ; Global clock         ; GCLK7            ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_370~0                                                                                                                                                                       ; LC_X66_Y24_N4 ; 8       ; Clock enable ; no     ; --                   ; --               ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_372~0                                                                                                                                                                       ; LC_X67_Y24_N6 ; 8       ; Clock enable ; no     ; --                   ; --               ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_376~0                                                                                                                                                                       ; LC_X67_Y23_N8 ; 8       ; Clock enable ; no     ; --                   ; --               ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_377~0                                                                                                                                                                       ; LC_X68_Y23_N9 ; 8       ; Clock enable ; no     ; --                   ; --               ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_378~0                                                                                                                                                                       ; LC_X66_Y24_N3 ; 8       ; Clock enable ; no     ; --                   ; --               ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_379~0                                                                                                                                                                       ; LC_X68_Y24_N3 ; 8       ; Clock enable ; no     ; --                   ; --               ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_380~0                                                                                                                                                                       ; LC_X64_Y14_N1 ; 8       ; Clock enable ; no     ; --                   ; --               ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_381~0                                                                                                                                                                       ; LC_X67_Y14_N2 ; 8       ; Clock enable ; no     ; --                   ; --               ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_382~0                                                                                                                                                                       ; LC_X66_Y18_N7 ; 8       ; Clock enable ; no     ; --                   ; --               ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_383~0                                                                                                                                                                       ; LC_X66_Y21_N5 ; 8       ; Clock enable ; no     ; --                   ; --               ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_384~0                                                                                                                                                                       ; LC_X66_Y22_N8 ; 8       ; Clock enable ; no     ; --                   ; --               ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_385~0                                                                                                                                                                       ; LC_X66_Y14_N2 ; 8       ; Clock enable ; no     ; --                   ; --               ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_386~0                                                                                                                                                                       ; LC_X67_Y13_N2 ; 8       ; Clock enable ; no     ; --                   ; --               ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_387~0                                                                                                                                                                       ; LC_X67_Y13_N6 ; 8       ; Clock enable ; no     ; --                   ; --               ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_389~0                                                                                                                                                                       ; LC_X73_Y13_N2 ; 14      ; Clock enable ; no     ; --                   ; --               ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_391~0                                                                                                                                                                       ; LC_X84_Y26_N2 ; 2054    ; Clock        ; yes    ; Global clock         ; GCLK9            ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_394~0                                                                                                                                                                       ; LC_X68_Y26_N6 ; 38      ; Clock        ; yes    ; Global clock         ; GCLK8            ;
; fibre_rx_ckr                                                                                                                                                                                                             ; AE10          ; 68      ; Clock        ; yes    ; Global clock         ; GCLK5            ;
; rst_i                                                                                                                                                                                                                    ; P2            ; 349     ; Async. clear ; yes    ; Global clock         ; GCLK11           ;
; rtl~11                                                                                                                                                                                                                   ; LC_X66_Y11_N2 ; 8       ; Clock enable ; no     ; --                   ; --               ;
; rtl~13                                                                                                                                                                                                                   ; LC_X68_Y13_N1 ; 8       ; Clock enable ; no     ; --                   ; --               ;
; rtl~229                                                                                                                                                                                                                  ; LC_X66_Y13_N9 ; 8       ; Clock enable ; no     ; --                   ; --               ;
; rtl~232                                                                                                                                                                                                                  ; LC_X66_Y13_N4 ; 8       ; Clock enable ; no     ; --                   ; --               ;
; rtl~378                                                                                                                                                                                                                  ; LC_X62_Y15_N8 ; 32      ; Clock enable ; no     ; --                   ; --               ;
; sld_hub:SLD_HUB_INST|BROADCAST_ENA~10                                                                                                                                                                                    ; LC_X49_Y26_N8 ; 1       ; Clock enable ; no     ; --                   ; --               ;
; sld_hub:SLD_HUB_INST|IRF_ENABLE[1]~10                                                                                                                                                                                    ; LC_X51_Y26_N5 ; 3       ; Clock enable ; no     ; --                   ; --               ;
; sld_hub:SLD_HUB_INST|IRF_ENA_ENABLE~14                                                                                                                                                                                   ; LC_X49_Y27_N3 ; 2       ; Clock enable ; no     ; --                   ; --               ;
; sld_hub:SLD_HUB_INST|IRSR_ENA                                                                                                                                                                                            ; LC_X49_Y29_N2 ; 8       ; Clock enable ; no     ; --                   ; --               ;
; sld_hub:SLD_HUB_INST|i~136                                                                                                                                                                                               ; LC_X49_Y26_N4 ; 5       ; Clock enable ; no     ; --                   ; --               ;
; sld_hub:SLD_HUB_INST|i~14                                                                                                                                                                                                ; LC_X49_Y26_N5 ; 1       ; Clock enable ; no     ; --                   ; --               ;
; sld_hub:SLD_HUB_INST|i~15                                                                                                                                                                                                ; LC_X47_Y26_N7 ; 1       ; Clock enable ; no     ; --                   ; --               ;
; sld_hub:SLD_HUB_INST|i~26                                                                                                                                                                                                ; LC_X51_Y26_N2 ; 3       ; Clock enable ; no     ; --                   ; --               ;
; sld_hub:SLD_HUB_INST|i~32                                                                                                                                                                                                ; LC_X50_Y26_N2 ; 4       ; Clock enable ; no     ; --                   ; --               ;
; sld_hub:SLD_HUB_INST|i~38                                                                                                                                                                                                ; LC_X50_Y24_N5 ; 1       ; Clock enable ; no     ; --                   ; --               ;
; sld_hub:SLD_HUB_INST|i~41                                                                                                                                                                                                ; LC_X51_Y27_N5 ; 4       ; Clock enable ; no     ; --                   ; --               ;
; sld_hub:SLD_HUB_INST|i~6                                                                                                                                                                                                 ; LC_X48_Y30_N5 ; 21      ; Async. clear ; yes    ; Global clock         ; GCLK6            ;
; sld_hub:SLD_HUB_INST|jtag_debug_mode_usr1                                                                                                                                                                                ; LC_X48_Y26_N3 ; 15      ; Async. clear ; no     ; --                   ; --               ;
; sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|state[0]                                                                                                                                                  ; LC_X49_Y20_N2 ; 18      ; Async. clear ; yes    ; Global clock         ; GCLK15           ;
; sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|state[11]                                                                                                                                                 ; LC_X48_Y20_N7 ; 17      ; Clock enable ; no     ; --                   ; --               ;
; sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|state[12]                                                                                                                                                 ; LC_X50_Y20_N3 ; 9       ; Clock enable ; no     ; --                   ; --               ;
; sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|state[8]                                                                                                                                                  ; LC_X50_Y20_N5 ; 12      ; Async. clear ; no     ; --                   ; --               ;
; sld_hub:SLD_HUB_INST|sld_rom_sr:HUB_INFO_REG|clear_signal                                                                                                                                                                ; LC_X50_Y26_N9 ; 9       ; Async. clear ; yes    ; Global clock         ; GCLK13           ;
; sld_hub:SLD_HUB_INST|sld_rom_sr:HUB_INFO_REG|reduce_nor_6                                                                                                                                                                ; LC_X50_Y27_N0 ; 5       ; Sync. clear  ; no     ; --                   ; --               ;
; sld_hub:SLD_HUB_INST|sld_rom_sr:HUB_INFO_REG|word_counter[0]~4                                                                                                                                                           ; LC_X49_Y27_N2 ; 5       ; Clock enable ; no     ; --                   ; --               ;
; sld_signaltap:auto_signaltap_0|reset_all                                                                                                                                                                                 ; LC_X48_Y30_N2 ; 537     ; Async. clear ; yes    ; Global clock         ; GCLK10           ;
; sld_signaltap:auto_signaltap_0|run_instr_on                                                                                                                                                                              ; LC_X51_Y28_N8 ; 9       ; Async. clear ; no     ; --                   ; --               ;
; sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:write_address_non_zero_gen_write_pointer_counter|alt_counter_stratix:wysi_counter|cout                                     ; LC_X57_Y30_N9 ; 3       ; Clock enable ; no     ; --                   ; --               ;
; sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|trigger_write_addr_latch_ena~11                                                                                                        ; LC_X53_Y29_N9 ; 9       ; Clock enable ; no     ; --                   ; --               ;
; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|buffer_write_addr_adv_ena_int~2                                                                                                                               ; LC_X53_Y29_N6 ; 9       ; Clock enable ; no     ; --                   ; --               ;
; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|buffer_write_ena_int~2                                                                                                                                        ; LC_X54_Y29_N4 ; 13      ; Write enable ; no     ; --                   ; --               ;
; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|i~4                                                                                                                   ; LC_X52_Y29_N6 ; 116     ; Clock enable ; no     ; --                   ; --               ;
; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened_ff[1]                                                                                                ; LC_X52_Y29_N5 ; 2       ; Clock enable ; no     ; --                   ; --               ;
; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|i~11                                                                                                                  ; LC_X51_Y27_N4 ; 5       ; Clock enable ; no     ; --                   ; --               ;
; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|trigger_setup_ena                                                                                                     ; LC_X51_Y28_N2 ; 366     ; Clock enable ; no     ; --                   ; --               ;
; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable~reg0                                                                                                      ; LC_X51_Y29_N6 ; 12      ; Clock enable ; no     ; --                   ; --               ;
; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|trig_mod_reset_n                                                                                                                                              ; LC_X46_Y29_N2 ; 116     ; Async. clear ; yes    ; Global clock         ; GCLK12           ;
; sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                        ; LC_X52_Y26_N3 ; 9       ; Async. clear ; yes    ; Global clock         ; GCLK2            ;
; sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_counter:adv_point_3_and_more_advance_pointer_counter|alt_counter_stratix:wysi_counter|modulus_trigger ; LC_X68_Y32_N7 ; 7       ; Sync. load   ; no     ; --                   ; --               ;
; sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|offload_shift_ena~4                                                                                       ; LC_X52_Y28_N7 ; 123     ; Async. clear ; no     ; --                   ; --               ;
; sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|reduce_nor_8                                                                                              ; LC_X68_Y31_N9 ; 9       ; Clock enable ; no     ; --                   ; --               ;
; sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|clear_signal                                                                                                                                                        ; LC_X48_Y26_N5 ; 8       ; Async. clear ; yes    ; Global clock         ; GCLK4            ;
; sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|reduce_nor_6                                                                                                                                                        ; LC_X52_Y27_N1 ; 4       ; Sync. clear  ; no     ; --                   ; --               ;
; sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|word_counter[0]~3                                                                                                                                                   ; LC_X51_Y27_N2 ; 4       ; Clock enable ; no     ; --                   ; --               ;
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
; Global & Other Fast Signals                                                                                                                                                                           ;
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
; Name                                                                                                                              ; Location      ; Fan-Out ; Global Resource Used ; Global Line Name ;
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
; altera_internal_jtag~CLKDRUSER                                                                                                    ; ELA_X0_Y28_N0 ; 539     ; Global clock         ; GCLK1            ;
; altera_internal_jtag~TCKUTAP                                                                                                      ; ELA_X0_Y28_N0 ; 64      ; Global clock         ; GCLK0            ;
; altera_internal_jtag~UPDATEUSER                                                                                                   ; ELA_X0_Y28_N0 ; 6       ; Global clock         ; GCLK3            ;
; clk_i                                                                                                                             ; K17           ; 677     ; Global clock         ; GCLK14           ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_366~0                                                                                ; LC_X46_Y1_N2  ; 2124    ; Global clock         ; GCLK7            ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_391~0                                                                                ; LC_X84_Y26_N2 ; 2054    ; Global clock         ; GCLK9            ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_394~0                                                                                ; LC_X68_Y26_N6 ; 38      ; Global clock         ; GCLK8            ;
; fibre_rx_ckr                                                                                                                      ; AE10          ; 68      ; Global clock         ; GCLK5            ;
; rst_i                                                                                                                             ; P2            ; 349     ; Global clock         ; GCLK11           ;
; sld_hub:SLD_HUB_INST|i~6                                                                                                          ; LC_X48_Y30_N5 ; 21      ; Global clock         ; GCLK6            ;
; sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|state[0]                                                           ; LC_X49_Y20_N2 ; 18      ; Global clock         ; GCLK15           ;
; sld_hub:SLD_HUB_INST|sld_rom_sr:HUB_INFO_REG|clear_signal                                                                         ; LC_X50_Y26_N9 ; 9       ; Global clock         ; GCLK13           ;
; sld_signaltap:auto_signaltap_0|reset_all                                                                                          ; LC_X48_Y30_N2 ; 537     ; Global clock         ; GCLK10           ;
; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|trig_mod_reset_n                                                       ; LC_X46_Y29_N2 ; 116     ; Global clock         ; GCLK12           ;
; sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|acq_buf_read_reset ; LC_X52_Y26_N3 ; 9       ; Global clock         ; GCLK2            ;
; sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|clear_signal                                                                 ; LC_X48_Y26_N5 ; 8       ; Global clock         ; GCLK4            ;
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
; Non-Global High Fan-Out Signals                                                                                                                                                  ;
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
; Name                                                                                                                                                                   ; Fan-Out ;
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|lpm_counter:read_pointer_rtl_5|alt_counter_stratix:wysi_counter|counter_cell[0]                                               ; 772     ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|lpm_counter:read_pointer_rtl_5|alt_counter_stratix:wysi_counter|counter_cell[1]                                               ; 772     ;
; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|trigger_setup_ena                                                   ; 366     ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|lpm_counter:read_pointer_rtl_5|alt_counter_stratix:wysi_counter|counter_cell[3]                                               ; 197     ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|lpm_counter:read_pointer_rtl_5|alt_counter_stratix:wysi_counter|counter_cell[2]                                               ; 196     ;
; fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|dpram_b8p:dpram4|altsyncram_tmb1:altsyncram14|ram_block15a0 ; 184     ;
; sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|offload_shift_ena~4                                     ; 123     ;
; sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|reduce_nor_14                                           ; 117     ;
; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|i~4                                                                 ; 116     ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|lpm_counter:write_pointer_rtl_4|alt_counter_stratix:wysi_counter|counter_cell[4]                                              ; 68      ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|lpm_counter:write_pointer_rtl_4|alt_counter_stratix:wysi_counter|counter_cell[5]                                              ; 66      ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_in[7]                                                                                                                    ; 64      ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_in[8]                                                                                                                    ; 64      ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_in[9]                                                                                                                    ; 64      ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_in[3]                                                                                                                    ; 64      ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_in[4]                                                                                                                    ; 64      ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_in[5]                                                                                                                    ; 64      ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_in[6]                                                                                                                    ; 64      ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_in[29]                                                                                                                   ; 64      ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_in[2]                                                                                                                    ; 64      ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_in[30]                                                                                                                   ; 64      ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_in[31]                                                                                                                   ; 64      ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_in[25]                                                                                                                   ; 64      ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_in[26]                                                                                                                   ; 64      ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_in[27]                                                                                                                   ; 64      ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_in[28]                                                                                                                   ; 64      ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_in[21]                                                                                                                   ; 64      ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_in[22]                                                                                                                   ; 64      ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_in[23]                                                                                                                   ; 64      ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_in[24]                                                                                                                   ; 64      ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_in[18]                                                                                                                   ; 64      ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_in[19]                                                                                                                   ; 64      ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_in[1]                                                                                                                    ; 64      ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_in[20]                                                                                                                   ; 64      ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_in[14]                                                                                                                   ; 64      ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_in[15]                                                                                                                   ; 64      ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_in[16]                                                                                                                   ; 64      ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_in[17]                                                                                                                   ; 64      ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_in[10]                                                                                                                   ; 64      ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_in[11]                                                                                                                   ; 64      ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_in[12]                                                                                                                   ; 64      ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_in[13]                                                                                                                   ; 64      ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_in[0]                                                                                                                    ; 64      ;
; altera_internal_jtag                                                                                                                                                   ; 55      ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|lpm_counter:read_pointer_rtl_5|alt_counter_stratix:wysi_counter|counter_cell[4]                                               ; 53      ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|lpm_counter:read_pointer_rtl_5|alt_counter_stratix:wysi_counter|counter_cell[5]                                               ; 51      ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|current_state[1]                                                                                                              ; 46      ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|current_state[2]                                                                                                              ; 44      ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_379~9                                                                                                                     ; 37      ;
; fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_366~29                                                                                                                    ; 35      ;
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
; RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
; Name                                                                                                                                                                ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; Implementation Bits ; M512s ; M4Ks ; M-RAMs ; MIF  ; Location                                                                                                                                                                ;
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
; fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_1a21:auto_generated|dpram_b8p:dpram4|altsyncram_tmb1:altsyncram14|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048  ; 2048                ; 0     ; 1    ; 0      ; None ; M4K_X69_Y11                                                                                                                                                             ;
; sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|ALTSYNCRAM INSTANTIATION                                                              ; AUTO ; Simple Dual Port ; 512          ; 116          ; 512          ; 116          ; 59392 ; 59392               ; 0     ; 13   ; 0      ; None ; M4K_X69_Y32, M4K_X69_Y30, M4K_X69_Y27, M4K_X69_Y26, M4K_X69_Y25, M4K_X69_Y29, M4K_X69_Y24, M4K_X69_Y21, M4K_X69_Y20, M4K_X69_Y23, M4K_X69_Y28, M4K_X69_Y22, M4K_X69_Y31 ;
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------
; Interconnect Usage Summary                            ;
---------------------------------------------------------
; Interconnect Resource Type  ; Usage                   ;
---------------------------------------------------------
; C16 interconnects           ; 116 / 5,872 ( 1 % )     ;
; C4 interconnects            ; 2,388 / 89,120 ( 2 % )  ;
; C8 interconnects            ; 863 / 19,904 ( 4 % )    ;
; DIFFIOCLKs                  ; 0 / 32 ( 0 % )          ;
; DQS bus muxes               ; 0 / 102 ( 0 % )         ;
; DQS-16 I/O buses            ; 0 / 8 ( 0 % )           ;
; DQS-32 I/O buses            ; 0 / 4 ( 0 % )           ;
; DQS-8 I/O buses             ; 0 / 20 ( 0 % )          ;
; Direct links                ; 638 / 131,860 ( < 1 % ) ;
; Fast regional clocks        ; 0 / 32 ( 0 % )          ;
; Global clocks               ; 16 / 16 ( 100 % )       ;
; I/O buses                   ; 1 / 364 ( < 1 % )       ;
; LUT chains                  ; 127 / 29,223 ( < 1 % )  ;
; Local routing interconnects ; 1,640 / 32,470 ( 5 % )  ;
; R24 interconnects           ; 80 / 6,156 ( 1 % )      ;
; R4 interconnects            ; 2,260 / 181,920 ( 1 % ) ;
; R8 interconnects            ; 877 / 29,904 ( 2 % )    ;
; Regional clocks             ; 0 / 16 ( 0 % )          ;
---------------------------------------------------------


------------------------------------------------------------------------------
; LAB Logic Elements                                                         ;
------------------------------------------------------------------------------
; Number of Logic Elements  (Average = 8.21) ; Number of LABs  (Total = 499) ;
------------------------------------------------------------------------------
; 1                                          ; 25                            ;
; 2                                          ; 9                             ;
; 3                                          ; 11                            ;
; 4                                          ; 21                            ;
; 5                                          ; 21                            ;
; 6                                          ; 24                            ;
; 7                                          ; 19                            ;
; 8                                          ; 31                            ;
; 9                                          ; 72                            ;
; 10                                         ; 266                           ;
------------------------------------------------------------------------------


----------------------------------------------------------------------
; LAB-wide Signals                                                   ;
----------------------------------------------------------------------
; LAB-wide Signals  (Average = 2.76) ; Number of LABs  (Total = 499) ;
----------------------------------------------------------------------
; 1 Async. clear                     ; 429                           ;
; 1 Clock                            ; 349                           ;
; 1 Clock enable                     ; 173                           ;
; 2 Async. clears                    ; 49                            ;
; 2 Clock enables                    ; 242                           ;
; 2 Clocks                           ; 136                           ;
----------------------------------------------------------------------


-------------------------------------------------------------------------------
; LAB Signals Sourced                                                         ;
-------------------------------------------------------------------------------
; Number of Signals Sourced  (Average = 8.80) ; Number of LABs  (Total = 499) ;
-------------------------------------------------------------------------------
; 0                                           ; 0                             ;
; 1                                           ; 24                            ;
; 2                                           ; 9                             ;
; 3                                           ; 12                            ;
; 4                                           ; 14                            ;
; 5                                           ; 11                            ;
; 6                                           ; 19                            ;
; 7                                           ; 28                            ;
; 8                                           ; 32                            ;
; 9                                           ; 53                            ;
; 10                                          ; 239                           ;
; 11                                          ; 7                             ;
; 12                                          ; 7                             ;
; 13                                          ; 16                            ;
; 14                                          ; 24                            ;
; 15                                          ; 1                             ;
; 16                                          ; 2                             ;
; 17                                          ; 1                             ;
-------------------------------------------------------------------------------


-----------------------------------------------------------------------------------
; LAB Signals Sourced Out                                                         ;
-----------------------------------------------------------------------------------
; Number of Signals Sourced Out  (Average = 5.72) ; Number of LABs  (Total = 499) ;
-----------------------------------------------------------------------------------
; 0                                               ; 0                             ;
; 1                                               ; 38                            ;
; 2                                               ; 32                            ;
; 3                                               ; 42                            ;
; 4                                               ; 51                            ;
; 5                                               ; 120                           ;
; 6                                               ; 37                            ;
; 7                                               ; 20                            ;
; 8                                               ; 46                            ;
; 9                                               ; 41                            ;
; 10                                              ; 70                            ;
; 11                                              ; 2                             ;
-----------------------------------------------------------------------------------


--------------------------------------------------------------------------------
; LAB Distinct Inputs                                                          ;
--------------------------------------------------------------------------------
; Number of Distinct Inputs  (Average = 14.32) ; Number of LABs  (Total = 499) ;
--------------------------------------------------------------------------------
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 3                             ;
; 3                                            ; 10                            ;
; 4                                            ; 19                            ;
; 5                                            ; 8                             ;
; 6                                            ; 30                            ;
; 7                                            ; 35                            ;
; 8                                            ; 7                             ;
; 9                                            ; 11                            ;
; 10                                           ; 14                            ;
; 11                                           ; 43                            ;
; 12                                           ; 37                            ;
; 13                                           ; 34                            ;
; 14                                           ; 20                            ;
; 15                                           ; 22                            ;
; 16                                           ; 14                            ;
; 17                                           ; 20                            ;
; 18                                           ; 8                             ;
; 19                                           ; 16                            ;
; 20                                           ; 5                             ;
; 21                                           ; 69                            ;
; 22                                           ; 10                            ;
; 23                                           ; 18                            ;
; 24                                           ; 26                            ;
; 25                                           ; 10                            ;
; 26                                           ; 9                             ;
--------------------------------------------------------------------------------


--------------------
; Fitter Messages  ;
--------------------
Info: *******************************************************************
Info: Running Quartus II Fitter
  Info: Version 3.0 Build 199 06/26/2003 SJ Full Version
  Info: Processing started: Tue Nov 02 09:51:06 2004
Info: Command: quartus_fit --import_settings_files=off --export_settings_files=off fibre_rx_wrapper -c fibre_rx_wrapper
Info: Selected device EP1S30F780C5 for design fibre_rx_wrapper
Info: Implemented Enhanced for PLL fibre_rx_pll:i_pll|altpll:altpll_component|pll
Info: Implementing parameter values for PLL fibre_rx_pll:i_pll|altpll:altpll_component|pll
  Info: Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for fibre_rx_pll:i_pll|altpll:altpll_component|_extclk0 port
  Info: Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for fibre_rx_pll:i_pll|altpll:altpll_component|_extclk1 port
Warning: Compensate clock of PLL fibre_rx_pll:i_pll|altpll:altpll_component|pll has been set to extclk0
Critical Warning: Changed operation mode of PLL fibre_rx_pll:i_pll|altpll:altpll_component|pll to Zero delay buffer
Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may compatible with other devices. 
  Info: Device EP1S10F780C5 is compatible
  Info: Device EP1S10F780C5ES is compatible
  Info: Device EP1S20F780C5 is compatible
  Info: Device EP1S25F780C5 is compatible
  Info: Device EP1S30F780C5_HARDCOPY_FPGA_PROTOTYPE is compatible
  Info: Device EP1S40F780C5 is compatible
  Info: Device EP1S40F780C5_HARDCOPY_FPGA_PROTOTYPE is compatible
Info: Completed User Assigned Global Signals Promotion Operation
Info: Promoted PLL clock signals
  Info: Promoted signal clk_i to use global clock
Info: Completed PLL Placement Operation
Info: Automatically promoted signal fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_391~0 to use Global clock
Info: Automatically promoted signal altera_internal_jtag~CLKDRUSER to use Global clock
Info: Automatically promoted some destinations of signal fibre_rx_ckr to use Global clock
  Info: Destination sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0] may be non-global or may not use global clock
Info: Pin fibre_rx_ckr drives global clock, but is not placed in a dedicated clock pin position
Info: Automatically promoted signal altera_internal_jtag~TCKUTAP to use Global clock
Info: Automatically promoted signal fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_394~0 to use Global clock
Info: Automatically promoted some destinations of signal altera_internal_jtag~UPDATEUSER to use Global clock
  Info: Destination sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|clear_signal may be non-global or may not use global clock
Info: Automatically promoted signal rst_i to use Global clock in Pin P2
Info: Automatically promoted some destinations of signal fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_366~0 to use Global clock
  Info: Destination fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_calc_reg[17] may be non-global or may not use global clock
  Info: Destination fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_calc_reg[16] may be non-global or may not use global clock
  Info: Destination fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_calc_reg[1] may be non-global or may not use global clock
  Info: Destination fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_calc_reg[21] may be non-global or may not use global clock
  Info: Destination fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_calc_reg[20] may be non-global or may not use global clock
  Info: Destination fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_calc_reg[9] may be non-global or may not use global clock
  Info: Destination fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_calc_reg[10] may be non-global or may not use global clock
  Info: Destination fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_calc_reg[4] may be non-global or may not use global clock
  Info: Destination fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_calc_reg[23] may be non-global or may not use global clock
  Info: Destination fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_calc_reg[22] may be non-global or may not use global clock
  Info: Limited to 10 non-global destinations
Info: Automatically promoted some destinations of signal sld_signaltap:auto_signaltap_0|reset_all to use Global clock
  Info: Destination sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|acq_buf_read_reset may be non-global or may not use global clock
Info: Automatically promoted signal sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|trig_mod_reset_n to use Global clock
Info: Automatically promoted signal sld_hub:SLD_HUB_INST|i~6 to use Global clock
Info: Automatically promoted some destinations of signal sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|state[0] to use Global clock
  Info: Destination sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_30~36 may be non-global or may not use global clock
  Info: Destination sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_34 may be non-global or may not use global clock
  Info: Destination sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_22~73 may be non-global or may not use global clock
  Info: Destination sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_20 may be non-global or may not use global clock
  Info: Destination sld_hub:SLD_HUB_INST|sld_jtag_state_machine:jtag_state_machine|reduce_nor_32~23 may be non-global or may not use global clock
Info: Automatically promoted signal sld_hub:SLD_HUB_INST|sld_rom_sr:HUB_INFO_REG|clear_signal to use Global clock
Info: Automatically promoted signal sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|acq_buf_read_reset to use Global clock
Info: Automatically promoted signal sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|clear_signal to use Global clock
Info: Completed Auto Global Promotion Operation
Info: No timing requirements specified -- optimizing all clocks equally to maximize operation frequency
Info: Packing registers due to location constraints
Info: Finished packing registers due to location constraints
Info: Starting register packing
Info: Started Fast Input/Output/OE register processing
Info: Finished Fast Input/Output/OE register processing
Info: Start DSP Scan-chain Inferencing
Info: Completed DSP scan-chain inferencing
Info: Moving registers into I/Os, LUTs, DSP and RAM blocks to improve timing and density
Info: Finished moving registers into I/Os, LUTs, DSP and RAM blocks
Info: Finished register packing
Info: Statistics of I/O pins that use the same VCCIO and VREF
  Info: There are 1 I/O pins (VREF = unused, VCCIO = 3.30, 0 input, 1 output, 0 bidirectional)
    Info: Used I/O standards LVTTL.
Info: I/O banks and pin(s) statistics before I/O pin placement
  Info: Statistics of I/O banks
    Info: I/O bank 1: VREF = unused, VCCIO = unused, used pin 0, available pins 70.
    Info: I/O bank 2: VREF = unused, VCCIO = unused, used pin 0, available pins 74.
    Info: I/O bank 3: VREF = unused, VCCIO = unused, used pin 1, available pins 69.
    Info: I/O bank 4: VREF = unused, VCCIO = unused, used pin 6, available pins 73.
    Info: I/O bank 5: VREF = unused, VCCIO = unused, used pin 1, available pins 73.
    Info: I/O bank 6: VREF = unused, VCCIO = unused, used pin 0, available pins 70.
    Info: I/O bank 7: VREF = unused, VCCIO = unused, used pin 14, available pins 60.
    Info: I/O bank 8: VREF = unused, VCCIO = unused, used pin 0, available pins 71.
    Info: I/O bank 9: VREF = unused, VCCIO = 3.30, used pin 1, available pins 5.
    Info: I/O bank 10: VREF = unused, VCCIO = 3.30, used pin 1, available pins 3.
    Info: I/O bank 11: VREF = unused, VCCIO = unused, used pin 0, available pins 6.
    Info: I/O bank 12: VREF = unused, VCCIO = unused, used pin 0, available pins 4.
Info: I/O banks and pin(s) statistics after I/O pin placement
  Info: Statistics of I/O banks
    Info: I/O bank 1: VREF = unused, VCCIO = unused, used pin 0, available pins 70.
    Info: I/O bank 2: VREF = unused, VCCIO = unused, used pin 0, available pins 74.
    Info: I/O bank 3: VREF = unused, VCCIO = unused, used pin 1, available pins 69.
    Info: I/O bank 4: VREF = unused, VCCIO = unused, used pin 6, available pins 73.
    Info: I/O bank 5: VREF = unused, VCCIO = unused, used pin 1, available pins 73.
    Info: I/O bank 6: VREF = unused, VCCIO = unused, used pin 0, available pins 70.
    Info: I/O bank 7: VREF = unused, VCCIO = unused, used pin 14, available pins 60.
    Info: I/O bank 8: VREF = unused, VCCIO = unused, used pin 0, available pins 71.
    Info: I/O bank 9: VREF = unused, VCCIO = 3.30, used pin 1, available pins 5.
    Info: I/O bank 10: VREF = unused, VCCIO = 3.30, used pin 2, available pins 2.
    Info: I/O bank 11: VREF = unused, VCCIO = unused, used pin 0, available pins 6.
    Info: I/O bank 12: VREF = unused, VCCIO = unused, used pin 0, available pins 4.
Info: Completed I/O Pin Placement Operation
Warning: Following nodes are assigned to locations or regions, but do not exist in design
  Warning: Node array_id[0] is assigned to location or region, but does not exist in design
  Warning: Node array_id[1] is assigned to location or region, but does not exist in design
  Warning: Node array_id[2] is assigned to location or region, but does not exist in design
  Warning: Node box_id_ena is assigned to location or region, but does not exist in design
  Warning: Node box_id_in is assigned to location or region, but does not exist in design
  Warning: Node box_id_out is assigned to location or region, but does not exist in design
  Warning: Node card_id is assigned to location or region, but does not exist in design
  Warning: Node dip_sw2 is assigned to location or region, but does not exist in design
  Warning: Node dip_sw3 is assigned to location or region, but does not exist in design
  Warning: Node dip_sw4 is assigned to location or region, but does not exist in design
  Warning: Node dip_sw7 is assigned to location or region, but does not exist in design
  Warning: Node dip_sw8 is assigned to location or region, but does not exist in design
  Warning: Node eeprom_cs is assigned to location or region, but does not exist in design
  Warning: Node eeprom_sck is assigned to location or region, but does not exist in design
  Warning: Node eeprom_si is assigned to location or region, but does not exist in design
  Warning: Node eeprom_so is assigned to location or region, but does not exist in design
  Warning: Node fibre_tx_data[0] is assigned to location or region, but does not exist in design
  Warning: Node fibre_tx_data[1] is assigned to location or region, but does not exist in design
  Warning: Node fibre_tx_data[2] is assigned to location or region, but does not exist in design
  Warning: Node fibre_tx_data[3] is assigned to location or region, but does not exist in design
  Warning: Node fibre_tx_data[4] is assigned to location or region, but does not exist in design
  Warning: Node fibre_tx_data[5] is assigned to location or region, but does not exist in design
  Warning: Node fibre_tx_data[6] is assigned to location or region, but does not exist in design
  Warning: Node fibre_tx_data[7] is assigned to location or region, but does not exist in design
  Warning: Node fibre_tx_ena is assigned to location or region, but does not exist in design
  Warning: Node fibre_tx_rp is assigned to location or region, but does not exist in design
  Warning: Node fibre_tx_sc_nd is assigned to location or region, but does not exist in design
  Warning: Node inclk is assigned to location or region, but does not exist in design
  Warning: Node lvds_clk is assigned to location or region, but does not exist in design
  Warning: Node lvds_cmd is assigned to location or region, but does not exist in design
  Warning: Node lvds_rx0a is assigned to location or region, but does not exist in design
  Warning: Node lvds_rx0b is assigned to location or region, but does not exist in design
  Warning: Node lvds_rx1a is assigned to location or region, but does not exist in design
  Warning: Node lvds_rx1b is assigned to location or region, but does not exist in design
  Warning: Node lvds_rx2a is assigned to location or region, but does not exist in design
  Warning: Node lvds_rx2b is assigned to location or region, but does not exist in design
  Warning: Node lvds_rx3a is assigned to location or region, but does not exist in design
  Warning: Node lvds_rx3b is assigned to location or region, but does not exist in design
  Warning: Node lvds_rx4a is assigned to location or region, but does not exist in design
  Warning: Node lvds_rx4b is assigned to location or region, but does not exist in design
  Warning: Node lvds_rx5a is assigned to location or region, but does not exist in design
  Warning: Node lvds_rx5b is assigned to location or region, but does not exist in design
  Warning: Node lvds_rx6a is assigned to location or region, but does not exist in design
  Warning: Node lvds_rx6b is assigned to location or region, but does not exist in design
  Warning: Node lvds_rx7a is assigned to location or region, but does not exist in design
  Warning: Node lvds_rx7b is assigned to location or region, but does not exist in design
  Warning: Node lvds_spare is assigned to location or region, but does not exist in design
  Warning: Node lvds_sync is assigned to location or region, but does not exist in design
  Warning: Node mictor_e[10] is assigned to location or region, but does not exist in design
  Warning: Node mictor_e[11] is assigned to location or region, but does not exist in design
  Warning: Node mictor_e[12] is assigned to location or region, but does not exist in design
  Warning: Node mictor_e[13] is assigned to location or region, but does not exist in design
  Warning: Node mictor_e[14] is assigned to location or region, but does not exist in design
  Warning: Node mictor_e[15] is assigned to location or region, but does not exist in design
  Warning: Node mictor_e[1] is assigned to location or region, but does not exist in design
  Warning: Node mictor_e[2] is assigned to location or region, but does not exist in design
  Warning: Node mictor_e[3] is assigned to location or region, but does not exist in design
  Warning: Node mictor_e[4] is assigned to location or region, but does not exist in design
  Warning: Node mictor_e[5] is assigned to location or region, but does not exist in design
  Warning: Node mictor_e[6] is assigned to location or region, but does not exist in design
  Warning: Node mictor_e[7] is assigned to location or region, but does not exist in design
  Warning: Node mictor_e[8] is assigned to location or region, but does not exist in design
  Warning: Node mictor_e[9] is assigned to location or region, but does not exist in design
  Warning: Node mictor_o[10] is assigned to location or region, but does not exist in design
  Warning: Node mictor_o[11] is assigned to location or region, but does not exist in design
  Warning: Node mictor_o[12] is assigned to location or region, but does not exist in design
  Warning: Node mictor_o[13] is assigned to location or region, but does not exist in design
  Warning: Node mictor_o[14] is assigned to location or region, but does not exist in design
  Warning: Node mictor_o[15] is assigned to location or region, but does not exist in design
  Warning: Node mictor_o[1] is assigned to location or region, but does not exist in design
  Warning: Node mictor_o[2] is assigned to location or region, but does not exist in design
  Warning: Node mictor_o[3] is assigned to location or region, but does not exist in design
  Warning: Node mictor_o[4] is assigned to location or region, but does not exist in design
  Warning: Node mictor_o[5] is assigned to location or region, but does not exist in design
  Warning: Node mictor_o[6] is assigned to location or region, but does not exist in design
  Warning: Node mictor_o[7] is assigned to location or region, but does not exist in design
  Warning: Node mictor_o[8] is assigned to location or region, but does not exist in design
  Warning: Node mictor_o[9] is assigned to location or region, but does not exist in design
  Warning: Node mictorclk_e is assigned to location or region, but does not exist in design
  Warning: Node mictorclk_o is assigned to location or region, but does not exist in design
  Warning: Node n5vok is assigned to location or region, but does not exist in design
  Warning: Node outclk is assigned to location or region, but does not exist in design
  Warning: Node pll6_in is assigned to location or region, but does not exist in design
  Warning: Node pll6_out[0] is assigned to location or region, but does not exist in design
  Warning: Node pll6_out[1] is assigned to location or region, but does not exist in design
  Warning: Node pll6_out[2] is assigned to location or region, but does not exist in design
  Warning: Node pll6_out[3] is assigned to location or region, but does not exist in design
  Warning: Node psclki is assigned to location or region, but does not exist in design
  Warning: Node psclko is assigned to location or region, but does not exist in design
  Warning: Node pscsi is assigned to location or region, but does not exist in design
  Warning: Node pscso is assigned to location or region, but does not exist in design
  Warning: Node psdi is assigned to location or region, but does not exist in design
  Warning: Node psdo is assigned to location or region, but does not exist in design
  Warning: Node rs232_rx is assigned to location or region, but does not exist in design
  Warning: Node rs232_tx is assigned to location or region, but does not exist in design
  Warning: Node slot_id[0] is assigned to location or region, but does not exist in design
  Warning: Node slot_id[1] is assigned to location or region, but does not exist in design
  Warning: Node slot_id[2] is assigned to location or region, but does not exist in design
  Warning: Node slot_id[3] is assigned to location or region, but does not exist in design
  Warning: Node smb_clk is assigned to location or region, but does not exist in design
  Warning: Node smb_data is assigned to location or region, but does not exist in design
  Warning: Node smb_nalert is assigned to location or region, but does not exist in design
  Warning: Node sram0_addr[0] is assigned to location or region, but does not exist in design
  Warning: Node sram0_addr[10] is assigned to location or region, but does not exist in design
  Warning: Node sram0_addr[11] is assigned to location or region, but does not exist in design
  Warning: Node sram0_addr[12] is assigned to location or region, but does not exist in design
  Warning: Node sram0_addr[13] is assigned to location or region, but does not exist in design
  Warning: Node sram0_addr[14] is assigned to location or region, but does not exist in design
  Warning: Node sram0_addr[15] is assigned to location or region, but does not exist in design
  Warning: Node sram0_addr[16] is assigned to location or region, but does not exist in design
  Warning: Node sram0_addr[17] is assigned to location or region, but does not exist in design
  Warning: Node sram0_addr[18] is assigned to location or region, but does not exist in design
  Warning: Node sram0_addr[19] is assigned to location or region, but does not exist in design
  Warning: Node sram0_addr[1] is assigned to location or region, but does not exist in design
  Warning: Node sram0_addr[2] is assigned to location or region, but does not exist in design
  Warning: Node sram0_addr[3] is assigned to location or region, but does not exist in design
  Warning: Node sram0_addr[4] is assigned to location or region, but does not exist in design
  Warning: Node sram0_addr[5] is assigned to location or region, but does not exist in design
  Warning: Node sram0_addr[6] is assigned to location or region, but does not exist in design
  Warning: Node sram0_addr[7] is assigned to location or region, but does not exist in design
  Warning: Node sram0_addr[8] is assigned to location or region, but does not exist in design
  Warning: Node sram0_addr[9] is assigned to location or region, but does not exist in design
  Warning: Node sram0_data[0] is assigned to location or region, but does not exist in design
  Warning: Node sram0_data[10] is assigned to location or region, but does not exist in design
  Warning: Node sram0_data[11] is assigned to location or region, but does not exist in design
  Warning: Node sram0_data[12] is assigned to location or region, but does not exist in design
  Warning: Node sram0_data[13] is assigned to location or region, but does not exist in design
  Warning: Node sram0_data[14] is assigned to location or region, but does not exist in design
  Warning: Node sram0_data[15] is assigned to location or region, but does not exist in design
  Warning: Node sram0_data[1] is assigned to location or region, but does not exist in design
  Warning: Node sram0_data[2] is assigned to location or region, but does not exist in design
  Warning: Node sram0_data[3] is assigned to location or region, but does not exist in design
  Warning: Node sram0_data[4] is assigned to location or region, but does not exist in design
  Warning: Node sram0_data[5] is assigned to location or region, but does not exist in design
  Warning: Node sram0_data[6] is assigned to location or region, but does not exist in design
  Warning: Node sram0_data[7] is assigned to location or region, but does not exist in design
  Warning: Node sram0_data[8] is assigned to location or region, but does not exist in design
  Warning: Node sram0_data[9] is assigned to location or region, but does not exist in design
  Warning: Node sram0_nbhe is assigned to location or region, but does not exist in design
  Warning: Node sram0_nble is assigned to location or region, but does not exist in design
  Warning: Node sram0_ncs is assigned to location or region, but does not exist in design
  Warning: Node sram0_noe is assigned to location or region, but does not exist in design
  Warning: Node sram0_nwe is assigned to location or region, but does not exist in design
  Warning: Node sram1_addr[0] is assigned to location or region, but does not exist in design
  Warning: Node sram1_addr[10] is assigned to location or region, but does not exist in design
  Warning: Node sram1_addr[11] is assigned to location or region, but does not exist in design
  Warning: Node sram1_addr[12] is assigned to location or region, but does not exist in design
  Warning: Node sram1_addr[13] is assigned to location or region, but does not exist in design
  Warning: Node sram1_addr[14] is assigned to location or region, but does not exist in design
  Warning: Node sram1_addr[15] is assigned to location or region, but does not exist in design
  Warning: Node sram1_addr[16] is assigned to location or region, but does not exist in design
  Warning: Node sram1_addr[17] is assigned to location or region, but does not exist in design
  Warning: Node sram1_addr[18] is assigned to location or region, but does not exist in design
  Warning: Node sram1_addr[19] is assigned to location or region, but does not exist in design
  Warning: Node sram1_addr[1] is assigned to location or region, but does not exist in design
  Warning: Node sram1_addr[2] is assigned to location or region, but does not exist in design
  Warning: Node sram1_addr[3] is assigned to location or region, but does not exist in design
  Warning: Node sram1_addr[4] is assigned to location or region, but does not exist in design
  Warning: Node sram1_addr[5] is assigned to location or region, but does not exist in design
  Warning: Node sram1_addr[6] is assigned to location or region, but does not exist in design
  Warning: Node sram1_addr[7] is assigned to location or region, but does not exist in design
  Warning: Node sram1_addr[8] is assigned to location or region, but does not exist in design
  Warning: Node sram1_addr[9] is assigned to location or region, but does not exist in design
  Warning: Node sram1_data[0] is assigned to location or region, but does not exist in design
  Warning: Node sram1_data[10] is assigned to location or region, but does not exist in design
  Warning: Node sram1_data[11] is assigned to location or region, but does not exist in design
  Warning: Node sram1_data[12] is assigned to location or region, but does not exist in design
  Warning: Node sram1_data[13] is assigned to location or region, but does not exist in design
  Warning: Node sram1_data[14] is assigned to location or region, but does not exist in design
  Warning: Node sram1_data[15] is assigned to location or region, but does not exist in design
  Warning: Node sram1_data[1] is assigned to location or region, but does not exist in design
  Warning: Node sram1_data[2] is assigned to location or region, but does not exist in design
  Warning: Node sram1_data[3] is assigned to location or region, but does not exist in design
  Warning: Node sram1_data[4] is assigned to location or region, but does not exist in design
  Warning: Node sram1_data[5] is assigned to location or region, but does not exist in design
  Warning: Node sram1_data[6] is assigned to location or region, but does not exist in design
  Warning: Node sram1_data[7] is assigned to location or region, but does not exist in design
  Warning: Node sram1_data[8] is assigned to location or region, but does not exist in design
  Warning: Node sram1_data[9] is assigned to location or region, but does not exist in design
  Warning: Node sram1_nbhe is assigned to location or region, but does not exist in design
  Warning: Node sram1_nble is assigned to location or region, but does not exist in design
  Warning: Node sram1_ncs is assigned to location or region, but does not exist in design
  Warning: Node sram1_noe is assigned to location or region, but does not exist in design
  Warning: Node sram1_nwe is assigned to location or region, but does not exist in design
  Warning: Node test[11] is assigned to location or region, but does not exist in design
  Warning: Node test[12] is assigned to location or region, but does not exist in design
  Warning: Node test[13] is assigned to location or region, but does not exist in design
  Warning: Node test[14] is assigned to location or region, but does not exist in design
  Warning: Node test[15] is assigned to location or region, but does not exist in design
  Warning: Node test[16] is assigned to location or region, but does not exist in design
  Warning: Node test[17] is assigned to location or region, but does not exist in design
  Warning: Node test[18] is assigned to location or region, but does not exist in design
  Warning: Node test[19] is assigned to location or region, but does not exist in design
  Warning: Node test[20] is assigned to location or region, but does not exist in design
  Warning: Node test[21] is assigned to location or region, but does not exist in design
  Warning: Node test[22] is assigned to location or region, but does not exist in design
  Warning: Node test[23] is assigned to location or region, but does not exist in design
  Warning: Node test[24] is assigned to location or region, but does not exist in design
  Warning: Node test[25] is assigned to location or region, but does not exist in design
  Warning: Node test[26] is assigned to location or region, but does not exist in design
  Warning: Node test[27] is assigned to location or region, but does not exist in design
  Warning: Node test[28] is assigned to location or region, but does not exist in design
  Warning: Node test[29] is assigned to location or region, but does not exist in design
  Warning: Node test[30] is assigned to location or region, but does not exist in design
  Warning: Node test[31] is assigned to location or region, but does not exist in design
  Warning: Node test[32] is assigned to location or region, but does not exist in design
  Warning: Node test[33] is assigned to location or region, but does not exist in design
  Warning: Node test[34] is assigned to location or region, but does not exist in design
  Warning: Node test[35] is assigned to location or region, but does not exist in design
  Warning: Node test[36] is assigned to location or region, but does not exist in design
  Warning: Node test[37] is assigned to location or region, but does not exist in design
  Warning: Node test[38] is assigned to location or region, but does not exist in design
  Warning: Node test[7] is assigned to location or region, but does not exist in design
  Warning: Node test[9] is assigned to location or region, but does not exist in design
  Warning: Node ttl_nrx[1] is assigned to location or region, but does not exist in design
  Warning: Node ttl_nrx[2] is assigned to location or region, but does not exist in design
  Warning: Node ttl_nrx[3] is assigned to location or region, but does not exist in design
  Warning: Node ttl_tx[1] is assigned to location or region, but does not exist in design
  Warning: Node ttl_tx[2] is assigned to location or region, but does not exist in design
  Warning: Node ttl_tx[3] is assigned to location or region, but does not exist in design
  Warning: Node ttl_txena[1] is assigned to location or region, but does not exist in design
  Warning: Node ttl_txena[2] is assigned to location or region, but does not exist in design
  Warning: Node ttl_txena[3] is assigned to location or region, but does not exist in design
  Warning: Node wdog is assigned to location or region, but does not exist in design
Info: Fitter placement was successful
Info: Estimated most critical path is memory to register delay of 4.397 ns
  Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X69_Y22; MEM Node = 'sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|ram_block[0][30]~portb_address_reg0'
  Info: 2: + IC(0.000 ns) + CELL(3.075 ns) = 3.075 ns; Loc. = M4K_X69_Y22; MEM Node = 'sld_signaltap:auto_signaltap_0|altsyncram:stp_non_zero_ram_gen_stp_buffer_ram|q_b[30]'
  Info: 3: + IC(0.864 ns) + CELL(0.458 ns) = 4.397 ns; Loc. = LAB_X71_Y27; REG Node = 'sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen_stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]'
  Info: Total cell delay = 3.533 ns
  Info: Total interconnect delay = 0.864 ns
Info: Completed Fixed Delay Chain Operation
Info: Completed Auto Delay Chain Operation
Info: Node sld_signaltap:auto_signaltap_0|reset_all is using some non-global resources to route its signals to its global destinations
  Info: Port clear which is marked as global on destination sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[154] is routed using non-global resources
  Info: Port clear which is marked as global on destination sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[156] is routed using non-global resources
  Info: Port clear which is marked as global on destination sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[157] is routed using non-global resources
  Info: Port clear which is marked as global on destination sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[155] is routed using non-global resources
  Info: Port clear which is marked as global on destination sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_setup:trigger_setup_deserialize|lpm_shiftreg:trigger_setup_deserialize|dffs[313] is routed using non-global resources
Info: Node sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|clear_signal is using some non-global resources to route its signals to its global destinations
  Info: Port clear which is marked as global on destination sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[0] is routed using non-global resources
  Info: Port clear which is marked as global on destination sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[1] is routed using non-global resources
Info: Node sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|trig_mod_reset_n is using some non-global resources to route its signals to its global destinations
  Info: Port clear which is marked as global on destination sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_57_sm1|regoutff is routed using non-global resources
  Info: Port clear which is marked as global on destination sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_56_sm1|regoutff is routed using non-global resources
  Info: Port clear which is marked as global on destination sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_58_sm1|regoutff is routed using non-global resources
  Info: Port clear which is marked as global on destination sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_55_sm1|regoutff is routed using non-global resources
  Info: Port clear which is marked as global on destination sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_50_sm1|regoutff is routed using non-global resources
  Info: Port clear which is marked as global on destination sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_49_sm1|regoutff is routed using non-global resources
  Info: Port clear which is marked as global on destination sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_51_sm1|regoutff is routed using non-global resources
  Info: Port clear which is marked as global on destination sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_52_sm1|regoutff is routed using non-global resources
  Info: Port clear which is marked as global on destination sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_53_sm1|regoutff is routed using non-global resources
  Info: Port clear which is marked as global on destination sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_41_sm1|regoutff is routed using non-global resources
  Info: Port clear which is marked as global on destination sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_42_sm1|regoutff is routed using non-global resources
  Info: Port clear which is marked as global on destination sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_39_sm1|regoutff is routed using non-global resources
  Info: Port clear which is marked as global on destination sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_40_sm1|regoutff is routed using non-global resources
  Info: Port clear which is marked as global on destination sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_72_sm1|regoutff is routed using non-global resources
  Info: Port clear which is marked as global on destination sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_74_sm1|regoutff is routed using non-global resources
  Info: Port clear which is marked as global on destination sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_73_sm1|regoutff is routed using non-global resources
  Info: Port clear which is marked as global on destination sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_71_sm1|regoutff is routed using non-global resources
  Info: Port clear which is marked as global on destination sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_33_sm1|regoutff is routed using non-global resources
  Info: Port clear which is marked as global on destination sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_32_sm1|regoutff is routed using non-global resources
  Info: Port clear which is marked as global on destination sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_31_sm1|regoutff is routed using non-global resources
  Info: Port clear which is marked as global on destination sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_34_sm1|regoutff is routed using non-global resources
  Info: Port clear which is marked as global on destination sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_68_sm1|regoutff is routed using non-global resources
  Info: Port clear which is marked as global on destination sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_66_sm1|regoutff is routed using non-global resources
  Info: Port clear which is marked as global on destination sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_70_sm1|regoutff is routed using non-global resources
  Info: Port clear which is marked as global on destination sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_65_sm1|regoutff is routed using non-global resources
  Info: Port clear which is marked as global on destination sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_69_sm1|regoutff is routed using non-global resources
  Info: Port clear which is marked as global on destination sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_115_sm1|regoutff is routed using non-global resources
  Info: Port clear which is marked as global on destination sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_79_sm1|regoutff is routed using non-global resources
  Info: Port clear which is marked as global on destination sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_80_sm1|regoutff is routed using non-global resources
  Info: Port clear which is marked as global on destination sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_82_sm1|regoutff is routed using non-global resources
  Info: Port clear which is marked as global on destination sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_81_sm1|regoutff is routed using non-global resources
  Info: Port clear which is marked as global on destination sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_102_sm1|regoutff is routed using non-global resources
  Info: Port clear which is marked as global on destination sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_29_sm1|regoutff is routed using non-global resources
  Info: Port clear which is marked as global on destination sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_28_sm1|regoutff is routed using non-global resources
  Info: Port clear which is marked as global on destination sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_27_sm1|regoutff is routed using non-global resources
  Info: Port clear which is marked as global on destination sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_30_sm1|regoutff is routed using non-global resources
  Info: Port clear which is marked as global on destination sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_36_sm1|regoutff is routed using non-global resources
  Info: Port clear which is marked as global on destination sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_37_sm1|regoutff is routed using non-global resources
  Info: Port clear which is marked as global on destination sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_35_sm1|regoutff is routed using non-global resources
  Info: Port clear which is marked as global on destination sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_38_sm1|regoutff is routed using non-global resources
  Info: Port clear which is marked as global on destination sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_12_sm1|regoutff is routed using non-global resources
  Info: Port clear which is marked as global on destination sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_14_sm1|regoutff is routed using non-global resources
  Info: Port clear which is marked as global on destination sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_13_sm1|regoutff is routed using non-global resources
  Info: Port clear which is marked as global on destination sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_11_sm1|regoutff is routed using non-global resources
  Info: Port clear which is marked as global on destination sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_18_sm1|regoutff is routed using non-global resources
  Info: Port clear which is marked as global on destination sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_16_sm1|regoutff is routed using non-global resources
  Info: Port clear which is marked as global on destination sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_15_sm1|regoutff is routed using non-global resources
  Info: Port clear which is marked as global on destination sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_21_sm1|regoutff is routed using non-global resources
  Info: Port clear which is marked as global on destination sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_17_sm1|regoutff is routed using non-global resources
  Info: Port clear which is marked as global on destination sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_mbpmg:trigger_modules_gen_0_trigger_match|sld_sbpmg:sm0_20_sm1|regoutff is routed using non-global resources
  Info: There were a total of 67 global destinations which were routed using non-global resources, but only the first 50 were displayed
Info: Node rst_i is using some non-global resources to route its signals to its global destinations
  Info: Port clear which is marked as global on destination fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cmd_data[20] is routed using non-global resources
  Info: Port clear which is marked as global on destination fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cmd_data[23] is routed using non-global resources
  Info: Port clear which is marked as global on destination fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cmd_data[24] is routed using non-global resources
  Info: Port clear which is marked as global on destination fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cmd_data[27] is routed using non-global resources
  Info: Port clear which is marked as global on destination fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cmd_data[10] is routed using non-global resources
  Info: Port clear which is marked as global on destination fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_in[7] is routed using non-global resources
  Info: Port clear which is marked as global on destination fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_in[2] is routed using non-global resources
  Info: Port clear which is marked as global on destination fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_in[3] is routed using non-global resources
  Info: Port clear which is marked as global on destination fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_in[4] is routed using non-global resources
  Info: Port clear which is marked as global on destination fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_in[1] is routed using non-global resources
  Info: Port clear which is marked as global on destination fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_in[0] is routed using non-global resources
  Info: Port clear which is marked as global on destination fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|param_id[4] is routed using non-global resources
  Info: Port clear which is marked as global on destination fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|param_id[2] is routed using non-global resources
  Info: Port clear which is marked as global on destination fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|param_id[3] is routed using non-global resources
  Info: Port clear which is marked as global on destination fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|param_id[0] is routed using non-global resources
  Info: Port clear which is marked as global on destination fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|param_id[1] is routed using non-global resources
  Info: Port clear which is marked as global on destination fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|param_id[7] is routed using non-global resources
  Info: Port clear which is marked as global on destination fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|param_id[5] is routed using non-global resources
  Info: Port clear which is marked as global on destination fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|param_id[6] is routed using non-global resources
  Info: Port clear which is marked as global on destination fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cmd_code[14] is routed using non-global resources
  Info: Port clear which is marked as global on destination fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cmd_code[10] is routed using non-global resources
  Info: Port clear which is marked as global on destination fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cmd_code[11] is routed using non-global resources
  Info: Port clear which is marked as global on destination fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|param_id[9] is routed using non-global resources
  Info: Port clear which is marked as global on destination fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|card_id[15] is routed using non-global resources
  Info: Port clear which is marked as global on destination fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|card_id[12] is routed using non-global resources
  Info: Port clear which is marked as global on destination fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|card_id[10] is routed using non-global resources
  Info: Port clear which is marked as global on destination fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|card_id[13] is routed using non-global resources
  Info: Port clear which is marked as global on destination fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|card_id[14] is routed using non-global resources
  Info: Port clear which is marked as global on destination fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|card_id[11] is routed using non-global resources
Info: Node fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|Mux_366~0 is using some non-global resources to route its signals to its global destinations
  Info: Port clear which is marked as global on destination fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_out[4] is routed using non-global resources
  Info: Port clear which is marked as global on destination fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_out[2] is routed using non-global resources
  Info: Port clear which is marked as global on destination fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_out[29] is routed using non-global resources
  Info: Port clear which is marked as global on destination fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_out[3] is routed using non-global resources
  Info: Port clear which is marked as global on destination fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_out[30] is routed using non-global resources
  Info: Port clear which is marked as global on destination fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_out[26] is routed using non-global resources
  Info: Port clear which is marked as global on destination fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[55][4] is routed using non-global resources
  Info: Port clear which is marked as global on destination fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[55][25] is routed using non-global resources
  Info: Port clear which is marked as global on destination fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[55][30] is routed using non-global resources
  Info: Port clear which is marked as global on destination fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[55][7] is routed using non-global resources
  Info: Port clear which is marked as global on destination fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[55][23] is routed using non-global resources
  Info: Port clear which is marked as global on destination fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[55][21] is routed using non-global resources
  Info: Port clear which is marked as global on destination fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[55][3] is routed using non-global resources
  Info: Port clear which is marked as global on destination fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[55][5] is routed using non-global resources
  Info: Port clear which is marked as global on destination fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[55][8] is routed using non-global resources
  Info: Port clear which is marked as global on destination fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_out[25] is routed using non-global resources
  Info: Port clear which is marked as global on destination fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_out[22] is routed using non-global resources
  Info: Port clear which is marked as global on destination fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_out[21] is routed using non-global resources
  Info: Port clear which is marked as global on destination fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_out[19] is routed using non-global resources
  Info: Port clear which is marked as global on destination fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_out[0] is routed using non-global resources
  Info: Port clear which is marked as global on destination fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[27][0] is routed using non-global resources
  Info: Port clear which is marked as global on destination fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[27][25] is routed using non-global resources
  Info: Port clear which is marked as global on destination fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[27][14] is routed using non-global resources
  Info: Port clear which is marked as global on destination fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[27][1] is routed using non-global resources
  Info: Port clear which is marked as global on destination fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[27][19] is routed using non-global resources
  Info: Port clear which is marked as global on destination fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[27][16] is routed using non-global resources
  Info: Port clear which is marked as global on destination fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[27][2] is routed using non-global resources
  Info: Port clear which is marked as global on destination fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[27][23] is routed using non-global resources
  Info: Port clear which is marked as global on destination fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_out[14] is routed using non-global resources
  Info: Port clear which is marked as global on destination fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[7][15] is routed using non-global resources
  Info: Port clear which is marked as global on destination fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[7][0] is routed using non-global resources
  Info: Port clear which is marked as global on destination fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[7][14] is routed using non-global resources
  Info: Port clear which is marked as global on destination fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[7][29] is routed using non-global resources
  Info: Port clear which is marked as global on destination fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[7][2] is routed using non-global resources
  Info: Port clear which is marked as global on destination fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[40][17] is routed using non-global resources
  Info: Port clear which is marked as global on destination fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[40][18] is routed using non-global resources
  Info: Port clear which is marked as global on destination fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[40][14] is routed using non-global resources
  Info: Port clear which is marked as global on destination fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[40][16] is routed using non-global resources
  Info: Port clear which is marked as global on destination fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[7][5] is routed using non-global resources
  Info: Port clear which is marked as global on destination fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[7][17] is routed using non-global resources
  Info: Port clear which is marked as global on destination fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[7][26] is routed using non-global resources
  Info: Port clear which is marked as global on destination fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[7][13] is routed using non-global resources
  Info: Port clear which is marked as global on destination fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[7][9] is routed using non-global resources
  Info: Port clear which is marked as global on destination fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[7][12] is routed using non-global resources
  Info: Port clear which is marked as global on destination fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[7][20] is routed using non-global resources
  Info: Port clear which is marked as global on destination fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[7][19] is routed using non-global resources
  Info: Port clear which is marked as global on destination fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[7][1] is routed using non-global resources
  Info: Port clear which is marked as global on destination fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[7][3] is routed using non-global resources
  Info: Port clear which is marked as global on destination fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|memory[7][24] is routed using non-global resources
Info: Quartus II Fitter was successful. 0 errors, 227 warnings
  Info: Processing ended: Tue Nov 02 09:54:35 2004
  Info: Elapsed time: 00:03:29
Info: Writing report file fibre_rx_wrapper.fit.rpt


