# 0 "arch/arm64/boot/dts/renesas/r8a77970-eagle.dts"
# 0 "<built-in>"
# 0 "<command-line>"
# 1 "arch/arm64/boot/dts/renesas/r8a77970-eagle.dts"
# 9 "arch/arm64/boot/dts/renesas/r8a77970-eagle.dts"
/dts-v1/;
# 1 "arch/arm64/boot/dts/renesas/r8a77970.dtsi" 1
# 9 "arch/arm64/boot/dts/renesas/r8a77970.dtsi"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/r8a77970-cpg-mssr.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/clock/r8a77970-cpg-mssr.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/renesas-cpg-mssr.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/clock/r8a77970-cpg-mssr.h" 2
# 10 "arch/arm64/boot/dts/renesas/r8a77970.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 11 "arch/arm64/boot/dts/renesas/r8a77970.dtsi" 2

# 1 "./scripts/dtc/include-prefixes/dt-bindings/power/r8a77970-sysc.h" 1
# 13 "arch/arm64/boot/dts/renesas/r8a77970.dtsi" 2

/ {
 compatible = "renesas,r8a77970";
 #address-cells = <2>;
 #size-cells = <2>;


 can_clk: can {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <0>;
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  a53_0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0>;
   clocks = <&cpg 0 0>;
   power-domains = <&sysc 5>;
   next-level-cache = <&L2_CA53>;
   enable-method = "psci";
  };

  a53_1: cpu@1 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <1>;
   clocks = <&cpg 0 0>;
   power-domains = <&sysc 6>;
   next-level-cache = <&L2_CA53>;
   enable-method = "psci";
  };

  L2_CA53: cache-controller {
   compatible = "cache";
   power-domains = <&sysc 21>;
   cache-unified;
   cache-level = <2>;
  };
 };

 extal_clk: extal {
  compatible = "fixed-clock";
  #clock-cells = <0>;

  clock-frequency = <0>;
 };

 extalr_clk: extalr {
  compatible = "fixed-clock";
  #clock-cells = <0>;

  clock-frequency = <0>;
 };

 pmu_a53 {
  compatible = "arm,cortex-a53-pmu";
  interrupts-extended = <&gic 0 84 4>,
          <&gic 0 85 4>;
  interrupt-affinity = <&a53_0>, <&a53_1>;
 };

 psci {
  compatible = "arm,psci-1.0", "arm,psci-0.2";
  method = "smc";
 };


 scif_clk: scif {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <0>;
 };

 soc {
  compatible = "simple-bus";
  interrupt-parent = <&gic>;

  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  rwdt: watchdog@e6020000 {
   compatible = "renesas,r8a77970-wdt",
         "renesas,rcar-gen3-wdt";
   reg = <0 0xe6020000 0 0x0c>;
   interrupts = <0 140 4>;
   clocks = <&cpg 1 402>;
   power-domains = <&sysc 32>;
   resets = <&cpg 402>;
   status = "disabled";
  };

  gpio0: gpio@e6050000 {
   compatible = "renesas,gpio-r8a77970",
         "renesas,rcar-gen3-gpio";
   reg = <0 0xe6050000 0 0x50>;
   interrupts = <0 4 4>;
   #gpio-cells = <2>;
   gpio-controller;
   gpio-ranges = <&pfc 0 0 22>;
   #interrupt-cells = <2>;
   interrupt-controller;
   clocks = <&cpg 1 912>;
   power-domains = <&sysc 32>;
   resets = <&cpg 912>;
  };

  gpio1: gpio@e6051000 {
   compatible = "renesas,gpio-r8a77970",
         "renesas,rcar-gen3-gpio";
   reg = <0 0xe6051000 0 0x50>;
   interrupts = <0 5 4>;
   #gpio-cells = <2>;
   gpio-controller;
   gpio-ranges = <&pfc 0 32 28>;
   #interrupt-cells = <2>;
   interrupt-controller;
   clocks = <&cpg 1 911>;
   power-domains = <&sysc 32>;
   resets = <&cpg 911>;
  };

  gpio2: gpio@e6052000 {
   compatible = "renesas,gpio-r8a77970",
         "renesas,rcar-gen3-gpio";
   reg = <0 0xe6052000 0 0x50>;
   interrupts = <0 6 4>;
   #gpio-cells = <2>;
   gpio-controller;
   gpio-ranges = <&pfc 0 64 17>;
   #interrupt-cells = <2>;
   interrupt-controller;
   clocks = <&cpg 1 910>;
   power-domains = <&sysc 32>;
   resets = <&cpg 910>;
  };

  gpio3: gpio@e6053000 {
   compatible = "renesas,gpio-r8a77970",
         "renesas,rcar-gen3-gpio";
   reg = <0 0xe6053000 0 0x50>;
   interrupts = <0 7 4>;
   #gpio-cells = <2>;
   gpio-controller;
   gpio-ranges = <&pfc 0 96 17>;
   #interrupt-cells = <2>;
   interrupt-controller;
   clocks = <&cpg 1 909>;
   power-domains = <&sysc 32>;
   resets = <&cpg 909>;
  };

  gpio4: gpio@e6054000 {
   compatible = "renesas,gpio-r8a77970",
         "renesas,rcar-gen3-gpio";
   reg = <0 0xe6054000 0 0x50>;
   interrupts = <0 8 4>;
   #gpio-cells = <2>;
   gpio-controller;
   gpio-ranges = <&pfc 0 128 6>;
   #interrupt-cells = <2>;
   interrupt-controller;
   clocks = <&cpg 1 908>;
   power-domains = <&sysc 32>;
   resets = <&cpg 908>;
  };

  gpio5: gpio@e6055000 {
   compatible = "renesas,gpio-r8a77970",
         "renesas,rcar-gen3-gpio";
   reg = <0 0xe6055000 0 0x50>;
   interrupts = <0 9 4>;
   #gpio-cells = <2>;
   gpio-controller;
   gpio-ranges = <&pfc 0 160 15>;
   #interrupt-cells = <2>;
   interrupt-controller;
   clocks = <&cpg 1 907>;
   power-domains = <&sysc 32>;
   resets = <&cpg 907>;
  };

  pfc: pinctrl@e6060000 {
   compatible = "renesas,pfc-r8a77970";
   reg = <0 0xe6060000 0 0x504>;
  };

  cmt0: timer@e60f0000 {
   compatible = "renesas,r8a77970-cmt0",
         "renesas,rcar-gen3-cmt0";
   reg = <0 0xe60f0000 0 0x1004>;
   interrupts = <0 142 4>,
         <0 143 4>;
   clocks = <&cpg 1 303>;
   clock-names = "fck";
   power-domains = <&sysc 32>;
   resets = <&cpg 303>;
   status = "disabled";
  };

  cmt1: timer@e6130000 {
   compatible = "renesas,r8a77970-cmt1",
         "renesas,rcar-gen3-cmt1";
   reg = <0 0xe6130000 0 0x1004>;
   interrupts = <0 120 4>,
         <0 121 4>,
         <0 122 4>,
         <0 123 4>,
         <0 124 4>,
         <0 125 4>,
         <0 126 4>,
         <0 127 4>;
   clocks = <&cpg 1 302>;
   clock-names = "fck";
   power-domains = <&sysc 32>;
   resets = <&cpg 302>;
   status = "disabled";
  };

  cmt2: timer@e6140000 {
   compatible = "renesas,r8a77970-cmt1",
         "renesas,rcar-gen3-cmt1";
   reg = <0 0xe6140000 0 0x1004>;
   interrupts = <0 258 4>,
         <0 259 4>,
         <0 260 4>,
         <0 261 4>,
         <0 262 4>,
         <0 263 4>,
         <0 264 4>,
         <0 265 4>;
   clocks = <&cpg 1 301>;
   clock-names = "fck";
   power-domains = <&sysc 32>;
   resets = <&cpg 301>;
   status = "disabled";
  };

  cmt3: timer@e6148000 {
   compatible = "renesas,r8a77970-cmt1",
         "renesas,rcar-gen3-cmt1";
   reg = <0 0xe6148000 0 0x1004>;
   interrupts = <0 273 4>,
         <0 274 4>,
         <0 275 4>,
         <0 276 4>,
         <0 277 4>,
         <0 278 4>,
         <0 279 4>,
         <0 280 4>;
   clocks = <&cpg 1 300>;
   clock-names = "fck";
   power-domains = <&sysc 32>;
   resets = <&cpg 300>;
   status = "disabled";
  };

  cpg: clock-controller@e6150000 {
   compatible = "renesas,r8a77970-cpg-mssr";
   reg = <0 0xe6150000 0 0x1000>;
   clocks = <&extal_clk>, <&extalr_clk>;
   clock-names = "extal", "extalr";
   #clock-cells = <2>;
   #power-domain-cells = <0>;
   #reset-cells = <1>;
  };

  rst: reset-controller@e6160000 {
   compatible = "renesas,r8a77970-rst";
   reg = <0 0xe6160000 0 0x200>;
  };

  sysc: system-controller@e6180000 {
   compatible = "renesas,r8a77970-sysc";
   reg = <0 0xe6180000 0 0x440>;
   #power-domain-cells = <1>;
  };

  thermal: thermal@e6190000 {
   compatible = "renesas,thermal-r8a77970";
   reg = <0 0xe6190000 0 0x10>,
         <0 0xe6190100 0 0x120>;
   interrupts = <0 67 4>,
         <0 68 4>,
         <0 69 4>;
   clocks = <&cpg 1 522>;
   power-domains = <&sysc 32>;
   resets = <&cpg 522>;
   #thermal-sensor-cells = <0>;
  };

  intc_ex: interrupt-controller@e61c0000 {
   compatible = "renesas,intc-ex-r8a77970", "renesas,irqc";
   #interrupt-cells = <2>;
   interrupt-controller;
   reg = <0 0xe61c0000 0 0x200>;
   interrupts = <0 0 4>,
         <0 1 4>,
         <0 2 4>,
         <0 3 4>,
         <0 18 4>,
         <0 161 4>;
   clocks = <&cpg 1 407>;
   power-domains = <&sysc 32>;
   resets = <&cpg 407>;
  };

  tmu0: timer@e61e0000 {
   compatible = "renesas,tmu-r8a77970", "renesas,tmu";
   reg = <0 0xe61e0000 0 0x30>;
   interrupts = <0 136 4>,
         <0 137 4>,
         <0 138 4>;
   clocks = <&cpg 1 125>;
   clock-names = "fck";
   power-domains = <&sysc 32>;
   resets = <&cpg 125>;
   status = "disabled";
  };

  tmu1: timer@e6fc0000 {
   compatible = "renesas,tmu-r8a77970", "renesas,tmu";
   reg = <0 0xe6fc0000 0 0x30>;
   interrupts = <0 128 4>,
         <0 129 4>,
         <0 130 4>;
   clocks = <&cpg 1 124>;
   clock-names = "fck";
   power-domains = <&sysc 32>;
   resets = <&cpg 124>;
   status = "disabled";
  };

  tmu2: timer@e6fd0000 {
   compatible = "renesas,tmu-r8a77970", "renesas,tmu";
   reg = <0 0xe6fd0000 0 0x30>;
   interrupts = <0 303 4>,
         <0 304 4>,
         <0 305 4>;
   clocks = <&cpg 1 123>;
   clock-names = "fck";
   power-domains = <&sysc 32>;
   resets = <&cpg 123>;
   status = "disabled";
  };

  tmu3: timer@e6fe0000 {
   compatible = "renesas,tmu-r8a77970", "renesas,tmu";
   reg = <0 0xe6fe0000 0 0x30>;
   interrupts = <0 131 4>,
         <0 132 4>,
         <0 133 4>;
   clocks = <&cpg 1 122>;
   clock-names = "fck";
   power-domains = <&sysc 32>;
   resets = <&cpg 122>;
   status = "disabled";
  };

  tmu4: timer@ffc00000 {
   compatible = "renesas,tmu-r8a77970", "renesas,tmu";
   reg = <0 0xffc00000 0 0x30>;
   interrupts = <0 116 4>,
         <0 117 4>,
         <0 118 4>;
   clocks = <&cpg 1 121>;
   clock-names = "fck";
   power-domains = <&sysc 32>;
   resets = <&cpg 121>;
   status = "disabled";
  };

  i2c0: i2c@e6500000 {
   compatible = "renesas,i2c-r8a77970",
         "renesas,rcar-gen3-i2c";
   reg = <0 0xe6500000 0 0x40>;
   interrupts = <0 287 4>;
   clocks = <&cpg 1 931>;
   power-domains = <&sysc 32>;
   resets = <&cpg 931>;
   dmas = <&dmac1 0x91>, <&dmac1 0x90>,
          <&dmac2 0x91>, <&dmac2 0x90>;
   dma-names = "tx", "rx", "tx", "rx";
   i2c-scl-internal-delay-ns = <6>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  i2c1: i2c@e6508000 {
   compatible = "renesas,i2c-r8a77970",
         "renesas,rcar-gen3-i2c";
   reg = <0 0xe6508000 0 0x40>;
   interrupts = <0 288 4>;
   clocks = <&cpg 1 930>;
   power-domains = <&sysc 32>;
   resets = <&cpg 930>;
   dmas = <&dmac1 0x93>, <&dmac1 0x92>,
          <&dmac2 0x93>, <&dmac2 0x92>;
   dma-names = "tx", "rx", "tx", "rx";
   i2c-scl-internal-delay-ns = <6>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  i2c2: i2c@e6510000 {
   compatible = "renesas,i2c-r8a77970",
         "renesas,rcar-gen3-i2c";
   reg = <0 0xe6510000 0 0x40>;
   interrupts = <0 286 4>;
   clocks = <&cpg 1 929>;
   power-domains = <&sysc 32>;
   resets = <&cpg 929>;
   dmas = <&dmac1 0x95>, <&dmac1 0x94>,
          <&dmac2 0x95>, <&dmac2 0x94>;
   dma-names = "tx", "rx", "tx", "rx";
   i2c-scl-internal-delay-ns = <6>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  i2c3: i2c@e66d0000 {
   compatible = "renesas,i2c-r8a77970",
         "renesas,rcar-gen3-i2c";
   reg = <0 0xe66d0000 0 0x40>;
   interrupts = <0 290 4>;
   clocks = <&cpg 1 928>;
   power-domains = <&sysc 32>;
   resets = <&cpg 928>;
   dmas = <&dmac1 0x97>, <&dmac1 0x96>,
          <&dmac2 0x97>, <&dmac2 0x96>;
   dma-names = "tx", "rx", "tx", "rx";
   i2c-scl-internal-delay-ns = <6>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  i2c4: i2c@e66d8000 {
   compatible = "renesas,i2c-r8a77970",
         "renesas,rcar-gen3-i2c";
   reg = <0 0xe66d8000 0 0x40>;
   interrupts = <0 19 4>;
   clocks = <&cpg 1 927>;
   power-domains = <&sysc 32>;
   resets = <&cpg 927>;
   dmas = <&dmac1 0x99>, <&dmac1 0x98>,
          <&dmac2 0x99>, <&dmac2 0x98>;
   dma-names = "tx", "rx", "tx", "rx";
   i2c-scl-internal-delay-ns = <6>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  hscif0: serial@e6540000 {
   compatible = "renesas,hscif-r8a77970",
         "renesas,rcar-gen3-hscif",
         "renesas,hscif";
   reg = <0 0xe6540000 0 96>;
   interrupts = <0 154 4>;
   clocks = <&cpg 1 520>,
     <&cpg 0 9>,
     <&scif_clk>;
   clock-names = "fck", "brg_int", "scif_clk";
   dmas = <&dmac1 0x31>, <&dmac1 0x30>,
          <&dmac2 0x31>, <&dmac2 0x30>;
   dma-names = "tx", "rx", "tx", "rx";
   power-domains = <&sysc 32>;
   resets = <&cpg 520>;
   status = "disabled";
  };

  hscif1: serial@e6550000 {
   compatible = "renesas,hscif-r8a77970",
         "renesas,rcar-gen3-hscif",
         "renesas,hscif";
   reg = <0 0xe6550000 0 96>;
   interrupts = <0 155 4>;
   clocks = <&cpg 1 519>,
     <&cpg 0 9>,
     <&scif_clk>;
   clock-names = "fck", "brg_int", "scif_clk";
   dmas = <&dmac1 0x33>, <&dmac1 0x32>,
          <&dmac2 0x33>, <&dmac2 0x32>;
   dma-names = "tx", "rx", "tx", "rx";
   power-domains = <&sysc 32>;
   resets = <&cpg 519>;
   status = "disabled";
  };

  hscif2: serial@e6560000 {
   compatible = "renesas,hscif-r8a77970",
         "renesas,rcar-gen3-hscif",
         "renesas,hscif";
   reg = <0 0xe6560000 0 96>;
   interrupts = <0 144 4>;
   clocks = <&cpg 1 518>,
     <&cpg 0 9>,
     <&scif_clk>;
   clock-names = "fck", "brg_int", "scif_clk";
   dmas = <&dmac1 0x35>, <&dmac1 0x34>,
          <&dmac2 0x35>, <&dmac2 0x34>;
   dma-names = "tx", "rx", "tx", "rx";
   power-domains = <&sysc 32>;
   resets = <&cpg 518>;
   status = "disabled";
  };

  hscif3: serial@e66a0000 {
   compatible = "renesas,hscif-r8a77970",
         "renesas,rcar-gen3-hscif", "renesas,hscif";
   reg = <0 0xe66a0000 0 96>;
   interrupts = <0 145 4>;
   clocks = <&cpg 1 517>,
     <&cpg 0 9>,
     <&scif_clk>;
   clock-names = "fck", "brg_int", "scif_clk";
   dmas = <&dmac1 0x37>, <&dmac1 0x36>,
          <&dmac2 0x37>, <&dmac2 0x36>;
   dma-names = "tx", "rx", "tx", "rx";
   power-domains = <&sysc 32>;
   resets = <&cpg 517>;
   status = "disabled";
  };

  canfd: can@e66c0000 {
   compatible = "renesas,r8a77970-canfd",
         "renesas,rcar-gen3-canfd";
   reg = <0 0xe66c0000 0 0x8000>;
   interrupts = <0 29 4>,
         <0 30 4>;
   interrupt-names = "ch_int", "g_int";
   clocks = <&cpg 1 914>,
     <&cpg 0 24>,
     <&can_clk>;
   clock-names = "fck", "canfd", "can_clk";
   assigned-clocks = <&cpg 0 24>;
   assigned-clock-rates = <40000000>;
   power-domains = <&sysc 32>;
   resets = <&cpg 914>;
   status = "disabled";

   channel0 {
    status = "disabled";
   };

   channel1 {
    status = "disabled";
   };
  };

  avb: ethernet@e6800000 {
   compatible = "renesas,etheravb-r8a77970",
         "renesas,etheravb-rcar-gen3";
   reg = <0 0xe6800000 0 0x800>;
   interrupts = <0 39 4>,
         <0 40 4>,
         <0 41 4>,
         <0 42 4>,
         <0 43 4>,
         <0 44 4>,
         <0 45 4>,
         <0 46 4>,
         <0 47 4>,
         <0 48 4>,
         <0 49 4>,
         <0 50 4>,
         <0 51 4>,
         <0 52 4>,
         <0 53 4>,
         <0 54 4>,
         <0 55 4>,
         <0 56 4>,
         <0 57 4>,
         <0 58 4>,
         <0 59 4>,
         <0 60 4>,
         <0 61 4>,
         <0 62 4>,
         <0 63 4>;
   interrupt-names = "ch0", "ch1", "ch2", "ch3",
       "ch4", "ch5", "ch6", "ch7",
       "ch8", "ch9", "ch10", "ch11",
       "ch12", "ch13", "ch14", "ch15",
       "ch16", "ch17", "ch18", "ch19",
       "ch20", "ch21", "ch22", "ch23",
       "ch24";
   clocks = <&cpg 1 812>;
   clock-names = "fck";
   power-domains = <&sysc 32>;
   resets = <&cpg 812>;
   phy-mode = "rgmii";
   rx-internal-delay-ps = <0>;
   tx-internal-delay-ps = <0>;
   iommus = <&ipmmu_rt 3>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  pwm0: pwm@e6e30000 {
   compatible = "renesas,pwm-r8a77970", "renesas,pwm-rcar";
   reg = <0 0xe6e30000 0 8>;
   #pwm-cells = <2>;
   clocks = <&cpg 1 523>;
   power-domains = <&sysc 32>;
   resets = <&cpg 523>;
   status = "disabled";
  };

  pwm1: pwm@e6e31000 {
   compatible = "renesas,pwm-r8a77970", "renesas,pwm-rcar";
   reg = <0 0xe6e31000 0 8>;
   #pwm-cells = <2>;
   clocks = <&cpg 1 523>;
   power-domains = <&sysc 32>;
   resets = <&cpg 523>;
   status = "disabled";
  };

  pwm2: pwm@e6e32000 {
   compatible = "renesas,pwm-r8a77970", "renesas,pwm-rcar";
   reg = <0 0xe6e32000 0 8>;
   #pwm-cells = <2>;
   clocks = <&cpg 1 523>;
   power-domains = <&sysc 32>;
   resets = <&cpg 523>;
   status = "disabled";
  };

  pwm3: pwm@e6e33000 {
   compatible = "renesas,pwm-r8a77970", "renesas,pwm-rcar";
   reg = <0 0xe6e33000 0 8>;
   #pwm-cells = <2>;
   clocks = <&cpg 1 523>;
   power-domains = <&sysc 32>;
   resets = <&cpg 523>;
   status = "disabled";
  };

  pwm4: pwm@e6e34000 {
   compatible = "renesas,pwm-r8a77970", "renesas,pwm-rcar";
   reg = <0 0xe6e34000 0 8>;
   #pwm-cells = <2>;
   clocks = <&cpg 1 523>;
   power-domains = <&sysc 32>;
   resets = <&cpg 523>;
   status = "disabled";
  };

  scif0: serial@e6e60000 {
   compatible = "renesas,scif-r8a77970",
         "renesas,rcar-gen3-scif",
         "renesas,scif";
   reg = <0 0xe6e60000 0 64>;
   interrupts = <0 152 4>;
   clocks = <&cpg 1 207>,
     <&cpg 0 9>,
     <&scif_clk>;
   clock-names = "fck", "brg_int", "scif_clk";
   dmas = <&dmac1 0x51>, <&dmac1 0x50>,
          <&dmac2 0x51>, <&dmac2 0x50>;
   dma-names = "tx", "rx", "tx", "rx";
   power-domains = <&sysc 32>;
   resets = <&cpg 207>;
   status = "disabled";
  };

  scif1: serial@e6e68000 {
   compatible = "renesas,scif-r8a77970",
         "renesas,rcar-gen3-scif",
         "renesas,scif";
   reg = <0 0xe6e68000 0 64>;
   interrupts = <0 153 4>;
   clocks = <&cpg 1 206>,
     <&cpg 0 9>,
     <&scif_clk>;
   clock-names = "fck", "brg_int", "scif_clk";
   dmas = <&dmac1 0x53>, <&dmac1 0x52>,
          <&dmac2 0x53>, <&dmac2 0x52>;
   dma-names = "tx", "rx", "tx", "rx";
   power-domains = <&sysc 32>;
   resets = <&cpg 206>;
   status = "disabled";
  };

  scif3: serial@e6c50000 {
   compatible = "renesas,scif-r8a77970",
         "renesas,rcar-gen3-scif",
         "renesas,scif";
   reg = <0 0xe6c50000 0 64>;
   interrupts = <0 23 4>;
   clocks = <&cpg 1 204>,
     <&cpg 0 9>,
     <&scif_clk>;
   clock-names = "fck", "brg_int", "scif_clk";
   dmas = <&dmac1 0x57>, <&dmac1 0x56>,
          <&dmac2 0x57>, <&dmac2 0x56>;
   dma-names = "tx", "rx", "tx", "rx";
   power-domains = <&sysc 32>;
   resets = <&cpg 204>;
   status = "disabled";
  };

  scif4: serial@e6c40000 {
   compatible = "renesas,scif-r8a77970",
         "renesas,rcar-gen3-scif", "renesas,scif";
   reg = <0 0xe6c40000 0 64>;
   interrupts = <0 16 4>;
   clocks = <&cpg 1 203>,
     <&cpg 0 9>,
     <&scif_clk>;
   clock-names = "fck", "brg_int", "scif_clk";
   dmas = <&dmac1 0x59>, <&dmac1 0x58>,
          <&dmac2 0x59>, <&dmac2 0x58>;
   dma-names = "tx", "rx", "tx", "rx";
   power-domains = <&sysc 32>;
   resets = <&cpg 203>;
   status = "disabled";
  };

  tpu: pwm@e6e80000 {
   compatible = "renesas,tpu-r8a77970", "renesas,tpu";
   reg = <0 0xe6e80000 0 0x148>;
   interrupts = <0 135 4>;
   clocks = <&cpg 1 304>;
   power-domains = <&sysc 32>;
   resets = <&cpg 304>;
   #pwm-cells = <3>;
   status = "disabled";
  };

  msiof0: spi@e6e90000 {
   compatible = "renesas,msiof-r8a77970",
         "renesas,rcar-gen3-msiof";
   reg = <0 0xe6e90000 0 0x64>;
   interrupts = <0 156 4>;
   clocks = <&cpg 1 211>;
   power-domains = <&sysc 32>;
   resets = <&cpg 211>;
   dmas = <&dmac1 0x41>, <&dmac1 0x40>,
          <&dmac2 0x41>, <&dmac2 0x40>;
   dma-names = "tx", "rx", "tx", "rx";
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  msiof1: spi@e6ea0000 {
   compatible = "renesas,msiof-r8a77970",
         "renesas,rcar-gen3-msiof";
   reg = <0 0xe6ea0000 0 0x0064>;
   interrupts = <0 157 4>;
   clocks = <&cpg 1 210>;
   power-domains = <&sysc 32>;
   resets = <&cpg 210>;
   dmas = <&dmac1 0x43>, <&dmac1 0x42>,
          <&dmac2 0x43>, <&dmac2 0x42>;
   dma-names = "tx", "rx", "tx", "rx";
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  msiof2: spi@e6c00000 {
   compatible = "renesas,msiof-r8a77970",
         "renesas,rcar-gen3-msiof";
   reg = <0 0xe6c00000 0 0x0064>;
   interrupts = <0 158 4>;
   clocks = <&cpg 1 209>;
   power-domains = <&sysc 32>;
   resets = <&cpg 209>;
   dmas = <&dmac1 0x45>, <&dmac1 0x44>,
          <&dmac2 0x45>, <&dmac2 0x44>;
   dma-names = "tx", "rx", "tx", "rx";
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  msiof3: spi@e6c10000 {
   compatible = "renesas,msiof-r8a77970",
         "renesas,rcar-gen3-msiof";
   reg = <0 0xe6c10000 0 0x0064>;
   interrupts = <0 159 4>;
   clocks = <&cpg 1 208>;
   power-domains = <&sysc 32>;
   resets = <&cpg 208>;
   dmas = <&dmac1 0x47>, <&dmac1 0x46>,
          <&dmac2 0x47>, <&dmac2 0x46>;
   dma-names = "tx", "rx", "tx", "rx";
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  vin0: video@e6ef0000 {
   compatible = "renesas,vin-r8a77970";
   reg = <0 0xe6ef0000 0 0x1000>;
   interrupts = <0 188 4>;
   clocks = <&cpg 1 811>;
   power-domains = <&sysc 32>;
   resets = <&cpg 811>;
   renesas,id = <0>;
   status = "disabled";

   ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@1 {
     #address-cells = <1>;
     #size-cells = <0>;

     reg = <1>;

     vin0csi40: endpoint@2 {
      reg = <2>;
      remote-endpoint = <&csi40vin0>;
     };
    };
   };
  };

  vin1: video@e6ef1000 {
   compatible = "renesas,vin-r8a77970";
   reg = <0 0xe6ef1000 0 0x1000>;
   interrupts = <0 189 4>;
   clocks = <&cpg 1 810>;
   power-domains = <&sysc 32>;
   resets = <&cpg 810>;
   renesas,id = <1>;
   status = "disabled";

   ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@1 {
     #address-cells = <1>;
     #size-cells = <0>;

     reg = <1>;

     vin1csi40: endpoint@2 {
      reg = <2>;
      remote-endpoint = <&csi40vin1>;
     };
    };
   };
  };

  vin2: video@e6ef2000 {
   compatible = "renesas,vin-r8a77970";
   reg = <0 0xe6ef2000 0 0x1000>;
   interrupts = <0 190 4>;
   clocks = <&cpg 1 809>;
   power-domains = <&sysc 32>;
   resets = <&cpg 809>;
   renesas,id = <2>;
   status = "disabled";

   ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@1 {
     #address-cells = <1>;
     #size-cells = <0>;

     reg = <1>;

     vin2csi40: endpoint@2 {
      reg = <2>;
      remote-endpoint = <&csi40vin2>;
     };
    };
   };
  };

  vin3: video@e6ef3000 {
   compatible = "renesas,vin-r8a77970";
   reg = <0 0xe6ef3000 0 0x1000>;
   interrupts = <0 191 4>;
   clocks = <&cpg 1 808>;
   power-domains = <&sysc 32>;
   resets = <&cpg 808>;
   renesas,id = <3>;
   status = "disabled";

   ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@1 {
     #address-cells = <1>;
     #size-cells = <0>;

     reg = <1>;

     vin3csi40: endpoint@2 {
      reg = <2>;
      remote-endpoint = <&csi40vin3>;
     };
    };
   };
  };

  dmac1: dma-controller@e7300000 {
   compatible = "renesas,dmac-r8a77970",
         "renesas,rcar-dmac";
   reg = <0 0xe7300000 0 0x10000>;
   interrupts = <0 220 4>,
         <0 216 4>,
         <0 217 4>,
         <0 218 4>,
         <0 219 4>,
         <0 308 4>,
         <0 309 4>,
         <0 310 4>,
         <0 311 4>;
   interrupt-names = "error",
       "ch0", "ch1", "ch2", "ch3",
       "ch4", "ch5", "ch6", "ch7";
   clocks = <&cpg 1 218>;
   clock-names = "fck";
   power-domains = <&sysc 32>;
   resets = <&cpg 218>;
   #dma-cells = <1>;
   dma-channels = <8>;
   iommus = <&ipmmu_ds1 0>, <&ipmmu_ds1 1>,
          <&ipmmu_ds1 2>, <&ipmmu_ds1 3>,
          <&ipmmu_ds1 4>, <&ipmmu_ds1 5>,
          <&ipmmu_ds1 6>, <&ipmmu_ds1 7>;
  };

  dmac2: dma-controller@e7310000 {
   compatible = "renesas,dmac-r8a77970",
         "renesas,rcar-dmac";
   reg = <0 0xe7310000 0 0x10000>;
   interrupts = <0 307 4>,
         <0 312 4>,
         <0 313 4>,
         <0 314 4>,
         <0 315 4>,
         <0 316 4>,
         <0 317 4>,
         <0 318 4>,
         <0 319 4>;
   interrupt-names = "error",
       "ch0", "ch1", "ch2", "ch3",
       "ch4", "ch5", "ch6", "ch7";
   clocks = <&cpg 1 217>;
   clock-names = "fck";
   power-domains = <&sysc 32>;
   resets = <&cpg 217>;
   #dma-cells = <1>;
   dma-channels = <8>;
   iommus = <&ipmmu_ds1 16>, <&ipmmu_ds1 17>,
          <&ipmmu_ds1 18>, <&ipmmu_ds1 19>,
          <&ipmmu_ds1 20>, <&ipmmu_ds1 21>,
          <&ipmmu_ds1 22>, <&ipmmu_ds1 23>;
  };

  ipmmu_ds1: iommu@e7740000 {
   compatible = "renesas,ipmmu-r8a77970";
   reg = <0 0xe7740000 0 0x1000>;
   renesas,ipmmu-main = <&ipmmu_mm 0>;
   power-domains = <&sysc 32>;
   #iommu-cells = <1>;
  };

  ipmmu_ir: iommu@ff8b0000 {
   compatible = "renesas,ipmmu-r8a77970";
   reg = <0 0xff8b0000 0 0x1000>;
   renesas,ipmmu-main = <&ipmmu_mm 3>;
   power-domains = <&sysc 24>;
   #iommu-cells = <1>;
  };

  ipmmu_mm: iommu@e67b0000 {
   compatible = "renesas,ipmmu-r8a77970";
   reg = <0 0xe67b0000 0 0x1000>;
   interrupts = <0 196 4>,
         <0 197 4>;
   power-domains = <&sysc 32>;
   #iommu-cells = <1>;
  };

  ipmmu_rt: iommu@ffc80000 {
   compatible = "renesas,ipmmu-r8a77970";
   reg = <0 0xffc80000 0 0x1000>;
   renesas,ipmmu-main = <&ipmmu_mm 7>;
   power-domains = <&sysc 32>;
   #iommu-cells = <1>;
  };

  ipmmu_vi0: iommu@febd0000 {
   compatible = "renesas,ipmmu-r8a77970";
   reg = <0 0xfebd0000 0 0x1000>;
   renesas,ipmmu-main = <&ipmmu_mm 9>;
   power-domains = <&sysc 32>;
   #iommu-cells = <1>;
  };

  mmc0: mmc@ee140000 {
   compatible = "renesas,sdhi-r8a77970",
         "renesas,rcar-gen3-sdhi";
   reg = <0 0xee140000 0 0x2000>;
   interrupts = <0 165 4>;
   clocks = <&cpg 1 314>;
   power-domains = <&sysc 32>;
   resets = <&cpg 314>;
   max-frequency = <200000000>;
   iommus = <&ipmmu_ds1 32>;
   status = "disabled";
  };

  rpc: spi@ee200000 {
   compatible = "renesas,r8a77970-rpc-if",
         "renesas,rcar-gen3-rpc-if";
   reg = <0 0xee200000 0 0x200>,
         <0 0x08000000 0 0x4000000>,
         <0 0xee208000 0 0x100>;
   reg-names = "regs", "dirmap", "wbuf";
   interrupts = <0 38 4>;
   clocks = <&cpg 1 917>;
   power-domains = <&sysc 32>;
   resets = <&cpg 917>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  gic: interrupt-controller@f1010000 {
   compatible = "arm,gic-400";
   #interrupt-cells = <3>;
   #address-cells = <0>;
   interrupt-controller;
   reg = <0 0xf1010000 0 0x1000>,
         <0 0xf1020000 0 0x20000>,
         <0 0xf1040000 0 0x20000>,
         <0 0xf1060000 0 0x20000>;
   interrupts = <1 9 ((((1 << (2)) - 1) << 8) |
          4)>;
   clocks = <&cpg 1 408>;
   clock-names = "clk";
   power-domains = <&sysc 32>;
   resets = <&cpg 408>;
  };

  vspd0: vsp@fea20000 {
   compatible = "renesas,vsp2";
   reg = <0 0xfea20000 0 0x5000>;
   interrupts = <0 169 4>;
   clocks = <&cpg 1 623>;
   power-domains = <&sysc 32>;
   resets = <&cpg 623>;
   renesas,fcp = <&fcpvd0>;
  };

  fcpvd0: fcp@fea27000 {
   compatible = "renesas,fcpv";
   reg = <0 0xfea27000 0 0x200>;
   clocks = <&cpg 1 603>;
   power-domains = <&sysc 32>;
   resets = <&cpg 603>;
  };

  csi40: csi2@feaa0000 {
   compatible = "renesas,r8a77970-csi2";
   reg = <0 0xfeaa0000 0 0x10000>;
   interrupts = <0 246 4>;
   clocks = <&cpg 1 716>;
   power-domains = <&sysc 32>;
   resets = <&cpg 716>;
   status = "disabled";

   ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@0 {
     reg = <0>;
    };

    port@1 {
     #address-cells = <1>;
     #size-cells = <0>;

     reg = <1>;

     csi40vin0: endpoint@0 {
      reg = <0>;
      remote-endpoint = <&vin0csi40>;
     };
     csi40vin1: endpoint@1 {
      reg = <1>;
      remote-endpoint = <&vin1csi40>;
     };
     csi40vin2: endpoint@2 {
      reg = <2>;
      remote-endpoint = <&vin2csi40>;
     };
     csi40vin3: endpoint@3 {
      reg = <3>;
      remote-endpoint = <&vin3csi40>;
     };
    };
   };
  };

  du: display@feb00000 {
   compatible = "renesas,du-r8a77970";
   reg = <0 0xfeb00000 0 0x80000>;
   interrupts = <0 256 4>;
   clocks = <&cpg 1 724>;
   clock-names = "du.0";
   power-domains = <&sysc 32>;
   resets = <&cpg 724>;
   reset-names = "du.0";
   renesas,vsps = <&vspd0 0>;

   status = "disabled";

   ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@0 {
     reg = <0>;
    };

    port@1 {
     reg = <1>;
     du_out_lvds0: endpoint {
      remote-endpoint = <&lvds0_in>;
     };
    };
   };
  };

  lvds0: lvds-encoder@feb90000 {
   compatible = "renesas,r8a77970-lvds";
   reg = <0 0xfeb90000 0 0x14>;
   clocks = <&cpg 1 727>;
   power-domains = <&sysc 32>;
   resets = <&cpg 727>;
   status = "disabled";

   ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@0 {
     reg = <0>;
     lvds0_in: endpoint {
      remote-endpoint =
       <&du_out_lvds0>;
     };
    };
    port@1 {
     reg = <1>;
    };
   };
  };

  prr: chipid@fff00044 {
   compatible = "renesas,prr";
   reg = <0 0xfff00044 0 4>;
  };
 };

 thermal-zones {
  cpu-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;
   thermal-sensors = <&thermal>;

   cooling-maps {
   };

   trips {
    cpu-crit {
     temperature = <120000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };
  };
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts-extended = <&gic 1 13 ((((1 << (2)) - 1) << 8) | 8)>,
          <&gic 1 14 ((((1 << (2)) - 1) << 8) | 8)>,
          <&gic 1 11 ((((1 << (2)) - 1) << 8) | 8)>,
          <&gic 1 10 ((((1 << (2)) - 1) << 8) | 8)>;
 };
};
# 11 "arch/arm64/boot/dts/renesas/r8a77970-eagle.dts" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 12 "arch/arm64/boot/dts/renesas/r8a77970-eagle.dts" 2

/ {
 model = "Renesas Eagle board based on r8a77970";
 compatible = "renesas,eagle", "renesas,r8a77970";

 aliases {
  i2c0 = &i2c0;
  i2c1 = &i2c1;
  i2c2 = &i2c2;
  i2c3 = &i2c3;
  i2c4 = &i2c4;
  serial0 = &scif0;
  ethernet0 = &avb;
 };

 chosen {
  bootargs = "ignore_loglevel rw root=/dev/nfs ip=on";
  stdout-path = "serial0:115200n8";
 };

 d3p3: regulator-fixed {
  compatible = "regulator-fixed";
  regulator-name = "fixed-3.3V";
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;
  regulator-boot-on;
  regulator-always-on;
 };

 hdmi-out {
  compatible = "hdmi-connector";
  type = "a";

  port {
   hdmi_con_out: endpoint {
    remote-endpoint = <&adv7511_out>;
   };
  };
 };

 lvds-decoder {
  compatible = "thine,thc63lvd1024";

  vcc-supply = <&d3p3>;

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    thc63lvd1024_in: endpoint {
     remote-endpoint = <&lvds0_out>;
    };
   };

   port@2 {
    reg = <2>;
    thc63lvd1024_out: endpoint {
     remote-endpoint = <&adv7511_in>;
    };
   };
  };
 };

 memory@48000000 {
  device_type = "memory";

  reg = <0x0 0x48000000 0x0 0x38000000>;
 };

 x1_clk: x1-clock {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <148500000>;
 };
};

&avb {
 pinctrl-0 = <&avb_pins>;
 pinctrl-names = "default";

 renesas,no-ether-link;
 phy-handle = <&phy0>;
 rx-internal-delay-ps = <1800>;
 tx-internal-delay-ps = <2000>;
 status = "okay";

 phy0: ethernet-phy@0 {
  compatible = "ethernet-phy-id0022.1622",
        "ethernet-phy-ieee802.3-c22";
  rxc-skew-ps = <1500>;
  reg = <0>;
  interrupt-parent = <&gpio1>;
  interrupts = <17 8>;
  reset-gpios = <&gpio1 16 1>;
 };
};

&canfd {
 pinctrl-0 = <&canfd0_pins>;
 pinctrl-names = "default";
 status = "okay";

 channel0 {
  status = "okay";
 };
};

&csi40 {
 status = "okay";

 ports {
  port@0 {
   csi40_in: endpoint {
    clock-lanes = <0>;
    data-lanes = <1 2 3 4>;
    remote-endpoint = <&max9286_out0>;
   };
  };
 };
};

&du {
 clocks = <&cpg 1 724>, <&x1_clk>;
 clock-names = "du.0", "dclkin.0";
 status = "okay";
};

&extal_clk {
 clock-frequency = <16666666>;
};

&extalr_clk {
 clock-frequency = <32768>;
};

&i2c0 {
 pinctrl-0 = <&i2c0_pins>;
 pinctrl-names = "default";

 status = "okay";
 clock-frequency = <400000>;

 io_expander: gpio@20 {
  compatible = "onnn,pca9654";
  reg = <0x20>;
  gpio-controller;
  #gpio-cells = <2>;
 };

 hdmi@39 {
  compatible = "adi,adv7511w";
  reg = <0x39>;
  interrupt-parent = <&gpio1>;
  interrupts = <20 8>;

  adi,input-depth = <8>;
  adi,input-colorspace = "rgb";
  adi,input-clock = "1x";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    adv7511_in: endpoint {
     remote-endpoint = <&thc63lvd1024_out>;
    };
   };

   port@1 {
    reg = <1>;
    adv7511_out: endpoint {
     remote-endpoint = <&hdmi_con_out>;
    };
   };
  };
 };
};

&i2c3 {
 pinctrl-0 = <&i2c3_pins>;
 pinctrl-names = "default";

 status = "okay";
 clock-frequency = <400000>;

 gmsl0: gmsl-deserializer@48 {
  compatible = "maxim,max9286";
  reg = <0x48>;

  maxim,gpio-poc = <0 1>;
  enable-gpios = <&io_expander 0 0>;

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
   };

   port@1 {
    reg = <1>;
   };

   port@2 {
    reg = <2>;
   };

   port@3 {
    reg = <3>;
   };

   port@4 {
    reg = <4>;
    max9286_out0: endpoint {
     clock-lanes = <0>;
     data-lanes = <1 2 3 4>;
     remote-endpoint = <&csi40_in>;
    };
   };
  };

  i2c-mux {
   #address-cells = <1>;
   #size-cells = <0>;

   i2c@0 {
    #address-cells = <1>;
    #size-cells = <0>;
    reg = <0>;

    status = "disabled";
   };

   i2c@1 {
    #address-cells = <1>;
    #size-cells = <0>;
    reg = <1>;

    status = "disabled";
   };

   i2c@2 {
    #address-cells = <1>;
    #size-cells = <0>;
    reg = <2>;

    status = "disabled";
   };

   i2c@3 {
    #address-cells = <1>;
    #size-cells = <0>;
    reg = <3>;

    status = "disabled";
   };
  };
 };
};

&lvds0 {
 status = "okay";

 ports {
  port@1 {
   lvds0_out: endpoint {
    remote-endpoint = <&thc63lvd1024_in>;
   };
  };
 };
};

&pfc {
 pinctrl-0 = <&scif_clk_pins>;
 pinctrl-names = "default";

 avb_pins: avb0 {
  groups = "avb0_mdio", "avb0_rgmii", "avb0_txcrefclk";
  function = "avb0";
 };

 canfd0_pins: canfd0 {
  groups = "canfd0_data_a";
  function = "canfd0";
 };

 i2c0_pins: i2c0 {
  groups = "i2c0";
  function = "i2c0";
 };

 i2c3_pins: i2c3 {
  groups = "i2c3_a";
  function = "i2c3";
 };

 qspi0_pins: qspi0 {
  groups = "qspi0_ctrl", "qspi0_data4";
  function = "qspi0";
 };

 scif0_pins: scif0 {
  groups = "scif0_data";
  function = "scif0";
 };

 scif_clk_pins: scif_clk {
  groups = "scif_clk_b";
  function = "scif_clk";
 };
};

&rpc {
 pinctrl-0 = <&qspi0_pins>;
 pinctrl-names = "default";

 status = "okay";

 flash@0 {
  compatible = "spansion,s25fs512s", "jedec,spi-nor";
  reg = <0>;
  spi-max-frequency = <50000000>;
  spi-rx-bus-width = <4>;

  partitions {
   compatible = "fixed-partitions";
   #address-cells = <1>;
   #size-cells = <1>;

   bootparam@0 {
    reg = <0x00000000 0x040000>;
    read-only;
   };
   cr7@40000 {
    reg = <0x00040000 0x080000>;
    read-only;
   };
   cert_header_sa3@c0000 {
    reg = <0x000c0000 0x080000>;
    read-only;
   };
   bl2@140000 {
    reg = <0x00140000 0x040000>;
    read-only;
   };
   cert_header_sa6@180000 {
    reg = <0x00180000 0x040000>;
    read-only;
   };
   bl31@1c0000 {
    reg = <0x001c0000 0x460000>;
    read-only;
   };
   uboot@640000 {
    reg = <0x00640000 0x0c0000>;
    read-only;
   };
   uboot-env@700000 {
    reg = <0x00700000 0x040000>;
    read-only;
   };
   dtb@740000 {
    reg = <0x00740000 0x080000>;
   };
   kernel@7c0000 {
    reg = <0x007c0000 0x1400000>;
   };
   user@1bc0000 {
    reg = <0x01bc0000 0x2440000>;
   };
  };
 };
};

&rwdt {
 timeout-sec = <60>;
 status = "okay";
};

&scif0 {
 pinctrl-0 = <&scif0_pins>;
 pinctrl-names = "default";

 status = "okay";
};

&scif_clk {
 clock-frequency = <14745600>;
};
