
*** Running vivado
    with args -log system_axi_sbus_bridge_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_axi_sbus_bridge_0_0.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source system_axi_sbus_bridge_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/_Projekte/Alfreda/Workspace/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top system_axi_sbus_bridge_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23872 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 825.324 ; gain = 179.223
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_axi_sbus_bridge_0_0' [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ip/system_axi_sbus_bridge_0_0/synth/system_axi_sbus_bridge_0_0.vhd:142]
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 18 - type: integer 
	Parameter C_S00_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S00_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S00_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S00_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S00_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_SLV_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_SLV_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_CORE_CLOCK_FREQ bound to: 100000000 - type: integer 
	Parameter hw_serial_number_g bound to: 12 - type: integer 
	Parameter hw_version_g bound to: 123 - type: integer 
	Parameter C_SYNC_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'top_axi_sbus_bridge' declared at 'd:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/e78a/hdl/top_axi_sbus_bridge_struct.vhd:15' bound to instance 'U0' of component 'top_axi_sbus_bridge' [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ip/system_axi_sbus_bridge_0_0/synth/system_axi_sbus_bridge_0_0.vhd:334]
INFO: [Synth 8-638] synthesizing module 'top_axi_sbus_bridge' [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/e78a/hdl/top_axi_sbus_bridge_struct.vhd:150]
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 18 - type: integer 
	Parameter C_S00_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S00_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S00_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S00_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S00_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_SLV_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_SLV_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SYNC_WIDTH bound to: 8 - type: integer 
	Parameter C_CORE_CLOCK_FREQ bound to: 100000000 - type: integer 
	Parameter hw_serial_number_g bound to: 12 - type: integer 
	Parameter hw_version_g bound to: 123 - type: integer 
WARNING: [Synth 8-506] null port 's00_axi_aruser' ignored [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/e78a/hdl/top_axi_sbus_bridge_struct.vhd:67]
WARNING: [Synth 8-506] null port 's00_axi_awuser' ignored [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/e78a/hdl/top_axi_sbus_bridge_struct.vhd:79]
WARNING: [Synth 8-506] null port 's00_axi_wuser' ignored [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/e78a/hdl/top_axi_sbus_bridge_struct.vhd:86]
WARNING: [Synth 8-506] null port 's00_axi_buser' ignored [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/e78a/hdl/top_axi_sbus_bridge_struct.vhd:116]
WARNING: [Synth 8-506] null port 's00_axi_ruser' ignored [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/e78a/hdl/top_axi_sbus_bridge_struct.vhd:122]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/e78a/hdl/top_axi_sbus_bridge_struct.vhd:182]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/e78a/hdl/top_axi_sbus_bridge_struct.vhd:196]
	Parameter pipeline_g bound to: 0 - type: bool 
	Parameter C_SLV_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_SLV_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 18 - type: integer 
	Parameter C_S_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_BUSER_WIDTH bound to: 0 - type: integer 
WARNING: [Synth 8-506] null port 'S_AXI_AWUSER' ignored [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/e78a/hdl/top_axi_sbus_bridge_struct.vhd:284]
WARNING: [Synth 8-506] null port 'S_AXI_WUSER' ignored [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/e78a/hdl/top_axi_sbus_bridge_struct.vhd:303]
WARNING: [Synth 8-506] null port 'S_AXI_BUSER' ignored [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/e78a/hdl/top_axi_sbus_bridge_struct.vhd:317]
WARNING: [Synth 8-506] null port 'S_AXI_ARUSER' ignored [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/e78a/hdl/top_axi_sbus_bridge_struct.vhd:354]
WARNING: [Synth 8-506] null port 'S_AXI_RUSER' ignored [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/e78a/hdl/top_axi_sbus_bridge_struct.vhd:375]
INFO: [Synth 8-3491] module 'S00_AXI' declared at 'd:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/e78a/hdl/S00_AXI.vhd:6' bound to instance 'i_S00_AXI' of component 'S00_AXI' [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/e78a/hdl/top_axi_sbus_bridge_struct.vhd:630]
INFO: [Synth 8-638] synthesizing module 'S00_AXI' [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/e78a/hdl/S00_AXI.vhd:182]
	Parameter pipeline_g bound to: 0 - type: bool 
	Parameter C_SLV_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_SLV_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 18 - type: integer 
	Parameter C_S_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_BUSER_WIDTH bound to: 0 - type: integer 
WARNING: [Synth 8-506] null port 'S_AXI_AWUSER' ignored [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/e78a/hdl/S00_AXI.vhd:78]
WARNING: [Synth 8-506] null port 'S_AXI_WUSER' ignored [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/e78a/hdl/S00_AXI.vhd:97]
WARNING: [Synth 8-506] null port 'S_AXI_BUSER' ignored [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/e78a/hdl/S00_AXI.vhd:111]
WARNING: [Synth 8-506] null port 'S_AXI_ARUSER' ignored [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/e78a/hdl/S00_AXI.vhd:148]
WARNING: [Synth 8-506] null port 'S_AXI_RUSER' ignored [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/e78a/hdl/S00_AXI.vhd:169]
WARNING: [Synth 8-6774] Null subtype or type declaration found [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/e78a/hdl/S00_AXI.vhd:218]
WARNING: [Synth 8-6774] Null subtype or type declaration found [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/e78a/hdl/S00_AXI.vhd:225]
WARNING: [Synth 8-614] signal 'S_AXI_WSTRB' is read in the process but is not in the sensitivity list [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/e78a/hdl/S00_AXI.vhd:613]
WARNING: [Synth 8-6014] Unused sequential element cnt_reg was removed.  [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/e78a/hdl/S00_AXI.vhd:604]
INFO: [Synth 8-256] done synthesizing module 'S00_AXI' (1#1) [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/e78a/hdl/S00_AXI.vhd:182]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/e78a/hdl/top_axi_sbus_bridge_struct.vhd:678]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/e78a/hdl/top_axi_sbus_bridge_struct.vhd:684]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/e78a/hdl/top_axi_sbus_bridge_struct.vhd:689]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/e78a/hdl/top_axi_sbus_bridge_struct.vhd:702]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/e78a/hdl/top_axi_sbus_bridge_struct.vhd:709]
	Parameter n_dout_g bound to: 17 - type: integer 
	Parameter module_g bound to: 100000 - type: integer 
INFO: [Synth 8-3491] module 'cnt_modulus' declared at 'd:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/e78a/hdl/cnt_modulus_rtl.vhd:15' bound to instance 'U_4' of component 'cnt_modulus' [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/e78a/hdl/top_axi_sbus_bridge_struct.vhd:713]
INFO: [Synth 8-638] synthesizing module 'cnt_modulus' [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/e78a/hdl/cnt_modulus_rtl.vhd:33]
	Parameter n_dout_g bound to: 17 - type: integer 
	Parameter module_g bound to: 100000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_modulus' (2#1) [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/e78a/hdl/cnt_modulus_rtl.vhd:33]
	Parameter n_dout_g bound to: 32 - type: integer 
	Parameter module_g bound to: 1073741824 - type: integer 
INFO: [Synth 8-3491] module 'cnt_modulus' declared at 'd:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/e78a/hdl/cnt_modulus_rtl.vhd:15' bound to instance 'U_5' of component 'cnt_modulus' [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/e78a/hdl/top_axi_sbus_bridge_struct.vhd:725]
INFO: [Synth 8-638] synthesizing module 'cnt_modulus__parameterized1' [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/e78a/hdl/cnt_modulus_rtl.vhd:33]
	Parameter n_dout_g bound to: 32 - type: integer 
	Parameter module_g bound to: 1073741824 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_modulus__parameterized1' (2#1) [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/e78a/hdl/cnt_modulus_rtl.vhd:33]
	Parameter n_dout_g bound to: 7 - type: integer 
	Parameter module_g bound to: 128 - type: integer 
INFO: [Synth 8-3491] module 'cnt_modulus' declared at 'd:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/e78a/hdl/cnt_modulus_rtl.vhd:15' bound to instance 'U_6' of component 'cnt_modulus' [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/e78a/hdl/top_axi_sbus_bridge_struct.vhd:737]
INFO: [Synth 8-638] synthesizing module 'cnt_modulus__parameterized3' [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/e78a/hdl/cnt_modulus_rtl.vhd:33]
	Parameter n_dout_g bound to: 7 - type: integer 
	Parameter module_g bound to: 128 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_modulus__parameterized3' (2#1) [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/e78a/hdl/cnt_modulus_rtl.vhd:33]
	Parameter width_g bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'cnt_modulus_c' declared at 'd:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/e78a/hdl/cnt_modulus_c_rtl.vhd:15' bound to instance 'U_2' of component 'cnt_modulus_c' [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/e78a/hdl/top_axi_sbus_bridge_struct.vhd:749]
INFO: [Synth 8-638] synthesizing module 'cnt_modulus_c' [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/e78a/hdl/cnt_modulus_c_rtl.vhd:33]
	Parameter width_g bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_modulus_c' (3#1) [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/e78a/hdl/cnt_modulus_c_rtl.vhd:33]
	Parameter addr_width_g bound to: 16 - type: integer 
	Parameter data_width_g bound to: 32 - type: integer 
	Parameter addr_base_g bound to: 16'b0000001000000000 
	Parameter addr_range_g bound to: 16'b0000000000001000 
	Parameter nregs_g bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'profiler' declared at 'd:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/e78a/hdl/profiler_rtl.vhd:17' bound to instance 'U_7' of component 'profiler' [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/e78a/hdl/top_axi_sbus_bridge_struct.vhd:761]
INFO: [Synth 8-638] synthesizing module 'profiler' [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/e78a/hdl/profiler_rtl.vhd:38]
	Parameter addr_width_g bound to: 16 - type: integer 
	Parameter data_width_g bound to: 32 - type: integer 
	Parameter addr_base_g bound to: 16'b0000001000000000 
	Parameter addr_range_g bound to: 16'b0000000000001000 
	Parameter nregs_g bound to: 8 - type: integer 
WARNING: [Synth 8-614] signal 'reg_addr' is read in the process but is not in the sensitivity list [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/e78a/hdl/profiler_rtl.vhd:87]
WARNING: [Synth 8-6014] Unused sequential element we_reg was removed.  [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/e78a/hdl/profiler_rtl.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'profiler' (4#1) [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/e78a/hdl/profiler_rtl.vhd:38]
	Parameter addr_width_g bound to: 16 - type: integer 
	Parameter data_width_g bound to: 32 - type: integer 
	Parameter addr_base_g bound to: 16'b0000000000000000 
	Parameter addr_range_g bound to: 16'b0000000000000100 
	Parameter nregs_g bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'register_array_be' declared at 'd:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/e78a/hdl/register_array_rtl.vhd:21' bound to instance 'U_0' of component 'register_array_be' [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/e78a/hdl/top_axi_sbus_bridge_struct.vhd:775]
INFO: [Synth 8-638] synthesizing module 'register_array_be' [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/e78a/hdl/register_array_rtl.vhd:44]
	Parameter addr_width_g bound to: 16 - type: integer 
	Parameter data_width_g bound to: 32 - type: integer 
	Parameter addr_base_g bound to: 16'b0000000000000000 
	Parameter addr_range_g bound to: 16'b0000000000000100 
	Parameter nregs_g bound to: 4 - type: integer 
WARNING: [Synth 8-614] signal 'reg_addr' is read in the process but is not in the sensitivity list [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/e78a/hdl/register_array_rtl.vhd:92]
INFO: [Synth 8-256] done synthesizing module 'register_array_be' (5#1) [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/e78a/hdl/register_array_rtl.vhd:44]
INFO: [Synth 8-3491] module 'sbus_mux5' declared at 'd:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/e78a/hdl/sbus_mux5_rtl.vhd:16' bound to instance 'U_3' of component 'sbus_mux5' [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/e78a/hdl/top_axi_sbus_bridge_struct.vhd:792]
INFO: [Synth 8-638] synthesizing module 'sbus_mux5' [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/e78a/hdl/sbus_mux5_rtl.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'sbus_mux5' (6#1) [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/e78a/hdl/sbus_mux5_rtl.vhd:37]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'i_S00_AXI'. This will prevent further optimization [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/e78a/hdl/top_axi_sbus_bridge_struct.vhd:630]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'U_3'. This will prevent further optimization [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/e78a/hdl/top_axi_sbus_bridge_struct.vhd:792]
WARNING: [Synth 8-6014] Unused sequential element ack_cnt_reg was removed.  [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/e78a/hdl/top_axi_sbus_bridge_struct.vhd:526]
INFO: [Synth 8-256] done synthesizing module 'top_axi_sbus_bridge' (7#1) [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ipshared/e78a/hdl/top_axi_sbus_bridge_struct.vhd:150]
WARNING: [Synth 8-3848] Net s00_axi_buser in module/entity system_axi_sbus_bridge_0_0 does not have driver. [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ip/system_axi_sbus_bridge_0_0/synth/system_axi_sbus_bridge_0_0.vhd:231]
WARNING: [Synth 8-3848] Net s00_axi_ruser in module/entity system_axi_sbus_bridge_0_0 does not have driver. [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ip/system_axi_sbus_bridge_0_0/synth/system_axi_sbus_bridge_0_0.vhd:237]
INFO: [Synth 8-256] done synthesizing module 'system_axi_sbus_bridge_0_0' (8#1) [d:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.srcs/sources_1/bd/system/ip/system_axi_sbus_bridge_0_0/synth/system_axi_sbus_bridge_0_0.vhd:142]
WARNING: [Synth 8-3331] design register_array_be has unconnected port sbus_i[be][3]
WARNING: [Synth 8-3331] design register_array_be has unconnected port sbus_i[be][2]
WARNING: [Synth 8-3331] design register_array_be has unconnected port sbus_i[be][1]
WARNING: [Synth 8-3331] design register_array_be has unconnected port sbus_i[be][0]
WARNING: [Synth 8-3331] design profiler has unconnected port sbus_i[wdata][31]
WARNING: [Synth 8-3331] design profiler has unconnected port sbus_i[wdata][30]
WARNING: [Synth 8-3331] design profiler has unconnected port sbus_i[wdata][29]
WARNING: [Synth 8-3331] design profiler has unconnected port sbus_i[wdata][28]
WARNING: [Synth 8-3331] design profiler has unconnected port sbus_i[wdata][27]
WARNING: [Synth 8-3331] design profiler has unconnected port sbus_i[wdata][26]
WARNING: [Synth 8-3331] design profiler has unconnected port sbus_i[wdata][25]
WARNING: [Synth 8-3331] design profiler has unconnected port sbus_i[wdata][24]
WARNING: [Synth 8-3331] design profiler has unconnected port sbus_i[wdata][23]
WARNING: [Synth 8-3331] design profiler has unconnected port sbus_i[wdata][22]
WARNING: [Synth 8-3331] design profiler has unconnected port sbus_i[wdata][21]
WARNING: [Synth 8-3331] design profiler has unconnected port sbus_i[wdata][20]
WARNING: [Synth 8-3331] design profiler has unconnected port sbus_i[wdata][19]
WARNING: [Synth 8-3331] design profiler has unconnected port sbus_i[wdata][18]
WARNING: [Synth 8-3331] design profiler has unconnected port sbus_i[wdata][17]
WARNING: [Synth 8-3331] design profiler has unconnected port sbus_i[wdata][16]
WARNING: [Synth 8-3331] design profiler has unconnected port sbus_i[wdata][15]
WARNING: [Synth 8-3331] design profiler has unconnected port sbus_i[wdata][14]
WARNING: [Synth 8-3331] design profiler has unconnected port sbus_i[wdata][13]
WARNING: [Synth 8-3331] design profiler has unconnected port sbus_i[wdata][12]
WARNING: [Synth 8-3331] design profiler has unconnected port sbus_i[wdata][11]
WARNING: [Synth 8-3331] design profiler has unconnected port sbus_i[wdata][10]
WARNING: [Synth 8-3331] design profiler has unconnected port sbus_i[wdata][9]
WARNING: [Synth 8-3331] design profiler has unconnected port sbus_i[wdata][8]
WARNING: [Synth 8-3331] design profiler has unconnected port sbus_i[wdata][7]
WARNING: [Synth 8-3331] design profiler has unconnected port sbus_i[wdata][6]
WARNING: [Synth 8-3331] design profiler has unconnected port sbus_i[wdata][5]
WARNING: [Synth 8-3331] design profiler has unconnected port sbus_i[wdata][4]
WARNING: [Synth 8-3331] design profiler has unconnected port sbus_i[wdata][3]
WARNING: [Synth 8-3331] design profiler has unconnected port sbus_i[wdata][2]
WARNING: [Synth 8-3331] design profiler has unconnected port sbus_i[wdata][1]
WARNING: [Synth 8-3331] design profiler has unconnected port sbus_i[wdata][0]
WARNING: [Synth 8-3331] design profiler has unconnected port sbus_i[be][3]
WARNING: [Synth 8-3331] design profiler has unconnected port sbus_i[be][2]
WARNING: [Synth 8-3331] design profiler has unconnected port sbus_i[be][1]
WARNING: [Synth 8-3331] design profiler has unconnected port sbus_i[be][0]
WARNING: [Synth 8-3331] design S00_AXI has unconnected port S_AXI_AWSIZE[2]
WARNING: [Synth 8-3331] design S00_AXI has unconnected port S_AXI_AWSIZE[1]
WARNING: [Synth 8-3331] design S00_AXI has unconnected port S_AXI_AWSIZE[0]
WARNING: [Synth 8-3331] design S00_AXI has unconnected port S_AXI_AWLOCK
WARNING: [Synth 8-3331] design S00_AXI has unconnected port S_AXI_AWCACHE[3]
WARNING: [Synth 8-3331] design S00_AXI has unconnected port S_AXI_AWCACHE[2]
WARNING: [Synth 8-3331] design S00_AXI has unconnected port S_AXI_AWCACHE[1]
WARNING: [Synth 8-3331] design S00_AXI has unconnected port S_AXI_AWCACHE[0]
WARNING: [Synth 8-3331] design S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design S00_AXI has unconnected port S_AXI_AWQOS[3]
WARNING: [Synth 8-3331] design S00_AXI has unconnected port S_AXI_AWQOS[2]
WARNING: [Synth 8-3331] design S00_AXI has unconnected port S_AXI_AWQOS[1]
WARNING: [Synth 8-3331] design S00_AXI has unconnected port S_AXI_AWQOS[0]
WARNING: [Synth 8-3331] design S00_AXI has unconnected port S_AXI_AWREGION[3]
WARNING: [Synth 8-3331] design S00_AXI has unconnected port S_AXI_AWREGION[2]
WARNING: [Synth 8-3331] design S00_AXI has unconnected port S_AXI_AWREGION[1]
WARNING: [Synth 8-3331] design S00_AXI has unconnected port S_AXI_AWREGION[0]
WARNING: [Synth 8-3331] design S00_AXI has unconnected port S_AXI_ARSIZE[2]
WARNING: [Synth 8-3331] design S00_AXI has unconnected port S_AXI_ARSIZE[1]
WARNING: [Synth 8-3331] design S00_AXI has unconnected port S_AXI_ARSIZE[0]
WARNING: [Synth 8-3331] design S00_AXI has unconnected port S_AXI_ARLOCK
WARNING: [Synth 8-3331] design S00_AXI has unconnected port S_AXI_ARCACHE[3]
WARNING: [Synth 8-3331] design S00_AXI has unconnected port S_AXI_ARCACHE[2]
WARNING: [Synth 8-3331] design S00_AXI has unconnected port S_AXI_ARCACHE[1]
WARNING: [Synth 8-3331] design S00_AXI has unconnected port S_AXI_ARCACHE[0]
WARNING: [Synth 8-3331] design S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design S00_AXI has unconnected port S_AXI_ARPROT[0]
WARNING: [Synth 8-3331] design S00_AXI has unconnected port S_AXI_ARQOS[3]
WARNING: [Synth 8-3331] design S00_AXI has unconnected port S_AXI_ARQOS[2]
WARNING: [Synth 8-3331] design S00_AXI has unconnected port S_AXI_ARQOS[1]
WARNING: [Synth 8-3331] design S00_AXI has unconnected port S_AXI_ARQOS[0]
WARNING: [Synth 8-3331] design S00_AXI has unconnected port S_AXI_ARREGION[3]
WARNING: [Synth 8-3331] design S00_AXI has unconnected port S_AXI_ARREGION[2]
WARNING: [Synth 8-3331] design S00_AXI has unconnected port S_AXI_ARREGION[1]
WARNING: [Synth 8-3331] design S00_AXI has unconnected port S_AXI_ARREGION[0]
WARNING: [Synth 8-3331] design system_axi_sbus_bridge_0_0 has unconnected port s00_axi_buser[0]
WARNING: [Synth 8-3331] design system_axi_sbus_bridge_0_0 has unconnected port s00_axi_ruser[0]
WARNING: [Synth 8-3331] design system_axi_sbus_bridge_0_0 has unconnected port s00_axi_aruser[0]
WARNING: [Synth 8-3331] design system_axi_sbus_bridge_0_0 has unconnected port s00_axi_awuser[0]
WARNING: [Synth 8-3331] design system_axi_sbus_bridge_0_0 has unconnected port s00_axi_wuser[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 895.082 ; gain = 248.980
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 895.082 ; gain = 248.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 895.082 ; gain = 248.980
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1010.422 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.209 . Memory (MB): peak = 1012.430 ; gain = 2.008
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1012.430 ; gain = 366.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1012.430 ; gain = 366.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1012.430 ; gain = 366.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1012.430 ; gain = 366.328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 8     
	   3 Input     18 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input     18 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 2     
	              128 Bit    Registers := 2     
	               32 Bit    Registers := 3     
	               18 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   2 Input     18 Bit        Muxes := 4     
	   4 Input     18 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 24    
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module S00_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     18 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
+---XORs : 
	   2 Input     18 Bit         XORs := 2     
+---Registers : 
	               18 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 4     
	   4 Input     18 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 16    
	   4 Input      1 Bit        Muxes := 2     
Module cnt_modulus 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cnt_modulus__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cnt_modulus__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cnt_modulus_c 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module profiler 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 8     
+---Registers : 
	              256 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
Module register_array_be 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module sbus_mux5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module top_axi_sbus_bridge 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design register_array_be has unconnected port sbus_i[be][3]
WARNING: [Synth 8-3331] design register_array_be has unconnected port sbus_i[be][2]
WARNING: [Synth 8-3331] design register_array_be has unconnected port sbus_i[be][1]
WARNING: [Synth 8-3331] design register_array_be has unconnected port sbus_i[be][0]
WARNING: [Synth 8-3331] design profiler has unconnected port sbus_i[wdata][31]
WARNING: [Synth 8-3331] design profiler has unconnected port sbus_i[wdata][30]
WARNING: [Synth 8-3331] design profiler has unconnected port sbus_i[wdata][29]
WARNING: [Synth 8-3331] design profiler has unconnected port sbus_i[wdata][28]
WARNING: [Synth 8-3331] design profiler has unconnected port sbus_i[wdata][27]
WARNING: [Synth 8-3331] design profiler has unconnected port sbus_i[wdata][26]
WARNING: [Synth 8-3331] design profiler has unconnected port sbus_i[wdata][25]
WARNING: [Synth 8-3331] design profiler has unconnected port sbus_i[wdata][24]
WARNING: [Synth 8-3331] design profiler has unconnected port sbus_i[wdata][23]
WARNING: [Synth 8-3331] design profiler has unconnected port sbus_i[wdata][22]
WARNING: [Synth 8-3331] design profiler has unconnected port sbus_i[wdata][21]
WARNING: [Synth 8-3331] design profiler has unconnected port sbus_i[wdata][20]
WARNING: [Synth 8-3331] design profiler has unconnected port sbus_i[wdata][19]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'U0/reg_din_reg[0]' (FD) to 'U0/reg_din_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/reg_din_reg[1]' (FD) to 'U0/reg_din_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/reg_din_reg[2]' (FD) to 'U0/reg_din_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/reg_din_reg[3]' (FD) to 'U0/reg_din_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/reg_din_reg[4]' (FD) to 'U0/reg_din_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/reg_din_reg[5]' (FD) to 'U0/reg_din_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/reg_din_reg[6]' (FD) to 'U0/reg_din_reg[18]'
INFO: [Synth 8-3886] merging instance 'U0/reg_din_reg[7]' (FD) to 'U0/reg_din_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/reg_din_reg[8]' (FD) to 'U0/reg_din_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/reg_din_reg[9]' (FD) to 'U0/reg_din_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/reg_din_reg[10]' (FD) to 'U0/reg_din_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/reg_din_reg[11]' (FD) to 'U0/reg_din_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/reg_din_reg[12]' (FD) to 'U0/reg_din_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/reg_din_reg[13]' (FD) to 'U0/reg_din_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/reg_din_reg[14]' (FD) to 'U0/reg_din_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/reg_din_reg[15]' (FD) to 'U0/reg_din_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/reg_din_reg[16]' (FD) to 'U0/reg_din_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/reg_din_reg[17]' (FD) to 'U0/reg_din_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/reg_din_reg[18]' (FD) to 'U0/reg_din_reg[19]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/reg_din_reg[19] )
INFO: [Synth 8-3886] merging instance 'U0/reg_din_reg[20]' (FD) to 'U0/reg_din_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/reg_din_reg[21]' (FD) to 'U0/reg_din_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/reg_din_reg[22]' (FD) to 'U0/reg_din_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/reg_din_reg[23]' (FD) to 'U0/reg_din_reg[24]'
INFO: [Synth 8-3886] merging instance 'U0/reg_din_reg[24]' (FD) to 'U0/reg_din_reg[25]'
INFO: [Synth 8-3886] merging instance 'U0/reg_din_reg[25]' (FD) to 'U0/reg_din_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/reg_din_reg[26]' (FD) to 'U0/reg_din_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/reg_din_reg[27]' (FD) to 'U0/reg_din_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/reg_din_reg[28]' (FD) to 'U0/reg_din_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/reg_din_reg[29]' (FD) to 'U0/reg_din_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/reg_din_reg[30]' (FD) to 'U0/reg_din_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/reg_din_reg[31] )
INFO: [Synth 8-3886] merging instance 'U0/i_S00_AXI/axi_rresp_reg[0]' (FDRE) to 'U0/i_S00_AXI/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/i_S00_AXI /\axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/i_S00_AXI/axi_bresp_reg[0]' (FDRE) to 'U0/i_S00_AXI/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/i_S00_AXI /\axi_bresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/U_3/sbus_o_null_reg[ack]' (FD) to 'U0/U_3/sbus_o_null_reg[rdata][31]'
INFO: [Synth 8-3886] merging instance 'U0/U_3/sbus_o_null_reg[rdata][0]' (FD) to 'U0/U_3/sbus_o_null_reg[rdata][31]'
INFO: [Synth 8-3886] merging instance 'U0/U_3/sbus_o_null_reg[rdata][1]' (FD) to 'U0/U_3/sbus_o_null_reg[rdata][31]'
INFO: [Synth 8-3886] merging instance 'U0/U_3/sbus_o_null_reg[rdata][2]' (FD) to 'U0/U_3/sbus_o_null_reg[rdata][31]'
INFO: [Synth 8-3886] merging instance 'U0/U_3/sbus_o_null_reg[rdata][3]' (FD) to 'U0/U_3/sbus_o_null_reg[rdata][31]'
INFO: [Synth 8-3886] merging instance 'U0/U_3/sbus_o_null_reg[rdata][4]' (FD) to 'U0/U_3/sbus_o_null_reg[rdata][31]'
INFO: [Synth 8-3886] merging instance 'U0/U_3/sbus_o_null_reg[rdata][5]' (FD) to 'U0/U_3/sbus_o_null_reg[rdata][31]'
INFO: [Synth 8-3886] merging instance 'U0/U_3/sbus_o_null_reg[rdata][6]' (FD) to 'U0/U_3/sbus_o_null_reg[rdata][31]'
INFO: [Synth 8-3886] merging instance 'U0/U_3/sbus_o_null_reg[rdata][7]' (FD) to 'U0/U_3/sbus_o_null_reg[rdata][31]'
INFO: [Synth 8-3886] merging instance 'U0/U_3/sbus_o_null_reg[rdata][8]' (FD) to 'U0/U_3/sbus_o_null_reg[rdata][31]'
INFO: [Synth 8-3886] merging instance 'U0/U_3/sbus_o_null_reg[rdata][9]' (FD) to 'U0/U_3/sbus_o_null_reg[rdata][31]'
INFO: [Synth 8-3886] merging instance 'U0/U_3/sbus_o_null_reg[rdata][10]' (FD) to 'U0/U_3/sbus_o_null_reg[rdata][31]'
INFO: [Synth 8-3886] merging instance 'U0/U_3/sbus_o_null_reg[rdata][11]' (FD) to 'U0/U_3/sbus_o_null_reg[rdata][31]'
INFO: [Synth 8-3886] merging instance 'U0/U_3/sbus_o_null_reg[rdata][12]' (FD) to 'U0/U_3/sbus_o_null_reg[rdata][31]'
INFO: [Synth 8-3886] merging instance 'U0/U_3/sbus_o_null_reg[rdata][13]' (FD) to 'U0/U_3/sbus_o_null_reg[rdata][31]'
INFO: [Synth 8-3886] merging instance 'U0/U_3/sbus_o_null_reg[rdata][14]' (FD) to 'U0/U_3/sbus_o_null_reg[rdata][31]'
INFO: [Synth 8-3886] merging instance 'U0/U_3/sbus_o_null_reg[rdata][15]' (FD) to 'U0/U_3/sbus_o_null_reg[rdata][31]'
INFO: [Synth 8-3886] merging instance 'U0/U_3/sbus_o_null_reg[rdata][16]' (FD) to 'U0/U_3/sbus_o_null_reg[rdata][31]'
INFO: [Synth 8-3886] merging instance 'U0/U_3/sbus_o_null_reg[rdata][17]' (FD) to 'U0/U_3/sbus_o_null_reg[rdata][31]'
INFO: [Synth 8-3886] merging instance 'U0/U_3/sbus_o_null_reg[rdata][18]' (FD) to 'U0/U_3/sbus_o_null_reg[rdata][31]'
INFO: [Synth 8-3886] merging instance 'U0/U_3/sbus_o_null_reg[rdata][19]' (FD) to 'U0/U_3/sbus_o_null_reg[rdata][31]'
INFO: [Synth 8-3886] merging instance 'U0/U_3/sbus_o_null_reg[rdata][20]' (FD) to 'U0/U_3/sbus_o_null_reg[rdata][31]'
INFO: [Synth 8-3886] merging instance 'U0/U_3/sbus_o_null_reg[rdata][21]' (FD) to 'U0/U_3/sbus_o_null_reg[rdata][31]'
INFO: [Synth 8-3886] merging instance 'U0/U_3/sbus_o_null_reg[rdata][22]' (FD) to 'U0/U_3/sbus_o_null_reg[rdata][31]'
INFO: [Synth 8-3886] merging instance 'U0/U_3/sbus_o_null_reg[rdata][23]' (FD) to 'U0/U_3/sbus_o_null_reg[rdata][31]'
INFO: [Synth 8-3886] merging instance 'U0/U_3/sbus_o_null_reg[rdata][24]' (FD) to 'U0/U_3/sbus_o_null_reg[rdata][31]'
INFO: [Synth 8-3886] merging instance 'U0/U_3/sbus_o_null_reg[rdata][25]' (FD) to 'U0/U_3/sbus_o_null_reg[rdata][31]'
INFO: [Synth 8-3886] merging instance 'U0/U_3/sbus_o_null_reg[rdata][26]' (FD) to 'U0/U_3/sbus_o_null_reg[rdata][31]'
INFO: [Synth 8-3886] merging instance 'U0/U_3/sbus_o_null_reg[rdata][27]' (FD) to 'U0/U_3/sbus_o_null_reg[rdata][31]'
INFO: [Synth 8-3886] merging instance 'U0/U_3/sbus_o_null_reg[rdata][28]' (FD) to 'U0/U_3/sbus_o_null_reg[rdata][31]'
INFO: [Synth 8-3886] merging instance 'U0/U_3/sbus_o_null_reg[rdata][29]' (FD) to 'U0/U_3/sbus_o_null_reg[rdata][31]'
INFO: [Synth 8-3886] merging instance 'U0/U_3/sbus_o_null_reg[rdata][30]' (FD) to 'U0/U_3/sbus_o_null_reg[rdata][31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/U_3 /\sbus_o_null_reg[rdata][31] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1012.430 ; gain = 366.328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1012.430 ; gain = 366.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1012.430 ; gain = 366.328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 1029.266 ; gain = 383.164
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1034.797 ; gain = 388.695
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1034.797 ; gain = 388.695
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1034.797 ; gain = 388.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1034.797 ; gain = 388.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1034.797 ; gain = 388.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1034.797 ; gain = 388.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |   106|
|2     |LUT1   |    15|
|3     |LUT2   |    86|
|4     |LUT3   |    21|
|5     |LUT4   |    74|
|6     |LUT5   |    26|
|7     |LUT6   |   247|
|8     |FDRE   |   920|
|9     |FDSE   |     1|
+------+-------+------+

Report Instance Areas: 
+------+--------------+----------------------------+------+
|      |Instance      |Module                      |Cells |
+------+--------------+----------------------------+------+
|1     |top           |                            |  1496|
|2     |  U0          |top_axi_sbus_bridge         |  1496|
|3     |    i_S00_AXI |S00_AXI                     |   265|
|4     |    U_3       |sbus_mux5                   |   120|
|5     |    U_0       |register_array_be           |    87|
|6     |    U_2       |cnt_modulus_c               |    54|
|7     |    U_4       |cnt_modulus                 |    30|
|8     |    U_5       |cnt_modulus__parameterized1 |    47|
|9     |    U_6       |cnt_modulus__parameterized3 |    23|
|10    |    U_7       |profiler                    |   714|
+------+--------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1034.797 ; gain = 388.695
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 83 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 1034.797 ; gain = 271.348
Synthesis Optimization Complete : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1034.797 ; gain = 388.695
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 106 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1049.781 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
117 Infos, 131 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:56 ; elapsed = 00:01:00 . Memory (MB): peak = 1049.781 ; gain = 646.281
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1049.781 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.runs/system_axi_sbus_bridge_0_0_synth_1/system_axi_sbus_bridge_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_axi_sbus_bridge_0_0, cache-ID = 6f2925dd528659a8
INFO: [Coretcl 2-1174] Renamed 9 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1049.781 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/_Projekte/Alfreda/Workspace/apps/proj_zybo_awfg/proj_zybo_awfg.runs/system_axi_sbus_bridge_0_0_synth_1/system_axi_sbus_bridge_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_axi_sbus_bridge_0_0_utilization_synth.rpt -pb system_axi_sbus_bridge_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jun 21 18:07:18 2022...
