<a href='D:\Code_Projects\RequirementAnalyzer\RequirementAnalyzer.App\Output\Index.html'>Home</a><h1>SYR_SM_MCU_1_12</h1></br><li>7.10.1.1.8 SYR_SM_MCU_1_12</br></li><li>7.10.1.1.8.1 Description</br></li><li>7.10.1.1.8.1.0-1 Brief description:When microcomputer becomes Failure, transition to safe state. Specifically, Failure of the microcomputer should be output with EOUT of FCCU. If EOUT becomes valid, reset it to make the microcomputer safe from the outside of the microcomputer.
</br></li><li>7.10.1.1.8.1.0-2 Preconditions:</br></li><li>7.10.1.1.8.1.0-3 Trigger:</br></li><li>7.10.1.1.8.1.0-4 Input data:</br></li><li>7.10.1.1.8.1.0-5 Description of behaviour:</br></li><li>7.10.1.1.8.1.0-6 Timing Requirements:</br></li><li>7.10.1.1.8.1.0-7 Output data:</br></li><li>7.10.1.1.8.1.0-8 Postconditions:</br></li><li>7.10.1.1.8.1.0-9 Descriptions of exceptions:</br></li><li>7.10.1.1.8.1.0-10 Dependencies and interactions:</br></li><li>7.10.1.1.8.2 Differences to CRS</br></li><li>7.10.1.1.8.2.0-1 xxx</br></li><li>7.10.1.1.8.3 Questions and Answers</br></li><li>7.10.1.1.8.3.0-1 xxx</br></li>