transcript on
if {[file exists rtl_work]} {
	vdel -lib rtl_work -all
}
vlib rtl_work
vmap work rtl_work

vlog -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/rom/ip_core/rom {E:/FPGA/code/xSoc/chip_top/chip/rom/ip_core/rom/ip_rom_1.v}
vlog -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/memu/memu_top {E:/FPGA/code/xSoc/chip_top/chip/cpu/memu/memu_top/memu_top.v}
vlog -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top {E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v}
vlog -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/exu_top {E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/exu_top/exu_top.v}
vlog -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm {E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v}
vlog -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top {E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v}
vlog -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/bus/top {E:/FPGA/code/xSoc/chip_top/chip/bus/top/bus_top.v}
vlog -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/spm {E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v}
vlog -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/gpio {E:/FPGA/code/xSoc/chip_top/chip/gpio/gpio.v}
vlog -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/timer {E:/FPGA/code/xSoc/chip_top/chip/timer/timer.v}
vlog -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/rom {E:/FPGA/code/xSoc/chip_top/chip/rom/rom.v}
vlog -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/memu/mem_ctrl {E:/FPGA/code/xSoc/chip_top/chip/cpu/memu/mem_ctrl/mem_ctrl.v}
vlog -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/memu/mem_reg {E:/FPGA/code/xSoc/chip_top/chip/cpu/memu/mem_reg/mem_reg.v}
vlog -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/bus_if {E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/bus_if/bus_if.v}
vlog -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/if_reg {E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/if_reg/if_reg.v}
vlog -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top {E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v}
vlog -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/decoder {E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/decoder/decoder.v}
vlog -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/id_reg {E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/id_reg/id_reg.v}
vlog -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr {E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v}
vlog -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/ex_reg {E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/ex_reg/ex_reg.v}
vlog -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/alu {E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/alu/alu.v}
vlog -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_ctrl {E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_ctrl/cpu_ctrl.v}
vlog -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/bus/bus_addr_dec {E:/FPGA/code/xSoc/chip_top/chip/bus/bus_addr_dec/bus_addr_dec.v}
vlog -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/bus/bus_arbiter {E:/FPGA/code/xSoc/chip_top/chip/bus/bus_arbiter/bus_arbiter.v}
vlog -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/bus/bus_master_mux {E:/FPGA/code/xSoc/chip_top/chip/bus/bus_master_mux/bus_master_mux.v}
vlog -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/bus/bus_slave_mux {E:/FPGA/code/xSoc/chip_top/chip/bus/bus_slave_mux/bus_slave_mux.v}
vlog -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/chip_top {E:/FPGA/code/xSoc/chip_top/chip/chip_top/chip_top.v}

vlog -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/chip_top/simulation/modelsim {E:/FPGA/code/xSoc/chip_top/chip/chip_top/simulation/modelsim/chip_top_tb.vt}

vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  chip_top_tb

add wave *
view structure
view signals
run -all
