--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml maquina.twx maquina.ncd -o maquina.twr maquina.pcf

Design file:              maquina.ncd
Physical constraint file: maquina.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_PER_CLK50 = PERIOD TIMEGRP "clk50_grp" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 600 paths analyzed, 136 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.360ns.
--------------------------------------------------------------------------------

Paths for end point s_count_7 (SLICE_X19Y47.A2), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.640ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_estado_FSM_FFd3 (FF)
  Destination:          s_count_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.243ns (Levels of Logic = 2)
  Clock Path Skew:      -0.082ns (0.601 - 0.683)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: s_estado_FSM_FFd3 to s_count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y51.AMUX    Tshcko                0.576   s_led<1>
                                                       s_estado_FSM_FFd3
    SLICE_X19Y45.A3      net (fanout=5)        1.072   s_estado_FSM_FFd3
    SLICE_X19Y45.A       Tilo                  0.259   s_count<2>
                                                       Mmux_s_estado[1]_s_count[28]_wide_mux_16_OUT<0>11
    SLICE_X19Y47.A2      net (fanout=15)       0.963   Mmux_s_estado[1]_s_count[28]_wide_mux_16_OUT<0>1
    SLICE_X19Y47.CLK     Tas                   0.373   s_count<10>
                                                       Mmux_s_estado[1]_s_count[28]_wide_mux_16_OUT<7>1
                                                       s_count_7
    -------------------------------------------------  ---------------------------
    Total                                      3.243ns (1.208ns logic, 2.035ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.832ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_estado_FSM_FFd2 (FF)
  Destination:          s_count_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.051ns (Levels of Logic = 2)
  Clock Path Skew:      -0.082ns (0.601 - 0.683)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: s_estado_FSM_FFd2 to s_count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y51.AQ      Tcko                  0.525   s_led<1>
                                                       s_estado_FSM_FFd2
    SLICE_X19Y45.A5      net (fanout=6)        0.931   s_estado_FSM_FFd2
    SLICE_X19Y45.A       Tilo                  0.259   s_count<2>
                                                       Mmux_s_estado[1]_s_count[28]_wide_mux_16_OUT<0>11
    SLICE_X19Y47.A2      net (fanout=15)       0.963   Mmux_s_estado[1]_s_count[28]_wide_mux_16_OUT<0>1
    SLICE_X19Y47.CLK     Tas                   0.373   s_count<10>
                                                       Mmux_s_estado[1]_s_count[28]_wide_mux_16_OUT<7>1
                                                       s_count_7
    -------------------------------------------------  ---------------------------
    Total                                      3.051ns (1.157ns logic, 1.894ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.856ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_estado_FSM_FFd1 (FF)
  Destination:          s_count_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.027ns (Levels of Logic = 2)
  Clock Path Skew:      -0.082ns (0.601 - 0.683)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: s_estado_FSM_FFd1 to s_count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y51.BMUX    Tshcko                0.576   s_led<1>
                                                       s_estado_FSM_FFd1
    SLICE_X19Y45.A6      net (fanout=4)        0.856   s_estado_FSM_FFd1
    SLICE_X19Y45.A       Tilo                  0.259   s_count<2>
                                                       Mmux_s_estado[1]_s_count[28]_wide_mux_16_OUT<0>11
    SLICE_X19Y47.A2      net (fanout=15)       0.963   Mmux_s_estado[1]_s_count[28]_wide_mux_16_OUT<0>1
    SLICE_X19Y47.CLK     Tas                   0.373   s_count<10>
                                                       Mmux_s_estado[1]_s_count[28]_wide_mux_16_OUT<7>1
                                                       s_count_7
    -------------------------------------------------  ---------------------------
    Total                                      3.027ns (1.208ns logic, 1.819ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------

Paths for end point s_count_14 (SLICE_X19Y48.D3), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.819ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_estado_FSM_FFd3 (FF)
  Destination:          s_count_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.134ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.298 - 0.310)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: s_estado_FSM_FFd3 to s_count_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y51.AMUX    Tshcko                0.576   s_led<1>
                                                       s_estado_FSM_FFd3
    SLICE_X19Y45.A3      net (fanout=5)        1.072   s_estado_FSM_FFd3
    SLICE_X19Y45.A       Tilo                  0.259   s_count<2>
                                                       Mmux_s_estado[1]_s_count[28]_wide_mux_16_OUT<0>11
    SLICE_X19Y48.D3      net (fanout=15)       0.854   Mmux_s_estado[1]_s_count[28]_wide_mux_16_OUT<0>1
    SLICE_X19Y48.CLK     Tas                   0.373   s_count<14>
                                                       Mmux_s_estado[1]_s_count[28]_wide_mux_16_OUT<14>1
                                                       s_count_14
    -------------------------------------------------  ---------------------------
    Total                                      3.134ns (1.208ns logic, 1.926ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_estado_FSM_FFd2 (FF)
  Destination:          s_count_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.942ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.298 - 0.310)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: s_estado_FSM_FFd2 to s_count_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y51.AQ      Tcko                  0.525   s_led<1>
                                                       s_estado_FSM_FFd2
    SLICE_X19Y45.A5      net (fanout=6)        0.931   s_estado_FSM_FFd2
    SLICE_X19Y45.A       Tilo                  0.259   s_count<2>
                                                       Mmux_s_estado[1]_s_count[28]_wide_mux_16_OUT<0>11
    SLICE_X19Y48.D3      net (fanout=15)       0.854   Mmux_s_estado[1]_s_count[28]_wide_mux_16_OUT<0>1
    SLICE_X19Y48.CLK     Tas                   0.373   s_count<14>
                                                       Mmux_s_estado[1]_s_count[28]_wide_mux_16_OUT<14>1
                                                       s_count_14
    -------------------------------------------------  ---------------------------
    Total                                      2.942ns (1.157ns logic, 1.785ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_estado_FSM_FFd1 (FF)
  Destination:          s_count_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.918ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.298 - 0.310)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: s_estado_FSM_FFd1 to s_count_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y51.BMUX    Tshcko                0.576   s_led<1>
                                                       s_estado_FSM_FFd1
    SLICE_X19Y45.A6      net (fanout=4)        0.856   s_estado_FSM_FFd1
    SLICE_X19Y45.A       Tilo                  0.259   s_count<2>
                                                       Mmux_s_estado[1]_s_count[28]_wide_mux_16_OUT<0>11
    SLICE_X19Y48.D3      net (fanout=15)       0.854   Mmux_s_estado[1]_s_count[28]_wide_mux_16_OUT<0>1
    SLICE_X19Y48.CLK     Tas                   0.373   s_count<14>
                                                       Mmux_s_estado[1]_s_count[28]_wide_mux_16_OUT<14>1
                                                       s_count_14
    -------------------------------------------------  ---------------------------
    Total                                      2.918ns (1.208ns logic, 1.710ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------

Paths for end point s_count_8 (SLICE_X19Y47.B1), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.823ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_estado_FSM_FFd3 (FF)
  Destination:          s_count_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.060ns (Levels of Logic = 2)
  Clock Path Skew:      -0.082ns (0.601 - 0.683)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: s_estado_FSM_FFd3 to s_count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y51.AMUX    Tshcko                0.576   s_led<1>
                                                       s_estado_FSM_FFd3
    SLICE_X19Y45.A3      net (fanout=5)        1.072   s_estado_FSM_FFd3
    SLICE_X19Y45.A       Tilo                  0.259   s_count<2>
                                                       Mmux_s_estado[1]_s_count[28]_wide_mux_16_OUT<0>11
    SLICE_X19Y47.B1      net (fanout=15)       0.780   Mmux_s_estado[1]_s_count[28]_wide_mux_16_OUT<0>1
    SLICE_X19Y47.CLK     Tas                   0.373   s_count<10>
                                                       Mmux_s_estado[1]_s_count[28]_wide_mux_16_OUT<8>1
                                                       s_count_8
    -------------------------------------------------  ---------------------------
    Total                                      3.060ns (1.208ns logic, 1.852ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_estado_FSM_FFd2 (FF)
  Destination:          s_count_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.868ns (Levels of Logic = 2)
  Clock Path Skew:      -0.082ns (0.601 - 0.683)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: s_estado_FSM_FFd2 to s_count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y51.AQ      Tcko                  0.525   s_led<1>
                                                       s_estado_FSM_FFd2
    SLICE_X19Y45.A5      net (fanout=6)        0.931   s_estado_FSM_FFd2
    SLICE_X19Y45.A       Tilo                  0.259   s_count<2>
                                                       Mmux_s_estado[1]_s_count[28]_wide_mux_16_OUT<0>11
    SLICE_X19Y47.B1      net (fanout=15)       0.780   Mmux_s_estado[1]_s_count[28]_wide_mux_16_OUT<0>1
    SLICE_X19Y47.CLK     Tas                   0.373   s_count<10>
                                                       Mmux_s_estado[1]_s_count[28]_wide_mux_16_OUT<8>1
                                                       s_count_8
    -------------------------------------------------  ---------------------------
    Total                                      2.868ns (1.157ns logic, 1.711ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_estado_FSM_FFd1 (FF)
  Destination:          s_count_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.844ns (Levels of Logic = 2)
  Clock Path Skew:      -0.082ns (0.601 - 0.683)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: s_estado_FSM_FFd1 to s_count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y51.BMUX    Tshcko                0.576   s_led<1>
                                                       s_estado_FSM_FFd1
    SLICE_X19Y45.A6      net (fanout=4)        0.856   s_estado_FSM_FFd1
    SLICE_X19Y45.A       Tilo                  0.259   s_count<2>
                                                       Mmux_s_estado[1]_s_count[28]_wide_mux_16_OUT<0>11
    SLICE_X19Y47.B1      net (fanout=15)       0.780   Mmux_s_estado[1]_s_count[28]_wide_mux_16_OUT<0>1
    SLICE_X19Y47.CLK     Tas                   0.373   s_count<10>
                                                       Mmux_s_estado[1]_s_count[28]_wide_mux_16_OUT<8>1
                                                       s_count_8
    -------------------------------------------------  ---------------------------
    Total                                      2.844ns (1.208ns logic, 1.636ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_PER_CLK50 = PERIOD TIMEGRP "clk50_grp" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point s_count_7 (SLICE_X19Y47.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.437ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_count_7 (FF)
  Destination:          s_count_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.437ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_count_7 to s_count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y47.AQ      Tcko                  0.198   s_count<10>
                                                       s_count_7
    SLICE_X19Y47.A6      net (fanout=2)        0.024   s_count<7>
    SLICE_X19Y47.CLK     Tah         (-Th)    -0.215   s_count<10>
                                                       Mmux_s_estado[1]_s_count[28]_wide_mux_16_OUT<7>1
                                                       s_count_7
    -------------------------------------------------  ---------------------------
    Total                                      0.437ns (0.413ns logic, 0.024ns route)
                                                       (94.5% logic, 5.5% route)

--------------------------------------------------------------------------------

Paths for end point s_count_10 (SLICE_X19Y47.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_count_10 (FF)
  Destination:          s_count_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_count_10 to s_count_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y47.DQ      Tcko                  0.198   s_count<10>
                                                       s_count_10
    SLICE_X19Y47.D6      net (fanout=2)        0.025   s_count<10>
    SLICE_X19Y47.CLK     Tah         (-Th)    -0.215   s_count<10>
                                                       Mmux_s_estado[1]_s_count[28]_wide_mux_16_OUT<10>1
                                                       s_count_10
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.413ns logic, 0.025ns route)
                                                       (94.3% logic, 5.7% route)

--------------------------------------------------------------------------------

Paths for end point s_count_17 (SLICE_X19Y49.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_count_17 (FF)
  Destination:          s_count_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_count_17 to s_count_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y49.DQ      Tcko                  0.198   s_count<17>
                                                       s_count_17
    SLICE_X19Y49.D6      net (fanout=2)        0.025   s_count<17>
    SLICE_X19Y49.CLK     Tah         (-Th)    -0.215   s_count<17>
                                                       Mmux_s_estado[1]_s_count[28]_wide_mux_16_OUT<17>1
                                                       s_count_17
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.413ns logic, 0.025ns route)
                                                       (94.3% logic, 5.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PER_CLK50 = PERIOD TIMEGRP "clk50_grp" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y7.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: s_led<1>/CLK
  Logical resource: s_estado_FSM_FFd3/CK
  Location pin: SLICE_X16Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: s_led<1>/CLK
  Logical resource: s_estado_FSM_FFd2/CK
  Location pin: SLICE_X16Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.360|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 600 paths, 0 nets, and 185 connections

Design statistics:
   Minimum period:   3.360ns{1}   (Maximum frequency: 297.619MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Nov 06 11:40:59 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 162 MB



