Generated by Fabric Compiler ( version 2022.2-SP6.4 <build 146967> ) at Fri Aug 15 16:44:15 2025

Timing Constraint:
NULL


Inferred clocks commands :
-------------------------------------------------------
create_clock -period {1000} -waveform {0 500} -name {top_dds|sys_clk} [get_ports {sys_clk}] -add
set_clock_groups -name {Inferred_clock_group_0} -asynchronous -group [get_clocks {top_dds|sys_clk}]


Logical Constraint:
+----------------------------------------------------------------------------------------------+
| Object                                          | Attribute                     | Value     
+----------------------------------------------------------------------------------------------+
| i:u_CORES/u_jtag_hub/N3                         | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/N17_5                      | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/N17_7                      | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/N17_9                      | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/N99_23                     | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/N140_4                     | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/N178_0                     | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/N180                       | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/_N237_1_inv                | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/cs.conf_sel[0]             | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/d_ctrl.data_ctrl           | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/id.id_o[0]                 | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/id.id_o[1]                 | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/id.id_o[2]                 | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/id.id_o[3]                 | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/id.id_o[4]                 | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[0]         | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[1]         | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[2]         | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[3]         | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[4]         | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[5]         | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[6]         | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[7]         | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[8:0]_0     | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[8:0]_3     | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[8:0]_6     | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[8:0]_8     | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[8]         | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shift                      | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shift_dr_d                 | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| n:u_CORES/drck_o                                | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
+----------------------------------------------------------------------------------------------+

IO Constraint :
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| I/O NAME        | I/O DIRECTION     | LOC      | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | OFF_CHIP_TERMINATION     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_MODE_VALUE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | IN_DELAY     | OUT_DELAY     | IPT     | CAL_MODE     | DDR_RES     | CP_DIFFOUT_DYN_EN     | CP_DIFFIN_DYN_EN     | DIFFOUT_EN0     | DIFFOUT_EN1     | IN_MAG     | HYS     | DYN_TERM     | TX_VCM_0     | TX_VCM_1     | IO_REGISTER     | VIRTUAL_IO     
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| dac_clk         | output            | AB24     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| dac_data[0]     | output            | AC26     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| dac_data[1]     | output            | U22      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| dac_data[2]     | output            | Y26      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| dac_data[3]     | output            | AB26     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| dac_data[4]     | output            | AB25     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| dac_data[5]     | output            | W25      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| dac_data[6]     | output            | AC24     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| dac_data[7]     | output            | AA24     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| sys_clk         | input             | D18      | 3.3       | LVCMOS15       |           | PULLUP         |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| sys_rst_n       | input             | C22      | 3.3       | LVCMOS33       |           | PULLUP         |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
Clock Signal:
+----------------------------------------------------------------------------------------------------------+
| Driver_Pin_Name     | Clk_Source_Inst                | Clk_Inst_Name     | Net_Name        | Fanout     
+----------------------------------------------------------------------------------------------------------+
| O                   | sys_clk_ibuf                   | clkbufg_3         | ntclkbufg_0     | 447        
| TCK_USER            | u_CORES/u_GTP_SCANCHAIN_PG     | clkbufg_4         | ntclkbufg_1     | 164        
+----------------------------------------------------------------------------------------------------------+


Reset Signal:
+-----------------------------------------------------------------------------------------------------------------+
| Net_Name                                        | Rst_Source_Inst                                 | Fanout     
+-----------------------------------------------------------------------------------------------------------------+
| dds_inst/N44                                    | dds_inst/N44                                    | 57         
| u_CORES/u_debug_core_0/N1                       | u_CORES/u_debug_core_0/N1                       | 398        
| u_CORES/u_jtag_hub/N3                           | u_CORES/u_jtag_hub/N3                           | 1          
| _$$_GND_$$_                                     | _$$_GND_$$_                                     | 14         
| u_CORES/u_debug_core_0/u_hub_data_decode/N0     | u_CORES/u_debug_core_0/u_hub_data_decode/N0     | 68         
| u_CORES/u_debug_core_0/u_rd_addr_gen/N52        | u_CORES/u_debug_core_0/u_rd_addr_gen/N52        | 2          
+-----------------------------------------------------------------------------------------------------------------+


CE Signal:
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
| Net_Name                                                           | CE_Source_Inst                                                         | Fanout     
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_CORES/update_wire                                                | u_CORES/u_GTP_SCANCHAIN_PG                                             | 1          
| u_CORES/u_jtag_hub/N178                                            | u_CORES/u_jtag_hub/N178_0                                              | 9          
| u_CORES/u_debug_core_0/u0_trig_unit/N1580                          | u_CORES/u_debug_core_0/u0_trig_unit/N1581[66]                          | 67         
| _$$_VCC_$$_                                                        | _$$_VCC_$$_                                                            | 10         
| u_CORES/u_debug_core_0/u_Storage_Condition/N449                    | u_CORES/u_debug_core_0/u_Storage_Condition/N445                        | 13         
| u_CORES/u_debug_core_0/u_Storage_Condition/N453                    | u_CORES/u_debug_core_0/u_Storage_Condition/N453                        | 17         
| u_CORES/u_debug_core_0/u_Storage_Condition/N465                    | u_CORES/u_debug_core_0/u_Storage_Condition/N465_3                      | 13         
| u_CORES/u_debug_core_0/u_Storage_Condition/N457                    | u_CORES/u_debug_core_0/u_Storage_Condition/N457                        | 12         
| u_CORES/u_debug_core_0/u_Trigger_Condition/N147                    | u_CORES/u_debug_core_0/u_Trigger_Condition/N147                        | 3          
| u_CORES/u_debug_core_0/u_hub_data_decode/N368                      | u_CORES/u_debug_core_0/u_hub_data_decode/N368                          | 5          
| u_CORES/conf_sel [0]                                               | u_CORES/u_jtag_hub/cs.conf_sel[0]                                      | 5          
| u_CORES/u_debug_core_0/u_rd_addr_gen/N490                          | u_CORES/u_debug_core_0/u_rd_addr_gen/N490_5                            | 12         
| u_CORES/u_debug_core_0/u_rd_addr_gen/N498                          | u_CORES/u_debug_core_0/u_rd_addr_gen/N498                              | 13         
| _$$_GND_$$_                                                        | _$$_GND_$$_                                                            | 12         
| u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N510            | u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N510_inv            | 7          
| u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N333     | u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N333_inv     | 5          
| u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/N182     | u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N93          | 2          
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


Other High Fanout Signal:
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Net_Name                                                                  | Driver                                                                   | Fanout     
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ntclkbufg_0                                                               | clkbufg_3                                                                | 447        
| u_CORES/u_debug_core_0/N1                                                 | u_CORES/u_debug_core_0/N1                                                | 398        
| ntclkbufg_1                                                               | clkbufg_4                                                                | 164        
| u_CORES/u_debug_core_0/u_hub_data_decode/N0                               | u_CORES/u_debug_core_0/u_hub_data_decode/N0                              | 68         
| u_CORES/u_debug_core_0/u0_trig_unit/N1580                                 | u_CORES/u_debug_core_0/u0_trig_unit/N1581[66]                            | 67         
| dds_inst/N44                                                              | dds_inst/N44                                                             | 57         
| u_CORES/u_debug_core_0/data_start_d1                                      | u_CORES/u_debug_core_0/data_start_d1                                     | 55         
| u_CORES/u_debug_core_0/conf_rst                                           | u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst                 | 53         
| u_CORES/u_debug_core_0/u_rd_addr_gen/counter [2]                          | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[2]              | 29         
| u_CORES/u_debug_core_0/rst_trig [1]                                       | u_CORES/u_debug_core_0/rst_trig[1]                                       | 29         
| u_CORES/u_debug_core_0/u_rd_addr_gen/counter [0]                          | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[0]              | 29         
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [15]                  | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[15]                  | 24         
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [16]                  | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[16]                  | 23         
| u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [1]            | u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[1]            | 23         
| u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [0]            | u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[0]            | 21         
| u_CORES/u_debug_core_0/u_rd_addr_gen/counter [1]                          | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[1]              | 21         
| u_CORES/u_debug_core_0/u_Storage_Condition/N453                           | u_CORES/u_debug_core_0/u_Storage_Condition/N453                          | 17         
| u_CORES/u_debug_core_0/u_Storage_Condition/N445                           | u_CORES/u_debug_core_0/u_Storage_Condition/N445                          | 15         
| u_CORES/u_debug_core_0/u_rd_addr_gen/N498                                 | u_CORES/u_debug_core_0/u_rd_addr_gen/N498                                | 13         
| u_CORES/u_debug_core_0/u_Storage_Condition/N449                           | u_CORES/u_debug_core_0/u_Storage_Condition/N445                          | 13         
| u_CORES/u_debug_core_0/u_Storage_Condition/_N400                          | u_CORES/u_debug_core_0/u_Storage_Condition/N466_13                       | 13         
| u_CORES/u_debug_core_0/u_Storage_Condition/N465                           | u_CORES/u_debug_core_0/u_Storage_Condition/N465_3                        | 13         
| u_CORES/u_debug_core_0/u_Storage_Condition/N457                           | u_CORES/u_debug_core_0/u_Storage_Condition/N457                          | 12         
| u_CORES/u_debug_core_0/u_rd_addr_gen/_N1870                               | u_CORES/u_debug_core_0/u_rd_addr_gen/N490_1                              | 12         
| u_CORES/u_debug_core_0/u_rd_addr_gen/N490                                 | u_CORES/u_debug_core_0/u_rd_addr_gen/N490_5                              | 12         
| u_CORES/u_debug_core_0/u_rd_addr_gen/counter [3]                          | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[3]              | 11         
| u_CORES/capt_o                                                            | u_CORES/u_GTP_SCANCHAIN_PG                                               | 11         
| u_CORES/u_debug_core_0/conf_sel_o                                         | u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini         | 10         
| dds_inst/rom_addr [9]                                                     | dds_inst/rom_addr[9]                                                     | 10         
| dds_inst/rom_addr [10]                                                    | dds_inst/rom_addr[10]                                                    | 10         
| dds_inst/rom_addr [11]                                                    | dds_inst/rom_addr[11]                                                    | 10         
| dds_inst/rom_addr [7]                                                     | dds_inst/rom_addr[7]                                                     | 10         
| dds_inst/rom_addr [6]                                                     | dds_inst/rom_addr[6]                                                     | 10         
| dds_inst/rom_addr [5]                                                     | dds_inst/rom_addr[5]                                                     | 10         
| dds_inst/rom_addr [8]                                                     | dds_inst/rom_addr[8]                                                     | 10         
| dds_inst/rom_addr [4]                                                     | dds_inst/rom_addr[4]                                                     | 10         
| dds_inst/rom_addr [3]                                                     | dds_inst/rom_addr[3]                                                     | 10         
| dds_inst/rom_addr [2]                                                     | dds_inst/rom_addr[2]                                                     | 10         
| dds_inst/rom_addr [1]                                                     | dds_inst/rom_addr[1]                                                     | 10         
| dds_inst/rom_addr [0]                                                     | dds_inst/rom_addr[0]                                                     | 10         
| dds_inst/rom_addr [13]                                                    | dds_inst/rom_addr[13]                                                    | 10         
| u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [4]            | u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[4]            | 10         
| u_CORES/u_debug_core_0/u_rd_addr_gen/_N1859                               | u_CORES/u_debug_core_0/u_rd_addr_gen/N143_4                              | 10         
| u_CORES/u_debug_core_0/conf_id_o [0]                                      | u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]            | 9          
| u_CORES/u_debug_core_0/conf_id_o [2]                                      | u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]            | 9          
| u_CORES/u_debug_core_0/conf_id_o [1]                                      | u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]            | 9          
| u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt [1]     | u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]     | 9          
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [13]                  | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[13]                  | 9          
| u_CORES/u_jtag_hub/N178                                                   | u_CORES/u_jtag_hub/N178_0                                                | 9          
| u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt [2]     | u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[2]     | 9          
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [14]                  | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[14]                  | 9          
| u_CORES/u_debug_core_0/conf_id_o [4]                                      | u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]            | 9          
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [12]                  | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[12]                  | 8          
| u_CORES/u_debug_core_0/u_rd_addr_gen/counter [5]                          | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]              | 8          
| u_CORES/u_debug_core_0/u_rd_addr_gen/_N1909                               | u_CORES/u_debug_core_0/u_rd_addr_gen/N149_2                              | 8          
| u_CORES/u_debug_core_0/conf_id_o [3]                                      | u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]            | 8          
| u_CORES/u_debug_core_0/u_rd_addr_gen/counter [6]                          | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[6]              | 8          
| u_CORES/u_debug_core_0/u_rd_addr_gen/counter [4]                          | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[4]              | 8          
| u_CORES/u_debug_core_0/u_rd_addr_gen/N501                                 | u_CORES/u_debug_core_0/u_rd_addr_gen/N501                                | 7          
| u_CORES/u_debug_core_0/u_rd_addr_gen/rst_conf_d2                          | u_CORES/u_debug_core_0/u_rd_addr_gen/rst_conf_d2                         | 7          
| u_CORES/u_jtag_hub/data_ctrl                                              | u_CORES/u_jtag_hub/d_ctrl.data_ctrl                                      | 7          
| u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N510                   | u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N510_inv              | 7          
| u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt [0]     | u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]     | 7          
| u_CORES/conf_sel [0]                                                      | u_CORES/u_jtag_hub/cs.conf_sel[0]                                        | 6          
| u_CORES/u_jtag_hub/N180                                                   | u_CORES/u_jtag_hub/N180                                                  | 6          
| u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [0]              | u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[0]              | 6          
| u_CORES/u_debug_core_0/u_rd_addr_gen/_N150                                | u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_2                           | 6          
| u_CORES/shift_d                                                           | u_CORES/u_jtag_hub/shift_dr_d                                            | 6          
| u_CORES/u_debug_core_0/conf_reg_rbo [4]                                   | u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[4]                  | 6          
| u_CORES/u_debug_core_0/u_rd_addr_gen/_N1908                               | u_CORES/u_debug_core_0/u_rd_addr_gen/N149_1                              | 6          
| u_CORES/u_debug_core_0/u_rd_addr_gen/counter [7]                          | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]              | 6          
| u_CORES/u_debug_core_0/ram_radr [0]                                       | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]         | 6          
| u_CORES/shift_wire                                                        | u_CORES/u_GTP_SCANCHAIN_PG                                               | 6          
| u_CORES/u_debug_core_0/conf_reg_rbo [1]                                   | u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[1]                  | 5          
| u_CORES/u_debug_core_0/conf_reg_rbo [2]                                   | u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[2]                  | 5          
| u_CORES/u_debug_core_0/conf_reg_rbo [3]                                   | u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[3]                  | 5          
| u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [11]             | u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[11]             | 5          
| u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N333            | u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N333_inv       | 5          
| u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N93             | u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N93            | 5          
| u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [1]              | u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[1]              | 5          
| u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [2]            | u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[2]            | 5          
| u_CORES/u_debug_core_0/u_hub_data_decode/N258                             | u_CORES/u_debug_core_0/u_hub_data_decode/N257                            | 5          
| u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt [3]     | u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[3]     | 5          
| u_CORES/u_debug_core_0/u_hub_data_decode/N368                             | u_CORES/u_debug_core_0/u_hub_data_decode/N368                            | 5          
| u_CORES/u_debug_core_0/_N1900                                             | u_CORES/u_debug_core_0/u_hub_data_decode/N11_1                           | 5          
| u_CORES/u_debug_core_0/ram_radr [1]                                       | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[1]         | 5          
| u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [3]            | u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[3]            | 5          
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [11]                  | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[11]                  | 5          
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [10]                  | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[10]                  | 5          
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [9]                   | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[9]                   | 5          
| u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [0]                | u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[0]                | 5          
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [7]                   | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[7]                   | 5          
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [6]                   | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[6]                   | 5          
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [5]                   | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[5]                   | 5          
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [4]                   | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[4]                   | 5          
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [3]                   | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[3]                   | 5          
| u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [1]                | u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[1]                | 5          
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [0]                   | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[0]                   | 5          
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [1]                   | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[1]                   | 4          
| u_CORES/u_debug_core_0/conf_rden [0]                                      | u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[0]                    | 4          
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Converting tech operator to gate operator.
Processing gate operator.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 240           | 0                  
| FF                    | 613      | 133200        | 1                  
| LUT                   | 401      | 66600         | 1                  
| Distributed RAM       | 0        | 19900         | 0                  
| DRM                   | 7        | 155           | 5                  
| IO                    | 11       | 300           | 4                  
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 1        | 1             | 100                
| USCM                  | 2        | 32            | 7                  
| CCS                   | 1        | 1             | 100                
| ADC                   | 0        | 1             | 0                  
| DDR_PHY               | 0        | 24            | 0                  
| HSSTLP                | 0        | 2             | 0                  
| GPLL                  | 0        | 6             | 0                  
| PPLL                  | 0        | 6             | 0                  
| DDRPHY_CPD            | 0        | 12            | 0                  
| HCKB                  | 0        | 96            | 0                  
| IOCKB                 | 0        | 24            | 0                  
| MRCKB                 | 0        | 12            | 0                  
| PCIE                  | 0        | 1             | 0                  
| DDRPHY_IOCLK_DIV      | 0        | 6             | 0                  
| ANALOG                | 0        | 1             | 0                  
| TSERDES               | 0        | 48            | 0                  
| KEYRAM                | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Virtual IO Port Info:
NULL
Device mapping done.
Total device mapping takes 0.05 sec.


Inputs and Outputs :
+-------------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                             
+-------------------------------------------------------------------------------------------------------------------------------------+
| Input      | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/18_dds/pds_prj/synthesize/top_dds_syn.adf     
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/18_dds/pds_prj/synthesize/top_dds_syn.fic     
| Output     | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/18_dds/pds_prj/device_map/top_dds_map.adf     
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/18_dds/pds_prj/device_map/top_dds_dmr.prt     
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/18_dds/pds_prj/device_map/top_dds.dmr         
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/18_dds/pds_prj/device_map/dmr.db              
+-------------------------------------------------------------------------------------------------------------------------------------+


Flow Command: dev_map 
Peak memory: 343 MB
Total CPU time to dev_map completion : 0h:0m:6s
Process Total CPU time to dev_map completion : 0h:0m:6s
Total real time to dev_map completion : 0h:0m:29s
