

================================================================
== Vitis HLS Report for 'runTestAfterInit_Block_entry79_proc'
================================================================
* Date:           Wed Oct  5 22:50:35 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        detector_solid
* Solution:       solution2 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  18.00 ns|  5.956 ns|     4.86 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  18.000 ns|  18.000 ns|    1|    1|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     50|    -|
|Register         |        -|    -|      31|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      31|     52|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_NS_fsm    |  14|          3|    1|          3|
    |ap_done      |   9|          2|    1|          2|
    |ap_return_0  |   9|          2|    8|         16|
    |ap_return_1  |   9|          2|    6|         12|
    |ap_return_2  |   9|          2|    8|         16|
    +-------------+----+-----------+-----+-----------+
    |Total        |  50|         11|   24|         49|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+---+----+-----+-----------+
    |        Name        | FF| LUT| Bits| Const Bits|
    +--------------------+---+----+-----+-----------+
    |ap_CS_fsm           |  2|   0|    2|          0|
    |ap_done_reg         |  1|   0|    1|          0|
    |ap_return_0_preg    |  8|   0|    8|          0|
    |ap_return_1_preg    |  6|   0|    6|          0|
    |ap_return_2_preg    |  8|   0|    8|          0|
    |trunc_ln576_reg_59  |  6|   0|    6|          0|
    +--------------------+---+----+-----+-----------+
    |Total               | 31|   0|   31|          0|
    +--------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+----------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  runTestAfterInit_Block_entry79_proc|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  runTestAfterInit_Block_entry79_proc|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  runTestAfterInit_Block_entry79_proc|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  runTestAfterInit_Block_entry79_proc|  return value|
|ap_continue           |   in|    1|  ap_ctrl_hs|  runTestAfterInit_Block_entry79_proc|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  runTestAfterInit_Block_entry79_proc|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  runTestAfterInit_Block_entry79_proc|  return value|
|ap_return_0           |  out|    8|  ap_ctrl_hs|  runTestAfterInit_Block_entry79_proc|  return value|
|ap_return_1           |  out|    6|  ap_ctrl_hs|  runTestAfterInit_Block_entry79_proc|  return value|
|ap_return_2           |  out|    8|  ap_ctrl_hs|  runTestAfterInit_Block_entry79_proc|  return value|
|p_read                |   in|    8|     ap_none|                               p_read|        scalar|
|n_regions_V_address0  |  out|    6|   ap_memory|                          n_regions_V|         array|
|n_regions_V_ce0       |  out|    1|   ap_memory|                          n_regions_V|         array|
|n_regions_V_q0        |   in|    8|   ap_memory|                          n_regions_V|         array|
+----------------------+-----+-----+------------+-------------------------------------+--------------+

