// Seed: 3865845333
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    module_0,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output wire id_15;
  output wire id_14;
  input wire id_13;
  output wire id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  assign module_1.id_3 = 0;
  input wire id_2;
  inout wire id_1;
  wire id_16;
  assign id_4 = id_1;
endmodule
module module_1 #(
    parameter id_2 = 32'd13,
    parameter id_3 = 32'd86,
    parameter id_4 = 32'd99
) (
    input wand id_0,
    input wand id_1,
    input uwire _id_2,
    input tri _id_3,
    input supply1 _id_4,
    output supply0 id_5
);
  logic [id_4  *  -1  +  id_2 : id_3] id_7;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7
  );
endmodule
