;-----------------------------------------------------------------------------
; main.s
; Copyright (C) 2020 Frank van den Hoef
;-----------------------------------------------------------------------------

	.include "lib.inc"
	.include "text_display.inc"
	.include "fat32.inc"
	.include "text_input.inc"
	.include "cli.inc"
	.include "ps2.inc"
	.include "vera.inc"

;-----------------------------------------------------------------------------
; Variables
;-----------------------------------------------------------------------------
	.rodata
	.bss
	.zeropage

	.segment "VECTORS"
	.word nmi_entry
	.word reset_entry
	.word irq_entry

	.bss
	.code

irq_entry: rti

;-----------------------------------------------------------------------------
; main
;-----------------------------------------------------------------------------
.proc main
	; Init text display
	jsr text_display_init

	; Print start message
	print_str str_message

	; Start command line interface
	jsr cli_start
	rts

str_message:
	.byte 10,"** Frank's X16 OS **",10,10, 0
.endproc

;-----------------------------------------------------------------------------
; Entry point
;-----------------------------------------------------------------------------
	.import __BSS_LOAD__
	.import __BSS_SIZE__

.proc reset_entry
	; Disable IRQs
	sei	
	stz VIA1_IER
	stz VIA2_IER
	lda #$FF
	sta VIA2_IFR

	; Clear decimal mode
	cld

	; Clear BSS
	set16_val DST_PTR, $200
	set16_val SRC_PTR, $800
:	lda #0
	sta (DST_PTR)
	inc16 DST_PTR
	cmp16 DST_PTR, SRC_PTR, :-

	;---------------------------------------------------------------------
	; Init VIAs
	;---------------------------------------------------------------------

	; VIA1 port A: RAM bank
	stz VIA1_ORA	; RAM bank to 0
	lda $FF		; All output
	sta VIA1_DDRA

	; VIA1 port B: ROM bank (+ IEC port)
	stz VIA2_ORB	; ROM bank to 0
	lda $07		; ROM bank bits to output
	sta VIA2_DDRB

	; VIA2 port A: PS/2 (+ NES ports)
	stz VIA2_DDRA

	; VIA2 port B: user port
	stz VIA2_DDRB

	; Configure NMI for PS/2 clock
	stz VIA2_PCR
	lda #$82
	sta VIA2_IER


	; Wait for VERA to be ready
vera_wait_ready:
	lda #42
	sta VERA_ADDR_L
	lda VERA_ADDR_L
	cmp #42
	bne vera_wait_ready

	; Init display
	lda #1
	sta vera_output_mode
	jsr vera_reset_settings

	; Call main
	jsr main
loop:	bra loop
.endproc
