Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon May 12 01:47:59 2025
| Host         : fpgalab215 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.452       -0.902                      3                  656        0.060        0.000                      0                  656        3.750        0.000                       0                   258  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.452       -0.902                      3                  656        0.060        0.000                      0                  656        3.750        0.000                       0                   258  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            3  Failing Endpoints,  Worst Slack       -0.452ns,  Total Violation       -0.902ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.452ns  (required time - arrival time)
  Source:                 print_data_service/item_iter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            print_data_service/item_iter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.321ns  (logic 5.053ns (48.960%)  route 5.268ns (51.040%))
  Logic Levels:           14  (CARRY4=7 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.716     5.319    print_data_service/clk_i_IBUF_BUFG
    SLICE_X5Y66          FDRE                                         r  print_data_service/item_iter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  print_data_service/item_iter_reg[3]/Q
                         net (fo=16, routed)          0.854     6.629    print_data_service/item_iter[3]
    SLICE_X7Y67          LUT6 (Prop_lut6_I1_O)        0.124     6.753 f  print_data_service/i___4_carry_i_10/O
                         net (fo=6, routed)           0.173     6.926    print_data_service/i___4_carry_i_10_n_0
    SLICE_X7Y67          LUT5 (Prop_lut5_I0_O)        0.124     7.050 r  print_data_service/i___4_carry_i_1/O
                         net (fo=7, routed)           0.191     7.241    print_data_service/i___4_carry_i_1_n_0
    SLICE_X7Y67          LUT6 (Prop_lut6_I0_O)        0.124     7.365 r  print_data_service/i___4_carry_i_9/O
                         net (fo=1, routed)           0.626     7.992    print_data_service/i___4_carry_i_9_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.648 r  print_data_service/_inferred__7/i___4_carry/CO[3]
                         net (fo=1, routed)           0.000     8.648    print_data_service/_inferred__7/i___4_carry_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.805 r  print_data_service/_inferred__7/i___4_carry__0/CO[1]
                         net (fo=9, routed)           0.669     9.473    print_data_service/_inferred__7/i___4_carry__0_n_2
    SLICE_X4Y68          LUT5 (Prop_lut5_I0_O)        0.329     9.802 r  print_data_service/item_iter[0]_i_30/O
                         net (fo=1, routed)           0.000     9.802    print_data_service/item_iter[0]_i_30_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.352 r  print_data_service/item_iter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.352    print_data_service/item_iter_reg[0]_i_16_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.580 r  print_data_service/item_iter_reg[0]_i_15/CO[2]
                         net (fo=9, routed)           0.662    11.243    print_data_service/CO[0]
    SLICE_X7Y70          LUT4 (Prop_lut4_I0_O)        0.313    11.556 r  print_data_service/item_iter[0]_i_23/O
                         net (fo=1, routed)           0.000    11.556    print_data_service/item_iter[0]_i_23_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.106 r  print_data_service/item_iter_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.106    print_data_service/item_iter_reg[0]_i_7_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.334 r  print_data_service/item_iter_reg[0]_i_6/CO[2]
                         net (fo=9, routed)           0.556    12.889    print_data_service/print_frame_size_reg[4]_0[0]
    SLICE_X5Y69          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.787    13.676 r  print_data_service/item_iter_reg[0]_i_4/O[1]
                         net (fo=5, routed)           0.697    14.373    print_data_service/item_iter_reg[0]_i_4_n_6
    SLICE_X3Y69          LUT4 (Prop_lut4_I3_O)        0.303    14.676 r  print_data_service/item_iter[2]_i_2/O
                         net (fo=1, routed)           0.433    15.109    print_data_service/item_iter[2]_i_2_n_0
    SLICE_X3Y69          LUT5 (Prop_lut5_I3_O)        0.124    15.233 r  print_data_service/item_iter[2]_i_1/O
                         net (fo=1, routed)           0.406    15.639    print_data_service/item_iter[2]_i_1_n_0
    SLICE_X5Y68          FDRE                                         r  print_data_service/item_iter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.593    15.016    print_data_service/clk_i_IBUF_BUFG
    SLICE_X5Y68          FDRE                                         r  print_data_service/item_iter_reg[2]/C
                         clock pessimism              0.276    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X5Y68          FDRE (Setup_fdre_C_D)       -0.069    15.187    print_data_service/item_iter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.187    
                         arrival time                         -15.639    
  -------------------------------------------------------------------
                         slack                                 -0.452    

Slack (VIOLATED) :        -0.342ns  (required time - arrival time)
  Source:                 print_data_service/item_iter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            print_data_service/item_iter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.341ns  (logic 5.278ns (51.039%)  route 5.063ns (48.961%))
  Logic Levels:           16  (CARRY4=7 LUT3=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.713     5.316    print_data_service/clk_i_IBUF_BUFG
    SLICE_X5Y68          FDRE                                         r  print_data_service/item_iter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  print_data_service/item_iter_reg[2]/Q
                         net (fo=17, routed)          0.869     6.641    print_data_service/item_iter[2]
    SLICE_X7Y67          LUT6 (Prop_lut6_I2_O)        0.124     6.765 f  print_data_service/i___4_carry_i_10/O
                         net (fo=6, routed)           0.173     6.938    print_data_service/i___4_carry_i_10_n_0
    SLICE_X7Y67          LUT5 (Prop_lut5_I0_O)        0.124     7.062 r  print_data_service/i___4_carry_i_1/O
                         net (fo=7, routed)           0.191     7.253    print_data_service/i___4_carry_i_1_n_0
    SLICE_X7Y67          LUT6 (Prop_lut6_I0_O)        0.124     7.377 r  print_data_service/i___4_carry_i_9/O
                         net (fo=1, routed)           0.626     8.003    print_data_service/i___4_carry_i_9_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.659 r  print_data_service/_inferred__7/i___4_carry/CO[3]
                         net (fo=1, routed)           0.000     8.659    print_data_service/_inferred__7/i___4_carry_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.816 r  print_data_service/_inferred__7/i___4_carry__0/CO[1]
                         net (fo=9, routed)           0.669     9.485    print_data_service/_inferred__7/i___4_carry__0_n_2
    SLICE_X4Y68          LUT5 (Prop_lut5_I0_O)        0.329     9.814 r  print_data_service/item_iter[0]_i_30/O
                         net (fo=1, routed)           0.000     9.814    print_data_service/item_iter[0]_i_30_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.364 r  print_data_service/item_iter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.364    print_data_service/item_iter_reg[0]_i_16_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.592 r  print_data_service/item_iter_reg[0]_i_15/CO[2]
                         net (fo=9, routed)           0.662    11.255    print_data_service/CO[0]
    SLICE_X7Y70          LUT4 (Prop_lut4_I0_O)        0.313    11.568 r  print_data_service/item_iter[0]_i_23/O
                         net (fo=1, routed)           0.000    11.568    print_data_service/item_iter[0]_i_23_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.118 r  print_data_service/item_iter_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.118    print_data_service/item_iter_reg[0]_i_7_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.346 r  print_data_service/item_iter_reg[0]_i_6/CO[2]
                         net (fo=9, routed)           0.631    12.976    print_data_service/print_frame_size_reg[4]_0[0]
    SLICE_X5Y69          LUT3 (Prop_lut3_I0_O)        0.313    13.289 r  print_data_service/item_iter[0]_i_11/O
                         net (fo=1, routed)           0.000    13.289    print_data_service/item_iter[0]_i_11_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.869 f  print_data_service/item_iter_reg[0]_i_4/O[2]
                         net (fo=4, routed)           0.484    14.353    print_data_service/item_iter_reg[0]_i_4_n_5
    SLICE_X2Y69          LUT6 (Prop_lut6_I4_O)        0.302    14.655 r  print_data_service/item_iter[4]_i_3/O
                         net (fo=1, routed)           0.495    15.150    print_data_service/item_iter[4]_i_3_n_0
    SLICE_X3Y69          LUT6 (Prop_lut6_I0_O)        0.124    15.274 r  print_data_service/item_iter[4]_i_2/O
                         net (fo=1, routed)           0.263    15.537    print_data_service/item_iter[4]_i_2_n_0
    SLICE_X3Y69          LUT5 (Prop_lut5_I1_O)        0.120    15.657 r  print_data_service/item_iter[4]_i_1/O
                         net (fo=1, routed)           0.000    15.657    print_data_service/item_iter[4]_i_1_n_0
    SLICE_X3Y69          FDRE                                         r  print_data_service/item_iter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.594    15.017    print_data_service/clk_i_IBUF_BUFG
    SLICE_X3Y69          FDRE                                         r  print_data_service/item_iter_reg[4]/C
                         clock pessimism              0.259    15.276    
                         clock uncertainty           -0.035    15.240    
    SLICE_X3Y69          FDRE (Setup_fdre_C_D)        0.075    15.315    print_data_service/item_iter_reg[4]
  -------------------------------------------------------------------
                         required time                         15.315    
                         arrival time                         -15.657    
  -------------------------------------------------------------------
                         slack                                 -0.342    

Slack (VIOLATED) :        -0.108ns  (required time - arrival time)
  Source:                 print_data_service/item_iter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            print_data_service/item_iter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.083ns  (logic 5.158ns (51.158%)  route 4.925ns (48.842%))
  Logic Levels:           15  (CARRY4=7 LUT3=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.713     5.316    print_data_service/clk_i_IBUF_BUFG
    SLICE_X5Y68          FDRE                                         r  print_data_service/item_iter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  print_data_service/item_iter_reg[2]/Q
                         net (fo=17, routed)          0.869     6.641    print_data_service/item_iter[2]
    SLICE_X7Y67          LUT6 (Prop_lut6_I2_O)        0.124     6.765 f  print_data_service/i___4_carry_i_10/O
                         net (fo=6, routed)           0.173     6.938    print_data_service/i___4_carry_i_10_n_0
    SLICE_X7Y67          LUT5 (Prop_lut5_I0_O)        0.124     7.062 r  print_data_service/i___4_carry_i_1/O
                         net (fo=7, routed)           0.191     7.253    print_data_service/i___4_carry_i_1_n_0
    SLICE_X7Y67          LUT6 (Prop_lut6_I0_O)        0.124     7.377 r  print_data_service/i___4_carry_i_9/O
                         net (fo=1, routed)           0.626     8.003    print_data_service/i___4_carry_i_9_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.659 r  print_data_service/_inferred__7/i___4_carry/CO[3]
                         net (fo=1, routed)           0.000     8.659    print_data_service/_inferred__7/i___4_carry_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.816 r  print_data_service/_inferred__7/i___4_carry__0/CO[1]
                         net (fo=9, routed)           0.669     9.485    print_data_service/_inferred__7/i___4_carry__0_n_2
    SLICE_X4Y68          LUT5 (Prop_lut5_I0_O)        0.329     9.814 r  print_data_service/item_iter[0]_i_30/O
                         net (fo=1, routed)           0.000     9.814    print_data_service/item_iter[0]_i_30_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.364 r  print_data_service/item_iter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.364    print_data_service/item_iter_reg[0]_i_16_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.592 r  print_data_service/item_iter_reg[0]_i_15/CO[2]
                         net (fo=9, routed)           0.662    11.255    print_data_service/CO[0]
    SLICE_X7Y70          LUT4 (Prop_lut4_I0_O)        0.313    11.568 r  print_data_service/item_iter[0]_i_23/O
                         net (fo=1, routed)           0.000    11.568    print_data_service/item_iter[0]_i_23_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.118 r  print_data_service/item_iter_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.118    print_data_service/item_iter_reg[0]_i_7_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.346 r  print_data_service/item_iter_reg[0]_i_6/CO[2]
                         net (fo=9, routed)           0.631    12.976    print_data_service/print_frame_size_reg[4]_0[0]
    SLICE_X5Y69          LUT3 (Prop_lut3_I0_O)        0.313    13.289 r  print_data_service/item_iter[0]_i_11/O
                         net (fo=1, routed)           0.000    13.289    print_data_service/item_iter[0]_i_11_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.869 f  print_data_service/item_iter_reg[0]_i_4/O[2]
                         net (fo=4, routed)           0.763    14.632    print_data_service/item_iter_reg[0]_i_4_n_5
    SLICE_X4Y66          LUT6 (Prop_lut6_I1_O)        0.302    14.934 r  print_data_service/item_iter[3]_i_2/O
                         net (fo=1, routed)           0.340    15.274    print_data_service/item_iter[3]_i_2_n_0
    SLICE_X5Y66          LUT5 (Prop_lut5_I3_O)        0.124    15.398 r  print_data_service/item_iter[3]_i_1/O
                         net (fo=1, routed)           0.000    15.398    print_data_service/item_iter[3]_i_1_n_0
    SLICE_X5Y66          FDRE                                         r  print_data_service/item_iter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.596    15.019    print_data_service/clk_i_IBUF_BUFG
    SLICE_X5Y66          FDRE                                         r  print_data_service/item_iter_reg[3]/C
                         clock pessimism              0.276    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X5Y66          FDRE (Setup_fdre_C_D)        0.031    15.290    print_data_service/item_iter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.290    
                         arrival time                         -15.398    
  -------------------------------------------------------------------
                         slack                                 -0.108    

Slack (MET) :             0.270ns  (required time - arrival time)
  Source:                 print_data_service/item_iter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            print_data_service/item_iter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.706ns  (logic 5.243ns (54.019%)  route 4.463ns (45.981%))
  Logic Levels:           15  (CARRY4=8 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.713     5.316    print_data_service/clk_i_IBUF_BUFG
    SLICE_X5Y68          FDRE                                         r  print_data_service/item_iter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  print_data_service/item_iter_reg[2]/Q
                         net (fo=17, routed)          0.869     6.641    print_data_service/item_iter[2]
    SLICE_X7Y67          LUT6 (Prop_lut6_I2_O)        0.124     6.765 f  print_data_service/i___4_carry_i_10/O
                         net (fo=6, routed)           0.173     6.938    print_data_service/i___4_carry_i_10_n_0
    SLICE_X7Y67          LUT5 (Prop_lut5_I0_O)        0.124     7.062 r  print_data_service/i___4_carry_i_1/O
                         net (fo=7, routed)           0.191     7.253    print_data_service/i___4_carry_i_1_n_0
    SLICE_X7Y67          LUT6 (Prop_lut6_I0_O)        0.124     7.377 r  print_data_service/i___4_carry_i_9/O
                         net (fo=1, routed)           0.626     8.003    print_data_service/i___4_carry_i_9_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.659 r  print_data_service/_inferred__7/i___4_carry/CO[3]
                         net (fo=1, routed)           0.000     8.659    print_data_service/_inferred__7/i___4_carry_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.816 r  print_data_service/_inferred__7/i___4_carry__0/CO[1]
                         net (fo=9, routed)           0.669     9.485    print_data_service/_inferred__7/i___4_carry__0_n_2
    SLICE_X4Y68          LUT5 (Prop_lut5_I0_O)        0.329     9.814 r  print_data_service/item_iter[0]_i_30/O
                         net (fo=1, routed)           0.000     9.814    print_data_service/item_iter[0]_i_30_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.364 r  print_data_service/item_iter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.364    print_data_service/item_iter_reg[0]_i_16_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.592 r  print_data_service/item_iter_reg[0]_i_15/CO[2]
                         net (fo=9, routed)           0.662    11.255    print_data_service/CO[0]
    SLICE_X7Y70          LUT4 (Prop_lut4_I0_O)        0.313    11.568 r  print_data_service/item_iter[0]_i_23/O
                         net (fo=1, routed)           0.000    11.568    print_data_service/item_iter[0]_i_23_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.118 r  print_data_service/item_iter_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.118    print_data_service/item_iter_reg[0]_i_7_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.346 r  print_data_service/item_iter_reg[0]_i_6/CO[2]
                         net (fo=9, routed)           0.631    12.976    print_data_service/print_frame_size_reg[4]_0[0]
    SLICE_X5Y69          LUT3 (Prop_lut3_I0_O)        0.313    13.289 r  print_data_service/item_iter[0]_i_11/O
                         net (fo=1, routed)           0.000    13.289    print_data_service/item_iter[0]_i_11_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.839 r  print_data_service/item_iter_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.839    print_data_service/item_iter_reg[0]_i_4_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.067 r  print_data_service/item_iter_reg[0]_i_5/CO[2]
                         net (fo=5, routed)           0.641    14.709    print_data_service/item_iter_reg[0]_i_5_n_1
    SLICE_X5Y66          LUT6 (Prop_lut6_I5_O)        0.313    15.022 r  print_data_service/item_iter[1]_i_1/O
                         net (fo=1, routed)           0.000    15.022    print_data_service/item_iter[1]_i_1_n_0
    SLICE_X5Y66          FDRE                                         r  print_data_service/item_iter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.596    15.019    print_data_service/clk_i_IBUF_BUFG
    SLICE_X5Y66          FDRE                                         r  print_data_service/item_iter_reg[1]/C
                         clock pessimism              0.276    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X5Y66          FDRE (Setup_fdre_C_D)        0.032    15.291    print_data_service/item_iter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.291    
                         arrival time                         -15.022    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.467ns  (required time - arrival time)
  Source:                 print_data_service/item_iter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            print_data_service/item_iter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.555ns  (logic 5.243ns (54.873%)  route 4.312ns (45.127%))
  Logic Levels:           15  (CARRY4=8 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.713     5.316    print_data_service/clk_i_IBUF_BUFG
    SLICE_X5Y68          FDRE                                         r  print_data_service/item_iter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  print_data_service/item_iter_reg[2]/Q
                         net (fo=17, routed)          0.869     6.641    print_data_service/item_iter[2]
    SLICE_X7Y67          LUT6 (Prop_lut6_I2_O)        0.124     6.765 f  print_data_service/i___4_carry_i_10/O
                         net (fo=6, routed)           0.173     6.938    print_data_service/i___4_carry_i_10_n_0
    SLICE_X7Y67          LUT5 (Prop_lut5_I0_O)        0.124     7.062 r  print_data_service/i___4_carry_i_1/O
                         net (fo=7, routed)           0.191     7.253    print_data_service/i___4_carry_i_1_n_0
    SLICE_X7Y67          LUT6 (Prop_lut6_I0_O)        0.124     7.377 r  print_data_service/i___4_carry_i_9/O
                         net (fo=1, routed)           0.626     8.003    print_data_service/i___4_carry_i_9_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.659 r  print_data_service/_inferred__7/i___4_carry/CO[3]
                         net (fo=1, routed)           0.000     8.659    print_data_service/_inferred__7/i___4_carry_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.816 r  print_data_service/_inferred__7/i___4_carry__0/CO[1]
                         net (fo=9, routed)           0.669     9.485    print_data_service/_inferred__7/i___4_carry__0_n_2
    SLICE_X4Y68          LUT5 (Prop_lut5_I0_O)        0.329     9.814 r  print_data_service/item_iter[0]_i_30/O
                         net (fo=1, routed)           0.000     9.814    print_data_service/item_iter[0]_i_30_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.364 r  print_data_service/item_iter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.364    print_data_service/item_iter_reg[0]_i_16_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.592 r  print_data_service/item_iter_reg[0]_i_15/CO[2]
                         net (fo=9, routed)           0.662    11.255    print_data_service/CO[0]
    SLICE_X7Y70          LUT4 (Prop_lut4_I0_O)        0.313    11.568 r  print_data_service/item_iter[0]_i_23/O
                         net (fo=1, routed)           0.000    11.568    print_data_service/item_iter[0]_i_23_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.118 r  print_data_service/item_iter_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.118    print_data_service/item_iter_reg[0]_i_7_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.346 r  print_data_service/item_iter_reg[0]_i_6/CO[2]
                         net (fo=9, routed)           0.631    12.976    print_data_service/print_frame_size_reg[4]_0[0]
    SLICE_X5Y69          LUT3 (Prop_lut3_I0_O)        0.313    13.289 r  print_data_service/item_iter[0]_i_11/O
                         net (fo=1, routed)           0.000    13.289    print_data_service/item_iter[0]_i_11_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.839 r  print_data_service/item_iter_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.839    print_data_service/item_iter_reg[0]_i_4_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.067 r  print_data_service/item_iter_reg[0]_i_5/CO[2]
                         net (fo=5, routed)           0.490    14.558    print_data_service/item_iter_reg[0]_i_5_n_1
    SLICE_X6Y68          LUT4 (Prop_lut4_I3_O)        0.313    14.871 r  print_data_service/item_iter[0]_i_2/O
                         net (fo=1, routed)           0.000    14.871    print_data_service/item_iter[0]_i_2_n_0
    SLICE_X6Y68          FDRE                                         r  print_data_service/item_iter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.593    15.016    print_data_service/clk_i_IBUF_BUFG
    SLICE_X6Y68          FDRE                                         r  print_data_service/item_iter_reg[0]/C
                         clock pessimism              0.276    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X6Y68          FDRE (Setup_fdre_C_D)        0.081    15.337    print_data_service/item_iter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.337    
                         arrival time                         -14.871    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             3.353ns  (required time - arrival time)
  Source:                 data_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            print_data_service/print_frame_reg_0_31_0_5/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.082ns  (logic 2.826ns (46.464%)  route 3.256ns (53.536%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.273ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.671     5.273    data_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y28         RAMB18E1                                     r  data_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.727 r  data_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=2, routed)           1.251     8.978    print_data_service/dout[1]
    SLICE_X7Y69          LUT4 (Prop_lut4_I1_O)        0.124     9.102 r  print_data_service/print_frame_size[4]_i_5/O
                         net (fo=1, routed)           0.263     9.365    print_data_service/print_frame_size[4]_i_5_n_0
    SLICE_X7Y69          LUT5 (Prop_lut5_I4_O)        0.124     9.489 f  print_data_service/print_frame_size[4]_i_3/O
                         net (fo=5, routed)           0.810    10.299    print_data_service/print_frame_size[4]_i_3_n_0
    SLICE_X7Y67          LUT4 (Prop_lut4_I3_O)        0.124    10.423 r  print_data_service/print_frame_reg_0_31_0_5_i_1/O
                         net (fo=16, routed)          0.933    11.355    print_data_service/print_frame_reg_0_31_0_5/WE
    SLICE_X6Y67          RAMD32                                       r  print_data_service/print_frame_reg_0_31_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.595    15.018    print_data_service/print_frame_reg_0_31_0_5/WCLK
    SLICE_X6Y67          RAMD32                                       r  print_data_service/print_frame_reg_0_31_0_5/RAMA/CLK
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.241    
    SLICE_X6Y67          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    14.708    print_data_service/print_frame_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         14.708    
                         arrival time                         -11.355    
  -------------------------------------------------------------------
                         slack                                  3.353    

Slack (MET) :             3.353ns  (required time - arrival time)
  Source:                 data_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            print_data_service/print_frame_reg_0_31_0_5/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.082ns  (logic 2.826ns (46.464%)  route 3.256ns (53.536%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.273ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.671     5.273    data_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y28         RAMB18E1                                     r  data_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.727 r  data_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=2, routed)           1.251     8.978    print_data_service/dout[1]
    SLICE_X7Y69          LUT4 (Prop_lut4_I1_O)        0.124     9.102 r  print_data_service/print_frame_size[4]_i_5/O
                         net (fo=1, routed)           0.263     9.365    print_data_service/print_frame_size[4]_i_5_n_0
    SLICE_X7Y69          LUT5 (Prop_lut5_I4_O)        0.124     9.489 f  print_data_service/print_frame_size[4]_i_3/O
                         net (fo=5, routed)           0.810    10.299    print_data_service/print_frame_size[4]_i_3_n_0
    SLICE_X7Y67          LUT4 (Prop_lut4_I3_O)        0.124    10.423 r  print_data_service/print_frame_reg_0_31_0_5_i_1/O
                         net (fo=16, routed)          0.933    11.355    print_data_service/print_frame_reg_0_31_0_5/WE
    SLICE_X6Y67          RAMD32                                       r  print_data_service/print_frame_reg_0_31_0_5/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.595    15.018    print_data_service/print_frame_reg_0_31_0_5/WCLK
    SLICE_X6Y67          RAMD32                                       r  print_data_service/print_frame_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.241    
    SLICE_X6Y67          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    14.708    print_data_service/print_frame_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.708    
                         arrival time                         -11.355    
  -------------------------------------------------------------------
                         slack                                  3.353    

Slack (MET) :             3.353ns  (required time - arrival time)
  Source:                 data_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            print_data_service/print_frame_reg_0_31_0_5/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.082ns  (logic 2.826ns (46.464%)  route 3.256ns (53.536%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.273ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.671     5.273    data_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y28         RAMB18E1                                     r  data_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.727 r  data_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=2, routed)           1.251     8.978    print_data_service/dout[1]
    SLICE_X7Y69          LUT4 (Prop_lut4_I1_O)        0.124     9.102 r  print_data_service/print_frame_size[4]_i_5/O
                         net (fo=1, routed)           0.263     9.365    print_data_service/print_frame_size[4]_i_5_n_0
    SLICE_X7Y69          LUT5 (Prop_lut5_I4_O)        0.124     9.489 f  print_data_service/print_frame_size[4]_i_3/O
                         net (fo=5, routed)           0.810    10.299    print_data_service/print_frame_size[4]_i_3_n_0
    SLICE_X7Y67          LUT4 (Prop_lut4_I3_O)        0.124    10.423 r  print_data_service/print_frame_reg_0_31_0_5_i_1/O
                         net (fo=16, routed)          0.933    11.355    print_data_service/print_frame_reg_0_31_0_5/WE
    SLICE_X6Y67          RAMD32                                       r  print_data_service/print_frame_reg_0_31_0_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.595    15.018    print_data_service/print_frame_reg_0_31_0_5/WCLK
    SLICE_X6Y67          RAMD32                                       r  print_data_service/print_frame_reg_0_31_0_5/RAMB/CLK
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.241    
    SLICE_X6Y67          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    14.708    print_data_service/print_frame_reg_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         14.708    
                         arrival time                         -11.355    
  -------------------------------------------------------------------
                         slack                                  3.353    

Slack (MET) :             3.353ns  (required time - arrival time)
  Source:                 data_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            print_data_service/print_frame_reg_0_31_0_5/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.082ns  (logic 2.826ns (46.464%)  route 3.256ns (53.536%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.273ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.671     5.273    data_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y28         RAMB18E1                                     r  data_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.727 r  data_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=2, routed)           1.251     8.978    print_data_service/dout[1]
    SLICE_X7Y69          LUT4 (Prop_lut4_I1_O)        0.124     9.102 r  print_data_service/print_frame_size[4]_i_5/O
                         net (fo=1, routed)           0.263     9.365    print_data_service/print_frame_size[4]_i_5_n_0
    SLICE_X7Y69          LUT5 (Prop_lut5_I4_O)        0.124     9.489 f  print_data_service/print_frame_size[4]_i_3/O
                         net (fo=5, routed)           0.810    10.299    print_data_service/print_frame_size[4]_i_3_n_0
    SLICE_X7Y67          LUT4 (Prop_lut4_I3_O)        0.124    10.423 r  print_data_service/print_frame_reg_0_31_0_5_i_1/O
                         net (fo=16, routed)          0.933    11.355    print_data_service/print_frame_reg_0_31_0_5/WE
    SLICE_X6Y67          RAMD32                                       r  print_data_service/print_frame_reg_0_31_0_5/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.595    15.018    print_data_service/print_frame_reg_0_31_0_5/WCLK
    SLICE_X6Y67          RAMD32                                       r  print_data_service/print_frame_reg_0_31_0_5/RAMB_D1/CLK
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.241    
    SLICE_X6Y67          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    14.708    print_data_service/print_frame_reg_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.708    
                         arrival time                         -11.355    
  -------------------------------------------------------------------
                         slack                                  3.353    

Slack (MET) :             3.353ns  (required time - arrival time)
  Source:                 data_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            print_data_service/print_frame_reg_0_31_0_5/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.082ns  (logic 2.826ns (46.464%)  route 3.256ns (53.536%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.273ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.671     5.273    data_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y28         RAMB18E1                                     r  data_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.727 r  data_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=2, routed)           1.251     8.978    print_data_service/dout[1]
    SLICE_X7Y69          LUT4 (Prop_lut4_I1_O)        0.124     9.102 r  print_data_service/print_frame_size[4]_i_5/O
                         net (fo=1, routed)           0.263     9.365    print_data_service/print_frame_size[4]_i_5_n_0
    SLICE_X7Y69          LUT5 (Prop_lut5_I4_O)        0.124     9.489 f  print_data_service/print_frame_size[4]_i_3/O
                         net (fo=5, routed)           0.810    10.299    print_data_service/print_frame_size[4]_i_3_n_0
    SLICE_X7Y67          LUT4 (Prop_lut4_I3_O)        0.124    10.423 r  print_data_service/print_frame_reg_0_31_0_5_i_1/O
                         net (fo=16, routed)          0.933    11.355    print_data_service/print_frame_reg_0_31_0_5/WE
    SLICE_X6Y67          RAMD32                                       r  print_data_service/print_frame_reg_0_31_0_5/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.595    15.018    print_data_service/print_frame_reg_0_31_0_5/WCLK
    SLICE_X6Y67          RAMD32                                       r  print_data_service/print_frame_reg_0_31_0_5/RAMC/CLK
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.241    
    SLICE_X6Y67          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    14.708    print_data_service/print_frame_reg_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         14.708    
                         arrival time                         -11.355    
  -------------------------------------------------------------------
                         slack                                  3.353    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 data_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.481%)  route 0.176ns (55.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.565     1.484    data_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X11Y71         FDRE                                         r  data_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y71         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  data_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/Q
                         net (fo=3, routed)           0.176     1.801    data_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[5]
    RAMB18_X0Y28         RAMB18E1                                     r  data_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.873     2.038    data_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y28         RAMB18E1                                     r  data_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.479     1.559    
    RAMB18_X0Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.742    data_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 data_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.002%)  route 0.159ns (52.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.566     1.485    data_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y70          FDRE                                         r  data_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.141     1.626 r  data_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=3, routed)           0.159     1.785    data_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_2[2]
    RAMB18_X0Y28         RAMB18E1                                     r  data_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.876     2.041    data_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y28         RAMB18E1                                     r  data_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.500     1.541    
    RAMB18_X0Y28         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.724    data_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 print_data_service/print_frame_size_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            print_data_service/print_frame_reg_0_31_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.141ns (31.207%)  route 0.311ns (68.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.597     1.516    print_data_service/clk_i_IBUF_BUFG
    SLICE_X4Y67          FDRE                                         r  print_data_service/print_frame_size_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  print_data_service/print_frame_size_reg[0]/Q
                         net (fo=42, routed)          0.311     1.968    print_data_service/print_frame_reg_0_31_6_7/ADDRD0
    SLICE_X2Y67          RAMD32                                       r  print_data_service/print_frame_reg_0_31_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.869     2.034    print_data_service/print_frame_reg_0_31_6_7/WCLK
    SLICE_X2Y67          RAMD32                                       r  print_data_service/print_frame_reg_0_31_6_7/RAMA/CLK
                         clock pessimism             -0.479     1.554    
    SLICE_X2Y67          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.864    print_data_service/print_frame_reg_0_31_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 print_data_service/print_frame_size_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            print_data_service/print_frame_reg_0_31_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.141ns (31.207%)  route 0.311ns (68.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.597     1.516    print_data_service/clk_i_IBUF_BUFG
    SLICE_X4Y67          FDRE                                         r  print_data_service/print_frame_size_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  print_data_service/print_frame_size_reg[0]/Q
                         net (fo=42, routed)          0.311     1.968    print_data_service/print_frame_reg_0_31_6_7/ADDRD0
    SLICE_X2Y67          RAMD32                                       r  print_data_service/print_frame_reg_0_31_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.869     2.034    print_data_service/print_frame_reg_0_31_6_7/WCLK
    SLICE_X2Y67          RAMD32                                       r  print_data_service/print_frame_reg_0_31_6_7/RAMA_D1/CLK
                         clock pessimism             -0.479     1.554    
    SLICE_X2Y67          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.864    print_data_service/print_frame_reg_0_31_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 print_data_service/print_frame_size_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            print_data_service/print_frame_reg_0_31_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.141ns (31.207%)  route 0.311ns (68.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.597     1.516    print_data_service/clk_i_IBUF_BUFG
    SLICE_X4Y67          FDRE                                         r  print_data_service/print_frame_size_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  print_data_service/print_frame_size_reg[0]/Q
                         net (fo=42, routed)          0.311     1.968    print_data_service/print_frame_reg_0_31_6_7/ADDRD0
    SLICE_X2Y67          RAMD32                                       r  print_data_service/print_frame_reg_0_31_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.869     2.034    print_data_service/print_frame_reg_0_31_6_7/WCLK
    SLICE_X2Y67          RAMD32                                       r  print_data_service/print_frame_reg_0_31_6_7/RAMB/CLK
                         clock pessimism             -0.479     1.554    
    SLICE_X2Y67          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.864    print_data_service/print_frame_reg_0_31_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 print_data_service/print_frame_size_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            print_data_service/print_frame_reg_0_31_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.141ns (31.207%)  route 0.311ns (68.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.597     1.516    print_data_service/clk_i_IBUF_BUFG
    SLICE_X4Y67          FDRE                                         r  print_data_service/print_frame_size_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  print_data_service/print_frame_size_reg[0]/Q
                         net (fo=42, routed)          0.311     1.968    print_data_service/print_frame_reg_0_31_6_7/ADDRD0
    SLICE_X2Y67          RAMD32                                       r  print_data_service/print_frame_reg_0_31_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.869     2.034    print_data_service/print_frame_reg_0_31_6_7/WCLK
    SLICE_X2Y67          RAMD32                                       r  print_data_service/print_frame_reg_0_31_6_7/RAMB_D1/CLK
                         clock pessimism             -0.479     1.554    
    SLICE_X2Y67          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.864    print_data_service/print_frame_reg_0_31_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 print_data_service/print_frame_size_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            print_data_service/print_frame_reg_0_31_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.141ns (31.207%)  route 0.311ns (68.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.597     1.516    print_data_service/clk_i_IBUF_BUFG
    SLICE_X4Y67          FDRE                                         r  print_data_service/print_frame_size_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  print_data_service/print_frame_size_reg[0]/Q
                         net (fo=42, routed)          0.311     1.968    print_data_service/print_frame_reg_0_31_6_7/ADDRD0
    SLICE_X2Y67          RAMD32                                       r  print_data_service/print_frame_reg_0_31_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.869     2.034    print_data_service/print_frame_reg_0_31_6_7/WCLK
    SLICE_X2Y67          RAMD32                                       r  print_data_service/print_frame_reg_0_31_6_7/RAMC/CLK
                         clock pessimism             -0.479     1.554    
    SLICE_X2Y67          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.864    print_data_service/print_frame_reg_0_31_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 print_data_service/print_frame_size_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            print_data_service/print_frame_reg_0_31_6_7/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.141ns (31.207%)  route 0.311ns (68.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.597     1.516    print_data_service/clk_i_IBUF_BUFG
    SLICE_X4Y67          FDRE                                         r  print_data_service/print_frame_size_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  print_data_service/print_frame_size_reg[0]/Q
                         net (fo=42, routed)          0.311     1.968    print_data_service/print_frame_reg_0_31_6_7/ADDRD0
    SLICE_X2Y67          RAMD32                                       r  print_data_service/print_frame_reg_0_31_6_7/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.869     2.034    print_data_service/print_frame_reg_0_31_6_7/WCLK
    SLICE_X2Y67          RAMD32                                       r  print_data_service/print_frame_reg_0_31_6_7/RAMC_D1/CLK
                         clock pessimism             -0.479     1.554    
    SLICE_X2Y67          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.864    print_data_service/print_frame_reg_0_31_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 print_data_service/print_frame_size_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            print_data_service/print_frame_reg_0_31_6_7/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.141ns (31.207%)  route 0.311ns (68.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.597     1.516    print_data_service/clk_i_IBUF_BUFG
    SLICE_X4Y67          FDRE                                         r  print_data_service/print_frame_size_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  print_data_service/print_frame_size_reg[0]/Q
                         net (fo=42, routed)          0.311     1.968    print_data_service/print_frame_reg_0_31_6_7/ADDRD0
    SLICE_X2Y67          RAMS32                                       r  print_data_service/print_frame_reg_0_31_6_7/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.869     2.034    print_data_service/print_frame_reg_0_31_6_7/WCLK
    SLICE_X2Y67          RAMS32                                       r  print_data_service/print_frame_reg_0_31_6_7/RAMD/CLK
                         clock pessimism             -0.479     1.554    
    SLICE_X2Y67          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.864    print_data_service/print_frame_reg_0_31_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 print_data_service/print_frame_size_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            print_data_service/print_frame_reg_0_31_6_7/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.141ns (31.207%)  route 0.311ns (68.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.597     1.516    print_data_service/clk_i_IBUF_BUFG
    SLICE_X4Y67          FDRE                                         r  print_data_service/print_frame_size_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  print_data_service/print_frame_size_reg[0]/Q
                         net (fo=42, routed)          0.311     1.968    print_data_service/print_frame_reg_0_31_6_7/ADDRD0
    SLICE_X2Y67          RAMS32                                       r  print_data_service/print_frame_reg_0_31_6_7/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.869     2.034    print_data_service/print_frame_reg_0_31_6_7/WCLK
    SLICE_X2Y67          RAMS32                                       r  print_data_service/print_frame_reg_0_31_6_7/RAMD_D1/CLK
                         clock pessimism             -0.479     1.554    
    SLICE_X2Y67          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.864    print_data_service/print_frame_reg_0_31_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.104    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y28    data_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y28    data_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y13    print_data_service/font_lib/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y13    print_data_service/font_lib/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y70     data_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y67     data_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y71     data_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y71     data_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y71    data_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y67     print_data_service/print_frame_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y67     print_data_service/print_frame_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y67     print_data_service/print_frame_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y67     print_data_service/print_frame_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y67     print_data_service/print_frame_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y67     print_data_service/print_frame_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y67     print_data_service/print_frame_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y67     print_data_service/print_frame_reg_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y67     print_data_service/print_frame_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y67     print_data_service/print_frame_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y67     print_data_service/print_frame_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y67     print_data_service/print_frame_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y67     print_data_service/print_frame_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y67     print_data_service/print_frame_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y67     print_data_service/print_frame_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y67     print_data_service/print_frame_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y67     print_data_service/print_frame_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y67     print_data_service/print_frame_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y67     print_data_service/print_frame_reg_0_31_6_7/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y67     print_data_service/print_frame_reg_0_31_6_7/RAMA_D1/CLK



