\hypertarget{structLPC__I2S__T}{\section{L\-P\-C\-\_\-\-I2\-S\-\_\-\-T Struct Reference}
\label{structLPC__I2S__T}\index{L\-P\-C\-\_\-\-I2\-S\-\_\-\-T@{L\-P\-C\-\_\-\-I2\-S\-\_\-\-T}}
}


I2\-S register block structure.  




{\ttfamily \#include $<$i2s\-\_\-17xx\-\_\-40xx.\-h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structLPC__I2S__T_ad574a0e2f1cdec634e05ee8176c0450e}{D\-A\-O}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structLPC__I2S__T_ab94e2f49e7d70f8b19c3d74f2e67878e}{D\-A\-I}
\item 
\hyperlink{core__cm3_8h_a7e25d9380f9ef903923964322e71f2f6}{\-\_\-\-\_\-\-O} uint32\-\_\-t \hyperlink{structLPC__I2S__T_aa3a381d218c4342917885fa3a51e82d8}{T\-X\-F\-I\-F\-O}
\item 
\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\-\_\-\-\_\-\-I} uint32\-\_\-t \hyperlink{structLPC__I2S__T_aac5c44248c1354eb4320eb5fa5b18baa}{R\-X\-F\-I\-F\-O}
\item 
\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\-\_\-\-\_\-\-I} uint32\-\_\-t \hyperlink{structLPC__I2S__T_a35299409c86d4860e936a7ff3e5603bf}{S\-T\-A\-T\-E}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structLPC__I2S__T_a2259283a5ad23aa09617861948df25d7}{D\-M\-A} \mbox{[}\hyperlink{group__I2S__17XX__40XX_ggac04c1583101ddd661886d9677683421bab9921186ab93fee889b2074d508b88ce}{I2\-S\-\_\-\-D\-M\-A\-\_\-\-R\-E\-Q\-U\-E\-S\-T\-\_\-\-C\-H\-A\-N\-N\-E\-L\-\_\-\-N\-U\-M}\mbox{]}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structLPC__I2S__T_a0ed73323cb1c577293f1416c6c55c47f}{I\-R\-Q}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structLPC__I2S__T_ab62a8a48830412bcf4cec1b1ed5a5b21}{T\-X\-R\-A\-T\-E}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structLPC__I2S__T_a03d51065fa11a182809e189b919b034a}{R\-X\-R\-A\-T\-E}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structLPC__I2S__T_a16c60f11507aee3e4aef26c365a02ce2}{T\-X\-B\-I\-T\-R\-A\-T\-E}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structLPC__I2S__T_a3f0c2587313eb723ac48ad06af157df9}{R\-X\-B\-I\-T\-R\-A\-T\-E}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structLPC__I2S__T_a30384953ab71a349e60ed555b4ec4552}{T\-X\-M\-O\-D\-E}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structLPC__I2S__T_a257e2de4bfa371adba9eeb4c2e95fe09}{R\-X\-M\-O\-D\-E}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
I2\-S register block structure. 

\subsection{Field Documentation}
\hypertarget{structLPC__I2S__T_ab94e2f49e7d70f8b19c3d74f2e67878e}{\index{L\-P\-C\-\_\-\-I2\-S\-\_\-\-T@{L\-P\-C\-\_\-\-I2\-S\-\_\-\-T}!D\-A\-I@{D\-A\-I}}
\index{D\-A\-I@{D\-A\-I}!LPC_I2S_T@{L\-P\-C\-\_\-\-I2\-S\-\_\-\-T}}
\subsubsection[{D\-A\-I}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t L\-P\-C\-\_\-\-I2\-S\-\_\-\-T\-::\-D\-A\-I}}\label{structLPC__I2S__T_ab94e2f49e7d70f8b19c3d74f2e67878e}
I2\-S Digital Audio Input Register. Contains control bits for the I2\-S receive channel \hypertarget{structLPC__I2S__T_ad574a0e2f1cdec634e05ee8176c0450e}{\index{L\-P\-C\-\_\-\-I2\-S\-\_\-\-T@{L\-P\-C\-\_\-\-I2\-S\-\_\-\-T}!D\-A\-O@{D\-A\-O}}
\index{D\-A\-O@{D\-A\-O}!LPC_I2S_T@{L\-P\-C\-\_\-\-I2\-S\-\_\-\-T}}
\subsubsection[{D\-A\-O}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t L\-P\-C\-\_\-\-I2\-S\-\_\-\-T\-::\-D\-A\-O}}\label{structLPC__I2S__T_ad574a0e2f1cdec634e05ee8176c0450e}
$<$ I2\-S Structure I2\-S Digital Audio Output Register. Contains control bits for the I2\-S transmit channel \hypertarget{structLPC__I2S__T_a2259283a5ad23aa09617861948df25d7}{\index{L\-P\-C\-\_\-\-I2\-S\-\_\-\-T@{L\-P\-C\-\_\-\-I2\-S\-\_\-\-T}!D\-M\-A@{D\-M\-A}}
\index{D\-M\-A@{D\-M\-A}!LPC_I2S_T@{L\-P\-C\-\_\-\-I2\-S\-\_\-\-T}}
\subsubsection[{D\-M\-A}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t L\-P\-C\-\_\-\-I2\-S\-\_\-\-T\-::\-D\-M\-A\mbox{[}{\bf I2\-S\-\_\-\-D\-M\-A\-\_\-\-R\-E\-Q\-U\-E\-S\-T\-\_\-\-C\-H\-A\-N\-N\-E\-L\-\_\-\-N\-U\-M}\mbox{]}}}\label{structLPC__I2S__T_a2259283a5ad23aa09617861948df25d7}
I2\-S D\-M\-A Configuration Registers. Contains control information for D\-M\-A request channels \hypertarget{structLPC__I2S__T_a0ed73323cb1c577293f1416c6c55c47f}{\index{L\-P\-C\-\_\-\-I2\-S\-\_\-\-T@{L\-P\-C\-\_\-\-I2\-S\-\_\-\-T}!I\-R\-Q@{I\-R\-Q}}
\index{I\-R\-Q@{I\-R\-Q}!LPC_I2S_T@{L\-P\-C\-\_\-\-I2\-S\-\_\-\-T}}
\subsubsection[{I\-R\-Q}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t L\-P\-C\-\_\-\-I2\-S\-\_\-\-T\-::\-I\-R\-Q}}\label{structLPC__I2S__T_a0ed73323cb1c577293f1416c6c55c47f}
I2\-S Interrupt Request Control Register. Contains bits that control how the I2\-S interrupt request is generated \hypertarget{structLPC__I2S__T_a3f0c2587313eb723ac48ad06af157df9}{\index{L\-P\-C\-\_\-\-I2\-S\-\_\-\-T@{L\-P\-C\-\_\-\-I2\-S\-\_\-\-T}!R\-X\-B\-I\-T\-R\-A\-T\-E@{R\-X\-B\-I\-T\-R\-A\-T\-E}}
\index{R\-X\-B\-I\-T\-R\-A\-T\-E@{R\-X\-B\-I\-T\-R\-A\-T\-E}!LPC_I2S_T@{L\-P\-C\-\_\-\-I2\-S\-\_\-\-T}}
\subsubsection[{R\-X\-B\-I\-T\-R\-A\-T\-E}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t L\-P\-C\-\_\-\-I2\-S\-\_\-\-T\-::\-R\-X\-B\-I\-T\-R\-A\-T\-E}}\label{structLPC__I2S__T_a3f0c2587313eb723ac48ad06af157df9}
I2\-S Receive bit rate divider. This register determines the I2\-S receive bit rate by specifying the value to divide R\-X\-\_\-\-M\-C\-L\-K by in order to produce the receive bit clock \hypertarget{structLPC__I2S__T_aac5c44248c1354eb4320eb5fa5b18baa}{\index{L\-P\-C\-\_\-\-I2\-S\-\_\-\-T@{L\-P\-C\-\_\-\-I2\-S\-\_\-\-T}!R\-X\-F\-I\-F\-O@{R\-X\-F\-I\-F\-O}}
\index{R\-X\-F\-I\-F\-O@{R\-X\-F\-I\-F\-O}!LPC_I2S_T@{L\-P\-C\-\_\-\-I2\-S\-\_\-\-T}}
\subsubsection[{R\-X\-F\-I\-F\-O}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I} uint32\-\_\-t L\-P\-C\-\_\-\-I2\-S\-\_\-\-T\-::\-R\-X\-F\-I\-F\-O}}\label{structLPC__I2S__T_aac5c44248c1354eb4320eb5fa5b18baa}
I2\-S Receive F\-I\-F\-O. Access register for the 8 x 32-\/bit receiver F\-I\-F\-O \hypertarget{structLPC__I2S__T_a257e2de4bfa371adba9eeb4c2e95fe09}{\index{L\-P\-C\-\_\-\-I2\-S\-\_\-\-T@{L\-P\-C\-\_\-\-I2\-S\-\_\-\-T}!R\-X\-M\-O\-D\-E@{R\-X\-M\-O\-D\-E}}
\index{R\-X\-M\-O\-D\-E@{R\-X\-M\-O\-D\-E}!LPC_I2S_T@{L\-P\-C\-\_\-\-I2\-S\-\_\-\-T}}
\subsubsection[{R\-X\-M\-O\-D\-E}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t L\-P\-C\-\_\-\-I2\-S\-\_\-\-T\-::\-R\-X\-M\-O\-D\-E}}\label{structLPC__I2S__T_a257e2de4bfa371adba9eeb4c2e95fe09}
I2\-S Receive mode control \hypertarget{structLPC__I2S__T_a03d51065fa11a182809e189b919b034a}{\index{L\-P\-C\-\_\-\-I2\-S\-\_\-\-T@{L\-P\-C\-\_\-\-I2\-S\-\_\-\-T}!R\-X\-R\-A\-T\-E@{R\-X\-R\-A\-T\-E}}
\index{R\-X\-R\-A\-T\-E@{R\-X\-R\-A\-T\-E}!LPC_I2S_T@{L\-P\-C\-\_\-\-I2\-S\-\_\-\-T}}
\subsubsection[{R\-X\-R\-A\-T\-E}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t L\-P\-C\-\_\-\-I2\-S\-\_\-\-T\-::\-R\-X\-R\-A\-T\-E}}\label{structLPC__I2S__T_a03d51065fa11a182809e189b919b034a}
I2\-S Receive M\-C\-L\-K divider. This register determines the I2\-S R\-X M\-C\-L\-K rate by specifying the value to divide P\-C\-L\-K by in order to produce M\-C\-L\-K \hypertarget{structLPC__I2S__T_a35299409c86d4860e936a7ff3e5603bf}{\index{L\-P\-C\-\_\-\-I2\-S\-\_\-\-T@{L\-P\-C\-\_\-\-I2\-S\-\_\-\-T}!S\-T\-A\-T\-E@{S\-T\-A\-T\-E}}
\index{S\-T\-A\-T\-E@{S\-T\-A\-T\-E}!LPC_I2S_T@{L\-P\-C\-\_\-\-I2\-S\-\_\-\-T}}
\subsubsection[{S\-T\-A\-T\-E}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I} uint32\-\_\-t L\-P\-C\-\_\-\-I2\-S\-\_\-\-T\-::\-S\-T\-A\-T\-E}}\label{structLPC__I2S__T_a35299409c86d4860e936a7ff3e5603bf}
I2\-S Status Feedback Register. Contains status information about the I2\-S interface \hypertarget{structLPC__I2S__T_a16c60f11507aee3e4aef26c365a02ce2}{\index{L\-P\-C\-\_\-\-I2\-S\-\_\-\-T@{L\-P\-C\-\_\-\-I2\-S\-\_\-\-T}!T\-X\-B\-I\-T\-R\-A\-T\-E@{T\-X\-B\-I\-T\-R\-A\-T\-E}}
\index{T\-X\-B\-I\-T\-R\-A\-T\-E@{T\-X\-B\-I\-T\-R\-A\-T\-E}!LPC_I2S_T@{L\-P\-C\-\_\-\-I2\-S\-\_\-\-T}}
\subsubsection[{T\-X\-B\-I\-T\-R\-A\-T\-E}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t L\-P\-C\-\_\-\-I2\-S\-\_\-\-T\-::\-T\-X\-B\-I\-T\-R\-A\-T\-E}}\label{structLPC__I2S__T_a16c60f11507aee3e4aef26c365a02ce2}
I2\-S Transmit bit rate divider. This register determines the I2\-S transmit bit rate by specifying the value to divide T\-X\-\_\-\-M\-C\-L\-K by in order to produce the transmit bit clock \hypertarget{structLPC__I2S__T_aa3a381d218c4342917885fa3a51e82d8}{\index{L\-P\-C\-\_\-\-I2\-S\-\_\-\-T@{L\-P\-C\-\_\-\-I2\-S\-\_\-\-T}!T\-X\-F\-I\-F\-O@{T\-X\-F\-I\-F\-O}}
\index{T\-X\-F\-I\-F\-O@{T\-X\-F\-I\-F\-O}!LPC_I2S_T@{L\-P\-C\-\_\-\-I2\-S\-\_\-\-T}}
\subsubsection[{T\-X\-F\-I\-F\-O}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-O} uint32\-\_\-t L\-P\-C\-\_\-\-I2\-S\-\_\-\-T\-::\-T\-X\-F\-I\-F\-O}}\label{structLPC__I2S__T_aa3a381d218c4342917885fa3a51e82d8}
I2\-S Transmit F\-I\-F\-O. Access register for the 8 x 32-\/bit transmitter F\-I\-F\-O \hypertarget{structLPC__I2S__T_a30384953ab71a349e60ed555b4ec4552}{\index{L\-P\-C\-\_\-\-I2\-S\-\_\-\-T@{L\-P\-C\-\_\-\-I2\-S\-\_\-\-T}!T\-X\-M\-O\-D\-E@{T\-X\-M\-O\-D\-E}}
\index{T\-X\-M\-O\-D\-E@{T\-X\-M\-O\-D\-E}!LPC_I2S_T@{L\-P\-C\-\_\-\-I2\-S\-\_\-\-T}}
\subsubsection[{T\-X\-M\-O\-D\-E}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t L\-P\-C\-\_\-\-I2\-S\-\_\-\-T\-::\-T\-X\-M\-O\-D\-E}}\label{structLPC__I2S__T_a30384953ab71a349e60ed555b4ec4552}
I2\-S Transmit mode control \hypertarget{structLPC__I2S__T_ab62a8a48830412bcf4cec1b1ed5a5b21}{\index{L\-P\-C\-\_\-\-I2\-S\-\_\-\-T@{L\-P\-C\-\_\-\-I2\-S\-\_\-\-T}!T\-X\-R\-A\-T\-E@{T\-X\-R\-A\-T\-E}}
\index{T\-X\-R\-A\-T\-E@{T\-X\-R\-A\-T\-E}!LPC_I2S_T@{L\-P\-C\-\_\-\-I2\-S\-\_\-\-T}}
\subsubsection[{T\-X\-R\-A\-T\-E}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t L\-P\-C\-\_\-\-I2\-S\-\_\-\-T\-::\-T\-X\-R\-A\-T\-E}}\label{structLPC__I2S__T_ab62a8a48830412bcf4cec1b1ed5a5b21}
I2\-S Transmit M\-C\-L\-K divider. This register determines the I2\-S T\-X M\-C\-L\-K rate by specifying the value to divide P\-C\-L\-K by in order to produce M\-C\-L\-K 

The documentation for this struct was generated from the following file\-:\begin{DoxyCompactItemize}
\item 
/home/henrique/rep/open\-M\-M\-C/port/ucontroller/nxp/lpc17xx/lpcopen/inc/\hyperlink{i2s__17xx__40xx_8h}{i2s\-\_\-17xx\-\_\-40xx.\-h}\end{DoxyCompactItemize}
