"/home/awhite/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
Running in Lattice mode
Starting:    /home/awhite/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/awhite/lscc/iCEcube2.2020.12/synpbase
Hostname:    otherbarry
Date:        Wed Jan  4 09:32:54 2023
Version:     L-2016.09L+ice40
Arguments:   -product synplify_pro -batch template_syn.prj
ProductType: synplify_pro
auto_infer_blackbox is not supported in current product.
log file: "/home/awhite/Documents/Projects/fpga_led_display/template_Implmnt/template.srr"
Running: template_Implmnt in foreground
Running template_syn|template_Implmnt
Running: compile (Compile) on template_syn|template_Implmnt
# Wed Jan  4 09:32:54 2023
Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Wed Jan  4 09:32:54 2023
Running: compiler (Compile Input) on template_syn|template_Implmnt
# Wed Jan  4 09:32:54 2023
Copied /home/awhite/Documents/Projects/fpga_led_display/template_Implmnt/synwork/template_comp.srs to /home/awhite/Documents/Projects/fpga_led_display/template_Implmnt/template.srs
compiler completed
# Wed Jan  4 09:32:56 2023
Return Code: 0
Run Time:00h:00m:02s
Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Wed Jan  4 09:32:56 2023
multi_srs_gen completed
# Wed Jan  4 09:32:56 2023
Return Code: 0
Run Time:00h:00m:00s
Copied /home/awhite/Documents/Projects/fpga_led_display/template_Implmnt/synwork/template_mult.srs to /home/awhite/Documents/Projects/fpga_led_display/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt
Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Wed Jan  4 09:32:56 2023
premap completed with warnings
# Wed Jan  4 09:32:56 2023
Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on template_syn|template_Implmnt
Running: map (Map) on template_syn|template_Implmnt
# Wed Jan  4 09:32:56 2023
License granted for 4 parallel jobs
Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Wed Jan  4 09:32:56 2023
Copied /home/awhite/Documents/Projects/fpga_led_display/template_Implmnt/synwork/template_m.srm to /home/awhite/Documents/Projects/fpga_led_display/template_Implmnt/template.srm
fpga_mapper completed with warnings
# Wed Jan  4 09:33:01 2023
Return Code: 1
Run Time:00h:00m:05s
Complete: Map on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt
exit status=0
exit status=0
Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.
==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/awhite/lscc/iCEcube2.2020.12/synpbase
#OS: Linux
#Hostname: otherbarry
# Wed Jan  4 09:32:54 2023
#Implementation: template_Implmnt
Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Running on host :otherbarry
@N:: Running Verilog Compiler in System Verilog mode
@N:: Running Verilog Compiler in Multiple File Compilation Unit mode
@I::"/home/awhite/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/awhite/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/awhite/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/awhite/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/awhite/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/awhite/Documents/Projects/fpga_led_display/src/main.v" (library work)
@W: CS133 :"/home/awhite/Documents/Projects/fpga_led_display/src/main.v":119:18:119:28|Ignoring property syn_noprune
@W: CS133 :"/home/awhite/Documents/Projects/fpga_led_display/src/main.v":127:54:127:64|Ignoring property syn_noprune
@I::"/home/awhite/Documents/Projects/fpga_led_display/src/brightness.v" (library work)
@I::"/home/awhite/Documents/Projects/fpga_led_display/src/clock_divider.v" (library work)
@I::"/home/awhite/Documents/Projects/fpga_led_display/src/control_module.v" (library work)
@I::"/home/awhite/Documents/Projects/fpga_led_display/src/debug_uart_rx.v" (library work)
@I::"/home/awhite/Documents/Projects/fpga_led_display/src/debugger.v" (library work)
@I::"/home/awhite/Documents/Projects/fpga_led_display/src/framebuffer.v" (library work)
@I::"/home/awhite/Documents/Projects/fpga_led_display/src/framebuffer_fetch.v" (library work)
@I::"/home/awhite/Documents/Projects/fpga_led_display/src/matrix_scan.v" (library work)
@I::"/home/awhite/Documents/Projects/fpga_led_display/src/newram.v" (library work)
@I::"/home/awhite/Documents/Projects/fpga_led_display/src/newram2.v" (library work)
@I::"/home/awhite/Documents/Projects/fpga_led_display/src/pixel_split.v" (library work)
@I::"/home/awhite/Documents/Projects/fpga_led_display/src/rgb565.v" (library work)
@I::"/home/awhite/Documents/Projects/fpga_led_display/src/syncore_ram.v" (library work)
@I::"/home/awhite/Documents/Projects/fpga_led_display/src/timeout.v" (library work)
@I::"/home/awhite/Documents/Projects/fpga_led_display/src/uart_tx.v" (library work)
@I::"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/dpram.v" (library work)
@I:"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/dpram.v":"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/utils.vh" (library work)
@I::"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/mpram.v" (library work)
@I::"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/mpram_gen.v" (library work)
@I::"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/mrram.v" (library work)
@I::"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/mpram_xor.v" (library work)
@I::"/home/awhite/Documents/Projects/fpga_led_display/src/new_pll.v" (library work)
Verilog syntax check successful!
File /home/awhite/Documents/Projects/fpga_led_display/src/main.v changed - recompiling
File /home/awhite/Documents/Projects/fpga_led_display/src/clock_divider.v changed - recompiling
File /home/awhite/Documents/Projects/fpga_led_display/src/matrix_scan.v changed - recompiling
Selecting top level module main
@N: CG364 :"/home/awhite/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v":698:7:698:19|Synthesizing module SB_PLL40_CORE in library work.
@N: CG364 :"/home/awhite/Documents/Projects/fpga_led_display/src/new_pll.v":13:7:13:9|Synthesizing module pll in library work.
@W: CG781 :"/home/awhite/Documents/Projects/fpga_led_display/src/new_pll.v":25:10:25:12|Input EXTFEEDBACK on instance uut is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.
@W: CG781 :"/home/awhite/Documents/Projects/fpga_led_display/src/new_pll.v":25:10:25:12|Input DYNAMICDELAY on instance uut is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.
@W: CG781 :"/home/awhite/Documents/Projects/fpga_led_display/src/new_pll.v":25:10:25:12|Input SDI on instance uut is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.
@W: CG781 :"/home/awhite/Documents/Projects/fpga_led_display/src/new_pll.v":25:10:25:12|Input SCLK on instance uut is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.
@W: CG781 :"/home/awhite/Documents/Projects/fpga_led_display/src/new_pll.v":25:10:25:12|Input LATCHINPUTVALUE on instance uut is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.
@N: CG364 :"/home/awhite/Documents/Projects/fpga_led_display/src/timeout.v":9:7:9:13|Synthesizing module timeout in library work.
	COUNTER_WIDTH=32'b00000000000000000000000000000100
   Generated name = timeout_4s
@N: CG364 :"/home/awhite/Documents/Projects/fpga_led_display/src/clock_divider.v":7:7:7:19|Synthesizing module clock_divider in library work.
	CLK_DIV_WIDTH=32'b00000000000000000000000000000010
	CLK_DIV_COUNT=32'b00000000000000000000000000000011
   Generated name = clock_divider_2s_3s
@N: CG364 :"/home/awhite/Documents/Projects/fpga_led_display/src/timeout.v":9:7:9:13|Synthesizing module timeout in library work.
	COUNTER_WIDTH=32'b00000000000000000000000000000111
   Generated name = timeout_7s
@N: CG364 :"/home/awhite/Documents/Projects/fpga_led_display/src/timeout.v":9:7:9:13|Synthesizing module timeout in library work.
	COUNTER_WIDTH=32'b00000000000000000000000000000110
   Generated name = timeout_6s
@N: CG364 :"/home/awhite/Documents/Projects/fpga_led_display/src/timeout.v":9:7:9:13|Synthesizing module timeout in library work.
	COUNTER_WIDTH=32'b00000000000000000000000000001010
   Generated name = timeout_10s
@N: CG364 :"/home/awhite/Documents/Projects/fpga_led_display/src/matrix_scan.v":1:7:1:17|Synthesizing module matrix_scan in library work.
@N: CG364 :"/home/awhite/Documents/Projects/fpga_led_display/src/timeout.v":9:7:9:13|Synthesizing module timeout in library work.
	COUNTER_WIDTH=32'b00000000000000000000000000000010
   Generated name = timeout_2s
@N: CG364 :"/home/awhite/Documents/Projects/fpga_led_display/src/framebuffer_fetch.v":1:7:1:23|Synthesizing module framebuffer_fetch in library work.
@W: CS263 :"/home/awhite/Documents/Projects/fpga_led_display/src/framebuffer_fetch.v":40:11:40:28|Port-width mismatch for port counter. The port definition is 2 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@N: CG364 :"/home/awhite/Documents/Projects/fpga_led_display/src/debug_uart_rx.v":25:7:25:19|Synthesizing module debug_uart_rx in library work.
	TICKS_PER_BIT=6'b110001
	TICKS_PER_BIT_SIZE=32'b00000000000000000000000000000110
	TICKS_TO_BIT=32'b00000000000000000000000000110000
	TICKS_TO_MIDLE=32'b00000000000000000000000000011000
	STATE_IDLE=5'b00001
	STATE_RECEIVE_START=5'b00010
	STATE_RECEIVE_DATA=5'b00100
	STATE_RECEIVE_STOP=5'b01000
	STATE_DONE=5'b10000
   Generated name = debug_uart_rx_49_6s_48_24_1_2_4_8_16
@W: CG532 :"/home/awhite/Documents/Projects/fpga_led_display/src/debug_uart_rx.v":67:4:67:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@N: CG364 :"/home/awhite/Documents/Projects/fpga_led_display/src/control_module.v":1:7:1:20|Synthesizing module control_module in library work.
@N: CG364 :"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/mpram.v":36:7:36:11|Synthesizing module mpram in library work.
	MEMD=32'b00000000000000000001000000000000
	DATAW=32'b00000000000000000000000000010000
	nRPORTS=32'b00000000000000000000000000000010
	nWPORTS=32'b00000000000000000000000000000001
	TYPE=24'b010110000100111101010010
	BYP=24'b010100100100010001010111
	IFILE=64'b0110100101101110011010010111010001011111011100100110000101101101
	ADDRW=32'b00000000000000000000000000001100
	l2nW=32'b00000000000000000000000000000000
	nBitsXOR=32'b00000000000000000000000000000000
	nBitsBIN=32'b00000000000000000000000000000000
	nBits1HT=32'b00000000000000000000000000000000
	AUTOTYPE=48'b010011000101011001010100001100010100100001010100
	iTYPE=48'b000000000000000000000000010110000100111101010010
	WAW=1'b1
	RAW=1'b1
	RDW=1'b1
   Generated name = mpram_Z1
@N: CG364 :"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/mrram.v":37:7:37:11|Synthesizing module mrram in library work.
	MEMD=32'b00000000000000000001000000000000
	DATAW=32'b00000000000000000000000000010000
	nRPORTS=32'b00000000000000000000000000000010
	BYPASS=32'b00000000000000000000000000000010
	IZERO=32'b00000000000000000000000000000000
	IFILE=64'b0110100101101110011010010111010001011111011100100110000101101101
	ADDRW=32'b00000000000000000000000000001100
   Generated name = mrram_4096s_16s_2s_2_0s_init_ram_12s
@N: CG364 :"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/mpram_gen.v":36:7:36:15|Synthesizing module mpram_gen in library work.
	MEMD=32'b00000000000000000001000000000000
	DATAW=32'b00000000000000000000000000010000
	nRPORTS=32'b00000000000000000000000000000001
	nWPORTS=32'b00000000000000000000000000000001
	IZERO=32'b00000000000000000000000000000000
	IFILE=64'b0110100101101110011010010111010001011111011100100110000101101101
	ADDRW=32'b00000000000000000000000000001100
   Generated name = mpram_gen_4096s_16s_1s_1s_0s_init_ram_12s
@W: CG371 :"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/mpram_gen.v":60:23:60:31|Cannot find data file init_ram.hex for task $readmemh
@W: CG532 :"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/mpram_gen.v":56:2:56:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@N: CL134 :"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/mpram_gen.v":62:2:62:7|Found RAM mem, depth=4096, width=16
@N: CG364 :"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/dpram.v":36:7:36:11|Synthesizing module dpram in library work.
	MEMD=32'b00000000000000000001000000000000
	DATAW=32'b00000000000000000000000000010000
	BYPASS=32'b00000000000000000000000000000010
	IZERO=32'b00000000000000000000000000000000
	IFILE=64'b0110100101101110011010010111010001011111011100100110000101101101
   Generated name = dpram_4096s_16s_2_0s_init_ram
@W: CG133 :"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/mrram.v":58:10:58:10|Object _j_ is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"/home/awhite/Documents/Projects/fpga_led_display/src/newram2.v":26:12:26:18|Synthesizing module newram2 in library work.
@W: CG360 :"/home/awhite/Documents/Projects/fpga_led_display/src/newram2.v":109:8:109:12|Removing wire clk_b, as there is no assignment to it.
@N: CG364 :"/home/awhite/Documents/Projects/fpga_led_display/src/rgb565.v":1:7:1:12|Synthesizing module rgb565 in library work.
@N: CG364 :"/home/awhite/Documents/Projects/fpga_led_display/src/brightness.v":1:7:1:16|Synthesizing module brightness in library work.
@N: CG364 :"/home/awhite/Documents/Projects/fpga_led_display/src/pixel_split.v":1:7:1:17|Synthesizing module pixel_split in library work.
@N: CG364 :"/home/awhite/Documents/Projects/fpga_led_display/src/debug_uart_rx.v":25:7:25:19|Synthesizing module debug_uart_rx in library work.
	TICKS_PER_BIT=32'b00000000000000000000010001111010
	TICKS_PER_BIT_SIZE=32'b00000000000000000000000000001011
	TICKS_TO_BIT=32'b00000000000000000000010001111001
	TICKS_TO_MIDLE=32'b00000000000000000000001000111100
	STATE_IDLE=5'b00001
	STATE_RECEIVE_START=5'b00010
	STATE_RECEIVE_DATA=5'b00100
	STATE_RECEIVE_STOP=5'b01000
	STATE_DONE=5'b10000
   Generated name = debug_uart_rx_1146s_11s_1145s_572s_1_2_4_8_16
@W: CG532 :"/home/awhite/Documents/Projects/fpga_led_display/src/debug_uart_rx.v":67:4:67:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@N: CG364 :"/home/awhite/Documents/Projects/fpga_led_display/src/uart_tx.v":25:7:25:13|Synthesizing module uart_tx in library work.
	TICKS_PER_BIT=32'b00000000000000000000010001111010
	TICKS_PER_BIT_SIZE=32'b00000000000000000000000000001011
	STATE_IDLE=5'b00001
	STATE_SEND_START=5'b00010
	STATE_SEND_BITS=5'b00100
	STATE_SEND_STOP=5'b01000
	STATE_DONE=5'b10000
   Generated name = uart_tx_1146s_11s_1_2_4_8_16
@W: CG532 :"/home/awhite/Documents/Projects/fpga_led_display/src/uart_tx.v":67:1:67:7|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@N: CG364 :"/home/awhite/Documents/Projects/fpga_led_display/src/debugger.v":1:7:1:14|Synthesizing module debugger in library work.
	DIVIDER_TICKS_WIDTH=32'b00000000000000000000000000011001
	DIVIDER_TICKS=32'b00000000010110111000110110000000
	DATA_WIDTH=32'b00000000000000000000000010111000
	DATA_WIDTH_BASE2=32'b00000000000000000000000000001000
	UART_TICKS_PER_BIT=32'b00000000000000000000010001111010
	UART_TICKS_PER_BIT_SIZE=32'b00000000000000000000000000001011
	STATE_IDLE=5'b00001
	STATE_START=5'b00010
	STATE_SEND=5'b00100
	STATE_WAIT=5'b01000
   Generated name = debugger_25s_6000000s_184s_8s_1146s_11s_1_2_4_8
@W: CG532 :"/home/awhite/Documents/Projects/fpga_led_display/src/debugger.v":66:4:66:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@N: CG364 :"/home/awhite/Documents/Projects/fpga_led_display/src/main.v":2:7:2:10|Synthesizing module main in library work.
@W: CG360 :"/home/awhite/Documents/Projects/fpga_led_display/src/main.v":107:6:107:19|Removing wire clk_root_logic, as there is no assignment to it.
@N: CL201 :"/home/awhite/Documents/Projects/fpga_led_display/src/debugger.v":75:4:75:9|Trying to extract state machine for register currentState.
Extracted state machine for register currentState
State machine has 4 reachable states with original encodings of:
   0001
   0010
   0100
   1000
@N: CL201 :"/home/awhite/Documents/Projects/fpga_led_display/src/uart_tx.v":140:1:140:6|Trying to extract state machine for register currentState.
Extracted state machine for register currentState
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@N: CL201 :"/home/awhite/Documents/Projects/fpga_led_display/src/debug_uart_rx.v":169:4:169:9|Trying to extract state machine for register currentState.
Extracted state machine for register currentState
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@N: CL159 :"/home/awhite/Documents/Projects/fpga_led_display/src/newram2.v":57:8:57:17|Input PortAReset is unused.
@N: CL159 :"/home/awhite/Documents/Projects/fpga_led_display/src/newram2.v":60:8:60:15|Input PortBClk is unused.
@N: CL159 :"/home/awhite/Documents/Projects/fpga_led_display/src/newram2.v":62:28:62:38|Input PortBDataIn is unused.
@N: CL159 :"/home/awhite/Documents/Projects/fpga_led_display/src/newram2.v":63:8:63:23|Input PortBWriteEnable is unused.
@N: CL159 :"/home/awhite/Documents/Projects/fpga_led_display/src/newram2.v":64:8:64:17|Input PortBReset is unused.
@N: CL201 :"/home/awhite/Documents/Projects/fpga_led_display/src/control_module.v":116:1:116:6|Trying to extract state machine for register cmd_line_state.
Extracted state machine for register cmd_line_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL249 :"/home/awhite/Documents/Projects/fpga_led_display/src/control_module.v":116:1:116:6|Initial value is not supported on state machine cmd_line_state
@N: CL201 :"/home/awhite/Documents/Projects/fpga_led_display/src/debug_uart_rx.v":169:4:169:9|Trying to extract state machine for register currentState.
Extracted state machine for register currentState
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 80MB peak: 83MB)
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
Process completed successfully.
# Wed Jan  4 09:32:54 2023
###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
Process completed successfully.
# Wed Jan  4 09:32:54 2023
###########################################################]
@END
At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
Process completed successfully.
# Wed Jan  4 09:32:54 2023
###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/awhite/Documents/Projects/fpga_led_display/template_Implmnt/synwork/template_comp.srs changed - recompiling
At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
Process completed successfully.
# Wed Jan  4 09:32:56 2023
###########################################################]
Pre-mapping Report
# Wed Jan  4 09:32:56 2023
Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40
Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)
Reading constraint file: /home/awhite/Documents/Projects/fpga_led_display/template_syn_1.fdc
Adding property syn_pad_type_input, value "SB_LVCMOS" to view:work.main(verilog)
Adding property syn_pad_type_output, value "SB_LVCMOS" to view:work.main(verilog)
@L: /home/awhite/Documents/Projects/fpga_led_display/template_Implmnt/template_scck.rpt
Printing clock  summary report in "/home/awhite/Documents/Projects/fpga_led_display/template_Implmnt/template_scck.rpt" file
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 105MB)
Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 105MB)
Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 105MB)
Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 106MB)
Fixing fake multiple drivers on net pin8.
@N: BN115 :"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/mrram.v":74:6:74:12|Removing instance RPORTrpi\[1\]\.dpram_i (in view: work.mrram_4096s_16s_2s_2_0s_init_ram_12s_1(verilog)) of type view:work.dpram_4096s_16s_2_0s_init_ram_1_1(verilog) because it does not drive other instances.
@N: BN115 :"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/dpram.v":57:2:57:11|Removing instance dpram_inst (in view: work.dpram_4096s_16s_2_0s_init_ram_1_1(verilog)) of type view:work.mpram_gen_4096s_16s_1s_1s_0s_init_ram_12s_0_1(verilog) because it does not drive other instances.
@N: BN362 :"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/dpram.v":69:2:69:7|Removing sequential instance WData_r[15:0] (in view: work.dpram_4096s_16s_2_0s_init_ram_1_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/mpram_gen.v":62:2:62:7|Removing sequential instance RData[15:0] (in view: work.mpram_gen_4096s_16s_1s_1s_0s_init_ram_12s_0_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/mpram_gen.v":62:2:62:7|Removing sequential instance mem[7:0] (in view: work.mpram_gen_4096s_16s_1s_1s_0s_init_ram_12s_0_1(verilog)) of type view:PrimLib.ram1(prim) because it does not drive other instances.
@N: BN362 :"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/dpram.v":69:2:69:7|Removing sequential instance WEnb_r (in view: work.dpram_4096s_16s_2_0s_init_ram_1_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/dpram.v":69:2:69:7|Removing sequential instance WAddr_r[11:0] (in view: work.dpram_4096s_16s_2_0s_init_ram_1_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/dpram.v":69:2:69:7|Removing sequential instance RAddr_r[11:0] (in view: work.dpram_4096s_16s_2_0s_init_ram_1_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist main
Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)
Clock Summary
*****************
Start                                                                  Requested     Requested     Clock                                          Clock                Clock
Clock                                                                  Frequency     Period        Type                                           Group                Load
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock_divider_2s_3s|clk_out_keep                                       132.0 MHz     7.575         derived (from pll|clock_out_derived_clock)     my_c_other           240
debug_uart_rx_49_6s_48_24_1_2_4_8_16|currentState_derived_clock[0]     132.0 MHz     7.575         derived (from pll|clock_out_derived_clock)     my_c_other           283
my16mhzclk                                                             16.0 MHz      62.500        declared                                       my_c_other           0
myclk_root                                                             132.0 MHz     7.576         declared                                       default_clkgroup     0
pll|clock_out_derived_clock                                            132.0 MHz     7.575         derived (from my16mhzclk)                      my_c_other           564
============================================================================================================================================================================
Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/awhite/Documents/Projects/fpga_led_display/template_Implmnt/template.sap.
Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)
Encoding state machine currentState[4:0] (in view: work.debug_uart_rx_49_6s_48_24_1_2_4_8_16(verilog))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
Encoding state machine cmd_line_state[2:0] (in view: work.control_module(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine currentState[4:0] (in view: work.debug_uart_rx_1146s_11s_1145s_572s_1_2_4_8_16(verilog))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
Encoding state machine currentState[4:0] (in view: work.uart_tx_1146s_11s_1_2_4_8_16(verilog))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine currentState_1[3:0] (in view: work.debugger_25s_6000000s_184s_8s_1146s_11s_1_2_4_8(verilog))
original code -> new code
   0001 -> 00
   0010 -> 01
   0100 -> 10
   1000 -> 11
@N: MO225 :"/home/awhite/Documents/Projects/fpga_led_display/src/debugger.v":75:4:75:9|There are no possible illegal states for state machine currentState_1[3:0] (in view: work.debugger_25s_6000000s_184s_8s_1146s_11s_1_2_4_8(verilog)); safe FSM implementation is not required.
None
None
@W: MF511 |Found issues with constraints. Please check constraint checker report "/home/awhite/Documents/Projects/fpga_led_display/template_Implmnt/template_cck.rpt" .
Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)
Pre-mapping successful!
At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 51MB peak: 137MB)
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jan  4 09:32:56 2023
###########################################################]
Map & Optimize Report
# Wed Jan  4 09:32:56 2023
Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40
Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)
Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)
Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)
Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)
Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)
@W: BN132 :"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/dpram.v":69:2:69:7|Removing sequential instance fb.mpram_ins_p1.genblk1.mrram_ins.RPORTrpi[1].dpram_i.WAddr_r[11:0] because it is equivalent to instance fb.mpram_ins_p1.genblk1.mrram_ins.RPORTrpi[1].dpram_i.RAddr_r[11:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
Available hyper_sources - for debug and ip models
	None Found
@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file
            myclk_root
            my16mhzclk
@W: FX1039 :"/home/awhite/Documents/Projects/fpga_led_display/src/timeout.v":25:1:25:6|User-specified initial value defined for instance timeout_global_reset.start_latch is being ignored.
@W: FX1039 :"/home/awhite/Documents/Projects/fpga_led_display/src/matrix_scan.v":119:1:119:6|User-specified initial value defined for instance matscan1.state[1:0] is being ignored.
@W: FX1039 :"/home/awhite/Documents/Projects/fpga_led_display/src/matrix_scan.v":129:4:129:9|User-specified initial value defined for instance matscan1.brightness_mask[5:0] is being ignored.
@W: FX1039 :"/home/awhite/Documents/Projects/fpga_led_display/src/matrix_scan.v":74:4:74:9|User-specified initial value defined for instance matscan1.row_latch_state[1:0] is being ignored.
@W: FX1039 :"/home/awhite/Documents/Projects/fpga_led_display/src/timeout.v":25:1:25:6|User-specified initial value defined for instance matscan1.timeout_output_enable.start_latch is being ignored.
@W: FX1039 :"/home/awhite/Documents/Projects/fpga_led_display/src/timeout.v":25:1:25:6|User-specified initial value defined for instance matscan1.timeout_column_address.start_latch is being ignored.
@W: FX1039 :"/home/awhite/Documents/Projects/fpga_led_display/src/timeout.v":25:1:25:6|User-specified initial value defined for instance matscan1.timeout_clk_pixel_load_en.start_latch is being ignored.
@W: FX1039 :"/home/awhite/Documents/Projects/fpga_led_display/src/timeout.v":25:1:25:6|User-specified initial value defined for instance fb_f.timeout_pixel_load.start_latch is being ignored.
@W: FX1039 :"/home/awhite/Documents/Projects/fpga_led_display/src/timeout.v":25:1:25:6|User-specified initial value defined for instance ctrl.timeout_cmd_line_write.start_latch is being ignored.
@W: FX1039 :"/home/awhite/Documents/Projects/fpga_led_display/src/control_module.v":116:1:116:6|User-specified initial value defined for instance ctrl.brightness_enable[5:0] is being ignored.
@W: FX1039 :"/home/awhite/Documents/Projects/fpga_led_display/src/control_module.v":116:1:116:6|User-specified initial value defined for instance ctrl.cmd_line_addr_col[7:0] is being ignored.
@W: FX1039 :"/home/awhite/Documents/Projects/fpga_led_display/src/control_module.v":116:1:116:6|User-specified initial value defined for instance ctrl.rgb_enable[2:0] is being ignored.
@W: FX1039 :"/home/awhite/Documents/Projects/fpga_led_display/src/control_module.v":116:1:116:6|User-specified initial value defined for instance ctrl.cmd_line_addr_row[4:0] is being ignored.
@W: FX1039 :"/home/awhite/Documents/Projects/fpga_led_display/src/control_module.v":103:1:103:6|User-specified initial value defined for instance ctrl.ram_access_start_latch is being ignored.
@W: FX1039 :"/home/awhite/Documents/Projects/fpga_led_display/src/control_module.v":116:1:116:6|User-specified initial value defined for instance ctrl.ram_access_start is being ignored.
@W: FX1039 :"/home/awhite/Documents/Projects/fpga_led_display/src/debugger.v":75:4:75:9|User-specified initial value defined for instance mydebug.debug_bits[7:0] is being ignored.
@W: FX1039 :"/home/awhite/Documents/Projects/fpga_led_display/src/debugger.v":44:4:44:9|User-specified initial value defined for instance mydebug.count[24:0] is being ignored.
Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)
@N: MO231 :"/home/awhite/Documents/Projects/fpga_led_display/src/timeout.v":25:1:25:6|Found counter in view:work.matrix_scan(verilog) instance timeout_output_enable.counter[9:0]
@N: MO231 :"/home/awhite/Documents/Projects/fpga_led_display/src/timeout.v":25:1:25:6|Found counter in view:work.matrix_scan(verilog) instance timeout_column_address.counter[5:0]
@N: MO231 :"/home/awhite/Documents/Projects/fpga_led_display/src/timeout.v":25:1:25:6|Found counter in view:work.matrix_scan(verilog) instance timeout_clk_pixel_load_en.counter[6:0]
Encoding state machine cmd_line_state[2:0] (in view: work.control_module(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MO231 :"/home/awhite/Documents/Projects/fpga_led_display/src/control_module.v":116:1:116:6|Found counter in view:work.control_module(verilog) instance cmd_line_addr_col[7:0]
Encoding state machine currentState[4:0] (in view: work.debug_uart_rx_49_6s_48_24_1_2_4_8_16(verilog))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
@N: MO231 :"/home/awhite/Documents/Projects/fpga_led_display/src/debug_uart_rx.v":169:4:169:9|Found counter in view:work.debug_uart_rx_49_6s_48_24_1_2_4_8_16(verilog) instance bit_ticks_counter[5:0]
@N: BN362 :"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/mpram_gen.v":62:2:62:7|Removing sequential instance dpram_inst.RData[8] (in view: work.dpram_4096s_16s_2_0s_init_ram_1_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/mpram_gen.v":62:2:62:7|Removing sequential instance dpram_inst.RData[9] (in view: work.dpram_4096s_16s_2_0s_init_ram_1_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/mpram_gen.v":62:2:62:7|Removing sequential instance dpram_inst.RData[10] (in view: work.dpram_4096s_16s_2_0s_init_ram_1_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/mpram_gen.v":62:2:62:7|Removing sequential instance dpram_inst.RData[11] (in view: work.dpram_4096s_16s_2_0s_init_ram_1_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/mpram_gen.v":62:2:62:7|Removing sequential instance dpram_inst.RData[12] (in view: work.dpram_4096s_16s_2_0s_init_ram_1_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/mpram_gen.v":62:2:62:7|Removing sequential instance dpram_inst.RData[13] (in view: work.dpram_4096s_16s_2_0s_init_ram_1_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/mpram_gen.v":62:2:62:7|Removing sequential instance dpram_inst.RData[14] (in view: work.dpram_4096s_16s_2_0s_init_ram_1_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/mpram_gen.v":62:2:62:7|Removing sequential instance dpram_inst.RData[15] (in view: work.dpram_4096s_16s_2_0s_init_ram_1_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/dpram.v":69:2:69:7|Removing sequential instance WData_r[8] (in view: work.dpram_4096s_16s_2_0s_init_ram_1_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/dpram.v":69:2:69:7|Removing sequential instance WData_r[9] (in view: work.dpram_4096s_16s_2_0s_init_ram_1_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/dpram.v":69:2:69:7|Removing sequential instance WData_r[10] (in view: work.dpram_4096s_16s_2_0s_init_ram_1_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/dpram.v":69:2:69:7|Removing sequential instance WData_r[11] (in view: work.dpram_4096s_16s_2_0s_init_ram_1_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/dpram.v":69:2:69:7|Removing sequential instance WData_r[12] (in view: work.dpram_4096s_16s_2_0s_init_ram_1_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/dpram.v":69:2:69:7|Removing sequential instance WData_r[13] (in view: work.dpram_4096s_16s_2_0s_init_ram_1_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/dpram.v":69:2:69:7|Removing sequential instance WData_r[14] (in view: work.dpram_4096s_16s_2_0s_init_ram_1_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/dpram.v":69:2:69:7|Removing sequential instance WData_r[15] (in view: work.dpram_4096s_16s_2_0s_init_ram_1_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: MF179 :"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/dpram.v":79:47:79:65|Found 12 by 12 bit equality operator ('==') un1_bypass2 (in view: work.dpram_4096s_16s_2_0s_init_ram_1_0(verilog))
@N: BN362 :"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/mpram_gen.v":62:2:62:7|Removing sequential instance dpram_inst.RData[8] (in view: work.dpram_4096s_16s_2_0s_init_ram_0_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/mpram_gen.v":62:2:62:7|Removing sequential instance dpram_inst.RData[9] (in view: work.dpram_4096s_16s_2_0s_init_ram_0_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/mpram_gen.v":62:2:62:7|Removing sequential instance dpram_inst.RData[10] (in view: work.dpram_4096s_16s_2_0s_init_ram_0_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/mpram_gen.v":62:2:62:7|Removing sequential instance dpram_inst.RData[11] (in view: work.dpram_4096s_16s_2_0s_init_ram_0_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/mpram_gen.v":62:2:62:7|Removing sequential instance dpram_inst.RData[12] (in view: work.dpram_4096s_16s_2_0s_init_ram_0_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/mpram_gen.v":62:2:62:7|Removing sequential instance dpram_inst.RData[13] (in view: work.dpram_4096s_16s_2_0s_init_ram_0_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/mpram_gen.v":62:2:62:7|Removing sequential instance dpram_inst.RData[14] (in view: work.dpram_4096s_16s_2_0s_init_ram_0_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/mpram_gen.v":62:2:62:7|Removing sequential instance dpram_inst.RData[15] (in view: work.dpram_4096s_16s_2_0s_init_ram_0_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/dpram.v":69:2:69:7|Removing sequential instance WData_r[8] (in view: work.dpram_4096s_16s_2_0s_init_ram_0_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/dpram.v":69:2:69:7|Removing sequential instance WData_r[9] (in view: work.dpram_4096s_16s_2_0s_init_ram_0_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/dpram.v":69:2:69:7|Removing sequential instance WData_r[10] (in view: work.dpram_4096s_16s_2_0s_init_ram_0_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/dpram.v":69:2:69:7|Removing sequential instance WData_r[11] (in view: work.dpram_4096s_16s_2_0s_init_ram_0_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/dpram.v":69:2:69:7|Removing sequential instance WData_r[12] (in view: work.dpram_4096s_16s_2_0s_init_ram_0_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/dpram.v":69:2:69:7|Removing sequential instance WData_r[13] (in view: work.dpram_4096s_16s_2_0s_init_ram_0_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/dpram.v":69:2:69:7|Removing sequential instance WData_r[14] (in view: work.dpram_4096s_16s_2_0s_init_ram_0_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/dpram.v":69:2:69:7|Removing sequential instance WData_r[15] (in view: work.dpram_4096s_16s_2_0s_init_ram_0_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: MO129 :"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/dpram.v":69:2:69:7|Sequential instance fb.mpram_ins_p1.genblk1.mrram_ins.RPORTrpi[0].dpram_i.RAddr_r[0] is reduced to a combinational gate by constant propagation.
@N: MF179 :"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/dpram.v":78:47:78:65|Found 12 by 12 bit equality operator ('==') un1_bypass1 (in view: work.dpram_4096s_16s_2_0s_init_ram_0_0(verilog))
@N: MF179 :"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/dpram.v":79:47:79:65|Found 12 by 12 bit equality operator ('==') un1_bypass2 (in view: work.dpram_4096s_16s_2_0s_init_ram_0_0(verilog))
@N: BN362 :"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/mpram_gen.v":62:2:62:7|Removing sequential instance dpram_inst.RData[8] (in view: work.dpram_4096s_16s_2_0s_init_ram_0_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/mpram_gen.v":62:2:62:7|Removing sequential instance dpram_inst.RData[9] (in view: work.dpram_4096s_16s_2_0s_init_ram_0_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/mpram_gen.v":62:2:62:7|Removing sequential instance dpram_inst.RData[10] (in view: work.dpram_4096s_16s_2_0s_init_ram_0_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/mpram_gen.v":62:2:62:7|Removing sequential instance dpram_inst.RData[11] (in view: work.dpram_4096s_16s_2_0s_init_ram_0_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/mpram_gen.v":62:2:62:7|Removing sequential instance dpram_inst.RData[12] (in view: work.dpram_4096s_16s_2_0s_init_ram_0_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/mpram_gen.v":62:2:62:7|Removing sequential instance dpram_inst.RData[13] (in view: work.dpram_4096s_16s_2_0s_init_ram_0_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/mpram_gen.v":62:2:62:7|Removing sequential instance dpram_inst.RData[14] (in view: work.dpram_4096s_16s_2_0s_init_ram_0_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/mpram_gen.v":62:2:62:7|Removing sequential instance dpram_inst.RData[15] (in view: work.dpram_4096s_16s_2_0s_init_ram_0_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/dpram.v":69:2:69:7|Removing sequential instance WData_r[8] (in view: work.dpram_4096s_16s_2_0s_init_ram_0_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/dpram.v":69:2:69:7|Removing sequential instance WData_r[9] (in view: work.dpram_4096s_16s_2_0s_init_ram_0_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/dpram.v":69:2:69:7|Removing sequential instance WData_r[10] (in view: work.dpram_4096s_16s_2_0s_init_ram_0_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/dpram.v":69:2:69:7|Removing sequential instance WData_r[11] (in view: work.dpram_4096s_16s_2_0s_init_ram_0_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/dpram.v":69:2:69:7|Removing sequential instance WData_r[12] (in view: work.dpram_4096s_16s_2_0s_init_ram_0_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/dpram.v":69:2:69:7|Removing sequential instance WData_r[13] (in view: work.dpram_4096s_16s_2_0s_init_ram_0_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/dpram.v":69:2:69:7|Removing sequential instance WData_r[14] (in view: work.dpram_4096s_16s_2_0s_init_ram_0_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/dpram.v":69:2:69:7|Removing sequential instance WData_r[15] (in view: work.dpram_4096s_16s_2_0s_init_ram_0_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: MO129 :"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/dpram.v":69:2:69:7|Sequential instance fb.mpram_ins_p2.genblk1.mrram_ins.RPORTrpi[0].dpram_i.RAddr_r[0] is reduced to a combinational gate by constant propagation.
@N: MF179 :"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/dpram.v":78:47:78:65|Found 12 by 12 bit equality operator ('==') un1_bypass1 (in view: work.dpram_4096s_16s_2_0s_init_ram_0_1(verilog))
@N: MF179 :"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/dpram.v":79:47:79:65|Found 12 by 12 bit equality operator ('==') un1_bypass2 (in view: work.dpram_4096s_16s_2_0s_init_ram_0_1(verilog))
Encoding state machine currentState_1[3:0] (in view: work.debugger_25s_6000000s_184s_8s_1146s_11s_1_2_4_8(verilog))
original code -> new code
   0001 -> 00
   0010 -> 01
   0100 -> 10
   1000 -> 11
@N: MO225 :"/home/awhite/Documents/Projects/fpga_led_display/src/debugger.v":75:4:75:9|There are no possible illegal states for state machine currentState_1[3:0] (in view: work.debugger_25s_6000000s_184s_8s_1146s_11s_1_2_4_8(verilog)); safe FSM implementation is not required.
Encoding state machine currentState[4:0] (in view: work.debug_uart_rx_1146s_11s_1145s_572s_1_2_4_8_16(verilog))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
@N: MO231 :"/home/awhite/Documents/Projects/fpga_led_display/src/debug_uart_rx.v":169:4:169:9|Found counter in view:work.debug_uart_rx_1146s_11s_1145s_572s_1_2_4_8_16(verilog) instance bit_ticks_counter[10:0]
Encoding state machine currentState[4:0] (in view: work.uart_tx_1146s_11s_1_2_4_8_16(verilog))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
@N: MF794 |RAM dpram_inst.mem[7:0] required 3 registers during mapping
Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 138MB)
@W: BN132 :"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/dpram.v":69:2:69:7|Removing instance fb.mpram_ins_p2.genblk1.mrram_ins.RPORTrpi[0].dpram_i.WEnb_r because it is equivalent to instance fb.mpram_ins_p1.genblk1.mrram_ins.RPORTrpi[0].dpram_i.WEnb_r. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/dpram.v":69:2:69:7|Removing instance fb.mpram_ins_p1.genblk1.mrram_ins.RPORTrpi[1].dpram_i.WEnb_r because it is equivalent to instance fb.mpram_ins_p1.genblk1.mrram_ins.RPORTrpi[0].dpram_i.WEnb_r. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/dpram.v":69:2:69:7|Removing instance fb.mpram_ins_p2.genblk1.mrram_ins.RPORTrpi[0].dpram_i.RAddr_r[7] because it is equivalent to instance fb.mpram_ins_p1.genblk1.mrram_ins.RPORTrpi[0].dpram_i.RAddr_r[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/dpram.v":69:2:69:7|Removing instance fb.mpram_ins_p2.genblk1.mrram_ins.RPORTrpi[0].dpram_i.RAddr_r[8] because it is equivalent to instance fb.mpram_ins_p1.genblk1.mrram_ins.RPORTrpi[0].dpram_i.RAddr_r[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/dpram.v":69:2:69:7|Removing instance fb.mpram_ins_p2.genblk1.mrram_ins.RPORTrpi[0].dpram_i.RAddr_r[9] because it is equivalent to instance fb.mpram_ins_p1.genblk1.mrram_ins.RPORTrpi[0].dpram_i.RAddr_r[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/dpram.v":69:2:69:7|Removing instance fb.mpram_ins_p2.genblk1.mrram_ins.RPORTrpi[0].dpram_i.RAddr_r[10] because it is equivalent to instance fb.mpram_ins_p1.genblk1.mrram_ins.RPORTrpi[0].dpram_i.RAddr_r[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/dpram.v":69:2:69:7|Removing instance fb.mpram_ins_p2.genblk1.mrram_ins.RPORTrpi[0].dpram_i.RAddr_r[11] because it is equivalent to instance fb.mpram_ins_p1.genblk1.mrram_ins.RPORTrpi[0].dpram_i.RAddr_r[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/dpram.v":69:2:69:7|Removing instance fb.mpram_ins_p2.genblk1.mrram_ins.RPORTrpi[0].dpram_i.WData_r[0] because it is equivalent to instance fb.mpram_ins_p1.genblk1.mrram_ins.RPORTrpi[0].dpram_i.WData_r[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/dpram.v":69:2:69:7|Removing instance fb.mpram_ins_p1.genblk1.mrram_ins.RPORTrpi[1].dpram_i.WData_r[0] because it is equivalent to instance fb.mpram_ins_p1.genblk1.mrram_ins.RPORTrpi[0].dpram_i.WData_r[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 143MB)
@N: BN362 :"/home/awhite/Documents/Projects/fpga_led_display/src/timeout.v":25:1:25:6|Removing sequential instance fb_f.timeout_pixel_load.counter[1] (in view: work.main(verilog)) because it does not drive other instances.
@N: BN362 :"/home/awhite/Documents/Projects/fpga_led_display/src/timeout.v":25:1:25:6|Removing sequential instance fb_f.timeout_pixel_load.counter[0] (in view: work.main(verilog)) because it does not drive other instances.
@N: BN362 :"/home/awhite/Documents/Projects/fpga_led_display/src/timeout.v":25:1:25:6|Removing sequential instance ctrl.timeout_cmd_line_write.counter[1] (in view: work.main(verilog)) because it does not drive other instances.
@N: BN362 :"/home/awhite/Documents/Projects/fpga_led_display/src/timeout.v":25:1:25:6|Removing sequential instance ctrl.timeout_cmd_line_write.counter[0] (in view: work.main(verilog)) because it does not drive other instances.
Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 143MB)
Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 146MB)
Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 146MB)
Finished Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 146MB peak: 146MB)
Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 145MB peak: 146MB)
@N: BN362 :"/home/awhite/Documents/Projects/fpga_led_display/src/debugger.v":75:4:75:9|Removing sequential instance mydebug.current_position[0] (in view: work.main(verilog)) because it does not drive other instances.
Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 145MB peak: 146MB)
Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 160MB peak: 162MB)
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -2.05ns		 716 /       494
   2		0h:00m:02s		    -2.05ns		 693 /       494
@N: FX271 :"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/dpram.v":69:2:69:7|Replicating instance fb.mpram_ins_p1.genblk1\.mrram_ins.RPORTrpi\[0\]\.dpram_i.RAddr_r[11] (in view: work.main(verilog)) with 18 loads 2 times to improve timing.
@N: FX271 :"/home/awhite/Documents/Projects/fpga_led_display/src/debugger.v":75:4:75:9|Replicating instance mydebug.current_position[3] (in view: work.main(verilog)) with 28 loads 2 times to improve timing.
@N: FX271 :"/home/awhite/Documents/Projects/fpga_led_display/src/control_module.v":116:1:116:6|Replicating instance ctrl.ram_address[3] (in view: work.main(verilog)) with 36 loads 1 time to improve timing.
@N: FX271 :"/home/awhite/Documents/Projects/fpga_led_display/src/control_module.v":116:1:116:6|Replicating instance ctrl.ram_address[2] (in view: work.main(verilog)) with 36 loads 1 time to improve timing.
@N: FX271 :"/home/awhite/Documents/Projects/fpga_led_display/src/control_module.v":116:1:116:6|Replicating instance ctrl.ram_address[5] (in view: work.main(verilog)) with 36 loads 1 time to improve timing.
@N: FX271 :"/home/awhite/Documents/Projects/fpga_led_display/src/control_module.v":116:1:116:6|Replicating instance ctrl.ram_address[4] (in view: work.main(verilog)) with 36 loads 1 time to improve timing.
@N: FX271 :"/home/awhite/Documents/Projects/fpga_led_display/src/control_module.v":116:1:116:6|Replicating instance ctrl.ram_address[7] (in view: work.main(verilog)) with 36 loads 2 times to improve timing.
@N: FX271 :"/home/awhite/Documents/Projects/fpga_led_display/src/control_module.v":116:1:116:6|Replicating instance ctrl.ram_address[6] (in view: work.main(verilog)) with 36 loads 2 times to improve timing.
@N: FX271 :"/home/awhite/Documents/Projects/fpga_led_display/src/control_module.v":116:1:116:6|Replicating instance ctrl.ram_address[9] (in view: work.main(verilog)) with 36 loads 2 times to improve timing.
@N: FX271 :"/home/awhite/Documents/Projects/fpga_led_display/src/control_module.v":116:1:116:6|Replicating instance ctrl.ram_address[8] (in view: work.main(verilog)) with 36 loads 2 times to improve timing.
@N: FX271 :"/home/awhite/Documents/Projects/fpga_led_display/src/control_module.v":116:1:116:6|Replicating instance ctrl.ram_address[10] (in view: work.main(verilog)) with 36 loads 2 times to improve timing.
@N: FX271 :"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/dpram.v":83:4:83:5|Replicating instance fb.mpram_ins_p2.genblk1\.mrram_ins.RPORTrpi\[0\]\.dpram_i.RData[7] (in view: work.main(verilog)) with 3 loads 2 time(s) to improve timing.
@N: FX271 :"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/dpram.v":83:4:83:5|Replicating instance fb.mpram_ins_p2.genblk1\.mrram_ins.RPORTrpi\[0\]\.dpram_i.RData[6] (in view: work.main(verilog)) with 3 loads 2 time(s) to improve timing.
@N: FX271 :"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/dpram.v":83:4:83:5|Replicating instance fb.mpram_ins_p2.genblk1\.mrram_ins.RPORTrpi\[0\]\.dpram_i.RData[5] (in view: work.main(verilog)) with 3 loads 2 time(s) to improve timing.
@N: FX271 :"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/dpram.v":83:4:83:5|Replicating instance fb.mpram_ins_p2.genblk1\.mrram_ins.RPORTrpi\[0\]\.dpram_i.RData[4] (in view: work.main(verilog)) with 3 loads 2 time(s) to improve timing.
@N: FX271 :"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/dpram.v":83:4:83:5|Replicating instance fb.mpram_ins_p2.genblk1\.mrram_ins.RPORTrpi\[0\]\.dpram_i.RData[3] (in view: work.main(verilog)) with 3 loads 2 time(s) to improve timing.
@N: FX271 :"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/dpram.v":83:4:83:5|Replicating instance fb.mpram_ins_p2.genblk1\.mrram_ins.RPORTrpi\[0\]\.dpram_i.RData[2] (in view: work.main(verilog)) with 3 loads 2 time(s) to improve timing.
@N: FX271 :"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/dpram.v":83:4:83:5|Replicating instance fb.mpram_ins_p2.genblk1\.mrram_ins.RPORTrpi\[0\]\.dpram_i.RData[1] (in view: work.main(verilog)) with 3 loads 2 time(s) to improve timing.
@N: FX271 :"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/dpram.v":83:4:83:5|Replicating instance fb.mpram_ins_p2.genblk1\.mrram_ins.RPORTrpi\[0\]\.dpram_i.RData[0] (in view: work.main(verilog)) with 3 loads 2 time(s) to improve timing.
@N: FX271 :"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/dpram.v":83:4:83:5|Replicating instance fb.mpram_ins_p1.genblk1\.mrram_ins.RPORTrpi\[0\]\.dpram_i.RData[3] (in view: work.main(verilog)) with 3 loads 2 time(s) to improve timing.
@N: FX271 :"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/dpram.v":83:4:83:5|Replicating instance fb.mpram_ins_p1.genblk1\.mrram_ins.RPORTrpi\[0\]\.dpram_i.RData[4] (in view: work.main(verilog)) with 3 loads 2 time(s) to improve timing.
@N: FX271 :"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/dpram.v":83:4:83:5|Replicating instance fb.mpram_ins_p1.genblk1\.mrram_ins.RPORTrpi\[0\]\.dpram_i.RData[0] (in view: work.main(verilog)) with 3 loads 2 time(s) to improve timing.
@N: FX271 :"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/dpram.v":83:4:83:5|Replicating instance fb.mpram_ins_p1.genblk1\.mrram_ins.RPORTrpi\[0\]\.dpram_i.RData[1] (in view: work.main(verilog)) with 3 loads 2 time(s) to improve timing.
@N: FX271 :"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/dpram.v":83:4:83:5|Replicating instance fb.mpram_ins_p1.genblk1\.mrram_ins.RPORTrpi\[0\]\.dpram_i.RData[2] (in view: work.main(verilog)) with 3 loads 2 time(s) to improve timing.
@N: FX271 :"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/dpram.v":83:4:83:5|Replicating instance fb.mpram_ins_p1.genblk1\.mrram_ins.RPORTrpi\[0\]\.dpram_i.RData[5] (in view: work.main(verilog)) with 3 loads 2 time(s) to improve timing.
@N: FX271 :"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/dpram.v":83:4:83:5|Replicating instance fb.mpram_ins_p1.genblk1\.mrram_ins.RPORTrpi\[0\]\.dpram_i.RData[7] (in view: work.main(verilog)) with 3 loads 2 time(s) to improve timing.
@N: FX271 :"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/dpram.v":83:4:83:5|Replicating instance fb.mpram_ins_p1.genblk1\.mrram_ins.RPORTrpi\[0\]\.dpram_i.RData[6] (in view: work.main(verilog)) with 3 loads 2 time(s) to improve timing.
@N: FX271 :"/home/awhite/Documents/Projects/fpga_led_display/src/brightness.v":10:14:10:36|Replicating instance px_bottom.b_green.out_0 (in view: work.main(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"/home/awhite/Documents/Projects/fpga_led_display/src/brightness.v":10:14:10:36|Replicating instance px_top.b_green.out_0 (in view: work.main(verilog)) with 2 loads 1 time(s) to improve timing.
Timing driven replication report
Added 18 Registers via timing driven replication
Added 36 LUTs via timing driven replication
   3		0h:00m:02s		    -1.40ns		 729 /       512
   4		0h:00m:02s		    -1.09ns		 729 /       512
   5		0h:00m:03s		    -1.09ns		 732 /       512
@N: FX271 :"/home/awhite/Documents/Projects/fpga_led_display/src/Multiported-RAM/dpram.v":69:2:69:7|Replicating instance fb.mpram_ins_p1.genblk1\.mrram_ins.RPORTrpi\[0\]\.dpram_i.WAddr_r[11] (in view: work.main(verilog)) with 10 loads 1 time to improve timing.
@N: FX271 :"/home/awhite/Documents/Projects/fpga_led_display/src/brightness.v":10:14:10:36|Replicating instance px_top.b_red.out (in view: work.main(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"/home/awhite/Documents/Projects/fpga_led_display/src/brightness.v":10:14:10:36|Replicating instance px_top.b_blue.out (in view: work.main(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"/home/awhite/Documents/Projects/fpga_led_display/src/brightness.v":10:14:10:36|Replicating instance px_bottom.b_red.out (in view: work.main(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"/home/awhite/Documents/Projects/fpga_led_display/src/brightness.v":10:14:10:36|Replicating instance px_bottom.b_blue.out (in view: work.main(verilog)) with 2 loads 1 time(s) to improve timing.
Timing driven replication report
Added 1 Registers via timing driven replication
Added 4 LUTs via timing driven replication
   6		0h:00m:03s		    -1.09ns		 736 /       513
@N: FX1017 :"/home/awhite/Documents/Projects/fpga_led_display/src/main.v":109:4:109:15|SB_GB inserted on the net clk_root_0.
@N: FX1017 :|SB_GB inserted on the net fb.clk_a.
@N: FX1017 :"/home/awhite/Documents/Projects/fpga_led_display/src/main.v":160:1:160:6|SB_GB inserted on the net ram_a_reset.
@N: FX1017 :|SB_GB inserted on the net mydebug.current_position19.
@N: FX1017 :|SB_GB inserted on the net N_288.
@N: FX1017 :|SB_GB inserted on the net fb.un1_clk_a_0_0_i.
Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 160MB peak: 162MB)
Finished restoring hierarchy (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 161MB peak: 162MB)
@N: MT611 :|Automatically generated clock clock_divider_2s_3s|clk_out_keep is not used and is being removed
@N: MT611 :|Automatically generated clock debug_uart_rx_49_6s_48_24_1_2_4_8_16|currentState_derived_clock[0] is not used and is being removed
@S |Clock Optimization Summary
#### START OF CLOCK OPTIMIZATION REPORT #####[
0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 561 clock pin(s) of sequential element(s)
0 instances converted, 561 sequential instances remain driven by gated/generated clocks
================================================================================================================================ Gated/Generated Clocks ================================================================================================================================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance                                                                  Explanation
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       fb.clk_a_and_0       SB_LUT4                48         fb.mpram_ins_p2.genblk1.mrram_ins.RPORTrpi[0].dpram_i.dpram_inst.mem_mem_1_3     No gated clock conversion method for cell cell:sb_ice.SB_RAM2048x2
@K:CKID0002       new_pll_inst.uut     SB_PLL40_CORE          513        sync_fifo[0]                                                                     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
========================================================================================================================================================================================================================================================================================
##### END OF CLOCK OPTIMIZATION REPORT ######]
Start Writing Netlists (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 132MB peak: 162MB)
Writing Analyst data base /home/awhite/Documents/Projects/fpga_led_display/template_Implmnt/synwork/template_m.srm
Finished Writing Netlist Databases (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 159MB peak: 162MB)
Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF
@W: BW156 :"/home/awhite/Documents/Projects/fpga_led_display/template_syn_1.fdc":20:0:20:0|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@N: FX1056 |Writing EDF file: /home/awhite/Documents/Projects/fpga_led_display/template_Implmnt/template.edf
L-2016.09L+ice40
Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 160MB peak: 163MB)
Start final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 158MB peak: 163MB)
@N: MT615 |Found clock my16mhzclk with period 62.50ns
@N: MT615 |Found clock pll|clock_out_derived_clock with period 7.58ns
##### START OF TIMING REPORT #####[
# Timing Report written on Wed Jan  4 09:33:01 2023
#
Top view:               main
Requested Frequency:    16.0 MHz
Wire load mode:         top
Paths requested:        1
Constraint File(s):    /home/awhite/Documents/Projects/fpga_led_display/template_syn_1.fdc

@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.
Performance Summary
*******************
Worst slack in design: -6.934
                                Requested     Estimated     Requested     Estimated                 Clock                         Clock
Starting Clock                  Frequency     Frequency     Period        Period        Slack       Type                          Group
--------------------------------------------------------------------------------------------------------------------------------------------
my16mhzclk                      16.0 MHz      NA            62.500        NA            DCM/PLL     declared                      my_c_other
pll|clock_out_derived_clock     132.0 MHz     48.8 MHz      7.575         20.476        -6.934      derived (from my16mhzclk)     my_c_other
============================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack
@W: MT548 :"/home/awhite/Documents/Projects/fpga_led_display/template_syn_1.fdc":18:0:18:0|Source for clock myclk_root not found in netlist. Run the constraint checker to verify if constraints are applied correctly.
@W: MT548 :"/home/awhite/Documents/Projects/fpga_led_display/template_syn_1.fdc":24:0:24:0|Source for clock myclk_matrix not found in netlist. Run the constraint checker to verify if constraints are applied correctly.
@W: MT548 :"/home/awhite/Documents/Projects/fpga_led_display/template_syn_1.fdc":25:0:25:0|Source for clock myclk_debug not found in netlist. Run the constraint checker to verify if constraints are applied correctly.
Clock Relationships
*******************
Clocks                                                    |    rise  to  rise    |    fall  to  fall   |    rise  to  fall    |    fall  to  rise
---------------------------------------------------------------------------------------------------------------------------------------------------
Starting                     Ending                       |  constraint  slack   |  constraint  slack  |  constraint  slack   |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------
pll|clock_out_derived_clock  pll|clock_out_derived_clock  |  7.575       -6.934  |  7.575       0.824  |  3.658       -6.229  |  3.917       -4.587
===================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.
Interface Information
*********************
No IO constraint found
====================================
Detailed Report for Clock: pll|clock_out_derived_clock
====================================
Starting Points with Worst Slack
********************************
                                Starting                                                                    Arrival
Instance                        Reference                       Type        Pin     Net                     Time        Slack
                                Clock
------------------------------------------------------------------------------------------------------------------------------
mydebug.current_position[4]     pll|clock_out_derived_clock     SB_DFFS     Q       current_position[4]     0.796       -6.934
==============================================================================================================================
Ending Points with Worst Slack
******************************
                          Starting                                                                 Required
Instance                  Reference                       Type         Pin     Net                 Time         Slack
                          Clock
----------------------------------------------------------------------------------------------------------------------
mydebug.debug_bits[4]     pll|clock_out_derived_clock     SB_DFFER     D       debug_bits_6[4]     7.420        -6.934
======================================================================================================================
Worst Path Information
***********************
Path information for path number 1:
      Requested Period:                      7.575
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.420
    - Propagation time:                      14.354
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -6.934
    Number of logic level(s):                6
    Starting point:                          mydebug.current_position[4] / Q
    Ending point:                            mydebug.debug_bits[4] / D
    The start point is clocked by            pll|clock_out_derived_clock [rising] on pin C
    The end   point is clocked by            pll|clock_out_derived_clock [rising] on pin C
Instance / Net                                            Pin      Pin               Arrival     No. of
Name                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
mydebug.current_position[4]                  SB_DFFS      Q        Out     0.796     0.796       -
current_position[4]                          Net          -        -       1.599     -           7
mydebug.current_position_fast_RNI7AGD[3]     SB_LUT4      I0       In      -         2.395       -
mydebug.current_position_fast_RNI7AGD[3]     SB_LUT4      O        Out     0.661     3.056       -
un5_N_5_mux                                  Net          -        -       1.371     -           56
mydebug.debug_bits_RNO_18[4]                 SB_LUT4      I2       In      -         4.427       -
mydebug.debug_bits_RNO_18[4]                 SB_LUT4      O        Out     0.558     4.986       -
debug_bits_RNO_18[4]                         Net          -        -       1.371     -           1
mydebug.debug_bits_RNO_10[4]                 SB_LUT4      I0       In      -         6.357       -
mydebug.debug_bits_RNO_10[4]                 SB_LUT4      O        Out     0.661     7.018       -
debug_bits_RNO_10[4]                         Net          -        -       1.371     -           1
mydebug.debug_bits_RNO_4[4]                  SB_LUT4      I0       In      -         8.389       -
mydebug.debug_bits_RNO_4[4]                  SB_LUT4      O        Out     0.569     8.957       -
debug_bits_2_67_ns_1[6]                      Net          -        -       1.371     -           1
mydebug.debug_bits_RNO_0[4]                  SB_LUT4      I2       In      -         10.329      -
mydebug.debug_bits_RNO_0[4]                  SB_LUT4      O        Out     0.558     10.887      -
N_1013                                       Net          -        -       1.371     -           1
mydebug.debug_bits_RNO[4]                    SB_LUT4      I1       In      -         12.258      -
mydebug.debug_bits_RNO[4]                    SB_LUT4      O        Out     0.589     12.847      -
debug_bits_6[4]                              Net          -        -       1.507     -           1
mydebug.debug_bits[4]                        SB_DFFER     D        In      -         14.354      -
===========================================================================================================
Total path delay (propagation time + setup) of 14.509 is 4.548(31.3%) logic and 9.961(68.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
##### END OF TIMING REPORT #####]
Timing exceptions that could not be applied
None
Finished final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 159MB peak: 163MB)
Finished timing report (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 159MB peak: 163MB)
---------------------------------------
Resource Usage Report for main
Mapping to part: ice40lp8kcm81
Cell usage:
GND             34 uses
SB_CARRY        116 uses
SB_DFF          15 uses
SB_DFFE         54 uses
SB_DFFER        298 uses
SB_DFFES        1 use
SB_DFFNER       33 uses
SB_DFFNR        3 uses
SB_DFFNS        1 use
SB_DFFR         88 uses
SB_DFFS         21 uses
SB_GB           6 uses
SB_PLL40_CORE   1 use
SB_RAM2048x2    24 uses
VCC             34 uses
SB_LUT4         674 uses
I/O ports: 26
I/O primitives: 26
SB_IO          26 uses
I/O Register bits:                  0
Register bits not including I/Os:   514 (6%)
RAM/ROM usage summary
Block Rams : 24 of 32 (75%)
Total load per clock:
   my16mhzclk: 1
   pll|clock_out_derived_clock: 514
@S |Mapping Summary:
Total  LUTs: 674 (8%)
Distribution of All Consumed LUTs = LUT4
Distribution of All Consumed Luts 674 = 674
Mapper successful!
At Mapper Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 32MB peak: 163MB)
Process took 0h:00m:04s realtime, 0h:00m:04s cputime
# Wed Jan  4 09:33:01 2023
###########################################################]
Synthesis exit by 0.
Current Implementation template_Implmnt its sbt path: /home/awhite/Documents/Projects/fpga_led_display/template_Implmnt/sbt
Synthesis succeeded.
Synthesis runtime 7 seconds


"/home/awhite/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/edifparser" "/home/awhite/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P08.dev" "/home/awhite/Documents/Projects/fpga_led_display/template_Implmnt/template.edf " "/home/awhite/Documents/Projects/fpga_led_display/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/awhite/Documents/Projects/fpga_led_display/template_Implmnt/sbt/constraint/main_pcf_sbt.pcf " -c --devicename iCE40LP8K
Lattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29
Parsing edif file: /home/awhite/Documents/Projects/fpga_led_display/template_Implmnt/template.edf...
Parsing constraint file: /home/awhite/Documents/Projects/fpga_led_display/template_Implmnt/sbt/constraint/main_pcf_sbt.pcf...
start to read sdc/scf file /home/awhite/Documents/Projects/fpga_led_display/template_Implmnt/template.scf
sdc_reader OK /home/awhite/Documents/Projects/fpga_led_display/template_Implmnt/template.scf
SB_RAM SB_RAM2048x2 SB_RAM40_4K
Stored edif netlist at /home/awhite/Documents/Projects/fpga_led_display/template_Implmnt/sbt/netlist/oadb-main...
Warning: Removing the instance 'ctrl.ram_access_start_latch' because it is not driving any logic
Warning: The terminal fb.mpram_ins_p2.genblk1_mrram_ins.RPORTrpi_0__dpram_i.dpram_inst.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal fb.mpram_ins_p2.genblk1_mrram_ins.RPORTrpi_0__dpram_i.dpram_inst.mem_mem_0_1:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal fb.mpram_ins_p2.genblk1_mrram_ins.RPORTrpi_0__dpram_i.dpram_inst.mem_mem_0_2:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal fb.mpram_ins_p2.genblk1_mrram_ins.RPORTrpi_0__dpram_i.dpram_inst.mem_mem_0_3:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal fb.mpram_ins_p2.genblk1_mrram_ins.RPORTrpi_0__dpram_i.dpram_inst.mem_mem_1_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal fb.mpram_ins_p2.genblk1_mrram_ins.RPORTrpi_0__dpram_i.dpram_inst.mem_mem_1_1:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal fb.mpram_ins_p2.genblk1_mrram_ins.RPORTrpi_0__dpram_i.dpram_inst.mem_mem_1_2:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal fb.mpram_ins_p2.genblk1_mrram_ins.RPORTrpi_0__dpram_i.dpram_inst.mem_mem_1_3:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal fb.mpram_ins_p1.genblk1_mrram_ins.RPORTrpi_1__dpram_i.dpram_inst.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal fb.mpram_ins_p1.genblk1_mrram_ins.RPORTrpi_1__dpram_i.dpram_inst.mem_mem_0_1:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal fb.mpram_ins_p1.genblk1_mrram_ins.RPORTrpi_1__dpram_i.dpram_inst.mem_mem_0_2:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal fb.mpram_ins_p1.genblk1_mrram_ins.RPORTrpi_1__dpram_i.dpram_inst.mem_mem_0_3:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal fb.mpram_ins_p1.genblk1_mrram_ins.RPORTrpi_1__dpram_i.dpram_inst.mem_mem_1_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal fb.mpram_ins_p1.genblk1_mrram_ins.RPORTrpi_1__dpram_i.dpram_inst.mem_mem_1_1:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal fb.mpram_ins_p1.genblk1_mrram_ins.RPORTrpi_1__dpram_i.dpram_inst.mem_mem_1_2:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal fb.mpram_ins_p1.genblk1_mrram_ins.RPORTrpi_1__dpram_i.dpram_inst.mem_mem_1_3:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal fb.mpram_ins_p1.genblk1_mrram_ins.RPORTrpi_0__dpram_i.dpram_inst.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal fb.mpram_ins_p1.genblk1_mrram_ins.RPORTrpi_0__dpram_i.dpram_inst.mem_mem_0_1:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal fb.mpram_ins_p1.genblk1_mrram_ins.RPORTrpi_0__dpram_i.dpram_inst.mem_mem_0_2:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal fb.mpram_ins_p1.genblk1_mrram_ins.RPORTrpi_0__dpram_i.dpram_inst.mem_mem_0_3:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal fb.mpram_ins_p1.genblk1_mrram_ins.RPORTrpi_0__dpram_i.dpram_inst.mem_mem_1_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal fb.mpram_ins_p1.genblk1_mrram_ins.RPORTrpi_0__dpram_i.dpram_inst.mem_mem_1_1:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal fb.mpram_ins_p1.genblk1_mrram_ins.RPORTrpi_0__dpram_i.dpram_inst.mem_mem_1_2:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal fb.mpram_ins_p1.genblk1_mrram_ins.RPORTrpi_0__dpram_i.dpram_inst.mem_mem_1_3:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal ctrl.ram_write_enable:D is driven by non-default constant value VCC
write Timing Constraint to /home/awhite/Documents/Projects/fpga_led_display/template_Implmnt/sbt/Temp/sbt_temp.sdc
EDIF Parser succeeded
Top module is: main
EDF Parser run-time: 1 (sec)


"/home/awhite/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/awhite/Documents/Projects/fpga_led_display/template_Implmnt/sbt/netlist/oadb-main" --outdir "/home/awhite/Documents/Projects/fpga_led_display/template_Implmnt/sbt/outputs/placer" --device-file "/home/awhite/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/awhite/Documents/Projects/fpga_led_display/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/awhite/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/awhite/Documents/Projects/fpga_led_display/template_Implmnt/sbt/outputs/placer/main_pl.sdc"
Executing : /home/awhite/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/awhite/Documents/Projects/fpga_led_display/template_Implmnt/sbt/netlist/oadb-main --outdir /home/awhite/Documents/Projects/fpga_led_display/template_Implmnt/sbt/outputs/placer --device-file /home/awhite/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/awhite/Documents/Projects/fpga_led_display/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/awhite/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/awhite/Documents/Projects/fpga_led_display/template_Implmnt/sbt/outputs/placer/main_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:43:13
I2004: Option and Settings Summary
=============================================================
Device file          - /home/awhite/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/awhite/Documents/Projects/fpga_led_display/template_Implmnt/sbt/netlist/oadb-main
SDC file             - /home/awhite/Documents/Projects/fpga_led_display/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/awhite/Documents/Projects/fpga_led_display/template_Implmnt/sbt/outputs/placer
Timing library       - /home/awhite/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP8K.lib
Effort level         - std
I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/awhite/Documents/Projects/fpga_led_display/template_Implmnt/sbt/netlist/oadb-main/BFPGA_DESIGN_ep
I2065: Reading device file : /home/awhite/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully
I2053: Starting placement of the design
=============================================================
Input Design Statistics
    Number of LUTs      	:	674
    Number of DFFs      	:	513
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	116
    Number of RAMs      	:	24
    Number of ROMs      	:	0
    Number of IOs       	:	26
    Number of GBIOs     	:	0
    Number of GBs       	:	6
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1
Phase 1
I2077: Start design legalization
Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	231
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	36
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	44
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	311
    Total CARRYs inserted                                          	:	0
I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)
Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)
Phase 3
Info-1404: Inferred PLL generated clock at new_pll_inst.uut/PLLOUTCORE
Info-1404: Inferred PLL generated clock at new_pll_inst.uut/PLLOUTGLOBAL
Design Statistics after Packing
    Number of LUTs      	:	986
    Number of DFFs      	:	513
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	120
Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	481
        LUT, DFF and CARRY	:	32
    Combinational LogicCells
        Only LUT         	:	429
        CARRY Only       	:	44
        LUT with CARRY   	:	44
    LogicCells                  :	1030/7680
    PLBs                        :	143/960
    BRAMs                       :	24/32
    IOs and GBIOs               :	26/63
    PLLs                        :	1/1
I2088: Phase 3, elapsed time : 1.4 (sec)
Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)
Phase 5
I2088: Phase 5, elapsed time : 4.2 (sec)
Phase 6
I2088: Phase 6, elapsed time : 58.9 (sec)
Final Design Statistics
    Number of LUTs      	:	986
    Number of DFFs      	:	513
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	120
    Number of RAMs      	:	24
    Number of ROMs      	:	0
    Number of IOs       	:	26
    Number of GBIOs     	:	0
    Number of GBs       	:	6
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1
Device Utilization Summary
    LogicCells                  :	1030/7680
    PLBs                        :	236/960
    BRAMs                       :	24/32
    IOs and GBIOs               :	26/63
    PLLs                        :	1/1
#####################################################################
Placement Timing Summary
The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================
#####################################################################
                     Clock Summary
=====================================================================
Number of clocks: 3
Clock: my16mhzclk | Frequency: N/A | Target: 16.00 MHz
Clock: new_pll_inst.uut/PLLOUTCORE | Frequency: 40.54 MHz | Target: 132.00 MHz
Clock: new_pll_inst.uut/PLLOUTGLOBAL | Frequency: N/A | Target: 132.00 MHz
=====================================================================
                     End of Clock Summary
#####################################################################
I2054: Placement of design completed successfully
I2076: Placer run-time: 65.4 sec.


"/home/awhite/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/awhite/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P08.dev" "/home/awhite/Documents/Projects/fpga_led_display/template_Implmnt/sbt/netlist/oadb-main" --package CM81 --outdir "/home/awhite/Documents/Projects/fpga_led_display/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/awhite/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/awhite/Documents/Projects/fpga_led_display/template_Implmnt/sbt/outputs/placer/main_pl.sdc" --dst_sdc_file "/home/awhite/Documents/Projects/fpga_led_display/template_Implmnt/sbt/outputs/packer/main_pk.sdc" --devicename iCE40LP8K
Lattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46
Begin Packing...
initializing finish
Total HPWL cost is 5980
used logic cells: 1030
Design Rule Checking Succeeded
DRC Checker run-time: 0 (sec)


"/home/awhite/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/awhite/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P08.dev" "/home/awhite/Documents/Projects/fpga_led_display/template_Implmnt/sbt/netlist/oadb-main" --package CM81 --outdir "/home/awhite/Documents/Projects/fpga_led_display/template_Implmnt/sbt/outputs/packer" --translator "/home/awhite/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/awhite/Documents/Projects/fpga_led_display/template_Implmnt/sbt/outputs/placer/main_pl.sdc" --dst_sdc_file "/home/awhite/Documents/Projects/fpga_led_display/template_Implmnt/sbt/outputs/packer/main_pk.sdc" --devicename iCE40LP8K
Lattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46
Begin Packing...
initializing finish
Total HPWL cost is 5980
used logic cells: 1030
Translating sdc file /home/awhite/Documents/Projects/fpga_led_display/template_Implmnt/sbt/outputs/placer/main_pl.sdc...
Translated sdc file is /home/awhite/Documents/Projects/fpga_led_display/template_Implmnt/sbt/outputs/packer/main_pk.sdc
Packer succeeded
Packer run-time: 1 (sec)


"/home/awhite/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter" "/home/awhite/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P08.dev" "/home/awhite/Documents/Projects/fpga_led_display/template_Implmnt/sbt/netlist/oadb-main" "/home/awhite/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP8K.lib" "/home/awhite/Documents/Projects/fpga_led_display/template_Implmnt/sbt/outputs/packer/main_pk.sdc" --outdir "/home/awhite/Documents/Projects/fpga_led_display/template_Implmnt/sbt/outputs/router" --sdf_file "/home/awhite/Documents/Projects/fpga_led_display/template_Implmnt/sbt/outputs/simulation_netlist/main_sbt.sdf" --pin_permutation
SJRouter....
Executing : /home/awhite/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter /home/awhite/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P08.dev /home/awhite/Documents/Projects/fpga_led_display/template_Implmnt/sbt/netlist/oadb-main /home/awhite/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP8K.lib /home/awhite/Documents/Projects/fpga_led_display/template_Implmnt/sbt/outputs/packer/main_pk.sdc --outdir /home/awhite/Documents/Projects/fpga_led_display/template_Implmnt/sbt/outputs/router --sdf_file /home/awhite/Documents/Projects/fpga_led_display/template_Implmnt/sbt/outputs/simulation_netlist/main_sbt.sdf --pin_permutation
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:31:26
I1203: Reading Design main
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Info-1404: Inferred PLL generated clock at new_pll_inst.uut/PLLOUTCORE
Info-1404: Inferred PLL generated clock at new_pll_inst.uut/PLLOUTGLOBAL
Read device time: 11
I1209: Started routing
I1223: Total Nets : 1166
I1212: Iteration  1 :   206 unrouted : 4 seconds
I1212: Iteration  2 :    15 unrouted : 1 seconds
I1212: Iteration  3 :     3 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 6
I1206: Completed routing
I1204: Writing Design main
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 17 seconds
 total           341124K
"/home/awhite/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/netlister" --verilog "/home/awhite/Documents/Projects/fpga_led_display/template_Implmnt/sbt/outputs/simulation_netlist/main_sbt.v" --vhdl "/home/awhite/Documents/Projects/fpga_led_display/template_Implmnt/sbt/outputs/simulation_netlist/main_sbt.vhd" --lib "/home/awhite/Documents/Projects/fpga_led_display/template_Implmnt/sbt/netlist/oadb-main" --view rt --device "/home/awhite/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/awhite/Documents/Projects/fpga_led_display/template_Implmnt/sbt/outputs/packer/main_pk.sdc" --out-sdc-file "/home/awhite/Documents/Projects/fpga_led_display/template_Implmnt/sbt/outputs/netlister/main_sbt.sdc"
Lattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:46:40
Generating Verilog & VHDL netlist files ...
Writing /home/awhite/Documents/Projects/fpga_led_display/template_Implmnt/sbt/outputs/simulation_netlist/main_sbt.v
Writing /home/awhite/Documents/Projects/fpga_led_display/template_Implmnt/sbt/outputs/simulation_netlist/main_sbt.vhd
Netlister succeeded.
Netlister run-time: 8 (sec)


"/home/awhite/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/awhite/Documents/Projects/fpga_led_display/template_Implmnt/sbt/netlist/oadb-main" --lib-file "/home/awhite/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/awhite/Documents/Projects/fpga_led_display/template_Implmnt/sbt/outputs/netlister/main_sbt.sdc" --sdf-file "/home/awhite/Documents/Projects/fpga_led_display/template_Implmnt/sbt/outputs/simulation_netlist/main_sbt.sdf" --report-file "/home/awhite/Documents/Projects/fpga_led_display/template_Implmnt/sbt/outputs/timer/main_timing.rpt" --device-file "/home/awhite/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P08.dev" --timing-summary
Executing : /home/awhite/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/awhite/Documents/Projects/fpga_led_display/template_Implmnt/sbt/netlist/oadb-main --lib-file /home/awhite/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/awhite/Documents/Projects/fpga_led_display/template_Implmnt/sbt/outputs/netlister/main_sbt.sdc --sdf-file /home/awhite/Documents/Projects/fpga_led_display/template_Implmnt/sbt/outputs/simulation_netlist/main_sbt.sdf --report-file /home/awhite/Documents/Projects/fpga_led_display/template_Implmnt/sbt/outputs/timer/main_timing.rpt --device-file /home/awhite/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:29:54
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "pin3_clk_16mhz_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Info-1404: Inferred PLL generated clock at new_pll_inst.uut/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at new_pll_inst.uut/PLLOUTCORE
Timer run-time: 12 seconds
timer succeeded.


"/home/awhite/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/bitmap" "/home/awhite/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P08.dev" --design "/home/awhite/Documents/Projects/fpga_led_display/template_Implmnt/sbt/netlist/oadb-main" --device_name iCE40LP8K --package CM81 --outdir "/home/awhite/Documents/Projects/fpga_led_display/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot off --set_unused_io_nopullup
Lattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:45:52
Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded
Bitmap run-time: 2 (sec)