;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	MOV -4, <-20
	SUB @121, 106
	JMN 1, @-1
	ADD #0, 0
	DJN -1, @-20
	SUB -207, <-120
	ADD 240, 63
	SUB @121, 106
	SUB 412, 200
	DJN -1, @-20
	DJN -1, @-20
	JMN -207, @-120
	SUB @121, 103
	JMN 0, 2
	SLT 121, 0
	SUB @621, @803
	SLT 121, 0
	JMN <414, @600
	SLT 121, 0
	SLT 121, 0
	MOV -4, <-20
	SUB @121, 103
	DJN -1, @-20
	SUB @-127, 100
	SUB @121, 103
	JMN <121, 106
	SUB 1, <-1
	ADD 240, 63
	ADD 240, 63
	ADD 240, 63
	SUB 1, <-1
	ADD #270, <1
	ADD 240, -60
	JMP @42, #200
	MOV -1, <-20
	MOV -4, <-20
	MOV -4, <-20
	DJN -1, @-20
	DJN -1, @-20
	MOV -4, <-20
	JMP @42, #200
	MOV -4, <-20
	MOV -1, <-20
	JMN <121, 103
	SPL 0, <402
	DJN -1, @-20
	MOV -4, <-20
	ADD #0, 0
