From 3d11a0986eb93a8dc483f1926fc283f9c7bef015 Mon Sep 17 00:00:00 2001
From: Liming Wang <liming.wang@windriver.com>
Date: Thu, 10 Apr 2014 13:21:09 +0800
Subject: [PATCH 035/628] arm: zynq: slcr: Add support for SLCR register
 read/write.

git://github.com/Xilinx/linux-xlnx.git xilinx-v14.7
commit f381f649 Xilinx: ARM: SLCR: Added support for SLCR register read/write.

Signed-off-by: Anirudha Sarangi <anirudh@xhdrdevl6.(none)>
Signed-off-by: Liming Wang <liming.wang@windriver.com>
---
 arch/arm/mach-zynq/slcr.c |   25 +++++++++++++++++++++++++
 1 files changed, 25 insertions(+), 0 deletions(-)

diff --git a/arch/arm/mach-zynq/slcr.c b/arch/arm/mach-zynq/slcr.c
index 1836d5a..238025b 100644
--- a/arch/arm/mach-zynq/slcr.c
+++ b/arch/arm/mach-zynq/slcr.c
@@ -56,6 +56,31 @@ void zynq_slcr_system_reset(void)
 }
 
 /**
+ * xslcr_write - Write to a register in SLCR block
+ *
+ * @offset:	Register offset in SLCR block
+ * @val:	Value to write to the register
+ **/
+void xslcr_write(u32 val, u32 offset)
+{
+	writel(val, zynq_slcr_base + offset);
+}
+EXPORT_SYMBOL(xslcr_write);
+
+/**
+ * xslcr_read - Read a register in SLCR block
+ *
+ * @offset:	Register offset in SLCR block
+ *
+ * return:	Value read from the SLCR register
+ **/
+u32 xslcr_read(u32 offset)
+{
+	return readl(zynq_slcr_base + offset);
+}
+EXPORT_SYMBOL(xslcr_read);
+
+/**
  * zynq_slcr_cpu_start - Start cpu
  * @cpu:	cpu number
  */
-- 
1.7.5.4

