--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml top_level.twx top_level.ncd -o top_level.twr top_level.pcf

Design file:              top_level.ncd
Physical constraint file: top_level.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4747568 paths analyzed, 32721 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.802ns.
--------------------------------------------------------------------------------

Paths for end point sad_wrappings/g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_9x9/more_2 (SLICE_X41Y64.C5), 541 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.198ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sad_wrappings/g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_1_79 (FF)
  Destination:          sad_wrappings/g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_9x9/more_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.752ns (Levels of Logic = 6)
  Clock Path Skew:      -0.015ns (0.579 - 0.594)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sad_wrappings/g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_1_79 to sad_wrappings/g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_9x9/more_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y37.CQ       Tcko                  0.391   sad_wrappings/g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_1_80
                                                       sad_wrappings/g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_1_79
    SLICE_X26Y86.B6      net (fanout=20)       7.095   sad_wrappings/g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_1_79
    SLICE_X26Y86.B       Tilo                  0.203   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_9x9/Mmux_ndx[6]_X_16_o_wide_mux_178_OUT_1443
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/Mmux_ndx[6]_X_16_o_wide_mux_178_OUT_1528
    SLICE_X26Y86.A2      net (fanout=1)        1.229   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_9x9/Mmux_ndx[6]_X_16_o_wide_mux_178_OUT_1528
    SLICE_X26Y86.A       Tilo                  0.203   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_9x9/Mmux_ndx[6]_X_16_o_wide_mux_178_OUT_1443
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/Mmux_ndx[6]_X_16_o_wide_mux_178_OUT_914
    SLICE_X43Y55.B1      net (fanout=2)        3.863   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_9x9/Mmux_ndx[6]_X_16_o_wide_mux_178_OUT_914
    SLICE_X43Y55.B       Tilo                  0.259   sad_wrappings/N388
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/Mmux_ndx[6]_X_16_o_wide_mux_178_OUT_47_1
    SLICE_X49Y54.A5      net (fanout=7)        0.685   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/Mmux_ndx[6]_X_16_o_wide_mux_178_OUT_47
    SLICE_X49Y54.A       Tilo                  0.259   sad_wrappings/N517
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/Mmux_ndx[6]_X_16_o_wide_mux_178_OUT_2_f7_61_3
    SLICE_X38Y39.A3      net (fanout=23)       1.833   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/Mmux_ndx[6]_X_16_o_wide_mux_178_OUT_2_f7_612
    SLICE_X38Y39.A       Tilo                  0.203   sad_wrappings/N572
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_9x9/ndx[6]_ndx[6]_LessThan_178_o24_SW7
    SLICE_X41Y64.C5      net (fanout=1)        3.207   sad_wrappings/N341
    SLICE_X41Y64.CLK     Tas                   0.322   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_9x9/more<3>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_9x9/Mmux_ndx[6]_ndx[6]_mux_182_OUT31
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_9x9/more_2
    -------------------------------------------------  ---------------------------
    Total                                     19.752ns (1.840ns logic, 17.912ns route)
                                                       (9.3% logic, 90.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.959ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sad_wrappings/g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_1_81 (FF)
  Destination:          sad_wrappings/g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_9x9/more_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.951ns (Levels of Logic = 6)
  Clock Path Skew:      -0.055ns (0.579 - 0.634)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sad_wrappings/g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_1_81 to sad_wrappings/g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_9x9/more_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y14.AQ      Tcko                  0.447   sad_wrappings/g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_1_84
                                                       sad_wrappings/g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_1_81
    SLICE_X27Y89.D4      net (fanout=20)       6.903   sad_wrappings/g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_1_81
    SLICE_X27Y89.D       Tilo                  0.259   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_9x9/Mmux_ndx[6]_X_16_o_wide_mux_178_OUT_1444
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/Mmux_ndx[6]_X_16_o_wide_mux_178_OUT_1444
    SLICE_X26Y86.A6      net (fanout=1)        0.508   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_9x9/Mmux_ndx[6]_X_16_o_wide_mux_178_OUT_1444
    SLICE_X26Y86.A       Tilo                  0.203   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_9x9/Mmux_ndx[6]_X_16_o_wide_mux_178_OUT_1443
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/Mmux_ndx[6]_X_16_o_wide_mux_178_OUT_914
    SLICE_X43Y55.B1      net (fanout=2)        3.863   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_9x9/Mmux_ndx[6]_X_16_o_wide_mux_178_OUT_914
    SLICE_X43Y55.B       Tilo                  0.259   sad_wrappings/N388
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/Mmux_ndx[6]_X_16_o_wide_mux_178_OUT_47_1
    SLICE_X49Y54.A5      net (fanout=7)        0.685   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/Mmux_ndx[6]_X_16_o_wide_mux_178_OUT_47
    SLICE_X49Y54.A       Tilo                  0.259   sad_wrappings/N517
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/Mmux_ndx[6]_X_16_o_wide_mux_178_OUT_2_f7_61_3
    SLICE_X38Y39.A3      net (fanout=23)       1.833   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/Mmux_ndx[6]_X_16_o_wide_mux_178_OUT_2_f7_612
    SLICE_X38Y39.A       Tilo                  0.203   sad_wrappings/N572
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_9x9/ndx[6]_ndx[6]_LessThan_178_o24_SW7
    SLICE_X41Y64.C5      net (fanout=1)        3.207   sad_wrappings/N341
    SLICE_X41Y64.CLK     Tas                   0.322   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_9x9/more<3>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_9x9/Mmux_ndx[6]_ndx[6]_mux_182_OUT31
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_9x9/more_2
    -------------------------------------------------  ---------------------------
    Total                                     18.951ns (1.952ns logic, 16.999ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.422ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sad_wrappings/g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_1_81 (FF)
  Destination:          sad_wrappings/g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_9x9/more_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.488ns (Levels of Logic = 6)
  Clock Path Skew:      -0.055ns (0.579 - 0.634)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sad_wrappings/g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_1_81 to sad_wrappings/g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_9x9/more_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y14.AQ      Tcko                  0.447   sad_wrappings/g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_1_84
                                                       sad_wrappings/g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_1_81
    SLICE_X41Y87.C3      net (fanout=20)       7.398   sad_wrappings/g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_1_81
    SLICE_X41Y87.C       Tilo                  0.259   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_9x9/Mmux_ndx[6]_X_16_o_wide_mux_178_OUT_1529
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/Mmux_ndx[6]_X_16_o_wide_mux_178_OUT_1445
    SLICE_X41Y87.A2      net (fanout=1)        0.437   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_9x9/Mmux_ndx[6]_X_16_o_wide_mux_178_OUT_1445
    SLICE_X41Y87.A       Tilo                  0.259   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_9x9/Mmux_ndx[6]_X_16_o_wide_mux_178_OUT_1529
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/Mmux_ndx[6]_X_16_o_wide_mux_178_OUT_915
    SLICE_X43Y55.B2      net (fanout=2)        2.920   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_9x9/Mmux_ndx[6]_X_16_o_wide_mux_178_OUT_915
    SLICE_X43Y55.B       Tilo                  0.259   sad_wrappings/N388
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/Mmux_ndx[6]_X_16_o_wide_mux_178_OUT_47_1
    SLICE_X49Y54.A5      net (fanout=7)        0.685   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/Mmux_ndx[6]_X_16_o_wide_mux_178_OUT_47
    SLICE_X49Y54.A       Tilo                  0.259   sad_wrappings/N517
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/Mmux_ndx[6]_X_16_o_wide_mux_178_OUT_2_f7_61_3
    SLICE_X38Y39.A3      net (fanout=23)       1.833   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/Mmux_ndx[6]_X_16_o_wide_mux_178_OUT_2_f7_612
    SLICE_X38Y39.A       Tilo                  0.203   sad_wrappings/N572
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_9x9/ndx[6]_ndx[6]_LessThan_178_o24_SW7
    SLICE_X41Y64.C5      net (fanout=1)        3.207   sad_wrappings/N341
    SLICE_X41Y64.CLK     Tas                   0.322   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_9x9/more<3>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_9x9/Mmux_ndx[6]_ndx[6]_mux_182_OUT31
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_9x9/more_2
    -------------------------------------------------  ---------------------------
    Total                                     18.488ns (2.008ns logic, 16.480ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------

Paths for end point sad_wrappings/g_signed_sad[1].g_signed_sad_calc[4].i_sad_alg_9x9/more_2 (SLICE_X51Y26.C3), 541 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.241ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sad_wrappings/g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_1_79 (FF)
  Destination:          sad_wrappings/g_signed_sad[1].g_signed_sad_calc[4].i_sad_alg_9x9/more_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.681ns (Levels of Logic = 6)
  Clock Path Skew:      -0.043ns (0.454 - 0.497)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sad_wrappings/g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_1_79 to sad_wrappings/g_signed_sad[1].g_signed_sad_calc[4].i_sad_alg_9x9/more_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y37.CQ       Tcko                  0.391   sad_wrappings/g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_1_80
                                                       sad_wrappings/g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_1_79
    SLICE_X26Y86.B6      net (fanout=20)       7.095   sad_wrappings/g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_1_79
    SLICE_X26Y86.B       Tilo                  0.203   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_9x9/Mmux_ndx[6]_X_16_o_wide_mux_178_OUT_1443
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/Mmux_ndx[6]_X_16_o_wide_mux_178_OUT_1528
    SLICE_X26Y86.A2      net (fanout=1)        1.229   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_9x9/Mmux_ndx[6]_X_16_o_wide_mux_178_OUT_1528
    SLICE_X26Y86.A       Tilo                  0.203   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_9x9/Mmux_ndx[6]_X_16_o_wide_mux_178_OUT_1443
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/Mmux_ndx[6]_X_16_o_wide_mux_178_OUT_914
    SLICE_X43Y55.B1      net (fanout=2)        3.863   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_9x9/Mmux_ndx[6]_X_16_o_wide_mux_178_OUT_914
    SLICE_X43Y55.B       Tilo                  0.259   sad_wrappings/N388
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/Mmux_ndx[6]_X_16_o_wide_mux_178_OUT_47_1
    SLICE_X49Y54.A5      net (fanout=7)        0.685   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/Mmux_ndx[6]_X_16_o_wide_mux_178_OUT_47
    SLICE_X49Y54.A       Tilo                  0.259   sad_wrappings/N517
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/Mmux_ndx[6]_X_16_o_wide_mux_178_OUT_2_f7_61_3
    SLICE_X42Y17.A4      net (fanout=23)       3.815   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/Mmux_ndx[6]_X_16_o_wide_mux_178_OUT_2_f7_612
    SLICE_X42Y17.A       Tilo                  0.205   sad_wrappings/N684
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[4].i_sad_alg_9x9/ndx[6]_ndx[6]_LessThan_178_o24_SW7
    SLICE_X51Y26.C3      net (fanout=1)        1.152   sad_wrappings/N453
    SLICE_X51Y26.CLK     Tas                   0.322   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[4].i_sad_alg_9x9/more<3>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[4].i_sad_alg_9x9/Mmux_ndx[6]_ndx[6]_mux_182_OUT31
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[4].i_sad_alg_9x9/more_2
    -------------------------------------------------  ---------------------------
    Total                                     19.681ns (1.842ns logic, 17.839ns route)
                                                       (9.4% logic, 90.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.002ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sad_wrappings/g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_1_81 (FF)
  Destination:          sad_wrappings/g_signed_sad[1].g_signed_sad_calc[4].i_sad_alg_9x9/more_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.880ns (Levels of Logic = 6)
  Clock Path Skew:      -0.083ns (0.454 - 0.537)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sad_wrappings/g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_1_81 to sad_wrappings/g_signed_sad[1].g_signed_sad_calc[4].i_sad_alg_9x9/more_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y14.AQ      Tcko                  0.447   sad_wrappings/g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_1_84
                                                       sad_wrappings/g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_1_81
    SLICE_X27Y89.D4      net (fanout=20)       6.903   sad_wrappings/g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_1_81
    SLICE_X27Y89.D       Tilo                  0.259   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_9x9/Mmux_ndx[6]_X_16_o_wide_mux_178_OUT_1444
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/Mmux_ndx[6]_X_16_o_wide_mux_178_OUT_1444
    SLICE_X26Y86.A6      net (fanout=1)        0.508   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_9x9/Mmux_ndx[6]_X_16_o_wide_mux_178_OUT_1444
    SLICE_X26Y86.A       Tilo                  0.203   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_9x9/Mmux_ndx[6]_X_16_o_wide_mux_178_OUT_1443
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/Mmux_ndx[6]_X_16_o_wide_mux_178_OUT_914
    SLICE_X43Y55.B1      net (fanout=2)        3.863   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_9x9/Mmux_ndx[6]_X_16_o_wide_mux_178_OUT_914
    SLICE_X43Y55.B       Tilo                  0.259   sad_wrappings/N388
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/Mmux_ndx[6]_X_16_o_wide_mux_178_OUT_47_1
    SLICE_X49Y54.A5      net (fanout=7)        0.685   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/Mmux_ndx[6]_X_16_o_wide_mux_178_OUT_47
    SLICE_X49Y54.A       Tilo                  0.259   sad_wrappings/N517
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/Mmux_ndx[6]_X_16_o_wide_mux_178_OUT_2_f7_61_3
    SLICE_X42Y17.A4      net (fanout=23)       3.815   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/Mmux_ndx[6]_X_16_o_wide_mux_178_OUT_2_f7_612
    SLICE_X42Y17.A       Tilo                  0.205   sad_wrappings/N684
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[4].i_sad_alg_9x9/ndx[6]_ndx[6]_LessThan_178_o24_SW7
    SLICE_X51Y26.C3      net (fanout=1)        1.152   sad_wrappings/N453
    SLICE_X51Y26.CLK     Tas                   0.322   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[4].i_sad_alg_9x9/more<3>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[4].i_sad_alg_9x9/Mmux_ndx[6]_ndx[6]_mux_182_OUT31
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[4].i_sad_alg_9x9/more_2
    -------------------------------------------------  ---------------------------
    Total                                     18.880ns (1.954ns logic, 16.926ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.465ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sad_wrappings/g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_1_81 (FF)
  Destination:          sad_wrappings/g_signed_sad[1].g_signed_sad_calc[4].i_sad_alg_9x9/more_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.417ns (Levels of Logic = 6)
  Clock Path Skew:      -0.083ns (0.454 - 0.537)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sad_wrappings/g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_1_81 to sad_wrappings/g_signed_sad[1].g_signed_sad_calc[4].i_sad_alg_9x9/more_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y14.AQ      Tcko                  0.447   sad_wrappings/g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_1_84
                                                       sad_wrappings/g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_1_81
    SLICE_X41Y87.C3      net (fanout=20)       7.398   sad_wrappings/g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_1_81
    SLICE_X41Y87.C       Tilo                  0.259   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_9x9/Mmux_ndx[6]_X_16_o_wide_mux_178_OUT_1529
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/Mmux_ndx[6]_X_16_o_wide_mux_178_OUT_1445
    SLICE_X41Y87.A2      net (fanout=1)        0.437   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_9x9/Mmux_ndx[6]_X_16_o_wide_mux_178_OUT_1445
    SLICE_X41Y87.A       Tilo                  0.259   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_9x9/Mmux_ndx[6]_X_16_o_wide_mux_178_OUT_1529
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/Mmux_ndx[6]_X_16_o_wide_mux_178_OUT_915
    SLICE_X43Y55.B2      net (fanout=2)        2.920   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_9x9/Mmux_ndx[6]_X_16_o_wide_mux_178_OUT_915
    SLICE_X43Y55.B       Tilo                  0.259   sad_wrappings/N388
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/Mmux_ndx[6]_X_16_o_wide_mux_178_OUT_47_1
    SLICE_X49Y54.A5      net (fanout=7)        0.685   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/Mmux_ndx[6]_X_16_o_wide_mux_178_OUT_47
    SLICE_X49Y54.A       Tilo                  0.259   sad_wrappings/N517
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/Mmux_ndx[6]_X_16_o_wide_mux_178_OUT_2_f7_61_3
    SLICE_X42Y17.A4      net (fanout=23)       3.815   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/Mmux_ndx[6]_X_16_o_wide_mux_178_OUT_2_f7_612
    SLICE_X42Y17.A       Tilo                  0.205   sad_wrappings/N684
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[4].i_sad_alg_9x9/ndx[6]_ndx[6]_LessThan_178_o24_SW7
    SLICE_X51Y26.C3      net (fanout=1)        1.152   sad_wrappings/N453
    SLICE_X51Y26.CLK     Tas                   0.322   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[4].i_sad_alg_9x9/more<3>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[4].i_sad_alg_9x9/Mmux_ndx[6]_ndx[6]_mux_182_OUT31
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[4].i_sad_alg_9x9/more_2
    -------------------------------------------------  ---------------------------
    Total                                     18.417ns (2.010ns logic, 16.407ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------

Paths for end point sad_wrappings/g_signed_sad[1].g_signed_sad_calc[5].i_sad_alg_9x9/less_2 (SLICE_X52Y15.A1), 812 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.442ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sad_wrappings/g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_1_79 (FF)
  Destination:          sad_wrappings/g_signed_sad[1].g_signed_sad_calc[5].i_sad_alg_9x9/less_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.515ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.489 - 0.497)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sad_wrappings/g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_1_79 to sad_wrappings/g_signed_sad[1].g_signed_sad_calc[5].i_sad_alg_9x9/less_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y37.CQ       Tcko                  0.391   sad_wrappings/g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_1_80
                                                       sad_wrappings/g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_1_79
    SLICE_X26Y86.B6      net (fanout=20)       7.095   sad_wrappings/g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_1_79
    SLICE_X26Y86.B       Tilo                  0.203   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_9x9/Mmux_ndx[6]_X_16_o_wide_mux_178_OUT_1443
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/Mmux_ndx[6]_X_16_o_wide_mux_178_OUT_1528
    SLICE_X26Y86.A2      net (fanout=1)        1.229   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_9x9/Mmux_ndx[6]_X_16_o_wide_mux_178_OUT_1528
    SLICE_X26Y86.A       Tilo                  0.203   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_9x9/Mmux_ndx[6]_X_16_o_wide_mux_178_OUT_1443
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/Mmux_ndx[6]_X_16_o_wide_mux_178_OUT_914
    SLICE_X43Y55.B1      net (fanout=2)        3.863   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_9x9/Mmux_ndx[6]_X_16_o_wide_mux_178_OUT_914
    SLICE_X43Y55.B       Tilo                  0.259   sad_wrappings/N388
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/Mmux_ndx[6]_X_16_o_wide_mux_178_OUT_47_1
    SLICE_X40Y41.C4      net (fanout=7)        1.596   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/Mmux_ndx[6]_X_16_o_wide_mux_178_OUT_47
    SLICE_X40Y41.C       Tilo                  0.205   sad_wrappings/N302
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/Mmux_ndx[6]_X_16_o_wide_mux_178_OUT_2_f7_61_2
    SLICE_X52Y22.D2      net (fanout=15)       2.596   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/Mmux_ndx[6]_X_16_o_wide_mux_178_OUT_2_f7_611
    SLICE_X52Y22.D       Tilo                  0.203   sad_wrappings/N462
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[5].i_sad_alg_9x9/ndx[6]_ndx[6]_LessThan_178_o24_SW2
    SLICE_X52Y15.A1      net (fanout=1)        1.383   sad_wrappings/N462
    SLICE_X52Y15.CLK     Tas                   0.289   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[5].i_sad_alg_9x9/less<4>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[5].i_sad_alg_9x9/Mmux_ndx[6]_ndx[6]_mux_183_OUT31
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[5].i_sad_alg_9x9/less_2
    -------------------------------------------------  ---------------------------
    Total                                     19.515ns (1.753ns logic, 17.762ns route)
                                                       (9.0% logic, 91.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sad_wrappings/g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_1_81 (FF)
  Destination:          sad_wrappings/g_signed_sad[1].g_signed_sad_calc[5].i_sad_alg_9x9/less_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.714ns (Levels of Logic = 6)
  Clock Path Skew:      -0.048ns (0.489 - 0.537)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sad_wrappings/g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_1_81 to sad_wrappings/g_signed_sad[1].g_signed_sad_calc[5].i_sad_alg_9x9/less_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y14.AQ      Tcko                  0.447   sad_wrappings/g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_1_84
                                                       sad_wrappings/g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_1_81
    SLICE_X27Y89.D4      net (fanout=20)       6.903   sad_wrappings/g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_1_81
    SLICE_X27Y89.D       Tilo                  0.259   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_9x9/Mmux_ndx[6]_X_16_o_wide_mux_178_OUT_1444
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/Mmux_ndx[6]_X_16_o_wide_mux_178_OUT_1444
    SLICE_X26Y86.A6      net (fanout=1)        0.508   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_9x9/Mmux_ndx[6]_X_16_o_wide_mux_178_OUT_1444
    SLICE_X26Y86.A       Tilo                  0.203   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_9x9/Mmux_ndx[6]_X_16_o_wide_mux_178_OUT_1443
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/Mmux_ndx[6]_X_16_o_wide_mux_178_OUT_914
    SLICE_X43Y55.B1      net (fanout=2)        3.863   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_9x9/Mmux_ndx[6]_X_16_o_wide_mux_178_OUT_914
    SLICE_X43Y55.B       Tilo                  0.259   sad_wrappings/N388
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/Mmux_ndx[6]_X_16_o_wide_mux_178_OUT_47_1
    SLICE_X40Y41.C4      net (fanout=7)        1.596   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/Mmux_ndx[6]_X_16_o_wide_mux_178_OUT_47
    SLICE_X40Y41.C       Tilo                  0.205   sad_wrappings/N302
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/Mmux_ndx[6]_X_16_o_wide_mux_178_OUT_2_f7_61_2
    SLICE_X52Y22.D2      net (fanout=15)       2.596   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/Mmux_ndx[6]_X_16_o_wide_mux_178_OUT_2_f7_611
    SLICE_X52Y22.D       Tilo                  0.203   sad_wrappings/N462
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[5].i_sad_alg_9x9/ndx[6]_ndx[6]_LessThan_178_o24_SW2
    SLICE_X52Y15.A1      net (fanout=1)        1.383   sad_wrappings/N462
    SLICE_X52Y15.CLK     Tas                   0.289   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[5].i_sad_alg_9x9/less<4>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[5].i_sad_alg_9x9/Mmux_ndx[6]_ndx[6]_mux_183_OUT31
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[5].i_sad_alg_9x9/less_2
    -------------------------------------------------  ---------------------------
    Total                                     18.714ns (1.865ns logic, 16.849ns route)
                                                       (10.0% logic, 90.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.666ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sad_wrappings/g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_1_81 (FF)
  Destination:          sad_wrappings/g_signed_sad[1].g_signed_sad_calc[5].i_sad_alg_9x9/less_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.251ns (Levels of Logic = 6)
  Clock Path Skew:      -0.048ns (0.489 - 0.537)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sad_wrappings/g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_1_81 to sad_wrappings/g_signed_sad[1].g_signed_sad_calc[5].i_sad_alg_9x9/less_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y14.AQ      Tcko                  0.447   sad_wrappings/g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_1_84
                                                       sad_wrappings/g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_1_81
    SLICE_X41Y87.C3      net (fanout=20)       7.398   sad_wrappings/g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_1_81
    SLICE_X41Y87.C       Tilo                  0.259   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_9x9/Mmux_ndx[6]_X_16_o_wide_mux_178_OUT_1529
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/Mmux_ndx[6]_X_16_o_wide_mux_178_OUT_1445
    SLICE_X41Y87.A2      net (fanout=1)        0.437   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_9x9/Mmux_ndx[6]_X_16_o_wide_mux_178_OUT_1445
    SLICE_X41Y87.A       Tilo                  0.259   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_9x9/Mmux_ndx[6]_X_16_o_wide_mux_178_OUT_1529
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/Mmux_ndx[6]_X_16_o_wide_mux_178_OUT_915
    SLICE_X43Y55.B2      net (fanout=2)        2.920   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_9x9/Mmux_ndx[6]_X_16_o_wide_mux_178_OUT_915
    SLICE_X43Y55.B       Tilo                  0.259   sad_wrappings/N388
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/Mmux_ndx[6]_X_16_o_wide_mux_178_OUT_47_1
    SLICE_X40Y41.C4      net (fanout=7)        1.596   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/Mmux_ndx[6]_X_16_o_wide_mux_178_OUT_47
    SLICE_X40Y41.C       Tilo                  0.205   sad_wrappings/N302
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/Mmux_ndx[6]_X_16_o_wide_mux_178_OUT_2_f7_61_2
    SLICE_X52Y22.D2      net (fanout=15)       2.596   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/Mmux_ndx[6]_X_16_o_wide_mux_178_OUT_2_f7_611
    SLICE_X52Y22.D       Tilo                  0.203   sad_wrappings/N462
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[5].i_sad_alg_9x9/ndx[6]_ndx[6]_LessThan_178_o24_SW2
    SLICE_X52Y15.A1      net (fanout=1)        1.383   sad_wrappings/N462
    SLICE_X52Y15.CLK     Tas                   0.289   sad_wrappings/g_signed_sad[1].g_signed_sad_calc[5].i_sad_alg_9x9/less<4>
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[5].i_sad_alg_9x9/Mmux_ndx[6]_ndx[6]_mux_183_OUT31
                                                       sad_wrappings/g_signed_sad[1].g_signed_sad_calc[5].i_sad_alg_9x9/less_2
    -------------------------------------------------  ---------------------------
    Total                                     18.251ns (1.921ns logic, 16.330ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point sad_wrappings/ndx_t_19 (SLICE_X36Y80.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.417ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sad_wrappings/ndx_t_19 (FF)
  Destination:          sad_wrappings/ndx_t_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.417ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sad_wrappings/ndx_t_19 to sad_wrappings/ndx_t_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y80.AQ      Tcko                  0.200   sad_wrappings/ndx_t<21>
                                                       sad_wrappings/ndx_t_19
    SLICE_X36Y80.A6      net (fanout=3)        0.027   sad_wrappings/ndx_t<19>
    SLICE_X36Y80.CLK     Tah         (-Th)    -0.190   sad_wrappings/ndx_t<21>
                                                       sad_wrappings/Mmux_ndx_t_next111
                                                       sad_wrappings/ndx_t_19
    -------------------------------------------------  ---------------------------
    Total                                      0.417ns (0.390ns logic, 0.027ns route)
                                                       (93.5% logic, 6.5% route)

--------------------------------------------------------------------------------

Paths for end point sad_wrappings/ndx_t_29 (SLICE_X36Y82.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.421ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sad_wrappings/ndx_t_29 (FF)
  Destination:          sad_wrappings/ndx_t_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.421ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sad_wrappings/ndx_t_29 to sad_wrappings/ndx_t_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y82.AQ      Tcko                  0.200   sad_wrappings/ndx_t<30>
                                                       sad_wrappings/ndx_t_29
    SLICE_X36Y82.A6      net (fanout=4)        0.031   sad_wrappings/ndx_t<29>
    SLICE_X36Y82.CLK     Tah         (-Th)    -0.190   sad_wrappings/ndx_t<30>
                                                       sad_wrappings/Mmux_ndx_t_next221
                                                       sad_wrappings/ndx_t_29
    -------------------------------------------------  ---------------------------
    Total                                      0.421ns (0.390ns logic, 0.031ns route)
                                                       (92.6% logic, 7.4% route)

--------------------------------------------------------------------------------

Paths for end point sad_wrappings/ndx_s_24 (SLICE_X41Y55.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.434ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sad_wrappings/ndx_s_24 (FF)
  Destination:          sad_wrappings/ndx_s_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.434ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sad_wrappings/ndx_s_24 to sad_wrappings/ndx_s_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y55.AQ      Tcko                  0.198   sad_wrappings/ndx_s<27>
                                                       sad_wrappings/ndx_s_24
    SLICE_X41Y55.A6      net (fanout=3)        0.021   sad_wrappings/ndx_s<24>
    SLICE_X41Y55.CLK     Tah         (-Th)    -0.215   sad_wrappings/ndx_s<27>
                                                       sad_wrappings/Mmux_ndx_s_next171
                                                       sad_wrappings/ndx_s_24
    -------------------------------------------------  ---------------------------
    Total                                      0.434ns (0.413ns logic, 0.021ns route)
                                                       (95.2% logic, 4.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: fx2Clk_in_BUFGP/BUFG/I0
  Logical resource: fx2Clk_in_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y7.I0
  Clock network: fx2Clk_in_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: sad_wrappings/f2h_s_rd<3>/CLK
  Logical resource: sad_wrappings/f2h_s_rd_0/CK
  Location pin: SLICE_X16Y43.CLK
  Clock network: fx2Clk_in_BUFGP
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: sad_wrappings/f2h_s_rd<3>/CLK
  Logical resource: sad_wrappings/f2h_s_rd_1/CK
  Location pin: SLICE_X16Y43.CLK
  Clock network: fx2Clk_in_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock fx2Clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fx2Clk_in      |   19.802|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 4747568 paths, 0 nets, and 81168 connections

Design statistics:
   Minimum period:  19.802ns{1}   (Maximum frequency:  50.500MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Jul 17 19:55:41 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 695 MB



