// Seed: 3054804103
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  wire id_3, id_4;
  tri0 id_5 = -1'b0;
  assign module_2.id_9 = 0;
endmodule
module module_1 (
    input wor id_0,
    output supply0 id_1,
    input uwire id_2
);
  localparam id_4 = 1, id_5 = id_4, id_6 = -1, id_7 = id_5, id_8 = id_8, id_9 = (-1), id_10 = id_6;
  module_0 modCall_1 (
      id_4,
      id_4
  );
  parameter id_11 = -1;
endmodule
module module_2 (
    input supply1 id_0,
    input wor id_1,
    input tri0 id_2,
    output uwire id_3,
    input wire id_4,
    input tri1 id_5,
    output logic id_6,
    input wor id_7
);
  id_9 :
  assert property (@(posedge -1'h0) 1)
  else begin : LABEL_0
    $clog2(96);
    ;
  end
  always_comb @(id_2) begin : LABEL_1
    id_6 <= -1;
  end
  `define pp_10 0
  logic id_11;
  module_0 modCall_1 (
      id_11,
      id_11
  );
endmodule
