
OBC_SDK_new.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f1c4  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000059c  0800f378  0800f378  0001f378  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0800f914  0800f914  0001f914  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0800f918  0800f918  0001f918  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         000001ec  20000000  0800f91c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  000201ec  2**0
                  CONTENTS
  7 .bss          00008014  200001ec  200001ec  000201ec  2**2
                  ALLOC
  8 ._user_heap_stack 00002000  20008200  20008200  000201ec  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  000201ec  2**0
                  CONTENTS, READONLY
 10 .debug_info   00022605  00000000  00000000  0002021c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00004ea1  00000000  00000000  00042821  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001d00  00000000  00000000  000476c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00001ab8  00000000  00000000  000493c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0000b387  00000000  00000000  0004ae80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0002856c  00000000  00000000  00056207  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    000f58d6  00000000  00000000  0007e773  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000050  00000000  00000000  00174049  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00008948  00000000  00000000  0017409c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .stab         000000b4  00000000  00000000  0017c9e4  2**2
                  CONTENTS, READONLY, DEBUGGING
 20 .stabstr      00000183  00000000  00000000  0017ca98  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200001ec 	.word	0x200001ec
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800f35c 	.word	0x0800f35c

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200001f0 	.word	0x200001f0
 80001ec:	0800f35c 	.word	0x0800f35c

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <Main_Task>:
bool LOW_POWER_MODE = 0;

/*
 * @brief Main Task/Thread
 */
void Main_Task(void const * argument){
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	b082      	sub	sp, #8
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	6078      	str	r0, [r7, #4]
    debug_printf("Starting Main function.\r\n");
 8000bd0:	4803      	ldr	r0, [pc, #12]	; (8000be0 <Main_Task+0x18>)
 8000bd2:	f002 f81d 	bl	8002c10 <debug_printf>
    while(1){
        osDelay(10000);
 8000bd6:	f242 7010 	movw	r0, #10000	; 0x2710
 8000bda:	f008 fe74 	bl	80098c6 <osDelay>
 8000bde:	e7fa      	b.n	8000bd6 <Main_Task+0xe>
 8000be0:	0800f37c 	.word	0x0800f37c

08000be4 <UHF_Task>:
}

/*
 * @brief main UHF Task/Thread
 */
void UHF_Task(void const * argument){
 8000be4:	b580      	push	{r7, lr}
 8000be6:	b082      	sub	sp, #8
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	6078      	str	r0, [r7, #4]
    debug_printf("Starting UHF function.\r\n");
 8000bec:	4803      	ldr	r0, [pc, #12]	; (8000bfc <UHF_Task+0x18>)
 8000bee:	f002 f80f 	bl	8002c10 <debug_printf>
    while(1){
        osDelay(10000);
 8000bf2:	f242 7010 	movw	r0, #10000	; 0x2710
 8000bf6:	f008 fe66 	bl	80098c6 <osDelay>
 8000bfa:	e7fa      	b.n	8000bf2 <UHF_Task+0xe>
 8000bfc:	0800f398 	.word	0x0800f398

08000c00 <ADCS_Task>:
}

/*
 * @brief main ADCS Task/Thread
 */
void ADCS_Task(void const * argument){
 8000c00:	b580      	push	{r7, lr}
 8000c02:	b082      	sub	sp, #8
 8000c04:	af00      	add	r7, sp, #0
 8000c06:	6078      	str	r0, [r7, #4]
    debug_printf("Starting ADCS function.\r\n");
 8000c08:	480b      	ldr	r0, [pc, #44]	; (8000c38 <ADCS_Task+0x38>)
 8000c0a:	f002 f801 	bl	8002c10 <debug_printf>
//        debug_printf("Did not command speed properly.\r\n");
//    else if(result == FAULT_PITCH_ANGLE)
//        debug_printf("Pitch did not stay constant!\r\n");
//    else if(result == FAULT_Y_RATE)
//        debug_printf("Did not go to 0 y-rate and then back up to Y-Thompson rate.\r\n");
    osMutexWait(ADCS_Active_Mutex, 500);
 8000c0e:	4b0b      	ldr	r3, [pc, #44]	; (8000c3c <ADCS_Task+0x3c>)
 8000c10:	681b      	ldr	r3, [r3, #0]
 8000c12:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000c16:	4618      	mov	r0, r3
 8000c18:	f008 fe76 	bl	8009908 <osMutexWait>
    ADCS_ACTIVE = 1;
 8000c1c:	4b08      	ldr	r3, [pc, #32]	; (8000c40 <ADCS_Task+0x40>)
 8000c1e:	2201      	movs	r2, #1
 8000c20:	701a      	strb	r2, [r3, #0]
    osMutexRelease(ADCS_Active_Mutex);
 8000c22:	4b06      	ldr	r3, [pc, #24]	; (8000c3c <ADCS_Task+0x3c>)
 8000c24:	681b      	ldr	r3, [r3, #0]
 8000c26:	4618      	mov	r0, r3
 8000c28:	f008 febe 	bl	80099a8 <osMutexRelease>
    while(1){
        osDelay(10000);
 8000c2c:	f242 7010 	movw	r0, #10000	; 0x2710
 8000c30:	f008 fe49 	bl	80098c6 <osDelay>
 8000c34:	e7fa      	b.n	8000c2c <ADCS_Task+0x2c>
 8000c36:	bf00      	nop
 8000c38:	0800f3b4 	.word	0x0800f3b4
 8000c3c:	20000238 	.word	0x20000238
 8000c40:	2000020c 	.word	0x2000020c

08000c44 <BatteryCapacity_Task>:
}

/*
 * @brief Task/Thread responsible for calculating battery capacity
 */
void BatteryCapacity_Task(void const * argument){
 8000c44:	b580      	push	{r7, lr}
 8000c46:	b092      	sub	sp, #72	; 0x48
 8000c48:	af00      	add	r7, sp, #0
 8000c4a:	6078      	str	r0, [r7, #4]
    debug_printf("Starting battery capacity function.\r\n");
 8000c4c:	4888      	ldr	r0, [pc, #544]	; (8000e70 <BatteryCapacity_Task+0x22c>)
 8000c4e:	f001 ffdf 	bl	8002c10 <debug_printf>
    float y_voltage, y_neg_current, y_pos_current;
    float z_voltage, z_neg_current, z_pos_current;
    float total_input_power;
    float total_output_power;

    uint32_t PreviousWakeTime = osKernelSysTick();
 8000c52:	f008 fe01 	bl	8009858 <osKernelSysTick>
 8000c56:	4603      	mov	r3, r0
 8000c58:	60fb      	str	r3, [r7, #12]

    while(1){
        READ_EPS_INPUT_CONDITION(&input_conditions);
 8000c5a:	f107 0336 	add.w	r3, r7, #54	; 0x36
 8000c5e:	4618      	mov	r0, r3
 8000c60:	f000 fdc4 	bl	80017ec <READ_EPS_INPUT_CONDITION>
        if((input_conditions & 0x20)==0x20){ // Charge Complete
 8000c64:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8000c66:	f003 0320 	and.w	r3, r3, #32
 8000c6a:	2b00      	cmp	r3, #0
 8000c6c:	d00f      	beq.n	8000c8e <BatteryCapacity_Task+0x4a>
            osMutexWait(Battery_Capacity_Mutex, 500);
 8000c6e:	4b81      	ldr	r3, [pc, #516]	; (8000e74 <BatteryCapacity_Task+0x230>)
 8000c70:	681b      	ldr	r3, [r3, #0]
 8000c72:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000c76:	4618      	mov	r0, r3
 8000c78:	f008 fe46 	bl	8009908 <osMutexWait>
            BATTERY_CAPACITY = original_battery_capacity;
 8000c7c:	4a7e      	ldr	r2, [pc, #504]	; (8000e78 <BatteryCapacity_Task+0x234>)
 8000c7e:	4b7f      	ldr	r3, [pc, #508]	; (8000e7c <BatteryCapacity_Task+0x238>)
 8000c80:	601a      	str	r2, [r3, #0]
            osMutexRelease(Battery_Capacity_Mutex);
 8000c82:	4b7c      	ldr	r3, [pc, #496]	; (8000e74 <BatteryCapacity_Task+0x230>)
 8000c84:	681b      	ldr	r3, [r3, #0]
 8000c86:	4618      	mov	r0, r3
 8000c88:	f008 fe8e 	bl	80099a8 <osMutexRelease>
 8000c8c:	e033      	b.n	8000cf6 <BatteryCapacity_Task+0xb2>
        }
        else{ // Not Fully Charged
            READ_EPS_5V_CURRENT(&Five_Bus_Current);
 8000c8e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000c92:	4618      	mov	r0, r3
 8000c94:	f000 fc72 	bl	800157c <READ_EPS_5V_CURRENT>
            READ_EPS_3V_CURRENT(&Three_Bus_Current);
 8000c98:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000c9c:	4618      	mov	r0, r3
 8000c9e:	f000 fc3b 	bl	8001518 <READ_EPS_3V_CURRENT>

            total_output_power = (5*Five_Bus_Current)+(3*Three_Bus_Current);
 8000ca2:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8000ca6:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 8000caa:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000cae:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8000cb2:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 8000cb6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8000cba:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000cbe:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
            osMutexWait(Battery_Capacity_Mutex, 500);
 8000cc2:	4b6c      	ldr	r3, [pc, #432]	; (8000e74 <BatteryCapacity_Task+0x230>)
 8000cc4:	681b      	ldr	r3, [r3, #0]
 8000cc6:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000cca:	4618      	mov	r0, r3
 8000ccc:	f008 fe1c 	bl	8009908 <osMutexWait>
            BATTERY_CAPACITY -= total_output_power/3600;
 8000cd0:	4b6a      	ldr	r3, [pc, #424]	; (8000e7c <BatteryCapacity_Task+0x238>)
 8000cd2:	ed93 7a00 	vldr	s14, [r3]
 8000cd6:	edd7 6a11 	vldr	s13, [r7, #68]	; 0x44
 8000cda:	ed9f 6a69 	vldr	s12, [pc, #420]	; 8000e80 <BatteryCapacity_Task+0x23c>
 8000cde:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8000ce2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000ce6:	4b65      	ldr	r3, [pc, #404]	; (8000e7c <BatteryCapacity_Task+0x238>)
 8000ce8:	edc3 7a00 	vstr	s15, [r3]
            osMutexRelease(Battery_Capacity_Mutex);
 8000cec:	4b61      	ldr	r3, [pc, #388]	; (8000e74 <BatteryCapacity_Task+0x230>)
 8000cee:	681b      	ldr	r3, [r3, #0]
 8000cf0:	4618      	mov	r0, r3
 8000cf2:	f008 fe59 	bl	80099a8 <osMutexRelease>
        }

        if((input_conditions & 0x40)==0x40){ // Charge in Progress
 8000cf6:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8000cf8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000cfc:	2b00      	cmp	r3, #0
 8000cfe:	d072      	beq.n	8000de6 <BatteryCapacity_Task+0x1a2>
            READ_EPS_SOLAR_X_VOLTAGE(&x_voltage);
 8000d00:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000d04:	4618      	mov	r0, r3
 8000d06:	f000 fa45 	bl	8001194 <READ_EPS_SOLAR_X_VOLTAGE>
            READ_EPS_SOLAR_X_NEG_CURRENT(&x_neg_current);
 8000d0a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000d0e:	4618      	mov	r0, r3
 8000d10:	f000 fa72 	bl	80011f8 <READ_EPS_SOLAR_X_NEG_CURRENT>
            READ_EPS_SOLAR_X_POS_CURRENT(&x_pos_current);
 8000d14:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000d18:	4618      	mov	r0, r3
 8000d1a:	f000 fa9f 	bl	800125c <READ_EPS_SOLAR_X_POS_CURRENT>

            READ_EPS_SOLAR_Y_VOLTAGE(&y_voltage);
 8000d1e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d22:	4618      	mov	r0, r3
 8000d24:	f000 facc 	bl	80012c0 <READ_EPS_SOLAR_Y_VOLTAGE>
            READ_EPS_SOLAR_Y_NEG_CURRENT(&y_neg_current);
 8000d28:	f107 0320 	add.w	r3, r7, #32
 8000d2c:	4618      	mov	r0, r3
 8000d2e:	f000 faf9 	bl	8001324 <READ_EPS_SOLAR_Y_NEG_CURRENT>
            READ_EPS_SOLAR_Y_POS_CURRENT(&y_pos_current);
 8000d32:	f107 031c 	add.w	r3, r7, #28
 8000d36:	4618      	mov	r0, r3
 8000d38:	f000 fb26 	bl	8001388 <READ_EPS_SOLAR_Y_POS_CURRENT>

            READ_EPS_SOLAR_Z_VOLTAGE(&z_voltage);
 8000d3c:	f107 0318 	add.w	r3, r7, #24
 8000d40:	4618      	mov	r0, r3
 8000d42:	f000 fb53 	bl	80013ec <READ_EPS_SOLAR_Z_VOLTAGE>
            READ_EPS_SOLAR_Z_NEG_CURRENT(&z_neg_current);
 8000d46:	f107 0314 	add.w	r3, r7, #20
 8000d4a:	4618      	mov	r0, r3
 8000d4c:	f000 fb80 	bl	8001450 <READ_EPS_SOLAR_Z_NEG_CURRENT>
            READ_EPS_SOLAR_Z_POS_CURRENT(&z_pos_current);
 8000d50:	f107 0310 	add.w	r3, r7, #16
 8000d54:	4618      	mov	r0, r3
 8000d56:	f000 fbad 	bl	80014b4 <READ_EPS_SOLAR_Z_POS_CURRENT>

            total_input_power = (x_voltage*(x_neg_current+x_pos_current));
 8000d5a:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8000d5e:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8000d62:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000d66:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8000d6a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000d6e:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
            total_input_power += (y_voltage*(y_neg_current+y_pos_current));
 8000d72:	ed97 7a08 	vldr	s14, [r7, #32]
 8000d76:	edd7 7a07 	vldr	s15, [r7, #28]
 8000d7a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000d7e:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8000d82:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000d86:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8000d8a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000d8e:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
            total_input_power += (z_voltage*(z_neg_current+z_pos_current));
 8000d92:	ed97 7a05 	vldr	s14, [r7, #20]
 8000d96:	edd7 7a04 	vldr	s15, [r7, #16]
 8000d9a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000d9e:	edd7 7a06 	vldr	s15, [r7, #24]
 8000da2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000da6:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8000daa:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000dae:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40

            osMutexWait(Battery_Capacity_Mutex, 500);
 8000db2:	4b30      	ldr	r3, [pc, #192]	; (8000e74 <BatteryCapacity_Task+0x230>)
 8000db4:	681b      	ldr	r3, [r3, #0]
 8000db6:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000dba:	4618      	mov	r0, r3
 8000dbc:	f008 fda4 	bl	8009908 <osMutexWait>
            BATTERY_CAPACITY += total_input_power/3600;
 8000dc0:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8000dc4:	eddf 6a2e 	vldr	s13, [pc, #184]	; 8000e80 <BatteryCapacity_Task+0x23c>
 8000dc8:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8000dcc:	4b2b      	ldr	r3, [pc, #172]	; (8000e7c <BatteryCapacity_Task+0x238>)
 8000dce:	edd3 7a00 	vldr	s15, [r3]
 8000dd2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000dd6:	4b29      	ldr	r3, [pc, #164]	; (8000e7c <BatteryCapacity_Task+0x238>)
 8000dd8:	edc3 7a00 	vstr	s15, [r3]
            osMutexRelease(Battery_Capacity_Mutex);
 8000ddc:	4b25      	ldr	r3, [pc, #148]	; (8000e74 <BatteryCapacity_Task+0x230>)
 8000dde:	681b      	ldr	r3, [r3, #0]
 8000de0:	4618      	mov	r0, r3
 8000de2:	f008 fde1 	bl	80099a8 <osMutexRelease>
        }
        osMutexWait(Battery_Capacity_Mutex, 500);
 8000de6:	4b23      	ldr	r3, [pc, #140]	; (8000e74 <BatteryCapacity_Task+0x230>)
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000dee:	4618      	mov	r0, r3
 8000df0:	f008 fd8a 	bl	8009908 <osMutexWait>
        osMutexWait(Low_Power_Mode_Mutex, 500);
 8000df4:	4b23      	ldr	r3, [pc, #140]	; (8000e84 <BatteryCapacity_Task+0x240>)
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000dfc:	4618      	mov	r0, r3
 8000dfe:	f008 fd83 	bl	8009908 <osMutexWait>
        if(BATTERY_CAPACITY < 3){
 8000e02:	4b1e      	ldr	r3, [pc, #120]	; (8000e7c <BatteryCapacity_Task+0x238>)
 8000e04:	edd3 7a00 	vldr	s15, [r3]
 8000e08:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 8000e0c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000e10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e14:	d503      	bpl.n	8000e1e <BatteryCapacity_Task+0x1da>
            LOW_POWER_MODE = 1;
 8000e16:	4b1c      	ldr	r3, [pc, #112]	; (8000e88 <BatteryCapacity_Task+0x244>)
 8000e18:	2201      	movs	r2, #1
 8000e1a:	701a      	strb	r2, [r3, #0]
 8000e1c:	e015      	b.n	8000e4a <BatteryCapacity_Task+0x206>
        }
        else if((LOW_POWER_MODE==1)&(BATTERY_CAPACITY>8)){
 8000e1e:	4b1a      	ldr	r3, [pc, #104]	; (8000e88 <BatteryCapacity_Task+0x244>)
 8000e20:	781a      	ldrb	r2, [r3, #0]
 8000e22:	4b16      	ldr	r3, [pc, #88]	; (8000e7c <BatteryCapacity_Task+0x238>)
 8000e24:	edd3 7a00 	vldr	s15, [r3]
 8000e28:	eeb2 7a00 	vmov.f32	s14, #32	; 0x41000000  8.0
 8000e2c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000e30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e34:	bfcc      	ite	gt
 8000e36:	2301      	movgt	r3, #1
 8000e38:	2300      	movle	r3, #0
 8000e3a:	b2db      	uxtb	r3, r3
 8000e3c:	4013      	ands	r3, r2
 8000e3e:	b2db      	uxtb	r3, r3
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	d002      	beq.n	8000e4a <BatteryCapacity_Task+0x206>
            LOW_POWER_MODE = 0;
 8000e44:	4b10      	ldr	r3, [pc, #64]	; (8000e88 <BatteryCapacity_Task+0x244>)
 8000e46:	2200      	movs	r2, #0
 8000e48:	701a      	strb	r2, [r3, #0]
        }
        osMutexRelease(Low_Power_Mode_Mutex);
 8000e4a:	4b0e      	ldr	r3, [pc, #56]	; (8000e84 <BatteryCapacity_Task+0x240>)
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	4618      	mov	r0, r3
 8000e50:	f008 fdaa 	bl	80099a8 <osMutexRelease>
        osMutexRelease(Battery_Capacity_Mutex);
 8000e54:	4b07      	ldr	r3, [pc, #28]	; (8000e74 <BatteryCapacity_Task+0x230>)
 8000e56:	681b      	ldr	r3, [r3, #0]
 8000e58:	4618      	mov	r0, r3
 8000e5a:	f008 fda5 	bl	80099a8 <osMutexRelease>

        osDelayUntil(&PreviousWakeTime, 1000); // Delay for 1 second
 8000e5e:	f107 030c 	add.w	r3, r7, #12
 8000e62:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000e66:	4618      	mov	r0, r3
 8000e68:	f008 fddf 	bl	8009a2a <osDelayUntil>
        READ_EPS_INPUT_CONDITION(&input_conditions);
 8000e6c:	e6f5      	b.n	8000c5a <BatteryCapacity_Task+0x16>
 8000e6e:	bf00      	nop
 8000e70:	0800f3d0 	.word	0x0800f3d0
 8000e74:	20000234 	.word	0x20000234
 8000e78:	418f102e 	.word	0x418f102e
 8000e7c:	20000000 	.word	0x20000000
 8000e80:	45610000 	.word	0x45610000
 8000e84:	2000023c 	.word	0x2000023c
 8000e88:	2000020d 	.word	0x2000020d

08000e8c <parseCySatPacket>:
/**
 * @brief Takes in an array containing the cysat packet in byte form and builds a struct from it
 * @param packet: the byte array containing the packet within, with the first byte being the start character
 * @retval The struct representing this CySat packet
 */
CySat_Packet_t parseCySatPacket(uint8_t* packet){
 8000e8c:	b590      	push	{r4, r7, lr}
 8000e8e:	b087      	sub	sp, #28
 8000e90:	af00      	add	r7, sp, #0
 8000e92:	6078      	str	r0, [r7, #4]
 8000e94:	6039      	str	r1, [r7, #0]
    CySat_Packet_t cySatPacket;
    cySatPacket.Subsystem_Type = packet[1];
 8000e96:	683b      	ldr	r3, [r7, #0]
 8000e98:	785b      	ldrb	r3, [r3, #1]
 8000e9a:	733b      	strb	r3, [r7, #12]
    cySatPacket.Command = packet[2];
 8000e9c:	683b      	ldr	r3, [r7, #0]
 8000e9e:	789b      	ldrb	r3, [r3, #2]
 8000ea0:	737b      	strb	r3, [r7, #13]
    cySatPacket.Data_Length = packet[3];
 8000ea2:	683b      	ldr	r3, [r7, #0]
 8000ea4:	78db      	ldrb	r3, [r3, #3]
 8000ea6:	73bb      	strb	r3, [r7, #14]
    cySatPacket.Data = (uint8_t*) malloc(sizeof(uint8_t) * cySatPacket.Data_Length);
 8000ea8:	7bbb      	ldrb	r3, [r7, #14]
 8000eaa:	4618      	mov	r0, r3
 8000eac:	f00b fb02 	bl	800c4b4 <malloc>
 8000eb0:	4603      	mov	r3, r0
 8000eb2:	613b      	str	r3, [r7, #16]
    memcpy(cySatPacket.Data, packet+4, cySatPacket.Data_Length);
 8000eb4:	6938      	ldr	r0, [r7, #16]
 8000eb6:	683b      	ldr	r3, [r7, #0]
 8000eb8:	3304      	adds	r3, #4
 8000eba:	7bba      	ldrb	r2, [r7, #14]
 8000ebc:	4619      	mov	r1, r3
 8000ebe:	f00b fb09 	bl	800c4d4 <memcpy>
    cySatPacket.Checksum = packet[cySatPacket.Data_Length+4];
 8000ec2:	7bbb      	ldrb	r3, [r7, #14]
 8000ec4:	3304      	adds	r3, #4
 8000ec6:	683a      	ldr	r2, [r7, #0]
 8000ec8:	4413      	add	r3, r2
 8000eca:	781b      	ldrb	r3, [r3, #0]
 8000ecc:	753b      	strb	r3, [r7, #20]
    return cySatPacket;
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	461c      	mov	r4, r3
 8000ed2:	f107 030c 	add.w	r3, r7, #12
 8000ed6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8000eda:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8000ede:	6878      	ldr	r0, [r7, #4]
 8000ee0:	371c      	adds	r7, #28
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	bd90      	pop	{r4, r7, pc}
	...

08000ee8 <sendCySatPacket>:
 * @brief Takes in a packet and sends it to the Ground Station via UART serial connection
 * @param packet: A struct representing the CySat packet you wish to send
 * @retval Whether or not the transmission successfully left the satellite (does not know if it reached the ground station)
 * This function will return a 0 if there was no issue, otherwise, there was an error.
 */
HAL_StatusTypeDef sendCySatPacket(CySat_Packet_t packet){
 8000ee8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000eec:	b089      	sub	sp, #36	; 0x24
 8000eee:	af00      	add	r7, sp, #0
 8000ef0:	1d3b      	adds	r3, r7, #4
 8000ef2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8000ef6:	466b      	mov	r3, sp
 8000ef8:	461e      	mov	r6, r3
    uint8_t message[packet.Data_Length + 5];
 8000efa:	79bb      	ldrb	r3, [r7, #6]
 8000efc:	1d59      	adds	r1, r3, #5
 8000efe:	1e4b      	subs	r3, r1, #1
 8000f00:	617b      	str	r3, [r7, #20]
 8000f02:	460a      	mov	r2, r1
 8000f04:	2300      	movs	r3, #0
 8000f06:	4690      	mov	r8, r2
 8000f08:	4699      	mov	r9, r3
 8000f0a:	f04f 0200 	mov.w	r2, #0
 8000f0e:	f04f 0300 	mov.w	r3, #0
 8000f12:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8000f16:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8000f1a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8000f1e:	460a      	mov	r2, r1
 8000f20:	2300      	movs	r3, #0
 8000f22:	4614      	mov	r4, r2
 8000f24:	461d      	mov	r5, r3
 8000f26:	f04f 0200 	mov.w	r2, #0
 8000f2a:	f04f 0300 	mov.w	r3, #0
 8000f2e:	00eb      	lsls	r3, r5, #3
 8000f30:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8000f34:	00e2      	lsls	r2, r4, #3
 8000f36:	460b      	mov	r3, r1
 8000f38:	3307      	adds	r3, #7
 8000f3a:	08db      	lsrs	r3, r3, #3
 8000f3c:	00db      	lsls	r3, r3, #3
 8000f3e:	ebad 0d03 	sub.w	sp, sp, r3
 8000f42:	466b      	mov	r3, sp
 8000f44:	3300      	adds	r3, #0
 8000f46:	613b      	str	r3, [r7, #16]

    //build byte array
    message[0] = 0xFF; //start byte
 8000f48:	693b      	ldr	r3, [r7, #16]
 8000f4a:	22ff      	movs	r2, #255	; 0xff
 8000f4c:	701a      	strb	r2, [r3, #0]
    message[1] = packet.Subsystem_Type;
 8000f4e:	793a      	ldrb	r2, [r7, #4]
 8000f50:	693b      	ldr	r3, [r7, #16]
 8000f52:	705a      	strb	r2, [r3, #1]
    message[2] = packet.Command;
 8000f54:	797a      	ldrb	r2, [r7, #5]
 8000f56:	693b      	ldr	r3, [r7, #16]
 8000f58:	709a      	strb	r2, [r3, #2]
    message[3] = packet.Data_Length;
 8000f5a:	79ba      	ldrb	r2, [r7, #6]
 8000f5c:	693b      	ldr	r3, [r7, #16]
 8000f5e:	70da      	strb	r2, [r3, #3]
    int i;
    for(i = 0; i < packet.Data_Length; i++){
 8000f60:	2300      	movs	r3, #0
 8000f62:	61bb      	str	r3, [r7, #24]
 8000f64:	e00a      	b.n	8000f7c <sendCySatPacket+0x94>
        message[i + 4] = packet.Data[i];
 8000f66:	68ba      	ldr	r2, [r7, #8]
 8000f68:	69bb      	ldr	r3, [r7, #24]
 8000f6a:	441a      	add	r2, r3
 8000f6c:	69bb      	ldr	r3, [r7, #24]
 8000f6e:	3304      	adds	r3, #4
 8000f70:	7811      	ldrb	r1, [r2, #0]
 8000f72:	693a      	ldr	r2, [r7, #16]
 8000f74:	54d1      	strb	r1, [r2, r3]
    for(i = 0; i < packet.Data_Length; i++){
 8000f76:	69bb      	ldr	r3, [r7, #24]
 8000f78:	3301      	adds	r3, #1
 8000f7a:	61bb      	str	r3, [r7, #24]
 8000f7c:	79bb      	ldrb	r3, [r7, #6]
 8000f7e:	461a      	mov	r2, r3
 8000f80:	69bb      	ldr	r3, [r7, #24]
 8000f82:	4293      	cmp	r3, r2
 8000f84:	dbef      	blt.n	8000f66 <sendCySatPacket+0x7e>
    }
    message[4 + packet.Data_Length] = packet.Checksum;
 8000f86:	79bb      	ldrb	r3, [r7, #6]
 8000f88:	3304      	adds	r3, #4
 8000f8a:	7b39      	ldrb	r1, [r7, #12]
 8000f8c:	693a      	ldr	r2, [r7, #16]
 8000f8e:	54d1      	strb	r1, [r2, r3]

    HAL_StatusTypeDef status = HAL_ERROR;
 8000f90:	2301      	movs	r3, #1
 8000f92:	77fb      	strb	r3, [r7, #31]
    if(packet.Subsystem_Type == OBC_SUBSYSTEM_TYPE){
 8000f94:	793b      	ldrb	r3, [r7, #4]
 8000f96:	2b0a      	cmp	r3, #10
 8000f98:	d10c      	bne.n	8000fb4 <sendCySatPacket+0xcc>
        status = HAL_UART_Transmit(&huart1, message, packet.Data_Length + 5, 1000); //send the message over uart, but timeout after 1s
 8000f9a:	79bb      	ldrb	r3, [r7, #6]
 8000f9c:	b29b      	uxth	r3, r3
 8000f9e:	3305      	adds	r3, #5
 8000fa0:	b29a      	uxth	r2, r3
 8000fa2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000fa6:	6939      	ldr	r1, [r7, #16]
 8000fa8:	480d      	ldr	r0, [pc, #52]	; (8000fe0 <sendCySatPacket+0xf8>)
 8000faa:	f006 f8ca 	bl	8007142 <HAL_UART_Transmit>
 8000fae:	4603      	mov	r3, r0
 8000fb0:	77fb      	strb	r3, [r7, #31]
 8000fb2:	e00e      	b.n	8000fd2 <sendCySatPacket+0xea>
    }
    else if(packet.Subsystem_Type == PAYLOAD_SUBSYSTEM_TYPE){
 8000fb4:	793b      	ldrb	r3, [r7, #4]
 8000fb6:	2b28      	cmp	r3, #40	; 0x28
 8000fb8:	d10b      	bne.n	8000fd2 <sendCySatPacket+0xea>
        status = HAL_UART_Transmit(&huart6, message, packet.Data_Length + 5, 1000); //send the message over uart, but timeout after 1s
 8000fba:	79bb      	ldrb	r3, [r7, #6]
 8000fbc:	b29b      	uxth	r3, r3
 8000fbe:	3305      	adds	r3, #5
 8000fc0:	b29a      	uxth	r2, r3
 8000fc2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000fc6:	6939      	ldr	r1, [r7, #16]
 8000fc8:	4806      	ldr	r0, [pc, #24]	; (8000fe4 <sendCySatPacket+0xfc>)
 8000fca:	f006 f8ba 	bl	8007142 <HAL_UART_Transmit>
 8000fce:	4603      	mov	r3, r0
 8000fd0:	77fb      	strb	r3, [r7, #31]
    }
    return status;
 8000fd2:	7ffb      	ldrb	r3, [r7, #31]
 8000fd4:	46b5      	mov	sp, r6
}
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	3724      	adds	r7, #36	; 0x24
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000fe0:	200006b4 	.word	0x200006b4
 8000fe4:	200006f4 	.word	0x200006f4

08000fe8 <generateCySatChecksum>:
/**
  * @brief Gives you the checksum byte value for a submitted packet
  * @param packet: The packet for which you want to generate a packet
  * @retval The 1 byte packet checksum that has been generated
  */
uint8_t generateCySatChecksum(CySat_Packet_t packet){
 8000fe8:	b480      	push	{r7}
 8000fea:	b089      	sub	sp, #36	; 0x24
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	1d3b      	adds	r3, r7, #4
 8000ff0:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    int i;
    uint32_t sum = 0;
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	61bb      	str	r3, [r7, #24]

    //add components of the packet together (NOT including the checksum)
    sum += packet.Subsystem_Type;
 8000ff8:	793b      	ldrb	r3, [r7, #4]
 8000ffa:	461a      	mov	r2, r3
 8000ffc:	69bb      	ldr	r3, [r7, #24]
 8000ffe:	4413      	add	r3, r2
 8001000:	61bb      	str	r3, [r7, #24]
    sum += packet.Command;
 8001002:	797b      	ldrb	r3, [r7, #5]
 8001004:	461a      	mov	r2, r3
 8001006:	69bb      	ldr	r3, [r7, #24]
 8001008:	4413      	add	r3, r2
 800100a:	61bb      	str	r3, [r7, #24]
    sum += packet.Data_Length;
 800100c:	79bb      	ldrb	r3, [r7, #6]
 800100e:	461a      	mov	r2, r3
 8001010:	69bb      	ldr	r3, [r7, #24]
 8001012:	4413      	add	r3, r2
 8001014:	61bb      	str	r3, [r7, #24]
    for(i = 0; i < packet.Data_Length; i++){
 8001016:	2300      	movs	r3, #0
 8001018:	61fb      	str	r3, [r7, #28]
 800101a:	e00a      	b.n	8001032 <generateCySatChecksum+0x4a>
        sum += packet.Data[i];
 800101c:	68ba      	ldr	r2, [r7, #8]
 800101e:	69fb      	ldr	r3, [r7, #28]
 8001020:	4413      	add	r3, r2
 8001022:	781b      	ldrb	r3, [r3, #0]
 8001024:	461a      	mov	r2, r3
 8001026:	69bb      	ldr	r3, [r7, #24]
 8001028:	4413      	add	r3, r2
 800102a:	61bb      	str	r3, [r7, #24]
    for(i = 0; i < packet.Data_Length; i++){
 800102c:	69fb      	ldr	r3, [r7, #28]
 800102e:	3301      	adds	r3, #1
 8001030:	61fb      	str	r3, [r7, #28]
 8001032:	79bb      	ldrb	r3, [r7, #6]
 8001034:	461a      	mov	r2, r3
 8001036:	69fb      	ldr	r3, [r7, #28]
 8001038:	4293      	cmp	r3, r2
 800103a:	dbef      	blt.n	800101c <generateCySatChecksum+0x34>
    }

    //take the lowest 8 bits
    uint8_t byte = (uint8_t) sum & 0xFF;
 800103c:	69bb      	ldr	r3, [r7, #24]
 800103e:	75fb      	strb	r3, [r7, #23]

    //subtract from 0xFF
    return 0xFF - byte;
 8001040:	7dfb      	ldrb	r3, [r7, #23]
 8001042:	43db      	mvns	r3, r3
 8001044:	b2db      	uxtb	r3, r3
}
 8001046:	4618      	mov	r0, r3
 8001048:	3724      	adds	r7, #36	; 0x24
 800104a:	46bd      	mov	sp, r7
 800104c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001050:	4770      	bx	lr

08001052 <validateCySatChecksum>:
/**
  * @brief Returns if the checksum of a given packet is correct or not
  * @param packet: The packet you have just received and want to check
  * @retval 1 if the checksum is correct for the data in the packet, otherwise it returns a 0
  */
uint8_t validateCySatChecksum(CySat_Packet_t packet){
 8001052:	b480      	push	{r7}
 8001054:	b087      	sub	sp, #28
 8001056:	af00      	add	r7, sp, #0
 8001058:	1d3b      	adds	r3, r7, #4
 800105a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    int i;
    uint32_t sum = 0;
 800105e:	2300      	movs	r3, #0
 8001060:	613b      	str	r3, [r7, #16]

    //add components of the packet together (INCLUDING the checksum)
    sum += packet.Subsystem_Type;
 8001062:	793b      	ldrb	r3, [r7, #4]
 8001064:	461a      	mov	r2, r3
 8001066:	693b      	ldr	r3, [r7, #16]
 8001068:	4413      	add	r3, r2
 800106a:	613b      	str	r3, [r7, #16]
    sum += packet.Command;
 800106c:	797b      	ldrb	r3, [r7, #5]
 800106e:	461a      	mov	r2, r3
 8001070:	693b      	ldr	r3, [r7, #16]
 8001072:	4413      	add	r3, r2
 8001074:	613b      	str	r3, [r7, #16]
    sum += packet.Data_Length;
 8001076:	79bb      	ldrb	r3, [r7, #6]
 8001078:	461a      	mov	r2, r3
 800107a:	693b      	ldr	r3, [r7, #16]
 800107c:	4413      	add	r3, r2
 800107e:	613b      	str	r3, [r7, #16]
    for(i = 0; i < packet.Data_Length; i++){
 8001080:	2300      	movs	r3, #0
 8001082:	617b      	str	r3, [r7, #20]
 8001084:	e00a      	b.n	800109c <validateCySatChecksum+0x4a>
        sum += packet.Data[i];
 8001086:	68ba      	ldr	r2, [r7, #8]
 8001088:	697b      	ldr	r3, [r7, #20]
 800108a:	4413      	add	r3, r2
 800108c:	781b      	ldrb	r3, [r3, #0]
 800108e:	461a      	mov	r2, r3
 8001090:	693b      	ldr	r3, [r7, #16]
 8001092:	4413      	add	r3, r2
 8001094:	613b      	str	r3, [r7, #16]
    for(i = 0; i < packet.Data_Length; i++){
 8001096:	697b      	ldr	r3, [r7, #20]
 8001098:	3301      	adds	r3, #1
 800109a:	617b      	str	r3, [r7, #20]
 800109c:	79bb      	ldrb	r3, [r7, #6]
 800109e:	461a      	mov	r2, r3
 80010a0:	697b      	ldr	r3, [r7, #20]
 80010a2:	4293      	cmp	r3, r2
 80010a4:	dbef      	blt.n	8001086 <validateCySatChecksum+0x34>
    }
    sum += packet.Checksum;
 80010a6:	7b3b      	ldrb	r3, [r7, #12]
 80010a8:	461a      	mov	r2, r3
 80010aa:	693b      	ldr	r3, [r7, #16]
 80010ac:	4413      	add	r3, r2
 80010ae:	613b      	str	r3, [r7, #16]

    //if the last 8 bits equal 0xFF, it is correct
    if((sum & 0xFF) == 0xFF){
 80010b0:	693b      	ldr	r3, [r7, #16]
 80010b2:	b2db      	uxtb	r3, r3
 80010b4:	2bff      	cmp	r3, #255	; 0xff
 80010b6:	d101      	bne.n	80010bc <validateCySatChecksum+0x6a>
        return 1;
 80010b8:	2301      	movs	r3, #1
 80010ba:	e000      	b.n	80010be <validateCySatChecksum+0x6c>
    }
    else{
        return 0;
 80010bc:	2300      	movs	r3, #0
    }
}
 80010be:	4618      	mov	r0, r3
 80010c0:	371c      	adds	r7, #28
 80010c2:	46bd      	mov	sp, r7
 80010c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c8:	4770      	bx	lr
	...

080010cc <READ_EPS_BATTERY_VOLTAGE>:
/**
  * @brief Reads the voltage level of the EPS battery voltage bus and stores the value in the pointed to address
  * @param volt_ptr: The address to store the returned float value at
  * @retval Returns if all of the hal function calls succeeded, or if any of them failed
  */
HAL_StatusTypeDef READ_EPS_BATTERY_VOLTAGE(float* volt_ptr){
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b084      	sub	sp, #16
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status = HAL_ERROR; //status initial state is error
 80010d4:	2301      	movs	r3, #1
 80010d6:	73fb      	strb	r3, [r7, #15]
    uint8_t command = 1; //battery voltage command
 80010d8:	2301      	movs	r3, #1
 80010da:	73bb      	strb	r3, [r7, #14]
    uint8_t data[2];
    status = EPS_READ(command, data);
 80010dc:	f107 0208 	add.w	r2, r7, #8
 80010e0:	7bbb      	ldrb	r3, [r7, #14]
 80010e2:	4611      	mov	r1, r2
 80010e4:	4618      	mov	r0, r3
 80010e6:	f000 fdcb 	bl	8001c80 <EPS_READ>
 80010ea:	4603      	mov	r3, r0
 80010ec:	73fb      	strb	r3, [r7, #15]
    if(status != HAL_OK){
 80010ee:	7bfb      	ldrb	r3, [r7, #15]
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d001      	beq.n	80010f8 <READ_EPS_BATTERY_VOLTAGE+0x2c>
        return status;
 80010f4:	7bfb      	ldrb	r3, [r7, #15]
 80010f6:	e014      	b.n	8001122 <READ_EPS_BATTERY_VOLTAGE+0x56>
    }
    uint16_t raw_voltage = ((uint16_t) data[0] << 8) + (uint16_t) data[1]; //convert 2 separate bytes to unsigned 16 bits
 80010f8:	7a3b      	ldrb	r3, [r7, #8]
 80010fa:	b29b      	uxth	r3, r3
 80010fc:	021b      	lsls	r3, r3, #8
 80010fe:	b29a      	uxth	r2, r3
 8001100:	7a7b      	ldrb	r3, [r7, #9]
 8001102:	b29b      	uxth	r3, r3
 8001104:	4413      	add	r3, r2
 8001106:	81bb      	strh	r3, [r7, #12]
    (*volt_ptr) = 0.0023394775f * (float) raw_voltage; //multiply by the conversion coeff
 8001108:	89bb      	ldrh	r3, [r7, #12]
 800110a:	ee07 3a90 	vmov	s15, r3
 800110e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001112:	ed9f 7a06 	vldr	s14, [pc, #24]	; 800112c <READ_EPS_BATTERY_VOLTAGE+0x60>
 8001116:	ee67 7a87 	vmul.f32	s15, s15, s14
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	edc3 7a00 	vstr	s15, [r3]
    //should not be greater than 0.0023394775 * 4095 = 9.58 V
    return status;
 8001120:	7bfb      	ldrb	r3, [r7, #15]
}
 8001122:	4618      	mov	r0, r3
 8001124:	3710      	adds	r7, #16
 8001126:	46bd      	mov	sp, r7
 8001128:	bd80      	pop	{r7, pc}
 800112a:	bf00      	nop
 800112c:	3b1951eb 	.word	0x3b1951eb

08001130 <READ_EPS_BATTERY_CURRENT>:
/**
  * @brief Reads the current level of the EPS battery bus and stores the value in the pointed to address
  * @param curr_ptr: The address to store the returned float value at
  * @retval Returns if all of the hal function calls succeeded, or if any of them failed
  */
HAL_StatusTypeDef READ_EPS_BATTERY_CURRENT(float* curr_ptr){
 8001130:	b580      	push	{r7, lr}
 8001132:	b084      	sub	sp, #16
 8001134:	af00      	add	r7, sp, #0
 8001136:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status = HAL_ERROR; //status initial state is error
 8001138:	2301      	movs	r3, #1
 800113a:	73fb      	strb	r3, [r7, #15]
    uint8_t command = 2; //battery current command
 800113c:	2302      	movs	r3, #2
 800113e:	73bb      	strb	r3, [r7, #14]
    uint8_t data[2];
    status = EPS_READ(command, data);
 8001140:	f107 0208 	add.w	r2, r7, #8
 8001144:	7bbb      	ldrb	r3, [r7, #14]
 8001146:	4611      	mov	r1, r2
 8001148:	4618      	mov	r0, r3
 800114a:	f000 fd99 	bl	8001c80 <EPS_READ>
 800114e:	4603      	mov	r3, r0
 8001150:	73fb      	strb	r3, [r7, #15]
    if(status != HAL_OK){
 8001152:	7bfb      	ldrb	r3, [r7, #15]
 8001154:	2b00      	cmp	r3, #0
 8001156:	d001      	beq.n	800115c <READ_EPS_BATTERY_CURRENT+0x2c>
        return status;
 8001158:	7bfb      	ldrb	r3, [r7, #15]
 800115a:	e014      	b.n	8001186 <READ_EPS_BATTERY_CURRENT+0x56>
    }
    uint16_t raw_value = ((uint16_t) data[0] << 8) + (uint16_t) data[1]; //convert 2 separate bytes to unsigned 16 bits
 800115c:	7a3b      	ldrb	r3, [r7, #8]
 800115e:	b29b      	uxth	r3, r3
 8001160:	021b      	lsls	r3, r3, #8
 8001162:	b29a      	uxth	r2, r3
 8001164:	7a7b      	ldrb	r3, [r7, #9]
 8001166:	b29b      	uxth	r3, r3
 8001168:	4413      	add	r3, r2
 800116a:	81bb      	strh	r3, [r7, #12]
    (*curr_ptr) = 0.0030517578f * (float) raw_value; //multiply by the conversion coeff
 800116c:	89bb      	ldrh	r3, [r7, #12]
 800116e:	ee07 3a90 	vmov	s15, r3
 8001172:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001176:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8001190 <READ_EPS_BATTERY_CURRENT+0x60>
 800117a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	edc3 7a00 	vstr	s15, [r3]
    //should not be greater than 0.0030517578f * 4095 = 12.497 A
    return status;
 8001184:	7bfb      	ldrb	r3, [r7, #15]
}
 8001186:	4618      	mov	r0, r3
 8001188:	3710      	adds	r7, #16
 800118a:	46bd      	mov	sp, r7
 800118c:	bd80      	pop	{r7, pc}
 800118e:	bf00      	nop
 8001190:	3b480000 	.word	0x3b480000

08001194 <READ_EPS_SOLAR_X_VOLTAGE>:
/**
  * @brief Reads the voltage of the X-axis in volts and stores the value in the pointed to address
  * @param volt_ptr: The address to store the returned float value at
  * @retval Returns if all of the hal function calls succeeded, or if any of them failed
  */
HAL_StatusTypeDef READ_EPS_SOLAR_X_VOLTAGE(float* volt_ptr){
 8001194:	b580      	push	{r7, lr}
 8001196:	b084      	sub	sp, #16
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status = HAL_ERROR; //status initial state is error
 800119c:	2301      	movs	r3, #1
 800119e:	73fb      	strb	r3, [r7, #15]
    uint8_t command = 5; //solar panel x-axis voltage command
 80011a0:	2305      	movs	r3, #5
 80011a2:	73bb      	strb	r3, [r7, #14]
    uint8_t data[2];
    status = EPS_READ(command, data);
 80011a4:	f107 0208 	add.w	r2, r7, #8
 80011a8:	7bbb      	ldrb	r3, [r7, #14]
 80011aa:	4611      	mov	r1, r2
 80011ac:	4618      	mov	r0, r3
 80011ae:	f000 fd67 	bl	8001c80 <EPS_READ>
 80011b2:	4603      	mov	r3, r0
 80011b4:	73fb      	strb	r3, [r7, #15]
    if(status != HAL_OK){
 80011b6:	7bfb      	ldrb	r3, [r7, #15]
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d001      	beq.n	80011c0 <READ_EPS_SOLAR_X_VOLTAGE+0x2c>
        return status;
 80011bc:	7bfb      	ldrb	r3, [r7, #15]
 80011be:	e014      	b.n	80011ea <READ_EPS_SOLAR_X_VOLTAGE+0x56>
    }
    uint16_t raw_voltage = ((uint16_t) data[0] << 8) + (uint16_t) data[1]; //convert 2 separate bytes to unsigned 16 bits
 80011c0:	7a3b      	ldrb	r3, [r7, #8]
 80011c2:	b29b      	uxth	r3, r3
 80011c4:	021b      	lsls	r3, r3, #8
 80011c6:	b29a      	uxth	r2, r3
 80011c8:	7a7b      	ldrb	r3, [r7, #9]
 80011ca:	b29b      	uxth	r3, r3
 80011cc:	4413      	add	r3, r2
 80011ce:	81bb      	strh	r3, [r7, #12]
    (*volt_ptr) = 0.0024414063f * (float) raw_voltage; //multiply by the conversion coeff
 80011d0:	89bb      	ldrh	r3, [r7, #12]
 80011d2:	ee07 3a90 	vmov	s15, r3
 80011d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80011da:	ed9f 7a06 	vldr	s14, [pc, #24]	; 80011f4 <READ_EPS_SOLAR_X_VOLTAGE+0x60>
 80011de:	ee67 7a87 	vmul.f32	s15, s15, s14
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	edc3 7a00 	vstr	s15, [r3]
    return status;
 80011e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80011ea:	4618      	mov	r0, r3
 80011ec:	3710      	adds	r7, #16
 80011ee:	46bd      	mov	sp, r7
 80011f0:	bd80      	pop	{r7, pc}
 80011f2:	bf00      	nop
 80011f4:	3b200000 	.word	0x3b200000

080011f8 <READ_EPS_SOLAR_X_NEG_CURRENT>:
/**
  * @brief Reads the voltage of the X- facing solar panels in amps and stores the value in the pointed to address
  * @param curr_ptr: The address to store the returned float value at
  * @retval Returns if all of the hal function calls succeeded, or if any of them failed
  */
HAL_StatusTypeDef READ_EPS_SOLAR_X_NEG_CURRENT(float* curr_ptr){
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b084      	sub	sp, #16
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status = HAL_ERROR; //status initial state is error
 8001200:	2301      	movs	r3, #1
 8001202:	73fb      	strb	r3, [r7, #15]
    uint8_t command = 6; //solar panel x- current command
 8001204:	2306      	movs	r3, #6
 8001206:	73bb      	strb	r3, [r7, #14]
    uint8_t data[2];
    status = EPS_READ(command, data);
 8001208:	f107 0208 	add.w	r2, r7, #8
 800120c:	7bbb      	ldrb	r3, [r7, #14]
 800120e:	4611      	mov	r1, r2
 8001210:	4618      	mov	r0, r3
 8001212:	f000 fd35 	bl	8001c80 <EPS_READ>
 8001216:	4603      	mov	r3, r0
 8001218:	73fb      	strb	r3, [r7, #15]
    if(status != HAL_OK){
 800121a:	7bfb      	ldrb	r3, [r7, #15]
 800121c:	2b00      	cmp	r3, #0
 800121e:	d001      	beq.n	8001224 <READ_EPS_SOLAR_X_NEG_CURRENT+0x2c>
        return status;
 8001220:	7bfb      	ldrb	r3, [r7, #15]
 8001222:	e014      	b.n	800124e <READ_EPS_SOLAR_X_NEG_CURRENT+0x56>
    }
    uint16_t raw_current = ((uint16_t) data[0] << 8) + (uint16_t) data[1]; //convert 2 separate bytes to unsigned 16 bits
 8001224:	7a3b      	ldrb	r3, [r7, #8]
 8001226:	b29b      	uxth	r3, r3
 8001228:	021b      	lsls	r3, r3, #8
 800122a:	b29a      	uxth	r2, r3
 800122c:	7a7b      	ldrb	r3, [r7, #9]
 800122e:	b29b      	uxth	r3, r3
 8001230:	4413      	add	r3, r2
 8001232:	81bb      	strh	r3, [r7, #12]
    (*curr_ptr) = 0.0006103516f * (float) raw_current; //multiply by the conversion coeff
 8001234:	89bb      	ldrh	r3, [r7, #12]
 8001236:	ee07 3a90 	vmov	s15, r3
 800123a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800123e:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8001258 <READ_EPS_SOLAR_X_NEG_CURRENT+0x60>
 8001242:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	edc3 7a00 	vstr	s15, [r3]
    return status;
 800124c:	7bfb      	ldrb	r3, [r7, #15]
}
 800124e:	4618      	mov	r0, r3
 8001250:	3710      	adds	r7, #16
 8001252:	46bd      	mov	sp, r7
 8001254:	bd80      	pop	{r7, pc}
 8001256:	bf00      	nop
 8001258:	3a200001 	.word	0x3a200001

0800125c <READ_EPS_SOLAR_X_POS_CURRENT>:
/**
  * @brief Reads the voltage of the X+ facing solar panels in amps and stores the value in the pointed to address
  * @param curr_ptr: The address to store the returned float value at
  * @retval Returns if all of the hal function calls succeeded, or if any of them failed
  */
HAL_StatusTypeDef READ_EPS_SOLAR_X_POS_CURRENT(float* curr_ptr){
 800125c:	b580      	push	{r7, lr}
 800125e:	b084      	sub	sp, #16
 8001260:	af00      	add	r7, sp, #0
 8001262:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status = HAL_ERROR; //status initial state is error
 8001264:	2301      	movs	r3, #1
 8001266:	73fb      	strb	r3, [r7, #15]
    uint8_t command = 7; //solar panel x+ current command
 8001268:	2307      	movs	r3, #7
 800126a:	73bb      	strb	r3, [r7, #14]
    uint8_t data[2];
    status = EPS_READ(command, data);
 800126c:	f107 0208 	add.w	r2, r7, #8
 8001270:	7bbb      	ldrb	r3, [r7, #14]
 8001272:	4611      	mov	r1, r2
 8001274:	4618      	mov	r0, r3
 8001276:	f000 fd03 	bl	8001c80 <EPS_READ>
 800127a:	4603      	mov	r3, r0
 800127c:	73fb      	strb	r3, [r7, #15]
    if(status != HAL_OK){
 800127e:	7bfb      	ldrb	r3, [r7, #15]
 8001280:	2b00      	cmp	r3, #0
 8001282:	d001      	beq.n	8001288 <READ_EPS_SOLAR_X_POS_CURRENT+0x2c>
        return status;
 8001284:	7bfb      	ldrb	r3, [r7, #15]
 8001286:	e014      	b.n	80012b2 <READ_EPS_SOLAR_X_POS_CURRENT+0x56>
    }
    uint16_t raw_current = ((uint16_t) data[0] << 8) + (uint16_t) data[1]; //convert 2 separate bytes to unsigned 16 bits
 8001288:	7a3b      	ldrb	r3, [r7, #8]
 800128a:	b29b      	uxth	r3, r3
 800128c:	021b      	lsls	r3, r3, #8
 800128e:	b29a      	uxth	r2, r3
 8001290:	7a7b      	ldrb	r3, [r7, #9]
 8001292:	b29b      	uxth	r3, r3
 8001294:	4413      	add	r3, r2
 8001296:	81bb      	strh	r3, [r7, #12]
    (*curr_ptr) = 0.0006103516f * (float) raw_current; //multiply by the conversion coeff
 8001298:	89bb      	ldrh	r3, [r7, #12]
 800129a:	ee07 3a90 	vmov	s15, r3
 800129e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80012a2:	ed9f 7a06 	vldr	s14, [pc, #24]	; 80012bc <READ_EPS_SOLAR_X_POS_CURRENT+0x60>
 80012a6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	edc3 7a00 	vstr	s15, [r3]
    return status;
 80012b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80012b2:	4618      	mov	r0, r3
 80012b4:	3710      	adds	r7, #16
 80012b6:	46bd      	mov	sp, r7
 80012b8:	bd80      	pop	{r7, pc}
 80012ba:	bf00      	nop
 80012bc:	3a200001 	.word	0x3a200001

080012c0 <READ_EPS_SOLAR_Y_VOLTAGE>:
/**
  * @brief Reads the voltage of the Y-axis in volts and stores the value in the pointed to address
  * @param volt_ptr: The address to store the returned float value at
  * @retval Returns if all of the hal function calls succeeded, or if any of them failed
  */
HAL_StatusTypeDef READ_EPS_SOLAR_Y_VOLTAGE(float* volt_ptr){
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b084      	sub	sp, #16
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status = HAL_ERROR; //status initial state is error
 80012c8:	2301      	movs	r3, #1
 80012ca:	73fb      	strb	r3, [r7, #15]
    uint8_t command = 8; //solar panel y-axis voltage command
 80012cc:	2308      	movs	r3, #8
 80012ce:	73bb      	strb	r3, [r7, #14]
    uint8_t data[2];
    status = EPS_READ(command, data);
 80012d0:	f107 0208 	add.w	r2, r7, #8
 80012d4:	7bbb      	ldrb	r3, [r7, #14]
 80012d6:	4611      	mov	r1, r2
 80012d8:	4618      	mov	r0, r3
 80012da:	f000 fcd1 	bl	8001c80 <EPS_READ>
 80012de:	4603      	mov	r3, r0
 80012e0:	73fb      	strb	r3, [r7, #15]
    if(status != HAL_OK){
 80012e2:	7bfb      	ldrb	r3, [r7, #15]
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d001      	beq.n	80012ec <READ_EPS_SOLAR_Y_VOLTAGE+0x2c>
        return status;
 80012e8:	7bfb      	ldrb	r3, [r7, #15]
 80012ea:	e014      	b.n	8001316 <READ_EPS_SOLAR_Y_VOLTAGE+0x56>
    }
    uint16_t raw_voltage = ((uint16_t) data[0] << 8) + (uint16_t) data[1]; //convert 2 separate bytes to unsigned 16 bits
 80012ec:	7a3b      	ldrb	r3, [r7, #8]
 80012ee:	b29b      	uxth	r3, r3
 80012f0:	021b      	lsls	r3, r3, #8
 80012f2:	b29a      	uxth	r2, r3
 80012f4:	7a7b      	ldrb	r3, [r7, #9]
 80012f6:	b29b      	uxth	r3, r3
 80012f8:	4413      	add	r3, r2
 80012fa:	81bb      	strh	r3, [r7, #12]
    (*volt_ptr) = 0.0024414063f * (float) raw_voltage; //multiply by the conversion coeff
 80012fc:	89bb      	ldrh	r3, [r7, #12]
 80012fe:	ee07 3a90 	vmov	s15, r3
 8001302:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001306:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8001320 <READ_EPS_SOLAR_Y_VOLTAGE+0x60>
 800130a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	edc3 7a00 	vstr	s15, [r3]
    return status;
 8001314:	7bfb      	ldrb	r3, [r7, #15]
}
 8001316:	4618      	mov	r0, r3
 8001318:	3710      	adds	r7, #16
 800131a:	46bd      	mov	sp, r7
 800131c:	bd80      	pop	{r7, pc}
 800131e:	bf00      	nop
 8001320:	3b200000 	.word	0x3b200000

08001324 <READ_EPS_SOLAR_Y_NEG_CURRENT>:
/**
  * @brief Reads the voltage of the Y- facing solar panels in amps and stores the value in the pointed to address
  * @param curr_ptr: The address to store the returned float value at
  * @retval Returns if all of the hal function calls succeeded, or if any of them failed
  */
HAL_StatusTypeDef READ_EPS_SOLAR_Y_NEG_CURRENT(float* curr_ptr){
 8001324:	b580      	push	{r7, lr}
 8001326:	b084      	sub	sp, #16
 8001328:	af00      	add	r7, sp, #0
 800132a:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status = HAL_ERROR; //status initial state is error
 800132c:	2301      	movs	r3, #1
 800132e:	73fb      	strb	r3, [r7, #15]
    uint8_t command = 9; //solar panel y- current command
 8001330:	2309      	movs	r3, #9
 8001332:	73bb      	strb	r3, [r7, #14]
    uint8_t data[2];
    status = EPS_READ(command, data);
 8001334:	f107 0208 	add.w	r2, r7, #8
 8001338:	7bbb      	ldrb	r3, [r7, #14]
 800133a:	4611      	mov	r1, r2
 800133c:	4618      	mov	r0, r3
 800133e:	f000 fc9f 	bl	8001c80 <EPS_READ>
 8001342:	4603      	mov	r3, r0
 8001344:	73fb      	strb	r3, [r7, #15]
    if(status != HAL_OK){
 8001346:	7bfb      	ldrb	r3, [r7, #15]
 8001348:	2b00      	cmp	r3, #0
 800134a:	d001      	beq.n	8001350 <READ_EPS_SOLAR_Y_NEG_CURRENT+0x2c>
        return status;
 800134c:	7bfb      	ldrb	r3, [r7, #15]
 800134e:	e014      	b.n	800137a <READ_EPS_SOLAR_Y_NEG_CURRENT+0x56>
    }
    uint16_t raw_current = ((uint16_t) data[0] << 8) + (uint16_t) data[1]; //convert 2 separate bytes to unsigned 16 bits
 8001350:	7a3b      	ldrb	r3, [r7, #8]
 8001352:	b29b      	uxth	r3, r3
 8001354:	021b      	lsls	r3, r3, #8
 8001356:	b29a      	uxth	r2, r3
 8001358:	7a7b      	ldrb	r3, [r7, #9]
 800135a:	b29b      	uxth	r3, r3
 800135c:	4413      	add	r3, r2
 800135e:	81bb      	strh	r3, [r7, #12]
    (*curr_ptr) = 0.0006103516f * (float) raw_current; //multiply by the conversion coeff
 8001360:	89bb      	ldrh	r3, [r7, #12]
 8001362:	ee07 3a90 	vmov	s15, r3
 8001366:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800136a:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8001384 <READ_EPS_SOLAR_Y_NEG_CURRENT+0x60>
 800136e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	edc3 7a00 	vstr	s15, [r3]
    return status;
 8001378:	7bfb      	ldrb	r3, [r7, #15]
}
 800137a:	4618      	mov	r0, r3
 800137c:	3710      	adds	r7, #16
 800137e:	46bd      	mov	sp, r7
 8001380:	bd80      	pop	{r7, pc}
 8001382:	bf00      	nop
 8001384:	3a200001 	.word	0x3a200001

08001388 <READ_EPS_SOLAR_Y_POS_CURRENT>:
/**
  * @brief Reads the voltage of the Y+ facing solar panels in amps and stores the value in the pointed to address
  * @param curr_ptr: The address to store the returned float value at
  * @retval Returns if all of the hal function calls succeeded, or if any of them failed
  */
HAL_StatusTypeDef READ_EPS_SOLAR_Y_POS_CURRENT(float* curr_ptr){
 8001388:	b580      	push	{r7, lr}
 800138a:	b084      	sub	sp, #16
 800138c:	af00      	add	r7, sp, #0
 800138e:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status = HAL_ERROR; //status initial state is error
 8001390:	2301      	movs	r3, #1
 8001392:	73fb      	strb	r3, [r7, #15]
    uint8_t command = 10; //solar panel y+ current command
 8001394:	230a      	movs	r3, #10
 8001396:	73bb      	strb	r3, [r7, #14]
    uint8_t data[2];
    status = EPS_READ(command, data);
 8001398:	f107 0208 	add.w	r2, r7, #8
 800139c:	7bbb      	ldrb	r3, [r7, #14]
 800139e:	4611      	mov	r1, r2
 80013a0:	4618      	mov	r0, r3
 80013a2:	f000 fc6d 	bl	8001c80 <EPS_READ>
 80013a6:	4603      	mov	r3, r0
 80013a8:	73fb      	strb	r3, [r7, #15]
    if(status != HAL_OK){
 80013aa:	7bfb      	ldrb	r3, [r7, #15]
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d001      	beq.n	80013b4 <READ_EPS_SOLAR_Y_POS_CURRENT+0x2c>
        return status;
 80013b0:	7bfb      	ldrb	r3, [r7, #15]
 80013b2:	e014      	b.n	80013de <READ_EPS_SOLAR_Y_POS_CURRENT+0x56>
    }
    uint16_t raw_current = ((uint16_t) data[0] << 8) + (uint16_t) data[1]; //convert 2 separate bytes to unsigned 16 bits
 80013b4:	7a3b      	ldrb	r3, [r7, #8]
 80013b6:	b29b      	uxth	r3, r3
 80013b8:	021b      	lsls	r3, r3, #8
 80013ba:	b29a      	uxth	r2, r3
 80013bc:	7a7b      	ldrb	r3, [r7, #9]
 80013be:	b29b      	uxth	r3, r3
 80013c0:	4413      	add	r3, r2
 80013c2:	81bb      	strh	r3, [r7, #12]
    (*curr_ptr) = 0.0006103516f * (float) raw_current; //multiply by the conversion coeff
 80013c4:	89bb      	ldrh	r3, [r7, #12]
 80013c6:	ee07 3a90 	vmov	s15, r3
 80013ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80013ce:	ed9f 7a06 	vldr	s14, [pc, #24]	; 80013e8 <READ_EPS_SOLAR_Y_POS_CURRENT+0x60>
 80013d2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	edc3 7a00 	vstr	s15, [r3]
    return status;
 80013dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80013de:	4618      	mov	r0, r3
 80013e0:	3710      	adds	r7, #16
 80013e2:	46bd      	mov	sp, r7
 80013e4:	bd80      	pop	{r7, pc}
 80013e6:	bf00      	nop
 80013e8:	3a200001 	.word	0x3a200001

080013ec <READ_EPS_SOLAR_Z_VOLTAGE>:
/**
  * @brief Reads the voltage of the Y-axis in volts and stores the value in the pointed to address
  * @param volt_ptr: The address to store the returned float value at
  * @retval Returns if all of the hal function calls succeeded, or if any of them failed
  */
HAL_StatusTypeDef READ_EPS_SOLAR_Z_VOLTAGE(float* volt_ptr){
 80013ec:	b580      	push	{r7, lr}
 80013ee:	b084      	sub	sp, #16
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status = HAL_ERROR; //status initial state is error
 80013f4:	2301      	movs	r3, #1
 80013f6:	73fb      	strb	r3, [r7, #15]
    uint8_t command = 11; //solar panel z-axis voltage command
 80013f8:	230b      	movs	r3, #11
 80013fa:	73bb      	strb	r3, [r7, #14]
    uint8_t data[2];
    status = EPS_READ(command, data);
 80013fc:	f107 0208 	add.w	r2, r7, #8
 8001400:	7bbb      	ldrb	r3, [r7, #14]
 8001402:	4611      	mov	r1, r2
 8001404:	4618      	mov	r0, r3
 8001406:	f000 fc3b 	bl	8001c80 <EPS_READ>
 800140a:	4603      	mov	r3, r0
 800140c:	73fb      	strb	r3, [r7, #15]
    if(status != HAL_OK){
 800140e:	7bfb      	ldrb	r3, [r7, #15]
 8001410:	2b00      	cmp	r3, #0
 8001412:	d001      	beq.n	8001418 <READ_EPS_SOLAR_Z_VOLTAGE+0x2c>
        return status;
 8001414:	7bfb      	ldrb	r3, [r7, #15]
 8001416:	e014      	b.n	8001442 <READ_EPS_SOLAR_Z_VOLTAGE+0x56>
    }
    uint16_t raw_voltage = ((uint16_t) data[0] << 8) + (uint16_t) data[1]; //convert 2 separate bytes to unsigned 16 bits
 8001418:	7a3b      	ldrb	r3, [r7, #8]
 800141a:	b29b      	uxth	r3, r3
 800141c:	021b      	lsls	r3, r3, #8
 800141e:	b29a      	uxth	r2, r3
 8001420:	7a7b      	ldrb	r3, [r7, #9]
 8001422:	b29b      	uxth	r3, r3
 8001424:	4413      	add	r3, r2
 8001426:	81bb      	strh	r3, [r7, #12]
    (*volt_ptr) = 0.0024414063f * (float) raw_voltage; //multiply by the conversion coeff
 8001428:	89bb      	ldrh	r3, [r7, #12]
 800142a:	ee07 3a90 	vmov	s15, r3
 800142e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001432:	ed9f 7a06 	vldr	s14, [pc, #24]	; 800144c <READ_EPS_SOLAR_Z_VOLTAGE+0x60>
 8001436:	ee67 7a87 	vmul.f32	s15, s15, s14
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	edc3 7a00 	vstr	s15, [r3]
    return status;
 8001440:	7bfb      	ldrb	r3, [r7, #15]
}
 8001442:	4618      	mov	r0, r3
 8001444:	3710      	adds	r7, #16
 8001446:	46bd      	mov	sp, r7
 8001448:	bd80      	pop	{r7, pc}
 800144a:	bf00      	nop
 800144c:	3b200000 	.word	0x3b200000

08001450 <READ_EPS_SOLAR_Z_NEG_CURRENT>:
/**
  * @brief Reads the voltage of the Z- facing solar panels in amps and stores the value in the pointed to address
  * @param curr_ptr: The address to store the returned float value at
  * @retval Returns if all of the hal function calls succeeded, or if any of them failed
  */
HAL_StatusTypeDef READ_EPS_SOLAR_Z_NEG_CURRENT(float* curr_ptr){
 8001450:	b580      	push	{r7, lr}
 8001452:	b084      	sub	sp, #16
 8001454:	af00      	add	r7, sp, #0
 8001456:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status = HAL_ERROR; //status initial state is error
 8001458:	2301      	movs	r3, #1
 800145a:	73fb      	strb	r3, [r7, #15]
    uint8_t command = 12; //solar panel z- current command
 800145c:	230c      	movs	r3, #12
 800145e:	73bb      	strb	r3, [r7, #14]
    uint8_t data[2];
    status = EPS_READ(command, data);
 8001460:	f107 0208 	add.w	r2, r7, #8
 8001464:	7bbb      	ldrb	r3, [r7, #14]
 8001466:	4611      	mov	r1, r2
 8001468:	4618      	mov	r0, r3
 800146a:	f000 fc09 	bl	8001c80 <EPS_READ>
 800146e:	4603      	mov	r3, r0
 8001470:	73fb      	strb	r3, [r7, #15]
    if(status != HAL_OK){
 8001472:	7bfb      	ldrb	r3, [r7, #15]
 8001474:	2b00      	cmp	r3, #0
 8001476:	d001      	beq.n	800147c <READ_EPS_SOLAR_Z_NEG_CURRENT+0x2c>
        return status;
 8001478:	7bfb      	ldrb	r3, [r7, #15]
 800147a:	e014      	b.n	80014a6 <READ_EPS_SOLAR_Z_NEG_CURRENT+0x56>
    }
    uint16_t raw_current = ((uint16_t) data[0] << 8) + (uint16_t) data[1]; //convert 2 separate bytes to unsigned 16 bits
 800147c:	7a3b      	ldrb	r3, [r7, #8]
 800147e:	b29b      	uxth	r3, r3
 8001480:	021b      	lsls	r3, r3, #8
 8001482:	b29a      	uxth	r2, r3
 8001484:	7a7b      	ldrb	r3, [r7, #9]
 8001486:	b29b      	uxth	r3, r3
 8001488:	4413      	add	r3, r2
 800148a:	81bb      	strh	r3, [r7, #12]
    (*curr_ptr) = 0.0006103516f * (float) raw_current; //multiply by the conversion coeff
 800148c:	89bb      	ldrh	r3, [r7, #12]
 800148e:	ee07 3a90 	vmov	s15, r3
 8001492:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001496:	ed9f 7a06 	vldr	s14, [pc, #24]	; 80014b0 <READ_EPS_SOLAR_Z_NEG_CURRENT+0x60>
 800149a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	edc3 7a00 	vstr	s15, [r3]
    return status;
 80014a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80014a6:	4618      	mov	r0, r3
 80014a8:	3710      	adds	r7, #16
 80014aa:	46bd      	mov	sp, r7
 80014ac:	bd80      	pop	{r7, pc}
 80014ae:	bf00      	nop
 80014b0:	3a200001 	.word	0x3a200001

080014b4 <READ_EPS_SOLAR_Z_POS_CURRENT>:
/**
  * @brief Reads the voltage of the Z+ facing solar panels in amps and stores the value in the pointed to address
  * @param curr_ptr: The address to store the returned float value at
  * @retval Returns if all of the hal function calls succeeded, or if any of them failed
  */
HAL_StatusTypeDef READ_EPS_SOLAR_Z_POS_CURRENT(float* curr_ptr){
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b084      	sub	sp, #16
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status = HAL_ERROR; //status initial state is error
 80014bc:	2301      	movs	r3, #1
 80014be:	73fb      	strb	r3, [r7, #15]
    uint8_t command = 13; //solar panel z+ current command
 80014c0:	230d      	movs	r3, #13
 80014c2:	73bb      	strb	r3, [r7, #14]
    uint8_t data[2];
    status = EPS_READ(command, data);
 80014c4:	f107 0208 	add.w	r2, r7, #8
 80014c8:	7bbb      	ldrb	r3, [r7, #14]
 80014ca:	4611      	mov	r1, r2
 80014cc:	4618      	mov	r0, r3
 80014ce:	f000 fbd7 	bl	8001c80 <EPS_READ>
 80014d2:	4603      	mov	r3, r0
 80014d4:	73fb      	strb	r3, [r7, #15]
    if(status != HAL_OK){
 80014d6:	7bfb      	ldrb	r3, [r7, #15]
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d001      	beq.n	80014e0 <READ_EPS_SOLAR_Z_POS_CURRENT+0x2c>
        return status;
 80014dc:	7bfb      	ldrb	r3, [r7, #15]
 80014de:	e014      	b.n	800150a <READ_EPS_SOLAR_Z_POS_CURRENT+0x56>
    }
    uint16_t raw_current = ((uint16_t) data[0] << 8) + (uint16_t) data[1]; //convert 2 separate bytes to unsigned 16 bits
 80014e0:	7a3b      	ldrb	r3, [r7, #8]
 80014e2:	b29b      	uxth	r3, r3
 80014e4:	021b      	lsls	r3, r3, #8
 80014e6:	b29a      	uxth	r2, r3
 80014e8:	7a7b      	ldrb	r3, [r7, #9]
 80014ea:	b29b      	uxth	r3, r3
 80014ec:	4413      	add	r3, r2
 80014ee:	81bb      	strh	r3, [r7, #12]
    (*curr_ptr) = 0.0006103516f * (float) raw_current; //multiply by the conversion coeff
 80014f0:	89bb      	ldrh	r3, [r7, #12]
 80014f2:	ee07 3a90 	vmov	s15, r3
 80014f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80014fa:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8001514 <READ_EPS_SOLAR_Z_POS_CURRENT+0x60>
 80014fe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	edc3 7a00 	vstr	s15, [r3]
    return status;
 8001508:	7bfb      	ldrb	r3, [r7, #15]
}
 800150a:	4618      	mov	r0, r3
 800150c:	3710      	adds	r7, #16
 800150e:	46bd      	mov	sp, r7
 8001510:	bd80      	pop	{r7, pc}
 8001512:	bf00      	nop
 8001514:	3a200001 	.word	0x3a200001

08001518 <READ_EPS_3V_CURRENT>:
/**
  * @brief Reads the current of the EPS 3.3v bus in amps and stores the value in the pointed to address
  * @param curr_ptr: The address to store the returned float value at
  * @retval Returns if all of the hal function calls succeeded, or if any of them failed
  */
HAL_StatusTypeDef READ_EPS_3V_CURRENT(float* curr_ptr){
 8001518:	b580      	push	{r7, lr}
 800151a:	b084      	sub	sp, #16
 800151c:	af00      	add	r7, sp, #0
 800151e:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status = HAL_ERROR; //status initial state is error
 8001520:	2301      	movs	r3, #1
 8001522:	73fb      	strb	r3, [r7, #15]
    uint8_t command = 14; //3.3v bus current command
 8001524:	230e      	movs	r3, #14
 8001526:	73bb      	strb	r3, [r7, #14]
    uint8_t data[2];
    status = EPS_READ(command, data);
 8001528:	f107 0208 	add.w	r2, r7, #8
 800152c:	7bbb      	ldrb	r3, [r7, #14]
 800152e:	4611      	mov	r1, r2
 8001530:	4618      	mov	r0, r3
 8001532:	f000 fba5 	bl	8001c80 <EPS_READ>
 8001536:	4603      	mov	r3, r0
 8001538:	73fb      	strb	r3, [r7, #15]
    if(status != HAL_OK){
 800153a:	7bfb      	ldrb	r3, [r7, #15]
 800153c:	2b00      	cmp	r3, #0
 800153e:	d001      	beq.n	8001544 <READ_EPS_3V_CURRENT+0x2c>
        return status;
 8001540:	7bfb      	ldrb	r3, [r7, #15]
 8001542:	e014      	b.n	800156e <READ_EPS_3V_CURRENT+0x56>
    }
    uint16_t raw_current = ((uint16_t) data[0] << 8) + (uint16_t) data[1]; //convert 2 separate bytes to unsigned 16 bits
 8001544:	7a3b      	ldrb	r3, [r7, #8]
 8001546:	b29b      	uxth	r3, r3
 8001548:	021b      	lsls	r3, r3, #8
 800154a:	b29a      	uxth	r2, r3
 800154c:	7a7b      	ldrb	r3, [r7, #9]
 800154e:	b29b      	uxth	r3, r3
 8001550:	4413      	add	r3, r2
 8001552:	81bb      	strh	r3, [r7, #12]
    (*curr_ptr) = 0.0020345052f * (float) raw_current; //multiply by the conversion coeff
 8001554:	89bb      	ldrh	r3, [r7, #12]
 8001556:	ee07 3a90 	vmov	s15, r3
 800155a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800155e:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8001578 <READ_EPS_3V_CURRENT+0x60>
 8001562:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	edc3 7a00 	vstr	s15, [r3]
    return status;
 800156c:	7bfb      	ldrb	r3, [r7, #15]
}
 800156e:	4618      	mov	r0, r3
 8001570:	3710      	adds	r7, #16
 8001572:	46bd      	mov	sp, r7
 8001574:	bd80      	pop	{r7, pc}
 8001576:	bf00      	nop
 8001578:	3b055555 	.word	0x3b055555

0800157c <READ_EPS_5V_CURRENT>:
/**
  * @brief Reads the current of the EPS 5v bus in amps and stores the value in the pointed to address
  * @param curr_ptr: The address to store the returned float value at
  * @retval Returns if all of the hal function calls succeeded, or if any of them failed
  */
HAL_StatusTypeDef READ_EPS_5V_CURRENT(float* curr_ptr){
 800157c:	b580      	push	{r7, lr}
 800157e:	b084      	sub	sp, #16
 8001580:	af00      	add	r7, sp, #0
 8001582:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status = HAL_ERROR; //status initial state is error
 8001584:	2301      	movs	r3, #1
 8001586:	73fb      	strb	r3, [r7, #15]
    uint8_t command = 15; //5v bus current command
 8001588:	230f      	movs	r3, #15
 800158a:	73bb      	strb	r3, [r7, #14]
    uint8_t data[2];
    status = EPS_READ(command, data);
 800158c:	f107 0208 	add.w	r2, r7, #8
 8001590:	7bbb      	ldrb	r3, [r7, #14]
 8001592:	4611      	mov	r1, r2
 8001594:	4618      	mov	r0, r3
 8001596:	f000 fb73 	bl	8001c80 <EPS_READ>
 800159a:	4603      	mov	r3, r0
 800159c:	73fb      	strb	r3, [r7, #15]
    if(status != HAL_OK){
 800159e:	7bfb      	ldrb	r3, [r7, #15]
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d001      	beq.n	80015a8 <READ_EPS_5V_CURRENT+0x2c>
        return status;
 80015a4:	7bfb      	ldrb	r3, [r7, #15]
 80015a6:	e014      	b.n	80015d2 <READ_EPS_5V_CURRENT+0x56>
    }
    uint16_t raw_current = ((uint16_t) data[0] << 8) + (uint16_t) data[1]; //convert 2 separate bytes to unsigned 16 bits
 80015a8:	7a3b      	ldrb	r3, [r7, #8]
 80015aa:	b29b      	uxth	r3, r3
 80015ac:	021b      	lsls	r3, r3, #8
 80015ae:	b29a      	uxth	r2, r3
 80015b0:	7a7b      	ldrb	r3, [r7, #9]
 80015b2:	b29b      	uxth	r3, r3
 80015b4:	4413      	add	r3, r2
 80015b6:	81bb      	strh	r3, [r7, #12]
    (*curr_ptr) = 0.0020345052f * (float) raw_current; //multiply by the conversion coeff
 80015b8:	89bb      	ldrh	r3, [r7, #12]
 80015ba:	ee07 3a90 	vmov	s15, r3
 80015be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80015c2:	ed9f 7a06 	vldr	s14, [pc, #24]	; 80015dc <READ_EPS_5V_CURRENT+0x60>
 80015c6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	edc3 7a00 	vstr	s15, [r3]
    return status;
 80015d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80015d2:	4618      	mov	r0, r3
 80015d4:	3710      	adds	r7, #16
 80015d6:	46bd      	mov	sp, r7
 80015d8:	bd80      	pop	{r7, pc}
 80015da:	bf00      	nop
 80015dc:	3b055555 	.word	0x3b055555

080015e0 <READ_EPS_MCU_TEMP>:
/**
  * @brief Reads the temperature of the EPS microcontroller in degrees Celsius and stores the value in the pointed to address
  * @param temp_ptr: The address to store the returned float value at
  * @retval Returns if all of the hal function calls succeeded, or if any of them failed
  */
HAL_StatusTypeDef READ_EPS_MCU_TEMP(float* temp_ptr){
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b084      	sub	sp, #16
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status = HAL_ERROR; //status initial state is error
 80015e8:	2301      	movs	r3, #1
 80015ea:	73fb      	strb	r3, [r7, #15]
    uint8_t command = 18; //MCU temperature command
 80015ec:	2312      	movs	r3, #18
 80015ee:	73bb      	strb	r3, [r7, #14]
    uint8_t data[2];
    status = EPS_READ(command, data);
 80015f0:	f107 0208 	add.w	r2, r7, #8
 80015f4:	7bbb      	ldrb	r3, [r7, #14]
 80015f6:	4611      	mov	r1, r2
 80015f8:	4618      	mov	r0, r3
 80015fa:	f000 fb41 	bl	8001c80 <EPS_READ>
 80015fe:	4603      	mov	r3, r0
 8001600:	73fb      	strb	r3, [r7, #15]
    if(status != HAL_OK){
 8001602:	7bfb      	ldrb	r3, [r7, #15]
 8001604:	2b00      	cmp	r3, #0
 8001606:	d001      	beq.n	800160c <READ_EPS_MCU_TEMP+0x2c>
        return status;
 8001608:	7bfb      	ldrb	r3, [r7, #15]
 800160a:	e01c      	b.n	8001646 <READ_EPS_MCU_TEMP+0x66>
    }
    uint16_t raw_value = ((uint16_t) data[0] << 8) + (uint16_t) data[1]; //convert 2 separate bytes to unsigned 16 bits
 800160c:	7a3b      	ldrb	r3, [r7, #8]
 800160e:	b29b      	uxth	r3, r3
 8001610:	021b      	lsls	r3, r3, #8
 8001612:	b29a      	uxth	r2, r3
 8001614:	7a7b      	ldrb	r3, [r7, #9]
 8001616:	b29b      	uxth	r3, r3
 8001618:	4413      	add	r3, r2
 800161a:	81bb      	strh	r3, [r7, #12]
    (*temp_ptr) = (((float) raw_value * 0.0006103516f) - 0.986f) / 0.00355f;
 800161c:	89bb      	ldrh	r3, [r7, #12]
 800161e:	ee07 3a90 	vmov	s15, r3
 8001622:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001626:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 8001650 <READ_EPS_MCU_TEMP+0x70>
 800162a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800162e:	ed9f 7a09 	vldr	s14, [pc, #36]	; 8001654 <READ_EPS_MCU_TEMP+0x74>
 8001632:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8001636:	eddf 6a08 	vldr	s13, [pc, #32]	; 8001658 <READ_EPS_MCU_TEMP+0x78>
 800163a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	edc3 7a00 	vstr	s15, [r3]
    return status;
 8001644:	7bfb      	ldrb	r3, [r7, #15]
}
 8001646:	4618      	mov	r0, r3
 8001648:	3710      	adds	r7, #16
 800164a:	46bd      	mov	sp, r7
 800164c:	bd80      	pop	{r7, pc}
 800164e:	bf00      	nop
 8001650:	3a200001 	.word	0x3a200001
 8001654:	3f7c6a7f 	.word	0x3f7c6a7f
 8001658:	3b68a71e 	.word	0x3b68a71e

0800165c <READ_EPS_BATT_1_TEMP>:
/**
  * @brief Reads the temperature of the EPS battery cell 1 in degrees Celsius and stores the value in the pointed to address
  * @param temp_ptr: The address to store the returned float value at
  * @retval Returns if all of the hal function calls succeeded, or if any of them failed
  */
HAL_StatusTypeDef READ_EPS_BATT_1_TEMP(float* temp_ptr){
 800165c:	b580      	push	{r7, lr}
 800165e:	b084      	sub	sp, #16
 8001660:	af00      	add	r7, sp, #0
 8001662:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status = HAL_ERROR; //status initial state is error
 8001664:	2301      	movs	r3, #1
 8001666:	73fb      	strb	r3, [r7, #15]
    uint8_t command = 19; //battery cell 1 temperature command
 8001668:	2313      	movs	r3, #19
 800166a:	73bb      	strb	r3, [r7, #14]
    uint8_t data[2];
    status = EPS_READ(command, data);
 800166c:	f107 0208 	add.w	r2, r7, #8
 8001670:	7bbb      	ldrb	r3, [r7, #14]
 8001672:	4611      	mov	r1, r2
 8001674:	4618      	mov	r0, r3
 8001676:	f000 fb03 	bl	8001c80 <EPS_READ>
 800167a:	4603      	mov	r3, r0
 800167c:	73fb      	strb	r3, [r7, #15]
    if(status != HAL_OK){
 800167e:	7bfb      	ldrb	r3, [r7, #15]
 8001680:	2b00      	cmp	r3, #0
 8001682:	d001      	beq.n	8001688 <READ_EPS_BATT_1_TEMP+0x2c>
        return status;
 8001684:	7bfb      	ldrb	r3, [r7, #15]
 8001686:	e014      	b.n	80016b2 <READ_EPS_BATT_1_TEMP+0x56>
    }
    uint16_t raw_value = ((uint16_t) data[0] << 8) + (uint16_t) data[1]; //convert 2 separate bytes to unsigned 16 bits
 8001688:	7a3b      	ldrb	r3, [r7, #8]
 800168a:	b29b      	uxth	r3, r3
 800168c:	021b      	lsls	r3, r3, #8
 800168e:	b29a      	uxth	r2, r3
 8001690:	7a7b      	ldrb	r3, [r7, #9]
 8001692:	b29b      	uxth	r3, r3
 8001694:	4413      	add	r3, r2
 8001696:	81bb      	strh	r3, [r7, #12]
    (*temp_ptr) = 0.00390625f * (float) raw_value;
 8001698:	89bb      	ldrh	r3, [r7, #12]
 800169a:	ee07 3a90 	vmov	s15, r3
 800169e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80016a2:	ed9f 7a06 	vldr	s14, [pc, #24]	; 80016bc <READ_EPS_BATT_1_TEMP+0x60>
 80016a6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	edc3 7a00 	vstr	s15, [r3]
    return status;
 80016b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80016b2:	4618      	mov	r0, r3
 80016b4:	3710      	adds	r7, #16
 80016b6:	46bd      	mov	sp, r7
 80016b8:	bd80      	pop	{r7, pc}
 80016ba:	bf00      	nop
 80016bc:	3b800000 	.word	0x3b800000

080016c0 <READ_EPS_BATT_2_TEMP>:
/**
  * @brief Reads the temperature of the EPS battery cell 2 in degrees Celsius and stores the value in the pointed to address
  * @param temp_ptr: The address to store the returned float value at
  * @retval Returns if all of the hal function calls succeeded, or if any of them failed
  */
HAL_StatusTypeDef READ_EPS_BATT_2_TEMP(float* temp_ptr){
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b084      	sub	sp, #16
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status = HAL_ERROR; //status initial state is error
 80016c8:	2301      	movs	r3, #1
 80016ca:	73fb      	strb	r3, [r7, #15]
    uint8_t command = 20; //battery cell 2 temperature command
 80016cc:	2314      	movs	r3, #20
 80016ce:	73bb      	strb	r3, [r7, #14]
    uint8_t data[2];
    status = EPS_READ(command, data);
 80016d0:	f107 0208 	add.w	r2, r7, #8
 80016d4:	7bbb      	ldrb	r3, [r7, #14]
 80016d6:	4611      	mov	r1, r2
 80016d8:	4618      	mov	r0, r3
 80016da:	f000 fad1 	bl	8001c80 <EPS_READ>
 80016de:	4603      	mov	r3, r0
 80016e0:	73fb      	strb	r3, [r7, #15]
    if(status != HAL_OK){
 80016e2:	7bfb      	ldrb	r3, [r7, #15]
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d001      	beq.n	80016ec <READ_EPS_BATT_2_TEMP+0x2c>
        return status;
 80016e8:	7bfb      	ldrb	r3, [r7, #15]
 80016ea:	e014      	b.n	8001716 <READ_EPS_BATT_2_TEMP+0x56>
    }
    uint16_t raw_value = ((uint16_t) data[0] << 8) + (uint16_t) data[1]; //convert 2 separate bytes to unsigned 16 bits
 80016ec:	7a3b      	ldrb	r3, [r7, #8]
 80016ee:	b29b      	uxth	r3, r3
 80016f0:	021b      	lsls	r3, r3, #8
 80016f2:	b29a      	uxth	r2, r3
 80016f4:	7a7b      	ldrb	r3, [r7, #9]
 80016f6:	b29b      	uxth	r3, r3
 80016f8:	4413      	add	r3, r2
 80016fa:	81bb      	strh	r3, [r7, #12]
    (*temp_ptr) = 0.00390625f * (float) raw_value;
 80016fc:	89bb      	ldrh	r3, [r7, #12]
 80016fe:	ee07 3a90 	vmov	s15, r3
 8001702:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001706:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8001720 <READ_EPS_BATT_2_TEMP+0x60>
 800170a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	edc3 7a00 	vstr	s15, [r3]
    return status;
 8001714:	7bfb      	ldrb	r3, [r7, #15]
}
 8001716:	4618      	mov	r0, r3
 8001718:	3710      	adds	r7, #16
 800171a:	46bd      	mov	sp, r7
 800171c:	bd80      	pop	{r7, pc}
 800171e:	bf00      	nop
 8001720:	3b800000 	.word	0x3b800000

08001724 <READ_EPS_BATT_3_TEMP>:
/**
  * @brief Reads the temperature of the EPS battery cell 3 in degrees Celsius and stores the value in the pointed to address
  * @param temp_ptr: The address to store the returned float value at
  * @retval Returns if all of the hal function calls succeeded, or if any of them failed
  */
HAL_StatusTypeDef READ_EPS_BATT_3_TEMP(float* temp_ptr){
 8001724:	b580      	push	{r7, lr}
 8001726:	b084      	sub	sp, #16
 8001728:	af00      	add	r7, sp, #0
 800172a:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status = HAL_ERROR; //status initial state is error
 800172c:	2301      	movs	r3, #1
 800172e:	73fb      	strb	r3, [r7, #15]
    uint8_t command = 21; //battery cell 3 temperature command
 8001730:	2315      	movs	r3, #21
 8001732:	73bb      	strb	r3, [r7, #14]
    uint8_t data[2];
    status = EPS_READ(command, data);
 8001734:	f107 0208 	add.w	r2, r7, #8
 8001738:	7bbb      	ldrb	r3, [r7, #14]
 800173a:	4611      	mov	r1, r2
 800173c:	4618      	mov	r0, r3
 800173e:	f000 fa9f 	bl	8001c80 <EPS_READ>
 8001742:	4603      	mov	r3, r0
 8001744:	73fb      	strb	r3, [r7, #15]
    if(status != HAL_OK){
 8001746:	7bfb      	ldrb	r3, [r7, #15]
 8001748:	2b00      	cmp	r3, #0
 800174a:	d001      	beq.n	8001750 <READ_EPS_BATT_3_TEMP+0x2c>
        return status;
 800174c:	7bfb      	ldrb	r3, [r7, #15]
 800174e:	e014      	b.n	800177a <READ_EPS_BATT_3_TEMP+0x56>
    }
    uint16_t raw_value = ((uint16_t) data[0] << 8) + (uint16_t) data[1]; //convert 2 separate bytes to unsigned 16 bits
 8001750:	7a3b      	ldrb	r3, [r7, #8]
 8001752:	b29b      	uxth	r3, r3
 8001754:	021b      	lsls	r3, r3, #8
 8001756:	b29a      	uxth	r2, r3
 8001758:	7a7b      	ldrb	r3, [r7, #9]
 800175a:	b29b      	uxth	r3, r3
 800175c:	4413      	add	r3, r2
 800175e:	81bb      	strh	r3, [r7, #12]
    (*temp_ptr) = 0.00390625f * (float) raw_value;
 8001760:	89bb      	ldrh	r3, [r7, #12]
 8001762:	ee07 3a90 	vmov	s15, r3
 8001766:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800176a:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8001784 <READ_EPS_BATT_3_TEMP+0x60>
 800176e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	edc3 7a00 	vstr	s15, [r3]
    return status;
 8001778:	7bfb      	ldrb	r3, [r7, #15]
}
 800177a:	4618      	mov	r0, r3
 800177c:	3710      	adds	r7, #16
 800177e:	46bd      	mov	sp, r7
 8001780:	bd80      	pop	{r7, pc}
 8001782:	bf00      	nop
 8001784:	3b800000 	.word	0x3b800000

08001788 <READ_EPS_BATT_4_TEMP>:
/**
  * @brief Reads the temperature of the EPS battery cell 4 in degrees Celsius and stores the value in the pointed to address
  * @param temp_ptr: The address to store the returned float value at
  * @retval Returns if all of the hal function calls succeeded, or if any of them failed
  */
HAL_StatusTypeDef READ_EPS_BATT_4_TEMP(float* temp_ptr){
 8001788:	b580      	push	{r7, lr}
 800178a:	b084      	sub	sp, #16
 800178c:	af00      	add	r7, sp, #0
 800178e:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status = HAL_ERROR; //status initial state is error
 8001790:	2301      	movs	r3, #1
 8001792:	73fb      	strb	r3, [r7, #15]
    uint8_t command = 22; //battery cell 4 temperature command
 8001794:	2316      	movs	r3, #22
 8001796:	73bb      	strb	r3, [r7, #14]
    uint8_t data[2];
    status = EPS_READ(command, data);
 8001798:	f107 0208 	add.w	r2, r7, #8
 800179c:	7bbb      	ldrb	r3, [r7, #14]
 800179e:	4611      	mov	r1, r2
 80017a0:	4618      	mov	r0, r3
 80017a2:	f000 fa6d 	bl	8001c80 <EPS_READ>
 80017a6:	4603      	mov	r3, r0
 80017a8:	73fb      	strb	r3, [r7, #15]
    if(status != HAL_OK){
 80017aa:	7bfb      	ldrb	r3, [r7, #15]
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d001      	beq.n	80017b4 <READ_EPS_BATT_4_TEMP+0x2c>
        return status;
 80017b0:	7bfb      	ldrb	r3, [r7, #15]
 80017b2:	e014      	b.n	80017de <READ_EPS_BATT_4_TEMP+0x56>
    }
    uint16_t raw_value = ((uint16_t) data[0] << 8) + (uint16_t) data[1]; //convert 2 separate bytes to unsigned 16 bits
 80017b4:	7a3b      	ldrb	r3, [r7, #8]
 80017b6:	b29b      	uxth	r3, r3
 80017b8:	021b      	lsls	r3, r3, #8
 80017ba:	b29a      	uxth	r2, r3
 80017bc:	7a7b      	ldrb	r3, [r7, #9]
 80017be:	b29b      	uxth	r3, r3
 80017c0:	4413      	add	r3, r2
 80017c2:	81bb      	strh	r3, [r7, #12]
    (*temp_ptr) = 0.00390625f * (float) raw_value;
 80017c4:	89bb      	ldrh	r3, [r7, #12]
 80017c6:	ee07 3a90 	vmov	s15, r3
 80017ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80017ce:	ed9f 7a06 	vldr	s14, [pc, #24]	; 80017e8 <READ_EPS_BATT_4_TEMP+0x60>
 80017d2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	edc3 7a00 	vstr	s15, [r3]
    return status;
 80017dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80017de:	4618      	mov	r0, r3
 80017e0:	3710      	adds	r7, #16
 80017e2:	46bd      	mov	sp, r7
 80017e4:	bd80      	pop	{r7, pc}
 80017e6:	bf00      	nop
 80017e8:	3b800000 	.word	0x3b800000

080017ec <READ_EPS_INPUT_CONDITION>:
/**
  * @brief Reads raw return value of the Input Condition command and stores the value in the pointed to address
  * @param cond_ptr: The address to store the returned uint16_t value at
  * @retval Returns if all of the hal function calls succeeded, or if any of them failed
  */
HAL_StatusTypeDef READ_EPS_INPUT_CONDITION(uint16_t *cond_ptr){
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b084      	sub	sp, #16
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status = HAL_ERROR; //status initial state is error
 80017f4:	2301      	movs	r3, #1
 80017f6:	73fb      	strb	r3, [r7, #15]
    uint8_t command = 23; //input conditions command
 80017f8:	2317      	movs	r3, #23
 80017fa:	73bb      	strb	r3, [r7, #14]
    uint8_t data[2];
    status = EPS_READ(command, data);
 80017fc:	f107 020c 	add.w	r2, r7, #12
 8001800:	7bbb      	ldrb	r3, [r7, #14]
 8001802:	4611      	mov	r1, r2
 8001804:	4618      	mov	r0, r3
 8001806:	f000 fa3b 	bl	8001c80 <EPS_READ>
 800180a:	4603      	mov	r3, r0
 800180c:	73fb      	strb	r3, [r7, #15]
    if(status != HAL_OK){
 800180e:	7bfb      	ldrb	r3, [r7, #15]
 8001810:	2b00      	cmp	r3, #0
 8001812:	d001      	beq.n	8001818 <READ_EPS_INPUT_CONDITION+0x2c>
        return status;
 8001814:	7bfb      	ldrb	r3, [r7, #15]
 8001816:	e00a      	b.n	800182e <READ_EPS_INPUT_CONDITION+0x42>
    }
    (*cond_ptr) = ((uint16_t) data[0] << 8) + (uint16_t) data[1]; //convert 2 separate bytes to unsigned 16 bits
 8001818:	7b3b      	ldrb	r3, [r7, #12]
 800181a:	b29b      	uxth	r3, r3
 800181c:	021b      	lsls	r3, r3, #8
 800181e:	b29a      	uxth	r2, r3
 8001820:	7b7b      	ldrb	r3, [r7, #13]
 8001822:	b29b      	uxth	r3, r3
 8001824:	4413      	add	r3, r2
 8001826:	b29a      	uxth	r2, r3
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	801a      	strh	r2, [r3, #0]
    return status;
 800182c:	7bfb      	ldrb	r3, [r7, #15]
}
 800182e:	4618      	mov	r0, r3
 8001830:	3710      	adds	r7, #16
 8001832:	46bd      	mov	sp, r7
 8001834:	bd80      	pop	{r7, pc}

08001836 <READ_EPS_OUTPUT_CONDITION1>:
/**
  * @brief Reads raw return value of the Output Condition 1 command and stores the value in the pointed to address
  * @param cond_ptr: The address to store the returned uint16_t value at
  * @retval Returns if all of the hal function calls succeeded, or if any of them failed
  */
HAL_StatusTypeDef READ_EPS_OUTPUT_CONDITION1(uint16_t *cond_ptr){
 8001836:	b580      	push	{r7, lr}
 8001838:	b084      	sub	sp, #16
 800183a:	af00      	add	r7, sp, #0
 800183c:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status = HAL_ERROR; //status initial state is error
 800183e:	2301      	movs	r3, #1
 8001840:	73fb      	strb	r3, [r7, #15]
    uint8_t command = 24; //output conditions command
 8001842:	2318      	movs	r3, #24
 8001844:	73bb      	strb	r3, [r7, #14]
    uint8_t data[2];
    status = EPS_READ(command, data);
 8001846:	f107 020c 	add.w	r2, r7, #12
 800184a:	7bbb      	ldrb	r3, [r7, #14]
 800184c:	4611      	mov	r1, r2
 800184e:	4618      	mov	r0, r3
 8001850:	f000 fa16 	bl	8001c80 <EPS_READ>
 8001854:	4603      	mov	r3, r0
 8001856:	73fb      	strb	r3, [r7, #15]
    if(status != HAL_OK){
 8001858:	7bfb      	ldrb	r3, [r7, #15]
 800185a:	2b00      	cmp	r3, #0
 800185c:	d001      	beq.n	8001862 <READ_EPS_OUTPUT_CONDITION1+0x2c>
        return status;
 800185e:	7bfb      	ldrb	r3, [r7, #15]
 8001860:	e00a      	b.n	8001878 <READ_EPS_OUTPUT_CONDITION1+0x42>
    }
    (*cond_ptr) = ((uint16_t) data[0] << 8) + (uint16_t) data[1]; //convert 2 separate bytes to unsigned 16 bits
 8001862:	7b3b      	ldrb	r3, [r7, #12]
 8001864:	b29b      	uxth	r3, r3
 8001866:	021b      	lsls	r3, r3, #8
 8001868:	b29a      	uxth	r2, r3
 800186a:	7b7b      	ldrb	r3, [r7, #13]
 800186c:	b29b      	uxth	r3, r3
 800186e:	4413      	add	r3, r2
 8001870:	b29a      	uxth	r2, r3
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	801a      	strh	r2, [r3, #0]
    return status;
 8001876:	7bfb      	ldrb	r3, [r7, #15]
}
 8001878:	4618      	mov	r0, r3
 800187a:	3710      	adds	r7, #16
 800187c:	46bd      	mov	sp, r7
 800187e:	bd80      	pop	{r7, pc}

08001880 <READ_EPS_OUTPUT_CONDITION2>:
/**
  * @brief Reads raw return value of the Output Condition 2 command and stores the value in the pointed to address
  * @param cond_ptr: The address to store the returned uint16_t value at
  * @retval Returns if all of the hal function calls succeeded, or if any of them failed
  */
HAL_StatusTypeDef READ_EPS_OUTPUT_CONDITION2(uint16_t *cond_ptr){
 8001880:	b580      	push	{r7, lr}
 8001882:	b084      	sub	sp, #16
 8001884:	af00      	add	r7, sp, #0
 8001886:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status = HAL_ERROR; //status initial state is error
 8001888:	2301      	movs	r3, #1
 800188a:	73fb      	strb	r3, [r7, #15]
    uint8_t command = 24; //output conditions command
 800188c:	2318      	movs	r3, #24
 800188e:	73bb      	strb	r3, [r7, #14]
    uint8_t data[2];
    status = EPS_READ(command, data);
 8001890:	f107 020c 	add.w	r2, r7, #12
 8001894:	7bbb      	ldrb	r3, [r7, #14]
 8001896:	4611      	mov	r1, r2
 8001898:	4618      	mov	r0, r3
 800189a:	f000 f9f1 	bl	8001c80 <EPS_READ>
 800189e:	4603      	mov	r3, r0
 80018a0:	73fb      	strb	r3, [r7, #15]
    if(status != HAL_OK){
 80018a2:	7bfb      	ldrb	r3, [r7, #15]
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d001      	beq.n	80018ac <READ_EPS_OUTPUT_CONDITION2+0x2c>
        return status;
 80018a8:	7bfb      	ldrb	r3, [r7, #15]
 80018aa:	e00a      	b.n	80018c2 <READ_EPS_OUTPUT_CONDITION2+0x42>
    }
    (*cond_ptr) = ((uint16_t) data[0] << 8) + (uint16_t) data[1]; //convert 2 separate bytes to unsigned 16 bits
 80018ac:	7b3b      	ldrb	r3, [r7, #12]
 80018ae:	b29b      	uxth	r3, r3
 80018b0:	021b      	lsls	r3, r3, #8
 80018b2:	b29a      	uxth	r2, r3
 80018b4:	7b7b      	ldrb	r3, [r7, #13]
 80018b6:	b29b      	uxth	r3, r3
 80018b8:	4413      	add	r3, r2
 80018ba:	b29a      	uxth	r2, r3
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	801a      	strh	r2, [r3, #0]
    return status;
 80018c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80018c2:	4618      	mov	r0, r3
 80018c4:	3710      	adds	r7, #16
 80018c6:	46bd      	mov	sp, r7
 80018c8:	bd80      	pop	{r7, pc}

080018ca <READ_EPS_POWER_ON_CYCLES>:
/**
  * @brief Reads the current count of EPS power cycles and stores the value in the pointed to address
  * @param count_ptr: The address to store the returned uint16_t value at
  * @retval Returns if all of the hal function calls succeeded, or if any of them failed
  */
HAL_StatusTypeDef READ_EPS_POWER_ON_CYCLES(uint16_t *count_ptr){
 80018ca:	b580      	push	{r7, lr}
 80018cc:	b084      	sub	sp, #16
 80018ce:	af00      	add	r7, sp, #0
 80018d0:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status = HAL_ERROR; //status initial state is error
 80018d2:	2301      	movs	r3, #1
 80018d4:	73fb      	strb	r3, [r7, #15]
    uint8_t command = 26; //power on cycles count command
 80018d6:	231a      	movs	r3, #26
 80018d8:	73bb      	strb	r3, [r7, #14]
    uint8_t data[2];
    status = EPS_READ(command, data);
 80018da:	f107 020c 	add.w	r2, r7, #12
 80018de:	7bbb      	ldrb	r3, [r7, #14]
 80018e0:	4611      	mov	r1, r2
 80018e2:	4618      	mov	r0, r3
 80018e4:	f000 f9cc 	bl	8001c80 <EPS_READ>
 80018e8:	4603      	mov	r3, r0
 80018ea:	73fb      	strb	r3, [r7, #15]
    if(status != HAL_OK){
 80018ec:	7bfb      	ldrb	r3, [r7, #15]
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d001      	beq.n	80018f6 <READ_EPS_POWER_ON_CYCLES+0x2c>
        return status;
 80018f2:	7bfb      	ldrb	r3, [r7, #15]
 80018f4:	e00a      	b.n	800190c <READ_EPS_POWER_ON_CYCLES+0x42>
    }
    (*count_ptr) = ((uint16_t) data[0] << 8) + (uint16_t) data[1]; //convert 2 separate bytes to unsigned 16 bits
 80018f6:	7b3b      	ldrb	r3, [r7, #12]
 80018f8:	b29b      	uxth	r3, r3
 80018fa:	021b      	lsls	r3, r3, #8
 80018fc:	b29a      	uxth	r2, r3
 80018fe:	7b7b      	ldrb	r3, [r7, #13]
 8001900:	b29b      	uxth	r3, r3
 8001902:	4413      	add	r3, r2
 8001904:	b29a      	uxth	r2, r3
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	801a      	strh	r2, [r3, #0]
    return status;
 800190a:	7bfb      	ldrb	r3, [r7, #15]
}
 800190c:	4618      	mov	r0, r3
 800190e:	3710      	adds	r7, #16
 8001910:	46bd      	mov	sp, r7
 8001912:	bd80      	pop	{r7, pc}

08001914 <READ_EPS_UNDER_VOLT_COUNT>:
/**
  * @brief Reads the current count of EPS under-voltage occurrences and stores the value in the pointed to address
  * @param count_ptr: The address to store the returned uint16_t value at
  * @retval Returns if all of the hal function calls succeeded, or if any of them failed
  */
HAL_StatusTypeDef READ_EPS_UNDER_VOLT_COUNT(uint16_t *count_ptr){
 8001914:	b580      	push	{r7, lr}
 8001916:	b084      	sub	sp, #16
 8001918:	af00      	add	r7, sp, #0
 800191a:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status = HAL_ERROR; //status initial state is error
 800191c:	2301      	movs	r3, #1
 800191e:	73fb      	strb	r3, [r7, #15]
    uint8_t command = 27; //under voltage count command
 8001920:	231b      	movs	r3, #27
 8001922:	73bb      	strb	r3, [r7, #14]
    uint8_t data[2];
    status = EPS_READ(command, data);
 8001924:	f107 020c 	add.w	r2, r7, #12
 8001928:	7bbb      	ldrb	r3, [r7, #14]
 800192a:	4611      	mov	r1, r2
 800192c:	4618      	mov	r0, r3
 800192e:	f000 f9a7 	bl	8001c80 <EPS_READ>
 8001932:	4603      	mov	r3, r0
 8001934:	73fb      	strb	r3, [r7, #15]
    if(status != HAL_OK){
 8001936:	7bfb      	ldrb	r3, [r7, #15]
 8001938:	2b00      	cmp	r3, #0
 800193a:	d001      	beq.n	8001940 <READ_EPS_UNDER_VOLT_COUNT+0x2c>
        return status;
 800193c:	7bfb      	ldrb	r3, [r7, #15]
 800193e:	e00a      	b.n	8001956 <READ_EPS_UNDER_VOLT_COUNT+0x42>
    }
    (*count_ptr) = ((uint16_t) data[0] << 8) + (uint16_t) data[1]; //convert 2 separate bytes to unsigned 16 bits
 8001940:	7b3b      	ldrb	r3, [r7, #12]
 8001942:	b29b      	uxth	r3, r3
 8001944:	021b      	lsls	r3, r3, #8
 8001946:	b29a      	uxth	r2, r3
 8001948:	7b7b      	ldrb	r3, [r7, #13]
 800194a:	b29b      	uxth	r3, r3
 800194c:	4413      	add	r3, r2
 800194e:	b29a      	uxth	r2, r3
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	801a      	strh	r2, [r3, #0]
    return status;
 8001954:	7bfb      	ldrb	r3, [r7, #15]
}
 8001956:	4618      	mov	r0, r3
 8001958:	3710      	adds	r7, #16
 800195a:	46bd      	mov	sp, r7
 800195c:	bd80      	pop	{r7, pc}

0800195e <READ_EPS_SHORT_CIRCUIT_COUNT>:
/**
  * @brief Reads the current count of EPS short-circuit occurrences and stores the value in the pointed to address
  * @param count_ptr: The address to store the returned uint16_t value at
  * @retval Returns if all of the hal function calls succeeded, or if any of them failed
  */
HAL_StatusTypeDef READ_EPS_SHORT_CIRCUIT_COUNT(uint16_t *count_ptr){
 800195e:	b580      	push	{r7, lr}
 8001960:	b084      	sub	sp, #16
 8001962:	af00      	add	r7, sp, #0
 8001964:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status = HAL_ERROR; //status initial state is error
 8001966:	2301      	movs	r3, #1
 8001968:	73fb      	strb	r3, [r7, #15]
    uint8_t command = 28; //short circuit count command
 800196a:	231c      	movs	r3, #28
 800196c:	73bb      	strb	r3, [r7, #14]
    uint8_t data[2];
    status = EPS_READ(command, data);
 800196e:	f107 020c 	add.w	r2, r7, #12
 8001972:	7bbb      	ldrb	r3, [r7, #14]
 8001974:	4611      	mov	r1, r2
 8001976:	4618      	mov	r0, r3
 8001978:	f000 f982 	bl	8001c80 <EPS_READ>
 800197c:	4603      	mov	r3, r0
 800197e:	73fb      	strb	r3, [r7, #15]
    if(status != HAL_OK){
 8001980:	7bfb      	ldrb	r3, [r7, #15]
 8001982:	2b00      	cmp	r3, #0
 8001984:	d001      	beq.n	800198a <READ_EPS_SHORT_CIRCUIT_COUNT+0x2c>
        return status;
 8001986:	7bfb      	ldrb	r3, [r7, #15]
 8001988:	e00a      	b.n	80019a0 <READ_EPS_SHORT_CIRCUIT_COUNT+0x42>
    }
    (*count_ptr) = ((uint16_t) data[0] << 8) + (uint16_t) data[1]; //convert 2 separate bytes to unsigned 16 bits
 800198a:	7b3b      	ldrb	r3, [r7, #12]
 800198c:	b29b      	uxth	r3, r3
 800198e:	021b      	lsls	r3, r3, #8
 8001990:	b29a      	uxth	r2, r3
 8001992:	7b7b      	ldrb	r3, [r7, #13]
 8001994:	b29b      	uxth	r3, r3
 8001996:	4413      	add	r3, r2
 8001998:	b29a      	uxth	r2, r3
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	801a      	strh	r2, [r3, #0]
    return status;
 800199e:	7bfb      	ldrb	r3, [r7, #15]
}
 80019a0:	4618      	mov	r0, r3
 80019a2:	3710      	adds	r7, #16
 80019a4:	46bd      	mov	sp, r7
 80019a6:	bd80      	pop	{r7, pc}

080019a8 <READ_EPS_OVER_TEMP_COUNT>:
/**
  * @brief Reads the current count of EPS over-temp occurrences and stores the value in the pointed to address
  * @param count_ptr: The address to store the returned uint16_t value at
  * @retval Returns if all of the hal function calls succeeded, or if any of them failed
  */
HAL_StatusTypeDef READ_EPS_OVER_TEMP_COUNT(uint16_t *count_ptr){
 80019a8:	b580      	push	{r7, lr}
 80019aa:	b084      	sub	sp, #16
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status = HAL_ERROR; //status initial state is error
 80019b0:	2301      	movs	r3, #1
 80019b2:	73fb      	strb	r3, [r7, #15]
    uint8_t command = 29; //over temperature count command
 80019b4:	231d      	movs	r3, #29
 80019b6:	73bb      	strb	r3, [r7, #14]
    uint8_t data[2];
    status = EPS_READ(command, data);
 80019b8:	f107 020c 	add.w	r2, r7, #12
 80019bc:	7bbb      	ldrb	r3, [r7, #14]
 80019be:	4611      	mov	r1, r2
 80019c0:	4618      	mov	r0, r3
 80019c2:	f000 f95d 	bl	8001c80 <EPS_READ>
 80019c6:	4603      	mov	r3, r0
 80019c8:	73fb      	strb	r3, [r7, #15]
    if(status != HAL_OK){
 80019ca:	7bfb      	ldrb	r3, [r7, #15]
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d001      	beq.n	80019d4 <READ_EPS_OVER_TEMP_COUNT+0x2c>
        return status;
 80019d0:	7bfb      	ldrb	r3, [r7, #15]
 80019d2:	e00a      	b.n	80019ea <READ_EPS_OVER_TEMP_COUNT+0x42>
    }
    (*count_ptr) = ((uint16_t) data[0] << 8) + (uint16_t) data[1]; //convert 2 separate bytes to unsigned 16 bits
 80019d4:	7b3b      	ldrb	r3, [r7, #12]
 80019d6:	b29b      	uxth	r3, r3
 80019d8:	021b      	lsls	r3, r3, #8
 80019da:	b29a      	uxth	r2, r3
 80019dc:	7b7b      	ldrb	r3, [r7, #13]
 80019de:	b29b      	uxth	r3, r3
 80019e0:	4413      	add	r3, r2
 80019e2:	b29a      	uxth	r2, r3
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	801a      	strh	r2, [r3, #0]
    return status;
 80019e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80019ea:	4618      	mov	r0, r3
 80019ec:	3710      	adds	r7, #16
 80019ee:	46bd      	mov	sp, r7
 80019f0:	bd80      	pop	{r7, pc}

080019f2 <READ_EPS_CHARGE_CYCLES>:
/**
  * @brief Reads the current count of EPS battery charge cycles and stores the value in the pointed to address
  * @param count_ptr: The address to store the returned uint16_t value at
  * @retval Returns if all of the hal function calls succeeded, or if any of them failed
  */
HAL_StatusTypeDef READ_EPS_CHARGE_CYCLES(uint16_t *count_ptr){
 80019f2:	b580      	push	{r7, lr}
 80019f4:	b084      	sub	sp, #16
 80019f6:	af00      	add	r7, sp, #0
 80019f8:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status = HAL_ERROR; //status initial state is error
 80019fa:	2301      	movs	r3, #1
 80019fc:	73fb      	strb	r3, [r7, #15]
    uint8_t command = 48; //charging cycles count command
 80019fe:	2330      	movs	r3, #48	; 0x30
 8001a00:	73bb      	strb	r3, [r7, #14]
    uint8_t data[2];
    status = EPS_READ(command, data);
 8001a02:	f107 020c 	add.w	r2, r7, #12
 8001a06:	7bbb      	ldrb	r3, [r7, #14]
 8001a08:	4611      	mov	r1, r2
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	f000 f938 	bl	8001c80 <EPS_READ>
 8001a10:	4603      	mov	r3, r0
 8001a12:	73fb      	strb	r3, [r7, #15]
    if(status != HAL_OK){
 8001a14:	7bfb      	ldrb	r3, [r7, #15]
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d001      	beq.n	8001a1e <READ_EPS_CHARGE_CYCLES+0x2c>
        return status;
 8001a1a:	7bfb      	ldrb	r3, [r7, #15]
 8001a1c:	e00a      	b.n	8001a34 <READ_EPS_CHARGE_CYCLES+0x42>
    }
    (*count_ptr) = ((uint16_t) data[0] << 8) + (uint16_t) data[1]; //convert 2 separate bytes to unsigned 16 bits
 8001a1e:	7b3b      	ldrb	r3, [r7, #12]
 8001a20:	b29b      	uxth	r3, r3
 8001a22:	021b      	lsls	r3, r3, #8
 8001a24:	b29a      	uxth	r2, r3
 8001a26:	7b7b      	ldrb	r3, [r7, #13]
 8001a28:	b29b      	uxth	r3, r3
 8001a2a:	4413      	add	r3, r2
 8001a2c:	b29a      	uxth	r2, r3
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	801a      	strh	r2, [r3, #0]
    return status;
 8001a32:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a34:	4618      	mov	r0, r3
 8001a36:	3710      	adds	r7, #16
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	bd80      	pop	{r7, pc}

08001a3c <READ_EPS_DEFAULTS1>:
/**
  * @brief Reads the default values of LUPs and fast charge modes and stores the value in the pointed to address
  * @param default_ptr: The address to store the returned uint16_t value at
  * @retval Returns if all of the hal function calls succeeded, or if any of them failed
  */
HAL_StatusTypeDef READ_EPS_DEFAULTS1(uint16_t *default_ptr){
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	b084      	sub	sp, #16
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status = HAL_ERROR; //status initial state is error
 8001a44:	2301      	movs	r3, #1
 8001a46:	73fb      	strb	r3, [r7, #15]
    uint8_t command = 43; //output 1 default value command
 8001a48:	232b      	movs	r3, #43	; 0x2b
 8001a4a:	73bb      	strb	r3, [r7, #14]
    uint8_t data[2];
    status = EPS_READ(command, data);
 8001a4c:	f107 020c 	add.w	r2, r7, #12
 8001a50:	7bbb      	ldrb	r3, [r7, #14]
 8001a52:	4611      	mov	r1, r2
 8001a54:	4618      	mov	r0, r3
 8001a56:	f000 f913 	bl	8001c80 <EPS_READ>
 8001a5a:	4603      	mov	r3, r0
 8001a5c:	73fb      	strb	r3, [r7, #15]
    if(status != HAL_OK){
 8001a5e:	7bfb      	ldrb	r3, [r7, #15]
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d001      	beq.n	8001a68 <READ_EPS_DEFAULTS1+0x2c>
        return status;
 8001a64:	7bfb      	ldrb	r3, [r7, #15]
 8001a66:	e00a      	b.n	8001a7e <READ_EPS_DEFAULTS1+0x42>
    }
    (*default_ptr) = ((uint16_t) data[0] << 8) + (uint16_t) data[1]; //convert 2 separate bytes to unsigned 16 bits
 8001a68:	7b3b      	ldrb	r3, [r7, #12]
 8001a6a:	b29b      	uxth	r3, r3
 8001a6c:	021b      	lsls	r3, r3, #8
 8001a6e:	b29a      	uxth	r2, r3
 8001a70:	7b7b      	ldrb	r3, [r7, #13]
 8001a72:	b29b      	uxth	r3, r3
 8001a74:	4413      	add	r3, r2
 8001a76:	b29a      	uxth	r2, r3
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	801a      	strh	r2, [r3, #0]
    return status;
 8001a7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a7e:	4618      	mov	r0, r3
 8001a80:	3710      	adds	r7, #16
 8001a82:	46bd      	mov	sp, r7
 8001a84:	bd80      	pop	{r7, pc}

08001a86 <READ_EPS_DEFAULTS2>:
/**
  * @brief Reads the default values of OUT1-OUT6 and stores the value in the pointed to address
  * @param default_ptr: The address to store the returned uint16_t value at
  * @retval Returns if all of the hal function calls succeeded, or if any of them failed
  */
HAL_StatusTypeDef READ_EPS_DEFAULTS2(uint16_t *default_ptr){
 8001a86:	b580      	push	{r7, lr}
 8001a88:	b084      	sub	sp, #16
 8001a8a:	af00      	add	r7, sp, #0
 8001a8c:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status = HAL_ERROR; //status initial state is error
 8001a8e:	2301      	movs	r3, #1
 8001a90:	73fb      	strb	r3, [r7, #15]
    uint8_t command = 44; //output 3 default value command
 8001a92:	232c      	movs	r3, #44	; 0x2c
 8001a94:	73bb      	strb	r3, [r7, #14]
    uint8_t data[2];
    status = EPS_READ(command, data);
 8001a96:	f107 020c 	add.w	r2, r7, #12
 8001a9a:	7bbb      	ldrb	r3, [r7, #14]
 8001a9c:	4611      	mov	r1, r2
 8001a9e:	4618      	mov	r0, r3
 8001aa0:	f000 f8ee 	bl	8001c80 <EPS_READ>
 8001aa4:	4603      	mov	r3, r0
 8001aa6:	73fb      	strb	r3, [r7, #15]
    if(status != HAL_OK){
 8001aa8:	7bfb      	ldrb	r3, [r7, #15]
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d001      	beq.n	8001ab2 <READ_EPS_DEFAULTS2+0x2c>
        return status;
 8001aae:	7bfb      	ldrb	r3, [r7, #15]
 8001ab0:	e00a      	b.n	8001ac8 <READ_EPS_DEFAULTS2+0x42>
    }
    (*default_ptr) = ((uint16_t) data[0] << 8) + (uint16_t) data[1]; //convert 2 separate bytes to unsigned 16 bits
 8001ab2:	7b3b      	ldrb	r3, [r7, #12]
 8001ab4:	b29b      	uxth	r3, r3
 8001ab6:	021b      	lsls	r3, r3, #8
 8001ab8:	b29a      	uxth	r2, r3
 8001aba:	7b7b      	ldrb	r3, [r7, #13]
 8001abc:	b29b      	uxth	r3, r3
 8001abe:	4413      	add	r3, r2
 8001ac0:	b29a      	uxth	r2, r3
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	801a      	strh	r2, [r3, #0]
    return status;
 8001ac6:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ac8:	4618      	mov	r0, r3
 8001aca:	3710      	adds	r7, #16
 8001acc:	46bd      	mov	sp, r7
 8001ace:	bd80      	pop	{r7, pc}

08001ad0 <enable_EPS_Vbatt_Bus>:


/********************************************** WRITE FUNCTIONS **********************************************************************************/
HAL_StatusTypeDef enable_EPS_Vbatt_Bus(){
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	af00      	add	r7, sp, #0
    return EPS_WRITE(1, 1); //turn command 1 to the ON state
 8001ad4:	2101      	movs	r1, #1
 8001ad6:	2001      	movs	r0, #1
 8001ad8:	f000 f936 	bl	8001d48 <EPS_WRITE>
 8001adc:	4603      	mov	r3, r0
}
 8001ade:	4618      	mov	r0, r3
 8001ae0:	bd80      	pop	{r7, pc}

08001ae2 <disable_EPS_Vbatt_Bus>:

HAL_StatusTypeDef disable_EPS_Vbatt_Bus(){
 8001ae2:	b580      	push	{r7, lr}
 8001ae4:	af00      	add	r7, sp, #0
    return EPS_WRITE(1, 2); //turn command 1 to the FORCE OFF state
 8001ae6:	2102      	movs	r1, #2
 8001ae8:	2001      	movs	r0, #1
 8001aea:	f000 f92d 	bl	8001d48 <EPS_WRITE>
 8001aee:	4603      	mov	r3, r0
}
 8001af0:	4618      	mov	r0, r3
 8001af2:	bd80      	pop	{r7, pc}

08001af4 <enable_EPS_5v_Bus>:

HAL_StatusTypeDef disable_EPS_BCR_Bus(){
    return EPS_WRITE(2, 0); //turn command 2 to the OFF state
}

HAL_StatusTypeDef enable_EPS_5v_Bus(){
 8001af4:	b580      	push	{r7, lr}
 8001af6:	af00      	add	r7, sp, #0
    return EPS_WRITE(4, 1); //turn command 4 to the ON state
 8001af8:	2101      	movs	r1, #1
 8001afa:	2004      	movs	r0, #4
 8001afc:	f000 f924 	bl	8001d48 <EPS_WRITE>
 8001b00:	4603      	mov	r3, r0
}
 8001b02:	4618      	mov	r0, r3
 8001b04:	bd80      	pop	{r7, pc}

08001b06 <disable_EPS_5v_Bus>:

HAL_StatusTypeDef disable_EPS_5v_Bus(){
 8001b06:	b580      	push	{r7, lr}
 8001b08:	af00      	add	r7, sp, #0
    return EPS_WRITE(4, 2); //turn command 4 to the FORCE OFF state
 8001b0a:	2102      	movs	r1, #2
 8001b0c:	2004      	movs	r0, #4
 8001b0e:	f000 f91b 	bl	8001d48 <EPS_WRITE>
 8001b12:	4603      	mov	r3, r0
}
 8001b14:	4618      	mov	r0, r3
 8001b16:	bd80      	pop	{r7, pc}

08001b18 <enable_EPS_Fast_Charge1>:

HAL_StatusTypeDef disable_EPS_LUP_5v(){
    return EPS_WRITE(6, 1); //turn command 6 to the OFF state
}

HAL_StatusTypeDef enable_EPS_Fast_Charge1(){
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	af00      	add	r7, sp, #0
    return EPS_WRITE(8, 1); //turn command 8 to the ON state (HIGH = Fast?, LOW = Slow?)
 8001b1c:	2101      	movs	r1, #1
 8001b1e:	2008      	movs	r0, #8
 8001b20:	f000 f912 	bl	8001d48 <EPS_WRITE>
 8001b24:	4603      	mov	r3, r0
}
 8001b26:	4618      	mov	r0, r3
 8001b28:	bd80      	pop	{r7, pc}

08001b2a <disable_EPS_Fast_Charge1>:

HAL_StatusTypeDef disable_EPS_Fast_Charge1(){
 8001b2a:	b580      	push	{r7, lr}
 8001b2c:	af00      	add	r7, sp, #0
    return EPS_WRITE(8, 0); //turn command 8 to the ON state (HIGH = Fast?, LOW = Slow?)
 8001b2e:	2100      	movs	r1, #0
 8001b30:	2008      	movs	r0, #8
 8001b32:	f000 f909 	bl	8001d48 <EPS_WRITE>
 8001b36:	4603      	mov	r3, r0
}
 8001b38:	4618      	mov	r0, r3
 8001b3a:	bd80      	pop	{r7, pc}

08001b3c <enable_EPS_Fast_Charge2>:

HAL_StatusTypeDef enable_EPS_Fast_Charge2(){
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	af00      	add	r7, sp, #0
    return EPS_WRITE(9, 1); //turn command 9 to the ON state (HIGH = Fast?, LOW = Slow?)
 8001b40:	2101      	movs	r1, #1
 8001b42:	2009      	movs	r0, #9
 8001b44:	f000 f900 	bl	8001d48 <EPS_WRITE>
 8001b48:	4603      	mov	r3, r0
}
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	bd80      	pop	{r7, pc}

08001b4e <disable_EPS_Fast_Charge2>:

HAL_StatusTypeDef disable_EPS_Fast_Charge2(){
 8001b4e:	b580      	push	{r7, lr}
 8001b50:	af00      	add	r7, sp, #0
    return EPS_WRITE(9, 0); //turn command 9 to the OFF state (HIGH = Fast?, LOW = Slow?)
 8001b52:	2100      	movs	r1, #0
 8001b54:	2009      	movs	r0, #9
 8001b56:	f000 f8f7 	bl	8001d48 <EPS_WRITE>
 8001b5a:	4603      	mov	r3, r0
}
 8001b5c:	4618      	mov	r0, r3
 8001b5e:	bd80      	pop	{r7, pc}

08001b60 <enable_Boost_Board>:

HAL_StatusTypeDef enable_Boost_Board(){
 8001b60:	b580      	push	{r7, lr}
 8001b62:	af00      	add	r7, sp, #0
    return EPS_WRITE(10, 1); //turn command 10 to the ON state
 8001b64:	2101      	movs	r1, #1
 8001b66:	200a      	movs	r0, #10
 8001b68:	f000 f8ee 	bl	8001d48 <EPS_WRITE>
 8001b6c:	4603      	mov	r3, r0
}
 8001b6e:	4618      	mov	r0, r3
 8001b70:	bd80      	pop	{r7, pc}

08001b72 <disable_Boost_Board>:

HAL_StatusTypeDef disable_Boost_Board(){
 8001b72:	b580      	push	{r7, lr}
 8001b74:	af00      	add	r7, sp, #0
    return EPS_WRITE(10, 0); //turn command 10 to the OFF state
 8001b76:	2100      	movs	r1, #0
 8001b78:	200a      	movs	r0, #10
 8001b7a:	f000 f8e5 	bl	8001d48 <EPS_WRITE>
 8001b7e:	4603      	mov	r3, r0
}
 8001b80:	4618      	mov	r0, r3
 8001b82:	bd80      	pop	{r7, pc}

08001b84 <enable_Payload>:

HAL_StatusTypeDef enable_Payload(){
 8001b84:	b580      	push	{r7, lr}
 8001b86:	af00      	add	r7, sp, #0
    return EPS_WRITE(11, 1); //turn command 11 to the ON state
 8001b88:	2101      	movs	r1, #1
 8001b8a:	200b      	movs	r0, #11
 8001b8c:	f000 f8dc 	bl	8001d48 <EPS_WRITE>
 8001b90:	4603      	mov	r3, r0
}
 8001b92:	4618      	mov	r0, r3
 8001b94:	bd80      	pop	{r7, pc}

08001b96 <disable_Payload>:

HAL_StatusTypeDef disable_Payload(){
 8001b96:	b580      	push	{r7, lr}
 8001b98:	af00      	add	r7, sp, #0
    return EPS_WRITE(11, 0); //turn command 11 to the OFF state
 8001b9a:	2100      	movs	r1, #0
 8001b9c:	200b      	movs	r0, #11
 8001b9e:	f000 f8d3 	bl	8001d48 <EPS_WRITE>
 8001ba2:	4603      	mov	r3, r0
}
 8001ba4:	4618      	mov	r0, r3
 8001ba6:	bd80      	pop	{r7, pc}

08001ba8 <enable_EPS_Output_3>:

HAL_StatusTypeDef enable_EPS_Output_3(){
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	af00      	add	r7, sp, #0
    return EPS_WRITE(12, 1); //turn command 12 to the ON state
 8001bac:	2101      	movs	r1, #1
 8001bae:	200c      	movs	r0, #12
 8001bb0:	f000 f8ca 	bl	8001d48 <EPS_WRITE>
 8001bb4:	4603      	mov	r3, r0
}
 8001bb6:	4618      	mov	r0, r3
 8001bb8:	bd80      	pop	{r7, pc}

08001bba <disable_EPS_Output_3>:

HAL_StatusTypeDef disable_EPS_Output_3(){
 8001bba:	b580      	push	{r7, lr}
 8001bbc:	af00      	add	r7, sp, #0
    return EPS_WRITE(12, 0); //turn command 12 to the OFF state
 8001bbe:	2100      	movs	r1, #0
 8001bc0:	200c      	movs	r0, #12
 8001bc2:	f000 f8c1 	bl	8001d48 <EPS_WRITE>
 8001bc6:	4603      	mov	r3, r0
}
 8001bc8:	4618      	mov	r0, r3
 8001bca:	bd80      	pop	{r7, pc}

08001bcc <enable_UHF>:

HAL_StatusTypeDef enable_UHF(){
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	af00      	add	r7, sp, #0
    return EPS_WRITE(14, 1); //turn command 14 to the ON state
 8001bd0:	2101      	movs	r1, #1
 8001bd2:	200e      	movs	r0, #14
 8001bd4:	f000 f8b8 	bl	8001d48 <EPS_WRITE>
 8001bd8:	4603      	mov	r3, r0
}
 8001bda:	4618      	mov	r0, r3
 8001bdc:	bd80      	pop	{r7, pc}

08001bde <disable_UHF>:

HAL_StatusTypeDef disable_UHF(){
 8001bde:	b580      	push	{r7, lr}
 8001be0:	af00      	add	r7, sp, #0
//    osThreadTerminate(myUHFTask);
//    osThreadDef(myUHFTask, UHF_Task, osPriorityNormal, 0, 512);
//    osThreadCreate(osThread(myUHFTask), NULL);
    return EPS_WRITE(14, 0); //turn command 14 to the OFF state
 8001be2:	2100      	movs	r1, #0
 8001be4:	200e      	movs	r0, #14
 8001be6:	f000 f8af 	bl	8001d48 <EPS_WRITE>
 8001bea:	4603      	mov	r3, r0
}
 8001bec:	4618      	mov	r0, r3
 8001bee:	bd80      	pop	{r7, pc}

08001bf0 <enable_EPS_Output_6>:

HAL_StatusTypeDef enable_EPS_Output_6(){
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	af00      	add	r7, sp, #0
    return EPS_WRITE(15, 1); //turn command 15 to the ON state
 8001bf4:	2101      	movs	r1, #1
 8001bf6:	200f      	movs	r0, #15
 8001bf8:	f000 f8a6 	bl	8001d48 <EPS_WRITE>
 8001bfc:	4603      	mov	r3, r0
}
 8001bfe:	4618      	mov	r0, r3
 8001c00:	bd80      	pop	{r7, pc}

08001c02 <disable_EPS_Output_6>:

HAL_StatusTypeDef disable_EPS_Output_6(){
 8001c02:	b580      	push	{r7, lr}
 8001c04:	af00      	add	r7, sp, #0
    return EPS_WRITE(15, 0); //turn command 15 to the OFF state
 8001c06:	2100      	movs	r1, #0
 8001c08:	200f      	movs	r0, #15
 8001c0a:	f000 f89d 	bl	8001d48 <EPS_WRITE>
 8001c0e:	4603      	mov	r3, r0
}
 8001c10:	4618      	mov	r0, r3
 8001c12:	bd80      	pop	{r7, pc}

08001c14 <enable_EPS_Batt_Heater_1>:

HAL_StatusTypeDef enable_EPS_Batt_Heater_1(){
 8001c14:	b580      	push	{r7, lr}
 8001c16:	af00      	add	r7, sp, #0
    return EPS_WRITE(16, 1); //turn command 16 to the ON state
 8001c18:	2101      	movs	r1, #1
 8001c1a:	2010      	movs	r0, #16
 8001c1c:	f000 f894 	bl	8001d48 <EPS_WRITE>
 8001c20:	4603      	mov	r3, r0
}
 8001c22:	4618      	mov	r0, r3
 8001c24:	bd80      	pop	{r7, pc}

08001c26 <disable_EPS_Batt_Heater_1>:

HAL_StatusTypeDef disable_EPS_Batt_Heater_1(){
 8001c26:	b580      	push	{r7, lr}
 8001c28:	af00      	add	r7, sp, #0
    return EPS_WRITE(16, 0); //turn command 16 to the OFF state
 8001c2a:	2100      	movs	r1, #0
 8001c2c:	2010      	movs	r0, #16
 8001c2e:	f000 f88b 	bl	8001d48 <EPS_WRITE>
 8001c32:	4603      	mov	r3, r0
}
 8001c34:	4618      	mov	r0, r3
 8001c36:	bd80      	pop	{r7, pc}

08001c38 <enable_EPS_Batt_Heater_2>:

HAL_StatusTypeDef enable_EPS_Batt_Heater_2(){
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	af00      	add	r7, sp, #0
    return EPS_WRITE(17, 1); //turn command 17 to the ON state
 8001c3c:	2101      	movs	r1, #1
 8001c3e:	2011      	movs	r0, #17
 8001c40:	f000 f882 	bl	8001d48 <EPS_WRITE>
 8001c44:	4603      	mov	r3, r0
}
 8001c46:	4618      	mov	r0, r3
 8001c48:	bd80      	pop	{r7, pc}

08001c4a <disable_EPS_Batt_Heater_2>:

HAL_StatusTypeDef disable_EPS_Batt_Heater_2(){
 8001c4a:	b580      	push	{r7, lr}
 8001c4c:	af00      	add	r7, sp, #0
    return EPS_WRITE(17, 0); //turn command 17 to the OFF state
 8001c4e:	2100      	movs	r1, #0
 8001c50:	2011      	movs	r0, #17
 8001c52:	f000 f879 	bl	8001d48 <EPS_WRITE>
 8001c56:	4603      	mov	r3, r0
}
 8001c58:	4618      	mov	r0, r3
 8001c5a:	bd80      	pop	{r7, pc}

08001c5c <enable_EPS_Batt_Heater_3>:

HAL_StatusTypeDef enable_EPS_Batt_Heater_3(){
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	af00      	add	r7, sp, #0
    return EPS_WRITE(18, 1); //turn command 18 to the ON state
 8001c60:	2101      	movs	r1, #1
 8001c62:	2012      	movs	r0, #18
 8001c64:	f000 f870 	bl	8001d48 <EPS_WRITE>
 8001c68:	4603      	mov	r3, r0
}
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	bd80      	pop	{r7, pc}

08001c6e <disable_EPS_Batt_Heater_3>:

HAL_StatusTypeDef disable_EPS_Batt_Heater_3(){
 8001c6e:	b580      	push	{r7, lr}
 8001c70:	af00      	add	r7, sp, #0
    return EPS_WRITE(18, 0); //turn command 18 to the OFF state
 8001c72:	2100      	movs	r1, #0
 8001c74:	2012      	movs	r0, #18
 8001c76:	f000 f867 	bl	8001d48 <EPS_WRITE>
 8001c7a:	4603      	mov	r3, r0
}
 8001c7c:	4618      	mov	r0, r3
 8001c7e:	bd80      	pop	{r7, pc}

08001c80 <EPS_READ>:
  * @brief Sends a write command to the EPS module over a given I2C instance and reads back a response
  * @param command : the command to be used on the transceiver
  * @param data_ptr : A pointer to allow information from the health check to be viewed.
  * @retval Returns if the hal function call succeeded, or if it failed
  */
HAL_StatusTypeDef EPS_READ(uint8_t command, uint8_t* data_ptr){
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b086      	sub	sp, #24
 8001c84:	af02      	add	r7, sp, #8
 8001c86:	4603      	mov	r3, r0
 8001c88:	6039      	str	r1, [r7, #0]
 8001c8a:	71fb      	strb	r3, [r7, #7]
    osMutexWait(EPS_I2C_Mutex, 2500);
 8001c8c:	4b2a      	ldr	r3, [pc, #168]	; (8001d38 <EPS_READ+0xb8>)
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	f640 11c4 	movw	r1, #2500	; 0x9c4
 8001c94:	4618      	mov	r0, r3
 8001c96:	f007 fe37 	bl	8009908 <osMutexWait>

    HAL_StatusTypeDef status = HAL_ERROR;
 8001c9a:	2301      	movs	r3, #1
 8001c9c:	73fb      	strb	r3, [r7, #15]
    status = HAL_I2C_Master_Transmit(&hi2c1, (uint16_t) (EPS_I2C_ADDRESS << 0x1), &command, 1, EPS_I2C_TIMEOUT);
 8001c9e:	1dfa      	adds	r2, r7, #7
 8001ca0:	2364      	movs	r3, #100	; 0x64
 8001ca2:	9300      	str	r3, [sp, #0]
 8001ca4:	2301      	movs	r3, #1
 8001ca6:	2130      	movs	r1, #48	; 0x30
 8001ca8:	4824      	ldr	r0, [pc, #144]	; (8001d3c <EPS_READ+0xbc>)
 8001caa:	f001 ff1b 	bl	8003ae4 <HAL_I2C_Master_Transmit>
 8001cae:	4603      	mov	r3, r0
 8001cb0:	73fb      	strb	r3, [r7, #15]
    if(status != HAL_OK){
 8001cb2:	7bfb      	ldrb	r3, [r7, #15]
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d017      	beq.n	8001ce8 <EPS_READ+0x68>
        osMutexWait(Num_I2C_Errors_Mutex, 500);
 8001cb8:	4b21      	ldr	r3, [pc, #132]	; (8001d40 <EPS_READ+0xc0>)
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8001cc0:	4618      	mov	r0, r3
 8001cc2:	f007 fe21 	bl	8009908 <osMutexWait>
        NUM_I2C_ERRORS++;
 8001cc6:	4b1f      	ldr	r3, [pc, #124]	; (8001d44 <EPS_READ+0xc4>)
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	3301      	adds	r3, #1
 8001ccc:	4a1d      	ldr	r2, [pc, #116]	; (8001d44 <EPS_READ+0xc4>)
 8001cce:	6013      	str	r3, [r2, #0]
        osMutexRelease(Num_I2C_Errors_Mutex);
 8001cd0:	4b1b      	ldr	r3, [pc, #108]	; (8001d40 <EPS_READ+0xc0>)
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	4618      	mov	r0, r3
 8001cd6:	f007 fe67 	bl	80099a8 <osMutexRelease>
        osMutexRelease(EPS_I2C_Mutex);
 8001cda:	4b17      	ldr	r3, [pc, #92]	; (8001d38 <EPS_READ+0xb8>)
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	4618      	mov	r0, r3
 8001ce0:	f007 fe62 	bl	80099a8 <osMutexRelease>
        return status;
 8001ce4:	7bfb      	ldrb	r3, [r7, #15]
 8001ce6:	e023      	b.n	8001d30 <EPS_READ+0xb0>
    }
    status = HAL_I2C_Master_Receive(&hi2c1, (uint16_t) (EPS_I2C_ADDRESS << 0x1), data_ptr, 2, EPS_I2C_TIMEOUT);
 8001ce8:	2364      	movs	r3, #100	; 0x64
 8001cea:	9300      	str	r3, [sp, #0]
 8001cec:	2302      	movs	r3, #2
 8001cee:	683a      	ldr	r2, [r7, #0]
 8001cf0:	2130      	movs	r1, #48	; 0x30
 8001cf2:	4812      	ldr	r0, [pc, #72]	; (8001d3c <EPS_READ+0xbc>)
 8001cf4:	f002 f804 	bl	8003d00 <HAL_I2C_Master_Receive>
 8001cf8:	4603      	mov	r3, r0
 8001cfa:	73fb      	strb	r3, [r7, #15]

    if(status != HAL_OK){
 8001cfc:	7bfb      	ldrb	r3, [r7, #15]
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d010      	beq.n	8001d24 <EPS_READ+0xa4>
        osMutexWait(Num_I2C_Errors_Mutex, 500);
 8001d02:	4b0f      	ldr	r3, [pc, #60]	; (8001d40 <EPS_READ+0xc0>)
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8001d0a:	4618      	mov	r0, r3
 8001d0c:	f007 fdfc 	bl	8009908 <osMutexWait>
        NUM_I2C_ERRORS++;
 8001d10:	4b0c      	ldr	r3, [pc, #48]	; (8001d44 <EPS_READ+0xc4>)
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	3301      	adds	r3, #1
 8001d16:	4a0b      	ldr	r2, [pc, #44]	; (8001d44 <EPS_READ+0xc4>)
 8001d18:	6013      	str	r3, [r2, #0]
        osMutexRelease(Num_I2C_Errors_Mutex);
 8001d1a:	4b09      	ldr	r3, [pc, #36]	; (8001d40 <EPS_READ+0xc0>)
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	4618      	mov	r0, r3
 8001d20:	f007 fe42 	bl	80099a8 <osMutexRelease>
    }

    osMutexRelease(EPS_I2C_Mutex);
 8001d24:	4b04      	ldr	r3, [pc, #16]	; (8001d38 <EPS_READ+0xb8>)
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	4618      	mov	r0, r3
 8001d2a:	f007 fe3d 	bl	80099a8 <osMutexRelease>
    return status;
 8001d2e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d30:	4618      	mov	r0, r3
 8001d32:	3710      	adds	r7, #16
 8001d34:	46bd      	mov	sp, r7
 8001d36:	bd80      	pop	{r7, pc}
 8001d38:	20000228 	.word	0x20000228
 8001d3c:	20000298 	.word	0x20000298
 8001d40:	20000230 	.word	0x20000230
 8001d44:	20000208 	.word	0x20000208

08001d48 <EPS_WRITE>:
/**
  * @brief Sends a write command to the EPS module over a given I2C instance
  * @param state: the state to set the output specified by the command to (0 or 1)
  * @retval Returns if the hal function call succeeded, or if it failed
  */
HAL_StatusTypeDef EPS_WRITE(uint8_t command, uint8_t state){
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b086      	sub	sp, #24
 8001d4c:	af02      	add	r7, sp, #8
 8001d4e:	4603      	mov	r3, r0
 8001d50:	460a      	mov	r2, r1
 8001d52:	71fb      	strb	r3, [r7, #7]
 8001d54:	4613      	mov	r3, r2
 8001d56:	71bb      	strb	r3, [r7, #6]
    osMutexWait(EPS_I2C_Mutex, 1500);
 8001d58:	4b1a      	ldr	r3, [pc, #104]	; (8001dc4 <EPS_WRITE+0x7c>)
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	f240 51dc 	movw	r1, #1500	; 0x5dc
 8001d60:	4618      	mov	r0, r3
 8001d62:	f007 fdd1 	bl	8009908 <osMutexWait>

    HAL_StatusTypeDef status = HAL_ERROR;
 8001d66:	2301      	movs	r3, #1
 8001d68:	73fb      	strb	r3, [r7, #15]
    uint8_t data[2];
    data[0] = command;
 8001d6a:	79fb      	ldrb	r3, [r7, #7]
 8001d6c:	733b      	strb	r3, [r7, #12]
    data[1] = state;
 8001d6e:	79bb      	ldrb	r3, [r7, #6]
 8001d70:	737b      	strb	r3, [r7, #13]
    status = HAL_I2C_Master_Transmit(&hi2c1, (uint16_t) (EPS_I2C_ADDRESS << 0x1), data, 2, EPS_I2C_TIMEOUT);
 8001d72:	f107 020c 	add.w	r2, r7, #12
 8001d76:	2364      	movs	r3, #100	; 0x64
 8001d78:	9300      	str	r3, [sp, #0]
 8001d7a:	2302      	movs	r3, #2
 8001d7c:	2130      	movs	r1, #48	; 0x30
 8001d7e:	4812      	ldr	r0, [pc, #72]	; (8001dc8 <EPS_WRITE+0x80>)
 8001d80:	f001 feb0 	bl	8003ae4 <HAL_I2C_Master_Transmit>
 8001d84:	4603      	mov	r3, r0
 8001d86:	73fb      	strb	r3, [r7, #15]

    if(status != HAL_OK){
 8001d88:	7bfb      	ldrb	r3, [r7, #15]
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d010      	beq.n	8001db0 <EPS_WRITE+0x68>
        osMutexWait(Num_I2C_Errors_Mutex, 500);
 8001d8e:	4b0f      	ldr	r3, [pc, #60]	; (8001dcc <EPS_WRITE+0x84>)
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8001d96:	4618      	mov	r0, r3
 8001d98:	f007 fdb6 	bl	8009908 <osMutexWait>
        NUM_I2C_ERRORS++;
 8001d9c:	4b0c      	ldr	r3, [pc, #48]	; (8001dd0 <EPS_WRITE+0x88>)
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	3301      	adds	r3, #1
 8001da2:	4a0b      	ldr	r2, [pc, #44]	; (8001dd0 <EPS_WRITE+0x88>)
 8001da4:	6013      	str	r3, [r2, #0]
        osMutexRelease(Num_I2C_Errors_Mutex);
 8001da6:	4b09      	ldr	r3, [pc, #36]	; (8001dcc <EPS_WRITE+0x84>)
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	4618      	mov	r0, r3
 8001dac:	f007 fdfc 	bl	80099a8 <osMutexRelease>
    }

    osMutexRelease(EPS_I2C_Mutex);
 8001db0:	4b04      	ldr	r3, [pc, #16]	; (8001dc4 <EPS_WRITE+0x7c>)
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	4618      	mov	r0, r3
 8001db6:	f007 fdf7 	bl	80099a8 <osMutexRelease>
    return status;
 8001dba:	7bfb      	ldrb	r3, [r7, #15]
}
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	3710      	adds	r7, #16
 8001dc0:	46bd      	mov	sp, r7
 8001dc2:	bd80      	pop	{r7, pc}
 8001dc4:	20000228 	.word	0x20000228
 8001dc8:	20000298 	.word	0x20000298
 8001dcc:	20000230 	.word	0x20000230
 8001dd0:	20000208 	.word	0x20000208

08001dd4 <sendErrorPacket>:
/**
 * @brief This function sends an error packet to the Ground Station
 * @retval Whether or not the transmission successfully left the satellite (does not know if it reached the ground station)
 * This function will return a 0 if there was no issue, otherwise, there was an error.
 */
int sendErrorPacket(){
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b084      	sub	sp, #16
 8001dd8:	af00      	add	r7, sp, #0
    CySat_Packet_t cySatPacket;
    cySatPacket.Subsystem_Type = OBC_SUBSYSTEM_TYPE;
 8001dda:	230a      	movs	r3, #10
 8001ddc:	713b      	strb	r3, [r7, #4]
    cySatPacket.Command = 0xFF;
 8001dde:	23ff      	movs	r3, #255	; 0xff
 8001de0:	717b      	strb	r3, [r7, #5]
    cySatPacket.Data_Length = 0x02;
 8001de2:	2302      	movs	r3, #2
 8001de4:	71bb      	strb	r3, [r7, #6]
    cySatPacket.Data = (uint8_t*) malloc(sizeof(uint8_t) * 2);
 8001de6:	2002      	movs	r0, #2
 8001de8:	f00a fb64 	bl	800c4b4 <malloc>
 8001dec:	4603      	mov	r3, r0
 8001dee:	60bb      	str	r3, [r7, #8]
    cySatPacket.Data[0] = 0xFF;
 8001df0:	68bb      	ldr	r3, [r7, #8]
 8001df2:	22ff      	movs	r2, #255	; 0xff
 8001df4:	701a      	strb	r2, [r3, #0]
    cySatPacket.Data[1] = 0xFF;
 8001df6:	68bb      	ldr	r3, [r7, #8]
 8001df8:	3301      	adds	r3, #1
 8001dfa:	22ff      	movs	r2, #255	; 0xff
 8001dfc:	701a      	strb	r2, [r3, #0]
    cySatPacket.Checksum = generateCySatChecksum(cySatPacket);
 8001dfe:	1d3b      	adds	r3, r7, #4
 8001e00:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001e04:	f7ff f8f0 	bl	8000fe8 <generateCySatChecksum>
 8001e08:	4603      	mov	r3, r0
 8001e0a:	733b      	strb	r3, [r7, #12]
    return sendCySatPacket(cySatPacket);
 8001e0c:	1d3b      	adds	r3, r7, #4
 8001e0e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001e12:	f7ff f869 	bl	8000ee8 <sendCySatPacket>
 8001e16:	4603      	mov	r3, r0
}
 8001e18:	4618      	mov	r0, r3
 8001e1a:	3710      	adds	r7, #16
 8001e1c:	46bd      	mov	sp, r7
 8001e1e:	bd80      	pop	{r7, pc}

08001e20 <handleCySatPacket>:
/**
 * @brief This function takes in a newly received CySat Packet and acts upon the command within
 * @param packet: the packet to handle
 * @retval A zero indicates success, -1 means the command or subtype is unrecognized, else means failure
 */
int handleCySatPacket(CySat_Packet_t packet){
 8001e20:	b590      	push	{r4, r7, lr}
 8001e22:	b0a9      	sub	sp, #164	; 0xa4
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	1d3b      	adds	r3, r7, #4
 8001e28:	e883 0007 	stmia.w	r3, {r0, r1, r2}

    HAL_StatusTypeDef status;
    CySat_Packet_t outgoingPacket;
    switch(packet.Subsystem_Type){
 8001e2c:	793b      	ldrb	r3, [r7, #4]
 8001e2e:	2b28      	cmp	r3, #40	; 0x28
 8001e30:	dc48      	bgt.n	8001ec4 <handleCySatPacket+0xa4>
 8001e32:	2b0a      	cmp	r3, #10
 8001e34:	f2c0 86df 	blt.w	8002bf6 <handleCySatPacket+0xdd6>
 8001e38:	3b0a      	subs	r3, #10
 8001e3a:	2b1e      	cmp	r3, #30
 8001e3c:	f200 86db 	bhi.w	8002bf6 <handleCySatPacket+0xdd6>
 8001e40:	a201      	add	r2, pc, #4	; (adr r2, 8001e48 <handleCySatPacket+0x28>)
 8001e42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e46:	bf00      	nop
 8001e48:	08002bfd 	.word	0x08002bfd
 8001e4c:	08002bf7 	.word	0x08002bf7
 8001e50:	08002bf7 	.word	0x08002bf7
 8001e54:	08002bf7 	.word	0x08002bf7
 8001e58:	08002bf7 	.word	0x08002bf7
 8001e5c:	08002bf7 	.word	0x08002bf7
 8001e60:	08002bf7 	.word	0x08002bf7
 8001e64:	08002bf7 	.word	0x08002bf7
 8001e68:	08002bf7 	.word	0x08002bf7
 8001e6c:	08002bf7 	.word	0x08002bf7
 8001e70:	08002bfd 	.word	0x08002bfd
 8001e74:	08002bf7 	.word	0x08002bf7
 8001e78:	08002bf7 	.word	0x08002bf7
 8001e7c:	08002bf7 	.word	0x08002bf7
 8001e80:	08002bf7 	.word	0x08002bf7
 8001e84:	08002bf7 	.word	0x08002bf7
 8001e88:	08002bf7 	.word	0x08002bf7
 8001e8c:	08002bf7 	.word	0x08002bf7
 8001e90:	08002bf7 	.word	0x08002bf7
 8001e94:	08002bf7 	.word	0x08002bf7
 8001e98:	08001ecf 	.word	0x08001ecf
 8001e9c:	08002bf7 	.word	0x08002bf7
 8001ea0:	08002bf7 	.word	0x08002bf7
 8001ea4:	08002bf7 	.word	0x08002bf7
 8001ea8:	08002bf7 	.word	0x08002bf7
 8001eac:	08002bf7 	.word	0x08002bf7
 8001eb0:	08002bf7 	.word	0x08002bf7
 8001eb4:	08002bf7 	.word	0x08002bf7
 8001eb8:	08002bf7 	.word	0x08002bf7
 8001ebc:	08002bf7 	.word	0x08002bf7
 8001ec0:	08002bfd 	.word	0x08002bfd
 8001ec4:	2b5a      	cmp	r3, #90	; 0x5a
 8001ec6:	f000 869b 	beq.w	8002c00 <handleCySatPacket+0xde0>
 8001eca:	f000 be94 	b.w	8002bf6 <handleCySatPacket+0xdd6>
        case ADCS_SUBSYSTEM_TYPE: //ADCS

            break;

        case EPS_SUBSYSTEM_TYPE: //EPS
            switch(packet.Command){
 8001ece:	797b      	ldrb	r3, [r7, #5]
 8001ed0:	3b01      	subs	r3, #1
 8001ed2:	2b10      	cmp	r3, #16
 8001ed4:	f200 8696 	bhi.w	8002c04 <handleCySatPacket+0xde4>
 8001ed8:	a201      	add	r2, pc, #4	; (adr r2, 8001ee0 <handleCySatPacket+0xc0>)
 8001eda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ede:	bf00      	nop
 8001ee0:	08001f25 	.word	0x08001f25
 8001ee4:	08002c05 	.word	0x08002c05
 8001ee8:	08001fff 	.word	0x08001fff
 8001eec:	08002c05 	.word	0x08002c05
 8001ef0:	08002137 	.word	0x08002137
 8001ef4:	08002c05 	.word	0x08002c05
 8001ef8:	0800226f 	.word	0x0800226f
 8001efc:	08002c05 	.word	0x08002c05
 8001f00:	080023a7 	.word	0x080023a7
 8001f04:	08002c05 	.word	0x08002c05
 8001f08:	0800248f 	.word	0x0800248f
 8001f0c:	08002c05 	.word	0x08002c05
 8001f10:	08002657 	.word	0x08002657
 8001f14:	08002c05 	.word	0x08002c05
 8001f18:	08002779 	.word	0x08002779
 8001f1c:	08002c05 	.word	0x08002c05
 8001f20:	080028d3 	.word	0x080028d3
                case 0x01: { //Battery Pack Voltage/Current Request
                    float voltage, current;
                    status = READ_EPS_BATTERY_VOLTAGE(&voltage); //read the voltage from the EPS Battery Pack
 8001f24:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8001f28:	4618      	mov	r0, r3
 8001f2a:	f7ff f8cf 	bl	80010cc <READ_EPS_BATTERY_VOLTAGE>
 8001f2e:	4603      	mov	r3, r0
 8001f30:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
                    if(status != HAL_OK){
 8001f34:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d003      	beq.n	8001f44 <handleCySatPacket+0x124>
                        return -1;
 8001f3c:	f04f 33ff 	mov.w	r3, #4294967295
 8001f40:	f000 be62 	b.w	8002c08 <handleCySatPacket+0xde8>
                    }
                    status = READ_EPS_BATTERY_CURRENT(&current); //read the current from the EPS Battery Pack
 8001f44:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001f48:	4618      	mov	r0, r3
 8001f4a:	f7ff f8f1 	bl	8001130 <READ_EPS_BATTERY_CURRENT>
 8001f4e:	4603      	mov	r3, r0
 8001f50:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
                    if(status != HAL_OK){
 8001f54:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d003      	beq.n	8001f64 <handleCySatPacket+0x144>
                        return -1;
 8001f5c:	f04f 33ff 	mov.w	r3, #4294967295
 8001f60:	f000 be52 	b.w	8002c08 <handleCySatPacket+0xde8>
                    }
                    uint16_t data1 = FloatToUnsigned16bits(voltage);
 8001f64:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8001f68:	eeb0 0a67 	vmov.f32	s0, s15
 8001f6c:	f000 feb6 	bl	8002cdc <FloatToUnsigned16bits>
 8001f70:	4603      	mov	r3, r0
 8001f72:	f8a7 307c 	strh.w	r3, [r7, #124]	; 0x7c
                    uint16_t data2 = FloatToUnsigned16bits(current);
 8001f76:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 8001f7a:	eeb0 0a67 	vmov.f32	s0, s15
 8001f7e:	f000 fead 	bl	8002cdc <FloatToUnsigned16bits>
 8001f82:	4603      	mov	r3, r0
 8001f84:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a

                    outgoingPacket.Subsystem_Type = EPS_SUBSYSTEM_TYPE;
 8001f88:	231e      	movs	r3, #30
 8001f8a:	f887 306c 	strb.w	r3, [r7, #108]	; 0x6c
                    outgoingPacket.Command = 0x00; //Battery Pack Voltage/Current Response
 8001f8e:	2300      	movs	r3, #0
 8001f90:	f887 306d 	strb.w	r3, [r7, #109]	; 0x6d
                    outgoingPacket.Data_Length = 0x04;
 8001f94:	2304      	movs	r3, #4
 8001f96:	f887 306e 	strb.w	r3, [r7, #110]	; 0x6e
                    outgoingPacket.Data = (uint8_t*) malloc(sizeof(uint8_t) * 4);
 8001f9a:	2004      	movs	r0, #4
 8001f9c:	f00a fa8a 	bl	800c4b4 <malloc>
 8001fa0:	4603      	mov	r3, r0
 8001fa2:	673b      	str	r3, [r7, #112]	; 0x70
                    outgoingPacket.Data[0] = (data1 & 0xFF00) >> 8;
 8001fa4:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 8001fa8:	0a1b      	lsrs	r3, r3, #8
 8001faa:	b29a      	uxth	r2, r3
 8001fac:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001fae:	b2d2      	uxtb	r2, r2
 8001fb0:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[1] = data1 & 0xFF;
 8001fb2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001fb4:	3301      	adds	r3, #1
 8001fb6:	f8b7 207c 	ldrh.w	r2, [r7, #124]	; 0x7c
 8001fba:	b2d2      	uxtb	r2, r2
 8001fbc:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[2] = (data2 & 0xFF00) >> 8;
 8001fbe:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8001fc2:	0a1b      	lsrs	r3, r3, #8
 8001fc4:	b29a      	uxth	r2, r3
 8001fc6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001fc8:	3302      	adds	r3, #2
 8001fca:	b2d2      	uxtb	r2, r2
 8001fcc:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[3] = data2 & 0xFF;
 8001fce:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001fd0:	3303      	adds	r3, #3
 8001fd2:	f8b7 207a 	ldrh.w	r2, [r7, #122]	; 0x7a
 8001fd6:	b2d2      	uxtb	r2, r2
 8001fd8:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Checksum = generateCySatChecksum(outgoingPacket);
 8001fda:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001fde:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001fe2:	f7ff f801 	bl	8000fe8 <generateCySatChecksum>
 8001fe6:	4603      	mov	r3, r0
 8001fe8:	f887 3074 	strb.w	r3, [r7, #116]	; 0x74
                    return sendCySatPacket(outgoingPacket); //send the response
 8001fec:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001ff0:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001ff4:	f7fe ff78 	bl	8000ee8 <sendCySatPacket>
 8001ff8:	4603      	mov	r3, r0
 8001ffa:	f000 be05 	b.w	8002c08 <handleCySatPacket+0xde8>
                }
                case 0x03: { //Solar Panel X Status Request
                    float x_voltage, x_neg_current, x_pos_current;
                    status = READ_EPS_SOLAR_X_VOLTAGE(&x_voltage); //read the Solar Panel X axis voltage
 8001ffe:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8002002:	4618      	mov	r0, r3
 8002004:	f7ff f8c6 	bl	8001194 <READ_EPS_SOLAR_X_VOLTAGE>
 8002008:	4603      	mov	r3, r0
 800200a:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
                    if(status != HAL_OK){
 800200e:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 8002012:	2b00      	cmp	r3, #0
 8002014:	d003      	beq.n	800201e <handleCySatPacket+0x1fe>
                        return -1;
 8002016:	f04f 33ff 	mov.w	r3, #4294967295
 800201a:	f000 bdf5 	b.w	8002c08 <handleCySatPacket+0xde8>
                    }
                    status = READ_EPS_SOLAR_X_NEG_CURRENT(&x_neg_current); //read the Solar Panel X- current
 800201e:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8002022:	4618      	mov	r0, r3
 8002024:	f7ff f8e8 	bl	80011f8 <READ_EPS_SOLAR_X_NEG_CURRENT>
 8002028:	4603      	mov	r3, r0
 800202a:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
                    if(status != HAL_OK){
 800202e:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 8002032:	2b00      	cmp	r3, #0
 8002034:	d003      	beq.n	800203e <handleCySatPacket+0x21e>
                        return -1;
 8002036:	f04f 33ff 	mov.w	r3, #4294967295
 800203a:	f000 bde5 	b.w	8002c08 <handleCySatPacket+0xde8>
                    }
                    status = READ_EPS_SOLAR_X_POS_CURRENT(&x_pos_current); //read the Solar Panel X+ current
 800203e:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8002042:	4618      	mov	r0, r3
 8002044:	f7ff f90a 	bl	800125c <READ_EPS_SOLAR_X_POS_CURRENT>
 8002048:	4603      	mov	r3, r0
 800204a:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
                    if(status != HAL_OK){
 800204e:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 8002052:	2b00      	cmp	r3, #0
 8002054:	d003      	beq.n	800205e <handleCySatPacket+0x23e>
                        return -1;
 8002056:	f04f 33ff 	mov.w	r3, #4294967295
 800205a:	f000 bdd5 	b.w	8002c08 <handleCySatPacket+0xde8>
                    }
                    uint16_t data1 = FloatToUnsigned16bits(x_voltage);
 800205e:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8002062:	eeb0 0a67 	vmov.f32	s0, s15
 8002066:	f000 fe39 	bl	8002cdc <FloatToUnsigned16bits>
 800206a:	4603      	mov	r3, r0
 800206c:	f8a7 3082 	strh.w	r3, [r7, #130]	; 0x82
                    uint16_t data2 = FloatToUnsigned16bits(x_neg_current);
 8002070:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8002074:	eeb0 0a67 	vmov.f32	s0, s15
 8002078:	f000 fe30 	bl	8002cdc <FloatToUnsigned16bits>
 800207c:	4603      	mov	r3, r0
 800207e:	f8a7 3080 	strh.w	r3, [r7, #128]	; 0x80
                    uint16_t data3 = FloatToUnsigned16bits(x_pos_current);
 8002082:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8002086:	eeb0 0a67 	vmov.f32	s0, s15
 800208a:	f000 fe27 	bl	8002cdc <FloatToUnsigned16bits>
 800208e:	4603      	mov	r3, r0
 8002090:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e

                    outgoingPacket.Subsystem_Type = EPS_SUBSYSTEM_TYPE;
 8002094:	231e      	movs	r3, #30
 8002096:	f887 306c 	strb.w	r3, [r7, #108]	; 0x6c
                    outgoingPacket.Command = 0x02; //Solar Panel X Status Response
 800209a:	2302      	movs	r3, #2
 800209c:	f887 306d 	strb.w	r3, [r7, #109]	; 0x6d
                    outgoingPacket.Data_Length = 0x06;
 80020a0:	2306      	movs	r3, #6
 80020a2:	f887 306e 	strb.w	r3, [r7, #110]	; 0x6e
                    outgoingPacket.Data = (uint8_t*) malloc(sizeof(uint8_t) * 6);
 80020a6:	2006      	movs	r0, #6
 80020a8:	f00a fa04 	bl	800c4b4 <malloc>
 80020ac:	4603      	mov	r3, r0
 80020ae:	673b      	str	r3, [r7, #112]	; 0x70
                    outgoingPacket.Data[0] = (data1 & 0xFF00) >> 8;
 80020b0:	f8b7 3082 	ldrh.w	r3, [r7, #130]	; 0x82
 80020b4:	0a1b      	lsrs	r3, r3, #8
 80020b6:	b29a      	uxth	r2, r3
 80020b8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80020ba:	b2d2      	uxtb	r2, r2
 80020bc:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[1] = data1 & 0xFF;
 80020be:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80020c0:	3301      	adds	r3, #1
 80020c2:	f8b7 2082 	ldrh.w	r2, [r7, #130]	; 0x82
 80020c6:	b2d2      	uxtb	r2, r2
 80020c8:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[2] = (data2 & 0xFF00) >> 8;
 80020ca:	f8b7 3080 	ldrh.w	r3, [r7, #128]	; 0x80
 80020ce:	0a1b      	lsrs	r3, r3, #8
 80020d0:	b29a      	uxth	r2, r3
 80020d2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80020d4:	3302      	adds	r3, #2
 80020d6:	b2d2      	uxtb	r2, r2
 80020d8:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[3] = data2 & 0xFF;
 80020da:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80020dc:	3303      	adds	r3, #3
 80020de:	f8b7 2080 	ldrh.w	r2, [r7, #128]	; 0x80
 80020e2:	b2d2      	uxtb	r2, r2
 80020e4:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[4] = (data3 & 0xFF00) >> 8;
 80020e6:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 80020ea:	0a1b      	lsrs	r3, r3, #8
 80020ec:	b29a      	uxth	r2, r3
 80020ee:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80020f0:	3304      	adds	r3, #4
 80020f2:	b2d2      	uxtb	r2, r2
 80020f4:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[5] = data3 & 0xFF;
 80020f6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80020f8:	3305      	adds	r3, #5
 80020fa:	f8b7 207e 	ldrh.w	r2, [r7, #126]	; 0x7e
 80020fe:	b2d2      	uxtb	r2, r2
 8002100:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Checksum = generateCySatChecksum(outgoingPacket);
 8002102:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8002106:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800210a:	f7fe ff6d 	bl	8000fe8 <generateCySatChecksum>
 800210e:	4603      	mov	r3, r0
 8002110:	f887 3074 	strb.w	r3, [r7, #116]	; 0x74
                    status = sendCySatPacket(outgoingPacket);
 8002114:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8002118:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800211c:	f7fe fee4 	bl	8000ee8 <sendCySatPacket>
 8002120:	4603      	mov	r3, r0
 8002122:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
                    free(outgoingPacket.Data);
 8002126:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002128:	4618      	mov	r0, r3
 800212a:	f00a f9cb 	bl	800c4c4 <free>
                    return status; //send the response
 800212e:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 8002132:	f000 bd69 	b.w	8002c08 <handleCySatPacket+0xde8>
                }
                case 0x05: { //Solar Panel Y Status Request
                    float y_voltage, y_neg_current, y_pos_current;
                    status = READ_EPS_SOLAR_Y_VOLTAGE(&y_voltage); //read the Solar Panel Y axis voltage
 8002136:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800213a:	4618      	mov	r0, r3
 800213c:	f7ff f8c0 	bl	80012c0 <READ_EPS_SOLAR_Y_VOLTAGE>
 8002140:	4603      	mov	r3, r0
 8002142:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
                    if(status != HAL_OK){
 8002146:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 800214a:	2b00      	cmp	r3, #0
 800214c:	d003      	beq.n	8002156 <handleCySatPacket+0x336>
                        return -1;
 800214e:	f04f 33ff 	mov.w	r3, #4294967295
 8002152:	f000 bd59 	b.w	8002c08 <handleCySatPacket+0xde8>
                    }
                    status = READ_EPS_SOLAR_Y_NEG_CURRENT(&y_neg_current); //read the Solar Panel Y- current
 8002156:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800215a:	4618      	mov	r0, r3
 800215c:	f7ff f8e2 	bl	8001324 <READ_EPS_SOLAR_Y_NEG_CURRENT>
 8002160:	4603      	mov	r3, r0
 8002162:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
                    if(status != HAL_OK){
 8002166:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 800216a:	2b00      	cmp	r3, #0
 800216c:	d003      	beq.n	8002176 <handleCySatPacket+0x356>
                        return -1;
 800216e:	f04f 33ff 	mov.w	r3, #4294967295
 8002172:	f000 bd49 	b.w	8002c08 <handleCySatPacket+0xde8>
                    }
                    status = READ_EPS_SOLAR_Y_POS_CURRENT(&y_pos_current); //read the Solar Panel Y+ current
 8002176:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800217a:	4618      	mov	r0, r3
 800217c:	f7ff f904 	bl	8001388 <READ_EPS_SOLAR_Y_POS_CURRENT>
 8002180:	4603      	mov	r3, r0
 8002182:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
                    if(status != HAL_OK){
 8002186:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 800218a:	2b00      	cmp	r3, #0
 800218c:	d003      	beq.n	8002196 <handleCySatPacket+0x376>
                        return -1;
 800218e:	f04f 33ff 	mov.w	r3, #4294967295
 8002192:	f000 bd39 	b.w	8002c08 <handleCySatPacket+0xde8>
                    }
                    uint16_t data1 = FloatToUnsigned16bits(y_voltage);
 8002196:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 800219a:	eeb0 0a67 	vmov.f32	s0, s15
 800219e:	f000 fd9d 	bl	8002cdc <FloatToUnsigned16bits>
 80021a2:	4603      	mov	r3, r0
 80021a4:	f8a7 3088 	strh.w	r3, [r7, #136]	; 0x88
                    uint16_t data2 = FloatToUnsigned16bits(y_neg_current);
 80021a8:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 80021ac:	eeb0 0a67 	vmov.f32	s0, s15
 80021b0:	f000 fd94 	bl	8002cdc <FloatToUnsigned16bits>
 80021b4:	4603      	mov	r3, r0
 80021b6:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86
                    uint16_t data3 = FloatToUnsigned16bits(y_pos_current);
 80021ba:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 80021be:	eeb0 0a67 	vmov.f32	s0, s15
 80021c2:	f000 fd8b 	bl	8002cdc <FloatToUnsigned16bits>
 80021c6:	4603      	mov	r3, r0
 80021c8:	f8a7 3084 	strh.w	r3, [r7, #132]	; 0x84

                    outgoingPacket.Subsystem_Type = EPS_SUBSYSTEM_TYPE;
 80021cc:	231e      	movs	r3, #30
 80021ce:	f887 306c 	strb.w	r3, [r7, #108]	; 0x6c
                    outgoingPacket.Command = 0x04; //Solar Panel Y Status Response
 80021d2:	2304      	movs	r3, #4
 80021d4:	f887 306d 	strb.w	r3, [r7, #109]	; 0x6d
                    outgoingPacket.Data_Length = 0x06;
 80021d8:	2306      	movs	r3, #6
 80021da:	f887 306e 	strb.w	r3, [r7, #110]	; 0x6e
                    outgoingPacket.Data = (uint8_t*) malloc(sizeof(uint8_t) * 6);
 80021de:	2006      	movs	r0, #6
 80021e0:	f00a f968 	bl	800c4b4 <malloc>
 80021e4:	4603      	mov	r3, r0
 80021e6:	673b      	str	r3, [r7, #112]	; 0x70
                    outgoingPacket.Data[0] = (data1 & 0xFF00) >> 8;
 80021e8:	f8b7 3088 	ldrh.w	r3, [r7, #136]	; 0x88
 80021ec:	0a1b      	lsrs	r3, r3, #8
 80021ee:	b29a      	uxth	r2, r3
 80021f0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80021f2:	b2d2      	uxtb	r2, r2
 80021f4:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[1] = data1 & 0xFF;
 80021f6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80021f8:	3301      	adds	r3, #1
 80021fa:	f8b7 2088 	ldrh.w	r2, [r7, #136]	; 0x88
 80021fe:	b2d2      	uxtb	r2, r2
 8002200:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[2] = (data2 & 0xFF00) >> 8;
 8002202:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8002206:	0a1b      	lsrs	r3, r3, #8
 8002208:	b29a      	uxth	r2, r3
 800220a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800220c:	3302      	adds	r3, #2
 800220e:	b2d2      	uxtb	r2, r2
 8002210:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[3] = data2 & 0xFF;
 8002212:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002214:	3303      	adds	r3, #3
 8002216:	f8b7 2086 	ldrh.w	r2, [r7, #134]	; 0x86
 800221a:	b2d2      	uxtb	r2, r2
 800221c:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[4] = (data3 & 0xFF00) >> 8;
 800221e:	f8b7 3084 	ldrh.w	r3, [r7, #132]	; 0x84
 8002222:	0a1b      	lsrs	r3, r3, #8
 8002224:	b29a      	uxth	r2, r3
 8002226:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002228:	3304      	adds	r3, #4
 800222a:	b2d2      	uxtb	r2, r2
 800222c:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[5] = data3 & 0xFF;
 800222e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002230:	3305      	adds	r3, #5
 8002232:	f8b7 2084 	ldrh.w	r2, [r7, #132]	; 0x84
 8002236:	b2d2      	uxtb	r2, r2
 8002238:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Checksum = generateCySatChecksum(outgoingPacket);
 800223a:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800223e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002242:	f7fe fed1 	bl	8000fe8 <generateCySatChecksum>
 8002246:	4603      	mov	r3, r0
 8002248:	f887 3074 	strb.w	r3, [r7, #116]	; 0x74
                    status = sendCySatPacket(outgoingPacket);
 800224c:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8002250:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002254:	f7fe fe48 	bl	8000ee8 <sendCySatPacket>
 8002258:	4603      	mov	r3, r0
 800225a:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
                    free(outgoingPacket.Data);
 800225e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002260:	4618      	mov	r0, r3
 8002262:	f00a f92f 	bl	800c4c4 <free>
                    return status; //send the response
 8002266:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 800226a:	f000 bccd 	b.w	8002c08 <handleCySatPacket+0xde8>
                }
                case 0x07: { //Solar Panel Z Status Request
                    float z_voltage, z_neg_current, z_pos_current;
                    status = READ_EPS_SOLAR_Z_VOLTAGE(&z_voltage); //read the Solar Panel Z axis voltage
 800226e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002272:	4618      	mov	r0, r3
 8002274:	f7ff f8ba 	bl	80013ec <READ_EPS_SOLAR_Z_VOLTAGE>
 8002278:	4603      	mov	r3, r0
 800227a:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
                    if(status != HAL_OK){
 800227e:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 8002282:	2b00      	cmp	r3, #0
 8002284:	d003      	beq.n	800228e <handleCySatPacket+0x46e>
                        return -1;
 8002286:	f04f 33ff 	mov.w	r3, #4294967295
 800228a:	f000 bcbd 	b.w	8002c08 <handleCySatPacket+0xde8>
                    }
                    status = READ_EPS_SOLAR_Z_NEG_CURRENT(&z_neg_current); //read the Solar Panel Z- current
 800228e:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002292:	4618      	mov	r0, r3
 8002294:	f7ff f8dc 	bl	8001450 <READ_EPS_SOLAR_Z_NEG_CURRENT>
 8002298:	4603      	mov	r3, r0
 800229a:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
                    if(status != HAL_OK){
 800229e:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d003      	beq.n	80022ae <handleCySatPacket+0x48e>
                        return -1;
 80022a6:	f04f 33ff 	mov.w	r3, #4294967295
 80022aa:	f000 bcad 	b.w	8002c08 <handleCySatPacket+0xde8>
                    }
                    status = READ_EPS_SOLAR_Z_POS_CURRENT(&z_pos_current); //read the Solar Panel Z+ current
 80022ae:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80022b2:	4618      	mov	r0, r3
 80022b4:	f7ff f8fe 	bl	80014b4 <READ_EPS_SOLAR_Z_POS_CURRENT>
 80022b8:	4603      	mov	r3, r0
 80022ba:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
                    if(status != HAL_OK){
 80022be:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d003      	beq.n	80022ce <handleCySatPacket+0x4ae>
                        return -1;
 80022c6:	f04f 33ff 	mov.w	r3, #4294967295
 80022ca:	f000 bc9d 	b.w	8002c08 <handleCySatPacket+0xde8>
                    }
                    uint16_t data1 = FloatToUnsigned16bits(z_voltage);
 80022ce:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 80022d2:	eeb0 0a67 	vmov.f32	s0, s15
 80022d6:	f000 fd01 	bl	8002cdc <FloatToUnsigned16bits>
 80022da:	4603      	mov	r3, r0
 80022dc:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
                    uint16_t data2 = FloatToUnsigned16bits(z_neg_current);
 80022e0:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 80022e4:	eeb0 0a67 	vmov.f32	s0, s15
 80022e8:	f000 fcf8 	bl	8002cdc <FloatToUnsigned16bits>
 80022ec:	4603      	mov	r3, r0
 80022ee:	f8a7 308c 	strh.w	r3, [r7, #140]	; 0x8c
                    uint16_t data3 = FloatToUnsigned16bits(z_pos_current);
 80022f2:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 80022f6:	eeb0 0a67 	vmov.f32	s0, s15
 80022fa:	f000 fcef 	bl	8002cdc <FloatToUnsigned16bits>
 80022fe:	4603      	mov	r3, r0
 8002300:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a

                    outgoingPacket.Subsystem_Type = EPS_SUBSYSTEM_TYPE;
 8002304:	231e      	movs	r3, #30
 8002306:	f887 306c 	strb.w	r3, [r7, #108]	; 0x6c
                    outgoingPacket.Command = 0x06; //Solar Panel Z Status Response
 800230a:	2306      	movs	r3, #6
 800230c:	f887 306d 	strb.w	r3, [r7, #109]	; 0x6d
                    outgoingPacket.Data_Length = 0x06;
 8002310:	2306      	movs	r3, #6
 8002312:	f887 306e 	strb.w	r3, [r7, #110]	; 0x6e
                    outgoingPacket.Data = (uint8_t*) malloc(sizeof(uint8_t) * 6);
 8002316:	2006      	movs	r0, #6
 8002318:	f00a f8cc 	bl	800c4b4 <malloc>
 800231c:	4603      	mov	r3, r0
 800231e:	673b      	str	r3, [r7, #112]	; 0x70
                    outgoingPacket.Data[0] = (data1 & 0xFF00) >> 8;
 8002320:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 8002324:	0a1b      	lsrs	r3, r3, #8
 8002326:	b29a      	uxth	r2, r3
 8002328:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800232a:	b2d2      	uxtb	r2, r2
 800232c:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[1] = data1 & 0xFF;
 800232e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002330:	3301      	adds	r3, #1
 8002332:	f8b7 208e 	ldrh.w	r2, [r7, #142]	; 0x8e
 8002336:	b2d2      	uxtb	r2, r2
 8002338:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[2] = (data2 & 0xFF00) >> 8;
 800233a:	f8b7 308c 	ldrh.w	r3, [r7, #140]	; 0x8c
 800233e:	0a1b      	lsrs	r3, r3, #8
 8002340:	b29a      	uxth	r2, r3
 8002342:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002344:	3302      	adds	r3, #2
 8002346:	b2d2      	uxtb	r2, r2
 8002348:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[3] = data2 & 0xFF;
 800234a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800234c:	3303      	adds	r3, #3
 800234e:	f8b7 208c 	ldrh.w	r2, [r7, #140]	; 0x8c
 8002352:	b2d2      	uxtb	r2, r2
 8002354:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[4] = (data3 & 0xFF00) >> 8;
 8002356:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 800235a:	0a1b      	lsrs	r3, r3, #8
 800235c:	b29a      	uxth	r2, r3
 800235e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002360:	3304      	adds	r3, #4
 8002362:	b2d2      	uxtb	r2, r2
 8002364:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[5] = data3 & 0xFF;
 8002366:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002368:	3305      	adds	r3, #5
 800236a:	f8b7 208a 	ldrh.w	r2, [r7, #138]	; 0x8a
 800236e:	b2d2      	uxtb	r2, r2
 8002370:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Checksum = generateCySatChecksum(outgoingPacket);
 8002372:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8002376:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800237a:	f7fe fe35 	bl	8000fe8 <generateCySatChecksum>
 800237e:	4603      	mov	r3, r0
 8002380:	f887 3074 	strb.w	r3, [r7, #116]	; 0x74
                    status = sendCySatPacket(outgoingPacket);
 8002384:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8002388:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800238c:	f7fe fdac 	bl	8000ee8 <sendCySatPacket>
 8002390:	4603      	mov	r3, r0
 8002392:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
                    free(outgoingPacket.Data);
 8002396:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002398:	4618      	mov	r0, r3
 800239a:	f00a f893 	bl	800c4c4 <free>
                    return status; //send the response
 800239e:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 80023a2:	f000 bc31 	b.w	8002c08 <handleCySatPacket+0xde8>
                }
                case 0x09: { //BUS Current Request
                    float current_3, current_5;
                    status = READ_EPS_3V_CURRENT(&current_3); //read the 3.3v BUS current
 80023a6:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80023aa:	4618      	mov	r0, r3
 80023ac:	f7ff f8b4 	bl	8001518 <READ_EPS_3V_CURRENT>
 80023b0:	4603      	mov	r3, r0
 80023b2:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
                    if(status != HAL_OK){
 80023b6:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d003      	beq.n	80023c6 <handleCySatPacket+0x5a6>
                        return -1;
 80023be:	f04f 33ff 	mov.w	r3, #4294967295
 80023c2:	f000 bc21 	b.w	8002c08 <handleCySatPacket+0xde8>
                    }
                    status = READ_EPS_5V_CURRENT(&current_5); //read the 5v BUS current
 80023c6:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80023ca:	4618      	mov	r0, r3
 80023cc:	f7ff f8d6 	bl	800157c <READ_EPS_5V_CURRENT>
 80023d0:	4603      	mov	r3, r0
 80023d2:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
                    if(status != HAL_OK){
 80023d6:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d003      	beq.n	80023e6 <handleCySatPacket+0x5c6>
                        return -1;
 80023de:	f04f 33ff 	mov.w	r3, #4294967295
 80023e2:	f000 bc11 	b.w	8002c08 <handleCySatPacket+0xde8>
                    }
                    uint16_t data1 = FloatToUnsigned16bits(current_3);
 80023e6:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 80023ea:	eeb0 0a67 	vmov.f32	s0, s15
 80023ee:	f000 fc75 	bl	8002cdc <FloatToUnsigned16bits>
 80023f2:	4603      	mov	r3, r0
 80023f4:	f8a7 3092 	strh.w	r3, [r7, #146]	; 0x92
                    uint16_t data2 = FloatToUnsigned16bits(current_5);
 80023f8:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 80023fc:	eeb0 0a67 	vmov.f32	s0, s15
 8002400:	f000 fc6c 	bl	8002cdc <FloatToUnsigned16bits>
 8002404:	4603      	mov	r3, r0
 8002406:	f8a7 3090 	strh.w	r3, [r7, #144]	; 0x90

                    outgoingPacket.Subsystem_Type = EPS_SUBSYSTEM_TYPE;
 800240a:	231e      	movs	r3, #30
 800240c:	f887 306c 	strb.w	r3, [r7, #108]	; 0x6c
                    outgoingPacket.Command = 0x08; //BUS Current Response
 8002410:	2308      	movs	r3, #8
 8002412:	f887 306d 	strb.w	r3, [r7, #109]	; 0x6d
                    outgoingPacket.Data_Length = 0x04;
 8002416:	2304      	movs	r3, #4
 8002418:	f887 306e 	strb.w	r3, [r7, #110]	; 0x6e
                    outgoingPacket.Data = (uint8_t*) malloc(sizeof(uint8_t) * 4);
 800241c:	2004      	movs	r0, #4
 800241e:	f00a f849 	bl	800c4b4 <malloc>
 8002422:	4603      	mov	r3, r0
 8002424:	673b      	str	r3, [r7, #112]	; 0x70
                    outgoingPacket.Data[0] = (data1 & 0xFF00) >> 8;
 8002426:	f8b7 3092 	ldrh.w	r3, [r7, #146]	; 0x92
 800242a:	0a1b      	lsrs	r3, r3, #8
 800242c:	b29a      	uxth	r2, r3
 800242e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002430:	b2d2      	uxtb	r2, r2
 8002432:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[1] = data1 & 0xFF;
 8002434:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002436:	3301      	adds	r3, #1
 8002438:	f8b7 2092 	ldrh.w	r2, [r7, #146]	; 0x92
 800243c:	b2d2      	uxtb	r2, r2
 800243e:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[2] = (data2 & 0xFF00) >> 8;
 8002440:	f8b7 3090 	ldrh.w	r3, [r7, #144]	; 0x90
 8002444:	0a1b      	lsrs	r3, r3, #8
 8002446:	b29a      	uxth	r2, r3
 8002448:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800244a:	3302      	adds	r3, #2
 800244c:	b2d2      	uxtb	r2, r2
 800244e:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[3] = data2 & 0xFF;
 8002450:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002452:	3303      	adds	r3, #3
 8002454:	f8b7 2090 	ldrh.w	r2, [r7, #144]	; 0x90
 8002458:	b2d2      	uxtb	r2, r2
 800245a:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Checksum = generateCySatChecksum(outgoingPacket);
 800245c:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8002460:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002464:	f7fe fdc0 	bl	8000fe8 <generateCySatChecksum>
 8002468:	4603      	mov	r3, r0
 800246a:	f887 3074 	strb.w	r3, [r7, #116]	; 0x74
                    status = sendCySatPacket(outgoingPacket);
 800246e:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8002472:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002476:	f7fe fd37 	bl	8000ee8 <sendCySatPacket>
 800247a:	4603      	mov	r3, r0
 800247c:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
                    free(outgoingPacket.Data);
 8002480:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002482:	4618      	mov	r0, r3
 8002484:	f00a f81e 	bl	800c4c4 <free>
                    return status; //send the response
 8002488:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 800248c:	e3bc      	b.n	8002c08 <handleCySatPacket+0xde8>
                }
                case 0x0B: { //Temperature Request
                    float mcu_temp, battery1_temp, battery2_temp, battery3_temp, battery4_temp;
                    status = READ_EPS_MCU_TEMP(&mcu_temp); //read the MCU Temperature
 800248e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002492:	4618      	mov	r0, r3
 8002494:	f7ff f8a4 	bl	80015e0 <READ_EPS_MCU_TEMP>
 8002498:	4603      	mov	r3, r0
 800249a:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
                    if(status != HAL_OK){
 800249e:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d002      	beq.n	80024ac <handleCySatPacket+0x68c>
                        return -1;
 80024a6:	f04f 33ff 	mov.w	r3, #4294967295
 80024aa:	e3ad      	b.n	8002c08 <handleCySatPacket+0xde8>
                    }
                    status = READ_EPS_BATT_1_TEMP(&battery1_temp); //read the Battery Cell 1 Temperature
 80024ac:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80024b0:	4618      	mov	r0, r3
 80024b2:	f7ff f8d3 	bl	800165c <READ_EPS_BATT_1_TEMP>
 80024b6:	4603      	mov	r3, r0
 80024b8:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
                    if(status != HAL_OK){
 80024bc:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d002      	beq.n	80024ca <handleCySatPacket+0x6aa>
                        return -1;
 80024c4:	f04f 33ff 	mov.w	r3, #4294967295
 80024c8:	e39e      	b.n	8002c08 <handleCySatPacket+0xde8>
                    }
                    status = READ_EPS_BATT_2_TEMP(&battery2_temp); //read the Battery Cell 2 Temperature
 80024ca:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80024ce:	4618      	mov	r0, r3
 80024d0:	f7ff f8f6 	bl	80016c0 <READ_EPS_BATT_2_TEMP>
 80024d4:	4603      	mov	r3, r0
 80024d6:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
                    if(status != HAL_OK){
 80024da:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d002      	beq.n	80024e8 <handleCySatPacket+0x6c8>
                        return -1;
 80024e2:	f04f 33ff 	mov.w	r3, #4294967295
 80024e6:	e38f      	b.n	8002c08 <handleCySatPacket+0xde8>
                    }
                    status = READ_EPS_BATT_3_TEMP(&battery3_temp); //read the Battery Cell 3 Temperature
 80024e8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80024ec:	4618      	mov	r0, r3
 80024ee:	f7ff f919 	bl	8001724 <READ_EPS_BATT_3_TEMP>
 80024f2:	4603      	mov	r3, r0
 80024f4:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
                    if(status != HAL_OK){
 80024f8:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d002      	beq.n	8002506 <handleCySatPacket+0x6e6>
                        return -1;
 8002500:	f04f 33ff 	mov.w	r3, #4294967295
 8002504:	e380      	b.n	8002c08 <handleCySatPacket+0xde8>
                    }
                    status = READ_EPS_BATT_4_TEMP(&battery4_temp); //read the Battery Cell 4 Temperature
 8002506:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800250a:	4618      	mov	r0, r3
 800250c:	f7ff f93c 	bl	8001788 <READ_EPS_BATT_4_TEMP>
 8002510:	4603      	mov	r3, r0
 8002512:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
                    if(status != HAL_OK){
 8002516:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 800251a:	2b00      	cmp	r3, #0
 800251c:	d002      	beq.n	8002524 <handleCySatPacket+0x704>
                        return -1;
 800251e:	f04f 33ff 	mov.w	r3, #4294967295
 8002522:	e371      	b.n	8002c08 <handleCySatPacket+0xde8>
                    }
                    uint16_t data1 = FloatToUnsigned16bits(mcu_temp);
 8002524:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8002528:	eeb0 0a67 	vmov.f32	s0, s15
 800252c:	f000 fbd6 	bl	8002cdc <FloatToUnsigned16bits>
 8002530:	4603      	mov	r3, r0
 8002532:	f8a7 309c 	strh.w	r3, [r7, #156]	; 0x9c
                    uint16_t data2 = FloatToUnsigned16bits(battery1_temp);
 8002536:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 800253a:	eeb0 0a67 	vmov.f32	s0, s15
 800253e:	f000 fbcd 	bl	8002cdc <FloatToUnsigned16bits>
 8002542:	4603      	mov	r3, r0
 8002544:	f8a7 309a 	strh.w	r3, [r7, #154]	; 0x9a
                    uint16_t data3 = FloatToUnsigned16bits(battery2_temp);
 8002548:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800254c:	eeb0 0a67 	vmov.f32	s0, s15
 8002550:	f000 fbc4 	bl	8002cdc <FloatToUnsigned16bits>
 8002554:	4603      	mov	r3, r0
 8002556:	f8a7 3098 	strh.w	r3, [r7, #152]	; 0x98
                    uint16_t data4 = FloatToUnsigned16bits(battery3_temp);
 800255a:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 800255e:	eeb0 0a67 	vmov.f32	s0, s15
 8002562:	f000 fbbb 	bl	8002cdc <FloatToUnsigned16bits>
 8002566:	4603      	mov	r3, r0
 8002568:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96
                    uint16_t data5 = FloatToUnsigned16bits(battery4_temp);
 800256c:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002570:	eeb0 0a67 	vmov.f32	s0, s15
 8002574:	f000 fbb2 	bl	8002cdc <FloatToUnsigned16bits>
 8002578:	4603      	mov	r3, r0
 800257a:	f8a7 3094 	strh.w	r3, [r7, #148]	; 0x94

                    outgoingPacket.Subsystem_Type = EPS_SUBSYSTEM_TYPE;
 800257e:	231e      	movs	r3, #30
 8002580:	f887 306c 	strb.w	r3, [r7, #108]	; 0x6c
                    outgoingPacket.Command = 0x0A; //Temperature Response
 8002584:	230a      	movs	r3, #10
 8002586:	f887 306d 	strb.w	r3, [r7, #109]	; 0x6d
                    outgoingPacket.Data_Length = 0x0A;
 800258a:	230a      	movs	r3, #10
 800258c:	f887 306e 	strb.w	r3, [r7, #110]	; 0x6e
                    outgoingPacket.Data = (uint8_t*) malloc(sizeof(uint8_t) * 10);
 8002590:	200a      	movs	r0, #10
 8002592:	f009 ff8f 	bl	800c4b4 <malloc>
 8002596:	4603      	mov	r3, r0
 8002598:	673b      	str	r3, [r7, #112]	; 0x70
                    outgoingPacket.Data[0] = (data1 & 0xFF00) >> 8;
 800259a:	f8b7 309c 	ldrh.w	r3, [r7, #156]	; 0x9c
 800259e:	0a1b      	lsrs	r3, r3, #8
 80025a0:	b29a      	uxth	r2, r3
 80025a2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80025a4:	b2d2      	uxtb	r2, r2
 80025a6:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[1] = data1 & 0xFF;
 80025a8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80025aa:	3301      	adds	r3, #1
 80025ac:	f8b7 209c 	ldrh.w	r2, [r7, #156]	; 0x9c
 80025b0:	b2d2      	uxtb	r2, r2
 80025b2:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[2] = (data2 & 0xFF00) >> 8;
 80025b4:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 80025b8:	0a1b      	lsrs	r3, r3, #8
 80025ba:	b29a      	uxth	r2, r3
 80025bc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80025be:	3302      	adds	r3, #2
 80025c0:	b2d2      	uxtb	r2, r2
 80025c2:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[3] = data2 & 0xFF;
 80025c4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80025c6:	3303      	adds	r3, #3
 80025c8:	f8b7 209a 	ldrh.w	r2, [r7, #154]	; 0x9a
 80025cc:	b2d2      	uxtb	r2, r2
 80025ce:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[4] = (data3 & 0xFF00) >> 8;
 80025d0:	f8b7 3098 	ldrh.w	r3, [r7, #152]	; 0x98
 80025d4:	0a1b      	lsrs	r3, r3, #8
 80025d6:	b29a      	uxth	r2, r3
 80025d8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80025da:	3304      	adds	r3, #4
 80025dc:	b2d2      	uxtb	r2, r2
 80025de:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[5] = data3 & 0xFF;
 80025e0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80025e2:	3305      	adds	r3, #5
 80025e4:	f8b7 2098 	ldrh.w	r2, [r7, #152]	; 0x98
 80025e8:	b2d2      	uxtb	r2, r2
 80025ea:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[6] = (data4 & 0xFF00) >> 8;
 80025ec:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 80025f0:	0a1b      	lsrs	r3, r3, #8
 80025f2:	b29a      	uxth	r2, r3
 80025f4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80025f6:	3306      	adds	r3, #6
 80025f8:	b2d2      	uxtb	r2, r2
 80025fa:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[7] = data4 & 0xFF;
 80025fc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80025fe:	3307      	adds	r3, #7
 8002600:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 8002604:	b2d2      	uxtb	r2, r2
 8002606:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[8] = (data5 & 0xFF00) >> 8;
 8002608:	f8b7 3094 	ldrh.w	r3, [r7, #148]	; 0x94
 800260c:	0a1b      	lsrs	r3, r3, #8
 800260e:	b29a      	uxth	r2, r3
 8002610:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002612:	3308      	adds	r3, #8
 8002614:	b2d2      	uxtb	r2, r2
 8002616:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[9] = data5 & 0xFF;
 8002618:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800261a:	3309      	adds	r3, #9
 800261c:	f8b7 2094 	ldrh.w	r2, [r7, #148]	; 0x94
 8002620:	b2d2      	uxtb	r2, r2
 8002622:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Checksum = generateCySatChecksum(outgoingPacket);
 8002624:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8002628:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800262c:	f7fe fcdc 	bl	8000fe8 <generateCySatChecksum>
 8002630:	4603      	mov	r3, r0
 8002632:	f887 3074 	strb.w	r3, [r7, #116]	; 0x74
                    status = sendCySatPacket(outgoingPacket);
 8002636:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800263a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800263e:	f7fe fc53 	bl	8000ee8 <sendCySatPacket>
 8002642:	4603      	mov	r3, r0
 8002644:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
                    free(outgoingPacket.Data);
 8002648:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800264a:	4618      	mov	r0, r3
 800264c:	f009 ff3a 	bl	800c4c4 <free>
                    return status; //send the response
 8002650:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 8002654:	e2d8      	b.n	8002c08 <handleCySatPacket+0xde8>
                }
                case 0x0D: { //Input, Output, and Default Conditions Request
                    uint16_t input, output1, output2, defaults1, defaults2;
                    status = READ_EPS_INPUT_CONDITION(&input); //read the Input Conditions
 8002656:	f107 0322 	add.w	r3, r7, #34	; 0x22
 800265a:	4618      	mov	r0, r3
 800265c:	f7ff f8c6 	bl	80017ec <READ_EPS_INPUT_CONDITION>
 8002660:	4603      	mov	r3, r0
 8002662:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
                    if(status != HAL_OK){
 8002666:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 800266a:	2b00      	cmp	r3, #0
 800266c:	d002      	beq.n	8002674 <handleCySatPacket+0x854>
                        return -1;
 800266e:	f04f 33ff 	mov.w	r3, #4294967295
 8002672:	e2c9      	b.n	8002c08 <handleCySatPacket+0xde8>
                    }
                    status = READ_EPS_OUTPUT_CONDITION1(&output1); //read the Output 1 Conditions
 8002674:	f107 0320 	add.w	r3, r7, #32
 8002678:	4618      	mov	r0, r3
 800267a:	f7ff f8dc 	bl	8001836 <READ_EPS_OUTPUT_CONDITION1>
 800267e:	4603      	mov	r3, r0
 8002680:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
                    if(status != HAL_OK){
 8002684:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 8002688:	2b00      	cmp	r3, #0
 800268a:	d002      	beq.n	8002692 <handleCySatPacket+0x872>
                        return -1;
 800268c:	f04f 33ff 	mov.w	r3, #4294967295
 8002690:	e2ba      	b.n	8002c08 <handleCySatPacket+0xde8>
                    }
                    status = READ_EPS_OUTPUT_CONDITION2(&output2); //read the Output 2 Conditions
 8002692:	f107 031e 	add.w	r3, r7, #30
 8002696:	4618      	mov	r0, r3
 8002698:	f7ff f8f2 	bl	8001880 <READ_EPS_OUTPUT_CONDITION2>
 800269c:	4603      	mov	r3, r0
 800269e:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
                    if(status != HAL_OK){
 80026a2:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d002      	beq.n	80026b0 <handleCySatPacket+0x890>
                        return -1;
 80026aa:	f04f 33ff 	mov.w	r3, #4294967295
 80026ae:	e2ab      	b.n	8002c08 <handleCySatPacket+0xde8>
                    }
                    status = READ_EPS_DEFAULTS1(&defaults1); //read the Defaults 1 Conditions
 80026b0:	f107 031c 	add.w	r3, r7, #28
 80026b4:	4618      	mov	r0, r3
 80026b6:	f7ff f9c1 	bl	8001a3c <READ_EPS_DEFAULTS1>
 80026ba:	4603      	mov	r3, r0
 80026bc:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
                    if(status != HAL_OK){
 80026c0:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d002      	beq.n	80026ce <handleCySatPacket+0x8ae>
                        return -1;
 80026c8:	f04f 33ff 	mov.w	r3, #4294967295
 80026cc:	e29c      	b.n	8002c08 <handleCySatPacket+0xde8>
                    }
                    status = READ_EPS_DEFAULTS2(&defaults2); //read the Defaults 2 Conditions
 80026ce:	f107 031a 	add.w	r3, r7, #26
 80026d2:	4618      	mov	r0, r3
 80026d4:	f7ff f9d7 	bl	8001a86 <READ_EPS_DEFAULTS2>
 80026d8:	4603      	mov	r3, r0
 80026da:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
                    if(status != HAL_OK){
 80026de:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d002      	beq.n	80026ec <handleCySatPacket+0x8cc>
                        return -1;
 80026e6:	f04f 33ff 	mov.w	r3, #4294967295
 80026ea:	e28d      	b.n	8002c08 <handleCySatPacket+0xde8>
                    }

                    outgoingPacket.Subsystem_Type = EPS_SUBSYSTEM_TYPE;
 80026ec:	231e      	movs	r3, #30
 80026ee:	f887 306c 	strb.w	r3, [r7, #108]	; 0x6c
                    outgoingPacket.Command = 0x0C; //Input, Output, and Default Conditions Response
 80026f2:	230c      	movs	r3, #12
 80026f4:	f887 306d 	strb.w	r3, [r7, #109]	; 0x6d
                    outgoingPacket.Data_Length = 0x06;
 80026f8:	2306      	movs	r3, #6
 80026fa:	f887 306e 	strb.w	r3, [r7, #110]	; 0x6e
                    outgoingPacket.Data = (uint8_t*) malloc(sizeof(uint8_t) * 6);
 80026fe:	2006      	movs	r0, #6
 8002700:	f009 fed8 	bl	800c4b4 <malloc>
 8002704:	4603      	mov	r3, r0
 8002706:	673b      	str	r3, [r7, #112]	; 0x70
                    outgoingPacket.Data[0] = input & 0xFF;
 8002708:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 800270a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800270c:	b2d2      	uxtb	r2, r2
 800270e:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[1] = (output1 & 0xFF00) >> 8;
 8002710:	8c3b      	ldrh	r3, [r7, #32]
 8002712:	0a1b      	lsrs	r3, r3, #8
 8002714:	b29a      	uxth	r2, r3
 8002716:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002718:	3301      	adds	r3, #1
 800271a:	b2d2      	uxtb	r2, r2
 800271c:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[2] = output1 & 0xFF;
 800271e:	8c3a      	ldrh	r2, [r7, #32]
 8002720:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002722:	3302      	adds	r3, #2
 8002724:	b2d2      	uxtb	r2, r2
 8002726:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[3] = output2 & 0xFF;
 8002728:	8bfa      	ldrh	r2, [r7, #30]
 800272a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800272c:	3303      	adds	r3, #3
 800272e:	b2d2      	uxtb	r2, r2
 8002730:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[4] = defaults1 & 0xFF;
 8002732:	8bba      	ldrh	r2, [r7, #28]
 8002734:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002736:	3304      	adds	r3, #4
 8002738:	b2d2      	uxtb	r2, r2
 800273a:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[5] = defaults2 & 0xFF;
 800273c:	8b7a      	ldrh	r2, [r7, #26]
 800273e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002740:	3305      	adds	r3, #5
 8002742:	b2d2      	uxtb	r2, r2
 8002744:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Checksum = generateCySatChecksum(outgoingPacket);
 8002746:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800274a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800274e:	f7fe fc4b 	bl	8000fe8 <generateCySatChecksum>
 8002752:	4603      	mov	r3, r0
 8002754:	f887 3074 	strb.w	r3, [r7, #116]	; 0x74
                    status = sendCySatPacket(outgoingPacket);
 8002758:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800275c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002760:	f7fe fbc2 	bl	8000ee8 <sendCySatPacket>
 8002764:	4603      	mov	r3, r0
 8002766:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
                    free(outgoingPacket.Data);
 800276a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800276c:	4618      	mov	r0, r3
 800276e:	f009 fea9 	bl	800c4c4 <free>
                    return status; //send the response
 8002772:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 8002776:	e247      	b.n	8002c08 <handleCySatPacket+0xde8>
                }
                case 0x0F: { //Counter Check Request
                    uint16_t power_on, under_voltage, short_circuited, over_temp, charging_cycles;
                    status = READ_EPS_POWER_ON_CYCLES(&power_on); //read the MCU Temperature
 8002778:	f107 0318 	add.w	r3, r7, #24
 800277c:	4618      	mov	r0, r3
 800277e:	f7ff f8a4 	bl	80018ca <READ_EPS_POWER_ON_CYCLES>
 8002782:	4603      	mov	r3, r0
 8002784:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
                    if(status != HAL_OK){
 8002788:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 800278c:	2b00      	cmp	r3, #0
 800278e:	d002      	beq.n	8002796 <handleCySatPacket+0x976>
                        return -1;
 8002790:	f04f 33ff 	mov.w	r3, #4294967295
 8002794:	e238      	b.n	8002c08 <handleCySatPacket+0xde8>
                    }
                    status = READ_EPS_UNDER_VOLT_COUNT(&under_voltage); //read the Battery Cell 1 Temperature
 8002796:	f107 0316 	add.w	r3, r7, #22
 800279a:	4618      	mov	r0, r3
 800279c:	f7ff f8ba 	bl	8001914 <READ_EPS_UNDER_VOLT_COUNT>
 80027a0:	4603      	mov	r3, r0
 80027a2:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
                    if(status != HAL_OK){
 80027a6:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d002      	beq.n	80027b4 <handleCySatPacket+0x994>
                        return -1;
 80027ae:	f04f 33ff 	mov.w	r3, #4294967295
 80027b2:	e229      	b.n	8002c08 <handleCySatPacket+0xde8>
                    }
                    status = READ_EPS_SHORT_CIRCUIT_COUNT(&short_circuited); //read the Battery Cell 2 Temperature
 80027b4:	f107 0314 	add.w	r3, r7, #20
 80027b8:	4618      	mov	r0, r3
 80027ba:	f7ff f8d0 	bl	800195e <READ_EPS_SHORT_CIRCUIT_COUNT>
 80027be:	4603      	mov	r3, r0
 80027c0:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
                    if(status != HAL_OK){
 80027c4:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d002      	beq.n	80027d2 <handleCySatPacket+0x9b2>
                        return -1;
 80027cc:	f04f 33ff 	mov.w	r3, #4294967295
 80027d0:	e21a      	b.n	8002c08 <handleCySatPacket+0xde8>
                    }
                    status = READ_EPS_OVER_TEMP_COUNT(&over_temp); //read the Battery Cell 3 Temperature
 80027d2:	f107 0312 	add.w	r3, r7, #18
 80027d6:	4618      	mov	r0, r3
 80027d8:	f7ff f8e6 	bl	80019a8 <READ_EPS_OVER_TEMP_COUNT>
 80027dc:	4603      	mov	r3, r0
 80027de:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
                    if(status != HAL_OK){
 80027e2:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d002      	beq.n	80027f0 <handleCySatPacket+0x9d0>
                        return -1;
 80027ea:	f04f 33ff 	mov.w	r3, #4294967295
 80027ee:	e20b      	b.n	8002c08 <handleCySatPacket+0xde8>
                    }
                    status = READ_EPS_CHARGE_CYCLES(&charging_cycles); //read the Battery Cell 4 Temperature
 80027f0:	f107 0310 	add.w	r3, r7, #16
 80027f4:	4618      	mov	r0, r3
 80027f6:	f7ff f8fc 	bl	80019f2 <READ_EPS_CHARGE_CYCLES>
 80027fa:	4603      	mov	r3, r0
 80027fc:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
                    if(status != HAL_OK){
 8002800:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 8002804:	2b00      	cmp	r3, #0
 8002806:	d002      	beq.n	800280e <handleCySatPacket+0x9ee>
                        return -1;
 8002808:	f04f 33ff 	mov.w	r3, #4294967295
 800280c:	e1fc      	b.n	8002c08 <handleCySatPacket+0xde8>
                    }

                    outgoingPacket.Subsystem_Type = EPS_SUBSYSTEM_TYPE;
 800280e:	231e      	movs	r3, #30
 8002810:	f887 306c 	strb.w	r3, [r7, #108]	; 0x6c
                    outgoingPacket.Command = 0x0E; //Temperature Response
 8002814:	230e      	movs	r3, #14
 8002816:	f887 306d 	strb.w	r3, [r7, #109]	; 0x6d
                    outgoingPacket.Data_Length = 0x0A;
 800281a:	230a      	movs	r3, #10
 800281c:	f887 306e 	strb.w	r3, [r7, #110]	; 0x6e
                    outgoingPacket.Data = (uint8_t*) malloc(sizeof(uint8_t) * 10);
 8002820:	200a      	movs	r0, #10
 8002822:	f009 fe47 	bl	800c4b4 <malloc>
 8002826:	4603      	mov	r3, r0
 8002828:	673b      	str	r3, [r7, #112]	; 0x70
                    outgoingPacket.Data[0] = (power_on & 0xFF00) >> 8;
 800282a:	8b3b      	ldrh	r3, [r7, #24]
 800282c:	0a1b      	lsrs	r3, r3, #8
 800282e:	b29a      	uxth	r2, r3
 8002830:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002832:	b2d2      	uxtb	r2, r2
 8002834:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[1] = power_on & 0xFF;
 8002836:	8b3a      	ldrh	r2, [r7, #24]
 8002838:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800283a:	3301      	adds	r3, #1
 800283c:	b2d2      	uxtb	r2, r2
 800283e:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[2] = (under_voltage & 0xFF00) >> 8;
 8002840:	8afb      	ldrh	r3, [r7, #22]
 8002842:	0a1b      	lsrs	r3, r3, #8
 8002844:	b29a      	uxth	r2, r3
 8002846:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002848:	3302      	adds	r3, #2
 800284a:	b2d2      	uxtb	r2, r2
 800284c:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[3] = under_voltage & 0xFF;
 800284e:	8afa      	ldrh	r2, [r7, #22]
 8002850:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002852:	3303      	adds	r3, #3
 8002854:	b2d2      	uxtb	r2, r2
 8002856:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[4] = (short_circuited & 0xFF00) >> 8;
 8002858:	8abb      	ldrh	r3, [r7, #20]
 800285a:	0a1b      	lsrs	r3, r3, #8
 800285c:	b29a      	uxth	r2, r3
 800285e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002860:	3304      	adds	r3, #4
 8002862:	b2d2      	uxtb	r2, r2
 8002864:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[5] = short_circuited & 0xFF;
 8002866:	8aba      	ldrh	r2, [r7, #20]
 8002868:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800286a:	3305      	adds	r3, #5
 800286c:	b2d2      	uxtb	r2, r2
 800286e:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[6] = (over_temp & 0xFF00) >> 8;
 8002870:	8a7b      	ldrh	r3, [r7, #18]
 8002872:	0a1b      	lsrs	r3, r3, #8
 8002874:	b29a      	uxth	r2, r3
 8002876:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002878:	3306      	adds	r3, #6
 800287a:	b2d2      	uxtb	r2, r2
 800287c:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[7] = over_temp & 0xFF;
 800287e:	8a7a      	ldrh	r2, [r7, #18]
 8002880:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002882:	3307      	adds	r3, #7
 8002884:	b2d2      	uxtb	r2, r2
 8002886:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[8] = (charging_cycles & 0xFF00) >> 8;
 8002888:	8a3b      	ldrh	r3, [r7, #16]
 800288a:	0a1b      	lsrs	r3, r3, #8
 800288c:	b29a      	uxth	r2, r3
 800288e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002890:	3308      	adds	r3, #8
 8002892:	b2d2      	uxtb	r2, r2
 8002894:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[9] = charging_cycles & 0xFF;
 8002896:	8a3a      	ldrh	r2, [r7, #16]
 8002898:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800289a:	3309      	adds	r3, #9
 800289c:	b2d2      	uxtb	r2, r2
 800289e:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Checksum = generateCySatChecksum(outgoingPacket);
 80028a0:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80028a4:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80028a8:	f7fe fb9e 	bl	8000fe8 <generateCySatChecksum>
 80028ac:	4603      	mov	r3, r0
 80028ae:	f887 3074 	strb.w	r3, [r7, #116]	; 0x74
                    status = sendCySatPacket(outgoingPacket);
 80028b2:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80028b6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80028ba:	f7fe fb15 	bl	8000ee8 <sendCySatPacket>
 80028be:	4603      	mov	r3, r0
 80028c0:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
                    free(outgoingPacket.Data);
 80028c4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80028c6:	4618      	mov	r0, r3
 80028c8:	f009 fdfc 	bl	800c4c4 <free>
                    return status; //send the response
 80028cc:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 80028d0:	e19a      	b.n	8002c08 <handleCySatPacket+0xde8>
                }
                case 0x11: { //Enable/Disable Request
                    outgoingPacket.Subsystem_Type = EPS_SUBSYSTEM_TYPE;
 80028d2:	231e      	movs	r3, #30
 80028d4:	f887 306c 	strb.w	r3, [r7, #108]	; 0x6c
                    outgoingPacket.Command = 0x10; //Enable/Disable Response
 80028d8:	2310      	movs	r3, #16
 80028da:	f887 306d 	strb.w	r3, [r7, #109]	; 0x6d
                    outgoingPacket.Data_Length = 0x01;
 80028de:	2301      	movs	r3, #1
 80028e0:	f887 306e 	strb.w	r3, [r7, #110]	; 0x6e
                    outgoingPacket.Data = (uint8_t*) malloc(sizeof(uint8_t));
 80028e4:	2001      	movs	r0, #1
 80028e6:	f009 fde5 	bl	800c4b4 <malloc>
 80028ea:	4603      	mov	r3, r0
 80028ec:	673b      	str	r3, [r7, #112]	; 0x70
                    if(validateCySatChecksum(packet)==0){
 80028ee:	1d3b      	adds	r3, r7, #4
 80028f0:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80028f4:	f7fe fbad 	bl	8001052 <validateCySatChecksum>
 80028f8:	4603      	mov	r3, r0
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d103      	bne.n	8002906 <handleCySatPacket+0xae6>
                        outgoingPacket.Data[0] = 0;
 80028fe:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002900:	2200      	movs	r2, #0
 8002902:	701a      	strb	r2, [r3, #0]
 8002904:	e15e      	b.n	8002bc4 <handleCySatPacket+0xda4>
                    }
                    else{
                        switch(packet.Data[0]){
 8002906:	68bb      	ldr	r3, [r7, #8]
 8002908:	781b      	ldrb	r3, [r3, #0]
 800290a:	3b01      	subs	r3, #1
 800290c:	2b0e      	cmp	r3, #14
 800290e:	f200 8159 	bhi.w	8002bc4 <handleCySatPacket+0xda4>
 8002912:	a201      	add	r2, pc, #4	; (adr r2, 8002918 <handleCySatPacket+0xaf8>)
 8002914:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002918:	08002955 	.word	0x08002955
 800291c:	08002bc5 	.word	0x08002bc5
 8002920:	08002bc5 	.word	0x08002bc5
 8002924:	08002989 	.word	0x08002989
 8002928:	08002bc5 	.word	0x08002bc5
 800292c:	080029bd 	.word	0x080029bd
 8002930:	080029f1 	.word	0x080029f1
 8002934:	08002a25 	.word	0x08002a25
 8002938:	08002a59 	.word	0x08002a59
 800293c:	08002a8d 	.word	0x08002a8d
 8002940:	08002ac1 	.word	0x08002ac1
 8002944:	08002af5 	.word	0x08002af5
 8002948:	08002b29 	.word	0x08002b29
 800294c:	08002b5d 	.word	0x08002b5d
 8002950:	08002b91 	.word	0x08002b91
                            case 0x01:{ //Enable/Disable Battery BUS
                                if(packet.Data[1] == 0){
 8002954:	68bb      	ldr	r3, [r7, #8]
 8002956:	3301      	adds	r3, #1
 8002958:	781b      	ldrb	r3, [r3, #0]
 800295a:	2b00      	cmp	r3, #0
 800295c:	d105      	bne.n	800296a <handleCySatPacket+0xb4a>
                                    outgoingPacket.Data[0] = disable_EPS_Vbatt_Bus();
 800295e:	6f3c      	ldr	r4, [r7, #112]	; 0x70
 8002960:	f7ff f8bf 	bl	8001ae2 <disable_EPS_Vbatt_Bus>
 8002964:	4603      	mov	r3, r0
 8002966:	7023      	strb	r3, [r4, #0]
                                    outgoingPacket.Data[0] = enable_EPS_Vbatt_Bus();
                                }
                                else{
                                    outgoingPacket.Data[0] = 0x00;
                                }
                                break;
 8002968:	e12c      	b.n	8002bc4 <handleCySatPacket+0xda4>
                                else if(packet.Data[1] == 1){
 800296a:	68bb      	ldr	r3, [r7, #8]
 800296c:	3301      	adds	r3, #1
 800296e:	781b      	ldrb	r3, [r3, #0]
 8002970:	2b01      	cmp	r3, #1
 8002972:	d105      	bne.n	8002980 <handleCySatPacket+0xb60>
                                    outgoingPacket.Data[0] = enable_EPS_Vbatt_Bus();
 8002974:	6f3c      	ldr	r4, [r7, #112]	; 0x70
 8002976:	f7ff f8ab 	bl	8001ad0 <enable_EPS_Vbatt_Bus>
 800297a:	4603      	mov	r3, r0
 800297c:	7023      	strb	r3, [r4, #0]
                                break;
 800297e:	e121      	b.n	8002bc4 <handleCySatPacket+0xda4>
                                    outgoingPacket.Data[0] = 0x00;
 8002980:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002982:	2200      	movs	r2, #0
 8002984:	701a      	strb	r2, [r3, #0]
                                break;
 8002986:	e11d      	b.n	8002bc4 <handleCySatPacket+0xda4>
                            }
                            case 0x04:{ //Enable/Disable 5v BUS
                                if(packet.Data[1] == 0){
 8002988:	68bb      	ldr	r3, [r7, #8]
 800298a:	3301      	adds	r3, #1
 800298c:	781b      	ldrb	r3, [r3, #0]
 800298e:	2b00      	cmp	r3, #0
 8002990:	d105      	bne.n	800299e <handleCySatPacket+0xb7e>
                                    outgoingPacket.Data[0] = disable_EPS_5v_Bus();
 8002992:	6f3c      	ldr	r4, [r7, #112]	; 0x70
 8002994:	f7ff f8b7 	bl	8001b06 <disable_EPS_5v_Bus>
 8002998:	4603      	mov	r3, r0
 800299a:	7023      	strb	r3, [r4, #0]
                                    outgoingPacket.Data[0] = enable_EPS_5v_Bus();
                                }
                                else{
                                    outgoingPacket.Data[0] = 0x00;
                                }
                                break;
 800299c:	e112      	b.n	8002bc4 <handleCySatPacket+0xda4>
                                else if(packet.Data[1] == 1){
 800299e:	68bb      	ldr	r3, [r7, #8]
 80029a0:	3301      	adds	r3, #1
 80029a2:	781b      	ldrb	r3, [r3, #0]
 80029a4:	2b01      	cmp	r3, #1
 80029a6:	d105      	bne.n	80029b4 <handleCySatPacket+0xb94>
                                    outgoingPacket.Data[0] = enable_EPS_5v_Bus();
 80029a8:	6f3c      	ldr	r4, [r7, #112]	; 0x70
 80029aa:	f7ff f8a3 	bl	8001af4 <enable_EPS_5v_Bus>
 80029ae:	4603      	mov	r3, r0
 80029b0:	7023      	strb	r3, [r4, #0]
                                break;
 80029b2:	e107      	b.n	8002bc4 <handleCySatPacket+0xda4>
                                    outgoingPacket.Data[0] = 0x00;
 80029b4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80029b6:	2200      	movs	r2, #0
 80029b8:	701a      	strb	r2, [r3, #0]
                                break;
 80029ba:	e103      	b.n	8002bc4 <handleCySatPacket+0xda4>
                            }
                            case 0x06:{ //Enable/Disable Fast/Slow Battery Charge 1
                                if(packet.Data[1] == 0){
 80029bc:	68bb      	ldr	r3, [r7, #8]
 80029be:	3301      	adds	r3, #1
 80029c0:	781b      	ldrb	r3, [r3, #0]
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d105      	bne.n	80029d2 <handleCySatPacket+0xbb2>
                                    outgoingPacket.Data[0] = disable_EPS_Fast_Charge1();
 80029c6:	6f3c      	ldr	r4, [r7, #112]	; 0x70
 80029c8:	f7ff f8af 	bl	8001b2a <disable_EPS_Fast_Charge1>
 80029cc:	4603      	mov	r3, r0
 80029ce:	7023      	strb	r3, [r4, #0]
                                    outgoingPacket.Data[0] = enable_EPS_Fast_Charge1();
                                }
                                else{
                                    outgoingPacket.Data[0] = 0x00;
                                }
                                break;
 80029d0:	e0f8      	b.n	8002bc4 <handleCySatPacket+0xda4>
                                else if(packet.Data[1] == 1){
 80029d2:	68bb      	ldr	r3, [r7, #8]
 80029d4:	3301      	adds	r3, #1
 80029d6:	781b      	ldrb	r3, [r3, #0]
 80029d8:	2b01      	cmp	r3, #1
 80029da:	d105      	bne.n	80029e8 <handleCySatPacket+0xbc8>
                                    outgoingPacket.Data[0] = enable_EPS_Fast_Charge1();
 80029dc:	6f3c      	ldr	r4, [r7, #112]	; 0x70
 80029de:	f7ff f89b 	bl	8001b18 <enable_EPS_Fast_Charge1>
 80029e2:	4603      	mov	r3, r0
 80029e4:	7023      	strb	r3, [r4, #0]
                                break;
 80029e6:	e0ed      	b.n	8002bc4 <handleCySatPacket+0xda4>
                                    outgoingPacket.Data[0] = 0x00;
 80029e8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80029ea:	2200      	movs	r2, #0
 80029ec:	701a      	strb	r2, [r3, #0]
                                break;
 80029ee:	e0e9      	b.n	8002bc4 <handleCySatPacket+0xda4>
                            }
                            case 0x07:{ //Enable/Disable Fast/Slow Battery Charge 2
                                if(packet.Data[1] == 0){
 80029f0:	68bb      	ldr	r3, [r7, #8]
 80029f2:	3301      	adds	r3, #1
 80029f4:	781b      	ldrb	r3, [r3, #0]
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d105      	bne.n	8002a06 <handleCySatPacket+0xbe6>
                                    outgoingPacket.Data[0] = disable_EPS_Fast_Charge2();
 80029fa:	6f3c      	ldr	r4, [r7, #112]	; 0x70
 80029fc:	f7ff f8a7 	bl	8001b4e <disable_EPS_Fast_Charge2>
 8002a00:	4603      	mov	r3, r0
 8002a02:	7023      	strb	r3, [r4, #0]
                                    outgoingPacket.Data[0] = enable_EPS_Fast_Charge2();
                                }
                                else{
                                    outgoingPacket.Data[0] = 0x00;
                                }
                                break;
 8002a04:	e0de      	b.n	8002bc4 <handleCySatPacket+0xda4>
                                else if(packet.Data[1] == 1){
 8002a06:	68bb      	ldr	r3, [r7, #8]
 8002a08:	3301      	adds	r3, #1
 8002a0a:	781b      	ldrb	r3, [r3, #0]
 8002a0c:	2b01      	cmp	r3, #1
 8002a0e:	d105      	bne.n	8002a1c <handleCySatPacket+0xbfc>
                                    outgoingPacket.Data[0] = enable_EPS_Fast_Charge2();
 8002a10:	6f3c      	ldr	r4, [r7, #112]	; 0x70
 8002a12:	f7ff f893 	bl	8001b3c <enable_EPS_Fast_Charge2>
 8002a16:	4603      	mov	r3, r0
 8002a18:	7023      	strb	r3, [r4, #0]
                                break;
 8002a1a:	e0d3      	b.n	8002bc4 <handleCySatPacket+0xda4>
                                    outgoingPacket.Data[0] = 0x00;
 8002a1c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002a1e:	2200      	movs	r2, #0
 8002a20:	701a      	strb	r2, [r3, #0]
                                break;
 8002a22:	e0cf      	b.n	8002bc4 <handleCySatPacket+0xda4>
                            }
                            case 0x08:{ //Enable/Disable Out1/Boost Board
                                if(packet.Data[1] == 0){
 8002a24:	68bb      	ldr	r3, [r7, #8]
 8002a26:	3301      	adds	r3, #1
 8002a28:	781b      	ldrb	r3, [r3, #0]
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d105      	bne.n	8002a3a <handleCySatPacket+0xc1a>
                                    outgoingPacket.Data[0] = disable_Boost_Board();
 8002a2e:	6f3c      	ldr	r4, [r7, #112]	; 0x70
 8002a30:	f7ff f89f 	bl	8001b72 <disable_Boost_Board>
 8002a34:	4603      	mov	r3, r0
 8002a36:	7023      	strb	r3, [r4, #0]
                                    outgoingPacket.Data[0] = enable_Boost_Board();
                                }
                                else{
                                    outgoingPacket.Data[0] = 0x00;
                                }
                                break;
 8002a38:	e0c4      	b.n	8002bc4 <handleCySatPacket+0xda4>
                                else if(packet.Data[1] == 1){
 8002a3a:	68bb      	ldr	r3, [r7, #8]
 8002a3c:	3301      	adds	r3, #1
 8002a3e:	781b      	ldrb	r3, [r3, #0]
 8002a40:	2b01      	cmp	r3, #1
 8002a42:	d105      	bne.n	8002a50 <handleCySatPacket+0xc30>
                                    outgoingPacket.Data[0] = enable_Boost_Board();
 8002a44:	6f3c      	ldr	r4, [r7, #112]	; 0x70
 8002a46:	f7ff f88b 	bl	8001b60 <enable_Boost_Board>
 8002a4a:	4603      	mov	r3, r0
 8002a4c:	7023      	strb	r3, [r4, #0]
                                break;
 8002a4e:	e0b9      	b.n	8002bc4 <handleCySatPacket+0xda4>
                                    outgoingPacket.Data[0] = 0x00;
 8002a50:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002a52:	2200      	movs	r2, #0
 8002a54:	701a      	strb	r2, [r3, #0]
                                break;
 8002a56:	e0b5      	b.n	8002bc4 <handleCySatPacket+0xda4>
                            }
                            case 0x09:{ //Enable/Disable Out2
                                if(packet.Data[1] == 0){
 8002a58:	68bb      	ldr	r3, [r7, #8]
 8002a5a:	3301      	adds	r3, #1
 8002a5c:	781b      	ldrb	r3, [r3, #0]
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d105      	bne.n	8002a6e <handleCySatPacket+0xc4e>
                                    outgoingPacket.Data[0] = disable_Payload();
 8002a62:	6f3c      	ldr	r4, [r7, #112]	; 0x70
 8002a64:	f7ff f897 	bl	8001b96 <disable_Payload>
 8002a68:	4603      	mov	r3, r0
 8002a6a:	7023      	strb	r3, [r4, #0]
                                    outgoingPacket.Data[0] = enable_Payload();
                                }
                                else{
                                    outgoingPacket.Data[0] = 0x00;
                                }
                                break;
 8002a6c:	e0aa      	b.n	8002bc4 <handleCySatPacket+0xda4>
                                else if(packet.Data[1] == 1){
 8002a6e:	68bb      	ldr	r3, [r7, #8]
 8002a70:	3301      	adds	r3, #1
 8002a72:	781b      	ldrb	r3, [r3, #0]
 8002a74:	2b01      	cmp	r3, #1
 8002a76:	d105      	bne.n	8002a84 <handleCySatPacket+0xc64>
                                    outgoingPacket.Data[0] = enable_Payload();
 8002a78:	6f3c      	ldr	r4, [r7, #112]	; 0x70
 8002a7a:	f7ff f883 	bl	8001b84 <enable_Payload>
 8002a7e:	4603      	mov	r3, r0
 8002a80:	7023      	strb	r3, [r4, #0]
                                break;
 8002a82:	e09f      	b.n	8002bc4 <handleCySatPacket+0xda4>
                                    outgoingPacket.Data[0] = 0x00;
 8002a84:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002a86:	2200      	movs	r2, #0
 8002a88:	701a      	strb	r2, [r3, #0]
                                break;
 8002a8a:	e09b      	b.n	8002bc4 <handleCySatPacket+0xda4>
                            }
                            case 0x0A:{ //Enable/Disable Out3
                                if(packet.Data[1] == 0){
 8002a8c:	68bb      	ldr	r3, [r7, #8]
 8002a8e:	3301      	adds	r3, #1
 8002a90:	781b      	ldrb	r3, [r3, #0]
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d105      	bne.n	8002aa2 <handleCySatPacket+0xc82>
                                    outgoingPacket.Data[0] = disable_EPS_Output_3();
 8002a96:	6f3c      	ldr	r4, [r7, #112]	; 0x70
 8002a98:	f7ff f88f 	bl	8001bba <disable_EPS_Output_3>
 8002a9c:	4603      	mov	r3, r0
 8002a9e:	7023      	strb	r3, [r4, #0]
                                    outgoingPacket.Data[0] = enable_EPS_Output_3();
                                }
                                else{
                                    outgoingPacket.Data[0] = 0x00;
                                }
                                break;
 8002aa0:	e090      	b.n	8002bc4 <handleCySatPacket+0xda4>
                                else if(packet.Data[1] == 1){
 8002aa2:	68bb      	ldr	r3, [r7, #8]
 8002aa4:	3301      	adds	r3, #1
 8002aa6:	781b      	ldrb	r3, [r3, #0]
 8002aa8:	2b01      	cmp	r3, #1
 8002aaa:	d105      	bne.n	8002ab8 <handleCySatPacket+0xc98>
                                    outgoingPacket.Data[0] = enable_EPS_Output_3();
 8002aac:	6f3c      	ldr	r4, [r7, #112]	; 0x70
 8002aae:	f7ff f87b 	bl	8001ba8 <enable_EPS_Output_3>
 8002ab2:	4603      	mov	r3, r0
 8002ab4:	7023      	strb	r3, [r4, #0]
                                break;
 8002ab6:	e085      	b.n	8002bc4 <handleCySatPacket+0xda4>
                                    outgoingPacket.Data[0] = 0x00;
 8002ab8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002aba:	2200      	movs	r2, #0
 8002abc:	701a      	strb	r2, [r3, #0]
                                break;
 8002abe:	e081      	b.n	8002bc4 <handleCySatPacket+0xda4>
                            }
                            case 0x0B:{ //Enable/Disable Out5/UHF
                                if(packet.Data[1] == 0){
 8002ac0:	68bb      	ldr	r3, [r7, #8]
 8002ac2:	3301      	adds	r3, #1
 8002ac4:	781b      	ldrb	r3, [r3, #0]
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d105      	bne.n	8002ad6 <handleCySatPacket+0xcb6>
                                    outgoingPacket.Data[0] = disable_UHF();
 8002aca:	6f3c      	ldr	r4, [r7, #112]	; 0x70
 8002acc:	f7ff f887 	bl	8001bde <disable_UHF>
 8002ad0:	4603      	mov	r3, r0
 8002ad2:	7023      	strb	r3, [r4, #0]
                                    outgoingPacket.Data[0] = enable_UHF();
                                }
                                else{
                                    outgoingPacket.Data[0] = 0x00;
                                }
                                break;
 8002ad4:	e076      	b.n	8002bc4 <handleCySatPacket+0xda4>
                                else if(packet.Data[1] == 1){
 8002ad6:	68bb      	ldr	r3, [r7, #8]
 8002ad8:	3301      	adds	r3, #1
 8002ada:	781b      	ldrb	r3, [r3, #0]
 8002adc:	2b01      	cmp	r3, #1
 8002ade:	d105      	bne.n	8002aec <handleCySatPacket+0xccc>
                                    outgoingPacket.Data[0] = enable_UHF();
 8002ae0:	6f3c      	ldr	r4, [r7, #112]	; 0x70
 8002ae2:	f7ff f873 	bl	8001bcc <enable_UHF>
 8002ae6:	4603      	mov	r3, r0
 8002ae8:	7023      	strb	r3, [r4, #0]
                                break;
 8002aea:	e06b      	b.n	8002bc4 <handleCySatPacket+0xda4>
                                    outgoingPacket.Data[0] = 0x00;
 8002aec:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002aee:	2200      	movs	r2, #0
 8002af0:	701a      	strb	r2, [r3, #0]
                                break;
 8002af2:	e067      	b.n	8002bc4 <handleCySatPacket+0xda4>
                            }
                            case 0x0C:{ //Enable/Disable Out6
                                if(packet.Data[1] == 0){
 8002af4:	68bb      	ldr	r3, [r7, #8]
 8002af6:	3301      	adds	r3, #1
 8002af8:	781b      	ldrb	r3, [r3, #0]
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d105      	bne.n	8002b0a <handleCySatPacket+0xcea>
                                    outgoingPacket.Data[0] = disable_EPS_Output_6();
 8002afe:	6f3c      	ldr	r4, [r7, #112]	; 0x70
 8002b00:	f7ff f87f 	bl	8001c02 <disable_EPS_Output_6>
 8002b04:	4603      	mov	r3, r0
 8002b06:	7023      	strb	r3, [r4, #0]
                                    outgoingPacket.Data[0] = enable_EPS_Output_6();
                                }
                                else{
                                    outgoingPacket.Data[0] = 0x00;
                                }
                                break;
 8002b08:	e05c      	b.n	8002bc4 <handleCySatPacket+0xda4>
                                else if(packet.Data[1] == 1){
 8002b0a:	68bb      	ldr	r3, [r7, #8]
 8002b0c:	3301      	adds	r3, #1
 8002b0e:	781b      	ldrb	r3, [r3, #0]
 8002b10:	2b01      	cmp	r3, #1
 8002b12:	d105      	bne.n	8002b20 <handleCySatPacket+0xd00>
                                    outgoingPacket.Data[0] = enable_EPS_Output_6();
 8002b14:	6f3c      	ldr	r4, [r7, #112]	; 0x70
 8002b16:	f7ff f86b 	bl	8001bf0 <enable_EPS_Output_6>
 8002b1a:	4603      	mov	r3, r0
 8002b1c:	7023      	strb	r3, [r4, #0]
                                break;
 8002b1e:	e051      	b.n	8002bc4 <handleCySatPacket+0xda4>
                                    outgoingPacket.Data[0] = 0x00;
 8002b20:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002b22:	2200      	movs	r2, #0
 8002b24:	701a      	strb	r2, [r3, #0]
                                break;
 8002b26:	e04d      	b.n	8002bc4 <handleCySatPacket+0xda4>
                            }
                            case 0x0D:{ //Enable/Disable Heater 1
                                if(packet.Data[1] == 0){
 8002b28:	68bb      	ldr	r3, [r7, #8]
 8002b2a:	3301      	adds	r3, #1
 8002b2c:	781b      	ldrb	r3, [r3, #0]
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d105      	bne.n	8002b3e <handleCySatPacket+0xd1e>
                                    outgoingPacket.Data[0] = disable_EPS_Batt_Heater_1();
 8002b32:	6f3c      	ldr	r4, [r7, #112]	; 0x70
 8002b34:	f7ff f877 	bl	8001c26 <disable_EPS_Batt_Heater_1>
 8002b38:	4603      	mov	r3, r0
 8002b3a:	7023      	strb	r3, [r4, #0]
                                    outgoingPacket.Data[0] = enable_EPS_Batt_Heater_1();
                                }
                                else{
                                    outgoingPacket.Data[0] = 0x00;
                                }
                                break;
 8002b3c:	e042      	b.n	8002bc4 <handleCySatPacket+0xda4>
                                else if(packet.Data[1] == 1){
 8002b3e:	68bb      	ldr	r3, [r7, #8]
 8002b40:	3301      	adds	r3, #1
 8002b42:	781b      	ldrb	r3, [r3, #0]
 8002b44:	2b01      	cmp	r3, #1
 8002b46:	d105      	bne.n	8002b54 <handleCySatPacket+0xd34>
                                    outgoingPacket.Data[0] = enable_EPS_Batt_Heater_1();
 8002b48:	6f3c      	ldr	r4, [r7, #112]	; 0x70
 8002b4a:	f7ff f863 	bl	8001c14 <enable_EPS_Batt_Heater_1>
 8002b4e:	4603      	mov	r3, r0
 8002b50:	7023      	strb	r3, [r4, #0]
                                break;
 8002b52:	e037      	b.n	8002bc4 <handleCySatPacket+0xda4>
                                    outgoingPacket.Data[0] = 0x00;
 8002b54:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002b56:	2200      	movs	r2, #0
 8002b58:	701a      	strb	r2, [r3, #0]
                                break;
 8002b5a:	e033      	b.n	8002bc4 <handleCySatPacket+0xda4>
                            }
                            case 0x0E:{ //Enable/Disable Heater 2
                                if(packet.Data[1] == 0){
 8002b5c:	68bb      	ldr	r3, [r7, #8]
 8002b5e:	3301      	adds	r3, #1
 8002b60:	781b      	ldrb	r3, [r3, #0]
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d105      	bne.n	8002b72 <handleCySatPacket+0xd52>
                                    outgoingPacket.Data[0] = disable_EPS_Batt_Heater_2();
 8002b66:	6f3c      	ldr	r4, [r7, #112]	; 0x70
 8002b68:	f7ff f86f 	bl	8001c4a <disable_EPS_Batt_Heater_2>
 8002b6c:	4603      	mov	r3, r0
 8002b6e:	7023      	strb	r3, [r4, #0]
                                    outgoingPacket.Data[0] = enable_EPS_Batt_Heater_2();
                                }
                                else{
                                    outgoingPacket.Data[0] = 0x00;
                                }
                                break;
 8002b70:	e028      	b.n	8002bc4 <handleCySatPacket+0xda4>
                                else if(packet.Data[1] == 1){
 8002b72:	68bb      	ldr	r3, [r7, #8]
 8002b74:	3301      	adds	r3, #1
 8002b76:	781b      	ldrb	r3, [r3, #0]
 8002b78:	2b01      	cmp	r3, #1
 8002b7a:	d105      	bne.n	8002b88 <handleCySatPacket+0xd68>
                                    outgoingPacket.Data[0] = enable_EPS_Batt_Heater_2();
 8002b7c:	6f3c      	ldr	r4, [r7, #112]	; 0x70
 8002b7e:	f7ff f85b 	bl	8001c38 <enable_EPS_Batt_Heater_2>
 8002b82:	4603      	mov	r3, r0
 8002b84:	7023      	strb	r3, [r4, #0]
                                break;
 8002b86:	e01d      	b.n	8002bc4 <handleCySatPacket+0xda4>
                                    outgoingPacket.Data[0] = 0x00;
 8002b88:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002b8a:	2200      	movs	r2, #0
 8002b8c:	701a      	strb	r2, [r3, #0]
                                break;
 8002b8e:	e019      	b.n	8002bc4 <handleCySatPacket+0xda4>
                            }
                            case 0x0F:{ //Enable/Disable Heater 3
                                if(packet.Data[1] == 0){
 8002b90:	68bb      	ldr	r3, [r7, #8]
 8002b92:	3301      	adds	r3, #1
 8002b94:	781b      	ldrb	r3, [r3, #0]
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d105      	bne.n	8002ba6 <handleCySatPacket+0xd86>
                                    outgoingPacket.Data[0] = disable_EPS_Batt_Heater_3();
 8002b9a:	6f3c      	ldr	r4, [r7, #112]	; 0x70
 8002b9c:	f7ff f867 	bl	8001c6e <disable_EPS_Batt_Heater_3>
 8002ba0:	4603      	mov	r3, r0
 8002ba2:	7023      	strb	r3, [r4, #0]
                                    outgoingPacket.Data[0] = enable_EPS_Batt_Heater_3();
                                }
                                else{
                                    outgoingPacket.Data[0] = 0x00;
                                }
                                break;
 8002ba4:	e00d      	b.n	8002bc2 <handleCySatPacket+0xda2>
                                else if(packet.Data[1] == 1){
 8002ba6:	68bb      	ldr	r3, [r7, #8]
 8002ba8:	3301      	adds	r3, #1
 8002baa:	781b      	ldrb	r3, [r3, #0]
 8002bac:	2b01      	cmp	r3, #1
 8002bae:	d105      	bne.n	8002bbc <handleCySatPacket+0xd9c>
                                    outgoingPacket.Data[0] = enable_EPS_Batt_Heater_3();
 8002bb0:	6f3c      	ldr	r4, [r7, #112]	; 0x70
 8002bb2:	f7ff f853 	bl	8001c5c <enable_EPS_Batt_Heater_3>
 8002bb6:	4603      	mov	r3, r0
 8002bb8:	7023      	strb	r3, [r4, #0]
                                break;
 8002bba:	e002      	b.n	8002bc2 <handleCySatPacket+0xda2>
                                    outgoingPacket.Data[0] = 0x00;
 8002bbc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002bbe:	2200      	movs	r2, #0
 8002bc0:	701a      	strb	r2, [r3, #0]
                                break;
 8002bc2:	bf00      	nop
                            }
                        }
                    }
                    outgoingPacket.Checksum = generateCySatChecksum(outgoingPacket);
 8002bc4:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8002bc8:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002bcc:	f7fe fa0c 	bl	8000fe8 <generateCySatChecksum>
 8002bd0:	4603      	mov	r3, r0
 8002bd2:	f887 3074 	strb.w	r3, [r7, #116]	; 0x74
                    status = sendCySatPacket(outgoingPacket);
 8002bd6:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8002bda:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002bde:	f7fe f983 	bl	8000ee8 <sendCySatPacket>
 8002be2:	4603      	mov	r3, r0
 8002be4:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
                    free(outgoingPacket.Data);
 8002be8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002bea:	4618      	mov	r0, r3
 8002bec:	f009 fc6a 	bl	800c4c4 <free>
                    return status; //send the response
 8002bf0:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 8002bf4:	e008      	b.n	8002c08 <handleCySatPacket+0xde8>
        case EOL_SUBSYSTEM_TYPE: //End of Life

            break;

        default:
            return -1;
 8002bf6:	f04f 33ff 	mov.w	r3, #4294967295
 8002bfa:	e005      	b.n	8002c08 <handleCySatPacket+0xde8>
            break;
 8002bfc:	bf00      	nop
 8002bfe:	e002      	b.n	8002c06 <handleCySatPacket+0xde6>
            break;
 8002c00:	bf00      	nop
 8002c02:	e000      	b.n	8002c06 <handleCySatPacket+0xde6>
            break;
 8002c04:	bf00      	nop
    }

    return 0;
 8002c06:	2300      	movs	r3, #0
}
 8002c08:	4618      	mov	r0, r3
 8002c0a:	37a4      	adds	r7, #164	; 0xa4
 8002c0c:	46bd      	mov	sp, r7
 8002c0e:	bd90      	pop	{r4, r7, pc}

08002c10 <debug_printf>:

/**
  * @brief Formats and prints data out on to the debug UART line. Formatting works in standard printf fashion
  * @retval Returns the status of the HAL UART transmission
  */
HAL_StatusTypeDef debug_printf(char* format, ...){
 8002c10:	b40f      	push	{r0, r1, r2, r3}
 8002c12:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002c16:	b088      	sub	sp, #32
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	466b      	mov	r3, sp
 8002c1c:	4698      	mov	r8, r3

    uint32_t bufferSize = 512;
 8002c1e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002c22:	61bb      	str	r3, [r7, #24]
    uint8_t formatBuffer[bufferSize];
 8002c24:	69be      	ldr	r6, [r7, #24]
 8002c26:	4633      	mov	r3, r6
 8002c28:	3b01      	subs	r3, #1
 8002c2a:	617b      	str	r3, [r7, #20]
 8002c2c:	2300      	movs	r3, #0
 8002c2e:	4634      	mov	r4, r6
 8002c30:	461d      	mov	r5, r3
 8002c32:	f04f 0200 	mov.w	r2, #0
 8002c36:	f04f 0300 	mov.w	r3, #0
 8002c3a:	00eb      	lsls	r3, r5, #3
 8002c3c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002c40:	00e2      	lsls	r2, r4, #3
 8002c42:	2300      	movs	r3, #0
 8002c44:	4630      	mov	r0, r6
 8002c46:	4619      	mov	r1, r3
 8002c48:	f04f 0200 	mov.w	r2, #0
 8002c4c:	f04f 0300 	mov.w	r3, #0
 8002c50:	00cb      	lsls	r3, r1, #3
 8002c52:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8002c56:	00c2      	lsls	r2, r0, #3
 8002c58:	1df3      	adds	r3, r6, #7
 8002c5a:	08db      	lsrs	r3, r3, #3
 8002c5c:	00db      	lsls	r3, r3, #3
 8002c5e:	ebad 0d03 	sub.w	sp, sp, r3
 8002c62:	466b      	mov	r3, sp
 8002c64:	3300      	adds	r3, #0
 8002c66:	613b      	str	r3, [r7, #16]

    va_list args;
    va_start(args, format);
 8002c68:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002c6c:	60bb      	str	r3, [r7, #8]
    int len = vsnprintf(formatBuffer, bufferSize, format, args); //warning due to use of uint8_t instead of int8_t
 8002c6e:	68bb      	ldr	r3, [r7, #8]
 8002c70:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002c72:	69b9      	ldr	r1, [r7, #24]
 8002c74:	6938      	ldr	r0, [r7, #16]
 8002c76:	f00a f9c9 	bl	800d00c <vsniprintf>
 8002c7a:	60f8      	str	r0, [r7, #12]
    va_end(args);

    HAL_StatusTypeDef status = HAL_ERROR;
 8002c7c:	2301      	movs	r3, #1
 8002c7e:	77fb      	strb	r3, [r7, #31]
    if (len > 0) {
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	dd1b      	ble.n	8002cbe <debug_printf+0xae>
        status = HAL_UART_Transmit(&huart6, formatBuffer, len, 1000);
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	b29a      	uxth	r2, r3
 8002c8a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002c8e:	6939      	ldr	r1, [r7, #16]
 8002c90:	4810      	ldr	r0, [pc, #64]	; (8002cd4 <debug_printf+0xc4>)
 8002c92:	f004 fa56 	bl	8007142 <HAL_UART_Transmit>
 8002c96:	4603      	mov	r3, r0
 8002c98:	77fb      	strb	r3, [r7, #31]
        uint8_t crlf[] = "\r\n";
 8002c9a:	4a0f      	ldr	r2, [pc, #60]	; (8002cd8 <debug_printf+0xc8>)
 8002c9c:	1d3b      	adds	r3, r7, #4
 8002c9e:	6812      	ldr	r2, [r2, #0]
 8002ca0:	4611      	mov	r1, r2
 8002ca2:	8019      	strh	r1, [r3, #0]
 8002ca4:	3302      	adds	r3, #2
 8002ca6:	0c12      	lsrs	r2, r2, #16
 8002ca8:	701a      	strb	r2, [r3, #0]
        status = HAL_UART_Transmit(&huart6, crlf, 2, 1000); //sends a carrige return and a line feed to UART (meant for putty/windows)
 8002caa:	1d39      	adds	r1, r7, #4
 8002cac:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002cb0:	2202      	movs	r2, #2
 8002cb2:	4808      	ldr	r0, [pc, #32]	; (8002cd4 <debug_printf+0xc4>)
 8002cb4:	f004 fa45 	bl	8007142 <HAL_UART_Transmit>
 8002cb8:	4603      	mov	r3, r0
 8002cba:	77fb      	strb	r3, [r7, #31]
 8002cbc:	e001      	b.n	8002cc2 <debug_printf+0xb2>
    }
    else{
        status = HAL_ERROR;
 8002cbe:	2301      	movs	r3, #1
 8002cc0:	77fb      	strb	r3, [r7, #31]
    }

    return status;
 8002cc2:	7ffb      	ldrb	r3, [r7, #31]
 8002cc4:	46c5      	mov	sp, r8
}
 8002cc6:	4618      	mov	r0, r3
 8002cc8:	3720      	adds	r7, #32
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002cd0:	b004      	add	sp, #16
 8002cd2:	4770      	bx	lr
 8002cd4:	200006f4 	.word	0x200006f4
 8002cd8:	0800f3f8 	.word	0x0800f3f8

08002cdc <FloatToUnsigned16bits>:
  * @brief Converts a float into a uint16_t
  * @param bytes: an array of bytes the same size as a float in bytes
  * @param float_value: the float value to convert into a uint16_t
  * @retval The 16 bit unsigned integer
  */
uint16_t FloatToUnsigned16bits(float float_value){
 8002cdc:	b480      	push	{r7}
 8002cde:	b085      	sub	sp, #20
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	ed87 0a01 	vstr	s0, [r7, #4]
    uint32_t x = *((uint32_t*)&float_value);
 8002ce6:	1d3b      	adds	r3, r7, #4
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	60fb      	str	r3, [r7, #12]
    return ((x>>16)&0x8000)|((((x&0x7f800000)-0x38000000)>>13)&0x7c00)|((x>>13)&0x03ff);
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	0c1b      	lsrs	r3, r3, #16
 8002cf0:	b29b      	uxth	r3, r3
 8002cf2:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8002cf6:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8002cfa:	b29a      	uxth	r2, r3
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	f003 43ff 	and.w	r3, r3, #2139095040	; 0x7f800000
 8002d02:	f103 4348 	add.w	r3, r3, #3355443200	; 0xc8000000
 8002d06:	0b5b      	lsrs	r3, r3, #13
 8002d08:	b29b      	uxth	r3, r3
 8002d0a:	f403 43f8 	and.w	r3, r3, #31744	; 0x7c00
 8002d0e:	b29b      	uxth	r3, r3
 8002d10:	4313      	orrs	r3, r2
 8002d12:	b29a      	uxth	r2, r3
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	0b5b      	lsrs	r3, r3, #13
 8002d18:	b29b      	uxth	r3, r3
 8002d1a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002d1e:	b29b      	uxth	r3, r3
 8002d20:	4313      	orrs	r3, r2
 8002d22:	b29b      	uxth	r3, r3
}
 8002d24:	4618      	mov	r0, r3
 8002d26:	3714      	adds	r7, #20
 8002d28:	46bd      	mov	sp, r7
 8002d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d2e:	4770      	bx	lr

08002d30 <main>:
    disable_EPS_Batt_Heater_3();
}


int main(void)
{
 8002d30:	b5b0      	push	{r4, r5, r7, lr}
 8002d32:	b09a      	sub	sp, #104	; 0x68
 8002d34:	af00      	add	r7, sp, #0
      //SCB->VTOR = APPL_ADDRESS;

    /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
    HAL_Init();
 8002d36:	f000 f8f9 	bl	8002f2c <HAL_Init>

    /* Configure the system clock */
    SystemClock_Config();
 8002d3a:	f005 fd45 	bl	80087c8 <SystemClock_Config>

    /* Initialize all configured peripherals */
    MX_GPIO_Init();
 8002d3e:	f005 fdc5 	bl	80088cc <MX_GPIO_Init>
    MX_I2C1_Init();
 8002d42:	f005 ff5f 	bl	8008c04 <MX_I2C1_Init>
    MX_USART1_UART_Init();
 8002d46:	f005 ffd5 	bl	8008cf4 <MX_USART1_UART_Init>
    MX_UART4_Init();
 8002d4a:	f005 ffa9 	bl	8008ca0 <MX_UART4_Init>
    MX_USART6_UART_Init();
 8002d4e:	f005 fffb 	bl	8008d48 <MX_USART6_UART_Init>
    MX_SDIO_SD_Init();
 8002d52:	f005 ff85 	bl	8008c60 <MX_SDIO_SD_Init>
    MX_FATFS_Init();
 8002d56:	f006 f8fd 	bl	8008f54 <MX_FATFS_Init>


    osMutexDef(EPS_I2C_Mutex);
 8002d5a:	2300      	movs	r3, #0
 8002d5c:	667b      	str	r3, [r7, #100]	; 0x64
    EPS_I2C_Mutex = osMutexCreate(osMutex(EPS_I2C_Mutex));
 8002d5e:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8002d62:	4618      	mov	r0, r3
 8002d64:	f006 fdc3 	bl	80098ee <osMutexCreate>
 8002d68:	4603      	mov	r3, r0
 8002d6a:	4a36      	ldr	r2, [pc, #216]	; (8002e44 <main+0x114>)
 8002d6c:	6013      	str	r3, [r2, #0]
    osMutexDef(UART_Mutex);
 8002d6e:	2300      	movs	r3, #0
 8002d70:	663b      	str	r3, [r7, #96]	; 0x60
    UART_Mutex = osMutexCreate(osMutex(UART_Mutex));
 8002d72:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8002d76:	4618      	mov	r0, r3
 8002d78:	f006 fdb9 	bl	80098ee <osMutexCreate>
 8002d7c:	4603      	mov	r3, r0
 8002d7e:	4a32      	ldr	r2, [pc, #200]	; (8002e48 <main+0x118>)
 8002d80:	6013      	str	r3, [r2, #0]
    osMutexDef(Num_I2C_Errors_Mutex);
 8002d82:	2300      	movs	r3, #0
 8002d84:	65fb      	str	r3, [r7, #92]	; 0x5c
    Num_I2C_Errors_Mutex = osMutexCreate(osMutex(Num_I2C_Errors_Mutex));
 8002d86:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8002d8a:	4618      	mov	r0, r3
 8002d8c:	f006 fdaf 	bl	80098ee <osMutexCreate>
 8002d90:	4603      	mov	r3, r0
 8002d92:	4a2e      	ldr	r2, [pc, #184]	; (8002e4c <main+0x11c>)
 8002d94:	6013      	str	r3, [r2, #0]
    osMutexDef(Battery_Capacity_Mutex);
 8002d96:	2300      	movs	r3, #0
 8002d98:	65bb      	str	r3, [r7, #88]	; 0x58
    Battery_Capacity_Mutex = osMutexCreate(osMutex(Battery_Capacity_Mutex));
 8002d9a:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8002d9e:	4618      	mov	r0, r3
 8002da0:	f006 fda5 	bl	80098ee <osMutexCreate>
 8002da4:	4603      	mov	r3, r0
 8002da6:	4a2a      	ldr	r2, [pc, #168]	; (8002e50 <main+0x120>)
 8002da8:	6013      	str	r3, [r2, #0]
    osMutexDef(ADCS_Active_Mutex);
 8002daa:	2300      	movs	r3, #0
 8002dac:	657b      	str	r3, [r7, #84]	; 0x54
    ADCS_Active_Mutex = osMutexCreate(osMutex(ADCS_Active_Mutex));
 8002dae:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002db2:	4618      	mov	r0, r3
 8002db4:	f006 fd9b 	bl	80098ee <osMutexCreate>
 8002db8:	4603      	mov	r3, r0
 8002dba:	4a26      	ldr	r2, [pc, #152]	; (8002e54 <main+0x124>)
 8002dbc:	6013      	str	r3, [r2, #0]
    osMutexDef(Low_Power_Mode_Mutex);
 8002dbe:	2300      	movs	r3, #0
 8002dc0:	653b      	str	r3, [r7, #80]	; 0x50
    Low_Power_Mode_Mutex = osMutexCreate(osMutex(Low_Power_Mode_Mutex));
 8002dc2:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8002dc6:	4618      	mov	r0, r3
 8002dc8:	f006 fd91 	bl	80098ee <osMutexCreate>
 8002dcc:	4603      	mov	r3, r0
 8002dce:	4a22      	ldr	r2, [pc, #136]	; (8002e58 <main+0x128>)
 8002dd0:	6013      	str	r3, [r2, #0]

   // HAL_Delay(15000); // Delay for 15 seconds to allow ADCS to boot-up in application mode

    osThreadDef(myMainTask, Main_Task, osPriorityAboveNormal, 0, 512);
 8002dd2:	4b22      	ldr	r3, [pc, #136]	; (8002e5c <main+0x12c>)
 8002dd4:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 8002dd8:	461d      	mov	r5, r3
 8002dda:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002ddc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002dde:	682b      	ldr	r3, [r5, #0]
 8002de0:	6023      	str	r3, [r4, #0]
    osThreadCreate(osThread(myMainTask), NULL);
 8002de2:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002de6:	2100      	movs	r1, #0
 8002de8:	4618      	mov	r0, r3
 8002dea:	f006 fd45 	bl	8009878 <osThreadCreate>

    osThreadDef(myUHFTask, UHF_Task, osPriorityNormal, 0, 512);
 8002dee:	4b1c      	ldr	r3, [pc, #112]	; (8002e60 <main+0x130>)
 8002df0:	f107 0428 	add.w	r4, r7, #40	; 0x28
 8002df4:	461d      	mov	r5, r3
 8002df6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002df8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002dfa:	682b      	ldr	r3, [r5, #0]
 8002dfc:	6023      	str	r3, [r4, #0]
    osThreadCreate(osThread(myUHFTask), NULL);
 8002dfe:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002e02:	2100      	movs	r1, #0
 8002e04:	4618      	mov	r0, r3
 8002e06:	f006 fd37 	bl	8009878 <osThreadCreate>


    osThreadDef(myADCSTask, ADCS_Task, osPriorityHigh, 0, 1024);
 8002e0a:	4b16      	ldr	r3, [pc, #88]	; (8002e64 <main+0x134>)
 8002e0c:	f107 0414 	add.w	r4, r7, #20
 8002e10:	461d      	mov	r5, r3
 8002e12:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002e14:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002e16:	682b      	ldr	r3, [r5, #0]
 8002e18:	6023      	str	r3, [r4, #0]
    osThreadCreate(osThread(myADCSTask), NULL);
 8002e1a:	f107 0314 	add.w	r3, r7, #20
 8002e1e:	2100      	movs	r1, #0
 8002e20:	4618      	mov	r0, r3
 8002e22:	f006 fd29 	bl	8009878 <osThreadCreate>

    osThreadDef(myBatteryCapacityTask, BatteryCapacity_Task, osPriorityRealtime, 0, 256);
 8002e26:	4b10      	ldr	r3, [pc, #64]	; (8002e68 <main+0x138>)
 8002e28:	463c      	mov	r4, r7
 8002e2a:	461d      	mov	r5, r3
 8002e2c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002e2e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002e30:	682b      	ldr	r3, [r5, #0]
 8002e32:	6023      	str	r3, [r4, #0]
    osThreadCreate(osThread(myBatteryCapacityTask), NULL);
 8002e34:	463b      	mov	r3, r7
 8002e36:	2100      	movs	r1, #0
 8002e38:	4618      	mov	r0, r3
 8002e3a:	f006 fd1d 	bl	8009878 <osThreadCreate>

    /* Start scheduler */
    osKernelStart();
 8002e3e:	f006 fd04 	bl	800984a <osKernelStart>

    //GroundStationRxDataLength = 4;
    //HAL_UART_Receive_IT(&huart6, (uint8_t*) &GroundStationRxBuffer, 4);

    while(1){
 8002e42:	e7fe      	b.n	8002e42 <main+0x112>
 8002e44:	20000228 	.word	0x20000228
 8002e48:	2000022c 	.word	0x2000022c
 8002e4c:	20000230 	.word	0x20000230
 8002e50:	20000234 	.word	0x20000234
 8002e54:	20000238 	.word	0x20000238
 8002e58:	2000023c 	.word	0x2000023c
 8002e5c:	0800f490 	.word	0x0800f490
 8002e60:	0800f4a4 	.word	0x0800f4a4
 8002e64:	0800f4b8 	.word	0x0800f4b8
 8002e68:	0800f4cc 	.word	0x0800f4cc

08002e6c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002e6c:	b580      	push	{r7, lr}
 8002e6e:	b082      	sub	sp, #8
 8002e70:	af00      	add	r7, sp, #0
 8002e72:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN Callback 0 */

/* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	4a04      	ldr	r2, [pc, #16]	; (8002e8c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002e7a:	4293      	cmp	r3, r2
 8002e7c:	d101      	bne.n	8002e82 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8002e7e:	f000 f877 	bl	8002f70 <HAL_IncTick>
  }
/* USER CODE BEGIN Callback 1 */

/* USER CODE END Callback 1 */
}
 8002e82:	bf00      	nop
 8002e84:	3708      	adds	r7, #8
 8002e86:	46bd      	mov	sp, r7
 8002e88:	bd80      	pop	{r7, pc}
 8002e8a:	bf00      	nop
 8002e8c:	40010000 	.word	0x40010000

08002e90 <Error_Handler>:
  * @brief  This function is executed in case of error occurrence.
  * @param  None
  * @retval None
  */
void Error_Handler(void)
{
 8002e90:	b580      	push	{r7, lr}
 8002e92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler */
  /* User can add his own implementation to report the HAL error return state */
#ifdef DEBUG_ENABLE
  while(1)
  {
      GREEN_LED_ON();
 8002e94:	4b10      	ldr	r3, [pc, #64]	; (8002ed8 <Error_Handler+0x48>)
 8002e96:	695b      	ldr	r3, [r3, #20]
 8002e98:	4a0f      	ldr	r2, [pc, #60]	; (8002ed8 <Error_Handler+0x48>)
 8002e9a:	f043 0310 	orr.w	r3, r3, #16
 8002e9e:	6153      	str	r3, [r2, #20]
      AMBER_LED_ON();
 8002ea0:	4b0d      	ldr	r3, [pc, #52]	; (8002ed8 <Error_Handler+0x48>)
 8002ea2:	695b      	ldr	r3, [r3, #20]
 8002ea4:	4a0c      	ldr	r2, [pc, #48]	; (8002ed8 <Error_Handler+0x48>)
 8002ea6:	f043 0320 	orr.w	r3, r3, #32
 8002eaa:	6153      	str	r3, [r2, #20]
      HAL_Delay(2000);
 8002eac:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8002eb0:	f000 f878 	bl	8002fa4 <HAL_Delay>
      GREEN_LED_OFF();
 8002eb4:	4b08      	ldr	r3, [pc, #32]	; (8002ed8 <Error_Handler+0x48>)
 8002eb6:	695b      	ldr	r3, [r3, #20]
 8002eb8:	4a07      	ldr	r2, [pc, #28]	; (8002ed8 <Error_Handler+0x48>)
 8002eba:	f023 0310 	bic.w	r3, r3, #16
 8002ebe:	6153      	str	r3, [r2, #20]
      AMBER_LED_OFF();
 8002ec0:	4b05      	ldr	r3, [pc, #20]	; (8002ed8 <Error_Handler+0x48>)
 8002ec2:	695b      	ldr	r3, [r3, #20]
 8002ec4:	4a04      	ldr	r2, [pc, #16]	; (8002ed8 <Error_Handler+0x48>)
 8002ec6:	f023 0320 	bic.w	r3, r3, #32
 8002eca:	6153      	str	r3, [r2, #20]
      HAL_Delay(2000);
 8002ecc:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8002ed0:	f000 f868 	bl	8002fa4 <HAL_Delay>
      GREEN_LED_ON();
 8002ed4:	e7de      	b.n	8002e94 <Error_Handler+0x4>
 8002ed6:	bf00      	nop
 8002ed8:	40020800 	.word	0x40020800

08002edc <HAL_UART_RxCpltCallback>:
{
    Error_Handler();
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002edc:	b580      	push	{r7, lr}
 8002ede:	b086      	sub	sp, #24
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	6078      	str	r0, [r7, #4]
    if(huart == &huart6){ //OBC connected to Payload/USB
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	4a0f      	ldr	r2, [pc, #60]	; (8002f24 <HAL_UART_RxCpltCallback+0x48>)
 8002ee8:	4293      	cmp	r3, r2
 8002eea:	d116      	bne.n	8002f1a <HAL_UART_RxCpltCallback+0x3e>
        if(handleCySatPacket(parseCySatPacket(GroundStationRxBuffer)) == -1){ //error occurred
 8002eec:	f107 030c 	add.w	r3, r7, #12
 8002ef0:	490d      	ldr	r1, [pc, #52]	; (8002f28 <HAL_UART_RxCpltCallback+0x4c>)
 8002ef2:	4618      	mov	r0, r3
 8002ef4:	f7fd ffca 	bl	8000e8c <parseCySatPacket>
 8002ef8:	f107 030c 	add.w	r3, r7, #12
 8002efc:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002f00:	f7fe ff8e 	bl	8001e20 <handleCySatPacket>
 8002f04:	4603      	mov	r3, r0
 8002f06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f0a:	d101      	bne.n	8002f10 <HAL_UART_RxCpltCallback+0x34>
            sendErrorPacket();
 8002f0c:	f7fe ff62 	bl	8001dd4 <sendErrorPacket>
        }
        HAL_UART_Receive_IT(&huart6,GroundStationRxBuffer, 4);
 8002f10:	2204      	movs	r2, #4
 8002f12:	4905      	ldr	r1, [pc, #20]	; (8002f28 <HAL_UART_RxCpltCallback+0x4c>)
 8002f14:	4803      	ldr	r0, [pc, #12]	; (8002f24 <HAL_UART_RxCpltCallback+0x48>)
 8002f16:	f004 f9ad 	bl	8007274 <HAL_UART_Receive_IT>
    }
}
 8002f1a:	bf00      	nop
 8002f1c:	3718      	adds	r7, #24
 8002f1e:	46bd      	mov	sp, r7
 8002f20:	bd80      	pop	{r7, pc}
 8002f22:	bf00      	nop
 8002f24:	200006f4 	.word	0x200006f4
 8002f28:	20000214 	.word	0x20000214

08002f2c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002f2c:	b580      	push	{r7, lr}
 8002f2e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002f30:	4b0e      	ldr	r3, [pc, #56]	; (8002f6c <HAL_Init+0x40>)
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	4a0d      	ldr	r2, [pc, #52]	; (8002f6c <HAL_Init+0x40>)
 8002f36:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002f3a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
   __HAL_FLASH_DATA_CACHE_ENABLE();
 8002f3c:	4b0b      	ldr	r3, [pc, #44]	; (8002f6c <HAL_Init+0x40>)
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	4a0a      	ldr	r2, [pc, #40]	; (8002f6c <HAL_Init+0x40>)
 8002f42:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002f46:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002f48:	4b08      	ldr	r3, [pc, #32]	; (8002f6c <HAL_Init+0x40>)
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	4a07      	ldr	r2, [pc, #28]	; (8002f6c <HAL_Init+0x40>)
 8002f4e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f52:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002f54:	2003      	movs	r0, #3
 8002f56:	f000 f90f 	bl	8003178 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002f5a:	200f      	movs	r0, #15
 8002f5c:	f006 faee 	bl	800953c <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8002f60:	f006 f910 	bl	8009184 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8002f64:	2300      	movs	r3, #0
}
 8002f66:	4618      	mov	r0, r3
 8002f68:	bd80      	pop	{r7, pc}
 8002f6a:	bf00      	nop
 8002f6c:	40023c00 	.word	0x40023c00

08002f70 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002f70:	b480      	push	{r7}
 8002f72:	af00      	add	r7, sp, #0
  uwTick++;
 8002f74:	4b04      	ldr	r3, [pc, #16]	; (8002f88 <HAL_IncTick+0x18>)
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	3301      	adds	r3, #1
 8002f7a:	4a03      	ldr	r2, [pc, #12]	; (8002f88 <HAL_IncTick+0x18>)
 8002f7c:	6013      	str	r3, [r2, #0]
}
 8002f7e:	bf00      	nop
 8002f80:	46bd      	mov	sp, r7
 8002f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f86:	4770      	bx	lr
 8002f88:	2000024c 	.word	0x2000024c

08002f8c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002f8c:	b480      	push	{r7}
 8002f8e:	af00      	add	r7, sp, #0
  return uwTick;
 8002f90:	4b03      	ldr	r3, [pc, #12]	; (8002fa0 <HAL_GetTick+0x14>)
 8002f92:	681b      	ldr	r3, [r3, #0]
}
 8002f94:	4618      	mov	r0, r3
 8002f96:	46bd      	mov	sp, r7
 8002f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f9c:	4770      	bx	lr
 8002f9e:	bf00      	nop
 8002fa0:	2000024c 	.word	0x2000024c

08002fa4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 8002fa4:	b580      	push	{r7, lr}
 8002fa6:	b084      	sub	sp, #16
 8002fa8:	af00      	add	r7, sp, #0
 8002faa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002fac:	f7ff ffee 	bl	8002f8c <HAL_GetTick>
 8002fb0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	60fb      	str	r3, [r7, #12]
  
  /* Add a period to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fbc:	d002      	beq.n	8002fc4 <HAL_Delay+0x20>
  {
     wait++;
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	3301      	adds	r3, #1
 8002fc2:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8002fc4:	bf00      	nop
 8002fc6:	f7ff ffe1 	bl	8002f8c <HAL_GetTick>
 8002fca:	4602      	mov	r2, r0
 8002fcc:	68bb      	ldr	r3, [r7, #8]
 8002fce:	1ad3      	subs	r3, r2, r3
 8002fd0:	68fa      	ldr	r2, [r7, #12]
 8002fd2:	429a      	cmp	r2, r3
 8002fd4:	d8f7      	bhi.n	8002fc6 <HAL_Delay+0x22>
  {
  }
}
 8002fd6:	bf00      	nop
 8002fd8:	bf00      	nop
 8002fda:	3710      	adds	r7, #16
 8002fdc:	46bd      	mov	sp, r7
 8002fde:	bd80      	pop	{r7, pc}

08002fe0 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002fe0:	b480      	push	{r7}
 8002fe2:	b085      	sub	sp, #20
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	f003 0307 	and.w	r3, r3, #7
 8002fee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002ff0:	4b0c      	ldr	r3, [pc, #48]	; (8003024 <NVIC_SetPriorityGrouping+0x44>)
 8002ff2:	68db      	ldr	r3, [r3, #12]
 8002ff4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002ff6:	68ba      	ldr	r2, [r7, #8]
 8002ff8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002ffc:	4013      	ands	r3, r2
 8002ffe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003004:	68bb      	ldr	r3, [r7, #8]
 8003006:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003008:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800300c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003010:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003012:	4a04      	ldr	r2, [pc, #16]	; (8003024 <NVIC_SetPriorityGrouping+0x44>)
 8003014:	68bb      	ldr	r3, [r7, #8]
 8003016:	60d3      	str	r3, [r2, #12]
}
 8003018:	bf00      	nop
 800301a:	3714      	adds	r7, #20
 800301c:	46bd      	mov	sp, r7
 800301e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003022:	4770      	bx	lr
 8003024:	e000ed00 	.word	0xe000ed00

08003028 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8003028:	b480      	push	{r7}
 800302a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800302c:	4b04      	ldr	r3, [pc, #16]	; (8003040 <NVIC_GetPriorityGrouping+0x18>)
 800302e:	68db      	ldr	r3, [r3, #12]
 8003030:	0a1b      	lsrs	r3, r3, #8
 8003032:	f003 0307 	and.w	r3, r3, #7
}
 8003036:	4618      	mov	r0, r3
 8003038:	46bd      	mov	sp, r7
 800303a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800303e:	4770      	bx	lr
 8003040:	e000ed00 	.word	0xe000ed00

08003044 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003044:	b480      	push	{r7}
 8003046:	b083      	sub	sp, #12
 8003048:	af00      	add	r7, sp, #0
 800304a:	4603      	mov	r3, r0
 800304c:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800304e:	79fb      	ldrb	r3, [r7, #7]
 8003050:	f003 021f 	and.w	r2, r3, #31
 8003054:	4907      	ldr	r1, [pc, #28]	; (8003074 <NVIC_EnableIRQ+0x30>)
 8003056:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800305a:	095b      	lsrs	r3, r3, #5
 800305c:	2001      	movs	r0, #1
 800305e:	fa00 f202 	lsl.w	r2, r0, r2
 8003062:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003066:	bf00      	nop
 8003068:	370c      	adds	r7, #12
 800306a:	46bd      	mov	sp, r7
 800306c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003070:	4770      	bx	lr
 8003072:	bf00      	nop
 8003074:	e000e100 	.word	0xe000e100

08003078 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003078:	b480      	push	{r7}
 800307a:	b083      	sub	sp, #12
 800307c:	af00      	add	r7, sp, #0
 800307e:	4603      	mov	r3, r0
 8003080:	6039      	str	r1, [r7, #0]
 8003082:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8003084:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003088:	2b00      	cmp	r3, #0
 800308a:	da0b      	bge.n	80030a4 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800308c:	683b      	ldr	r3, [r7, #0]
 800308e:	b2da      	uxtb	r2, r3
 8003090:	490c      	ldr	r1, [pc, #48]	; (80030c4 <NVIC_SetPriority+0x4c>)
 8003092:	79fb      	ldrb	r3, [r7, #7]
 8003094:	f003 030f 	and.w	r3, r3, #15
 8003098:	3b04      	subs	r3, #4
 800309a:	0112      	lsls	r2, r2, #4
 800309c:	b2d2      	uxtb	r2, r2
 800309e:	440b      	add	r3, r1
 80030a0:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80030a2:	e009      	b.n	80030b8 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80030a4:	683b      	ldr	r3, [r7, #0]
 80030a6:	b2da      	uxtb	r2, r3
 80030a8:	4907      	ldr	r1, [pc, #28]	; (80030c8 <NVIC_SetPriority+0x50>)
 80030aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030ae:	0112      	lsls	r2, r2, #4
 80030b0:	b2d2      	uxtb	r2, r2
 80030b2:	440b      	add	r3, r1
 80030b4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80030b8:	bf00      	nop
 80030ba:	370c      	adds	r7, #12
 80030bc:	46bd      	mov	sp, r7
 80030be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c2:	4770      	bx	lr
 80030c4:	e000ed00 	.word	0xe000ed00
 80030c8:	e000e100 	.word	0xe000e100

080030cc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80030cc:	b480      	push	{r7}
 80030ce:	b089      	sub	sp, #36	; 0x24
 80030d0:	af00      	add	r7, sp, #0
 80030d2:	60f8      	str	r0, [r7, #12]
 80030d4:	60b9      	str	r1, [r7, #8]
 80030d6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	f003 0307 	and.w	r3, r3, #7
 80030de:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80030e0:	69fb      	ldr	r3, [r7, #28]
 80030e2:	f1c3 0307 	rsb	r3, r3, #7
 80030e6:	2b04      	cmp	r3, #4
 80030e8:	bf28      	it	cs
 80030ea:	2304      	movcs	r3, #4
 80030ec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80030ee:	69fb      	ldr	r3, [r7, #28]
 80030f0:	3304      	adds	r3, #4
 80030f2:	2b06      	cmp	r3, #6
 80030f4:	d902      	bls.n	80030fc <NVIC_EncodePriority+0x30>
 80030f6:	69fb      	ldr	r3, [r7, #28]
 80030f8:	3b03      	subs	r3, #3
 80030fa:	e000      	b.n	80030fe <NVIC_EncodePriority+0x32>
 80030fc:	2300      	movs	r3, #0
 80030fe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003100:	f04f 32ff 	mov.w	r2, #4294967295
 8003104:	69bb      	ldr	r3, [r7, #24]
 8003106:	fa02 f303 	lsl.w	r3, r2, r3
 800310a:	43da      	mvns	r2, r3
 800310c:	68bb      	ldr	r3, [r7, #8]
 800310e:	401a      	ands	r2, r3
 8003110:	697b      	ldr	r3, [r7, #20]
 8003112:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003114:	f04f 31ff 	mov.w	r1, #4294967295
 8003118:	697b      	ldr	r3, [r7, #20]
 800311a:	fa01 f303 	lsl.w	r3, r1, r3
 800311e:	43d9      	mvns	r1, r3
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003124:	4313      	orrs	r3, r2
         );
}
 8003126:	4618      	mov	r0, r3
 8003128:	3724      	adds	r7, #36	; 0x24
 800312a:	46bd      	mov	sp, r7
 800312c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003130:	4770      	bx	lr
	...

08003134 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003134:	b580      	push	{r7, lr}
 8003136:	b082      	sub	sp, #8
 8003138:	af00      	add	r7, sp, #0
 800313a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	3b01      	subs	r3, #1
 8003140:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003144:	d301      	bcc.n	800314a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003146:	2301      	movs	r3, #1
 8003148:	e00f      	b.n	800316a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800314a:	4a0a      	ldr	r2, [pc, #40]	; (8003174 <SysTick_Config+0x40>)
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	3b01      	subs	r3, #1
 8003150:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003152:	210f      	movs	r1, #15
 8003154:	f04f 30ff 	mov.w	r0, #4294967295
 8003158:	f7ff ff8e 	bl	8003078 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800315c:	4b05      	ldr	r3, [pc, #20]	; (8003174 <SysTick_Config+0x40>)
 800315e:	2200      	movs	r2, #0
 8003160:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003162:	4b04      	ldr	r3, [pc, #16]	; (8003174 <SysTick_Config+0x40>)
 8003164:	2207      	movs	r2, #7
 8003166:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003168:	2300      	movs	r3, #0
}
 800316a:	4618      	mov	r0, r3
 800316c:	3708      	adds	r7, #8
 800316e:	46bd      	mov	sp, r7
 8003170:	bd80      	pop	{r7, pc}
 8003172:	bf00      	nop
 8003174:	e000e010 	.word	0xe000e010

08003178 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003178:	b580      	push	{r7, lr}
 800317a:	b082      	sub	sp, #8
 800317c:	af00      	add	r7, sp, #0
 800317e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003180:	6878      	ldr	r0, [r7, #4]
 8003182:	f7ff ff2d 	bl	8002fe0 <NVIC_SetPriorityGrouping>
}
 8003186:	bf00      	nop
 8003188:	3708      	adds	r7, #8
 800318a:	46bd      	mov	sp, r7
 800318c:	bd80      	pop	{r7, pc}

0800318e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800318e:	b580      	push	{r7, lr}
 8003190:	b086      	sub	sp, #24
 8003192:	af00      	add	r7, sp, #0
 8003194:	4603      	mov	r3, r0
 8003196:	60b9      	str	r1, [r7, #8]
 8003198:	607a      	str	r2, [r7, #4]
 800319a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800319c:	2300      	movs	r3, #0
 800319e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80031a0:	f7ff ff42 	bl	8003028 <NVIC_GetPriorityGrouping>
 80031a4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80031a6:	687a      	ldr	r2, [r7, #4]
 80031a8:	68b9      	ldr	r1, [r7, #8]
 80031aa:	6978      	ldr	r0, [r7, #20]
 80031ac:	f7ff ff8e 	bl	80030cc <NVIC_EncodePriority>
 80031b0:	4602      	mov	r2, r0
 80031b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80031b6:	4611      	mov	r1, r2
 80031b8:	4618      	mov	r0, r3
 80031ba:	f7ff ff5d 	bl	8003078 <NVIC_SetPriority>
}
 80031be:	bf00      	nop
 80031c0:	3718      	adds	r7, #24
 80031c2:	46bd      	mov	sp, r7
 80031c4:	bd80      	pop	{r7, pc}

080031c6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80031c6:	b580      	push	{r7, lr}
 80031c8:	b082      	sub	sp, #8
 80031ca:	af00      	add	r7, sp, #0
 80031cc:	4603      	mov	r3, r0
 80031ce:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80031d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031d4:	4618      	mov	r0, r3
 80031d6:	f7ff ff35 	bl	8003044 <NVIC_EnableIRQ>
}
 80031da:	bf00      	nop
 80031dc:	3708      	adds	r7, #8
 80031de:	46bd      	mov	sp, r7
 80031e0:	bd80      	pop	{r7, pc}

080031e2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80031e2:	b580      	push	{r7, lr}
 80031e4:	b082      	sub	sp, #8
 80031e6:	af00      	add	r7, sp, #0
 80031e8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80031ea:	6878      	ldr	r0, [r7, #4]
 80031ec:	f7ff ffa2 	bl	8003134 <SysTick_Config>
 80031f0:	4603      	mov	r3, r0
}
 80031f2:	4618      	mov	r0, r3
 80031f4:	3708      	adds	r7, #8
 80031f6:	46bd      	mov	sp, r7
 80031f8:	bd80      	pop	{r7, pc}
	...

080031fc <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 80031fc:	b480      	push	{r7}
 80031fe:	b083      	sub	sp, #12
 8003200:	af00      	add	r7, sp, #0
 8003202:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	2b04      	cmp	r3, #4
 8003208:	d106      	bne.n	8003218 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 800320a:	4b09      	ldr	r3, [pc, #36]	; (8003230 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	4a08      	ldr	r2, [pc, #32]	; (8003230 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8003210:	f043 0304 	orr.w	r3, r3, #4
 8003214:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8003216:	e005      	b.n	8003224 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8003218:	4b05      	ldr	r3, [pc, #20]	; (8003230 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	4a04      	ldr	r2, [pc, #16]	; (8003230 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 800321e:	f023 0304 	bic.w	r3, r3, #4
 8003222:	6013      	str	r3, [r2, #0]
}
 8003224:	bf00      	nop
 8003226:	370c      	adds	r7, #12
 8003228:	46bd      	mov	sp, r7
 800322a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800322e:	4770      	bx	lr
 8003230:	e000e010 	.word	0xe000e010

08003234 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003234:	b480      	push	{r7}
 8003236:	b083      	sub	sp, #12
 8003238:	af00      	add	r7, sp, #0
 800323a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003242:	b2db      	uxtb	r3, r3
 8003244:	2b02      	cmp	r3, #2
 8003246:	d004      	beq.n	8003252 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	2280      	movs	r2, #128	; 0x80
 800324c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800324e:	2301      	movs	r3, #1
 8003250:	e00c      	b.n	800326c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	2205      	movs	r2, #5
 8003256:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	681a      	ldr	r2, [r3, #0]
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	f022 0201 	bic.w	r2, r2, #1
 8003268:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800326a:	2300      	movs	r3, #0
}
 800326c:	4618      	mov	r0, r3
 800326e:	370c      	adds	r7, #12
 8003270:	46bd      	mov	sp, r7
 8003272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003276:	4770      	bx	lr

08003278 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003278:	b580      	push	{r7, lr}
 800327a:	b086      	sub	sp, #24
 800327c:	af00      	add	r7, sp, #0
 800327e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003280:	2300      	movs	r3, #0
 8003282:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003284:	4b8e      	ldr	r3, [pc, #568]	; (80034c0 <HAL_DMA_IRQHandler+0x248>)
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	4a8e      	ldr	r2, [pc, #568]	; (80034c4 <HAL_DMA_IRQHandler+0x24c>)
 800328a:	fba2 2303 	umull	r2, r3, r2, r3
 800328e:	0a9b      	lsrs	r3, r3, #10
 8003290:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003296:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003298:	693b      	ldr	r3, [r7, #16]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032a2:	2208      	movs	r2, #8
 80032a4:	409a      	lsls	r2, r3
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	4013      	ands	r3, r2
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d01a      	beq.n	80032e4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	f003 0304 	and.w	r3, r3, #4
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d013      	beq.n	80032e4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	681a      	ldr	r2, [r3, #0]
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	f022 0204 	bic.w	r2, r2, #4
 80032ca:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032d0:	2208      	movs	r2, #8
 80032d2:	409a      	lsls	r2, r3
 80032d4:	693b      	ldr	r3, [r7, #16]
 80032d6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032dc:	f043 0201 	orr.w	r2, r3, #1
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032e8:	4a77      	ldr	r2, [pc, #476]	; (80034c8 <HAL_DMA_IRQHandler+0x250>)
 80032ea:	409a      	lsls	r2, r3
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	4013      	ands	r3, r2
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d012      	beq.n	800331a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	695b      	ldr	r3, [r3, #20]
 80032fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d00b      	beq.n	800331a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003306:	4a70      	ldr	r2, [pc, #448]	; (80034c8 <HAL_DMA_IRQHandler+0x250>)
 8003308:	409a      	lsls	r2, r3
 800330a:	693b      	ldr	r3, [r7, #16]
 800330c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003312:	f043 0202 	orr.w	r2, r3, #2
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800331e:	4a6b      	ldr	r2, [pc, #428]	; (80034cc <HAL_DMA_IRQHandler+0x254>)
 8003320:	409a      	lsls	r2, r3
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	4013      	ands	r3, r2
 8003326:	2b00      	cmp	r3, #0
 8003328:	d012      	beq.n	8003350 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	f003 0302 	and.w	r3, r3, #2
 8003334:	2b00      	cmp	r3, #0
 8003336:	d00b      	beq.n	8003350 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800333c:	4a63      	ldr	r2, [pc, #396]	; (80034cc <HAL_DMA_IRQHandler+0x254>)
 800333e:	409a      	lsls	r2, r3
 8003340:	693b      	ldr	r3, [r7, #16]
 8003342:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003348:	f043 0204 	orr.w	r2, r3, #4
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003354:	2210      	movs	r2, #16
 8003356:	409a      	lsls	r2, r3
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	4013      	ands	r3, r2
 800335c:	2b00      	cmp	r3, #0
 800335e:	d043      	beq.n	80033e8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	f003 0308 	and.w	r3, r3, #8
 800336a:	2b00      	cmp	r3, #0
 800336c:	d03c      	beq.n	80033e8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003372:	2210      	movs	r2, #16
 8003374:	409a      	lsls	r2, r3
 8003376:	693b      	ldr	r3, [r7, #16]
 8003378:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003384:	2b00      	cmp	r3, #0
 8003386:	d018      	beq.n	80033ba <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003392:	2b00      	cmp	r3, #0
 8003394:	d108      	bne.n	80033a8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800339a:	2b00      	cmp	r3, #0
 800339c:	d024      	beq.n	80033e8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033a2:	6878      	ldr	r0, [r7, #4]
 80033a4:	4798      	blx	r3
 80033a6:	e01f      	b.n	80033e8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d01b      	beq.n	80033e8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80033b4:	6878      	ldr	r0, [r7, #4]
 80033b6:	4798      	blx	r3
 80033b8:	e016      	b.n	80033e8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d107      	bne.n	80033d8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	681a      	ldr	r2, [r3, #0]
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	f022 0208 	bic.w	r2, r2, #8
 80033d6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d003      	beq.n	80033e8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033e4:	6878      	ldr	r0, [r7, #4]
 80033e6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033ec:	2220      	movs	r2, #32
 80033ee:	409a      	lsls	r2, r3
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	4013      	ands	r3, r2
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	f000 8093 	beq.w	8003520 <HAL_DMA_IRQHandler+0x2a8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	f003 0310 	and.w	r3, r3, #16
 8003404:	2b00      	cmp	r3, #0
 8003406:	f000 808b 	beq.w	8003520 <HAL_DMA_IRQHandler+0x2a8>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800340e:	2220      	movs	r2, #32
 8003410:	409a      	lsls	r2, r3
 8003412:	693b      	ldr	r3, [r7, #16]
 8003414:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800341c:	b2db      	uxtb	r3, r3
 800341e:	2b05      	cmp	r3, #5
 8003420:	d137      	bne.n	8003492 <HAL_DMA_IRQHandler+0x21a>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	681a      	ldr	r2, [r3, #0]
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	f022 0216 	bic.w	r2, r2, #22
 8003430:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	695a      	ldr	r2, [r3, #20]
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003440:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003446:	2b00      	cmp	r3, #0
 8003448:	d103      	bne.n	8003452 <HAL_DMA_IRQHandler+0x1da>
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800344e:	2b00      	cmp	r3, #0
 8003450:	d007      	beq.n	8003462 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	681a      	ldr	r2, [r3, #0]
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	f022 0208 	bic.w	r2, r2, #8
 8003460:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003466:	223f      	movs	r2, #63	; 0x3f
 8003468:	409a      	lsls	r2, r3
 800346a:	693b      	ldr	r3, [r7, #16]
 800346c:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	2200      	movs	r2, #0
 8003472:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	2201      	movs	r2, #1
 800347a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003482:	2b00      	cmp	r3, #0
 8003484:	f000 8082 	beq.w	800358c <HAL_DMA_IRQHandler+0x314>
        {
          hdma->XferAbortCallback(hdma);
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800348c:	6878      	ldr	r0, [r7, #4]
 800348e:	4798      	blx	r3
        }
        return;
 8003490:	e07c      	b.n	800358c <HAL_DMA_IRQHandler+0x314>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800349c:	2b00      	cmp	r3, #0
 800349e:	d020      	beq.n	80034e2 <HAL_DMA_IRQHandler+0x26a>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d110      	bne.n	80034d0 <HAL_DMA_IRQHandler+0x258>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d034      	beq.n	8003520 <HAL_DMA_IRQHandler+0x2a8>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034ba:	6878      	ldr	r0, [r7, #4]
 80034bc:	4798      	blx	r3
 80034be:	e02f      	b.n	8003520 <HAL_DMA_IRQHandler+0x2a8>
 80034c0:	20000014 	.word	0x20000014
 80034c4:	1b4e81b5 	.word	0x1b4e81b5
 80034c8:	00800001 	.word	0x00800001
 80034cc:	00800004 	.word	0x00800004
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d023      	beq.n	8003520 <HAL_DMA_IRQHandler+0x2a8>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80034dc:	6878      	ldr	r0, [r7, #4]
 80034de:	4798      	blx	r3
 80034e0:	e01e      	b.n	8003520 <HAL_DMA_IRQHandler+0x2a8>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d10f      	bne.n	8003510 <HAL_DMA_IRQHandler+0x298>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	681a      	ldr	r2, [r3, #0]
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f022 0210 	bic.w	r2, r2, #16
 80034fe:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	2200      	movs	r2, #0
 8003504:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	2201      	movs	r2, #1
 800350c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003514:	2b00      	cmp	r3, #0
 8003516:	d003      	beq.n	8003520 <HAL_DMA_IRQHandler+0x2a8>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800351c:	6878      	ldr	r0, [r7, #4]
 800351e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003524:	2b00      	cmp	r3, #0
 8003526:	d032      	beq.n	800358e <HAL_DMA_IRQHandler+0x316>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800352c:	f003 0301 	and.w	r3, r3, #1
 8003530:	2b00      	cmp	r3, #0
 8003532:	d022      	beq.n	800357a <HAL_DMA_IRQHandler+0x302>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	2205      	movs	r2, #5
 8003538:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	681a      	ldr	r2, [r3, #0]
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	f022 0201 	bic.w	r2, r2, #1
 800354a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800354c:	68bb      	ldr	r3, [r7, #8]
 800354e:	3301      	adds	r3, #1
 8003550:	60bb      	str	r3, [r7, #8]
 8003552:	697a      	ldr	r2, [r7, #20]
 8003554:	429a      	cmp	r2, r3
 8003556:	d307      	bcc.n	8003568 <HAL_DMA_IRQHandler+0x2f0>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	f003 0301 	and.w	r3, r3, #1
 8003562:	2b00      	cmp	r3, #0
 8003564:	d1f2      	bne.n	800354c <HAL_DMA_IRQHandler+0x2d4>
 8003566:	e000      	b.n	800356a <HAL_DMA_IRQHandler+0x2f2>
          break;
 8003568:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	2200      	movs	r2, #0
 800356e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	2201      	movs	r2, #1
 8003576:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800357e:	2b00      	cmp	r3, #0
 8003580:	d005      	beq.n	800358e <HAL_DMA_IRQHandler+0x316>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003586:	6878      	ldr	r0, [r7, #4]
 8003588:	4798      	blx	r3
 800358a:	e000      	b.n	800358e <HAL_DMA_IRQHandler+0x316>
        return;
 800358c:	bf00      	nop
    }
  }
}
 800358e:	3718      	adds	r7, #24
 8003590:	46bd      	mov	sp, r7
 8003592:	bd80      	pop	{r7, pc}

08003594 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003594:	b480      	push	{r7}
 8003596:	b089      	sub	sp, #36	; 0x24
 8003598:	af00      	add	r7, sp, #0
 800359a:	6078      	str	r0, [r7, #4]
 800359c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800359e:	2300      	movs	r3, #0
 80035a0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80035a2:	2300      	movs	r3, #0
 80035a4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80035a6:	2300      	movs	r3, #0
 80035a8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80035aa:	2300      	movs	r3, #0
 80035ac:	61fb      	str	r3, [r7, #28]
 80035ae:	e177      	b.n	80038a0 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80035b0:	2201      	movs	r2, #1
 80035b2:	69fb      	ldr	r3, [r7, #28]
 80035b4:	fa02 f303 	lsl.w	r3, r2, r3
 80035b8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80035ba:	683b      	ldr	r3, [r7, #0]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	697a      	ldr	r2, [r7, #20]
 80035c0:	4013      	ands	r3, r2
 80035c2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80035c4:	693a      	ldr	r2, [r7, #16]
 80035c6:	697b      	ldr	r3, [r7, #20]
 80035c8:	429a      	cmp	r2, r3
 80035ca:	f040 8166 	bne.w	800389a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80035ce:	683b      	ldr	r3, [r7, #0]
 80035d0:	685b      	ldr	r3, [r3, #4]
 80035d2:	2b02      	cmp	r3, #2
 80035d4:	d003      	beq.n	80035de <HAL_GPIO_Init+0x4a>
 80035d6:	683b      	ldr	r3, [r7, #0]
 80035d8:	685b      	ldr	r3, [r3, #4]
 80035da:	2b12      	cmp	r3, #18
 80035dc:	d123      	bne.n	8003626 <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80035de:	69fb      	ldr	r3, [r7, #28]
 80035e0:	08da      	lsrs	r2, r3, #3
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	3208      	adds	r2, #8
 80035e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80035ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80035ec:	69fb      	ldr	r3, [r7, #28]
 80035ee:	f003 0307 	and.w	r3, r3, #7
 80035f2:	009b      	lsls	r3, r3, #2
 80035f4:	220f      	movs	r2, #15
 80035f6:	fa02 f303 	lsl.w	r3, r2, r3
 80035fa:	43db      	mvns	r3, r3
 80035fc:	69ba      	ldr	r2, [r7, #24]
 80035fe:	4013      	ands	r3, r2
 8003600:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003602:	683b      	ldr	r3, [r7, #0]
 8003604:	691a      	ldr	r2, [r3, #16]
 8003606:	69fb      	ldr	r3, [r7, #28]
 8003608:	f003 0307 	and.w	r3, r3, #7
 800360c:	009b      	lsls	r3, r3, #2
 800360e:	fa02 f303 	lsl.w	r3, r2, r3
 8003612:	69ba      	ldr	r2, [r7, #24]
 8003614:	4313      	orrs	r3, r2
 8003616:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003618:	69fb      	ldr	r3, [r7, #28]
 800361a:	08da      	lsrs	r2, r3, #3
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	3208      	adds	r2, #8
 8003620:	69b9      	ldr	r1, [r7, #24]
 8003622:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800362c:	69fb      	ldr	r3, [r7, #28]
 800362e:	005b      	lsls	r3, r3, #1
 8003630:	2203      	movs	r2, #3
 8003632:	fa02 f303 	lsl.w	r3, r2, r3
 8003636:	43db      	mvns	r3, r3
 8003638:	69ba      	ldr	r2, [r7, #24]
 800363a:	4013      	ands	r3, r2
 800363c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800363e:	683b      	ldr	r3, [r7, #0]
 8003640:	685b      	ldr	r3, [r3, #4]
 8003642:	f003 0203 	and.w	r2, r3, #3
 8003646:	69fb      	ldr	r3, [r7, #28]
 8003648:	005b      	lsls	r3, r3, #1
 800364a:	fa02 f303 	lsl.w	r3, r2, r3
 800364e:	69ba      	ldr	r2, [r7, #24]
 8003650:	4313      	orrs	r3, r2
 8003652:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	69ba      	ldr	r2, [r7, #24]
 8003658:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800365a:	683b      	ldr	r3, [r7, #0]
 800365c:	685b      	ldr	r3, [r3, #4]
 800365e:	2b01      	cmp	r3, #1
 8003660:	d00b      	beq.n	800367a <HAL_GPIO_Init+0xe6>
 8003662:	683b      	ldr	r3, [r7, #0]
 8003664:	685b      	ldr	r3, [r3, #4]
 8003666:	2b02      	cmp	r3, #2
 8003668:	d007      	beq.n	800367a <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800366a:	683b      	ldr	r3, [r7, #0]
 800366c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800366e:	2b11      	cmp	r3, #17
 8003670:	d003      	beq.n	800367a <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003672:	683b      	ldr	r3, [r7, #0]
 8003674:	685b      	ldr	r3, [r3, #4]
 8003676:	2b12      	cmp	r3, #18
 8003678:	d130      	bne.n	80036dc <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	689b      	ldr	r3, [r3, #8]
 800367e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003680:	69fb      	ldr	r3, [r7, #28]
 8003682:	005b      	lsls	r3, r3, #1
 8003684:	2203      	movs	r2, #3
 8003686:	fa02 f303 	lsl.w	r3, r2, r3
 800368a:	43db      	mvns	r3, r3
 800368c:	69ba      	ldr	r2, [r7, #24]
 800368e:	4013      	ands	r3, r2
 8003690:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003692:	683b      	ldr	r3, [r7, #0]
 8003694:	68da      	ldr	r2, [r3, #12]
 8003696:	69fb      	ldr	r3, [r7, #28]
 8003698:	005b      	lsls	r3, r3, #1
 800369a:	fa02 f303 	lsl.w	r3, r2, r3
 800369e:	69ba      	ldr	r2, [r7, #24]
 80036a0:	4313      	orrs	r3, r2
 80036a2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	69ba      	ldr	r2, [r7, #24]
 80036a8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	685b      	ldr	r3, [r3, #4]
 80036ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80036b0:	2201      	movs	r2, #1
 80036b2:	69fb      	ldr	r3, [r7, #28]
 80036b4:	fa02 f303 	lsl.w	r3, r2, r3
 80036b8:	43db      	mvns	r3, r3
 80036ba:	69ba      	ldr	r2, [r7, #24]
 80036bc:	4013      	ands	r3, r2
 80036be:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80036c0:	683b      	ldr	r3, [r7, #0]
 80036c2:	685b      	ldr	r3, [r3, #4]
 80036c4:	091b      	lsrs	r3, r3, #4
 80036c6:	f003 0201 	and.w	r2, r3, #1
 80036ca:	69fb      	ldr	r3, [r7, #28]
 80036cc:	fa02 f303 	lsl.w	r3, r2, r3
 80036d0:	69ba      	ldr	r2, [r7, #24]
 80036d2:	4313      	orrs	r3, r2
 80036d4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	69ba      	ldr	r2, [r7, #24]
 80036da:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	68db      	ldr	r3, [r3, #12]
 80036e0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80036e2:	69fb      	ldr	r3, [r7, #28]
 80036e4:	005b      	lsls	r3, r3, #1
 80036e6:	2203      	movs	r2, #3
 80036e8:	fa02 f303 	lsl.w	r3, r2, r3
 80036ec:	43db      	mvns	r3, r3
 80036ee:	69ba      	ldr	r2, [r7, #24]
 80036f0:	4013      	ands	r3, r2
 80036f2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80036f4:	683b      	ldr	r3, [r7, #0]
 80036f6:	689a      	ldr	r2, [r3, #8]
 80036f8:	69fb      	ldr	r3, [r7, #28]
 80036fa:	005b      	lsls	r3, r3, #1
 80036fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003700:	69ba      	ldr	r2, [r7, #24]
 8003702:	4313      	orrs	r3, r2
 8003704:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	69ba      	ldr	r2, [r7, #24]
 800370a:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800370c:	683b      	ldr	r3, [r7, #0]
 800370e:	685b      	ldr	r3, [r3, #4]
 8003710:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003714:	2b00      	cmp	r3, #0
 8003716:	f000 80c0 	beq.w	800389a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800371a:	2300      	movs	r3, #0
 800371c:	60fb      	str	r3, [r7, #12]
 800371e:	4b66      	ldr	r3, [pc, #408]	; (80038b8 <HAL_GPIO_Init+0x324>)
 8003720:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003722:	4a65      	ldr	r2, [pc, #404]	; (80038b8 <HAL_GPIO_Init+0x324>)
 8003724:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003728:	6453      	str	r3, [r2, #68]	; 0x44
 800372a:	4b63      	ldr	r3, [pc, #396]	; (80038b8 <HAL_GPIO_Init+0x324>)
 800372c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800372e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003732:	60fb      	str	r3, [r7, #12]
 8003734:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003736:	4a61      	ldr	r2, [pc, #388]	; (80038bc <HAL_GPIO_Init+0x328>)
 8003738:	69fb      	ldr	r3, [r7, #28]
 800373a:	089b      	lsrs	r3, r3, #2
 800373c:	3302      	adds	r3, #2
 800373e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003742:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003744:	69fb      	ldr	r3, [r7, #28]
 8003746:	f003 0303 	and.w	r3, r3, #3
 800374a:	009b      	lsls	r3, r3, #2
 800374c:	220f      	movs	r2, #15
 800374e:	fa02 f303 	lsl.w	r3, r2, r3
 8003752:	43db      	mvns	r3, r3
 8003754:	69ba      	ldr	r2, [r7, #24]
 8003756:	4013      	ands	r3, r2
 8003758:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	4a58      	ldr	r2, [pc, #352]	; (80038c0 <HAL_GPIO_Init+0x32c>)
 800375e:	4293      	cmp	r3, r2
 8003760:	d037      	beq.n	80037d2 <HAL_GPIO_Init+0x23e>
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	4a57      	ldr	r2, [pc, #348]	; (80038c4 <HAL_GPIO_Init+0x330>)
 8003766:	4293      	cmp	r3, r2
 8003768:	d031      	beq.n	80037ce <HAL_GPIO_Init+0x23a>
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	4a56      	ldr	r2, [pc, #344]	; (80038c8 <HAL_GPIO_Init+0x334>)
 800376e:	4293      	cmp	r3, r2
 8003770:	d02b      	beq.n	80037ca <HAL_GPIO_Init+0x236>
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	4a55      	ldr	r2, [pc, #340]	; (80038cc <HAL_GPIO_Init+0x338>)
 8003776:	4293      	cmp	r3, r2
 8003778:	d025      	beq.n	80037c6 <HAL_GPIO_Init+0x232>
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	4a54      	ldr	r2, [pc, #336]	; (80038d0 <HAL_GPIO_Init+0x33c>)
 800377e:	4293      	cmp	r3, r2
 8003780:	d01f      	beq.n	80037c2 <HAL_GPIO_Init+0x22e>
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	4a53      	ldr	r2, [pc, #332]	; (80038d4 <HAL_GPIO_Init+0x340>)
 8003786:	4293      	cmp	r3, r2
 8003788:	d019      	beq.n	80037be <HAL_GPIO_Init+0x22a>
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	4a52      	ldr	r2, [pc, #328]	; (80038d8 <HAL_GPIO_Init+0x344>)
 800378e:	4293      	cmp	r3, r2
 8003790:	d013      	beq.n	80037ba <HAL_GPIO_Init+0x226>
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	4a51      	ldr	r2, [pc, #324]	; (80038dc <HAL_GPIO_Init+0x348>)
 8003796:	4293      	cmp	r3, r2
 8003798:	d00d      	beq.n	80037b6 <HAL_GPIO_Init+0x222>
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	4a50      	ldr	r2, [pc, #320]	; (80038e0 <HAL_GPIO_Init+0x34c>)
 800379e:	4293      	cmp	r3, r2
 80037a0:	d007      	beq.n	80037b2 <HAL_GPIO_Init+0x21e>
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	4a4f      	ldr	r2, [pc, #316]	; (80038e4 <HAL_GPIO_Init+0x350>)
 80037a6:	4293      	cmp	r3, r2
 80037a8:	d101      	bne.n	80037ae <HAL_GPIO_Init+0x21a>
 80037aa:	2309      	movs	r3, #9
 80037ac:	e012      	b.n	80037d4 <HAL_GPIO_Init+0x240>
 80037ae:	230a      	movs	r3, #10
 80037b0:	e010      	b.n	80037d4 <HAL_GPIO_Init+0x240>
 80037b2:	2308      	movs	r3, #8
 80037b4:	e00e      	b.n	80037d4 <HAL_GPIO_Init+0x240>
 80037b6:	2307      	movs	r3, #7
 80037b8:	e00c      	b.n	80037d4 <HAL_GPIO_Init+0x240>
 80037ba:	2306      	movs	r3, #6
 80037bc:	e00a      	b.n	80037d4 <HAL_GPIO_Init+0x240>
 80037be:	2305      	movs	r3, #5
 80037c0:	e008      	b.n	80037d4 <HAL_GPIO_Init+0x240>
 80037c2:	2304      	movs	r3, #4
 80037c4:	e006      	b.n	80037d4 <HAL_GPIO_Init+0x240>
 80037c6:	2303      	movs	r3, #3
 80037c8:	e004      	b.n	80037d4 <HAL_GPIO_Init+0x240>
 80037ca:	2302      	movs	r3, #2
 80037cc:	e002      	b.n	80037d4 <HAL_GPIO_Init+0x240>
 80037ce:	2301      	movs	r3, #1
 80037d0:	e000      	b.n	80037d4 <HAL_GPIO_Init+0x240>
 80037d2:	2300      	movs	r3, #0
 80037d4:	69fa      	ldr	r2, [r7, #28]
 80037d6:	f002 0203 	and.w	r2, r2, #3
 80037da:	0092      	lsls	r2, r2, #2
 80037dc:	4093      	lsls	r3, r2
 80037de:	69ba      	ldr	r2, [r7, #24]
 80037e0:	4313      	orrs	r3, r2
 80037e2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80037e4:	4935      	ldr	r1, [pc, #212]	; (80038bc <HAL_GPIO_Init+0x328>)
 80037e6:	69fb      	ldr	r3, [r7, #28]
 80037e8:	089b      	lsrs	r3, r3, #2
 80037ea:	3302      	adds	r3, #2
 80037ec:	69ba      	ldr	r2, [r7, #24]
 80037ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80037f2:	4b3d      	ldr	r3, [pc, #244]	; (80038e8 <HAL_GPIO_Init+0x354>)
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80037f8:	693b      	ldr	r3, [r7, #16]
 80037fa:	43db      	mvns	r3, r3
 80037fc:	69ba      	ldr	r2, [r7, #24]
 80037fe:	4013      	ands	r3, r2
 8003800:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003802:	683b      	ldr	r3, [r7, #0]
 8003804:	685b      	ldr	r3, [r3, #4]
 8003806:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800380a:	2b00      	cmp	r3, #0
 800380c:	d003      	beq.n	8003816 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800380e:	69ba      	ldr	r2, [r7, #24]
 8003810:	693b      	ldr	r3, [r7, #16]
 8003812:	4313      	orrs	r3, r2
 8003814:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003816:	4a34      	ldr	r2, [pc, #208]	; (80038e8 <HAL_GPIO_Init+0x354>)
 8003818:	69bb      	ldr	r3, [r7, #24]
 800381a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800381c:	4b32      	ldr	r3, [pc, #200]	; (80038e8 <HAL_GPIO_Init+0x354>)
 800381e:	685b      	ldr	r3, [r3, #4]
 8003820:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003822:	693b      	ldr	r3, [r7, #16]
 8003824:	43db      	mvns	r3, r3
 8003826:	69ba      	ldr	r2, [r7, #24]
 8003828:	4013      	ands	r3, r2
 800382a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800382c:	683b      	ldr	r3, [r7, #0]
 800382e:	685b      	ldr	r3, [r3, #4]
 8003830:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003834:	2b00      	cmp	r3, #0
 8003836:	d003      	beq.n	8003840 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003838:	69ba      	ldr	r2, [r7, #24]
 800383a:	693b      	ldr	r3, [r7, #16]
 800383c:	4313      	orrs	r3, r2
 800383e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003840:	4a29      	ldr	r2, [pc, #164]	; (80038e8 <HAL_GPIO_Init+0x354>)
 8003842:	69bb      	ldr	r3, [r7, #24]
 8003844:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003846:	4b28      	ldr	r3, [pc, #160]	; (80038e8 <HAL_GPIO_Init+0x354>)
 8003848:	689b      	ldr	r3, [r3, #8]
 800384a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800384c:	693b      	ldr	r3, [r7, #16]
 800384e:	43db      	mvns	r3, r3
 8003850:	69ba      	ldr	r2, [r7, #24]
 8003852:	4013      	ands	r3, r2
 8003854:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003856:	683b      	ldr	r3, [r7, #0]
 8003858:	685b      	ldr	r3, [r3, #4]
 800385a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800385e:	2b00      	cmp	r3, #0
 8003860:	d003      	beq.n	800386a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003862:	69ba      	ldr	r2, [r7, #24]
 8003864:	693b      	ldr	r3, [r7, #16]
 8003866:	4313      	orrs	r3, r2
 8003868:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800386a:	4a1f      	ldr	r2, [pc, #124]	; (80038e8 <HAL_GPIO_Init+0x354>)
 800386c:	69bb      	ldr	r3, [r7, #24]
 800386e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003870:	4b1d      	ldr	r3, [pc, #116]	; (80038e8 <HAL_GPIO_Init+0x354>)
 8003872:	68db      	ldr	r3, [r3, #12]
 8003874:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003876:	693b      	ldr	r3, [r7, #16]
 8003878:	43db      	mvns	r3, r3
 800387a:	69ba      	ldr	r2, [r7, #24]
 800387c:	4013      	ands	r3, r2
 800387e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003880:	683b      	ldr	r3, [r7, #0]
 8003882:	685b      	ldr	r3, [r3, #4]
 8003884:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003888:	2b00      	cmp	r3, #0
 800388a:	d003      	beq.n	8003894 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800388c:	69ba      	ldr	r2, [r7, #24]
 800388e:	693b      	ldr	r3, [r7, #16]
 8003890:	4313      	orrs	r3, r2
 8003892:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003894:	4a14      	ldr	r2, [pc, #80]	; (80038e8 <HAL_GPIO_Init+0x354>)
 8003896:	69bb      	ldr	r3, [r7, #24]
 8003898:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800389a:	69fb      	ldr	r3, [r7, #28]
 800389c:	3301      	adds	r3, #1
 800389e:	61fb      	str	r3, [r7, #28]
 80038a0:	69fb      	ldr	r3, [r7, #28]
 80038a2:	2b0f      	cmp	r3, #15
 80038a4:	f67f ae84 	bls.w	80035b0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80038a8:	bf00      	nop
 80038aa:	bf00      	nop
 80038ac:	3724      	adds	r7, #36	; 0x24
 80038ae:	46bd      	mov	sp, r7
 80038b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b4:	4770      	bx	lr
 80038b6:	bf00      	nop
 80038b8:	40023800 	.word	0x40023800
 80038bc:	40013800 	.word	0x40013800
 80038c0:	40020000 	.word	0x40020000
 80038c4:	40020400 	.word	0x40020400
 80038c8:	40020800 	.word	0x40020800
 80038cc:	40020c00 	.word	0x40020c00
 80038d0:	40021000 	.word	0x40021000
 80038d4:	40021400 	.word	0x40021400
 80038d8:	40021800 	.word	0x40021800
 80038dc:	40021c00 	.word	0x40021c00
 80038e0:	40022000 	.word	0x40022000
 80038e4:	40022400 	.word	0x40022400
 80038e8:	40013c00 	.word	0x40013c00

080038ec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80038ec:	b480      	push	{r7}
 80038ee:	b083      	sub	sp, #12
 80038f0:	af00      	add	r7, sp, #0
 80038f2:	6078      	str	r0, [r7, #4]
 80038f4:	460b      	mov	r3, r1
 80038f6:	807b      	strh	r3, [r7, #2]
 80038f8:	4613      	mov	r3, r2
 80038fa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80038fc:	787b      	ldrb	r3, [r7, #1]
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d003      	beq.n	800390a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003902:	887a      	ldrh	r2, [r7, #2]
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003908:	e003      	b.n	8003912 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800390a:	887b      	ldrh	r3, [r7, #2]
 800390c:	041a      	lsls	r2, r3, #16
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	619a      	str	r2, [r3, #24]
}
 8003912:	bf00      	nop
 8003914:	370c      	adds	r7, #12
 8003916:	46bd      	mov	sp, r7
 8003918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800391c:	4770      	bx	lr
	...

08003920 <HAL_I2C_Init>:
  * @param  hi2c: pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003920:	b580      	push	{r7, lr}
 8003922:	b084      	sub	sp, #16
 8003924:	af00      	add	r7, sp, #0
 8003926:	6078      	str	r0, [r7, #4]
  uint32_t freqrange = 0U;
 8003928:	2300      	movs	r3, #0
 800392a:	60fb      	str	r3, [r7, #12]
  uint32_t pclk1 = 0U;
 800392c:	2300      	movs	r3, #0
 800392e:	60bb      	str	r3, [r7, #8]

  /* Check the I2C handle allocation */
  if(hi2c == NULL)
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	2b00      	cmp	r3, #0
 8003934:	d101      	bne.n	800393a <HAL_I2C_Init+0x1a>
  {
    return HAL_ERROR;
 8003936:	2301      	movs	r3, #1
 8003938:	e0c9      	b.n	8003ace <HAL_I2C_Init+0x1ae>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if(hi2c->State == HAL_I2C_STATE_RESET)
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003940:	b2db      	uxtb	r3, r3
 8003942:	2b00      	cmp	r3, #0
 8003944:	d106      	bne.n	8003954 <HAL_I2C_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	2200      	movs	r2, #0
 800394a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800394e:	6878      	ldr	r0, [r7, #4]
 8003950:	f005 fc4a 	bl	80091e8 <HAL_I2C_MspInit>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	2224      	movs	r2, #36	; 0x24
 8003958:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	681a      	ldr	r2, [r3, #0]
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	f022 0201 	bic.w	r2, r2, #1
 800396a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800396c:	f001 fae6 	bl	8004f3c <HAL_RCC_GetPCLK1Freq>
 8003970:	60b8      	str	r0, [r7, #8]

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003972:	68bb      	ldr	r3, [r7, #8]
 8003974:	4a58      	ldr	r2, [pc, #352]	; (8003ad8 <HAL_I2C_Init+0x1b8>)
 8003976:	fba2 2303 	umull	r2, r3, r2, r3
 800397a:	0c9b      	lsrs	r3, r3, #18
 800397c:	60fb      	str	r3, [r7, #12]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->CR2 = freqrange;
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	68fa      	ldr	r2, [r7, #12]
 8003984:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	685b      	ldr	r3, [r3, #4]
 800398a:	4a54      	ldr	r2, [pc, #336]	; (8003adc <HAL_I2C_Init+0x1bc>)
 800398c:	4293      	cmp	r3, r2
 800398e:	d802      	bhi.n	8003996 <HAL_I2C_Init+0x76>
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	3301      	adds	r3, #1
 8003994:	e009      	b.n	80039aa <HAL_I2C_Init+0x8a>
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800399c:	fb02 f303 	mul.w	r3, r2, r3
 80039a0:	4a4f      	ldr	r2, [pc, #316]	; (8003ae0 <HAL_I2C_Init+0x1c0>)
 80039a2:	fba2 2303 	umull	r2, r3, r2, r3
 80039a6:	099b      	lsrs	r3, r3, #6
 80039a8:	3301      	adds	r3, #1
 80039aa:	687a      	ldr	r2, [r7, #4]
 80039ac:	6812      	ldr	r2, [r2, #0]
 80039ae:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	685b      	ldr	r3, [r3, #4]
 80039b4:	4a49      	ldr	r2, [pc, #292]	; (8003adc <HAL_I2C_Init+0x1bc>)
 80039b6:	4293      	cmp	r3, r2
 80039b8:	d813      	bhi.n	80039e2 <HAL_I2C_Init+0xc2>
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	685b      	ldr	r3, [r3, #4]
 80039be:	005b      	lsls	r3, r3, #1
 80039c0:	68ba      	ldr	r2, [r7, #8]
 80039c2:	fbb2 f2f3 	udiv	r2, r2, r3
 80039c6:	f640 73fc 	movw	r3, #4092	; 0xffc
 80039ca:	4013      	ands	r3, r2
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d006      	beq.n	80039de <HAL_I2C_Init+0xbe>
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	685b      	ldr	r3, [r3, #4]
 80039d4:	005b      	lsls	r3, r3, #1
 80039d6:	68ba      	ldr	r2, [r7, #8]
 80039d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80039dc:	e045      	b.n	8003a6a <HAL_I2C_Init+0x14a>
 80039de:	2304      	movs	r3, #4
 80039e0:	e043      	b.n	8003a6a <HAL_I2C_Init+0x14a>
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	689b      	ldr	r3, [r3, #8]
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d10f      	bne.n	8003a0a <HAL_I2C_Init+0xea>
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	685a      	ldr	r2, [r3, #4]
 80039ee:	4613      	mov	r3, r2
 80039f0:	005b      	lsls	r3, r3, #1
 80039f2:	4413      	add	r3, r2
 80039f4:	68ba      	ldr	r2, [r7, #8]
 80039f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80039fa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	bf0c      	ite	eq
 8003a02:	2301      	moveq	r3, #1
 8003a04:	2300      	movne	r3, #0
 8003a06:	b2db      	uxtb	r3, r3
 8003a08:	e010      	b.n	8003a2c <HAL_I2C_Init+0x10c>
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	685a      	ldr	r2, [r3, #4]
 8003a0e:	4613      	mov	r3, r2
 8003a10:	009b      	lsls	r3, r3, #2
 8003a12:	4413      	add	r3, r2
 8003a14:	009a      	lsls	r2, r3, #2
 8003a16:	4413      	add	r3, r2
 8003a18:	68ba      	ldr	r2, [r7, #8]
 8003a1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a1e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	bf0c      	ite	eq
 8003a26:	2301      	moveq	r3, #1
 8003a28:	2300      	movne	r3, #0
 8003a2a:	b2db      	uxtb	r3, r3
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d001      	beq.n	8003a34 <HAL_I2C_Init+0x114>
 8003a30:	2301      	movs	r3, #1
 8003a32:	e01a      	b.n	8003a6a <HAL_I2C_Init+0x14a>
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	689b      	ldr	r3, [r3, #8]
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d10a      	bne.n	8003a52 <HAL_I2C_Init+0x132>
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	685a      	ldr	r2, [r3, #4]
 8003a40:	4613      	mov	r3, r2
 8003a42:	005b      	lsls	r3, r3, #1
 8003a44:	4413      	add	r3, r2
 8003a46:	68ba      	ldr	r2, [r7, #8]
 8003a48:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a4c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003a50:	e00b      	b.n	8003a6a <HAL_I2C_Init+0x14a>
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	685a      	ldr	r2, [r3, #4]
 8003a56:	4613      	mov	r3, r2
 8003a58:	009b      	lsls	r3, r3, #2
 8003a5a:	4413      	add	r3, r2
 8003a5c:	009a      	lsls	r2, r3, #2
 8003a5e:	4413      	add	r3, r2
 8003a60:	68ba      	ldr	r2, [r7, #8]
 8003a62:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a66:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003a6a:	687a      	ldr	r2, [r7, #4]
 8003a6c:	6812      	ldr	r2, [r2, #0]
 8003a6e:	61d3      	str	r3, [r2, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	69d9      	ldr	r1, [r3, #28]
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	6a1a      	ldr	r2, [r3, #32]
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	430a      	orrs	r2, r1
 8003a7e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  hi2c->Instance->OAR1 = (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1);
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	6919      	ldr	r1, [r3, #16]
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	68da      	ldr	r2, [r3, #12]
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	430a      	orrs	r2, r1
 8003a8e:	609a      	str	r2, [r3, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2);
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	6959      	ldr	r1, [r3, #20]
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	699a      	ldr	r2, [r3, #24]
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	430a      	orrs	r2, r1
 8003a9e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	681a      	ldr	r2, [r3, #0]
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	f042 0201 	orr.w	r2, r2, #1
 8003aae:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	2200      	movs	r2, #0
 8003ab4:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	2220      	movs	r2, #32
 8003aba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	2200      	movs	r2, #0
 8003ac2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	2200      	movs	r2, #0
 8003ac8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003acc:	2300      	movs	r3, #0
}
 8003ace:	4618      	mov	r0, r3
 8003ad0:	3710      	adds	r7, #16
 8003ad2:	46bd      	mov	sp, r7
 8003ad4:	bd80      	pop	{r7, pc}
 8003ad6:	bf00      	nop
 8003ad8:	431bde83 	.word	0x431bde83
 8003adc:	000186a0 	.word	0x000186a0
 8003ae0:	10624dd3 	.word	0x10624dd3

08003ae4 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003ae4:	b580      	push	{r7, lr}
 8003ae6:	b088      	sub	sp, #32
 8003ae8:	af02      	add	r7, sp, #8
 8003aea:	60f8      	str	r0, [r7, #12]
 8003aec:	607a      	str	r2, [r7, #4]
 8003aee:	461a      	mov	r2, r3
 8003af0:	460b      	mov	r3, r1
 8003af2:	817b      	strh	r3, [r7, #10]
 8003af4:	4613      	mov	r3, r2
 8003af6:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart = 0x00U;
 8003af8:	2300      	movs	r3, #0
 8003afa:	617b      	str	r3, [r7, #20]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003afc:	f7ff fa46 	bl	8002f8c <HAL_GetTick>
 8003b00:	6178      	str	r0, [r7, #20]

  if(hi2c->State == HAL_I2C_STATE_READY)
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003b08:	b2db      	uxtb	r3, r3
 8003b0a:	2b20      	cmp	r3, #32
 8003b0c:	f040 80ee 	bne.w	8003cec <HAL_I2C_Master_Transmit+0x208>
  {
    /* Wait until BUSY flag is reset */
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003b10:	697b      	ldr	r3, [r7, #20]
 8003b12:	9300      	str	r3, [sp, #0]
 8003b14:	2319      	movs	r3, #25
 8003b16:	2201      	movs	r2, #1
 8003b18:	4977      	ldr	r1, [pc, #476]	; (8003cf8 <HAL_I2C_Master_Transmit+0x214>)
 8003b1a:	68f8      	ldr	r0, [r7, #12]
 8003b1c:	f000 fc6c 	bl	80043f8 <I2C_WaitOnFlagUntilTimeout>
 8003b20:	4603      	mov	r3, r0
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d001      	beq.n	8003b2a <HAL_I2C_Master_Transmit+0x46>
    {
      return HAL_BUSY;
 8003b26:	2302      	movs	r3, #2
 8003b28:	e0e1      	b.n	8003cee <HAL_I2C_Master_Transmit+0x20a>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003b30:	2b01      	cmp	r3, #1
 8003b32:	d101      	bne.n	8003b38 <HAL_I2C_Master_Transmit+0x54>
 8003b34:	2302      	movs	r3, #2
 8003b36:	e0da      	b.n	8003cee <HAL_I2C_Master_Transmit+0x20a>
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	2201      	movs	r2, #1
 8003b3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	f003 0301 	and.w	r3, r3, #1
 8003b4a:	2b01      	cmp	r3, #1
 8003b4c:	d007      	beq.n	8003b5e <HAL_I2C_Master_Transmit+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	681a      	ldr	r2, [r3, #0]
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	f042 0201 	orr.w	r2, r2, #1
 8003b5c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	681a      	ldr	r2, [r3, #0]
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003b6c:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	2221      	movs	r2, #33	; 0x21
 8003b72:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	2210      	movs	r2, #16
 8003b7a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	2200      	movs	r2, #0
 8003b82:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	687a      	ldr	r2, [r7, #4]
 8003b88:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	893a      	ldrh	r2, [r7, #8]
 8003b8e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	4a5a      	ldr	r2, [pc, #360]	; (8003cfc <HAL_I2C_Master_Transmit+0x218>)
 8003b94:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferSize    = hi2c->XferCount;
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b9a:	b29a      	uxth	r2, r3
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	851a      	strh	r2, [r3, #40]	; 0x28

    /* Send Slave Address */
    if(I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003ba0:	8979      	ldrh	r1, [r7, #10]
 8003ba2:	697b      	ldr	r3, [r7, #20]
 8003ba4:	6a3a      	ldr	r2, [r7, #32]
 8003ba6:	68f8      	ldr	r0, [r7, #12]
 8003ba8:	f000 fadc 	bl	8004164 <I2C_MasterRequestWrite>
 8003bac:	4603      	mov	r3, r0
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d00f      	beq.n	8003bd2 <HAL_I2C_Master_Transmit+0xee>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bb6:	2b04      	cmp	r3, #4
 8003bb8:	d105      	bne.n	8003bc6 <HAL_I2C_Master_Transmit+0xe2>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	2200      	movs	r2, #0
 8003bbe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_ERROR;
 8003bc2:	2301      	movs	r3, #1
 8003bc4:	e093      	b.n	8003cee <HAL_I2C_Master_Transmit+0x20a>
      }
      else
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	2200      	movs	r2, #0
 8003bca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_TIMEOUT;
 8003bce:	2303      	movs	r3, #3
 8003bd0:	e08d      	b.n	8003cee <HAL_I2C_Master_Transmit+0x20a>
      }
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003bd2:	2300      	movs	r3, #0
 8003bd4:	613b      	str	r3, [r7, #16]
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	695b      	ldr	r3, [r3, #20]
 8003bdc:	613b      	str	r3, [r7, #16]
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	699b      	ldr	r3, [r3, #24]
 8003be4:	613b      	str	r3, [r7, #16]
 8003be6:	693b      	ldr	r3, [r7, #16]

    while(hi2c->XferSize > 0U)
 8003be8:	e066      	b.n	8003cb8 <HAL_I2C_Master_Transmit+0x1d4>
    {
      /* Wait until TXE flag is set */
      if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003bea:	697a      	ldr	r2, [r7, #20]
 8003bec:	6a39      	ldr	r1, [r7, #32]
 8003bee:	68f8      	ldr	r0, [r7, #12]
 8003bf0:	f000 fcc1 	bl	8004576 <I2C_WaitOnTXEFlagUntilTimeout>
 8003bf4:	4603      	mov	r3, r0
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d00f      	beq.n	8003c1a <HAL_I2C_Master_Transmit+0x136>
      {
        if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bfe:	2b04      	cmp	r3, #4
 8003c00:	d109      	bne.n	8003c16 <HAL_I2C_Master_Transmit+0x132>
        {
          /* Generate Stop */
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	681a      	ldr	r2, [r3, #0]
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003c10:	601a      	str	r2, [r3, #0]
          return HAL_ERROR;
 8003c12:	2301      	movs	r3, #1
 8003c14:	e06b      	b.n	8003cee <HAL_I2C_Master_Transmit+0x20a>
        }
        else
        {
          return HAL_TIMEOUT;
 8003c16:	2303      	movs	r3, #3
 8003c18:	e069      	b.n	8003cee <HAL_I2C_Master_Transmit+0x20a>
        }
      }

      /* Write data to DR */
      hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c1e:	1c59      	adds	r1, r3, #1
 8003c20:	68fa      	ldr	r2, [r7, #12]
 8003c22:	6251      	str	r1, [r2, #36]	; 0x24
 8003c24:	781a      	ldrb	r2, [r3, #0]
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	611a      	str	r2, [r3, #16]
      hi2c->XferCount--;
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c30:	b29b      	uxth	r3, r3
 8003c32:	3b01      	subs	r3, #1
 8003c34:	b29a      	uxth	r2, r3
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c3e:	3b01      	subs	r3, #1
 8003c40:	b29a      	uxth	r2, r3
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	851a      	strh	r2, [r3, #40]	; 0x28

      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	695b      	ldr	r3, [r3, #20]
 8003c4c:	f003 0304 	and.w	r3, r3, #4
 8003c50:	2b04      	cmp	r3, #4
 8003c52:	d119      	bne.n	8003c88 <HAL_I2C_Master_Transmit+0x1a4>
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d015      	beq.n	8003c88 <HAL_I2C_Master_Transmit+0x1a4>
      {
        /* Write data to DR */
        hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c60:	1c59      	adds	r1, r3, #1
 8003c62:	68fa      	ldr	r2, [r7, #12]
 8003c64:	6251      	str	r1, [r2, #36]	; 0x24
 8003c66:	781a      	ldrb	r2, [r3, #0]
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	611a      	str	r2, [r3, #16]
        hi2c->XferCount--;
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c72:	b29b      	uxth	r3, r3
 8003c74:	3b01      	subs	r3, #1
 8003c76:	b29a      	uxth	r2, r3
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c80:	3b01      	subs	r3, #1
 8003c82:	b29a      	uxth	r2, r3
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	851a      	strh	r2, [r3, #40]	; 0x28
      }
      
      /* Wait until BTF flag is set */
      if(I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003c88:	697a      	ldr	r2, [r7, #20]
 8003c8a:	6a39      	ldr	r1, [r7, #32]
 8003c8c:	68f8      	ldr	r0, [r7, #12]
 8003c8e:	f000 fcaf 	bl	80045f0 <I2C_WaitOnBTFFlagUntilTimeout>
 8003c92:	4603      	mov	r3, r0
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d00f      	beq.n	8003cb8 <HAL_I2C_Master_Transmit+0x1d4>
      {
        if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c9c:	2b04      	cmp	r3, #4
 8003c9e:	d109      	bne.n	8003cb4 <HAL_I2C_Master_Transmit+0x1d0>
        {
          /* Generate Stop */
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	681a      	ldr	r2, [r3, #0]
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003cae:	601a      	str	r2, [r3, #0]
          return HAL_ERROR;
 8003cb0:	2301      	movs	r3, #1
 8003cb2:	e01c      	b.n	8003cee <HAL_I2C_Master_Transmit+0x20a>
        }
        else
        {
          return HAL_TIMEOUT;
 8003cb4:	2303      	movs	r3, #3
 8003cb6:	e01a      	b.n	8003cee <HAL_I2C_Master_Transmit+0x20a>
    while(hi2c->XferSize > 0U)
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d194      	bne.n	8003bea <HAL_I2C_Master_Transmit+0x106>
        }
      }
    }

    /* Generate Stop */
    hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	681a      	ldr	r2, [r3, #0]
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003cce:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	2220      	movs	r2, #32
 8003cd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	2200      	movs	r2, #0
 8003cdc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    
    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	2200      	movs	r2, #0
 8003ce4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003ce8:	2300      	movs	r3, #0
 8003cea:	e000      	b.n	8003cee <HAL_I2C_Master_Transmit+0x20a>
  }
  else
  {
    return HAL_BUSY;
 8003cec:	2302      	movs	r3, #2
  }
}
 8003cee:	4618      	mov	r0, r3
 8003cf0:	3718      	adds	r7, #24
 8003cf2:	46bd      	mov	sp, r7
 8003cf4:	bd80      	pop	{r7, pc}
 8003cf6:	bf00      	nop
 8003cf8:	00100002 	.word	0x00100002
 8003cfc:	ffff0000 	.word	0xffff0000

08003d00 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003d00:	b580      	push	{r7, lr}
 8003d02:	b08c      	sub	sp, #48	; 0x30
 8003d04:	af02      	add	r7, sp, #8
 8003d06:	60f8      	str	r0, [r7, #12]
 8003d08:	607a      	str	r2, [r7, #4]
 8003d0a:	461a      	mov	r2, r3
 8003d0c:	460b      	mov	r3, r1
 8003d0e:	817b      	strh	r3, [r7, #10]
 8003d10:	4613      	mov	r3, r2
 8003d12:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart = 0x00U;
 8003d14:	2300      	movs	r3, #0
 8003d16:	627b      	str	r3, [r7, #36]	; 0x24

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003d18:	f7ff f938 	bl	8002f8c <HAL_GetTick>
 8003d1c:	6278      	str	r0, [r7, #36]	; 0x24

  if(hi2c->State == HAL_I2C_STATE_READY)
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d24:	b2db      	uxtb	r3, r3
 8003d26:	2b20      	cmp	r3, #32
 8003d28:	f040 8215 	bne.w	8004156 <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003d2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d2e:	9300      	str	r3, [sp, #0]
 8003d30:	2319      	movs	r3, #25
 8003d32:	2201      	movs	r2, #1
 8003d34:	4985      	ldr	r1, [pc, #532]	; (8003f4c <HAL_I2C_Master_Receive+0x24c>)
 8003d36:	68f8      	ldr	r0, [r7, #12]
 8003d38:	f000 fb5e 	bl	80043f8 <I2C_WaitOnFlagUntilTimeout>
 8003d3c:	4603      	mov	r3, r0
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d001      	beq.n	8003d46 <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 8003d42:	2302      	movs	r3, #2
 8003d44:	e208      	b.n	8004158 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003d4c:	2b01      	cmp	r3, #1
 8003d4e:	d101      	bne.n	8003d54 <HAL_I2C_Master_Receive+0x54>
 8003d50:	2302      	movs	r3, #2
 8003d52:	e201      	b.n	8004158 <HAL_I2C_Master_Receive+0x458>
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	2201      	movs	r2, #1
 8003d58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	f003 0301 	and.w	r3, r3, #1
 8003d66:	2b01      	cmp	r3, #1
 8003d68:	d007      	beq.n	8003d7a <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	681a      	ldr	r2, [r3, #0]
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	f042 0201 	orr.w	r2, r2, #1
 8003d78:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	681a      	ldr	r2, [r3, #0]
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003d88:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	2222      	movs	r2, #34	; 0x22
 8003d8e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	2210      	movs	r2, #16
 8003d96:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	2200      	movs	r2, #0
 8003d9e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	687a      	ldr	r2, [r7, #4]
 8003da4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	893a      	ldrh	r2, [r7, #8]
 8003daa:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	4a68      	ldr	r2, [pc, #416]	; (8003f50 <HAL_I2C_Master_Receive+0x250>)
 8003db0:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferSize    = hi2c->XferCount;
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003db6:	b29a      	uxth	r2, r3
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	851a      	strh	r2, [r3, #40]	; 0x28

    /* Send Slave Address */
    if(I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003dbc:	8979      	ldrh	r1, [r7, #10]
 8003dbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dc0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003dc2:	68f8      	ldr	r0, [r7, #12]
 8003dc4:	f000 fa50 	bl	8004268 <I2C_MasterRequestRead>
 8003dc8:	4603      	mov	r3, r0
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d00f      	beq.n	8003dee <HAL_I2C_Master_Receive+0xee>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dd2:	2b04      	cmp	r3, #4
 8003dd4:	d105      	bne.n	8003de2 <HAL_I2C_Master_Receive+0xe2>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	2200      	movs	r2, #0
 8003dda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_ERROR;
 8003dde:	2301      	movs	r3, #1
 8003de0:	e1ba      	b.n	8004158 <HAL_I2C_Master_Receive+0x458>
      }
      else
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	2200      	movs	r2, #0
 8003de6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_TIMEOUT;
 8003dea:	2303      	movs	r3, #3
 8003dec:	e1b4      	b.n	8004158 <HAL_I2C_Master_Receive+0x458>
      }
    }

    if(hi2c->XferSize == 0U)
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d113      	bne.n	8003e1e <HAL_I2C_Master_Receive+0x11e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003df6:	2300      	movs	r3, #0
 8003df8:	623b      	str	r3, [r7, #32]
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	695b      	ldr	r3, [r3, #20]
 8003e00:	623b      	str	r3, [r7, #32]
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	699b      	ldr	r3, [r3, #24]
 8003e08:	623b      	str	r3, [r7, #32]
 8003e0a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	681a      	ldr	r2, [r3, #0]
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003e1a:	601a      	str	r2, [r3, #0]
 8003e1c:	e188      	b.n	8004130 <HAL_I2C_Master_Receive+0x430>
    }
    else if(hi2c->XferSize == 1U)
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e22:	2b01      	cmp	r3, #1
 8003e24:	d11b      	bne.n	8003e5e <HAL_I2C_Master_Receive+0x15e>
    {
      /* Disable Acknowledge */
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	681a      	ldr	r2, [r3, #0]
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003e34:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003e36:	2300      	movs	r3, #0
 8003e38:	61fb      	str	r3, [r7, #28]
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	695b      	ldr	r3, [r3, #20]
 8003e40:	61fb      	str	r3, [r7, #28]
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	699b      	ldr	r3, [r3, #24]
 8003e48:	61fb      	str	r3, [r7, #28]
 8003e4a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	681a      	ldr	r2, [r3, #0]
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003e5a:	601a      	str	r2, [r3, #0]
 8003e5c:	e168      	b.n	8004130 <HAL_I2C_Master_Receive+0x430>
    }
    else if(hi2c->XferSize == 2U)
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e62:	2b02      	cmp	r3, #2
 8003e64:	d11b      	bne.n	8003e9e <HAL_I2C_Master_Receive+0x19e>
    {
      /* Disable Acknowledge */
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	681a      	ldr	r2, [r3, #0]
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003e74:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      hi2c->Instance->CR1 |= I2C_CR1_POS;
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	681a      	ldr	r2, [r3, #0]
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003e84:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003e86:	2300      	movs	r3, #0
 8003e88:	61bb      	str	r3, [r7, #24]
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	695b      	ldr	r3, [r3, #20]
 8003e90:	61bb      	str	r3, [r7, #24]
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	699b      	ldr	r3, [r3, #24]
 8003e98:	61bb      	str	r3, [r7, #24]
 8003e9a:	69bb      	ldr	r3, [r7, #24]
 8003e9c:	e148      	b.n	8004130 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	681a      	ldr	r2, [r3, #0]
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003eac:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003eae:	2300      	movs	r3, #0
 8003eb0:	617b      	str	r3, [r7, #20]
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	695b      	ldr	r3, [r3, #20]
 8003eb8:	617b      	str	r3, [r7, #20]
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	699b      	ldr	r3, [r3, #24]
 8003ec0:	617b      	str	r3, [r7, #20]
 8003ec2:	697b      	ldr	r3, [r7, #20]
    }

    while(hi2c->XferSize > 0U)
 8003ec4:	e134      	b.n	8004130 <HAL_I2C_Master_Receive+0x430>
    {
      if(hi2c->XferSize <= 3U)
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003eca:	2b03      	cmp	r3, #3
 8003ecc:	f200 80eb 	bhi.w	80040a6 <HAL_I2C_Master_Receive+0x3a6>
      {
        /* One byte */
        if(hi2c->XferSize == 1U)
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ed4:	2b01      	cmp	r3, #1
 8003ed6:	d127      	bne.n	8003f28 <HAL_I2C_Master_Receive+0x228>
        {
          /* Wait until RXNE flag is set */
          if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)      
 8003ed8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003eda:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003edc:	68f8      	ldr	r0, [r7, #12]
 8003ede:	f000 fbc4 	bl	800466a <I2C_WaitOnRXNEFlagUntilTimeout>
 8003ee2:	4603      	mov	r3, r0
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d007      	beq.n	8003ef8 <HAL_I2C_Master_Receive+0x1f8>
          {
            if(hi2c->ErrorCode == HAL_I2C_ERROR_TIMEOUT)
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003eec:	2b20      	cmp	r3, #32
 8003eee:	d101      	bne.n	8003ef4 <HAL_I2C_Master_Receive+0x1f4>
            {
              return HAL_TIMEOUT;
 8003ef0:	2303      	movs	r3, #3
 8003ef2:	e131      	b.n	8004158 <HAL_I2C_Master_Receive+0x458>
            }
            else
            {
              return HAL_ERROR;
 8003ef4:	2301      	movs	r3, #1
 8003ef6:	e12f      	b.n	8004158 <HAL_I2C_Master_Receive+0x458>
            }
          }

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	6918      	ldr	r0, [r3, #16]
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f02:	1c59      	adds	r1, r3, #1
 8003f04:	68fa      	ldr	r2, [r7, #12]
 8003f06:	6251      	str	r1, [r2, #36]	; 0x24
 8003f08:	b2c2      	uxtb	r2, r0
 8003f0a:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f10:	3b01      	subs	r3, #1
 8003f12:	b29a      	uxth	r2, r3
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f1c:	b29b      	uxth	r3, r3
 8003f1e:	3b01      	subs	r3, #1
 8003f20:	b29a      	uxth	r2, r3
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003f26:	e103      	b.n	8004130 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if(hi2c->XferSize == 2U)
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f2c:	2b02      	cmp	r3, #2
 8003f2e:	d14a      	bne.n	8003fc6 <HAL_I2C_Master_Receive+0x2c6>
        {
          /* Wait until BTF flag is set */
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003f30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f32:	9300      	str	r3, [sp, #0]
 8003f34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f36:	2200      	movs	r2, #0
 8003f38:	4906      	ldr	r1, [pc, #24]	; (8003f54 <HAL_I2C_Master_Receive+0x254>)
 8003f3a:	68f8      	ldr	r0, [r7, #12]
 8003f3c:	f000 fa5c 	bl	80043f8 <I2C_WaitOnFlagUntilTimeout>
 8003f40:	4603      	mov	r3, r0
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d008      	beq.n	8003f58 <HAL_I2C_Master_Receive+0x258>
          {
            return HAL_TIMEOUT;
 8003f46:	2303      	movs	r3, #3
 8003f48:	e106      	b.n	8004158 <HAL_I2C_Master_Receive+0x458>
 8003f4a:	bf00      	nop
 8003f4c:	00100002 	.word	0x00100002
 8003f50:	ffff0000 	.word	0xffff0000
 8003f54:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	681a      	ldr	r2, [r3, #0]
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003f66:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	6918      	ldr	r0, [r3, #16]
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f72:	1c59      	adds	r1, r3, #1
 8003f74:	68fa      	ldr	r2, [r7, #12]
 8003f76:	6251      	str	r1, [r2, #36]	; 0x24
 8003f78:	b2c2      	uxtb	r2, r0
 8003f7a:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f80:	3b01      	subs	r3, #1
 8003f82:	b29a      	uxth	r2, r3
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f8c:	b29b      	uxth	r3, r3
 8003f8e:	3b01      	subs	r3, #1
 8003f90:	b29a      	uxth	r2, r3
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	6918      	ldr	r0, [r3, #16]
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fa0:	1c59      	adds	r1, r3, #1
 8003fa2:	68fa      	ldr	r2, [r7, #12]
 8003fa4:	6251      	str	r1, [r2, #36]	; 0x24
 8003fa6:	b2c2      	uxtb	r2, r0
 8003fa8:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003fae:	3b01      	subs	r3, #1
 8003fb0:	b29a      	uxth	r2, r3
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003fba:	b29b      	uxth	r3, r3
 8003fbc:	3b01      	subs	r3, #1
 8003fbe:	b29a      	uxth	r2, r3
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003fc4:	e0b4      	b.n	8004130 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003fc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fc8:	9300      	str	r3, [sp, #0]
 8003fca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003fcc:	2200      	movs	r2, #0
 8003fce:	4964      	ldr	r1, [pc, #400]	; (8004160 <HAL_I2C_Master_Receive+0x460>)
 8003fd0:	68f8      	ldr	r0, [r7, #12]
 8003fd2:	f000 fa11 	bl	80043f8 <I2C_WaitOnFlagUntilTimeout>
 8003fd6:	4603      	mov	r3, r0
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d001      	beq.n	8003fe0 <HAL_I2C_Master_Receive+0x2e0>
          {
            return HAL_TIMEOUT;
 8003fdc:	2303      	movs	r3, #3
 8003fde:	e0bb      	b.n	8004158 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	681a      	ldr	r2, [r3, #0]
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003fee:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	6918      	ldr	r0, [r3, #16]
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ffa:	1c59      	adds	r1, r3, #1
 8003ffc:	68fa      	ldr	r2, [r7, #12]
 8003ffe:	6251      	str	r1, [r2, #36]	; 0x24
 8004000:	b2c2      	uxtb	r2, r0
 8004002:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004008:	3b01      	subs	r3, #1
 800400a:	b29a      	uxth	r2, r3
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004014:	b29b      	uxth	r3, r3
 8004016:	3b01      	subs	r3, #1
 8004018:	b29a      	uxth	r2, r3
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800401e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004020:	9300      	str	r3, [sp, #0]
 8004022:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004024:	2200      	movs	r2, #0
 8004026:	494e      	ldr	r1, [pc, #312]	; (8004160 <HAL_I2C_Master_Receive+0x460>)
 8004028:	68f8      	ldr	r0, [r7, #12]
 800402a:	f000 f9e5 	bl	80043f8 <I2C_WaitOnFlagUntilTimeout>
 800402e:	4603      	mov	r3, r0
 8004030:	2b00      	cmp	r3, #0
 8004032:	d001      	beq.n	8004038 <HAL_I2C_Master_Receive+0x338>
          {
            return HAL_TIMEOUT;
 8004034:	2303      	movs	r3, #3
 8004036:	e08f      	b.n	8004158 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	681a      	ldr	r2, [r3, #0]
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004046:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	6918      	ldr	r0, [r3, #16]
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004052:	1c59      	adds	r1, r3, #1
 8004054:	68fa      	ldr	r2, [r7, #12]
 8004056:	6251      	str	r1, [r2, #36]	; 0x24
 8004058:	b2c2      	uxtb	r2, r0
 800405a:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004060:	3b01      	subs	r3, #1
 8004062:	b29a      	uxth	r2, r3
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800406c:	b29b      	uxth	r3, r3
 800406e:	3b01      	subs	r3, #1
 8004070:	b29a      	uxth	r2, r3
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	6918      	ldr	r0, [r3, #16]
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004080:	1c59      	adds	r1, r3, #1
 8004082:	68fa      	ldr	r2, [r7, #12]
 8004084:	6251      	str	r1, [r2, #36]	; 0x24
 8004086:	b2c2      	uxtb	r2, r0
 8004088:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800408e:	3b01      	subs	r3, #1
 8004090:	b29a      	uxth	r2, r3
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800409a:	b29b      	uxth	r3, r3
 800409c:	3b01      	subs	r3, #1
 800409e:	b29a      	uxth	r2, r3
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	855a      	strh	r2, [r3, #42]	; 0x2a
 80040a4:	e044      	b.n	8004130 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)      
 80040a6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80040a8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80040aa:	68f8      	ldr	r0, [r7, #12]
 80040ac:	f000 fadd 	bl	800466a <I2C_WaitOnRXNEFlagUntilTimeout>
 80040b0:	4603      	mov	r3, r0
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d007      	beq.n	80040c6 <HAL_I2C_Master_Receive+0x3c6>
        {
          if(hi2c->ErrorCode == HAL_I2C_ERROR_TIMEOUT)
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040ba:	2b20      	cmp	r3, #32
 80040bc:	d101      	bne.n	80040c2 <HAL_I2C_Master_Receive+0x3c2>
          {
            return HAL_TIMEOUT;
 80040be:	2303      	movs	r3, #3
 80040c0:	e04a      	b.n	8004158 <HAL_I2C_Master_Receive+0x458>
          }
          else
          {
            return HAL_ERROR;
 80040c2:	2301      	movs	r3, #1
 80040c4:	e048      	b.n	8004158 <HAL_I2C_Master_Receive+0x458>
          }
        }

        /* Read data from DR */
        (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	6918      	ldr	r0, [r3, #16]
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040d0:	1c59      	adds	r1, r3, #1
 80040d2:	68fa      	ldr	r2, [r7, #12]
 80040d4:	6251      	str	r1, [r2, #36]	; 0x24
 80040d6:	b2c2      	uxtb	r2, r0
 80040d8:	701a      	strb	r2, [r3, #0]
        hi2c->XferSize--;
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80040de:	3b01      	subs	r3, #1
 80040e0:	b29a      	uxth	r2, r3
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80040ea:	b29b      	uxth	r3, r3
 80040ec:	3b01      	subs	r3, #1
 80040ee:	b29a      	uxth	r2, r3
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	855a      	strh	r2, [r3, #42]	; 0x2a

        if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	695b      	ldr	r3, [r3, #20]
 80040fa:	f003 0304 	and.w	r3, r3, #4
 80040fe:	2b04      	cmp	r3, #4
 8004100:	d116      	bne.n	8004130 <HAL_I2C_Master_Receive+0x430>
        {
          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	6918      	ldr	r0, [r3, #16]
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800410c:	1c59      	adds	r1, r3, #1
 800410e:	68fa      	ldr	r2, [r7, #12]
 8004110:	6251      	str	r1, [r2, #36]	; 0x24
 8004112:	b2c2      	uxtb	r2, r0
 8004114:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800411a:	3b01      	subs	r3, #1
 800411c:	b29a      	uxth	r2, r3
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004126:	b29b      	uxth	r3, r3
 8004128:	3b01      	subs	r3, #1
 800412a:	b29a      	uxth	r2, r3
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while(hi2c->XferSize > 0U)
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004134:	2b00      	cmp	r3, #0
 8004136:	f47f aec6 	bne.w	8003ec6 <HAL_I2C_Master_Receive+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	2220      	movs	r2, #32
 800413e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	2200      	movs	r2, #0
 8004146:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	2200      	movs	r2, #0
 800414e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004152:	2300      	movs	r3, #0
 8004154:	e000      	b.n	8004158 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 8004156:	2302      	movs	r3, #2
  }
}
 8004158:	4618      	mov	r0, r3
 800415a:	3728      	adds	r7, #40	; 0x28
 800415c:	46bd      	mov	sp, r7
 800415e:	bd80      	pop	{r7, pc}
 8004160:	00010004 	.word	0x00010004

08004164 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004164:	b580      	push	{r7, lr}
 8004166:	b088      	sub	sp, #32
 8004168:	af02      	add	r7, sp, #8
 800416a:	60f8      	str	r0, [r7, #12]
 800416c:	607a      	str	r2, [r7, #4]
 800416e:	603b      	str	r3, [r7, #0]
 8004170:	460b      	mov	r3, r1
 8004172:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004178:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800417a:	697b      	ldr	r3, [r7, #20]
 800417c:	2b04      	cmp	r3, #4
 800417e:	d006      	beq.n	800418e <I2C_MasterRequestWrite+0x2a>
 8004180:	697b      	ldr	r3, [r7, #20]
 8004182:	2b01      	cmp	r3, #1
 8004184:	d003      	beq.n	800418e <I2C_MasterRequestWrite+0x2a>
 8004186:	697b      	ldr	r3, [r7, #20]
 8004188:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800418c:	d108      	bne.n	80041a0 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    hi2c->Instance->CR1 |= I2C_CR1_START;
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	681a      	ldr	r2, [r3, #0]
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800419c:	601a      	str	r2, [r3, #0]
 800419e:	e00b      	b.n	80041b8 <I2C_MasterRequestWrite+0x54>
  }
  else if(hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041a4:	2b12      	cmp	r3, #18
 80041a6:	d107      	bne.n	80041b8 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    hi2c->Instance->CR1 |= I2C_CR1_START;
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	681a      	ldr	r2, [r3, #0]
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80041b6:	601a      	str	r2, [r3, #0]
  }

  /* Wait until SB flag is set */
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80041b8:	683b      	ldr	r3, [r7, #0]
 80041ba:	9300      	str	r3, [sp, #0]
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	2200      	movs	r2, #0
 80041c0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80041c4:	68f8      	ldr	r0, [r7, #12]
 80041c6:	f000 f917 	bl	80043f8 <I2C_WaitOnFlagUntilTimeout>
 80041ca:	4603      	mov	r3, r0
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d001      	beq.n	80041d4 <I2C_MasterRequestWrite+0x70>
  {
    return HAL_TIMEOUT;
 80041d0:	2303      	movs	r3, #3
 80041d2:	e041      	b.n	8004258 <I2C_MasterRequestWrite+0xf4>
  }

  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	691b      	ldr	r3, [r3, #16]
 80041d8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80041dc:	d108      	bne.n	80041f0 <I2C_MasterRequestWrite+0x8c>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80041de:	897b      	ldrh	r3, [r7, #10]
 80041e0:	b2db      	uxtb	r3, r3
 80041e2:	461a      	mov	r2, r3
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80041ec:	611a      	str	r2, [r3, #16]
 80041ee:	e021      	b.n	8004234 <I2C_MasterRequestWrite+0xd0>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80041f0:	897b      	ldrh	r3, [r7, #10]
 80041f2:	11db      	asrs	r3, r3, #7
 80041f4:	b2db      	uxtb	r3, r3
 80041f6:	f003 0306 	and.w	r3, r3, #6
 80041fa:	b2db      	uxtb	r3, r3
 80041fc:	f063 030f 	orn	r3, r3, #15
 8004200:	b2da      	uxtb	r2, r3
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004208:	683b      	ldr	r3, [r7, #0]
 800420a:	687a      	ldr	r2, [r7, #4]
 800420c:	4914      	ldr	r1, [pc, #80]	; (8004260 <I2C_MasterRequestWrite+0xfc>)
 800420e:	68f8      	ldr	r0, [r7, #12]
 8004210:	f000 f943 	bl	800449a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004214:	4603      	mov	r3, r0
 8004216:	2b00      	cmp	r3, #0
 8004218:	d007      	beq.n	800422a <I2C_MasterRequestWrite+0xc6>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800421e:	2b04      	cmp	r3, #4
 8004220:	d101      	bne.n	8004226 <I2C_MasterRequestWrite+0xc2>
      {
        return HAL_ERROR;
 8004222:	2301      	movs	r3, #1
 8004224:	e018      	b.n	8004258 <I2C_MasterRequestWrite+0xf4>
      }
      else
      {
        return HAL_TIMEOUT;
 8004226:	2303      	movs	r3, #3
 8004228:	e016      	b.n	8004258 <I2C_MasterRequestWrite+0xf4>
      }
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800422a:	897b      	ldrh	r3, [r7, #10]
 800422c:	b2da      	uxtb	r2, r3
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004234:	683b      	ldr	r3, [r7, #0]
 8004236:	687a      	ldr	r2, [r7, #4]
 8004238:	490a      	ldr	r1, [pc, #40]	; (8004264 <I2C_MasterRequestWrite+0x100>)
 800423a:	68f8      	ldr	r0, [r7, #12]
 800423c:	f000 f92d 	bl	800449a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004240:	4603      	mov	r3, r0
 8004242:	2b00      	cmp	r3, #0
 8004244:	d007      	beq.n	8004256 <I2C_MasterRequestWrite+0xf2>
  {
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800424a:	2b04      	cmp	r3, #4
 800424c:	d101      	bne.n	8004252 <I2C_MasterRequestWrite+0xee>
    {
      return HAL_ERROR;
 800424e:	2301      	movs	r3, #1
 8004250:	e002      	b.n	8004258 <I2C_MasterRequestWrite+0xf4>
    }
    else
    {
      return HAL_TIMEOUT;
 8004252:	2303      	movs	r3, #3
 8004254:	e000      	b.n	8004258 <I2C_MasterRequestWrite+0xf4>
    }
  }

  return HAL_OK;
 8004256:	2300      	movs	r3, #0
}
 8004258:	4618      	mov	r0, r3
 800425a:	3718      	adds	r7, #24
 800425c:	46bd      	mov	sp, r7
 800425e:	bd80      	pop	{r7, pc}
 8004260:	00010008 	.word	0x00010008
 8004264:	00010002 	.word	0x00010002

08004268 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004268:	b580      	push	{r7, lr}
 800426a:	b088      	sub	sp, #32
 800426c:	af02      	add	r7, sp, #8
 800426e:	60f8      	str	r0, [r7, #12]
 8004270:	607a      	str	r2, [r7, #4]
 8004272:	603b      	str	r3, [r7, #0]
 8004274:	460b      	mov	r3, r1
 8004276:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800427c:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  hi2c->Instance->CR1 |= I2C_CR1_ACK;
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	681a      	ldr	r2, [r3, #0]
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800428c:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800428e:	697b      	ldr	r3, [r7, #20]
 8004290:	2b04      	cmp	r3, #4
 8004292:	d006      	beq.n	80042a2 <I2C_MasterRequestRead+0x3a>
 8004294:	697b      	ldr	r3, [r7, #20]
 8004296:	2b01      	cmp	r3, #1
 8004298:	d003      	beq.n	80042a2 <I2C_MasterRequestRead+0x3a>
 800429a:	697b      	ldr	r3, [r7, #20]
 800429c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80042a0:	d108      	bne.n	80042b4 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    hi2c->Instance->CR1 |= I2C_CR1_START;
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	681a      	ldr	r2, [r3, #0]
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80042b0:	601a      	str	r2, [r3, #0]
 80042b2:	e00b      	b.n	80042cc <I2C_MasterRequestRead+0x64>
  }
  else if(hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042b8:	2b11      	cmp	r3, #17
 80042ba:	d107      	bne.n	80042cc <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    hi2c->Instance->CR1 |= I2C_CR1_START;
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	681a      	ldr	r2, [r3, #0]
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80042ca:	601a      	str	r2, [r3, #0]
  }

  /* Wait until SB flag is set */
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80042cc:	683b      	ldr	r3, [r7, #0]
 80042ce:	9300      	str	r3, [sp, #0]
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	2200      	movs	r2, #0
 80042d4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80042d8:	68f8      	ldr	r0, [r7, #12]
 80042da:	f000 f88d 	bl	80043f8 <I2C_WaitOnFlagUntilTimeout>
 80042de:	4603      	mov	r3, r0
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d001      	beq.n	80042e8 <I2C_MasterRequestRead+0x80>
  {
    return HAL_TIMEOUT;
 80042e4:	2303      	movs	r3, #3
 80042e6:	e07f      	b.n	80043e8 <I2C_MasterRequestRead+0x180>
  }

  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	691b      	ldr	r3, [r3, #16]
 80042ec:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80042f0:	d108      	bne.n	8004304 <I2C_MasterRequestRead+0x9c>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80042f2:	897b      	ldrh	r3, [r7, #10]
 80042f4:	b2db      	uxtb	r3, r3
 80042f6:	f043 0301 	orr.w	r3, r3, #1
 80042fa:	b2da      	uxtb	r2, r3
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	611a      	str	r2, [r3, #16]
 8004302:	e05f      	b.n	80043c4 <I2C_MasterRequestRead+0x15c>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004304:	897b      	ldrh	r3, [r7, #10]
 8004306:	11db      	asrs	r3, r3, #7
 8004308:	b2db      	uxtb	r3, r3
 800430a:	f003 0306 	and.w	r3, r3, #6
 800430e:	b2db      	uxtb	r3, r3
 8004310:	f063 030f 	orn	r3, r3, #15
 8004314:	b2da      	uxtb	r2, r3
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800431c:	683b      	ldr	r3, [r7, #0]
 800431e:	687a      	ldr	r2, [r7, #4]
 8004320:	4933      	ldr	r1, [pc, #204]	; (80043f0 <I2C_MasterRequestRead+0x188>)
 8004322:	68f8      	ldr	r0, [r7, #12]
 8004324:	f000 f8b9 	bl	800449a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004328:	4603      	mov	r3, r0
 800432a:	2b00      	cmp	r3, #0
 800432c:	d007      	beq.n	800433e <I2C_MasterRequestRead+0xd6>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004332:	2b04      	cmp	r3, #4
 8004334:	d101      	bne.n	800433a <I2C_MasterRequestRead+0xd2>
      {
        return HAL_ERROR;
 8004336:	2301      	movs	r3, #1
 8004338:	e056      	b.n	80043e8 <I2C_MasterRequestRead+0x180>
      }
      else
      {
        return HAL_TIMEOUT;
 800433a:	2303      	movs	r3, #3
 800433c:	e054      	b.n	80043e8 <I2C_MasterRequestRead+0x180>
      }
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800433e:	897b      	ldrh	r3, [r7, #10]
 8004340:	b2da      	uxtb	r2, r3
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004348:	683b      	ldr	r3, [r7, #0]
 800434a:	687a      	ldr	r2, [r7, #4]
 800434c:	4929      	ldr	r1, [pc, #164]	; (80043f4 <I2C_MasterRequestRead+0x18c>)
 800434e:	68f8      	ldr	r0, [r7, #12]
 8004350:	f000 f8a3 	bl	800449a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004354:	4603      	mov	r3, r0
 8004356:	2b00      	cmp	r3, #0
 8004358:	d007      	beq.n	800436a <I2C_MasterRequestRead+0x102>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800435e:	2b04      	cmp	r3, #4
 8004360:	d101      	bne.n	8004366 <I2C_MasterRequestRead+0xfe>
      {
        return HAL_ERROR;
 8004362:	2301      	movs	r3, #1
 8004364:	e040      	b.n	80043e8 <I2C_MasterRequestRead+0x180>
      }
      else
      {
        return HAL_TIMEOUT;
 8004366:	2303      	movs	r3, #3
 8004368:	e03e      	b.n	80043e8 <I2C_MasterRequestRead+0x180>
      }
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800436a:	2300      	movs	r3, #0
 800436c:	613b      	str	r3, [r7, #16]
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	695b      	ldr	r3, [r3, #20]
 8004374:	613b      	str	r3, [r7, #16]
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	699b      	ldr	r3, [r3, #24]
 800437c:	613b      	str	r3, [r7, #16]
 800437e:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    hi2c->Instance->CR1 |= I2C_CR1_START;
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	681a      	ldr	r2, [r3, #0]
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800438e:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004390:	683b      	ldr	r3, [r7, #0]
 8004392:	9300      	str	r3, [sp, #0]
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	2200      	movs	r2, #0
 8004398:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800439c:	68f8      	ldr	r0, [r7, #12]
 800439e:	f000 f82b 	bl	80043f8 <I2C_WaitOnFlagUntilTimeout>
 80043a2:	4603      	mov	r3, r0
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d001      	beq.n	80043ac <I2C_MasterRequestRead+0x144>
    {
      return HAL_TIMEOUT;
 80043a8:	2303      	movs	r3, #3
 80043aa:	e01d      	b.n	80043e8 <I2C_MasterRequestRead+0x180>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 80043ac:	897b      	ldrh	r3, [r7, #10]
 80043ae:	11db      	asrs	r3, r3, #7
 80043b0:	b2db      	uxtb	r3, r3
 80043b2:	f003 0306 	and.w	r3, r3, #6
 80043b6:	b2db      	uxtb	r3, r3
 80043b8:	f063 030e 	orn	r3, r3, #14
 80043bc:	b2da      	uxtb	r2, r3
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80043c4:	683b      	ldr	r3, [r7, #0]
 80043c6:	687a      	ldr	r2, [r7, #4]
 80043c8:	490a      	ldr	r1, [pc, #40]	; (80043f4 <I2C_MasterRequestRead+0x18c>)
 80043ca:	68f8      	ldr	r0, [r7, #12]
 80043cc:	f000 f865 	bl	800449a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80043d0:	4603      	mov	r3, r0
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d007      	beq.n	80043e6 <I2C_MasterRequestRead+0x17e>
  {
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043da:	2b04      	cmp	r3, #4
 80043dc:	d101      	bne.n	80043e2 <I2C_MasterRequestRead+0x17a>
    {
      return HAL_ERROR;
 80043de:	2301      	movs	r3, #1
 80043e0:	e002      	b.n	80043e8 <I2C_MasterRequestRead+0x180>
    }
    else
    {
      return HAL_TIMEOUT;
 80043e2:	2303      	movs	r3, #3
 80043e4:	e000      	b.n	80043e8 <I2C_MasterRequestRead+0x180>
    }
  }

  return HAL_OK;
 80043e6:	2300      	movs	r3, #0
}
 80043e8:	4618      	mov	r0, r3
 80043ea:	3718      	adds	r7, #24
 80043ec:	46bd      	mov	sp, r7
 80043ee:	bd80      	pop	{r7, pc}
 80043f0:	00010008 	.word	0x00010008
 80043f4:	00010002 	.word	0x00010002

080043f8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80043f8:	b580      	push	{r7, lr}
 80043fa:	b084      	sub	sp, #16
 80043fc:	af00      	add	r7, sp, #0
 80043fe:	60f8      	str	r0, [r7, #12]
 8004400:	60b9      	str	r1, [r7, #8]
 8004402:	603b      	str	r3, [r7, #0]
 8004404:	4613      	mov	r3, r2
 8004406:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_I2C_GET_FLAG(hi2c, Flag) ? SET : RESET) == Status) 
 8004408:	e01f      	b.n	800444a <I2C_WaitOnFlagUntilTimeout+0x52>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 800440a:	683b      	ldr	r3, [r7, #0]
 800440c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004410:	d01b      	beq.n	800444a <I2C_WaitOnFlagUntilTimeout+0x52>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8004412:	683b      	ldr	r3, [r7, #0]
 8004414:	2b00      	cmp	r3, #0
 8004416:	d007      	beq.n	8004428 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004418:	f7fe fdb8 	bl	8002f8c <HAL_GetTick>
 800441c:	4602      	mov	r2, r0
 800441e:	69bb      	ldr	r3, [r7, #24]
 8004420:	1ad3      	subs	r3, r2, r3
 8004422:	683a      	ldr	r2, [r7, #0]
 8004424:	429a      	cmp	r2, r3
 8004426:	d210      	bcs.n	800444a <I2C_WaitOnFlagUntilTimeout+0x52>
      {
        hi2c->PreviousState = I2C_STATE_NONE;
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	2200      	movs	r2, #0
 800442c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	2220      	movs	r2, #32
 8004432:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	2200      	movs	r2, #0
 800443a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	2200      	movs	r2, #0
 8004442:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_TIMEOUT;
 8004446:	2303      	movs	r3, #3
 8004448:	e023      	b.n	8004492 <I2C_WaitOnFlagUntilTimeout+0x9a>
  while((__HAL_I2C_GET_FLAG(hi2c, Flag) ? SET : RESET) == Status) 
 800444a:	68bb      	ldr	r3, [r7, #8]
 800444c:	0c1b      	lsrs	r3, r3, #16
 800444e:	b2db      	uxtb	r3, r3
 8004450:	2b01      	cmp	r3, #1
 8004452:	d10d      	bne.n	8004470 <I2C_WaitOnFlagUntilTimeout+0x78>
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	695b      	ldr	r3, [r3, #20]
 800445a:	43da      	mvns	r2, r3
 800445c:	68bb      	ldr	r3, [r7, #8]
 800445e:	4013      	ands	r3, r2
 8004460:	b29b      	uxth	r3, r3
 8004462:	2b00      	cmp	r3, #0
 8004464:	bf0c      	ite	eq
 8004466:	2301      	moveq	r3, #1
 8004468:	2300      	movne	r3, #0
 800446a:	b2db      	uxtb	r3, r3
 800446c:	461a      	mov	r2, r3
 800446e:	e00c      	b.n	800448a <I2C_WaitOnFlagUntilTimeout+0x92>
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	699b      	ldr	r3, [r3, #24]
 8004476:	43da      	mvns	r2, r3
 8004478:	68bb      	ldr	r3, [r7, #8]
 800447a:	4013      	ands	r3, r2
 800447c:	b29b      	uxth	r3, r3
 800447e:	2b00      	cmp	r3, #0
 8004480:	bf0c      	ite	eq
 8004482:	2301      	moveq	r3, #1
 8004484:	2300      	movne	r3, #0
 8004486:	b2db      	uxtb	r3, r3
 8004488:	461a      	mov	r2, r3
 800448a:	79fb      	ldrb	r3, [r7, #7]
 800448c:	429a      	cmp	r2, r3
 800448e:	d0bc      	beq.n	800440a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  
  return HAL_OK;
 8004490:	2300      	movs	r3, #0
}
 8004492:	4618      	mov	r0, r3
 8004494:	3710      	adds	r7, #16
 8004496:	46bd      	mov	sp, r7
 8004498:	bd80      	pop	{r7, pc}

0800449a <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800449a:	b580      	push	{r7, lr}
 800449c:	b084      	sub	sp, #16
 800449e:	af00      	add	r7, sp, #0
 80044a0:	60f8      	str	r0, [r7, #12]
 80044a2:	60b9      	str	r1, [r7, #8]
 80044a4:	607a      	str	r2, [r7, #4]
 80044a6:	603b      	str	r3, [r7, #0]
  while(__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80044a8:	e040      	b.n	800452c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x92>
  {
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	695b      	ldr	r3, [r3, #20]
 80044b0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80044b4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80044b8:	d11c      	bne.n	80044f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x5a>
    {
      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	681a      	ldr	r2, [r3, #0]
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80044c8:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80044d2:	615a      	str	r2, [r3, #20]

      hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	2204      	movs	r2, #4
 80044d8:	641a      	str	r2, [r3, #64]	; 0x40
      hi2c->PreviousState = I2C_STATE_NONE;
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	2200      	movs	r2, #0
 80044de:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State= HAL_I2C_STATE_READY;
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	2220      	movs	r2, #32
 80044e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	2200      	movs	r2, #0
 80044ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80044f0:	2301      	movs	r3, #1
 80044f2:	e03c      	b.n	800456e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd4>
    }

    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044fa:	d017      	beq.n	800452c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x92>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d007      	beq.n	8004512 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x78>
 8004502:	f7fe fd43 	bl	8002f8c <HAL_GetTick>
 8004506:	4602      	mov	r2, r0
 8004508:	683b      	ldr	r3, [r7, #0]
 800450a:	1ad3      	subs	r3, r2, r3
 800450c:	687a      	ldr	r2, [r7, #4]
 800450e:	429a      	cmp	r2, r3
 8004510:	d20c      	bcs.n	800452c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x92>
      {
        hi2c->PreviousState = I2C_STATE_NONE;
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	2200      	movs	r2, #0
 8004516:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	2220      	movs	r2, #32
 800451c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	2200      	movs	r2, #0
 8004524:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8004528:	2303      	movs	r3, #3
 800452a:	e020      	b.n	800456e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd4>
  while(__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800452c:	68bb      	ldr	r3, [r7, #8]
 800452e:	0c1b      	lsrs	r3, r3, #16
 8004530:	b2db      	uxtb	r3, r3
 8004532:	2b01      	cmp	r3, #1
 8004534:	d10c      	bne.n	8004550 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb6>
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	695b      	ldr	r3, [r3, #20]
 800453c:	43da      	mvns	r2, r3
 800453e:	68bb      	ldr	r3, [r7, #8]
 8004540:	4013      	ands	r3, r2
 8004542:	b29b      	uxth	r3, r3
 8004544:	2b00      	cmp	r3, #0
 8004546:	bf14      	ite	ne
 8004548:	2301      	movne	r3, #1
 800454a:	2300      	moveq	r3, #0
 800454c:	b2db      	uxtb	r3, r3
 800454e:	e00b      	b.n	8004568 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xce>
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	699b      	ldr	r3, [r3, #24]
 8004556:	43da      	mvns	r2, r3
 8004558:	68bb      	ldr	r3, [r7, #8]
 800455a:	4013      	ands	r3, r2
 800455c:	b29b      	uxth	r3, r3
 800455e:	2b00      	cmp	r3, #0
 8004560:	bf14      	ite	ne
 8004562:	2301      	movne	r3, #1
 8004564:	2300      	moveq	r3, #0
 8004566:	b2db      	uxtb	r3, r3
 8004568:	2b00      	cmp	r3, #0
 800456a:	d19e      	bne.n	80044aa <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800456c:	2300      	movs	r3, #0
}
 800456e:	4618      	mov	r0, r3
 8004570:	3710      	adds	r7, #16
 8004572:	46bd      	mov	sp, r7
 8004574:	bd80      	pop	{r7, pc}

08004576 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{    
 8004576:	b580      	push	{r7, lr}
 8004578:	b084      	sub	sp, #16
 800457a:	af00      	add	r7, sp, #0
 800457c:	60f8      	str	r0, [r7, #12]
 800457e:	60b9      	str	r1, [r7, #8]
 8004580:	607a      	str	r2, [r7, #4]
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004582:	e029      	b.n	80045d8 <I2C_WaitOnTXEFlagUntilTimeout+0x62>
  {
    /* Check if a NACK is detected */
    if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004584:	68f8      	ldr	r0, [r7, #12]
 8004586:	f000 f8ba 	bl	80046fe <I2C_IsAcknowledgeFailed>
 800458a:	4603      	mov	r3, r0
 800458c:	2b00      	cmp	r3, #0
 800458e:	d001      	beq.n	8004594 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004590:	2301      	movs	r3, #1
 8004592:	e029      	b.n	80045e8 <I2C_WaitOnTXEFlagUntilTimeout+0x72>
    }
		
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8004594:	68bb      	ldr	r3, [r7, #8]
 8004596:	f1b3 3fff 	cmp.w	r3, #4294967295
 800459a:	d01d      	beq.n	80045d8 <I2C_WaitOnTXEFlagUntilTimeout+0x62>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 800459c:	68bb      	ldr	r3, [r7, #8]
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d007      	beq.n	80045b2 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80045a2:	f7fe fcf3 	bl	8002f8c <HAL_GetTick>
 80045a6:	4602      	mov	r2, r0
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	1ad3      	subs	r3, r2, r3
 80045ac:	68ba      	ldr	r2, [r7, #8]
 80045ae:	429a      	cmp	r2, r3
 80045b0:	d212      	bcs.n	80045d8 <I2C_WaitOnTXEFlagUntilTimeout+0x62>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045b6:	f043 0220 	orr.w	r2, r3, #32
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	641a      	str	r2, [r3, #64]	; 0x40
        hi2c->PreviousState = I2C_STATE_NONE;
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	2200      	movs	r2, #0
 80045c2:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	2220      	movs	r2, #32
 80045c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	2200      	movs	r2, #0
 80045d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80045d4:	2303      	movs	r3, #3
 80045d6:	e007      	b.n	80045e8 <I2C_WaitOnTXEFlagUntilTimeout+0x72>
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	695b      	ldr	r3, [r3, #20]
 80045de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80045e2:	2b80      	cmp	r3, #128	; 0x80
 80045e4:	d1ce      	bne.n	8004584 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;      
 80045e6:	2300      	movs	r3, #0
}
 80045e8:	4618      	mov	r0, r3
 80045ea:	3710      	adds	r7, #16
 80045ec:	46bd      	mov	sp, r7
 80045ee:	bd80      	pop	{r7, pc}

080045f0 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{  
 80045f0:	b580      	push	{r7, lr}
 80045f2:	b084      	sub	sp, #16
 80045f4:	af00      	add	r7, sp, #0
 80045f6:	60f8      	str	r0, [r7, #12]
 80045f8:	60b9      	str	r1, [r7, #8]
 80045fa:	607a      	str	r2, [r7, #4]
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80045fc:	e029      	b.n	8004652 <I2C_WaitOnBTFFlagUntilTimeout+0x62>
  {
    /* Check if a NACK is detected */
    if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80045fe:	68f8      	ldr	r0, [r7, #12]
 8004600:	f000 f87d 	bl	80046fe <I2C_IsAcknowledgeFailed>
 8004604:	4603      	mov	r3, r0
 8004606:	2b00      	cmp	r3, #0
 8004608:	d001      	beq.n	800460e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800460a:	2301      	movs	r3, #1
 800460c:	e029      	b.n	8004662 <I2C_WaitOnBTFFlagUntilTimeout+0x72>
    }

    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 800460e:	68bb      	ldr	r3, [r7, #8]
 8004610:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004614:	d01d      	beq.n	8004652 <I2C_WaitOnBTFFlagUntilTimeout+0x62>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8004616:	68bb      	ldr	r3, [r7, #8]
 8004618:	2b00      	cmp	r3, #0
 800461a:	d007      	beq.n	800462c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800461c:	f7fe fcb6 	bl	8002f8c <HAL_GetTick>
 8004620:	4602      	mov	r2, r0
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	1ad3      	subs	r3, r2, r3
 8004626:	68ba      	ldr	r2, [r7, #8]
 8004628:	429a      	cmp	r2, r3
 800462a:	d212      	bcs.n	8004652 <I2C_WaitOnBTFFlagUntilTimeout+0x62>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004630:	f043 0220 	orr.w	r2, r3, #32
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	641a      	str	r2, [r3, #64]	; 0x40
        hi2c->PreviousState = I2C_STATE_NONE;
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	2200      	movs	r2, #0
 800463c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	2220      	movs	r2, #32
 8004642:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	2200      	movs	r2, #0
 800464a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800464e:	2303      	movs	r3, #3
 8004650:	e007      	b.n	8004662 <I2C_WaitOnBTFFlagUntilTimeout+0x72>
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	695b      	ldr	r3, [r3, #20]
 8004658:	f003 0304 	and.w	r3, r3, #4
 800465c:	2b04      	cmp	r3, #4
 800465e:	d1ce      	bne.n	80045fe <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004660:	2300      	movs	r3, #0
}
 8004662:	4618      	mov	r0, r3
 8004664:	3710      	adds	r7, #16
 8004666:	46bd      	mov	sp, r7
 8004668:	bd80      	pop	{r7, pc}

0800466a <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{  
 800466a:	b580      	push	{r7, lr}
 800466c:	b084      	sub	sp, #16
 800466e:	af00      	add	r7, sp, #0
 8004670:	60f8      	str	r0, [r7, #12]
 8004672:	60b9      	str	r1, [r7, #8]
 8004674:	607a      	str	r2, [r7, #4]

  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004676:	e036      	b.n	80046e6 <I2C_WaitOnRXNEFlagUntilTimeout+0x7c>
  {
    /* Check if a STOPF is detected */
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	695b      	ldr	r3, [r3, #20]
 800467e:	f003 0310 	and.w	r3, r3, #16
 8004682:	2b10      	cmp	r3, #16
 8004684:	d114      	bne.n	80046b0 <I2C_WaitOnRXNEFlagUntilTimeout+0x46>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	f06f 0210 	mvn.w	r2, #16
 800468e:	615a      	str	r2, [r3, #20]

      hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	2200      	movs	r2, #0
 8004694:	641a      	str	r2, [r3, #64]	; 0x40
      hi2c->PreviousState = I2C_STATE_NONE;
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	2200      	movs	r2, #0
 800469a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State= HAL_I2C_STATE_READY;
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	2220      	movs	r2, #32
 80046a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	2200      	movs	r2, #0
 80046a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80046ac:	2301      	movs	r3, #1
 80046ae:	e022      	b.n	80046f6 <I2C_WaitOnRXNEFlagUntilTimeout+0x8c>
    }

    /* Check for the Timeout */
    if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 80046b0:	68bb      	ldr	r3, [r7, #8]
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d007      	beq.n	80046c6 <I2C_WaitOnRXNEFlagUntilTimeout+0x5c>
 80046b6:	f7fe fc69 	bl	8002f8c <HAL_GetTick>
 80046ba:	4602      	mov	r2, r0
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	1ad3      	subs	r3, r2, r3
 80046c0:	68ba      	ldr	r2, [r7, #8]
 80046c2:	429a      	cmp	r2, r3
 80046c4:	d20f      	bcs.n	80046e6 <I2C_WaitOnRXNEFlagUntilTimeout+0x7c>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046ca:	f043 0220 	orr.w	r2, r3, #32
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	641a      	str	r2, [r3, #64]	; 0x40
      hi2c->State= HAL_I2C_STATE_READY;
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	2220      	movs	r2, #32
 80046d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	2200      	movs	r2, #0
 80046de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_TIMEOUT;
 80046e2:	2303      	movs	r3, #3
 80046e4:	e007      	b.n	80046f6 <I2C_WaitOnRXNEFlagUntilTimeout+0x8c>
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	695b      	ldr	r3, [r3, #20]
 80046ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046f0:	2b40      	cmp	r3, #64	; 0x40
 80046f2:	d1c1      	bne.n	8004678 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80046f4:	2300      	movs	r3, #0
}
 80046f6:	4618      	mov	r0, r3
 80046f8:	3710      	adds	r7, #16
 80046fa:	46bd      	mov	sp, r7
 80046fc:	bd80      	pop	{r7, pc}

080046fe <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80046fe:	b480      	push	{r7}
 8004700:	b083      	sub	sp, #12
 8004702:	af00      	add	r7, sp, #0
 8004704:	6078      	str	r0, [r7, #4]
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	695b      	ldr	r3, [r3, #20]
 800470c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004710:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004714:	d114      	bne.n	8004740 <I2C_IsAcknowledgeFailed+0x42>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800471e:	615a      	str	r2, [r3, #20]

    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	2204      	movs	r2, #4
 8004724:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->PreviousState = I2C_STATE_NONE;
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	2200      	movs	r2, #0
 800472a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State= HAL_I2C_STATE_READY;
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	2220      	movs	r2, #32
 8004730:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	2200      	movs	r2, #0
 8004738:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800473c:	2301      	movs	r3, #1
 800473e:	e000      	b.n	8004742 <I2C_IsAcknowledgeFailed+0x44>
  }
  return HAL_OK;
 8004740:	2300      	movs	r3, #0
}
 8004742:	4618      	mov	r0, r3
 8004744:	370c      	adds	r7, #12
 8004746:	46bd      	mov	sp, r7
 8004748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800474c:	4770      	bx	lr
	...

08004750 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004750:	b580      	push	{r7, lr}
 8004752:	b08e      	sub	sp, #56	; 0x38
 8004754:	af00      	add	r7, sp, #0
 8004756:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;  
 8004758:	2300      	movs	r3, #0
 800475a:	637b      	str	r3, [r7, #52]	; 0x34
 
  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	f003 0301 	and.w	r3, r3, #1
 8004764:	2b00      	cmp	r3, #0
 8004766:	d075      	beq.n	8004854 <HAL_RCC_OscConfig+0x104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004768:	4b92      	ldr	r3, [pc, #584]	; (80049b4 <HAL_RCC_OscConfig+0x264>)
 800476a:	689b      	ldr	r3, [r3, #8]
 800476c:	f003 030c 	and.w	r3, r3, #12
 8004770:	2b04      	cmp	r3, #4
 8004772:	d00c      	beq.n	800478e <HAL_RCC_OscConfig+0x3e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004774:	4b8f      	ldr	r3, [pc, #572]	; (80049b4 <HAL_RCC_OscConfig+0x264>)
 8004776:	689b      	ldr	r3, [r3, #8]
 8004778:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800477c:	2b08      	cmp	r3, #8
 800477e:	d112      	bne.n	80047a6 <HAL_RCC_OscConfig+0x56>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004780:	4b8c      	ldr	r3, [pc, #560]	; (80049b4 <HAL_RCC_OscConfig+0x264>)
 8004782:	685b      	ldr	r3, [r3, #4]
 8004784:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004788:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800478c:	d10b      	bne.n	80047a6 <HAL_RCC_OscConfig+0x56>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800478e:	4b89      	ldr	r3, [pc, #548]	; (80049b4 <HAL_RCC_OscConfig+0x264>)
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004796:	2b00      	cmp	r3, #0
 8004798:	d05b      	beq.n	8004852 <HAL_RCC_OscConfig+0x102>
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	685b      	ldr	r3, [r3, #4]
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d157      	bne.n	8004852 <HAL_RCC_OscConfig+0x102>
      {
        return HAL_ERROR;
 80047a2:	2301      	movs	r3, #1
 80047a4:	e222      	b.n	8004bec <HAL_RCC_OscConfig+0x49c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	685b      	ldr	r3, [r3, #4]
 80047aa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80047ae:	d106      	bne.n	80047be <HAL_RCC_OscConfig+0x6e>
 80047b0:	4b80      	ldr	r3, [pc, #512]	; (80049b4 <HAL_RCC_OscConfig+0x264>)
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	4a7f      	ldr	r2, [pc, #508]	; (80049b4 <HAL_RCC_OscConfig+0x264>)
 80047b6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80047ba:	6013      	str	r3, [r2, #0]
 80047bc:	e01d      	b.n	80047fa <HAL_RCC_OscConfig+0xaa>
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	685b      	ldr	r3, [r3, #4]
 80047c2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80047c6:	d10c      	bne.n	80047e2 <HAL_RCC_OscConfig+0x92>
 80047c8:	4b7a      	ldr	r3, [pc, #488]	; (80049b4 <HAL_RCC_OscConfig+0x264>)
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	4a79      	ldr	r2, [pc, #484]	; (80049b4 <HAL_RCC_OscConfig+0x264>)
 80047ce:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80047d2:	6013      	str	r3, [r2, #0]
 80047d4:	4b77      	ldr	r3, [pc, #476]	; (80049b4 <HAL_RCC_OscConfig+0x264>)
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	4a76      	ldr	r2, [pc, #472]	; (80049b4 <HAL_RCC_OscConfig+0x264>)
 80047da:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80047de:	6013      	str	r3, [r2, #0]
 80047e0:	e00b      	b.n	80047fa <HAL_RCC_OscConfig+0xaa>
 80047e2:	4b74      	ldr	r3, [pc, #464]	; (80049b4 <HAL_RCC_OscConfig+0x264>)
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	4a73      	ldr	r2, [pc, #460]	; (80049b4 <HAL_RCC_OscConfig+0x264>)
 80047e8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80047ec:	6013      	str	r3, [r2, #0]
 80047ee:	4b71      	ldr	r3, [pc, #452]	; (80049b4 <HAL_RCC_OscConfig+0x264>)
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	4a70      	ldr	r2, [pc, #448]	; (80049b4 <HAL_RCC_OscConfig+0x264>)
 80047f4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80047f8:	6013      	str	r3, [r2, #0]
      
      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	685b      	ldr	r3, [r3, #4]
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d013      	beq.n	800482a <HAL_RCC_OscConfig+0xda>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004802:	f7fe fbc3 	bl	8002f8c <HAL_GetTick>
 8004806:	6378      	str	r0, [r7, #52]	; 0x34
      
        /* Wait till HSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004808:	e008      	b.n	800481c <HAL_RCC_OscConfig+0xcc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800480a:	f7fe fbbf 	bl	8002f8c <HAL_GetTick>
 800480e:	4602      	mov	r2, r0
 8004810:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004812:	1ad3      	subs	r3, r2, r3
 8004814:	2b64      	cmp	r3, #100	; 0x64
 8004816:	d901      	bls.n	800481c <HAL_RCC_OscConfig+0xcc>
          {
            return HAL_TIMEOUT;
 8004818:	2303      	movs	r3, #3
 800481a:	e1e7      	b.n	8004bec <HAL_RCC_OscConfig+0x49c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800481c:	4b65      	ldr	r3, [pc, #404]	; (80049b4 <HAL_RCC_OscConfig+0x264>)
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004824:	2b00      	cmp	r3, #0
 8004826:	d0f0      	beq.n	800480a <HAL_RCC_OscConfig+0xba>
 8004828:	e014      	b.n	8004854 <HAL_RCC_OscConfig+0x104>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800482a:	f7fe fbaf 	bl	8002f8c <HAL_GetTick>
 800482e:	6378      	str	r0, [r7, #52]	; 0x34

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004830:	e008      	b.n	8004844 <HAL_RCC_OscConfig+0xf4>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004832:	f7fe fbab 	bl	8002f8c <HAL_GetTick>
 8004836:	4602      	mov	r2, r0
 8004838:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800483a:	1ad3      	subs	r3, r2, r3
 800483c:	2b64      	cmp	r3, #100	; 0x64
 800483e:	d901      	bls.n	8004844 <HAL_RCC_OscConfig+0xf4>
          {
            return HAL_TIMEOUT;
 8004840:	2303      	movs	r3, #3
 8004842:	e1d3      	b.n	8004bec <HAL_RCC_OscConfig+0x49c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004844:	4b5b      	ldr	r3, [pc, #364]	; (80049b4 <HAL_RCC_OscConfig+0x264>)
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800484c:	2b00      	cmp	r3, #0
 800484e:	d1f0      	bne.n	8004832 <HAL_RCC_OscConfig+0xe2>
 8004850:	e000      	b.n	8004854 <HAL_RCC_OscConfig+0x104>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004852:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	f003 0302 	and.w	r3, r3, #2
 800485c:	2b00      	cmp	r3, #0
 800485e:	d077      	beq.n	8004950 <HAL_RCC_OscConfig+0x200>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004860:	4b54      	ldr	r3, [pc, #336]	; (80049b4 <HAL_RCC_OscConfig+0x264>)
 8004862:	689b      	ldr	r3, [r3, #8]
 8004864:	f003 030c 	and.w	r3, r3, #12
 8004868:	2b00      	cmp	r3, #0
 800486a:	d00b      	beq.n	8004884 <HAL_RCC_OscConfig+0x134>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800486c:	4b51      	ldr	r3, [pc, #324]	; (80049b4 <HAL_RCC_OscConfig+0x264>)
 800486e:	689b      	ldr	r3, [r3, #8]
 8004870:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004874:	2b08      	cmp	r3, #8
 8004876:	d126      	bne.n	80048c6 <HAL_RCC_OscConfig+0x176>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004878:	4b4e      	ldr	r3, [pc, #312]	; (80049b4 <HAL_RCC_OscConfig+0x264>)
 800487a:	685b      	ldr	r3, [r3, #4]
 800487c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004880:	2b00      	cmp	r3, #0
 8004882:	d120      	bne.n	80048c6 <HAL_RCC_OscConfig+0x176>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004884:	4b4b      	ldr	r3, [pc, #300]	; (80049b4 <HAL_RCC_OscConfig+0x264>)
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	f003 0302 	and.w	r3, r3, #2
 800488c:	2b00      	cmp	r3, #0
 800488e:	d005      	beq.n	800489c <HAL_RCC_OscConfig+0x14c>
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	68db      	ldr	r3, [r3, #12]
 8004894:	2b01      	cmp	r3, #1
 8004896:	d001      	beq.n	800489c <HAL_RCC_OscConfig+0x14c>
      {
        return HAL_ERROR;
 8004898:	2301      	movs	r3, #1
 800489a:	e1a7      	b.n	8004bec <HAL_RCC_OscConfig+0x49c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800489c:	4b45      	ldr	r3, [pc, #276]	; (80049b4 <HAL_RCC_OscConfig+0x264>)
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	6919      	ldr	r1, [r3, #16]
 80048a8:	23f8      	movs	r3, #248	; 0xf8
 80048aa:	633b      	str	r3, [r7, #48]	; 0x30
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048ae:	fa93 f3a3 	rbit	r3, r3
 80048b2:	62fb      	str	r3, [r7, #44]	; 0x2c
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80048b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80048b6:	fab3 f383 	clz	r3, r3
 80048ba:	fa01 f303 	lsl.w	r3, r1, r3
 80048be:	493d      	ldr	r1, [pc, #244]	; (80049b4 <HAL_RCC_OscConfig+0x264>)
 80048c0:	4313      	orrs	r3, r2
 80048c2:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80048c4:	e044      	b.n	8004950 <HAL_RCC_OscConfig+0x200>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	68db      	ldr	r3, [r3, #12]
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d02a      	beq.n	8004924 <HAL_RCC_OscConfig+0x1d4>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80048ce:	4b3a      	ldr	r3, [pc, #232]	; (80049b8 <HAL_RCC_OscConfig+0x268>)
 80048d0:	2201      	movs	r2, #1
 80048d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048d4:	f7fe fb5a 	bl	8002f8c <HAL_GetTick>
 80048d8:	6378      	str	r0, [r7, #52]	; 0x34

        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80048da:	e008      	b.n	80048ee <HAL_RCC_OscConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80048dc:	f7fe fb56 	bl	8002f8c <HAL_GetTick>
 80048e0:	4602      	mov	r2, r0
 80048e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80048e4:	1ad3      	subs	r3, r2, r3
 80048e6:	2b02      	cmp	r3, #2
 80048e8:	d901      	bls.n	80048ee <HAL_RCC_OscConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80048ea:	2303      	movs	r3, #3
 80048ec:	e17e      	b.n	8004bec <HAL_RCC_OscConfig+0x49c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80048ee:	4b31      	ldr	r3, [pc, #196]	; (80049b4 <HAL_RCC_OscConfig+0x264>)
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	f003 0302 	and.w	r3, r3, #2
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d0f0      	beq.n	80048dc <HAL_RCC_OscConfig+0x18c>
          }       
        } 
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80048fa:	4b2e      	ldr	r3, [pc, #184]	; (80049b4 <HAL_RCC_OscConfig+0x264>)
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	6919      	ldr	r1, [r3, #16]
 8004906:	23f8      	movs	r3, #248	; 0xf8
 8004908:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800490a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800490c:	fa93 f3a3 	rbit	r3, r3
 8004910:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8004912:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004914:	fab3 f383 	clz	r3, r3
 8004918:	fa01 f303 	lsl.w	r3, r1, r3
 800491c:	4925      	ldr	r1, [pc, #148]	; (80049b4 <HAL_RCC_OscConfig+0x264>)
 800491e:	4313      	orrs	r3, r2
 8004920:	600b      	str	r3, [r1, #0]
 8004922:	e015      	b.n	8004950 <HAL_RCC_OscConfig+0x200>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004924:	4b24      	ldr	r3, [pc, #144]	; (80049b8 <HAL_RCC_OscConfig+0x268>)
 8004926:	2200      	movs	r2, #0
 8004928:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800492a:	f7fe fb2f 	bl	8002f8c <HAL_GetTick>
 800492e:	6378      	str	r0, [r7, #52]	; 0x34
      
        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004930:	e008      	b.n	8004944 <HAL_RCC_OscConfig+0x1f4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004932:	f7fe fb2b 	bl	8002f8c <HAL_GetTick>
 8004936:	4602      	mov	r2, r0
 8004938:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800493a:	1ad3      	subs	r3, r2, r3
 800493c:	2b02      	cmp	r3, #2
 800493e:	d901      	bls.n	8004944 <HAL_RCC_OscConfig+0x1f4>
          {
            return HAL_TIMEOUT;
 8004940:	2303      	movs	r3, #3
 8004942:	e153      	b.n	8004bec <HAL_RCC_OscConfig+0x49c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004944:	4b1b      	ldr	r3, [pc, #108]	; (80049b4 <HAL_RCC_OscConfig+0x264>)
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	f003 0302 	and.w	r3, r3, #2
 800494c:	2b00      	cmp	r3, #0
 800494e:	d1f0      	bne.n	8004932 <HAL_RCC_OscConfig+0x1e2>
        } 
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	f003 0308 	and.w	r3, r3, #8
 8004958:	2b00      	cmp	r3, #0
 800495a:	d037      	beq.n	80049cc <HAL_RCC_OscConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	695b      	ldr	r3, [r3, #20]
 8004960:	2b00      	cmp	r3, #0
 8004962:	d016      	beq.n	8004992 <HAL_RCC_OscConfig+0x242>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004964:	4b15      	ldr	r3, [pc, #84]	; (80049bc <HAL_RCC_OscConfig+0x26c>)
 8004966:	2201      	movs	r2, #1
 8004968:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800496a:	f7fe fb0f 	bl	8002f8c <HAL_GetTick>
 800496e:	6378      	str	r0, [r7, #52]	; 0x34
      
      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004970:	e008      	b.n	8004984 <HAL_RCC_OscConfig+0x234>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004972:	f7fe fb0b 	bl	8002f8c <HAL_GetTick>
 8004976:	4602      	mov	r2, r0
 8004978:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800497a:	1ad3      	subs	r3, r2, r3
 800497c:	2b02      	cmp	r3, #2
 800497e:	d901      	bls.n	8004984 <HAL_RCC_OscConfig+0x234>
        {
          return HAL_TIMEOUT;
 8004980:	2303      	movs	r3, #3
 8004982:	e133      	b.n	8004bec <HAL_RCC_OscConfig+0x49c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004984:	4b0b      	ldr	r3, [pc, #44]	; (80049b4 <HAL_RCC_OscConfig+0x264>)
 8004986:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004988:	f003 0302 	and.w	r3, r3, #2
 800498c:	2b00      	cmp	r3, #0
 800498e:	d0f0      	beq.n	8004972 <HAL_RCC_OscConfig+0x222>
 8004990:	e01c      	b.n	80049cc <HAL_RCC_OscConfig+0x27c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004992:	4b0a      	ldr	r3, [pc, #40]	; (80049bc <HAL_RCC_OscConfig+0x26c>)
 8004994:	2200      	movs	r2, #0
 8004996:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004998:	f7fe faf8 	bl	8002f8c <HAL_GetTick>
 800499c:	6378      	str	r0, [r7, #52]	; 0x34
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800499e:	e00f      	b.n	80049c0 <HAL_RCC_OscConfig+0x270>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80049a0:	f7fe faf4 	bl	8002f8c <HAL_GetTick>
 80049a4:	4602      	mov	r2, r0
 80049a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80049a8:	1ad3      	subs	r3, r2, r3
 80049aa:	2b02      	cmp	r3, #2
 80049ac:	d908      	bls.n	80049c0 <HAL_RCC_OscConfig+0x270>
        {
          return HAL_TIMEOUT;
 80049ae:	2303      	movs	r3, #3
 80049b0:	e11c      	b.n	8004bec <HAL_RCC_OscConfig+0x49c>
 80049b2:	bf00      	nop
 80049b4:	40023800 	.word	0x40023800
 80049b8:	42470000 	.word	0x42470000
 80049bc:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80049c0:	4b8c      	ldr	r3, [pc, #560]	; (8004bf4 <HAL_RCC_OscConfig+0x4a4>)
 80049c2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80049c4:	f003 0302 	and.w	r3, r3, #2
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d1e9      	bne.n	80049a0 <HAL_RCC_OscConfig+0x250>
        }       
      } 
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	f003 0304 	and.w	r3, r3, #4
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d07d      	beq.n	8004ad4 <HAL_RCC_OscConfig+0x384>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
    
    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80049d8:	2300      	movs	r3, #0
 80049da:	60bb      	str	r3, [r7, #8]
 80049dc:	4b85      	ldr	r3, [pc, #532]	; (8004bf4 <HAL_RCC_OscConfig+0x4a4>)
 80049de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049e0:	4a84      	ldr	r2, [pc, #528]	; (8004bf4 <HAL_RCC_OscConfig+0x4a4>)
 80049e2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80049e6:	6413      	str	r3, [r2, #64]	; 0x40
 80049e8:	4b82      	ldr	r3, [pc, #520]	; (8004bf4 <HAL_RCC_OscConfig+0x4a4>)
 80049ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049ec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80049f0:	60bb      	str	r3, [r7, #8]
 80049f2:	68bb      	ldr	r3, [r7, #8]
    
    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80049f4:	4b80      	ldr	r3, [pc, #512]	; (8004bf8 <HAL_RCC_OscConfig+0x4a8>)
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	4a7f      	ldr	r2, [pc, #508]	; (8004bf8 <HAL_RCC_OscConfig+0x4a8>)
 80049fa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80049fe:	6013      	str	r3, [r2, #0]
    
    /* Wait for Backup domain Write protection enable */
    tickstart = HAL_GetTick();
 8004a00:	f7fe fac4 	bl	8002f8c <HAL_GetTick>
 8004a04:	6378      	str	r0, [r7, #52]	; 0x34
    
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004a06:	e008      	b.n	8004a1a <HAL_RCC_OscConfig+0x2ca>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8004a08:	f7fe fac0 	bl	8002f8c <HAL_GetTick>
 8004a0c:	4602      	mov	r2, r0
 8004a0e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004a10:	1ad3      	subs	r3, r2, r3
 8004a12:	2b02      	cmp	r3, #2
 8004a14:	d901      	bls.n	8004a1a <HAL_RCC_OscConfig+0x2ca>
      {
        return HAL_TIMEOUT;
 8004a16:	2303      	movs	r3, #3
 8004a18:	e0e8      	b.n	8004bec <HAL_RCC_OscConfig+0x49c>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004a1a:	4b77      	ldr	r3, [pc, #476]	; (8004bf8 <HAL_RCC_OscConfig+0x4a8>)
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d0f0      	beq.n	8004a08 <HAL_RCC_OscConfig+0x2b8>
      }      
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	689b      	ldr	r3, [r3, #8]
 8004a2a:	2b01      	cmp	r3, #1
 8004a2c:	d106      	bne.n	8004a3c <HAL_RCC_OscConfig+0x2ec>
 8004a2e:	4b71      	ldr	r3, [pc, #452]	; (8004bf4 <HAL_RCC_OscConfig+0x4a4>)
 8004a30:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a32:	4a70      	ldr	r2, [pc, #448]	; (8004bf4 <HAL_RCC_OscConfig+0x4a4>)
 8004a34:	f043 0301 	orr.w	r3, r3, #1
 8004a38:	6713      	str	r3, [r2, #112]	; 0x70
 8004a3a:	e01c      	b.n	8004a76 <HAL_RCC_OscConfig+0x326>
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	689b      	ldr	r3, [r3, #8]
 8004a40:	2b05      	cmp	r3, #5
 8004a42:	d10c      	bne.n	8004a5e <HAL_RCC_OscConfig+0x30e>
 8004a44:	4b6b      	ldr	r3, [pc, #428]	; (8004bf4 <HAL_RCC_OscConfig+0x4a4>)
 8004a46:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a48:	4a6a      	ldr	r2, [pc, #424]	; (8004bf4 <HAL_RCC_OscConfig+0x4a4>)
 8004a4a:	f043 0304 	orr.w	r3, r3, #4
 8004a4e:	6713      	str	r3, [r2, #112]	; 0x70
 8004a50:	4b68      	ldr	r3, [pc, #416]	; (8004bf4 <HAL_RCC_OscConfig+0x4a4>)
 8004a52:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a54:	4a67      	ldr	r2, [pc, #412]	; (8004bf4 <HAL_RCC_OscConfig+0x4a4>)
 8004a56:	f043 0301 	orr.w	r3, r3, #1
 8004a5a:	6713      	str	r3, [r2, #112]	; 0x70
 8004a5c:	e00b      	b.n	8004a76 <HAL_RCC_OscConfig+0x326>
 8004a5e:	4b65      	ldr	r3, [pc, #404]	; (8004bf4 <HAL_RCC_OscConfig+0x4a4>)
 8004a60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a62:	4a64      	ldr	r2, [pc, #400]	; (8004bf4 <HAL_RCC_OscConfig+0x4a4>)
 8004a64:	f023 0301 	bic.w	r3, r3, #1
 8004a68:	6713      	str	r3, [r2, #112]	; 0x70
 8004a6a:	4b62      	ldr	r3, [pc, #392]	; (8004bf4 <HAL_RCC_OscConfig+0x4a4>)
 8004a6c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a6e:	4a61      	ldr	r2, [pc, #388]	; (8004bf4 <HAL_RCC_OscConfig+0x4a4>)
 8004a70:	f023 0304 	bic.w	r3, r3, #4
 8004a74:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	689b      	ldr	r3, [r3, #8]
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d015      	beq.n	8004aaa <HAL_RCC_OscConfig+0x35a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a7e:	f7fe fa85 	bl	8002f8c <HAL_GetTick>
 8004a82:	6378      	str	r0, [r7, #52]	; 0x34
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004a84:	e00a      	b.n	8004a9c <HAL_RCC_OscConfig+0x34c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004a86:	f7fe fa81 	bl	8002f8c <HAL_GetTick>
 8004a8a:	4602      	mov	r2, r0
 8004a8c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004a8e:	1ad3      	subs	r3, r2, r3
 8004a90:	f241 3288 	movw	r2, #5000	; 0x1388
 8004a94:	4293      	cmp	r3, r2
 8004a96:	d901      	bls.n	8004a9c <HAL_RCC_OscConfig+0x34c>
        {
          return HAL_TIMEOUT;
 8004a98:	2303      	movs	r3, #3
 8004a9a:	e0a7      	b.n	8004bec <HAL_RCC_OscConfig+0x49c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004a9c:	4b55      	ldr	r3, [pc, #340]	; (8004bf4 <HAL_RCC_OscConfig+0x4a4>)
 8004a9e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004aa0:	f003 0302 	and.w	r3, r3, #2
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d0ee      	beq.n	8004a86 <HAL_RCC_OscConfig+0x336>
 8004aa8:	e014      	b.n	8004ad4 <HAL_RCC_OscConfig+0x384>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004aaa:	f7fe fa6f 	bl	8002f8c <HAL_GetTick>
 8004aae:	6378      	str	r0, [r7, #52]	; 0x34
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004ab0:	e00a      	b.n	8004ac8 <HAL_RCC_OscConfig+0x378>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004ab2:	f7fe fa6b 	bl	8002f8c <HAL_GetTick>
 8004ab6:	4602      	mov	r2, r0
 8004ab8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004aba:	1ad3      	subs	r3, r2, r3
 8004abc:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ac0:	4293      	cmp	r3, r2
 8004ac2:	d901      	bls.n	8004ac8 <HAL_RCC_OscConfig+0x378>
        {
          return HAL_TIMEOUT;
 8004ac4:	2303      	movs	r3, #3
 8004ac6:	e091      	b.n	8004bec <HAL_RCC_OscConfig+0x49c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004ac8:	4b4a      	ldr	r3, [pc, #296]	; (8004bf4 <HAL_RCC_OscConfig+0x4a4>)
 8004aca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004acc:	f003 0302 	and.w	r3, r3, #2
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d1ee      	bne.n	8004ab2 <HAL_RCC_OscConfig+0x362>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	699b      	ldr	r3, [r3, #24]
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	f000 8086 	beq.w	8004bea <HAL_RCC_OscConfig+0x49a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004ade:	4b45      	ldr	r3, [pc, #276]	; (8004bf4 <HAL_RCC_OscConfig+0x4a4>)
 8004ae0:	689b      	ldr	r3, [r3, #8]
 8004ae2:	f003 030c 	and.w	r3, r3, #12
 8004ae6:	2b08      	cmp	r3, #8
 8004ae8:	d07d      	beq.n	8004be6 <HAL_RCC_OscConfig+0x496>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	699b      	ldr	r3, [r3, #24]
 8004aee:	2b02      	cmp	r3, #2
 8004af0:	d162      	bne.n	8004bb8 <HAL_RCC_OscConfig+0x468>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004af2:	4b42      	ldr	r3, [pc, #264]	; (8004bfc <HAL_RCC_OscConfig+0x4ac>)
 8004af4:	2200      	movs	r2, #0
 8004af6:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004af8:	f7fe fa48 	bl	8002f8c <HAL_GetTick>
 8004afc:	6378      	str	r0, [r7, #52]	; 0x34
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004afe:	e008      	b.n	8004b12 <HAL_RCC_OscConfig+0x3c2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004b00:	f7fe fa44 	bl	8002f8c <HAL_GetTick>
 8004b04:	4602      	mov	r2, r0
 8004b06:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004b08:	1ad3      	subs	r3, r2, r3
 8004b0a:	2b02      	cmp	r3, #2
 8004b0c:	d901      	bls.n	8004b12 <HAL_RCC_OscConfig+0x3c2>
          {
            return HAL_TIMEOUT;
 8004b0e:	2303      	movs	r3, #3
 8004b10:	e06c      	b.n	8004bec <HAL_RCC_OscConfig+0x49c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b12:	4b38      	ldr	r3, [pc, #224]	; (8004bf4 <HAL_RCC_OscConfig+0x4a4>)
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d1f0      	bne.n	8004b00 <HAL_RCC_OscConfig+0x3b0>
          }
        }        

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	69da      	ldr	r2, [r3, #28]
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	6a1b      	ldr	r3, [r3, #32]
 8004b26:	431a      	orrs	r2, r3
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8004b2c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004b30:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b32:	693b      	ldr	r3, [r7, #16]
 8004b34:	fa93 f3a3 	rbit	r3, r3
 8004b38:	60fb      	str	r3, [r7, #12]
  return(result);
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	fab3 f383 	clz	r3, r3
 8004b40:	fa01 f303 	lsl.w	r3, r1, r3
 8004b44:	431a      	orrs	r2, r3
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b4a:	085b      	lsrs	r3, r3, #1
 8004b4c:	1e59      	subs	r1, r3, #1
 8004b4e:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 8004b52:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b54:	69bb      	ldr	r3, [r7, #24]
 8004b56:	fa93 f3a3 	rbit	r3, r3
 8004b5a:	617b      	str	r3, [r7, #20]
  return(result);
 8004b5c:	697b      	ldr	r3, [r7, #20]
 8004b5e:	fab3 f383 	clz	r3, r3
 8004b62:	fa01 f303 	lsl.w	r3, r1, r3
 8004b66:	431a      	orrs	r2, r3
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004b6c:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
 8004b70:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b72:	6a3b      	ldr	r3, [r7, #32]
 8004b74:	fa93 f3a3 	rbit	r3, r3
 8004b78:	61fb      	str	r3, [r7, #28]
  return(result);
 8004b7a:	69fb      	ldr	r3, [r7, #28]
 8004b7c:	fab3 f383 	clz	r3, r3
 8004b80:	fa01 f303 	lsl.w	r3, r1, r3
 8004b84:	491b      	ldr	r1, [pc, #108]	; (8004bf4 <HAL_RCC_OscConfig+0x4a4>)
 8004b86:	4313      	orrs	r3, r2
 8004b88:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << POSITION_VAL(RCC_PLLCFGR_PLLN))             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << POSITION_VAL(RCC_PLLCFGR_PLLP)) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << POSITION_VAL(RCC_PLLCFGR_PLLQ))));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004b8a:	4b1c      	ldr	r3, [pc, #112]	; (8004bfc <HAL_RCC_OscConfig+0x4ac>)
 8004b8c:	2201      	movs	r2, #1
 8004b8e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b90:	f7fe f9fc 	bl	8002f8c <HAL_GetTick>
 8004b94:	6378      	str	r0, [r7, #52]	; 0x34
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004b96:	e008      	b.n	8004baa <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004b98:	f7fe f9f8 	bl	8002f8c <HAL_GetTick>
 8004b9c:	4602      	mov	r2, r0
 8004b9e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004ba0:	1ad3      	subs	r3, r2, r3
 8004ba2:	2b02      	cmp	r3, #2
 8004ba4:	d901      	bls.n	8004baa <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 8004ba6:	2303      	movs	r3, #3
 8004ba8:	e020      	b.n	8004bec <HAL_RCC_OscConfig+0x49c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004baa:	4b12      	ldr	r3, [pc, #72]	; (8004bf4 <HAL_RCC_OscConfig+0x4a4>)
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d0f0      	beq.n	8004b98 <HAL_RCC_OscConfig+0x448>
 8004bb6:	e018      	b.n	8004bea <HAL_RCC_OscConfig+0x49a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004bb8:	4b10      	ldr	r3, [pc, #64]	; (8004bfc <HAL_RCC_OscConfig+0x4ac>)
 8004bba:	2200      	movs	r2, #0
 8004bbc:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004bbe:	f7fe f9e5 	bl	8002f8c <HAL_GetTick>
 8004bc2:	6378      	str	r0, [r7, #52]	; 0x34
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004bc4:	e008      	b.n	8004bd8 <HAL_RCC_OscConfig+0x488>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004bc6:	f7fe f9e1 	bl	8002f8c <HAL_GetTick>
 8004bca:	4602      	mov	r2, r0
 8004bcc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004bce:	1ad3      	subs	r3, r2, r3
 8004bd0:	2b02      	cmp	r3, #2
 8004bd2:	d901      	bls.n	8004bd8 <HAL_RCC_OscConfig+0x488>
          {
            return HAL_TIMEOUT;
 8004bd4:	2303      	movs	r3, #3
 8004bd6:	e009      	b.n	8004bec <HAL_RCC_OscConfig+0x49c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004bd8:	4b06      	ldr	r3, [pc, #24]	; (8004bf4 <HAL_RCC_OscConfig+0x4a4>)
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d1f0      	bne.n	8004bc6 <HAL_RCC_OscConfig+0x476>
 8004be4:	e001      	b.n	8004bea <HAL_RCC_OscConfig+0x49a>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8004be6:	2301      	movs	r3, #1
 8004be8:	e000      	b.n	8004bec <HAL_RCC_OscConfig+0x49c>
    }
  }
  return HAL_OK;
 8004bea:	2300      	movs	r3, #0
}
 8004bec:	4618      	mov	r0, r3
 8004bee:	3738      	adds	r7, #56	; 0x38
 8004bf0:	46bd      	mov	sp, r7
 8004bf2:	bd80      	pop	{r7, pc}
 8004bf4:	40023800 	.word	0x40023800
 8004bf8:	40007000 	.word	0x40007000
 8004bfc:	42470060 	.word	0x42470060

08004c00 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004c00:	b580      	push	{r7, lr}
 8004c02:	b086      	sub	sp, #24
 8004c04:	af00      	add	r7, sp, #0
 8004c06:	6078      	str	r0, [r7, #4]
 8004c08:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;   
 8004c0a:	2300      	movs	r3, #0
 8004c0c:	617b      	str	r3, [r7, #20]
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
    must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) and the supply voltage of the device. */
  
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8004c0e:	4b81      	ldr	r3, [pc, #516]	; (8004e14 <HAL_RCC_ClockConfig+0x214>)
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	f003 030f 	and.w	r3, r3, #15
 8004c16:	683a      	ldr	r2, [r7, #0]
 8004c18:	429a      	cmp	r2, r3
 8004c1a:	d90c      	bls.n	8004c36 <HAL_RCC_ClockConfig+0x36>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004c1c:	4b7d      	ldr	r3, [pc, #500]	; (8004e14 <HAL_RCC_ClockConfig+0x214>)
 8004c1e:	683a      	ldr	r2, [r7, #0]
 8004c20:	b2d2      	uxtb	r2, r2
 8004c22:	701a      	strb	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004c24:	4b7b      	ldr	r3, [pc, #492]	; (8004e14 <HAL_RCC_ClockConfig+0x214>)
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	f003 030f 	and.w	r3, r3, #15
 8004c2c:	683a      	ldr	r2, [r7, #0]
 8004c2e:	429a      	cmp	r2, r3
 8004c30:	d001      	beq.n	8004c36 <HAL_RCC_ClockConfig+0x36>
    {
      return HAL_ERROR;
 8004c32:	2301      	movs	r3, #1
 8004c34:	e0ea      	b.n	8004e0c <HAL_RCC_ClockConfig+0x20c>
    }
  }
 
  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	f003 0302 	and.w	r3, r3, #2
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d008      	beq.n	8004c54 <HAL_RCC_ClockConfig+0x54>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004c42:	4b75      	ldr	r3, [pc, #468]	; (8004e18 <HAL_RCC_ClockConfig+0x218>)
 8004c44:	689b      	ldr	r3, [r3, #8]
 8004c46:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	689b      	ldr	r3, [r3, #8]
 8004c4e:	4972      	ldr	r1, [pc, #456]	; (8004e18 <HAL_RCC_ClockConfig+0x218>)
 8004c50:	4313      	orrs	r3, r2
 8004c52:	608b      	str	r3, [r1, #8]
  }
  
  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	f003 0301 	and.w	r3, r3, #1
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	f000 8086 	beq.w	8004d6e <HAL_RCC_ClockConfig+0x16e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	685b      	ldr	r3, [r3, #4]
 8004c66:	2b01      	cmp	r3, #1
 8004c68:	d107      	bne.n	8004c7a <HAL_RCC_ClockConfig+0x7a>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004c6a:	4b6b      	ldr	r3, [pc, #428]	; (8004e18 <HAL_RCC_ClockConfig+0x218>)
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d119      	bne.n	8004caa <HAL_RCC_ClockConfig+0xaa>
      {
        return HAL_ERROR;
 8004c76:	2301      	movs	r3, #1
 8004c78:	e0c8      	b.n	8004e0c <HAL_RCC_ClockConfig+0x20c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   || 
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	685b      	ldr	r3, [r3, #4]
 8004c7e:	2b02      	cmp	r3, #2
 8004c80:	d003      	beq.n	8004c8a <HAL_RCC_ClockConfig+0x8a>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   || 
 8004c86:	2b03      	cmp	r3, #3
 8004c88:	d107      	bne.n	8004c9a <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004c8a:	4b63      	ldr	r3, [pc, #396]	; (8004e18 <HAL_RCC_ClockConfig+0x218>)
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d109      	bne.n	8004caa <HAL_RCC_ClockConfig+0xaa>
      {
        return HAL_ERROR;
 8004c96:	2301      	movs	r3, #1
 8004c98:	e0b8      	b.n	8004e0c <HAL_RCC_ClockConfig+0x20c>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004c9a:	4b5f      	ldr	r3, [pc, #380]	; (8004e18 <HAL_RCC_ClockConfig+0x218>)
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	f003 0302 	and.w	r3, r3, #2
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d101      	bne.n	8004caa <HAL_RCC_ClockConfig+0xaa>
      {
        return HAL_ERROR;
 8004ca6:	2301      	movs	r3, #1
 8004ca8:	e0b0      	b.n	8004e0c <HAL_RCC_ClockConfig+0x20c>
      }
    }
    
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004caa:	4b5b      	ldr	r3, [pc, #364]	; (8004e18 <HAL_RCC_ClockConfig+0x218>)
 8004cac:	689b      	ldr	r3, [r3, #8]
 8004cae:	f023 0203 	bic.w	r2, r3, #3
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	685b      	ldr	r3, [r3, #4]
 8004cb6:	4958      	ldr	r1, [pc, #352]	; (8004e18 <HAL_RCC_ClockConfig+0x218>)
 8004cb8:	4313      	orrs	r3, r2
 8004cba:	608b      	str	r3, [r1, #8]
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004cbc:	f7fe f966 	bl	8002f8c <HAL_GetTick>
 8004cc0:	6178      	str	r0, [r7, #20]
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	685b      	ldr	r3, [r3, #4]
 8004cc6:	2b01      	cmp	r3, #1
 8004cc8:	d112      	bne.n	8004cf0 <HAL_RCC_ClockConfig+0xf0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004cca:	e00a      	b.n	8004ce2 <HAL_RCC_ClockConfig+0xe2>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004ccc:	f7fe f95e 	bl	8002f8c <HAL_GetTick>
 8004cd0:	4602      	mov	r2, r0
 8004cd2:	697b      	ldr	r3, [r7, #20]
 8004cd4:	1ad3      	subs	r3, r2, r3
 8004cd6:	f241 3288 	movw	r2, #5000	; 0x1388
 8004cda:	4293      	cmp	r3, r2
 8004cdc:	d901      	bls.n	8004ce2 <HAL_RCC_ClockConfig+0xe2>
        {
          return HAL_TIMEOUT;
 8004cde:	2303      	movs	r3, #3
 8004ce0:	e094      	b.n	8004e0c <HAL_RCC_ClockConfig+0x20c>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004ce2:	4b4d      	ldr	r3, [pc, #308]	; (8004e18 <HAL_RCC_ClockConfig+0x218>)
 8004ce4:	689b      	ldr	r3, [r3, #8]
 8004ce6:	f003 030c 	and.w	r3, r3, #12
 8004cea:	2b04      	cmp	r3, #4
 8004cec:	d1ee      	bne.n	8004ccc <HAL_RCC_ClockConfig+0xcc>
 8004cee:	e03e      	b.n	8004d6e <HAL_RCC_ClockConfig+0x16e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	685b      	ldr	r3, [r3, #4]
 8004cf4:	2b02      	cmp	r3, #2
 8004cf6:	d112      	bne.n	8004d1e <HAL_RCC_ClockConfig+0x11e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004cf8:	e00a      	b.n	8004d10 <HAL_RCC_ClockConfig+0x110>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004cfa:	f7fe f947 	bl	8002f8c <HAL_GetTick>
 8004cfe:	4602      	mov	r2, r0
 8004d00:	697b      	ldr	r3, [r7, #20]
 8004d02:	1ad3      	subs	r3, r2, r3
 8004d04:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d08:	4293      	cmp	r3, r2
 8004d0a:	d901      	bls.n	8004d10 <HAL_RCC_ClockConfig+0x110>
        {
          return HAL_TIMEOUT;
 8004d0c:	2303      	movs	r3, #3
 8004d0e:	e07d      	b.n	8004e0c <HAL_RCC_ClockConfig+0x20c>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004d10:	4b41      	ldr	r3, [pc, #260]	; (8004e18 <HAL_RCC_ClockConfig+0x218>)
 8004d12:	689b      	ldr	r3, [r3, #8]
 8004d14:	f003 030c 	and.w	r3, r3, #12
 8004d18:	2b08      	cmp	r3, #8
 8004d1a:	d1ee      	bne.n	8004cfa <HAL_RCC_ClockConfig+0xfa>
 8004d1c:	e027      	b.n	8004d6e <HAL_RCC_ClockConfig+0x16e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK)
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	685b      	ldr	r3, [r3, #4]
 8004d22:	2b03      	cmp	r3, #3
 8004d24:	d11d      	bne.n	8004d62 <HAL_RCC_ClockConfig+0x162>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLRCLK)
 8004d26:	e00a      	b.n	8004d3e <HAL_RCC_ClockConfig+0x13e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004d28:	f7fe f930 	bl	8002f8c <HAL_GetTick>
 8004d2c:	4602      	mov	r2, r0
 8004d2e:	697b      	ldr	r3, [r7, #20]
 8004d30:	1ad3      	subs	r3, r2, r3
 8004d32:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d36:	4293      	cmp	r3, r2
 8004d38:	d901      	bls.n	8004d3e <HAL_RCC_ClockConfig+0x13e>
        {
          return HAL_TIMEOUT;
 8004d3a:	2303      	movs	r3, #3
 8004d3c:	e066      	b.n	8004e0c <HAL_RCC_ClockConfig+0x20c>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLRCLK)
 8004d3e:	4b36      	ldr	r3, [pc, #216]	; (8004e18 <HAL_RCC_ClockConfig+0x218>)
 8004d40:	689b      	ldr	r3, [r3, #8]
 8004d42:	f003 030c 	and.w	r3, r3, #12
 8004d46:	2b0c      	cmp	r3, #12
 8004d48:	d1ee      	bne.n	8004d28 <HAL_RCC_ClockConfig+0x128>
 8004d4a:	e010      	b.n	8004d6e <HAL_RCC_ClockConfig+0x16e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004d4c:	f7fe f91e 	bl	8002f8c <HAL_GetTick>
 8004d50:	4602      	mov	r2, r0
 8004d52:	697b      	ldr	r3, [r7, #20]
 8004d54:	1ad3      	subs	r3, r2, r3
 8004d56:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d5a:	4293      	cmp	r3, r2
 8004d5c:	d901      	bls.n	8004d62 <HAL_RCC_ClockConfig+0x162>
        {
          return HAL_TIMEOUT;
 8004d5e:	2303      	movs	r3, #3
 8004d60:	e054      	b.n	8004e0c <HAL_RCC_ClockConfig+0x20c>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8004d62:	4b2d      	ldr	r3, [pc, #180]	; (8004e18 <HAL_RCC_ClockConfig+0x218>)
 8004d64:	689b      	ldr	r3, [r3, #8]
 8004d66:	f003 030c 	and.w	r3, r3, #12
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d1ee      	bne.n	8004d4c <HAL_RCC_ClockConfig+0x14c>
      }
    }
  }    
  
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8004d6e:	4b29      	ldr	r3, [pc, #164]	; (8004e14 <HAL_RCC_ClockConfig+0x214>)
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	f003 030f 	and.w	r3, r3, #15
 8004d76:	683a      	ldr	r2, [r7, #0]
 8004d78:	429a      	cmp	r2, r3
 8004d7a:	d20c      	bcs.n	8004d96 <HAL_RCC_ClockConfig+0x196>
  { 
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d7c:	4b25      	ldr	r3, [pc, #148]	; (8004e14 <HAL_RCC_ClockConfig+0x214>)
 8004d7e:	683a      	ldr	r2, [r7, #0]
 8004d80:	b2d2      	uxtb	r2, r2
 8004d82:	701a      	strb	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004d84:	4b23      	ldr	r3, [pc, #140]	; (8004e14 <HAL_RCC_ClockConfig+0x214>)
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	f003 030f 	and.w	r3, r3, #15
 8004d8c:	683a      	ldr	r2, [r7, #0]
 8004d8e:	429a      	cmp	r2, r3
 8004d90:	d001      	beq.n	8004d96 <HAL_RCC_ClockConfig+0x196>
    {
      return HAL_ERROR;
 8004d92:	2301      	movs	r3, #1
 8004d94:	e03a      	b.n	8004e0c <HAL_RCC_ClockConfig+0x20c>
    }
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	f003 0304 	and.w	r3, r3, #4
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d008      	beq.n	8004db4 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004da2:	4b1d      	ldr	r3, [pc, #116]	; (8004e18 <HAL_RCC_ClockConfig+0x218>)
 8004da4:	689b      	ldr	r3, [r3, #8]
 8004da6:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	68db      	ldr	r3, [r3, #12]
 8004dae:	491a      	ldr	r1, [pc, #104]	; (8004e18 <HAL_RCC_ClockConfig+0x218>)
 8004db0:	4313      	orrs	r3, r2
 8004db2:	608b      	str	r3, [r1, #8]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	f003 0308 	and.w	r3, r3, #8
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d009      	beq.n	8004dd4 <HAL_RCC_ClockConfig+0x1d4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004dc0:	4b15      	ldr	r3, [pc, #84]	; (8004e18 <HAL_RCC_ClockConfig+0x218>)
 8004dc2:	689b      	ldr	r3, [r3, #8]
 8004dc4:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	691b      	ldr	r3, [r3, #16]
 8004dcc:	00db      	lsls	r3, r3, #3
 8004dce:	4912      	ldr	r1, [pc, #72]	; (8004e18 <HAL_RCC_ClockConfig+0x218>)
 8004dd0:	4313      	orrs	r3, r2
 8004dd2:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 8004dd4:	f000 f826 	bl	8004e24 <HAL_RCC_GetSysClockFreq>
 8004dd8:	4601      	mov	r1, r0
 8004dda:	4b0f      	ldr	r3, [pc, #60]	; (8004e18 <HAL_RCC_ClockConfig+0x218>)
 8004ddc:	689b      	ldr	r3, [r3, #8]
 8004dde:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004de2:	23f0      	movs	r3, #240	; 0xf0
 8004de4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004de6:	693b      	ldr	r3, [r7, #16]
 8004de8:	fa93 f3a3 	rbit	r3, r3
 8004dec:	60fb      	str	r3, [r7, #12]
  return(result);
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	fab3 f383 	clz	r3, r3
 8004df4:	fa22 f303 	lsr.w	r3, r2, r3
 8004df8:	4a08      	ldr	r2, [pc, #32]	; (8004e1c <HAL_RCC_ClockConfig+0x21c>)
 8004dfa:	5cd3      	ldrb	r3, [r2, r3]
 8004dfc:	fa21 f303 	lsr.w	r3, r1, r3
 8004e00:	4a07      	ldr	r2, [pc, #28]	; (8004e20 <HAL_RCC_ClockConfig+0x220>)
 8004e02:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8004e04:	200f      	movs	r0, #15
 8004e06:	f004 fb99 	bl	800953c <HAL_InitTick>
  
  return HAL_OK;
 8004e0a:	2300      	movs	r3, #0
}
 8004e0c:	4618      	mov	r0, r3
 8004e0e:	3718      	adds	r7, #24
 8004e10:	46bd      	mov	sp, r7
 8004e12:	bd80      	pop	{r7, pc}
 8004e14:	40023c00 	.word	0x40023c00
 8004e18:	40023800 	.word	0x40023800
 8004e1c:	0800f508 	.word	0x0800f508
 8004e20:	20000014 	.word	0x20000014

08004e24 <HAL_RCC_GetSysClockFreq>:
  *         
  *               
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004e24:	b480      	push	{r7}
 8004e26:	b08b      	sub	sp, #44	; 0x2c
 8004e28:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004e2a:	2300      	movs	r3, #0
 8004e2c:	61fb      	str	r3, [r7, #28]
 8004e2e:	2300      	movs	r3, #0
 8004e30:	627b      	str	r3, [r7, #36]	; 0x24
 8004e32:	2300      	movs	r3, #0
 8004e34:	61bb      	str	r3, [r7, #24]
  uint32_t sysclockfreq = 0U;
 8004e36:	2300      	movs	r3, #0
 8004e38:	623b      	str	r3, [r7, #32]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004e3a:	4b38      	ldr	r3, [pc, #224]	; (8004f1c <HAL_RCC_GetSysClockFreq+0xf8>)
 8004e3c:	689b      	ldr	r3, [r3, #8]
 8004e3e:	f003 030c 	and.w	r3, r3, #12
 8004e42:	2b08      	cmp	r3, #8
 8004e44:	d00c      	beq.n	8004e60 <HAL_RCC_GetSysClockFreq+0x3c>
 8004e46:	2b08      	cmp	r3, #8
 8004e48:	d85d      	bhi.n	8004f06 <HAL_RCC_GetSysClockFreq+0xe2>
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d002      	beq.n	8004e54 <HAL_RCC_GetSysClockFreq+0x30>
 8004e4e:	2b04      	cmp	r3, #4
 8004e50:	d003      	beq.n	8004e5a <HAL_RCC_GetSysClockFreq+0x36>
 8004e52:	e058      	b.n	8004f06 <HAL_RCC_GetSysClockFreq+0xe2>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004e54:	4b32      	ldr	r3, [pc, #200]	; (8004f20 <HAL_RCC_GetSysClockFreq+0xfc>)
 8004e56:	623b      	str	r3, [r7, #32]
       break;
 8004e58:	e058      	b.n	8004f0c <HAL_RCC_GetSysClockFreq+0xe8>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004e5a:	4b31      	ldr	r3, [pc, #196]	; (8004f20 <HAL_RCC_GetSysClockFreq+0xfc>)
 8004e5c:	623b      	str	r3, [r7, #32]
      break;
 8004e5e:	e055      	b.n	8004f0c <HAL_RCC_GetSysClockFreq+0xe8>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004e60:	4b2e      	ldr	r3, [pc, #184]	; (8004f1c <HAL_RCC_GetSysClockFreq+0xf8>)
 8004e62:	685b      	ldr	r3, [r3, #4]
 8004e64:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004e68:	61fb      	str	r3, [r7, #28]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004e6a:	4b2c      	ldr	r3, [pc, #176]	; (8004f1c <HAL_RCC_GetSysClockFreq+0xf8>)
 8004e6c:	685b      	ldr	r3, [r3, #4]
 8004e6e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d017      	beq.n	8004ea6 <HAL_RCC_GetSysClockFreq+0x82>
      {
        /* HSE used as PLL clock source */
        pllvco = ((HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
 8004e76:	4a2a      	ldr	r2, [pc, #168]	; (8004f20 <HAL_RCC_GetSysClockFreq+0xfc>)
 8004e78:	69fb      	ldr	r3, [r7, #28]
 8004e7a:	fbb2 f2f3 	udiv	r2, r2, r3
 8004e7e:	4b27      	ldr	r3, [pc, #156]	; (8004f1c <HAL_RCC_GetSysClockFreq+0xf8>)
 8004e80:	6859      	ldr	r1, [r3, #4]
 8004e82:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004e86:	400b      	ands	r3, r1
 8004e88:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 8004e8c:	6179      	str	r1, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e8e:	6979      	ldr	r1, [r7, #20]
 8004e90:	fa91 f1a1 	rbit	r1, r1
 8004e94:	6139      	str	r1, [r7, #16]
  return(result);
 8004e96:	6939      	ldr	r1, [r7, #16]
 8004e98:	fab1 f181 	clz	r1, r1
 8004e9c:	40cb      	lsrs	r3, r1
 8004e9e:	fb02 f303 	mul.w	r3, r2, r3
 8004ea2:	627b      	str	r3, [r7, #36]	; 0x24
 8004ea4:	e016      	b.n	8004ed4 <HAL_RCC_GetSysClockFreq+0xb0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = ((HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));    
 8004ea6:	4a1e      	ldr	r2, [pc, #120]	; (8004f20 <HAL_RCC_GetSysClockFreq+0xfc>)
 8004ea8:	69fb      	ldr	r3, [r7, #28]
 8004eaa:	fbb2 f2f3 	udiv	r2, r2, r3
 8004eae:	4b1b      	ldr	r3, [pc, #108]	; (8004f1c <HAL_RCC_GetSysClockFreq+0xf8>)
 8004eb0:	6859      	ldr	r1, [r3, #4]
 8004eb2:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004eb6:	400b      	ands	r3, r1
 8004eb8:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 8004ebc:	60f9      	str	r1, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ebe:	68f9      	ldr	r1, [r7, #12]
 8004ec0:	fa91 f1a1 	rbit	r1, r1
 8004ec4:	60b9      	str	r1, [r7, #8]
  return(result);
 8004ec6:	68b9      	ldr	r1, [r7, #8]
 8004ec8:	fab1 f181 	clz	r1, r1
 8004ecc:	40cb      	lsrs	r3, r1
 8004ece:	fb02 f303 	mul.w	r3, r2, r3
 8004ed2:	627b      	str	r3, [r7, #36]	; 0x24
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> POSITION_VAL(RCC_PLLCFGR_PLLP)) + 1U) *2U);
 8004ed4:	4b11      	ldr	r3, [pc, #68]	; (8004f1c <HAL_RCC_GetSysClockFreq+0xf8>)
 8004ed6:	685b      	ldr	r3, [r3, #4]
 8004ed8:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004edc:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 8004ee0:	607b      	str	r3, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	fa93 f3a3 	rbit	r3, r3
 8004ee8:	603b      	str	r3, [r7, #0]
  return(result);
 8004eea:	683b      	ldr	r3, [r7, #0]
 8004eec:	fab3 f383 	clz	r3, r3
 8004ef0:	fa22 f303 	lsr.w	r3, r2, r3
 8004ef4:	3301      	adds	r3, #1
 8004ef6:	005b      	lsls	r3, r3, #1
 8004ef8:	61bb      	str	r3, [r7, #24]
      
      sysclockfreq = pllvco/pllp;
 8004efa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004efc:	69bb      	ldr	r3, [r7, #24]
 8004efe:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f02:	623b      	str	r3, [r7, #32]
      break;
 8004f04:	e002      	b.n	8004f0c <HAL_RCC_GetSysClockFreq+0xe8>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004f06:	4b06      	ldr	r3, [pc, #24]	; (8004f20 <HAL_RCC_GetSysClockFreq+0xfc>)
 8004f08:	623b      	str	r3, [r7, #32]
      break;
 8004f0a:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004f0c:	6a3b      	ldr	r3, [r7, #32]
}
 8004f0e:	4618      	mov	r0, r3
 8004f10:	372c      	adds	r7, #44	; 0x2c
 8004f12:	46bd      	mov	sp, r7
 8004f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f18:	4770      	bx	lr
 8004f1a:	bf00      	nop
 8004f1c:	40023800 	.word	0x40023800
 8004f20:	00f42400 	.word	0x00f42400

08004f24 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004f24:	b480      	push	{r7}
 8004f26:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004f28:	4b03      	ldr	r3, [pc, #12]	; (8004f38 <HAL_RCC_GetHCLKFreq+0x14>)
 8004f2a:	681b      	ldr	r3, [r3, #0]
}
 8004f2c:	4618      	mov	r0, r3
 8004f2e:	46bd      	mov	sp, r7
 8004f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f34:	4770      	bx	lr
 8004f36:	bf00      	nop
 8004f38:	20000014 	.word	0x20000014

08004f3c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{  
 8004f3c:	b580      	push	{r7, lr}
 8004f3e:	b082      	sub	sp, #8
 8004f40:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> POSITION_VAL(RCC_CFGR_PPRE1)]);
 8004f42:	f7ff ffef 	bl	8004f24 <HAL_RCC_GetHCLKFreq>
 8004f46:	4601      	mov	r1, r0
 8004f48:	4b0b      	ldr	r3, [pc, #44]	; (8004f78 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8004f4a:	689b      	ldr	r3, [r3, #8]
 8004f4c:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8004f50:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8004f54:	607b      	str	r3, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	fa93 f3a3 	rbit	r3, r3
 8004f5c:	603b      	str	r3, [r7, #0]
  return(result);
 8004f5e:	683b      	ldr	r3, [r7, #0]
 8004f60:	fab3 f383 	clz	r3, r3
 8004f64:	fa22 f303 	lsr.w	r3, r2, r3
 8004f68:	4a04      	ldr	r2, [pc, #16]	; (8004f7c <HAL_RCC_GetPCLK1Freq+0x40>)
 8004f6a:	5cd3      	ldrb	r3, [r2, r3]
 8004f6c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004f70:	4618      	mov	r0, r3
 8004f72:	3708      	adds	r7, #8
 8004f74:	46bd      	mov	sp, r7
 8004f76:	bd80      	pop	{r7, pc}
 8004f78:	40023800 	.word	0x40023800
 8004f7c:	0800f518 	.word	0x0800f518

08004f80 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004f80:	b580      	push	{r7, lr}
 8004f82:	b082      	sub	sp, #8
 8004f84:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> POSITION_VAL(RCC_CFGR_PPRE2)]);
 8004f86:	f7ff ffcd 	bl	8004f24 <HAL_RCC_GetHCLKFreq>
 8004f8a:	4601      	mov	r1, r0
 8004f8c:	4b0b      	ldr	r3, [pc, #44]	; (8004fbc <HAL_RCC_GetPCLK2Freq+0x3c>)
 8004f8e:	689b      	ldr	r3, [r3, #8]
 8004f90:	f403 4260 	and.w	r2, r3, #57344	; 0xe000
 8004f94:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8004f98:	607b      	str	r3, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	fa93 f3a3 	rbit	r3, r3
 8004fa0:	603b      	str	r3, [r7, #0]
  return(result);
 8004fa2:	683b      	ldr	r3, [r7, #0]
 8004fa4:	fab3 f383 	clz	r3, r3
 8004fa8:	fa22 f303 	lsr.w	r3, r2, r3
 8004fac:	4a04      	ldr	r2, [pc, #16]	; (8004fc0 <HAL_RCC_GetPCLK2Freq+0x40>)
 8004fae:	5cd3      	ldrb	r3, [r2, r3]
 8004fb0:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8004fb4:	4618      	mov	r0, r3
 8004fb6:	3708      	adds	r7, #8
 8004fb8:	46bd      	mov	sp, r7
 8004fba:	bd80      	pop	{r7, pc}
 8004fbc:	40023800 	.word	0x40023800
 8004fc0:	0800f518 	.word	0x0800f518

08004fc4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004fc4:	b480      	push	{r7}
 8004fc6:	b083      	sub	sp, #12
 8004fc8:	af00      	add	r7, sp, #0
 8004fca:	6078      	str	r0, [r7, #4]
 8004fcc:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	220f      	movs	r2, #15
 8004fd2:	601a      	str	r2, [r3, #0]
   
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004fd4:	4b12      	ldr	r3, [pc, #72]	; (8005020 <HAL_RCC_GetClockConfig+0x5c>)
 8004fd6:	689b      	ldr	r3, [r3, #8]
 8004fd8:	f003 0203 	and.w	r2, r3, #3
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	605a      	str	r2, [r3, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 8004fe0:	4b0f      	ldr	r3, [pc, #60]	; (8005020 <HAL_RCC_GetClockConfig+0x5c>)
 8004fe2:	689b      	ldr	r3, [r3, #8]
 8004fe4:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	609a      	str	r2, [r3, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);   
 8004fec:	4b0c      	ldr	r3, [pc, #48]	; (8005020 <HAL_RCC_GetClockConfig+0x5c>)
 8004fee:	689b      	ldr	r3, [r3, #8]
 8004ff0:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	60da      	str	r2, [r3, #12]
  
  /* Get the APB2 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8004ff8:	4b09      	ldr	r3, [pc, #36]	; (8005020 <HAL_RCC_GetClockConfig+0x5c>)
 8004ffa:	689b      	ldr	r3, [r3, #8]
 8004ffc:	08db      	lsrs	r3, r3, #3
 8004ffe:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	611a      	str	r2, [r3, #16]
  
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 8005006:	4b07      	ldr	r3, [pc, #28]	; (8005024 <HAL_RCC_GetClockConfig+0x60>)
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	f003 020f 	and.w	r2, r3, #15
 800500e:	683b      	ldr	r3, [r7, #0]
 8005010:	601a      	str	r2, [r3, #0]
}
 8005012:	bf00      	nop
 8005014:	370c      	adds	r7, #12
 8005016:	46bd      	mov	sp, r7
 8005018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800501c:	4770      	bx	lr
 800501e:	bf00      	nop
 8005020:	40023800 	.word	0x40023800
 8005024:	40023c00 	.word	0x40023c00

08005028 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005028:	b580      	push	{r7, lr}
 800502a:	b09c      	sub	sp, #112	; 0x70
 800502c:	af00      	add	r7, sp, #0
 800502e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005030:	2300      	movs	r3, #0
 8005032:	66fb      	str	r3, [r7, #108]	; 0x6c
  uint32_t tmpreg1 = 0U;
 8005034:	2300      	movs	r3, #0
 8005036:	66bb      	str	r3, [r7, #104]	; 0x68
  
  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division   
     factor is common parameters for both peripherals */ 
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) || 
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	f003 0301 	and.w	r3, r3, #1
 8005040:	2b00      	cmp	r3, #0
 8005042:	d106      	bne.n	8005052 <HAL_RCCEx_PeriphCLKConfig+0x2a>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S))
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) || 
 800504c:	2b00      	cmp	r3, #0
 800504e:	f000 8082 	beq.w	8005156 <HAL_RCCEx_PeriphCLKConfig+0x12e>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
        
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();    
 8005052:	4bac      	ldr	r3, [pc, #688]	; (8005304 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8005054:	2200      	movs	r2, #0
 8005056:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005058:	f7fd ff98 	bl	8002f8c <HAL_GetTick>
 800505c:	66f8      	str	r0, [r7, #108]	; 0x6c
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800505e:	e008      	b.n	8005072 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8005060:	f7fd ff94 	bl	8002f8c <HAL_GetTick>
 8005064:	4602      	mov	r2, r0
 8005066:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005068:	1ad3      	subs	r3, r2, r3
 800506a:	2b02      	cmp	r3, #2
 800506c:	d901      	bls.n	8005072 <HAL_RCCEx_PeriphCLKConfig+0x4a>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800506e:	2303      	movs	r3, #3
 8005070:	e1eb      	b.n	800544a <HAL_RCCEx_PeriphCLKConfig+0x422>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005072:	4ba5      	ldr	r3, [pc, #660]	; (8005308 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800507a:	2b00      	cmp	r3, #0
 800507c:	d1f0      	bne.n	8005060 <HAL_RCCEx_PeriphCLKConfig+0x38>
    }
    
    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added   
      only for I2S configuration */     
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	f003 0301 	and.w	r3, r3, #1
 8005086:	2b00      	cmp	r3, #0
 8005088:	d01e      	beq.n	80050c8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	685a      	ldr	r2, [r3, #4]
 800508e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005092:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005094:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005096:	fa93 f3a3 	rbit	r3, r3
 800509a:	65bb      	str	r3, [r7, #88]	; 0x58
  return(result);
 800509c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800509e:	fab3 f383 	clz	r3, r3
 80050a2:	409a      	lsls	r2, r3
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	6899      	ldr	r1, [r3, #8]
 80050a8:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 80050ac:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050ae:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80050b0:	fa93 f3a3 	rbit	r3, r3
 80050b4:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 80050b6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80050b8:	fab3 f383 	clz	r3, r3
 80050bc:	fa01 f303 	lsl.w	r3, r1, r3
 80050c0:	4991      	ldr	r1, [pc, #580]	; (8005308 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 80050c2:	4313      	orrs	r3, r2
 80050c4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }
  
    /*---------------------------- SAI configuration -------------------------*/ 
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must  
       be added only for SAI configuration */     
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	f003 0302 	and.w	r3, r3, #2
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d02a      	beq.n	800512a <HAL_RCCEx_PeriphCLKConfig+0x102>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));
      
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> POSITION_VAL(RCC_PLLI2SCFGR_PLLI2SR));
 80050d4:	4b8c      	ldr	r3, [pc, #560]	; (8005308 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 80050d6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80050da:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80050de:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 80050e2:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050e4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80050e6:	fa93 f3a3 	rbit	r3, r3
 80050ea:	653b      	str	r3, [r7, #80]	; 0x50
  return(result);
 80050ec:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80050ee:	fab3 f383 	clz	r3, r3
 80050f2:	fa22 f303 	lsr.w	r3, r2, r3
 80050f6:	66bb      	str	r3, [r7, #104]	; 0x68
      /* Configure the PLLI2S division factors */      
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	685b      	ldr	r3, [r3, #4]
 80050fc:	019a      	lsls	r2, r3, #6
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	68db      	ldr	r3, [r3, #12]
 8005102:	061b      	lsls	r3, r3, #24
 8005104:	431a      	orrs	r2, r3
 8005106:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005108:	071b      	lsls	r3, r3, #28
 800510a:	497f      	ldr	r1, [pc, #508]	; (8005308 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800510c:	4313      	orrs	r3, r2
 800510e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */ 
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8005112:	4b7d      	ldr	r3, [pc, #500]	; (8005308 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8005114:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005118:	f023 021f 	bic.w	r2, r3, #31
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	69db      	ldr	r3, [r3, #28]
 8005120:	3b01      	subs	r3, #1
 8005122:	4979      	ldr	r1, [pc, #484]	; (8005308 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8005124:	4313      	orrs	r3, r2
 8005126:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
    
    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800512a:	4b76      	ldr	r3, [pc, #472]	; (8005304 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 800512c:	2201      	movs	r2, #1
 800512e:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005130:	f7fd ff2c 	bl	8002f8c <HAL_GetTick>
 8005134:	66f8      	str	r0, [r7, #108]	; 0x6c
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005136:	e008      	b.n	800514a <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8005138:	f7fd ff28 	bl	8002f8c <HAL_GetTick>
 800513c:	4602      	mov	r2, r0
 800513e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005140:	1ad3      	subs	r3, r2, r3
 8005142:	2b02      	cmp	r3, #2
 8005144:	d901      	bls.n	800514a <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005146:	2303      	movs	r3, #3
 8005148:	e17f      	b.n	800544a <HAL_RCCEx_PeriphCLKConfig+0x422>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800514a:	4b6f      	ldr	r3, [pc, #444]	; (8005308 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005152:	2b00      	cmp	r3, #0
 8005154:	d0f0      	beq.n	8005138 <HAL_RCCEx_PeriphCLKConfig+0x110>
    
  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */ 
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) || 
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	f003 0304 	and.w	r3, r3, #4
 800515e:	2b00      	cmp	r3, #0
 8005160:	d106      	bne.n	8005170 <HAL_RCCEx_PeriphCLKConfig+0x148>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) || 
 800516a:	2b00      	cmp	r3, #0
 800516c:	f000 80d7 	beq.w	800531e <HAL_RCCEx_PeriphCLKConfig+0x2f6>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));
 
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE(); 
 8005170:	4b66      	ldr	r3, [pc, #408]	; (800530c <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8005172:	2200      	movs	r2, #0
 8005174:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005176:	f7fd ff09 	bl	8002f8c <HAL_GetTick>
 800517a:	66f8      	str	r0, [r7, #108]	; 0x6c
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800517c:	e008      	b.n	8005190 <HAL_RCCEx_PeriphCLKConfig+0x168>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 800517e:	f7fd ff05 	bl	8002f8c <HAL_GetTick>
 8005182:	4602      	mov	r2, r0
 8005184:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005186:	1ad3      	subs	r3, r2, r3
 8005188:	2b02      	cmp	r3, #2
 800518a:	d901      	bls.n	8005190 <HAL_RCCEx_PeriphCLKConfig+0x168>
      { 
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800518c:	2303      	movs	r3, #3
 800518e:	e15c      	b.n	800544a <HAL_RCCEx_PeriphCLKConfig+0x422>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005190:	4b5d      	ldr	r3, [pc, #372]	; (8005308 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005198:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800519c:	d0ef      	beq.n	800517e <HAL_RCCEx_PeriphCLKConfig+0x156>
    }
    
    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must  
       be added only for SAI configuration */     
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	f003 0304 	and.w	r3, r3, #4
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d04b      	beq.n	8005242 <HAL_RCCEx_PeriphCLKConfig+0x21a>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));
      
      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> POSITION_VAL(RCC_PLLSAICFGR_PLLSAIR));
 80051aa:	4b57      	ldr	r3, [pc, #348]	; (8005308 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 80051ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80051b0:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80051b4:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 80051b8:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80051ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80051bc:	fa93 f3a3 	rbit	r3, r3
 80051c0:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 80051c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051c4:	fab3 f383 	clz	r3, r3
 80051c8:	fa22 f303 	lsr.w	r3, r2, r3
 80051cc:	66bb      	str	r3, [r7, #104]	; 0x68
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	691a      	ldr	r2, [r3, #16]
 80051d2:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80051d6:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80051d8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80051da:	fa93 f3a3 	rbit	r3, r3
 80051de:	63bb      	str	r3, [r7, #56]	; 0x38
  return(result);
 80051e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80051e2:	fab3 f383 	clz	r3, r3
 80051e6:	409a      	lsls	r2, r3
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	6959      	ldr	r1, [r3, #20]
 80051ec:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
 80051f0:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80051f2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80051f4:	fa93 f3a3 	rbit	r3, r3
 80051f8:	643b      	str	r3, [r7, #64]	; 0x40
  return(result);
 80051fa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80051fc:	fab3 f383 	clz	r3, r3
 8005200:	fa01 f303 	lsl.w	r3, r1, r3
 8005204:	431a      	orrs	r2, r3
 8005206:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 800520a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800520c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800520e:	fa93 f3a3 	rbit	r3, r3
 8005212:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 8005214:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005216:	fab3 f383 	clz	r3, r3
 800521a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800521c:	fa01 f303 	lsl.w	r3, r1, r3
 8005220:	4939      	ldr	r1, [pc, #228]	; (8005308 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8005222:	4313      	orrs	r3, r2
 8005224:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */ 
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8005228:	4b37      	ldr	r3, [pc, #220]	; (8005308 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800522a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800522e:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	6a1b      	ldr	r3, [r3, #32]
 8005236:	3b01      	subs	r3, #1
 8005238:	021b      	lsls	r3, r3, #8
 800523a:	4933      	ldr	r1, [pc, #204]	; (8005308 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800523c:	4313      	orrs	r3, r2
 800523e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
    
    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	f003 0308 	and.w	r3, r3, #8
 800524a:	2b00      	cmp	r3, #0
 800524c:	d049      	beq.n	80052e2 <HAL_RCCEx_PeriphCLKConfig+0x2ba>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));
      
      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> POSITION_VAL(RCC_PLLSAICFGR_PLLSAIQ));
 800524e:	4b2e      	ldr	r3, [pc, #184]	; (8005308 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8005250:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005254:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005258:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
 800525c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800525e:	697b      	ldr	r3, [r7, #20]
 8005260:	fa93 f3a3 	rbit	r3, r3
 8005264:	613b      	str	r3, [r7, #16]
  return(result);
 8005266:	693b      	ldr	r3, [r7, #16]
 8005268:	fab3 f383 	clz	r3, r3
 800526c:	fa22 f303 	lsr.w	r3, r2, r3
 8005270:	66bb      	str	r3, [r7, #104]	; 0x68
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	691a      	ldr	r2, [r3, #16]
 8005276:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800527a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800527c:	69fb      	ldr	r3, [r7, #28]
 800527e:	fa93 f3a3 	rbit	r3, r3
 8005282:	61bb      	str	r3, [r7, #24]
  return(result);
 8005284:	69bb      	ldr	r3, [r7, #24]
 8005286:	fab3 f383 	clz	r3, r3
 800528a:	409a      	lsls	r2, r3
 800528c:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
 8005290:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005292:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005294:	fa93 f3a3 	rbit	r3, r3
 8005298:	623b      	str	r3, [r7, #32]
  return(result);
 800529a:	6a3b      	ldr	r3, [r7, #32]
 800529c:	fab3 f383 	clz	r3, r3
 80052a0:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80052a2:	fa01 f303 	lsl.w	r3, r1, r3
 80052a6:	431a      	orrs	r2, r3
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	6999      	ldr	r1, [r3, #24]
 80052ac:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 80052b0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80052b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80052b4:	fa93 f3a3 	rbit	r3, r3
 80052b8:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 80052ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052bc:	fab3 f383 	clz	r3, r3
 80052c0:	fa01 f303 	lsl.w	r3, r1, r3
 80052c4:	4910      	ldr	r1, [pc, #64]	; (8005308 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 80052c6:	4313      	orrs	r3, r2
 80052c8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */ 
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80052cc:	4b0e      	ldr	r3, [pc, #56]	; (8005308 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 80052ce:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80052d2:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052da:	490b      	ldr	r1, [pc, #44]	; (8005308 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 80052dc:	4313      	orrs	r3, r2
 80052de:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }    
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80052e2:	4b0a      	ldr	r3, [pc, #40]	; (800530c <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80052e4:	2201      	movs	r2, #1
 80052e6:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80052e8:	f7fd fe50 	bl	8002f8c <HAL_GetTick>
 80052ec:	66f8      	str	r0, [r7, #108]	; 0x6c
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80052ee:	e00f      	b.n	8005310 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 80052f0:	f7fd fe4c 	bl	8002f8c <HAL_GetTick>
 80052f4:	4602      	mov	r2, r0
 80052f6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80052f8:	1ad3      	subs	r3, r2, r3
 80052fa:	2b02      	cmp	r3, #2
 80052fc:	d908      	bls.n	8005310 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
      { 
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80052fe:	2303      	movs	r3, #3
 8005300:	e0a3      	b.n	800544a <HAL_RCCEx_PeriphCLKConfig+0x422>
 8005302:	bf00      	nop
 8005304:	42470068 	.word	0x42470068
 8005308:	40023800 	.word	0x40023800
 800530c:	42470070 	.word	0x42470070
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005310:	4b50      	ldr	r3, [pc, #320]	; (8005454 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005318:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800531c:	d1e8      	bne.n	80052f0 <HAL_RCCEx_PeriphCLKConfig+0x2c8>
    }  
  }
  /*--------------------------------------------------------------------------*/
    
  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	f003 0320 	and.w	r3, r3, #32
 8005326:	2b00      	cmp	r3, #0
 8005328:	f000 8083 	beq.w	8005432 <HAL_RCCEx_PeriphCLKConfig+0x40a>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800532c:	2300      	movs	r3, #0
 800532e:	60fb      	str	r3, [r7, #12]
 8005330:	4b48      	ldr	r3, [pc, #288]	; (8005454 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8005332:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005334:	4a47      	ldr	r2, [pc, #284]	; (8005454 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8005336:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800533a:	6413      	str	r3, [r2, #64]	; 0x40
 800533c:	4b45      	ldr	r3, [pc, #276]	; (8005454 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 800533e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005340:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005344:	60fb      	str	r3, [r7, #12]
 8005346:	68fb      	ldr	r3, [r7, #12]
      
    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8005348:	4b43      	ldr	r3, [pc, #268]	; (8005458 <HAL_RCCEx_PeriphCLKConfig+0x430>)
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	4a42      	ldr	r2, [pc, #264]	; (8005458 <HAL_RCCEx_PeriphCLKConfig+0x430>)
 800534e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005352:	6013      	str	r3, [r2, #0]
      
    /* Get tick */
    tickstart = HAL_GetTick();
 8005354:	f7fd fe1a 	bl	8002f8c <HAL_GetTick>
 8005358:	66f8      	str	r0, [r7, #108]	; 0x6c
      
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800535a:	e008      	b.n	800536e <HAL_RCCEx_PeriphCLKConfig+0x346>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800535c:	f7fd fe16 	bl	8002f8c <HAL_GetTick>
 8005360:	4602      	mov	r2, r0
 8005362:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005364:	1ad3      	subs	r3, r2, r3
 8005366:	2b02      	cmp	r3, #2
 8005368:	d901      	bls.n	800536e <HAL_RCCEx_PeriphCLKConfig+0x346>
      {
        return HAL_TIMEOUT;
 800536a:	2303      	movs	r3, #3
 800536c:	e06d      	b.n	800544a <HAL_RCCEx_PeriphCLKConfig+0x422>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800536e:	4b3a      	ldr	r3, [pc, #232]	; (8005458 <HAL_RCCEx_PeriphCLKConfig+0x430>)
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005376:	2b00      	cmp	r3, #0
 8005378:	d0f0      	beq.n	800535c <HAL_RCCEx_PeriphCLKConfig+0x334>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800537a:	4b36      	ldr	r3, [pc, #216]	; (8005454 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 800537c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800537e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005382:	66bb      	str	r3, [r7, #104]	; 0x68
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005384:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005386:	2b00      	cmp	r3, #0
 8005388:	d02f      	beq.n	80053ea <HAL_RCCEx_PeriphCLKConfig+0x3c2>
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800538e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005392:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8005394:	429a      	cmp	r2, r3
 8005396:	d028      	beq.n	80053ea <HAL_RCCEx_PeriphCLKConfig+0x3c2>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005398:	4b2e      	ldr	r3, [pc, #184]	; (8005454 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 800539a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800539c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80053a0:	66bb      	str	r3, [r7, #104]	; 0x68
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80053a2:	4b2e      	ldr	r3, [pc, #184]	; (800545c <HAL_RCCEx_PeriphCLKConfig+0x434>)
 80053a4:	2201      	movs	r2, #1
 80053a6:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80053a8:	4b2c      	ldr	r3, [pc, #176]	; (800545c <HAL_RCCEx_PeriphCLKConfig+0x434>)
 80053aa:	2200      	movs	r2, #0
 80053ac:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80053ae:	4a29      	ldr	r2, [pc, #164]	; (8005454 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80053b0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80053b2:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80053b4:	4b27      	ldr	r3, [pc, #156]	; (8005454 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80053b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80053b8:	f003 0301 	and.w	r3, r3, #1
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d014      	beq.n	80053ea <HAL_RCCEx_PeriphCLKConfig+0x3c2>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80053c0:	f7fd fde4 	bl	8002f8c <HAL_GetTick>
 80053c4:	66f8      	str	r0, [r7, #108]	; 0x6c
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80053c6:	e00a      	b.n	80053de <HAL_RCCEx_PeriphCLKConfig+0x3b6>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80053c8:	f7fd fde0 	bl	8002f8c <HAL_GetTick>
 80053cc:	4602      	mov	r2, r0
 80053ce:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80053d0:	1ad3      	subs	r3, r2, r3
 80053d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80053d6:	4293      	cmp	r3, r2
 80053d8:	d901      	bls.n	80053de <HAL_RCCEx_PeriphCLKConfig+0x3b6>
          {
            return HAL_TIMEOUT;
 80053da:	2303      	movs	r3, #3
 80053dc:	e035      	b.n	800544a <HAL_RCCEx_PeriphCLKConfig+0x422>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80053de:	4b1d      	ldr	r3, [pc, #116]	; (8005454 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80053e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80053e2:	f003 0302 	and.w	r3, r3, #2
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d0ee      	beq.n	80053c8 <HAL_RCCEx_PeriphCLKConfig+0x3a0>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053ee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80053f2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80053f6:	d10d      	bne.n	8005414 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
 80053f8:	4b16      	ldr	r3, [pc, #88]	; (8005454 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80053fa:	689b      	ldr	r3, [r3, #8]
 80053fc:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005404:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8005408:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800540c:	4911      	ldr	r1, [pc, #68]	; (8005454 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 800540e:	4313      	orrs	r3, r2
 8005410:	608b      	str	r3, [r1, #8]
 8005412:	e005      	b.n	8005420 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8005414:	4b0f      	ldr	r3, [pc, #60]	; (8005454 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8005416:	689b      	ldr	r3, [r3, #8]
 8005418:	4a0e      	ldr	r2, [pc, #56]	; (8005454 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 800541a:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800541e:	6093      	str	r3, [r2, #8]
 8005420:	4b0c      	ldr	r3, [pc, #48]	; (8005454 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8005422:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005428:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800542c:	4909      	ldr	r1, [pc, #36]	; (8005454 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 800542e:	4313      	orrs	r3, r2
 8005430:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	f003 0310 	and.w	r3, r3, #16
 800543a:	2b00      	cmp	r3, #0
 800543c:	d004      	beq.n	8005448 <HAL_RCCEx_PeriphCLKConfig+0x420>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 8005444:	4b06      	ldr	r3, [pc, #24]	; (8005460 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8005446:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8005448:	2300      	movs	r3, #0
}
 800544a:	4618      	mov	r0, r3
 800544c:	3770      	adds	r7, #112	; 0x70
 800544e:	46bd      	mov	sp, r7
 8005450:	bd80      	pop	{r7, pc}
 8005452:	bf00      	nop
 8005454:	40023800 	.word	0x40023800
 8005458:	40007000 	.word	0x40007000
 800545c:	42470e40 	.word	0x42470e40
 8005460:	424711e0 	.word	0x424711e0

08005464 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8005464:	b580      	push	{r7, lr}
 8005466:	b082      	sub	sp, #8
 8005468:	af00      	add	r7, sp, #0
 800546a:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	2b00      	cmp	r3, #0
 8005470:	d101      	bne.n	8005476 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8005472:	2301      	movs	r3, #1
 8005474:	e01d      	b.n	80054b2 <HAL_SD_Init+0x4e>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800547c:	b2db      	uxtb	r3, r3
 800547e:	2b00      	cmp	r3, #0
 8005480:	d105      	bne.n	800548e <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	2200      	movs	r2, #0
 8005486:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8005488:	6878      	ldr	r0, [r7, #4]
 800548a:	f003 ff2f 	bl	80092ec <HAL_SD_MspInit>
  }

  hsd->State = HAL_SD_STATE_BUSY;
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	2203      	movs	r2, #3
 8005492:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  HAL_SD_InitCard(hsd);
 8005496:	6878      	ldr	r0, [r7, #4]
 8005498:	f000 f810 	bl	80054bc <HAL_SD_InitCard>

  /* Initialize the error code */
  hsd->ErrorCode = HAL_DMA_ERROR_NONE;
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	2200      	movs	r2, #0
 80054a0:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	2200      	movs	r2, #0
 80054a6:	631a      	str	r2, [r3, #48]	; 0x30
                                                                                     
  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	2201      	movs	r2, #1
 80054ac:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80054b0:	2300      	movs	r3, #0
}
 80054b2:	4618      	mov	r0, r3
 80054b4:	3708      	adds	r7, #8
 80054b6:	46bd      	mov	sp, r7
 80054b8:	bd80      	pop	{r7, pc}
	...

080054bc <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card 
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 80054bc:	b5b0      	push	{r4, r5, r7, lr}
 80054be:	b08e      	sub	sp, #56	; 0x38
 80054c0:	af04      	add	r7, sp, #16
 80054c2:	6078      	str	r0, [r7, #4]
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 80054c4:	2300      	movs	r3, #0
 80054c6:	627b      	str	r3, [r7, #36]	; 0x24
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 80054c8:	2300      	movs	r3, #0
 80054ca:	60fb      	str	r3, [r7, #12]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 80054cc:	2300      	movs	r3, #0
 80054ce:	613b      	str	r3, [r7, #16]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 80054d0:	2300      	movs	r3, #0
 80054d2:	617b      	str	r3, [r7, #20]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 80054d4:	2300      	movs	r3, #0
 80054d6:	61bb      	str	r3, [r7, #24]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 80054d8:	2300      	movs	r3, #0
 80054da:	61fb      	str	r3, [r7, #28]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 80054dc:	2376      	movs	r3, #118	; 0x76
 80054de:	623b      	str	r3, [r7, #32]

  /* Initialize SDIO peripheral interface with default configuration */
  SDIO_Init(hsd->Instance, Init);
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681d      	ldr	r5, [r3, #0]
 80054e4:	466c      	mov	r4, sp
 80054e6:	f107 0318 	add.w	r3, r7, #24
 80054ea:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80054ee:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80054f2:	f107 030c 	add.w	r3, r7, #12
 80054f6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80054f8:	4628      	mov	r0, r5
 80054fa:	f002 fbd9 	bl	8007cb0 <SDIO_Init>

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd); 
 80054fe:	4b1c      	ldr	r3, [pc, #112]	; (8005570 <HAL_SD_InitCard+0xb4>)
 8005500:	2200      	movs	r2, #0
 8005502:	601a      	str	r2, [r3, #0]
  
  /* Set Power State to ON */
  SDIO_PowerState_ON(hsd->Instance);
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	4618      	mov	r0, r3
 800550a:	f002 fc1a 	bl	8007d42 <SDIO_PowerState_ON>
  
  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 800550e:	4b18      	ldr	r3, [pc, #96]	; (8005570 <HAL_SD_InitCard+0xb4>)
 8005510:	2201      	movs	r2, #1
 8005512:	601a      	str	r2, [r3, #0]
  
  /* Required power up waiting time before starting the SD initialization 
  sequence */
  HAL_Delay(2U);
 8005514:	2002      	movs	r0, #2
 8005516:	f7fd fd45 	bl	8002fa4 <HAL_Delay>
  
  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 800551a:	6878      	ldr	r0, [r7, #4]
 800551c:	f001 f90c 	bl	8006738 <SD_PowerON>
 8005520:	6278      	str	r0, [r7, #36]	; 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 8005522:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005524:	2b00      	cmp	r3, #0
 8005526:	d00b      	beq.n	8005540 <HAL_SD_InitCard+0x84>
  {
    hsd->State = HAL_SD_STATE_READY;
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	2201      	movs	r2, #1
 800552c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005534:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005536:	431a      	orrs	r2, r3
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800553c:	2301      	movs	r3, #1
 800553e:	e013      	b.n	8005568 <HAL_SD_InitCard+0xac>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8005540:	6878      	ldr	r0, [r7, #4]
 8005542:	f001 f82f 	bl	80065a4 <SD_InitCard>
 8005546:	6278      	str	r0, [r7, #36]	; 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 8005548:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800554a:	2b00      	cmp	r3, #0
 800554c:	d00b      	beq.n	8005566 <HAL_SD_InitCard+0xaa>
  {
    hsd->State = HAL_SD_STATE_READY;
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	2201      	movs	r2, #1
 8005552:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800555a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800555c:	431a      	orrs	r2, r3
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8005562:	2301      	movs	r3, #1
 8005564:	e000      	b.n	8005568 <HAL_SD_InitCard+0xac>
  }

  return HAL_OK;
 8005566:	2300      	movs	r3, #0
}
 8005568:	4618      	mov	r0, r3
 800556a:	3728      	adds	r7, #40	; 0x28
 800556c:	46bd      	mov	sp, r7
 800556e:	bdb0      	pop	{r4, r5, r7, pc}
 8005570:	422580a0 	.word	0x422580a0

08005574 <HAL_SD_ReadBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to read
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8005574:	b590      	push	{r4, r7, lr}
 8005576:	b08f      	sub	sp, #60	; 0x3c
 8005578:	af00      	add	r7, sp, #0
 800557a:	60f8      	str	r0, [r7, #12]
 800557c:	60b9      	str	r1, [r7, #8]
 800557e:	607a      	str	r2, [r7, #4]
 8005580:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 8005582:	2300      	movs	r3, #0
 8005584:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tickstart = HAL_GetTick();
 8005586:	f7fd fd01 	bl	8002f8c <HAL_GetTick>
 800558a:	62b8      	str	r0, [r7, #40]	; 0x28
  uint32_t count = 0U, *tempbuff = (uint32_t *)pData;
 800558c:	2300      	movs	r3, #0
 800558e:	633b      	str	r3, [r7, #48]	; 0x30
 8005590:	68bb      	ldr	r3, [r7, #8]
 8005592:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  if(NULL == pData)
 8005594:	68bb      	ldr	r3, [r7, #8]
 8005596:	2b00      	cmp	r3, #0
 8005598:	d107      	bne.n	80055aa <HAL_SD_ReadBlocks+0x36>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800559e:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80055a6:	2301      	movs	r3, #1
 80055a8:	e177      	b.n	800589a <HAL_SD_ReadBlocks+0x326>
  }
 
  if(hsd->State == HAL_SD_STATE_READY)
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80055b0:	b2db      	uxtb	r3, r3
 80055b2:	2b01      	cmp	r3, #1
 80055b4:	f040 816a 	bne.w	800588c <HAL_SD_ReadBlocks+0x318>
  {
    hsd->ErrorCode = HAL_DMA_ERROR_NONE;
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	2200      	movs	r2, #0
 80055bc:	639a      	str	r2, [r3, #56]	; 0x38
    
    if((BlockAdd + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80055be:	687a      	ldr	r2, [r7, #4]
 80055c0:	683b      	ldr	r3, [r7, #0]
 80055c2:	441a      	add	r2, r3
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80055c8:	429a      	cmp	r2, r3
 80055ca:	d907      	bls.n	80055dc <HAL_SD_ReadBlocks+0x68>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055d0:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 80055d8:	2301      	movs	r3, #1
 80055da:	e15e      	b.n	800589a <HAL_SD_ReadBlocks+0x326>
    }
    
    hsd->State = HAL_SD_STATE_BUSY;
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	2203      	movs	r2, #3
 80055e0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	2200      	movs	r2, #0
 80055ea:	62da      	str	r2, [r3, #44]	; 0x2c
    
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80055f0:	2b01      	cmp	r3, #1
 80055f2:	d002      	beq.n	80055fa <HAL_SD_ReadBlocks+0x86>
    {
      BlockAdd *= 512U;
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	025b      	lsls	r3, r3, #9
 80055f8:	607b      	str	r3, [r7, #4]
    }
      
    /* Set Block Size for Card */
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005602:	4618      	mov	r0, r3
 8005604:	f002 fc31 	bl	8007e6a <SDMMC_CmdBlockLength>
 8005608:	6378      	str	r0, [r7, #52]	; 0x34
    if(errorstate != HAL_SD_ERROR_NONE)
 800560a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800560c:	2b00      	cmp	r3, #0
 800560e:	d010      	beq.n	8005632 <HAL_SD_ReadBlocks+0xbe>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);      
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8005618:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800561e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005620:	431a      	orrs	r2, r3
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	2201      	movs	r2, #1
 800562a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 800562e:	2301      	movs	r3, #1
 8005630:	e133      	b.n	800589a <HAL_SD_ReadBlocks+0x326>
    }
    
    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8005632:	f04f 33ff 	mov.w	r3, #4294967295
 8005636:	613b      	str	r3, [r7, #16]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8005638:	683b      	ldr	r3, [r7, #0]
 800563a:	025b      	lsls	r3, r3, #9
 800563c:	617b      	str	r3, [r7, #20]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 800563e:	2390      	movs	r3, #144	; 0x90
 8005640:	61bb      	str	r3, [r7, #24]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8005642:	2302      	movs	r3, #2
 8005644:	61fb      	str	r3, [r7, #28]
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8005646:	2300      	movs	r3, #0
 8005648:	623b      	str	r3, [r7, #32]
    config.DPSM          = SDIO_DPSM_ENABLE;
 800564a:	2301      	movs	r3, #1
 800564c:	627b      	str	r3, [r7, #36]	; 0x24
    SDIO_ConfigData(hsd->Instance, &config);
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	f107 0210 	add.w	r2, r7, #16
 8005656:	4611      	mov	r1, r2
 8005658:	4618      	mov	r0, r3
 800565a:	f002 fbda 	bl	8007e12 <SDIO_ConfigData>
    
    /* Read block(s) in polling mode */
    if(NumberOfBlocks > 1U)
 800565e:	683b      	ldr	r3, [r7, #0]
 8005660:	2b01      	cmp	r3, #1
 8005662:	d90a      	bls.n	800567a <HAL_SD_ReadBlocks+0x106>
    {
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	2202      	movs	r2, #2
 8005668:	631a      	str	r2, [r3, #48]	; 0x30
      
      /* Read Multi Block command */ 
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, BlockAdd);
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	6879      	ldr	r1, [r7, #4]
 8005670:	4618      	mov	r0, r3
 8005672:	f002 fc42 	bl	8007efa <SDMMC_CmdReadMultiBlock>
 8005676:	6378      	str	r0, [r7, #52]	; 0x34
 8005678:	e009      	b.n	800568e <HAL_SD_ReadBlocks+0x11a>
    }
    else
    {
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	2201      	movs	r2, #1
 800567e:	631a      	str	r2, [r3, #48]	; 0x30
      
      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, BlockAdd);
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	6879      	ldr	r1, [r7, #4]
 8005686:	4618      	mov	r0, r3
 8005688:	f002 fc13 	bl	8007eb2 <SDMMC_CmdReadSingleBlock>
 800568c:	6378      	str	r0, [r7, #52]	; 0x34
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 800568e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005690:	2b00      	cmp	r3, #0
 8005692:	d04a      	beq.n	800572a <HAL_SD_ReadBlocks+0x1b6>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	f240 52ff 	movw	r2, #1535	; 0x5ff
 800569c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80056a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80056a4:	431a      	orrs	r2, r3
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	2201      	movs	r2, #1
 80056ae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 80056b2:	2301      	movs	r3, #1
 80056b4:	e0f1      	b.n	800589a <HAL_SD_ReadBlocks+0x326>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_STA_STBITERR))
#else /* SDIO_STA_STBITERR not defined */
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
#endif /* SDIO_STA_STBITERR */
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF))
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80056bc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d016      	beq.n	80056f2 <HAL_SD_ReadBlocks+0x17e>
      {
        /* Read data from SDIO Rx FIFO */
        for(count = 0U; count < 8U; count++)
 80056c4:	2300      	movs	r3, #0
 80056c6:	633b      	str	r3, [r7, #48]	; 0x30
 80056c8:	e00d      	b.n	80056e6 <HAL_SD_ReadBlocks+0x172>
        {
          *(tempbuff + count) = SDIO_ReadFIFO(hsd->Instance);
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	6819      	ldr	r1, [r3, #0]
 80056ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056d0:	009b      	lsls	r3, r3, #2
 80056d2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80056d4:	18d4      	adds	r4, r2, r3
 80056d6:	4608      	mov	r0, r1
 80056d8:	f002 fb15 	bl	8007d06 <SDIO_ReadFIFO>
 80056dc:	4603      	mov	r3, r0
 80056de:	6023      	str	r3, [r4, #0]
        for(count = 0U; count < 8U; count++)
 80056e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056e2:	3301      	adds	r3, #1
 80056e4:	633b      	str	r3, [r7, #48]	; 0x30
 80056e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056e8:	2b07      	cmp	r3, #7
 80056ea:	d9ee      	bls.n	80056ca <HAL_SD_ReadBlocks+0x156>
        }
        tempbuff += 8U;
 80056ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80056ee:	3320      	adds	r3, #32
 80056f0:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      
      if((Timeout == 0U)||((HAL_GetTick()-tickstart) >=  Timeout))
 80056f2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d007      	beq.n	8005708 <HAL_SD_ReadBlocks+0x194>
 80056f8:	f7fd fc48 	bl	8002f8c <HAL_GetTick>
 80056fc:	4602      	mov	r2, r0
 80056fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005700:	1ad3      	subs	r3, r2, r3
 8005702:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005704:	429a      	cmp	r2, r3
 8005706:	d810      	bhi.n	800572a <HAL_SD_ReadBlocks+0x1b6>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8005710:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005716:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	2201      	movs	r2, #1
 8005722:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        return HAL_TIMEOUT;
 8005726:	2303      	movs	r3, #3
 8005728:	e0b7      	b.n	800589a <HAL_SD_ReadBlocks+0x326>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_STA_STBITERR))
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005730:	f240 332a 	movw	r3, #810	; 0x32a
 8005734:	4013      	ands	r3, r2
 8005736:	2b00      	cmp	r3, #0
 8005738:	d0bd      	beq.n	80056b6 <HAL_SD_ReadBlocks+0x142>
      }
    }
    
    /* Send stop transmission command in case of multiblock read */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005740:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005744:	2b00      	cmp	r3, #0
 8005746:	d020      	beq.n	800578a <HAL_SD_ReadBlocks+0x216>
 8005748:	683b      	ldr	r3, [r7, #0]
 800574a:	2b01      	cmp	r3, #1
 800574c:	d91d      	bls.n	800578a <HAL_SD_ReadBlocks+0x216>
    {    
      if(hsd->SdCard.CardType != CARD_SECURED)
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005752:	2b03      	cmp	r3, #3
 8005754:	d019      	beq.n	800578a <HAL_SD_ReadBlocks+0x216>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	4618      	mov	r0, r3
 800575c:	f002 fc3a 	bl	8007fd4 <SDMMC_CmdStopTransfer>
 8005760:	6378      	str	r0, [r7, #52]	; 0x34
        if(errorstate != HAL_SD_ERROR_NONE)
 8005762:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005764:	2b00      	cmp	r3, #0
 8005766:	d010      	beq.n	800578a <HAL_SD_ReadBlocks+0x216>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8005770:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005776:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005778:	431a      	orrs	r2, r3
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	2201      	movs	r2, #1
 8005782:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          return HAL_ERROR;
 8005786:	2301      	movs	r3, #1
 8005788:	e087      	b.n	800589a <HAL_SD_ReadBlocks+0x326>
        }
      }
    }
    
    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005790:	f003 0308 	and.w	r3, r3, #8
 8005794:	2b00      	cmp	r3, #0
 8005796:	d010      	beq.n	80057ba <HAL_SD_ReadBlocks+0x246>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	f240 52ff 	movw	r2, #1535	; 0x5ff
 80057a0:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057a6:	f043 0208 	orr.w	r2, r3, #8
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	2201      	movs	r2, #1
 80057b2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 80057b6:	2301      	movs	r3, #1
 80057b8:	e06f      	b.n	800589a <HAL_SD_ReadBlocks+0x326>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80057c0:	f003 0302 	and.w	r3, r3, #2
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d010      	beq.n	80057ea <HAL_SD_ReadBlocks+0x276>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	f240 52ff 	movw	r2, #1535	; 0x5ff
 80057d0:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057d6:	f043 0202 	orr.w	r2, r3, #2
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	2201      	movs	r2, #1
 80057e2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 80057e6:	2301      	movs	r3, #1
 80057e8:	e057      	b.n	800589a <HAL_SD_ReadBlocks+0x326>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80057f0:	f003 0320 	and.w	r3, r3, #32
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d037      	beq.n	8005868 <HAL_SD_ReadBlocks+0x2f4>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8005800:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005806:	f043 0220 	orr.w	r2, r3, #32
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	2201      	movs	r2, #1
 8005812:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8005816:	2301      	movs	r3, #1
 8005818:	e03f      	b.n	800589a <HAL_SD_ReadBlocks+0x326>
    }
    
    /* Empty FIFO if there is still any data */
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)))
    {
      *tempbuff = SDIO_ReadFIFO(hsd->Instance);
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	4618      	mov	r0, r3
 8005820:	f002 fa71 	bl	8007d06 <SDIO_ReadFIFO>
 8005824:	4602      	mov	r2, r0
 8005826:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005828:	601a      	str	r2, [r3, #0]
      tempbuff++;
 800582a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800582c:	3304      	adds	r3, #4
 800582e:	62fb      	str	r3, [r7, #44]	; 0x2c
      
      if((Timeout == 0U)||((HAL_GetTick()-tickstart) >=  Timeout))
 8005830:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005832:	2b00      	cmp	r3, #0
 8005834:	d007      	beq.n	8005846 <HAL_SD_ReadBlocks+0x2d2>
 8005836:	f7fd fba9 	bl	8002f8c <HAL_GetTick>
 800583a:	4602      	mov	r2, r0
 800583c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800583e:	1ad3      	subs	r3, r2, r3
 8005840:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005842:	429a      	cmp	r2, r3
 8005844:	d810      	bhi.n	8005868 <HAL_SD_ReadBlocks+0x2f4>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);        
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	f240 52ff 	movw	r2, #1535	; 0x5ff
 800584e:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005854:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	2201      	movs	r2, #1
 8005860:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        return HAL_ERROR;
 8005864:	2301      	movs	r3, #1
 8005866:	e018      	b.n	800589a <HAL_SD_ReadBlocks+0x326>
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)))
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800586e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005872:	2b00      	cmp	r3, #0
 8005874:	d1d1      	bne.n	800581a <HAL_SD_ReadBlocks+0x2a6>
      }
    }
    
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	f240 52ff 	movw	r2, #1535	; 0x5ff
 800587e:	639a      	str	r2, [r3, #56]	; 0x38
    
    hsd->State = HAL_SD_STATE_READY;
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	2201      	movs	r2, #1
 8005884:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_OK;
 8005888:	2300      	movs	r3, #0
 800588a:	e006      	b.n	800589a <HAL_SD_ReadBlocks+0x326>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005890:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8005898:	2301      	movs	r3, #1
  }
}
 800589a:	4618      	mov	r0, r3
 800589c:	373c      	adds	r7, #60	; 0x3c
 800589e:	46bd      	mov	sp, r7
 80058a0:	bd90      	pop	{r4, r7, pc}

080058a2 <HAL_SD_WriteBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to write
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 80058a2:	b580      	push	{r7, lr}
 80058a4:	b08e      	sub	sp, #56	; 0x38
 80058a6:	af00      	add	r7, sp, #0
 80058a8:	60f8      	str	r0, [r7, #12]
 80058aa:	60b9      	str	r1, [r7, #8]
 80058ac:	607a      	str	r2, [r7, #4]
 80058ae:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 80058b0:	2300      	movs	r3, #0
 80058b2:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tickstart = HAL_GetTick();
 80058b4:	f7fd fb6a 	bl	8002f8c <HAL_GetTick>
 80058b8:	62b8      	str	r0, [r7, #40]	; 0x28
  uint32_t count = 0U;
 80058ba:	2300      	movs	r3, #0
 80058bc:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t *tempbuff = (uint32_t *)pData;
 80058be:	68bb      	ldr	r3, [r7, #8]
 80058c0:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  if(NULL == pData)
 80058c2:	68bb      	ldr	r3, [r7, #8]
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d107      	bne.n	80058d8 <HAL_SD_WriteBlocks+0x36>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058cc:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80058d4:	2301      	movs	r3, #1
 80058d6:	e160      	b.n	8005b9a <HAL_SD_WriteBlocks+0x2f8>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80058de:	b2db      	uxtb	r3, r3
 80058e0:	2b01      	cmp	r3, #1
 80058e2:	f040 8153 	bne.w	8005b8c <HAL_SD_WriteBlocks+0x2ea>
  {
    hsd->ErrorCode = HAL_DMA_ERROR_NONE;
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	2200      	movs	r2, #0
 80058ea:	639a      	str	r2, [r3, #56]	; 0x38
    
    if((BlockAdd + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80058ec:	687a      	ldr	r2, [r7, #4]
 80058ee:	683b      	ldr	r3, [r7, #0]
 80058f0:	441a      	add	r2, r3
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80058f6:	429a      	cmp	r2, r3
 80058f8:	d907      	bls.n	800590a <HAL_SD_WriteBlocks+0x68>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058fe:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8005906:	2301      	movs	r3, #1
 8005908:	e147      	b.n	8005b9a <HAL_SD_WriteBlocks+0x2f8>
    }
    
    hsd->State = HAL_SD_STATE_BUSY;
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	2203      	movs	r2, #3
 800590e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	2200      	movs	r2, #0
 8005918:	62da      	str	r2, [r3, #44]	; 0x2c
     
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800591e:	2b01      	cmp	r3, #1
 8005920:	d002      	beq.n	8005928 <HAL_SD_WriteBlocks+0x86>
    {
      BlockAdd *= 512U;
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	025b      	lsls	r3, r3, #9
 8005926:	607b      	str	r3, [r7, #4]
    }
    
    /* Set Block Size for Card */ 
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005930:	4618      	mov	r0, r3
 8005932:	f002 fa9a 	bl	8007e6a <SDMMC_CmdBlockLength>
 8005936:	6378      	str	r0, [r7, #52]	; 0x34
    if(errorstate != HAL_SD_ERROR_NONE)
 8005938:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800593a:	2b00      	cmp	r3, #0
 800593c:	d010      	beq.n	8005960 <HAL_SD_WriteBlocks+0xbe>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);  
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8005946:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800594c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800594e:	431a      	orrs	r2, r3
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	2201      	movs	r2, #1
 8005958:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 800595c:	2301      	movs	r3, #1
 800595e:	e11c      	b.n	8005b9a <HAL_SD_WriteBlocks+0x2f8>
    }
    
    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 8005960:	683b      	ldr	r3, [r7, #0]
 8005962:	2b01      	cmp	r3, #1
 8005964:	d90a      	bls.n	800597c <HAL_SD_WriteBlocks+0xda>
    {
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	2220      	movs	r2, #32
 800596a:	631a      	str	r2, [r3, #48]	; 0x30
      
      /* Write Multi Block command */ 
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, BlockAdd);
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	6879      	ldr	r1, [r7, #4]
 8005972:	4618      	mov	r0, r3
 8005974:	f002 fb09 	bl	8007f8a <SDMMC_CmdWriteMultiBlock>
 8005978:	6378      	str	r0, [r7, #52]	; 0x34
 800597a:	e009      	b.n	8005990 <HAL_SD_WriteBlocks+0xee>
    }
    else
    {
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	2210      	movs	r2, #16
 8005980:	631a      	str	r2, [r3, #48]	; 0x30
      
      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, BlockAdd);
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	6879      	ldr	r1, [r7, #4]
 8005988:	4618      	mov	r0, r3
 800598a:	f002 fada 	bl	8007f42 <SDMMC_CmdWriteSingleBlock>
 800598e:	6378      	str	r0, [r7, #52]	; 0x34
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8005990:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005992:	2b00      	cmp	r3, #0
 8005994:	d010      	beq.n	80059b8 <HAL_SD_WriteBlocks+0x116>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);  
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	f240 52ff 	movw	r2, #1535	; 0x5ff
 800599e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80059a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80059a6:	431a      	orrs	r2, r3
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	2201      	movs	r2, #1
 80059b0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 80059b4:	2301      	movs	r3, #1
 80059b6:	e0f0      	b.n	8005b9a <HAL_SD_WriteBlocks+0x2f8>
    }
    
    /* Configure the SD DPSM (Data Path State Machine) */ 
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80059b8:	f04f 33ff 	mov.w	r3, #4294967295
 80059bc:	613b      	str	r3, [r7, #16]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 80059be:	683b      	ldr	r3, [r7, #0]
 80059c0:	025b      	lsls	r3, r3, #9
 80059c2:	617b      	str	r3, [r7, #20]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 80059c4:	2390      	movs	r3, #144	; 0x90
 80059c6:	61bb      	str	r3, [r7, #24]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 80059c8:	2300      	movs	r3, #0
 80059ca:	61fb      	str	r3, [r7, #28]
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 80059cc:	2300      	movs	r3, #0
 80059ce:	623b      	str	r3, [r7, #32]
    config.DPSM          = SDIO_DPSM_ENABLE;
 80059d0:	2301      	movs	r3, #1
 80059d2:	627b      	str	r3, [r7, #36]	; 0x24
    SDIO_ConfigData(hsd->Instance, &config);
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	f107 0210 	add.w	r2, r7, #16
 80059dc:	4611      	mov	r1, r2
 80059de:	4618      	mov	r0, r3
 80059e0:	f002 fa17 	bl	8007e12 <SDIO_ConfigData>
    
    /* Write block(s) in polling mode */
#ifdef SDIO_STA_STBITERR
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 80059e4:	e037      	b.n	8005a56 <HAL_SD_WriteBlocks+0x1b4>
#else /* SDIO_STA_STBITERR not defined */
    while(!__HAL_SD_GET_FLAG(hsd, /*SDIO_FLAG_TXUNDERR |*/ SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
#endif /* SDIO_STA_STBITERR */
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE))
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80059ec:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d014      	beq.n	8005a1e <HAL_SD_WriteBlocks+0x17c>
      {
        /* Write data to SDIO Tx FIFO */
        for(count = 0U; count < 8U; count++)
 80059f4:	2300      	movs	r3, #0
 80059f6:	633b      	str	r3, [r7, #48]	; 0x30
 80059f8:	e00b      	b.n	8005a12 <HAL_SD_WriteBlocks+0x170>
        {
          SDIO_WriteFIFO(hsd->Instance, (tempbuff + count));
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	6818      	ldr	r0, [r3, #0]
 80059fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a00:	009b      	lsls	r3, r3, #2
 8005a02:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005a04:	4413      	add	r3, r2
 8005a06:	4619      	mov	r1, r3
 8005a08:	f002 f98a 	bl	8007d20 <SDIO_WriteFIFO>
        for(count = 0U; count < 8U; count++)
 8005a0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a0e:	3301      	adds	r3, #1
 8005a10:	633b      	str	r3, [r7, #48]	; 0x30
 8005a12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a14:	2b07      	cmp	r3, #7
 8005a16:	d9f0      	bls.n	80059fa <HAL_SD_WriteBlocks+0x158>
        }
        tempbuff += 8U;
 8005a18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a1a:	3320      	adds	r3, #32
 8005a1c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      
      if((Timeout == 0U)||((HAL_GetTick()-tickstart) >=  Timeout))
 8005a1e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d007      	beq.n	8005a34 <HAL_SD_WriteBlocks+0x192>
 8005a24:	f7fd fab2 	bl	8002f8c <HAL_GetTick>
 8005a28:	4602      	mov	r2, r0
 8005a2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a2c:	1ad3      	subs	r3, r2, r3
 8005a2e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005a30:	429a      	cmp	r2, r3
 8005a32:	d810      	bhi.n	8005a56 <HAL_SD_WriteBlocks+0x1b4>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);  
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8005a3c:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005a42:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005a44:	431a      	orrs	r2, r3
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	2201      	movs	r2, #1
 8005a4e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        return HAL_TIMEOUT;
 8005a52:	2303      	movs	r3, #3
 8005a54:	e0a1      	b.n	8005b9a <HAL_SD_WriteBlocks+0x2f8>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005a5c:	f240 331a 	movw	r3, #794	; 0x31a
 8005a60:	4013      	ands	r3, r2
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d0bf      	beq.n	80059e6 <HAL_SD_WriteBlocks+0x144>
      }
    }
    
    /* Send stop transmission command in case of multiblock write */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a6c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d020      	beq.n	8005ab6 <HAL_SD_WriteBlocks+0x214>
 8005a74:	683b      	ldr	r3, [r7, #0]
 8005a76:	2b01      	cmp	r3, #1
 8005a78:	d91d      	bls.n	8005ab6 <HAL_SD_WriteBlocks+0x214>
    { 
      if(hsd->SdCard.CardType != CARD_SECURED)
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a7e:	2b03      	cmp	r3, #3
 8005a80:	d019      	beq.n	8005ab6 <HAL_SD_WriteBlocks+0x214>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	4618      	mov	r0, r3
 8005a88:	f002 faa4 	bl	8007fd4 <SDMMC_CmdStopTransfer>
 8005a8c:	6378      	str	r0, [r7, #52]	; 0x34
        if(errorstate != HAL_SD_ERROR_NONE)
 8005a8e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d010      	beq.n	8005ab6 <HAL_SD_WriteBlocks+0x214>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);  
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8005a9c:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005aa2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005aa4:	431a      	orrs	r2, r3
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	2201      	movs	r2, #1
 8005aae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          return HAL_ERROR;
 8005ab2:	2301      	movs	r3, #1
 8005ab4:	e071      	b.n	8005b9a <HAL_SD_WriteBlocks+0x2f8>
        }
      }
    }
    
    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005abc:	f003 0308 	and.w	r3, r3, #8
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d010      	beq.n	8005ae6 <HAL_SD_WriteBlocks+0x244>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8005acc:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ad2:	f043 0208 	orr.w	r2, r3, #8
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	2201      	movs	r2, #1
 8005ade:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8005ae2:	2301      	movs	r3, #1
 8005ae4:	e059      	b.n	8005b9a <HAL_SD_WriteBlocks+0x2f8>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005aec:	f003 0302 	and.w	r3, r3, #2
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d010      	beq.n	8005b16 <HAL_SD_WriteBlocks+0x274>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8005afc:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;      
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b02:	f043 0202 	orr.w	r2, r3, #2
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	2201      	movs	r2, #1
 8005b0e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8005b12:	2301      	movs	r3, #1
 8005b14:	e041      	b.n	8005b9a <HAL_SD_WriteBlocks+0x2f8>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR))
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b1c:	f003 0310 	and.w	r3, r3, #16
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d010      	beq.n	8005b46 <HAL_SD_WriteBlocks+0x2a4>
    {
      // Clear all the static flags
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8005b2c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b32:	f043 0210 	orr.w	r2, r3, #16
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	2201      	movs	r2, #1
 8005b3e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8005b42:	2301      	movs	r3, #1
 8005b44:	e029      	b.n	8005b9a <HAL_SD_WriteBlocks+0x2f8>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_STA_STBITERR))
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b4c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d010      	beq.n	8005b76 <HAL_SD_WriteBlocks+0x2d4>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8005b5c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_GENERAL_UNKNOWN_ERR;
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b62:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	2201      	movs	r2, #1
 8005b6e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8005b72:	2301      	movs	r3, #1
 8005b74:	e011      	b.n	8005b9a <HAL_SD_WriteBlocks+0x2f8>
    }
    
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8005b7e:	639a      	str	r2, [r3, #56]	; 0x38
    
    hsd->State = HAL_SD_STATE_READY;
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	2201      	movs	r2, #1
 8005b84:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_OK;
 8005b88:	2300      	movs	r3, #0
 8005b8a:	e006      	b.n	8005b9a <HAL_SD_WriteBlocks+0x2f8>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b90:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8005b98:	2301      	movs	r3, #1
  }
}
 8005b9a:	4618      	mov	r0, r3
 8005b9c:	3738      	adds	r7, #56	; 0x38
 8005b9e:	46bd      	mov	sp, r7
 8005ba0:	bd80      	pop	{r7, pc}
	...

08005ba4 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 8005ba4:	b580      	push	{r7, lr}
 8005ba6:	b084      	sub	sp, #16
 8005ba8:	af00      	add	r7, sp, #0
 8005baa:	6078      	str	r0, [r7, #4]
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 8005bac:	2300      	movs	r3, #0
 8005bae:	60fb      	str	r3, [r7, #12]
  
  /* Check for SDIO interrupt flags */
  if(__HAL_SD_GET_FLAG(hsd, SDIO_IT_DATAEND) != RESET)
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005bb6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	f000 808d 	beq.w	8005cda <HAL_SD_IRQHandler+0x136>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND); 
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005bc8:	639a      	str	r2, [r3, #56]	; 0x38
    
#ifdef SDIO_STA_STBITERR
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005bd0:	687a      	ldr	r2, [r7, #4]
 8005bd2:	6812      	ldr	r2, [r2, #0]
 8005bd4:	f423 734e 	bic.w	r3, r3, #824	; 0x338
 8005bd8:	f023 0302 	bic.w	r3, r3, #2
 8005bdc:	63d3      	str	r3, [r2, #60]	; 0x3c
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
                             SDIO_IT_TXUNDERR| SDIO_IT_RXOVERR);
#endif
    
    if((hsd->Context & SD_CONTEXT_IT) != RESET)
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005be2:	f003 0308 	and.w	r3, r3, #8
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d03a      	beq.n	8005c60 <HAL_SD_IRQHandler+0xbc>
    {
      if(((hsd->Context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != RESET) || ((hsd->Context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != RESET))
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bee:	f003 0302 	and.w	r3, r3, #2
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d105      	bne.n	8005c02 <HAL_SD_IRQHandler+0x5e>
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bfa:	f003 0320 	and.w	r3, r3, #32
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d011      	beq.n	8005c26 <HAL_SD_IRQHandler+0x82>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	4618      	mov	r0, r3
 8005c08:	f002 f9e4 	bl	8007fd4 <SDMMC_CmdStopTransfer>
 8005c0c:	60f8      	str	r0, [r7, #12]
        if(errorstate != HAL_SD_ERROR_NONE)
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d008      	beq.n	8005c26 <HAL_SD_IRQHandler+0x82>
        {
          hsd->ErrorCode |= errorstate;
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	431a      	orrs	r2, r3
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	639a      	str	r2, [r3, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 8005c20:	6878      	ldr	r0, [r7, #4]
 8005c22:	f000 f939 	bl	8005e98 <HAL_SD_ErrorCallback>
        }
      }
      
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8005c2e:	639a      	str	r2, [r3, #56]	; 0x38
      
      hsd->State = HAL_SD_STATE_READY;
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	2201      	movs	r2, #1
 8005c34:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      if(((hsd->Context & SD_CONTEXT_READ_SINGLE_BLOCK) != RESET) || ((hsd->Context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != RESET))
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c3c:	f003 0301 	and.w	r3, r3, #1
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d105      	bne.n	8005c50 <HAL_SD_IRQHandler+0xac>
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c48:	f003 0302 	and.w	r3, r3, #2
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d003      	beq.n	8005c58 <HAL_SD_IRQHandler+0xb4>
      {
        HAL_SD_RxCpltCallback(hsd);
 8005c50:	6878      	ldr	r0, [r7, #4]
 8005c52:	f000 f917 	bl	8005e84 <HAL_SD_RxCpltCallback>
      hsd->State = HAL_SD_STATE_READY;
      HAL_SD_ErrorCallback(hsd);
    }
  }
#endif
}
 8005c56:	e103      	b.n	8005e60 <HAL_SD_IRQHandler+0x2bc>
        HAL_SD_TxCpltCallback(hsd);
 8005c58:	6878      	ldr	r0, [r7, #4]
 8005c5a:	f000 f909 	bl	8005e70 <HAL_SD_TxCpltCallback>
}
 8005c5e:	e0ff      	b.n	8005e60 <HAL_SD_IRQHandler+0x2bc>
    else if((hsd->Context & SD_CONTEXT_DMA) != RESET)
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c64:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	f000 80f9 	beq.w	8005e60 <HAL_SD_IRQHandler+0x2bc>
      if((hsd->Context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != RESET)
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c72:	f003 0320 	and.w	r3, r3, #32
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d011      	beq.n	8005c9e <HAL_SD_IRQHandler+0xfa>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	4618      	mov	r0, r3
 8005c80:	f002 f9a8 	bl	8007fd4 <SDMMC_CmdStopTransfer>
 8005c84:	60f8      	str	r0, [r7, #12]
        if(errorstate != HAL_SD_ERROR_NONE)
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d008      	beq.n	8005c9e <HAL_SD_IRQHandler+0xfa>
          hsd->ErrorCode |= errorstate;
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	431a      	orrs	r2, r3
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	639a      	str	r2, [r3, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 8005c98:	6878      	ldr	r0, [r7, #4]
 8005c9a:	f000 f8fd 	bl	8005e98 <HAL_SD_ErrorCallback>
      if(((hsd->Context & SD_CONTEXT_READ_SINGLE_BLOCK) == RESET) && ((hsd->Context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == RESET))
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ca2:	f003 0301 	and.w	r3, r3, #1
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	f040 80da 	bne.w	8005e60 <HAL_SD_IRQHandler+0x2bc>
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005cb0:	f003 0302 	and.w	r3, r3, #2
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	f040 80d3 	bne.w	8005e60 <HAL_SD_IRQHandler+0x2bc>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	f022 0208 	bic.w	r2, r2, #8
 8005cc8:	62da      	str	r2, [r3, #44]	; 0x2c
        hsd->State = HAL_SD_STATE_READY;
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	2201      	movs	r2, #1
 8005cce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_TxCpltCallback(hsd);
 8005cd2:	6878      	ldr	r0, [r7, #4]
 8005cd4:	f000 f8cc 	bl	8005e70 <HAL_SD_TxCpltCallback>
}
 8005cd8:	e0c2      	b.n	8005e60 <HAL_SD_IRQHandler+0x2bc>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_IT_TXFIFOHE) != RESET)
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ce0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d008      	beq.n	8005cfa <HAL_SD_IRQHandler+0x156>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_TXFIFOHE);
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8005cf0:	639a      	str	r2, [r3, #56]	; 0x38
    SD_Write_IT(hsd);
 8005cf2:	6878      	ldr	r0, [r7, #4]
 8005cf4:	f000 ff7d 	bl	8006bf2 <SD_Write_IT>
}
 8005cf8:	e0b2      	b.n	8005e60 <HAL_SD_IRQHandler+0x2bc>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_IT_RXFIFOHF) != RESET)
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d00:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d008      	beq.n	8005d1a <HAL_SD_IRQHandler+0x176>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXFIFOHF);
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8005d10:	639a      	str	r2, [r3, #56]	; 0x38
    SD_Read_IT(hsd);
 8005d12:	6878      	ldr	r0, [r7, #4]
 8005d14:	f000 ff45 	bl	8006ba2 <SD_Read_IT>
}
 8005d18:	e0a2      	b.n	8005e60 <HAL_SD_IRQHandler+0x2bc>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR) != RESET)
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005d20:	f240 233a 	movw	r3, #570	; 0x23a
 8005d24:	4013      	ands	r3, r2
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	f000 809a 	beq.w	8005e60 <HAL_SD_IRQHandler+0x2bc>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_IT_DCRCFAIL) != RESET)
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d32:	f003 0302 	and.w	r3, r3, #2
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d005      	beq.n	8005d46 <HAL_SD_IRQHandler+0x1a2>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL; 
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d3e:	f043 0202 	orr.w	r2, r3, #2
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_IT_DTIMEOUT) != RESET)
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d4c:	f003 0308 	and.w	r3, r3, #8
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	d005      	beq.n	8005d60 <HAL_SD_IRQHandler+0x1bc>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT; 
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d58:	f043 0208 	orr.w	r2, r3, #8
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_IT_RXOVERR) != RESET)
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d66:	f003 0320 	and.w	r3, r3, #32
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d005      	beq.n	8005d7a <HAL_SD_IRQHandler+0x1d6>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN; 
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d72:	f043 0220 	orr.w	r2, r3, #32
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_IT_TXUNDERR) != RESET)
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d80:	f003 0310 	and.w	r3, r3, #16
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d005      	beq.n	8005d94 <HAL_SD_IRQHandler+0x1f0>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN; 
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d8c:	f043 0210 	orr.w	r2, r3, #16
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_IT_STBITERR) != RESET)
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d9a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d005      	beq.n	8005dae <HAL_SD_IRQHandler+0x20a>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005da6:	f043 0208 	orr.w	r2, r3, #8
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS | SDIO_FLAG_STBITERR);
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8005db6:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005dbe:	687a      	ldr	r2, [r7, #4]
 8005dc0:	6812      	ldr	r2, [r2, #0]
 8005dc2:	f423 734e 	bic.w	r3, r3, #824	; 0x338
 8005dc6:	f023 0302 	bic.w	r3, r3, #2
 8005dca:	63d3      	str	r3, [r2, #60]	; 0x3c
    if((hsd->Context & SD_CONTEXT_DMA) != RESET)
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005dd0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d036      	beq.n	8005e46 <HAL_SD_IRQHandler+0x2a2>
      if(hsd->hdmatx != NULL)
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d011      	beq.n	8005e04 <HAL_SD_IRQHandler+0x260>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005de4:	4a20      	ldr	r2, [pc, #128]	; (8005e68 <HAL_SD_IRQHandler+0x2c4>)
 8005de6:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005dec:	4618      	mov	r0, r3
 8005dee:	f7fd fa21 	bl	8003234 <HAL_DMA_Abort_IT>
 8005df2:	4603      	mov	r3, r0
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d033      	beq.n	8005e60 <HAL_SD_IRQHandler+0x2bc>
          SD_DMATxAbort(hsd->hdmatx);
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005dfc:	4618      	mov	r0, r3
 8005dfe:	f000 fb55 	bl	80064ac <SD_DMATxAbort>
}
 8005e02:	e02d      	b.n	8005e60 <HAL_SD_IRQHandler+0x2bc>
      else if(hsd->hdmarx != NULL)
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d011      	beq.n	8005e30 <HAL_SD_IRQHandler+0x28c>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e10:	4a16      	ldr	r2, [pc, #88]	; (8005e6c <HAL_SD_IRQHandler+0x2c8>)
 8005e12:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e18:	4618      	mov	r0, r3
 8005e1a:	f7fd fa0b 	bl	8003234 <HAL_DMA_Abort_IT>
 8005e1e:	4603      	mov	r3, r0
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d01d      	beq.n	8005e60 <HAL_SD_IRQHandler+0x2bc>
          SD_DMARxAbort(hsd->hdmarx);
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e28:	4618      	mov	r0, r3
 8005e2a:	f000 fb7d 	bl	8006528 <SD_DMARxAbort>
}
 8005e2e:	e017      	b.n	8005e60 <HAL_SD_IRQHandler+0x2bc>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	2200      	movs	r2, #0
 8005e34:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	2201      	movs	r2, #1
 8005e3a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_AbortCallback(hsd);
 8005e3e:	6878      	ldr	r0, [r7, #4]
 8005e40:	f000 f834 	bl	8005eac <HAL_SD_AbortCallback>
}
 8005e44:	e00c      	b.n	8005e60 <HAL_SD_IRQHandler+0x2bc>
    else if((hsd->Context & SD_CONTEXT_IT) != RESET)
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e4a:	f003 0308 	and.w	r3, r3, #8
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d006      	beq.n	8005e60 <HAL_SD_IRQHandler+0x2bc>
      hsd->State = HAL_SD_STATE_READY;
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	2201      	movs	r2, #1
 8005e56:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      HAL_SD_ErrorCallback(hsd);
 8005e5a:	6878      	ldr	r0, [r7, #4]
 8005e5c:	f000 f81c 	bl	8005e98 <HAL_SD_ErrorCallback>
}
 8005e60:	bf00      	nop
 8005e62:	3710      	adds	r7, #16
 8005e64:	46bd      	mov	sp, r7
 8005e66:	bd80      	pop	{r7, pc}
 8005e68:	080064ad 	.word	0x080064ad
 8005e6c:	08006529 	.word	0x08006529

08005e70 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: Pointer to SD handle
  * @retval None
  */
 __weak void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 8005e70:	b480      	push	{r7}
 8005e72:	b083      	sub	sp, #12
 8005e74:	af00      	add	r7, sp, #0
 8005e76:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_TxCpltCallback can be implemented in the user file
   */
}
 8005e78:	bf00      	nop
 8005e7a:	370c      	adds	r7, #12
 8005e7c:	46bd      	mov	sp, r7
 8005e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e82:	4770      	bx	lr

08005e84 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 8005e84:	b480      	push	{r7}
 8005e86:	b083      	sub	sp, #12
 8005e88:	af00      	add	r7, sp, #0
 8005e8a:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);
 
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_RxCpltCallback can be implemented in the user file
   */
}
 8005e8c:	bf00      	nop
 8005e8e:	370c      	adds	r7, #12
 8005e90:	46bd      	mov	sp, r7
 8005e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e96:	4770      	bx	lr

08005e98 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 8005e98:	b480      	push	{r7}
 8005e9a:	b083      	sub	sp, #12
 8005e9c:	af00      	add	r7, sp, #0
 8005e9e:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);
 
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */ 
}
 8005ea0:	bf00      	nop
 8005ea2:	370c      	adds	r7, #12
 8005ea4:	46bd      	mov	sp, r7
 8005ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eaa:	4770      	bx	lr

08005eac <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 8005eac:	b480      	push	{r7}
 8005eae:	b083      	sub	sp, #12
 8005eb0:	af00      	add	r7, sp, #0
 8005eb2:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);
 
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */ 
}
 8005eb4:	bf00      	nop
 8005eb6:	370c      	adds	r7, #12
 8005eb8:	46bd      	mov	sp, r7
 8005eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ebe:	4770      	bx	lr

08005ec0 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8005ec0:	b480      	push	{r7}
 8005ec2:	b085      	sub	sp, #20
 8005ec4:	af00      	add	r7, sp, #0
 8005ec6:	6078      	str	r0, [r7, #4]
 8005ec8:	6039      	str	r1, [r7, #0]
  uint32_t tmp = 0U;
 8005eca:	2300      	movs	r3, #0
 8005ecc:	60fb      	str	r3, [r7, #12]
  
  /* Byte 0 */
  tmp = (hsd->CSD[0U] & 0xFF000000U) >> 24U;
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005ed2:	0e1b      	lsrs	r3, r3, #24
 8005ed4:	60fb      	str	r3, [r7, #12]
  pCSD->CSDStruct      = (uint8_t)((tmp & 0xC0U) >> 6U);
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	099b      	lsrs	r3, r3, #6
 8005eda:	b2db      	uxtb	r3, r3
 8005edc:	f003 0303 	and.w	r3, r3, #3
 8005ee0:	b2da      	uxtb	r2, r3
 8005ee2:	683b      	ldr	r3, [r7, #0]
 8005ee4:	701a      	strb	r2, [r3, #0]
  pCSD->SysSpecVersion = (uint8_t)((tmp & 0x3CU) >> 2U);
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	089b      	lsrs	r3, r3, #2
 8005eea:	b2db      	uxtb	r3, r3
 8005eec:	f003 030f 	and.w	r3, r3, #15
 8005ef0:	b2da      	uxtb	r2, r3
 8005ef2:	683b      	ldr	r3, [r7, #0]
 8005ef4:	705a      	strb	r2, [r3, #1]
  pCSD->Reserved1      = tmp & 0x03U;
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	b2db      	uxtb	r3, r3
 8005efa:	f003 0303 	and.w	r3, r3, #3
 8005efe:	b2da      	uxtb	r2, r3
 8005f00:	683b      	ldr	r3, [r7, #0]
 8005f02:	709a      	strb	r2, [r3, #2]
  
  /* Byte 1 */
  tmp = (hsd->CSD[0U] & 0x00FF0000U) >> 16U;
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005f08:	0c1b      	lsrs	r3, r3, #16
 8005f0a:	b2db      	uxtb	r3, r3
 8005f0c:	60fb      	str	r3, [r7, #12]
  pCSD->TAAC = (uint8_t)tmp;
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	b2da      	uxtb	r2, r3
 8005f12:	683b      	ldr	r3, [r7, #0]
 8005f14:	70da      	strb	r2, [r3, #3]
  
  /* Byte 2 */
  tmp = (hsd->CSD[0U] & 0x0000FF00U) >> 8U;
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005f1a:	0a1b      	lsrs	r3, r3, #8
 8005f1c:	b2db      	uxtb	r3, r3
 8005f1e:	60fb      	str	r3, [r7, #12]
  pCSD->NSAC = (uint8_t)tmp;
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	b2da      	uxtb	r2, r3
 8005f24:	683b      	ldr	r3, [r7, #0]
 8005f26:	711a      	strb	r2, [r3, #4]
  
  /* Byte 3 */
  tmp = hsd->CSD[0U] & 0x000000FFU;
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005f2c:	b2db      	uxtb	r3, r3
 8005f2e:	60fb      	str	r3, [r7, #12]
  pCSD->MaxBusClkFrec = (uint8_t)tmp;
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	b2da      	uxtb	r2, r3
 8005f34:	683b      	ldr	r3, [r7, #0]
 8005f36:	715a      	strb	r2, [r3, #5]
  
  /* Byte 4 */
  tmp = (hsd->CSD[1U] & 0xFF000000U) >> 24U;
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005f3c:	0e1b      	lsrs	r3, r3, #24
 8005f3e:	60fb      	str	r3, [r7, #12]
  pCSD->CardComdClasses = (uint16_t)(tmp << 4U);
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	b29b      	uxth	r3, r3
 8005f44:	011b      	lsls	r3, r3, #4
 8005f46:	b29a      	uxth	r2, r3
 8005f48:	683b      	ldr	r3, [r7, #0]
 8005f4a:	80da      	strh	r2, [r3, #6]
  
  /* Byte 5 */
  tmp = (hsd->CSD[1U] & 0x00FF0000U) >> 16U;
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005f50:	0c1b      	lsrs	r3, r3, #16
 8005f52:	b2db      	uxtb	r3, r3
 8005f54:	60fb      	str	r3, [r7, #12]
  pCSD->CardComdClasses |= (uint16_t)((tmp & 0xF0U) >> 4U);
 8005f56:	683b      	ldr	r3, [r7, #0]
 8005f58:	88db      	ldrh	r3, [r3, #6]
 8005f5a:	b29a      	uxth	r2, r3
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	091b      	lsrs	r3, r3, #4
 8005f60:	b29b      	uxth	r3, r3
 8005f62:	f003 030f 	and.w	r3, r3, #15
 8005f66:	b29b      	uxth	r3, r3
 8005f68:	4313      	orrs	r3, r2
 8005f6a:	b29a      	uxth	r2, r3
 8005f6c:	683b      	ldr	r3, [r7, #0]
 8005f6e:	80da      	strh	r2, [r3, #6]
  pCSD->RdBlockLen       = (uint8_t)(tmp & 0x0FU);
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	b2db      	uxtb	r3, r3
 8005f74:	f003 030f 	and.w	r3, r3, #15
 8005f78:	b2da      	uxtb	r2, r3
 8005f7a:	683b      	ldr	r3, [r7, #0]
 8005f7c:	721a      	strb	r2, [r3, #8]
  
  /* Byte 6 */
  tmp = (hsd->CSD[1U] & 0x0000FF00U) >> 8U;
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005f82:	0a1b      	lsrs	r3, r3, #8
 8005f84:	b2db      	uxtb	r3, r3
 8005f86:	60fb      	str	r3, [r7, #12]
  pCSD->PartBlockRead   = (uint8_t)((tmp & 0x80U) >> 7U);
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	09db      	lsrs	r3, r3, #7
 8005f8c:	b2db      	uxtb	r3, r3
 8005f8e:	f003 0301 	and.w	r3, r3, #1
 8005f92:	b2da      	uxtb	r2, r3
 8005f94:	683b      	ldr	r3, [r7, #0]
 8005f96:	725a      	strb	r2, [r3, #9]
  pCSD->WrBlockMisalign = (uint8_t)((tmp & 0x40U) >> 6U);
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	099b      	lsrs	r3, r3, #6
 8005f9c:	b2db      	uxtb	r3, r3
 8005f9e:	f003 0301 	and.w	r3, r3, #1
 8005fa2:	b2da      	uxtb	r2, r3
 8005fa4:	683b      	ldr	r3, [r7, #0]
 8005fa6:	729a      	strb	r2, [r3, #10]
  pCSD->RdBlockMisalign = (uint8_t)((tmp & 0x20U) >> 5U);
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	095b      	lsrs	r3, r3, #5
 8005fac:	b2db      	uxtb	r3, r3
 8005fae:	f003 0301 	and.w	r3, r3, #1
 8005fb2:	b2da      	uxtb	r2, r3
 8005fb4:	683b      	ldr	r3, [r7, #0]
 8005fb6:	72da      	strb	r2, [r3, #11]
  pCSD->DSRImpl         = (uint8_t)((tmp & 0x10U) >> 4U);
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	091b      	lsrs	r3, r3, #4
 8005fbc:	b2db      	uxtb	r3, r3
 8005fbe:	f003 0301 	and.w	r3, r3, #1
 8005fc2:	b2da      	uxtb	r2, r3
 8005fc4:	683b      	ldr	r3, [r7, #0]
 8005fc6:	731a      	strb	r2, [r3, #12]
  pCSD->Reserved2       = 0U; /*!< Reserved */
 8005fc8:	683b      	ldr	r3, [r7, #0]
 8005fca:	2200      	movs	r2, #0
 8005fcc:	735a      	strb	r2, [r3, #13]
       
  if(hsd->SdCard.CardType == CARD_SDSC)
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	f040 8087 	bne.w	80060e6 <HAL_SD_GetCardCSD+0x226>
  {
    pCSD->DeviceSize = (tmp & 0x03U) << 10U;
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	029b      	lsls	r3, r3, #10
 8005fdc:	f403 6240 	and.w	r2, r3, #3072	; 0xc00
 8005fe0:	683b      	ldr	r3, [r7, #0]
 8005fe2:	611a      	str	r2, [r3, #16]
    
    /* Byte 7 */
    tmp = (uint8_t)(hsd->CSD[1U] & 0x000000FFU);
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005fe8:	b2db      	uxtb	r3, r3
 8005fea:	60fb      	str	r3, [r7, #12]
    pCSD->DeviceSize |= (tmp) << 2U;
 8005fec:	683b      	ldr	r3, [r7, #0]
 8005fee:	691a      	ldr	r2, [r3, #16]
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	009b      	lsls	r3, r3, #2
 8005ff4:	431a      	orrs	r2, r3
 8005ff6:	683b      	ldr	r3, [r7, #0]
 8005ff8:	611a      	str	r2, [r3, #16]
    
    /* Byte 8 */
    tmp = (uint8_t)((hsd->CSD[2U] & 0xFF000000U) >> 24U);
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005ffe:	0e1b      	lsrs	r3, r3, #24
 8006000:	b2db      	uxtb	r3, r3
 8006002:	60fb      	str	r3, [r7, #12]
    pCSD->DeviceSize |= (tmp & 0xC0U) >> 6U;
 8006004:	683b      	ldr	r3, [r7, #0]
 8006006:	691a      	ldr	r2, [r3, #16]
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	099b      	lsrs	r3, r3, #6
 800600c:	f003 0303 	and.w	r3, r3, #3
 8006010:	431a      	orrs	r2, r3
 8006012:	683b      	ldr	r3, [r7, #0]
 8006014:	611a      	str	r2, [r3, #16]
    
    pCSD->MaxRdCurrentVDDMin = (tmp & 0x38U) >> 3U;
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	08db      	lsrs	r3, r3, #3
 800601a:	b2db      	uxtb	r3, r3
 800601c:	f003 0307 	and.w	r3, r3, #7
 8006020:	b2da      	uxtb	r2, r3
 8006022:	683b      	ldr	r3, [r7, #0]
 8006024:	751a      	strb	r2, [r3, #20]
    pCSD->MaxRdCurrentVDDMax = (tmp & 0x07U);
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	b2db      	uxtb	r3, r3
 800602a:	f003 0307 	and.w	r3, r3, #7
 800602e:	b2da      	uxtb	r2, r3
 8006030:	683b      	ldr	r3, [r7, #0]
 8006032:	755a      	strb	r2, [r3, #21]
    
    /* Byte 9 */
    tmp = (uint8_t)((hsd->CSD[2U] & 0x00FF0000U) >> 16U);
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006038:	0c1b      	lsrs	r3, r3, #16
 800603a:	b2db      	uxtb	r3, r3
 800603c:	60fb      	str	r3, [r7, #12]
    pCSD->MaxWrCurrentVDDMin = (tmp & 0xE0U) >> 5U;
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	095b      	lsrs	r3, r3, #5
 8006042:	b2db      	uxtb	r3, r3
 8006044:	f003 0307 	and.w	r3, r3, #7
 8006048:	b2da      	uxtb	r2, r3
 800604a:	683b      	ldr	r3, [r7, #0]
 800604c:	759a      	strb	r2, [r3, #22]
    pCSD->MaxWrCurrentVDDMax = (tmp & 0x1CU) >> 2U;
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	089b      	lsrs	r3, r3, #2
 8006052:	b2db      	uxtb	r3, r3
 8006054:	f003 0307 	and.w	r3, r3, #7
 8006058:	b2da      	uxtb	r2, r3
 800605a:	683b      	ldr	r3, [r7, #0]
 800605c:	75da      	strb	r2, [r3, #23]
    pCSD->DeviceSizeMul      = (tmp & 0x03U) << 1U;
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	b2db      	uxtb	r3, r3
 8006062:	005b      	lsls	r3, r3, #1
 8006064:	b2db      	uxtb	r3, r3
 8006066:	f003 0306 	and.w	r3, r3, #6
 800606a:	b2da      	uxtb	r2, r3
 800606c:	683b      	ldr	r3, [r7, #0]
 800606e:	761a      	strb	r2, [r3, #24]
    /* Byte 10 */
    tmp = (uint8_t)((hsd->CSD[2U] & 0x0000FF00U) >> 8U);
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006074:	0a1b      	lsrs	r3, r3, #8
 8006076:	b2db      	uxtb	r3, r3
 8006078:	60fb      	str	r3, [r7, #12]
    pCSD->DeviceSizeMul |= (tmp & 0x80U) >> 7U;
 800607a:	683b      	ldr	r3, [r7, #0]
 800607c:	7e1b      	ldrb	r3, [r3, #24]
 800607e:	b2da      	uxtb	r2, r3
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	09db      	lsrs	r3, r3, #7
 8006084:	b2db      	uxtb	r3, r3
 8006086:	f003 0301 	and.w	r3, r3, #1
 800608a:	b2db      	uxtb	r3, r3
 800608c:	4313      	orrs	r3, r2
 800608e:	b2da      	uxtb	r2, r3
 8006090:	683b      	ldr	r3, [r7, #0]
 8006092:	761a      	strb	r2, [r3, #24]
    
    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8006094:	683b      	ldr	r3, [r7, #0]
 8006096:	691b      	ldr	r3, [r3, #16]
 8006098:	1c5a      	adds	r2, r3, #1
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1U << (pCSD->DeviceSizeMul + 2U));
 800609e:	683b      	ldr	r3, [r7, #0]
 80060a0:	7e1b      	ldrb	r3, [r3, #24]
 80060a2:	b2db      	uxtb	r3, r3
 80060a4:	3302      	adds	r3, #2
 80060a6:	2201      	movs	r2, #1
 80060a8:	fa02 f303 	lsl.w	r3, r2, r3
 80060ac:	687a      	ldr	r2, [r7, #4]
 80060ae:	6d52      	ldr	r2, [r2, #84]	; 0x54
 80060b0:	fb03 f202 	mul.w	r2, r3, r2
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = 1U << (pCSD->RdBlockLen);
 80060b8:	683b      	ldr	r3, [r7, #0]
 80060ba:	7a1b      	ldrb	r3, [r3, #8]
 80060bc:	b2db      	uxtb	r3, r3
 80060be:	461a      	mov	r2, r3
 80060c0:	2301      	movs	r3, #1
 80060c2:	fa03 f202 	lsl.w	r2, r3, r2
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U); 
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80060ce:	687a      	ldr	r2, [r7, #4]
 80060d0:	6d92      	ldr	r2, [r2, #88]	; 0x58
 80060d2:	0a52      	lsrs	r2, r2, #9
 80060d4:	fb03 f202 	mul.w	r2, r3, r2
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	f44f 7200 	mov.w	r2, #512	; 0x200
 80060e2:	661a      	str	r2, [r3, #96]	; 0x60
 80060e4:	e04d      	b.n	8006182 <HAL_SD_GetCardCSD+0x2c2>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80060ea:	2b01      	cmp	r3, #1
 80060ec:	d138      	bne.n	8006160 <HAL_SD_GetCardCSD+0x2a0>
  {
    /* Byte 7 */
    tmp = (uint8_t)(hsd->CSD[1U] & 0x000000FFU);
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80060f2:	b2db      	uxtb	r3, r3
 80060f4:	60fb      	str	r3, [r7, #12]
    pCSD->DeviceSize = (tmp & 0x3FU) << 16U;
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	041b      	lsls	r3, r3, #16
 80060fa:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 80060fe:	683b      	ldr	r3, [r7, #0]
 8006100:	611a      	str	r2, [r3, #16]
    
    /* Byte 8 */
    tmp = (uint8_t)((hsd->CSD[2U] & 0xFF000000U) >> 24U);
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006106:	0e1b      	lsrs	r3, r3, #24
 8006108:	b2db      	uxtb	r3, r3
 800610a:	60fb      	str	r3, [r7, #12]
    
    pCSD->DeviceSize |= (tmp << 8U);
 800610c:	683b      	ldr	r3, [r7, #0]
 800610e:	691a      	ldr	r2, [r3, #16]
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	021b      	lsls	r3, r3, #8
 8006114:	431a      	orrs	r2, r3
 8006116:	683b      	ldr	r3, [r7, #0]
 8006118:	611a      	str	r2, [r3, #16]
    
    /* Byte 9 */
    tmp = (uint8_t)((hsd->CSD[2U] & 0x00FF0000U) >> 16U);
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800611e:	0c1b      	lsrs	r3, r3, #16
 8006120:	b2db      	uxtb	r3, r3
 8006122:	60fb      	str	r3, [r7, #12]
    
    pCSD->DeviceSize |= (tmp);
 8006124:	683b      	ldr	r3, [r7, #0]
 8006126:	691a      	ldr	r2, [r3, #16]
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	431a      	orrs	r2, r3
 800612c:	683b      	ldr	r3, [r7, #0]
 800612e:	611a      	str	r2, [r3, #16]
    
    /* Byte 10 */
    tmp = (uint8_t)((hsd->CSD[2U] & 0x0000FF00U) >> 8U);
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006134:	0a1b      	lsrs	r3, r3, #8
 8006136:	b2db      	uxtb	r3, r3
 8006138:	60fb      	str	r3, [r7, #12]
    
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr = (((uint64_t)pCSD->DeviceSize + 1U) * 1024U);
 800613a:	683b      	ldr	r3, [r7, #0]
 800613c:	691b      	ldr	r3, [r3, #16]
 800613e:	3301      	adds	r3, #1
 8006140:	029a      	lsls	r2, r3, #10
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	655a      	str	r2, [r3, #84]	; 0x54
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize = 512U;
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006154:	659a      	str	r2, [r3, #88]	; 0x58
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	661a      	str	r2, [r3, #96]	; 0x60
 800615e:	e010      	b.n	8006182 <HAL_SD_GetCardCSD+0x2c2>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);   
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8006168:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800616e:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	2201      	movs	r2, #1
 800617a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800617e:	2301      	movs	r3, #1
 8006180:	e0c1      	b.n	8006306 <HAL_SD_GetCardCSD+0x446>
  }
  
  pCSD->EraseGrSize = (tmp & 0x40U) >> 6U;
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	099b      	lsrs	r3, r3, #6
 8006186:	b2db      	uxtb	r3, r3
 8006188:	f003 0301 	and.w	r3, r3, #1
 800618c:	b2da      	uxtb	r2, r3
 800618e:	683b      	ldr	r3, [r7, #0]
 8006190:	765a      	strb	r2, [r3, #25]
  pCSD->EraseGrMul  = (tmp & 0x3FU) << 1U;
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	b2db      	uxtb	r3, r3
 8006196:	005b      	lsls	r3, r3, #1
 8006198:	b2db      	uxtb	r3, r3
 800619a:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 800619e:	b2da      	uxtb	r2, r3
 80061a0:	683b      	ldr	r3, [r7, #0]
 80061a2:	769a      	strb	r2, [r3, #26]
  
  /* Byte 11 */
  tmp = (uint8_t)(hsd->CSD[2U] & 0x000000FFU);
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80061a8:	b2db      	uxtb	r3, r3
 80061aa:	60fb      	str	r3, [r7, #12]
  pCSD->EraseGrMul     |= (tmp & 0x80U) >> 7U;
 80061ac:	683b      	ldr	r3, [r7, #0]
 80061ae:	7e9b      	ldrb	r3, [r3, #26]
 80061b0:	b2da      	uxtb	r2, r3
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	09db      	lsrs	r3, r3, #7
 80061b6:	b2db      	uxtb	r3, r3
 80061b8:	f003 0301 	and.w	r3, r3, #1
 80061bc:	b2db      	uxtb	r3, r3
 80061be:	4313      	orrs	r3, r2
 80061c0:	b2da      	uxtb	r2, r3
 80061c2:	683b      	ldr	r3, [r7, #0]
 80061c4:	769a      	strb	r2, [r3, #26]
  pCSD->WrProtectGrSize = (tmp & 0x7FU);
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	b2db      	uxtb	r3, r3
 80061ca:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80061ce:	b2da      	uxtb	r2, r3
 80061d0:	683b      	ldr	r3, [r7, #0]
 80061d2:	76da      	strb	r2, [r3, #27]
  
  /* Byte 12 */
  tmp = (uint8_t)((hsd->CSD[3U] & 0xFF000000U) >> 24U);
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80061d8:	0e1b      	lsrs	r3, r3, #24
 80061da:	b2db      	uxtb	r3, r3
 80061dc:	60fb      	str	r3, [r7, #12]
  pCSD->WrProtectGrEnable = (tmp & 0x80U) >> 7U;
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	09db      	lsrs	r3, r3, #7
 80061e2:	b2db      	uxtb	r3, r3
 80061e4:	f003 0301 	and.w	r3, r3, #1
 80061e8:	b2da      	uxtb	r2, r3
 80061ea:	683b      	ldr	r3, [r7, #0]
 80061ec:	771a      	strb	r2, [r3, #28]
  pCSD->ManDeflECC        = (tmp & 0x60U) >> 5U;
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	095b      	lsrs	r3, r3, #5
 80061f2:	b2db      	uxtb	r3, r3
 80061f4:	f003 0303 	and.w	r3, r3, #3
 80061f8:	b2da      	uxtb	r2, r3
 80061fa:	683b      	ldr	r3, [r7, #0]
 80061fc:	775a      	strb	r2, [r3, #29]
  pCSD->WrSpeedFact       = (tmp & 0x1CU) >> 2U;
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	089b      	lsrs	r3, r3, #2
 8006202:	b2db      	uxtb	r3, r3
 8006204:	f003 0307 	and.w	r3, r3, #7
 8006208:	b2da      	uxtb	r2, r3
 800620a:	683b      	ldr	r3, [r7, #0]
 800620c:	779a      	strb	r2, [r3, #30]
  pCSD->MaxWrBlockLen     = (tmp & 0x03U) << 2U;
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	b2db      	uxtb	r3, r3
 8006212:	009b      	lsls	r3, r3, #2
 8006214:	b2db      	uxtb	r3, r3
 8006216:	f003 030c 	and.w	r3, r3, #12
 800621a:	b2da      	uxtb	r2, r3
 800621c:	683b      	ldr	r3, [r7, #0]
 800621e:	77da      	strb	r2, [r3, #31]
  
  /* Byte 13 */
  tmp = (uint8_t)((hsd->CSD[3U] & 0x00FF0000U) >> 16U);
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006224:	0c1b      	lsrs	r3, r3, #16
 8006226:	b2db      	uxtb	r3, r3
 8006228:	60fb      	str	r3, [r7, #12]
  pCSD->MaxWrBlockLen      |= (tmp & 0xC0U) >> 6U;
 800622a:	683b      	ldr	r3, [r7, #0]
 800622c:	7fdb      	ldrb	r3, [r3, #31]
 800622e:	b2da      	uxtb	r2, r3
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	099b      	lsrs	r3, r3, #6
 8006234:	b2db      	uxtb	r3, r3
 8006236:	f003 0303 	and.w	r3, r3, #3
 800623a:	b2db      	uxtb	r3, r3
 800623c:	4313      	orrs	r3, r2
 800623e:	b2da      	uxtb	r2, r3
 8006240:	683b      	ldr	r3, [r7, #0]
 8006242:	77da      	strb	r2, [r3, #31]
  pCSD->WriteBlockPaPartial = (tmp & 0x20U) >> 5U;
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	095b      	lsrs	r3, r3, #5
 8006248:	b2db      	uxtb	r3, r3
 800624a:	f003 0301 	and.w	r3, r3, #1
 800624e:	b2da      	uxtb	r2, r3
 8006250:	683b      	ldr	r3, [r7, #0]
 8006252:	f883 2020 	strb.w	r2, [r3, #32]
  pCSD->Reserved3           = 0U;
 8006256:	683b      	ldr	r3, [r7, #0]
 8006258:	2200      	movs	r2, #0
 800625a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  pCSD->ContentProtectAppli = (tmp & 0x01U);
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	b2db      	uxtb	r3, r3
 8006262:	f003 0301 	and.w	r3, r3, #1
 8006266:	b2da      	uxtb	r2, r3
 8006268:	683b      	ldr	r3, [r7, #0]
 800626a:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
  
  /* Byte 14 */
  tmp = (uint8_t)((hsd->CSD[3U] & 0x0000FF00U) >> 8U);
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006272:	0a1b      	lsrs	r3, r3, #8
 8006274:	b2db      	uxtb	r3, r3
 8006276:	60fb      	str	r3, [r7, #12]
  pCSD->FileFormatGrouop = (tmp & 0x80U) >> 7U;
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	09db      	lsrs	r3, r3, #7
 800627c:	b2db      	uxtb	r3, r3
 800627e:	f003 0301 	and.w	r3, r3, #1
 8006282:	b2da      	uxtb	r2, r3
 8006284:	683b      	ldr	r3, [r7, #0]
 8006286:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
  pCSD->CopyFlag         = (tmp & 0x40U) >> 6U;
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	099b      	lsrs	r3, r3, #6
 800628e:	b2db      	uxtb	r3, r3
 8006290:	f003 0301 	and.w	r3, r3, #1
 8006294:	b2da      	uxtb	r2, r3
 8006296:	683b      	ldr	r3, [r7, #0]
 8006298:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  pCSD->PermWrProtect    = (tmp & 0x20U) >> 5U;
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	095b      	lsrs	r3, r3, #5
 80062a0:	b2db      	uxtb	r3, r3
 80062a2:	f003 0301 	and.w	r3, r3, #1
 80062a6:	b2da      	uxtb	r2, r3
 80062a8:	683b      	ldr	r3, [r7, #0]
 80062aa:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
  pCSD->TempWrProtect    = (tmp & 0x10U) >> 4U;
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	091b      	lsrs	r3, r3, #4
 80062b2:	b2db      	uxtb	r3, r3
 80062b4:	f003 0301 	and.w	r3, r3, #1
 80062b8:	b2da      	uxtb	r2, r3
 80062ba:	683b      	ldr	r3, [r7, #0]
 80062bc:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
  pCSD->FileFormat       = (tmp & 0x0CU) >> 2U;
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	089b      	lsrs	r3, r3, #2
 80062c4:	b2db      	uxtb	r3, r3
 80062c6:	f003 0303 	and.w	r3, r3, #3
 80062ca:	b2da      	uxtb	r2, r3
 80062cc:	683b      	ldr	r3, [r7, #0]
 80062ce:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
  pCSD->ECC              = (tmp & 0x03U);
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	b2db      	uxtb	r3, r3
 80062d6:	f003 0303 	and.w	r3, r3, #3
 80062da:	b2da      	uxtb	r2, r3
 80062dc:	683b      	ldr	r3, [r7, #0]
 80062de:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  
  /* Byte 15 */
  tmp = (uint8_t)(hsd->CSD[3U] & 0x000000FFU);
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80062e6:	b2db      	uxtb	r3, r3
 80062e8:	60fb      	str	r3, [r7, #12]
  pCSD->CSD_CRC   = (tmp & 0xFEU) >> 1U;
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	085b      	lsrs	r3, r3, #1
 80062ee:	b2db      	uxtb	r3, r3
 80062f0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80062f4:	b2da      	uxtb	r2, r3
 80062f6:	683b      	ldr	r3, [r7, #0]
 80062f8:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
  pCSD->Reserved4 = 1U;
 80062fc:	683b      	ldr	r3, [r7, #0]
 80062fe:	2201      	movs	r2, #1
 8006300:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
  
  return HAL_OK;
 8006304:	2300      	movs	r3, #0
}
 8006306:	4618      	mov	r0, r3
 8006308:	3714      	adds	r7, #20
 800630a:	46bd      	mov	sp, r7
 800630c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006310:	4770      	bx	lr

08006312 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that 
  *         will contain the SD card status information 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8006312:	b480      	push	{r7}
 8006314:	b083      	sub	sp, #12
 8006316:	af00      	add	r7, sp, #0
 8006318:	6078      	str	r0, [r7, #4]
 800631a:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006320:	683b      	ldr	r3, [r7, #0]
 8006322:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006328:	683b      	ldr	r3, [r7, #0]
 800632a:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006330:	683b      	ldr	r3, [r7, #0]
 8006332:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006338:	683b      	ldr	r3, [r7, #0]
 800633a:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006340:	683b      	ldr	r3, [r7, #0]
 8006342:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8006348:	683b      	ldr	r3, [r7, #0]
 800634a:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8006350:	683b      	ldr	r3, [r7, #0]
 8006352:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8006358:	683b      	ldr	r3, [r7, #0]
 800635a:	61da      	str	r2, [r3, #28]
  
  return HAL_OK;
 800635c:	2300      	movs	r3, #0
}
 800635e:	4618      	mov	r0, r3
 8006360:	370c      	adds	r7, #12
 8006362:	46bd      	mov	sp, r7
 8006364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006368:	4770      	bx	lr

0800636a <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 800636a:	b5b0      	push	{r4, r5, r7, lr}
 800636c:	b08e      	sub	sp, #56	; 0x38
 800636e:	af04      	add	r7, sp, #16
 8006370:	6078      	str	r0, [r7, #4]
 8006372:	6039      	str	r1, [r7, #0]
  SDIO_InitTypeDef Init;
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 8006374:	2300      	movs	r3, #0
 8006376:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));
  
  /* Chnage Satte */
  hsd->State = HAL_SD_STATE_BUSY;
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	2203      	movs	r2, #3
 800637c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(hsd->SdCard.CardType != CARD_SECURED) 
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006384:	2b03      	cmp	r3, #3
 8006386:	d02e      	beq.n	80063e6 <HAL_SD_ConfigWideBusOperation+0x7c>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 8006388:	683b      	ldr	r3, [r7, #0]
 800638a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800638e:	d106      	bne.n	800639e <HAL_SD_ConfigWideBusOperation+0x34>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006394:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	639a      	str	r2, [r3, #56]	; 0x38
 800639c:	e029      	b.n	80063f2 <HAL_SD_ConfigWideBusOperation+0x88>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 800639e:	683b      	ldr	r3, [r7, #0]
 80063a0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80063a4:	d10a      	bne.n	80063bc <HAL_SD_ConfigWideBusOperation+0x52>
    {
      errorstate = SD_WideBus_Enable(hsd);
 80063a6:	6878      	ldr	r0, [r7, #4]
 80063a8:	f000 fa98 	bl	80068dc <SD_WideBus_Enable>
 80063ac:	6278      	str	r0, [r7, #36]	; 0x24
      
      hsd->ErrorCode |= errorstate;
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80063b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063b4:	431a      	orrs	r2, r3
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	639a      	str	r2, [r3, #56]	; 0x38
 80063ba:	e01a      	b.n	80063f2 <HAL_SD_ConfigWideBusOperation+0x88>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 80063bc:	683b      	ldr	r3, [r7, #0]
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d10a      	bne.n	80063d8 <HAL_SD_ConfigWideBusOperation+0x6e>
    {
      errorstate = SD_WideBus_Disable(hsd);
 80063c2:	6878      	ldr	r0, [r7, #4]
 80063c4:	f000 fad7 	bl	8006976 <SD_WideBus_Disable>
 80063c8:	6278      	str	r0, [r7, #36]	; 0x24
      
      hsd->ErrorCode |= errorstate;
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80063ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063d0:	431a      	orrs	r2, r3
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	639a      	str	r2, [r3, #56]	; 0x38
 80063d6:	e00c      	b.n	80063f2 <HAL_SD_ConfigWideBusOperation+0x88>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063dc:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	639a      	str	r2, [r3, #56]	; 0x38
 80063e4:	e005      	b.n	80063f2 <HAL_SD_ConfigWideBusOperation+0x88>
    }
  }  
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063ea:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d00a      	beq.n	8006410 <HAL_SD_ConfigWideBusOperation+0xa6>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8006402:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	2201      	movs	r2, #1
 8006408:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800640c:	2301      	movs	r3, #1
 800640e:	e024      	b.n	800645a <HAL_SD_ConfigWideBusOperation+0xf0>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	685b      	ldr	r3, [r3, #4]
 8006414:	60fb      	str	r3, [r7, #12]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	689b      	ldr	r3, [r3, #8]
 800641a:	613b      	str	r3, [r7, #16]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	68db      	ldr	r3, [r3, #12]
 8006420:	617b      	str	r3, [r7, #20]
    Init.BusWide             = WideMode;
 8006422:	683b      	ldr	r3, [r7, #0]
 8006424:	61bb      	str	r3, [r7, #24]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	695b      	ldr	r3, [r3, #20]
 800642a:	61fb      	str	r3, [r7, #28]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	699b      	ldr	r3, [r3, #24]
 8006430:	623b      	str	r3, [r7, #32]
    SDIO_Init(hsd->Instance, Init);
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681d      	ldr	r5, [r3, #0]
 8006436:	466c      	mov	r4, sp
 8006438:	f107 0318 	add.w	r3, r7, #24
 800643c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8006440:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8006444:	f107 030c 	add.w	r3, r7, #12
 8006448:	cb0e      	ldmia	r3, {r1, r2, r3}
 800644a:	4628      	mov	r0, r5
 800644c:	f001 fc30 	bl	8007cb0 <SDIO_Init>
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	2201      	movs	r2, #1
 8006454:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  return HAL_OK;
 8006458:	2300      	movs	r3, #0
}
 800645a:	4618      	mov	r0, r3
 800645c:	3728      	adds	r7, #40	; 0x28
 800645e:	46bd      	mov	sp, r7
 8006460:	bdb0      	pop	{r4, r5, r7, pc}

08006462 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8006462:	b580      	push	{r7, lr}
 8006464:	b086      	sub	sp, #24
 8006466:	af00      	add	r7, sp, #0
 8006468:	6078      	str	r0, [r7, #4]
  HAL_SD_CardStateTypeDef cardstate =  HAL_SD_CARD_TRANSFER;
 800646a:	2304      	movs	r3, #4
 800646c:	75fb      	strb	r3, [r7, #23]
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 800646e:	2300      	movs	r3, #0
 8006470:	613b      	str	r3, [r7, #16]
  uint32_t resp1 = 0;
 8006472:	2300      	movs	r3, #0
 8006474:	60fb      	str	r3, [r7, #12]
  
  errorstate = SD_SendStatus(hsd, &resp1);
 8006476:	f107 030c 	add.w	r3, r7, #12
 800647a:	4619      	mov	r1, r3
 800647c:	6878      	ldr	r0, [r7, #4]
 800647e:	f000 fa03 	bl	8006888 <SD_SendStatus>
 8006482:	6138      	str	r0, [r7, #16]
  if(errorstate != HAL_OK)
 8006484:	693b      	ldr	r3, [r7, #16]
 8006486:	2b00      	cmp	r3, #0
 8006488:	d005      	beq.n	8006496 <HAL_SD_GetCardState+0x34>
  {
    hsd->ErrorCode |= errorstate;
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800648e:	693b      	ldr	r3, [r7, #16]
 8006490:	431a      	orrs	r2, r3
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = (HAL_SD_CardStateTypeDef)((resp1 >> 9U) & 0x0FU);
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	0a5b      	lsrs	r3, r3, #9
 800649a:	b2db      	uxtb	r3, r3
 800649c:	f003 030f 	and.w	r3, r3, #15
 80064a0:	75fb      	strb	r3, [r7, #23]
  
  return cardstate;
 80064a2:	7dfb      	ldrb	r3, [r7, #23]
}
 80064a4:	4618      	mov	r0, r3
 80064a6:	3718      	adds	r7, #24
 80064a8:	46bd      	mov	sp, r7
 80064aa:	bd80      	pop	{r7, pc}

080064ac <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback 
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)   
{
 80064ac:	b580      	push	{r7, lr}
 80064ae:	b084      	sub	sp, #16
 80064b0:	af00      	add	r7, sp, #0
 80064b2:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064b8:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;
  
  if(hsd->hdmatx != NULL)
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d002      	beq.n	80064c8 <SD_DMATxAbort+0x1c>
  {
    hsd->hdmatx = NULL;
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	2200      	movs	r2, #0
 80064c6:	641a      	str	r2, [r3, #64]	; 0x40
  }
  
  /* All DMA channels are aborted */
  if(hsd->hdmarx == NULL)
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d127      	bne.n	8006520 <SD_DMATxAbort+0x74>
  {
    CardState = HAL_SD_GetCardState(hsd);
 80064d0:	68f8      	ldr	r0, [r7, #12]
 80064d2:	f7ff ffc6 	bl	8006462 <HAL_SD_GetCardState>
 80064d6:	4603      	mov	r3, r0
 80064d8:	72fb      	strb	r3, [r7, #11]
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	2200      	movs	r2, #0
 80064de:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	2201      	movs	r2, #1
 80064e4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 80064e8:	7afb      	ldrb	r3, [r7, #11]
 80064ea:	2b06      	cmp	r3, #6
 80064ec:	d002      	beq.n	80064f4 <SD_DMATxAbort+0x48>
 80064ee:	7afb      	ldrb	r3, [r7, #11]
 80064f0:	2b05      	cmp	r3, #5
 80064f2:	d115      	bne.n	8006520 <SD_DMATxAbort+0x74>
    {
      hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	4618      	mov	r0, r3
 80064fa:	f001 fd6b 	bl	8007fd4 <SDMMC_CmdStopTransfer>
 80064fe:	4602      	mov	r2, r0
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006504:	431a      	orrs	r2, r3
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	639a      	str	r2, [r3, #56]	; 0x38
      
      if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800650e:	2b00      	cmp	r3, #0
 8006510:	d003      	beq.n	800651a <SD_DMATxAbort+0x6e>
      {
        HAL_SD_AbortCallback(hsd);
 8006512:	68f8      	ldr	r0, [r7, #12]
 8006514:	f7ff fcca 	bl	8005eac <HAL_SD_AbortCallback>
      {
        HAL_SD_ErrorCallback(hsd);
      }
    }
  }
}
 8006518:	e002      	b.n	8006520 <SD_DMATxAbort+0x74>
        HAL_SD_ErrorCallback(hsd);
 800651a:	68f8      	ldr	r0, [r7, #12]
 800651c:	f7ff fcbc 	bl	8005e98 <HAL_SD_ErrorCallback>
}
 8006520:	bf00      	nop
 8006522:	3710      	adds	r7, #16
 8006524:	46bd      	mov	sp, r7
 8006526:	bd80      	pop	{r7, pc}

08006528 <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback 
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)   
{
 8006528:	b580      	push	{r7, lr}
 800652a:	b084      	sub	sp, #16
 800652c:	af00      	add	r7, sp, #0
 800652e:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006534:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;
  
  if(hsd->hdmarx != NULL)
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800653a:	2b00      	cmp	r3, #0
 800653c:	d002      	beq.n	8006544 <SD_DMARxAbort+0x1c>
  {
    hsd->hdmarx = NULL;
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	2200      	movs	r2, #0
 8006542:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  
  /* All DMA channels are aborted */
  if(hsd->hdmatx == NULL)
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006548:	2b00      	cmp	r3, #0
 800654a:	d127      	bne.n	800659c <SD_DMARxAbort+0x74>
  {
    CardState = HAL_SD_GetCardState(hsd);
 800654c:	68f8      	ldr	r0, [r7, #12]
 800654e:	f7ff ff88 	bl	8006462 <HAL_SD_GetCardState>
 8006552:	4603      	mov	r3, r0
 8006554:	72fb      	strb	r3, [r7, #11]
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	2200      	movs	r2, #0
 800655a:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	2201      	movs	r2, #1
 8006560:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8006564:	7afb      	ldrb	r3, [r7, #11]
 8006566:	2b06      	cmp	r3, #6
 8006568:	d002      	beq.n	8006570 <SD_DMARxAbort+0x48>
 800656a:	7afb      	ldrb	r3, [r7, #11]
 800656c:	2b05      	cmp	r3, #5
 800656e:	d115      	bne.n	800659c <SD_DMARxAbort+0x74>
    {
      hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	4618      	mov	r0, r3
 8006576:	f001 fd2d 	bl	8007fd4 <SDMMC_CmdStopTransfer>
 800657a:	4602      	mov	r2, r0
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006580:	431a      	orrs	r2, r3
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	639a      	str	r2, [r3, #56]	; 0x38
      
      if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800658a:	2b00      	cmp	r3, #0
 800658c:	d003      	beq.n	8006596 <SD_DMARxAbort+0x6e>
      {
        HAL_SD_AbortCallback(hsd);
 800658e:	68f8      	ldr	r0, [r7, #12]
 8006590:	f7ff fc8c 	bl	8005eac <HAL_SD_AbortCallback>
      {
        HAL_SD_ErrorCallback(hsd);
      }
    }
  }
}
 8006594:	e002      	b.n	800659c <SD_DMARxAbort+0x74>
        HAL_SD_ErrorCallback(hsd);
 8006596:	68f8      	ldr	r0, [r7, #12]
 8006598:	f7ff fc7e 	bl	8005e98 <HAL_SD_ErrorCallback>
}
 800659c:	bf00      	nop
 800659e:	3710      	adds	r7, #16
 80065a0:	46bd      	mov	sp, r7
 80065a2:	bd80      	pop	{r7, pc}

080065a4 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 80065a4:	b5b0      	push	{r4, r5, r7, lr}
 80065a6:	b094      	sub	sp, #80	; 0x50
 80065a8:	af04      	add	r7, sp, #16
 80065aa:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 80065ac:	2300      	movs	r3, #0
 80065ae:	63fb      	str	r3, [r7, #60]	; 0x3c
  uint16_t sd_rca = 1U;
 80065b0:	2301      	movs	r3, #1
 80065b2:	81fb      	strh	r3, [r7, #14]
  
  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U) 
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	4618      	mov	r0, r3
 80065ba:	f001 fbd0 	bl	8007d5e <SDIO_GetPowerState>
 80065be:	4603      	mov	r3, r0
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d102      	bne.n	80065ca <SD_InitCard+0x26>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80065c4:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80065c8:	e0b2      	b.n	8006730 <SD_InitCard+0x18c>
  }
  
  if(hsd->SdCard.CardType != CARD_SECURED) 
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80065ce:	2b03      	cmp	r3, #3
 80065d0:	d02f      	beq.n	8006632 <SD_InitCard+0x8e>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	4618      	mov	r0, r3
 80065d8:	f001 fe16 	bl	8008208 <SDMMC_CmdSendCID>
 80065dc:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80065de:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d001      	beq.n	80065e8 <SD_InitCard+0x44>
    {
      return errorstate;
 80065e4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80065e6:	e0a3      	b.n	8006730 <SD_InitCard+0x18c>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	2100      	movs	r1, #0
 80065ee:	4618      	mov	r0, r3
 80065f0:	f001 fbfa 	bl	8007de8 <SDIO_GetResponse>
 80065f4:	4602      	mov	r2, r0
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	2104      	movs	r1, #4
 8006600:	4618      	mov	r0, r3
 8006602:	f001 fbf1 	bl	8007de8 <SDIO_GetResponse>
 8006606:	4602      	mov	r2, r0
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	2108      	movs	r1, #8
 8006612:	4618      	mov	r0, r3
 8006614:	f001 fbe8 	bl	8007de8 <SDIO_GetResponse>
 8006618:	4602      	mov	r2, r0
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	210c      	movs	r1, #12
 8006624:	4618      	mov	r0, r3
 8006626:	f001 fbdf 	bl	8007de8 <SDIO_GetResponse>
 800662a:	4602      	mov	r2, r0
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }
  
  if(hsd->SdCard.CardType != CARD_SECURED) 
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006636:	2b03      	cmp	r3, #3
 8006638:	d00d      	beq.n	8006656 <SD_InitCard+0xb2>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	f107 020e 	add.w	r2, r7, #14
 8006642:	4611      	mov	r1, r2
 8006644:	4618      	mov	r0, r3
 8006646:	f001 fe20 	bl	800828a <SDMMC_CmdSetRelAdd>
 800664a:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800664c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800664e:	2b00      	cmp	r3, #0
 8006650:	d001      	beq.n	8006656 <SD_InitCard+0xb2>
    {
      return errorstate;
 8006652:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006654:	e06c      	b.n	8006730 <SD_InitCard+0x18c>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED) 
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800665a:	2b03      	cmp	r3, #3
 800665c:	d036      	beq.n	80066cc <SD_InitCard+0x128>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800665e:	89fb      	ldrh	r3, [r7, #14]
 8006660:	461a      	mov	r2, r3
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	651a      	str	r2, [r3, #80]	; 0x50
    
    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	681a      	ldr	r2, [r3, #0]
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800666e:	041b      	lsls	r3, r3, #16
 8006670:	4619      	mov	r1, r3
 8006672:	4610      	mov	r0, r2
 8006674:	f001 fde8 	bl	8008248 <SDMMC_CmdSendCSD>
 8006678:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800667a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800667c:	2b00      	cmp	r3, #0
 800667e:	d001      	beq.n	8006684 <SD_InitCard+0xe0>
    {
      return errorstate;
 8006680:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006682:	e055      	b.n	8006730 <SD_InitCard+0x18c>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	2100      	movs	r1, #0
 800668a:	4618      	mov	r0, r3
 800668c:	f001 fbac 	bl	8007de8 <SDIO_GetResponse>
 8006690:	4602      	mov	r2, r0
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	2104      	movs	r1, #4
 800669c:	4618      	mov	r0, r3
 800669e:	f001 fba3 	bl	8007de8 <SDIO_GetResponse>
 80066a2:	4602      	mov	r2, r0
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	2108      	movs	r1, #8
 80066ae:	4618      	mov	r0, r3
 80066b0:	f001 fb9a 	bl	8007de8 <SDIO_GetResponse>
 80066b4:	4602      	mov	r2, r0
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	210c      	movs	r1, #12
 80066c0:	4618      	mov	r0, r3
 80066c2:	f001 fb91 	bl	8007de8 <SDIO_GetResponse>
 80066c6:	4602      	mov	r2, r0
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }
  
  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	2104      	movs	r1, #4
 80066d2:	4618      	mov	r0, r3
 80066d4:	f001 fb88 	bl	8007de8 <SDIO_GetResponse>
 80066d8:	4603      	mov	r3, r0
 80066da:	0d1a      	lsrs	r2, r3, #20
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	64da      	str	r2, [r3, #76]	; 0x4c
  
  /* Get CSD parameters */
  HAL_SD_GetCardCSD(hsd, &CSD);
 80066e0:	f107 0310 	add.w	r3, r7, #16
 80066e4:	4619      	mov	r1, r3
 80066e6:	6878      	ldr	r0, [r7, #4]
 80066e8:	f7ff fbea 	bl	8005ec0 <HAL_SD_GetCardCSD>

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	6819      	ldr	r1, [r3, #0]
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80066f4:	041b      	lsls	r3, r3, #16
 80066f6:	2200      	movs	r2, #0
 80066f8:	461c      	mov	r4, r3
 80066fa:	4615      	mov	r5, r2
 80066fc:	4622      	mov	r2, r4
 80066fe:	462b      	mov	r3, r5
 8006700:	4608      	mov	r0, r1
 8006702:	f001 fc8b 	bl	800801c <SDMMC_CmdSelDesel>
 8006706:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8006708:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800670a:	2b00      	cmp	r3, #0
 800670c:	d001      	beq.n	8006712 <SD_InitCard+0x16e>
  {
    return errorstate;
 800670e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006710:	e00e      	b.n	8006730 <SD_InitCard+0x18c>
  }

  /* Configure SDIO peripheral interface */     
  SDIO_Init(hsd->Instance, hsd->Init);
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	681d      	ldr	r5, [r3, #0]
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	466c      	mov	r4, sp
 800671a:	f103 0210 	add.w	r2, r3, #16
 800671e:	ca07      	ldmia	r2, {r0, r1, r2}
 8006720:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8006724:	3304      	adds	r3, #4
 8006726:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006728:	4628      	mov	r0, r5
 800672a:	f001 fac1 	bl	8007cb0 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800672e:	2300      	movs	r3, #0
}
 8006730:	4618      	mov	r0, r3
 8006732:	3740      	adds	r7, #64	; 0x40
 8006734:	46bd      	mov	sp, r7
 8006736:	bdb0      	pop	{r4, r5, r7, pc}

08006738 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8006738:	b580      	push	{r7, lr}
 800673a:	b086      	sub	sp, #24
 800673c:	af00      	add	r7, sp, #0
 800673e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006740:	2300      	movs	r3, #0
 8006742:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8006744:	2300      	movs	r3, #0
 8006746:	617b      	str	r3, [r7, #20]
 8006748:	2300      	movs	r3, #0
 800674a:	613b      	str	r3, [r7, #16]
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 800674c:	2300      	movs	r3, #0
 800674e:	60fb      	str	r3, [r7, #12]
  
  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	4618      	mov	r0, r3
 8006756:	f001 fc86 	bl	8008066 <SDMMC_CmdGoIdleState>
 800675a:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	2b00      	cmp	r3, #0
 8006760:	d001      	beq.n	8006766 <SD_PowerON+0x2e>
  {
    return errorstate;
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	e08c      	b.n	8006880 <SD_PowerON+0x148>
  }
  
  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	4618      	mov	r0, r3
 800676c:	f001 fc9b 	bl	80080a6 <SDMMC_CmdOperCond>
 8006770:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	2b00      	cmp	r3, #0
 8006776:	d03d      	beq.n	80067f4 <SD_PowerON+0xbc>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	2200      	movs	r2, #0
 800677c:	649a      	str	r2, [r3, #72]	; 0x48
      
    /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
    while(validvoltage == 0U)
 800677e:	e032      	b.n	80067e6 <SD_PowerON+0xae>
    {
      if(count++ == SDMMC_MAX_VOLT_TRIAL)
 8006780:	68bb      	ldr	r3, [r7, #8]
 8006782:	1c5a      	adds	r2, r3, #1
 8006784:	60ba      	str	r2, [r7, #8]
 8006786:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800678a:	4293      	cmp	r3, r2
 800678c:	d102      	bne.n	8006794 <SD_PowerON+0x5c>
      {
        return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800678e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006792:	e075      	b.n	8006880 <SD_PowerON+0x148>
      }
      
      /* SEND CMD55 APP_CMD with RCA as 0 */
      errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0U);
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	2100      	movs	r1, #0
 800679a:	4618      	mov	r0, r3
 800679c:	f001 fca4 	bl	80080e8 <SDMMC_CmdAppCommand>
 80067a0:	60f8      	str	r0, [r7, #12]
      if(errorstate != HAL_SD_ERROR_NONE)
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d002      	beq.n	80067ae <SD_PowerON+0x76>
      {
        return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80067a8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80067ac:	e068      	b.n	8006880 <SD_PowerON+0x148>
      }
      
      /* Send CMD41 */
      errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_STD_CAPACITY);
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	2100      	movs	r1, #0
 80067b4:	4618      	mov	r0, r3
 80067b6:	f001 fcbb 	bl	8008130 <SDMMC_CmdAppOperCommand>
 80067ba:	60f8      	str	r0, [r7, #12]
      if(errorstate != HAL_SD_ERROR_NONE)
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d002      	beq.n	80067c8 <SD_PowerON+0x90>
      {
        return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80067c2:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80067c6:	e05b      	b.n	8006880 <SD_PowerON+0x148>
      }
      
      /* Get command response */
      response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	2100      	movs	r1, #0
 80067ce:	4618      	mov	r0, r3
 80067d0:	f001 fb0a 	bl	8007de8 <SDIO_GetResponse>
 80067d4:	6178      	str	r0, [r7, #20]
      
      /* Get operating voltage*/
      validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 80067d6:	697b      	ldr	r3, [r7, #20]
 80067d8:	0fdb      	lsrs	r3, r3, #31
 80067da:	2b01      	cmp	r3, #1
 80067dc:	d101      	bne.n	80067e2 <SD_PowerON+0xaa>
 80067de:	2301      	movs	r3, #1
 80067e0:	e000      	b.n	80067e4 <SD_PowerON+0xac>
 80067e2:	2300      	movs	r3, #0
 80067e4:	613b      	str	r3, [r7, #16]
    while(validvoltage == 0U)
 80067e6:	693b      	ldr	r3, [r7, #16]
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d0c9      	beq.n	8006780 <SD_PowerON+0x48>
    }
    /* Card type is SDSC */
    hsd->SdCard.CardType = CARD_SDSC;
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	2200      	movs	r2, #0
 80067f0:	645a      	str	r2, [r3, #68]	; 0x44
 80067f2:	e044      	b.n	800687e <SD_PowerON+0x146>
  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	2201      	movs	r2, #1
 80067f8:	649a      	str	r2, [r3, #72]	; 0x48
        
    /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
    while(validvoltage == 0U)
 80067fa:	e031      	b.n	8006860 <SD_PowerON+0x128>
    {
      if(count++ == SDMMC_MAX_VOLT_TRIAL)
 80067fc:	68bb      	ldr	r3, [r7, #8]
 80067fe:	1c5a      	adds	r2, r3, #1
 8006800:	60ba      	str	r2, [r7, #8]
 8006802:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8006806:	4293      	cmp	r3, r2
 8006808:	d102      	bne.n	8006810 <SD_PowerON+0xd8>
      {
        return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800680a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800680e:	e037      	b.n	8006880 <SD_PowerON+0x148>
      }
      
      /* SEND CMD55 APP_CMD with RCA as 0 */
      errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0U);
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	2100      	movs	r1, #0
 8006816:	4618      	mov	r0, r3
 8006818:	f001 fc66 	bl	80080e8 <SDMMC_CmdAppCommand>
 800681c:	60f8      	str	r0, [r7, #12]
      if(errorstate != HAL_SD_ERROR_NONE)
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	2b00      	cmp	r3, #0
 8006822:	d001      	beq.n	8006828 <SD_PowerON+0xf0>
      {
        return errorstate;
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	e02b      	b.n	8006880 <SD_PowerON+0x148>
      }
      
      /* Send CMD41 */
      errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_HIGH_CAPACITY);
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8006830:	4618      	mov	r0, r3
 8006832:	f001 fc7d 	bl	8008130 <SDMMC_CmdAppOperCommand>
 8006836:	60f8      	str	r0, [r7, #12]
      if(errorstate != HAL_SD_ERROR_NONE)
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	2b00      	cmp	r3, #0
 800683c:	d001      	beq.n	8006842 <SD_PowerON+0x10a>
      {
        return errorstate;
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	e01e      	b.n	8006880 <SD_PowerON+0x148>
      }
      
      /* Get command response */
      response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	2100      	movs	r1, #0
 8006848:	4618      	mov	r0, r3
 800684a:	f001 facd 	bl	8007de8 <SDIO_GetResponse>
 800684e:	6178      	str	r0, [r7, #20]
      
      /* Get operating voltage*/
      validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8006850:	697b      	ldr	r3, [r7, #20]
 8006852:	0fdb      	lsrs	r3, r3, #31
 8006854:	2b01      	cmp	r3, #1
 8006856:	d101      	bne.n	800685c <SD_PowerON+0x124>
 8006858:	2301      	movs	r3, #1
 800685a:	e000      	b.n	800685e <SD_PowerON+0x126>
 800685c:	2300      	movs	r3, #0
 800685e:	613b      	str	r3, [r7, #16]
    while(validvoltage == 0U)
 8006860:	693b      	ldr	r3, [r7, #16]
 8006862:	2b00      	cmp	r3, #0
 8006864:	d0ca      	beq.n	80067fc <SD_PowerON+0xc4>
    }
    
    if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8006866:	697b      	ldr	r3, [r7, #20]
 8006868:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800686c:	2b00      	cmp	r3, #0
 800686e:	d003      	beq.n	8006878 <SD_PowerON+0x140>
    {
      hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	2201      	movs	r2, #1
 8006874:	645a      	str	r2, [r3, #68]	; 0x44
 8006876:	e002      	b.n	800687e <SD_PowerON+0x146>
    }
    else
    {
      hsd->SdCard.CardType = CARD_SDSC;
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	2200      	movs	r2, #0
 800687c:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }
  
  return HAL_SD_ERROR_NONE;
 800687e:	2300      	movs	r3, #0
}
 8006880:	4618      	mov	r0, r3
 8006882:	3718      	adds	r7, #24
 8006884:	46bd      	mov	sp, r7
 8006886:	bd80      	pop	{r7, pc}

08006888 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card 
  *         status (Card Status register)  
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8006888:	b580      	push	{r7, lr}
 800688a:	b084      	sub	sp, #16
 800688c:	af00      	add	r7, sp, #0
 800688e:	6078      	str	r0, [r7, #4]
 8006890:	6039      	str	r1, [r7, #0]
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 8006892:	2300      	movs	r3, #0
 8006894:	60fb      	str	r3, [r7, #12]
  
  if(pCardStatus == NULL)
 8006896:	683b      	ldr	r3, [r7, #0]
 8006898:	2b00      	cmp	r3, #0
 800689a:	d102      	bne.n	80068a2 <SD_SendStatus+0x1a>
  {
    return HAL_SD_ERROR_PARAM;
 800689c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80068a0:	e018      	b.n	80068d4 <SD_SendStatus+0x4c>
  }
  
  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	681a      	ldr	r2, [r3, #0]
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80068aa:	041b      	lsls	r3, r3, #16
 80068ac:	4619      	mov	r1, r3
 80068ae:	4610      	mov	r0, r2
 80068b0:	f001 fd0e 	bl	80082d0 <SDMMC_CmdSendStatus>
 80068b4:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_OK)
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d001      	beq.n	80068c0 <SD_SendStatus+0x38>
  {
    return errorstate;
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	e009      	b.n	80068d4 <SD_SendStatus+0x4c>
  }
  
  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	2100      	movs	r1, #0
 80068c6:	4618      	mov	r0, r3
 80068c8:	f001 fa8e 	bl	8007de8 <SDIO_GetResponse>
 80068cc:	4602      	mov	r2, r0
 80068ce:	683b      	ldr	r3, [r7, #0]
 80068d0:	601a      	str	r2, [r3, #0]
  
  return HAL_SD_ERROR_NONE;
 80068d2:	2300      	movs	r3, #0
}
 80068d4:	4618      	mov	r0, r3
 80068d6:	3710      	adds	r7, #16
 80068d8:	46bd      	mov	sp, r7
 80068da:	bd80      	pop	{r7, pc}

080068dc <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 80068dc:	b580      	push	{r7, lr}
 80068de:	b086      	sub	sp, #24
 80068e0:	af00      	add	r7, sp, #0
 80068e2:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 80068e4:	2300      	movs	r3, #0
 80068e6:	60fb      	str	r3, [r7, #12]
 80068e8:	2300      	movs	r3, #0
 80068ea:	613b      	str	r3, [r7, #16]
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 80068ec:	2300      	movs	r3, #0
 80068ee:	617b      	str	r3, [r7, #20]
  
  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	2100      	movs	r1, #0
 80068f6:	4618      	mov	r0, r3
 80068f8:	f001 fa76 	bl	8007de8 <SDIO_GetResponse>
 80068fc:	4603      	mov	r3, r0
 80068fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006902:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006906:	d102      	bne.n	800690e <SD_WideBus_Enable+0x32>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8006908:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800690c:	e02f      	b.n	800696e <SD_WideBus_Enable+0x92>
  }
  
  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800690e:	f107 030c 	add.w	r3, r7, #12
 8006912:	4619      	mov	r1, r3
 8006914:	6878      	ldr	r0, [r7, #4]
 8006916:	f000 f87b 	bl	8006a10 <SD_FindSCR>
 800691a:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_OK)
 800691c:	697b      	ldr	r3, [r7, #20]
 800691e:	2b00      	cmp	r3, #0
 8006920:	d001      	beq.n	8006926 <SD_WideBus_Enable+0x4a>
  {
    return errorstate;
 8006922:	697b      	ldr	r3, [r7, #20]
 8006924:	e023      	b.n	800696e <SD_WideBus_Enable+0x92>
  }
  
  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8006926:	693b      	ldr	r3, [r7, #16]
 8006928:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800692c:	2b00      	cmp	r3, #0
 800692e:	d01c      	beq.n	800696a <SD_WideBus_Enable+0x8e>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	681a      	ldr	r2, [r3, #0]
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006938:	041b      	lsls	r3, r3, #16
 800693a:	4619      	mov	r1, r3
 800693c:	4610      	mov	r0, r2
 800693e:	f001 fbd3 	bl	80080e8 <SDMMC_CmdAppCommand>
 8006942:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_OK)
 8006944:	697b      	ldr	r3, [r7, #20]
 8006946:	2b00      	cmp	r3, #0
 8006948:	d001      	beq.n	800694e <SD_WideBus_Enable+0x72>
    {
      return errorstate;
 800694a:	697b      	ldr	r3, [r7, #20]
 800694c:	e00f      	b.n	800696e <SD_WideBus_Enable+0x92>
    }
    
    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	2102      	movs	r1, #2
 8006954:	4618      	mov	r0, r3
 8006956:	f001 fc10 	bl	800817a <SDMMC_CmdBusWidth>
 800695a:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_OK)
 800695c:	697b      	ldr	r3, [r7, #20]
 800695e:	2b00      	cmp	r3, #0
 8006960:	d001      	beq.n	8006966 <SD_WideBus_Enable+0x8a>
    {
      return errorstate;
 8006962:	697b      	ldr	r3, [r7, #20]
 8006964:	e003      	b.n	800696e <SD_WideBus_Enable+0x92>
    }

    return HAL_SD_ERROR_NONE;
 8006966:	2300      	movs	r3, #0
 8006968:	e001      	b.n	800696e <SD_WideBus_Enable+0x92>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800696a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800696e:	4618      	mov	r0, r3
 8006970:	3718      	adds	r7, #24
 8006972:	46bd      	mov	sp, r7
 8006974:	bd80      	pop	{r7, pc}

08006976 <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 8006976:	b580      	push	{r7, lr}
 8006978:	b086      	sub	sp, #24
 800697a:	af00      	add	r7, sp, #0
 800697c:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800697e:	2300      	movs	r3, #0
 8006980:	60fb      	str	r3, [r7, #12]
 8006982:	2300      	movs	r3, #0
 8006984:	613b      	str	r3, [r7, #16]
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 8006986:	2300      	movs	r3, #0
 8006988:	617b      	str	r3, [r7, #20]
  
  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	2100      	movs	r1, #0
 8006990:	4618      	mov	r0, r3
 8006992:	f001 fa29 	bl	8007de8 <SDIO_GetResponse>
 8006996:	4603      	mov	r3, r0
 8006998:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800699c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80069a0:	d102      	bne.n	80069a8 <SD_WideBus_Disable+0x32>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 80069a2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80069a6:	e02f      	b.n	8006a08 <SD_WideBus_Disable+0x92>
  }
  
  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 80069a8:	f107 030c 	add.w	r3, r7, #12
 80069ac:	4619      	mov	r1, r3
 80069ae:	6878      	ldr	r0, [r7, #4]
 80069b0:	f000 f82e 	bl	8006a10 <SD_FindSCR>
 80069b4:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_OK)
 80069b6:	697b      	ldr	r3, [r7, #20]
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d001      	beq.n	80069c0 <SD_WideBus_Disable+0x4a>
  {
    return errorstate;
 80069bc:	697b      	ldr	r3, [r7, #20]
 80069be:	e023      	b.n	8006a08 <SD_WideBus_Disable+0x92>
  }
  
  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 80069c0:	693b      	ldr	r3, [r7, #16]
 80069c2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d01c      	beq.n	8006a04 <SD_WideBus_Disable+0x8e>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	681a      	ldr	r2, [r3, #0]
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80069d2:	041b      	lsls	r3, r3, #16
 80069d4:	4619      	mov	r1, r3
 80069d6:	4610      	mov	r0, r2
 80069d8:	f001 fb86 	bl	80080e8 <SDMMC_CmdAppCommand>
 80069dc:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_OK)
 80069de:	697b      	ldr	r3, [r7, #20]
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d001      	beq.n	80069e8 <SD_WideBus_Disable+0x72>
    {
      return errorstate;
 80069e4:	697b      	ldr	r3, [r7, #20]
 80069e6:	e00f      	b.n	8006a08 <SD_WideBus_Disable+0x92>
    }
    
    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	2100      	movs	r1, #0
 80069ee:	4618      	mov	r0, r3
 80069f0:	f001 fbc3 	bl	800817a <SDMMC_CmdBusWidth>
 80069f4:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_OK)
 80069f6:	697b      	ldr	r3, [r7, #20]
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	d001      	beq.n	8006a00 <SD_WideBus_Disable+0x8a>
    {
      return errorstate;
 80069fc:	697b      	ldr	r3, [r7, #20]
 80069fe:	e003      	b.n	8006a08 <SD_WideBus_Disable+0x92>
    }
    
    return HAL_SD_ERROR_NONE;
 8006a00:	2300      	movs	r3, #0
 8006a02:	e001      	b.n	8006a08 <SD_WideBus_Disable+0x92>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8006a04:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 8006a08:	4618      	mov	r0, r3
 8006a0a:	3718      	adds	r7, #24
 8006a0c:	46bd      	mov	sp, r7
 8006a0e:	bd80      	pop	{r7, pc}

08006a10 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value  
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 8006a10:	b590      	push	{r4, r7, lr}
 8006a12:	b08f      	sub	sp, #60	; 0x3c
 8006a14:	af00      	add	r7, sp, #0
 8006a16:	6078      	str	r0, [r7, #4]
 8006a18:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 8006a1a:	2300      	movs	r3, #0
 8006a1c:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t tickstart = HAL_GetTick();
 8006a1e:	f7fc fab5 	bl	8002f8c <HAL_GetTick>
 8006a22:	62f8      	str	r0, [r7, #44]	; 0x2c
  uint32_t index = 0U;
 8006a24:	2300      	movs	r3, #0
 8006a26:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 8006a28:	2300      	movs	r3, #0
 8006a2a:	60fb      	str	r3, [r7, #12]
 8006a2c:	2300      	movs	r3, #0
 8006a2e:	613b      	str	r3, [r7, #16]
  
  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	2108      	movs	r1, #8
 8006a36:	4618      	mov	r0, r3
 8006a38:	f001 fa17 	bl	8007e6a <SDMMC_CmdBlockLength>
 8006a3c:	6338      	str	r0, [r7, #48]	; 0x30
  if(errorstate != HAL_OK)
 8006a3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d001      	beq.n	8006a48 <SD_FindSCR+0x38>
  {
    return errorstate;
 8006a44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a46:	e0a8      	b.n	8006b9a <SD_FindSCR+0x18a>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	681a      	ldr	r2, [r3, #0]
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006a50:	041b      	lsls	r3, r3, #16
 8006a52:	4619      	mov	r1, r3
 8006a54:	4610      	mov	r0, r2
 8006a56:	f001 fb47 	bl	80080e8 <SDMMC_CmdAppCommand>
 8006a5a:	6338      	str	r0, [r7, #48]	; 0x30
  if(errorstate != HAL_OK)
 8006a5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d001      	beq.n	8006a66 <SD_FindSCR+0x56>
  {
    return errorstate;
 8006a62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a64:	e099      	b.n	8006b9a <SD_FindSCR+0x18a>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8006a66:	f04f 33ff 	mov.w	r3, #4294967295
 8006a6a:	617b      	str	r3, [r7, #20]
  config.DataLength    = 8U;
 8006a6c:	2308      	movs	r3, #8
 8006a6e:	61bb      	str	r3, [r7, #24]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 8006a70:	2330      	movs	r3, #48	; 0x30
 8006a72:	61fb      	str	r3, [r7, #28]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8006a74:	2302      	movs	r3, #2
 8006a76:	623b      	str	r3, [r7, #32]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8006a78:	2300      	movs	r3, #0
 8006a7a:	627b      	str	r3, [r7, #36]	; 0x24
  config.DPSM          = SDIO_DPSM_ENABLE;
 8006a7c:	2301      	movs	r3, #1
 8006a7e:	62bb      	str	r3, [r7, #40]	; 0x28
  SDIO_ConfigData(hsd->Instance, &config);
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	f107 0214 	add.w	r2, r7, #20
 8006a88:	4611      	mov	r1, r2
 8006a8a:	4618      	mov	r0, r3
 8006a8c:	f001 f9c1 	bl	8007e12 <SDIO_ConfigData>
  
  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	4618      	mov	r0, r3
 8006a96:	f001 fb94 	bl	80081c2 <SDMMC_CmdSendSCR>
 8006a9a:	6338      	str	r0, [r7, #48]	; 0x30
  if(errorstate != HAL_OK)
 8006a9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d022      	beq.n	8006ae8 <SD_FindSCR+0xd8>
  {
    return errorstate;
 8006aa2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006aa4:	e079      	b.n	8006b9a <SD_FindSCR+0x18a>
  }
  
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006aac:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d00e      	beq.n	8006ad2 <SD_FindSCR+0xc2>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	6819      	ldr	r1, [r3, #0]
 8006ab8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006aba:	009b      	lsls	r3, r3, #2
 8006abc:	f107 020c 	add.w	r2, r7, #12
 8006ac0:	18d4      	adds	r4, r2, r3
 8006ac2:	4608      	mov	r0, r1
 8006ac4:	f001 f91f 	bl	8007d06 <SDIO_ReadFIFO>
 8006ac8:	4603      	mov	r3, r0
 8006aca:	6023      	str	r3, [r4, #0]
      index++;
 8006acc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006ace:	3301      	adds	r3, #1
 8006ad0:	637b      	str	r3, [r7, #52]	; 0x34
    }
    
    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 8006ad2:	f7fc fa5b 	bl	8002f8c <HAL_GetTick>
 8006ad6:	4602      	mov	r2, r0
 8006ad8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ada:	1ad3      	subs	r3, r2, r3
 8006adc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ae0:	d102      	bne.n	8006ae8 <SD_FindSCR+0xd8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8006ae2:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8006ae6:	e058      	b.n	8006b9a <SD_FindSCR+0x18a>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006aee:	f240 432a 	movw	r3, #1066	; 0x42a
 8006af2:	4013      	ands	r3, r2
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	d0d6      	beq.n	8006aa6 <SD_FindSCR+0x96>
    }
  }
  
  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006afe:	f003 0308 	and.w	r3, r3, #8
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d005      	beq.n	8006b12 <SD_FindSCR+0x102>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	2208      	movs	r2, #8
 8006b0c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return HAL_SD_ERROR_DATA_TIMEOUT;
 8006b0e:	2308      	movs	r3, #8
 8006b10:	e043      	b.n	8006b9a <SD_FindSCR+0x18a>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006b18:	f003 0302 	and.w	r3, r3, #2
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d005      	beq.n	8006b2c <SD_FindSCR+0x11c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	2202      	movs	r2, #2
 8006b26:	639a      	str	r2, [r3, #56]	; 0x38
    
    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8006b28:	2302      	movs	r3, #2
 8006b2a:	e036      	b.n	8006b9a <SD_FindSCR+0x18a>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006b32:	f003 0320 	and.w	r3, r3, #32
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d005      	beq.n	8006b46 <SD_FindSCR+0x136>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	2220      	movs	r2, #32
 8006b40:	639a      	str	r2, [r3, #56]	; 0x38
    
    return HAL_SD_ERROR_RX_OVERRUN;
 8006b42:	2320      	movs	r3, #32
 8006b44:	e029      	b.n	8006b9a <SD_FindSCR+0x18a>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8006b4e:	639a      	str	r2, [r3, #56]	; 0x38
    
    *(pSCR + 1U) = ((tempscr[0U] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0U] & SDMMC_8TO15BITS) << 8U) |\
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	061a      	lsls	r2, r3, #24
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	021b      	lsls	r3, r3, #8
 8006b58:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8006b5c:	431a      	orrs	r2, r3
      ((tempscr[0U] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[0U] & SDMMC_24TO31BITS) >> 24U);
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	0a1b      	lsrs	r3, r3, #8
 8006b62:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *(pSCR + 1U) = ((tempscr[0U] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0U] & SDMMC_8TO15BITS) << 8U) |\
 8006b66:	ea42 0103 	orr.w	r1, r2, r3
      ((tempscr[0U] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[0U] & SDMMC_24TO31BITS) >> 24U);
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	0e1a      	lsrs	r2, r3, #24
    *(pSCR + 1U) = ((tempscr[0U] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0U] & SDMMC_8TO15BITS) << 8U) |\
 8006b6e:	683b      	ldr	r3, [r7, #0]
 8006b70:	3304      	adds	r3, #4
      ((tempscr[0U] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[0U] & SDMMC_24TO31BITS) >> 24U);
 8006b72:	430a      	orrs	r2, r1
    *(pSCR + 1U) = ((tempscr[0U] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0U] & SDMMC_8TO15BITS) << 8U) |\
 8006b74:	601a      	str	r2, [r3, #0]
    
    *(pSCR) = ((tempscr[1U] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1U] & SDMMC_8TO15BITS) << 8U) |\
 8006b76:	693b      	ldr	r3, [r7, #16]
 8006b78:	061a      	lsls	r2, r3, #24
 8006b7a:	693b      	ldr	r3, [r7, #16]
 8006b7c:	021b      	lsls	r3, r3, #8
 8006b7e:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8006b82:	431a      	orrs	r2, r3
      ((tempscr[1U] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[1U] & SDMMC_24TO31BITS) >> 24U);
 8006b84:	693b      	ldr	r3, [r7, #16]
 8006b86:	0a1b      	lsrs	r3, r3, #8
 8006b88:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *(pSCR) = ((tempscr[1U] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1U] & SDMMC_8TO15BITS) << 8U) |\
 8006b8c:	431a      	orrs	r2, r3
      ((tempscr[1U] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[1U] & SDMMC_24TO31BITS) >> 24U);
 8006b8e:	693b      	ldr	r3, [r7, #16]
 8006b90:	0e1b      	lsrs	r3, r3, #24
 8006b92:	431a      	orrs	r2, r3
    *(pSCR) = ((tempscr[1U] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1U] & SDMMC_8TO15BITS) << 8U) |\
 8006b94:	683b      	ldr	r3, [r7, #0]
 8006b96:	601a      	str	r2, [r3, #0]
  }

  return HAL_SD_ERROR_NONE;
 8006b98:	2300      	movs	r3, #0
}
 8006b9a:	4618      	mov	r0, r3
 8006b9c:	373c      	adds	r7, #60	; 0x3c
 8006b9e:	46bd      	mov	sp, r7
 8006ba0:	bd90      	pop	{r4, r7, pc}

08006ba2 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval HAL status
  */
static HAL_StatusTypeDef SD_Read_IT(SD_HandleTypeDef *hsd)
{
 8006ba2:	b590      	push	{r4, r7, lr}
 8006ba4:	b085      	sub	sp, #20
 8006ba6:	af00      	add	r7, sp, #0
 8006ba8:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 8006baa:	2300      	movs	r3, #0
 8006bac:	60fb      	str	r3, [r7, #12]
  uint32_t* tmp;

  tmp = (uint32_t*)hsd->pRxBuffPtr;
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006bb2:	60bb      	str	r3, [r7, #8]
  
  /* Read data from SDIO Rx FIFO */
  for(count = 0U; count < 8U; count++)
 8006bb4:	2300      	movs	r3, #0
 8006bb6:	60fb      	str	r3, [r7, #12]
 8006bb8:	e00d      	b.n	8006bd6 <SD_Read_IT+0x34>
  {
    *(tmp + count) = SDIO_ReadFIFO(hsd->Instance);
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	6819      	ldr	r1, [r3, #0]
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	009b      	lsls	r3, r3, #2
 8006bc2:	68ba      	ldr	r2, [r7, #8]
 8006bc4:	18d4      	adds	r4, r2, r3
 8006bc6:	4608      	mov	r0, r1
 8006bc8:	f001 f89d 	bl	8007d06 <SDIO_ReadFIFO>
 8006bcc:	4603      	mov	r3, r0
 8006bce:	6023      	str	r3, [r4, #0]
  for(count = 0U; count < 8U; count++)
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	3301      	adds	r3, #1
 8006bd4:	60fb      	str	r3, [r7, #12]
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	2b07      	cmp	r3, #7
 8006bda:	d9ee      	bls.n	8006bba <SD_Read_IT+0x18>
  }
  
  hsd->pRxBuffPtr += 8U;
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006be0:	f103 0220 	add.w	r2, r3, #32
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	629a      	str	r2, [r3, #40]	; 0x28
  
  return HAL_OK;
 8006be8:	2300      	movs	r3, #0
}
 8006bea:	4618      	mov	r0, r3
 8006bec:	3714      	adds	r7, #20
 8006bee:	46bd      	mov	sp, r7
 8006bf0:	bd90      	pop	{r4, r7, pc}

08006bf2 <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval HAL status
  */
static HAL_StatusTypeDef SD_Write_IT(SD_HandleTypeDef *hsd)
{
 8006bf2:	b580      	push	{r7, lr}
 8006bf4:	b084      	sub	sp, #16
 8006bf6:	af00      	add	r7, sp, #0
 8006bf8:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 8006bfa:	2300      	movs	r3, #0
 8006bfc:	60fb      	str	r3, [r7, #12]
  uint32_t* tmp;
  
  tmp = (uint32_t*)hsd->pTxBuffPtr;
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	6a1b      	ldr	r3, [r3, #32]
 8006c02:	60bb      	str	r3, [r7, #8]
  
  /* Write data to SDIO Tx FIFO */
  for(count = 0U; count < 8U; count++)
 8006c04:	2300      	movs	r3, #0
 8006c06:	60fb      	str	r3, [r7, #12]
 8006c08:	e00b      	b.n	8006c22 <SD_Write_IT+0x30>
  {
    SDIO_WriteFIFO(hsd->Instance, (tmp + count));
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	6818      	ldr	r0, [r3, #0]
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	009b      	lsls	r3, r3, #2
 8006c12:	68ba      	ldr	r2, [r7, #8]
 8006c14:	4413      	add	r3, r2
 8006c16:	4619      	mov	r1, r3
 8006c18:	f001 f882 	bl	8007d20 <SDIO_WriteFIFO>
  for(count = 0U; count < 8U; count++)
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	3301      	adds	r3, #1
 8006c20:	60fb      	str	r3, [r7, #12]
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	2b07      	cmp	r3, #7
 8006c26:	d9f0      	bls.n	8006c0a <SD_Write_IT+0x18>
  }
  
  hsd->pTxBuffPtr += 8U;
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	6a1b      	ldr	r3, [r3, #32]
 8006c2c:	f103 0220 	add.w	r2, r3, #32
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	621a      	str	r2, [r3, #32]
  
  return HAL_OK;
 8006c34:	2300      	movs	r3, #0
}
 8006c36:	4618      	mov	r0, r3
 8006c38:	3710      	adds	r7, #16
 8006c3a:	46bd      	mov	sp, r7
 8006c3c:	bd80      	pop	{r7, pc}

08006c3e <HAL_TIM_Base_Init>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{ 
 8006c3e:	b580      	push	{r7, lr}
 8006c40:	b082      	sub	sp, #8
 8006c42:	af00      	add	r7, sp, #0
 8006c44:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d101      	bne.n	8006c50 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006c4c:	2301      	movs	r3, #1
 8006c4e:	e01d      	b.n	8006c8c <HAL_TIM_Base_Init+0x4e>
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance)); 
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  
  if(htim->State == HAL_TIM_STATE_RESET)
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006c56:	b2db      	uxtb	r3, r3
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	d106      	bne.n	8006c6a <HAL_TIM_Base_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	2200      	movs	r2, #0
 8006c60:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006c64:	6878      	ldr	r0, [r7, #4]
 8006c66:	f002 fb8d 	bl	8009384 <HAL_TIM_Base_MspInit>
  }
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	2202      	movs	r2, #2
 8006c6e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	681a      	ldr	r2, [r3, #0]
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	3304      	adds	r3, #4
 8006c7a:	4619      	mov	r1, r3
 8006c7c:	4610      	mov	r0, r2
 8006c7e:	f000 f955 	bl	8006f2c <TIM_Base_SetConfig>
  
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	2201      	movs	r2, #1
 8006c86:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  return HAL_OK;
 8006c8a:	2300      	movs	r3, #0
}
 8006c8c:	4618      	mov	r0, r3
 8006c8e:	3708      	adds	r7, #8
 8006c90:	46bd      	mov	sp, r7
 8006c92:	bd80      	pop	{r7, pc}

08006c94 <HAL_TIM_Base_Start_IT>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006c94:	b480      	push	{r7}
 8006c96:	b083      	sub	sp, #12
 8006c98:	af00      	add	r7, sp, #0
 8006c9a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	68da      	ldr	r2, [r3, #12]
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	f042 0201 	orr.w	r2, r2, #1
 8006caa:	60da      	str	r2, [r3, #12]
      
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	681a      	ldr	r2, [r3, #0]
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	f042 0201 	orr.w	r2, r2, #1
 8006cba:	601a      	str	r2, [r3, #0]
      
  /* Return function status */
  return HAL_OK;
 8006cbc:	2300      	movs	r3, #0
}
 8006cbe:	4618      	mov	r0, r3
 8006cc0:	370c      	adds	r7, #12
 8006cc2:	46bd      	mov	sp, r7
 8006cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cc8:	4770      	bx	lr

08006cca <HAL_TIM_IRQHandler>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006cca:	b580      	push	{r7, lr}
 8006ccc:	b082      	sub	sp, #8
 8006cce:	af00      	add	r7, sp, #0
 8006cd0:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	691b      	ldr	r3, [r3, #16]
 8006cd8:	f003 0302 	and.w	r3, r3, #2
 8006cdc:	2b02      	cmp	r3, #2
 8006cde:	d122      	bne.n	8006d26 <HAL_TIM_IRQHandler+0x5c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	68db      	ldr	r3, [r3, #12]
 8006ce6:	f003 0302 	and.w	r3, r3, #2
 8006cea:	2b02      	cmp	r3, #2
 8006cec:	d11b      	bne.n	8006d26 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	f06f 0202 	mvn.w	r2, #2
 8006cf6:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	2201      	movs	r2, #1
 8006cfc:	761a      	strb	r2, [r3, #24]
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	699b      	ldr	r3, [r3, #24]
 8006d04:	f003 0303 	and.w	r3, r3, #3
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d003      	beq.n	8006d14 <HAL_TIM_IRQHandler+0x4a>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 8006d0c:	6878      	ldr	r0, [r7, #4]
 8006d0e:	f000 f8ee 	bl	8006eee <HAL_TIM_IC_CaptureCallback>
 8006d12:	e005      	b.n	8006d20 <HAL_TIM_IRQHandler+0x56>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006d14:	6878      	ldr	r0, [r7, #4]
 8006d16:	f000 f8e0 	bl	8006eda <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006d1a:	6878      	ldr	r0, [r7, #4]
 8006d1c:	f000 f8f1 	bl	8006f02 <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	2200      	movs	r2, #0
 8006d24:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	691b      	ldr	r3, [r3, #16]
 8006d2c:	f003 0304 	and.w	r3, r3, #4
 8006d30:	2b04      	cmp	r3, #4
 8006d32:	d122      	bne.n	8006d7a <HAL_TIM_IRQHandler+0xb0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	68db      	ldr	r3, [r3, #12]
 8006d3a:	f003 0304 	and.w	r3, r3, #4
 8006d3e:	2b04      	cmp	r3, #4
 8006d40:	d11b      	bne.n	8006d7a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	f06f 0204 	mvn.w	r2, #4
 8006d4a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	2202      	movs	r2, #2
 8006d50:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	699b      	ldr	r3, [r3, #24]
 8006d58:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d003      	beq.n	8006d68 <HAL_TIM_IRQHandler+0x9e>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8006d60:	6878      	ldr	r0, [r7, #4]
 8006d62:	f000 f8c4 	bl	8006eee <HAL_TIM_IC_CaptureCallback>
 8006d66:	e005      	b.n	8006d74 <HAL_TIM_IRQHandler+0xaa>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006d68:	6878      	ldr	r0, [r7, #4]
 8006d6a:	f000 f8b6 	bl	8006eda <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006d6e:	6878      	ldr	r0, [r7, #4]
 8006d70:	f000 f8c7 	bl	8006f02 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	2200      	movs	r2, #0
 8006d78:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	691b      	ldr	r3, [r3, #16]
 8006d80:	f003 0308 	and.w	r3, r3, #8
 8006d84:	2b08      	cmp	r3, #8
 8006d86:	d122      	bne.n	8006dce <HAL_TIM_IRQHandler+0x104>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	68db      	ldr	r3, [r3, #12]
 8006d8e:	f003 0308 	and.w	r3, r3, #8
 8006d92:	2b08      	cmp	r3, #8
 8006d94:	d11b      	bne.n	8006dce <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	f06f 0208 	mvn.w	r2, #8
 8006d9e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	2204      	movs	r2, #4
 8006da4:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	69db      	ldr	r3, [r3, #28]
 8006dac:	f003 0303 	and.w	r3, r3, #3
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	d003      	beq.n	8006dbc <HAL_TIM_IRQHandler+0xf2>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8006db4:	6878      	ldr	r0, [r7, #4]
 8006db6:	f000 f89a 	bl	8006eee <HAL_TIM_IC_CaptureCallback>
 8006dba:	e005      	b.n	8006dc8 <HAL_TIM_IRQHandler+0xfe>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006dbc:	6878      	ldr	r0, [r7, #4]
 8006dbe:	f000 f88c 	bl	8006eda <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 8006dc2:	6878      	ldr	r0, [r7, #4]
 8006dc4:	f000 f89d 	bl	8006f02 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	2200      	movs	r2, #0
 8006dcc:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	691b      	ldr	r3, [r3, #16]
 8006dd4:	f003 0310 	and.w	r3, r3, #16
 8006dd8:	2b10      	cmp	r3, #16
 8006dda:	d122      	bne.n	8006e22 <HAL_TIM_IRQHandler+0x158>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	68db      	ldr	r3, [r3, #12]
 8006de2:	f003 0310 	and.w	r3, r3, #16
 8006de6:	2b10      	cmp	r3, #16
 8006de8:	d11b      	bne.n	8006e22 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	f06f 0210 	mvn.w	r2, #16
 8006df2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	2208      	movs	r2, #8
 8006df8:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	69db      	ldr	r3, [r3, #28]
 8006e00:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	d003      	beq.n	8006e10 <HAL_TIM_IRQHandler+0x146>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8006e08:	6878      	ldr	r0, [r7, #4]
 8006e0a:	f000 f870 	bl	8006eee <HAL_TIM_IC_CaptureCallback>
 8006e0e:	e005      	b.n	8006e1c <HAL_TIM_IRQHandler+0x152>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006e10:	6878      	ldr	r0, [r7, #4]
 8006e12:	f000 f862 	bl	8006eda <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006e16:	6878      	ldr	r0, [r7, #4]
 8006e18:	f000 f873 	bl	8006f02 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	2200      	movs	r2, #0
 8006e20:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	691b      	ldr	r3, [r3, #16]
 8006e28:	f003 0301 	and.w	r3, r3, #1
 8006e2c:	2b01      	cmp	r3, #1
 8006e2e:	d10e      	bne.n	8006e4e <HAL_TIM_IRQHandler+0x184>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	68db      	ldr	r3, [r3, #12]
 8006e36:	f003 0301 	and.w	r3, r3, #1
 8006e3a:	2b01      	cmp	r3, #1
 8006e3c:	d107      	bne.n	8006e4e <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	f06f 0201 	mvn.w	r2, #1
 8006e46:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8006e48:	6878      	ldr	r0, [r7, #4]
 8006e4a:	f7fc f80f 	bl	8002e6c <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	691b      	ldr	r3, [r3, #16]
 8006e54:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006e58:	2b80      	cmp	r3, #128	; 0x80
 8006e5a:	d10e      	bne.n	8006e7a <HAL_TIM_IRQHandler+0x1b0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	68db      	ldr	r3, [r3, #12]
 8006e62:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006e66:	2b80      	cmp	r3, #128	; 0x80
 8006e68:	d107      	bne.n	8006e7a <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006e72:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8006e74:	6878      	ldr	r0, [r7, #4]
 8006e76:	f000 f90d 	bl	8007094 <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	691b      	ldr	r3, [r3, #16]
 8006e80:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006e84:	2b40      	cmp	r3, #64	; 0x40
 8006e86:	d10e      	bne.n	8006ea6 <HAL_TIM_IRQHandler+0x1dc>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	68db      	ldr	r3, [r3, #12]
 8006e8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006e92:	2b40      	cmp	r3, #64	; 0x40
 8006e94:	d107      	bne.n	8006ea6 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006e9e:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8006ea0:	6878      	ldr	r0, [r7, #4]
 8006ea2:	f000 f838 	bl	8006f16 <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	691b      	ldr	r3, [r3, #16]
 8006eac:	f003 0320 	and.w	r3, r3, #32
 8006eb0:	2b20      	cmp	r3, #32
 8006eb2:	d10e      	bne.n	8006ed2 <HAL_TIM_IRQHandler+0x208>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	68db      	ldr	r3, [r3, #12]
 8006eba:	f003 0320 	and.w	r3, r3, #32
 8006ebe:	2b20      	cmp	r3, #32
 8006ec0:	d107      	bne.n	8006ed2 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	f06f 0220 	mvn.w	r2, #32
 8006eca:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 8006ecc:	6878      	ldr	r0, [r7, #4]
 8006ece:	f000 f8d7 	bl	8007080 <HAL_TIMEx_CommutationCallback>
    }
  }
}
 8006ed2:	bf00      	nop
 8006ed4:	3708      	adds	r7, #8
 8006ed6:	46bd      	mov	sp, r7
 8006ed8:	bd80      	pop	{r7, pc}

08006eda <HAL_TIM_OC_DelayElapsedCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006eda:	b480      	push	{r7}
 8006edc:	b083      	sub	sp, #12
 8006ede:	af00      	add	r7, sp, #0
 8006ee0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006ee2:	bf00      	nop
 8006ee4:	370c      	adds	r7, #12
 8006ee6:	46bd      	mov	sp, r7
 8006ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eec:	4770      	bx	lr

08006eee <HAL_TIM_IC_CaptureCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006eee:	b480      	push	{r7}
 8006ef0:	b083      	sub	sp, #12
 8006ef2:	af00      	add	r7, sp, #0
 8006ef4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006ef6:	bf00      	nop
 8006ef8:	370c      	adds	r7, #12
 8006efa:	46bd      	mov	sp, r7
 8006efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f00:	4770      	bx	lr

08006f02 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006f02:	b480      	push	{r7}
 8006f04:	b083      	sub	sp, #12
 8006f06:	af00      	add	r7, sp, #0
 8006f08:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006f0a:	bf00      	nop
 8006f0c:	370c      	adds	r7, #12
 8006f0e:	46bd      	mov	sp, r7
 8006f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f14:	4770      	bx	lr

08006f16 <HAL_TIM_TriggerCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006f16:	b480      	push	{r7}
 8006f18:	b083      	sub	sp, #12
 8006f1a:	af00      	add	r7, sp, #0
 8006f1c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006f1e:	bf00      	nop
 8006f20:	370c      	adds	r7, #12
 8006f22:	46bd      	mov	sp, r7
 8006f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f28:	4770      	bx	lr
	...

08006f2c <TIM_Base_SetConfig>:
  * @param  TIMx: TIM peripheral
  * @param  Structure: pointer on TIM Time Base required parameters  
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006f2c:	b480      	push	{r7}
 8006f2e:	b085      	sub	sp, #20
 8006f30:	af00      	add	r7, sp, #0
 8006f32:	6078      	str	r0, [r7, #4]
 8006f34:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0U;
 8006f36:	2300      	movs	r3, #0
 8006f38:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	60fb      	str	r3, [r7, #12]
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	4a44      	ldr	r2, [pc, #272]	; (8007054 <TIM_Base_SetConfig+0x128>)
 8006f44:	4293      	cmp	r3, r2
 8006f46:	d013      	beq.n	8006f70 <TIM_Base_SetConfig+0x44>
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006f4e:	d00f      	beq.n	8006f70 <TIM_Base_SetConfig+0x44>
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	4a41      	ldr	r2, [pc, #260]	; (8007058 <TIM_Base_SetConfig+0x12c>)
 8006f54:	4293      	cmp	r3, r2
 8006f56:	d00b      	beq.n	8006f70 <TIM_Base_SetConfig+0x44>
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	4a40      	ldr	r2, [pc, #256]	; (800705c <TIM_Base_SetConfig+0x130>)
 8006f5c:	4293      	cmp	r3, r2
 8006f5e:	d007      	beq.n	8006f70 <TIM_Base_SetConfig+0x44>
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	4a3f      	ldr	r2, [pc, #252]	; (8007060 <TIM_Base_SetConfig+0x134>)
 8006f64:	4293      	cmp	r3, r2
 8006f66:	d003      	beq.n	8006f70 <TIM_Base_SetConfig+0x44>
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	4a3e      	ldr	r2, [pc, #248]	; (8007064 <TIM_Base_SetConfig+0x138>)
 8006f6c:	4293      	cmp	r3, r2
 8006f6e:	d101      	bne.n	8006f74 <TIM_Base_SetConfig+0x48>
 8006f70:	2301      	movs	r3, #1
 8006f72:	e000      	b.n	8006f76 <TIM_Base_SetConfig+0x4a>
 8006f74:	2300      	movs	r3, #0
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d008      	beq.n	8006f8c <TIM_Base_SetConfig+0x60>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006f80:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006f82:	683b      	ldr	r3, [r7, #0]
 8006f84:	685b      	ldr	r3, [r3, #4]
 8006f86:	68fa      	ldr	r2, [r7, #12]
 8006f88:	4313      	orrs	r3, r2
 8006f8a:	60fb      	str	r3, [r7, #12]
  }
 
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	4a31      	ldr	r2, [pc, #196]	; (8007054 <TIM_Base_SetConfig+0x128>)
 8006f90:	4293      	cmp	r3, r2
 8006f92:	d02b      	beq.n	8006fec <TIM_Base_SetConfig+0xc0>
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006f9a:	d027      	beq.n	8006fec <TIM_Base_SetConfig+0xc0>
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	4a2e      	ldr	r2, [pc, #184]	; (8007058 <TIM_Base_SetConfig+0x12c>)
 8006fa0:	4293      	cmp	r3, r2
 8006fa2:	d023      	beq.n	8006fec <TIM_Base_SetConfig+0xc0>
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	4a2d      	ldr	r2, [pc, #180]	; (800705c <TIM_Base_SetConfig+0x130>)
 8006fa8:	4293      	cmp	r3, r2
 8006faa:	d01f      	beq.n	8006fec <TIM_Base_SetConfig+0xc0>
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	4a2c      	ldr	r2, [pc, #176]	; (8007060 <TIM_Base_SetConfig+0x134>)
 8006fb0:	4293      	cmp	r3, r2
 8006fb2:	d01b      	beq.n	8006fec <TIM_Base_SetConfig+0xc0>
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	4a2b      	ldr	r2, [pc, #172]	; (8007064 <TIM_Base_SetConfig+0x138>)
 8006fb8:	4293      	cmp	r3, r2
 8006fba:	d017      	beq.n	8006fec <TIM_Base_SetConfig+0xc0>
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	4a2a      	ldr	r2, [pc, #168]	; (8007068 <TIM_Base_SetConfig+0x13c>)
 8006fc0:	4293      	cmp	r3, r2
 8006fc2:	d013      	beq.n	8006fec <TIM_Base_SetConfig+0xc0>
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	4a29      	ldr	r2, [pc, #164]	; (800706c <TIM_Base_SetConfig+0x140>)
 8006fc8:	4293      	cmp	r3, r2
 8006fca:	d00f      	beq.n	8006fec <TIM_Base_SetConfig+0xc0>
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	4a28      	ldr	r2, [pc, #160]	; (8007070 <TIM_Base_SetConfig+0x144>)
 8006fd0:	4293      	cmp	r3, r2
 8006fd2:	d00b      	beq.n	8006fec <TIM_Base_SetConfig+0xc0>
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	4a27      	ldr	r2, [pc, #156]	; (8007074 <TIM_Base_SetConfig+0x148>)
 8006fd8:	4293      	cmp	r3, r2
 8006fda:	d007      	beq.n	8006fec <TIM_Base_SetConfig+0xc0>
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	4a26      	ldr	r2, [pc, #152]	; (8007078 <TIM_Base_SetConfig+0x14c>)
 8006fe0:	4293      	cmp	r3, r2
 8006fe2:	d003      	beq.n	8006fec <TIM_Base_SetConfig+0xc0>
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	4a25      	ldr	r2, [pc, #148]	; (800707c <TIM_Base_SetConfig+0x150>)
 8006fe8:	4293      	cmp	r3, r2
 8006fea:	d101      	bne.n	8006ff0 <TIM_Base_SetConfig+0xc4>
 8006fec:	2301      	movs	r3, #1
 8006fee:	e000      	b.n	8006ff2 <TIM_Base_SetConfig+0xc6>
 8006ff0:	2300      	movs	r3, #0
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d008      	beq.n	8007008 <TIM_Base_SetConfig+0xdc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006ffc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006ffe:	683b      	ldr	r3, [r7, #0]
 8007000:	68db      	ldr	r3, [r3, #12]
 8007002:	68fa      	ldr	r2, [r7, #12]
 8007004:	4313      	orrs	r3, r2
 8007006:	60fb      	str	r3, [r7, #12]
  }

  TIMx->CR1 = tmpcr1;
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	68fa      	ldr	r2, [r7, #12]
 800700c:	601a      	str	r2, [r3, #0]

  /* Set the Auto-reload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800700e:	683b      	ldr	r3, [r7, #0]
 8007010:	689a      	ldr	r2, [r3, #8]
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8007016:	683b      	ldr	r3, [r7, #0]
 8007018:	681a      	ldr	r2, [r3, #0]
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	629a      	str	r2, [r3, #40]	; 0x28
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	4a0c      	ldr	r2, [pc, #48]	; (8007054 <TIM_Base_SetConfig+0x128>)
 8007022:	4293      	cmp	r3, r2
 8007024:	d003      	beq.n	800702e <TIM_Base_SetConfig+0x102>
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	4a0e      	ldr	r2, [pc, #56]	; (8007064 <TIM_Base_SetConfig+0x138>)
 800702a:	4293      	cmp	r3, r2
 800702c:	d101      	bne.n	8007032 <TIM_Base_SetConfig+0x106>
 800702e:	2301      	movs	r3, #1
 8007030:	e000      	b.n	8007034 <TIM_Base_SetConfig+0x108>
 8007032:	2300      	movs	r3, #0
 8007034:	2b00      	cmp	r3, #0
 8007036:	d003      	beq.n	8007040 <TIM_Base_SetConfig+0x114>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007038:	683b      	ldr	r3, [r7, #0]
 800703a:	691a      	ldr	r2, [r3, #16]
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	2201      	movs	r2, #1
 8007044:	615a      	str	r2, [r3, #20]
}
 8007046:	bf00      	nop
 8007048:	3714      	adds	r7, #20
 800704a:	46bd      	mov	sp, r7
 800704c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007050:	4770      	bx	lr
 8007052:	bf00      	nop
 8007054:	40010000 	.word	0x40010000
 8007058:	40000400 	.word	0x40000400
 800705c:	40000800 	.word	0x40000800
 8007060:	40000c00 	.word	0x40000c00
 8007064:	40010400 	.word	0x40010400
 8007068:	40014000 	.word	0x40014000
 800706c:	40014400 	.word	0x40014400
 8007070:	40014800 	.word	0x40014800
 8007074:	40001800 	.word	0x40001800
 8007078:	40001c00 	.word	0x40001c00
 800707c:	40002000 	.word	0x40002000

08007080 <HAL_TIMEx_CommutationCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 8007080:	b480      	push	{r7}
 8007082:	b083      	sub	sp, #12
 8007084:	af00      	add	r7, sp, #0
 8007086:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutationCallback could be implemented in the user file
   */
}
 8007088:	bf00      	nop
 800708a:	370c      	adds	r7, #12
 800708c:	46bd      	mov	sp, r7
 800708e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007092:	4770      	bx	lr

08007094 <HAL_TIMEx_BreakCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007094:	b480      	push	{r7}
 8007096:	b083      	sub	sp, #12
 8007098:	af00      	add	r7, sp, #0
 800709a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800709c:	bf00      	nop
 800709e:	370c      	adds	r7, #12
 80070a0:	46bd      	mov	sp, r7
 80070a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070a6:	4770      	bx	lr

080070a8 <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80070a8:	b580      	push	{r7, lr}
 80070aa:	b082      	sub	sp, #8
 80070ac:	af00      	add	r7, sp, #0
 80070ae:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d101      	bne.n	80070ba <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80070b6:	2301      	movs	r3, #1
 80070b8:	e03f      	b.n	800713a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
  
  if(huart->gState == HAL_UART_STATE_RESET)
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80070c0:	b2db      	uxtb	r3, r3
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	d106      	bne.n	80070d4 <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	2200      	movs	r2, #0
 80070ca:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 80070ce:	6878      	ldr	r0, [r7, #4]
 80070d0:	f002 f97a 	bl	80093c8 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	2224      	movs	r2, #36	; 0x24
 80070d8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	68da      	ldr	r2, [r3, #12]
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80070ea:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80070ec:	6878      	ldr	r0, [r7, #4]
 80070ee:	f000 fb9f 	bl	8007830 <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	691a      	ldr	r2, [r3, #16]
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007100:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	695a      	ldr	r2, [r3, #20]
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007110:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	68da      	ldr	r2, [r3, #12]
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007120:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	2200      	movs	r2, #0
 8007126:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	2220      	movs	r2, #32
 800712c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	2220      	movs	r2, #32
 8007134:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 8007138:	2300      	movs	r3, #0
}
 800713a:	4618      	mov	r0, r3
 800713c:	3708      	adds	r7, #8
 800713e:	46bd      	mov	sp, r7
 8007140:	bd80      	pop	{r7, pc}

08007142 <HAL_UART_Transmit>:
  * @param  Size: Amount of data to be sent
  * @param  Timeout: Timeout duration  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007142:	b580      	push	{r7, lr}
 8007144:	b088      	sub	sp, #32
 8007146:	af02      	add	r7, sp, #8
 8007148:	60f8      	str	r0, [r7, #12]
 800714a:	60b9      	str	r1, [r7, #8]
 800714c:	603b      	str	r3, [r7, #0]
 800714e:	4613      	mov	r3, r2
 8007150:	80fb      	strh	r3, [r7, #6]
  uint16_t* tmp;
  uint32_t tickstart = 0U;
 8007152:	2300      	movs	r3, #0
 8007154:	617b      	str	r3, [r7, #20]
  
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY) 
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800715c:	b2db      	uxtb	r3, r3
 800715e:	2b20      	cmp	r3, #32
 8007160:	f040 8083 	bne.w	800726a <HAL_UART_Transmit+0x128>
  {
    if((pData == NULL ) || (Size == 0)) 
 8007164:	68bb      	ldr	r3, [r7, #8]
 8007166:	2b00      	cmp	r3, #0
 8007168:	d002      	beq.n	8007170 <HAL_UART_Transmit+0x2e>
 800716a:	88fb      	ldrh	r3, [r7, #6]
 800716c:	2b00      	cmp	r3, #0
 800716e:	d101      	bne.n	8007174 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8007170:	2301      	movs	r3, #1
 8007172:	e07b      	b.n	800726c <HAL_UART_Transmit+0x12a>
    }
    
    /* Process Locked */
    __HAL_LOCK(huart);
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800717a:	2b01      	cmp	r3, #1
 800717c:	d101      	bne.n	8007182 <HAL_UART_Transmit+0x40>
 800717e:	2302      	movs	r3, #2
 8007180:	e074      	b.n	800726c <HAL_UART_Transmit+0x12a>
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	2201      	movs	r2, #1
 8007186:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	2200      	movs	r2, #0
 800718e:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	2221      	movs	r2, #33	; 0x21
 8007194:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
	
    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8007198:	f7fb fef8 	bl	8002f8c <HAL_GetTick>
 800719c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800719e:	68fb      	ldr	r3, [r7, #12]
 80071a0:	88fa      	ldrh	r2, [r7, #6]
 80071a2:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	88fa      	ldrh	r2, [r7, #6]
 80071a8:	84da      	strh	r2, [r3, #38]	; 0x26
    while(huart->TxXferCount > 0U)
 80071aa:	e042      	b.n	8007232 <HAL_UART_Transmit+0xf0>
    {
      huart->TxXferCount--;
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80071b0:	b29b      	uxth	r3, r3
 80071b2:	3b01      	subs	r3, #1
 80071b4:	b29a      	uxth	r2, r3
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	84da      	strh	r2, [r3, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	689b      	ldr	r3, [r3, #8]
 80071be:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80071c2:	d122      	bne.n	800720a <HAL_UART_Transmit+0xc8>
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80071c4:	683b      	ldr	r3, [r7, #0]
 80071c6:	9300      	str	r3, [sp, #0]
 80071c8:	697b      	ldr	r3, [r7, #20]
 80071ca:	2200      	movs	r2, #0
 80071cc:	2180      	movs	r1, #128	; 0x80
 80071ce:	68f8      	ldr	r0, [r7, #12]
 80071d0:	f000 f9ac 	bl	800752c <UART_WaitOnFlagUntilTimeout>
 80071d4:	4603      	mov	r3, r0
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d001      	beq.n	80071de <HAL_UART_Transmit+0x9c>
        { 
          return HAL_TIMEOUT;
 80071da:	2303      	movs	r3, #3
 80071dc:	e046      	b.n	800726c <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t*) pData;
 80071de:	68bb      	ldr	r3, [r7, #8]
 80071e0:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 80071e2:	693b      	ldr	r3, [r7, #16]
 80071e4:	881b      	ldrh	r3, [r3, #0]
 80071e6:	461a      	mov	r2, r3
 80071e8:	68fb      	ldr	r3, [r7, #12]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80071f0:	605a      	str	r2, [r3, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	691b      	ldr	r3, [r3, #16]
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d103      	bne.n	8007202 <HAL_UART_Transmit+0xc0>
        {
          pData +=2U;
 80071fa:	68bb      	ldr	r3, [r7, #8]
 80071fc:	3302      	adds	r3, #2
 80071fe:	60bb      	str	r3, [r7, #8]
 8007200:	e017      	b.n	8007232 <HAL_UART_Transmit+0xf0>
        }
        else
        { 
          pData +=1U;
 8007202:	68bb      	ldr	r3, [r7, #8]
 8007204:	3301      	adds	r3, #1
 8007206:	60bb      	str	r3, [r7, #8]
 8007208:	e013      	b.n	8007232 <HAL_UART_Transmit+0xf0>
        }
      } 
      else
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800720a:	683b      	ldr	r3, [r7, #0]
 800720c:	9300      	str	r3, [sp, #0]
 800720e:	697b      	ldr	r3, [r7, #20]
 8007210:	2200      	movs	r2, #0
 8007212:	2180      	movs	r1, #128	; 0x80
 8007214:	68f8      	ldr	r0, [r7, #12]
 8007216:	f000 f989 	bl	800752c <UART_WaitOnFlagUntilTimeout>
 800721a:	4603      	mov	r3, r0
 800721c:	2b00      	cmp	r3, #0
 800721e:	d001      	beq.n	8007224 <HAL_UART_Transmit+0xe2>
        {
          return HAL_TIMEOUT;
 8007220:	2303      	movs	r3, #3
 8007222:	e023      	b.n	800726c <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8007224:	68bb      	ldr	r3, [r7, #8]
 8007226:	1c5a      	adds	r2, r3, #1
 8007228:	60ba      	str	r2, [r7, #8]
 800722a:	781a      	ldrb	r2, [r3, #0]
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	605a      	str	r2, [r3, #4]
    while(huart->TxXferCount > 0U)
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007236:	b29b      	uxth	r3, r3
 8007238:	2b00      	cmp	r3, #0
 800723a:	d1b7      	bne.n	80071ac <HAL_UART_Transmit+0x6a>
      } 
    }
    
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800723c:	683b      	ldr	r3, [r7, #0]
 800723e:	9300      	str	r3, [sp, #0]
 8007240:	697b      	ldr	r3, [r7, #20]
 8007242:	2200      	movs	r2, #0
 8007244:	2140      	movs	r1, #64	; 0x40
 8007246:	68f8      	ldr	r0, [r7, #12]
 8007248:	f000 f970 	bl	800752c <UART_WaitOnFlagUntilTimeout>
 800724c:	4603      	mov	r3, r0
 800724e:	2b00      	cmp	r3, #0
 8007250:	d001      	beq.n	8007256 <HAL_UART_Transmit+0x114>
    { 
      return HAL_TIMEOUT;
 8007252:	2303      	movs	r3, #3
 8007254:	e00a      	b.n	800726c <HAL_UART_Transmit+0x12a>
    }
    
    /* At end of Tx process, restore huart->gState to Ready */
      huart->gState = HAL_UART_STATE_READY;
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	2220      	movs	r2, #32
 800725a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	2200      	movs	r2, #0
 8007262:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    
    return HAL_OK;
 8007266:	2300      	movs	r3, #0
 8007268:	e000      	b.n	800726c <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 800726a:	2302      	movs	r3, #2
  }
}
 800726c:	4618      	mov	r0, r3
 800726e:	3718      	adds	r7, #24
 8007270:	46bd      	mov	sp, r7
 8007272:	bd80      	pop	{r7, pc}

08007274 <HAL_UART_Receive_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007274:	b480      	push	{r7}
 8007276:	b085      	sub	sp, #20
 8007278:	af00      	add	r7, sp, #0
 800727a:	60f8      	str	r0, [r7, #12]
 800727c:	60b9      	str	r1, [r7, #8]
 800727e:	4613      	mov	r3, r2
 8007280:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */ 
  if(huart->RxState == HAL_UART_STATE_READY)
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8007288:	b2db      	uxtb	r3, r3
 800728a:	2b20      	cmp	r3, #32
 800728c:	d138      	bne.n	8007300 <HAL_UART_Receive_IT+0x8c>
  {
    if((pData == NULL ) || (Size == 0)) 
 800728e:	68bb      	ldr	r3, [r7, #8]
 8007290:	2b00      	cmp	r3, #0
 8007292:	d002      	beq.n	800729a <HAL_UART_Receive_IT+0x26>
 8007294:	88fb      	ldrh	r3, [r7, #6]
 8007296:	2b00      	cmp	r3, #0
 8007298:	d101      	bne.n	800729e <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800729a:	2301      	movs	r3, #1
 800729c:	e031      	b.n	8007302 <HAL_UART_Receive_IT+0x8e>
    }
    
    /* Process Locked */
    __HAL_LOCK(huart);
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80072a4:	2b01      	cmp	r3, #1
 80072a6:	d101      	bne.n	80072ac <HAL_UART_Receive_IT+0x38>
 80072a8:	2302      	movs	r3, #2
 80072aa:	e02a      	b.n	8007302 <HAL_UART_Receive_IT+0x8e>
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	2201      	movs	r2, #1
 80072b0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    
    huart->pRxBuffPtr = pData;
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	68ba      	ldr	r2, [r7, #8]
 80072b8:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	88fa      	ldrh	r2, [r7, #6]
 80072be:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	88fa      	ldrh	r2, [r7, #6]
 80072c4:	85da      	strh	r2, [r3, #46]	; 0x2e
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	2200      	movs	r2, #0
 80072ca:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	2222      	movs	r2, #34	; 0x22
 80072d0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	2200      	movs	r2, #0
 80072d8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        
    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	695a      	ldr	r2, [r3, #20]
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	f042 0201 	orr.w	r2, r2, #1
 80072ea:	615a      	str	r2, [r3, #20]

    /* Enable the UART Parity Error and Data Register not empty Interrupts */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	68da      	ldr	r2, [r3, #12]
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 80072fa:	60da      	str	r2, [r3, #12]
    
    return HAL_OK;
 80072fc:	2300      	movs	r3, #0
 80072fe:	e000      	b.n	8007302 <HAL_UART_Receive_IT+0x8e>
  }
  else
  {
    return HAL_BUSY; 
 8007300:	2302      	movs	r3, #2
  }
}
 8007302:	4618      	mov	r0, r3
 8007304:	3714      	adds	r7, #20
 8007306:	46bd      	mov	sp, r7
 8007308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800730c:	4770      	bx	lr
	...

08007310 <HAL_UART_IRQHandler>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007310:	b580      	push	{r7, lr}
 8007312:	b088      	sub	sp, #32
 8007314:	af00      	add	r7, sp, #0
 8007316:	6078      	str	r0, [r7, #4]
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	61fb      	str	r3, [r7, #28]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	68db      	ldr	r3, [r3, #12]
 8007326:	61bb      	str	r3, [r7, #24]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	695b      	ldr	r3, [r3, #20]
 800732e:	617b      	str	r3, [r7, #20]
   uint32_t errorflags = 0x00U;
 8007330:	2300      	movs	r3, #0
 8007332:	613b      	str	r3, [r7, #16]
   uint32_t dmarequest = 0x00U;
 8007334:	2300      	movs	r3, #0
 8007336:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8007338:	69fb      	ldr	r3, [r7, #28]
 800733a:	f003 030f 	and.w	r3, r3, #15
 800733e:	613b      	str	r3, [r7, #16]
  if(errorflags == RESET)
 8007340:	693b      	ldr	r3, [r7, #16]
 8007342:	2b00      	cmp	r3, #0
 8007344:	d10d      	bne.n	8007362 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007346:	69fb      	ldr	r3, [r7, #28]
 8007348:	f003 0320 	and.w	r3, r3, #32
 800734c:	2b00      	cmp	r3, #0
 800734e:	d008      	beq.n	8007362 <HAL_UART_IRQHandler+0x52>
 8007350:	69bb      	ldr	r3, [r7, #24]
 8007352:	f003 0320 	and.w	r3, r3, #32
 8007356:	2b00      	cmp	r3, #0
 8007358:	d003      	beq.n	8007362 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800735a:	6878      	ldr	r0, [r7, #4]
 800735c:	f000 f9d0 	bl	8007700 <UART_Receive_IT>
      return;
 8007360:	e0cb      	b.n	80074fa <HAL_UART_IRQHandler+0x1ea>
    }
  }  

  /* If some errors occur */
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007362:	693b      	ldr	r3, [r7, #16]
 8007364:	2b00      	cmp	r3, #0
 8007366:	f000 80ab 	beq.w	80074c0 <HAL_UART_IRQHandler+0x1b0>
 800736a:	697b      	ldr	r3, [r7, #20]
 800736c:	f003 0301 	and.w	r3, r3, #1
 8007370:	2b00      	cmp	r3, #0
 8007372:	d105      	bne.n	8007380 <HAL_UART_IRQHandler+0x70>
 8007374:	69bb      	ldr	r3, [r7, #24]
 8007376:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800737a:	2b00      	cmp	r3, #0
 800737c:	f000 80a0 	beq.w	80074c0 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007380:	69fb      	ldr	r3, [r7, #28]
 8007382:	f003 0301 	and.w	r3, r3, #1
 8007386:	2b00      	cmp	r3, #0
 8007388:	d00a      	beq.n	80073a0 <HAL_UART_IRQHandler+0x90>
 800738a:	69bb      	ldr	r3, [r7, #24]
 800738c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007390:	2b00      	cmp	r3, #0
 8007392:	d005      	beq.n	80073a0 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007398:	f043 0201 	orr.w	r2, r3, #1
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	63da      	str	r2, [r3, #60]	; 0x3c
    }
    
    /* UART noise error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80073a0:	69fb      	ldr	r3, [r7, #28]
 80073a2:	f003 0304 	and.w	r3, r3, #4
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d00a      	beq.n	80073c0 <HAL_UART_IRQHandler+0xb0>
 80073aa:	697b      	ldr	r3, [r7, #20]
 80073ac:	f003 0301 	and.w	r3, r3, #1
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d005      	beq.n	80073c0 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80073b8:	f043 0202 	orr.w	r2, r3, #2
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	63da      	str	r2, [r3, #60]	; 0x3c
    }
    
    /* UART frame error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80073c0:	69fb      	ldr	r3, [r7, #28]
 80073c2:	f003 0302 	and.w	r3, r3, #2
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	d00a      	beq.n	80073e0 <HAL_UART_IRQHandler+0xd0>
 80073ca:	697b      	ldr	r3, [r7, #20]
 80073cc:	f003 0301 	and.w	r3, r3, #1
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	d005      	beq.n	80073e0 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80073d8:	f043 0204 	orr.w	r2, r3, #4
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	63da      	str	r2, [r3, #60]	; 0x3c
    }
    
    /* UART Over-Run interrupt occurred --------------------------------------*/
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80073e0:	69fb      	ldr	r3, [r7, #28]
 80073e2:	f003 0308 	and.w	r3, r3, #8
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d00a      	beq.n	8007400 <HAL_UART_IRQHandler+0xf0>
 80073ea:	697b      	ldr	r3, [r7, #20]
 80073ec:	f003 0301 	and.w	r3, r3, #1
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	d005      	beq.n	8007400 <HAL_UART_IRQHandler+0xf0>
    { 
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80073f8:	f043 0208 	orr.w	r2, r3, #8
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/    
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007404:	2b00      	cmp	r3, #0
 8007406:	d077      	beq.n	80074f8 <HAL_UART_IRQHandler+0x1e8>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007408:	69fb      	ldr	r3, [r7, #28]
 800740a:	f003 0320 	and.w	r3, r3, #32
 800740e:	2b00      	cmp	r3, #0
 8007410:	d007      	beq.n	8007422 <HAL_UART_IRQHandler+0x112>
 8007412:	69bb      	ldr	r3, [r7, #24]
 8007414:	f003 0320 	and.w	r3, r3, #32
 8007418:	2b00      	cmp	r3, #0
 800741a:	d002      	beq.n	8007422 <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 800741c:	6878      	ldr	r0, [r7, #4]
 800741e:	f000 f96f 	bl	8007700 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	695b      	ldr	r3, [r3, #20]
 8007428:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800742c:	2b00      	cmp	r3, #0
 800742e:	bf14      	ite	ne
 8007430:	2301      	movne	r3, #1
 8007432:	2300      	moveq	r3, #0
 8007434:	b2db      	uxtb	r3, r3
 8007436:	60fb      	str	r3, [r7, #12]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800743c:	f003 0308 	and.w	r3, r3, #8
 8007440:	2b00      	cmp	r3, #0
 8007442:	d102      	bne.n	800744a <HAL_UART_IRQHandler+0x13a>
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	2b00      	cmp	r3, #0
 8007448:	d031      	beq.n	80074ae <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800744a:	6878      	ldr	r0, [r7, #4]
 800744c:	f000 f8b8 	bl	80075c0 <UART_EndRxTransfer>
        
        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	695b      	ldr	r3, [r3, #20]
 8007456:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800745a:	2b00      	cmp	r3, #0
 800745c:	d023      	beq.n	80074a6 <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	695a      	ldr	r2, [r3, #20]
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800746c:	615a      	str	r2, [r3, #20]
          
          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007472:	2b00      	cmp	r3, #0
 8007474:	d013      	beq.n	800749e <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800747a:	4a21      	ldr	r2, [pc, #132]	; (8007500 <HAL_UART_IRQHandler+0x1f0>)
 800747c:	651a      	str	r2, [r3, #80]	; 0x50
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007482:	4618      	mov	r0, r3
 8007484:	f7fb fed6 	bl	8003234 <HAL_DMA_Abort_IT>
 8007488:	4603      	mov	r3, r0
 800748a:	2b00      	cmp	r3, #0
 800748c:	d016      	beq.n	80074bc <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007492:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007494:	687a      	ldr	r2, [r7, #4]
 8007496:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8007498:	4610      	mov	r0, r2
 800749a:	4798      	blx	r3
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800749c:	e00e      	b.n	80074bc <HAL_UART_IRQHandler+0x1ac>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 800749e:	6878      	ldr	r0, [r7, #4]
 80074a0:	f000 f83a 	bl	8007518 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80074a4:	e00a      	b.n	80074bc <HAL_UART_IRQHandler+0x1ac>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 80074a6:	6878      	ldr	r0, [r7, #4]
 80074a8:	f000 f836 	bl	8007518 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80074ac:	e006      	b.n	80074bc <HAL_UART_IRQHandler+0x1ac>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 80074ae:	6878      	ldr	r0, [r7, #4]
 80074b0:	f000 f832 	bl	8007518 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	2200      	movs	r2, #0
 80074b8:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 80074ba:	e01d      	b.n	80074f8 <HAL_UART_IRQHandler+0x1e8>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80074bc:	bf00      	nop
    return;
 80074be:	e01b      	b.n	80074f8 <HAL_UART_IRQHandler+0x1e8>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80074c0:	69fb      	ldr	r3, [r7, #28]
 80074c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d008      	beq.n	80074dc <HAL_UART_IRQHandler+0x1cc>
 80074ca:	69bb      	ldr	r3, [r7, #24]
 80074cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d003      	beq.n	80074dc <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 80074d4:	6878      	ldr	r0, [r7, #4]
 80074d6:	f000 f8a5 	bl	8007624 <UART_Transmit_IT>
    return;
 80074da:	e00e      	b.n	80074fa <HAL_UART_IRQHandler+0x1ea>
  }
  
  /* UART in mode Transmitter end --------------------------------------------*/
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80074dc:	69fb      	ldr	r3, [r7, #28]
 80074de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	d009      	beq.n	80074fa <HAL_UART_IRQHandler+0x1ea>
 80074e6:	69bb      	ldr	r3, [r7, #24]
 80074e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80074ec:	2b00      	cmp	r3, #0
 80074ee:	d004      	beq.n	80074fa <HAL_UART_IRQHandler+0x1ea>
  {
    UART_EndTransmit_IT(huart);
 80074f0:	6878      	ldr	r0, [r7, #4]
 80074f2:	f000 f8ed 	bl	80076d0 <UART_EndTransmit_IT>
    return;
 80074f6:	e000      	b.n	80074fa <HAL_UART_IRQHandler+0x1ea>
    return;
 80074f8:	bf00      	nop
  }
}
 80074fa:	3720      	adds	r7, #32
 80074fc:	46bd      	mov	sp, r7
 80074fe:	bd80      	pop	{r7, pc}
 8007500:	080075fd 	.word	0x080075fd

08007504 <HAL_UART_TxCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007504:	b480      	push	{r7}
 8007506:	b083      	sub	sp, #12
 8007508:	af00      	add	r7, sp, #0
 800750a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */ 
}
 800750c:	bf00      	nop
 800750e:	370c      	adds	r7, #12
 8007510:	46bd      	mov	sp, r7
 8007512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007516:	4770      	bx	lr

08007518 <HAL_UART_ErrorCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007518:	b480      	push	{r7}
 800751a:	b083      	sub	sp, #12
 800751c:	af00      	add	r7, sp, #0
 800751e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart); 
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */ 
}
 8007520:	bf00      	nop
 8007522:	370c      	adds	r7, #12
 8007524:	46bd      	mov	sp, r7
 8007526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800752a:	4770      	bx	lr

0800752c <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800752c:	b580      	push	{r7, lr}
 800752e:	b084      	sub	sp, #16
 8007530:	af00      	add	r7, sp, #0
 8007532:	60f8      	str	r0, [r7, #12]
 8007534:	60b9      	str	r1, [r7, #8]
 8007536:	603b      	str	r3, [r7, #0]
 8007538:	4613      	mov	r3, r2
 800753a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 800753c:	e02c      	b.n	8007598 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 800753e:	69bb      	ldr	r3, [r7, #24]
 8007540:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007544:	d028      	beq.n	8007598 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8007546:	69bb      	ldr	r3, [r7, #24]
 8007548:	2b00      	cmp	r3, #0
 800754a:	d007      	beq.n	800755c <UART_WaitOnFlagUntilTimeout+0x30>
 800754c:	f7fb fd1e 	bl	8002f8c <HAL_GetTick>
 8007550:	4602      	mov	r2, r0
 8007552:	683b      	ldr	r3, [r7, #0]
 8007554:	1ad3      	subs	r3, r2, r3
 8007556:	69ba      	ldr	r2, [r7, #24]
 8007558:	429a      	cmp	r2, r3
 800755a:	d21d      	bcs.n	8007598 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	68da      	ldr	r2, [r3, #12]
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800756a:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	695a      	ldr	r2, [r3, #20]
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	f022 0201 	bic.w	r2, r2, #1
 800757a:	615a      	str	r2, [r3, #20]
        
        huart->gState  = HAL_UART_STATE_READY;
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	2220      	movs	r2, #32
 8007580:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	2220      	movs	r2, #32
 8007588:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
        
        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	2200      	movs	r2, #0
 8007590:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        
        return HAL_TIMEOUT;
 8007594:	2303      	movs	r3, #3
 8007596:	e00f      	b.n	80075b8 <UART_WaitOnFlagUntilTimeout+0x8c>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	681a      	ldr	r2, [r3, #0]
 800759e:	68bb      	ldr	r3, [r7, #8]
 80075a0:	4013      	ands	r3, r2
 80075a2:	68ba      	ldr	r2, [r7, #8]
 80075a4:	429a      	cmp	r2, r3
 80075a6:	bf0c      	ite	eq
 80075a8:	2301      	moveq	r3, #1
 80075aa:	2300      	movne	r3, #0
 80075ac:	b2db      	uxtb	r3, r3
 80075ae:	461a      	mov	r2, r3
 80075b0:	79fb      	ldrb	r3, [r7, #7]
 80075b2:	429a      	cmp	r2, r3
 80075b4:	d0c3      	beq.n	800753e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  
  return HAL_OK;
 80075b6:	2300      	movs	r3, #0
}
 80075b8:	4618      	mov	r0, r3
 80075ba:	3710      	adds	r7, #16
 80075bc:	46bd      	mov	sp, r7
 80075be:	bd80      	pop	{r7, pc}

080075c0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart: UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80075c0:	b480      	push	{r7}
 80075c2:	b083      	sub	sp, #12
 80075c4:	af00      	add	r7, sp, #0
 80075c6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	68da      	ldr	r2, [r3, #12]
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80075d6:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	695a      	ldr	r2, [r3, #20]
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	f022 0201 	bic.w	r2, r2, #1
 80075e6:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	2220      	movs	r2, #32
 80075ec:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 80075f0:	bf00      	nop
 80075f2:	370c      	adds	r7, #12
 80075f4:	46bd      	mov	sp, r7
 80075f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075fa:	4770      	bx	lr

080075fc <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80075fc:	b580      	push	{r7, lr}
 80075fe:	b084      	sub	sp, #16
 8007600:	af00      	add	r7, sp, #0
 8007602:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007608:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	2200      	movs	r2, #0
 800760e:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0U;
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	2200      	movs	r2, #0
 8007614:	84da      	strh	r2, [r3, #38]	; 0x26

  HAL_UART_ErrorCallback(huart);
 8007616:	68f8      	ldr	r0, [r7, #12]
 8007618:	f7ff ff7e 	bl	8007518 <HAL_UART_ErrorCallback>
}
 800761c:	bf00      	nop
 800761e:	3710      	adds	r7, #16
 8007620:	46bd      	mov	sp, r7
 8007622:	bd80      	pop	{r7, pc}

08007624 <UART_Transmit_IT>:
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007624:	b480      	push	{r7}
 8007626:	b085      	sub	sp, #20
 8007628:	af00      	add	r7, sp, #0
 800762a:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007632:	b2db      	uxtb	r3, r3
 8007634:	2b21      	cmp	r3, #33	; 0x21
 8007636:	d144      	bne.n	80076c2 <UART_Transmit_IT+0x9e>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	689b      	ldr	r3, [r3, #8]
 800763c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007640:	d11a      	bne.n	8007678 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	6a1b      	ldr	r3, [r3, #32]
 8007646:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	881b      	ldrh	r3, [r3, #0]
 800764c:	461a      	mov	r2, r3
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007656:	605a      	str	r2, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	691b      	ldr	r3, [r3, #16]
 800765c:	2b00      	cmp	r3, #0
 800765e:	d105      	bne.n	800766c <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	6a1b      	ldr	r3, [r3, #32]
 8007664:	1c9a      	adds	r2, r3, #2
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	621a      	str	r2, [r3, #32]
 800766a:	e00e      	b.n	800768a <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	6a1b      	ldr	r3, [r3, #32]
 8007670:	1c5a      	adds	r2, r3, #1
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	621a      	str	r2, [r3, #32]
 8007676:	e008      	b.n	800768a <UART_Transmit_IT+0x66>
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	6a1b      	ldr	r3, [r3, #32]
 800767c:	1c59      	adds	r1, r3, #1
 800767e:	687a      	ldr	r2, [r7, #4]
 8007680:	6211      	str	r1, [r2, #32]
 8007682:	781a      	ldrb	r2, [r3, #0]
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	605a      	str	r2, [r3, #4]
    }

    if(--huart->TxXferCount == 0U)
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800768e:	b29b      	uxth	r3, r3
 8007690:	3b01      	subs	r3, #1
 8007692:	b29b      	uxth	r3, r3
 8007694:	687a      	ldr	r2, [r7, #4]
 8007696:	4619      	mov	r1, r3
 8007698:	84d1      	strh	r1, [r2, #38]	; 0x26
 800769a:	2b00      	cmp	r3, #0
 800769c:	d10f      	bne.n	80076be <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	68da      	ldr	r2, [r3, #12]
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80076ac:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	68da      	ldr	r2, [r3, #12]
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80076bc:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80076be:	2300      	movs	r3, #0
 80076c0:	e000      	b.n	80076c4 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80076c2:	2302      	movs	r3, #2
  }
}
 80076c4:	4618      	mov	r0, r3
 80076c6:	3714      	adds	r7, #20
 80076c8:	46bd      	mov	sp, r7
 80076ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ce:	4770      	bx	lr

080076d0 <UART_EndTransmit_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80076d0:	b580      	push	{r7, lr}
 80076d2:	b082      	sub	sp, #8
 80076d4:	af00      	add	r7, sp, #0
 80076d6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */    
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	68da      	ldr	r2, [r3, #12]
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80076e6:	60da      	str	r2, [r3, #12]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	2220      	movs	r2, #32
 80076ec:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
  HAL_UART_TxCpltCallback(huart);
 80076f0:	6878      	ldr	r0, [r7, #4]
 80076f2:	f7ff ff07 	bl	8007504 <HAL_UART_TxCpltCallback>
  
  return HAL_OK;
 80076f6:	2300      	movs	r3, #0
}
 80076f8:	4618      	mov	r0, r3
 80076fa:	3708      	adds	r7, #8
 80076fc:	46bd      	mov	sp, r7
 80076fe:	bd80      	pop	{r7, pc}

08007700 <UART_Receive_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007700:	b580      	push	{r7, lr}
 8007702:	b084      	sub	sp, #16
 8007704:	af00      	add	r7, sp, #0
 8007706:	6078      	str	r0, [r7, #4]


  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800770e:	b2db      	uxtb	r3, r3
 8007710:	2b22      	cmp	r3, #34	; 0x22
 8007712:	f040 8088 	bne.w	8007826 <UART_Receive_IT+0x126>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	689b      	ldr	r3, [r3, #8]
 800771a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800771e:	d123      	bne.n	8007768 <UART_Receive_IT+0x68>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007724:	60fb      	str	r3, [r7, #12]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	691b      	ldr	r3, [r3, #16]
 800772a:	2b00      	cmp	r3, #0
 800772c:	d10e      	bne.n	800774c <UART_Receive_IT+0x4c>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	685b      	ldr	r3, [r3, #4]
 8007734:	b29b      	uxth	r3, r3
 8007736:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800773a:	b29a      	uxth	r2, r3
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007744:	1c9a      	adds	r2, r3, #2
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	629a      	str	r2, [r3, #40]	; 0x28
 800774a:	e029      	b.n	80077a0 <UART_Receive_IT+0xa0>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	685b      	ldr	r3, [r3, #4]
 8007752:	b29b      	uxth	r3, r3
 8007754:	b2db      	uxtb	r3, r3
 8007756:	b29a      	uxth	r2, r3
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007760:	1c5a      	adds	r2, r3, #1
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	629a      	str	r2, [r3, #40]	; 0x28
 8007766:	e01b      	b.n	80077a0 <UART_Receive_IT+0xa0>
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	691b      	ldr	r3, [r3, #16]
 800776c:	2b00      	cmp	r3, #0
 800776e:	d10a      	bne.n	8007786 <UART_Receive_IT+0x86>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	6858      	ldr	r0, [r3, #4]
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800777a:	1c59      	adds	r1, r3, #1
 800777c:	687a      	ldr	r2, [r7, #4]
 800777e:	6291      	str	r1, [r2, #40]	; 0x28
 8007780:	b2c2      	uxtb	r2, r0
 8007782:	701a      	strb	r2, [r3, #0]
 8007784:	e00c      	b.n	80077a0 <UART_Receive_IT+0xa0>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	685b      	ldr	r3, [r3, #4]
 800778c:	b2da      	uxtb	r2, r3
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007792:	1c58      	adds	r0, r3, #1
 8007794:	6879      	ldr	r1, [r7, #4]
 8007796:	6288      	str	r0, [r1, #40]	; 0x28
 8007798:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800779c:	b2d2      	uxtb	r2, r2
 800779e:	701a      	strb	r2, [r3, #0]
      }
    }

    if(--huart->RxXferCount == 0U)
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80077a4:	b29b      	uxth	r3, r3
 80077a6:	3b01      	subs	r3, #1
 80077a8:	b29b      	uxth	r3, r3
 80077aa:	687a      	ldr	r2, [r7, #4]
 80077ac:	4619      	mov	r1, r3
 80077ae:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80077b0:	2b00      	cmp	r3, #0
 80077b2:	d136      	bne.n	8007822 <UART_Receive_IT+0x122>
    {
        //This allows the buffer to resize based on length of the Ground Station commands over UART
        if((*(huart->pRxBuffPtr-1)!= 0) && (huart->RxXferSize == 4)){
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80077b8:	3b01      	subs	r3, #1
 80077ba:	781b      	ldrb	r3, [r3, #0]
 80077bc:	2b00      	cmp	r3, #0
 80077be:	d017      	beq.n	80077f0 <UART_Receive_IT+0xf0>
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80077c4:	2b04      	cmp	r3, #4
 80077c6:	d113      	bne.n	80077f0 <UART_Receive_IT+0xf0>
            huart->RxXferCount = *(huart->pRxBuffPtr-1) + 1;
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80077cc:	3b01      	subs	r3, #1
 80077ce:	781b      	ldrb	r3, [r3, #0]
 80077d0:	b29b      	uxth	r3, r3
 80077d2:	3301      	adds	r3, #1
 80077d4:	b29a      	uxth	r2, r3
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	85da      	strh	r2, [r3, #46]	; 0x2e
            huart->RxXferSize = *(huart->pRxBuffPtr-1) + 5;
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80077de:	3b01      	subs	r3, #1
 80077e0:	781b      	ldrb	r3, [r3, #0]
 80077e2:	b29b      	uxth	r3, r3
 80077e4:	3305      	adds	r3, #5
 80077e6:	b29a      	uxth	r2, r3
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	859a      	strh	r2, [r3, #44]	; 0x2c
            return HAL_OK;
 80077ec:	2300      	movs	r3, #0
 80077ee:	e01b      	b.n	8007828 <UART_Receive_IT+0x128>
        }
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	68da      	ldr	r2, [r3, #12]
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80077fe:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	695a      	ldr	r2, [r3, #20]
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	f022 0201 	bic.w	r2, r2, #1
 800780e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	2220      	movs	r2, #32
 8007814:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

      HAL_UART_RxCpltCallback(huart);
 8007818:	6878      	ldr	r0, [r7, #4]
 800781a:	f7fb fb5f 	bl	8002edc <HAL_UART_RxCpltCallback>

      return HAL_OK;
 800781e:	2300      	movs	r3, #0
 8007820:	e002      	b.n	8007828 <UART_Receive_IT+0x128>
    }
    return HAL_OK;
 8007822:	2300      	movs	r3, #0
 8007824:	e000      	b.n	8007828 <UART_Receive_IT+0x128>
  }
  else
  {
    return HAL_BUSY;
 8007826:	2302      	movs	r3, #2
  }

#endif
}
 8007828:	4618      	mov	r0, r3
 800782a:	3710      	adds	r7, #16
 800782c:	46bd      	mov	sp, r7
 800782e:	bd80      	pop	{r7, pc}

08007830 <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007830:	b5b0      	push	{r4, r5, r7, lr}
 8007832:	b084      	sub	sp, #16
 8007834:	af00      	add	r7, sp, #0
 8007836:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 8007838:	2300      	movs	r3, #0
 800783a:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
  assert_param(IS_UART_PARITY(huart->Init.Parity));
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = huart->Instance->CR2;
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	691b      	ldr	r3, [r3, #16]
 8007842:	60fb      	str	r3, [r7, #12]

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800784a:	60fb      	str	r3, [r7, #12]

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	68db      	ldr	r3, [r3, #12]
 8007850:	68fa      	ldr	r2, [r7, #12]
 8007852:	4313      	orrs	r3, r2
 8007854:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR2 */
  WRITE_REG(huart->Instance->CR2, (uint32_t)tmpreg);
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	68fa      	ldr	r2, [r7, #12]
 800785c:	611a      	str	r2, [r3, #16]

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	68db      	ldr	r3, [r3, #12]
 8007864:	60fb      	str	r3, [r7, #12]

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800786c:	f023 030c 	bic.w	r3, r3, #12
 8007870:	60fb      	str	r3, [r7, #12]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	689a      	ldr	r2, [r3, #8]
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	691b      	ldr	r3, [r3, #16]
 800787a:	431a      	orrs	r2, r3
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	695b      	ldr	r3, [r3, #20]
 8007880:	431a      	orrs	r2, r3
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	69db      	ldr	r3, [r3, #28]
 8007886:	4313      	orrs	r3, r2
 8007888:	68fa      	ldr	r2, [r7, #12]
 800788a:	4313      	orrs	r3, r2
 800788c:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	68fa      	ldr	r2, [r7, #12]
 8007894:	60da      	str	r2, [r3, #12]
  
  /*-------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = huart->Instance->CR3;
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	695b      	ldr	r3, [r3, #20]
 800789c:	60fb      	str	r3, [r7, #12]
  
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80078a4:	60fb      	str	r3, [r7, #12]
  
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  tmpreg |= huart->Init.HwFlowCtl;
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	699b      	ldr	r3, [r3, #24]
 80078aa:	68fa      	ldr	r2, [r7, #12]
 80078ac:	4313      	orrs	r3, r2
 80078ae:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR3 */
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	68fa      	ldr	r2, [r7, #12]
 80078b6:	615a      	str	r2, [r3, #20]
  
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	69db      	ldr	r3, [r3, #28]
 80078bc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80078c0:	f040 80e4 	bne.w	8007a8c <UART_SetConfig+0x25c>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6) 
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	4aab      	ldr	r2, [pc, #684]	; (8007b78 <UART_SetConfig+0x348>)
 80078ca:	4293      	cmp	r3, r2
 80078cc:	d004      	beq.n	80078d8 <UART_SetConfig+0xa8>
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	4aaa      	ldr	r2, [pc, #680]	; (8007b7c <UART_SetConfig+0x34c>)
 80078d4:	4293      	cmp	r3, r2
 80078d6:	d16c      	bne.n	80079b2 <UART_SetConfig+0x182>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 80078d8:	f7fd fb52 	bl	8004f80 <HAL_RCC_GetPCLK2Freq>
 80078dc:	4602      	mov	r2, r0
 80078de:	4613      	mov	r3, r2
 80078e0:	009b      	lsls	r3, r3, #2
 80078e2:	4413      	add	r3, r2
 80078e4:	009a      	lsls	r2, r3, #2
 80078e6:	441a      	add	r2, r3
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	685b      	ldr	r3, [r3, #4]
 80078ec:	005b      	lsls	r3, r3, #1
 80078ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80078f2:	4aa3      	ldr	r2, [pc, #652]	; (8007b80 <UART_SetConfig+0x350>)
 80078f4:	fba2 2303 	umull	r2, r3, r2, r3
 80078f8:	095b      	lsrs	r3, r3, #5
 80078fa:	011c      	lsls	r4, r3, #4
 80078fc:	f7fd fb40 	bl	8004f80 <HAL_RCC_GetPCLK2Freq>
 8007900:	4602      	mov	r2, r0
 8007902:	4613      	mov	r3, r2
 8007904:	009b      	lsls	r3, r3, #2
 8007906:	4413      	add	r3, r2
 8007908:	009a      	lsls	r2, r3, #2
 800790a:	441a      	add	r2, r3
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	685b      	ldr	r3, [r3, #4]
 8007910:	005b      	lsls	r3, r3, #1
 8007912:	fbb2 f5f3 	udiv	r5, r2, r3
 8007916:	f7fd fb33 	bl	8004f80 <HAL_RCC_GetPCLK2Freq>
 800791a:	4602      	mov	r2, r0
 800791c:	4613      	mov	r3, r2
 800791e:	009b      	lsls	r3, r3, #2
 8007920:	4413      	add	r3, r2
 8007922:	009a      	lsls	r2, r3, #2
 8007924:	441a      	add	r2, r3
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	685b      	ldr	r3, [r3, #4]
 800792a:	005b      	lsls	r3, r3, #1
 800792c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007930:	4a93      	ldr	r2, [pc, #588]	; (8007b80 <UART_SetConfig+0x350>)
 8007932:	fba2 2303 	umull	r2, r3, r2, r3
 8007936:	095b      	lsrs	r3, r3, #5
 8007938:	2264      	movs	r2, #100	; 0x64
 800793a:	fb02 f303 	mul.w	r3, r2, r3
 800793e:	1aeb      	subs	r3, r5, r3
 8007940:	00db      	lsls	r3, r3, #3
 8007942:	3332      	adds	r3, #50	; 0x32
 8007944:	4a8e      	ldr	r2, [pc, #568]	; (8007b80 <UART_SetConfig+0x350>)
 8007946:	fba2 2303 	umull	r2, r3, r2, r3
 800794a:	095b      	lsrs	r3, r3, #5
 800794c:	005b      	lsls	r3, r3, #1
 800794e:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007952:	441c      	add	r4, r3
 8007954:	f7fd fb14 	bl	8004f80 <HAL_RCC_GetPCLK2Freq>
 8007958:	4602      	mov	r2, r0
 800795a:	4613      	mov	r3, r2
 800795c:	009b      	lsls	r3, r3, #2
 800795e:	4413      	add	r3, r2
 8007960:	009a      	lsls	r2, r3, #2
 8007962:	441a      	add	r2, r3
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	685b      	ldr	r3, [r3, #4]
 8007968:	005b      	lsls	r3, r3, #1
 800796a:	fbb2 f5f3 	udiv	r5, r2, r3
 800796e:	f7fd fb07 	bl	8004f80 <HAL_RCC_GetPCLK2Freq>
 8007972:	4602      	mov	r2, r0
 8007974:	4613      	mov	r3, r2
 8007976:	009b      	lsls	r3, r3, #2
 8007978:	4413      	add	r3, r2
 800797a:	009a      	lsls	r2, r3, #2
 800797c:	441a      	add	r2, r3
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	685b      	ldr	r3, [r3, #4]
 8007982:	005b      	lsls	r3, r3, #1
 8007984:	fbb2 f3f3 	udiv	r3, r2, r3
 8007988:	4a7d      	ldr	r2, [pc, #500]	; (8007b80 <UART_SetConfig+0x350>)
 800798a:	fba2 2303 	umull	r2, r3, r2, r3
 800798e:	095b      	lsrs	r3, r3, #5
 8007990:	2264      	movs	r2, #100	; 0x64
 8007992:	fb02 f303 	mul.w	r3, r2, r3
 8007996:	1aeb      	subs	r3, r5, r3
 8007998:	00db      	lsls	r3, r3, #3
 800799a:	3332      	adds	r3, #50	; 0x32
 800799c:	4a78      	ldr	r2, [pc, #480]	; (8007b80 <UART_SetConfig+0x350>)
 800799e:	fba2 2303 	umull	r2, r3, r2, r3
 80079a2:	095b      	lsrs	r3, r3, #5
 80079a4:	f003 0207 	and.w	r2, r3, #7
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	4422      	add	r2, r4
 80079ae:	609a      	str	r2, [r3, #8]
 80079b0:	e154      	b.n	8007c5c <UART_SetConfig+0x42c>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }	
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80079b2:	f7fd fac3 	bl	8004f3c <HAL_RCC_GetPCLK1Freq>
 80079b6:	4602      	mov	r2, r0
 80079b8:	4613      	mov	r3, r2
 80079ba:	009b      	lsls	r3, r3, #2
 80079bc:	4413      	add	r3, r2
 80079be:	009a      	lsls	r2, r3, #2
 80079c0:	441a      	add	r2, r3
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	685b      	ldr	r3, [r3, #4]
 80079c6:	005b      	lsls	r3, r3, #1
 80079c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80079cc:	4a6c      	ldr	r2, [pc, #432]	; (8007b80 <UART_SetConfig+0x350>)
 80079ce:	fba2 2303 	umull	r2, r3, r2, r3
 80079d2:	095b      	lsrs	r3, r3, #5
 80079d4:	011c      	lsls	r4, r3, #4
 80079d6:	f7fd fab1 	bl	8004f3c <HAL_RCC_GetPCLK1Freq>
 80079da:	4602      	mov	r2, r0
 80079dc:	4613      	mov	r3, r2
 80079de:	009b      	lsls	r3, r3, #2
 80079e0:	4413      	add	r3, r2
 80079e2:	009a      	lsls	r2, r3, #2
 80079e4:	441a      	add	r2, r3
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	685b      	ldr	r3, [r3, #4]
 80079ea:	005b      	lsls	r3, r3, #1
 80079ec:	fbb2 f5f3 	udiv	r5, r2, r3
 80079f0:	f7fd faa4 	bl	8004f3c <HAL_RCC_GetPCLK1Freq>
 80079f4:	4602      	mov	r2, r0
 80079f6:	4613      	mov	r3, r2
 80079f8:	009b      	lsls	r3, r3, #2
 80079fa:	4413      	add	r3, r2
 80079fc:	009a      	lsls	r2, r3, #2
 80079fe:	441a      	add	r2, r3
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	685b      	ldr	r3, [r3, #4]
 8007a04:	005b      	lsls	r3, r3, #1
 8007a06:	fbb2 f3f3 	udiv	r3, r2, r3
 8007a0a:	4a5d      	ldr	r2, [pc, #372]	; (8007b80 <UART_SetConfig+0x350>)
 8007a0c:	fba2 2303 	umull	r2, r3, r2, r3
 8007a10:	095b      	lsrs	r3, r3, #5
 8007a12:	2264      	movs	r2, #100	; 0x64
 8007a14:	fb02 f303 	mul.w	r3, r2, r3
 8007a18:	1aeb      	subs	r3, r5, r3
 8007a1a:	00db      	lsls	r3, r3, #3
 8007a1c:	3332      	adds	r3, #50	; 0x32
 8007a1e:	4a58      	ldr	r2, [pc, #352]	; (8007b80 <UART_SetConfig+0x350>)
 8007a20:	fba2 2303 	umull	r2, r3, r2, r3
 8007a24:	095b      	lsrs	r3, r3, #5
 8007a26:	005b      	lsls	r3, r3, #1
 8007a28:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007a2c:	441c      	add	r4, r3
 8007a2e:	f7fd fa85 	bl	8004f3c <HAL_RCC_GetPCLK1Freq>
 8007a32:	4602      	mov	r2, r0
 8007a34:	4613      	mov	r3, r2
 8007a36:	009b      	lsls	r3, r3, #2
 8007a38:	4413      	add	r3, r2
 8007a3a:	009a      	lsls	r2, r3, #2
 8007a3c:	441a      	add	r2, r3
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	685b      	ldr	r3, [r3, #4]
 8007a42:	005b      	lsls	r3, r3, #1
 8007a44:	fbb2 f5f3 	udiv	r5, r2, r3
 8007a48:	f7fd fa78 	bl	8004f3c <HAL_RCC_GetPCLK1Freq>
 8007a4c:	4602      	mov	r2, r0
 8007a4e:	4613      	mov	r3, r2
 8007a50:	009b      	lsls	r3, r3, #2
 8007a52:	4413      	add	r3, r2
 8007a54:	009a      	lsls	r2, r3, #2
 8007a56:	441a      	add	r2, r3
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	685b      	ldr	r3, [r3, #4]
 8007a5c:	005b      	lsls	r3, r3, #1
 8007a5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007a62:	4a47      	ldr	r2, [pc, #284]	; (8007b80 <UART_SetConfig+0x350>)
 8007a64:	fba2 2303 	umull	r2, r3, r2, r3
 8007a68:	095b      	lsrs	r3, r3, #5
 8007a6a:	2264      	movs	r2, #100	; 0x64
 8007a6c:	fb02 f303 	mul.w	r3, r2, r3
 8007a70:	1aeb      	subs	r3, r5, r3
 8007a72:	00db      	lsls	r3, r3, #3
 8007a74:	3332      	adds	r3, #50	; 0x32
 8007a76:	4a42      	ldr	r2, [pc, #264]	; (8007b80 <UART_SetConfig+0x350>)
 8007a78:	fba2 2303 	umull	r2, r3, r2, r3
 8007a7c:	095b      	lsrs	r3, r3, #5
 8007a7e:	f003 0207 	and.w	r2, r3, #7
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	4422      	add	r2, r4
 8007a88:	609a      	str	r2, [r3, #8]
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
}
 8007a8a:	e0e7      	b.n	8007c5c <UART_SetConfig+0x42c>
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	4a39      	ldr	r2, [pc, #228]	; (8007b78 <UART_SetConfig+0x348>)
 8007a92:	4293      	cmp	r3, r2
 8007a94:	d004      	beq.n	8007aa0 <UART_SetConfig+0x270>
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	4a38      	ldr	r2, [pc, #224]	; (8007b7c <UART_SetConfig+0x34c>)
 8007a9c:	4293      	cmp	r3, r2
 8007a9e:	d171      	bne.n	8007b84 <UART_SetConfig+0x354>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8007aa0:	f7fd fa6e 	bl	8004f80 <HAL_RCC_GetPCLK2Freq>
 8007aa4:	4602      	mov	r2, r0
 8007aa6:	4613      	mov	r3, r2
 8007aa8:	009b      	lsls	r3, r3, #2
 8007aaa:	4413      	add	r3, r2
 8007aac:	009a      	lsls	r2, r3, #2
 8007aae:	441a      	add	r2, r3
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	685b      	ldr	r3, [r3, #4]
 8007ab4:	009b      	lsls	r3, r3, #2
 8007ab6:	fbb2 f3f3 	udiv	r3, r2, r3
 8007aba:	4a31      	ldr	r2, [pc, #196]	; (8007b80 <UART_SetConfig+0x350>)
 8007abc:	fba2 2303 	umull	r2, r3, r2, r3
 8007ac0:	095b      	lsrs	r3, r3, #5
 8007ac2:	011c      	lsls	r4, r3, #4
 8007ac4:	f7fd fa5c 	bl	8004f80 <HAL_RCC_GetPCLK2Freq>
 8007ac8:	4602      	mov	r2, r0
 8007aca:	4613      	mov	r3, r2
 8007acc:	009b      	lsls	r3, r3, #2
 8007ace:	4413      	add	r3, r2
 8007ad0:	009a      	lsls	r2, r3, #2
 8007ad2:	441a      	add	r2, r3
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	685b      	ldr	r3, [r3, #4]
 8007ad8:	009b      	lsls	r3, r3, #2
 8007ada:	fbb2 f5f3 	udiv	r5, r2, r3
 8007ade:	f7fd fa4f 	bl	8004f80 <HAL_RCC_GetPCLK2Freq>
 8007ae2:	4602      	mov	r2, r0
 8007ae4:	4613      	mov	r3, r2
 8007ae6:	009b      	lsls	r3, r3, #2
 8007ae8:	4413      	add	r3, r2
 8007aea:	009a      	lsls	r2, r3, #2
 8007aec:	441a      	add	r2, r3
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	685b      	ldr	r3, [r3, #4]
 8007af2:	009b      	lsls	r3, r3, #2
 8007af4:	fbb2 f3f3 	udiv	r3, r2, r3
 8007af8:	4a21      	ldr	r2, [pc, #132]	; (8007b80 <UART_SetConfig+0x350>)
 8007afa:	fba2 2303 	umull	r2, r3, r2, r3
 8007afe:	095b      	lsrs	r3, r3, #5
 8007b00:	2264      	movs	r2, #100	; 0x64
 8007b02:	fb02 f303 	mul.w	r3, r2, r3
 8007b06:	1aeb      	subs	r3, r5, r3
 8007b08:	011b      	lsls	r3, r3, #4
 8007b0a:	3332      	adds	r3, #50	; 0x32
 8007b0c:	4a1c      	ldr	r2, [pc, #112]	; (8007b80 <UART_SetConfig+0x350>)
 8007b0e:	fba2 2303 	umull	r2, r3, r2, r3
 8007b12:	095b      	lsrs	r3, r3, #5
 8007b14:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007b18:	441c      	add	r4, r3
 8007b1a:	f7fd fa31 	bl	8004f80 <HAL_RCC_GetPCLK2Freq>
 8007b1e:	4602      	mov	r2, r0
 8007b20:	4613      	mov	r3, r2
 8007b22:	009b      	lsls	r3, r3, #2
 8007b24:	4413      	add	r3, r2
 8007b26:	009a      	lsls	r2, r3, #2
 8007b28:	441a      	add	r2, r3
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	685b      	ldr	r3, [r3, #4]
 8007b2e:	009b      	lsls	r3, r3, #2
 8007b30:	fbb2 f5f3 	udiv	r5, r2, r3
 8007b34:	f7fd fa24 	bl	8004f80 <HAL_RCC_GetPCLK2Freq>
 8007b38:	4602      	mov	r2, r0
 8007b3a:	4613      	mov	r3, r2
 8007b3c:	009b      	lsls	r3, r3, #2
 8007b3e:	4413      	add	r3, r2
 8007b40:	009a      	lsls	r2, r3, #2
 8007b42:	441a      	add	r2, r3
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	685b      	ldr	r3, [r3, #4]
 8007b48:	009b      	lsls	r3, r3, #2
 8007b4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b4e:	4a0c      	ldr	r2, [pc, #48]	; (8007b80 <UART_SetConfig+0x350>)
 8007b50:	fba2 2303 	umull	r2, r3, r2, r3
 8007b54:	095b      	lsrs	r3, r3, #5
 8007b56:	2264      	movs	r2, #100	; 0x64
 8007b58:	fb02 f303 	mul.w	r3, r2, r3
 8007b5c:	1aeb      	subs	r3, r5, r3
 8007b5e:	011b      	lsls	r3, r3, #4
 8007b60:	3332      	adds	r3, #50	; 0x32
 8007b62:	4a07      	ldr	r2, [pc, #28]	; (8007b80 <UART_SetConfig+0x350>)
 8007b64:	fba2 2303 	umull	r2, r3, r2, r3
 8007b68:	095b      	lsrs	r3, r3, #5
 8007b6a:	f003 020f 	and.w	r2, r3, #15
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	4422      	add	r2, r4
 8007b74:	609a      	str	r2, [r3, #8]
 8007b76:	e071      	b.n	8007c5c <UART_SetConfig+0x42c>
 8007b78:	40011000 	.word	0x40011000
 8007b7c:	40011400 	.word	0x40011400
 8007b80:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8007b84:	f7fd f9da 	bl	8004f3c <HAL_RCC_GetPCLK1Freq>
 8007b88:	4602      	mov	r2, r0
 8007b8a:	4613      	mov	r3, r2
 8007b8c:	009b      	lsls	r3, r3, #2
 8007b8e:	4413      	add	r3, r2
 8007b90:	009a      	lsls	r2, r3, #2
 8007b92:	441a      	add	r2, r3
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	685b      	ldr	r3, [r3, #4]
 8007b98:	009b      	lsls	r3, r3, #2
 8007b9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b9e:	4a31      	ldr	r2, [pc, #196]	; (8007c64 <UART_SetConfig+0x434>)
 8007ba0:	fba2 2303 	umull	r2, r3, r2, r3
 8007ba4:	095b      	lsrs	r3, r3, #5
 8007ba6:	011c      	lsls	r4, r3, #4
 8007ba8:	f7fd f9c8 	bl	8004f3c <HAL_RCC_GetPCLK1Freq>
 8007bac:	4602      	mov	r2, r0
 8007bae:	4613      	mov	r3, r2
 8007bb0:	009b      	lsls	r3, r3, #2
 8007bb2:	4413      	add	r3, r2
 8007bb4:	009a      	lsls	r2, r3, #2
 8007bb6:	441a      	add	r2, r3
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	685b      	ldr	r3, [r3, #4]
 8007bbc:	009b      	lsls	r3, r3, #2
 8007bbe:	fbb2 f5f3 	udiv	r5, r2, r3
 8007bc2:	f7fd f9bb 	bl	8004f3c <HAL_RCC_GetPCLK1Freq>
 8007bc6:	4602      	mov	r2, r0
 8007bc8:	4613      	mov	r3, r2
 8007bca:	009b      	lsls	r3, r3, #2
 8007bcc:	4413      	add	r3, r2
 8007bce:	009a      	lsls	r2, r3, #2
 8007bd0:	441a      	add	r2, r3
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	685b      	ldr	r3, [r3, #4]
 8007bd6:	009b      	lsls	r3, r3, #2
 8007bd8:	fbb2 f3f3 	udiv	r3, r2, r3
 8007bdc:	4a21      	ldr	r2, [pc, #132]	; (8007c64 <UART_SetConfig+0x434>)
 8007bde:	fba2 2303 	umull	r2, r3, r2, r3
 8007be2:	095b      	lsrs	r3, r3, #5
 8007be4:	2264      	movs	r2, #100	; 0x64
 8007be6:	fb02 f303 	mul.w	r3, r2, r3
 8007bea:	1aeb      	subs	r3, r5, r3
 8007bec:	011b      	lsls	r3, r3, #4
 8007bee:	3332      	adds	r3, #50	; 0x32
 8007bf0:	4a1c      	ldr	r2, [pc, #112]	; (8007c64 <UART_SetConfig+0x434>)
 8007bf2:	fba2 2303 	umull	r2, r3, r2, r3
 8007bf6:	095b      	lsrs	r3, r3, #5
 8007bf8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007bfc:	441c      	add	r4, r3
 8007bfe:	f7fd f99d 	bl	8004f3c <HAL_RCC_GetPCLK1Freq>
 8007c02:	4602      	mov	r2, r0
 8007c04:	4613      	mov	r3, r2
 8007c06:	009b      	lsls	r3, r3, #2
 8007c08:	4413      	add	r3, r2
 8007c0a:	009a      	lsls	r2, r3, #2
 8007c0c:	441a      	add	r2, r3
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	685b      	ldr	r3, [r3, #4]
 8007c12:	009b      	lsls	r3, r3, #2
 8007c14:	fbb2 f5f3 	udiv	r5, r2, r3
 8007c18:	f7fd f990 	bl	8004f3c <HAL_RCC_GetPCLK1Freq>
 8007c1c:	4602      	mov	r2, r0
 8007c1e:	4613      	mov	r3, r2
 8007c20:	009b      	lsls	r3, r3, #2
 8007c22:	4413      	add	r3, r2
 8007c24:	009a      	lsls	r2, r3, #2
 8007c26:	441a      	add	r2, r3
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	685b      	ldr	r3, [r3, #4]
 8007c2c:	009b      	lsls	r3, r3, #2
 8007c2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007c32:	4a0c      	ldr	r2, [pc, #48]	; (8007c64 <UART_SetConfig+0x434>)
 8007c34:	fba2 2303 	umull	r2, r3, r2, r3
 8007c38:	095b      	lsrs	r3, r3, #5
 8007c3a:	2264      	movs	r2, #100	; 0x64
 8007c3c:	fb02 f303 	mul.w	r3, r2, r3
 8007c40:	1aeb      	subs	r3, r5, r3
 8007c42:	011b      	lsls	r3, r3, #4
 8007c44:	3332      	adds	r3, #50	; 0x32
 8007c46:	4a07      	ldr	r2, [pc, #28]	; (8007c64 <UART_SetConfig+0x434>)
 8007c48:	fba2 2303 	umull	r2, r3, r2, r3
 8007c4c:	095b      	lsrs	r3, r3, #5
 8007c4e:	f003 020f 	and.w	r2, r3, #15
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	4422      	add	r2, r4
 8007c58:	609a      	str	r2, [r3, #8]
}
 8007c5a:	e7ff      	b.n	8007c5c <UART_SetConfig+0x42c>
 8007c5c:	bf00      	nop
 8007c5e:	3710      	adds	r7, #16
 8007c60:	46bd      	mov	sp, r7
 8007c62:	bdb0      	pop	{r4, r5, r7, pc}
 8007c64:	51eb851f 	.word	0x51eb851f

08007c68 <HAL_WWDG_Init>:
  * @param  hwwdg  pointer to a WWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified WWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_WWDG_Init(WWDG_HandleTypeDef *hwwdg)
{
 8007c68:	b580      	push	{r7, lr}
 8007c6a:	b082      	sub	sp, #8
 8007c6c:	af00      	add	r7, sp, #0
 8007c6e:	6078      	str	r0, [r7, #4]
  /* Check the WWDG handle allocation */
  if(hwwdg == NULL)
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	d101      	bne.n	8007c7a <HAL_WWDG_Init+0x12>
  {
    return HAL_ERROR;
 8007c76:	2301      	movs	r3, #1
 8007c78:	e016      	b.n	8007ca8 <HAL_WWDG_Init+0x40>
  assert_param(IS_WWDG_WINDOW(hwwdg->Init.Window));
  assert_param(IS_WWDG_COUNTER(hwwdg->Init.Counter));
  assert_param(IS_WWDG_EWI_MODE(hwwdg->Init.EWIMode));

  /* Init the low level hardware */
  HAL_WWDG_MspInit(hwwdg);
 8007c7a:	6878      	ldr	r0, [r7, #4]
 8007c7c:	f001 fc3c 	bl	80094f8 <HAL_WWDG_MspInit>

  /* Set WWDG Counter */
  WRITE_REG(hwwdg->Instance->CR, (WWDG_CR_WDGA | hwwdg->Init.Counter));
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	68da      	ldr	r2, [r3, #12]
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8007c8c:	601a      	str	r2, [r3, #0]

  /* Set WWDG Prescaler and Window */
  WRITE_REG(hwwdg->Instance->CFR, (hwwdg->Init.EWIMode | hwwdg->Init.Prescaler | hwwdg->Init.Window));
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	691a      	ldr	r2, [r3, #16]
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	685b      	ldr	r3, [r3, #4]
 8007c96:	ea42 0103 	orr.w	r1, r2, r3
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	689a      	ldr	r2, [r3, #8]
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	430a      	orrs	r2, r1
 8007ca4:	605a      	str	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8007ca6:	2300      	movs	r3, #0
}
 8007ca8:	4618      	mov	r0, r3
 8007caa:	3708      	adds	r7, #8
 8007cac:	46bd      	mov	sp, r7
 8007cae:	bd80      	pop	{r7, pc}

08007cb0 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 8007cb0:	b084      	sub	sp, #16
 8007cb2:	b480      	push	{r7}
 8007cb4:	b085      	sub	sp, #20
 8007cb6:	af00      	add	r7, sp, #0
 8007cb8:	6078      	str	r0, [r7, #4]
 8007cba:	f107 001c 	add.w	r0, r7, #28
 8007cbe:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0U;
 8007cc2:	2300      	movs	r3, #0
 8007cc4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 8007cc6:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 8007cc8:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 8007cca:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 8007ccc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 8007cce:	431a      	orrs	r2, r3
             Init.BusWide             |\
 8007cd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 8007cd2:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 8007cd4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 8007cd6:	431a      	orrs	r2, r3
             Init.ClockDiv
 8007cd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 8007cda:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 8007cdc:	68fa      	ldr	r2, [r7, #12]
 8007cde:	4313      	orrs	r3, r2
 8007ce0:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	685b      	ldr	r3, [r3, #4]
 8007ce6:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 8007cea:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8007cee:	68fa      	ldr	r2, [r7, #12]
 8007cf0:	431a      	orrs	r2, r3
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8007cf6:	2300      	movs	r3, #0
}
 8007cf8:	4618      	mov	r0, r3
 8007cfa:	3714      	adds	r7, #20
 8007cfc:	46bd      	mov	sp, r7
 8007cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d02:	b004      	add	sp, #16
 8007d04:	4770      	bx	lr

08007d06 <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 8007d06:	b480      	push	{r7}
 8007d08:	b083      	sub	sp, #12
 8007d0a:	af00      	add	r7, sp, #0
 8007d0c:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 8007d14:	4618      	mov	r0, r3
 8007d16:	370c      	adds	r7, #12
 8007d18:	46bd      	mov	sp, r7
 8007d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d1e:	4770      	bx	lr

08007d20 <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 8007d20:	b480      	push	{r7}
 8007d22:	b083      	sub	sp, #12
 8007d24:	af00      	add	r7, sp, #0
 8007d26:	6078      	str	r0, [r7, #4]
 8007d28:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 8007d2a:	683b      	ldr	r3, [r7, #0]
 8007d2c:	681a      	ldr	r2, [r3, #0]
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8007d34:	2300      	movs	r3, #0
}
 8007d36:	4618      	mov	r0, r3
 8007d38:	370c      	adds	r7, #12
 8007d3a:	46bd      	mov	sp, r7
 8007d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d40:	4770      	bx	lr

08007d42 <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 8007d42:	b480      	push	{r7}
 8007d44:	b083      	sub	sp, #12
 8007d46:	af00      	add	r7, sp, #0
 8007d48:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	2203      	movs	r2, #3
 8007d4e:	601a      	str	r2, [r3, #0]
  
  return HAL_OK;
 8007d50:	2300      	movs	r3, #0
}
 8007d52:	4618      	mov	r0, r3
 8007d54:	370c      	adds	r7, #12
 8007d56:	46bd      	mov	sp, r7
 8007d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d5c:	4770      	bx	lr

08007d5e <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 8007d5e:	b480      	push	{r7}
 8007d60:	b083      	sub	sp, #12
 8007d62:	af00      	add	r7, sp, #0
 8007d64:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	f003 0303 	and.w	r3, r3, #3
}
 8007d6e:	4618      	mov	r0, r3
 8007d70:	370c      	adds	r7, #12
 8007d72:	46bd      	mov	sp, r7
 8007d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d78:	4770      	bx	lr

08007d7a <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 8007d7a:	b480      	push	{r7}
 8007d7c:	b085      	sub	sp, #20
 8007d7e:	af00      	add	r7, sp, #0
 8007d80:	6078      	str	r0, [r7, #4]
 8007d82:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8007d84:	2300      	movs	r3, #0
 8007d86:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 8007d88:	683b      	ldr	r3, [r7, #0]
 8007d8a:	681a      	ldr	r2, [r3, #0]
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8007d90:	683b      	ldr	r3, [r7, #0]
 8007d92:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 8007d94:	683b      	ldr	r3, [r7, #0]
 8007d96:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8007d98:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 8007d9a:	683b      	ldr	r3, [r7, #0]
 8007d9c:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 8007d9e:	431a      	orrs	r2, r3
                       Command->CPSM);
 8007da0:	683b      	ldr	r3, [r7, #0]
 8007da2:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 8007da4:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8007da6:	68fa      	ldr	r2, [r7, #12]
 8007da8:	4313      	orrs	r3, r2
 8007daa:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	68db      	ldr	r3, [r3, #12]
 8007db0:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8007db4:	f023 030f 	bic.w	r3, r3, #15
 8007db8:	68fa      	ldr	r2, [r7, #12]
 8007dba:	431a      	orrs	r2, r3
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 8007dc0:	2300      	movs	r3, #0
}
 8007dc2:	4618      	mov	r0, r3
 8007dc4:	3714      	adds	r7, #20
 8007dc6:	46bd      	mov	sp, r7
 8007dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dcc:	4770      	bx	lr

08007dce <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 8007dce:	b480      	push	{r7}
 8007dd0:	b083      	sub	sp, #12
 8007dd2:	af00      	add	r7, sp, #0
 8007dd4:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	691b      	ldr	r3, [r3, #16]
 8007dda:	b2db      	uxtb	r3, r3
}
 8007ddc:	4618      	mov	r0, r3
 8007dde:	370c      	adds	r7, #12
 8007de0:	46bd      	mov	sp, r7
 8007de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007de6:	4770      	bx	lr

08007de8 <SDIO_GetResponse>:
  *            @arg SDIO_RESP1: Response Register 3
  *            @arg SDIO_RESP1: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 8007de8:	b480      	push	{r7}
 8007dea:	b085      	sub	sp, #20
 8007dec:	af00      	add	r7, sp, #0
 8007dee:	6078      	str	r0, [r7, #4]
 8007df0:	6039      	str	r1, [r7, #0]
  __IO uint32_t tmp = 0U;
 8007df2:	2300      	movs	r3, #0
 8007df4:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)&(SDIOx->RESP1) + Response;
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	3314      	adds	r3, #20
 8007dfa:	461a      	mov	r2, r3
 8007dfc:	683b      	ldr	r3, [r7, #0]
 8007dfe:	4413      	add	r3, r2
 8007e00:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	681b      	ldr	r3, [r3, #0]
}  
 8007e06:	4618      	mov	r0, r3
 8007e08:	3714      	adds	r7, #20
 8007e0a:	46bd      	mov	sp, r7
 8007e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e10:	4770      	bx	lr

08007e12 <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 8007e12:	b480      	push	{r7}
 8007e14:	b085      	sub	sp, #20
 8007e16:	af00      	add	r7, sp, #0
 8007e18:	6078      	str	r0, [r7, #4]
 8007e1a:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8007e1c:	2300      	movs	r3, #0
 8007e1e:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 8007e20:	683b      	ldr	r3, [r7, #0]
 8007e22:	681a      	ldr	r2, [r3, #0]
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 8007e28:	683b      	ldr	r3, [r7, #0]
 8007e2a:	685a      	ldr	r2, [r3, #4]
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8007e30:	683b      	ldr	r3, [r7, #0]
 8007e32:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 8007e34:	683b      	ldr	r3, [r7, #0]
 8007e36:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8007e38:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 8007e3a:	683b      	ldr	r3, [r7, #0]
 8007e3c:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 8007e3e:	431a      	orrs	r2, r3
                       Data->DPSM);
 8007e40:	683b      	ldr	r3, [r7, #0]
 8007e42:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 8007e44:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8007e46:	68fa      	ldr	r2, [r7, #12]
 8007e48:	4313      	orrs	r3, r2
 8007e4a:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e50:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	431a      	orrs	r2, r3
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8007e5c:	2300      	movs	r3, #0

}
 8007e5e:	4618      	mov	r0, r3
 8007e60:	3714      	adds	r7, #20
 8007e62:	46bd      	mov	sp, r7
 8007e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e68:	4770      	bx	lr

08007e6a <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Lenght command and check the response
  * @param  SDIOx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 8007e6a:	b580      	push	{r7, lr}
 8007e6c:	b088      	sub	sp, #32
 8007e6e:	af00      	add	r7, sp, #0
 8007e70:	6078      	str	r0, [r7, #4]
 8007e72:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8007e74:	2300      	movs	r3, #0
 8007e76:	61fb      	str	r3, [r7, #28]
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8007e78:	683b      	ldr	r3, [r7, #0]
 8007e7a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8007e7c:	2310      	movs	r3, #16
 8007e7e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007e80:	2340      	movs	r3, #64	; 0x40
 8007e82:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007e84:	2300      	movs	r3, #0
 8007e86:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007e88:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007e8c:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007e8e:	f107 0308 	add.w	r3, r7, #8
 8007e92:	4619      	mov	r1, r3
 8007e94:	6878      	ldr	r0, [r7, #4]
 8007e96:	f7ff ff70 	bl	8007d7a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 8007e9a:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8007e9e:	2110      	movs	r1, #16
 8007ea0:	6878      	ldr	r0, [r7, #4]
 8007ea2:	f000 fa63 	bl	800836c <SDMMC_GetCmdResp1>
 8007ea6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007ea8:	69fb      	ldr	r3, [r7, #28]
}
 8007eaa:	4618      	mov	r0, r3
 8007eac:	3720      	adds	r7, #32
 8007eae:	46bd      	mov	sp, r7
 8007eb0:	bd80      	pop	{r7, pc}

08007eb2 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8007eb2:	b580      	push	{r7, lr}
 8007eb4:	b088      	sub	sp, #32
 8007eb6:	af00      	add	r7, sp, #0
 8007eb8:	6078      	str	r0, [r7, #4]
 8007eba:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8007ebc:	2300      	movs	r3, #0
 8007ebe:	61fb      	str	r3, [r7, #28]
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8007ec0:	683b      	ldr	r3, [r7, #0]
 8007ec2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8007ec4:	2311      	movs	r3, #17
 8007ec6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007ec8:	2340      	movs	r3, #64	; 0x40
 8007eca:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007ecc:	2300      	movs	r3, #0
 8007ece:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007ed0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007ed4:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007ed6:	f107 0308 	add.w	r3, r7, #8
 8007eda:	4619      	mov	r1, r3
 8007edc:	6878      	ldr	r0, [r7, #4]
 8007ede:	f7ff ff4c 	bl	8007d7a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8007ee2:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8007ee6:	2111      	movs	r1, #17
 8007ee8:	6878      	ldr	r0, [r7, #4]
 8007eea:	f000 fa3f 	bl	800836c <SDMMC_GetCmdResp1>
 8007eee:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007ef0:	69fb      	ldr	r3, [r7, #28]
}
 8007ef2:	4618      	mov	r0, r3
 8007ef4:	3720      	adds	r7, #32
 8007ef6:	46bd      	mov	sp, r7
 8007ef8:	bd80      	pop	{r7, pc}

08007efa <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8007efa:	b580      	push	{r7, lr}
 8007efc:	b088      	sub	sp, #32
 8007efe:	af00      	add	r7, sp, #0
 8007f00:	6078      	str	r0, [r7, #4]
 8007f02:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8007f04:	2300      	movs	r3, #0
 8007f06:	61fb      	str	r3, [r7, #28]
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8007f08:	683b      	ldr	r3, [r7, #0]
 8007f0a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8007f0c:	2312      	movs	r3, #18
 8007f0e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007f10:	2340      	movs	r3, #64	; 0x40
 8007f12:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007f14:	2300      	movs	r3, #0
 8007f16:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007f18:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007f1c:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007f1e:	f107 0308 	add.w	r3, r7, #8
 8007f22:	4619      	mov	r1, r3
 8007f24:	6878      	ldr	r0, [r7, #4]
 8007f26:	f7ff ff28 	bl	8007d7a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8007f2a:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8007f2e:	2112      	movs	r1, #18
 8007f30:	6878      	ldr	r0, [r7, #4]
 8007f32:	f000 fa1b 	bl	800836c <SDMMC_GetCmdResp1>
 8007f36:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007f38:	69fb      	ldr	r3, [r7, #28]
}
 8007f3a:	4618      	mov	r0, r3
 8007f3c:	3720      	adds	r7, #32
 8007f3e:	46bd      	mov	sp, r7
 8007f40:	bd80      	pop	{r7, pc}

08007f42 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8007f42:	b580      	push	{r7, lr}
 8007f44:	b088      	sub	sp, #32
 8007f46:	af00      	add	r7, sp, #0
 8007f48:	6078      	str	r0, [r7, #4]
 8007f4a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8007f4c:	2300      	movs	r3, #0
 8007f4e:	61fb      	str	r3, [r7, #28]
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8007f50:	683b      	ldr	r3, [r7, #0]
 8007f52:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8007f54:	2318      	movs	r3, #24
 8007f56:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007f58:	2340      	movs	r3, #64	; 0x40
 8007f5a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007f5c:	2300      	movs	r3, #0
 8007f5e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007f60:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007f64:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007f66:	f107 0308 	add.w	r3, r7, #8
 8007f6a:	4619      	mov	r1, r3
 8007f6c:	6878      	ldr	r0, [r7, #4]
 8007f6e:	f7ff ff04 	bl	8007d7a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8007f72:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8007f76:	2118      	movs	r1, #24
 8007f78:	6878      	ldr	r0, [r7, #4]
 8007f7a:	f000 f9f7 	bl	800836c <SDMMC_GetCmdResp1>
 8007f7e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007f80:	69fb      	ldr	r3, [r7, #28]
}
 8007f82:	4618      	mov	r0, r3
 8007f84:	3720      	adds	r7, #32
 8007f86:	46bd      	mov	sp, r7
 8007f88:	bd80      	pop	{r7, pc}

08007f8a <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8007f8a:	b580      	push	{r7, lr}
 8007f8c:	b088      	sub	sp, #32
 8007f8e:	af00      	add	r7, sp, #0
 8007f90:	6078      	str	r0, [r7, #4]
 8007f92:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8007f94:	2300      	movs	r3, #0
 8007f96:	61fb      	str	r3, [r7, #28]
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8007f98:	683b      	ldr	r3, [r7, #0]
 8007f9a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8007f9c:	2319      	movs	r3, #25
 8007f9e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007fa0:	2340      	movs	r3, #64	; 0x40
 8007fa2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007fa4:	2300      	movs	r3, #0
 8007fa6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007fa8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007fac:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007fae:	f107 0308 	add.w	r3, r7, #8
 8007fb2:	4619      	mov	r1, r3
 8007fb4:	6878      	ldr	r0, [r7, #4]
 8007fb6:	f7ff fee0 	bl	8007d7a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8007fba:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8007fbe:	2119      	movs	r1, #25
 8007fc0:	6878      	ldr	r0, [r7, #4]
 8007fc2:	f000 f9d3 	bl	800836c <SDMMC_GetCmdResp1>
 8007fc6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007fc8:	69fb      	ldr	r3, [r7, #28]
}
 8007fca:	4618      	mov	r0, r3
 8007fcc:	3720      	adds	r7, #32
 8007fce:	46bd      	mov	sp, r7
 8007fd0:	bd80      	pop	{r7, pc}
	...

08007fd4 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 8007fd4:	b580      	push	{r7, lr}
 8007fd6:	b088      	sub	sp, #32
 8007fd8:	af00      	add	r7, sp, #0
 8007fda:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8007fdc:	2300      	movs	r3, #0
 8007fde:	61fb      	str	r3, [r7, #28]
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8007fe0:	2300      	movs	r3, #0
 8007fe2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8007fe4:	230c      	movs	r3, #12
 8007fe6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007fe8:	2340      	movs	r3, #64	; 0x40
 8007fea:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007fec:	2300      	movs	r3, #0
 8007fee:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007ff0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007ff4:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007ff6:	f107 0308 	add.w	r3, r7, #8
 8007ffa:	4619      	mov	r1, r3
 8007ffc:	6878      	ldr	r0, [r7, #4]
 8007ffe:	f7ff febc 	bl	8007d7a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, 100000000U);
 8008002:	4a05      	ldr	r2, [pc, #20]	; (8008018 <SDMMC_CmdStopTransfer+0x44>)
 8008004:	210c      	movs	r1, #12
 8008006:	6878      	ldr	r0, [r7, #4]
 8008008:	f000 f9b0 	bl	800836c <SDMMC_GetCmdResp1>
 800800c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800800e:	69fb      	ldr	r3, [r7, #28]
}
 8008010:	4618      	mov	r0, r3
 8008012:	3720      	adds	r7, #32
 8008014:	46bd      	mov	sp, r7
 8008016:	bd80      	pop	{r7, pc}
 8008018:	05f5e100 	.word	0x05f5e100

0800801c <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 800801c:	b580      	push	{r7, lr}
 800801e:	b08a      	sub	sp, #40	; 0x28
 8008020:	af00      	add	r7, sp, #0
 8008022:	60f8      	str	r0, [r7, #12]
 8008024:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8008028:	2300      	movs	r3, #0
 800802a:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800802c:	683b      	ldr	r3, [r7, #0]
 800802e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8008030:	2307      	movs	r3, #7
 8008032:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008034:	2340      	movs	r3, #64	; 0x40
 8008036:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008038:	2300      	movs	r3, #0
 800803a:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800803c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008040:	623b      	str	r3, [r7, #32]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008042:	f107 0310 	add.w	r3, r7, #16
 8008046:	4619      	mov	r1, r3
 8008048:	68f8      	ldr	r0, [r7, #12]
 800804a:	f7ff fe96 	bl	8007d7a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 800804e:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8008052:	2107      	movs	r1, #7
 8008054:	68f8      	ldr	r0, [r7, #12]
 8008056:	f000 f989 	bl	800836c <SDMMC_GetCmdResp1>
 800805a:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 800805c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800805e:	4618      	mov	r0, r3
 8008060:	3728      	adds	r7, #40	; 0x28
 8008062:	46bd      	mov	sp, r7
 8008064:	bd80      	pop	{r7, pc}

08008066 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 8008066:	b580      	push	{r7, lr}
 8008068:	b088      	sub	sp, #32
 800806a:	af00      	add	r7, sp, #0
 800806c:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 800806e:	2300      	movs	r3, #0
 8008070:	61fb      	str	r3, [r7, #28]
  
  sdmmc_cmdinit.Argument         = 0U;
 8008072:	2300      	movs	r3, #0
 8008074:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8008076:	2300      	movs	r3, #0
 8008078:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 800807a:	2300      	movs	r3, #0
 800807c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800807e:	2300      	movs	r3, #0
 8008080:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008082:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008086:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008088:	f107 0308 	add.w	r3, r7, #8
 800808c:	4619      	mov	r1, r3
 800808e:	6878      	ldr	r0, [r7, #4]
 8008090:	f7ff fe73 	bl	8007d7a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 8008094:	6878      	ldr	r0, [r7, #4]
 8008096:	f000 f93f 	bl	8008318 <SDMMC_GetCmdError>
 800809a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800809c:	69fb      	ldr	r3, [r7, #28]
}
 800809e:	4618      	mov	r0, r3
 80080a0:	3720      	adds	r7, #32
 80080a2:	46bd      	mov	sp, r7
 80080a4:	bd80      	pop	{r7, pc}

080080a6 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 80080a6:	b580      	push	{r7, lr}
 80080a8:	b088      	sub	sp, #32
 80080aa:	af00      	add	r7, sp, #0
 80080ac:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 80080ae:	2300      	movs	r3, #0
 80080b0:	61fb      	str	r3, [r7, #28]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 80080b2:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 80080b6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 80080b8:	2308      	movs	r3, #8
 80080ba:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80080bc:	2340      	movs	r3, #64	; 0x40
 80080be:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80080c0:	2300      	movs	r3, #0
 80080c2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80080c4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80080c8:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80080ca:	f107 0308 	add.w	r3, r7, #8
 80080ce:	4619      	mov	r1, r3
 80080d0:	6878      	ldr	r0, [r7, #4]
 80080d2:	f7ff fe52 	bl	8007d7a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 80080d6:	6878      	ldr	r0, [r7, #4]
 80080d8:	f000 fb10 	bl	80086fc <SDMMC_GetCmdResp7>
 80080dc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80080de:	69fb      	ldr	r3, [r7, #28]
}
 80080e0:	4618      	mov	r0, r3
 80080e2:	3720      	adds	r7, #32
 80080e4:	46bd      	mov	sp, r7
 80080e6:	bd80      	pop	{r7, pc}

080080e8 <SDMMC_CmdAppCommand>:
  *         and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80080e8:	b580      	push	{r7, lr}
 80080ea:	b088      	sub	sp, #32
 80080ec:	af00      	add	r7, sp, #0
 80080ee:	6078      	str	r0, [r7, #4]
 80080f0:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 80080f2:	2300      	movs	r3, #0
 80080f4:	61fb      	str	r3, [r7, #28]
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 80080f6:	683b      	ldr	r3, [r7, #0]
 80080f8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 80080fa:	2337      	movs	r3, #55	; 0x37
 80080fc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80080fe:	2340      	movs	r3, #64	; 0x40
 8008100:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008102:	2300      	movs	r3, #0
 8008104:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008106:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800810a:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800810c:	f107 0308 	add.w	r3, r7, #8
 8008110:	4619      	mov	r1, r3
 8008112:	6878      	ldr	r0, [r7, #4]
 8008114:	f7ff fe31 	bl	8007d7a <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 8008118:	f640 12c4 	movw	r2, #2500	; 0x9c4
 800811c:	2137      	movs	r1, #55	; 0x37
 800811e:	6878      	ldr	r0, [r7, #4]
 8008120:	f000 f924 	bl	800836c <SDMMC_GetCmdResp1>
 8008124:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008126:	69fb      	ldr	r3, [r7, #28]
}
 8008128:	4618      	mov	r0, r3
 800812a:	3720      	adds	r7, #32
 800812c:	46bd      	mov	sp, r7
 800812e:	bd80      	pop	{r7, pc}

08008130 <SDMMC_CmdAppOperCommand>:
  *         condition register (OCR)
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t SdType)
{
 8008130:	b580      	push	{r7, lr}
 8008132:	b088      	sub	sp, #32
 8008134:	af00      	add	r7, sp, #0
 8008136:	6078      	str	r0, [r7, #4]
 8008138:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 800813a:	2300      	movs	r3, #0
 800813c:	61fb      	str	r3, [r7, #28]
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | SdType;
 800813e:	683b      	ldr	r3, [r7, #0]
 8008140:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008144:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008148:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800814a:	2329      	movs	r3, #41	; 0x29
 800814c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800814e:	2340      	movs	r3, #64	; 0x40
 8008150:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008152:	2300      	movs	r3, #0
 8008154:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008156:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800815a:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800815c:	f107 0308 	add.w	r3, r7, #8
 8008160:	4619      	mov	r1, r3
 8008162:	6878      	ldr	r0, [r7, #4]
 8008164:	f7ff fe09 	bl	8007d7a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 8008168:	6878      	ldr	r0, [r7, #4]
 800816a:	f000 fa25 	bl	80085b8 <SDMMC_GetCmdResp3>
 800816e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008170:	69fb      	ldr	r3, [r7, #28]
}
 8008172:	4618      	mov	r0, r3
 8008174:	3720      	adds	r7, #32
 8008176:	46bd      	mov	sp, r7
 8008178:	bd80      	pop	{r7, pc}

0800817a <SDMMC_CmdBusWidth>:
  * @brief  Send the Bus Width command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 800817a:	b580      	push	{r7, lr}
 800817c:	b088      	sub	sp, #32
 800817e:	af00      	add	r7, sp, #0
 8008180:	6078      	str	r0, [r7, #4]
 8008182:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8008184:	2300      	movs	r3, #0
 8008186:	61fb      	str	r3, [r7, #28]
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 8008188:	683b      	ldr	r3, [r7, #0]
 800818a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 800818c:	2306      	movs	r3, #6
 800818e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008190:	2340      	movs	r3, #64	; 0x40
 8008192:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008194:	2300      	movs	r3, #0
 8008196:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008198:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800819c:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800819e:	f107 0308 	add.w	r3, r7, #8
 80081a2:	4619      	mov	r1, r3
 80081a4:	6878      	ldr	r0, [r7, #4]
 80081a6:	f7ff fde8 	bl	8007d7a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 80081aa:	f640 12c4 	movw	r2, #2500	; 0x9c4
 80081ae:	2106      	movs	r1, #6
 80081b0:	6878      	ldr	r0, [r7, #4]
 80081b2:	f000 f8db 	bl	800836c <SDMMC_GetCmdResp1>
 80081b6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80081b8:	69fb      	ldr	r3, [r7, #28]
}
 80081ba:	4618      	mov	r0, r3
 80081bc:	3720      	adds	r7, #32
 80081be:	46bd      	mov	sp, r7
 80081c0:	bd80      	pop	{r7, pc}

080081c2 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 80081c2:	b580      	push	{r7, lr}
 80081c4:	b088      	sub	sp, #32
 80081c6:	af00      	add	r7, sp, #0
 80081c8:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 80081ca:	2300      	movs	r3, #0
 80081cc:	61fb      	str	r3, [r7, #28]
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 80081ce:	2300      	movs	r3, #0
 80081d0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 80081d2:	2333      	movs	r3, #51	; 0x33
 80081d4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80081d6:	2340      	movs	r3, #64	; 0x40
 80081d8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80081da:	2300      	movs	r3, #0
 80081dc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80081de:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80081e2:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80081e4:	f107 0308 	add.w	r3, r7, #8
 80081e8:	4619      	mov	r1, r3
 80081ea:	6878      	ldr	r0, [r7, #4]
 80081ec:	f7ff fdc5 	bl	8007d7a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 80081f0:	f640 12c4 	movw	r2, #2500	; 0x9c4
 80081f4:	2133      	movs	r1, #51	; 0x33
 80081f6:	6878      	ldr	r0, [r7, #4]
 80081f8:	f000 f8b8 	bl	800836c <SDMMC_GetCmdResp1>
 80081fc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80081fe:	69fb      	ldr	r3, [r7, #28]
}
 8008200:	4618      	mov	r0, r3
 8008202:	3720      	adds	r7, #32
 8008204:	46bd      	mov	sp, r7
 8008206:	bd80      	pop	{r7, pc}

08008208 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 8008208:	b580      	push	{r7, lr}
 800820a:	b088      	sub	sp, #32
 800820c:	af00      	add	r7, sp, #0
 800820e:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8008210:	2300      	movs	r3, #0
 8008212:	61fb      	str	r3, [r7, #28]
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8008214:	2300      	movs	r3, #0
 8008216:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8008218:	2302      	movs	r3, #2
 800821a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800821c:	23c0      	movs	r3, #192	; 0xc0
 800821e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008220:	2300      	movs	r3, #0
 8008222:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008224:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008228:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800822a:	f107 0308 	add.w	r3, r7, #8
 800822e:	4619      	mov	r1, r3
 8008230:	6878      	ldr	r0, [r7, #4]
 8008232:	f7ff fda2 	bl	8007d7a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8008236:	6878      	ldr	r0, [r7, #4]
 8008238:	f000 f97e 	bl	8008538 <SDMMC_GetCmdResp2>
 800823c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800823e:	69fb      	ldr	r3, [r7, #28]
}
 8008240:	4618      	mov	r0, r3
 8008242:	3720      	adds	r7, #32
 8008244:	46bd      	mov	sp, r7
 8008246:	bd80      	pop	{r7, pc}

08008248 <SDMMC_CmdSendCSD>:
  * @brief  Send the Send CSD command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8008248:	b580      	push	{r7, lr}
 800824a:	b088      	sub	sp, #32
 800824c:	af00      	add	r7, sp, #0
 800824e:	6078      	str	r0, [r7, #4]
 8008250:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8008252:	2300      	movs	r3, #0
 8008254:	61fb      	str	r3, [r7, #28]
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8008256:	683b      	ldr	r3, [r7, #0]
 8008258:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800825a:	2309      	movs	r3, #9
 800825c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800825e:	23c0      	movs	r3, #192	; 0xc0
 8008260:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008262:	2300      	movs	r3, #0
 8008264:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008266:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800826a:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800826c:	f107 0308 	add.w	r3, r7, #8
 8008270:	4619      	mov	r1, r3
 8008272:	6878      	ldr	r0, [r7, #4]
 8008274:	f7ff fd81 	bl	8007d7a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8008278:	6878      	ldr	r0, [r7, #4]
 800827a:	f000 f95d 	bl	8008538 <SDMMC_GetCmdResp2>
 800827e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008280:	69fb      	ldr	r3, [r7, #28]
}
 8008282:	4618      	mov	r0, r3
 8008284:	3720      	adds	r7, #32
 8008286:	46bd      	mov	sp, r7
 8008288:	bd80      	pop	{r7, pc}

0800828a <SDMMC_CmdSetRelAdd>:
  * @brief  Send the Send CSD command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 800828a:	b580      	push	{r7, lr}
 800828c:	b088      	sub	sp, #32
 800828e:	af00      	add	r7, sp, #0
 8008290:	6078      	str	r0, [r7, #4]
 8008292:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8008294:	2300      	movs	r3, #0
 8008296:	61fb      	str	r3, [r7, #28]
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8008298:	2300      	movs	r3, #0
 800829a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800829c:	2303      	movs	r3, #3
 800829e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80082a0:	2340      	movs	r3, #64	; 0x40
 80082a2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80082a4:	2300      	movs	r3, #0
 80082a6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80082a8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80082ac:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80082ae:	f107 0308 	add.w	r3, r7, #8
 80082b2:	4619      	mov	r1, r3
 80082b4:	6878      	ldr	r0, [r7, #4]
 80082b6:	f7ff fd60 	bl	8007d7a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 80082ba:	683a      	ldr	r2, [r7, #0]
 80082bc:	2103      	movs	r1, #3
 80082be:	6878      	ldr	r0, [r7, #4]
 80082c0:	f000 f9ae 	bl	8008620 <SDMMC_GetCmdResp6>
 80082c4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80082c6:	69fb      	ldr	r3, [r7, #28]
}
 80082c8:	4618      	mov	r0, r3
 80082ca:	3720      	adds	r7, #32
 80082cc:	46bd      	mov	sp, r7
 80082ce:	bd80      	pop	{r7, pc}

080082d0 <SDMMC_CmdSendStatus>:
  * @brief  Send the Status command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80082d0:	b580      	push	{r7, lr}
 80082d2:	b088      	sub	sp, #32
 80082d4:	af00      	add	r7, sp, #0
 80082d6:	6078      	str	r0, [r7, #4]
 80082d8:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 80082da:	2300      	movs	r3, #0
 80082dc:	61fb      	str	r3, [r7, #28]
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 80082de:	683b      	ldr	r3, [r7, #0]
 80082e0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 80082e2:	230d      	movs	r3, #13
 80082e4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80082e6:	2340      	movs	r3, #64	; 0x40
 80082e8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80082ea:	2300      	movs	r3, #0
 80082ec:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80082ee:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80082f2:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80082f4:	f107 0308 	add.w	r3, r7, #8
 80082f8:	4619      	mov	r1, r3
 80082fa:	6878      	ldr	r0, [r7, #4]
 80082fc:	f7ff fd3d 	bl	8007d7a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 8008300:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8008304:	210d      	movs	r1, #13
 8008306:	6878      	ldr	r0, [r7, #4]
 8008308:	f000 f830 	bl	800836c <SDMMC_GetCmdResp1>
 800830c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800830e:	69fb      	ldr	r3, [r7, #28]
}
 8008310:	4618      	mov	r0, r3
 8008312:	3720      	adds	r7, #32
 8008314:	46bd      	mov	sp, r7
 8008316:	bd80      	pop	{r7, pc}

08008318 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 8008318:	b490      	push	{r4, r7}
 800831a:	b082      	sub	sp, #8
 800831c:	af00      	add	r7, sp, #0
 800831e:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8008320:	4b10      	ldr	r3, [pc, #64]	; (8008364 <SDMMC_GetCmdError+0x4c>)
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	4a10      	ldr	r2, [pc, #64]	; (8008368 <SDMMC_GetCmdError+0x50>)
 8008326:	fba2 2303 	umull	r2, r3, r2, r3
 800832a:	0a5b      	lsrs	r3, r3, #9
 800832c:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8008330:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8008334:	4623      	mov	r3, r4
 8008336:	1e5c      	subs	r4, r3, #1
 8008338:	2b00      	cmp	r3, #0
 800833a:	d102      	bne.n	8008342 <SDMMC_GetCmdError+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800833c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8008340:	e00a      	b.n	8008358 <SDMMC_GetCmdError+0x40>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008346:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800834a:	2b00      	cmp	r3, #0
 800834c:	d0f2      	beq.n	8008334 <SDMMC_GetCmdError+0x1c>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_FLAGS);
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8008354:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 8008356:	2300      	movs	r3, #0
}
 8008358:	4618      	mov	r0, r3
 800835a:	3708      	adds	r7, #8
 800835c:	46bd      	mov	sp, r7
 800835e:	bc90      	pop	{r4, r7}
 8008360:	4770      	bx	lr
 8008362:	bf00      	nop
 8008364:	20000014 	.word	0x20000014
 8008368:	10624dd3 	.word	0x10624dd3

0800836c <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 800836c:	b590      	push	{r4, r7, lr}
 800836e:	b087      	sub	sp, #28
 8008370:	af00      	add	r7, sp, #0
 8008372:	60f8      	str	r0, [r7, #12]
 8008374:	460b      	mov	r3, r1
 8008376:	607a      	str	r2, [r7, #4]
 8008378:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800837a:	4b6c      	ldr	r3, [pc, #432]	; (800852c <SDMMC_GetCmdResp1+0x1c0>)
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	4a6c      	ldr	r2, [pc, #432]	; (8008530 <SDMMC_GetCmdResp1+0x1c4>)
 8008380:	fba2 2303 	umull	r2, r3, r2, r3
 8008384:	0a5b      	lsrs	r3, r3, #9
 8008386:	687a      	ldr	r2, [r7, #4]
 8008388:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800838c:	4623      	mov	r3, r4
 800838e:	1e5c      	subs	r4, r3, #1
 8008390:	2b00      	cmp	r3, #0
 8008392:	d102      	bne.n	800839a <SDMMC_GetCmdResp1+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8008394:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8008398:	e0c3      	b.n	8008522 <SDMMC_GetCmdResp1+0x1b6>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT));
 800839a:	68fb      	ldr	r3, [r7, #12]
 800839c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800839e:	f003 0345 	and.w	r3, r3, #69	; 0x45
 80083a2:	2b00      	cmp	r3, #0
 80083a4:	d0f2      	beq.n	800838c <SDMMC_GetCmdResp1+0x20>
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80083a6:	68fb      	ldr	r3, [r7, #12]
 80083a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80083aa:	f003 0304 	and.w	r3, r3, #4
 80083ae:	2b00      	cmp	r3, #0
 80083b0:	d004      	beq.n	80083bc <SDMMC_GetCmdResp1+0x50>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80083b2:	68fb      	ldr	r3, [r7, #12]
 80083b4:	2204      	movs	r2, #4
 80083b6:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80083b8:	2304      	movs	r3, #4
 80083ba:	e0b2      	b.n	8008522 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 80083bc:	68fb      	ldr	r3, [r7, #12]
 80083be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80083c0:	f003 0301 	and.w	r3, r3, #1
 80083c4:	2b00      	cmp	r3, #0
 80083c6:	d004      	beq.n	80083d2 <SDMMC_GetCmdResp1+0x66>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 80083c8:	68fb      	ldr	r3, [r7, #12]
 80083ca:	2201      	movs	r2, #1
 80083cc:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80083ce:	2301      	movs	r3, #1
 80083d0:	e0a7      	b.n	8008522 <SDMMC_GetCmdResp1+0x1b6>
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 80083d2:	68f8      	ldr	r0, [r7, #12]
 80083d4:	f7ff fcfb 	bl	8007dce <SDIO_GetCommandResponse>
 80083d8:	4603      	mov	r3, r0
 80083da:	461a      	mov	r2, r3
 80083dc:	7afb      	ldrb	r3, [r7, #11]
 80083de:	4293      	cmp	r3, r2
 80083e0:	d001      	beq.n	80083e6 <SDMMC_GetCmdResp1+0x7a>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80083e2:	2301      	movs	r3, #1
 80083e4:	e09d      	b.n	8008522 <SDMMC_GetCmdResp1+0x1b6>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_FLAGS);
 80083e6:	68fb      	ldr	r3, [r7, #12]
 80083e8:	f240 52ff 	movw	r2, #1535	; 0x5ff
 80083ec:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 80083ee:	2100      	movs	r1, #0
 80083f0:	68f8      	ldr	r0, [r7, #12]
 80083f2:	f7ff fcf9 	bl	8007de8 <SDIO_GetResponse>
 80083f6:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 80083f8:	697a      	ldr	r2, [r7, #20]
 80083fa:	4b4e      	ldr	r3, [pc, #312]	; (8008534 <SDMMC_GetCmdResp1+0x1c8>)
 80083fc:	4013      	ands	r3, r2
 80083fe:	2b00      	cmp	r3, #0
 8008400:	d101      	bne.n	8008406 <SDMMC_GetCmdResp1+0x9a>
  {
    return SDMMC_ERROR_NONE;
 8008402:	2300      	movs	r3, #0
 8008404:	e08d      	b.n	8008522 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8008406:	697b      	ldr	r3, [r7, #20]
 8008408:	2b00      	cmp	r3, #0
 800840a:	da02      	bge.n	8008412 <SDMMC_GetCmdResp1+0xa6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800840c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008410:	e087      	b.n	8008522 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8008412:	697b      	ldr	r3, [r7, #20]
 8008414:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8008418:	2b00      	cmp	r3, #0
 800841a:	d001      	beq.n	8008420 <SDMMC_GetCmdResp1+0xb4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800841c:	2340      	movs	r3, #64	; 0x40
 800841e:	e080      	b.n	8008522 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8008420:	697b      	ldr	r3, [r7, #20]
 8008422:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008426:	2b00      	cmp	r3, #0
 8008428:	d001      	beq.n	800842e <SDMMC_GetCmdResp1+0xc2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800842a:	2380      	movs	r3, #128	; 0x80
 800842c:	e079      	b.n	8008522 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800842e:	697b      	ldr	r3, [r7, #20]
 8008430:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008434:	2b00      	cmp	r3, #0
 8008436:	d002      	beq.n	800843e <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8008438:	f44f 7380 	mov.w	r3, #256	; 0x100
 800843c:	e071      	b.n	8008522 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800843e:	697b      	ldr	r3, [r7, #20]
 8008440:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008444:	2b00      	cmp	r3, #0
 8008446:	d002      	beq.n	800844e <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8008448:	f44f 7300 	mov.w	r3, #512	; 0x200
 800844c:	e069      	b.n	8008522 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800844e:	697b      	ldr	r3, [r7, #20]
 8008450:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8008454:	2b00      	cmp	r3, #0
 8008456:	d002      	beq.n	800845e <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8008458:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800845c:	e061      	b.n	8008522 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800845e:	697b      	ldr	r3, [r7, #20]
 8008460:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008464:	2b00      	cmp	r3, #0
 8008466:	d002      	beq.n	800846e <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8008468:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800846c:	e059      	b.n	8008522 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800846e:	697b      	ldr	r3, [r7, #20]
 8008470:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008474:	2b00      	cmp	r3, #0
 8008476:	d002      	beq.n	800847e <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8008478:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800847c:	e051      	b.n	8008522 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800847e:	697b      	ldr	r3, [r7, #20]
 8008480:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008484:	2b00      	cmp	r3, #0
 8008486:	d002      	beq.n	800848e <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8008488:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800848c:	e049      	b.n	8008522 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800848e:	697b      	ldr	r3, [r7, #20]
 8008490:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008494:	2b00      	cmp	r3, #0
 8008496:	d002      	beq.n	800849e <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8008498:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800849c:	e041      	b.n	8008522 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800849e:	697b      	ldr	r3, [r7, #20]
 80084a0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80084a4:	2b00      	cmp	r3, #0
 80084a6:	d002      	beq.n	80084ae <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CC_ERR;
 80084a8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80084ac:	e039      	b.n	8008522 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 80084ae:	697b      	ldr	r3, [r7, #20]
 80084b0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80084b4:	2b00      	cmp	r3, #0
 80084b6:	d002      	beq.n	80084be <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 80084b8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80084bc:	e031      	b.n	8008522 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 80084be:	697b      	ldr	r3, [r7, #20]
 80084c0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	d002      	beq.n	80084ce <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 80084c8:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80084cc:	e029      	b.n	8008522 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 80084ce:	697b      	ldr	r3, [r7, #20]
 80084d0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80084d4:	2b00      	cmp	r3, #0
 80084d6:	d002      	beq.n	80084de <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 80084d8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80084dc:	e021      	b.n	8008522 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 80084de:	697b      	ldr	r3, [r7, #20]
 80084e0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80084e4:	2b00      	cmp	r3, #0
 80084e6:	d002      	beq.n	80084ee <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 80084e8:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80084ec:	e019      	b.n	8008522 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 80084ee:	697b      	ldr	r3, [r7, #20]
 80084f0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80084f4:	2b00      	cmp	r3, #0
 80084f6:	d002      	beq.n	80084fe <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 80084f8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80084fc:	e011      	b.n	8008522 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 80084fe:	697b      	ldr	r3, [r7, #20]
 8008500:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008504:	2b00      	cmp	r3, #0
 8008506:	d002      	beq.n	800850e <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8008508:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800850c:	e009      	b.n	8008522 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800850e:	697b      	ldr	r3, [r7, #20]
 8008510:	f003 0308 	and.w	r3, r3, #8
 8008514:	2b00      	cmp	r3, #0
 8008516:	d002      	beq.n	800851e <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8008518:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800851c:	e001      	b.n	8008522 <SDMMC_GetCmdResp1+0x1b6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800851e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8008522:	4618      	mov	r0, r3
 8008524:	371c      	adds	r7, #28
 8008526:	46bd      	mov	sp, r7
 8008528:	bd90      	pop	{r4, r7, pc}
 800852a:	bf00      	nop
 800852c:	20000014 	.word	0x20000014
 8008530:	10624dd3 	.word	0x10624dd3
 8008534:	fdffe008 	.word	0xfdffe008

08008538 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 8008538:	b490      	push	{r4, r7}
 800853a:	b082      	sub	sp, #8
 800853c:	af00      	add	r7, sp, #0
 800853e:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8008540:	4b1b      	ldr	r3, [pc, #108]	; (80085b0 <SDMMC_GetCmdResp2+0x78>)
 8008542:	681b      	ldr	r3, [r3, #0]
 8008544:	4a1b      	ldr	r2, [pc, #108]	; (80085b4 <SDMMC_GetCmdResp2+0x7c>)
 8008546:	fba2 2303 	umull	r2, r3, r2, r3
 800854a:	0a5b      	lsrs	r3, r3, #9
 800854c:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8008550:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8008554:	4623      	mov	r3, r4
 8008556:	1e5c      	subs	r4, r3, #1
 8008558:	2b00      	cmp	r3, #0
 800855a:	d102      	bne.n	8008562 <SDMMC_GetCmdResp2+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800855c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8008560:	e020      	b.n	80085a4 <SDMMC_GetCmdResp2+0x6c>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT));
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008566:	f003 0345 	and.w	r3, r3, #69	; 0x45
 800856a:	2b00      	cmp	r3, #0
 800856c:	d0f2      	beq.n	8008554 <SDMMC_GetCmdResp2+0x1c>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008572:	f003 0304 	and.w	r3, r3, #4
 8008576:	2b00      	cmp	r3, #0
 8008578:	d004      	beq.n	8008584 <SDMMC_GetCmdResp2+0x4c>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	2204      	movs	r2, #4
 800857e:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8008580:	2304      	movs	r3, #4
 8008582:	e00f      	b.n	80085a4 <SDMMC_GetCmdResp2+0x6c>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008588:	f003 0301 	and.w	r3, r3, #1
 800858c:	2b00      	cmp	r3, #0
 800858e:	d004      	beq.n	800859a <SDMMC_GetCmdResp2+0x62>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	2201      	movs	r2, #1
 8008594:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8008596:	2301      	movs	r3, #1
 8008598:	e004      	b.n	80085a4 <SDMMC_GetCmdResp2+0x6c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_FLAGS);
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	f240 52ff 	movw	r2, #1535	; 0x5ff
 80085a0:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 80085a2:	2300      	movs	r3, #0
}
 80085a4:	4618      	mov	r0, r3
 80085a6:	3708      	adds	r7, #8
 80085a8:	46bd      	mov	sp, r7
 80085aa:	bc90      	pop	{r4, r7}
 80085ac:	4770      	bx	lr
 80085ae:	bf00      	nop
 80085b0:	20000014 	.word	0x20000014
 80085b4:	10624dd3 	.word	0x10624dd3

080085b8 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 80085b8:	b490      	push	{r4, r7}
 80085ba:	b082      	sub	sp, #8
 80085bc:	af00      	add	r7, sp, #0
 80085be:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80085c0:	4b15      	ldr	r3, [pc, #84]	; (8008618 <SDMMC_GetCmdResp3+0x60>)
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	4a15      	ldr	r2, [pc, #84]	; (800861c <SDMMC_GetCmdResp3+0x64>)
 80085c6:	fba2 2303 	umull	r2, r3, r2, r3
 80085ca:	0a5b      	lsrs	r3, r3, #9
 80085cc:	f640 12c4 	movw	r2, #2500	; 0x9c4
 80085d0:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 80085d4:	4623      	mov	r3, r4
 80085d6:	1e5c      	subs	r4, r3, #1
 80085d8:	2b00      	cmp	r3, #0
 80085da:	d102      	bne.n	80085e2 <SDMMC_GetCmdResp3+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 80085dc:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80085e0:	e015      	b.n	800860e <SDMMC_GetCmdResp3+0x56>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT));
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80085e6:	f003 0345 	and.w	r3, r3, #69	; 0x45
 80085ea:	2b00      	cmp	r3, #0
 80085ec:	d0f2      	beq.n	80085d4 <SDMMC_GetCmdResp3+0x1c>
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80085f2:	f003 0304 	and.w	r3, r3, #4
 80085f6:	2b00      	cmp	r3, #0
 80085f8:	d004      	beq.n	8008604 <SDMMC_GetCmdResp3+0x4c>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	2204      	movs	r2, #4
 80085fe:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8008600:	2304      	movs	r3, #4
 8008602:	e004      	b.n	800860e <SDMMC_GetCmdResp3+0x56>
  }
  else
 
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_FLAGS);
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	f240 52ff 	movw	r2, #1535	; 0x5ff
 800860a:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800860c:	2300      	movs	r3, #0
}
 800860e:	4618      	mov	r0, r3
 8008610:	3708      	adds	r7, #8
 8008612:	46bd      	mov	sp, r7
 8008614:	bc90      	pop	{r4, r7}
 8008616:	4770      	bx	lr
 8008618:	20000014 	.word	0x20000014
 800861c:	10624dd3 	.word	0x10624dd3

08008620 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8008620:	b590      	push	{r4, r7, lr}
 8008622:	b087      	sub	sp, #28
 8008624:	af00      	add	r7, sp, #0
 8008626:	60f8      	str	r0, [r7, #12]
 8008628:	460b      	mov	r3, r1
 800862a:	607a      	str	r2, [r7, #4]
 800862c:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800862e:	4b31      	ldr	r3, [pc, #196]	; (80086f4 <SDMMC_GetCmdResp6+0xd4>)
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	4a31      	ldr	r2, [pc, #196]	; (80086f8 <SDMMC_GetCmdResp6+0xd8>)
 8008634:	fba2 2303 	umull	r2, r3, r2, r3
 8008638:	0a5b      	lsrs	r3, r3, #9
 800863a:	f640 12c4 	movw	r2, #2500	; 0x9c4
 800863e:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8008642:	4623      	mov	r3, r4
 8008644:	1e5c      	subs	r4, r3, #1
 8008646:	2b00      	cmp	r3, #0
 8008648:	d102      	bne.n	8008650 <SDMMC_GetCmdResp6+0x30>
    {
      return SDMMC_ERROR_TIMEOUT;
 800864a:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800864e:	e04c      	b.n	80086ea <SDMMC_GetCmdResp6+0xca>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT));
 8008650:	68fb      	ldr	r3, [r7, #12]
 8008652:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008654:	f003 0345 	and.w	r3, r3, #69	; 0x45
 8008658:	2b00      	cmp	r3, #0
 800865a:	d0f2      	beq.n	8008642 <SDMMC_GetCmdResp6+0x22>
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800865c:	68fb      	ldr	r3, [r7, #12]
 800865e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008660:	f003 0304 	and.w	r3, r3, #4
 8008664:	2b00      	cmp	r3, #0
 8008666:	d004      	beq.n	8008672 <SDMMC_GetCmdResp6+0x52>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8008668:	68fb      	ldr	r3, [r7, #12]
 800866a:	2204      	movs	r2, #4
 800866c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800866e:	2304      	movs	r3, #4
 8008670:	e03b      	b.n	80086ea <SDMMC_GetCmdResp6+0xca>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8008672:	68fb      	ldr	r3, [r7, #12]
 8008674:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008676:	f003 0301 	and.w	r3, r3, #1
 800867a:	2b00      	cmp	r3, #0
 800867c:	d004      	beq.n	8008688 <SDMMC_GetCmdResp6+0x68>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800867e:	68fb      	ldr	r3, [r7, #12]
 8008680:	2201      	movs	r2, #1
 8008682:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8008684:	2301      	movs	r3, #1
 8008686:	e030      	b.n	80086ea <SDMMC_GetCmdResp6+0xca>
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8008688:	68f8      	ldr	r0, [r7, #12]
 800868a:	f7ff fba0 	bl	8007dce <SDIO_GetCommandResponse>
 800868e:	4603      	mov	r3, r0
 8008690:	461a      	mov	r2, r3
 8008692:	7afb      	ldrb	r3, [r7, #11]
 8008694:	4293      	cmp	r3, r2
 8008696:	d001      	beq.n	800869c <SDMMC_GetCmdResp6+0x7c>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8008698:	2301      	movs	r3, #1
 800869a:	e026      	b.n	80086ea <SDMMC_GetCmdResp6+0xca>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_FLAGS);
 800869c:	68fb      	ldr	r3, [r7, #12]
 800869e:	f240 52ff 	movw	r2, #1535	; 0x5ff
 80086a2:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 80086a4:	2100      	movs	r1, #0
 80086a6:	68f8      	ldr	r0, [r7, #12]
 80086a8:	f7ff fb9e 	bl	8007de8 <SDIO_GetResponse>
 80086ac:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 80086ae:	697b      	ldr	r3, [r7, #20]
 80086b0:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	d106      	bne.n	80086c6 <SDMMC_GetCmdResp6+0xa6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 80086b8:	697b      	ldr	r3, [r7, #20]
 80086ba:	0c1b      	lsrs	r3, r3, #16
 80086bc:	b29a      	uxth	r2, r3
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 80086c2:	2300      	movs	r3, #0
 80086c4:	e011      	b.n	80086ea <SDMMC_GetCmdResp6+0xca>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 80086c6:	697b      	ldr	r3, [r7, #20]
 80086c8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80086cc:	2b00      	cmp	r3, #0
 80086ce:	d002      	beq.n	80086d6 <SDMMC_GetCmdResp6+0xb6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 80086d0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80086d4:	e009      	b.n	80086ea <SDMMC_GetCmdResp6+0xca>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 80086d6:	697b      	ldr	r3, [r7, #20]
 80086d8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80086dc:	2b00      	cmp	r3, #0
 80086de:	d002      	beq.n	80086e6 <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 80086e0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80086e4:	e001      	b.n	80086ea <SDMMC_GetCmdResp6+0xca>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 80086e6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 80086ea:	4618      	mov	r0, r3
 80086ec:	371c      	adds	r7, #28
 80086ee:	46bd      	mov	sp, r7
 80086f0:	bd90      	pop	{r4, r7, pc}
 80086f2:	bf00      	nop
 80086f4:	20000014 	.word	0x20000014
 80086f8:	10624dd3 	.word	0x10624dd3

080086fc <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 80086fc:	b490      	push	{r4, r7}
 80086fe:	b082      	sub	sp, #8
 8008700:	af00      	add	r7, sp, #0
 8008702:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8008704:	4b18      	ldr	r3, [pc, #96]	; (8008768 <SDMMC_GetCmdResp7+0x6c>)
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	4a18      	ldr	r2, [pc, #96]	; (800876c <SDMMC_GetCmdResp7+0x70>)
 800870a:	fba2 2303 	umull	r2, r3, r2, r3
 800870e:	0a5b      	lsrs	r3, r3, #9
 8008710:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8008714:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8008718:	4623      	mov	r3, r4
 800871a:	1e5c      	subs	r4, r3, #1
 800871c:	2b00      	cmp	r3, #0
 800871e:	d102      	bne.n	8008726 <SDMMC_GetCmdResp7+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8008720:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8008724:	e01a      	b.n	800875c <SDMMC_GetCmdResp7+0x60>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT));
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800872a:	f003 0345 	and.w	r3, r3, #69	; 0x45
 800872e:	2b00      	cmp	r3, #0
 8008730:	d0f2      	beq.n	8008718 <SDMMC_GetCmdResp7+0x1c>

  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008736:	f003 0304 	and.w	r3, r3, #4
 800873a:	2b00      	cmp	r3, #0
 800873c:	d004      	beq.n	8008748 <SDMMC_GetCmdResp7+0x4c>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	2240      	movs	r2, #64	; 0x40
 8008742:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8008744:	2304      	movs	r3, #4
 8008746:	e009      	b.n	800875c <SDMMC_GetCmdResp7+0x60>
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800874c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008750:	2b00      	cmp	r3, #0
 8008752:	d002      	beq.n	800875a <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	2240      	movs	r2, #64	; 0x40
 8008758:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800875a:	2300      	movs	r3, #0
  
}
 800875c:	4618      	mov	r0, r3
 800875e:	3708      	adds	r7, #8
 8008760:	46bd      	mov	sp, r7
 8008762:	bc90      	pop	{r4, r7}
 8008764:	4770      	bx	lr
 8008766:	bf00      	nop
 8008768:	20000014 	.word	0x20000014
 800876c:	10624dd3 	.word	0x10624dd3

08008770 <_write>:
//
//	return _n;
//}

int _write(int file, char *data, int len)
{
 8008770:	b580      	push	{r7, lr}
 8008772:	b086      	sub	sp, #24
 8008774:	af00      	add	r7, sp, #0
 8008776:	60f8      	str	r0, [r7, #12]
 8008778:	60b9      	str	r1, [r7, #8]
 800877a:	607a      	str	r2, [r7, #4]
   if ((file != STDOUT_FILENO) && (file != STDERR_FILENO))
 800877c:	68fb      	ldr	r3, [r7, #12]
 800877e:	2b01      	cmp	r3, #1
 8008780:	d00a      	beq.n	8008798 <_write+0x28>
 8008782:	68fb      	ldr	r3, [r7, #12]
 8008784:	2b02      	cmp	r3, #2
 8008786:	d007      	beq.n	8008798 <_write+0x28>
   {
      errno = EBADF;
 8008788:	f003 fe6a 	bl	800c460 <__errno>
 800878c:	4603      	mov	r3, r0
 800878e:	2209      	movs	r2, #9
 8008790:	601a      	str	r2, [r3, #0]
      return -1;
 8008792:	f04f 33ff 	mov.w	r3, #4294967295
 8008796:	e010      	b.n	80087ba <_write+0x4a>
   }

   // arbitrary timeout 1000
   HAL_StatusTypeDef status =
      HAL_UART_Transmit((UART_HandleTypeDef *)COMM, (uint8_t*)data, len, 1000);
 8008798:	4b0a      	ldr	r3, [pc, #40]	; (80087c4 <_write+0x54>)
 800879a:	6818      	ldr	r0, [r3, #0]
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	b29a      	uxth	r2, r3
 80087a0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80087a4:	68b9      	ldr	r1, [r7, #8]
 80087a6:	f7fe fccc 	bl	8007142 <HAL_UART_Transmit>
 80087aa:	4603      	mov	r3, r0
 80087ac:	75fb      	strb	r3, [r7, #23]

   // return # of bytes written - as best we can tell
   return (status == HAL_OK ? len : 0);
 80087ae:	7dfb      	ldrb	r3, [r7, #23]
 80087b0:	2b00      	cmp	r3, #0
 80087b2:	d101      	bne.n	80087b8 <_write+0x48>
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	e000      	b.n	80087ba <_write+0x4a>
 80087b8:	2300      	movs	r3, #0
}
 80087ba:	4618      	mov	r0, r3
 80087bc:	3718      	adds	r7, #24
 80087be:	46bd      	mov	sp, r7
 80087c0:	bd80      	pop	{r7, pc}
 80087c2:	bf00      	nop
 80087c4:	20000004 	.word	0x20000004

080087c8 <SystemClock_Config>:
*/

/** System Clock Configuration
*/
void SystemClock_Config(void)
{
 80087c8:	b580      	push	{r7, lr}
 80087ca:	b0a0      	sub	sp, #128	; 0x80
 80087cc:	af00      	add	r7, sp, #0
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct;

    /**Configure the main internal regulator output voltage
    */
  __HAL_RCC_PWR_CLK_ENABLE();
 80087ce:	2300      	movs	r3, #0
 80087d0:	60bb      	str	r3, [r7, #8]
 80087d2:	4b3b      	ldr	r3, [pc, #236]	; (80088c0 <SystemClock_Config+0xf8>)
 80087d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80087d6:	4a3a      	ldr	r2, [pc, #232]	; (80088c0 <SystemClock_Config+0xf8>)
 80087d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80087dc:	6413      	str	r3, [r2, #64]	; 0x40
 80087de:	4b38      	ldr	r3, [pc, #224]	; (80088c0 <SystemClock_Config+0xf8>)
 80087e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80087e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80087e6:	60bb      	str	r3, [r7, #8]
 80087e8:	68bb      	ldr	r3, [r7, #8]

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80087ea:	2300      	movs	r3, #0
 80087ec:	607b      	str	r3, [r7, #4]
 80087ee:	4b35      	ldr	r3, [pc, #212]	; (80088c4 <SystemClock_Config+0xfc>)
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80087f6:	4a33      	ldr	r2, [pc, #204]	; (80088c4 <SystemClock_Config+0xfc>)
 80087f8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80087fc:	6013      	str	r3, [r2, #0]
 80087fe:	4b31      	ldr	r3, [pc, #196]	; (80088c4 <SystemClock_Config+0xfc>)
 8008800:	681b      	ldr	r3, [r3, #0]
 8008802:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8008806:	607b      	str	r3, [r7, #4]
 8008808:	687b      	ldr	r3, [r7, #4]

    /**Initializes the CPU, AHB and APB busses clocks
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 800880a:	2305      	movs	r3, #5
 800880c:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800880e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8008812:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8008814:	2301      	movs	r3, #1
 8008816:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8008818:	2302      	movs	r3, #2
 800881a:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800881c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8008820:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8008822:	2310      	movs	r3, #16
 8008824:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLN = 192;
 8008826:	23c0      	movs	r3, #192	; 0xc0
 8008828:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800882a:	2302      	movs	r3, #2
 800882c:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800882e:	2304      	movs	r3, #4
 8008830:	67fb      	str	r3, [r7, #124]	; 0x7c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8008832:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8008836:	4618      	mov	r0, r3
 8008838:	f7fb ff8a 	bl	8004750 <HAL_RCC_OscConfig>
 800883c:	4603      	mov	r3, r0
 800883e:	2b00      	cmp	r3, #0
 8008840:	d001      	beq.n	8008846 <SystemClock_Config+0x7e>
  {
    Error_Handler();
 8008842:	f7fa fb25 	bl	8002e90 <Error_Handler>
  }

    /**Initializes the CPU, AHB and APB busses clocks
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8008846:	230f      	movs	r3, #15
 8008848:	63fb      	str	r3, [r7, #60]	; 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800884a:	2302      	movs	r3, #2
 800884c:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800884e:	2300      	movs	r3, #0
 8008850:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8008852:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8008856:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8008858:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800885c:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800885e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8008862:	2103      	movs	r1, #3
 8008864:	4618      	mov	r0, r3
 8008866:	f7fc f9cb 	bl	8004c00 <HAL_RCC_ClockConfig>
 800886a:	4603      	mov	r3, r0
 800886c:	2b00      	cmp	r3, #0
 800886e:	d001      	beq.n	8008874 <SystemClock_Config+0xac>
  {
    Error_Handler();
 8008870:	f7fa fb0e 	bl	8002e90 <Error_Handler>
  }

  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8008874:	2320      	movs	r3, #32
 8008876:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8008878:	f44f 7380 	mov.w	r3, #256	; 0x100
 800887c:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800887e:	f107 030c 	add.w	r3, r7, #12
 8008882:	4618      	mov	r0, r3
 8008884:	f7fc fbd0 	bl	8005028 <HAL_RCCEx_PeriphCLKConfig>
 8008888:	4603      	mov	r3, r0
 800888a:	2b00      	cmp	r3, #0
 800888c:	d001      	beq.n	8008892 <SystemClock_Config+0xca>
  {
    Error_Handler();
 800888e:	f7fa faff 	bl	8002e90 <Error_Handler>
  }

    /**Configure the Systick interrupt time
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8008892:	f7fc fb47 	bl	8004f24 <HAL_RCC_GetHCLKFreq>
 8008896:	4603      	mov	r3, r0
 8008898:	4a0b      	ldr	r2, [pc, #44]	; (80088c8 <SystemClock_Config+0x100>)
 800889a:	fba2 2303 	umull	r2, r3, r2, r3
 800889e:	099b      	lsrs	r3, r3, #6
 80088a0:	4618      	mov	r0, r3
 80088a2:	f7fa fc9e 	bl	80031e2 <HAL_SYSTICK_Config>

    /**Configure the Systick
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80088a6:	2004      	movs	r0, #4
 80088a8:	f7fa fca8 	bl	80031fc <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 15, 0);
 80088ac:	2200      	movs	r2, #0
 80088ae:	210f      	movs	r1, #15
 80088b0:	f04f 30ff 	mov.w	r0, #4294967295
 80088b4:	f7fa fc6b 	bl	800318e <HAL_NVIC_SetPriority>
}
 80088b8:	bf00      	nop
 80088ba:	3780      	adds	r7, #128	; 0x80
 80088bc:	46bd      	mov	sp, r7
 80088be:	bd80      	pop	{r7, pc}
 80088c0:	40023800 	.word	0x40023800
 80088c4:	40007000 	.word	0x40007000
 80088c8:	10624dd3 	.word	0x10624dd3

080088cc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80088cc:	b580      	push	{r7, lr}
 80088ce:	b08e      	sub	sp, #56	; 0x38
 80088d0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80088d2:	2300      	movs	r3, #0
 80088d4:	623b      	str	r3, [r7, #32]
 80088d6:	4bb2      	ldr	r3, [pc, #712]	; (8008ba0 <MX_GPIO_Init+0x2d4>)
 80088d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80088da:	4ab1      	ldr	r2, [pc, #708]	; (8008ba0 <MX_GPIO_Init+0x2d4>)
 80088dc:	f043 0310 	orr.w	r3, r3, #16
 80088e0:	6313      	str	r3, [r2, #48]	; 0x30
 80088e2:	4baf      	ldr	r3, [pc, #700]	; (8008ba0 <MX_GPIO_Init+0x2d4>)
 80088e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80088e6:	f003 0310 	and.w	r3, r3, #16
 80088ea:	623b      	str	r3, [r7, #32]
 80088ec:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 80088ee:	2300      	movs	r3, #0
 80088f0:	61fb      	str	r3, [r7, #28]
 80088f2:	4bab      	ldr	r3, [pc, #684]	; (8008ba0 <MX_GPIO_Init+0x2d4>)
 80088f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80088f6:	4aaa      	ldr	r2, [pc, #680]	; (8008ba0 <MX_GPIO_Init+0x2d4>)
 80088f8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80088fc:	6313      	str	r3, [r2, #48]	; 0x30
 80088fe:	4ba8      	ldr	r3, [pc, #672]	; (8008ba0 <MX_GPIO_Init+0x2d4>)
 8008900:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008902:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008906:	61fb      	str	r3, [r7, #28]
 8008908:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800890a:	2300      	movs	r3, #0
 800890c:	61bb      	str	r3, [r7, #24]
 800890e:	4ba4      	ldr	r3, [pc, #656]	; (8008ba0 <MX_GPIO_Init+0x2d4>)
 8008910:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008912:	4aa3      	ldr	r2, [pc, #652]	; (8008ba0 <MX_GPIO_Init+0x2d4>)
 8008914:	f043 0304 	orr.w	r3, r3, #4
 8008918:	6313      	str	r3, [r2, #48]	; 0x30
 800891a:	4ba1      	ldr	r3, [pc, #644]	; (8008ba0 <MX_GPIO_Init+0x2d4>)
 800891c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800891e:	f003 0304 	and.w	r3, r3, #4
 8008922:	61bb      	str	r3, [r7, #24]
 8008924:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8008926:	2300      	movs	r3, #0
 8008928:	617b      	str	r3, [r7, #20]
 800892a:	4b9d      	ldr	r3, [pc, #628]	; (8008ba0 <MX_GPIO_Init+0x2d4>)
 800892c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800892e:	4a9c      	ldr	r2, [pc, #624]	; (8008ba0 <MX_GPIO_Init+0x2d4>)
 8008930:	f043 0320 	orr.w	r3, r3, #32
 8008934:	6313      	str	r3, [r2, #48]	; 0x30
 8008936:	4b9a      	ldr	r3, [pc, #616]	; (8008ba0 <MX_GPIO_Init+0x2d4>)
 8008938:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800893a:	f003 0320 	and.w	r3, r3, #32
 800893e:	617b      	str	r3, [r7, #20]
 8008940:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8008942:	2300      	movs	r3, #0
 8008944:	613b      	str	r3, [r7, #16]
 8008946:	4b96      	ldr	r3, [pc, #600]	; (8008ba0 <MX_GPIO_Init+0x2d4>)
 8008948:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800894a:	4a95      	ldr	r2, [pc, #596]	; (8008ba0 <MX_GPIO_Init+0x2d4>)
 800894c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008950:	6313      	str	r3, [r2, #48]	; 0x30
 8008952:	4b93      	ldr	r3, [pc, #588]	; (8008ba0 <MX_GPIO_Init+0x2d4>)
 8008954:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008956:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800895a:	613b      	str	r3, [r7, #16]
 800895c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800895e:	2300      	movs	r3, #0
 8008960:	60fb      	str	r3, [r7, #12]
 8008962:	4b8f      	ldr	r3, [pc, #572]	; (8008ba0 <MX_GPIO_Init+0x2d4>)
 8008964:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008966:	4a8e      	ldr	r2, [pc, #568]	; (8008ba0 <MX_GPIO_Init+0x2d4>)
 8008968:	f043 0301 	orr.w	r3, r3, #1
 800896c:	6313      	str	r3, [r2, #48]	; 0x30
 800896e:	4b8c      	ldr	r3, [pc, #560]	; (8008ba0 <MX_GPIO_Init+0x2d4>)
 8008970:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008972:	f003 0301 	and.w	r3, r3, #1
 8008976:	60fb      	str	r3, [r7, #12]
 8008978:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800897a:	2300      	movs	r3, #0
 800897c:	60bb      	str	r3, [r7, #8]
 800897e:	4b88      	ldr	r3, [pc, #544]	; (8008ba0 <MX_GPIO_Init+0x2d4>)
 8008980:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008982:	4a87      	ldr	r2, [pc, #540]	; (8008ba0 <MX_GPIO_Init+0x2d4>)
 8008984:	f043 0302 	orr.w	r3, r3, #2
 8008988:	6313      	str	r3, [r2, #48]	; 0x30
 800898a:	4b85      	ldr	r3, [pc, #532]	; (8008ba0 <MX_GPIO_Init+0x2d4>)
 800898c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800898e:	f003 0302 	and.w	r3, r3, #2
 8008992:	60bb      	str	r3, [r7, #8]
 8008994:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8008996:	2300      	movs	r3, #0
 8008998:	607b      	str	r3, [r7, #4]
 800899a:	4b81      	ldr	r3, [pc, #516]	; (8008ba0 <MX_GPIO_Init+0x2d4>)
 800899c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800899e:	4a80      	ldr	r2, [pc, #512]	; (8008ba0 <MX_GPIO_Init+0x2d4>)
 80089a0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80089a4:	6313      	str	r3, [r2, #48]	; 0x30
 80089a6:	4b7e      	ldr	r3, [pc, #504]	; (8008ba0 <MX_GPIO_Init+0x2d4>)
 80089a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80089aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80089ae:	607b      	str	r3, [r7, #4]
 80089b0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80089b2:	2300      	movs	r3, #0
 80089b4:	603b      	str	r3, [r7, #0]
 80089b6:	4b7a      	ldr	r3, [pc, #488]	; (8008ba0 <MX_GPIO_Init+0x2d4>)
 80089b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80089ba:	4a79      	ldr	r2, [pc, #484]	; (8008ba0 <MX_GPIO_Init+0x2d4>)
 80089bc:	f043 0308 	orr.w	r3, r3, #8
 80089c0:	6313      	str	r3, [r2, #48]	; 0x30
 80089c2:	4b77      	ldr	r3, [pc, #476]	; (8008ba0 <MX_GPIO_Init+0x2d4>)
 80089c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80089c6:	f003 0308 	and.w	r3, r3, #8
 80089ca:	603b      	str	r3, [r7, #0]
 80089cc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PAN4_VGY_GPIO_Port, PAN4_VGY_Pin, GPIO_PIN_RESET);
 80089ce:	2200      	movs	r2, #0
 80089d0:	2104      	movs	r1, #4
 80089d2:	4874      	ldr	r0, [pc, #464]	; (8008ba4 <MX_GPIO_Init+0x2d8>)
 80089d4:	f7fa ff8a 	bl	80038ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, PAN5_CS2_Pin|LED_G_Pin|LED_Y_Pin, GPIO_PIN_SET);
 80089d8:	2201      	movs	r2, #1
 80089da:	f242 0130 	movw	r1, #8240	; 0x2030
 80089de:	4872      	ldr	r0, [pc, #456]	; (8008ba8 <MX_GPIO_Init+0x2dc>)
 80089e0:	f7fa ff84 	bl	80038ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, PAN5_CS1_Pin|PAN6_CS2_Pin|PAN6_CS1_Pin|PAN1_CS2_Pin
 80089e4:	2201      	movs	r2, #1
 80089e6:	f640 61ff 	movw	r1, #3839	; 0xeff
 80089ea:	4870      	ldr	r0, [pc, #448]	; (8008bac <MX_GPIO_Init+0x2e0>)
 80089ec:	f7fa ff7e 	bl	80038ec <HAL_GPIO_WritePin>
                          |PAN1_CS1_Pin|PAN2_CS2_Pin|PAN2_CS1_Pin|PAN3_CS2_Pin
                          |PAN3_CS1_Pin|PAN4_CS2_Pin|PAN4_CS1_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SBAND_CS_GPIO_Port, SBAND_CS_Pin, GPIO_PIN_RESET);
 80089f0:	2200      	movs	r2, #0
 80089f2:	2140      	movs	r1, #64	; 0x40
 80089f4:	486e      	ldr	r0, [pc, #440]	; (8008bb0 <MX_GPIO_Init+0x2e4>)
 80089f6:	f7fa ff79 	bl	80038ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, PAN5_DIR1_Pin|PAN5_DIR2_Pin|PAN6_DIR1_Pin|PAN6_DIR2_Pin
 80089fa:	2200      	movs	r2, #0
 80089fc:	f24e 217c 	movw	r1, #57980	; 0xe27c
 8008a00:	486c      	ldr	r0, [pc, #432]	; (8008bb4 <MX_GPIO_Init+0x2e8>)
 8008a02:	f7fa ff73 	bl	80038ec <HAL_GPIO_WritePin>
  // Turn-off the second MAG sensor due lack of I2C arbitration MAG1/MAG2
  HAL_GPIO_WritePin(GPIOH, MAG1_EN_Pin|MAG2_EN_Pin, GPIO_PIN_SET);
#endif

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 8008a06:	2201      	movs	r2, #1
 8008a08:	2110      	movs	r1, #16
 8008a0a:	486b      	ldr	r0, [pc, #428]	; (8008bb8 <MX_GPIO_Init+0x2ec>)
 8008a0c:	f7fa ff6e 	bl	80038ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, PAN5_VGY_Pin|PAN6_VGY_Pin|PAN1_VGY_Pin|PAN2_VGY_Pin
 8008a10:	2200      	movs	r2, #0
 8008a12:	21e6      	movs	r1, #230	; 0xe6
 8008a14:	4869      	ldr	r0, [pc, #420]	; (8008bbc <MX_GPIO_Init+0x2f0>)
 8008a16:	f7fa ff69 	bl	80038ec <HAL_GPIO_WritePin>
                          |PAN3_VGY_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, OBC_OUT5_Pin|PAN4_DIR1_Pin|FLASH_NCS_Pin|OBC_OUT3_Pin
 8008a1a:	2200      	movs	r2, #0
 8008a1c:	f44f 617c 	mov.w	r1, #4032	; 0xfc0
 8008a20:	4867      	ldr	r0, [pc, #412]	; (8008bc0 <MX_GPIO_Init+0x2f4>)
 8008a22:	f7fa ff63 	bl	80038ec <HAL_GPIO_WritePin>
                          |OBC_OUT2_Pin|OBC_OUT1_Pin, GPIO_PIN_RESET);

  /* Camera power supply disable by default */
  HAL_GPIO_WritePin(GPIOG, OBC_OUT1_Pin, GPIO_PIN_RESET);
 8008a26:	2200      	movs	r2, #0
 8008a28:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8008a2c:	4864      	ldr	r0, [pc, #400]	; (8008bc0 <MX_GPIO_Init+0x2f4>)
 8008a2e:	f7fa ff5d 	bl	80038ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, SD_EN_Pin|OBC_OUT4_Pin, GPIO_PIN_RESET);
 8008a32:	2200      	movs	r2, #0
 8008a34:	2148      	movs	r1, #72	; 0x48
 8008a36:	4863      	ldr	r0, [pc, #396]	; (8008bc4 <MX_GPIO_Init+0x2f8>)
 8008a38:	f7fa ff58 	bl	80038ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PAN4_VGY_Pin */
  GPIO_InitStruct.Pin = PAN4_VGY_Pin;
 8008a3c:	2304      	movs	r3, #4
 8008a3e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8008a40:	2311      	movs	r3, #17
 8008a42:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008a44:	2300      	movs	r3, #0
 8008a46:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008a48:	2300      	movs	r3, #0
 8008a4a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(PAN4_VGY_GPIO_Port, &GPIO_InitStruct);
 8008a4c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008a50:	4619      	mov	r1, r3
 8008a52:	4854      	ldr	r0, [pc, #336]	; (8008ba4 <MX_GPIO_Init+0x2d8>)
 8008a54:	f7fa fd9e 	bl	8003594 <HAL_GPIO_Init>

  /*Configure GPIO pin : M2_IRQ_Pin */
  GPIO_InitStruct.Pin = M2_IRQ_Pin;
 8008a58:	2340      	movs	r3, #64	; 0x40
 8008a5a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8008a5c:	4b5a      	ldr	r3, [pc, #360]	; (8008bc8 <MX_GPIO_Init+0x2fc>)
 8008a5e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008a60:	2300      	movs	r3, #0
 8008a62:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(M2_IRQ_GPIO_Port, &GPIO_InitStruct);
 8008a64:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008a68:	4619      	mov	r1, r3
 8008a6a:	484e      	ldr	r0, [pc, #312]	; (8008ba4 <MX_GPIO_Init+0x2d8>)
 8008a6c:	f7fa fd92 	bl	8003594 <HAL_GPIO_Init>

  /*Configure GPIO pin : M1_IRQ_Pin */
  GPIO_InitStruct.Pin = M1_IRQ_Pin;
 8008a70:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008a74:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8008a76:	4b54      	ldr	r3, [pc, #336]	; (8008bc8 <MX_GPIO_Init+0x2fc>)
 8008a78:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008a7a:	2300      	movs	r3, #0
 8008a7c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(M1_IRQ_GPIO_Port, &GPIO_InitStruct);
 8008a7e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008a82:	4619      	mov	r1, r3
 8008a84:	4849      	ldr	r0, [pc, #292]	; (8008bac <MX_GPIO_Init+0x2e0>)
 8008a86:	f7fa fd85 	bl	8003594 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAN5_CS2_Pin LED_G_Pin LED_Y_Pin */
  GPIO_InitStruct.Pin = PAN5_CS2_Pin|LED_G_Pin|LED_Y_Pin;
 8008a8a:	f242 0330 	movw	r3, #8240	; 0x2030
 8008a8e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8008a90:	2301      	movs	r3, #1
 8008a92:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008a94:	2300      	movs	r3, #0
 8008a96:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008a98:	2300      	movs	r3, #0
 8008a9a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8008a9c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008aa0:	4619      	mov	r1, r3
 8008aa2:	4841      	ldr	r0, [pc, #260]	; (8008ba8 <MX_GPIO_Init+0x2dc>)
 8008aa4:	f7fa fd76 	bl	8003594 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAN5_CS1_Pin PAN6_CS2_Pin PAN6_CS1_Pin PAN1_CS2_Pin
                           PAN1_CS1_Pin PAN2_CS2_Pin PAN2_CS1_Pin PAN3_CS2_Pin
                           PAN3_CS1_Pin PAN4_CS2_Pin PAN4_CS1_Pin */
  GPIO_InitStruct.Pin = PAN5_CS1_Pin|PAN6_CS2_Pin|PAN6_CS1_Pin|PAN1_CS2_Pin
 8008aa8:	f640 63ff 	movw	r3, #3839	; 0xeff
 8008aac:	627b      	str	r3, [r7, #36]	; 0x24
                          |PAN1_CS1_Pin|PAN2_CS2_Pin|PAN2_CS1_Pin|PAN3_CS2_Pin
                          |PAN3_CS1_Pin|PAN4_CS2_Pin|PAN4_CS1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8008aae:	2301      	movs	r3, #1
 8008ab0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008ab2:	2300      	movs	r3, #0
 8008ab4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008ab6:	2300      	movs	r3, #0
 8008ab8:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8008aba:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008abe:	4619      	mov	r1, r3
 8008ac0:	483a      	ldr	r0, [pc, #232]	; (8008bac <MX_GPIO_Init+0x2e0>)
 8008ac2:	f7fa fd67 	bl	8003594 <HAL_GPIO_Init>

  /*Configure GPIO pin : SBAND_CS_Pin */
  GPIO_InitStruct.Pin = SBAND_CS_Pin;
 8008ac6:	2340      	movs	r3, #64	; 0x40
 8008ac8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8008aca:	2301      	movs	r3, #1
 8008acc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008ace:	2300      	movs	r3, #0
 8008ad0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008ad2:	2300      	movs	r3, #0
 8008ad4:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(SBAND_CS_GPIO_Port, &GPIO_InitStruct);
 8008ad6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008ada:	4619      	mov	r1, r3
 8008adc:	4834      	ldr	r0, [pc, #208]	; (8008bb0 <MX_GPIO_Init+0x2e4>)
 8008ade:	f7fa fd59 	bl	8003594 <HAL_GPIO_Init>

  /*Configure GPIO pin : SBAND_IRQ_Pin */
  GPIO_InitStruct.Pin = SBAND_IRQ_Pin;
 8008ae2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008ae6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8008ae8:	4b37      	ldr	r3, [pc, #220]	; (8008bc8 <MX_GPIO_Init+0x2fc>)
 8008aea:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008aec:	2300      	movs	r3, #0
 8008aee:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(SBAND_IRQ_GPIO_Port, &GPIO_InitStruct);
 8008af0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008af4:	4619      	mov	r1, r3
 8008af6:	482e      	ldr	r0, [pc, #184]	; (8008bb0 <MX_GPIO_Init+0x2e4>)
 8008af8:	f7fa fd4c 	bl	8003594 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAN5_DIR1_Pin PAN5_DIR2_Pin PAN6_DIR1_Pin PAN6_DIR2_Pin
                           ACC1_EN_Pin ACC2_EN_Pin MAG1_EN_Pin MAG2_EN_Pin
                           PAN4_DIR2_Pin */
  GPIO_InitStruct.Pin = PAN5_DIR1_Pin|PAN5_DIR2_Pin|PAN6_DIR1_Pin|PAN6_DIR2_Pin
 8008afc:	f24e 033c 	movw	r3, #57404	; 0xe03c
 8008b00:	627b      	str	r3, [r7, #36]	; 0x24
                          |MAG1_EN_Pin|MAG2_EN_Pin
                          |PAN4_DIR2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8008b02:	2301      	movs	r3, #1
 8008b04:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008b06:	2300      	movs	r3, #0
 8008b08:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008b0a:	2300      	movs	r3, #0
 8008b0c:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8008b0e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008b12:	4619      	mov	r1, r3
 8008b14:	4827      	ldr	r0, [pc, #156]	; (8008bb4 <MX_GPIO_Init+0x2e8>)
 8008b16:	f7fa fd3d 	bl	8003594 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = ACC1_EN_Pin|ACC2_EN_Pin;
 8008b1a:	f44f 7310 	mov.w	r3, #576	; 0x240
 8008b1e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8008b20:	2311      	movs	r3, #17
 8008b22:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008b24:	2300      	movs	r3, #0
 8008b26:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008b28:	2300      	movs	r3, #0
 8008b2a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8008b2c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008b30:	4619      	mov	r1, r3
 8008b32:	4820      	ldr	r0, [pc, #128]	; (8008bb4 <MX_GPIO_Init+0x2e8>)
 8008b34:	f7fa fd2e 	bl	8003594 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI1_CS_Pin */
  GPIO_InitStruct.Pin = SPI1_CS_Pin;
 8008b38:	2310      	movs	r3, #16
 8008b3a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8008b3c:	2301      	movs	r3, #1
 8008b3e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008b40:	2300      	movs	r3, #0
 8008b42:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008b44:	2300      	movs	r3, #0
 8008b46:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(SPI1_CS_GPIO_Port, &GPIO_InitStruct);
 8008b48:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008b4c:	4619      	mov	r1, r3
 8008b4e:	481a      	ldr	r0, [pc, #104]	; (8008bb8 <MX_GPIO_Init+0x2ec>)
 8008b50:	f7fa fd20 	bl	8003594 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAN5_VGY_Pin PAN6_VGY_Pin PAN1_VGY_Pin PAN2_VGY_Pin
                           PAN3_VGY_Pin */
  GPIO_InitStruct.Pin = PAN5_VGY_Pin|PAN6_VGY_Pin|PAN1_VGY_Pin|PAN2_VGY_Pin
 8008b54:	23e6      	movs	r3, #230	; 0xe6
 8008b56:	627b      	str	r3, [r7, #36]	; 0x24
                          |PAN3_VGY_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8008b58:	2311      	movs	r3, #17
 8008b5a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008b5c:	2300      	movs	r3, #0
 8008b5e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008b60:	2300      	movs	r3, #0
 8008b62:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008b64:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008b68:	4619      	mov	r1, r3
 8008b6a:	4814      	ldr	r0, [pc, #80]	; (8008bbc <MX_GPIO_Init+0x2f0>)
 8008b6c:	f7fa fd12 	bl	8003594 <HAL_GPIO_Init>

  /*Configure GPIO pins : OBC_OUT5_Pin PAN4_DIR1_Pin FLASH_NCS_Pin OBC_OUT3_Pin
                           OBC_OUT2_Pin OBC_OUT1_Pin */
  GPIO_InitStruct.Pin = OBC_OUT5_Pin|PAN4_DIR1_Pin|FLASH_NCS_Pin|OBC_OUT3_Pin
 8008b70:	f44f 637c 	mov.w	r3, #4032	; 0xfc0
 8008b74:	627b      	str	r3, [r7, #36]	; 0x24
                          |OBC_OUT2_Pin|OBC_OUT1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8008b76:	2301      	movs	r3, #1
 8008b78:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008b7a:	2300      	movs	r3, #0
 8008b7c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008b7e:	2300      	movs	r3, #0
 8008b80:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8008b82:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008b86:	4619      	mov	r1, r3
 8008b88:	480d      	ldr	r0, [pc, #52]	; (8008bc0 <MX_GPIO_Init+0x2f4>)
 8008b8a:	f7fa fd03 	bl	8003594 <HAL_GPIO_Init>

  /*Configure GPIO pins : SD_EN_Pin OBC_OUT4_Pin */
  GPIO_InitStruct.Pin = SD_EN_Pin|OBC_OUT4_Pin;
 8008b8e:	2348      	movs	r3, #72	; 0x48
 8008b90:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8008b92:	2301      	movs	r3, #1
 8008b94:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008b96:	2300      	movs	r3, #0
 8008b98:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008b9a:	2300      	movs	r3, #0
 8008b9c:	e016      	b.n	8008bcc <MX_GPIO_Init+0x300>
 8008b9e:	bf00      	nop
 8008ba0:	40023800 	.word	0x40023800
 8008ba4:	40021000 	.word	0x40021000
 8008ba8:	40020800 	.word	0x40020800
 8008bac:	40022000 	.word	0x40022000
 8008bb0:	40021400 	.word	0x40021400
 8008bb4:	40021c00 	.word	0x40021c00
 8008bb8:	40020000 	.word	0x40020000
 8008bbc:	40020400 	.word	0x40020400
 8008bc0:	40021800 	.word	0x40021800
 8008bc4:	40020c00 	.word	0x40020c00
 8008bc8:	10110000 	.word	0x10110000
 8008bcc:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8008bce:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008bd2:	4619      	mov	r1, r3
 8008bd4:	4809      	ldr	r0, [pc, #36]	; (8008bfc <MX_GPIO_Init+0x330>)
 8008bd6:	f7fa fcdd 	bl	8003594 <HAL_GPIO_Init>

  /*Configure GPIO pin : SD_DET_Pin */
  GPIO_InitStruct.Pin = SD_DET_Pin;
 8008bda:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008bde:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8008be0:	2300      	movs	r3, #0
 8008be2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008be4:	2300      	movs	r3, #0
 8008be6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(SD_DET_GPIO_Port, &GPIO_InitStruct);
 8008be8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008bec:	4619      	mov	r1, r3
 8008bee:	4804      	ldr	r0, [pc, #16]	; (8008c00 <MX_GPIO_Init+0x334>)
 8008bf0:	f7fa fcd0 	bl	8003594 <HAL_GPIO_Init>

}
 8008bf4:	bf00      	nop
 8008bf6:	3738      	adds	r7, #56	; 0x38
 8008bf8:	46bd      	mov	sp, r7
 8008bfa:	bd80      	pop	{r7, pc}
 8008bfc:	40020c00 	.word	0x40020c00
 8008c00:	40021800 	.word	0x40021800

08008c04 <MX_I2C1_Init>:

}

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8008c04:	b580      	push	{r7, lr}
 8008c06:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8008c08:	4b12      	ldr	r3, [pc, #72]	; (8008c54 <MX_I2C1_Init+0x50>)
 8008c0a:	4a13      	ldr	r2, [pc, #76]	; (8008c58 <MX_I2C1_Init+0x54>)
 8008c0c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8008c0e:	4b11      	ldr	r3, [pc, #68]	; (8008c54 <MX_I2C1_Init+0x50>)
 8008c10:	4a12      	ldr	r2, [pc, #72]	; (8008c5c <MX_I2C1_Init+0x58>)
 8008c12:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8008c14:	4b0f      	ldr	r3, [pc, #60]	; (8008c54 <MX_I2C1_Init+0x50>)
 8008c16:	2200      	movs	r2, #0
 8008c18:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8008c1a:	4b0e      	ldr	r3, [pc, #56]	; (8008c54 <MX_I2C1_Init+0x50>)
 8008c1c:	2200      	movs	r2, #0
 8008c1e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8008c20:	4b0c      	ldr	r3, [pc, #48]	; (8008c54 <MX_I2C1_Init+0x50>)
 8008c22:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8008c26:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8008c28:	4b0a      	ldr	r3, [pc, #40]	; (8008c54 <MX_I2C1_Init+0x50>)
 8008c2a:	2200      	movs	r2, #0
 8008c2c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8008c2e:	4b09      	ldr	r3, [pc, #36]	; (8008c54 <MX_I2C1_Init+0x50>)
 8008c30:	2200      	movs	r2, #0
 8008c32:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8008c34:	4b07      	ldr	r3, [pc, #28]	; (8008c54 <MX_I2C1_Init+0x50>)
 8008c36:	2200      	movs	r2, #0
 8008c38:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8008c3a:	4b06      	ldr	r3, [pc, #24]	; (8008c54 <MX_I2C1_Init+0x50>)
 8008c3c:	2200      	movs	r2, #0
 8008c3e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8008c40:	4804      	ldr	r0, [pc, #16]	; (8008c54 <MX_I2C1_Init+0x50>)
 8008c42:	f7fa fe6d 	bl	8003920 <HAL_I2C_Init>
 8008c46:	4603      	mov	r3, r0
 8008c48:	2b00      	cmp	r3, #0
 8008c4a:	d001      	beq.n	8008c50 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8008c4c:	f7fa f920 	bl	8002e90 <Error_Handler>
  }

}
 8008c50:	bf00      	nop
 8008c52:	bd80      	pop	{r7, pc}
 8008c54:	20000298 	.word	0x20000298
 8008c58:	40005400 	.word	0x40005400
 8008c5c:	00061a80 	.word	0x00061a80

08008c60 <MX_SDIO_SD_Init>:

}

/* SDIO init function */
void MX_SDIO_SD_Init(void)
{
 8008c60:	b480      	push	{r7}
 8008c62:	af00      	add	r7, sp, #0

  hsd.Instance = SDIO;
 8008c64:	4b0c      	ldr	r3, [pc, #48]	; (8008c98 <MX_SDIO_SD_Init+0x38>)
 8008c66:	4a0d      	ldr	r2, [pc, #52]	; (8008c9c <MX_SDIO_SD_Init+0x3c>)
 8008c68:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 8008c6a:	4b0b      	ldr	r3, [pc, #44]	; (8008c98 <MX_SDIO_SD_Init+0x38>)
 8008c6c:	2200      	movs	r2, #0
 8008c6e:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8008c70:	4b09      	ldr	r3, [pc, #36]	; (8008c98 <MX_SDIO_SD_Init+0x38>)
 8008c72:	2200      	movs	r2, #0
 8008c74:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8008c76:	4b08      	ldr	r3, [pc, #32]	; (8008c98 <MX_SDIO_SD_Init+0x38>)
 8008c78:	2200      	movs	r2, #0
 8008c7a:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8008c7c:	4b06      	ldr	r3, [pc, #24]	; (8008c98 <MX_SDIO_SD_Init+0x38>)
 8008c7e:	2200      	movs	r2, #0
 8008c80:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8008c82:	4b05      	ldr	r3, [pc, #20]	; (8008c98 <MX_SDIO_SD_Init+0x38>)
 8008c84:	2200      	movs	r2, #0
 8008c86:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = SDIO_TRANSFER_CLK_DIV;
 8008c88:	4b03      	ldr	r3, [pc, #12]	; (8008c98 <MX_SDIO_SD_Init+0x38>)
 8008c8a:	2203      	movs	r2, #3
 8008c8c:	619a      	str	r2, [r3, #24]

}
 8008c8e:	bf00      	nop
 8008c90:	46bd      	mov	sp, r7
 8008c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c96:	4770      	bx	lr
 8008c98:	20000394 	.word	0x20000394
 8008c9c:	40012c00 	.word	0x40012c00

08008ca0 <MX_UART4_Init>:

}

/* UART4 init function */
void MX_UART4_Init(void)
{
 8008ca0:	b580      	push	{r7, lr}
 8008ca2:	af00      	add	r7, sp, #0

  huart4.Instance = UART4;
 8008ca4:	4b11      	ldr	r3, [pc, #68]	; (8008cec <MX_UART4_Init+0x4c>)
 8008ca6:	4a12      	ldr	r2, [pc, #72]	; (8008cf0 <MX_UART4_Init+0x50>)
 8008ca8:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8008caa:	4b10      	ldr	r3, [pc, #64]	; (8008cec <MX_UART4_Init+0x4c>)
 8008cac:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8008cb0:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8008cb2:	4b0e      	ldr	r3, [pc, #56]	; (8008cec <MX_UART4_Init+0x4c>)
 8008cb4:	2200      	movs	r2, #0
 8008cb6:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8008cb8:	4b0c      	ldr	r3, [pc, #48]	; (8008cec <MX_UART4_Init+0x4c>)
 8008cba:	2200      	movs	r2, #0
 8008cbc:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8008cbe:	4b0b      	ldr	r3, [pc, #44]	; (8008cec <MX_UART4_Init+0x4c>)
 8008cc0:	2200      	movs	r2, #0
 8008cc2:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8008cc4:	4b09      	ldr	r3, [pc, #36]	; (8008cec <MX_UART4_Init+0x4c>)
 8008cc6:	220c      	movs	r2, #12
 8008cc8:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8008cca:	4b08      	ldr	r3, [pc, #32]	; (8008cec <MX_UART4_Init+0x4c>)
 8008ccc:	2200      	movs	r2, #0
 8008cce:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8008cd0:	4b06      	ldr	r3, [pc, #24]	; (8008cec <MX_UART4_Init+0x4c>)
 8008cd2:	2200      	movs	r2, #0
 8008cd4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8008cd6:	4805      	ldr	r0, [pc, #20]	; (8008cec <MX_UART4_Init+0x4c>)
 8008cd8:	f7fe f9e6 	bl	80070a8 <HAL_UART_Init>
 8008cdc:	4603      	mov	r3, r0
 8008cde:	2b00      	cmp	r3, #0
 8008ce0:	d001      	beq.n	8008ce6 <MX_UART4_Init+0x46>
  {
    Error_Handler();
 8008ce2:	f7fa f8d5 	bl	8002e90 <Error_Handler>
  }

}
 8008ce6:	bf00      	nop
 8008ce8:	bd80      	pop	{r7, pc}
 8008cea:	bf00      	nop
 8008cec:	20000674 	.word	0x20000674
 8008cf0:	40004c00 	.word	0x40004c00

08008cf4 <MX_USART1_UART_Init>:

/* USART1 init function */
void MX_USART1_UART_Init(void)
{
 8008cf4:	b580      	push	{r7, lr}
 8008cf6:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 8008cf8:	4b11      	ldr	r3, [pc, #68]	; (8008d40 <MX_USART1_UART_Init+0x4c>)
 8008cfa:	4a12      	ldr	r2, [pc, #72]	; (8008d44 <MX_USART1_UART_Init+0x50>)
 8008cfc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8008cfe:	4b10      	ldr	r3, [pc, #64]	; (8008d40 <MX_USART1_UART_Init+0x4c>)
 8008d00:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8008d04:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8008d06:	4b0e      	ldr	r3, [pc, #56]	; (8008d40 <MX_USART1_UART_Init+0x4c>)
 8008d08:	2200      	movs	r2, #0
 8008d0a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8008d0c:	4b0c      	ldr	r3, [pc, #48]	; (8008d40 <MX_USART1_UART_Init+0x4c>)
 8008d0e:	2200      	movs	r2, #0
 8008d10:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8008d12:	4b0b      	ldr	r3, [pc, #44]	; (8008d40 <MX_USART1_UART_Init+0x4c>)
 8008d14:	2200      	movs	r2, #0
 8008d16:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8008d18:	4b09      	ldr	r3, [pc, #36]	; (8008d40 <MX_USART1_UART_Init+0x4c>)
 8008d1a:	220c      	movs	r2, #12
 8008d1c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8008d1e:	4b08      	ldr	r3, [pc, #32]	; (8008d40 <MX_USART1_UART_Init+0x4c>)
 8008d20:	2200      	movs	r2, #0
 8008d22:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8008d24:	4b06      	ldr	r3, [pc, #24]	; (8008d40 <MX_USART1_UART_Init+0x4c>)
 8008d26:	2200      	movs	r2, #0
 8008d28:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8008d2a:	4805      	ldr	r0, [pc, #20]	; (8008d40 <MX_USART1_UART_Init+0x4c>)
 8008d2c:	f7fe f9bc 	bl	80070a8 <HAL_UART_Init>
 8008d30:	4603      	mov	r3, r0
 8008d32:	2b00      	cmp	r3, #0
 8008d34:	d001      	beq.n	8008d3a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8008d36:	f7fa f8ab 	bl	8002e90 <Error_Handler>
  }

}
 8008d3a:	bf00      	nop
 8008d3c:	bd80      	pop	{r7, pc}
 8008d3e:	bf00      	nop
 8008d40:	200006b4 	.word	0x200006b4
 8008d44:	40011000 	.word	0x40011000

08008d48 <MX_USART6_UART_Init>:

/* USART6 init function */
void MX_USART6_UART_Init(void)
{
 8008d48:	b580      	push	{r7, lr}
 8008d4a:	af00      	add	r7, sp, #0

  huart6.Instance = USART6;
 8008d4c:	4b15      	ldr	r3, [pc, #84]	; (8008da4 <MX_USART6_UART_Init+0x5c>)
 8008d4e:	4a16      	ldr	r2, [pc, #88]	; (8008da8 <MX_USART6_UART_Init+0x60>)
 8008d50:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8008d52:	4b14      	ldr	r3, [pc, #80]	; (8008da4 <MX_USART6_UART_Init+0x5c>)
 8008d54:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8008d58:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8008d5a:	4b12      	ldr	r3, [pc, #72]	; (8008da4 <MX_USART6_UART_Init+0x5c>)
 8008d5c:	2200      	movs	r2, #0
 8008d5e:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8008d60:	4b10      	ldr	r3, [pc, #64]	; (8008da4 <MX_USART6_UART_Init+0x5c>)
 8008d62:	2200      	movs	r2, #0
 8008d64:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8008d66:	4b0f      	ldr	r3, [pc, #60]	; (8008da4 <MX_USART6_UART_Init+0x5c>)
 8008d68:	2200      	movs	r2, #0
 8008d6a:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8008d6c:	4b0d      	ldr	r3, [pc, #52]	; (8008da4 <MX_USART6_UART_Init+0x5c>)
 8008d6e:	220c      	movs	r2, #12
 8008d70:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8008d72:	4b0c      	ldr	r3, [pc, #48]	; (8008da4 <MX_USART6_UART_Init+0x5c>)
 8008d74:	2200      	movs	r2, #0
 8008d76:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8008d78:	4b0a      	ldr	r3, [pc, #40]	; (8008da4 <MX_USART6_UART_Init+0x5c>)
 8008d7a:	2200      	movs	r2, #0
 8008d7c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8008d7e:	4809      	ldr	r0, [pc, #36]	; (8008da4 <MX_USART6_UART_Init+0x5c>)
 8008d80:	f7fe f992 	bl	80070a8 <HAL_UART_Init>
 8008d84:	4603      	mov	r3, r0
 8008d86:	2b00      	cmp	r3, #0
 8008d88:	d001      	beq.n	8008d8e <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8008d8a:	f7fa f881 	bl	8002e90 <Error_Handler>
  }
  //Enable interrupts
  HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8008d8e:	2200      	movs	r2, #0
 8008d90:	2100      	movs	r1, #0
 8008d92:	2047      	movs	r0, #71	; 0x47
 8008d94:	f7fa f9fb 	bl	800318e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART6_IRQn);
 8008d98:	2047      	movs	r0, #71	; 0x47
 8008d9a:	f7fa fa14 	bl	80031c6 <HAL_NVIC_EnableIRQ>
}
 8008d9e:	bf00      	nop
 8008da0:	bd80      	pop	{r7, pc}
 8008da2:	bf00      	nop
 8008da4:	200006f4 	.word	0x200006f4
 8008da8:	40011400 	.word	0x40011400

08008dac <MX_WWDG_Init>:

}

/* WWDG init function */
void MX_WWDG_Init(void)
{
 8008dac:	b580      	push	{r7, lr}
 8008dae:	af00      	add	r7, sp, #0

  hwwdg.Instance = WWDG;
 8008db0:	4b0d      	ldr	r3, [pc, #52]	; (8008de8 <MX_WWDG_Init+0x3c>)
 8008db2:	4a0e      	ldr	r2, [pc, #56]	; (8008dec <MX_WWDG_Init+0x40>)
 8008db4:	601a      	str	r2, [r3, #0]
  hwwdg.Init.Prescaler = WWDG_PRESCALER_8;
 8008db6:	4b0c      	ldr	r3, [pc, #48]	; (8008de8 <MX_WWDG_Init+0x3c>)
 8008db8:	f44f 72c0 	mov.w	r2, #384	; 0x180
 8008dbc:	605a      	str	r2, [r3, #4]
  hwwdg.Init.Window = 64;
 8008dbe:	4b0a      	ldr	r3, [pc, #40]	; (8008de8 <MX_WWDG_Init+0x3c>)
 8008dc0:	2240      	movs	r2, #64	; 0x40
 8008dc2:	609a      	str	r2, [r3, #8]
  hwwdg.Init.Counter = 64;
 8008dc4:	4b08      	ldr	r3, [pc, #32]	; (8008de8 <MX_WWDG_Init+0x3c>)
 8008dc6:	2240      	movs	r2, #64	; 0x40
 8008dc8:	60da      	str	r2, [r3, #12]
  hwwdg.Init.EWIMode = WWDG_EWI_ENABLE;
 8008dca:	4b07      	ldr	r3, [pc, #28]	; (8008de8 <MX_WWDG_Init+0x3c>)
 8008dcc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008dd0:	611a      	str	r2, [r3, #16]
  if (HAL_WWDG_Init(&hwwdg) != HAL_OK)
 8008dd2:	4805      	ldr	r0, [pc, #20]	; (8008de8 <MX_WWDG_Init+0x3c>)
 8008dd4:	f7fe ff48 	bl	8007c68 <HAL_WWDG_Init>
 8008dd8:	4603      	mov	r3, r0
 8008dda:	2b00      	cmp	r3, #0
 8008ddc:	d001      	beq.n	8008de2 <MX_WWDG_Init+0x36>
  {
    Error_Handler();
 8008dde:	f7fa f857 	bl	8002e90 <Error_Handler>
  }

}
 8008de2:	bf00      	nop
 8008de4:	bd80      	pop	{r7, pc}
 8008de6:	bf00      	nop
 8008de8:	20000734 	.word	0x20000734
 8008dec:	40002c00 	.word	0x40002c00

08008df0 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
uint8_t BSP_SD_Init(void)
{
 8008df0:	b580      	push	{r7, lr}
 8008df2:	b082      	sub	sp, #8
 8008df4:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 8008df6:	2300      	movs	r3, #0
 8008df8:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 8008dfa:	f000 f89d 	bl	8008f38 <BSP_SD_IsDetected>
 8008dfe:	4603      	mov	r3, r0
 8008e00:	2b01      	cmp	r3, #1
 8008e02:	d001      	beq.n	8008e08 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 8008e04:	2301      	movs	r3, #1
 8008e06:	e012      	b.n	8008e2e <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 8008e08:	480b      	ldr	r0, [pc, #44]	; (8008e38 <BSP_SD_Init+0x48>)
 8008e0a:	f7fc fb2b 	bl	8005464 <HAL_SD_Init>
 8008e0e:	4603      	mov	r3, r0
 8008e10:	71fb      	strb	r3, [r7, #7]
#ifdef BUS_4BITS
  /* Configure SD Bus width */
  if (sd_state == MSD_OK)
 8008e12:	79fb      	ldrb	r3, [r7, #7]
 8008e14:	2b00      	cmp	r3, #0
 8008e16:	d109      	bne.n	8008e2c <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 8008e18:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8008e1c:	4806      	ldr	r0, [pc, #24]	; (8008e38 <BSP_SD_Init+0x48>)
 8008e1e:	f7fd faa4 	bl	800636a <HAL_SD_ConfigWideBusOperation>
 8008e22:	4603      	mov	r3, r0
 8008e24:	2b00      	cmp	r3, #0
 8008e26:	d001      	beq.n	8008e2c <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 8008e28:	2301      	movs	r3, #1
 8008e2a:	71fb      	strb	r3, [r7, #7]
    }
  }
#endif
  return sd_state;
 8008e2c:	79fb      	ldrb	r3, [r7, #7]
}
 8008e2e:	4618      	mov	r0, r3
 8008e30:	3708      	adds	r7, #8
 8008e32:	46bd      	mov	sp, r7
 8008e34:	bd80      	pop	{r7, pc}
 8008e36:	bf00      	nop
 8008e38:	20000394 	.word	0x20000394

08008e3c <BSP_SD_ReadBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to read 
  * @param  Timeout: Timeout for read operation
  * @retval SD status
  */
uint8_t BSP_SD_ReadBlocks(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 8008e3c:	b580      	push	{r7, lr}
 8008e3e:	b088      	sub	sp, #32
 8008e40:	af02      	add	r7, sp, #8
 8008e42:	60f8      	str	r0, [r7, #12]
 8008e44:	60b9      	str	r1, [r7, #8]
 8008e46:	607a      	str	r2, [r7, #4]
 8008e48:	603b      	str	r3, [r7, #0]
  uint8_t sd_state;

  __HAL_LOCK(&hsd);
 8008e4a:	4b0d      	ldr	r3, [pc, #52]	; (8008e80 <BSP_SD_ReadBlocks+0x44>)
 8008e4c:	7f1b      	ldrb	r3, [r3, #28]
 8008e4e:	2b01      	cmp	r3, #1
 8008e50:	d101      	bne.n	8008e56 <BSP_SD_ReadBlocks+0x1a>
 8008e52:	2302      	movs	r3, #2
 8008e54:	e010      	b.n	8008e78 <BSP_SD_ReadBlocks+0x3c>
 8008e56:	4b0a      	ldr	r3, [pc, #40]	; (8008e80 <BSP_SD_ReadBlocks+0x44>)
 8008e58:	2201      	movs	r2, #1
 8008e5a:	771a      	strb	r2, [r3, #28]
  sd_state = HAL_SD_ReadBlocks(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks, Timeout);
 8008e5c:	683b      	ldr	r3, [r7, #0]
 8008e5e:	9300      	str	r3, [sp, #0]
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	68ba      	ldr	r2, [r7, #8]
 8008e64:	68f9      	ldr	r1, [r7, #12]
 8008e66:	4806      	ldr	r0, [pc, #24]	; (8008e80 <BSP_SD_ReadBlocks+0x44>)
 8008e68:	f7fc fb84 	bl	8005574 <HAL_SD_ReadBlocks>
 8008e6c:	4603      	mov	r3, r0
 8008e6e:	75fb      	strb	r3, [r7, #23]
  __HAL_UNLOCK(&hsd);
 8008e70:	4b03      	ldr	r3, [pc, #12]	; (8008e80 <BSP_SD_ReadBlocks+0x44>)
 8008e72:	2200      	movs	r2, #0
 8008e74:	771a      	strb	r2, [r3, #28]
  
  return sd_state;  
 8008e76:	7dfb      	ldrb	r3, [r7, #23]
}
 8008e78:	4618      	mov	r0, r3
 8008e7a:	3718      	adds	r7, #24
 8008e7c:	46bd      	mov	sp, r7
 8008e7e:	bd80      	pop	{r7, pc}
 8008e80:	20000394 	.word	0x20000394

08008e84 <BSP_SD_WriteBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to write
  * @param  Timeout: Timeout for write operation
  * @retval SD status
  */
uint8_t BSP_SD_WriteBlocks(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 8008e84:	b580      	push	{r7, lr}
 8008e86:	b088      	sub	sp, #32
 8008e88:	af02      	add	r7, sp, #8
 8008e8a:	60f8      	str	r0, [r7, #12]
 8008e8c:	60b9      	str	r1, [r7, #8]
 8008e8e:	607a      	str	r2, [r7, #4]
 8008e90:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 8008e92:	2300      	movs	r3, #0
 8008e94:	75fb      	strb	r3, [r7, #23]

  __HAL_LOCK(&hsd);
 8008e96:	4b0d      	ldr	r3, [pc, #52]	; (8008ecc <BSP_SD_WriteBlocks+0x48>)
 8008e98:	7f1b      	ldrb	r3, [r3, #28]
 8008e9a:	2b01      	cmp	r3, #1
 8008e9c:	d101      	bne.n	8008ea2 <BSP_SD_WriteBlocks+0x1e>
 8008e9e:	2302      	movs	r3, #2
 8008ea0:	e010      	b.n	8008ec4 <BSP_SD_WriteBlocks+0x40>
 8008ea2:	4b0a      	ldr	r3, [pc, #40]	; (8008ecc <BSP_SD_WriteBlocks+0x48>)
 8008ea4:	2201      	movs	r2, #1
 8008ea6:	771a      	strb	r2, [r3, #28]
  sd_state = HAL_SD_WriteBlocks(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks, Timeout);
 8008ea8:	683b      	ldr	r3, [r7, #0]
 8008eaa:	9300      	str	r3, [sp, #0]
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	68ba      	ldr	r2, [r7, #8]
 8008eb0:	68f9      	ldr	r1, [r7, #12]
 8008eb2:	4806      	ldr	r0, [pc, #24]	; (8008ecc <BSP_SD_WriteBlocks+0x48>)
 8008eb4:	f7fc fcf5 	bl	80058a2 <HAL_SD_WriteBlocks>
 8008eb8:	4603      	mov	r3, r0
 8008eba:	75fb      	strb	r3, [r7, #23]
  __HAL_UNLOCK(&hsd);
 8008ebc:	4b03      	ldr	r3, [pc, #12]	; (8008ecc <BSP_SD_WriteBlocks+0x48>)
 8008ebe:	2200      	movs	r2, #0
 8008ec0:	771a      	strb	r2, [r3, #28]

  return sd_state;  
 8008ec2:	7dfb      	ldrb	r3, [r7, #23]
}
 8008ec4:	4618      	mov	r0, r3
 8008ec6:	3718      	adds	r7, #24
 8008ec8:	46bd      	mov	sp, r7
 8008eca:	bd80      	pop	{r7, pc}
 8008ecc:	20000394 	.word	0x20000394

08008ed0 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
uint8_t BSP_SD_GetCardState(void)
{
 8008ed0:	b580      	push	{r7, lr}
 8008ed2:	b082      	sub	sp, #8
 8008ed4:	af00      	add	r7, sp, #0
  uint8_t sd_state;  

  __HAL_LOCK(&hsd);
 8008ed6:	4b0e      	ldr	r3, [pc, #56]	; (8008f10 <BSP_SD_GetCardState+0x40>)
 8008ed8:	7f1b      	ldrb	r3, [r3, #28]
 8008eda:	2b01      	cmp	r3, #1
 8008edc:	d101      	bne.n	8008ee2 <BSP_SD_GetCardState+0x12>
 8008ede:	2302      	movs	r3, #2
 8008ee0:	e011      	b.n	8008f06 <BSP_SD_GetCardState+0x36>
 8008ee2:	4b0b      	ldr	r3, [pc, #44]	; (8008f10 <BSP_SD_GetCardState+0x40>)
 8008ee4:	2201      	movs	r2, #1
 8008ee6:	771a      	strb	r2, [r3, #28]
  if (HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER)
 8008ee8:	4809      	ldr	r0, [pc, #36]	; (8008f10 <BSP_SD_GetCardState+0x40>)
 8008eea:	f7fd faba 	bl	8006462 <HAL_SD_GetCardState>
 8008eee:	4603      	mov	r3, r0
 8008ef0:	2b04      	cmp	r3, #4
 8008ef2:	d102      	bne.n	8008efa <BSP_SD_GetCardState+0x2a>
    sd_state = HAL_OK;
 8008ef4:	2300      	movs	r3, #0
 8008ef6:	71fb      	strb	r3, [r7, #7]
 8008ef8:	e001      	b.n	8008efe <BSP_SD_GetCardState+0x2e>
  else
    sd_state = HAL_ERROR;
 8008efa:	2301      	movs	r3, #1
 8008efc:	71fb      	strb	r3, [r7, #7]
  __HAL_UNLOCK(&hsd);
 8008efe:	4b04      	ldr	r3, [pc, #16]	; (8008f10 <BSP_SD_GetCardState+0x40>)
 8008f00:	2200      	movs	r2, #0
 8008f02:	771a      	strb	r2, [r3, #28]
  
  return sd_state;
 8008f04:	79fb      	ldrb	r3, [r7, #7]
}
 8008f06:	4618      	mov	r0, r3
 8008f08:	3708      	adds	r7, #8
 8008f0a:	46bd      	mov	sp, r7
 8008f0c:	bd80      	pop	{r7, pc}
 8008f0e:	bf00      	nop
 8008f10:	20000394 	.word	0x20000394

08008f14 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None 
  */
void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 8008f14:	b580      	push	{r7, lr}
 8008f16:	b082      	sub	sp, #8
 8008f18:	af00      	add	r7, sp, #0
 8008f1a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
 8008f1c:	b672      	cpsid	i
}
 8008f1e:	bf00      	nop
  /* Get SD card Information */
    __disable_irq();
    HAL_SD_GetCardInfo(&hsd, CardInfo);
 8008f20:	6879      	ldr	r1, [r7, #4]
 8008f22:	4804      	ldr	r0, [pc, #16]	; (8008f34 <BSP_SD_GetCardInfo+0x20>)
 8008f24:	f7fd f9f5 	bl	8006312 <HAL_SD_GetCardInfo>
  __ASM volatile ("cpsie i" : : : "memory");
 8008f28:	b662      	cpsie	i
}
 8008f2a:	bf00      	nop
    __enable_irq();
}
 8008f2c:	bf00      	nop
 8008f2e:	3708      	adds	r7, #8
 8008f30:	46bd      	mov	sp, r7
 8008f32:	bd80      	pop	{r7, pc}
 8008f34:	20000394 	.word	0x20000394

08008f38 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
uint8_t BSP_SD_IsDetected(void)
{
 8008f38:	b480      	push	{r7}
 8008f3a:	b083      	sub	sp, #12
 8008f3c:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 8008f3e:	2301      	movs	r3, #1
 8008f40:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN 1 */
  /* user code can be inserted here */
  /* USER CODE END 1 */    	

  return status;
 8008f42:	79fb      	ldrb	r3, [r7, #7]
 8008f44:	b2db      	uxtb	r3, r3
}
 8008f46:	4618      	mov	r0, r3
 8008f48:	370c      	adds	r7, #12
 8008f4a:	46bd      	mov	sp, r7
 8008f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f50:	4770      	bx	lr
	...

08008f54 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */    

void MX_FATFS_Init(void) 
{
 8008f54:	b580      	push	{r7, lr}
 8008f56:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver((Diskio_drvTypeDef*)&SD_Driver, SD_Path);
 8008f58:	4904      	ldr	r1, [pc, #16]	; (8008f6c <MX_FATFS_Init+0x18>)
 8008f5a:	4805      	ldr	r0, [pc, #20]	; (8008f70 <MX_FATFS_Init+0x1c>)
 8008f5c:	f000 fc3c 	bl	80097d8 <FATFS_LinkDriver>
 8008f60:	4603      	mov	r3, r0
 8008f62:	461a      	mov	r2, r3
 8008f64:	4b03      	ldr	r3, [pc, #12]	; (8008f74 <MX_FATFS_Init+0x20>)
 8008f66:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */     
  /* USER CODE END Init */
}
 8008f68:	bf00      	nop
 8008f6a:	bd80      	pop	{r7, pc}
 8008f6c:	200007d4 	.word	0x200007d4
 8008f70:	0800f4f4 	.word	0x0800f4f4
 8008f74:	200007d0 	.word	0x200007d0

08008f78 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used 
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 8008f78:	b580      	push	{r7, lr}
 8008f7a:	b082      	sub	sp, #8
 8008f7c:	af00      	add	r7, sp, #0
 8008f7e:	4603      	mov	r3, r0
 8008f80:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 8008f82:	4b0b      	ldr	r3, [pc, #44]	; (8008fb0 <SD_initialize+0x38>)
 8008f84:	2201      	movs	r2, #1
 8008f86:	701a      	strb	r2, [r3, #0]
  
  /* Configure the uSD device */
  if(BSP_SD_Init() == MSD_OK)
 8008f88:	f7ff ff32 	bl	8008df0 <BSP_SD_Init>
 8008f8c:	4603      	mov	r3, r0
 8008f8e:	2b00      	cmp	r3, #0
 8008f90:	d107      	bne.n	8008fa2 <SD_initialize+0x2a>
  {
    Stat &= ~STA_NOINIT;
 8008f92:	4b07      	ldr	r3, [pc, #28]	; (8008fb0 <SD_initialize+0x38>)
 8008f94:	781b      	ldrb	r3, [r3, #0]
 8008f96:	b2db      	uxtb	r3, r3
 8008f98:	f023 0301 	bic.w	r3, r3, #1
 8008f9c:	b2da      	uxtb	r2, r3
 8008f9e:	4b04      	ldr	r3, [pc, #16]	; (8008fb0 <SD_initialize+0x38>)
 8008fa0:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 8008fa2:	4b03      	ldr	r3, [pc, #12]	; (8008fb0 <SD_initialize+0x38>)
 8008fa4:	781b      	ldrb	r3, [r3, #0]
 8008fa6:	b2db      	uxtb	r3, r3
}
 8008fa8:	4618      	mov	r0, r3
 8008faa:	3708      	adds	r7, #8
 8008fac:	46bd      	mov	sp, r7
 8008fae:	bd80      	pop	{r7, pc}
 8008fb0:	20000010 	.word	0x20000010

08008fb4 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 8008fb4:	b580      	push	{r7, lr}
 8008fb6:	b082      	sub	sp, #8
 8008fb8:	af00      	add	r7, sp, #0
 8008fba:	4603      	mov	r3, r0
 8008fbc:	71fb      	strb	r3, [r7, #7]
  
  if(BSP_SD_GetCardState() != SD_TRANSFER_BUSY)
 8008fbe:	f7ff ff87 	bl	8008ed0 <BSP_SD_GetCardState>
 8008fc2:	4603      	mov	r3, r0
 8008fc4:	2b01      	cmp	r3, #1
 8008fc6:	d008      	beq.n	8008fda <SD_status+0x26>
    Stat &= ~STA_BUSY;
 8008fc8:	4b0b      	ldr	r3, [pc, #44]	; (8008ff8 <SD_status+0x44>)
 8008fca:	781b      	ldrb	r3, [r3, #0]
 8008fcc:	b2db      	uxtb	r3, r3
 8008fce:	f023 0308 	bic.w	r3, r3, #8
 8008fd2:	b2da      	uxtb	r2, r3
 8008fd4:	4b08      	ldr	r3, [pc, #32]	; (8008ff8 <SD_status+0x44>)
 8008fd6:	701a      	strb	r2, [r3, #0]
 8008fd8:	e007      	b.n	8008fea <SD_status+0x36>
  else
    Stat |= STA_BUSY;
 8008fda:	4b07      	ldr	r3, [pc, #28]	; (8008ff8 <SD_status+0x44>)
 8008fdc:	781b      	ldrb	r3, [r3, #0]
 8008fde:	b2db      	uxtb	r3, r3
 8008fe0:	f043 0308 	orr.w	r3, r3, #8
 8008fe4:	b2da      	uxtb	r2, r3
 8008fe6:	4b04      	ldr	r3, [pc, #16]	; (8008ff8 <SD_status+0x44>)
 8008fe8:	701a      	strb	r2, [r3, #0]
  
  return Stat;
 8008fea:	4b03      	ldr	r3, [pc, #12]	; (8008ff8 <SD_status+0x44>)
 8008fec:	781b      	ldrb	r3, [r3, #0]
 8008fee:	b2db      	uxtb	r3, r3
}
 8008ff0:	4618      	mov	r0, r3
 8008ff2:	3708      	adds	r7, #8
 8008ff4:	46bd      	mov	sp, r7
 8008ff6:	bd80      	pop	{r7, pc}
 8008ff8:	20000010 	.word	0x20000010

08008ffc <SD_read>:
  */
    
#define MMC_RDWR_TRIES       20
#define MMC_STATUS_TRIES     500
DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8008ffc:	b580      	push	{r7, lr}
 8008ffe:	b086      	sub	sp, #24
 8009000:	af00      	add	r7, sp, #0
 8009002:	60b9      	str	r1, [r7, #8]
 8009004:	607a      	str	r2, [r7, #4]
 8009006:	603b      	str	r3, [r7, #0]
 8009008:	4603      	mov	r3, r0
 800900a:	73fb      	strb	r3, [r7, #15]
  uint32_t timeout = MMC_RDWR_TRIES;
 800900c:	2314      	movs	r3, #20
 800900e:	617b      	str	r3, [r7, #20]

  while (BSP_SD_ReadBlocks((uint32_t*)buff, (uint32_t) (sector), count, SD_DATATIMEOUT) != HAL_OK)
 8009010:	e009      	b.n	8009026 <SD_read+0x2a>
  {
    if (timeout-- == 0)
 8009012:	697b      	ldr	r3, [r7, #20]
 8009014:	1e5a      	subs	r2, r3, #1
 8009016:	617a      	str	r2, [r7, #20]
 8009018:	2b00      	cmp	r3, #0
 800901a:	d101      	bne.n	8009020 <SD_read+0x24>
    {
      return RES_ERROR;
 800901c:	2301      	movs	r3, #1
 800901e:	e020      	b.n	8009062 <SD_read+0x66>
    }
    osDelay(1);
 8009020:	2001      	movs	r0, #1
 8009022:	f000 fc50 	bl	80098c6 <osDelay>
  while (BSP_SD_ReadBlocks((uint32_t*)buff, (uint32_t) (sector), count, SD_DATATIMEOUT) != HAL_OK)
 8009026:	f241 3388 	movw	r3, #5000	; 0x1388
 800902a:	683a      	ldr	r2, [r7, #0]
 800902c:	6879      	ldr	r1, [r7, #4]
 800902e:	68b8      	ldr	r0, [r7, #8]
 8009030:	f7ff ff04 	bl	8008e3c <BSP_SD_ReadBlocks>
 8009034:	4603      	mov	r3, r0
 8009036:	2b00      	cmp	r3, #0
 8009038:	d1eb      	bne.n	8009012 <SD_read+0x16>
  }
  timeout = MMC_STATUS_TRIES;
 800903a:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800903e:	617b      	str	r3, [r7, #20]
  while (BSP_SD_GetCardState() != HAL_OK)
 8009040:	e009      	b.n	8009056 <SD_read+0x5a>
  {
    if (timeout-- == 0)
 8009042:	697b      	ldr	r3, [r7, #20]
 8009044:	1e5a      	subs	r2, r3, #1
 8009046:	617a      	str	r2, [r7, #20]
 8009048:	2b00      	cmp	r3, #0
 800904a:	d101      	bne.n	8009050 <SD_read+0x54>
    {
      return RES_ERROR;
 800904c:	2301      	movs	r3, #1
 800904e:	e008      	b.n	8009062 <SD_read+0x66>
    }
    osDelay(1);
 8009050:	2001      	movs	r0, #1
 8009052:	f000 fc38 	bl	80098c6 <osDelay>
  while (BSP_SD_GetCardState() != HAL_OK)
 8009056:	f7ff ff3b 	bl	8008ed0 <BSP_SD_GetCardState>
 800905a:	4603      	mov	r3, r0
 800905c:	2b00      	cmp	r3, #0
 800905e:	d1f0      	bne.n	8009042 <SD_read+0x46>
  }
  return RES_OK;
 8009060:	2300      	movs	r3, #0
}
 8009062:	4618      	mov	r0, r3
 8009064:	3718      	adds	r7, #24
 8009066:	46bd      	mov	sp, r7
 8009068:	bd80      	pop	{r7, pc}

0800906a <SD_write>:
  * @param  count: Number of sectors to write (1..128)
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1
DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800906a:	b580      	push	{r7, lr}
 800906c:	b086      	sub	sp, #24
 800906e:	af00      	add	r7, sp, #0
 8009070:	60b9      	str	r1, [r7, #8]
 8009072:	607a      	str	r2, [r7, #4]
 8009074:	603b      	str	r3, [r7, #0]
 8009076:	4603      	mov	r3, r0
 8009078:	73fb      	strb	r3, [r7, #15]
  uint32_t timeout = MMC_RDWR_TRIES;
 800907a:	2314      	movs	r3, #20
 800907c:	617b      	str	r3, [r7, #20]

  while (BSP_SD_WriteBlocks((uint32_t*)buff, (uint32_t)(sector), count, SD_DATATIMEOUT) != HAL_OK)
 800907e:	e009      	b.n	8009094 <SD_write+0x2a>
  {
    if (timeout-- == 0)
 8009080:	697b      	ldr	r3, [r7, #20]
 8009082:	1e5a      	subs	r2, r3, #1
 8009084:	617a      	str	r2, [r7, #20]
 8009086:	2b00      	cmp	r3, #0
 8009088:	d101      	bne.n	800908e <SD_write+0x24>
    {
      return RES_ERROR;
 800908a:	2301      	movs	r3, #1
 800908c:	e020      	b.n	80090d0 <SD_write+0x66>
    }
    osDelay(1);
 800908e:	2001      	movs	r0, #1
 8009090:	f000 fc19 	bl	80098c6 <osDelay>
  while (BSP_SD_WriteBlocks((uint32_t*)buff, (uint32_t)(sector), count, SD_DATATIMEOUT) != HAL_OK)
 8009094:	f241 3388 	movw	r3, #5000	; 0x1388
 8009098:	683a      	ldr	r2, [r7, #0]
 800909a:	6879      	ldr	r1, [r7, #4]
 800909c:	68b8      	ldr	r0, [r7, #8]
 800909e:	f7ff fef1 	bl	8008e84 <BSP_SD_WriteBlocks>
 80090a2:	4603      	mov	r3, r0
 80090a4:	2b00      	cmp	r3, #0
 80090a6:	d1eb      	bne.n	8009080 <SD_write+0x16>
  }
  timeout = MMC_STATUS_TRIES;
 80090a8:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80090ac:	617b      	str	r3, [r7, #20]
  while(BSP_SD_GetCardState() != HAL_OK)
 80090ae:	e009      	b.n	80090c4 <SD_write+0x5a>
  {
    if (timeout-- == 0)
 80090b0:	697b      	ldr	r3, [r7, #20]
 80090b2:	1e5a      	subs	r2, r3, #1
 80090b4:	617a      	str	r2, [r7, #20]
 80090b6:	2b00      	cmp	r3, #0
 80090b8:	d101      	bne.n	80090be <SD_write+0x54>
    {
      return RES_ERROR;
 80090ba:	2301      	movs	r3, #1
 80090bc:	e008      	b.n	80090d0 <SD_write+0x66>
    }
    osDelay(1);
 80090be:	2001      	movs	r0, #1
 80090c0:	f000 fc01 	bl	80098c6 <osDelay>
  while(BSP_SD_GetCardState() != HAL_OK)
 80090c4:	f7ff ff04 	bl	8008ed0 <BSP_SD_GetCardState>
 80090c8:	4603      	mov	r3, r0
 80090ca:	2b00      	cmp	r3, #0
 80090cc:	d1f0      	bne.n	80090b0 <SD_write+0x46>
  }    
  return RES_OK;
 80090ce:	2300      	movs	r3, #0
}
 80090d0:	4618      	mov	r0, r3
 80090d2:	3718      	adds	r7, #24
 80090d4:	46bd      	mov	sp, r7
 80090d6:	bd80      	pop	{r7, pc}

080090d8 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 80090d8:	b580      	push	{r7, lr}
 80090da:	b08c      	sub	sp, #48	; 0x30
 80090dc:	af00      	add	r7, sp, #0
 80090de:	4603      	mov	r3, r0
 80090e0:	603a      	str	r2, [r7, #0]
 80090e2:	71fb      	strb	r3, [r7, #7]
 80090e4:	460b      	mov	r3, r1
 80090e6:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 80090e8:	2301      	movs	r3, #1
 80090ea:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;
  
  if (Stat & STA_NOINIT) 
 80090ee:	4b24      	ldr	r3, [pc, #144]	; (8009180 <SD_ioctl+0xa8>)
 80090f0:	781b      	ldrb	r3, [r3, #0]
 80090f2:	b2db      	uxtb	r3, r3
 80090f4:	f003 0301 	and.w	r3, r3, #1
 80090f8:	2b00      	cmp	r3, #0
 80090fa:	d001      	beq.n	8009100 <SD_ioctl+0x28>
    return RES_NOTRDY;
 80090fc:	2303      	movs	r3, #3
 80090fe:	e03b      	b.n	8009178 <SD_ioctl+0xa0>
  
  switch (cmd)
 8009100:	79bb      	ldrb	r3, [r7, #6]
 8009102:	2b03      	cmp	r3, #3
 8009104:	d833      	bhi.n	800916e <SD_ioctl+0x96>
 8009106:	a201      	add	r2, pc, #4	; (adr r2, 800910c <SD_ioctl+0x34>)
 8009108:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800910c:	0800911d 	.word	0x0800911d
 8009110:	08009125 	.word	0x08009125
 8009114:	0800913d 	.word	0x0800913d
 8009118:	08009157 	.word	0x08009157
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800911c:	2300      	movs	r3, #0
 800911e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8009122:	e027      	b.n	8009174 <SD_ioctl+0x9c>
  
  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 8009124:	f107 030c 	add.w	r3, r7, #12
 8009128:	4618      	mov	r0, r3
 800912a:	f7ff fef3 	bl	8008f14 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800912e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009130:	683b      	ldr	r3, [r7, #0]
 8009132:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8009134:	2300      	movs	r3, #0
 8009136:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800913a:	e01b      	b.n	8009174 <SD_ioctl+0x9c>
  
  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800913c:	f107 030c 	add.w	r3, r7, #12
 8009140:	4618      	mov	r0, r3
 8009142:	f7ff fee7 	bl	8008f14 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 8009146:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009148:	b29a      	uxth	r2, r3
 800914a:	683b      	ldr	r3, [r7, #0]
 800914c:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800914e:	2300      	movs	r3, #0
 8009150:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8009154:	e00e      	b.n	8009174 <SD_ioctl+0x9c>
  
  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8009156:	f107 030c 	add.w	r3, r7, #12
 800915a:	4618      	mov	r0, r3
 800915c:	f7ff feda 	bl	8008f14 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize;
 8009160:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009162:	683b      	ldr	r3, [r7, #0]
 8009164:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8009166:	2300      	movs	r3, #0
 8009168:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800916c:	e002      	b.n	8009174 <SD_ioctl+0x9c>
  
  default:
    res = RES_PARERR;
 800916e:	2304      	movs	r3, #4
 8009170:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }
  
  return res;
 8009174:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8009178:	4618      	mov	r0, r3
 800917a:	3730      	adds	r7, #48	; 0x30
 800917c:	46bd      	mov	sp, r7
 800917e:	bd80      	pop	{r7, pc}
 8009180:	20000010 	.word	0x20000010

08009184 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8009184:	b580      	push	{r7, lr}
 8009186:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8009188:	2003      	movs	r0, #3
 800918a:	f7f9 fff5 	bl	8003178 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 800918e:	2200      	movs	r2, #0
 8009190:	2100      	movs	r1, #0
 8009192:	f06f 000b 	mvn.w	r0, #11
 8009196:	f7f9 fffa 	bl	800318e <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 800919a:	2200      	movs	r2, #0
 800919c:	2100      	movs	r1, #0
 800919e:	f06f 000a 	mvn.w	r0, #10
 80091a2:	f7f9 fff4 	bl	800318e <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 80091a6:	2200      	movs	r2, #0
 80091a8:	2100      	movs	r1, #0
 80091aa:	f06f 0009 	mvn.w	r0, #9
 80091ae:	f7f9 ffee 	bl	800318e <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 80091b2:	2200      	movs	r2, #0
 80091b4:	2100      	movs	r1, #0
 80091b6:	f06f 0004 	mvn.w	r0, #4
 80091ba:	f7f9 ffe8 	bl	800318e <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 80091be:	2200      	movs	r2, #0
 80091c0:	2100      	movs	r1, #0
 80091c2:	f06f 0003 	mvn.w	r0, #3
 80091c6:	f7f9 ffe2 	bl	800318e <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80091ca:	2200      	movs	r2, #0
 80091cc:	210f      	movs	r1, #15
 80091ce:	f06f 0001 	mvn.w	r0, #1
 80091d2:	f7f9 ffdc 	bl	800318e <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 15, 0);
 80091d6:	2200      	movs	r2, #0
 80091d8:	210f      	movs	r1, #15
 80091da:	f04f 30ff 	mov.w	r0, #4294967295
 80091de:	f7f9 ffd6 	bl	800318e <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80091e2:	bf00      	nop
 80091e4:	bd80      	pop	{r7, pc}
	...

080091e8 <HAL_I2C_MspInit>:
  /* USER CODE END CAN1_MspDeInit 1 */

}

void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80091e8:	b580      	push	{r7, lr}
 80091ea:	b08a      	sub	sp, #40	; 0x28
 80091ec:	af00      	add	r7, sp, #0
 80091ee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hi2c->Instance==I2C1)
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	681b      	ldr	r3, [r3, #0]
 80091f4:	4a37      	ldr	r2, [pc, #220]	; (80092d4 <HAL_I2C_MspInit+0xec>)
 80091f6:	4293      	cmp	r3, r2
 80091f8:	d11f      	bne.n	800923a <HAL_I2C_MspInit+0x52>
  
    /**I2C1 GPIO Configuration    
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = SYS_SCL_Pin|SYS_SDA_Pin;
 80091fa:	f44f 7340 	mov.w	r3, #768	; 0x300
 80091fe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8009200:	2312      	movs	r3, #18
 8009202:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8009204:	2301      	movs	r3, #1
 8009206:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009208:	2303      	movs	r3, #3
 800920a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800920c:	2304      	movs	r3, #4
 800920e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8009210:	f107 0314 	add.w	r3, r7, #20
 8009214:	4619      	mov	r1, r3
 8009216:	4830      	ldr	r0, [pc, #192]	; (80092d8 <HAL_I2C_MspInit+0xf0>)
 8009218:	f7fa f9bc 	bl	8003594 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800921c:	2300      	movs	r3, #0
 800921e:	613b      	str	r3, [r7, #16]
 8009220:	4b2e      	ldr	r3, [pc, #184]	; (80092dc <HAL_I2C_MspInit+0xf4>)
 8009222:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009224:	4a2d      	ldr	r2, [pc, #180]	; (80092dc <HAL_I2C_MspInit+0xf4>)
 8009226:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800922a:	6413      	str	r3, [r2, #64]	; 0x40
 800922c:	4b2b      	ldr	r3, [pc, #172]	; (80092dc <HAL_I2C_MspInit+0xf4>)
 800922e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009230:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8009234:	613b      	str	r3, [r7, #16]
 8009236:	693b      	ldr	r3, [r7, #16]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8009238:	e048      	b.n	80092cc <HAL_I2C_MspInit+0xe4>
  else if(hi2c->Instance==I2C2)
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	681b      	ldr	r3, [r3, #0]
 800923e:	4a28      	ldr	r2, [pc, #160]	; (80092e0 <HAL_I2C_MspInit+0xf8>)
 8009240:	4293      	cmp	r3, r2
 8009242:	d11f      	bne.n	8009284 <HAL_I2C_MspInit+0x9c>
    GPIO_InitStruct.Pin = SEN_SCL_Pin|SEN_SDA_Pin;
 8009244:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8009248:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800924a:	2312      	movs	r3, #18
 800924c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800924e:	2301      	movs	r3, #1
 8009250:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009252:	2303      	movs	r3, #3
 8009254:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8009256:	2304      	movs	r3, #4
 8009258:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800925a:	f107 0314 	add.w	r3, r7, #20
 800925e:	4619      	mov	r1, r3
 8009260:	481d      	ldr	r0, [pc, #116]	; (80092d8 <HAL_I2C_MspInit+0xf0>)
 8009262:	f7fa f997 	bl	8003594 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8009266:	2300      	movs	r3, #0
 8009268:	60fb      	str	r3, [r7, #12]
 800926a:	4b1c      	ldr	r3, [pc, #112]	; (80092dc <HAL_I2C_MspInit+0xf4>)
 800926c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800926e:	4a1b      	ldr	r2, [pc, #108]	; (80092dc <HAL_I2C_MspInit+0xf4>)
 8009270:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8009274:	6413      	str	r3, [r2, #64]	; 0x40
 8009276:	4b19      	ldr	r3, [pc, #100]	; (80092dc <HAL_I2C_MspInit+0xf4>)
 8009278:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800927a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800927e:	60fb      	str	r3, [r7, #12]
 8009280:	68fb      	ldr	r3, [r7, #12]
}
 8009282:	e023      	b.n	80092cc <HAL_I2C_MspInit+0xe4>
  else if(hi2c->Instance==I2C3)
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	681b      	ldr	r3, [r3, #0]
 8009288:	4a16      	ldr	r2, [pc, #88]	; (80092e4 <HAL_I2C_MspInit+0xfc>)
 800928a:	4293      	cmp	r3, r2
 800928c:	d11e      	bne.n	80092cc <HAL_I2C_MspInit+0xe4>
    GPIO_InitStruct.Pin = PAY_SCL_Pin|PAY_SDA_Pin;
 800928e:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8009292:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8009294:	2312      	movs	r3, #18
 8009296:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8009298:	2301      	movs	r3, #1
 800929a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800929c:	2303      	movs	r3, #3
 800929e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80092a0:	2304      	movs	r3, #4
 80092a2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80092a4:	f107 0314 	add.w	r3, r7, #20
 80092a8:	4619      	mov	r1, r3
 80092aa:	480f      	ldr	r0, [pc, #60]	; (80092e8 <HAL_I2C_MspInit+0x100>)
 80092ac:	f7fa f972 	bl	8003594 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 80092b0:	2300      	movs	r3, #0
 80092b2:	60bb      	str	r3, [r7, #8]
 80092b4:	4b09      	ldr	r3, [pc, #36]	; (80092dc <HAL_I2C_MspInit+0xf4>)
 80092b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80092b8:	4a08      	ldr	r2, [pc, #32]	; (80092dc <HAL_I2C_MspInit+0xf4>)
 80092ba:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80092be:	6413      	str	r3, [r2, #64]	; 0x40
 80092c0:	4b06      	ldr	r3, [pc, #24]	; (80092dc <HAL_I2C_MspInit+0xf4>)
 80092c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80092c4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80092c8:	60bb      	str	r3, [r7, #8]
 80092ca:	68bb      	ldr	r3, [r7, #8]
}
 80092cc:	bf00      	nop
 80092ce:	3728      	adds	r7, #40	; 0x28
 80092d0:	46bd      	mov	sp, r7
 80092d2:	bd80      	pop	{r7, pc}
 80092d4:	40005400 	.word	0x40005400
 80092d8:	40020400 	.word	0x40020400
 80092dc:	40023800 	.word	0x40023800
 80092e0:	40005800 	.word	0x40005800
 80092e4:	40005c00 	.word	0x40005c00
 80092e8:	40021c00 	.word	0x40021c00

080092ec <HAL_SD_MspInit>:
  /* USER CODE END RTC_MspDeInit 1 */

}

void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 80092ec:	b580      	push	{r7, lr}
 80092ee:	b088      	sub	sp, #32
 80092f0:	af00      	add	r7, sp, #0
 80092f2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hsd->Instance==SDIO)
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	681b      	ldr	r3, [r3, #0]
 80092f8:	4a1e      	ldr	r2, [pc, #120]	; (8009374 <HAL_SD_MspInit+0x88>)
 80092fa:	4293      	cmp	r3, r2
 80092fc:	d136      	bne.n	800936c <HAL_SD_MspInit+0x80>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 80092fe:	2300      	movs	r3, #0
 8009300:	60bb      	str	r3, [r7, #8]
 8009302:	4b1d      	ldr	r3, [pc, #116]	; (8009378 <HAL_SD_MspInit+0x8c>)
 8009304:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009306:	4a1c      	ldr	r2, [pc, #112]	; (8009378 <HAL_SD_MspInit+0x8c>)
 8009308:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800930c:	6453      	str	r3, [r2, #68]	; 0x44
 800930e:	4b1a      	ldr	r3, [pc, #104]	; (8009378 <HAL_SD_MspInit+0x8c>)
 8009310:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009312:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009316:	60bb      	str	r3, [r7, #8]
 8009318:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11 
 800931a:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 800931e:	60fb      	str	r3, [r7, #12]
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009320:	2302      	movs	r3, #2
 8009322:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009324:	2300      	movs	r3, #0
 8009326:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009328:	2303      	movs	r3, #3
 800932a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 800932c:	230c      	movs	r3, #12
 800932e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8009330:	f107 030c 	add.w	r3, r7, #12
 8009334:	4619      	mov	r1, r3
 8009336:	4811      	ldr	r0, [pc, #68]	; (800937c <HAL_SD_MspInit+0x90>)
 8009338:	f7fa f92c 	bl	8003594 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800933c:	2304      	movs	r3, #4
 800933e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009340:	2302      	movs	r3, #2
 8009342:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009344:	2300      	movs	r3, #0
 8009346:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009348:	2303      	movs	r3, #3
 800934a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 800934c:	230c      	movs	r3, #12
 800934e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8009350:	f107 030c 	add.w	r3, r7, #12
 8009354:	4619      	mov	r1, r3
 8009356:	480a      	ldr	r0, [pc, #40]	; (8009380 <HAL_SD_MspInit+0x94>)
 8009358:	f7fa f91c 	bl	8003594 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(SDIO_IRQn, USER_INT_PRIORITY, 0);
 800935c:	2200      	movs	r2, #0
 800935e:	2106      	movs	r1, #6
 8009360:	2031      	movs	r0, #49	; 0x31
 8009362:	f7f9 ff14 	bl	800318e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 8009366:	2031      	movs	r0, #49	; 0x31
 8009368:	f7f9 ff2d 	bl	80031c6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 800936c:	bf00      	nop
 800936e:	3720      	adds	r7, #32
 8009370:	46bd      	mov	sp, r7
 8009372:	bd80      	pop	{r7, pc}
 8009374:	40012c00 	.word	0x40012c00
 8009378:	40023800 	.word	0x40023800
 800937c:	40020800 	.word	0x40020800
 8009380:	40020c00 	.word	0x40020c00

08009384 <HAL_TIM_Base_MspInit>:
  }

}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8009384:	b480      	push	{r7}
 8009386:	b085      	sub	sp, #20
 8009388:	af00      	add	r7, sp, #0
 800938a:	6078      	str	r0, [r7, #4]

  if(htim_base->Instance==TIM5)
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	681b      	ldr	r3, [r3, #0]
 8009390:	4a0b      	ldr	r2, [pc, #44]	; (80093c0 <HAL_TIM_Base_MspInit+0x3c>)
 8009392:	4293      	cmp	r3, r2
 8009394:	d10d      	bne.n	80093b2 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM5_MspInit 0 */

  /* USER CODE END TIM5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 8009396:	2300      	movs	r3, #0
 8009398:	60fb      	str	r3, [r7, #12]
 800939a:	4b0a      	ldr	r3, [pc, #40]	; (80093c4 <HAL_TIM_Base_MspInit+0x40>)
 800939c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800939e:	4a09      	ldr	r2, [pc, #36]	; (80093c4 <HAL_TIM_Base_MspInit+0x40>)
 80093a0:	f043 0308 	orr.w	r3, r3, #8
 80093a4:	6413      	str	r3, [r2, #64]	; 0x40
 80093a6:	4b07      	ldr	r3, [pc, #28]	; (80093c4 <HAL_TIM_Base_MspInit+0x40>)
 80093a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80093aa:	f003 0308 	and.w	r3, r3, #8
 80093ae:	60fb      	str	r3, [r7, #12]
 80093b0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 80093b2:	bf00      	nop
 80093b4:	3714      	adds	r7, #20
 80093b6:	46bd      	mov	sp, r7
 80093b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093bc:	4770      	bx	lr
 80093be:	bf00      	nop
 80093c0:	40000c00 	.word	0x40000c00
 80093c4:	40023800 	.word	0x40023800

080093c8 <HAL_UART_MspInit>:
  /* USER CODE END TIM5_MspDeInit 1 */

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80093c8:	b580      	push	{r7, lr}
 80093ca:	b08a      	sub	sp, #40	; 0x28
 80093cc:	af00      	add	r7, sp, #0
 80093ce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==UART4)
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	681b      	ldr	r3, [r3, #0]
 80093d4:	4a42      	ldr	r2, [pc, #264]	; (80094e0 <HAL_UART_MspInit+0x118>)
 80093d6:	4293      	cmp	r3, r2
 80093d8:	d126      	bne.n	8009428 <HAL_UART_MspInit+0x60>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 80093da:	2300      	movs	r3, #0
 80093dc:	613b      	str	r3, [r7, #16]
 80093de:	4b41      	ldr	r3, [pc, #260]	; (80094e4 <HAL_UART_MspInit+0x11c>)
 80093e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80093e2:	4a40      	ldr	r2, [pc, #256]	; (80094e4 <HAL_UART_MspInit+0x11c>)
 80093e4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80093e8:	6413      	str	r3, [r2, #64]	; 0x40
 80093ea:	4b3e      	ldr	r3, [pc, #248]	; (80094e4 <HAL_UART_MspInit+0x11c>)
 80093ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80093ee:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80093f2:	613b      	str	r3, [r7, #16]
 80093f4:	693b      	ldr	r3, [r7, #16]
  
    /**UART4 GPIO Configuration    
    PA0/WKUP     ------> UART4_TX
    PA1     ------> UART4_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80093f6:	2303      	movs	r3, #3
 80093f8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80093fa:	2302      	movs	r3, #2
 80093fc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80093fe:	2301      	movs	r3, #1
 8009400:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009402:	2303      	movs	r3, #3
 8009404:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8009406:	2308      	movs	r3, #8
 8009408:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800940a:	f107 0314 	add.w	r3, r7, #20
 800940e:	4619      	mov	r1, r3
 8009410:	4835      	ldr	r0, [pc, #212]	; (80094e8 <HAL_UART_MspInit+0x120>)
 8009412:	f7fa f8bf 	bl	8003594 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(UART4_IRQn, USER_INT_PRIORITY, 0);
 8009416:	2200      	movs	r2, #0
 8009418:	2106      	movs	r1, #6
 800941a:	2034      	movs	r0, #52	; 0x34
 800941c:	f7f9 feb7 	bl	800318e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8009420:	2034      	movs	r0, #52	; 0x34
 8009422:	f7f9 fed0 	bl	80031c6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8009426:	e057      	b.n	80094d8 <HAL_UART_MspInit+0x110>
  else if(huart->Instance==USART1)
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	681b      	ldr	r3, [r3, #0]
 800942c:	4a2f      	ldr	r2, [pc, #188]	; (80094ec <HAL_UART_MspInit+0x124>)
 800942e:	4293      	cmp	r3, r2
 8009430:	d127      	bne.n	8009482 <HAL_UART_MspInit+0xba>
    __HAL_RCC_USART1_CLK_ENABLE();
 8009432:	2300      	movs	r3, #0
 8009434:	60fb      	str	r3, [r7, #12]
 8009436:	4b2b      	ldr	r3, [pc, #172]	; (80094e4 <HAL_UART_MspInit+0x11c>)
 8009438:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800943a:	4a2a      	ldr	r2, [pc, #168]	; (80094e4 <HAL_UART_MspInit+0x11c>)
 800943c:	f043 0310 	orr.w	r3, r3, #16
 8009440:	6453      	str	r3, [r2, #68]	; 0x44
 8009442:	4b28      	ldr	r3, [pc, #160]	; (80094e4 <HAL_UART_MspInit+0x11c>)
 8009444:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009446:	f003 0310 	and.w	r3, r3, #16
 800944a:	60fb      	str	r3, [r7, #12]
 800944c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800944e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8009452:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009454:	2302      	movs	r3, #2
 8009456:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8009458:	2301      	movs	r3, #1
 800945a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800945c:	2303      	movs	r3, #3
 800945e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8009460:	2307      	movs	r3, #7
 8009462:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009464:	f107 0314 	add.w	r3, r7, #20
 8009468:	4619      	mov	r1, r3
 800946a:	481f      	ldr	r0, [pc, #124]	; (80094e8 <HAL_UART_MspInit+0x120>)
 800946c:	f7fa f892 	bl	8003594 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, USER_INT_PRIORITY, 0);
 8009470:	2200      	movs	r2, #0
 8009472:	2106      	movs	r1, #6
 8009474:	2025      	movs	r0, #37	; 0x25
 8009476:	f7f9 fe8a 	bl	800318e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);    
 800947a:	2025      	movs	r0, #37	; 0x25
 800947c:	f7f9 fea3 	bl	80031c6 <HAL_NVIC_EnableIRQ>
}
 8009480:	e02a      	b.n	80094d8 <HAL_UART_MspInit+0x110>
  else if(huart->Instance==USART6)
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	681b      	ldr	r3, [r3, #0]
 8009486:	4a1a      	ldr	r2, [pc, #104]	; (80094f0 <HAL_UART_MspInit+0x128>)
 8009488:	4293      	cmp	r3, r2
 800948a:	d125      	bne.n	80094d8 <HAL_UART_MspInit+0x110>
    __HAL_RCC_USART6_CLK_ENABLE();
 800948c:	2300      	movs	r3, #0
 800948e:	60bb      	str	r3, [r7, #8]
 8009490:	4b14      	ldr	r3, [pc, #80]	; (80094e4 <HAL_UART_MspInit+0x11c>)
 8009492:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009494:	4a13      	ldr	r2, [pc, #76]	; (80094e4 <HAL_UART_MspInit+0x11c>)
 8009496:	f043 0320 	orr.w	r3, r3, #32
 800949a:	6453      	str	r3, [r2, #68]	; 0x44
 800949c:	4b11      	ldr	r3, [pc, #68]	; (80094e4 <HAL_UART_MspInit+0x11c>)
 800949e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80094a0:	f003 0320 	and.w	r3, r3, #32
 80094a4:	60bb      	str	r3, [r7, #8]
 80094a6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = PAY_TX_Pin|PAY_RX_Pin;
 80094a8:	23c0      	movs	r3, #192	; 0xc0
 80094aa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80094ac:	2302      	movs	r3, #2
 80094ae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80094b0:	2301      	movs	r3, #1
 80094b2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80094b4:	2303      	movs	r3, #3
 80094b6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80094b8:	2308      	movs	r3, #8
 80094ba:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80094bc:	f107 0314 	add.w	r3, r7, #20
 80094c0:	4619      	mov	r1, r3
 80094c2:	480c      	ldr	r0, [pc, #48]	; (80094f4 <HAL_UART_MspInit+0x12c>)
 80094c4:	f7fa f866 	bl	8003594 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, USER_INT_PRIORITY, 0);
 80094c8:	2200      	movs	r2, #0
 80094ca:	2106      	movs	r1, #6
 80094cc:	2047      	movs	r0, #71	; 0x47
 80094ce:	f7f9 fe5e 	bl	800318e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 80094d2:	2047      	movs	r0, #71	; 0x47
 80094d4:	f7f9 fe77 	bl	80031c6 <HAL_NVIC_EnableIRQ>
}
 80094d8:	bf00      	nop
 80094da:	3728      	adds	r7, #40	; 0x28
 80094dc:	46bd      	mov	sp, r7
 80094de:	bd80      	pop	{r7, pc}
 80094e0:	40004c00 	.word	0x40004c00
 80094e4:	40023800 	.word	0x40023800
 80094e8:	40020000 	.word	0x40020000
 80094ec:	40011000 	.word	0x40011000
 80094f0:	40011400 	.word	0x40011400
 80094f4:	40020800 	.word	0x40020800

080094f8 <HAL_WWDG_MspInit>:
  }

}

void HAL_WWDG_MspInit(WWDG_HandleTypeDef* hwwdg)
{
 80094f8:	b480      	push	{r7}
 80094fa:	b085      	sub	sp, #20
 80094fc:	af00      	add	r7, sp, #0
 80094fe:	6078      	str	r0, [r7, #4]

  if(hwwdg->Instance==WWDG)
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	681b      	ldr	r3, [r3, #0]
 8009504:	4a0b      	ldr	r2, [pc, #44]	; (8009534 <HAL_WWDG_MspInit+0x3c>)
 8009506:	4293      	cmp	r3, r2
 8009508:	d10d      	bne.n	8009526 <HAL_WWDG_MspInit+0x2e>
  {
  /* USER CODE BEGIN WWDG_MspInit 0 */

  /* USER CODE END WWDG_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_WWDG_CLK_ENABLE();
 800950a:	2300      	movs	r3, #0
 800950c:	60fb      	str	r3, [r7, #12]
 800950e:	4b0a      	ldr	r3, [pc, #40]	; (8009538 <HAL_WWDG_MspInit+0x40>)
 8009510:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009512:	4a09      	ldr	r2, [pc, #36]	; (8009538 <HAL_WWDG_MspInit+0x40>)
 8009514:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8009518:	6413      	str	r3, [r2, #64]	; 0x40
 800951a:	4b07      	ldr	r3, [pc, #28]	; (8009538 <HAL_WWDG_MspInit+0x40>)
 800951c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800951e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009522:	60fb      	str	r3, [r7, #12]
 8009524:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN WWDG_MspInit 1 */

  /* USER CODE END WWDG_MspInit 1 */
  }

}
 8009526:	bf00      	nop
 8009528:	3714      	adds	r7, #20
 800952a:	46bd      	mov	sp, r7
 800952c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009530:	4770      	bx	lr
 8009532:	bf00      	nop
 8009534:	40002c00 	.word	0x40002c00
 8009538:	40023800 	.word	0x40023800

0800953c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priorty.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800953c:	b580      	push	{r7, lr}
 800953e:	b08c      	sub	sp, #48	; 0x30
 8009540:	af00      	add	r7, sp, #0
 8009542:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8009544:	2300      	movs	r3, #0
 8009546:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8009548:	2300      	movs	r3, #0
 800954a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0); 
 800954c:	2200      	movs	r2, #0
 800954e:	6879      	ldr	r1, [r7, #4]
 8009550:	2019      	movs	r0, #25
 8009552:	f7f9 fe1c 	bl	800318e <HAL_NVIC_SetPriority>
  
  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn); 
 8009556:	2019      	movs	r0, #25
 8009558:	f7f9 fe35 	bl	80031c6 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 800955c:	2300      	movs	r3, #0
 800955e:	60fb      	str	r3, [r7, #12]
 8009560:	4b1f      	ldr	r3, [pc, #124]	; (80095e0 <HAL_InitTick+0xa4>)
 8009562:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009564:	4a1e      	ldr	r2, [pc, #120]	; (80095e0 <HAL_InitTick+0xa4>)
 8009566:	f043 0301 	orr.w	r3, r3, #1
 800956a:	6453      	str	r3, [r2, #68]	; 0x44
 800956c:	4b1c      	ldr	r3, [pc, #112]	; (80095e0 <HAL_InitTick+0xa4>)
 800956e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009570:	f003 0301 	and.w	r3, r3, #1
 8009574:	60fb      	str	r3, [r7, #12]
 8009576:	68fb      	ldr	r3, [r7, #12]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8009578:	f107 0210 	add.w	r2, r7, #16
 800957c:	f107 0314 	add.w	r3, r7, #20
 8009580:	4611      	mov	r1, r2
 8009582:	4618      	mov	r0, r3
 8009584:	f7fb fd1e 	bl	8004fc4 <HAL_RCC_GetClockConfig>
  
  /* Compute TIM1 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8009588:	f7fb fcfa 	bl	8004f80 <HAL_RCC_GetPCLK2Freq>
 800958c:	4603      	mov	r3, r0
 800958e:	005b      	lsls	r3, r3, #1
 8009590:	62fb      	str	r3, [r7, #44]	; 0x2c
   
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8009592:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009594:	4a13      	ldr	r2, [pc, #76]	; (80095e4 <HAL_InitTick+0xa8>)
 8009596:	fba2 2303 	umull	r2, r3, r2, r3
 800959a:	0c9b      	lsrs	r3, r3, #18
 800959c:	3b01      	subs	r3, #1
 800959e:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80095a0:	4b11      	ldr	r3, [pc, #68]	; (80095e8 <HAL_InitTick+0xac>)
 80095a2:	4a12      	ldr	r2, [pc, #72]	; (80095ec <HAL_InitTick+0xb0>)
 80095a4:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000 / 1000) - 1;
 80095a6:	4b10      	ldr	r3, [pc, #64]	; (80095e8 <HAL_InitTick+0xac>)
 80095a8:	f240 32e7 	movw	r2, #999	; 0x3e7
 80095ac:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80095ae:	4a0e      	ldr	r2, [pc, #56]	; (80095e8 <HAL_InitTick+0xac>)
 80095b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80095b2:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 80095b4:	4b0c      	ldr	r3, [pc, #48]	; (80095e8 <HAL_InitTick+0xac>)
 80095b6:	2200      	movs	r2, #0
 80095b8:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80095ba:	4b0b      	ldr	r3, [pc, #44]	; (80095e8 <HAL_InitTick+0xac>)
 80095bc:	2200      	movs	r2, #0
 80095be:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 80095c0:	4809      	ldr	r0, [pc, #36]	; (80095e8 <HAL_InitTick+0xac>)
 80095c2:	f7fd fb3c 	bl	8006c3e <HAL_TIM_Base_Init>
 80095c6:	4603      	mov	r3, r0
 80095c8:	2b00      	cmp	r3, #0
 80095ca:	d104      	bne.n	80095d6 <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 80095cc:	4806      	ldr	r0, [pc, #24]	; (80095e8 <HAL_InitTick+0xac>)
 80095ce:	f7fd fb61 	bl	8006c94 <HAL_TIM_Base_Start_IT>
 80095d2:	4603      	mov	r3, r0
 80095d4:	e000      	b.n	80095d8 <HAL_InitTick+0x9c>
  }
  
  /* Return function status */
  return HAL_ERROR;
 80095d6:	2301      	movs	r3, #1
}
 80095d8:	4618      	mov	r0, r3
 80095da:	3730      	adds	r7, #48	; 0x30
 80095dc:	46bd      	mov	sp, r7
 80095de:	bd80      	pop	{r7, pc}
 80095e0:	40023800 	.word	0x40023800
 80095e4:	431bde83 	.word	0x431bde83
 80095e8:	200007d8 	.word	0x200007d8
 80095ec:	40010000 	.word	0x40010000

080095f0 <NMI_Handler>:

/**
* @brief This function handles Non maskable interrupt.
*/
void NMI_Handler(void)
{
 80095f0:	b480      	push	{r7}
 80095f2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80095f4:	bf00      	nop
 80095f6:	46bd      	mov	sp, r7
 80095f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095fc:	4770      	bx	lr
	...

08009600 <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 8009600:	b580      	push	{r7, lr}
 8009602:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  *((__IO uint32_t*)MAILBOX_ADDRESS) = MAILBOX_VAL_HARD;
 8009604:	4b03      	ldr	r3, [pc, #12]	; (8009614 <HardFault_Handler+0x14>)
 8009606:	4a04      	ldr	r2, [pc, #16]	; (8009618 <HardFault_Handler+0x18>)
 8009608:	601a      	str	r2, [r3, #0]
  MX_WWDG_Init();
 800960a:	f7ff fbcf 	bl	8008dac <MX_WWDG_Init>
  while (1)
  {
    /* USER CODE BEGIN W1_HardFault_IRQn 0 */
	Error_Handler();
 800960e:	f7f9 fc3f 	bl	8002e90 <Error_Handler>
 8009612:	e7fc      	b.n	800960e <HardFault_Handler+0xe>
 8009614:	40002854 	.word	0x40002854
 8009618:	0bad0bad 	.word	0x0bad0bad

0800961c <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 800961c:	b480      	push	{r7}
 800961e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8009620:	e7fe      	b.n	8009620 <MemManage_Handler+0x4>

08009622 <BusFault_Handler>:

/**
* @brief This function handles Pre-fetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 8009622:	b480      	push	{r7}
 8009624:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8009626:	e7fe      	b.n	8009626 <BusFault_Handler+0x4>

08009628 <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 8009628:	b480      	push	{r7}
 800962a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800962c:	e7fe      	b.n	800962c <UsageFault_Handler+0x4>

0800962e <DebugMon_Handler>:

/**
* @brief This function handles Debug monitor.
*/
void DebugMon_Handler(void)
{
 800962e:	b480      	push	{r7}
 8009630:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8009632:	bf00      	nop
 8009634:	46bd      	mov	sp, r7
 8009636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800963a:	4770      	bx	lr

0800963c <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 800963c:	b580      	push	{r7, lr}
 800963e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  osSystickHandler();
 8009640:	f000 f9e8 	bl	8009a14 <osSystickHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8009644:	bf00      	nop
 8009646:	bd80      	pop	{r7, pc}

08009648 <SDIO_IRQHandler>:

/**
* @brief This function handles SDIO global interrupt.
*/
void SDIO_IRQHandler(void)
{
 8009648:	b580      	push	{r7, lr}
 800964a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 800964c:	4802      	ldr	r0, [pc, #8]	; (8009658 <SDIO_IRQHandler+0x10>)
 800964e:	f7fc faa9 	bl	8005ba4 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 8009652:	bf00      	nop
 8009654:	bd80      	pop	{r7, pc}
 8009656:	bf00      	nop
 8009658:	20000394 	.word	0x20000394

0800965c <USART1_IRQHandler>:

void  USART1_IRQHandler(void)
{
 800965c:	b580      	push	{r7, lr}
 800965e:	af00      	add	r7, sp, #0
  HAL_UART_IRQHandler(&huart1);
 8009660:	4802      	ldr	r0, [pc, #8]	; (800966c <USART1_IRQHandler+0x10>)
 8009662:	f7fd fe55 	bl	8007310 <HAL_UART_IRQHandler>
}
 8009666:	bf00      	nop
 8009668:	bd80      	pop	{r7, pc}
 800966a:	bf00      	nop
 800966c:	200006b4 	.word	0x200006b4

08009670 <UART4_IRQHandler>:
void  UART4_IRQHandler(void)
{
 8009670:	b580      	push	{r7, lr}
 8009672:	af00      	add	r7, sp, #0
  HAL_UART_IRQHandler(&huart4);
 8009674:	4802      	ldr	r0, [pc, #8]	; (8009680 <UART4_IRQHandler+0x10>)
 8009676:	f7fd fe4b 	bl	8007310 <HAL_UART_IRQHandler>
}
 800967a:	bf00      	nop
 800967c:	bd80      	pop	{r7, pc}
 800967e:	bf00      	nop
 8009680:	20000674 	.word	0x20000674

08009684 <USART6_IRQHandler>:
void  USART6_IRQHandler(void)
{
 8009684:	b580      	push	{r7, lr}
 8009686:	af00      	add	r7, sp, #0
  HAL_UART_IRQHandler(&huart6);
 8009688:	4802      	ldr	r0, [pc, #8]	; (8009694 <USART6_IRQHandler+0x10>)
 800968a:	f7fd fe41 	bl	8007310 <HAL_UART_IRQHandler>
}
 800968e:	bf00      	nop
 8009690:	bd80      	pop	{r7, pc}
 8009692:	bf00      	nop
 8009694:	200006f4 	.word	0x200006f4

08009698 <TIM1_UP_TIM10_IRQHandler>:

/**
* @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
*/
void TIM1_UP_TIM10_IRQHandler(void)
{
 8009698:	b580      	push	{r7, lr}
 800969a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800969c:	4802      	ldr	r0, [pc, #8]	; (80096a8 <TIM1_UP_TIM10_IRQHandler+0x10>)
 800969e:	f7fd fb14 	bl	8006cca <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80096a2:	bf00      	nop
 80096a4:	bd80      	pop	{r7, pc}
 80096a6:	bf00      	nop
 80096a8:	200007d8 	.word	0x200007d8

080096ac <DMA2_Stream3_IRQHandler>:

/**
* @brief This function handles DMA2 stream3 global interrupt.
*/
void DMA2_Stream3_IRQHandler(void)
{
 80096ac:	b580      	push	{r7, lr}
 80096ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 80096b0:	4802      	ldr	r0, [pc, #8]	; (80096bc <DMA2_Stream3_IRQHandler+0x10>)
 80096b2:	f7f9 fde1 	bl	8003278 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 80096b6:	bf00      	nop
 80096b8:	bd80      	pop	{r7, pc}
 80096ba:	bf00      	nop
 80096bc:	20000418 	.word	0x20000418

080096c0 <DMA2_Stream6_IRQHandler>:

/**
* @brief This function handles DMA2 stream6 global interrupt.
*/
void DMA2_Stream6_IRQHandler(void)
{
 80096c0:	b580      	push	{r7, lr}
 80096c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 80096c4:	4802      	ldr	r0, [pc, #8]	; (80096d0 <DMA2_Stream6_IRQHandler+0x10>)
 80096c6:	f7f9 fdd7 	bl	8003278 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 80096ca:	bf00      	nop
 80096cc:	bd80      	pop	{r7, pc}
 80096ce:	bf00      	nop
 80096d0:	20000478 	.word	0x20000478

080096d4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80096d4:	b480      	push	{r7}
 80096d6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80096d8:	4b16      	ldr	r3, [pc, #88]	; (8009734 <SystemInit+0x60>)
 80096da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80096de:	4a15      	ldr	r2, [pc, #84]	; (8009734 <SystemInit+0x60>)
 80096e0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80096e4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80096e8:	4b13      	ldr	r3, [pc, #76]	; (8009738 <SystemInit+0x64>)
 80096ea:	681b      	ldr	r3, [r3, #0]
 80096ec:	4a12      	ldr	r2, [pc, #72]	; (8009738 <SystemInit+0x64>)
 80096ee:	f043 0301 	orr.w	r3, r3, #1
 80096f2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80096f4:	4b10      	ldr	r3, [pc, #64]	; (8009738 <SystemInit+0x64>)
 80096f6:	2200      	movs	r2, #0
 80096f8:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80096fa:	4b0f      	ldr	r3, [pc, #60]	; (8009738 <SystemInit+0x64>)
 80096fc:	681b      	ldr	r3, [r3, #0]
 80096fe:	4a0e      	ldr	r2, [pc, #56]	; (8009738 <SystemInit+0x64>)
 8009700:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8009704:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009708:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800970a:	4b0b      	ldr	r3, [pc, #44]	; (8009738 <SystemInit+0x64>)
 800970c:	4a0b      	ldr	r2, [pc, #44]	; (800973c <SystemInit+0x68>)
 800970e:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8009710:	4b09      	ldr	r3, [pc, #36]	; (8009738 <SystemInit+0x64>)
 8009712:	681b      	ldr	r3, [r3, #0]
 8009714:	4a08      	ldr	r2, [pc, #32]	; (8009738 <SystemInit+0x64>)
 8009716:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800971a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800971c:	4b06      	ldr	r3, [pc, #24]	; (8009738 <SystemInit+0x64>)
 800971e:	2200      	movs	r2, #0
 8009720:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8009722:	4b04      	ldr	r3, [pc, #16]	; (8009734 <SystemInit+0x60>)
 8009724:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8009728:	609a      	str	r2, [r3, #8]
#endif
}
 800972a:	bf00      	nop
 800972c:	46bd      	mov	sp, r7
 800972e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009732:	4770      	bx	lr
 8009734:	e000ed00 	.word	0xe000ed00
 8009738:	40023800 	.word	0x40023800
 800973c:	24003010 	.word	0x24003010

08009740 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the paramter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8009740:	b480      	push	{r7}
 8009742:	b087      	sub	sp, #28
 8009744:	af00      	add	r7, sp, #0
 8009746:	60f8      	str	r0, [r7, #12]
 8009748:	60b9      	str	r1, [r7, #8]
 800974a:	4613      	mov	r3, r2
 800974c:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800974e:	2301      	movs	r3, #1
 8009750:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8009752:	2300      	movs	r3, #0
 8009754:	75bb      	strb	r3, [r7, #22]
  
  if(disk.nbr <= _VOLUMES)
 8009756:	4b1f      	ldr	r3, [pc, #124]	; (80097d4 <FATFS_LinkDriverEx+0x94>)
 8009758:	7a5b      	ldrb	r3, [r3, #9]
 800975a:	b2db      	uxtb	r3, r3
 800975c:	2b01      	cmp	r3, #1
 800975e:	d831      	bhi.n	80097c4 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8009760:	4b1c      	ldr	r3, [pc, #112]	; (80097d4 <FATFS_LinkDriverEx+0x94>)
 8009762:	7a5b      	ldrb	r3, [r3, #9]
 8009764:	b2db      	uxtb	r3, r3
 8009766:	461a      	mov	r2, r3
 8009768:	4b1a      	ldr	r3, [pc, #104]	; (80097d4 <FATFS_LinkDriverEx+0x94>)
 800976a:	2100      	movs	r1, #0
 800976c:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;  
 800976e:	4b19      	ldr	r3, [pc, #100]	; (80097d4 <FATFS_LinkDriverEx+0x94>)
 8009770:	7a5b      	ldrb	r3, [r3, #9]
 8009772:	b2db      	uxtb	r3, r3
 8009774:	4a17      	ldr	r2, [pc, #92]	; (80097d4 <FATFS_LinkDriverEx+0x94>)
 8009776:	009b      	lsls	r3, r3, #2
 8009778:	4413      	add	r3, r2
 800977a:	68fa      	ldr	r2, [r7, #12]
 800977c:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;  
 800977e:	4b15      	ldr	r3, [pc, #84]	; (80097d4 <FATFS_LinkDriverEx+0x94>)
 8009780:	7a5b      	ldrb	r3, [r3, #9]
 8009782:	b2db      	uxtb	r3, r3
 8009784:	461a      	mov	r2, r3
 8009786:	4b13      	ldr	r3, [pc, #76]	; (80097d4 <FATFS_LinkDriverEx+0x94>)
 8009788:	4413      	add	r3, r2
 800978a:	79fa      	ldrb	r2, [r7, #7]
 800978c:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800978e:	4b11      	ldr	r3, [pc, #68]	; (80097d4 <FATFS_LinkDriverEx+0x94>)
 8009790:	7a5b      	ldrb	r3, [r3, #9]
 8009792:	b2db      	uxtb	r3, r3
 8009794:	1c5a      	adds	r2, r3, #1
 8009796:	b2d1      	uxtb	r1, r2
 8009798:	4a0e      	ldr	r2, [pc, #56]	; (80097d4 <FATFS_LinkDriverEx+0x94>)
 800979a:	7251      	strb	r1, [r2, #9]
 800979c:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800979e:	7dbb      	ldrb	r3, [r7, #22]
 80097a0:	3330      	adds	r3, #48	; 0x30
 80097a2:	b2da      	uxtb	r2, r3
 80097a4:	68bb      	ldr	r3, [r7, #8]
 80097a6:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 80097a8:	68bb      	ldr	r3, [r7, #8]
 80097aa:	3301      	adds	r3, #1
 80097ac:	223a      	movs	r2, #58	; 0x3a
 80097ae:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 80097b0:	68bb      	ldr	r3, [r7, #8]
 80097b2:	3302      	adds	r3, #2
 80097b4:	222f      	movs	r2, #47	; 0x2f
 80097b6:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 80097b8:	68bb      	ldr	r3, [r7, #8]
 80097ba:	3303      	adds	r3, #3
 80097bc:	2200      	movs	r2, #0
 80097be:	701a      	strb	r2, [r3, #0]
    ret = 0;
 80097c0:	2300      	movs	r3, #0
 80097c2:	75fb      	strb	r3, [r7, #23]
  }
  
  return ret;
 80097c4:	7dfb      	ldrb	r3, [r7, #23]
}
 80097c6:	4618      	mov	r0, r3
 80097c8:	371c      	adds	r7, #28
 80097ca:	46bd      	mov	sp, r7
 80097cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097d0:	4770      	bx	lr
 80097d2:	bf00      	nop
 80097d4:	20000818 	.word	0x20000818

080097d8 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path 
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(Diskio_drvTypeDef *drv, char *path)
{
 80097d8:	b580      	push	{r7, lr}
 80097da:	b082      	sub	sp, #8
 80097dc:	af00      	add	r7, sp, #0
 80097de:	6078      	str	r0, [r7, #4]
 80097e0:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 80097e2:	2200      	movs	r2, #0
 80097e4:	6839      	ldr	r1, [r7, #0]
 80097e6:	6878      	ldr	r0, [r7, #4]
 80097e8:	f7ff ffaa 	bl	8009740 <FATFS_LinkDriverEx>
 80097ec:	4603      	mov	r3, r0
}
 80097ee:	4618      	mov	r0, r3
 80097f0:	3708      	adds	r7, #8
 80097f2:	46bd      	mov	sp, r7
 80097f4:	bd80      	pop	{r7, pc}

080097f6 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80097f6:	b480      	push	{r7}
 80097f8:	b085      	sub	sp, #20
 80097fa:	af00      	add	r7, sp, #0
 80097fc:	4603      	mov	r3, r0
 80097fe:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8009800:	2300      	movs	r3, #0
 8009802:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8009804:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8009808:	2b84      	cmp	r3, #132	; 0x84
 800980a:	d005      	beq.n	8009818 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800980c:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8009810:	68fb      	ldr	r3, [r7, #12]
 8009812:	4413      	add	r3, r2
 8009814:	3303      	adds	r3, #3
 8009816:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8009818:	68fb      	ldr	r3, [r7, #12]
}
 800981a:	4618      	mov	r0, r3
 800981c:	3714      	adds	r7, #20
 800981e:	46bd      	mov	sp, r7
 8009820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009824:	4770      	bx	lr

08009826 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8009826:	b480      	push	{r7}
 8009828:	b083      	sub	sp, #12
 800982a:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800982c:	f3ef 8305 	mrs	r3, IPSR
 8009830:	607b      	str	r3, [r7, #4]
  return(result);
 8009832:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8009834:	2b00      	cmp	r3, #0
 8009836:	bf14      	ite	ne
 8009838:	2301      	movne	r3, #1
 800983a:	2300      	moveq	r3, #0
 800983c:	b2db      	uxtb	r3, r3
}
 800983e:	4618      	mov	r0, r3
 8009840:	370c      	adds	r7, #12
 8009842:	46bd      	mov	sp, r7
 8009844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009848:	4770      	bx	lr

0800984a <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800984a:	b580      	push	{r7, lr}
 800984c:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800984e:	f001 f937 	bl	800aac0 <vTaskStartScheduler>
  
  return osOK;
 8009852:	2300      	movs	r3, #0
}
 8009854:	4618      	mov	r0, r3
 8009856:	bd80      	pop	{r7, pc}

08009858 <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 8009858:	b580      	push	{r7, lr}
 800985a:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 800985c:	f7ff ffe3 	bl	8009826 <inHandlerMode>
 8009860:	4603      	mov	r3, r0
 8009862:	2b00      	cmp	r3, #0
 8009864:	d003      	beq.n	800986e <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 8009866:	f001 fa33 	bl	800acd0 <xTaskGetTickCountFromISR>
 800986a:	4603      	mov	r3, r0
 800986c:	e002      	b.n	8009874 <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 800986e:	f001 fa1f 	bl	800acb0 <xTaskGetTickCount>
 8009872:	4603      	mov	r3, r0
  }
}
 8009874:	4618      	mov	r0, r3
 8009876:	bd80      	pop	{r7, pc}

08009878 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8009878:	b5f0      	push	{r4, r5, r6, r7, lr}
 800987a:	b087      	sub	sp, #28
 800987c:	af02      	add	r7, sp, #8
 800987e:	6078      	str	r0, [r7, #4]
 8009880:	6039      	str	r1, [r7, #0]

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	685c      	ldr	r4, [r3, #4]
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	681d      	ldr	r5, [r3, #0]
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	691b      	ldr	r3, [r3, #16]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800988e:	b29e      	uxth	r6, r3
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8009896:	4618      	mov	r0, r3
 8009898:	f7ff ffad 	bl	80097f6 <makeFreeRtosPriority>
 800989c:	4602      	mov	r2, r0
 800989e:	f107 030c 	add.w	r3, r7, #12
 80098a2:	9301      	str	r3, [sp, #4]
 80098a4:	9200      	str	r2, [sp, #0]
 80098a6:	683b      	ldr	r3, [r7, #0]
 80098a8:	4632      	mov	r2, r6
 80098aa:	4629      	mov	r1, r5
 80098ac:	4620      	mov	r0, r4
 80098ae:	f000 ff9d 	bl	800a7ec <xTaskCreate>
 80098b2:	4603      	mov	r3, r0
 80098b4:	2b01      	cmp	r3, #1
 80098b6:	d001      	beq.n	80098bc <osThreadCreate+0x44>
                   &handle) != pdPASS)  {
    return NULL;
 80098b8:	2300      	movs	r3, #0
 80098ba:	e000      	b.n	80098be <osThreadCreate+0x46>
  }     
#endif
  
  return handle;
 80098bc:	68fb      	ldr	r3, [r7, #12]
}
 80098be:	4618      	mov	r0, r3
 80098c0:	3714      	adds	r7, #20
 80098c2:	46bd      	mov	sp, r7
 80098c4:	bdf0      	pop	{r4, r5, r6, r7, pc}

080098c6 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80098c6:	b580      	push	{r7, lr}
 80098c8:	b084      	sub	sp, #16
 80098ca:	af00      	add	r7, sp, #0
 80098cc:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80098d2:	68fb      	ldr	r3, [r7, #12]
 80098d4:	2b00      	cmp	r3, #0
 80098d6:	d001      	beq.n	80098dc <osDelay+0x16>
 80098d8:	68fb      	ldr	r3, [r7, #12]
 80098da:	e000      	b.n	80098de <osDelay+0x18>
 80098dc:	2301      	movs	r3, #1
 80098de:	4618      	mov	r0, r3
 80098e0:	f001 f8ba 	bl	800aa58 <vTaskDelay>
  
  return osOK;
 80098e4:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80098e6:	4618      	mov	r0, r3
 80098e8:	3710      	adds	r7, #16
 80098ea:	46bd      	mov	sp, r7
 80098ec:	bd80      	pop	{r7, pc}

080098ee <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 80098ee:	b580      	push	{r7, lr}
 80098f0:	b082      	sub	sp, #8
 80098f2:	af00      	add	r7, sp, #0
 80098f4:	6078      	str	r0, [r7, #4]
    return xSemaphoreCreateMutex(); 
  }
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
#else  
    return xSemaphoreCreateMutex(); 
 80098f6:	2001      	movs	r0, #1
 80098f8:	f000 fa37 	bl	8009d6a <xQueueCreateMutex>
 80098fc:	4603      	mov	r3, r0
#endif
#else
  return NULL;
#endif
}
 80098fe:	4618      	mov	r0, r3
 8009900:	3708      	adds	r7, #8
 8009902:	46bd      	mov	sp, r7
 8009904:	bd80      	pop	{r7, pc}
	...

08009908 <osMutexWait>:
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec)
{
 8009908:	b580      	push	{r7, lr}
 800990a:	b084      	sub	sp, #16
 800990c:	af00      	add	r7, sp, #0
 800990e:	6078      	str	r0, [r7, #4]
 8009910:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8009912:	2300      	movs	r3, #0
 8009914:	60bb      	str	r3, [r7, #8]
  
  
  if (mutex_id == NULL) {
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	2b00      	cmp	r3, #0
 800991a:	d101      	bne.n	8009920 <osMutexWait+0x18>
    return osErrorParameter;
 800991c:	2380      	movs	r3, #128	; 0x80
 800991e:	e03c      	b.n	800999a <osMutexWait+0x92>
  }
  
  ticks = 0;
 8009920:	2300      	movs	r3, #0
 8009922:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8009924:	683b      	ldr	r3, [r7, #0]
 8009926:	f1b3 3fff 	cmp.w	r3, #4294967295
 800992a:	d103      	bne.n	8009934 <osMutexWait+0x2c>
    ticks = portMAX_DELAY;
 800992c:	f04f 33ff 	mov.w	r3, #4294967295
 8009930:	60fb      	str	r3, [r7, #12]
 8009932:	e009      	b.n	8009948 <osMutexWait+0x40>
  }
  else if (millisec != 0) {
 8009934:	683b      	ldr	r3, [r7, #0]
 8009936:	2b00      	cmp	r3, #0
 8009938:	d006      	beq.n	8009948 <osMutexWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 800993a:	683b      	ldr	r3, [r7, #0]
 800993c:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 800993e:	68fb      	ldr	r3, [r7, #12]
 8009940:	2b00      	cmp	r3, #0
 8009942:	d101      	bne.n	8009948 <osMutexWait+0x40>
      ticks = 1;
 8009944:	2301      	movs	r3, #1
 8009946:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8009948:	f7ff ff6d 	bl	8009826 <inHandlerMode>
 800994c:	4603      	mov	r3, r0
 800994e:	2b00      	cmp	r3, #0
 8009950:	d017      	beq.n	8009982 <osMutexWait+0x7a>
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
 8009952:	f107 0308 	add.w	r3, r7, #8
 8009956:	461a      	mov	r2, r3
 8009958:	2100      	movs	r1, #0
 800995a:	6878      	ldr	r0, [r7, #4]
 800995c:	f000 fd58 	bl	800a410 <xQueueReceiveFromISR>
 8009960:	4603      	mov	r3, r0
 8009962:	2b01      	cmp	r3, #1
 8009964:	d001      	beq.n	800996a <osMutexWait+0x62>
      return osErrorOS;
 8009966:	23ff      	movs	r3, #255	; 0xff
 8009968:	e017      	b.n	800999a <osMutexWait+0x92>
    }
	portEND_SWITCHING_ISR(taskWoken);
 800996a:	68bb      	ldr	r3, [r7, #8]
 800996c:	2b00      	cmp	r3, #0
 800996e:	d013      	beq.n	8009998 <osMutexWait+0x90>
 8009970:	4b0c      	ldr	r3, [pc, #48]	; (80099a4 <osMutexWait+0x9c>)
 8009972:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009976:	601a      	str	r2, [r3, #0]
 8009978:	f3bf 8f4f 	dsb	sy
 800997c:	f3bf 8f6f 	isb	sy
 8009980:	e00a      	b.n	8009998 <osMutexWait+0x90>
  } 
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
 8009982:	2300      	movs	r3, #0
 8009984:	68fa      	ldr	r2, [r7, #12]
 8009986:	2100      	movs	r1, #0
 8009988:	6878      	ldr	r0, [r7, #4]
 800998a:	f000 fc2b 	bl	800a1e4 <xQueueGenericReceive>
 800998e:	4603      	mov	r3, r0
 8009990:	2b01      	cmp	r3, #1
 8009992:	d001      	beq.n	8009998 <osMutexWait+0x90>
    return osErrorOS;
 8009994:	23ff      	movs	r3, #255	; 0xff
 8009996:	e000      	b.n	800999a <osMutexWait+0x92>
  }
  
  return osOK;
 8009998:	2300      	movs	r3, #0
}
 800999a:	4618      	mov	r0, r3
 800999c:	3710      	adds	r7, #16
 800999e:	46bd      	mov	sp, r7
 80099a0:	bd80      	pop	{r7, pc}
 80099a2:	bf00      	nop
 80099a4:	e000ed04 	.word	0xe000ed04

080099a8 <osMutexRelease>:
* @param mutex_id      mutex ID obtained by \ref osMutexCreate.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexRelease (osMutexId mutex_id)
{
 80099a8:	b580      	push	{r7, lr}
 80099aa:	b084      	sub	sp, #16
 80099ac:	af00      	add	r7, sp, #0
 80099ae:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 80099b0:	2300      	movs	r3, #0
 80099b2:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 80099b4:	2300      	movs	r3, #0
 80099b6:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode()) {
 80099b8:	f7ff ff35 	bl	8009826 <inHandlerMode>
 80099bc:	4603      	mov	r3, r0
 80099be:	2b00      	cmp	r3, #0
 80099c0:	d016      	beq.n	80099f0 <osMutexRelease+0x48>
    if (xSemaphoreGiveFromISR(mutex_id, &taskWoken) != pdTRUE) {
 80099c2:	f107 0308 	add.w	r3, r7, #8
 80099c6:	4619      	mov	r1, r3
 80099c8:	6878      	ldr	r0, [r7, #4]
 80099ca:	f000 fb7d 	bl	800a0c8 <xQueueGiveFromISR>
 80099ce:	4603      	mov	r3, r0
 80099d0:	2b01      	cmp	r3, #1
 80099d2:	d001      	beq.n	80099d8 <osMutexRelease+0x30>
      return osErrorOS;
 80099d4:	23ff      	movs	r3, #255	; 0xff
 80099d6:	e017      	b.n	8009a08 <osMutexRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 80099d8:	68bb      	ldr	r3, [r7, #8]
 80099da:	2b00      	cmp	r3, #0
 80099dc:	d013      	beq.n	8009a06 <osMutexRelease+0x5e>
 80099de:	4b0c      	ldr	r3, [pc, #48]	; (8009a10 <osMutexRelease+0x68>)
 80099e0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80099e4:	601a      	str	r2, [r3, #0]
 80099e6:	f3bf 8f4f 	dsb	sy
 80099ea:	f3bf 8f6f 	isb	sy
 80099ee:	e00a      	b.n	8009a06 <osMutexRelease+0x5e>
  }
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
 80099f0:	2300      	movs	r3, #0
 80099f2:	2200      	movs	r2, #0
 80099f4:	2100      	movs	r1, #0
 80099f6:	6878      	ldr	r0, [r7, #4]
 80099f8:	f000 f9d0 	bl	8009d9c <xQueueGenericSend>
 80099fc:	4603      	mov	r3, r0
 80099fe:	2b01      	cmp	r3, #1
 8009a00:	d001      	beq.n	8009a06 <osMutexRelease+0x5e>
  {
    result = osErrorOS;
 8009a02:	23ff      	movs	r3, #255	; 0xff
 8009a04:	60fb      	str	r3, [r7, #12]
  }
  return result;
 8009a06:	68fb      	ldr	r3, [r7, #12]
}
 8009a08:	4618      	mov	r0, r3
 8009a0a:	3710      	adds	r7, #16
 8009a0c:	46bd      	mov	sp, r7
 8009a0e:	bd80      	pop	{r7, pc}
 8009a10:	e000ed04 	.word	0xe000ed04

08009a14 <osSystickHandler>:
* @brief  Handles the tick increment
* @param  none.
* @retval none.
*/
void osSystickHandler(void)
{
 8009a14:	b580      	push	{r7, lr}
 8009a16:	af00      	add	r7, sp, #0

#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8009a18:	f001 fc92 	bl	800b340 <xTaskGetSchedulerState>
 8009a1c:	4603      	mov	r3, r0
 8009a1e:	2b01      	cmp	r3, #1
 8009a20:	d001      	beq.n	8009a26 <osSystickHandler+0x12>
  {
#endif  /* INCLUDE_xTaskGetSchedulerState */  
    xPortSysTickHandler();
 8009a22:	f002 fa91 	bl	800bf48 <xPortSysTickHandler>
#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  }
#endif  /* INCLUDE_xTaskGetSchedulerState */  
}
 8009a26:	bf00      	nop
 8009a28:	bd80      	pop	{r7, pc}

08009a2a <osDelayUntil>:
*          prior to its first use (PreviousWakeTime = osKernelSysTick() )
* @param   millisec    time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelayUntil (uint32_t *PreviousWakeTime, uint32_t millisec)
{
 8009a2a:	b480      	push	{r7}
 8009a2c:	b083      	sub	sp, #12
 8009a2e:	af00      	add	r7, sp, #0
 8009a30:	6078      	str	r0, [r7, #4]
 8009a32:	6039      	str	r1, [r7, #0]
  return osOK;
#else
  (void) millisec;
  (void) PreviousWakeTime;
  
  return osErrorResource;
 8009a34:	2381      	movs	r3, #129	; 0x81
#endif
}
 8009a36:	4618      	mov	r0, r3
 8009a38:	370c      	adds	r7, #12
 8009a3a:	46bd      	mov	sp, r7
 8009a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a40:	4770      	bx	lr

08009a42 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8009a42:	b480      	push	{r7}
 8009a44:	b083      	sub	sp, #12
 8009a46:	af00      	add	r7, sp, #0
 8009a48:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	f103 0208 	add.w	r2, r3, #8
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	f04f 32ff 	mov.w	r2, #4294967295
 8009a5a:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	f103 0208 	add.w	r2, r3, #8
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	f103 0208 	add.w	r2, r3, #8
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	2200      	movs	r2, #0
 8009a74:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8009a76:	bf00      	nop
 8009a78:	370c      	adds	r7, #12
 8009a7a:	46bd      	mov	sp, r7
 8009a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a80:	4770      	bx	lr

08009a82 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8009a82:	b480      	push	{r7}
 8009a84:	b083      	sub	sp, #12
 8009a86:	af00      	add	r7, sp, #0
 8009a88:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	2200      	movs	r2, #0
 8009a8e:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8009a90:	bf00      	nop
 8009a92:	370c      	adds	r7, #12
 8009a94:	46bd      	mov	sp, r7
 8009a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a9a:	4770      	bx	lr

08009a9c <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009a9c:	b480      	push	{r7}
 8009a9e:	b085      	sub	sp, #20
 8009aa0:	af00      	add	r7, sp, #0
 8009aa2:	6078      	str	r0, [r7, #4]
 8009aa4:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	685b      	ldr	r3, [r3, #4]
 8009aaa:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8009aac:	683b      	ldr	r3, [r7, #0]
 8009aae:	68fa      	ldr	r2, [r7, #12]
 8009ab0:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8009ab2:	68fb      	ldr	r3, [r7, #12]
 8009ab4:	689a      	ldr	r2, [r3, #8]
 8009ab6:	683b      	ldr	r3, [r7, #0]
 8009ab8:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8009aba:	68fb      	ldr	r3, [r7, #12]
 8009abc:	689b      	ldr	r3, [r3, #8]
 8009abe:	683a      	ldr	r2, [r7, #0]
 8009ac0:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8009ac2:	68fb      	ldr	r3, [r7, #12]
 8009ac4:	683a      	ldr	r2, [r7, #0]
 8009ac6:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8009ac8:	683b      	ldr	r3, [r7, #0]
 8009aca:	687a      	ldr	r2, [r7, #4]
 8009acc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	681b      	ldr	r3, [r3, #0]
 8009ad2:	1c5a      	adds	r2, r3, #1
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	601a      	str	r2, [r3, #0]
}
 8009ad8:	bf00      	nop
 8009ada:	3714      	adds	r7, #20
 8009adc:	46bd      	mov	sp, r7
 8009ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ae2:	4770      	bx	lr

08009ae4 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009ae4:	b480      	push	{r7}
 8009ae6:	b085      	sub	sp, #20
 8009ae8:	af00      	add	r7, sp, #0
 8009aea:	6078      	str	r0, [r7, #4]
 8009aec:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8009aee:	683b      	ldr	r3, [r7, #0]
 8009af0:	681b      	ldr	r3, [r3, #0]
 8009af2:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8009af4:	68bb      	ldr	r3, [r7, #8]
 8009af6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009afa:	d103      	bne.n	8009b04 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	691b      	ldr	r3, [r3, #16]
 8009b00:	60fb      	str	r3, [r7, #12]
 8009b02:	e00c      	b.n	8009b1e <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	3308      	adds	r3, #8
 8009b08:	60fb      	str	r3, [r7, #12]
 8009b0a:	e002      	b.n	8009b12 <vListInsert+0x2e>
 8009b0c:	68fb      	ldr	r3, [r7, #12]
 8009b0e:	685b      	ldr	r3, [r3, #4]
 8009b10:	60fb      	str	r3, [r7, #12]
 8009b12:	68fb      	ldr	r3, [r7, #12]
 8009b14:	685b      	ldr	r3, [r3, #4]
 8009b16:	681b      	ldr	r3, [r3, #0]
 8009b18:	68ba      	ldr	r2, [r7, #8]
 8009b1a:	429a      	cmp	r2, r3
 8009b1c:	d2f6      	bcs.n	8009b0c <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8009b1e:	68fb      	ldr	r3, [r7, #12]
 8009b20:	685a      	ldr	r2, [r3, #4]
 8009b22:	683b      	ldr	r3, [r7, #0]
 8009b24:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8009b26:	683b      	ldr	r3, [r7, #0]
 8009b28:	685b      	ldr	r3, [r3, #4]
 8009b2a:	683a      	ldr	r2, [r7, #0]
 8009b2c:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8009b2e:	683b      	ldr	r3, [r7, #0]
 8009b30:	68fa      	ldr	r2, [r7, #12]
 8009b32:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8009b34:	68fb      	ldr	r3, [r7, #12]
 8009b36:	683a      	ldr	r2, [r7, #0]
 8009b38:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8009b3a:	683b      	ldr	r3, [r7, #0]
 8009b3c:	687a      	ldr	r2, [r7, #4]
 8009b3e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	681b      	ldr	r3, [r3, #0]
 8009b44:	1c5a      	adds	r2, r3, #1
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	601a      	str	r2, [r3, #0]
}
 8009b4a:	bf00      	nop
 8009b4c:	3714      	adds	r7, #20
 8009b4e:	46bd      	mov	sp, r7
 8009b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b54:	4770      	bx	lr

08009b56 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8009b56:	b480      	push	{r7}
 8009b58:	b085      	sub	sp, #20
 8009b5a:	af00      	add	r7, sp, #0
 8009b5c:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	691b      	ldr	r3, [r3, #16]
 8009b62:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	685b      	ldr	r3, [r3, #4]
 8009b68:	687a      	ldr	r2, [r7, #4]
 8009b6a:	6892      	ldr	r2, [r2, #8]
 8009b6c:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	689b      	ldr	r3, [r3, #8]
 8009b72:	687a      	ldr	r2, [r7, #4]
 8009b74:	6852      	ldr	r2, [r2, #4]
 8009b76:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8009b78:	68fb      	ldr	r3, [r7, #12]
 8009b7a:	685b      	ldr	r3, [r3, #4]
 8009b7c:	687a      	ldr	r2, [r7, #4]
 8009b7e:	429a      	cmp	r2, r3
 8009b80:	d103      	bne.n	8009b8a <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	689a      	ldr	r2, [r3, #8]
 8009b86:	68fb      	ldr	r3, [r7, #12]
 8009b88:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	2200      	movs	r2, #0
 8009b8e:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8009b90:	68fb      	ldr	r3, [r7, #12]
 8009b92:	681b      	ldr	r3, [r3, #0]
 8009b94:	1e5a      	subs	r2, r3, #1
 8009b96:	68fb      	ldr	r3, [r7, #12]
 8009b98:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8009b9a:	68fb      	ldr	r3, [r7, #12]
 8009b9c:	681b      	ldr	r3, [r3, #0]
}
 8009b9e:	4618      	mov	r0, r3
 8009ba0:	3714      	adds	r7, #20
 8009ba2:	46bd      	mov	sp, r7
 8009ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ba8:	4770      	bx	lr
	...

08009bac <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8009bac:	b580      	push	{r7, lr}
 8009bae:	b084      	sub	sp, #16
 8009bb0:	af00      	add	r7, sp, #0
 8009bb2:	6078      	str	r0, [r7, #4]
 8009bb4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8009bba:	68fb      	ldr	r3, [r7, #12]
 8009bbc:	2b00      	cmp	r3, #0
 8009bbe:	d10a      	bne.n	8009bd6 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8009bc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009bc4:	f383 8811 	msr	BASEPRI, r3
 8009bc8:	f3bf 8f6f 	isb	sy
 8009bcc:	f3bf 8f4f 	dsb	sy
 8009bd0:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
	);
}
 8009bd2:	bf00      	nop
 8009bd4:	e7fe      	b.n	8009bd4 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8009bd6:	f002 f925 	bl	800be24 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8009bda:	68fb      	ldr	r3, [r7, #12]
 8009bdc:	681a      	ldr	r2, [r3, #0]
 8009bde:	68fb      	ldr	r3, [r7, #12]
 8009be0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009be2:	68f9      	ldr	r1, [r7, #12]
 8009be4:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8009be6:	fb01 f303 	mul.w	r3, r1, r3
 8009bea:	441a      	add	r2, r3
 8009bec:	68fb      	ldr	r3, [r7, #12]
 8009bee:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8009bf0:	68fb      	ldr	r3, [r7, #12]
 8009bf2:	2200      	movs	r2, #0
 8009bf4:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8009bf6:	68fb      	ldr	r3, [r7, #12]
 8009bf8:	681a      	ldr	r2, [r3, #0]
 8009bfa:	68fb      	ldr	r3, [r7, #12]
 8009bfc:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8009bfe:	68fb      	ldr	r3, [r7, #12]
 8009c00:	681a      	ldr	r2, [r3, #0]
 8009c02:	68fb      	ldr	r3, [r7, #12]
 8009c04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009c06:	3b01      	subs	r3, #1
 8009c08:	68f9      	ldr	r1, [r7, #12]
 8009c0a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8009c0c:	fb01 f303 	mul.w	r3, r1, r3
 8009c10:	441a      	add	r2, r3
 8009c12:	68fb      	ldr	r3, [r7, #12]
 8009c14:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8009c16:	68fb      	ldr	r3, [r7, #12]
 8009c18:	22ff      	movs	r2, #255	; 0xff
 8009c1a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8009c1e:	68fb      	ldr	r3, [r7, #12]
 8009c20:	22ff      	movs	r2, #255	; 0xff
 8009c22:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8009c26:	683b      	ldr	r3, [r7, #0]
 8009c28:	2b00      	cmp	r3, #0
 8009c2a:	d114      	bne.n	8009c56 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009c2c:	68fb      	ldr	r3, [r7, #12]
 8009c2e:	691b      	ldr	r3, [r3, #16]
 8009c30:	2b00      	cmp	r3, #0
 8009c32:	d01a      	beq.n	8009c6a <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009c34:	68fb      	ldr	r3, [r7, #12]
 8009c36:	3310      	adds	r3, #16
 8009c38:	4618      	mov	r0, r3
 8009c3a:	f001 f9c5 	bl	800afc8 <xTaskRemoveFromEventList>
 8009c3e:	4603      	mov	r3, r0
 8009c40:	2b00      	cmp	r3, #0
 8009c42:	d012      	beq.n	8009c6a <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8009c44:	4b0c      	ldr	r3, [pc, #48]	; (8009c78 <xQueueGenericReset+0xcc>)
 8009c46:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009c4a:	601a      	str	r2, [r3, #0]
 8009c4c:	f3bf 8f4f 	dsb	sy
 8009c50:	f3bf 8f6f 	isb	sy
 8009c54:	e009      	b.n	8009c6a <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8009c56:	68fb      	ldr	r3, [r7, #12]
 8009c58:	3310      	adds	r3, #16
 8009c5a:	4618      	mov	r0, r3
 8009c5c:	f7ff fef1 	bl	8009a42 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8009c60:	68fb      	ldr	r3, [r7, #12]
 8009c62:	3324      	adds	r3, #36	; 0x24
 8009c64:	4618      	mov	r0, r3
 8009c66:	f7ff feec 	bl	8009a42 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8009c6a:	f002 f90b 	bl	800be84 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8009c6e:	2301      	movs	r3, #1
}
 8009c70:	4618      	mov	r0, r3
 8009c72:	3710      	adds	r7, #16
 8009c74:	46bd      	mov	sp, r7
 8009c76:	bd80      	pop	{r7, pc}
 8009c78:	e000ed04 	.word	0xe000ed04

08009c7c <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8009c7c:	b580      	push	{r7, lr}
 8009c7e:	b08a      	sub	sp, #40	; 0x28
 8009c80:	af02      	add	r7, sp, #8
 8009c82:	60f8      	str	r0, [r7, #12]
 8009c84:	60b9      	str	r1, [r7, #8]
 8009c86:	4613      	mov	r3, r2
 8009c88:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8009c8a:	68fb      	ldr	r3, [r7, #12]
 8009c8c:	2b00      	cmp	r3, #0
 8009c8e:	d10a      	bne.n	8009ca6 <xQueueGenericCreate+0x2a>
	__asm volatile
 8009c90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c94:	f383 8811 	msr	BASEPRI, r3
 8009c98:	f3bf 8f6f 	isb	sy
 8009c9c:	f3bf 8f4f 	dsb	sy
 8009ca0:	613b      	str	r3, [r7, #16]
}
 8009ca2:	bf00      	nop
 8009ca4:	e7fe      	b.n	8009ca4 <xQueueGenericCreate+0x28>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8009ca6:	68bb      	ldr	r3, [r7, #8]
 8009ca8:	2b00      	cmp	r3, #0
 8009caa:	d102      	bne.n	8009cb2 <xQueueGenericCreate+0x36>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8009cac:	2300      	movs	r3, #0
 8009cae:	61fb      	str	r3, [r7, #28]
 8009cb0:	e004      	b.n	8009cbc <xQueueGenericCreate+0x40>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009cb2:	68fb      	ldr	r3, [r7, #12]
 8009cb4:	68ba      	ldr	r2, [r7, #8]
 8009cb6:	fb02 f303 	mul.w	r3, r2, r3
 8009cba:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8009cbc:	69fb      	ldr	r3, [r7, #28]
 8009cbe:	3350      	adds	r3, #80	; 0x50
 8009cc0:	4618      	mov	r0, r3
 8009cc2:	f002 f9c9 	bl	800c058 <pvPortMalloc>
 8009cc6:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8009cc8:	69bb      	ldr	r3, [r7, #24]
 8009cca:	2b00      	cmp	r3, #0
 8009ccc:	d00b      	beq.n	8009ce6 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8009cce:	69bb      	ldr	r3, [r7, #24]
 8009cd0:	3350      	adds	r3, #80	; 0x50
 8009cd2:	617b      	str	r3, [r7, #20]
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8009cd4:	79fa      	ldrb	r2, [r7, #7]
 8009cd6:	69bb      	ldr	r3, [r7, #24]
 8009cd8:	9300      	str	r3, [sp, #0]
 8009cda:	4613      	mov	r3, r2
 8009cdc:	697a      	ldr	r2, [r7, #20]
 8009cde:	68b9      	ldr	r1, [r7, #8]
 8009ce0:	68f8      	ldr	r0, [r7, #12]
 8009ce2:	f000 f805 	bl	8009cf0 <prvInitialiseNewQueue>
		}

		return pxNewQueue;
 8009ce6:	69bb      	ldr	r3, [r7, #24]
	}
 8009ce8:	4618      	mov	r0, r3
 8009cea:	3720      	adds	r7, #32
 8009cec:	46bd      	mov	sp, r7
 8009cee:	bd80      	pop	{r7, pc}

08009cf0 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8009cf0:	b580      	push	{r7, lr}
 8009cf2:	b084      	sub	sp, #16
 8009cf4:	af00      	add	r7, sp, #0
 8009cf6:	60f8      	str	r0, [r7, #12]
 8009cf8:	60b9      	str	r1, [r7, #8]
 8009cfa:	607a      	str	r2, [r7, #4]
 8009cfc:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8009cfe:	68bb      	ldr	r3, [r7, #8]
 8009d00:	2b00      	cmp	r3, #0
 8009d02:	d103      	bne.n	8009d0c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8009d04:	69bb      	ldr	r3, [r7, #24]
 8009d06:	69ba      	ldr	r2, [r7, #24]
 8009d08:	601a      	str	r2, [r3, #0]
 8009d0a:	e002      	b.n	8009d12 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8009d0c:	69bb      	ldr	r3, [r7, #24]
 8009d0e:	687a      	ldr	r2, [r7, #4]
 8009d10:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8009d12:	69bb      	ldr	r3, [r7, #24]
 8009d14:	68fa      	ldr	r2, [r7, #12]
 8009d16:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8009d18:	69bb      	ldr	r3, [r7, #24]
 8009d1a:	68ba      	ldr	r2, [r7, #8]
 8009d1c:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8009d1e:	2101      	movs	r1, #1
 8009d20:	69b8      	ldr	r0, [r7, #24]
 8009d22:	f7ff ff43 	bl	8009bac <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8009d26:	69bb      	ldr	r3, [r7, #24]
 8009d28:	78fa      	ldrb	r2, [r7, #3]
 8009d2a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8009d2e:	bf00      	nop
 8009d30:	3710      	adds	r7, #16
 8009d32:	46bd      	mov	sp, r7
 8009d34:	bd80      	pop	{r7, pc}

08009d36 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8009d36:	b580      	push	{r7, lr}
 8009d38:	b082      	sub	sp, #8
 8009d3a:	af00      	add	r7, sp, #0
 8009d3c:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	2b00      	cmp	r3, #0
 8009d42:	d00e      	beq.n	8009d62 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->pxMutexHolder = NULL;
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	2200      	movs	r2, #0
 8009d48:	605a      	str	r2, [r3, #4]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	2200      	movs	r2, #0
 8009d4e:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.uxRecursiveCallCount = 0;
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	2200      	movs	r2, #0
 8009d54:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8009d56:	2300      	movs	r3, #0
 8009d58:	2200      	movs	r2, #0
 8009d5a:	2100      	movs	r1, #0
 8009d5c:	6878      	ldr	r0, [r7, #4]
 8009d5e:	f000 f81d 	bl	8009d9c <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8009d62:	bf00      	nop
 8009d64:	3708      	adds	r7, #8
 8009d66:	46bd      	mov	sp, r7
 8009d68:	bd80      	pop	{r7, pc}

08009d6a <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8009d6a:	b580      	push	{r7, lr}
 8009d6c:	b086      	sub	sp, #24
 8009d6e:	af00      	add	r7, sp, #0
 8009d70:	4603      	mov	r3, r0
 8009d72:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8009d74:	2301      	movs	r3, #1
 8009d76:	617b      	str	r3, [r7, #20]
 8009d78:	2300      	movs	r3, #0
 8009d7a:	613b      	str	r3, [r7, #16]

		pxNewQueue = ( Queue_t * ) xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8009d7c:	79fb      	ldrb	r3, [r7, #7]
 8009d7e:	461a      	mov	r2, r3
 8009d80:	6939      	ldr	r1, [r7, #16]
 8009d82:	6978      	ldr	r0, [r7, #20]
 8009d84:	f7ff ff7a 	bl	8009c7c <xQueueGenericCreate>
 8009d88:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( pxNewQueue );
 8009d8a:	68f8      	ldr	r0, [r7, #12]
 8009d8c:	f7ff ffd3 	bl	8009d36 <prvInitialiseMutex>

		return pxNewQueue;
 8009d90:	68fb      	ldr	r3, [r7, #12]
	}
 8009d92:	4618      	mov	r0, r3
 8009d94:	3718      	adds	r7, #24
 8009d96:	46bd      	mov	sp, r7
 8009d98:	bd80      	pop	{r7, pc}
	...

08009d9c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8009d9c:	b580      	push	{r7, lr}
 8009d9e:	b08e      	sub	sp, #56	; 0x38
 8009da0:	af00      	add	r7, sp, #0
 8009da2:	60f8      	str	r0, [r7, #12]
 8009da4:	60b9      	str	r1, [r7, #8]
 8009da6:	607a      	str	r2, [r7, #4]
 8009da8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8009daa:	2300      	movs	r3, #0
 8009dac:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8009dae:	68fb      	ldr	r3, [r7, #12]
 8009db0:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8009db2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009db4:	2b00      	cmp	r3, #0
 8009db6:	d10a      	bne.n	8009dce <xQueueGenericSend+0x32>
	__asm volatile
 8009db8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009dbc:	f383 8811 	msr	BASEPRI, r3
 8009dc0:	f3bf 8f6f 	isb	sy
 8009dc4:	f3bf 8f4f 	dsb	sy
 8009dc8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8009dca:	bf00      	nop
 8009dcc:	e7fe      	b.n	8009dcc <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009dce:	68bb      	ldr	r3, [r7, #8]
 8009dd0:	2b00      	cmp	r3, #0
 8009dd2:	d103      	bne.n	8009ddc <xQueueGenericSend+0x40>
 8009dd4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009dd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009dd8:	2b00      	cmp	r3, #0
 8009dda:	d101      	bne.n	8009de0 <xQueueGenericSend+0x44>
 8009ddc:	2301      	movs	r3, #1
 8009dde:	e000      	b.n	8009de2 <xQueueGenericSend+0x46>
 8009de0:	2300      	movs	r3, #0
 8009de2:	2b00      	cmp	r3, #0
 8009de4:	d10a      	bne.n	8009dfc <xQueueGenericSend+0x60>
	__asm volatile
 8009de6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009dea:	f383 8811 	msr	BASEPRI, r3
 8009dee:	f3bf 8f6f 	isb	sy
 8009df2:	f3bf 8f4f 	dsb	sy
 8009df6:	627b      	str	r3, [r7, #36]	; 0x24
}
 8009df8:	bf00      	nop
 8009dfa:	e7fe      	b.n	8009dfa <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009dfc:	683b      	ldr	r3, [r7, #0]
 8009dfe:	2b02      	cmp	r3, #2
 8009e00:	d103      	bne.n	8009e0a <xQueueGenericSend+0x6e>
 8009e02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009e06:	2b01      	cmp	r3, #1
 8009e08:	d101      	bne.n	8009e0e <xQueueGenericSend+0x72>
 8009e0a:	2301      	movs	r3, #1
 8009e0c:	e000      	b.n	8009e10 <xQueueGenericSend+0x74>
 8009e0e:	2300      	movs	r3, #0
 8009e10:	2b00      	cmp	r3, #0
 8009e12:	d10a      	bne.n	8009e2a <xQueueGenericSend+0x8e>
	__asm volatile
 8009e14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e18:	f383 8811 	msr	BASEPRI, r3
 8009e1c:	f3bf 8f6f 	isb	sy
 8009e20:	f3bf 8f4f 	dsb	sy
 8009e24:	623b      	str	r3, [r7, #32]
}
 8009e26:	bf00      	nop
 8009e28:	e7fe      	b.n	8009e28 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009e2a:	f001 fa89 	bl	800b340 <xTaskGetSchedulerState>
 8009e2e:	4603      	mov	r3, r0
 8009e30:	2b00      	cmp	r3, #0
 8009e32:	d102      	bne.n	8009e3a <xQueueGenericSend+0x9e>
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	2b00      	cmp	r3, #0
 8009e38:	d101      	bne.n	8009e3e <xQueueGenericSend+0xa2>
 8009e3a:	2301      	movs	r3, #1
 8009e3c:	e000      	b.n	8009e40 <xQueueGenericSend+0xa4>
 8009e3e:	2300      	movs	r3, #0
 8009e40:	2b00      	cmp	r3, #0
 8009e42:	d10a      	bne.n	8009e5a <xQueueGenericSend+0xbe>
	__asm volatile
 8009e44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e48:	f383 8811 	msr	BASEPRI, r3
 8009e4c:	f3bf 8f6f 	isb	sy
 8009e50:	f3bf 8f4f 	dsb	sy
 8009e54:	61fb      	str	r3, [r7, #28]
}
 8009e56:	bf00      	nop
 8009e58:	e7fe      	b.n	8009e58 <xQueueGenericSend+0xbc>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009e5a:	f001 ffe3 	bl	800be24 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009e5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e60:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009e62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e64:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009e66:	429a      	cmp	r2, r3
 8009e68:	d302      	bcc.n	8009e70 <xQueueGenericSend+0xd4>
 8009e6a:	683b      	ldr	r3, [r7, #0]
 8009e6c:	2b02      	cmp	r3, #2
 8009e6e:	d129      	bne.n	8009ec4 <xQueueGenericSend+0x128>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009e70:	683a      	ldr	r2, [r7, #0]
 8009e72:	68b9      	ldr	r1, [r7, #8]
 8009e74:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009e76:	f000 fb4b 	bl	800a510 <prvCopyDataToQueue>
 8009e7a:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009e7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e80:	2b00      	cmp	r3, #0
 8009e82:	d010      	beq.n	8009ea6 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009e84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e86:	3324      	adds	r3, #36	; 0x24
 8009e88:	4618      	mov	r0, r3
 8009e8a:	f001 f89d 	bl	800afc8 <xTaskRemoveFromEventList>
 8009e8e:	4603      	mov	r3, r0
 8009e90:	2b00      	cmp	r3, #0
 8009e92:	d013      	beq.n	8009ebc <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8009e94:	4b3f      	ldr	r3, [pc, #252]	; (8009f94 <xQueueGenericSend+0x1f8>)
 8009e96:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009e9a:	601a      	str	r2, [r3, #0]
 8009e9c:	f3bf 8f4f 	dsb	sy
 8009ea0:	f3bf 8f6f 	isb	sy
 8009ea4:	e00a      	b.n	8009ebc <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8009ea6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009ea8:	2b00      	cmp	r3, #0
 8009eaa:	d007      	beq.n	8009ebc <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8009eac:	4b39      	ldr	r3, [pc, #228]	; (8009f94 <xQueueGenericSend+0x1f8>)
 8009eae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009eb2:	601a      	str	r2, [r3, #0]
 8009eb4:	f3bf 8f4f 	dsb	sy
 8009eb8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8009ebc:	f001 ffe2 	bl	800be84 <vPortExitCritical>
				return pdPASS;
 8009ec0:	2301      	movs	r3, #1
 8009ec2:	e063      	b.n	8009f8c <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	2b00      	cmp	r3, #0
 8009ec8:	d103      	bne.n	8009ed2 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009eca:	f001 ffdb 	bl	800be84 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8009ece:	2300      	movs	r3, #0
 8009ed0:	e05c      	b.n	8009f8c <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009ed2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009ed4:	2b00      	cmp	r3, #0
 8009ed6:	d106      	bne.n	8009ee6 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
 8009ed8:	f107 0314 	add.w	r3, r7, #20
 8009edc:	4618      	mov	r0, r3
 8009ede:	f001 f8d5 	bl	800b08c <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009ee2:	2301      	movs	r3, #1
 8009ee4:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009ee6:	f001 ffcd 	bl	800be84 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009eea:	f000 fe37 	bl	800ab5c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009eee:	f001 ff99 	bl	800be24 <vPortEnterCritical>
 8009ef2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ef4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009ef8:	b25b      	sxtb	r3, r3
 8009efa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009efe:	d103      	bne.n	8009f08 <xQueueGenericSend+0x16c>
 8009f00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f02:	2200      	movs	r2, #0
 8009f04:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009f08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f0a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009f0e:	b25b      	sxtb	r3, r3
 8009f10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009f14:	d103      	bne.n	8009f1e <xQueueGenericSend+0x182>
 8009f16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f18:	2200      	movs	r2, #0
 8009f1a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009f1e:	f001 ffb1 	bl	800be84 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009f22:	1d3a      	adds	r2, r7, #4
 8009f24:	f107 0314 	add.w	r3, r7, #20
 8009f28:	4611      	mov	r1, r2
 8009f2a:	4618      	mov	r0, r3
 8009f2c:	f001 f8d2 	bl	800b0d4 <xTaskCheckForTimeOut>
 8009f30:	4603      	mov	r3, r0
 8009f32:	2b00      	cmp	r3, #0
 8009f34:	d124      	bne.n	8009f80 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8009f36:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009f38:	f000 fbe2 	bl	800a700 <prvIsQueueFull>
 8009f3c:	4603      	mov	r3, r0
 8009f3e:	2b00      	cmp	r3, #0
 8009f40:	d018      	beq.n	8009f74 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8009f42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f44:	3310      	adds	r3, #16
 8009f46:	687a      	ldr	r2, [r7, #4]
 8009f48:	4611      	mov	r1, r2
 8009f4a:	4618      	mov	r0, r3
 8009f4c:	f000 ffec 	bl	800af28 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8009f50:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009f52:	f000 fb6d 	bl	800a630 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8009f56:	f000 fe0f 	bl	800ab78 <xTaskResumeAll>
 8009f5a:	4603      	mov	r3, r0
 8009f5c:	2b00      	cmp	r3, #0
 8009f5e:	f47f af7c 	bne.w	8009e5a <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8009f62:	4b0c      	ldr	r3, [pc, #48]	; (8009f94 <xQueueGenericSend+0x1f8>)
 8009f64:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009f68:	601a      	str	r2, [r3, #0]
 8009f6a:	f3bf 8f4f 	dsb	sy
 8009f6e:	f3bf 8f6f 	isb	sy
 8009f72:	e772      	b.n	8009e5a <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8009f74:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009f76:	f000 fb5b 	bl	800a630 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009f7a:	f000 fdfd 	bl	800ab78 <xTaskResumeAll>
 8009f7e:	e76c      	b.n	8009e5a <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8009f80:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009f82:	f000 fb55 	bl	800a630 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009f86:	f000 fdf7 	bl	800ab78 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8009f8a:	2300      	movs	r3, #0
		}
	}
}
 8009f8c:	4618      	mov	r0, r3
 8009f8e:	3738      	adds	r7, #56	; 0x38
 8009f90:	46bd      	mov	sp, r7
 8009f92:	bd80      	pop	{r7, pc}
 8009f94:	e000ed04 	.word	0xe000ed04

08009f98 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8009f98:	b580      	push	{r7, lr}
 8009f9a:	b08e      	sub	sp, #56	; 0x38
 8009f9c:	af00      	add	r7, sp, #0
 8009f9e:	60f8      	str	r0, [r7, #12]
 8009fa0:	60b9      	str	r1, [r7, #8]
 8009fa2:	607a      	str	r2, [r7, #4]
 8009fa4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8009fa6:	68fb      	ldr	r3, [r7, #12]
 8009fa8:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8009faa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009fac:	2b00      	cmp	r3, #0
 8009fae:	d10a      	bne.n	8009fc6 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8009fb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009fb4:	f383 8811 	msr	BASEPRI, r3
 8009fb8:	f3bf 8f6f 	isb	sy
 8009fbc:	f3bf 8f4f 	dsb	sy
 8009fc0:	627b      	str	r3, [r7, #36]	; 0x24
}
 8009fc2:	bf00      	nop
 8009fc4:	e7fe      	b.n	8009fc4 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009fc6:	68bb      	ldr	r3, [r7, #8]
 8009fc8:	2b00      	cmp	r3, #0
 8009fca:	d103      	bne.n	8009fd4 <xQueueGenericSendFromISR+0x3c>
 8009fcc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009fce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009fd0:	2b00      	cmp	r3, #0
 8009fd2:	d101      	bne.n	8009fd8 <xQueueGenericSendFromISR+0x40>
 8009fd4:	2301      	movs	r3, #1
 8009fd6:	e000      	b.n	8009fda <xQueueGenericSendFromISR+0x42>
 8009fd8:	2300      	movs	r3, #0
 8009fda:	2b00      	cmp	r3, #0
 8009fdc:	d10a      	bne.n	8009ff4 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8009fde:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009fe2:	f383 8811 	msr	BASEPRI, r3
 8009fe6:	f3bf 8f6f 	isb	sy
 8009fea:	f3bf 8f4f 	dsb	sy
 8009fee:	623b      	str	r3, [r7, #32]
}
 8009ff0:	bf00      	nop
 8009ff2:	e7fe      	b.n	8009ff2 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009ff4:	683b      	ldr	r3, [r7, #0]
 8009ff6:	2b02      	cmp	r3, #2
 8009ff8:	d103      	bne.n	800a002 <xQueueGenericSendFromISR+0x6a>
 8009ffa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ffc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009ffe:	2b01      	cmp	r3, #1
 800a000:	d101      	bne.n	800a006 <xQueueGenericSendFromISR+0x6e>
 800a002:	2301      	movs	r3, #1
 800a004:	e000      	b.n	800a008 <xQueueGenericSendFromISR+0x70>
 800a006:	2300      	movs	r3, #0
 800a008:	2b00      	cmp	r3, #0
 800a00a:	d10a      	bne.n	800a022 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800a00c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a010:	f383 8811 	msr	BASEPRI, r3
 800a014:	f3bf 8f6f 	isb	sy
 800a018:	f3bf 8f4f 	dsb	sy
 800a01c:	61fb      	str	r3, [r7, #28]
}
 800a01e:	bf00      	nop
 800a020:	e7fe      	b.n	800a020 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a022:	f001 ffd9 	bl	800bfd8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800a026:	f3ef 8211 	mrs	r2, BASEPRI
 800a02a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a02e:	f383 8811 	msr	BASEPRI, r3
 800a032:	f3bf 8f6f 	isb	sy
 800a036:	f3bf 8f4f 	dsb	sy
 800a03a:	61ba      	str	r2, [r7, #24]
 800a03c:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800a03e:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a040:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a042:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a044:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a046:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a048:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a04a:	429a      	cmp	r2, r3
 800a04c:	d302      	bcc.n	800a054 <xQueueGenericSendFromISR+0xbc>
 800a04e:	683b      	ldr	r3, [r7, #0]
 800a050:	2b02      	cmp	r3, #2
 800a052:	d12c      	bne.n	800a0ae <xQueueGenericSendFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800a054:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a056:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a05a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a05e:	683a      	ldr	r2, [r7, #0]
 800a060:	68b9      	ldr	r1, [r7, #8]
 800a062:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a064:	f000 fa54 	bl	800a510 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800a068:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800a06c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a070:	d112      	bne.n	800a098 <xQueueGenericSendFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a072:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a074:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a076:	2b00      	cmp	r3, #0
 800a078:	d016      	beq.n	800a0a8 <xQueueGenericSendFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a07a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a07c:	3324      	adds	r3, #36	; 0x24
 800a07e:	4618      	mov	r0, r3
 800a080:	f000 ffa2 	bl	800afc8 <xTaskRemoveFromEventList>
 800a084:	4603      	mov	r3, r0
 800a086:	2b00      	cmp	r3, #0
 800a088:	d00e      	beq.n	800a0a8 <xQueueGenericSendFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	2b00      	cmp	r3, #0
 800a08e:	d00b      	beq.n	800a0a8 <xQueueGenericSendFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	2201      	movs	r2, #1
 800a094:	601a      	str	r2, [r3, #0]
 800a096:	e007      	b.n	800a0a8 <xQueueGenericSendFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800a098:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800a09c:	3301      	adds	r3, #1
 800a09e:	b2db      	uxtb	r3, r3
 800a0a0:	b25a      	sxtb	r2, r3
 800a0a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a0a4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800a0a8:	2301      	movs	r3, #1
 800a0aa:	637b      	str	r3, [r7, #52]	; 0x34
		{
 800a0ac:	e001      	b.n	800a0b2 <xQueueGenericSendFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800a0ae:	2300      	movs	r3, #0
 800a0b0:	637b      	str	r3, [r7, #52]	; 0x34
 800a0b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a0b4:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800a0b6:	693b      	ldr	r3, [r7, #16]
 800a0b8:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue )
	);
}
 800a0bc:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800a0be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800a0c0:	4618      	mov	r0, r3
 800a0c2:	3738      	adds	r7, #56	; 0x38
 800a0c4:	46bd      	mov	sp, r7
 800a0c6:	bd80      	pop	{r7, pc}

0800a0c8 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800a0c8:	b580      	push	{r7, lr}
 800a0ca:	b08e      	sub	sp, #56	; 0x38
 800a0cc:	af00      	add	r7, sp, #0
 800a0ce:	6078      	str	r0, [r7, #4]
 800a0d0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800a0d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a0d8:	2b00      	cmp	r3, #0
 800a0da:	d10a      	bne.n	800a0f2 <xQueueGiveFromISR+0x2a>
	__asm volatile
 800a0dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a0e0:	f383 8811 	msr	BASEPRI, r3
 800a0e4:	f3bf 8f6f 	isb	sy
 800a0e8:	f3bf 8f4f 	dsb	sy
 800a0ec:	623b      	str	r3, [r7, #32]
}
 800a0ee:	bf00      	nop
 800a0f0:	e7fe      	b.n	800a0f0 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800a0f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a0f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a0f6:	2b00      	cmp	r3, #0
 800a0f8:	d00a      	beq.n	800a110 <xQueueGiveFromISR+0x48>
	__asm volatile
 800a0fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a0fe:	f383 8811 	msr	BASEPRI, r3
 800a102:	f3bf 8f6f 	isb	sy
 800a106:	f3bf 8f4f 	dsb	sy
 800a10a:	61fb      	str	r3, [r7, #28]
}
 800a10c:	bf00      	nop
 800a10e:	e7fe      	b.n	800a10e <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
 800a110:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a112:	681b      	ldr	r3, [r3, #0]
 800a114:	2b00      	cmp	r3, #0
 800a116:	d103      	bne.n	800a120 <xQueueGiveFromISR+0x58>
 800a118:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a11a:	685b      	ldr	r3, [r3, #4]
 800a11c:	2b00      	cmp	r3, #0
 800a11e:	d101      	bne.n	800a124 <xQueueGiveFromISR+0x5c>
 800a120:	2301      	movs	r3, #1
 800a122:	e000      	b.n	800a126 <xQueueGiveFromISR+0x5e>
 800a124:	2300      	movs	r3, #0
 800a126:	2b00      	cmp	r3, #0
 800a128:	d10a      	bne.n	800a140 <xQueueGiveFromISR+0x78>
	__asm volatile
 800a12a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a12e:	f383 8811 	msr	BASEPRI, r3
 800a132:	f3bf 8f6f 	isb	sy
 800a136:	f3bf 8f4f 	dsb	sy
 800a13a:	61bb      	str	r3, [r7, #24]
}
 800a13c:	bf00      	nop
 800a13e:	e7fe      	b.n	800a13e <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a140:	f001 ff4a 	bl	800bfd8 <vPortValidateInterruptPriority>
	__asm volatile
 800a144:	f3ef 8211 	mrs	r2, BASEPRI
 800a148:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a14c:	f383 8811 	msr	BASEPRI, r3
 800a150:	f3bf 8f6f 	isb	sy
 800a154:	f3bf 8f4f 	dsb	sy
 800a158:	617a      	str	r2, [r7, #20]
 800a15a:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800a15c:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a15e:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a160:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a162:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a164:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800a166:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a168:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a16a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a16c:	429a      	cmp	r2, r3
 800a16e:	d22b      	bcs.n	800a1c8 <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800a170:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a172:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a176:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
 800a17a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a17c:	1c5a      	adds	r2, r3, #1
 800a17e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a180:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800a182:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800a186:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a18a:	d112      	bne.n	800a1b2 <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a18c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a18e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a190:	2b00      	cmp	r3, #0
 800a192:	d016      	beq.n	800a1c2 <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a194:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a196:	3324      	adds	r3, #36	; 0x24
 800a198:	4618      	mov	r0, r3
 800a19a:	f000 ff15 	bl	800afc8 <xTaskRemoveFromEventList>
 800a19e:	4603      	mov	r3, r0
 800a1a0:	2b00      	cmp	r3, #0
 800a1a2:	d00e      	beq.n	800a1c2 <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800a1a4:	683b      	ldr	r3, [r7, #0]
 800a1a6:	2b00      	cmp	r3, #0
 800a1a8:	d00b      	beq.n	800a1c2 <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800a1aa:	683b      	ldr	r3, [r7, #0]
 800a1ac:	2201      	movs	r2, #1
 800a1ae:	601a      	str	r2, [r3, #0]
 800a1b0:	e007      	b.n	800a1c2 <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800a1b2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a1b6:	3301      	adds	r3, #1
 800a1b8:	b2db      	uxtb	r3, r3
 800a1ba:	b25a      	sxtb	r2, r3
 800a1bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a1be:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800a1c2:	2301      	movs	r3, #1
 800a1c4:	637b      	str	r3, [r7, #52]	; 0x34
 800a1c6:	e001      	b.n	800a1cc <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800a1c8:	2300      	movs	r3, #0
 800a1ca:	637b      	str	r3, [r7, #52]	; 0x34
 800a1cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a1ce:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800a1d0:	68fb      	ldr	r3, [r7, #12]
 800a1d2:	f383 8811 	msr	BASEPRI, r3
}
 800a1d6:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800a1d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800a1da:	4618      	mov	r0, r3
 800a1dc:	3738      	adds	r7, #56	; 0x38
 800a1de:	46bd      	mov	sp, r7
 800a1e0:	bd80      	pop	{r7, pc}
	...

0800a1e4 <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait, const BaseType_t xJustPeeking )
{
 800a1e4:	b580      	push	{r7, lr}
 800a1e6:	b08e      	sub	sp, #56	; 0x38
 800a1e8:	af00      	add	r7, sp, #0
 800a1ea:	60f8      	str	r0, [r7, #12]
 800a1ec:	60b9      	str	r1, [r7, #8]
 800a1ee:	607a      	str	r2, [r7, #4]
 800a1f0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800a1f2:	2300      	movs	r3, #0
 800a1f4:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800a1f6:	68fb      	ldr	r3, [r7, #12]
 800a1f8:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800a1fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a1fc:	2b00      	cmp	r3, #0
 800a1fe:	d10a      	bne.n	800a216 <xQueueGenericReceive+0x32>
	__asm volatile
 800a200:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a204:	f383 8811 	msr	BASEPRI, r3
 800a208:	f3bf 8f6f 	isb	sy
 800a20c:	f3bf 8f4f 	dsb	sy
 800a210:	627b      	str	r3, [r7, #36]	; 0x24
}
 800a212:	bf00      	nop
 800a214:	e7fe      	b.n	800a214 <xQueueGenericReceive+0x30>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a216:	68bb      	ldr	r3, [r7, #8]
 800a218:	2b00      	cmp	r3, #0
 800a21a:	d103      	bne.n	800a224 <xQueueGenericReceive+0x40>
 800a21c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a21e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a220:	2b00      	cmp	r3, #0
 800a222:	d101      	bne.n	800a228 <xQueueGenericReceive+0x44>
 800a224:	2301      	movs	r3, #1
 800a226:	e000      	b.n	800a22a <xQueueGenericReceive+0x46>
 800a228:	2300      	movs	r3, #0
 800a22a:	2b00      	cmp	r3, #0
 800a22c:	d10a      	bne.n	800a244 <xQueueGenericReceive+0x60>
	__asm volatile
 800a22e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a232:	f383 8811 	msr	BASEPRI, r3
 800a236:	f3bf 8f6f 	isb	sy
 800a23a:	f3bf 8f4f 	dsb	sy
 800a23e:	623b      	str	r3, [r7, #32]
}
 800a240:	bf00      	nop
 800a242:	e7fe      	b.n	800a242 <xQueueGenericReceive+0x5e>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a244:	f001 f87c 	bl	800b340 <xTaskGetSchedulerState>
 800a248:	4603      	mov	r3, r0
 800a24a:	2b00      	cmp	r3, #0
 800a24c:	d102      	bne.n	800a254 <xQueueGenericReceive+0x70>
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	2b00      	cmp	r3, #0
 800a252:	d101      	bne.n	800a258 <xQueueGenericReceive+0x74>
 800a254:	2301      	movs	r3, #1
 800a256:	e000      	b.n	800a25a <xQueueGenericReceive+0x76>
 800a258:	2300      	movs	r3, #0
 800a25a:	2b00      	cmp	r3, #0
 800a25c:	d10a      	bne.n	800a274 <xQueueGenericReceive+0x90>
	__asm volatile
 800a25e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a262:	f383 8811 	msr	BASEPRI, r3
 800a266:	f3bf 8f6f 	isb	sy
 800a26a:	f3bf 8f4f 	dsb	sy
 800a26e:	61fb      	str	r3, [r7, #28]
}
 800a270:	bf00      	nop
 800a272:	e7fe      	b.n	800a272 <xQueueGenericReceive+0x8e>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 800a274:	f001 fdd6 	bl	800be24 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a278:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a27a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a27c:	62fb      	str	r3, [r7, #44]	; 0x2c

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a27e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a280:	2b00      	cmp	r3, #0
 800a282:	d046      	beq.n	800a312 <xQueueGenericReceive+0x12e>
			{
				/* Remember the read position in case the queue is only being
				peeked. */
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
 800a284:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a286:	68db      	ldr	r3, [r3, #12]
 800a288:	62bb      	str	r3, [r7, #40]	; 0x28

				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800a28a:	68b9      	ldr	r1, [r7, #8]
 800a28c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a28e:	f000 f9a9 	bl	800a5e4 <prvCopyDataFromQueue>

				if( xJustPeeking == pdFALSE )
 800a292:	683b      	ldr	r3, [r7, #0]
 800a294:	2b00      	cmp	r3, #0
 800a296:	d121      	bne.n	800a2dc <xQueueGenericReceive+0xf8>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* Actually removing data, not just peeking. */
					pxQueue->uxMessagesWaiting = uxMessagesWaiting - 1;
 800a298:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a29a:	1e5a      	subs	r2, r3, #1
 800a29c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a29e:	639a      	str	r2, [r3, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a2a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a2a2:	681b      	ldr	r3, [r3, #0]
 800a2a4:	2b00      	cmp	r3, #0
 800a2a6:	d104      	bne.n	800a2b2 <xQueueGenericReceive+0xce>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 800a2a8:	f001 f964 	bl	800b574 <pvTaskIncrementMutexHeldCount>
 800a2ac:	4602      	mov	r2, r0
 800a2ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a2b0:	605a      	str	r2, [r3, #4]
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configUSE_MUTEXES */

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a2b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a2b4:	691b      	ldr	r3, [r3, #16]
 800a2b6:	2b00      	cmp	r3, #0
 800a2b8:	d027      	beq.n	800a30a <xQueueGenericReceive+0x126>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a2ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a2bc:	3310      	adds	r3, #16
 800a2be:	4618      	mov	r0, r3
 800a2c0:	f000 fe82 	bl	800afc8 <xTaskRemoveFromEventList>
 800a2c4:	4603      	mov	r3, r0
 800a2c6:	2b00      	cmp	r3, #0
 800a2c8:	d01f      	beq.n	800a30a <xQueueGenericReceive+0x126>
						{
							queueYIELD_IF_USING_PREEMPTION();
 800a2ca:	4b50      	ldr	r3, [pc, #320]	; (800a40c <xQueueGenericReceive+0x228>)
 800a2cc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a2d0:	601a      	str	r2, [r3, #0]
 800a2d2:	f3bf 8f4f 	dsb	sy
 800a2d6:	f3bf 8f6f 	isb	sy
 800a2da:	e016      	b.n	800a30a <xQueueGenericReceive+0x126>
				{
					traceQUEUE_PEEK( pxQueue );

					/* The data is not being removed, so reset the read
					pointer. */
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
 800a2dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a2de:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a2e0:	60da      	str	r2, [r3, #12]

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a2e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a2e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a2e6:	2b00      	cmp	r3, #0
 800a2e8:	d00f      	beq.n	800a30a <xQueueGenericReceive+0x126>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a2ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a2ec:	3324      	adds	r3, #36	; 0x24
 800a2ee:	4618      	mov	r0, r3
 800a2f0:	f000 fe6a 	bl	800afc8 <xTaskRemoveFromEventList>
 800a2f4:	4603      	mov	r3, r0
 800a2f6:	2b00      	cmp	r3, #0
 800a2f8:	d007      	beq.n	800a30a <xQueueGenericReceive+0x126>
						{
							/* The task waiting has a higher priority than this task. */
							queueYIELD_IF_USING_PREEMPTION();
 800a2fa:	4b44      	ldr	r3, [pc, #272]	; (800a40c <xQueueGenericReceive+0x228>)
 800a2fc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a300:	601a      	str	r2, [r3, #0]
 800a302:	f3bf 8f4f 	dsb	sy
 800a306:	f3bf 8f6f 	isb	sy
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				taskEXIT_CRITICAL();
 800a30a:	f001 fdbb 	bl	800be84 <vPortExitCritical>
				return pdPASS;
 800a30e:	2301      	movs	r3, #1
 800a310:	e077      	b.n	800a402 <xQueueGenericReceive+0x21e>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	2b00      	cmp	r3, #0
 800a316:	d103      	bne.n	800a320 <xQueueGenericReceive+0x13c>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a318:	f001 fdb4 	bl	800be84 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800a31c:	2300      	movs	r3, #0
 800a31e:	e070      	b.n	800a402 <xQueueGenericReceive+0x21e>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a320:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a322:	2b00      	cmp	r3, #0
 800a324:	d106      	bne.n	800a334 <xQueueGenericReceive+0x150>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
 800a326:	f107 0314 	add.w	r3, r7, #20
 800a32a:	4618      	mov	r0, r3
 800a32c:	f000 feae 	bl	800b08c <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a330:	2301      	movs	r3, #1
 800a332:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a334:	f001 fda6 	bl	800be84 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a338:	f000 fc10 	bl	800ab5c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a33c:	f001 fd72 	bl	800be24 <vPortEnterCritical>
 800a340:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a342:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a346:	b25b      	sxtb	r3, r3
 800a348:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a34c:	d103      	bne.n	800a356 <xQueueGenericReceive+0x172>
 800a34e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a350:	2200      	movs	r2, #0
 800a352:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a356:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a358:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a35c:	b25b      	sxtb	r3, r3
 800a35e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a362:	d103      	bne.n	800a36c <xQueueGenericReceive+0x188>
 800a364:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a366:	2200      	movs	r2, #0
 800a368:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a36c:	f001 fd8a 	bl	800be84 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a370:	1d3a      	adds	r2, r7, #4
 800a372:	f107 0314 	add.w	r3, r7, #20
 800a376:	4611      	mov	r1, r2
 800a378:	4618      	mov	r0, r3
 800a37a:	f000 feab 	bl	800b0d4 <xTaskCheckForTimeOut>
 800a37e:	4603      	mov	r3, r0
 800a380:	2b00      	cmp	r3, #0
 800a382:	d131      	bne.n	800a3e8 <xQueueGenericReceive+0x204>
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a384:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a386:	f000 f9a5 	bl	800a6d4 <prvIsQueueEmpty>
 800a38a:	4603      	mov	r3, r0
 800a38c:	2b00      	cmp	r3, #0
 800a38e:	d025      	beq.n	800a3dc <xQueueGenericReceive+0x1f8>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a390:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a392:	681b      	ldr	r3, [r3, #0]
 800a394:	2b00      	cmp	r3, #0
 800a396:	d108      	bne.n	800a3aa <xQueueGenericReceive+0x1c6>
					{
						taskENTER_CRITICAL();
 800a398:	f001 fd44 	bl	800be24 <vPortEnterCritical>
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 800a39c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a39e:	685b      	ldr	r3, [r3, #4]
 800a3a0:	4618      	mov	r0, r3
 800a3a2:	f000 ffeb 	bl	800b37c <vTaskPriorityInherit>
						}
						taskEXIT_CRITICAL();
 800a3a6:	f001 fd6d 	bl	800be84 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800a3aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a3ac:	3324      	adds	r3, #36	; 0x24
 800a3ae:	687a      	ldr	r2, [r7, #4]
 800a3b0:	4611      	mov	r1, r2
 800a3b2:	4618      	mov	r0, r3
 800a3b4:	f000 fdb8 	bl	800af28 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800a3b8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a3ba:	f000 f939 	bl	800a630 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800a3be:	f000 fbdb 	bl	800ab78 <xTaskResumeAll>
 800a3c2:	4603      	mov	r3, r0
 800a3c4:	2b00      	cmp	r3, #0
 800a3c6:	f47f af55 	bne.w	800a274 <xQueueGenericReceive+0x90>
				{
					portYIELD_WITHIN_API();
 800a3ca:	4b10      	ldr	r3, [pc, #64]	; (800a40c <xQueueGenericReceive+0x228>)
 800a3cc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a3d0:	601a      	str	r2, [r3, #0]
 800a3d2:	f3bf 8f4f 	dsb	sy
 800a3d6:	f3bf 8f6f 	isb	sy
 800a3da:	e74b      	b.n	800a274 <xQueueGenericReceive+0x90>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800a3dc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a3de:	f000 f927 	bl	800a630 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a3e2:	f000 fbc9 	bl	800ab78 <xTaskResumeAll>
 800a3e6:	e745      	b.n	800a274 <xQueueGenericReceive+0x90>
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
 800a3e8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a3ea:	f000 f921 	bl	800a630 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a3ee:	f000 fbc3 	bl	800ab78 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a3f2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a3f4:	f000 f96e 	bl	800a6d4 <prvIsQueueEmpty>
 800a3f8:	4603      	mov	r3, r0
 800a3fa:	2b00      	cmp	r3, #0
 800a3fc:	f43f af3a 	beq.w	800a274 <xQueueGenericReceive+0x90>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800a400:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 800a402:	4618      	mov	r0, r3
 800a404:	3738      	adds	r7, #56	; 0x38
 800a406:	46bd      	mov	sp, r7
 800a408:	bd80      	pop	{r7, pc}
 800a40a:	bf00      	nop
 800a40c:	e000ed04 	.word	0xe000ed04

0800a410 <xQueueReceiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800a410:	b580      	push	{r7, lr}
 800a412:	b08e      	sub	sp, #56	; 0x38
 800a414:	af00      	add	r7, sp, #0
 800a416:	60f8      	str	r0, [r7, #12]
 800a418:	60b9      	str	r1, [r7, #8]
 800a41a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800a41c:	68fb      	ldr	r3, [r7, #12]
 800a41e:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800a420:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a422:	2b00      	cmp	r3, #0
 800a424:	d10a      	bne.n	800a43c <xQueueReceiveFromISR+0x2c>
	__asm volatile
 800a426:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a42a:	f383 8811 	msr	BASEPRI, r3
 800a42e:	f3bf 8f6f 	isb	sy
 800a432:	f3bf 8f4f 	dsb	sy
 800a436:	623b      	str	r3, [r7, #32]
}
 800a438:	bf00      	nop
 800a43a:	e7fe      	b.n	800a43a <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a43c:	68bb      	ldr	r3, [r7, #8]
 800a43e:	2b00      	cmp	r3, #0
 800a440:	d103      	bne.n	800a44a <xQueueReceiveFromISR+0x3a>
 800a442:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a444:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a446:	2b00      	cmp	r3, #0
 800a448:	d101      	bne.n	800a44e <xQueueReceiveFromISR+0x3e>
 800a44a:	2301      	movs	r3, #1
 800a44c:	e000      	b.n	800a450 <xQueueReceiveFromISR+0x40>
 800a44e:	2300      	movs	r3, #0
 800a450:	2b00      	cmp	r3, #0
 800a452:	d10a      	bne.n	800a46a <xQueueReceiveFromISR+0x5a>
	__asm volatile
 800a454:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a458:	f383 8811 	msr	BASEPRI, r3
 800a45c:	f3bf 8f6f 	isb	sy
 800a460:	f3bf 8f4f 	dsb	sy
 800a464:	61fb      	str	r3, [r7, #28]
}
 800a466:	bf00      	nop
 800a468:	e7fe      	b.n	800a468 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a46a:	f001 fdb5 	bl	800bfd8 <vPortValidateInterruptPriority>
	__asm volatile
 800a46e:	f3ef 8211 	mrs	r2, BASEPRI
 800a472:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a476:	f383 8811 	msr	BASEPRI, r3
 800a47a:	f3bf 8f6f 	isb	sy
 800a47e:	f3bf 8f4f 	dsb	sy
 800a482:	61ba      	str	r2, [r7, #24]
 800a484:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800a486:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a488:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a48a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a48c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a48e:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a490:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a492:	2b00      	cmp	r3, #0
 800a494:	d02f      	beq.n	800a4f6 <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800a496:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a498:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a49c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800a4a0:	68b9      	ldr	r1, [r7, #8]
 800a4a2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a4a4:	f000 f89e 	bl	800a5e4 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - 1;
 800a4a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a4aa:	1e5a      	subs	r2, r3, #1
 800a4ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a4ae:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800a4b0:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800a4b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a4b8:	d112      	bne.n	800a4e0 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a4ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a4bc:	691b      	ldr	r3, [r3, #16]
 800a4be:	2b00      	cmp	r3, #0
 800a4c0:	d016      	beq.n	800a4f0 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a4c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a4c4:	3310      	adds	r3, #16
 800a4c6:	4618      	mov	r0, r3
 800a4c8:	f000 fd7e 	bl	800afc8 <xTaskRemoveFromEventList>
 800a4cc:	4603      	mov	r3, r0
 800a4ce:	2b00      	cmp	r3, #0
 800a4d0:	d00e      	beq.n	800a4f0 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	2b00      	cmp	r3, #0
 800a4d6:	d00b      	beq.n	800a4f0 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	2201      	movs	r2, #1
 800a4dc:	601a      	str	r2, [r3, #0]
 800a4de:	e007      	b.n	800a4f0 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800a4e0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a4e4:	3301      	adds	r3, #1
 800a4e6:	b2db      	uxtb	r3, r3
 800a4e8:	b25a      	sxtb	r2, r3
 800a4ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a4ec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 800a4f0:	2301      	movs	r3, #1
 800a4f2:	637b      	str	r3, [r7, #52]	; 0x34
 800a4f4:	e001      	b.n	800a4fa <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 800a4f6:	2300      	movs	r3, #0
 800a4f8:	637b      	str	r3, [r7, #52]	; 0x34
 800a4fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a4fc:	613b      	str	r3, [r7, #16]
	__asm volatile
 800a4fe:	693b      	ldr	r3, [r7, #16]
 800a500:	f383 8811 	msr	BASEPRI, r3
}
 800a504:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800a506:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800a508:	4618      	mov	r0, r3
 800a50a:	3738      	adds	r7, #56	; 0x38
 800a50c:	46bd      	mov	sp, r7
 800a50e:	bd80      	pop	{r7, pc}

0800a510 <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800a510:	b580      	push	{r7, lr}
 800a512:	b086      	sub	sp, #24
 800a514:	af00      	add	r7, sp, #0
 800a516:	60f8      	str	r0, [r7, #12]
 800a518:	60b9      	str	r1, [r7, #8]
 800a51a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800a51c:	2300      	movs	r3, #0
 800a51e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a520:	68fb      	ldr	r3, [r7, #12]
 800a522:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a524:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800a526:	68fb      	ldr	r3, [r7, #12]
 800a528:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a52a:	2b00      	cmp	r3, #0
 800a52c:	d10d      	bne.n	800a54a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a52e:	68fb      	ldr	r3, [r7, #12]
 800a530:	681b      	ldr	r3, [r3, #0]
 800a532:	2b00      	cmp	r3, #0
 800a534:	d14d      	bne.n	800a5d2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 800a536:	68fb      	ldr	r3, [r7, #12]
 800a538:	685b      	ldr	r3, [r3, #4]
 800a53a:	4618      	mov	r0, r3
 800a53c:	f000 ff94 	bl	800b468 <xTaskPriorityDisinherit>
 800a540:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 800a542:	68fb      	ldr	r3, [r7, #12]
 800a544:	2200      	movs	r2, #0
 800a546:	605a      	str	r2, [r3, #4]
 800a548:	e043      	b.n	800a5d2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800a54a:	687b      	ldr	r3, [r7, #4]
 800a54c:	2b00      	cmp	r3, #0
 800a54e:	d119      	bne.n	800a584 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 800a550:	68fb      	ldr	r3, [r7, #12]
 800a552:	6898      	ldr	r0, [r3, #8]
 800a554:	68fb      	ldr	r3, [r7, #12]
 800a556:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a558:	461a      	mov	r2, r3
 800a55a:	68b9      	ldr	r1, [r7, #8]
 800a55c:	f001 ffba 	bl	800c4d4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 800a560:	68fb      	ldr	r3, [r7, #12]
 800a562:	689a      	ldr	r2, [r3, #8]
 800a564:	68fb      	ldr	r3, [r7, #12]
 800a566:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a568:	441a      	add	r2, r3
 800a56a:	68fb      	ldr	r3, [r7, #12]
 800a56c:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a56e:	68fb      	ldr	r3, [r7, #12]
 800a570:	689a      	ldr	r2, [r3, #8]
 800a572:	68fb      	ldr	r3, [r7, #12]
 800a574:	685b      	ldr	r3, [r3, #4]
 800a576:	429a      	cmp	r2, r3
 800a578:	d32b      	bcc.n	800a5d2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800a57a:	68fb      	ldr	r3, [r7, #12]
 800a57c:	681a      	ldr	r2, [r3, #0]
 800a57e:	68fb      	ldr	r3, [r7, #12]
 800a580:	609a      	str	r2, [r3, #8]
 800a582:	e026      	b.n	800a5d2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a584:	68fb      	ldr	r3, [r7, #12]
 800a586:	68d8      	ldr	r0, [r3, #12]
 800a588:	68fb      	ldr	r3, [r7, #12]
 800a58a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a58c:	461a      	mov	r2, r3
 800a58e:	68b9      	ldr	r1, [r7, #8]
 800a590:	f001 ffa0 	bl	800c4d4 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 800a594:	68fb      	ldr	r3, [r7, #12]
 800a596:	68da      	ldr	r2, [r3, #12]
 800a598:	68fb      	ldr	r3, [r7, #12]
 800a59a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a59c:	425b      	negs	r3, r3
 800a59e:	441a      	add	r2, r3
 800a5a0:	68fb      	ldr	r3, [r7, #12]
 800a5a2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a5a4:	68fb      	ldr	r3, [r7, #12]
 800a5a6:	68da      	ldr	r2, [r3, #12]
 800a5a8:	68fb      	ldr	r3, [r7, #12]
 800a5aa:	681b      	ldr	r3, [r3, #0]
 800a5ac:	429a      	cmp	r2, r3
 800a5ae:	d207      	bcs.n	800a5c0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 800a5b0:	68fb      	ldr	r3, [r7, #12]
 800a5b2:	685a      	ldr	r2, [r3, #4]
 800a5b4:	68fb      	ldr	r3, [r7, #12]
 800a5b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a5b8:	425b      	negs	r3, r3
 800a5ba:	441a      	add	r2, r3
 800a5bc:	68fb      	ldr	r3, [r7, #12]
 800a5be:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	2b02      	cmp	r3, #2
 800a5c4:	d105      	bne.n	800a5d2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a5c6:	693b      	ldr	r3, [r7, #16]
 800a5c8:	2b00      	cmp	r3, #0
 800a5ca:	d002      	beq.n	800a5d2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800a5cc:	693b      	ldr	r3, [r7, #16]
 800a5ce:	3b01      	subs	r3, #1
 800a5d0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
 800a5d2:	693b      	ldr	r3, [r7, #16]
 800a5d4:	1c5a      	adds	r2, r3, #1
 800a5d6:	68fb      	ldr	r3, [r7, #12]
 800a5d8:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800a5da:	697b      	ldr	r3, [r7, #20]
}
 800a5dc:	4618      	mov	r0, r3
 800a5de:	3718      	adds	r7, #24
 800a5e0:	46bd      	mov	sp, r7
 800a5e2:	bd80      	pop	{r7, pc}

0800a5e4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800a5e4:	b580      	push	{r7, lr}
 800a5e6:	b082      	sub	sp, #8
 800a5e8:	af00      	add	r7, sp, #0
 800a5ea:	6078      	str	r0, [r7, #4]
 800a5ec:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a5f2:	2b00      	cmp	r3, #0
 800a5f4:	d018      	beq.n	800a628 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 800a5f6:	687b      	ldr	r3, [r7, #4]
 800a5f8:	68da      	ldr	r2, [r3, #12]
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a5fe:	441a      	add	r2, r3
 800a600:	687b      	ldr	r3, [r7, #4]
 800a602:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800a604:	687b      	ldr	r3, [r7, #4]
 800a606:	68da      	ldr	r2, [r3, #12]
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	685b      	ldr	r3, [r3, #4]
 800a60c:	429a      	cmp	r2, r3
 800a60e:	d303      	bcc.n	800a618 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 800a610:	687b      	ldr	r3, [r7, #4]
 800a612:	681a      	ldr	r2, [r3, #0]
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	68d9      	ldr	r1, [r3, #12]
 800a61c:	687b      	ldr	r3, [r7, #4]
 800a61e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a620:	461a      	mov	r2, r3
 800a622:	6838      	ldr	r0, [r7, #0]
 800a624:	f001 ff56 	bl	800c4d4 <memcpy>
	}
}
 800a628:	bf00      	nop
 800a62a:	3708      	adds	r7, #8
 800a62c:	46bd      	mov	sp, r7
 800a62e:	bd80      	pop	{r7, pc}

0800a630 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800a630:	b580      	push	{r7, lr}
 800a632:	b084      	sub	sp, #16
 800a634:	af00      	add	r7, sp, #0
 800a636:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800a638:	f001 fbf4 	bl	800be24 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800a63c:	687b      	ldr	r3, [r7, #4]
 800a63e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a642:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a644:	e011      	b.n	800a66a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a646:	687b      	ldr	r3, [r7, #4]
 800a648:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a64a:	2b00      	cmp	r3, #0
 800a64c:	d012      	beq.n	800a674 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a64e:	687b      	ldr	r3, [r7, #4]
 800a650:	3324      	adds	r3, #36	; 0x24
 800a652:	4618      	mov	r0, r3
 800a654:	f000 fcb8 	bl	800afc8 <xTaskRemoveFromEventList>
 800a658:	4603      	mov	r3, r0
 800a65a:	2b00      	cmp	r3, #0
 800a65c:	d001      	beq.n	800a662 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800a65e:	f000 fd99 	bl	800b194 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800a662:	7bfb      	ldrb	r3, [r7, #15]
 800a664:	3b01      	subs	r3, #1
 800a666:	b2db      	uxtb	r3, r3
 800a668:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a66a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a66e:	2b00      	cmp	r3, #0
 800a670:	dce9      	bgt.n	800a646 <prvUnlockQueue+0x16>
 800a672:	e000      	b.n	800a676 <prvUnlockQueue+0x46>
					break;
 800a674:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800a676:	687b      	ldr	r3, [r7, #4]
 800a678:	22ff      	movs	r2, #255	; 0xff
 800a67a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800a67e:	f001 fc01 	bl	800be84 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800a682:	f001 fbcf 	bl	800be24 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800a686:	687b      	ldr	r3, [r7, #4]
 800a688:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a68c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a68e:	e011      	b.n	800a6b4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	691b      	ldr	r3, [r3, #16]
 800a694:	2b00      	cmp	r3, #0
 800a696:	d012      	beq.n	800a6be <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	3310      	adds	r3, #16
 800a69c:	4618      	mov	r0, r3
 800a69e:	f000 fc93 	bl	800afc8 <xTaskRemoveFromEventList>
 800a6a2:	4603      	mov	r3, r0
 800a6a4:	2b00      	cmp	r3, #0
 800a6a6:	d001      	beq.n	800a6ac <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800a6a8:	f000 fd74 	bl	800b194 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800a6ac:	7bbb      	ldrb	r3, [r7, #14]
 800a6ae:	3b01      	subs	r3, #1
 800a6b0:	b2db      	uxtb	r3, r3
 800a6b2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a6b4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a6b8:	2b00      	cmp	r3, #0
 800a6ba:	dce9      	bgt.n	800a690 <prvUnlockQueue+0x60>
 800a6bc:	e000      	b.n	800a6c0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800a6be:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	22ff      	movs	r2, #255	; 0xff
 800a6c4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800a6c8:	f001 fbdc 	bl	800be84 <vPortExitCritical>
}
 800a6cc:	bf00      	nop
 800a6ce:	3710      	adds	r7, #16
 800a6d0:	46bd      	mov	sp, r7
 800a6d2:	bd80      	pop	{r7, pc}

0800a6d4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800a6d4:	b580      	push	{r7, lr}
 800a6d6:	b084      	sub	sp, #16
 800a6d8:	af00      	add	r7, sp, #0
 800a6da:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a6dc:	f001 fba2 	bl	800be24 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800a6e0:	687b      	ldr	r3, [r7, #4]
 800a6e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a6e4:	2b00      	cmp	r3, #0
 800a6e6:	d102      	bne.n	800a6ee <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800a6e8:	2301      	movs	r3, #1
 800a6ea:	60fb      	str	r3, [r7, #12]
 800a6ec:	e001      	b.n	800a6f2 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800a6ee:	2300      	movs	r3, #0
 800a6f0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a6f2:	f001 fbc7 	bl	800be84 <vPortExitCritical>

	return xReturn;
 800a6f6:	68fb      	ldr	r3, [r7, #12]
}
 800a6f8:	4618      	mov	r0, r3
 800a6fa:	3710      	adds	r7, #16
 800a6fc:	46bd      	mov	sp, r7
 800a6fe:	bd80      	pop	{r7, pc}

0800a700 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800a700:	b580      	push	{r7, lr}
 800a702:	b084      	sub	sp, #16
 800a704:	af00      	add	r7, sp, #0
 800a706:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a708:	f001 fb8c 	bl	800be24 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a714:	429a      	cmp	r2, r3
 800a716:	d102      	bne.n	800a71e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800a718:	2301      	movs	r3, #1
 800a71a:	60fb      	str	r3, [r7, #12]
 800a71c:	e001      	b.n	800a722 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800a71e:	2300      	movs	r3, #0
 800a720:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a722:	f001 fbaf 	bl	800be84 <vPortExitCritical>

	return xReturn;
 800a726:	68fb      	ldr	r3, [r7, #12]
}
 800a728:	4618      	mov	r0, r3
 800a72a:	3710      	adds	r7, #16
 800a72c:	46bd      	mov	sp, r7
 800a72e:	bd80      	pop	{r7, pc}

0800a730 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800a730:	b480      	push	{r7}
 800a732:	b085      	sub	sp, #20
 800a734:	af00      	add	r7, sp, #0
 800a736:	6078      	str	r0, [r7, #4]
 800a738:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a73a:	2300      	movs	r3, #0
 800a73c:	60fb      	str	r3, [r7, #12]
 800a73e:	e014      	b.n	800a76a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800a740:	4a0f      	ldr	r2, [pc, #60]	; (800a780 <vQueueAddToRegistry+0x50>)
 800a742:	68fb      	ldr	r3, [r7, #12]
 800a744:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800a748:	2b00      	cmp	r3, #0
 800a74a:	d10b      	bne.n	800a764 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800a74c:	490c      	ldr	r1, [pc, #48]	; (800a780 <vQueueAddToRegistry+0x50>)
 800a74e:	68fb      	ldr	r3, [r7, #12]
 800a750:	683a      	ldr	r2, [r7, #0]
 800a752:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800a756:	4a0a      	ldr	r2, [pc, #40]	; (800a780 <vQueueAddToRegistry+0x50>)
 800a758:	68fb      	ldr	r3, [r7, #12]
 800a75a:	00db      	lsls	r3, r3, #3
 800a75c:	4413      	add	r3, r2
 800a75e:	687a      	ldr	r2, [r7, #4]
 800a760:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800a762:	e006      	b.n	800a772 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a764:	68fb      	ldr	r3, [r7, #12]
 800a766:	3301      	adds	r3, #1
 800a768:	60fb      	str	r3, [r7, #12]
 800a76a:	68fb      	ldr	r3, [r7, #12]
 800a76c:	2b07      	cmp	r3, #7
 800a76e:	d9e7      	bls.n	800a740 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800a770:	bf00      	nop
 800a772:	bf00      	nop
 800a774:	3714      	adds	r7, #20
 800a776:	46bd      	mov	sp, r7
 800a778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a77c:	4770      	bx	lr
 800a77e:	bf00      	nop
 800a780:	20000824 	.word	0x20000824

0800a784 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800a784:	b580      	push	{r7, lr}
 800a786:	b086      	sub	sp, #24
 800a788:	af00      	add	r7, sp, #0
 800a78a:	60f8      	str	r0, [r7, #12]
 800a78c:	60b9      	str	r1, [r7, #8]
 800a78e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800a790:	68fb      	ldr	r3, [r7, #12]
 800a792:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800a794:	f001 fb46 	bl	800be24 <vPortEnterCritical>
 800a798:	697b      	ldr	r3, [r7, #20]
 800a79a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a79e:	b25b      	sxtb	r3, r3
 800a7a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a7a4:	d103      	bne.n	800a7ae <vQueueWaitForMessageRestricted+0x2a>
 800a7a6:	697b      	ldr	r3, [r7, #20]
 800a7a8:	2200      	movs	r2, #0
 800a7aa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a7ae:	697b      	ldr	r3, [r7, #20]
 800a7b0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a7b4:	b25b      	sxtb	r3, r3
 800a7b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a7ba:	d103      	bne.n	800a7c4 <vQueueWaitForMessageRestricted+0x40>
 800a7bc:	697b      	ldr	r3, [r7, #20]
 800a7be:	2200      	movs	r2, #0
 800a7c0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a7c4:	f001 fb5e 	bl	800be84 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800a7c8:	697b      	ldr	r3, [r7, #20]
 800a7ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a7cc:	2b00      	cmp	r3, #0
 800a7ce:	d106      	bne.n	800a7de <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800a7d0:	697b      	ldr	r3, [r7, #20]
 800a7d2:	3324      	adds	r3, #36	; 0x24
 800a7d4:	687a      	ldr	r2, [r7, #4]
 800a7d6:	68b9      	ldr	r1, [r7, #8]
 800a7d8:	4618      	mov	r0, r3
 800a7da:	f000 fbc9 	bl	800af70 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800a7de:	6978      	ldr	r0, [r7, #20]
 800a7e0:	f7ff ff26 	bl	800a630 <prvUnlockQueue>
	}
 800a7e4:	bf00      	nop
 800a7e6:	3718      	adds	r7, #24
 800a7e8:	46bd      	mov	sp, r7
 800a7ea:	bd80      	pop	{r7, pc}

0800a7ec <xTaskCreate>:
							const char * const pcName,
							const uint16_t usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800a7ec:	b580      	push	{r7, lr}
 800a7ee:	b08c      	sub	sp, #48	; 0x30
 800a7f0:	af04      	add	r7, sp, #16
 800a7f2:	60f8      	str	r0, [r7, #12]
 800a7f4:	60b9      	str	r1, [r7, #8]
 800a7f6:	603b      	str	r3, [r7, #0]
 800a7f8:	4613      	mov	r3, r2
 800a7fa:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a7fc:	88fb      	ldrh	r3, [r7, #6]
 800a7fe:	009b      	lsls	r3, r3, #2
 800a800:	4618      	mov	r0, r3
 800a802:	f001 fc29 	bl	800c058 <pvPortMalloc>
 800a806:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800a808:	697b      	ldr	r3, [r7, #20]
 800a80a:	2b00      	cmp	r3, #0
 800a80c:	d00e      	beq.n	800a82c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 800a80e:	205c      	movs	r0, #92	; 0x5c
 800a810:	f001 fc22 	bl	800c058 <pvPortMalloc>
 800a814:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800a816:	69fb      	ldr	r3, [r7, #28]
 800a818:	2b00      	cmp	r3, #0
 800a81a:	d003      	beq.n	800a824 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800a81c:	69fb      	ldr	r3, [r7, #28]
 800a81e:	697a      	ldr	r2, [r7, #20]
 800a820:	631a      	str	r2, [r3, #48]	; 0x30
 800a822:	e005      	b.n	800a830 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800a824:	6978      	ldr	r0, [r7, #20]
 800a826:	f001 fcdb 	bl	800c1e0 <vPortFree>
 800a82a:	e001      	b.n	800a830 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800a82c:	2300      	movs	r3, #0
 800a82e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800a830:	69fb      	ldr	r3, [r7, #28]
 800a832:	2b00      	cmp	r3, #0
 800a834:	d013      	beq.n	800a85e <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800a836:	88fa      	ldrh	r2, [r7, #6]
 800a838:	2300      	movs	r3, #0
 800a83a:	9303      	str	r3, [sp, #12]
 800a83c:	69fb      	ldr	r3, [r7, #28]
 800a83e:	9302      	str	r3, [sp, #8]
 800a840:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a842:	9301      	str	r3, [sp, #4]
 800a844:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a846:	9300      	str	r3, [sp, #0]
 800a848:	683b      	ldr	r3, [r7, #0]
 800a84a:	68b9      	ldr	r1, [r7, #8]
 800a84c:	68f8      	ldr	r0, [r7, #12]
 800a84e:	f000 f80e 	bl	800a86e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a852:	69f8      	ldr	r0, [r7, #28]
 800a854:	f000 f892 	bl	800a97c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800a858:	2301      	movs	r3, #1
 800a85a:	61bb      	str	r3, [r7, #24]
 800a85c:	e002      	b.n	800a864 <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800a85e:	f04f 33ff 	mov.w	r3, #4294967295
 800a862:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800a864:	69bb      	ldr	r3, [r7, #24]
	}
 800a866:	4618      	mov	r0, r3
 800a868:	3720      	adds	r7, #32
 800a86a:	46bd      	mov	sp, r7
 800a86c:	bd80      	pop	{r7, pc}

0800a86e <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
 800a86e:	b580      	push	{r7, lr}
 800a870:	b088      	sub	sp, #32
 800a872:	af00      	add	r7, sp, #0
 800a874:	60f8      	str	r0, [r7, #12]
 800a876:	60b9      	str	r1, [r7, #8]
 800a878:	607a      	str	r2, [r7, #4]
 800a87a:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800a87c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a87e:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800a880:	687b      	ldr	r3, [r7, #4]
 800a882:	009b      	lsls	r3, r3, #2
 800a884:	461a      	mov	r2, r3
 800a886:	21a5      	movs	r1, #165	; 0xa5
 800a888:	f001 fe32 	bl	800c4f0 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 800a88c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a88e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a890:	687b      	ldr	r3, [r7, #4]
 800a892:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800a896:	3b01      	subs	r3, #1
 800a898:	009b      	lsls	r3, r3, #2
 800a89a:	4413      	add	r3, r2
 800a89c:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 800a89e:	69bb      	ldr	r3, [r7, #24]
 800a8a0:	f023 0307 	bic.w	r3, r3, #7
 800a8a4:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800a8a6:	69bb      	ldr	r3, [r7, #24]
 800a8a8:	f003 0307 	and.w	r3, r3, #7
 800a8ac:	2b00      	cmp	r3, #0
 800a8ae:	d00a      	beq.n	800a8c6 <prvInitialiseNewTask+0x58>
	__asm volatile
 800a8b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a8b4:	f383 8811 	msr	BASEPRI, r3
 800a8b8:	f3bf 8f6f 	isb	sy
 800a8bc:	f3bf 8f4f 	dsb	sy
 800a8c0:	617b      	str	r3, [r7, #20]
}
 800a8c2:	bf00      	nop
 800a8c4:	e7fe      	b.n	800a8c4 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a8c6:	2300      	movs	r3, #0
 800a8c8:	61fb      	str	r3, [r7, #28]
 800a8ca:	e012      	b.n	800a8f2 <prvInitialiseNewTask+0x84>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800a8cc:	68ba      	ldr	r2, [r7, #8]
 800a8ce:	69fb      	ldr	r3, [r7, #28]
 800a8d0:	4413      	add	r3, r2
 800a8d2:	7819      	ldrb	r1, [r3, #0]
 800a8d4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a8d6:	69fb      	ldr	r3, [r7, #28]
 800a8d8:	4413      	add	r3, r2
 800a8da:	3334      	adds	r3, #52	; 0x34
 800a8dc:	460a      	mov	r2, r1
 800a8de:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 800a8e0:	68ba      	ldr	r2, [r7, #8]
 800a8e2:	69fb      	ldr	r3, [r7, #28]
 800a8e4:	4413      	add	r3, r2
 800a8e6:	781b      	ldrb	r3, [r3, #0]
 800a8e8:	2b00      	cmp	r3, #0
 800a8ea:	d006      	beq.n	800a8fa <prvInitialiseNewTask+0x8c>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a8ec:	69fb      	ldr	r3, [r7, #28]
 800a8ee:	3301      	adds	r3, #1
 800a8f0:	61fb      	str	r3, [r7, #28]
 800a8f2:	69fb      	ldr	r3, [r7, #28]
 800a8f4:	2b0f      	cmp	r3, #15
 800a8f6:	d9e9      	bls.n	800a8cc <prvInitialiseNewTask+0x5e>
 800a8f8:	e000      	b.n	800a8fc <prvInitialiseNewTask+0x8e>
		{
			break;
 800a8fa:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800a8fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a8fe:	2200      	movs	r2, #0
 800a900:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800a904:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a906:	2b06      	cmp	r3, #6
 800a908:	d901      	bls.n	800a90e <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800a90a:	2306      	movs	r3, #6
 800a90c:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800a90e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a910:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a912:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800a914:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a916:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a918:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800a91a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a91c:	2200      	movs	r2, #0
 800a91e:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800a920:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a922:	3304      	adds	r3, #4
 800a924:	4618      	mov	r0, r3
 800a926:	f7ff f8ac 	bl	8009a82 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800a92a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a92c:	3318      	adds	r3, #24
 800a92e:	4618      	mov	r0, r3
 800a930:	f7ff f8a7 	bl	8009a82 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800a934:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a936:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a938:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a93a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a93c:	f1c3 0207 	rsb	r2, r3, #7
 800a940:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a942:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800a944:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a946:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a948:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800a94a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a94c:	2200      	movs	r2, #0
 800a94e:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800a950:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a952:	2200      	movs	r2, #0
 800a954:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800a958:	683a      	ldr	r2, [r7, #0]
 800a95a:	68f9      	ldr	r1, [r7, #12]
 800a95c:	69b8      	ldr	r0, [r7, #24]
 800a95e:	f001 f955 	bl	800bc0c <pxPortInitialiseStack>
 800a962:	4602      	mov	r2, r0
 800a964:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a966:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 800a968:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a96a:	2b00      	cmp	r3, #0
 800a96c:	d002      	beq.n	800a974 <prvInitialiseNewTask+0x106>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800a96e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a970:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a972:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a974:	bf00      	nop
 800a976:	3720      	adds	r7, #32
 800a978:	46bd      	mov	sp, r7
 800a97a:	bd80      	pop	{r7, pc}

0800a97c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800a97c:	b580      	push	{r7, lr}
 800a97e:	b082      	sub	sp, #8
 800a980:	af00      	add	r7, sp, #0
 800a982:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800a984:	f001 fa4e 	bl	800be24 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800a988:	4b2c      	ldr	r3, [pc, #176]	; (800aa3c <prvAddNewTaskToReadyList+0xc0>)
 800a98a:	681b      	ldr	r3, [r3, #0]
 800a98c:	3301      	adds	r3, #1
 800a98e:	4a2b      	ldr	r2, [pc, #172]	; (800aa3c <prvAddNewTaskToReadyList+0xc0>)
 800a990:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800a992:	4b2b      	ldr	r3, [pc, #172]	; (800aa40 <prvAddNewTaskToReadyList+0xc4>)
 800a994:	681b      	ldr	r3, [r3, #0]
 800a996:	2b00      	cmp	r3, #0
 800a998:	d109      	bne.n	800a9ae <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800a99a:	4a29      	ldr	r2, [pc, #164]	; (800aa40 <prvAddNewTaskToReadyList+0xc4>)
 800a99c:	687b      	ldr	r3, [r7, #4]
 800a99e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800a9a0:	4b26      	ldr	r3, [pc, #152]	; (800aa3c <prvAddNewTaskToReadyList+0xc0>)
 800a9a2:	681b      	ldr	r3, [r3, #0]
 800a9a4:	2b01      	cmp	r3, #1
 800a9a6:	d110      	bne.n	800a9ca <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800a9a8:	f000 fc18 	bl	800b1dc <prvInitialiseTaskLists>
 800a9ac:	e00d      	b.n	800a9ca <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800a9ae:	4b25      	ldr	r3, [pc, #148]	; (800aa44 <prvAddNewTaskToReadyList+0xc8>)
 800a9b0:	681b      	ldr	r3, [r3, #0]
 800a9b2:	2b00      	cmp	r3, #0
 800a9b4:	d109      	bne.n	800a9ca <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800a9b6:	4b22      	ldr	r3, [pc, #136]	; (800aa40 <prvAddNewTaskToReadyList+0xc4>)
 800a9b8:	681b      	ldr	r3, [r3, #0]
 800a9ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a9bc:	687b      	ldr	r3, [r7, #4]
 800a9be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a9c0:	429a      	cmp	r2, r3
 800a9c2:	d802      	bhi.n	800a9ca <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800a9c4:	4a1e      	ldr	r2, [pc, #120]	; (800aa40 <prvAddNewTaskToReadyList+0xc4>)
 800a9c6:	687b      	ldr	r3, [r7, #4]
 800a9c8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800a9ca:	4b1f      	ldr	r3, [pc, #124]	; (800aa48 <prvAddNewTaskToReadyList+0xcc>)
 800a9cc:	681b      	ldr	r3, [r3, #0]
 800a9ce:	3301      	adds	r3, #1
 800a9d0:	4a1d      	ldr	r2, [pc, #116]	; (800aa48 <prvAddNewTaskToReadyList+0xcc>)
 800a9d2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800a9d4:	4b1c      	ldr	r3, [pc, #112]	; (800aa48 <prvAddNewTaskToReadyList+0xcc>)
 800a9d6:	681a      	ldr	r2, [r3, #0]
 800a9d8:	687b      	ldr	r3, [r7, #4]
 800a9da:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a9e0:	2201      	movs	r2, #1
 800a9e2:	409a      	lsls	r2, r3
 800a9e4:	4b19      	ldr	r3, [pc, #100]	; (800aa4c <prvAddNewTaskToReadyList+0xd0>)
 800a9e6:	681b      	ldr	r3, [r3, #0]
 800a9e8:	4313      	orrs	r3, r2
 800a9ea:	4a18      	ldr	r2, [pc, #96]	; (800aa4c <prvAddNewTaskToReadyList+0xd0>)
 800a9ec:	6013      	str	r3, [r2, #0]
 800a9ee:	687b      	ldr	r3, [r7, #4]
 800a9f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a9f2:	4613      	mov	r3, r2
 800a9f4:	009b      	lsls	r3, r3, #2
 800a9f6:	4413      	add	r3, r2
 800a9f8:	009b      	lsls	r3, r3, #2
 800a9fa:	4a15      	ldr	r2, [pc, #84]	; (800aa50 <prvAddNewTaskToReadyList+0xd4>)
 800a9fc:	441a      	add	r2, r3
 800a9fe:	687b      	ldr	r3, [r7, #4]
 800aa00:	3304      	adds	r3, #4
 800aa02:	4619      	mov	r1, r3
 800aa04:	4610      	mov	r0, r2
 800aa06:	f7ff f849 	bl	8009a9c <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800aa0a:	f001 fa3b 	bl	800be84 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800aa0e:	4b0d      	ldr	r3, [pc, #52]	; (800aa44 <prvAddNewTaskToReadyList+0xc8>)
 800aa10:	681b      	ldr	r3, [r3, #0]
 800aa12:	2b00      	cmp	r3, #0
 800aa14:	d00e      	beq.n	800aa34 <prvAddNewTaskToReadyList+0xb8>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800aa16:	4b0a      	ldr	r3, [pc, #40]	; (800aa40 <prvAddNewTaskToReadyList+0xc4>)
 800aa18:	681b      	ldr	r3, [r3, #0]
 800aa1a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aa1c:	687b      	ldr	r3, [r7, #4]
 800aa1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aa20:	429a      	cmp	r2, r3
 800aa22:	d207      	bcs.n	800aa34 <prvAddNewTaskToReadyList+0xb8>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800aa24:	4b0b      	ldr	r3, [pc, #44]	; (800aa54 <prvAddNewTaskToReadyList+0xd8>)
 800aa26:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800aa2a:	601a      	str	r2, [r3, #0]
 800aa2c:	f3bf 8f4f 	dsb	sy
 800aa30:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800aa34:	bf00      	nop
 800aa36:	3708      	adds	r7, #8
 800aa38:	46bd      	mov	sp, r7
 800aa3a:	bd80      	pop	{r7, pc}
 800aa3c:	20000964 	.word	0x20000964
 800aa40:	20000864 	.word	0x20000864
 800aa44:	20000970 	.word	0x20000970
 800aa48:	20000980 	.word	0x20000980
 800aa4c:	2000096c 	.word	0x2000096c
 800aa50:	20000868 	.word	0x20000868
 800aa54:	e000ed04 	.word	0xe000ed04

0800aa58 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800aa58:	b580      	push	{r7, lr}
 800aa5a:	b084      	sub	sp, #16
 800aa5c:	af00      	add	r7, sp, #0
 800aa5e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800aa60:	2300      	movs	r3, #0
 800aa62:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800aa64:	687b      	ldr	r3, [r7, #4]
 800aa66:	2b00      	cmp	r3, #0
 800aa68:	d017      	beq.n	800aa9a <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800aa6a:	4b13      	ldr	r3, [pc, #76]	; (800aab8 <vTaskDelay+0x60>)
 800aa6c:	681b      	ldr	r3, [r3, #0]
 800aa6e:	2b00      	cmp	r3, #0
 800aa70:	d00a      	beq.n	800aa88 <vTaskDelay+0x30>
	__asm volatile
 800aa72:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa76:	f383 8811 	msr	BASEPRI, r3
 800aa7a:	f3bf 8f6f 	isb	sy
 800aa7e:	f3bf 8f4f 	dsb	sy
 800aa82:	60bb      	str	r3, [r7, #8]
}
 800aa84:	bf00      	nop
 800aa86:	e7fe      	b.n	800aa86 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800aa88:	f000 f868 	bl	800ab5c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800aa8c:	2100      	movs	r1, #0
 800aa8e:	6878      	ldr	r0, [r7, #4]
 800aa90:	f000 fd84 	bl	800b59c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800aa94:	f000 f870 	bl	800ab78 <xTaskResumeAll>
 800aa98:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800aa9a:	68fb      	ldr	r3, [r7, #12]
 800aa9c:	2b00      	cmp	r3, #0
 800aa9e:	d107      	bne.n	800aab0 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800aaa0:	4b06      	ldr	r3, [pc, #24]	; (800aabc <vTaskDelay+0x64>)
 800aaa2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800aaa6:	601a      	str	r2, [r3, #0]
 800aaa8:	f3bf 8f4f 	dsb	sy
 800aaac:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800aab0:	bf00      	nop
 800aab2:	3710      	adds	r7, #16
 800aab4:	46bd      	mov	sp, r7
 800aab6:	bd80      	pop	{r7, pc}
 800aab8:	2000098c 	.word	0x2000098c
 800aabc:	e000ed04 	.word	0xe000ed04

0800aac0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800aac0:	b580      	push	{r7, lr}
 800aac2:	b086      	sub	sp, #24
 800aac4:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 800aac6:	4b1f      	ldr	r3, [pc, #124]	; (800ab44 <vTaskStartScheduler+0x84>)
 800aac8:	9301      	str	r3, [sp, #4]
 800aaca:	2300      	movs	r3, #0
 800aacc:	9300      	str	r3, [sp, #0]
 800aace:	2300      	movs	r3, #0
 800aad0:	f44f 7280 	mov.w	r2, #256	; 0x100
 800aad4:	491c      	ldr	r1, [pc, #112]	; (800ab48 <vTaskStartScheduler+0x88>)
 800aad6:	481d      	ldr	r0, [pc, #116]	; (800ab4c <vTaskStartScheduler+0x8c>)
 800aad8:	f7ff fe88 	bl	800a7ec <xTaskCreate>
 800aadc:	60f8      	str	r0, [r7, #12]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800aade:	68fb      	ldr	r3, [r7, #12]
 800aae0:	2b01      	cmp	r3, #1
 800aae2:	d102      	bne.n	800aaea <vTaskStartScheduler+0x2a>
		{
			xReturn = xTimerCreateTimerTask();
 800aae4:	f000 fdc0 	bl	800b668 <xTimerCreateTimerTask>
 800aae8:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800aaea:	68fb      	ldr	r3, [r7, #12]
 800aaec:	2b01      	cmp	r3, #1
 800aaee:	d116      	bne.n	800ab1e <vTaskStartScheduler+0x5e>
	__asm volatile
 800aaf0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aaf4:	f383 8811 	msr	BASEPRI, r3
 800aaf8:	f3bf 8f6f 	isb	sy
 800aafc:	f3bf 8f4f 	dsb	sy
 800ab00:	60bb      	str	r3, [r7, #8]
}
 800ab02:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800ab04:	4b12      	ldr	r3, [pc, #72]	; (800ab50 <vTaskStartScheduler+0x90>)
 800ab06:	f04f 32ff 	mov.w	r2, #4294967295
 800ab0a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800ab0c:	4b11      	ldr	r3, [pc, #68]	; (800ab54 <vTaskStartScheduler+0x94>)
 800ab0e:	2201      	movs	r2, #1
 800ab10:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 800ab12:	4b11      	ldr	r3, [pc, #68]	; (800ab58 <vTaskStartScheduler+0x98>)
 800ab14:	2200      	movs	r2, #0
 800ab16:	601a      	str	r2, [r3, #0]
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800ab18:	f001 f8f6 	bl	800bd08 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800ab1c:	e00e      	b.n	800ab3c <vTaskStartScheduler+0x7c>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800ab1e:	68fb      	ldr	r3, [r7, #12]
 800ab20:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ab24:	d10a      	bne.n	800ab3c <vTaskStartScheduler+0x7c>
	__asm volatile
 800ab26:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab2a:	f383 8811 	msr	BASEPRI, r3
 800ab2e:	f3bf 8f6f 	isb	sy
 800ab32:	f3bf 8f4f 	dsb	sy
 800ab36:	607b      	str	r3, [r7, #4]
}
 800ab38:	bf00      	nop
 800ab3a:	e7fe      	b.n	800ab3a <vTaskStartScheduler+0x7a>
}
 800ab3c:	bf00      	nop
 800ab3e:	3710      	adds	r7, #16
 800ab40:	46bd      	mov	sp, r7
 800ab42:	bd80      	pop	{r7, pc}
 800ab44:	20000988 	.word	0x20000988
 800ab48:	0800f520 	.word	0x0800f520
 800ab4c:	0800b1ad 	.word	0x0800b1ad
 800ab50:	20000984 	.word	0x20000984
 800ab54:	20000970 	.word	0x20000970
 800ab58:	20000968 	.word	0x20000968

0800ab5c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800ab5c:	b480      	push	{r7}
 800ab5e:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800ab60:	4b04      	ldr	r3, [pc, #16]	; (800ab74 <vTaskSuspendAll+0x18>)
 800ab62:	681b      	ldr	r3, [r3, #0]
 800ab64:	3301      	adds	r3, #1
 800ab66:	4a03      	ldr	r2, [pc, #12]	; (800ab74 <vTaskSuspendAll+0x18>)
 800ab68:	6013      	str	r3, [r2, #0]
}
 800ab6a:	bf00      	nop
 800ab6c:	46bd      	mov	sp, r7
 800ab6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab72:	4770      	bx	lr
 800ab74:	2000098c 	.word	0x2000098c

0800ab78 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800ab78:	b580      	push	{r7, lr}
 800ab7a:	b084      	sub	sp, #16
 800ab7c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800ab7e:	2300      	movs	r3, #0
 800ab80:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800ab82:	2300      	movs	r3, #0
 800ab84:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800ab86:	4b41      	ldr	r3, [pc, #260]	; (800ac8c <xTaskResumeAll+0x114>)
 800ab88:	681b      	ldr	r3, [r3, #0]
 800ab8a:	2b00      	cmp	r3, #0
 800ab8c:	d10a      	bne.n	800aba4 <xTaskResumeAll+0x2c>
	__asm volatile
 800ab8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab92:	f383 8811 	msr	BASEPRI, r3
 800ab96:	f3bf 8f6f 	isb	sy
 800ab9a:	f3bf 8f4f 	dsb	sy
 800ab9e:	603b      	str	r3, [r7, #0]
}
 800aba0:	bf00      	nop
 800aba2:	e7fe      	b.n	800aba2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800aba4:	f001 f93e 	bl	800be24 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800aba8:	4b38      	ldr	r3, [pc, #224]	; (800ac8c <xTaskResumeAll+0x114>)
 800abaa:	681b      	ldr	r3, [r3, #0]
 800abac:	3b01      	subs	r3, #1
 800abae:	4a37      	ldr	r2, [pc, #220]	; (800ac8c <xTaskResumeAll+0x114>)
 800abb0:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800abb2:	4b36      	ldr	r3, [pc, #216]	; (800ac8c <xTaskResumeAll+0x114>)
 800abb4:	681b      	ldr	r3, [r3, #0]
 800abb6:	2b00      	cmp	r3, #0
 800abb8:	d161      	bne.n	800ac7e <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800abba:	4b35      	ldr	r3, [pc, #212]	; (800ac90 <xTaskResumeAll+0x118>)
 800abbc:	681b      	ldr	r3, [r3, #0]
 800abbe:	2b00      	cmp	r3, #0
 800abc0:	d05d      	beq.n	800ac7e <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800abc2:	e02e      	b.n	800ac22 <xTaskResumeAll+0xaa>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800abc4:	4b33      	ldr	r3, [pc, #204]	; (800ac94 <xTaskResumeAll+0x11c>)
 800abc6:	68db      	ldr	r3, [r3, #12]
 800abc8:	68db      	ldr	r3, [r3, #12]
 800abca:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800abcc:	68fb      	ldr	r3, [r7, #12]
 800abce:	3318      	adds	r3, #24
 800abd0:	4618      	mov	r0, r3
 800abd2:	f7fe ffc0 	bl	8009b56 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800abd6:	68fb      	ldr	r3, [r7, #12]
 800abd8:	3304      	adds	r3, #4
 800abda:	4618      	mov	r0, r3
 800abdc:	f7fe ffbb 	bl	8009b56 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800abe0:	68fb      	ldr	r3, [r7, #12]
 800abe2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800abe4:	2201      	movs	r2, #1
 800abe6:	409a      	lsls	r2, r3
 800abe8:	4b2b      	ldr	r3, [pc, #172]	; (800ac98 <xTaskResumeAll+0x120>)
 800abea:	681b      	ldr	r3, [r3, #0]
 800abec:	4313      	orrs	r3, r2
 800abee:	4a2a      	ldr	r2, [pc, #168]	; (800ac98 <xTaskResumeAll+0x120>)
 800abf0:	6013      	str	r3, [r2, #0]
 800abf2:	68fb      	ldr	r3, [r7, #12]
 800abf4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800abf6:	4613      	mov	r3, r2
 800abf8:	009b      	lsls	r3, r3, #2
 800abfa:	4413      	add	r3, r2
 800abfc:	009b      	lsls	r3, r3, #2
 800abfe:	4a27      	ldr	r2, [pc, #156]	; (800ac9c <xTaskResumeAll+0x124>)
 800ac00:	441a      	add	r2, r3
 800ac02:	68fb      	ldr	r3, [r7, #12]
 800ac04:	3304      	adds	r3, #4
 800ac06:	4619      	mov	r1, r3
 800ac08:	4610      	mov	r0, r2
 800ac0a:	f7fe ff47 	bl	8009a9c <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800ac0e:	68fb      	ldr	r3, [r7, #12]
 800ac10:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ac12:	4b23      	ldr	r3, [pc, #140]	; (800aca0 <xTaskResumeAll+0x128>)
 800ac14:	681b      	ldr	r3, [r3, #0]
 800ac16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ac18:	429a      	cmp	r2, r3
 800ac1a:	d302      	bcc.n	800ac22 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 800ac1c:	4b21      	ldr	r3, [pc, #132]	; (800aca4 <xTaskResumeAll+0x12c>)
 800ac1e:	2201      	movs	r2, #1
 800ac20:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800ac22:	4b1c      	ldr	r3, [pc, #112]	; (800ac94 <xTaskResumeAll+0x11c>)
 800ac24:	681b      	ldr	r3, [r3, #0]
 800ac26:	2b00      	cmp	r3, #0
 800ac28:	d1cc      	bne.n	800abc4 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800ac2a:	68fb      	ldr	r3, [r7, #12]
 800ac2c:	2b00      	cmp	r3, #0
 800ac2e:	d001      	beq.n	800ac34 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800ac30:	f000 fb60 	bl	800b2f4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800ac34:	4b1c      	ldr	r3, [pc, #112]	; (800aca8 <xTaskResumeAll+0x130>)
 800ac36:	681b      	ldr	r3, [r3, #0]
 800ac38:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800ac3a:	687b      	ldr	r3, [r7, #4]
 800ac3c:	2b00      	cmp	r3, #0
 800ac3e:	d010      	beq.n	800ac62 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800ac40:	f000 f858 	bl	800acf4 <xTaskIncrementTick>
 800ac44:	4603      	mov	r3, r0
 800ac46:	2b00      	cmp	r3, #0
 800ac48:	d002      	beq.n	800ac50 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 800ac4a:	4b16      	ldr	r3, [pc, #88]	; (800aca4 <xTaskResumeAll+0x12c>)
 800ac4c:	2201      	movs	r2, #1
 800ac4e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	3b01      	subs	r3, #1
 800ac54:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800ac56:	687b      	ldr	r3, [r7, #4]
 800ac58:	2b00      	cmp	r3, #0
 800ac5a:	d1f1      	bne.n	800ac40 <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 800ac5c:	4b12      	ldr	r3, [pc, #72]	; (800aca8 <xTaskResumeAll+0x130>)
 800ac5e:	2200      	movs	r2, #0
 800ac60:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800ac62:	4b10      	ldr	r3, [pc, #64]	; (800aca4 <xTaskResumeAll+0x12c>)
 800ac64:	681b      	ldr	r3, [r3, #0]
 800ac66:	2b00      	cmp	r3, #0
 800ac68:	d009      	beq.n	800ac7e <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800ac6a:	2301      	movs	r3, #1
 800ac6c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800ac6e:	4b0f      	ldr	r3, [pc, #60]	; (800acac <xTaskResumeAll+0x134>)
 800ac70:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ac74:	601a      	str	r2, [r3, #0]
 800ac76:	f3bf 8f4f 	dsb	sy
 800ac7a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800ac7e:	f001 f901 	bl	800be84 <vPortExitCritical>

	return xAlreadyYielded;
 800ac82:	68bb      	ldr	r3, [r7, #8]
}
 800ac84:	4618      	mov	r0, r3
 800ac86:	3710      	adds	r7, #16
 800ac88:	46bd      	mov	sp, r7
 800ac8a:	bd80      	pop	{r7, pc}
 800ac8c:	2000098c 	.word	0x2000098c
 800ac90:	20000964 	.word	0x20000964
 800ac94:	20000924 	.word	0x20000924
 800ac98:	2000096c 	.word	0x2000096c
 800ac9c:	20000868 	.word	0x20000868
 800aca0:	20000864 	.word	0x20000864
 800aca4:	20000978 	.word	0x20000978
 800aca8:	20000974 	.word	0x20000974
 800acac:	e000ed04 	.word	0xe000ed04

0800acb0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800acb0:	b480      	push	{r7}
 800acb2:	b083      	sub	sp, #12
 800acb4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800acb6:	4b05      	ldr	r3, [pc, #20]	; (800accc <xTaskGetTickCount+0x1c>)
 800acb8:	681b      	ldr	r3, [r3, #0]
 800acba:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800acbc:	687b      	ldr	r3, [r7, #4]
}
 800acbe:	4618      	mov	r0, r3
 800acc0:	370c      	adds	r7, #12
 800acc2:	46bd      	mov	sp, r7
 800acc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acc8:	4770      	bx	lr
 800acca:	bf00      	nop
 800accc:	20000968 	.word	0x20000968

0800acd0 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800acd0:	b580      	push	{r7, lr}
 800acd2:	b082      	sub	sp, #8
 800acd4:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800acd6:	f001 f97f 	bl	800bfd8 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800acda:	2300      	movs	r3, #0
 800acdc:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800acde:	4b04      	ldr	r3, [pc, #16]	; (800acf0 <xTaskGetTickCountFromISR+0x20>)
 800ace0:	681b      	ldr	r3, [r3, #0]
 800ace2:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800ace4:	683b      	ldr	r3, [r7, #0]
}
 800ace6:	4618      	mov	r0, r3
 800ace8:	3708      	adds	r7, #8
 800acea:	46bd      	mov	sp, r7
 800acec:	bd80      	pop	{r7, pc}
 800acee:	bf00      	nop
 800acf0:	20000968 	.word	0x20000968

0800acf4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800acf4:	b580      	push	{r7, lr}
 800acf6:	b086      	sub	sp, #24
 800acf8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800acfa:	2300      	movs	r3, #0
 800acfc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800acfe:	4b51      	ldr	r3, [pc, #324]	; (800ae44 <xTaskIncrementTick+0x150>)
 800ad00:	681b      	ldr	r3, [r3, #0]
 800ad02:	2b00      	cmp	r3, #0
 800ad04:	f040 808d 	bne.w	800ae22 <xTaskIncrementTick+0x12e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + 1;
 800ad08:	4b4f      	ldr	r3, [pc, #316]	; (800ae48 <xTaskIncrementTick+0x154>)
 800ad0a:	681b      	ldr	r3, [r3, #0]
 800ad0c:	3301      	adds	r3, #1
 800ad0e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800ad10:	4a4d      	ldr	r2, [pc, #308]	; (800ae48 <xTaskIncrementTick+0x154>)
 800ad12:	693b      	ldr	r3, [r7, #16]
 800ad14:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U )
 800ad16:	693b      	ldr	r3, [r7, #16]
 800ad18:	2b00      	cmp	r3, #0
 800ad1a:	d120      	bne.n	800ad5e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800ad1c:	4b4b      	ldr	r3, [pc, #300]	; (800ae4c <xTaskIncrementTick+0x158>)
 800ad1e:	681b      	ldr	r3, [r3, #0]
 800ad20:	681b      	ldr	r3, [r3, #0]
 800ad22:	2b00      	cmp	r3, #0
 800ad24:	d00a      	beq.n	800ad3c <xTaskIncrementTick+0x48>
	__asm volatile
 800ad26:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad2a:	f383 8811 	msr	BASEPRI, r3
 800ad2e:	f3bf 8f6f 	isb	sy
 800ad32:	f3bf 8f4f 	dsb	sy
 800ad36:	603b      	str	r3, [r7, #0]
}
 800ad38:	bf00      	nop
 800ad3a:	e7fe      	b.n	800ad3a <xTaskIncrementTick+0x46>
 800ad3c:	4b43      	ldr	r3, [pc, #268]	; (800ae4c <xTaskIncrementTick+0x158>)
 800ad3e:	681b      	ldr	r3, [r3, #0]
 800ad40:	60fb      	str	r3, [r7, #12]
 800ad42:	4b43      	ldr	r3, [pc, #268]	; (800ae50 <xTaskIncrementTick+0x15c>)
 800ad44:	681b      	ldr	r3, [r3, #0]
 800ad46:	4a41      	ldr	r2, [pc, #260]	; (800ae4c <xTaskIncrementTick+0x158>)
 800ad48:	6013      	str	r3, [r2, #0]
 800ad4a:	4a41      	ldr	r2, [pc, #260]	; (800ae50 <xTaskIncrementTick+0x15c>)
 800ad4c:	68fb      	ldr	r3, [r7, #12]
 800ad4e:	6013      	str	r3, [r2, #0]
 800ad50:	4b40      	ldr	r3, [pc, #256]	; (800ae54 <xTaskIncrementTick+0x160>)
 800ad52:	681b      	ldr	r3, [r3, #0]
 800ad54:	3301      	adds	r3, #1
 800ad56:	4a3f      	ldr	r2, [pc, #252]	; (800ae54 <xTaskIncrementTick+0x160>)
 800ad58:	6013      	str	r3, [r2, #0]
 800ad5a:	f000 facb 	bl	800b2f4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800ad5e:	4b3e      	ldr	r3, [pc, #248]	; (800ae58 <xTaskIncrementTick+0x164>)
 800ad60:	681b      	ldr	r3, [r3, #0]
 800ad62:	693a      	ldr	r2, [r7, #16]
 800ad64:	429a      	cmp	r2, r3
 800ad66:	d34d      	bcc.n	800ae04 <xTaskIncrementTick+0x110>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ad68:	4b38      	ldr	r3, [pc, #224]	; (800ae4c <xTaskIncrementTick+0x158>)
 800ad6a:	681b      	ldr	r3, [r3, #0]
 800ad6c:	681b      	ldr	r3, [r3, #0]
 800ad6e:	2b00      	cmp	r3, #0
 800ad70:	d101      	bne.n	800ad76 <xTaskIncrementTick+0x82>
 800ad72:	2301      	movs	r3, #1
 800ad74:	e000      	b.n	800ad78 <xTaskIncrementTick+0x84>
 800ad76:	2300      	movs	r3, #0
 800ad78:	2b00      	cmp	r3, #0
 800ad7a:	d004      	beq.n	800ad86 <xTaskIncrementTick+0x92>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ad7c:	4b36      	ldr	r3, [pc, #216]	; (800ae58 <xTaskIncrementTick+0x164>)
 800ad7e:	f04f 32ff 	mov.w	r2, #4294967295
 800ad82:	601a      	str	r2, [r3, #0]
					break;
 800ad84:	e03e      	b.n	800ae04 <xTaskIncrementTick+0x110>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800ad86:	4b31      	ldr	r3, [pc, #196]	; (800ae4c <xTaskIncrementTick+0x158>)
 800ad88:	681b      	ldr	r3, [r3, #0]
 800ad8a:	68db      	ldr	r3, [r3, #12]
 800ad8c:	68db      	ldr	r3, [r3, #12]
 800ad8e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800ad90:	68bb      	ldr	r3, [r7, #8]
 800ad92:	685b      	ldr	r3, [r3, #4]
 800ad94:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800ad96:	693a      	ldr	r2, [r7, #16]
 800ad98:	687b      	ldr	r3, [r7, #4]
 800ad9a:	429a      	cmp	r2, r3
 800ad9c:	d203      	bcs.n	800ada6 <xTaskIncrementTick+0xb2>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800ad9e:	4a2e      	ldr	r2, [pc, #184]	; (800ae58 <xTaskIncrementTick+0x164>)
 800ada0:	687b      	ldr	r3, [r7, #4]
 800ada2:	6013      	str	r3, [r2, #0]
						break;
 800ada4:	e02e      	b.n	800ae04 <xTaskIncrementTick+0x110>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ada6:	68bb      	ldr	r3, [r7, #8]
 800ada8:	3304      	adds	r3, #4
 800adaa:	4618      	mov	r0, r3
 800adac:	f7fe fed3 	bl	8009b56 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800adb0:	68bb      	ldr	r3, [r7, #8]
 800adb2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800adb4:	2b00      	cmp	r3, #0
 800adb6:	d004      	beq.n	800adc2 <xTaskIncrementTick+0xce>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800adb8:	68bb      	ldr	r3, [r7, #8]
 800adba:	3318      	adds	r3, #24
 800adbc:	4618      	mov	r0, r3
 800adbe:	f7fe feca 	bl	8009b56 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800adc2:	68bb      	ldr	r3, [r7, #8]
 800adc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800adc6:	2201      	movs	r2, #1
 800adc8:	409a      	lsls	r2, r3
 800adca:	4b24      	ldr	r3, [pc, #144]	; (800ae5c <xTaskIncrementTick+0x168>)
 800adcc:	681b      	ldr	r3, [r3, #0]
 800adce:	4313      	orrs	r3, r2
 800add0:	4a22      	ldr	r2, [pc, #136]	; (800ae5c <xTaskIncrementTick+0x168>)
 800add2:	6013      	str	r3, [r2, #0]
 800add4:	68bb      	ldr	r3, [r7, #8]
 800add6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800add8:	4613      	mov	r3, r2
 800adda:	009b      	lsls	r3, r3, #2
 800addc:	4413      	add	r3, r2
 800adde:	009b      	lsls	r3, r3, #2
 800ade0:	4a1f      	ldr	r2, [pc, #124]	; (800ae60 <xTaskIncrementTick+0x16c>)
 800ade2:	441a      	add	r2, r3
 800ade4:	68bb      	ldr	r3, [r7, #8]
 800ade6:	3304      	adds	r3, #4
 800ade8:	4619      	mov	r1, r3
 800adea:	4610      	mov	r0, r2
 800adec:	f7fe fe56 	bl	8009a9c <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800adf0:	68bb      	ldr	r3, [r7, #8]
 800adf2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800adf4:	4b1b      	ldr	r3, [pc, #108]	; (800ae64 <xTaskIncrementTick+0x170>)
 800adf6:	681b      	ldr	r3, [r3, #0]
 800adf8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800adfa:	429a      	cmp	r2, r3
 800adfc:	d3b4      	bcc.n	800ad68 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800adfe:	2301      	movs	r3, #1
 800ae00:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ae02:	e7b1      	b.n	800ad68 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800ae04:	4b17      	ldr	r3, [pc, #92]	; (800ae64 <xTaskIncrementTick+0x170>)
 800ae06:	681b      	ldr	r3, [r3, #0]
 800ae08:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ae0a:	4915      	ldr	r1, [pc, #84]	; (800ae60 <xTaskIncrementTick+0x16c>)
 800ae0c:	4613      	mov	r3, r2
 800ae0e:	009b      	lsls	r3, r3, #2
 800ae10:	4413      	add	r3, r2
 800ae12:	009b      	lsls	r3, r3, #2
 800ae14:	440b      	add	r3, r1
 800ae16:	681b      	ldr	r3, [r3, #0]
 800ae18:	2b01      	cmp	r3, #1
 800ae1a:	d907      	bls.n	800ae2c <xTaskIncrementTick+0x138>
			{
				xSwitchRequired = pdTRUE;
 800ae1c:	2301      	movs	r3, #1
 800ae1e:	617b      	str	r3, [r7, #20]
 800ae20:	e004      	b.n	800ae2c <xTaskIncrementTick+0x138>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800ae22:	4b11      	ldr	r3, [pc, #68]	; (800ae68 <xTaskIncrementTick+0x174>)
 800ae24:	681b      	ldr	r3, [r3, #0]
 800ae26:	3301      	adds	r3, #1
 800ae28:	4a0f      	ldr	r2, [pc, #60]	; (800ae68 <xTaskIncrementTick+0x174>)
 800ae2a:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800ae2c:	4b0f      	ldr	r3, [pc, #60]	; (800ae6c <xTaskIncrementTick+0x178>)
 800ae2e:	681b      	ldr	r3, [r3, #0]
 800ae30:	2b00      	cmp	r3, #0
 800ae32:	d001      	beq.n	800ae38 <xTaskIncrementTick+0x144>
		{
			xSwitchRequired = pdTRUE;
 800ae34:	2301      	movs	r3, #1
 800ae36:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800ae38:	697b      	ldr	r3, [r7, #20]
}
 800ae3a:	4618      	mov	r0, r3
 800ae3c:	3718      	adds	r7, #24
 800ae3e:	46bd      	mov	sp, r7
 800ae40:	bd80      	pop	{r7, pc}
 800ae42:	bf00      	nop
 800ae44:	2000098c 	.word	0x2000098c
 800ae48:	20000968 	.word	0x20000968
 800ae4c:	2000091c 	.word	0x2000091c
 800ae50:	20000920 	.word	0x20000920
 800ae54:	2000097c 	.word	0x2000097c
 800ae58:	20000984 	.word	0x20000984
 800ae5c:	2000096c 	.word	0x2000096c
 800ae60:	20000868 	.word	0x20000868
 800ae64:	20000864 	.word	0x20000864
 800ae68:	20000974 	.word	0x20000974
 800ae6c:	20000978 	.word	0x20000978

0800ae70 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800ae70:	b480      	push	{r7}
 800ae72:	b087      	sub	sp, #28
 800ae74:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800ae76:	4b27      	ldr	r3, [pc, #156]	; (800af14 <vTaskSwitchContext+0xa4>)
 800ae78:	681b      	ldr	r3, [r3, #0]
 800ae7a:	2b00      	cmp	r3, #0
 800ae7c:	d003      	beq.n	800ae86 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800ae7e:	4b26      	ldr	r3, [pc, #152]	; (800af18 <vTaskSwitchContext+0xa8>)
 800ae80:	2201      	movs	r2, #1
 800ae82:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800ae84:	e03f      	b.n	800af06 <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 800ae86:	4b24      	ldr	r3, [pc, #144]	; (800af18 <vTaskSwitchContext+0xa8>)
 800ae88:	2200      	movs	r2, #0
 800ae8a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 800ae8c:	4b23      	ldr	r3, [pc, #140]	; (800af1c <vTaskSwitchContext+0xac>)
 800ae8e:	681b      	ldr	r3, [r3, #0]
 800ae90:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
 800ae92:	68fb      	ldr	r3, [r7, #12]
 800ae94:	fab3 f383 	clz	r3, r3
 800ae98:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800ae9a:	7afb      	ldrb	r3, [r7, #11]
 800ae9c:	f1c3 031f 	rsb	r3, r3, #31
 800aea0:	617b      	str	r3, [r7, #20]
 800aea2:	491f      	ldr	r1, [pc, #124]	; (800af20 <vTaskSwitchContext+0xb0>)
 800aea4:	697a      	ldr	r2, [r7, #20]
 800aea6:	4613      	mov	r3, r2
 800aea8:	009b      	lsls	r3, r3, #2
 800aeaa:	4413      	add	r3, r2
 800aeac:	009b      	lsls	r3, r3, #2
 800aeae:	440b      	add	r3, r1
 800aeb0:	681b      	ldr	r3, [r3, #0]
 800aeb2:	2b00      	cmp	r3, #0
 800aeb4:	d10a      	bne.n	800aecc <vTaskSwitchContext+0x5c>
	__asm volatile
 800aeb6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aeba:	f383 8811 	msr	BASEPRI, r3
 800aebe:	f3bf 8f6f 	isb	sy
 800aec2:	f3bf 8f4f 	dsb	sy
 800aec6:	607b      	str	r3, [r7, #4]
}
 800aec8:	bf00      	nop
 800aeca:	e7fe      	b.n	800aeca <vTaskSwitchContext+0x5a>
 800aecc:	697a      	ldr	r2, [r7, #20]
 800aece:	4613      	mov	r3, r2
 800aed0:	009b      	lsls	r3, r3, #2
 800aed2:	4413      	add	r3, r2
 800aed4:	009b      	lsls	r3, r3, #2
 800aed6:	4a12      	ldr	r2, [pc, #72]	; (800af20 <vTaskSwitchContext+0xb0>)
 800aed8:	4413      	add	r3, r2
 800aeda:	613b      	str	r3, [r7, #16]
 800aedc:	693b      	ldr	r3, [r7, #16]
 800aede:	685b      	ldr	r3, [r3, #4]
 800aee0:	685a      	ldr	r2, [r3, #4]
 800aee2:	693b      	ldr	r3, [r7, #16]
 800aee4:	605a      	str	r2, [r3, #4]
 800aee6:	693b      	ldr	r3, [r7, #16]
 800aee8:	685a      	ldr	r2, [r3, #4]
 800aeea:	693b      	ldr	r3, [r7, #16]
 800aeec:	3308      	adds	r3, #8
 800aeee:	429a      	cmp	r2, r3
 800aef0:	d104      	bne.n	800aefc <vTaskSwitchContext+0x8c>
 800aef2:	693b      	ldr	r3, [r7, #16]
 800aef4:	685b      	ldr	r3, [r3, #4]
 800aef6:	685a      	ldr	r2, [r3, #4]
 800aef8:	693b      	ldr	r3, [r7, #16]
 800aefa:	605a      	str	r2, [r3, #4]
 800aefc:	693b      	ldr	r3, [r7, #16]
 800aefe:	685b      	ldr	r3, [r3, #4]
 800af00:	68db      	ldr	r3, [r3, #12]
 800af02:	4a08      	ldr	r2, [pc, #32]	; (800af24 <vTaskSwitchContext+0xb4>)
 800af04:	6013      	str	r3, [r2, #0]
}
 800af06:	bf00      	nop
 800af08:	371c      	adds	r7, #28
 800af0a:	46bd      	mov	sp, r7
 800af0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af10:	4770      	bx	lr
 800af12:	bf00      	nop
 800af14:	2000098c 	.word	0x2000098c
 800af18:	20000978 	.word	0x20000978
 800af1c:	2000096c 	.word	0x2000096c
 800af20:	20000868 	.word	0x20000868
 800af24:	20000864 	.word	0x20000864

0800af28 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800af28:	b580      	push	{r7, lr}
 800af2a:	b084      	sub	sp, #16
 800af2c:	af00      	add	r7, sp, #0
 800af2e:	6078      	str	r0, [r7, #4]
 800af30:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800af32:	687b      	ldr	r3, [r7, #4]
 800af34:	2b00      	cmp	r3, #0
 800af36:	d10a      	bne.n	800af4e <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800af38:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af3c:	f383 8811 	msr	BASEPRI, r3
 800af40:	f3bf 8f6f 	isb	sy
 800af44:	f3bf 8f4f 	dsb	sy
 800af48:	60fb      	str	r3, [r7, #12]
}
 800af4a:	bf00      	nop
 800af4c:	e7fe      	b.n	800af4c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800af4e:	4b07      	ldr	r3, [pc, #28]	; (800af6c <vTaskPlaceOnEventList+0x44>)
 800af50:	681b      	ldr	r3, [r3, #0]
 800af52:	3318      	adds	r3, #24
 800af54:	4619      	mov	r1, r3
 800af56:	6878      	ldr	r0, [r7, #4]
 800af58:	f7fe fdc4 	bl	8009ae4 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800af5c:	2101      	movs	r1, #1
 800af5e:	6838      	ldr	r0, [r7, #0]
 800af60:	f000 fb1c 	bl	800b59c <prvAddCurrentTaskToDelayedList>
}
 800af64:	bf00      	nop
 800af66:	3710      	adds	r7, #16
 800af68:	46bd      	mov	sp, r7
 800af6a:	bd80      	pop	{r7, pc}
 800af6c:	20000864 	.word	0x20000864

0800af70 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800af70:	b580      	push	{r7, lr}
 800af72:	b086      	sub	sp, #24
 800af74:	af00      	add	r7, sp, #0
 800af76:	60f8      	str	r0, [r7, #12]
 800af78:	60b9      	str	r1, [r7, #8]
 800af7a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800af7c:	68fb      	ldr	r3, [r7, #12]
 800af7e:	2b00      	cmp	r3, #0
 800af80:	d10a      	bne.n	800af98 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800af82:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af86:	f383 8811 	msr	BASEPRI, r3
 800af8a:	f3bf 8f6f 	isb	sy
 800af8e:	f3bf 8f4f 	dsb	sy
 800af92:	617b      	str	r3, [r7, #20]
}
 800af94:	bf00      	nop
 800af96:	e7fe      	b.n	800af96 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800af98:	4b0a      	ldr	r3, [pc, #40]	; (800afc4 <vTaskPlaceOnEventListRestricted+0x54>)
 800af9a:	681b      	ldr	r3, [r3, #0]
 800af9c:	3318      	adds	r3, #24
 800af9e:	4619      	mov	r1, r3
 800afa0:	68f8      	ldr	r0, [r7, #12]
 800afa2:	f7fe fd7b 	bl	8009a9c <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	2b00      	cmp	r3, #0
 800afaa:	d002      	beq.n	800afb2 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800afac:	f04f 33ff 	mov.w	r3, #4294967295
 800afb0:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800afb2:	6879      	ldr	r1, [r7, #4]
 800afb4:	68b8      	ldr	r0, [r7, #8]
 800afb6:	f000 faf1 	bl	800b59c <prvAddCurrentTaskToDelayedList>
	}
 800afba:	bf00      	nop
 800afbc:	3718      	adds	r7, #24
 800afbe:	46bd      	mov	sp, r7
 800afc0:	bd80      	pop	{r7, pc}
 800afc2:	bf00      	nop
 800afc4:	20000864 	.word	0x20000864

0800afc8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800afc8:	b580      	push	{r7, lr}
 800afca:	b086      	sub	sp, #24
 800afcc:	af00      	add	r7, sp, #0
 800afce:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 800afd0:	687b      	ldr	r3, [r7, #4]
 800afd2:	68db      	ldr	r3, [r3, #12]
 800afd4:	68db      	ldr	r3, [r3, #12]
 800afd6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800afd8:	693b      	ldr	r3, [r7, #16]
 800afda:	2b00      	cmp	r3, #0
 800afdc:	d10a      	bne.n	800aff4 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800afde:	f04f 0350 	mov.w	r3, #80	; 0x50
 800afe2:	f383 8811 	msr	BASEPRI, r3
 800afe6:	f3bf 8f6f 	isb	sy
 800afea:	f3bf 8f4f 	dsb	sy
 800afee:	60fb      	str	r3, [r7, #12]
}
 800aff0:	bf00      	nop
 800aff2:	e7fe      	b.n	800aff2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800aff4:	693b      	ldr	r3, [r7, #16]
 800aff6:	3318      	adds	r3, #24
 800aff8:	4618      	mov	r0, r3
 800affa:	f7fe fdac 	bl	8009b56 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800affe:	4b1d      	ldr	r3, [pc, #116]	; (800b074 <xTaskRemoveFromEventList+0xac>)
 800b000:	681b      	ldr	r3, [r3, #0]
 800b002:	2b00      	cmp	r3, #0
 800b004:	d11c      	bne.n	800b040 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800b006:	693b      	ldr	r3, [r7, #16]
 800b008:	3304      	adds	r3, #4
 800b00a:	4618      	mov	r0, r3
 800b00c:	f7fe fda3 	bl	8009b56 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800b010:	693b      	ldr	r3, [r7, #16]
 800b012:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b014:	2201      	movs	r2, #1
 800b016:	409a      	lsls	r2, r3
 800b018:	4b17      	ldr	r3, [pc, #92]	; (800b078 <xTaskRemoveFromEventList+0xb0>)
 800b01a:	681b      	ldr	r3, [r3, #0]
 800b01c:	4313      	orrs	r3, r2
 800b01e:	4a16      	ldr	r2, [pc, #88]	; (800b078 <xTaskRemoveFromEventList+0xb0>)
 800b020:	6013      	str	r3, [r2, #0]
 800b022:	693b      	ldr	r3, [r7, #16]
 800b024:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b026:	4613      	mov	r3, r2
 800b028:	009b      	lsls	r3, r3, #2
 800b02a:	4413      	add	r3, r2
 800b02c:	009b      	lsls	r3, r3, #2
 800b02e:	4a13      	ldr	r2, [pc, #76]	; (800b07c <xTaskRemoveFromEventList+0xb4>)
 800b030:	441a      	add	r2, r3
 800b032:	693b      	ldr	r3, [r7, #16]
 800b034:	3304      	adds	r3, #4
 800b036:	4619      	mov	r1, r3
 800b038:	4610      	mov	r0, r2
 800b03a:	f7fe fd2f 	bl	8009a9c <vListInsertEnd>
 800b03e:	e005      	b.n	800b04c <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800b040:	693b      	ldr	r3, [r7, #16]
 800b042:	3318      	adds	r3, #24
 800b044:	4619      	mov	r1, r3
 800b046:	480e      	ldr	r0, [pc, #56]	; (800b080 <xTaskRemoveFromEventList+0xb8>)
 800b048:	f7fe fd28 	bl	8009a9c <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800b04c:	693b      	ldr	r3, [r7, #16]
 800b04e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b050:	4b0c      	ldr	r3, [pc, #48]	; (800b084 <xTaskRemoveFromEventList+0xbc>)
 800b052:	681b      	ldr	r3, [r3, #0]
 800b054:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b056:	429a      	cmp	r2, r3
 800b058:	d905      	bls.n	800b066 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800b05a:	2301      	movs	r3, #1
 800b05c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800b05e:	4b0a      	ldr	r3, [pc, #40]	; (800b088 <xTaskRemoveFromEventList+0xc0>)
 800b060:	2201      	movs	r2, #1
 800b062:	601a      	str	r2, [r3, #0]
 800b064:	e001      	b.n	800b06a <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 800b066:	2300      	movs	r3, #0
 800b068:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 800b06a:	697b      	ldr	r3, [r7, #20]
}
 800b06c:	4618      	mov	r0, r3
 800b06e:	3718      	adds	r7, #24
 800b070:	46bd      	mov	sp, r7
 800b072:	bd80      	pop	{r7, pc}
 800b074:	2000098c 	.word	0x2000098c
 800b078:	2000096c 	.word	0x2000096c
 800b07c:	20000868 	.word	0x20000868
 800b080:	20000924 	.word	0x20000924
 800b084:	20000864 	.word	0x20000864
 800b088:	20000978 	.word	0x20000978

0800b08c <vTaskSetTimeOutState>:
	return xReturn;
}
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800b08c:	b480      	push	{r7}
 800b08e:	b085      	sub	sp, #20
 800b090:	af00      	add	r7, sp, #0
 800b092:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
 800b094:	687b      	ldr	r3, [r7, #4]
 800b096:	2b00      	cmp	r3, #0
 800b098:	d10a      	bne.n	800b0b0 <vTaskSetTimeOutState+0x24>
	__asm volatile
 800b09a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b09e:	f383 8811 	msr	BASEPRI, r3
 800b0a2:	f3bf 8f6f 	isb	sy
 800b0a6:	f3bf 8f4f 	dsb	sy
 800b0aa:	60fb      	str	r3, [r7, #12]
}
 800b0ac:	bf00      	nop
 800b0ae:	e7fe      	b.n	800b0ae <vTaskSetTimeOutState+0x22>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800b0b0:	4b06      	ldr	r3, [pc, #24]	; (800b0cc <vTaskSetTimeOutState+0x40>)
 800b0b2:	681a      	ldr	r2, [r3, #0]
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800b0b8:	4b05      	ldr	r3, [pc, #20]	; (800b0d0 <vTaskSetTimeOutState+0x44>)
 800b0ba:	681a      	ldr	r2, [r3, #0]
 800b0bc:	687b      	ldr	r3, [r7, #4]
 800b0be:	605a      	str	r2, [r3, #4]
}
 800b0c0:	bf00      	nop
 800b0c2:	3714      	adds	r7, #20
 800b0c4:	46bd      	mov	sp, r7
 800b0c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0ca:	4770      	bx	lr
 800b0cc:	2000097c 	.word	0x2000097c
 800b0d0:	20000968 	.word	0x20000968

0800b0d4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800b0d4:	b580      	push	{r7, lr}
 800b0d6:	b086      	sub	sp, #24
 800b0d8:	af00      	add	r7, sp, #0
 800b0da:	6078      	str	r0, [r7, #4]
 800b0dc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800b0de:	687b      	ldr	r3, [r7, #4]
 800b0e0:	2b00      	cmp	r3, #0
 800b0e2:	d10a      	bne.n	800b0fa <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800b0e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b0e8:	f383 8811 	msr	BASEPRI, r3
 800b0ec:	f3bf 8f6f 	isb	sy
 800b0f0:	f3bf 8f4f 	dsb	sy
 800b0f4:	60fb      	str	r3, [r7, #12]
}
 800b0f6:	bf00      	nop
 800b0f8:	e7fe      	b.n	800b0f8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800b0fa:	683b      	ldr	r3, [r7, #0]
 800b0fc:	2b00      	cmp	r3, #0
 800b0fe:	d10a      	bne.n	800b116 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800b100:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b104:	f383 8811 	msr	BASEPRI, r3
 800b108:	f3bf 8f6f 	isb	sy
 800b10c:	f3bf 8f4f 	dsb	sy
 800b110:	60bb      	str	r3, [r7, #8]
}
 800b112:	bf00      	nop
 800b114:	e7fe      	b.n	800b114 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800b116:	f000 fe85 	bl	800be24 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800b11a:	4b1c      	ldr	r3, [pc, #112]	; (800b18c <xTaskCheckForTimeOut+0xb8>)
 800b11c:	681b      	ldr	r3, [r3, #0]
 800b11e:	613b      	str	r3, [r7, #16]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800b120:	683b      	ldr	r3, [r7, #0]
 800b122:	681b      	ldr	r3, [r3, #0]
 800b124:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b128:	d102      	bne.n	800b130 <xTaskCheckForTimeOut+0x5c>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800b12a:	2300      	movs	r3, #0
 800b12c:	617b      	str	r3, [r7, #20]
 800b12e:	e026      	b.n	800b17e <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800b130:	687b      	ldr	r3, [r7, #4]
 800b132:	681a      	ldr	r2, [r3, #0]
 800b134:	4b16      	ldr	r3, [pc, #88]	; (800b190 <xTaskCheckForTimeOut+0xbc>)
 800b136:	681b      	ldr	r3, [r3, #0]
 800b138:	429a      	cmp	r2, r3
 800b13a:	d007      	beq.n	800b14c <xTaskCheckForTimeOut+0x78>
 800b13c:	687b      	ldr	r3, [r7, #4]
 800b13e:	685b      	ldr	r3, [r3, #4]
 800b140:	693a      	ldr	r2, [r7, #16]
 800b142:	429a      	cmp	r2, r3
 800b144:	d302      	bcc.n	800b14c <xTaskCheckForTimeOut+0x78>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800b146:	2301      	movs	r3, #1
 800b148:	617b      	str	r3, [r7, #20]
 800b14a:	e018      	b.n	800b17e <xTaskCheckForTimeOut+0xaa>
		}
		else if( ( ( TickType_t ) ( xConstTickCount - pxTimeOut->xTimeOnEntering ) ) < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800b14c:	687b      	ldr	r3, [r7, #4]
 800b14e:	685b      	ldr	r3, [r3, #4]
 800b150:	693a      	ldr	r2, [r7, #16]
 800b152:	1ad2      	subs	r2, r2, r3
 800b154:	683b      	ldr	r3, [r7, #0]
 800b156:	681b      	ldr	r3, [r3, #0]
 800b158:	429a      	cmp	r2, r3
 800b15a:	d20e      	bcs.n	800b17a <xTaskCheckForTimeOut+0xa6>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( xConstTickCount - pxTimeOut->xTimeOnEntering );
 800b15c:	683b      	ldr	r3, [r7, #0]
 800b15e:	681a      	ldr	r2, [r3, #0]
 800b160:	687b      	ldr	r3, [r7, #4]
 800b162:	6859      	ldr	r1, [r3, #4]
 800b164:	693b      	ldr	r3, [r7, #16]
 800b166:	1acb      	subs	r3, r1, r3
 800b168:	441a      	add	r2, r3
 800b16a:	683b      	ldr	r3, [r7, #0]
 800b16c:	601a      	str	r2, [r3, #0]
			vTaskSetTimeOutState( pxTimeOut );
 800b16e:	6878      	ldr	r0, [r7, #4]
 800b170:	f7ff ff8c 	bl	800b08c <vTaskSetTimeOutState>
			xReturn = pdFALSE;
 800b174:	2300      	movs	r3, #0
 800b176:	617b      	str	r3, [r7, #20]
 800b178:	e001      	b.n	800b17e <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			xReturn = pdTRUE;
 800b17a:	2301      	movs	r3, #1
 800b17c:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 800b17e:	f000 fe81 	bl	800be84 <vPortExitCritical>

	return xReturn;
 800b182:	697b      	ldr	r3, [r7, #20]
}
 800b184:	4618      	mov	r0, r3
 800b186:	3718      	adds	r7, #24
 800b188:	46bd      	mov	sp, r7
 800b18a:	bd80      	pop	{r7, pc}
 800b18c:	20000968 	.word	0x20000968
 800b190:	2000097c 	.word	0x2000097c

0800b194 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800b194:	b480      	push	{r7}
 800b196:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800b198:	4b03      	ldr	r3, [pc, #12]	; (800b1a8 <vTaskMissedYield+0x14>)
 800b19a:	2201      	movs	r2, #1
 800b19c:	601a      	str	r2, [r3, #0]
}
 800b19e:	bf00      	nop
 800b1a0:	46bd      	mov	sp, r7
 800b1a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1a6:	4770      	bx	lr
 800b1a8:	20000978 	.word	0x20000978

0800b1ac <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800b1ac:	b580      	push	{r7, lr}
 800b1ae:	b082      	sub	sp, #8
 800b1b0:	af00      	add	r7, sp, #0
 800b1b2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800b1b4:	f000 f852 	bl	800b25c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800b1b8:	4b06      	ldr	r3, [pc, #24]	; (800b1d4 <prvIdleTask+0x28>)
 800b1ba:	681b      	ldr	r3, [r3, #0]
 800b1bc:	2b01      	cmp	r3, #1
 800b1be:	d9f9      	bls.n	800b1b4 <prvIdleTask+0x8>
			{
				taskYIELD();
 800b1c0:	4b05      	ldr	r3, [pc, #20]	; (800b1d8 <prvIdleTask+0x2c>)
 800b1c2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b1c6:	601a      	str	r2, [r3, #0]
 800b1c8:	f3bf 8f4f 	dsb	sy
 800b1cc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800b1d0:	e7f0      	b.n	800b1b4 <prvIdleTask+0x8>
 800b1d2:	bf00      	nop
 800b1d4:	20000868 	.word	0x20000868
 800b1d8:	e000ed04 	.word	0xe000ed04

0800b1dc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800b1dc:	b580      	push	{r7, lr}
 800b1de:	b082      	sub	sp, #8
 800b1e0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b1e2:	2300      	movs	r3, #0
 800b1e4:	607b      	str	r3, [r7, #4]
 800b1e6:	e00c      	b.n	800b202 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800b1e8:	687a      	ldr	r2, [r7, #4]
 800b1ea:	4613      	mov	r3, r2
 800b1ec:	009b      	lsls	r3, r3, #2
 800b1ee:	4413      	add	r3, r2
 800b1f0:	009b      	lsls	r3, r3, #2
 800b1f2:	4a12      	ldr	r2, [pc, #72]	; (800b23c <prvInitialiseTaskLists+0x60>)
 800b1f4:	4413      	add	r3, r2
 800b1f6:	4618      	mov	r0, r3
 800b1f8:	f7fe fc23 	bl	8009a42 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b1fc:	687b      	ldr	r3, [r7, #4]
 800b1fe:	3301      	adds	r3, #1
 800b200:	607b      	str	r3, [r7, #4]
 800b202:	687b      	ldr	r3, [r7, #4]
 800b204:	2b06      	cmp	r3, #6
 800b206:	d9ef      	bls.n	800b1e8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800b208:	480d      	ldr	r0, [pc, #52]	; (800b240 <prvInitialiseTaskLists+0x64>)
 800b20a:	f7fe fc1a 	bl	8009a42 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800b20e:	480d      	ldr	r0, [pc, #52]	; (800b244 <prvInitialiseTaskLists+0x68>)
 800b210:	f7fe fc17 	bl	8009a42 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800b214:	480c      	ldr	r0, [pc, #48]	; (800b248 <prvInitialiseTaskLists+0x6c>)
 800b216:	f7fe fc14 	bl	8009a42 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800b21a:	480c      	ldr	r0, [pc, #48]	; (800b24c <prvInitialiseTaskLists+0x70>)
 800b21c:	f7fe fc11 	bl	8009a42 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800b220:	480b      	ldr	r0, [pc, #44]	; (800b250 <prvInitialiseTaskLists+0x74>)
 800b222:	f7fe fc0e 	bl	8009a42 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800b226:	4b0b      	ldr	r3, [pc, #44]	; (800b254 <prvInitialiseTaskLists+0x78>)
 800b228:	4a05      	ldr	r2, [pc, #20]	; (800b240 <prvInitialiseTaskLists+0x64>)
 800b22a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800b22c:	4b0a      	ldr	r3, [pc, #40]	; (800b258 <prvInitialiseTaskLists+0x7c>)
 800b22e:	4a05      	ldr	r2, [pc, #20]	; (800b244 <prvInitialiseTaskLists+0x68>)
 800b230:	601a      	str	r2, [r3, #0]
}
 800b232:	bf00      	nop
 800b234:	3708      	adds	r7, #8
 800b236:	46bd      	mov	sp, r7
 800b238:	bd80      	pop	{r7, pc}
 800b23a:	bf00      	nop
 800b23c:	20000868 	.word	0x20000868
 800b240:	200008f4 	.word	0x200008f4
 800b244:	20000908 	.word	0x20000908
 800b248:	20000924 	.word	0x20000924
 800b24c:	20000938 	.word	0x20000938
 800b250:	20000950 	.word	0x20000950
 800b254:	2000091c 	.word	0x2000091c
 800b258:	20000920 	.word	0x20000920

0800b25c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800b25c:	b580      	push	{r7, lr}
 800b25e:	b082      	sub	sp, #8
 800b260:	af00      	add	r7, sp, #0
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b262:	e028      	b.n	800b2b6 <prvCheckTasksWaitingTermination+0x5a>
		{
			vTaskSuspendAll();
 800b264:	f7ff fc7a 	bl	800ab5c <vTaskSuspendAll>
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 800b268:	4b17      	ldr	r3, [pc, #92]	; (800b2c8 <prvCheckTasksWaitingTermination+0x6c>)
 800b26a:	681b      	ldr	r3, [r3, #0]
 800b26c:	2b00      	cmp	r3, #0
 800b26e:	bf0c      	ite	eq
 800b270:	2301      	moveq	r3, #1
 800b272:	2300      	movne	r3, #0
 800b274:	b2db      	uxtb	r3, r3
 800b276:	607b      	str	r3, [r7, #4]
			}
			( void ) xTaskResumeAll();
 800b278:	f7ff fc7e 	bl	800ab78 <xTaskResumeAll>

			if( xListIsEmpty == pdFALSE )
 800b27c:	687b      	ldr	r3, [r7, #4]
 800b27e:	2b00      	cmp	r3, #0
 800b280:	d119      	bne.n	800b2b6 <prvCheckTasksWaitingTermination+0x5a>
			{
				TCB_t *pxTCB;

				taskENTER_CRITICAL();
 800b282:	f000 fdcf 	bl	800be24 <vPortEnterCritical>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 800b286:	4b10      	ldr	r3, [pc, #64]	; (800b2c8 <prvCheckTasksWaitingTermination+0x6c>)
 800b288:	68db      	ldr	r3, [r3, #12]
 800b28a:	68db      	ldr	r3, [r3, #12]
 800b28c:	603b      	str	r3, [r7, #0]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b28e:	683b      	ldr	r3, [r7, #0]
 800b290:	3304      	adds	r3, #4
 800b292:	4618      	mov	r0, r3
 800b294:	f7fe fc5f 	bl	8009b56 <uxListRemove>
					--uxCurrentNumberOfTasks;
 800b298:	4b0c      	ldr	r3, [pc, #48]	; (800b2cc <prvCheckTasksWaitingTermination+0x70>)
 800b29a:	681b      	ldr	r3, [r3, #0]
 800b29c:	3b01      	subs	r3, #1
 800b29e:	4a0b      	ldr	r2, [pc, #44]	; (800b2cc <prvCheckTasksWaitingTermination+0x70>)
 800b2a0:	6013      	str	r3, [r2, #0]
					--uxDeletedTasksWaitingCleanUp;
 800b2a2:	4b0b      	ldr	r3, [pc, #44]	; (800b2d0 <prvCheckTasksWaitingTermination+0x74>)
 800b2a4:	681b      	ldr	r3, [r3, #0]
 800b2a6:	3b01      	subs	r3, #1
 800b2a8:	4a09      	ldr	r2, [pc, #36]	; (800b2d0 <prvCheckTasksWaitingTermination+0x74>)
 800b2aa:	6013      	str	r3, [r2, #0]
				}
				taskEXIT_CRITICAL();
 800b2ac:	f000 fdea 	bl	800be84 <vPortExitCritical>

				prvDeleteTCB( pxTCB );
 800b2b0:	6838      	ldr	r0, [r7, #0]
 800b2b2:	f000 f80f 	bl	800b2d4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b2b6:	4b06      	ldr	r3, [pc, #24]	; (800b2d0 <prvCheckTasksWaitingTermination+0x74>)
 800b2b8:	681b      	ldr	r3, [r3, #0]
 800b2ba:	2b00      	cmp	r3, #0
 800b2bc:	d1d2      	bne.n	800b264 <prvCheckTasksWaitingTermination+0x8>
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800b2be:	bf00      	nop
 800b2c0:	bf00      	nop
 800b2c2:	3708      	adds	r7, #8
 800b2c4:	46bd      	mov	sp, r7
 800b2c6:	bd80      	pop	{r7, pc}
 800b2c8:	20000938 	.word	0x20000938
 800b2cc:	20000964 	.word	0x20000964
 800b2d0:	2000094c 	.word	0x2000094c

0800b2d4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800b2d4:	b580      	push	{r7, lr}
 800b2d6:	b082      	sub	sp, #8
 800b2d8:	af00      	add	r7, sp, #0
 800b2da:	6078      	str	r0, [r7, #4]

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 800b2dc:	687b      	ldr	r3, [r7, #4]
 800b2de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b2e0:	4618      	mov	r0, r3
 800b2e2:	f000 ff7d 	bl	800c1e0 <vPortFree>
			vPortFree( pxTCB );
 800b2e6:	6878      	ldr	r0, [r7, #4]
 800b2e8:	f000 ff7a 	bl	800c1e0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	)
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800b2ec:	bf00      	nop
 800b2ee:	3708      	adds	r7, #8
 800b2f0:	46bd      	mov	sp, r7
 800b2f2:	bd80      	pop	{r7, pc}

0800b2f4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800b2f4:	b480      	push	{r7}
 800b2f6:	b083      	sub	sp, #12
 800b2f8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b2fa:	4b0f      	ldr	r3, [pc, #60]	; (800b338 <prvResetNextTaskUnblockTime+0x44>)
 800b2fc:	681b      	ldr	r3, [r3, #0]
 800b2fe:	681b      	ldr	r3, [r3, #0]
 800b300:	2b00      	cmp	r3, #0
 800b302:	d101      	bne.n	800b308 <prvResetNextTaskUnblockTime+0x14>
 800b304:	2301      	movs	r3, #1
 800b306:	e000      	b.n	800b30a <prvResetNextTaskUnblockTime+0x16>
 800b308:	2300      	movs	r3, #0
 800b30a:	2b00      	cmp	r3, #0
 800b30c:	d004      	beq.n	800b318 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800b30e:	4b0b      	ldr	r3, [pc, #44]	; (800b33c <prvResetNextTaskUnblockTime+0x48>)
 800b310:	f04f 32ff 	mov.w	r2, #4294967295
 800b314:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800b316:	e008      	b.n	800b32a <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800b318:	4b07      	ldr	r3, [pc, #28]	; (800b338 <prvResetNextTaskUnblockTime+0x44>)
 800b31a:	681b      	ldr	r3, [r3, #0]
 800b31c:	68db      	ldr	r3, [r3, #12]
 800b31e:	68db      	ldr	r3, [r3, #12]
 800b320:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800b322:	687b      	ldr	r3, [r7, #4]
 800b324:	685b      	ldr	r3, [r3, #4]
 800b326:	4a05      	ldr	r2, [pc, #20]	; (800b33c <prvResetNextTaskUnblockTime+0x48>)
 800b328:	6013      	str	r3, [r2, #0]
}
 800b32a:	bf00      	nop
 800b32c:	370c      	adds	r7, #12
 800b32e:	46bd      	mov	sp, r7
 800b330:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b334:	4770      	bx	lr
 800b336:	bf00      	nop
 800b338:	2000091c 	.word	0x2000091c
 800b33c:	20000984 	.word	0x20000984

0800b340 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800b340:	b480      	push	{r7}
 800b342:	b083      	sub	sp, #12
 800b344:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800b346:	4b0b      	ldr	r3, [pc, #44]	; (800b374 <xTaskGetSchedulerState+0x34>)
 800b348:	681b      	ldr	r3, [r3, #0]
 800b34a:	2b00      	cmp	r3, #0
 800b34c:	d102      	bne.n	800b354 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800b34e:	2301      	movs	r3, #1
 800b350:	607b      	str	r3, [r7, #4]
 800b352:	e008      	b.n	800b366 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b354:	4b08      	ldr	r3, [pc, #32]	; (800b378 <xTaskGetSchedulerState+0x38>)
 800b356:	681b      	ldr	r3, [r3, #0]
 800b358:	2b00      	cmp	r3, #0
 800b35a:	d102      	bne.n	800b362 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800b35c:	2302      	movs	r3, #2
 800b35e:	607b      	str	r3, [r7, #4]
 800b360:	e001      	b.n	800b366 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800b362:	2300      	movs	r3, #0
 800b364:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800b366:	687b      	ldr	r3, [r7, #4]
	}
 800b368:	4618      	mov	r0, r3
 800b36a:	370c      	adds	r7, #12
 800b36c:	46bd      	mov	sp, r7
 800b36e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b372:	4770      	bx	lr
 800b374:	20000970 	.word	0x20000970
 800b378:	2000098c 	.word	0x2000098c

0800b37c <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800b37c:	b580      	push	{r7, lr}
 800b37e:	b084      	sub	sp, #16
 800b380:	af00      	add	r7, sp, #0
 800b382:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 800b384:	687b      	ldr	r3, [r7, #4]
 800b386:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
 800b388:	687b      	ldr	r3, [r7, #4]
 800b38a:	2b00      	cmp	r3, #0
 800b38c:	d062      	beq.n	800b454 <vTaskPriorityInherit+0xd8>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
 800b38e:	68fb      	ldr	r3, [r7, #12]
 800b390:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b392:	4b32      	ldr	r3, [pc, #200]	; (800b45c <vTaskPriorityInherit+0xe0>)
 800b394:	681b      	ldr	r3, [r3, #0]
 800b396:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b398:	429a      	cmp	r2, r3
 800b39a:	d25b      	bcs.n	800b454 <vTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800b39c:	68fb      	ldr	r3, [r7, #12]
 800b39e:	699b      	ldr	r3, [r3, #24]
 800b3a0:	2b00      	cmp	r3, #0
 800b3a2:	db06      	blt.n	800b3b2 <vTaskPriorityInherit+0x36>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b3a4:	4b2d      	ldr	r3, [pc, #180]	; (800b45c <vTaskPriorityInherit+0xe0>)
 800b3a6:	681b      	ldr	r3, [r3, #0]
 800b3a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b3aa:	f1c3 0207 	rsb	r2, r3, #7
 800b3ae:	68fb      	ldr	r3, [r7, #12]
 800b3b0:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800b3b2:	68fb      	ldr	r3, [r7, #12]
 800b3b4:	6959      	ldr	r1, [r3, #20]
 800b3b6:	68fb      	ldr	r3, [r7, #12]
 800b3b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b3ba:	4613      	mov	r3, r2
 800b3bc:	009b      	lsls	r3, r3, #2
 800b3be:	4413      	add	r3, r2
 800b3c0:	009b      	lsls	r3, r3, #2
 800b3c2:	4a27      	ldr	r2, [pc, #156]	; (800b460 <vTaskPriorityInherit+0xe4>)
 800b3c4:	4413      	add	r3, r2
 800b3c6:	4299      	cmp	r1, r3
 800b3c8:	d101      	bne.n	800b3ce <vTaskPriorityInherit+0x52>
 800b3ca:	2301      	movs	r3, #1
 800b3cc:	e000      	b.n	800b3d0 <vTaskPriorityInherit+0x54>
 800b3ce:	2300      	movs	r3, #0
 800b3d0:	2b00      	cmp	r3, #0
 800b3d2:	d03a      	beq.n	800b44a <vTaskPriorityInherit+0xce>
				{
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b3d4:	68fb      	ldr	r3, [r7, #12]
 800b3d6:	3304      	adds	r3, #4
 800b3d8:	4618      	mov	r0, r3
 800b3da:	f7fe fbbc 	bl	8009b56 <uxListRemove>
 800b3de:	4603      	mov	r3, r0
 800b3e0:	2b00      	cmp	r3, #0
 800b3e2:	d115      	bne.n	800b410 <vTaskPriorityInherit+0x94>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800b3e4:	68fb      	ldr	r3, [r7, #12]
 800b3e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b3e8:	491d      	ldr	r1, [pc, #116]	; (800b460 <vTaskPriorityInherit+0xe4>)
 800b3ea:	4613      	mov	r3, r2
 800b3ec:	009b      	lsls	r3, r3, #2
 800b3ee:	4413      	add	r3, r2
 800b3f0:	009b      	lsls	r3, r3, #2
 800b3f2:	440b      	add	r3, r1
 800b3f4:	681b      	ldr	r3, [r3, #0]
 800b3f6:	2b00      	cmp	r3, #0
 800b3f8:	d10a      	bne.n	800b410 <vTaskPriorityInherit+0x94>
 800b3fa:	68fb      	ldr	r3, [r7, #12]
 800b3fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b3fe:	2201      	movs	r2, #1
 800b400:	fa02 f303 	lsl.w	r3, r2, r3
 800b404:	43da      	mvns	r2, r3
 800b406:	4b17      	ldr	r3, [pc, #92]	; (800b464 <vTaskPriorityInherit+0xe8>)
 800b408:	681b      	ldr	r3, [r3, #0]
 800b40a:	4013      	ands	r3, r2
 800b40c:	4a15      	ldr	r2, [pc, #84]	; (800b464 <vTaskPriorityInherit+0xe8>)
 800b40e:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 800b410:	4b12      	ldr	r3, [pc, #72]	; (800b45c <vTaskPriorityInherit+0xe0>)
 800b412:	681b      	ldr	r3, [r3, #0]
 800b414:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b416:	68fb      	ldr	r3, [r7, #12]
 800b418:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
 800b41a:	68fb      	ldr	r3, [r7, #12]
 800b41c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b41e:	2201      	movs	r2, #1
 800b420:	409a      	lsls	r2, r3
 800b422:	4b10      	ldr	r3, [pc, #64]	; (800b464 <vTaskPriorityInherit+0xe8>)
 800b424:	681b      	ldr	r3, [r3, #0]
 800b426:	4313      	orrs	r3, r2
 800b428:	4a0e      	ldr	r2, [pc, #56]	; (800b464 <vTaskPriorityInherit+0xe8>)
 800b42a:	6013      	str	r3, [r2, #0]
 800b42c:	68fb      	ldr	r3, [r7, #12]
 800b42e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b430:	4613      	mov	r3, r2
 800b432:	009b      	lsls	r3, r3, #2
 800b434:	4413      	add	r3, r2
 800b436:	009b      	lsls	r3, r3, #2
 800b438:	4a09      	ldr	r2, [pc, #36]	; (800b460 <vTaskPriorityInherit+0xe4>)
 800b43a:	441a      	add	r2, r3
 800b43c:	68fb      	ldr	r3, [r7, #12]
 800b43e:	3304      	adds	r3, #4
 800b440:	4619      	mov	r1, r3
 800b442:	4610      	mov	r0, r2
 800b444:	f7fe fb2a 	bl	8009a9c <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800b448:	e004      	b.n	800b454 <vTaskPriorityInherit+0xd8>
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 800b44a:	4b04      	ldr	r3, [pc, #16]	; (800b45c <vTaskPriorityInherit+0xe0>)
 800b44c:	681b      	ldr	r3, [r3, #0]
 800b44e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b450:	68fb      	ldr	r3, [r7, #12]
 800b452:	62da      	str	r2, [r3, #44]	; 0x2c
	}
 800b454:	bf00      	nop
 800b456:	3710      	adds	r7, #16
 800b458:	46bd      	mov	sp, r7
 800b45a:	bd80      	pop	{r7, pc}
 800b45c:	20000864 	.word	0x20000864
 800b460:	20000868 	.word	0x20000868
 800b464:	2000096c 	.word	0x2000096c

0800b468 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800b468:	b580      	push	{r7, lr}
 800b46a:	b086      	sub	sp, #24
 800b46c:	af00      	add	r7, sp, #0
 800b46e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 800b470:	687b      	ldr	r3, [r7, #4]
 800b472:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800b474:	2300      	movs	r3, #0
 800b476:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800b478:	687b      	ldr	r3, [r7, #4]
 800b47a:	2b00      	cmp	r3, #0
 800b47c:	d06e      	beq.n	800b55c <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800b47e:	4b3a      	ldr	r3, [pc, #232]	; (800b568 <xTaskPriorityDisinherit+0x100>)
 800b480:	681b      	ldr	r3, [r3, #0]
 800b482:	693a      	ldr	r2, [r7, #16]
 800b484:	429a      	cmp	r2, r3
 800b486:	d00a      	beq.n	800b49e <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800b488:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b48c:	f383 8811 	msr	BASEPRI, r3
 800b490:	f3bf 8f6f 	isb	sy
 800b494:	f3bf 8f4f 	dsb	sy
 800b498:	60fb      	str	r3, [r7, #12]
}
 800b49a:	bf00      	nop
 800b49c:	e7fe      	b.n	800b49c <xTaskPriorityDisinherit+0x34>

			configASSERT( pxTCB->uxMutexesHeld );
 800b49e:	693b      	ldr	r3, [r7, #16]
 800b4a0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b4a2:	2b00      	cmp	r3, #0
 800b4a4:	d10a      	bne.n	800b4bc <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800b4a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b4aa:	f383 8811 	msr	BASEPRI, r3
 800b4ae:	f3bf 8f6f 	isb	sy
 800b4b2:	f3bf 8f4f 	dsb	sy
 800b4b6:	60bb      	str	r3, [r7, #8]
}
 800b4b8:	bf00      	nop
 800b4ba:	e7fe      	b.n	800b4ba <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800b4bc:	693b      	ldr	r3, [r7, #16]
 800b4be:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b4c0:	1e5a      	subs	r2, r3, #1
 800b4c2:	693b      	ldr	r3, [r7, #16]
 800b4c4:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800b4c6:	693b      	ldr	r3, [r7, #16]
 800b4c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b4ca:	693b      	ldr	r3, [r7, #16]
 800b4cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b4ce:	429a      	cmp	r2, r3
 800b4d0:	d044      	beq.n	800b55c <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800b4d2:	693b      	ldr	r3, [r7, #16]
 800b4d4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b4d6:	2b00      	cmp	r3, #0
 800b4d8:	d140      	bne.n	800b55c <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding	task then it must be the running state task.  Remove
					the	holding task from the ready	list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b4da:	693b      	ldr	r3, [r7, #16]
 800b4dc:	3304      	adds	r3, #4
 800b4de:	4618      	mov	r0, r3
 800b4e0:	f7fe fb39 	bl	8009b56 <uxListRemove>
 800b4e4:	4603      	mov	r3, r0
 800b4e6:	2b00      	cmp	r3, #0
 800b4e8:	d115      	bne.n	800b516 <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800b4ea:	693b      	ldr	r3, [r7, #16]
 800b4ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b4ee:	491f      	ldr	r1, [pc, #124]	; (800b56c <xTaskPriorityDisinherit+0x104>)
 800b4f0:	4613      	mov	r3, r2
 800b4f2:	009b      	lsls	r3, r3, #2
 800b4f4:	4413      	add	r3, r2
 800b4f6:	009b      	lsls	r3, r3, #2
 800b4f8:	440b      	add	r3, r1
 800b4fa:	681b      	ldr	r3, [r3, #0]
 800b4fc:	2b00      	cmp	r3, #0
 800b4fe:	d10a      	bne.n	800b516 <xTaskPriorityDisinherit+0xae>
 800b500:	693b      	ldr	r3, [r7, #16]
 800b502:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b504:	2201      	movs	r2, #1
 800b506:	fa02 f303 	lsl.w	r3, r2, r3
 800b50a:	43da      	mvns	r2, r3
 800b50c:	4b18      	ldr	r3, [pc, #96]	; (800b570 <xTaskPriorityDisinherit+0x108>)
 800b50e:	681b      	ldr	r3, [r3, #0]
 800b510:	4013      	ands	r3, r2
 800b512:	4a17      	ldr	r2, [pc, #92]	; (800b570 <xTaskPriorityDisinherit+0x108>)
 800b514:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800b516:	693b      	ldr	r3, [r7, #16]
 800b518:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800b51a:	693b      	ldr	r3, [r7, #16]
 800b51c:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b51e:	693b      	ldr	r3, [r7, #16]
 800b520:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b522:	f1c3 0207 	rsb	r2, r3, #7
 800b526:	693b      	ldr	r3, [r7, #16]
 800b528:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800b52a:	693b      	ldr	r3, [r7, #16]
 800b52c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b52e:	2201      	movs	r2, #1
 800b530:	409a      	lsls	r2, r3
 800b532:	4b0f      	ldr	r3, [pc, #60]	; (800b570 <xTaskPriorityDisinherit+0x108>)
 800b534:	681b      	ldr	r3, [r3, #0]
 800b536:	4313      	orrs	r3, r2
 800b538:	4a0d      	ldr	r2, [pc, #52]	; (800b570 <xTaskPriorityDisinherit+0x108>)
 800b53a:	6013      	str	r3, [r2, #0]
 800b53c:	693b      	ldr	r3, [r7, #16]
 800b53e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b540:	4613      	mov	r3, r2
 800b542:	009b      	lsls	r3, r3, #2
 800b544:	4413      	add	r3, r2
 800b546:	009b      	lsls	r3, r3, #2
 800b548:	4a08      	ldr	r2, [pc, #32]	; (800b56c <xTaskPriorityDisinherit+0x104>)
 800b54a:	441a      	add	r2, r3
 800b54c:	693b      	ldr	r3, [r7, #16]
 800b54e:	3304      	adds	r3, #4
 800b550:	4619      	mov	r1, r3
 800b552:	4610      	mov	r0, r2
 800b554:	f7fe faa2 	bl	8009a9c <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800b558:	2301      	movs	r3, #1
 800b55a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800b55c:	697b      	ldr	r3, [r7, #20]
	}
 800b55e:	4618      	mov	r0, r3
 800b560:	3718      	adds	r7, #24
 800b562:	46bd      	mov	sp, r7
 800b564:	bd80      	pop	{r7, pc}
 800b566:	bf00      	nop
 800b568:	20000864 	.word	0x20000864
 800b56c:	20000868 	.word	0x20000868
 800b570:	2000096c 	.word	0x2000096c

0800b574 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
 800b574:	b480      	push	{r7}
 800b576:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800b578:	4b07      	ldr	r3, [pc, #28]	; (800b598 <pvTaskIncrementMutexHeldCount+0x24>)
 800b57a:	681b      	ldr	r3, [r3, #0]
 800b57c:	2b00      	cmp	r3, #0
 800b57e:	d004      	beq.n	800b58a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800b580:	4b05      	ldr	r3, [pc, #20]	; (800b598 <pvTaskIncrementMutexHeldCount+0x24>)
 800b582:	681b      	ldr	r3, [r3, #0]
 800b584:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800b586:	3201      	adds	r2, #1
 800b588:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 800b58a:	4b03      	ldr	r3, [pc, #12]	; (800b598 <pvTaskIncrementMutexHeldCount+0x24>)
 800b58c:	681b      	ldr	r3, [r3, #0]
	}
 800b58e:	4618      	mov	r0, r3
 800b590:	46bd      	mov	sp, r7
 800b592:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b596:	4770      	bx	lr
 800b598:	20000864 	.word	0x20000864

0800b59c <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800b59c:	b580      	push	{r7, lr}
 800b59e:	b084      	sub	sp, #16
 800b5a0:	af00      	add	r7, sp, #0
 800b5a2:	6078      	str	r0, [r7, #4]
 800b5a4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800b5a6:	4b29      	ldr	r3, [pc, #164]	; (800b64c <prvAddCurrentTaskToDelayedList+0xb0>)
 800b5a8:	681b      	ldr	r3, [r3, #0]
 800b5aa:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b5ac:	4b28      	ldr	r3, [pc, #160]	; (800b650 <prvAddCurrentTaskToDelayedList+0xb4>)
 800b5ae:	681b      	ldr	r3, [r3, #0]
 800b5b0:	3304      	adds	r3, #4
 800b5b2:	4618      	mov	r0, r3
 800b5b4:	f7fe facf 	bl	8009b56 <uxListRemove>
 800b5b8:	4603      	mov	r3, r0
 800b5ba:	2b00      	cmp	r3, #0
 800b5bc:	d10b      	bne.n	800b5d6 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 800b5be:	4b24      	ldr	r3, [pc, #144]	; (800b650 <prvAddCurrentTaskToDelayedList+0xb4>)
 800b5c0:	681b      	ldr	r3, [r3, #0]
 800b5c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b5c4:	2201      	movs	r2, #1
 800b5c6:	fa02 f303 	lsl.w	r3, r2, r3
 800b5ca:	43da      	mvns	r2, r3
 800b5cc:	4b21      	ldr	r3, [pc, #132]	; (800b654 <prvAddCurrentTaskToDelayedList+0xb8>)
 800b5ce:	681b      	ldr	r3, [r3, #0]
 800b5d0:	4013      	ands	r3, r2
 800b5d2:	4a20      	ldr	r2, [pc, #128]	; (800b654 <prvAddCurrentTaskToDelayedList+0xb8>)
 800b5d4:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800b5d6:	687b      	ldr	r3, [r7, #4]
 800b5d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b5dc:	d10a      	bne.n	800b5f4 <prvAddCurrentTaskToDelayedList+0x58>
 800b5de:	683b      	ldr	r3, [r7, #0]
 800b5e0:	2b00      	cmp	r3, #0
 800b5e2:	d007      	beq.n	800b5f4 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b5e4:	4b1a      	ldr	r3, [pc, #104]	; (800b650 <prvAddCurrentTaskToDelayedList+0xb4>)
 800b5e6:	681b      	ldr	r3, [r3, #0]
 800b5e8:	3304      	adds	r3, #4
 800b5ea:	4619      	mov	r1, r3
 800b5ec:	481a      	ldr	r0, [pc, #104]	; (800b658 <prvAddCurrentTaskToDelayedList+0xbc>)
 800b5ee:	f7fe fa55 	bl	8009a9c <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800b5f2:	e026      	b.n	800b642 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800b5f4:	68fa      	ldr	r2, [r7, #12]
 800b5f6:	687b      	ldr	r3, [r7, #4]
 800b5f8:	4413      	add	r3, r2
 800b5fa:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800b5fc:	4b14      	ldr	r3, [pc, #80]	; (800b650 <prvAddCurrentTaskToDelayedList+0xb4>)
 800b5fe:	681b      	ldr	r3, [r3, #0]
 800b600:	68ba      	ldr	r2, [r7, #8]
 800b602:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800b604:	68ba      	ldr	r2, [r7, #8]
 800b606:	68fb      	ldr	r3, [r7, #12]
 800b608:	429a      	cmp	r2, r3
 800b60a:	d209      	bcs.n	800b620 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b60c:	4b13      	ldr	r3, [pc, #76]	; (800b65c <prvAddCurrentTaskToDelayedList+0xc0>)
 800b60e:	681a      	ldr	r2, [r3, #0]
 800b610:	4b0f      	ldr	r3, [pc, #60]	; (800b650 <prvAddCurrentTaskToDelayedList+0xb4>)
 800b612:	681b      	ldr	r3, [r3, #0]
 800b614:	3304      	adds	r3, #4
 800b616:	4619      	mov	r1, r3
 800b618:	4610      	mov	r0, r2
 800b61a:	f7fe fa63 	bl	8009ae4 <vListInsert>
}
 800b61e:	e010      	b.n	800b642 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b620:	4b0f      	ldr	r3, [pc, #60]	; (800b660 <prvAddCurrentTaskToDelayedList+0xc4>)
 800b622:	681a      	ldr	r2, [r3, #0]
 800b624:	4b0a      	ldr	r3, [pc, #40]	; (800b650 <prvAddCurrentTaskToDelayedList+0xb4>)
 800b626:	681b      	ldr	r3, [r3, #0]
 800b628:	3304      	adds	r3, #4
 800b62a:	4619      	mov	r1, r3
 800b62c:	4610      	mov	r0, r2
 800b62e:	f7fe fa59 	bl	8009ae4 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800b632:	4b0c      	ldr	r3, [pc, #48]	; (800b664 <prvAddCurrentTaskToDelayedList+0xc8>)
 800b634:	681b      	ldr	r3, [r3, #0]
 800b636:	68ba      	ldr	r2, [r7, #8]
 800b638:	429a      	cmp	r2, r3
 800b63a:	d202      	bcs.n	800b642 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800b63c:	4a09      	ldr	r2, [pc, #36]	; (800b664 <prvAddCurrentTaskToDelayedList+0xc8>)
 800b63e:	68bb      	ldr	r3, [r7, #8]
 800b640:	6013      	str	r3, [r2, #0]
}
 800b642:	bf00      	nop
 800b644:	3710      	adds	r7, #16
 800b646:	46bd      	mov	sp, r7
 800b648:	bd80      	pop	{r7, pc}
 800b64a:	bf00      	nop
 800b64c:	20000968 	.word	0x20000968
 800b650:	20000864 	.word	0x20000864
 800b654:	2000096c 	.word	0x2000096c
 800b658:	20000950 	.word	0x20000950
 800b65c:	20000920 	.word	0x20000920
 800b660:	2000091c 	.word	0x2000091c
 800b664:	20000984 	.word	0x20000984

0800b668 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION; /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800b668:	b580      	push	{r7, lr}
 800b66a:	b084      	sub	sp, #16
 800b66c:	af02      	add	r7, sp, #8
BaseType_t xReturn = pdFAIL;
 800b66e:	2300      	movs	r3, #0
 800b670:	607b      	str	r3, [r7, #4]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800b672:	f000 fa95 	bl	800bba0 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800b676:	4b11      	ldr	r3, [pc, #68]	; (800b6bc <xTimerCreateTimerTask+0x54>)
 800b678:	681b      	ldr	r3, [r3, #0]
 800b67a:	2b00      	cmp	r3, #0
 800b67c:	d00b      	beq.n	800b696 <xTimerCreateTimerTask+0x2e>
				xReturn = pdPASS;
			}
		}
		#else
		{
			xReturn = xTaskCreate(	prvTimerTask,
 800b67e:	4b10      	ldr	r3, [pc, #64]	; (800b6c0 <xTimerCreateTimerTask+0x58>)
 800b680:	9301      	str	r3, [sp, #4]
 800b682:	2303      	movs	r3, #3
 800b684:	9300      	str	r3, [sp, #0]
 800b686:	2300      	movs	r3, #0
 800b688:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800b68c:	490d      	ldr	r1, [pc, #52]	; (800b6c4 <xTimerCreateTimerTask+0x5c>)
 800b68e:	480e      	ldr	r0, [pc, #56]	; (800b6c8 <xTimerCreateTimerTask+0x60>)
 800b690:	f7ff f8ac 	bl	800a7ec <xTaskCreate>
 800b694:	6078      	str	r0, [r7, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800b696:	687b      	ldr	r3, [r7, #4]
 800b698:	2b00      	cmp	r3, #0
 800b69a:	d10a      	bne.n	800b6b2 <xTimerCreateTimerTask+0x4a>
	__asm volatile
 800b69c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b6a0:	f383 8811 	msr	BASEPRI, r3
 800b6a4:	f3bf 8f6f 	isb	sy
 800b6a8:	f3bf 8f4f 	dsb	sy
 800b6ac:	603b      	str	r3, [r7, #0]
}
 800b6ae:	bf00      	nop
 800b6b0:	e7fe      	b.n	800b6b0 <xTimerCreateTimerTask+0x48>
	return xReturn;
 800b6b2:	687b      	ldr	r3, [r7, #4]
}
 800b6b4:	4618      	mov	r0, r3
 800b6b6:	3708      	adds	r7, #8
 800b6b8:	46bd      	mov	sp, r7
 800b6ba:	bd80      	pop	{r7, pc}
 800b6bc:	200009c0 	.word	0x200009c0
 800b6c0:	200009c4 	.word	0x200009c4
 800b6c4:	0800f528 	.word	0x0800f528
 800b6c8:	0800b7e9 	.word	0x0800b7e9

0800b6cc <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800b6cc:	b580      	push	{r7, lr}
 800b6ce:	b08a      	sub	sp, #40	; 0x28
 800b6d0:	af00      	add	r7, sp, #0
 800b6d2:	60f8      	str	r0, [r7, #12]
 800b6d4:	60b9      	str	r1, [r7, #8]
 800b6d6:	607a      	str	r2, [r7, #4]
 800b6d8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800b6da:	2300      	movs	r3, #0
 800b6dc:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800b6de:	68fb      	ldr	r3, [r7, #12]
 800b6e0:	2b00      	cmp	r3, #0
 800b6e2:	d10a      	bne.n	800b6fa <xTimerGenericCommand+0x2e>
	__asm volatile
 800b6e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b6e8:	f383 8811 	msr	BASEPRI, r3
 800b6ec:	f3bf 8f6f 	isb	sy
 800b6f0:	f3bf 8f4f 	dsb	sy
 800b6f4:	623b      	str	r3, [r7, #32]
}
 800b6f6:	bf00      	nop
 800b6f8:	e7fe      	b.n	800b6f8 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800b6fa:	4b1a      	ldr	r3, [pc, #104]	; (800b764 <xTimerGenericCommand+0x98>)
 800b6fc:	681b      	ldr	r3, [r3, #0]
 800b6fe:	2b00      	cmp	r3, #0
 800b700:	d02a      	beq.n	800b758 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800b702:	68bb      	ldr	r3, [r7, #8]
 800b704:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800b706:	687b      	ldr	r3, [r7, #4]
 800b708:	61bb      	str	r3, [r7, #24]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 800b70a:	68fb      	ldr	r3, [r7, #12]
 800b70c:	61fb      	str	r3, [r7, #28]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800b70e:	68bb      	ldr	r3, [r7, #8]
 800b710:	2b05      	cmp	r3, #5
 800b712:	dc18      	bgt.n	800b746 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800b714:	f7ff fe14 	bl	800b340 <xTaskGetSchedulerState>
 800b718:	4603      	mov	r3, r0
 800b71a:	2b02      	cmp	r3, #2
 800b71c:	d109      	bne.n	800b732 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800b71e:	4b11      	ldr	r3, [pc, #68]	; (800b764 <xTimerGenericCommand+0x98>)
 800b720:	6818      	ldr	r0, [r3, #0]
 800b722:	f107 0114 	add.w	r1, r7, #20
 800b726:	2300      	movs	r3, #0
 800b728:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b72a:	f7fe fb37 	bl	8009d9c <xQueueGenericSend>
 800b72e:	6278      	str	r0, [r7, #36]	; 0x24
 800b730:	e012      	b.n	800b758 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800b732:	4b0c      	ldr	r3, [pc, #48]	; (800b764 <xTimerGenericCommand+0x98>)
 800b734:	6818      	ldr	r0, [r3, #0]
 800b736:	f107 0114 	add.w	r1, r7, #20
 800b73a:	2300      	movs	r3, #0
 800b73c:	2200      	movs	r2, #0
 800b73e:	f7fe fb2d 	bl	8009d9c <xQueueGenericSend>
 800b742:	6278      	str	r0, [r7, #36]	; 0x24
 800b744:	e008      	b.n	800b758 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800b746:	4b07      	ldr	r3, [pc, #28]	; (800b764 <xTimerGenericCommand+0x98>)
 800b748:	6818      	ldr	r0, [r3, #0]
 800b74a:	f107 0114 	add.w	r1, r7, #20
 800b74e:	2300      	movs	r3, #0
 800b750:	683a      	ldr	r2, [r7, #0]
 800b752:	f7fe fc21 	bl	8009f98 <xQueueGenericSendFromISR>
 800b756:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800b758:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800b75a:	4618      	mov	r0, r3
 800b75c:	3728      	adds	r7, #40	; 0x28
 800b75e:	46bd      	mov	sp, r7
 800b760:	bd80      	pop	{r7, pc}
 800b762:	bf00      	nop
 800b764:	200009c0 	.word	0x200009c0

0800b768 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800b768:	b580      	push	{r7, lr}
 800b76a:	b088      	sub	sp, #32
 800b76c:	af02      	add	r7, sp, #8
 800b76e:	6078      	str	r0, [r7, #4]
 800b770:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800b772:	4b1c      	ldr	r3, [pc, #112]	; (800b7e4 <prvProcessExpiredTimer+0x7c>)
 800b774:	681b      	ldr	r3, [r3, #0]
 800b776:	68db      	ldr	r3, [r3, #12]
 800b778:	68db      	ldr	r3, [r3, #12]
 800b77a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b77c:	697b      	ldr	r3, [r7, #20]
 800b77e:	3304      	adds	r3, #4
 800b780:	4618      	mov	r0, r3
 800b782:	f7fe f9e8 	bl	8009b56 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800b786:	697b      	ldr	r3, [r7, #20]
 800b788:	69db      	ldr	r3, [r3, #28]
 800b78a:	2b01      	cmp	r3, #1
 800b78c:	d122      	bne.n	800b7d4 <prvProcessExpiredTimer+0x6c>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800b78e:	697b      	ldr	r3, [r7, #20]
 800b790:	699a      	ldr	r2, [r3, #24]
 800b792:	687b      	ldr	r3, [r7, #4]
 800b794:	18d1      	adds	r1, r2, r3
 800b796:	687b      	ldr	r3, [r7, #4]
 800b798:	683a      	ldr	r2, [r7, #0]
 800b79a:	6978      	ldr	r0, [r7, #20]
 800b79c:	f000 f8c8 	bl	800b930 <prvInsertTimerInActiveList>
 800b7a0:	4603      	mov	r3, r0
 800b7a2:	2b00      	cmp	r3, #0
 800b7a4:	d016      	beq.n	800b7d4 <prvProcessExpiredTimer+0x6c>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800b7a6:	2300      	movs	r3, #0
 800b7a8:	9300      	str	r3, [sp, #0]
 800b7aa:	2300      	movs	r3, #0
 800b7ac:	687a      	ldr	r2, [r7, #4]
 800b7ae:	2100      	movs	r1, #0
 800b7b0:	6978      	ldr	r0, [r7, #20]
 800b7b2:	f7ff ff8b 	bl	800b6cc <xTimerGenericCommand>
 800b7b6:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800b7b8:	693b      	ldr	r3, [r7, #16]
 800b7ba:	2b00      	cmp	r3, #0
 800b7bc:	d10a      	bne.n	800b7d4 <prvProcessExpiredTimer+0x6c>
	__asm volatile
 800b7be:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b7c2:	f383 8811 	msr	BASEPRI, r3
 800b7c6:	f3bf 8f6f 	isb	sy
 800b7ca:	f3bf 8f4f 	dsb	sy
 800b7ce:	60fb      	str	r3, [r7, #12]
}
 800b7d0:	bf00      	nop
 800b7d2:	e7fe      	b.n	800b7d2 <prvProcessExpiredTimer+0x6a>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b7d4:	697b      	ldr	r3, [r7, #20]
 800b7d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b7d8:	6978      	ldr	r0, [r7, #20]
 800b7da:	4798      	blx	r3
}
 800b7dc:	bf00      	nop
 800b7de:	3718      	adds	r7, #24
 800b7e0:	46bd      	mov	sp, r7
 800b7e2:	bd80      	pop	{r7, pc}
 800b7e4:	200009b8 	.word	0x200009b8

0800b7e8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 800b7e8:	b580      	push	{r7, lr}
 800b7ea:	b084      	sub	sp, #16
 800b7ec:	af00      	add	r7, sp, #0
 800b7ee:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800b7f0:	f107 0308 	add.w	r3, r7, #8
 800b7f4:	4618      	mov	r0, r3
 800b7f6:	f000 f857 	bl	800b8a8 <prvGetNextExpireTime>
 800b7fa:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800b7fc:	68bb      	ldr	r3, [r7, #8]
 800b7fe:	4619      	mov	r1, r3
 800b800:	68f8      	ldr	r0, [r7, #12]
 800b802:	f000 f803 	bl	800b80c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800b806:	f000 f8d5 	bl	800b9b4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800b80a:	e7f1      	b.n	800b7f0 <prvTimerTask+0x8>

0800b80c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800b80c:	b580      	push	{r7, lr}
 800b80e:	b084      	sub	sp, #16
 800b810:	af00      	add	r7, sp, #0
 800b812:	6078      	str	r0, [r7, #4]
 800b814:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800b816:	f7ff f9a1 	bl	800ab5c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800b81a:	f107 0308 	add.w	r3, r7, #8
 800b81e:	4618      	mov	r0, r3
 800b820:	f000 f866 	bl	800b8f0 <prvSampleTimeNow>
 800b824:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800b826:	68bb      	ldr	r3, [r7, #8]
 800b828:	2b00      	cmp	r3, #0
 800b82a:	d130      	bne.n	800b88e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800b82c:	683b      	ldr	r3, [r7, #0]
 800b82e:	2b00      	cmp	r3, #0
 800b830:	d10a      	bne.n	800b848 <prvProcessTimerOrBlockTask+0x3c>
 800b832:	687a      	ldr	r2, [r7, #4]
 800b834:	68fb      	ldr	r3, [r7, #12]
 800b836:	429a      	cmp	r2, r3
 800b838:	d806      	bhi.n	800b848 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800b83a:	f7ff f99d 	bl	800ab78 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800b83e:	68f9      	ldr	r1, [r7, #12]
 800b840:	6878      	ldr	r0, [r7, #4]
 800b842:	f7ff ff91 	bl	800b768 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800b846:	e024      	b.n	800b892 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800b848:	683b      	ldr	r3, [r7, #0]
 800b84a:	2b00      	cmp	r3, #0
 800b84c:	d008      	beq.n	800b860 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800b84e:	4b13      	ldr	r3, [pc, #76]	; (800b89c <prvProcessTimerOrBlockTask+0x90>)
 800b850:	681b      	ldr	r3, [r3, #0]
 800b852:	681b      	ldr	r3, [r3, #0]
 800b854:	2b00      	cmp	r3, #0
 800b856:	bf0c      	ite	eq
 800b858:	2301      	moveq	r3, #1
 800b85a:	2300      	movne	r3, #0
 800b85c:	b2db      	uxtb	r3, r3
 800b85e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800b860:	4b0f      	ldr	r3, [pc, #60]	; (800b8a0 <prvProcessTimerOrBlockTask+0x94>)
 800b862:	6818      	ldr	r0, [r3, #0]
 800b864:	687a      	ldr	r2, [r7, #4]
 800b866:	68fb      	ldr	r3, [r7, #12]
 800b868:	1ad3      	subs	r3, r2, r3
 800b86a:	683a      	ldr	r2, [r7, #0]
 800b86c:	4619      	mov	r1, r3
 800b86e:	f7fe ff89 	bl	800a784 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800b872:	f7ff f981 	bl	800ab78 <xTaskResumeAll>
 800b876:	4603      	mov	r3, r0
 800b878:	2b00      	cmp	r3, #0
 800b87a:	d10a      	bne.n	800b892 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800b87c:	4b09      	ldr	r3, [pc, #36]	; (800b8a4 <prvProcessTimerOrBlockTask+0x98>)
 800b87e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b882:	601a      	str	r2, [r3, #0]
 800b884:	f3bf 8f4f 	dsb	sy
 800b888:	f3bf 8f6f 	isb	sy
}
 800b88c:	e001      	b.n	800b892 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800b88e:	f7ff f973 	bl	800ab78 <xTaskResumeAll>
}
 800b892:	bf00      	nop
 800b894:	3710      	adds	r7, #16
 800b896:	46bd      	mov	sp, r7
 800b898:	bd80      	pop	{r7, pc}
 800b89a:	bf00      	nop
 800b89c:	200009bc 	.word	0x200009bc
 800b8a0:	200009c0 	.word	0x200009c0
 800b8a4:	e000ed04 	.word	0xe000ed04

0800b8a8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800b8a8:	b480      	push	{r7}
 800b8aa:	b085      	sub	sp, #20
 800b8ac:	af00      	add	r7, sp, #0
 800b8ae:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800b8b0:	4b0e      	ldr	r3, [pc, #56]	; (800b8ec <prvGetNextExpireTime+0x44>)
 800b8b2:	681b      	ldr	r3, [r3, #0]
 800b8b4:	681b      	ldr	r3, [r3, #0]
 800b8b6:	2b00      	cmp	r3, #0
 800b8b8:	bf0c      	ite	eq
 800b8ba:	2301      	moveq	r3, #1
 800b8bc:	2300      	movne	r3, #0
 800b8be:	b2db      	uxtb	r3, r3
 800b8c0:	461a      	mov	r2, r3
 800b8c2:	687b      	ldr	r3, [r7, #4]
 800b8c4:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800b8c6:	687b      	ldr	r3, [r7, #4]
 800b8c8:	681b      	ldr	r3, [r3, #0]
 800b8ca:	2b00      	cmp	r3, #0
 800b8cc:	d105      	bne.n	800b8da <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800b8ce:	4b07      	ldr	r3, [pc, #28]	; (800b8ec <prvGetNextExpireTime+0x44>)
 800b8d0:	681b      	ldr	r3, [r3, #0]
 800b8d2:	68db      	ldr	r3, [r3, #12]
 800b8d4:	681b      	ldr	r3, [r3, #0]
 800b8d6:	60fb      	str	r3, [r7, #12]
 800b8d8:	e001      	b.n	800b8de <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800b8da:	2300      	movs	r3, #0
 800b8dc:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800b8de:	68fb      	ldr	r3, [r7, #12]
}
 800b8e0:	4618      	mov	r0, r3
 800b8e2:	3714      	adds	r7, #20
 800b8e4:	46bd      	mov	sp, r7
 800b8e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8ea:	4770      	bx	lr
 800b8ec:	200009b8 	.word	0x200009b8

0800b8f0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800b8f0:	b580      	push	{r7, lr}
 800b8f2:	b084      	sub	sp, #16
 800b8f4:	af00      	add	r7, sp, #0
 800b8f6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800b8f8:	f7ff f9da 	bl	800acb0 <xTaskGetTickCount>
 800b8fc:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800b8fe:	4b0b      	ldr	r3, [pc, #44]	; (800b92c <prvSampleTimeNow+0x3c>)
 800b900:	681b      	ldr	r3, [r3, #0]
 800b902:	68fa      	ldr	r2, [r7, #12]
 800b904:	429a      	cmp	r2, r3
 800b906:	d205      	bcs.n	800b914 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800b908:	f000 f8e8 	bl	800badc <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800b90c:	687b      	ldr	r3, [r7, #4]
 800b90e:	2201      	movs	r2, #1
 800b910:	601a      	str	r2, [r3, #0]
 800b912:	e002      	b.n	800b91a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800b914:	687b      	ldr	r3, [r7, #4]
 800b916:	2200      	movs	r2, #0
 800b918:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800b91a:	4a04      	ldr	r2, [pc, #16]	; (800b92c <prvSampleTimeNow+0x3c>)
 800b91c:	68fb      	ldr	r3, [r7, #12]
 800b91e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800b920:	68fb      	ldr	r3, [r7, #12]
}
 800b922:	4618      	mov	r0, r3
 800b924:	3710      	adds	r7, #16
 800b926:	46bd      	mov	sp, r7
 800b928:	bd80      	pop	{r7, pc}
 800b92a:	bf00      	nop
 800b92c:	200009c8 	.word	0x200009c8

0800b930 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800b930:	b580      	push	{r7, lr}
 800b932:	b086      	sub	sp, #24
 800b934:	af00      	add	r7, sp, #0
 800b936:	60f8      	str	r0, [r7, #12]
 800b938:	60b9      	str	r1, [r7, #8]
 800b93a:	607a      	str	r2, [r7, #4]
 800b93c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800b93e:	2300      	movs	r3, #0
 800b940:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800b942:	68fb      	ldr	r3, [r7, #12]
 800b944:	68ba      	ldr	r2, [r7, #8]
 800b946:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800b948:	68fb      	ldr	r3, [r7, #12]
 800b94a:	68fa      	ldr	r2, [r7, #12]
 800b94c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800b94e:	68ba      	ldr	r2, [r7, #8]
 800b950:	687b      	ldr	r3, [r7, #4]
 800b952:	429a      	cmp	r2, r3
 800b954:	d812      	bhi.n	800b97c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b956:	687a      	ldr	r2, [r7, #4]
 800b958:	683b      	ldr	r3, [r7, #0]
 800b95a:	1ad2      	subs	r2, r2, r3
 800b95c:	68fb      	ldr	r3, [r7, #12]
 800b95e:	699b      	ldr	r3, [r3, #24]
 800b960:	429a      	cmp	r2, r3
 800b962:	d302      	bcc.n	800b96a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800b964:	2301      	movs	r3, #1
 800b966:	617b      	str	r3, [r7, #20]
 800b968:	e01b      	b.n	800b9a2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800b96a:	4b10      	ldr	r3, [pc, #64]	; (800b9ac <prvInsertTimerInActiveList+0x7c>)
 800b96c:	681a      	ldr	r2, [r3, #0]
 800b96e:	68fb      	ldr	r3, [r7, #12]
 800b970:	3304      	adds	r3, #4
 800b972:	4619      	mov	r1, r3
 800b974:	4610      	mov	r0, r2
 800b976:	f7fe f8b5 	bl	8009ae4 <vListInsert>
 800b97a:	e012      	b.n	800b9a2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800b97c:	687a      	ldr	r2, [r7, #4]
 800b97e:	683b      	ldr	r3, [r7, #0]
 800b980:	429a      	cmp	r2, r3
 800b982:	d206      	bcs.n	800b992 <prvInsertTimerInActiveList+0x62>
 800b984:	68ba      	ldr	r2, [r7, #8]
 800b986:	683b      	ldr	r3, [r7, #0]
 800b988:	429a      	cmp	r2, r3
 800b98a:	d302      	bcc.n	800b992 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800b98c:	2301      	movs	r3, #1
 800b98e:	617b      	str	r3, [r7, #20]
 800b990:	e007      	b.n	800b9a2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800b992:	4b07      	ldr	r3, [pc, #28]	; (800b9b0 <prvInsertTimerInActiveList+0x80>)
 800b994:	681a      	ldr	r2, [r3, #0]
 800b996:	68fb      	ldr	r3, [r7, #12]
 800b998:	3304      	adds	r3, #4
 800b99a:	4619      	mov	r1, r3
 800b99c:	4610      	mov	r0, r2
 800b99e:	f7fe f8a1 	bl	8009ae4 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800b9a2:	697b      	ldr	r3, [r7, #20]
}
 800b9a4:	4618      	mov	r0, r3
 800b9a6:	3718      	adds	r7, #24
 800b9a8:	46bd      	mov	sp, r7
 800b9aa:	bd80      	pop	{r7, pc}
 800b9ac:	200009bc 	.word	0x200009bc
 800b9b0:	200009b8 	.word	0x200009b8

0800b9b4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800b9b4:	b580      	push	{r7, lr}
 800b9b6:	b08c      	sub	sp, #48	; 0x30
 800b9b8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800b9ba:	e07c      	b.n	800bab6 <prvProcessReceivedCommands+0x102>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800b9bc:	68bb      	ldr	r3, [r7, #8]
 800b9be:	2b00      	cmp	r3, #0
 800b9c0:	db78      	blt.n	800bab4 <prvProcessReceivedCommands+0x100>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800b9c2:	693b      	ldr	r3, [r7, #16]
 800b9c4:	627b      	str	r3, [r7, #36]	; 0x24

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
 800b9c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b9c8:	695b      	ldr	r3, [r3, #20]
 800b9ca:	2b00      	cmp	r3, #0
 800b9cc:	d004      	beq.n	800b9d8 <prvProcessReceivedCommands+0x24>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b9ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b9d0:	3304      	adds	r3, #4
 800b9d2:	4618      	mov	r0, r3
 800b9d4:	f7fe f8bf 	bl	8009b56 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800b9d8:	1d3b      	adds	r3, r7, #4
 800b9da:	4618      	mov	r0, r3
 800b9dc:	f7ff ff88 	bl	800b8f0 <prvSampleTimeNow>
 800b9e0:	6238      	str	r0, [r7, #32]

			switch( xMessage.xMessageID )
 800b9e2:	68bb      	ldr	r3, [r7, #8]
 800b9e4:	2b09      	cmp	r3, #9
 800b9e6:	d866      	bhi.n	800bab6 <prvProcessReceivedCommands+0x102>
 800b9e8:	a201      	add	r2, pc, #4	; (adr r2, 800b9f0 <prvProcessReceivedCommands+0x3c>)
 800b9ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b9ee:	bf00      	nop
 800b9f0:	0800ba19 	.word	0x0800ba19
 800b9f4:	0800ba19 	.word	0x0800ba19
 800b9f8:	0800ba19 	.word	0x0800ba19
 800b9fc:	0800bab7 	.word	0x0800bab7
 800ba00:	0800ba75 	.word	0x0800ba75
 800ba04:	0800baad 	.word	0x0800baad
 800ba08:	0800ba19 	.word	0x0800ba19
 800ba0c:	0800ba19 	.word	0x0800ba19
 800ba10:	0800bab7 	.word	0x0800bab7
 800ba14:	0800ba75 	.word	0x0800ba75
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800ba18:	68fa      	ldr	r2, [r7, #12]
 800ba1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba1c:	699b      	ldr	r3, [r3, #24]
 800ba1e:	18d1      	adds	r1, r2, r3
 800ba20:	68fb      	ldr	r3, [r7, #12]
 800ba22:	6a3a      	ldr	r2, [r7, #32]
 800ba24:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800ba26:	f7ff ff83 	bl	800b930 <prvInsertTimerInActiveList>
 800ba2a:	4603      	mov	r3, r0
 800ba2c:	2b00      	cmp	r3, #0
 800ba2e:	d042      	beq.n	800bab6 <prvProcessReceivedCommands+0x102>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ba30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ba34:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800ba36:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800ba38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba3a:	69db      	ldr	r3, [r3, #28]
 800ba3c:	2b01      	cmp	r3, #1
 800ba3e:	d13a      	bne.n	800bab6 <prvProcessReceivedCommands+0x102>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800ba40:	68fa      	ldr	r2, [r7, #12]
 800ba42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba44:	699b      	ldr	r3, [r3, #24]
 800ba46:	441a      	add	r2, r3
 800ba48:	2300      	movs	r3, #0
 800ba4a:	9300      	str	r3, [sp, #0]
 800ba4c:	2300      	movs	r3, #0
 800ba4e:	2100      	movs	r1, #0
 800ba50:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800ba52:	f7ff fe3b 	bl	800b6cc <xTimerGenericCommand>
 800ba56:	61f8      	str	r0, [r7, #28]
							configASSERT( xResult );
 800ba58:	69fb      	ldr	r3, [r7, #28]
 800ba5a:	2b00      	cmp	r3, #0
 800ba5c:	d12b      	bne.n	800bab6 <prvProcessReceivedCommands+0x102>
	__asm volatile
 800ba5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba62:	f383 8811 	msr	BASEPRI, r3
 800ba66:	f3bf 8f6f 	isb	sy
 800ba6a:	f3bf 8f4f 	dsb	sy
 800ba6e:	61bb      	str	r3, [r7, #24]
}
 800ba70:	bf00      	nop
 800ba72:	e7fe      	b.n	800ba72 <prvProcessReceivedCommands+0xbe>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800ba74:	68fa      	ldr	r2, [r7, #12]
 800ba76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba78:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800ba7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba7c:	699b      	ldr	r3, [r3, #24]
 800ba7e:	2b00      	cmp	r3, #0
 800ba80:	d10a      	bne.n	800ba98 <prvProcessReceivedCommands+0xe4>
	__asm volatile
 800ba82:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba86:	f383 8811 	msr	BASEPRI, r3
 800ba8a:	f3bf 8f6f 	isb	sy
 800ba8e:	f3bf 8f4f 	dsb	sy
 800ba92:	617b      	str	r3, [r7, #20]
}
 800ba94:	bf00      	nop
 800ba96:	e7fe      	b.n	800ba96 <prvProcessReceivedCommands+0xe2>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800ba98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba9a:	699a      	ldr	r2, [r3, #24]
 800ba9c:	6a3b      	ldr	r3, [r7, #32]
 800ba9e:	18d1      	adds	r1, r2, r3
 800baa0:	6a3b      	ldr	r3, [r7, #32]
 800baa2:	6a3a      	ldr	r2, [r7, #32]
 800baa4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800baa6:	f7ff ff43 	bl	800b930 <prvInsertTimerInActiveList>
					break;
 800baaa:	e004      	b.n	800bab6 <prvProcessReceivedCommands+0x102>
					allocated. */
					#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) )
					{
						/* The timer can only have been allocated dynamically -
						free it again. */
						vPortFree( pxTimer );
 800baac:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800baae:	f000 fb97 	bl	800c1e0 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800bab2:	e000      	b.n	800bab6 <prvProcessReceivedCommands+0x102>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800bab4:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800bab6:	4b08      	ldr	r3, [pc, #32]	; (800bad8 <prvProcessReceivedCommands+0x124>)
 800bab8:	6818      	ldr	r0, [r3, #0]
 800baba:	f107 0108 	add.w	r1, r7, #8
 800babe:	2300      	movs	r3, #0
 800bac0:	2200      	movs	r2, #0
 800bac2:	f7fe fb8f 	bl	800a1e4 <xQueueGenericReceive>
 800bac6:	4603      	mov	r3, r0
 800bac8:	2b00      	cmp	r3, #0
 800baca:	f47f af77 	bne.w	800b9bc <prvProcessReceivedCommands+0x8>
	}
}
 800bace:	bf00      	nop
 800bad0:	bf00      	nop
 800bad2:	3728      	adds	r7, #40	; 0x28
 800bad4:	46bd      	mov	sp, r7
 800bad6:	bd80      	pop	{r7, pc}
 800bad8:	200009c0 	.word	0x200009c0

0800badc <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800badc:	b580      	push	{r7, lr}
 800bade:	b088      	sub	sp, #32
 800bae0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800bae2:	e045      	b.n	800bb70 <prvSwitchTimerLists+0x94>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800bae4:	4b2c      	ldr	r3, [pc, #176]	; (800bb98 <prvSwitchTimerLists+0xbc>)
 800bae6:	681b      	ldr	r3, [r3, #0]
 800bae8:	68db      	ldr	r3, [r3, #12]
 800baea:	681b      	ldr	r3, [r3, #0]
 800baec:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800baee:	4b2a      	ldr	r3, [pc, #168]	; (800bb98 <prvSwitchTimerLists+0xbc>)
 800baf0:	681b      	ldr	r3, [r3, #0]
 800baf2:	68db      	ldr	r3, [r3, #12]
 800baf4:	68db      	ldr	r3, [r3, #12]
 800baf6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800baf8:	68fb      	ldr	r3, [r7, #12]
 800bafa:	3304      	adds	r3, #4
 800bafc:	4618      	mov	r0, r3
 800bafe:	f7fe f82a 	bl	8009b56 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800bb02:	68fb      	ldr	r3, [r7, #12]
 800bb04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bb06:	68f8      	ldr	r0, [r7, #12]
 800bb08:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800bb0a:	68fb      	ldr	r3, [r7, #12]
 800bb0c:	69db      	ldr	r3, [r3, #28]
 800bb0e:	2b01      	cmp	r3, #1
 800bb10:	d12e      	bne.n	800bb70 <prvSwitchTimerLists+0x94>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800bb12:	68fb      	ldr	r3, [r7, #12]
 800bb14:	699b      	ldr	r3, [r3, #24]
 800bb16:	693a      	ldr	r2, [r7, #16]
 800bb18:	4413      	add	r3, r2
 800bb1a:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800bb1c:	68ba      	ldr	r2, [r7, #8]
 800bb1e:	693b      	ldr	r3, [r7, #16]
 800bb20:	429a      	cmp	r2, r3
 800bb22:	d90e      	bls.n	800bb42 <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800bb24:	68fb      	ldr	r3, [r7, #12]
 800bb26:	68ba      	ldr	r2, [r7, #8]
 800bb28:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800bb2a:	68fb      	ldr	r3, [r7, #12]
 800bb2c:	68fa      	ldr	r2, [r7, #12]
 800bb2e:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800bb30:	4b19      	ldr	r3, [pc, #100]	; (800bb98 <prvSwitchTimerLists+0xbc>)
 800bb32:	681a      	ldr	r2, [r3, #0]
 800bb34:	68fb      	ldr	r3, [r7, #12]
 800bb36:	3304      	adds	r3, #4
 800bb38:	4619      	mov	r1, r3
 800bb3a:	4610      	mov	r0, r2
 800bb3c:	f7fd ffd2 	bl	8009ae4 <vListInsert>
 800bb40:	e016      	b.n	800bb70 <prvSwitchTimerLists+0x94>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800bb42:	2300      	movs	r3, #0
 800bb44:	9300      	str	r3, [sp, #0]
 800bb46:	2300      	movs	r3, #0
 800bb48:	693a      	ldr	r2, [r7, #16]
 800bb4a:	2100      	movs	r1, #0
 800bb4c:	68f8      	ldr	r0, [r7, #12]
 800bb4e:	f7ff fdbd 	bl	800b6cc <xTimerGenericCommand>
 800bb52:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800bb54:	687b      	ldr	r3, [r7, #4]
 800bb56:	2b00      	cmp	r3, #0
 800bb58:	d10a      	bne.n	800bb70 <prvSwitchTimerLists+0x94>
	__asm volatile
 800bb5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb5e:	f383 8811 	msr	BASEPRI, r3
 800bb62:	f3bf 8f6f 	isb	sy
 800bb66:	f3bf 8f4f 	dsb	sy
 800bb6a:	603b      	str	r3, [r7, #0]
}
 800bb6c:	bf00      	nop
 800bb6e:	e7fe      	b.n	800bb6e <prvSwitchTimerLists+0x92>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800bb70:	4b09      	ldr	r3, [pc, #36]	; (800bb98 <prvSwitchTimerLists+0xbc>)
 800bb72:	681b      	ldr	r3, [r3, #0]
 800bb74:	681b      	ldr	r3, [r3, #0]
 800bb76:	2b00      	cmp	r3, #0
 800bb78:	d1b4      	bne.n	800bae4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800bb7a:	4b07      	ldr	r3, [pc, #28]	; (800bb98 <prvSwitchTimerLists+0xbc>)
 800bb7c:	681b      	ldr	r3, [r3, #0]
 800bb7e:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800bb80:	4b06      	ldr	r3, [pc, #24]	; (800bb9c <prvSwitchTimerLists+0xc0>)
 800bb82:	681b      	ldr	r3, [r3, #0]
 800bb84:	4a04      	ldr	r2, [pc, #16]	; (800bb98 <prvSwitchTimerLists+0xbc>)
 800bb86:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800bb88:	4a04      	ldr	r2, [pc, #16]	; (800bb9c <prvSwitchTimerLists+0xc0>)
 800bb8a:	697b      	ldr	r3, [r7, #20]
 800bb8c:	6013      	str	r3, [r2, #0]
}
 800bb8e:	bf00      	nop
 800bb90:	3718      	adds	r7, #24
 800bb92:	46bd      	mov	sp, r7
 800bb94:	bd80      	pop	{r7, pc}
 800bb96:	bf00      	nop
 800bb98:	200009b8 	.word	0x200009b8
 800bb9c:	200009bc 	.word	0x200009bc

0800bba0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800bba0:	b580      	push	{r7, lr}
 800bba2:	af00      	add	r7, sp, #0
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800bba4:	f000 f93e 	bl	800be24 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800bba8:	4b12      	ldr	r3, [pc, #72]	; (800bbf4 <prvCheckForValidListAndQueue+0x54>)
 800bbaa:	681b      	ldr	r3, [r3, #0]
 800bbac:	2b00      	cmp	r3, #0
 800bbae:	d11d      	bne.n	800bbec <prvCheckForValidListAndQueue+0x4c>
		{
			vListInitialise( &xActiveTimerList1 );
 800bbb0:	4811      	ldr	r0, [pc, #68]	; (800bbf8 <prvCheckForValidListAndQueue+0x58>)
 800bbb2:	f7fd ff46 	bl	8009a42 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800bbb6:	4811      	ldr	r0, [pc, #68]	; (800bbfc <prvCheckForValidListAndQueue+0x5c>)
 800bbb8:	f7fd ff43 	bl	8009a42 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800bbbc:	4b10      	ldr	r3, [pc, #64]	; (800bc00 <prvCheckForValidListAndQueue+0x60>)
 800bbbe:	4a0e      	ldr	r2, [pc, #56]	; (800bbf8 <prvCheckForValidListAndQueue+0x58>)
 800bbc0:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800bbc2:	4b10      	ldr	r3, [pc, #64]	; (800bc04 <prvCheckForValidListAndQueue+0x64>)
 800bbc4:	4a0d      	ldr	r2, [pc, #52]	; (800bbfc <prvCheckForValidListAndQueue+0x5c>)
 800bbc6:	601a      	str	r2, [r3, #0]

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
			}
			#else
			{
				xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 800bbc8:	2200      	movs	r2, #0
 800bbca:	210c      	movs	r1, #12
 800bbcc:	200a      	movs	r0, #10
 800bbce:	f7fe f855 	bl	8009c7c <xQueueGenericCreate>
 800bbd2:	4603      	mov	r3, r0
 800bbd4:	4a07      	ldr	r2, [pc, #28]	; (800bbf4 <prvCheckForValidListAndQueue+0x54>)
 800bbd6:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800bbd8:	4b06      	ldr	r3, [pc, #24]	; (800bbf4 <prvCheckForValidListAndQueue+0x54>)
 800bbda:	681b      	ldr	r3, [r3, #0]
 800bbdc:	2b00      	cmp	r3, #0
 800bbde:	d005      	beq.n	800bbec <prvCheckForValidListAndQueue+0x4c>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800bbe0:	4b04      	ldr	r3, [pc, #16]	; (800bbf4 <prvCheckForValidListAndQueue+0x54>)
 800bbe2:	681b      	ldr	r3, [r3, #0]
 800bbe4:	4908      	ldr	r1, [pc, #32]	; (800bc08 <prvCheckForValidListAndQueue+0x68>)
 800bbe6:	4618      	mov	r0, r3
 800bbe8:	f7fe fda2 	bl	800a730 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800bbec:	f000 f94a 	bl	800be84 <vPortExitCritical>
}
 800bbf0:	bf00      	nop
 800bbf2:	bd80      	pop	{r7, pc}
 800bbf4:	200009c0 	.word	0x200009c0
 800bbf8:	20000990 	.word	0x20000990
 800bbfc:	200009a4 	.word	0x200009a4
 800bc00:	200009b8 	.word	0x200009b8
 800bc04:	200009bc 	.word	0x200009bc
 800bc08:	0800f530 	.word	0x0800f530

0800bc0c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800bc0c:	b480      	push	{r7}
 800bc0e:	b085      	sub	sp, #20
 800bc10:	af00      	add	r7, sp, #0
 800bc12:	60f8      	str	r0, [r7, #12]
 800bc14:	60b9      	str	r1, [r7, #8]
 800bc16:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800bc18:	68fb      	ldr	r3, [r7, #12]
 800bc1a:	3b04      	subs	r3, #4
 800bc1c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800bc1e:	68fb      	ldr	r3, [r7, #12]
 800bc20:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800bc24:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800bc26:	68fb      	ldr	r3, [r7, #12]
 800bc28:	3b04      	subs	r3, #4
 800bc2a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800bc2c:	68bb      	ldr	r3, [r7, #8]
 800bc2e:	f023 0201 	bic.w	r2, r3, #1
 800bc32:	68fb      	ldr	r3, [r7, #12]
 800bc34:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800bc36:	68fb      	ldr	r3, [r7, #12]
 800bc38:	3b04      	subs	r3, #4
 800bc3a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800bc3c:	4a0c      	ldr	r2, [pc, #48]	; (800bc70 <pxPortInitialiseStack+0x64>)
 800bc3e:	68fb      	ldr	r3, [r7, #12]
 800bc40:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800bc42:	68fb      	ldr	r3, [r7, #12]
 800bc44:	3b14      	subs	r3, #20
 800bc46:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800bc48:	687a      	ldr	r2, [r7, #4]
 800bc4a:	68fb      	ldr	r3, [r7, #12]
 800bc4c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800bc4e:	68fb      	ldr	r3, [r7, #12]
 800bc50:	3b04      	subs	r3, #4
 800bc52:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
 800bc54:	68fb      	ldr	r3, [r7, #12]
 800bc56:	f06f 0202 	mvn.w	r2, #2
 800bc5a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800bc5c:	68fb      	ldr	r3, [r7, #12]
 800bc5e:	3b20      	subs	r3, #32
 800bc60:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800bc62:	68fb      	ldr	r3, [r7, #12]
}
 800bc64:	4618      	mov	r0, r3
 800bc66:	3714      	adds	r7, #20
 800bc68:	46bd      	mov	sp, r7
 800bc6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc6e:	4770      	bx	lr
 800bc70:	0800bc75 	.word	0x0800bc75

0800bc74 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800bc74:	b480      	push	{r7}
 800bc76:	b083      	sub	sp, #12
 800bc78:	af00      	add	r7, sp, #0
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800bc7a:	4b0d      	ldr	r3, [pc, #52]	; (800bcb0 <prvTaskExitError+0x3c>)
 800bc7c:	681b      	ldr	r3, [r3, #0]
 800bc7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bc82:	d00a      	beq.n	800bc9a <prvTaskExitError+0x26>
	__asm volatile
 800bc84:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc88:	f383 8811 	msr	BASEPRI, r3
 800bc8c:	f3bf 8f6f 	isb	sy
 800bc90:	f3bf 8f4f 	dsb	sy
 800bc94:	607b      	str	r3, [r7, #4]
}
 800bc96:	bf00      	nop
 800bc98:	e7fe      	b.n	800bc98 <prvTaskExitError+0x24>
	__asm volatile
 800bc9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc9e:	f383 8811 	msr	BASEPRI, r3
 800bca2:	f3bf 8f6f 	isb	sy
 800bca6:	f3bf 8f4f 	dsb	sy
 800bcaa:	603b      	str	r3, [r7, #0]
}
 800bcac:	bf00      	nop
	portDISABLE_INTERRUPTS();
	for( ;; );
 800bcae:	e7fe      	b.n	800bcae <prvTaskExitError+0x3a>
 800bcb0:	20000018 	.word	0x20000018
	...

0800bcc0 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800bcc0:	4b07      	ldr	r3, [pc, #28]	; (800bce0 <pxCurrentTCBConst2>)
 800bcc2:	6819      	ldr	r1, [r3, #0]
 800bcc4:	6808      	ldr	r0, [r1, #0]
 800bcc6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bcca:	f380 8809 	msr	PSP, r0
 800bcce:	f3bf 8f6f 	isb	sy
 800bcd2:	f04f 0000 	mov.w	r0, #0
 800bcd6:	f380 8811 	msr	BASEPRI, r0
 800bcda:	4770      	bx	lr
 800bcdc:	f3af 8000 	nop.w

0800bce0 <pxCurrentTCBConst2>:
 800bce0:	20000864 	.word	0x20000864
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800bce4:	bf00      	nop
 800bce6:	bf00      	nop

0800bce8 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 800bce8:	4806      	ldr	r0, [pc, #24]	; (800bd04 <prvPortStartFirstTask+0x1c>)
 800bcea:	6800      	ldr	r0, [r0, #0]
 800bcec:	6800      	ldr	r0, [r0, #0]
 800bcee:	f380 8808 	msr	MSP, r0
 800bcf2:	b662      	cpsie	i
 800bcf4:	b661      	cpsie	f
 800bcf6:	f3bf 8f4f 	dsb	sy
 800bcfa:	f3bf 8f6f 	isb	sy
 800bcfe:	df00      	svc	0
 800bd00:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800bd02:	bf00      	nop
 800bd04:	e000ed08 	.word	0xe000ed08

0800bd08 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800bd08:	b580      	push	{r7, lr}
 800bd0a:	b086      	sub	sp, #24
 800bd0c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800bd0e:	4b3c      	ldr	r3, [pc, #240]	; (800be00 <xPortStartScheduler+0xf8>)
 800bd10:	681b      	ldr	r3, [r3, #0]
 800bd12:	4a3c      	ldr	r2, [pc, #240]	; (800be04 <xPortStartScheduler+0xfc>)
 800bd14:	4293      	cmp	r3, r2
 800bd16:	d10a      	bne.n	800bd2e <xPortStartScheduler+0x26>
	__asm volatile
 800bd18:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd1c:	f383 8811 	msr	BASEPRI, r3
 800bd20:	f3bf 8f6f 	isb	sy
 800bd24:	f3bf 8f4f 	dsb	sy
 800bd28:	613b      	str	r3, [r7, #16]
}
 800bd2a:	bf00      	nop
 800bd2c:	e7fe      	b.n	800bd2c <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800bd2e:	4b34      	ldr	r3, [pc, #208]	; (800be00 <xPortStartScheduler+0xf8>)
 800bd30:	681b      	ldr	r3, [r3, #0]
 800bd32:	4a35      	ldr	r2, [pc, #212]	; (800be08 <xPortStartScheduler+0x100>)
 800bd34:	4293      	cmp	r3, r2
 800bd36:	d10a      	bne.n	800bd4e <xPortStartScheduler+0x46>
	__asm volatile
 800bd38:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd3c:	f383 8811 	msr	BASEPRI, r3
 800bd40:	f3bf 8f6f 	isb	sy
 800bd44:	f3bf 8f4f 	dsb	sy
 800bd48:	60fb      	str	r3, [r7, #12]
}
 800bd4a:	bf00      	nop
 800bd4c:	e7fe      	b.n	800bd4c <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800bd4e:	4b2f      	ldr	r3, [pc, #188]	; (800be0c <xPortStartScheduler+0x104>)
 800bd50:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800bd52:	697b      	ldr	r3, [r7, #20]
 800bd54:	781b      	ldrb	r3, [r3, #0]
 800bd56:	b2db      	uxtb	r3, r3
 800bd58:	60bb      	str	r3, [r7, #8]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800bd5a:	697b      	ldr	r3, [r7, #20]
 800bd5c:	22ff      	movs	r2, #255	; 0xff
 800bd5e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800bd60:	697b      	ldr	r3, [r7, #20]
 800bd62:	781b      	ldrb	r3, [r3, #0]
 800bd64:	b2db      	uxtb	r3, r3
 800bd66:	71fb      	strb	r3, [r7, #7]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800bd68:	79fb      	ldrb	r3, [r7, #7]
 800bd6a:	b2db      	uxtb	r3, r3
 800bd6c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800bd70:	b2da      	uxtb	r2, r3
 800bd72:	4b27      	ldr	r3, [pc, #156]	; (800be10 <xPortStartScheduler+0x108>)
 800bd74:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800bd76:	4b27      	ldr	r3, [pc, #156]	; (800be14 <xPortStartScheduler+0x10c>)
 800bd78:	2207      	movs	r2, #7
 800bd7a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800bd7c:	e009      	b.n	800bd92 <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800bd7e:	4b25      	ldr	r3, [pc, #148]	; (800be14 <xPortStartScheduler+0x10c>)
 800bd80:	681b      	ldr	r3, [r3, #0]
 800bd82:	3b01      	subs	r3, #1
 800bd84:	4a23      	ldr	r2, [pc, #140]	; (800be14 <xPortStartScheduler+0x10c>)
 800bd86:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800bd88:	79fb      	ldrb	r3, [r7, #7]
 800bd8a:	b2db      	uxtb	r3, r3
 800bd8c:	005b      	lsls	r3, r3, #1
 800bd8e:	b2db      	uxtb	r3, r3
 800bd90:	71fb      	strb	r3, [r7, #7]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800bd92:	79fb      	ldrb	r3, [r7, #7]
 800bd94:	b2db      	uxtb	r3, r3
 800bd96:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bd9a:	2b80      	cmp	r3, #128	; 0x80
 800bd9c:	d0ef      	beq.n	800bd7e <xPortStartScheduler+0x76>
		}

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800bd9e:	4b1d      	ldr	r3, [pc, #116]	; (800be14 <xPortStartScheduler+0x10c>)
 800bda0:	681b      	ldr	r3, [r3, #0]
 800bda2:	021b      	lsls	r3, r3, #8
 800bda4:	4a1b      	ldr	r2, [pc, #108]	; (800be14 <xPortStartScheduler+0x10c>)
 800bda6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800bda8:	4b1a      	ldr	r3, [pc, #104]	; (800be14 <xPortStartScheduler+0x10c>)
 800bdaa:	681b      	ldr	r3, [r3, #0]
 800bdac:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800bdb0:	4a18      	ldr	r2, [pc, #96]	; (800be14 <xPortStartScheduler+0x10c>)
 800bdb2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800bdb4:	68bb      	ldr	r3, [r7, #8]
 800bdb6:	b2da      	uxtb	r2, r3
 800bdb8:	697b      	ldr	r3, [r7, #20]
 800bdba:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800bdbc:	4b16      	ldr	r3, [pc, #88]	; (800be18 <xPortStartScheduler+0x110>)
 800bdbe:	681b      	ldr	r3, [r3, #0]
 800bdc0:	4a15      	ldr	r2, [pc, #84]	; (800be18 <xPortStartScheduler+0x110>)
 800bdc2:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800bdc6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800bdc8:	4b13      	ldr	r3, [pc, #76]	; (800be18 <xPortStartScheduler+0x110>)
 800bdca:	681b      	ldr	r3, [r3, #0]
 800bdcc:	4a12      	ldr	r2, [pc, #72]	; (800be18 <xPortStartScheduler+0x110>)
 800bdce:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800bdd2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800bdd4:	f000 f8da 	bl	800bf8c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800bdd8:	4b10      	ldr	r3, [pc, #64]	; (800be1c <xPortStartScheduler+0x114>)
 800bdda:	2200      	movs	r2, #0
 800bddc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800bdde:	f000 f8f1 	bl	800bfc4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800bde2:	4b0f      	ldr	r3, [pc, #60]	; (800be20 <xPortStartScheduler+0x118>)
 800bde4:	681b      	ldr	r3, [r3, #0]
 800bde6:	4a0e      	ldr	r2, [pc, #56]	; (800be20 <xPortStartScheduler+0x118>)
 800bde8:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800bdec:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800bdee:	f7ff ff7b 	bl	800bce8 <prvPortStartFirstTask>

	/* Should never get here as the tasks will now be executing!  Call the task
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS. */
	prvTaskExitError();
 800bdf2:	f7ff ff3f 	bl	800bc74 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800bdf6:	2300      	movs	r3, #0
}
 800bdf8:	4618      	mov	r0, r3
 800bdfa:	3718      	adds	r7, #24
 800bdfc:	46bd      	mov	sp, r7
 800bdfe:	bd80      	pop	{r7, pc}
 800be00:	e000ed00 	.word	0xe000ed00
 800be04:	410fc271 	.word	0x410fc271
 800be08:	410fc270 	.word	0x410fc270
 800be0c:	e000e400 	.word	0xe000e400
 800be10:	200009cc 	.word	0x200009cc
 800be14:	200009d0 	.word	0x200009d0
 800be18:	e000ed20 	.word	0xe000ed20
 800be1c:	20000018 	.word	0x20000018
 800be20:	e000ef34 	.word	0xe000ef34

0800be24 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800be24:	b480      	push	{r7}
 800be26:	b083      	sub	sp, #12
 800be28:	af00      	add	r7, sp, #0
	__asm volatile
 800be2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be2e:	f383 8811 	msr	BASEPRI, r3
 800be32:	f3bf 8f6f 	isb	sy
 800be36:	f3bf 8f4f 	dsb	sy
 800be3a:	607b      	str	r3, [r7, #4]
}
 800be3c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800be3e:	4b0f      	ldr	r3, [pc, #60]	; (800be7c <vPortEnterCritical+0x58>)
 800be40:	681b      	ldr	r3, [r3, #0]
 800be42:	3301      	adds	r3, #1
 800be44:	4a0d      	ldr	r2, [pc, #52]	; (800be7c <vPortEnterCritical+0x58>)
 800be46:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800be48:	4b0c      	ldr	r3, [pc, #48]	; (800be7c <vPortEnterCritical+0x58>)
 800be4a:	681b      	ldr	r3, [r3, #0]
 800be4c:	2b01      	cmp	r3, #1
 800be4e:	d10f      	bne.n	800be70 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800be50:	4b0b      	ldr	r3, [pc, #44]	; (800be80 <vPortEnterCritical+0x5c>)
 800be52:	681b      	ldr	r3, [r3, #0]
 800be54:	b2db      	uxtb	r3, r3
 800be56:	2b00      	cmp	r3, #0
 800be58:	d00a      	beq.n	800be70 <vPortEnterCritical+0x4c>
	__asm volatile
 800be5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be5e:	f383 8811 	msr	BASEPRI, r3
 800be62:	f3bf 8f6f 	isb	sy
 800be66:	f3bf 8f4f 	dsb	sy
 800be6a:	603b      	str	r3, [r7, #0]
}
 800be6c:	bf00      	nop
 800be6e:	e7fe      	b.n	800be6e <vPortEnterCritical+0x4a>
	}
}
 800be70:	bf00      	nop
 800be72:	370c      	adds	r7, #12
 800be74:	46bd      	mov	sp, r7
 800be76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be7a:	4770      	bx	lr
 800be7c:	20000018 	.word	0x20000018
 800be80:	e000ed04 	.word	0xe000ed04

0800be84 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800be84:	b480      	push	{r7}
 800be86:	b083      	sub	sp, #12
 800be88:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800be8a:	4b12      	ldr	r3, [pc, #72]	; (800bed4 <vPortExitCritical+0x50>)
 800be8c:	681b      	ldr	r3, [r3, #0]
 800be8e:	2b00      	cmp	r3, #0
 800be90:	d10a      	bne.n	800bea8 <vPortExitCritical+0x24>
	__asm volatile
 800be92:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be96:	f383 8811 	msr	BASEPRI, r3
 800be9a:	f3bf 8f6f 	isb	sy
 800be9e:	f3bf 8f4f 	dsb	sy
 800bea2:	607b      	str	r3, [r7, #4]
}
 800bea4:	bf00      	nop
 800bea6:	e7fe      	b.n	800bea6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800bea8:	4b0a      	ldr	r3, [pc, #40]	; (800bed4 <vPortExitCritical+0x50>)
 800beaa:	681b      	ldr	r3, [r3, #0]
 800beac:	3b01      	subs	r3, #1
 800beae:	4a09      	ldr	r2, [pc, #36]	; (800bed4 <vPortExitCritical+0x50>)
 800beb0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800beb2:	4b08      	ldr	r3, [pc, #32]	; (800bed4 <vPortExitCritical+0x50>)
 800beb4:	681b      	ldr	r3, [r3, #0]
 800beb6:	2b00      	cmp	r3, #0
 800beb8:	d105      	bne.n	800bec6 <vPortExitCritical+0x42>
 800beba:	2300      	movs	r3, #0
 800bebc:	603b      	str	r3, [r7, #0]
	__asm volatile
 800bebe:	683b      	ldr	r3, [r7, #0]
 800bec0:	f383 8811 	msr	BASEPRI, r3
}
 800bec4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800bec6:	bf00      	nop
 800bec8:	370c      	adds	r7, #12
 800beca:	46bd      	mov	sp, r7
 800becc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bed0:	4770      	bx	lr
 800bed2:	bf00      	nop
 800bed4:	20000018 	.word	0x20000018
	...

0800bee0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800bee0:	f3ef 8009 	mrs	r0, PSP
 800bee4:	f3bf 8f6f 	isb	sy
 800bee8:	4b15      	ldr	r3, [pc, #84]	; (800bf40 <pxCurrentTCBConst>)
 800beea:	681a      	ldr	r2, [r3, #0]
 800beec:	f01e 0f10 	tst.w	lr, #16
 800bef0:	bf08      	it	eq
 800bef2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800bef6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800befa:	6010      	str	r0, [r2, #0]
 800befc:	f84d 3d04 	str.w	r3, [sp, #-4]!
 800bf00:	f04f 0050 	mov.w	r0, #80	; 0x50
 800bf04:	f380 8811 	msr	BASEPRI, r0
 800bf08:	f3bf 8f4f 	dsb	sy
 800bf0c:	f3bf 8f6f 	isb	sy
 800bf10:	f7fe ffae 	bl	800ae70 <vTaskSwitchContext>
 800bf14:	f04f 0000 	mov.w	r0, #0
 800bf18:	f380 8811 	msr	BASEPRI, r0
 800bf1c:	bc08      	pop	{r3}
 800bf1e:	6819      	ldr	r1, [r3, #0]
 800bf20:	6808      	ldr	r0, [r1, #0]
 800bf22:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf26:	f01e 0f10 	tst.w	lr, #16
 800bf2a:	bf08      	it	eq
 800bf2c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800bf30:	f380 8809 	msr	PSP, r0
 800bf34:	f3bf 8f6f 	isb	sy
 800bf38:	4770      	bx	lr
 800bf3a:	bf00      	nop
 800bf3c:	f3af 8000 	nop.w

0800bf40 <pxCurrentTCBConst>:
 800bf40:	20000864 	.word	0x20000864
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800bf44:	bf00      	nop
 800bf46:	bf00      	nop

0800bf48 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800bf48:	b580      	push	{r7, lr}
 800bf4a:	b082      	sub	sp, #8
 800bf4c:	af00      	add	r7, sp, #0
	__asm volatile
 800bf4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf52:	f383 8811 	msr	BASEPRI, r3
 800bf56:	f3bf 8f6f 	isb	sy
 800bf5a:	f3bf 8f4f 	dsb	sy
 800bf5e:	607b      	str	r3, [r7, #4]
}
 800bf60:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800bf62:	f7fe fec7 	bl	800acf4 <xTaskIncrementTick>
 800bf66:	4603      	mov	r3, r0
 800bf68:	2b00      	cmp	r3, #0
 800bf6a:	d003      	beq.n	800bf74 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800bf6c:	4b06      	ldr	r3, [pc, #24]	; (800bf88 <xPortSysTickHandler+0x40>)
 800bf6e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bf72:	601a      	str	r2, [r3, #0]
 800bf74:	2300      	movs	r3, #0
 800bf76:	603b      	str	r3, [r7, #0]
	__asm volatile
 800bf78:	683b      	ldr	r3, [r7, #0]
 800bf7a:	f383 8811 	msr	BASEPRI, r3
}
 800bf7e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800bf80:	bf00      	nop
 800bf82:	3708      	adds	r7, #8
 800bf84:	46bd      	mov	sp, r7
 800bf86:	bd80      	pop	{r7, pc}
 800bf88:	e000ed04 	.word	0xe000ed04

0800bf8c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800bf8c:	b480      	push	{r7}
 800bf8e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800bf90:	4b08      	ldr	r3, [pc, #32]	; (800bfb4 <vPortSetupTimerInterrupt+0x28>)
 800bf92:	681b      	ldr	r3, [r3, #0]
 800bf94:	4a08      	ldr	r2, [pc, #32]	; (800bfb8 <vPortSetupTimerInterrupt+0x2c>)
 800bf96:	fba2 2303 	umull	r2, r3, r2, r3
 800bf9a:	099b      	lsrs	r3, r3, #6
 800bf9c:	4a07      	ldr	r2, [pc, #28]	; (800bfbc <vPortSetupTimerInterrupt+0x30>)
 800bf9e:	3b01      	subs	r3, #1
 800bfa0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800bfa2:	4b07      	ldr	r3, [pc, #28]	; (800bfc0 <vPortSetupTimerInterrupt+0x34>)
 800bfa4:	2207      	movs	r2, #7
 800bfa6:	601a      	str	r2, [r3, #0]
}
 800bfa8:	bf00      	nop
 800bfaa:	46bd      	mov	sp, r7
 800bfac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfb0:	4770      	bx	lr
 800bfb2:	bf00      	nop
 800bfb4:	20000014 	.word	0x20000014
 800bfb8:	10624dd3 	.word	0x10624dd3
 800bfbc:	e000e014 	.word	0xe000e014
 800bfc0:	e000e010 	.word	0xe000e010

0800bfc4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800bfc4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800bfd4 <vPortEnableVFP+0x10>
 800bfc8:	6801      	ldr	r1, [r0, #0]
 800bfca:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800bfce:	6001      	str	r1, [r0, #0]
 800bfd0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800bfd2:	bf00      	nop
 800bfd4:	e000ed88 	.word	0xe000ed88

0800bfd8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800bfd8:	b480      	push	{r7}
 800bfda:	b085      	sub	sp, #20
 800bfdc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) );
 800bfde:	f3ef 8305 	mrs	r3, IPSR
 800bfe2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800bfe4:	68fb      	ldr	r3, [r7, #12]
 800bfe6:	2b0f      	cmp	r3, #15
 800bfe8:	d914      	bls.n	800c014 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800bfea:	4a17      	ldr	r2, [pc, #92]	; (800c048 <vPortValidateInterruptPriority+0x70>)
 800bfec:	68fb      	ldr	r3, [r7, #12]
 800bfee:	4413      	add	r3, r2
 800bff0:	781b      	ldrb	r3, [r3, #0]
 800bff2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800bff4:	4b15      	ldr	r3, [pc, #84]	; (800c04c <vPortValidateInterruptPriority+0x74>)
 800bff6:	781b      	ldrb	r3, [r3, #0]
 800bff8:	7afa      	ldrb	r2, [r7, #11]
 800bffa:	429a      	cmp	r2, r3
 800bffc:	d20a      	bcs.n	800c014 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800bffe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c002:	f383 8811 	msr	BASEPRI, r3
 800c006:	f3bf 8f6f 	isb	sy
 800c00a:	f3bf 8f4f 	dsb	sy
 800c00e:	607b      	str	r3, [r7, #4]
}
 800c010:	bf00      	nop
 800c012:	e7fe      	b.n	800c012 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredicable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800c014:	4b0e      	ldr	r3, [pc, #56]	; (800c050 <vPortValidateInterruptPriority+0x78>)
 800c016:	681b      	ldr	r3, [r3, #0]
 800c018:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800c01c:	4b0d      	ldr	r3, [pc, #52]	; (800c054 <vPortValidateInterruptPriority+0x7c>)
 800c01e:	681b      	ldr	r3, [r3, #0]
 800c020:	429a      	cmp	r2, r3
 800c022:	d90a      	bls.n	800c03a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800c024:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c028:	f383 8811 	msr	BASEPRI, r3
 800c02c:	f3bf 8f6f 	isb	sy
 800c030:	f3bf 8f4f 	dsb	sy
 800c034:	603b      	str	r3, [r7, #0]
}
 800c036:	bf00      	nop
 800c038:	e7fe      	b.n	800c038 <vPortValidateInterruptPriority+0x60>
	}
 800c03a:	bf00      	nop
 800c03c:	3714      	adds	r7, #20
 800c03e:	46bd      	mov	sp, r7
 800c040:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c044:	4770      	bx	lr
 800c046:	bf00      	nop
 800c048:	e000e3f0 	.word	0xe000e3f0
 800c04c:	200009cc 	.word	0x200009cc
 800c050:	e000ed0c 	.word	0xe000ed0c
 800c054:	200009d0 	.word	0x200009d0

0800c058 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800c058:	b580      	push	{r7, lr}
 800c05a:	b08a      	sub	sp, #40	; 0x28
 800c05c:	af00      	add	r7, sp, #0
 800c05e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800c060:	2300      	movs	r3, #0
 800c062:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800c064:	f7fe fd7a 	bl	800ab5c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800c068:	4b58      	ldr	r3, [pc, #352]	; (800c1cc <pvPortMalloc+0x174>)
 800c06a:	681b      	ldr	r3, [r3, #0]
 800c06c:	2b00      	cmp	r3, #0
 800c06e:	d101      	bne.n	800c074 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800c070:	f000 f910 	bl	800c294 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800c074:	4b56      	ldr	r3, [pc, #344]	; (800c1d0 <pvPortMalloc+0x178>)
 800c076:	681a      	ldr	r2, [r3, #0]
 800c078:	687b      	ldr	r3, [r7, #4]
 800c07a:	4013      	ands	r3, r2
 800c07c:	2b00      	cmp	r3, #0
 800c07e:	f040 808e 	bne.w	800c19e <pvPortMalloc+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800c082:	687b      	ldr	r3, [r7, #4]
 800c084:	2b00      	cmp	r3, #0
 800c086:	d01d      	beq.n	800c0c4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800c088:	2208      	movs	r2, #8
 800c08a:	687b      	ldr	r3, [r7, #4]
 800c08c:	4413      	add	r3, r2
 800c08e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800c090:	687b      	ldr	r3, [r7, #4]
 800c092:	f003 0307 	and.w	r3, r3, #7
 800c096:	2b00      	cmp	r3, #0
 800c098:	d014      	beq.n	800c0c4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800c09a:	687b      	ldr	r3, [r7, #4]
 800c09c:	f023 0307 	bic.w	r3, r3, #7
 800c0a0:	3308      	adds	r3, #8
 800c0a2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c0a4:	687b      	ldr	r3, [r7, #4]
 800c0a6:	f003 0307 	and.w	r3, r3, #7
 800c0aa:	2b00      	cmp	r3, #0
 800c0ac:	d00a      	beq.n	800c0c4 <pvPortMalloc+0x6c>
	__asm volatile
 800c0ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c0b2:	f383 8811 	msr	BASEPRI, r3
 800c0b6:	f3bf 8f6f 	isb	sy
 800c0ba:	f3bf 8f4f 	dsb	sy
 800c0be:	617b      	str	r3, [r7, #20]
}
 800c0c0:	bf00      	nop
 800c0c2:	e7fe      	b.n	800c0c2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800c0c4:	687b      	ldr	r3, [r7, #4]
 800c0c6:	2b00      	cmp	r3, #0
 800c0c8:	d069      	beq.n	800c19e <pvPortMalloc+0x146>
 800c0ca:	4b42      	ldr	r3, [pc, #264]	; (800c1d4 <pvPortMalloc+0x17c>)
 800c0cc:	681b      	ldr	r3, [r3, #0]
 800c0ce:	687a      	ldr	r2, [r7, #4]
 800c0d0:	429a      	cmp	r2, r3
 800c0d2:	d864      	bhi.n	800c19e <pvPortMalloc+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800c0d4:	4b40      	ldr	r3, [pc, #256]	; (800c1d8 <pvPortMalloc+0x180>)
 800c0d6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800c0d8:	4b3f      	ldr	r3, [pc, #252]	; (800c1d8 <pvPortMalloc+0x180>)
 800c0da:	681b      	ldr	r3, [r3, #0]
 800c0dc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c0de:	e004      	b.n	800c0ea <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800c0e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c0e2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800c0e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c0e6:	681b      	ldr	r3, [r3, #0]
 800c0e8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c0ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c0ec:	685b      	ldr	r3, [r3, #4]
 800c0ee:	687a      	ldr	r2, [r7, #4]
 800c0f0:	429a      	cmp	r2, r3
 800c0f2:	d903      	bls.n	800c0fc <pvPortMalloc+0xa4>
 800c0f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c0f6:	681b      	ldr	r3, [r3, #0]
 800c0f8:	2b00      	cmp	r3, #0
 800c0fa:	d1f1      	bne.n	800c0e0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800c0fc:	4b33      	ldr	r3, [pc, #204]	; (800c1cc <pvPortMalloc+0x174>)
 800c0fe:	681b      	ldr	r3, [r3, #0]
 800c100:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c102:	429a      	cmp	r2, r3
 800c104:	d04b      	beq.n	800c19e <pvPortMalloc+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800c106:	6a3b      	ldr	r3, [r7, #32]
 800c108:	681b      	ldr	r3, [r3, #0]
 800c10a:	2208      	movs	r2, #8
 800c10c:	4413      	add	r3, r2
 800c10e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800c110:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c112:	681a      	ldr	r2, [r3, #0]
 800c114:	6a3b      	ldr	r3, [r7, #32]
 800c116:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800c118:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c11a:	685a      	ldr	r2, [r3, #4]
 800c11c:	687b      	ldr	r3, [r7, #4]
 800c11e:	1ad2      	subs	r2, r2, r3
 800c120:	2308      	movs	r3, #8
 800c122:	005b      	lsls	r3, r3, #1
 800c124:	429a      	cmp	r2, r3
 800c126:	d91f      	bls.n	800c168 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800c128:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c12a:	687b      	ldr	r3, [r7, #4]
 800c12c:	4413      	add	r3, r2
 800c12e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c130:	69bb      	ldr	r3, [r7, #24]
 800c132:	f003 0307 	and.w	r3, r3, #7
 800c136:	2b00      	cmp	r3, #0
 800c138:	d00a      	beq.n	800c150 <pvPortMalloc+0xf8>
	__asm volatile
 800c13a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c13e:	f383 8811 	msr	BASEPRI, r3
 800c142:	f3bf 8f6f 	isb	sy
 800c146:	f3bf 8f4f 	dsb	sy
 800c14a:	613b      	str	r3, [r7, #16]
}
 800c14c:	bf00      	nop
 800c14e:	e7fe      	b.n	800c14e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800c150:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c152:	685a      	ldr	r2, [r3, #4]
 800c154:	687b      	ldr	r3, [r7, #4]
 800c156:	1ad2      	subs	r2, r2, r3
 800c158:	69bb      	ldr	r3, [r7, #24]
 800c15a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800c15c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c15e:	687a      	ldr	r2, [r7, #4]
 800c160:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800c162:	69b8      	ldr	r0, [r7, #24]
 800c164:	f000 f8f8 	bl	800c358 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800c168:	4b1a      	ldr	r3, [pc, #104]	; (800c1d4 <pvPortMalloc+0x17c>)
 800c16a:	681a      	ldr	r2, [r3, #0]
 800c16c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c16e:	685b      	ldr	r3, [r3, #4]
 800c170:	1ad3      	subs	r3, r2, r3
 800c172:	4a18      	ldr	r2, [pc, #96]	; (800c1d4 <pvPortMalloc+0x17c>)
 800c174:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800c176:	4b17      	ldr	r3, [pc, #92]	; (800c1d4 <pvPortMalloc+0x17c>)
 800c178:	681a      	ldr	r2, [r3, #0]
 800c17a:	4b18      	ldr	r3, [pc, #96]	; (800c1dc <pvPortMalloc+0x184>)
 800c17c:	681b      	ldr	r3, [r3, #0]
 800c17e:	429a      	cmp	r2, r3
 800c180:	d203      	bcs.n	800c18a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800c182:	4b14      	ldr	r3, [pc, #80]	; (800c1d4 <pvPortMalloc+0x17c>)
 800c184:	681b      	ldr	r3, [r3, #0]
 800c186:	4a15      	ldr	r2, [pc, #84]	; (800c1dc <pvPortMalloc+0x184>)
 800c188:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800c18a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c18c:	685a      	ldr	r2, [r3, #4]
 800c18e:	4b10      	ldr	r3, [pc, #64]	; (800c1d0 <pvPortMalloc+0x178>)
 800c190:	681b      	ldr	r3, [r3, #0]
 800c192:	431a      	orrs	r2, r3
 800c194:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c196:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800c198:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c19a:	2200      	movs	r2, #0
 800c19c:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800c19e:	f7fe fceb 	bl	800ab78 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800c1a2:	69fb      	ldr	r3, [r7, #28]
 800c1a4:	f003 0307 	and.w	r3, r3, #7
 800c1a8:	2b00      	cmp	r3, #0
 800c1aa:	d00a      	beq.n	800c1c2 <pvPortMalloc+0x16a>
	__asm volatile
 800c1ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c1b0:	f383 8811 	msr	BASEPRI, r3
 800c1b4:	f3bf 8f6f 	isb	sy
 800c1b8:	f3bf 8f4f 	dsb	sy
 800c1bc:	60fb      	str	r3, [r7, #12]
}
 800c1be:	bf00      	nop
 800c1c0:	e7fe      	b.n	800c1c0 <pvPortMalloc+0x168>
	return pvReturn;
 800c1c2:	69fb      	ldr	r3, [r7, #28]
}
 800c1c4:	4618      	mov	r0, r3
 800c1c6:	3728      	adds	r7, #40	; 0x28
 800c1c8:	46bd      	mov	sp, r7
 800c1ca:	bd80      	pop	{r7, pc}
 800c1cc:	200081dc 	.word	0x200081dc
 800c1d0:	200081e8 	.word	0x200081e8
 800c1d4:	200081e0 	.word	0x200081e0
 800c1d8:	200081d4 	.word	0x200081d4
 800c1dc:	200081e4 	.word	0x200081e4

0800c1e0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800c1e0:	b580      	push	{r7, lr}
 800c1e2:	b086      	sub	sp, #24
 800c1e4:	af00      	add	r7, sp, #0
 800c1e6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800c1e8:	687b      	ldr	r3, [r7, #4]
 800c1ea:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800c1ec:	687b      	ldr	r3, [r7, #4]
 800c1ee:	2b00      	cmp	r3, #0
 800c1f0:	d048      	beq.n	800c284 <vPortFree+0xa4>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800c1f2:	2308      	movs	r3, #8
 800c1f4:	425b      	negs	r3, r3
 800c1f6:	697a      	ldr	r2, [r7, #20]
 800c1f8:	4413      	add	r3, r2
 800c1fa:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800c1fc:	697b      	ldr	r3, [r7, #20]
 800c1fe:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800c200:	693b      	ldr	r3, [r7, #16]
 800c202:	685a      	ldr	r2, [r3, #4]
 800c204:	4b21      	ldr	r3, [pc, #132]	; (800c28c <vPortFree+0xac>)
 800c206:	681b      	ldr	r3, [r3, #0]
 800c208:	4013      	ands	r3, r2
 800c20a:	2b00      	cmp	r3, #0
 800c20c:	d10a      	bne.n	800c224 <vPortFree+0x44>
	__asm volatile
 800c20e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c212:	f383 8811 	msr	BASEPRI, r3
 800c216:	f3bf 8f6f 	isb	sy
 800c21a:	f3bf 8f4f 	dsb	sy
 800c21e:	60fb      	str	r3, [r7, #12]
}
 800c220:	bf00      	nop
 800c222:	e7fe      	b.n	800c222 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800c224:	693b      	ldr	r3, [r7, #16]
 800c226:	681b      	ldr	r3, [r3, #0]
 800c228:	2b00      	cmp	r3, #0
 800c22a:	d00a      	beq.n	800c242 <vPortFree+0x62>
	__asm volatile
 800c22c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c230:	f383 8811 	msr	BASEPRI, r3
 800c234:	f3bf 8f6f 	isb	sy
 800c238:	f3bf 8f4f 	dsb	sy
 800c23c:	60bb      	str	r3, [r7, #8]
}
 800c23e:	bf00      	nop
 800c240:	e7fe      	b.n	800c240 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800c242:	693b      	ldr	r3, [r7, #16]
 800c244:	685a      	ldr	r2, [r3, #4]
 800c246:	4b11      	ldr	r3, [pc, #68]	; (800c28c <vPortFree+0xac>)
 800c248:	681b      	ldr	r3, [r3, #0]
 800c24a:	4013      	ands	r3, r2
 800c24c:	2b00      	cmp	r3, #0
 800c24e:	d019      	beq.n	800c284 <vPortFree+0xa4>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800c250:	693b      	ldr	r3, [r7, #16]
 800c252:	681b      	ldr	r3, [r3, #0]
 800c254:	2b00      	cmp	r3, #0
 800c256:	d115      	bne.n	800c284 <vPortFree+0xa4>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800c258:	693b      	ldr	r3, [r7, #16]
 800c25a:	685a      	ldr	r2, [r3, #4]
 800c25c:	4b0b      	ldr	r3, [pc, #44]	; (800c28c <vPortFree+0xac>)
 800c25e:	681b      	ldr	r3, [r3, #0]
 800c260:	43db      	mvns	r3, r3
 800c262:	401a      	ands	r2, r3
 800c264:	693b      	ldr	r3, [r7, #16]
 800c266:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800c268:	f7fe fc78 	bl	800ab5c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800c26c:	693b      	ldr	r3, [r7, #16]
 800c26e:	685a      	ldr	r2, [r3, #4]
 800c270:	4b07      	ldr	r3, [pc, #28]	; (800c290 <vPortFree+0xb0>)
 800c272:	681b      	ldr	r3, [r3, #0]
 800c274:	4413      	add	r3, r2
 800c276:	4a06      	ldr	r2, [pc, #24]	; (800c290 <vPortFree+0xb0>)
 800c278:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800c27a:	6938      	ldr	r0, [r7, #16]
 800c27c:	f000 f86c 	bl	800c358 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800c280:	f7fe fc7a 	bl	800ab78 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800c284:	bf00      	nop
 800c286:	3718      	adds	r7, #24
 800c288:	46bd      	mov	sp, r7
 800c28a:	bd80      	pop	{r7, pc}
 800c28c:	200081e8 	.word	0x200081e8
 800c290:	200081e0 	.word	0x200081e0

0800c294 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800c294:	b480      	push	{r7}
 800c296:	b085      	sub	sp, #20
 800c298:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800c29a:	f44f 43f0 	mov.w	r3, #30720	; 0x7800
 800c29e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800c2a0:	4b27      	ldr	r3, [pc, #156]	; (800c340 <prvHeapInit+0xac>)
 800c2a2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800c2a4:	68fb      	ldr	r3, [r7, #12]
 800c2a6:	f003 0307 	and.w	r3, r3, #7
 800c2aa:	2b00      	cmp	r3, #0
 800c2ac:	d00c      	beq.n	800c2c8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800c2ae:	68fb      	ldr	r3, [r7, #12]
 800c2b0:	3307      	adds	r3, #7
 800c2b2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c2b4:	68fb      	ldr	r3, [r7, #12]
 800c2b6:	f023 0307 	bic.w	r3, r3, #7
 800c2ba:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800c2bc:	68ba      	ldr	r2, [r7, #8]
 800c2be:	68fb      	ldr	r3, [r7, #12]
 800c2c0:	1ad3      	subs	r3, r2, r3
 800c2c2:	4a1f      	ldr	r2, [pc, #124]	; (800c340 <prvHeapInit+0xac>)
 800c2c4:	4413      	add	r3, r2
 800c2c6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800c2c8:	68fb      	ldr	r3, [r7, #12]
 800c2ca:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800c2cc:	4a1d      	ldr	r2, [pc, #116]	; (800c344 <prvHeapInit+0xb0>)
 800c2ce:	687b      	ldr	r3, [r7, #4]
 800c2d0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800c2d2:	4b1c      	ldr	r3, [pc, #112]	; (800c344 <prvHeapInit+0xb0>)
 800c2d4:	2200      	movs	r2, #0
 800c2d6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800c2d8:	687b      	ldr	r3, [r7, #4]
 800c2da:	68ba      	ldr	r2, [r7, #8]
 800c2dc:	4413      	add	r3, r2
 800c2de:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800c2e0:	2208      	movs	r2, #8
 800c2e2:	68fb      	ldr	r3, [r7, #12]
 800c2e4:	1a9b      	subs	r3, r3, r2
 800c2e6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c2e8:	68fb      	ldr	r3, [r7, #12]
 800c2ea:	f023 0307 	bic.w	r3, r3, #7
 800c2ee:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800c2f0:	68fb      	ldr	r3, [r7, #12]
 800c2f2:	4a15      	ldr	r2, [pc, #84]	; (800c348 <prvHeapInit+0xb4>)
 800c2f4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800c2f6:	4b14      	ldr	r3, [pc, #80]	; (800c348 <prvHeapInit+0xb4>)
 800c2f8:	681b      	ldr	r3, [r3, #0]
 800c2fa:	2200      	movs	r2, #0
 800c2fc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800c2fe:	4b12      	ldr	r3, [pc, #72]	; (800c348 <prvHeapInit+0xb4>)
 800c300:	681b      	ldr	r3, [r3, #0]
 800c302:	2200      	movs	r2, #0
 800c304:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800c306:	687b      	ldr	r3, [r7, #4]
 800c308:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800c30a:	683b      	ldr	r3, [r7, #0]
 800c30c:	68fa      	ldr	r2, [r7, #12]
 800c30e:	1ad2      	subs	r2, r2, r3
 800c310:	683b      	ldr	r3, [r7, #0]
 800c312:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800c314:	4b0c      	ldr	r3, [pc, #48]	; (800c348 <prvHeapInit+0xb4>)
 800c316:	681a      	ldr	r2, [r3, #0]
 800c318:	683b      	ldr	r3, [r7, #0]
 800c31a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c31c:	683b      	ldr	r3, [r7, #0]
 800c31e:	685b      	ldr	r3, [r3, #4]
 800c320:	4a0a      	ldr	r2, [pc, #40]	; (800c34c <prvHeapInit+0xb8>)
 800c322:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c324:	683b      	ldr	r3, [r7, #0]
 800c326:	685b      	ldr	r3, [r3, #4]
 800c328:	4a09      	ldr	r2, [pc, #36]	; (800c350 <prvHeapInit+0xbc>)
 800c32a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800c32c:	4b09      	ldr	r3, [pc, #36]	; (800c354 <prvHeapInit+0xc0>)
 800c32e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800c332:	601a      	str	r2, [r3, #0]
}
 800c334:	bf00      	nop
 800c336:	3714      	adds	r7, #20
 800c338:	46bd      	mov	sp, r7
 800c33a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c33e:	4770      	bx	lr
 800c340:	200009d4 	.word	0x200009d4
 800c344:	200081d4 	.word	0x200081d4
 800c348:	200081dc 	.word	0x200081dc
 800c34c:	200081e4 	.word	0x200081e4
 800c350:	200081e0 	.word	0x200081e0
 800c354:	200081e8 	.word	0x200081e8

0800c358 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800c358:	b480      	push	{r7}
 800c35a:	b085      	sub	sp, #20
 800c35c:	af00      	add	r7, sp, #0
 800c35e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800c360:	4b28      	ldr	r3, [pc, #160]	; (800c404 <prvInsertBlockIntoFreeList+0xac>)
 800c362:	60fb      	str	r3, [r7, #12]
 800c364:	e002      	b.n	800c36c <prvInsertBlockIntoFreeList+0x14>
 800c366:	68fb      	ldr	r3, [r7, #12]
 800c368:	681b      	ldr	r3, [r3, #0]
 800c36a:	60fb      	str	r3, [r7, #12]
 800c36c:	68fb      	ldr	r3, [r7, #12]
 800c36e:	681b      	ldr	r3, [r3, #0]
 800c370:	687a      	ldr	r2, [r7, #4]
 800c372:	429a      	cmp	r2, r3
 800c374:	d8f7      	bhi.n	800c366 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800c376:	68fb      	ldr	r3, [r7, #12]
 800c378:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800c37a:	68fb      	ldr	r3, [r7, #12]
 800c37c:	685b      	ldr	r3, [r3, #4]
 800c37e:	68ba      	ldr	r2, [r7, #8]
 800c380:	4413      	add	r3, r2
 800c382:	687a      	ldr	r2, [r7, #4]
 800c384:	429a      	cmp	r2, r3
 800c386:	d108      	bne.n	800c39a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800c388:	68fb      	ldr	r3, [r7, #12]
 800c38a:	685a      	ldr	r2, [r3, #4]
 800c38c:	687b      	ldr	r3, [r7, #4]
 800c38e:	685b      	ldr	r3, [r3, #4]
 800c390:	441a      	add	r2, r3
 800c392:	68fb      	ldr	r3, [r7, #12]
 800c394:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800c396:	68fb      	ldr	r3, [r7, #12]
 800c398:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800c39a:	687b      	ldr	r3, [r7, #4]
 800c39c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800c39e:	687b      	ldr	r3, [r7, #4]
 800c3a0:	685b      	ldr	r3, [r3, #4]
 800c3a2:	68ba      	ldr	r2, [r7, #8]
 800c3a4:	441a      	add	r2, r3
 800c3a6:	68fb      	ldr	r3, [r7, #12]
 800c3a8:	681b      	ldr	r3, [r3, #0]
 800c3aa:	429a      	cmp	r2, r3
 800c3ac:	d118      	bne.n	800c3e0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800c3ae:	68fb      	ldr	r3, [r7, #12]
 800c3b0:	681a      	ldr	r2, [r3, #0]
 800c3b2:	4b15      	ldr	r3, [pc, #84]	; (800c408 <prvInsertBlockIntoFreeList+0xb0>)
 800c3b4:	681b      	ldr	r3, [r3, #0]
 800c3b6:	429a      	cmp	r2, r3
 800c3b8:	d00d      	beq.n	800c3d6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800c3ba:	687b      	ldr	r3, [r7, #4]
 800c3bc:	685a      	ldr	r2, [r3, #4]
 800c3be:	68fb      	ldr	r3, [r7, #12]
 800c3c0:	681b      	ldr	r3, [r3, #0]
 800c3c2:	685b      	ldr	r3, [r3, #4]
 800c3c4:	441a      	add	r2, r3
 800c3c6:	687b      	ldr	r3, [r7, #4]
 800c3c8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800c3ca:	68fb      	ldr	r3, [r7, #12]
 800c3cc:	681b      	ldr	r3, [r3, #0]
 800c3ce:	681a      	ldr	r2, [r3, #0]
 800c3d0:	687b      	ldr	r3, [r7, #4]
 800c3d2:	601a      	str	r2, [r3, #0]
 800c3d4:	e008      	b.n	800c3e8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800c3d6:	4b0c      	ldr	r3, [pc, #48]	; (800c408 <prvInsertBlockIntoFreeList+0xb0>)
 800c3d8:	681a      	ldr	r2, [r3, #0]
 800c3da:	687b      	ldr	r3, [r7, #4]
 800c3dc:	601a      	str	r2, [r3, #0]
 800c3de:	e003      	b.n	800c3e8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800c3e0:	68fb      	ldr	r3, [r7, #12]
 800c3e2:	681a      	ldr	r2, [r3, #0]
 800c3e4:	687b      	ldr	r3, [r7, #4]
 800c3e6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800c3e8:	68fa      	ldr	r2, [r7, #12]
 800c3ea:	687b      	ldr	r3, [r7, #4]
 800c3ec:	429a      	cmp	r2, r3
 800c3ee:	d002      	beq.n	800c3f6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800c3f0:	68fb      	ldr	r3, [r7, #12]
 800c3f2:	687a      	ldr	r2, [r7, #4]
 800c3f4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c3f6:	bf00      	nop
 800c3f8:	3714      	adds	r7, #20
 800c3fa:	46bd      	mov	sp, r7
 800c3fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c400:	4770      	bx	lr
 800c402:	bf00      	nop
 800c404:	200081d4 	.word	0x200081d4
 800c408:	200081dc 	.word	0x200081dc

0800c40c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800c40c:	f8df d034 	ldr.w	sp, [pc, #52]	; 800c444 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800c410:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800c412:	e003      	b.n	800c41c <LoopCopyDataInit>

0800c414 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800c414:	4b0c      	ldr	r3, [pc, #48]	; (800c448 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800c416:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800c418:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800c41a:	3104      	adds	r1, #4

0800c41c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800c41c:	480b      	ldr	r0, [pc, #44]	; (800c44c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800c41e:	4b0c      	ldr	r3, [pc, #48]	; (800c450 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800c420:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800c422:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800c424:	d3f6      	bcc.n	800c414 <CopyDataInit>
  ldr  r2, =_sbss
 800c426:	4a0b      	ldr	r2, [pc, #44]	; (800c454 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800c428:	e002      	b.n	800c430 <LoopFillZerobss>

0800c42a <FillZerobss>:

/* Zero fill the bss segment. */  
 FillZerobss:
  movs  r3, #0
 800c42a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800c42c:	f842 3b04 	str.w	r3, [r2], #4

0800c430 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800c430:	4b09      	ldr	r3, [pc, #36]	; (800c458 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800c432:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800c434:	d3f9      	bcc.n	800c42a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800c436:	f7fd f94d 	bl	80096d4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800c43a:	f000 f817 	bl	800c46c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800c43e:	f7f6 fc77 	bl	8002d30 <main>
  bx  lr    
 800c442:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800c444:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 800c448:	0800f91c 	.word	0x0800f91c
  ldr  r0, =_sdata
 800c44c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800c450:	200001ec 	.word	0x200001ec
  ldr  r2, =_sbss
 800c454:	200001ec 	.word	0x200001ec
  ldr  r3, = _ebss
 800c458:	20008200 	.word	0x20008200

0800c45c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800c45c:	e7fe      	b.n	800c45c <ADC_IRQHandler>
	...

0800c460 <__errno>:
 800c460:	4b01      	ldr	r3, [pc, #4]	; (800c468 <__errno+0x8>)
 800c462:	6818      	ldr	r0, [r3, #0]
 800c464:	4770      	bx	lr
 800c466:	bf00      	nop
 800c468:	2000001c 	.word	0x2000001c

0800c46c <__libc_init_array>:
 800c46c:	b570      	push	{r4, r5, r6, lr}
 800c46e:	4d0d      	ldr	r5, [pc, #52]	; (800c4a4 <__libc_init_array+0x38>)
 800c470:	4c0d      	ldr	r4, [pc, #52]	; (800c4a8 <__libc_init_array+0x3c>)
 800c472:	1b64      	subs	r4, r4, r5
 800c474:	10a4      	asrs	r4, r4, #2
 800c476:	2600      	movs	r6, #0
 800c478:	42a6      	cmp	r6, r4
 800c47a:	d109      	bne.n	800c490 <__libc_init_array+0x24>
 800c47c:	4d0b      	ldr	r5, [pc, #44]	; (800c4ac <__libc_init_array+0x40>)
 800c47e:	4c0c      	ldr	r4, [pc, #48]	; (800c4b0 <__libc_init_array+0x44>)
 800c480:	f002 ff6c 	bl	800f35c <_init>
 800c484:	1b64      	subs	r4, r4, r5
 800c486:	10a4      	asrs	r4, r4, #2
 800c488:	2600      	movs	r6, #0
 800c48a:	42a6      	cmp	r6, r4
 800c48c:	d105      	bne.n	800c49a <__libc_init_array+0x2e>
 800c48e:	bd70      	pop	{r4, r5, r6, pc}
 800c490:	f855 3b04 	ldr.w	r3, [r5], #4
 800c494:	4798      	blx	r3
 800c496:	3601      	adds	r6, #1
 800c498:	e7ee      	b.n	800c478 <__libc_init_array+0xc>
 800c49a:	f855 3b04 	ldr.w	r3, [r5], #4
 800c49e:	4798      	blx	r3
 800c4a0:	3601      	adds	r6, #1
 800c4a2:	e7f2      	b.n	800c48a <__libc_init_array+0x1e>
 800c4a4:	0800f914 	.word	0x0800f914
 800c4a8:	0800f914 	.word	0x0800f914
 800c4ac:	0800f914 	.word	0x0800f914
 800c4b0:	0800f918 	.word	0x0800f918

0800c4b4 <malloc>:
 800c4b4:	4b02      	ldr	r3, [pc, #8]	; (800c4c0 <malloc+0xc>)
 800c4b6:	4601      	mov	r1, r0
 800c4b8:	6818      	ldr	r0, [r3, #0]
 800c4ba:	f000 b88d 	b.w	800c5d8 <_malloc_r>
 800c4be:	bf00      	nop
 800c4c0:	2000001c 	.word	0x2000001c

0800c4c4 <free>:
 800c4c4:	4b02      	ldr	r3, [pc, #8]	; (800c4d0 <free+0xc>)
 800c4c6:	4601      	mov	r1, r0
 800c4c8:	6818      	ldr	r0, [r3, #0]
 800c4ca:	f000 b819 	b.w	800c500 <_free_r>
 800c4ce:	bf00      	nop
 800c4d0:	2000001c 	.word	0x2000001c

0800c4d4 <memcpy>:
 800c4d4:	440a      	add	r2, r1
 800c4d6:	4291      	cmp	r1, r2
 800c4d8:	f100 33ff 	add.w	r3, r0, #4294967295
 800c4dc:	d100      	bne.n	800c4e0 <memcpy+0xc>
 800c4de:	4770      	bx	lr
 800c4e0:	b510      	push	{r4, lr}
 800c4e2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c4e6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c4ea:	4291      	cmp	r1, r2
 800c4ec:	d1f9      	bne.n	800c4e2 <memcpy+0xe>
 800c4ee:	bd10      	pop	{r4, pc}

0800c4f0 <memset>:
 800c4f0:	4402      	add	r2, r0
 800c4f2:	4603      	mov	r3, r0
 800c4f4:	4293      	cmp	r3, r2
 800c4f6:	d100      	bne.n	800c4fa <memset+0xa>
 800c4f8:	4770      	bx	lr
 800c4fa:	f803 1b01 	strb.w	r1, [r3], #1
 800c4fe:	e7f9      	b.n	800c4f4 <memset+0x4>

0800c500 <_free_r>:
 800c500:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c502:	2900      	cmp	r1, #0
 800c504:	d044      	beq.n	800c590 <_free_r+0x90>
 800c506:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c50a:	9001      	str	r0, [sp, #4]
 800c50c:	2b00      	cmp	r3, #0
 800c50e:	f1a1 0404 	sub.w	r4, r1, #4
 800c512:	bfb8      	it	lt
 800c514:	18e4      	addlt	r4, r4, r3
 800c516:	f001 fc05 	bl	800dd24 <__malloc_lock>
 800c51a:	4a1e      	ldr	r2, [pc, #120]	; (800c594 <_free_r+0x94>)
 800c51c:	9801      	ldr	r0, [sp, #4]
 800c51e:	6813      	ldr	r3, [r2, #0]
 800c520:	b933      	cbnz	r3, 800c530 <_free_r+0x30>
 800c522:	6063      	str	r3, [r4, #4]
 800c524:	6014      	str	r4, [r2, #0]
 800c526:	b003      	add	sp, #12
 800c528:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c52c:	f001 bc00 	b.w	800dd30 <__malloc_unlock>
 800c530:	42a3      	cmp	r3, r4
 800c532:	d908      	bls.n	800c546 <_free_r+0x46>
 800c534:	6825      	ldr	r5, [r4, #0]
 800c536:	1961      	adds	r1, r4, r5
 800c538:	428b      	cmp	r3, r1
 800c53a:	bf01      	itttt	eq
 800c53c:	6819      	ldreq	r1, [r3, #0]
 800c53e:	685b      	ldreq	r3, [r3, #4]
 800c540:	1949      	addeq	r1, r1, r5
 800c542:	6021      	streq	r1, [r4, #0]
 800c544:	e7ed      	b.n	800c522 <_free_r+0x22>
 800c546:	461a      	mov	r2, r3
 800c548:	685b      	ldr	r3, [r3, #4]
 800c54a:	b10b      	cbz	r3, 800c550 <_free_r+0x50>
 800c54c:	42a3      	cmp	r3, r4
 800c54e:	d9fa      	bls.n	800c546 <_free_r+0x46>
 800c550:	6811      	ldr	r1, [r2, #0]
 800c552:	1855      	adds	r5, r2, r1
 800c554:	42a5      	cmp	r5, r4
 800c556:	d10b      	bne.n	800c570 <_free_r+0x70>
 800c558:	6824      	ldr	r4, [r4, #0]
 800c55a:	4421      	add	r1, r4
 800c55c:	1854      	adds	r4, r2, r1
 800c55e:	42a3      	cmp	r3, r4
 800c560:	6011      	str	r1, [r2, #0]
 800c562:	d1e0      	bne.n	800c526 <_free_r+0x26>
 800c564:	681c      	ldr	r4, [r3, #0]
 800c566:	685b      	ldr	r3, [r3, #4]
 800c568:	6053      	str	r3, [r2, #4]
 800c56a:	4421      	add	r1, r4
 800c56c:	6011      	str	r1, [r2, #0]
 800c56e:	e7da      	b.n	800c526 <_free_r+0x26>
 800c570:	d902      	bls.n	800c578 <_free_r+0x78>
 800c572:	230c      	movs	r3, #12
 800c574:	6003      	str	r3, [r0, #0]
 800c576:	e7d6      	b.n	800c526 <_free_r+0x26>
 800c578:	6825      	ldr	r5, [r4, #0]
 800c57a:	1961      	adds	r1, r4, r5
 800c57c:	428b      	cmp	r3, r1
 800c57e:	bf04      	itt	eq
 800c580:	6819      	ldreq	r1, [r3, #0]
 800c582:	685b      	ldreq	r3, [r3, #4]
 800c584:	6063      	str	r3, [r4, #4]
 800c586:	bf04      	itt	eq
 800c588:	1949      	addeq	r1, r1, r5
 800c58a:	6021      	streq	r1, [r4, #0]
 800c58c:	6054      	str	r4, [r2, #4]
 800c58e:	e7ca      	b.n	800c526 <_free_r+0x26>
 800c590:	b003      	add	sp, #12
 800c592:	bd30      	pop	{r4, r5, pc}
 800c594:	200081ec 	.word	0x200081ec

0800c598 <sbrk_aligned>:
 800c598:	b570      	push	{r4, r5, r6, lr}
 800c59a:	4e0e      	ldr	r6, [pc, #56]	; (800c5d4 <sbrk_aligned+0x3c>)
 800c59c:	460c      	mov	r4, r1
 800c59e:	6831      	ldr	r1, [r6, #0]
 800c5a0:	4605      	mov	r5, r0
 800c5a2:	b911      	cbnz	r1, 800c5aa <sbrk_aligned+0x12>
 800c5a4:	f000 fcf6 	bl	800cf94 <_sbrk_r>
 800c5a8:	6030      	str	r0, [r6, #0]
 800c5aa:	4621      	mov	r1, r4
 800c5ac:	4628      	mov	r0, r5
 800c5ae:	f000 fcf1 	bl	800cf94 <_sbrk_r>
 800c5b2:	1c43      	adds	r3, r0, #1
 800c5b4:	d00a      	beq.n	800c5cc <sbrk_aligned+0x34>
 800c5b6:	1cc4      	adds	r4, r0, #3
 800c5b8:	f024 0403 	bic.w	r4, r4, #3
 800c5bc:	42a0      	cmp	r0, r4
 800c5be:	d007      	beq.n	800c5d0 <sbrk_aligned+0x38>
 800c5c0:	1a21      	subs	r1, r4, r0
 800c5c2:	4628      	mov	r0, r5
 800c5c4:	f000 fce6 	bl	800cf94 <_sbrk_r>
 800c5c8:	3001      	adds	r0, #1
 800c5ca:	d101      	bne.n	800c5d0 <sbrk_aligned+0x38>
 800c5cc:	f04f 34ff 	mov.w	r4, #4294967295
 800c5d0:	4620      	mov	r0, r4
 800c5d2:	bd70      	pop	{r4, r5, r6, pc}
 800c5d4:	200081f0 	.word	0x200081f0

0800c5d8 <_malloc_r>:
 800c5d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c5dc:	1ccd      	adds	r5, r1, #3
 800c5de:	f025 0503 	bic.w	r5, r5, #3
 800c5e2:	3508      	adds	r5, #8
 800c5e4:	2d0c      	cmp	r5, #12
 800c5e6:	bf38      	it	cc
 800c5e8:	250c      	movcc	r5, #12
 800c5ea:	2d00      	cmp	r5, #0
 800c5ec:	4607      	mov	r7, r0
 800c5ee:	db01      	blt.n	800c5f4 <_malloc_r+0x1c>
 800c5f0:	42a9      	cmp	r1, r5
 800c5f2:	d905      	bls.n	800c600 <_malloc_r+0x28>
 800c5f4:	230c      	movs	r3, #12
 800c5f6:	603b      	str	r3, [r7, #0]
 800c5f8:	2600      	movs	r6, #0
 800c5fa:	4630      	mov	r0, r6
 800c5fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c600:	4e2e      	ldr	r6, [pc, #184]	; (800c6bc <_malloc_r+0xe4>)
 800c602:	f001 fb8f 	bl	800dd24 <__malloc_lock>
 800c606:	6833      	ldr	r3, [r6, #0]
 800c608:	461c      	mov	r4, r3
 800c60a:	bb34      	cbnz	r4, 800c65a <_malloc_r+0x82>
 800c60c:	4629      	mov	r1, r5
 800c60e:	4638      	mov	r0, r7
 800c610:	f7ff ffc2 	bl	800c598 <sbrk_aligned>
 800c614:	1c43      	adds	r3, r0, #1
 800c616:	4604      	mov	r4, r0
 800c618:	d14d      	bne.n	800c6b6 <_malloc_r+0xde>
 800c61a:	6834      	ldr	r4, [r6, #0]
 800c61c:	4626      	mov	r6, r4
 800c61e:	2e00      	cmp	r6, #0
 800c620:	d140      	bne.n	800c6a4 <_malloc_r+0xcc>
 800c622:	6823      	ldr	r3, [r4, #0]
 800c624:	4631      	mov	r1, r6
 800c626:	4638      	mov	r0, r7
 800c628:	eb04 0803 	add.w	r8, r4, r3
 800c62c:	f000 fcb2 	bl	800cf94 <_sbrk_r>
 800c630:	4580      	cmp	r8, r0
 800c632:	d13a      	bne.n	800c6aa <_malloc_r+0xd2>
 800c634:	6821      	ldr	r1, [r4, #0]
 800c636:	3503      	adds	r5, #3
 800c638:	1a6d      	subs	r5, r5, r1
 800c63a:	f025 0503 	bic.w	r5, r5, #3
 800c63e:	3508      	adds	r5, #8
 800c640:	2d0c      	cmp	r5, #12
 800c642:	bf38      	it	cc
 800c644:	250c      	movcc	r5, #12
 800c646:	4629      	mov	r1, r5
 800c648:	4638      	mov	r0, r7
 800c64a:	f7ff ffa5 	bl	800c598 <sbrk_aligned>
 800c64e:	3001      	adds	r0, #1
 800c650:	d02b      	beq.n	800c6aa <_malloc_r+0xd2>
 800c652:	6823      	ldr	r3, [r4, #0]
 800c654:	442b      	add	r3, r5
 800c656:	6023      	str	r3, [r4, #0]
 800c658:	e00e      	b.n	800c678 <_malloc_r+0xa0>
 800c65a:	6822      	ldr	r2, [r4, #0]
 800c65c:	1b52      	subs	r2, r2, r5
 800c65e:	d41e      	bmi.n	800c69e <_malloc_r+0xc6>
 800c660:	2a0b      	cmp	r2, #11
 800c662:	d916      	bls.n	800c692 <_malloc_r+0xba>
 800c664:	1961      	adds	r1, r4, r5
 800c666:	42a3      	cmp	r3, r4
 800c668:	6025      	str	r5, [r4, #0]
 800c66a:	bf18      	it	ne
 800c66c:	6059      	strne	r1, [r3, #4]
 800c66e:	6863      	ldr	r3, [r4, #4]
 800c670:	bf08      	it	eq
 800c672:	6031      	streq	r1, [r6, #0]
 800c674:	5162      	str	r2, [r4, r5]
 800c676:	604b      	str	r3, [r1, #4]
 800c678:	4638      	mov	r0, r7
 800c67a:	f104 060b 	add.w	r6, r4, #11
 800c67e:	f001 fb57 	bl	800dd30 <__malloc_unlock>
 800c682:	f026 0607 	bic.w	r6, r6, #7
 800c686:	1d23      	adds	r3, r4, #4
 800c688:	1af2      	subs	r2, r6, r3
 800c68a:	d0b6      	beq.n	800c5fa <_malloc_r+0x22>
 800c68c:	1b9b      	subs	r3, r3, r6
 800c68e:	50a3      	str	r3, [r4, r2]
 800c690:	e7b3      	b.n	800c5fa <_malloc_r+0x22>
 800c692:	6862      	ldr	r2, [r4, #4]
 800c694:	42a3      	cmp	r3, r4
 800c696:	bf0c      	ite	eq
 800c698:	6032      	streq	r2, [r6, #0]
 800c69a:	605a      	strne	r2, [r3, #4]
 800c69c:	e7ec      	b.n	800c678 <_malloc_r+0xa0>
 800c69e:	4623      	mov	r3, r4
 800c6a0:	6864      	ldr	r4, [r4, #4]
 800c6a2:	e7b2      	b.n	800c60a <_malloc_r+0x32>
 800c6a4:	4634      	mov	r4, r6
 800c6a6:	6876      	ldr	r6, [r6, #4]
 800c6a8:	e7b9      	b.n	800c61e <_malloc_r+0x46>
 800c6aa:	230c      	movs	r3, #12
 800c6ac:	603b      	str	r3, [r7, #0]
 800c6ae:	4638      	mov	r0, r7
 800c6b0:	f001 fb3e 	bl	800dd30 <__malloc_unlock>
 800c6b4:	e7a1      	b.n	800c5fa <_malloc_r+0x22>
 800c6b6:	6025      	str	r5, [r4, #0]
 800c6b8:	e7de      	b.n	800c678 <_malloc_r+0xa0>
 800c6ba:	bf00      	nop
 800c6bc:	200081ec 	.word	0x200081ec

0800c6c0 <__cvt>:
 800c6c0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c6c4:	ec55 4b10 	vmov	r4, r5, d0
 800c6c8:	2d00      	cmp	r5, #0
 800c6ca:	460e      	mov	r6, r1
 800c6cc:	4619      	mov	r1, r3
 800c6ce:	462b      	mov	r3, r5
 800c6d0:	bfbb      	ittet	lt
 800c6d2:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800c6d6:	461d      	movlt	r5, r3
 800c6d8:	2300      	movge	r3, #0
 800c6da:	232d      	movlt	r3, #45	; 0x2d
 800c6dc:	700b      	strb	r3, [r1, #0]
 800c6de:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c6e0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800c6e4:	4691      	mov	r9, r2
 800c6e6:	f023 0820 	bic.w	r8, r3, #32
 800c6ea:	bfbc      	itt	lt
 800c6ec:	4622      	movlt	r2, r4
 800c6ee:	4614      	movlt	r4, r2
 800c6f0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800c6f4:	d005      	beq.n	800c702 <__cvt+0x42>
 800c6f6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800c6fa:	d100      	bne.n	800c6fe <__cvt+0x3e>
 800c6fc:	3601      	adds	r6, #1
 800c6fe:	2102      	movs	r1, #2
 800c700:	e000      	b.n	800c704 <__cvt+0x44>
 800c702:	2103      	movs	r1, #3
 800c704:	ab03      	add	r3, sp, #12
 800c706:	9301      	str	r3, [sp, #4]
 800c708:	ab02      	add	r3, sp, #8
 800c70a:	9300      	str	r3, [sp, #0]
 800c70c:	ec45 4b10 	vmov	d0, r4, r5
 800c710:	4653      	mov	r3, sl
 800c712:	4632      	mov	r2, r6
 800c714:	f000 fd14 	bl	800d140 <_dtoa_r>
 800c718:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800c71c:	4607      	mov	r7, r0
 800c71e:	d102      	bne.n	800c726 <__cvt+0x66>
 800c720:	f019 0f01 	tst.w	r9, #1
 800c724:	d022      	beq.n	800c76c <__cvt+0xac>
 800c726:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800c72a:	eb07 0906 	add.w	r9, r7, r6
 800c72e:	d110      	bne.n	800c752 <__cvt+0x92>
 800c730:	783b      	ldrb	r3, [r7, #0]
 800c732:	2b30      	cmp	r3, #48	; 0x30
 800c734:	d10a      	bne.n	800c74c <__cvt+0x8c>
 800c736:	2200      	movs	r2, #0
 800c738:	2300      	movs	r3, #0
 800c73a:	4620      	mov	r0, r4
 800c73c:	4629      	mov	r1, r5
 800c73e:	f7f4 f9d3 	bl	8000ae8 <__aeabi_dcmpeq>
 800c742:	b918      	cbnz	r0, 800c74c <__cvt+0x8c>
 800c744:	f1c6 0601 	rsb	r6, r6, #1
 800c748:	f8ca 6000 	str.w	r6, [sl]
 800c74c:	f8da 3000 	ldr.w	r3, [sl]
 800c750:	4499      	add	r9, r3
 800c752:	2200      	movs	r2, #0
 800c754:	2300      	movs	r3, #0
 800c756:	4620      	mov	r0, r4
 800c758:	4629      	mov	r1, r5
 800c75a:	f7f4 f9c5 	bl	8000ae8 <__aeabi_dcmpeq>
 800c75e:	b108      	cbz	r0, 800c764 <__cvt+0xa4>
 800c760:	f8cd 900c 	str.w	r9, [sp, #12]
 800c764:	2230      	movs	r2, #48	; 0x30
 800c766:	9b03      	ldr	r3, [sp, #12]
 800c768:	454b      	cmp	r3, r9
 800c76a:	d307      	bcc.n	800c77c <__cvt+0xbc>
 800c76c:	9b03      	ldr	r3, [sp, #12]
 800c76e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c770:	1bdb      	subs	r3, r3, r7
 800c772:	4638      	mov	r0, r7
 800c774:	6013      	str	r3, [r2, #0]
 800c776:	b004      	add	sp, #16
 800c778:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c77c:	1c59      	adds	r1, r3, #1
 800c77e:	9103      	str	r1, [sp, #12]
 800c780:	701a      	strb	r2, [r3, #0]
 800c782:	e7f0      	b.n	800c766 <__cvt+0xa6>

0800c784 <__exponent>:
 800c784:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c786:	4603      	mov	r3, r0
 800c788:	2900      	cmp	r1, #0
 800c78a:	bfb8      	it	lt
 800c78c:	4249      	neglt	r1, r1
 800c78e:	f803 2b02 	strb.w	r2, [r3], #2
 800c792:	bfb4      	ite	lt
 800c794:	222d      	movlt	r2, #45	; 0x2d
 800c796:	222b      	movge	r2, #43	; 0x2b
 800c798:	2909      	cmp	r1, #9
 800c79a:	7042      	strb	r2, [r0, #1]
 800c79c:	dd2a      	ble.n	800c7f4 <__exponent+0x70>
 800c79e:	f10d 0407 	add.w	r4, sp, #7
 800c7a2:	46a4      	mov	ip, r4
 800c7a4:	270a      	movs	r7, #10
 800c7a6:	46a6      	mov	lr, r4
 800c7a8:	460a      	mov	r2, r1
 800c7aa:	fb91 f6f7 	sdiv	r6, r1, r7
 800c7ae:	fb07 1516 	mls	r5, r7, r6, r1
 800c7b2:	3530      	adds	r5, #48	; 0x30
 800c7b4:	2a63      	cmp	r2, #99	; 0x63
 800c7b6:	f104 34ff 	add.w	r4, r4, #4294967295
 800c7ba:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800c7be:	4631      	mov	r1, r6
 800c7c0:	dcf1      	bgt.n	800c7a6 <__exponent+0x22>
 800c7c2:	3130      	adds	r1, #48	; 0x30
 800c7c4:	f1ae 0502 	sub.w	r5, lr, #2
 800c7c8:	f804 1c01 	strb.w	r1, [r4, #-1]
 800c7cc:	1c44      	adds	r4, r0, #1
 800c7ce:	4629      	mov	r1, r5
 800c7d0:	4561      	cmp	r1, ip
 800c7d2:	d30a      	bcc.n	800c7ea <__exponent+0x66>
 800c7d4:	f10d 0209 	add.w	r2, sp, #9
 800c7d8:	eba2 020e 	sub.w	r2, r2, lr
 800c7dc:	4565      	cmp	r5, ip
 800c7de:	bf88      	it	hi
 800c7e0:	2200      	movhi	r2, #0
 800c7e2:	4413      	add	r3, r2
 800c7e4:	1a18      	subs	r0, r3, r0
 800c7e6:	b003      	add	sp, #12
 800c7e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c7ea:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c7ee:	f804 2f01 	strb.w	r2, [r4, #1]!
 800c7f2:	e7ed      	b.n	800c7d0 <__exponent+0x4c>
 800c7f4:	2330      	movs	r3, #48	; 0x30
 800c7f6:	3130      	adds	r1, #48	; 0x30
 800c7f8:	7083      	strb	r3, [r0, #2]
 800c7fa:	70c1      	strb	r1, [r0, #3]
 800c7fc:	1d03      	adds	r3, r0, #4
 800c7fe:	e7f1      	b.n	800c7e4 <__exponent+0x60>

0800c800 <_printf_float>:
 800c800:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c804:	ed2d 8b02 	vpush	{d8}
 800c808:	b08d      	sub	sp, #52	; 0x34
 800c80a:	460c      	mov	r4, r1
 800c80c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800c810:	4616      	mov	r6, r2
 800c812:	461f      	mov	r7, r3
 800c814:	4605      	mov	r5, r0
 800c816:	f001 fa81 	bl	800dd1c <_localeconv_r>
 800c81a:	f8d0 a000 	ldr.w	sl, [r0]
 800c81e:	4650      	mov	r0, sl
 800c820:	f7f3 fce6 	bl	80001f0 <strlen>
 800c824:	2300      	movs	r3, #0
 800c826:	930a      	str	r3, [sp, #40]	; 0x28
 800c828:	6823      	ldr	r3, [r4, #0]
 800c82a:	9305      	str	r3, [sp, #20]
 800c82c:	f8d8 3000 	ldr.w	r3, [r8]
 800c830:	f894 b018 	ldrb.w	fp, [r4, #24]
 800c834:	3307      	adds	r3, #7
 800c836:	f023 0307 	bic.w	r3, r3, #7
 800c83a:	f103 0208 	add.w	r2, r3, #8
 800c83e:	f8c8 2000 	str.w	r2, [r8]
 800c842:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c846:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800c84a:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800c84e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800c852:	9307      	str	r3, [sp, #28]
 800c854:	f8cd 8018 	str.w	r8, [sp, #24]
 800c858:	ee08 0a10 	vmov	s16, r0
 800c85c:	4b9f      	ldr	r3, [pc, #636]	; (800cadc <_printf_float+0x2dc>)
 800c85e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c862:	f04f 32ff 	mov.w	r2, #4294967295
 800c866:	f7f4 f971 	bl	8000b4c <__aeabi_dcmpun>
 800c86a:	bb88      	cbnz	r0, 800c8d0 <_printf_float+0xd0>
 800c86c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c870:	4b9a      	ldr	r3, [pc, #616]	; (800cadc <_printf_float+0x2dc>)
 800c872:	f04f 32ff 	mov.w	r2, #4294967295
 800c876:	f7f4 f94b 	bl	8000b10 <__aeabi_dcmple>
 800c87a:	bb48      	cbnz	r0, 800c8d0 <_printf_float+0xd0>
 800c87c:	2200      	movs	r2, #0
 800c87e:	2300      	movs	r3, #0
 800c880:	4640      	mov	r0, r8
 800c882:	4649      	mov	r1, r9
 800c884:	f7f4 f93a 	bl	8000afc <__aeabi_dcmplt>
 800c888:	b110      	cbz	r0, 800c890 <_printf_float+0x90>
 800c88a:	232d      	movs	r3, #45	; 0x2d
 800c88c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c890:	4b93      	ldr	r3, [pc, #588]	; (800cae0 <_printf_float+0x2e0>)
 800c892:	4894      	ldr	r0, [pc, #592]	; (800cae4 <_printf_float+0x2e4>)
 800c894:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800c898:	bf94      	ite	ls
 800c89a:	4698      	movls	r8, r3
 800c89c:	4680      	movhi	r8, r0
 800c89e:	2303      	movs	r3, #3
 800c8a0:	6123      	str	r3, [r4, #16]
 800c8a2:	9b05      	ldr	r3, [sp, #20]
 800c8a4:	f023 0204 	bic.w	r2, r3, #4
 800c8a8:	6022      	str	r2, [r4, #0]
 800c8aa:	f04f 0900 	mov.w	r9, #0
 800c8ae:	9700      	str	r7, [sp, #0]
 800c8b0:	4633      	mov	r3, r6
 800c8b2:	aa0b      	add	r2, sp, #44	; 0x2c
 800c8b4:	4621      	mov	r1, r4
 800c8b6:	4628      	mov	r0, r5
 800c8b8:	f000 f9d8 	bl	800cc6c <_printf_common>
 800c8bc:	3001      	adds	r0, #1
 800c8be:	f040 8090 	bne.w	800c9e2 <_printf_float+0x1e2>
 800c8c2:	f04f 30ff 	mov.w	r0, #4294967295
 800c8c6:	b00d      	add	sp, #52	; 0x34
 800c8c8:	ecbd 8b02 	vpop	{d8}
 800c8cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c8d0:	4642      	mov	r2, r8
 800c8d2:	464b      	mov	r3, r9
 800c8d4:	4640      	mov	r0, r8
 800c8d6:	4649      	mov	r1, r9
 800c8d8:	f7f4 f938 	bl	8000b4c <__aeabi_dcmpun>
 800c8dc:	b140      	cbz	r0, 800c8f0 <_printf_float+0xf0>
 800c8de:	464b      	mov	r3, r9
 800c8e0:	2b00      	cmp	r3, #0
 800c8e2:	bfbc      	itt	lt
 800c8e4:	232d      	movlt	r3, #45	; 0x2d
 800c8e6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800c8ea:	487f      	ldr	r0, [pc, #508]	; (800cae8 <_printf_float+0x2e8>)
 800c8ec:	4b7f      	ldr	r3, [pc, #508]	; (800caec <_printf_float+0x2ec>)
 800c8ee:	e7d1      	b.n	800c894 <_printf_float+0x94>
 800c8f0:	6863      	ldr	r3, [r4, #4]
 800c8f2:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800c8f6:	9206      	str	r2, [sp, #24]
 800c8f8:	1c5a      	adds	r2, r3, #1
 800c8fa:	d13f      	bne.n	800c97c <_printf_float+0x17c>
 800c8fc:	2306      	movs	r3, #6
 800c8fe:	6063      	str	r3, [r4, #4]
 800c900:	9b05      	ldr	r3, [sp, #20]
 800c902:	6861      	ldr	r1, [r4, #4]
 800c904:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800c908:	2300      	movs	r3, #0
 800c90a:	9303      	str	r3, [sp, #12]
 800c90c:	ab0a      	add	r3, sp, #40	; 0x28
 800c90e:	e9cd b301 	strd	fp, r3, [sp, #4]
 800c912:	ab09      	add	r3, sp, #36	; 0x24
 800c914:	ec49 8b10 	vmov	d0, r8, r9
 800c918:	9300      	str	r3, [sp, #0]
 800c91a:	6022      	str	r2, [r4, #0]
 800c91c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800c920:	4628      	mov	r0, r5
 800c922:	f7ff fecd 	bl	800c6c0 <__cvt>
 800c926:	9b06      	ldr	r3, [sp, #24]
 800c928:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c92a:	2b47      	cmp	r3, #71	; 0x47
 800c92c:	4680      	mov	r8, r0
 800c92e:	d108      	bne.n	800c942 <_printf_float+0x142>
 800c930:	1cc8      	adds	r0, r1, #3
 800c932:	db02      	blt.n	800c93a <_printf_float+0x13a>
 800c934:	6863      	ldr	r3, [r4, #4]
 800c936:	4299      	cmp	r1, r3
 800c938:	dd41      	ble.n	800c9be <_printf_float+0x1be>
 800c93a:	f1ab 0b02 	sub.w	fp, fp, #2
 800c93e:	fa5f fb8b 	uxtb.w	fp, fp
 800c942:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800c946:	d820      	bhi.n	800c98a <_printf_float+0x18a>
 800c948:	3901      	subs	r1, #1
 800c94a:	465a      	mov	r2, fp
 800c94c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800c950:	9109      	str	r1, [sp, #36]	; 0x24
 800c952:	f7ff ff17 	bl	800c784 <__exponent>
 800c956:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c958:	1813      	adds	r3, r2, r0
 800c95a:	2a01      	cmp	r2, #1
 800c95c:	4681      	mov	r9, r0
 800c95e:	6123      	str	r3, [r4, #16]
 800c960:	dc02      	bgt.n	800c968 <_printf_float+0x168>
 800c962:	6822      	ldr	r2, [r4, #0]
 800c964:	07d2      	lsls	r2, r2, #31
 800c966:	d501      	bpl.n	800c96c <_printf_float+0x16c>
 800c968:	3301      	adds	r3, #1
 800c96a:	6123      	str	r3, [r4, #16]
 800c96c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800c970:	2b00      	cmp	r3, #0
 800c972:	d09c      	beq.n	800c8ae <_printf_float+0xae>
 800c974:	232d      	movs	r3, #45	; 0x2d
 800c976:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c97a:	e798      	b.n	800c8ae <_printf_float+0xae>
 800c97c:	9a06      	ldr	r2, [sp, #24]
 800c97e:	2a47      	cmp	r2, #71	; 0x47
 800c980:	d1be      	bne.n	800c900 <_printf_float+0x100>
 800c982:	2b00      	cmp	r3, #0
 800c984:	d1bc      	bne.n	800c900 <_printf_float+0x100>
 800c986:	2301      	movs	r3, #1
 800c988:	e7b9      	b.n	800c8fe <_printf_float+0xfe>
 800c98a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800c98e:	d118      	bne.n	800c9c2 <_printf_float+0x1c2>
 800c990:	2900      	cmp	r1, #0
 800c992:	6863      	ldr	r3, [r4, #4]
 800c994:	dd0b      	ble.n	800c9ae <_printf_float+0x1ae>
 800c996:	6121      	str	r1, [r4, #16]
 800c998:	b913      	cbnz	r3, 800c9a0 <_printf_float+0x1a0>
 800c99a:	6822      	ldr	r2, [r4, #0]
 800c99c:	07d0      	lsls	r0, r2, #31
 800c99e:	d502      	bpl.n	800c9a6 <_printf_float+0x1a6>
 800c9a0:	3301      	adds	r3, #1
 800c9a2:	440b      	add	r3, r1
 800c9a4:	6123      	str	r3, [r4, #16]
 800c9a6:	65a1      	str	r1, [r4, #88]	; 0x58
 800c9a8:	f04f 0900 	mov.w	r9, #0
 800c9ac:	e7de      	b.n	800c96c <_printf_float+0x16c>
 800c9ae:	b913      	cbnz	r3, 800c9b6 <_printf_float+0x1b6>
 800c9b0:	6822      	ldr	r2, [r4, #0]
 800c9b2:	07d2      	lsls	r2, r2, #31
 800c9b4:	d501      	bpl.n	800c9ba <_printf_float+0x1ba>
 800c9b6:	3302      	adds	r3, #2
 800c9b8:	e7f4      	b.n	800c9a4 <_printf_float+0x1a4>
 800c9ba:	2301      	movs	r3, #1
 800c9bc:	e7f2      	b.n	800c9a4 <_printf_float+0x1a4>
 800c9be:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800c9c2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c9c4:	4299      	cmp	r1, r3
 800c9c6:	db05      	blt.n	800c9d4 <_printf_float+0x1d4>
 800c9c8:	6823      	ldr	r3, [r4, #0]
 800c9ca:	6121      	str	r1, [r4, #16]
 800c9cc:	07d8      	lsls	r0, r3, #31
 800c9ce:	d5ea      	bpl.n	800c9a6 <_printf_float+0x1a6>
 800c9d0:	1c4b      	adds	r3, r1, #1
 800c9d2:	e7e7      	b.n	800c9a4 <_printf_float+0x1a4>
 800c9d4:	2900      	cmp	r1, #0
 800c9d6:	bfd4      	ite	le
 800c9d8:	f1c1 0202 	rsble	r2, r1, #2
 800c9dc:	2201      	movgt	r2, #1
 800c9de:	4413      	add	r3, r2
 800c9e0:	e7e0      	b.n	800c9a4 <_printf_float+0x1a4>
 800c9e2:	6823      	ldr	r3, [r4, #0]
 800c9e4:	055a      	lsls	r2, r3, #21
 800c9e6:	d407      	bmi.n	800c9f8 <_printf_float+0x1f8>
 800c9e8:	6923      	ldr	r3, [r4, #16]
 800c9ea:	4642      	mov	r2, r8
 800c9ec:	4631      	mov	r1, r6
 800c9ee:	4628      	mov	r0, r5
 800c9f0:	47b8      	blx	r7
 800c9f2:	3001      	adds	r0, #1
 800c9f4:	d12c      	bne.n	800ca50 <_printf_float+0x250>
 800c9f6:	e764      	b.n	800c8c2 <_printf_float+0xc2>
 800c9f8:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800c9fc:	f240 80e0 	bls.w	800cbc0 <_printf_float+0x3c0>
 800ca00:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800ca04:	2200      	movs	r2, #0
 800ca06:	2300      	movs	r3, #0
 800ca08:	f7f4 f86e 	bl	8000ae8 <__aeabi_dcmpeq>
 800ca0c:	2800      	cmp	r0, #0
 800ca0e:	d034      	beq.n	800ca7a <_printf_float+0x27a>
 800ca10:	4a37      	ldr	r2, [pc, #220]	; (800caf0 <_printf_float+0x2f0>)
 800ca12:	2301      	movs	r3, #1
 800ca14:	4631      	mov	r1, r6
 800ca16:	4628      	mov	r0, r5
 800ca18:	47b8      	blx	r7
 800ca1a:	3001      	adds	r0, #1
 800ca1c:	f43f af51 	beq.w	800c8c2 <_printf_float+0xc2>
 800ca20:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ca24:	429a      	cmp	r2, r3
 800ca26:	db02      	blt.n	800ca2e <_printf_float+0x22e>
 800ca28:	6823      	ldr	r3, [r4, #0]
 800ca2a:	07d8      	lsls	r0, r3, #31
 800ca2c:	d510      	bpl.n	800ca50 <_printf_float+0x250>
 800ca2e:	ee18 3a10 	vmov	r3, s16
 800ca32:	4652      	mov	r2, sl
 800ca34:	4631      	mov	r1, r6
 800ca36:	4628      	mov	r0, r5
 800ca38:	47b8      	blx	r7
 800ca3a:	3001      	adds	r0, #1
 800ca3c:	f43f af41 	beq.w	800c8c2 <_printf_float+0xc2>
 800ca40:	f04f 0800 	mov.w	r8, #0
 800ca44:	f104 091a 	add.w	r9, r4, #26
 800ca48:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ca4a:	3b01      	subs	r3, #1
 800ca4c:	4543      	cmp	r3, r8
 800ca4e:	dc09      	bgt.n	800ca64 <_printf_float+0x264>
 800ca50:	6823      	ldr	r3, [r4, #0]
 800ca52:	079b      	lsls	r3, r3, #30
 800ca54:	f100 8105 	bmi.w	800cc62 <_printf_float+0x462>
 800ca58:	68e0      	ldr	r0, [r4, #12]
 800ca5a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ca5c:	4298      	cmp	r0, r3
 800ca5e:	bfb8      	it	lt
 800ca60:	4618      	movlt	r0, r3
 800ca62:	e730      	b.n	800c8c6 <_printf_float+0xc6>
 800ca64:	2301      	movs	r3, #1
 800ca66:	464a      	mov	r2, r9
 800ca68:	4631      	mov	r1, r6
 800ca6a:	4628      	mov	r0, r5
 800ca6c:	47b8      	blx	r7
 800ca6e:	3001      	adds	r0, #1
 800ca70:	f43f af27 	beq.w	800c8c2 <_printf_float+0xc2>
 800ca74:	f108 0801 	add.w	r8, r8, #1
 800ca78:	e7e6      	b.n	800ca48 <_printf_float+0x248>
 800ca7a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ca7c:	2b00      	cmp	r3, #0
 800ca7e:	dc39      	bgt.n	800caf4 <_printf_float+0x2f4>
 800ca80:	4a1b      	ldr	r2, [pc, #108]	; (800caf0 <_printf_float+0x2f0>)
 800ca82:	2301      	movs	r3, #1
 800ca84:	4631      	mov	r1, r6
 800ca86:	4628      	mov	r0, r5
 800ca88:	47b8      	blx	r7
 800ca8a:	3001      	adds	r0, #1
 800ca8c:	f43f af19 	beq.w	800c8c2 <_printf_float+0xc2>
 800ca90:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ca94:	4313      	orrs	r3, r2
 800ca96:	d102      	bne.n	800ca9e <_printf_float+0x29e>
 800ca98:	6823      	ldr	r3, [r4, #0]
 800ca9a:	07d9      	lsls	r1, r3, #31
 800ca9c:	d5d8      	bpl.n	800ca50 <_printf_float+0x250>
 800ca9e:	ee18 3a10 	vmov	r3, s16
 800caa2:	4652      	mov	r2, sl
 800caa4:	4631      	mov	r1, r6
 800caa6:	4628      	mov	r0, r5
 800caa8:	47b8      	blx	r7
 800caaa:	3001      	adds	r0, #1
 800caac:	f43f af09 	beq.w	800c8c2 <_printf_float+0xc2>
 800cab0:	f04f 0900 	mov.w	r9, #0
 800cab4:	f104 0a1a 	add.w	sl, r4, #26
 800cab8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800caba:	425b      	negs	r3, r3
 800cabc:	454b      	cmp	r3, r9
 800cabe:	dc01      	bgt.n	800cac4 <_printf_float+0x2c4>
 800cac0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cac2:	e792      	b.n	800c9ea <_printf_float+0x1ea>
 800cac4:	2301      	movs	r3, #1
 800cac6:	4652      	mov	r2, sl
 800cac8:	4631      	mov	r1, r6
 800caca:	4628      	mov	r0, r5
 800cacc:	47b8      	blx	r7
 800cace:	3001      	adds	r0, #1
 800cad0:	f43f aef7 	beq.w	800c8c2 <_printf_float+0xc2>
 800cad4:	f109 0901 	add.w	r9, r9, #1
 800cad8:	e7ee      	b.n	800cab8 <_printf_float+0x2b8>
 800cada:	bf00      	nop
 800cadc:	7fefffff 	.word	0x7fefffff
 800cae0:	0800f53c 	.word	0x0800f53c
 800cae4:	0800f540 	.word	0x0800f540
 800cae8:	0800f548 	.word	0x0800f548
 800caec:	0800f544 	.word	0x0800f544
 800caf0:	0800f54c 	.word	0x0800f54c
 800caf4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800caf6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800caf8:	429a      	cmp	r2, r3
 800cafa:	bfa8      	it	ge
 800cafc:	461a      	movge	r2, r3
 800cafe:	2a00      	cmp	r2, #0
 800cb00:	4691      	mov	r9, r2
 800cb02:	dc37      	bgt.n	800cb74 <_printf_float+0x374>
 800cb04:	f04f 0b00 	mov.w	fp, #0
 800cb08:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800cb0c:	f104 021a 	add.w	r2, r4, #26
 800cb10:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800cb12:	9305      	str	r3, [sp, #20]
 800cb14:	eba3 0309 	sub.w	r3, r3, r9
 800cb18:	455b      	cmp	r3, fp
 800cb1a:	dc33      	bgt.n	800cb84 <_printf_float+0x384>
 800cb1c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800cb20:	429a      	cmp	r2, r3
 800cb22:	db3b      	blt.n	800cb9c <_printf_float+0x39c>
 800cb24:	6823      	ldr	r3, [r4, #0]
 800cb26:	07da      	lsls	r2, r3, #31
 800cb28:	d438      	bmi.n	800cb9c <_printf_float+0x39c>
 800cb2a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cb2c:	9a05      	ldr	r2, [sp, #20]
 800cb2e:	9909      	ldr	r1, [sp, #36]	; 0x24
 800cb30:	1a9a      	subs	r2, r3, r2
 800cb32:	eba3 0901 	sub.w	r9, r3, r1
 800cb36:	4591      	cmp	r9, r2
 800cb38:	bfa8      	it	ge
 800cb3a:	4691      	movge	r9, r2
 800cb3c:	f1b9 0f00 	cmp.w	r9, #0
 800cb40:	dc35      	bgt.n	800cbae <_printf_float+0x3ae>
 800cb42:	f04f 0800 	mov.w	r8, #0
 800cb46:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800cb4a:	f104 0a1a 	add.w	sl, r4, #26
 800cb4e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800cb52:	1a9b      	subs	r3, r3, r2
 800cb54:	eba3 0309 	sub.w	r3, r3, r9
 800cb58:	4543      	cmp	r3, r8
 800cb5a:	f77f af79 	ble.w	800ca50 <_printf_float+0x250>
 800cb5e:	2301      	movs	r3, #1
 800cb60:	4652      	mov	r2, sl
 800cb62:	4631      	mov	r1, r6
 800cb64:	4628      	mov	r0, r5
 800cb66:	47b8      	blx	r7
 800cb68:	3001      	adds	r0, #1
 800cb6a:	f43f aeaa 	beq.w	800c8c2 <_printf_float+0xc2>
 800cb6e:	f108 0801 	add.w	r8, r8, #1
 800cb72:	e7ec      	b.n	800cb4e <_printf_float+0x34e>
 800cb74:	4613      	mov	r3, r2
 800cb76:	4631      	mov	r1, r6
 800cb78:	4642      	mov	r2, r8
 800cb7a:	4628      	mov	r0, r5
 800cb7c:	47b8      	blx	r7
 800cb7e:	3001      	adds	r0, #1
 800cb80:	d1c0      	bne.n	800cb04 <_printf_float+0x304>
 800cb82:	e69e      	b.n	800c8c2 <_printf_float+0xc2>
 800cb84:	2301      	movs	r3, #1
 800cb86:	4631      	mov	r1, r6
 800cb88:	4628      	mov	r0, r5
 800cb8a:	9205      	str	r2, [sp, #20]
 800cb8c:	47b8      	blx	r7
 800cb8e:	3001      	adds	r0, #1
 800cb90:	f43f ae97 	beq.w	800c8c2 <_printf_float+0xc2>
 800cb94:	9a05      	ldr	r2, [sp, #20]
 800cb96:	f10b 0b01 	add.w	fp, fp, #1
 800cb9a:	e7b9      	b.n	800cb10 <_printf_float+0x310>
 800cb9c:	ee18 3a10 	vmov	r3, s16
 800cba0:	4652      	mov	r2, sl
 800cba2:	4631      	mov	r1, r6
 800cba4:	4628      	mov	r0, r5
 800cba6:	47b8      	blx	r7
 800cba8:	3001      	adds	r0, #1
 800cbaa:	d1be      	bne.n	800cb2a <_printf_float+0x32a>
 800cbac:	e689      	b.n	800c8c2 <_printf_float+0xc2>
 800cbae:	9a05      	ldr	r2, [sp, #20]
 800cbb0:	464b      	mov	r3, r9
 800cbb2:	4442      	add	r2, r8
 800cbb4:	4631      	mov	r1, r6
 800cbb6:	4628      	mov	r0, r5
 800cbb8:	47b8      	blx	r7
 800cbba:	3001      	adds	r0, #1
 800cbbc:	d1c1      	bne.n	800cb42 <_printf_float+0x342>
 800cbbe:	e680      	b.n	800c8c2 <_printf_float+0xc2>
 800cbc0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800cbc2:	2a01      	cmp	r2, #1
 800cbc4:	dc01      	bgt.n	800cbca <_printf_float+0x3ca>
 800cbc6:	07db      	lsls	r3, r3, #31
 800cbc8:	d538      	bpl.n	800cc3c <_printf_float+0x43c>
 800cbca:	2301      	movs	r3, #1
 800cbcc:	4642      	mov	r2, r8
 800cbce:	4631      	mov	r1, r6
 800cbd0:	4628      	mov	r0, r5
 800cbd2:	47b8      	blx	r7
 800cbd4:	3001      	adds	r0, #1
 800cbd6:	f43f ae74 	beq.w	800c8c2 <_printf_float+0xc2>
 800cbda:	ee18 3a10 	vmov	r3, s16
 800cbde:	4652      	mov	r2, sl
 800cbe0:	4631      	mov	r1, r6
 800cbe2:	4628      	mov	r0, r5
 800cbe4:	47b8      	blx	r7
 800cbe6:	3001      	adds	r0, #1
 800cbe8:	f43f ae6b 	beq.w	800c8c2 <_printf_float+0xc2>
 800cbec:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800cbf0:	2200      	movs	r2, #0
 800cbf2:	2300      	movs	r3, #0
 800cbf4:	f7f3 ff78 	bl	8000ae8 <__aeabi_dcmpeq>
 800cbf8:	b9d8      	cbnz	r0, 800cc32 <_printf_float+0x432>
 800cbfa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cbfc:	f108 0201 	add.w	r2, r8, #1
 800cc00:	3b01      	subs	r3, #1
 800cc02:	4631      	mov	r1, r6
 800cc04:	4628      	mov	r0, r5
 800cc06:	47b8      	blx	r7
 800cc08:	3001      	adds	r0, #1
 800cc0a:	d10e      	bne.n	800cc2a <_printf_float+0x42a>
 800cc0c:	e659      	b.n	800c8c2 <_printf_float+0xc2>
 800cc0e:	2301      	movs	r3, #1
 800cc10:	4652      	mov	r2, sl
 800cc12:	4631      	mov	r1, r6
 800cc14:	4628      	mov	r0, r5
 800cc16:	47b8      	blx	r7
 800cc18:	3001      	adds	r0, #1
 800cc1a:	f43f ae52 	beq.w	800c8c2 <_printf_float+0xc2>
 800cc1e:	f108 0801 	add.w	r8, r8, #1
 800cc22:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cc24:	3b01      	subs	r3, #1
 800cc26:	4543      	cmp	r3, r8
 800cc28:	dcf1      	bgt.n	800cc0e <_printf_float+0x40e>
 800cc2a:	464b      	mov	r3, r9
 800cc2c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800cc30:	e6dc      	b.n	800c9ec <_printf_float+0x1ec>
 800cc32:	f04f 0800 	mov.w	r8, #0
 800cc36:	f104 0a1a 	add.w	sl, r4, #26
 800cc3a:	e7f2      	b.n	800cc22 <_printf_float+0x422>
 800cc3c:	2301      	movs	r3, #1
 800cc3e:	4642      	mov	r2, r8
 800cc40:	e7df      	b.n	800cc02 <_printf_float+0x402>
 800cc42:	2301      	movs	r3, #1
 800cc44:	464a      	mov	r2, r9
 800cc46:	4631      	mov	r1, r6
 800cc48:	4628      	mov	r0, r5
 800cc4a:	47b8      	blx	r7
 800cc4c:	3001      	adds	r0, #1
 800cc4e:	f43f ae38 	beq.w	800c8c2 <_printf_float+0xc2>
 800cc52:	f108 0801 	add.w	r8, r8, #1
 800cc56:	68e3      	ldr	r3, [r4, #12]
 800cc58:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800cc5a:	1a5b      	subs	r3, r3, r1
 800cc5c:	4543      	cmp	r3, r8
 800cc5e:	dcf0      	bgt.n	800cc42 <_printf_float+0x442>
 800cc60:	e6fa      	b.n	800ca58 <_printf_float+0x258>
 800cc62:	f04f 0800 	mov.w	r8, #0
 800cc66:	f104 0919 	add.w	r9, r4, #25
 800cc6a:	e7f4      	b.n	800cc56 <_printf_float+0x456>

0800cc6c <_printf_common>:
 800cc6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cc70:	4616      	mov	r6, r2
 800cc72:	4699      	mov	r9, r3
 800cc74:	688a      	ldr	r2, [r1, #8]
 800cc76:	690b      	ldr	r3, [r1, #16]
 800cc78:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800cc7c:	4293      	cmp	r3, r2
 800cc7e:	bfb8      	it	lt
 800cc80:	4613      	movlt	r3, r2
 800cc82:	6033      	str	r3, [r6, #0]
 800cc84:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800cc88:	4607      	mov	r7, r0
 800cc8a:	460c      	mov	r4, r1
 800cc8c:	b10a      	cbz	r2, 800cc92 <_printf_common+0x26>
 800cc8e:	3301      	adds	r3, #1
 800cc90:	6033      	str	r3, [r6, #0]
 800cc92:	6823      	ldr	r3, [r4, #0]
 800cc94:	0699      	lsls	r1, r3, #26
 800cc96:	bf42      	ittt	mi
 800cc98:	6833      	ldrmi	r3, [r6, #0]
 800cc9a:	3302      	addmi	r3, #2
 800cc9c:	6033      	strmi	r3, [r6, #0]
 800cc9e:	6825      	ldr	r5, [r4, #0]
 800cca0:	f015 0506 	ands.w	r5, r5, #6
 800cca4:	d106      	bne.n	800ccb4 <_printf_common+0x48>
 800cca6:	f104 0a19 	add.w	sl, r4, #25
 800ccaa:	68e3      	ldr	r3, [r4, #12]
 800ccac:	6832      	ldr	r2, [r6, #0]
 800ccae:	1a9b      	subs	r3, r3, r2
 800ccb0:	42ab      	cmp	r3, r5
 800ccb2:	dc26      	bgt.n	800cd02 <_printf_common+0x96>
 800ccb4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800ccb8:	1e13      	subs	r3, r2, #0
 800ccba:	6822      	ldr	r2, [r4, #0]
 800ccbc:	bf18      	it	ne
 800ccbe:	2301      	movne	r3, #1
 800ccc0:	0692      	lsls	r2, r2, #26
 800ccc2:	d42b      	bmi.n	800cd1c <_printf_common+0xb0>
 800ccc4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800ccc8:	4649      	mov	r1, r9
 800ccca:	4638      	mov	r0, r7
 800cccc:	47c0      	blx	r8
 800ccce:	3001      	adds	r0, #1
 800ccd0:	d01e      	beq.n	800cd10 <_printf_common+0xa4>
 800ccd2:	6823      	ldr	r3, [r4, #0]
 800ccd4:	68e5      	ldr	r5, [r4, #12]
 800ccd6:	6832      	ldr	r2, [r6, #0]
 800ccd8:	f003 0306 	and.w	r3, r3, #6
 800ccdc:	2b04      	cmp	r3, #4
 800ccde:	bf08      	it	eq
 800cce0:	1aad      	subeq	r5, r5, r2
 800cce2:	68a3      	ldr	r3, [r4, #8]
 800cce4:	6922      	ldr	r2, [r4, #16]
 800cce6:	bf0c      	ite	eq
 800cce8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ccec:	2500      	movne	r5, #0
 800ccee:	4293      	cmp	r3, r2
 800ccf0:	bfc4      	itt	gt
 800ccf2:	1a9b      	subgt	r3, r3, r2
 800ccf4:	18ed      	addgt	r5, r5, r3
 800ccf6:	2600      	movs	r6, #0
 800ccf8:	341a      	adds	r4, #26
 800ccfa:	42b5      	cmp	r5, r6
 800ccfc:	d11a      	bne.n	800cd34 <_printf_common+0xc8>
 800ccfe:	2000      	movs	r0, #0
 800cd00:	e008      	b.n	800cd14 <_printf_common+0xa8>
 800cd02:	2301      	movs	r3, #1
 800cd04:	4652      	mov	r2, sl
 800cd06:	4649      	mov	r1, r9
 800cd08:	4638      	mov	r0, r7
 800cd0a:	47c0      	blx	r8
 800cd0c:	3001      	adds	r0, #1
 800cd0e:	d103      	bne.n	800cd18 <_printf_common+0xac>
 800cd10:	f04f 30ff 	mov.w	r0, #4294967295
 800cd14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cd18:	3501      	adds	r5, #1
 800cd1a:	e7c6      	b.n	800ccaa <_printf_common+0x3e>
 800cd1c:	18e1      	adds	r1, r4, r3
 800cd1e:	1c5a      	adds	r2, r3, #1
 800cd20:	2030      	movs	r0, #48	; 0x30
 800cd22:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800cd26:	4422      	add	r2, r4
 800cd28:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800cd2c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800cd30:	3302      	adds	r3, #2
 800cd32:	e7c7      	b.n	800ccc4 <_printf_common+0x58>
 800cd34:	2301      	movs	r3, #1
 800cd36:	4622      	mov	r2, r4
 800cd38:	4649      	mov	r1, r9
 800cd3a:	4638      	mov	r0, r7
 800cd3c:	47c0      	blx	r8
 800cd3e:	3001      	adds	r0, #1
 800cd40:	d0e6      	beq.n	800cd10 <_printf_common+0xa4>
 800cd42:	3601      	adds	r6, #1
 800cd44:	e7d9      	b.n	800ccfa <_printf_common+0x8e>
	...

0800cd48 <_printf_i>:
 800cd48:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800cd4c:	7e0f      	ldrb	r7, [r1, #24]
 800cd4e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800cd50:	2f78      	cmp	r7, #120	; 0x78
 800cd52:	4691      	mov	r9, r2
 800cd54:	4680      	mov	r8, r0
 800cd56:	460c      	mov	r4, r1
 800cd58:	469a      	mov	sl, r3
 800cd5a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800cd5e:	d807      	bhi.n	800cd70 <_printf_i+0x28>
 800cd60:	2f62      	cmp	r7, #98	; 0x62
 800cd62:	d80a      	bhi.n	800cd7a <_printf_i+0x32>
 800cd64:	2f00      	cmp	r7, #0
 800cd66:	f000 80d8 	beq.w	800cf1a <_printf_i+0x1d2>
 800cd6a:	2f58      	cmp	r7, #88	; 0x58
 800cd6c:	f000 80a3 	beq.w	800ceb6 <_printf_i+0x16e>
 800cd70:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800cd74:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800cd78:	e03a      	b.n	800cdf0 <_printf_i+0xa8>
 800cd7a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800cd7e:	2b15      	cmp	r3, #21
 800cd80:	d8f6      	bhi.n	800cd70 <_printf_i+0x28>
 800cd82:	a101      	add	r1, pc, #4	; (adr r1, 800cd88 <_printf_i+0x40>)
 800cd84:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800cd88:	0800cde1 	.word	0x0800cde1
 800cd8c:	0800cdf5 	.word	0x0800cdf5
 800cd90:	0800cd71 	.word	0x0800cd71
 800cd94:	0800cd71 	.word	0x0800cd71
 800cd98:	0800cd71 	.word	0x0800cd71
 800cd9c:	0800cd71 	.word	0x0800cd71
 800cda0:	0800cdf5 	.word	0x0800cdf5
 800cda4:	0800cd71 	.word	0x0800cd71
 800cda8:	0800cd71 	.word	0x0800cd71
 800cdac:	0800cd71 	.word	0x0800cd71
 800cdb0:	0800cd71 	.word	0x0800cd71
 800cdb4:	0800cf01 	.word	0x0800cf01
 800cdb8:	0800ce25 	.word	0x0800ce25
 800cdbc:	0800cee3 	.word	0x0800cee3
 800cdc0:	0800cd71 	.word	0x0800cd71
 800cdc4:	0800cd71 	.word	0x0800cd71
 800cdc8:	0800cf23 	.word	0x0800cf23
 800cdcc:	0800cd71 	.word	0x0800cd71
 800cdd0:	0800ce25 	.word	0x0800ce25
 800cdd4:	0800cd71 	.word	0x0800cd71
 800cdd8:	0800cd71 	.word	0x0800cd71
 800cddc:	0800ceeb 	.word	0x0800ceeb
 800cde0:	682b      	ldr	r3, [r5, #0]
 800cde2:	1d1a      	adds	r2, r3, #4
 800cde4:	681b      	ldr	r3, [r3, #0]
 800cde6:	602a      	str	r2, [r5, #0]
 800cde8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800cdec:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800cdf0:	2301      	movs	r3, #1
 800cdf2:	e0a3      	b.n	800cf3c <_printf_i+0x1f4>
 800cdf4:	6820      	ldr	r0, [r4, #0]
 800cdf6:	6829      	ldr	r1, [r5, #0]
 800cdf8:	0606      	lsls	r6, r0, #24
 800cdfa:	f101 0304 	add.w	r3, r1, #4
 800cdfe:	d50a      	bpl.n	800ce16 <_printf_i+0xce>
 800ce00:	680e      	ldr	r6, [r1, #0]
 800ce02:	602b      	str	r3, [r5, #0]
 800ce04:	2e00      	cmp	r6, #0
 800ce06:	da03      	bge.n	800ce10 <_printf_i+0xc8>
 800ce08:	232d      	movs	r3, #45	; 0x2d
 800ce0a:	4276      	negs	r6, r6
 800ce0c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ce10:	485e      	ldr	r0, [pc, #376]	; (800cf8c <_printf_i+0x244>)
 800ce12:	230a      	movs	r3, #10
 800ce14:	e019      	b.n	800ce4a <_printf_i+0x102>
 800ce16:	680e      	ldr	r6, [r1, #0]
 800ce18:	602b      	str	r3, [r5, #0]
 800ce1a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800ce1e:	bf18      	it	ne
 800ce20:	b236      	sxthne	r6, r6
 800ce22:	e7ef      	b.n	800ce04 <_printf_i+0xbc>
 800ce24:	682b      	ldr	r3, [r5, #0]
 800ce26:	6820      	ldr	r0, [r4, #0]
 800ce28:	1d19      	adds	r1, r3, #4
 800ce2a:	6029      	str	r1, [r5, #0]
 800ce2c:	0601      	lsls	r1, r0, #24
 800ce2e:	d501      	bpl.n	800ce34 <_printf_i+0xec>
 800ce30:	681e      	ldr	r6, [r3, #0]
 800ce32:	e002      	b.n	800ce3a <_printf_i+0xf2>
 800ce34:	0646      	lsls	r6, r0, #25
 800ce36:	d5fb      	bpl.n	800ce30 <_printf_i+0xe8>
 800ce38:	881e      	ldrh	r6, [r3, #0]
 800ce3a:	4854      	ldr	r0, [pc, #336]	; (800cf8c <_printf_i+0x244>)
 800ce3c:	2f6f      	cmp	r7, #111	; 0x6f
 800ce3e:	bf0c      	ite	eq
 800ce40:	2308      	moveq	r3, #8
 800ce42:	230a      	movne	r3, #10
 800ce44:	2100      	movs	r1, #0
 800ce46:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800ce4a:	6865      	ldr	r5, [r4, #4]
 800ce4c:	60a5      	str	r5, [r4, #8]
 800ce4e:	2d00      	cmp	r5, #0
 800ce50:	bfa2      	ittt	ge
 800ce52:	6821      	ldrge	r1, [r4, #0]
 800ce54:	f021 0104 	bicge.w	r1, r1, #4
 800ce58:	6021      	strge	r1, [r4, #0]
 800ce5a:	b90e      	cbnz	r6, 800ce60 <_printf_i+0x118>
 800ce5c:	2d00      	cmp	r5, #0
 800ce5e:	d04d      	beq.n	800cefc <_printf_i+0x1b4>
 800ce60:	4615      	mov	r5, r2
 800ce62:	fbb6 f1f3 	udiv	r1, r6, r3
 800ce66:	fb03 6711 	mls	r7, r3, r1, r6
 800ce6a:	5dc7      	ldrb	r7, [r0, r7]
 800ce6c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800ce70:	4637      	mov	r7, r6
 800ce72:	42bb      	cmp	r3, r7
 800ce74:	460e      	mov	r6, r1
 800ce76:	d9f4      	bls.n	800ce62 <_printf_i+0x11a>
 800ce78:	2b08      	cmp	r3, #8
 800ce7a:	d10b      	bne.n	800ce94 <_printf_i+0x14c>
 800ce7c:	6823      	ldr	r3, [r4, #0]
 800ce7e:	07de      	lsls	r6, r3, #31
 800ce80:	d508      	bpl.n	800ce94 <_printf_i+0x14c>
 800ce82:	6923      	ldr	r3, [r4, #16]
 800ce84:	6861      	ldr	r1, [r4, #4]
 800ce86:	4299      	cmp	r1, r3
 800ce88:	bfde      	ittt	le
 800ce8a:	2330      	movle	r3, #48	; 0x30
 800ce8c:	f805 3c01 	strble.w	r3, [r5, #-1]
 800ce90:	f105 35ff 	addle.w	r5, r5, #4294967295
 800ce94:	1b52      	subs	r2, r2, r5
 800ce96:	6122      	str	r2, [r4, #16]
 800ce98:	f8cd a000 	str.w	sl, [sp]
 800ce9c:	464b      	mov	r3, r9
 800ce9e:	aa03      	add	r2, sp, #12
 800cea0:	4621      	mov	r1, r4
 800cea2:	4640      	mov	r0, r8
 800cea4:	f7ff fee2 	bl	800cc6c <_printf_common>
 800cea8:	3001      	adds	r0, #1
 800ceaa:	d14c      	bne.n	800cf46 <_printf_i+0x1fe>
 800ceac:	f04f 30ff 	mov.w	r0, #4294967295
 800ceb0:	b004      	add	sp, #16
 800ceb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ceb6:	4835      	ldr	r0, [pc, #212]	; (800cf8c <_printf_i+0x244>)
 800ceb8:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800cebc:	6829      	ldr	r1, [r5, #0]
 800cebe:	6823      	ldr	r3, [r4, #0]
 800cec0:	f851 6b04 	ldr.w	r6, [r1], #4
 800cec4:	6029      	str	r1, [r5, #0]
 800cec6:	061d      	lsls	r5, r3, #24
 800cec8:	d514      	bpl.n	800cef4 <_printf_i+0x1ac>
 800ceca:	07df      	lsls	r7, r3, #31
 800cecc:	bf44      	itt	mi
 800cece:	f043 0320 	orrmi.w	r3, r3, #32
 800ced2:	6023      	strmi	r3, [r4, #0]
 800ced4:	b91e      	cbnz	r6, 800cede <_printf_i+0x196>
 800ced6:	6823      	ldr	r3, [r4, #0]
 800ced8:	f023 0320 	bic.w	r3, r3, #32
 800cedc:	6023      	str	r3, [r4, #0]
 800cede:	2310      	movs	r3, #16
 800cee0:	e7b0      	b.n	800ce44 <_printf_i+0xfc>
 800cee2:	6823      	ldr	r3, [r4, #0]
 800cee4:	f043 0320 	orr.w	r3, r3, #32
 800cee8:	6023      	str	r3, [r4, #0]
 800ceea:	2378      	movs	r3, #120	; 0x78
 800ceec:	4828      	ldr	r0, [pc, #160]	; (800cf90 <_printf_i+0x248>)
 800ceee:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800cef2:	e7e3      	b.n	800cebc <_printf_i+0x174>
 800cef4:	0659      	lsls	r1, r3, #25
 800cef6:	bf48      	it	mi
 800cef8:	b2b6      	uxthmi	r6, r6
 800cefa:	e7e6      	b.n	800ceca <_printf_i+0x182>
 800cefc:	4615      	mov	r5, r2
 800cefe:	e7bb      	b.n	800ce78 <_printf_i+0x130>
 800cf00:	682b      	ldr	r3, [r5, #0]
 800cf02:	6826      	ldr	r6, [r4, #0]
 800cf04:	6961      	ldr	r1, [r4, #20]
 800cf06:	1d18      	adds	r0, r3, #4
 800cf08:	6028      	str	r0, [r5, #0]
 800cf0a:	0635      	lsls	r5, r6, #24
 800cf0c:	681b      	ldr	r3, [r3, #0]
 800cf0e:	d501      	bpl.n	800cf14 <_printf_i+0x1cc>
 800cf10:	6019      	str	r1, [r3, #0]
 800cf12:	e002      	b.n	800cf1a <_printf_i+0x1d2>
 800cf14:	0670      	lsls	r0, r6, #25
 800cf16:	d5fb      	bpl.n	800cf10 <_printf_i+0x1c8>
 800cf18:	8019      	strh	r1, [r3, #0]
 800cf1a:	2300      	movs	r3, #0
 800cf1c:	6123      	str	r3, [r4, #16]
 800cf1e:	4615      	mov	r5, r2
 800cf20:	e7ba      	b.n	800ce98 <_printf_i+0x150>
 800cf22:	682b      	ldr	r3, [r5, #0]
 800cf24:	1d1a      	adds	r2, r3, #4
 800cf26:	602a      	str	r2, [r5, #0]
 800cf28:	681d      	ldr	r5, [r3, #0]
 800cf2a:	6862      	ldr	r2, [r4, #4]
 800cf2c:	2100      	movs	r1, #0
 800cf2e:	4628      	mov	r0, r5
 800cf30:	f7f3 f966 	bl	8000200 <memchr>
 800cf34:	b108      	cbz	r0, 800cf3a <_printf_i+0x1f2>
 800cf36:	1b40      	subs	r0, r0, r5
 800cf38:	6060      	str	r0, [r4, #4]
 800cf3a:	6863      	ldr	r3, [r4, #4]
 800cf3c:	6123      	str	r3, [r4, #16]
 800cf3e:	2300      	movs	r3, #0
 800cf40:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800cf44:	e7a8      	b.n	800ce98 <_printf_i+0x150>
 800cf46:	6923      	ldr	r3, [r4, #16]
 800cf48:	462a      	mov	r2, r5
 800cf4a:	4649      	mov	r1, r9
 800cf4c:	4640      	mov	r0, r8
 800cf4e:	47d0      	blx	sl
 800cf50:	3001      	adds	r0, #1
 800cf52:	d0ab      	beq.n	800ceac <_printf_i+0x164>
 800cf54:	6823      	ldr	r3, [r4, #0]
 800cf56:	079b      	lsls	r3, r3, #30
 800cf58:	d413      	bmi.n	800cf82 <_printf_i+0x23a>
 800cf5a:	68e0      	ldr	r0, [r4, #12]
 800cf5c:	9b03      	ldr	r3, [sp, #12]
 800cf5e:	4298      	cmp	r0, r3
 800cf60:	bfb8      	it	lt
 800cf62:	4618      	movlt	r0, r3
 800cf64:	e7a4      	b.n	800ceb0 <_printf_i+0x168>
 800cf66:	2301      	movs	r3, #1
 800cf68:	4632      	mov	r2, r6
 800cf6a:	4649      	mov	r1, r9
 800cf6c:	4640      	mov	r0, r8
 800cf6e:	47d0      	blx	sl
 800cf70:	3001      	adds	r0, #1
 800cf72:	d09b      	beq.n	800ceac <_printf_i+0x164>
 800cf74:	3501      	adds	r5, #1
 800cf76:	68e3      	ldr	r3, [r4, #12]
 800cf78:	9903      	ldr	r1, [sp, #12]
 800cf7a:	1a5b      	subs	r3, r3, r1
 800cf7c:	42ab      	cmp	r3, r5
 800cf7e:	dcf2      	bgt.n	800cf66 <_printf_i+0x21e>
 800cf80:	e7eb      	b.n	800cf5a <_printf_i+0x212>
 800cf82:	2500      	movs	r5, #0
 800cf84:	f104 0619 	add.w	r6, r4, #25
 800cf88:	e7f5      	b.n	800cf76 <_printf_i+0x22e>
 800cf8a:	bf00      	nop
 800cf8c:	0800f54e 	.word	0x0800f54e
 800cf90:	0800f55f 	.word	0x0800f55f

0800cf94 <_sbrk_r>:
 800cf94:	b538      	push	{r3, r4, r5, lr}
 800cf96:	4d06      	ldr	r5, [pc, #24]	; (800cfb0 <_sbrk_r+0x1c>)
 800cf98:	2300      	movs	r3, #0
 800cf9a:	4604      	mov	r4, r0
 800cf9c:	4608      	mov	r0, r1
 800cf9e:	602b      	str	r3, [r5, #0]
 800cfa0:	f002 f9cc 	bl	800f33c <_sbrk>
 800cfa4:	1c43      	adds	r3, r0, #1
 800cfa6:	d102      	bne.n	800cfae <_sbrk_r+0x1a>
 800cfa8:	682b      	ldr	r3, [r5, #0]
 800cfaa:	b103      	cbz	r3, 800cfae <_sbrk_r+0x1a>
 800cfac:	6023      	str	r3, [r4, #0]
 800cfae:	bd38      	pop	{r3, r4, r5, pc}
 800cfb0:	200081f4 	.word	0x200081f4

0800cfb4 <_vsniprintf_r>:
 800cfb4:	b530      	push	{r4, r5, lr}
 800cfb6:	4614      	mov	r4, r2
 800cfb8:	2c00      	cmp	r4, #0
 800cfba:	b09b      	sub	sp, #108	; 0x6c
 800cfbc:	4605      	mov	r5, r0
 800cfbe:	461a      	mov	r2, r3
 800cfc0:	da05      	bge.n	800cfce <_vsniprintf_r+0x1a>
 800cfc2:	238b      	movs	r3, #139	; 0x8b
 800cfc4:	6003      	str	r3, [r0, #0]
 800cfc6:	f04f 30ff 	mov.w	r0, #4294967295
 800cfca:	b01b      	add	sp, #108	; 0x6c
 800cfcc:	bd30      	pop	{r4, r5, pc}
 800cfce:	f44f 7302 	mov.w	r3, #520	; 0x208
 800cfd2:	f8ad 300c 	strh.w	r3, [sp, #12]
 800cfd6:	bf14      	ite	ne
 800cfd8:	f104 33ff 	addne.w	r3, r4, #4294967295
 800cfdc:	4623      	moveq	r3, r4
 800cfde:	9302      	str	r3, [sp, #8]
 800cfe0:	9305      	str	r3, [sp, #20]
 800cfe2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800cfe6:	9100      	str	r1, [sp, #0]
 800cfe8:	9104      	str	r1, [sp, #16]
 800cfea:	f8ad 300e 	strh.w	r3, [sp, #14]
 800cfee:	4669      	mov	r1, sp
 800cff0:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800cff2:	f001 fa99 	bl	800e528 <_svfiprintf_r>
 800cff6:	1c43      	adds	r3, r0, #1
 800cff8:	bfbc      	itt	lt
 800cffa:	238b      	movlt	r3, #139	; 0x8b
 800cffc:	602b      	strlt	r3, [r5, #0]
 800cffe:	2c00      	cmp	r4, #0
 800d000:	d0e3      	beq.n	800cfca <_vsniprintf_r+0x16>
 800d002:	9b00      	ldr	r3, [sp, #0]
 800d004:	2200      	movs	r2, #0
 800d006:	701a      	strb	r2, [r3, #0]
 800d008:	e7df      	b.n	800cfca <_vsniprintf_r+0x16>
	...

0800d00c <vsniprintf>:
 800d00c:	b507      	push	{r0, r1, r2, lr}
 800d00e:	9300      	str	r3, [sp, #0]
 800d010:	4613      	mov	r3, r2
 800d012:	460a      	mov	r2, r1
 800d014:	4601      	mov	r1, r0
 800d016:	4803      	ldr	r0, [pc, #12]	; (800d024 <vsniprintf+0x18>)
 800d018:	6800      	ldr	r0, [r0, #0]
 800d01a:	f7ff ffcb 	bl	800cfb4 <_vsniprintf_r>
 800d01e:	b003      	add	sp, #12
 800d020:	f85d fb04 	ldr.w	pc, [sp], #4
 800d024:	2000001c 	.word	0x2000001c

0800d028 <quorem>:
 800d028:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d02c:	6903      	ldr	r3, [r0, #16]
 800d02e:	690c      	ldr	r4, [r1, #16]
 800d030:	42a3      	cmp	r3, r4
 800d032:	4607      	mov	r7, r0
 800d034:	f2c0 8081 	blt.w	800d13a <quorem+0x112>
 800d038:	3c01      	subs	r4, #1
 800d03a:	f101 0814 	add.w	r8, r1, #20
 800d03e:	f100 0514 	add.w	r5, r0, #20
 800d042:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d046:	9301      	str	r3, [sp, #4]
 800d048:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800d04c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d050:	3301      	adds	r3, #1
 800d052:	429a      	cmp	r2, r3
 800d054:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800d058:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800d05c:	fbb2 f6f3 	udiv	r6, r2, r3
 800d060:	d331      	bcc.n	800d0c6 <quorem+0x9e>
 800d062:	f04f 0e00 	mov.w	lr, #0
 800d066:	4640      	mov	r0, r8
 800d068:	46ac      	mov	ip, r5
 800d06a:	46f2      	mov	sl, lr
 800d06c:	f850 2b04 	ldr.w	r2, [r0], #4
 800d070:	b293      	uxth	r3, r2
 800d072:	fb06 e303 	mla	r3, r6, r3, lr
 800d076:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800d07a:	b29b      	uxth	r3, r3
 800d07c:	ebaa 0303 	sub.w	r3, sl, r3
 800d080:	f8dc a000 	ldr.w	sl, [ip]
 800d084:	0c12      	lsrs	r2, r2, #16
 800d086:	fa13 f38a 	uxtah	r3, r3, sl
 800d08a:	fb06 e202 	mla	r2, r6, r2, lr
 800d08e:	9300      	str	r3, [sp, #0]
 800d090:	9b00      	ldr	r3, [sp, #0]
 800d092:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800d096:	b292      	uxth	r2, r2
 800d098:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800d09c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800d0a0:	f8bd 3000 	ldrh.w	r3, [sp]
 800d0a4:	4581      	cmp	r9, r0
 800d0a6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d0aa:	f84c 3b04 	str.w	r3, [ip], #4
 800d0ae:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800d0b2:	d2db      	bcs.n	800d06c <quorem+0x44>
 800d0b4:	f855 300b 	ldr.w	r3, [r5, fp]
 800d0b8:	b92b      	cbnz	r3, 800d0c6 <quorem+0x9e>
 800d0ba:	9b01      	ldr	r3, [sp, #4]
 800d0bc:	3b04      	subs	r3, #4
 800d0be:	429d      	cmp	r5, r3
 800d0c0:	461a      	mov	r2, r3
 800d0c2:	d32e      	bcc.n	800d122 <quorem+0xfa>
 800d0c4:	613c      	str	r4, [r7, #16]
 800d0c6:	4638      	mov	r0, r7
 800d0c8:	f001 f8ba 	bl	800e240 <__mcmp>
 800d0cc:	2800      	cmp	r0, #0
 800d0ce:	db24      	blt.n	800d11a <quorem+0xf2>
 800d0d0:	3601      	adds	r6, #1
 800d0d2:	4628      	mov	r0, r5
 800d0d4:	f04f 0c00 	mov.w	ip, #0
 800d0d8:	f858 2b04 	ldr.w	r2, [r8], #4
 800d0dc:	f8d0 e000 	ldr.w	lr, [r0]
 800d0e0:	b293      	uxth	r3, r2
 800d0e2:	ebac 0303 	sub.w	r3, ip, r3
 800d0e6:	0c12      	lsrs	r2, r2, #16
 800d0e8:	fa13 f38e 	uxtah	r3, r3, lr
 800d0ec:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800d0f0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800d0f4:	b29b      	uxth	r3, r3
 800d0f6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d0fa:	45c1      	cmp	r9, r8
 800d0fc:	f840 3b04 	str.w	r3, [r0], #4
 800d100:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800d104:	d2e8      	bcs.n	800d0d8 <quorem+0xb0>
 800d106:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d10a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d10e:	b922      	cbnz	r2, 800d11a <quorem+0xf2>
 800d110:	3b04      	subs	r3, #4
 800d112:	429d      	cmp	r5, r3
 800d114:	461a      	mov	r2, r3
 800d116:	d30a      	bcc.n	800d12e <quorem+0x106>
 800d118:	613c      	str	r4, [r7, #16]
 800d11a:	4630      	mov	r0, r6
 800d11c:	b003      	add	sp, #12
 800d11e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d122:	6812      	ldr	r2, [r2, #0]
 800d124:	3b04      	subs	r3, #4
 800d126:	2a00      	cmp	r2, #0
 800d128:	d1cc      	bne.n	800d0c4 <quorem+0x9c>
 800d12a:	3c01      	subs	r4, #1
 800d12c:	e7c7      	b.n	800d0be <quorem+0x96>
 800d12e:	6812      	ldr	r2, [r2, #0]
 800d130:	3b04      	subs	r3, #4
 800d132:	2a00      	cmp	r2, #0
 800d134:	d1f0      	bne.n	800d118 <quorem+0xf0>
 800d136:	3c01      	subs	r4, #1
 800d138:	e7eb      	b.n	800d112 <quorem+0xea>
 800d13a:	2000      	movs	r0, #0
 800d13c:	e7ee      	b.n	800d11c <quorem+0xf4>
	...

0800d140 <_dtoa_r>:
 800d140:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d144:	ed2d 8b04 	vpush	{d8-d9}
 800d148:	ec57 6b10 	vmov	r6, r7, d0
 800d14c:	b093      	sub	sp, #76	; 0x4c
 800d14e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800d150:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800d154:	9106      	str	r1, [sp, #24]
 800d156:	ee10 aa10 	vmov	sl, s0
 800d15a:	4604      	mov	r4, r0
 800d15c:	9209      	str	r2, [sp, #36]	; 0x24
 800d15e:	930c      	str	r3, [sp, #48]	; 0x30
 800d160:	46bb      	mov	fp, r7
 800d162:	b975      	cbnz	r5, 800d182 <_dtoa_r+0x42>
 800d164:	2010      	movs	r0, #16
 800d166:	f7ff f9a5 	bl	800c4b4 <malloc>
 800d16a:	4602      	mov	r2, r0
 800d16c:	6260      	str	r0, [r4, #36]	; 0x24
 800d16e:	b920      	cbnz	r0, 800d17a <_dtoa_r+0x3a>
 800d170:	4ba7      	ldr	r3, [pc, #668]	; (800d410 <_dtoa_r+0x2d0>)
 800d172:	21ea      	movs	r1, #234	; 0xea
 800d174:	48a7      	ldr	r0, [pc, #668]	; (800d414 <_dtoa_r+0x2d4>)
 800d176:	f001 fad7 	bl	800e728 <__assert_func>
 800d17a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800d17e:	6005      	str	r5, [r0, #0]
 800d180:	60c5      	str	r5, [r0, #12]
 800d182:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d184:	6819      	ldr	r1, [r3, #0]
 800d186:	b151      	cbz	r1, 800d19e <_dtoa_r+0x5e>
 800d188:	685a      	ldr	r2, [r3, #4]
 800d18a:	604a      	str	r2, [r1, #4]
 800d18c:	2301      	movs	r3, #1
 800d18e:	4093      	lsls	r3, r2
 800d190:	608b      	str	r3, [r1, #8]
 800d192:	4620      	mov	r0, r4
 800d194:	f000 fe12 	bl	800ddbc <_Bfree>
 800d198:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d19a:	2200      	movs	r2, #0
 800d19c:	601a      	str	r2, [r3, #0]
 800d19e:	1e3b      	subs	r3, r7, #0
 800d1a0:	bfaa      	itet	ge
 800d1a2:	2300      	movge	r3, #0
 800d1a4:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800d1a8:	f8c8 3000 	strge.w	r3, [r8]
 800d1ac:	4b9a      	ldr	r3, [pc, #616]	; (800d418 <_dtoa_r+0x2d8>)
 800d1ae:	bfbc      	itt	lt
 800d1b0:	2201      	movlt	r2, #1
 800d1b2:	f8c8 2000 	strlt.w	r2, [r8]
 800d1b6:	ea33 030b 	bics.w	r3, r3, fp
 800d1ba:	d11b      	bne.n	800d1f4 <_dtoa_r+0xb4>
 800d1bc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d1be:	f242 730f 	movw	r3, #9999	; 0x270f
 800d1c2:	6013      	str	r3, [r2, #0]
 800d1c4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d1c8:	4333      	orrs	r3, r6
 800d1ca:	f000 8592 	beq.w	800dcf2 <_dtoa_r+0xbb2>
 800d1ce:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d1d0:	b963      	cbnz	r3, 800d1ec <_dtoa_r+0xac>
 800d1d2:	4b92      	ldr	r3, [pc, #584]	; (800d41c <_dtoa_r+0x2dc>)
 800d1d4:	e022      	b.n	800d21c <_dtoa_r+0xdc>
 800d1d6:	4b92      	ldr	r3, [pc, #584]	; (800d420 <_dtoa_r+0x2e0>)
 800d1d8:	9301      	str	r3, [sp, #4]
 800d1da:	3308      	adds	r3, #8
 800d1dc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800d1de:	6013      	str	r3, [r2, #0]
 800d1e0:	9801      	ldr	r0, [sp, #4]
 800d1e2:	b013      	add	sp, #76	; 0x4c
 800d1e4:	ecbd 8b04 	vpop	{d8-d9}
 800d1e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d1ec:	4b8b      	ldr	r3, [pc, #556]	; (800d41c <_dtoa_r+0x2dc>)
 800d1ee:	9301      	str	r3, [sp, #4]
 800d1f0:	3303      	adds	r3, #3
 800d1f2:	e7f3      	b.n	800d1dc <_dtoa_r+0x9c>
 800d1f4:	2200      	movs	r2, #0
 800d1f6:	2300      	movs	r3, #0
 800d1f8:	4650      	mov	r0, sl
 800d1fa:	4659      	mov	r1, fp
 800d1fc:	f7f3 fc74 	bl	8000ae8 <__aeabi_dcmpeq>
 800d200:	ec4b ab19 	vmov	d9, sl, fp
 800d204:	4680      	mov	r8, r0
 800d206:	b158      	cbz	r0, 800d220 <_dtoa_r+0xe0>
 800d208:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d20a:	2301      	movs	r3, #1
 800d20c:	6013      	str	r3, [r2, #0]
 800d20e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d210:	2b00      	cmp	r3, #0
 800d212:	f000 856b 	beq.w	800dcec <_dtoa_r+0xbac>
 800d216:	4883      	ldr	r0, [pc, #524]	; (800d424 <_dtoa_r+0x2e4>)
 800d218:	6018      	str	r0, [r3, #0]
 800d21a:	1e43      	subs	r3, r0, #1
 800d21c:	9301      	str	r3, [sp, #4]
 800d21e:	e7df      	b.n	800d1e0 <_dtoa_r+0xa0>
 800d220:	ec4b ab10 	vmov	d0, sl, fp
 800d224:	aa10      	add	r2, sp, #64	; 0x40
 800d226:	a911      	add	r1, sp, #68	; 0x44
 800d228:	4620      	mov	r0, r4
 800d22a:	f001 f8af 	bl	800e38c <__d2b>
 800d22e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800d232:	ee08 0a10 	vmov	s16, r0
 800d236:	2d00      	cmp	r5, #0
 800d238:	f000 8084 	beq.w	800d344 <_dtoa_r+0x204>
 800d23c:	ee19 3a90 	vmov	r3, s19
 800d240:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d244:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800d248:	4656      	mov	r6, sl
 800d24a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800d24e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800d252:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800d256:	4b74      	ldr	r3, [pc, #464]	; (800d428 <_dtoa_r+0x2e8>)
 800d258:	2200      	movs	r2, #0
 800d25a:	4630      	mov	r0, r6
 800d25c:	4639      	mov	r1, r7
 800d25e:	f7f3 f823 	bl	80002a8 <__aeabi_dsub>
 800d262:	a365      	add	r3, pc, #404	; (adr r3, 800d3f8 <_dtoa_r+0x2b8>)
 800d264:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d268:	f7f3 f9d6 	bl	8000618 <__aeabi_dmul>
 800d26c:	a364      	add	r3, pc, #400	; (adr r3, 800d400 <_dtoa_r+0x2c0>)
 800d26e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d272:	f7f3 f81b 	bl	80002ac <__adddf3>
 800d276:	4606      	mov	r6, r0
 800d278:	4628      	mov	r0, r5
 800d27a:	460f      	mov	r7, r1
 800d27c:	f7f3 f962 	bl	8000544 <__aeabi_i2d>
 800d280:	a361      	add	r3, pc, #388	; (adr r3, 800d408 <_dtoa_r+0x2c8>)
 800d282:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d286:	f7f3 f9c7 	bl	8000618 <__aeabi_dmul>
 800d28a:	4602      	mov	r2, r0
 800d28c:	460b      	mov	r3, r1
 800d28e:	4630      	mov	r0, r6
 800d290:	4639      	mov	r1, r7
 800d292:	f7f3 f80b 	bl	80002ac <__adddf3>
 800d296:	4606      	mov	r6, r0
 800d298:	460f      	mov	r7, r1
 800d29a:	f7f3 fc6d 	bl	8000b78 <__aeabi_d2iz>
 800d29e:	2200      	movs	r2, #0
 800d2a0:	9000      	str	r0, [sp, #0]
 800d2a2:	2300      	movs	r3, #0
 800d2a4:	4630      	mov	r0, r6
 800d2a6:	4639      	mov	r1, r7
 800d2a8:	f7f3 fc28 	bl	8000afc <__aeabi_dcmplt>
 800d2ac:	b150      	cbz	r0, 800d2c4 <_dtoa_r+0x184>
 800d2ae:	9800      	ldr	r0, [sp, #0]
 800d2b0:	f7f3 f948 	bl	8000544 <__aeabi_i2d>
 800d2b4:	4632      	mov	r2, r6
 800d2b6:	463b      	mov	r3, r7
 800d2b8:	f7f3 fc16 	bl	8000ae8 <__aeabi_dcmpeq>
 800d2bc:	b910      	cbnz	r0, 800d2c4 <_dtoa_r+0x184>
 800d2be:	9b00      	ldr	r3, [sp, #0]
 800d2c0:	3b01      	subs	r3, #1
 800d2c2:	9300      	str	r3, [sp, #0]
 800d2c4:	9b00      	ldr	r3, [sp, #0]
 800d2c6:	2b16      	cmp	r3, #22
 800d2c8:	d85a      	bhi.n	800d380 <_dtoa_r+0x240>
 800d2ca:	9a00      	ldr	r2, [sp, #0]
 800d2cc:	4b57      	ldr	r3, [pc, #348]	; (800d42c <_dtoa_r+0x2ec>)
 800d2ce:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d2d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d2d6:	ec51 0b19 	vmov	r0, r1, d9
 800d2da:	f7f3 fc0f 	bl	8000afc <__aeabi_dcmplt>
 800d2de:	2800      	cmp	r0, #0
 800d2e0:	d050      	beq.n	800d384 <_dtoa_r+0x244>
 800d2e2:	9b00      	ldr	r3, [sp, #0]
 800d2e4:	3b01      	subs	r3, #1
 800d2e6:	9300      	str	r3, [sp, #0]
 800d2e8:	2300      	movs	r3, #0
 800d2ea:	930b      	str	r3, [sp, #44]	; 0x2c
 800d2ec:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d2ee:	1b5d      	subs	r5, r3, r5
 800d2f0:	1e6b      	subs	r3, r5, #1
 800d2f2:	9305      	str	r3, [sp, #20]
 800d2f4:	bf45      	ittet	mi
 800d2f6:	f1c5 0301 	rsbmi	r3, r5, #1
 800d2fa:	9304      	strmi	r3, [sp, #16]
 800d2fc:	2300      	movpl	r3, #0
 800d2fe:	2300      	movmi	r3, #0
 800d300:	bf4c      	ite	mi
 800d302:	9305      	strmi	r3, [sp, #20]
 800d304:	9304      	strpl	r3, [sp, #16]
 800d306:	9b00      	ldr	r3, [sp, #0]
 800d308:	2b00      	cmp	r3, #0
 800d30a:	db3d      	blt.n	800d388 <_dtoa_r+0x248>
 800d30c:	9b05      	ldr	r3, [sp, #20]
 800d30e:	9a00      	ldr	r2, [sp, #0]
 800d310:	920a      	str	r2, [sp, #40]	; 0x28
 800d312:	4413      	add	r3, r2
 800d314:	9305      	str	r3, [sp, #20]
 800d316:	2300      	movs	r3, #0
 800d318:	9307      	str	r3, [sp, #28]
 800d31a:	9b06      	ldr	r3, [sp, #24]
 800d31c:	2b09      	cmp	r3, #9
 800d31e:	f200 8089 	bhi.w	800d434 <_dtoa_r+0x2f4>
 800d322:	2b05      	cmp	r3, #5
 800d324:	bfc4      	itt	gt
 800d326:	3b04      	subgt	r3, #4
 800d328:	9306      	strgt	r3, [sp, #24]
 800d32a:	9b06      	ldr	r3, [sp, #24]
 800d32c:	f1a3 0302 	sub.w	r3, r3, #2
 800d330:	bfcc      	ite	gt
 800d332:	2500      	movgt	r5, #0
 800d334:	2501      	movle	r5, #1
 800d336:	2b03      	cmp	r3, #3
 800d338:	f200 8087 	bhi.w	800d44a <_dtoa_r+0x30a>
 800d33c:	e8df f003 	tbb	[pc, r3]
 800d340:	59383a2d 	.word	0x59383a2d
 800d344:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800d348:	441d      	add	r5, r3
 800d34a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800d34e:	2b20      	cmp	r3, #32
 800d350:	bfc1      	itttt	gt
 800d352:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800d356:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800d35a:	fa0b f303 	lslgt.w	r3, fp, r3
 800d35e:	fa26 f000 	lsrgt.w	r0, r6, r0
 800d362:	bfda      	itte	le
 800d364:	f1c3 0320 	rsble	r3, r3, #32
 800d368:	fa06 f003 	lslle.w	r0, r6, r3
 800d36c:	4318      	orrgt	r0, r3
 800d36e:	f7f3 f8d9 	bl	8000524 <__aeabi_ui2d>
 800d372:	2301      	movs	r3, #1
 800d374:	4606      	mov	r6, r0
 800d376:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800d37a:	3d01      	subs	r5, #1
 800d37c:	930e      	str	r3, [sp, #56]	; 0x38
 800d37e:	e76a      	b.n	800d256 <_dtoa_r+0x116>
 800d380:	2301      	movs	r3, #1
 800d382:	e7b2      	b.n	800d2ea <_dtoa_r+0x1aa>
 800d384:	900b      	str	r0, [sp, #44]	; 0x2c
 800d386:	e7b1      	b.n	800d2ec <_dtoa_r+0x1ac>
 800d388:	9b04      	ldr	r3, [sp, #16]
 800d38a:	9a00      	ldr	r2, [sp, #0]
 800d38c:	1a9b      	subs	r3, r3, r2
 800d38e:	9304      	str	r3, [sp, #16]
 800d390:	4253      	negs	r3, r2
 800d392:	9307      	str	r3, [sp, #28]
 800d394:	2300      	movs	r3, #0
 800d396:	930a      	str	r3, [sp, #40]	; 0x28
 800d398:	e7bf      	b.n	800d31a <_dtoa_r+0x1da>
 800d39a:	2300      	movs	r3, #0
 800d39c:	9308      	str	r3, [sp, #32]
 800d39e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d3a0:	2b00      	cmp	r3, #0
 800d3a2:	dc55      	bgt.n	800d450 <_dtoa_r+0x310>
 800d3a4:	2301      	movs	r3, #1
 800d3a6:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800d3aa:	461a      	mov	r2, r3
 800d3ac:	9209      	str	r2, [sp, #36]	; 0x24
 800d3ae:	e00c      	b.n	800d3ca <_dtoa_r+0x28a>
 800d3b0:	2301      	movs	r3, #1
 800d3b2:	e7f3      	b.n	800d39c <_dtoa_r+0x25c>
 800d3b4:	2300      	movs	r3, #0
 800d3b6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d3b8:	9308      	str	r3, [sp, #32]
 800d3ba:	9b00      	ldr	r3, [sp, #0]
 800d3bc:	4413      	add	r3, r2
 800d3be:	9302      	str	r3, [sp, #8]
 800d3c0:	3301      	adds	r3, #1
 800d3c2:	2b01      	cmp	r3, #1
 800d3c4:	9303      	str	r3, [sp, #12]
 800d3c6:	bfb8      	it	lt
 800d3c8:	2301      	movlt	r3, #1
 800d3ca:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800d3cc:	2200      	movs	r2, #0
 800d3ce:	6042      	str	r2, [r0, #4]
 800d3d0:	2204      	movs	r2, #4
 800d3d2:	f102 0614 	add.w	r6, r2, #20
 800d3d6:	429e      	cmp	r6, r3
 800d3d8:	6841      	ldr	r1, [r0, #4]
 800d3da:	d93d      	bls.n	800d458 <_dtoa_r+0x318>
 800d3dc:	4620      	mov	r0, r4
 800d3de:	f000 fcad 	bl	800dd3c <_Balloc>
 800d3e2:	9001      	str	r0, [sp, #4]
 800d3e4:	2800      	cmp	r0, #0
 800d3e6:	d13b      	bne.n	800d460 <_dtoa_r+0x320>
 800d3e8:	4b11      	ldr	r3, [pc, #68]	; (800d430 <_dtoa_r+0x2f0>)
 800d3ea:	4602      	mov	r2, r0
 800d3ec:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800d3f0:	e6c0      	b.n	800d174 <_dtoa_r+0x34>
 800d3f2:	2301      	movs	r3, #1
 800d3f4:	e7df      	b.n	800d3b6 <_dtoa_r+0x276>
 800d3f6:	bf00      	nop
 800d3f8:	636f4361 	.word	0x636f4361
 800d3fc:	3fd287a7 	.word	0x3fd287a7
 800d400:	8b60c8b3 	.word	0x8b60c8b3
 800d404:	3fc68a28 	.word	0x3fc68a28
 800d408:	509f79fb 	.word	0x509f79fb
 800d40c:	3fd34413 	.word	0x3fd34413
 800d410:	0800f57d 	.word	0x0800f57d
 800d414:	0800f594 	.word	0x0800f594
 800d418:	7ff00000 	.word	0x7ff00000
 800d41c:	0800f579 	.word	0x0800f579
 800d420:	0800f570 	.word	0x0800f570
 800d424:	0800f54d 	.word	0x0800f54d
 800d428:	3ff80000 	.word	0x3ff80000
 800d42c:	0800f688 	.word	0x0800f688
 800d430:	0800f5ef 	.word	0x0800f5ef
 800d434:	2501      	movs	r5, #1
 800d436:	2300      	movs	r3, #0
 800d438:	9306      	str	r3, [sp, #24]
 800d43a:	9508      	str	r5, [sp, #32]
 800d43c:	f04f 33ff 	mov.w	r3, #4294967295
 800d440:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800d444:	2200      	movs	r2, #0
 800d446:	2312      	movs	r3, #18
 800d448:	e7b0      	b.n	800d3ac <_dtoa_r+0x26c>
 800d44a:	2301      	movs	r3, #1
 800d44c:	9308      	str	r3, [sp, #32]
 800d44e:	e7f5      	b.n	800d43c <_dtoa_r+0x2fc>
 800d450:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d452:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800d456:	e7b8      	b.n	800d3ca <_dtoa_r+0x28a>
 800d458:	3101      	adds	r1, #1
 800d45a:	6041      	str	r1, [r0, #4]
 800d45c:	0052      	lsls	r2, r2, #1
 800d45e:	e7b8      	b.n	800d3d2 <_dtoa_r+0x292>
 800d460:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d462:	9a01      	ldr	r2, [sp, #4]
 800d464:	601a      	str	r2, [r3, #0]
 800d466:	9b03      	ldr	r3, [sp, #12]
 800d468:	2b0e      	cmp	r3, #14
 800d46a:	f200 809d 	bhi.w	800d5a8 <_dtoa_r+0x468>
 800d46e:	2d00      	cmp	r5, #0
 800d470:	f000 809a 	beq.w	800d5a8 <_dtoa_r+0x468>
 800d474:	9b00      	ldr	r3, [sp, #0]
 800d476:	2b00      	cmp	r3, #0
 800d478:	dd32      	ble.n	800d4e0 <_dtoa_r+0x3a0>
 800d47a:	4ab7      	ldr	r2, [pc, #732]	; (800d758 <_dtoa_r+0x618>)
 800d47c:	f003 030f 	and.w	r3, r3, #15
 800d480:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800d484:	e9d3 8900 	ldrd	r8, r9, [r3]
 800d488:	9b00      	ldr	r3, [sp, #0]
 800d48a:	05d8      	lsls	r0, r3, #23
 800d48c:	ea4f 1723 	mov.w	r7, r3, asr #4
 800d490:	d516      	bpl.n	800d4c0 <_dtoa_r+0x380>
 800d492:	4bb2      	ldr	r3, [pc, #712]	; (800d75c <_dtoa_r+0x61c>)
 800d494:	ec51 0b19 	vmov	r0, r1, d9
 800d498:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800d49c:	f7f3 f9e6 	bl	800086c <__aeabi_ddiv>
 800d4a0:	f007 070f 	and.w	r7, r7, #15
 800d4a4:	4682      	mov	sl, r0
 800d4a6:	468b      	mov	fp, r1
 800d4a8:	2503      	movs	r5, #3
 800d4aa:	4eac      	ldr	r6, [pc, #688]	; (800d75c <_dtoa_r+0x61c>)
 800d4ac:	b957      	cbnz	r7, 800d4c4 <_dtoa_r+0x384>
 800d4ae:	4642      	mov	r2, r8
 800d4b0:	464b      	mov	r3, r9
 800d4b2:	4650      	mov	r0, sl
 800d4b4:	4659      	mov	r1, fp
 800d4b6:	f7f3 f9d9 	bl	800086c <__aeabi_ddiv>
 800d4ba:	4682      	mov	sl, r0
 800d4bc:	468b      	mov	fp, r1
 800d4be:	e028      	b.n	800d512 <_dtoa_r+0x3d2>
 800d4c0:	2502      	movs	r5, #2
 800d4c2:	e7f2      	b.n	800d4aa <_dtoa_r+0x36a>
 800d4c4:	07f9      	lsls	r1, r7, #31
 800d4c6:	d508      	bpl.n	800d4da <_dtoa_r+0x39a>
 800d4c8:	4640      	mov	r0, r8
 800d4ca:	4649      	mov	r1, r9
 800d4cc:	e9d6 2300 	ldrd	r2, r3, [r6]
 800d4d0:	f7f3 f8a2 	bl	8000618 <__aeabi_dmul>
 800d4d4:	3501      	adds	r5, #1
 800d4d6:	4680      	mov	r8, r0
 800d4d8:	4689      	mov	r9, r1
 800d4da:	107f      	asrs	r7, r7, #1
 800d4dc:	3608      	adds	r6, #8
 800d4de:	e7e5      	b.n	800d4ac <_dtoa_r+0x36c>
 800d4e0:	f000 809b 	beq.w	800d61a <_dtoa_r+0x4da>
 800d4e4:	9b00      	ldr	r3, [sp, #0]
 800d4e6:	4f9d      	ldr	r7, [pc, #628]	; (800d75c <_dtoa_r+0x61c>)
 800d4e8:	425e      	negs	r6, r3
 800d4ea:	4b9b      	ldr	r3, [pc, #620]	; (800d758 <_dtoa_r+0x618>)
 800d4ec:	f006 020f 	and.w	r2, r6, #15
 800d4f0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d4f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d4f8:	ec51 0b19 	vmov	r0, r1, d9
 800d4fc:	f7f3 f88c 	bl	8000618 <__aeabi_dmul>
 800d500:	1136      	asrs	r6, r6, #4
 800d502:	4682      	mov	sl, r0
 800d504:	468b      	mov	fp, r1
 800d506:	2300      	movs	r3, #0
 800d508:	2502      	movs	r5, #2
 800d50a:	2e00      	cmp	r6, #0
 800d50c:	d17a      	bne.n	800d604 <_dtoa_r+0x4c4>
 800d50e:	2b00      	cmp	r3, #0
 800d510:	d1d3      	bne.n	800d4ba <_dtoa_r+0x37a>
 800d512:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d514:	2b00      	cmp	r3, #0
 800d516:	f000 8082 	beq.w	800d61e <_dtoa_r+0x4de>
 800d51a:	4b91      	ldr	r3, [pc, #580]	; (800d760 <_dtoa_r+0x620>)
 800d51c:	2200      	movs	r2, #0
 800d51e:	4650      	mov	r0, sl
 800d520:	4659      	mov	r1, fp
 800d522:	f7f3 faeb 	bl	8000afc <__aeabi_dcmplt>
 800d526:	2800      	cmp	r0, #0
 800d528:	d079      	beq.n	800d61e <_dtoa_r+0x4de>
 800d52a:	9b03      	ldr	r3, [sp, #12]
 800d52c:	2b00      	cmp	r3, #0
 800d52e:	d076      	beq.n	800d61e <_dtoa_r+0x4de>
 800d530:	9b02      	ldr	r3, [sp, #8]
 800d532:	2b00      	cmp	r3, #0
 800d534:	dd36      	ble.n	800d5a4 <_dtoa_r+0x464>
 800d536:	9b00      	ldr	r3, [sp, #0]
 800d538:	4650      	mov	r0, sl
 800d53a:	4659      	mov	r1, fp
 800d53c:	1e5f      	subs	r7, r3, #1
 800d53e:	2200      	movs	r2, #0
 800d540:	4b88      	ldr	r3, [pc, #544]	; (800d764 <_dtoa_r+0x624>)
 800d542:	f7f3 f869 	bl	8000618 <__aeabi_dmul>
 800d546:	9e02      	ldr	r6, [sp, #8]
 800d548:	4682      	mov	sl, r0
 800d54a:	468b      	mov	fp, r1
 800d54c:	3501      	adds	r5, #1
 800d54e:	4628      	mov	r0, r5
 800d550:	f7f2 fff8 	bl	8000544 <__aeabi_i2d>
 800d554:	4652      	mov	r2, sl
 800d556:	465b      	mov	r3, fp
 800d558:	f7f3 f85e 	bl	8000618 <__aeabi_dmul>
 800d55c:	4b82      	ldr	r3, [pc, #520]	; (800d768 <_dtoa_r+0x628>)
 800d55e:	2200      	movs	r2, #0
 800d560:	f7f2 fea4 	bl	80002ac <__adddf3>
 800d564:	46d0      	mov	r8, sl
 800d566:	46d9      	mov	r9, fp
 800d568:	4682      	mov	sl, r0
 800d56a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800d56e:	2e00      	cmp	r6, #0
 800d570:	d158      	bne.n	800d624 <_dtoa_r+0x4e4>
 800d572:	4b7e      	ldr	r3, [pc, #504]	; (800d76c <_dtoa_r+0x62c>)
 800d574:	2200      	movs	r2, #0
 800d576:	4640      	mov	r0, r8
 800d578:	4649      	mov	r1, r9
 800d57a:	f7f2 fe95 	bl	80002a8 <__aeabi_dsub>
 800d57e:	4652      	mov	r2, sl
 800d580:	465b      	mov	r3, fp
 800d582:	4680      	mov	r8, r0
 800d584:	4689      	mov	r9, r1
 800d586:	f7f3 fad7 	bl	8000b38 <__aeabi_dcmpgt>
 800d58a:	2800      	cmp	r0, #0
 800d58c:	f040 8295 	bne.w	800daba <_dtoa_r+0x97a>
 800d590:	4652      	mov	r2, sl
 800d592:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800d596:	4640      	mov	r0, r8
 800d598:	4649      	mov	r1, r9
 800d59a:	f7f3 faaf 	bl	8000afc <__aeabi_dcmplt>
 800d59e:	2800      	cmp	r0, #0
 800d5a0:	f040 8289 	bne.w	800dab6 <_dtoa_r+0x976>
 800d5a4:	ec5b ab19 	vmov	sl, fp, d9
 800d5a8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d5aa:	2b00      	cmp	r3, #0
 800d5ac:	f2c0 8148 	blt.w	800d840 <_dtoa_r+0x700>
 800d5b0:	9a00      	ldr	r2, [sp, #0]
 800d5b2:	2a0e      	cmp	r2, #14
 800d5b4:	f300 8144 	bgt.w	800d840 <_dtoa_r+0x700>
 800d5b8:	4b67      	ldr	r3, [pc, #412]	; (800d758 <_dtoa_r+0x618>)
 800d5ba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d5be:	e9d3 8900 	ldrd	r8, r9, [r3]
 800d5c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d5c4:	2b00      	cmp	r3, #0
 800d5c6:	f280 80d5 	bge.w	800d774 <_dtoa_r+0x634>
 800d5ca:	9b03      	ldr	r3, [sp, #12]
 800d5cc:	2b00      	cmp	r3, #0
 800d5ce:	f300 80d1 	bgt.w	800d774 <_dtoa_r+0x634>
 800d5d2:	f040 826f 	bne.w	800dab4 <_dtoa_r+0x974>
 800d5d6:	4b65      	ldr	r3, [pc, #404]	; (800d76c <_dtoa_r+0x62c>)
 800d5d8:	2200      	movs	r2, #0
 800d5da:	4640      	mov	r0, r8
 800d5dc:	4649      	mov	r1, r9
 800d5de:	f7f3 f81b 	bl	8000618 <__aeabi_dmul>
 800d5e2:	4652      	mov	r2, sl
 800d5e4:	465b      	mov	r3, fp
 800d5e6:	f7f3 fa9d 	bl	8000b24 <__aeabi_dcmpge>
 800d5ea:	9e03      	ldr	r6, [sp, #12]
 800d5ec:	4637      	mov	r7, r6
 800d5ee:	2800      	cmp	r0, #0
 800d5f0:	f040 8245 	bne.w	800da7e <_dtoa_r+0x93e>
 800d5f4:	9d01      	ldr	r5, [sp, #4]
 800d5f6:	2331      	movs	r3, #49	; 0x31
 800d5f8:	f805 3b01 	strb.w	r3, [r5], #1
 800d5fc:	9b00      	ldr	r3, [sp, #0]
 800d5fe:	3301      	adds	r3, #1
 800d600:	9300      	str	r3, [sp, #0]
 800d602:	e240      	b.n	800da86 <_dtoa_r+0x946>
 800d604:	07f2      	lsls	r2, r6, #31
 800d606:	d505      	bpl.n	800d614 <_dtoa_r+0x4d4>
 800d608:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d60c:	f7f3 f804 	bl	8000618 <__aeabi_dmul>
 800d610:	3501      	adds	r5, #1
 800d612:	2301      	movs	r3, #1
 800d614:	1076      	asrs	r6, r6, #1
 800d616:	3708      	adds	r7, #8
 800d618:	e777      	b.n	800d50a <_dtoa_r+0x3ca>
 800d61a:	2502      	movs	r5, #2
 800d61c:	e779      	b.n	800d512 <_dtoa_r+0x3d2>
 800d61e:	9f00      	ldr	r7, [sp, #0]
 800d620:	9e03      	ldr	r6, [sp, #12]
 800d622:	e794      	b.n	800d54e <_dtoa_r+0x40e>
 800d624:	9901      	ldr	r1, [sp, #4]
 800d626:	4b4c      	ldr	r3, [pc, #304]	; (800d758 <_dtoa_r+0x618>)
 800d628:	4431      	add	r1, r6
 800d62a:	910d      	str	r1, [sp, #52]	; 0x34
 800d62c:	9908      	ldr	r1, [sp, #32]
 800d62e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800d632:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800d636:	2900      	cmp	r1, #0
 800d638:	d043      	beq.n	800d6c2 <_dtoa_r+0x582>
 800d63a:	494d      	ldr	r1, [pc, #308]	; (800d770 <_dtoa_r+0x630>)
 800d63c:	2000      	movs	r0, #0
 800d63e:	f7f3 f915 	bl	800086c <__aeabi_ddiv>
 800d642:	4652      	mov	r2, sl
 800d644:	465b      	mov	r3, fp
 800d646:	f7f2 fe2f 	bl	80002a8 <__aeabi_dsub>
 800d64a:	9d01      	ldr	r5, [sp, #4]
 800d64c:	4682      	mov	sl, r0
 800d64e:	468b      	mov	fp, r1
 800d650:	4649      	mov	r1, r9
 800d652:	4640      	mov	r0, r8
 800d654:	f7f3 fa90 	bl	8000b78 <__aeabi_d2iz>
 800d658:	4606      	mov	r6, r0
 800d65a:	f7f2 ff73 	bl	8000544 <__aeabi_i2d>
 800d65e:	4602      	mov	r2, r0
 800d660:	460b      	mov	r3, r1
 800d662:	4640      	mov	r0, r8
 800d664:	4649      	mov	r1, r9
 800d666:	f7f2 fe1f 	bl	80002a8 <__aeabi_dsub>
 800d66a:	3630      	adds	r6, #48	; 0x30
 800d66c:	f805 6b01 	strb.w	r6, [r5], #1
 800d670:	4652      	mov	r2, sl
 800d672:	465b      	mov	r3, fp
 800d674:	4680      	mov	r8, r0
 800d676:	4689      	mov	r9, r1
 800d678:	f7f3 fa40 	bl	8000afc <__aeabi_dcmplt>
 800d67c:	2800      	cmp	r0, #0
 800d67e:	d163      	bne.n	800d748 <_dtoa_r+0x608>
 800d680:	4642      	mov	r2, r8
 800d682:	464b      	mov	r3, r9
 800d684:	4936      	ldr	r1, [pc, #216]	; (800d760 <_dtoa_r+0x620>)
 800d686:	2000      	movs	r0, #0
 800d688:	f7f2 fe0e 	bl	80002a8 <__aeabi_dsub>
 800d68c:	4652      	mov	r2, sl
 800d68e:	465b      	mov	r3, fp
 800d690:	f7f3 fa34 	bl	8000afc <__aeabi_dcmplt>
 800d694:	2800      	cmp	r0, #0
 800d696:	f040 80b5 	bne.w	800d804 <_dtoa_r+0x6c4>
 800d69a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d69c:	429d      	cmp	r5, r3
 800d69e:	d081      	beq.n	800d5a4 <_dtoa_r+0x464>
 800d6a0:	4b30      	ldr	r3, [pc, #192]	; (800d764 <_dtoa_r+0x624>)
 800d6a2:	2200      	movs	r2, #0
 800d6a4:	4650      	mov	r0, sl
 800d6a6:	4659      	mov	r1, fp
 800d6a8:	f7f2 ffb6 	bl	8000618 <__aeabi_dmul>
 800d6ac:	4b2d      	ldr	r3, [pc, #180]	; (800d764 <_dtoa_r+0x624>)
 800d6ae:	4682      	mov	sl, r0
 800d6b0:	468b      	mov	fp, r1
 800d6b2:	4640      	mov	r0, r8
 800d6b4:	4649      	mov	r1, r9
 800d6b6:	2200      	movs	r2, #0
 800d6b8:	f7f2 ffae 	bl	8000618 <__aeabi_dmul>
 800d6bc:	4680      	mov	r8, r0
 800d6be:	4689      	mov	r9, r1
 800d6c0:	e7c6      	b.n	800d650 <_dtoa_r+0x510>
 800d6c2:	4650      	mov	r0, sl
 800d6c4:	4659      	mov	r1, fp
 800d6c6:	f7f2 ffa7 	bl	8000618 <__aeabi_dmul>
 800d6ca:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d6cc:	9d01      	ldr	r5, [sp, #4]
 800d6ce:	930f      	str	r3, [sp, #60]	; 0x3c
 800d6d0:	4682      	mov	sl, r0
 800d6d2:	468b      	mov	fp, r1
 800d6d4:	4649      	mov	r1, r9
 800d6d6:	4640      	mov	r0, r8
 800d6d8:	f7f3 fa4e 	bl	8000b78 <__aeabi_d2iz>
 800d6dc:	4606      	mov	r6, r0
 800d6de:	f7f2 ff31 	bl	8000544 <__aeabi_i2d>
 800d6e2:	3630      	adds	r6, #48	; 0x30
 800d6e4:	4602      	mov	r2, r0
 800d6e6:	460b      	mov	r3, r1
 800d6e8:	4640      	mov	r0, r8
 800d6ea:	4649      	mov	r1, r9
 800d6ec:	f7f2 fddc 	bl	80002a8 <__aeabi_dsub>
 800d6f0:	f805 6b01 	strb.w	r6, [r5], #1
 800d6f4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d6f6:	429d      	cmp	r5, r3
 800d6f8:	4680      	mov	r8, r0
 800d6fa:	4689      	mov	r9, r1
 800d6fc:	f04f 0200 	mov.w	r2, #0
 800d700:	d124      	bne.n	800d74c <_dtoa_r+0x60c>
 800d702:	4b1b      	ldr	r3, [pc, #108]	; (800d770 <_dtoa_r+0x630>)
 800d704:	4650      	mov	r0, sl
 800d706:	4659      	mov	r1, fp
 800d708:	f7f2 fdd0 	bl	80002ac <__adddf3>
 800d70c:	4602      	mov	r2, r0
 800d70e:	460b      	mov	r3, r1
 800d710:	4640      	mov	r0, r8
 800d712:	4649      	mov	r1, r9
 800d714:	f7f3 fa10 	bl	8000b38 <__aeabi_dcmpgt>
 800d718:	2800      	cmp	r0, #0
 800d71a:	d173      	bne.n	800d804 <_dtoa_r+0x6c4>
 800d71c:	4652      	mov	r2, sl
 800d71e:	465b      	mov	r3, fp
 800d720:	4913      	ldr	r1, [pc, #76]	; (800d770 <_dtoa_r+0x630>)
 800d722:	2000      	movs	r0, #0
 800d724:	f7f2 fdc0 	bl	80002a8 <__aeabi_dsub>
 800d728:	4602      	mov	r2, r0
 800d72a:	460b      	mov	r3, r1
 800d72c:	4640      	mov	r0, r8
 800d72e:	4649      	mov	r1, r9
 800d730:	f7f3 f9e4 	bl	8000afc <__aeabi_dcmplt>
 800d734:	2800      	cmp	r0, #0
 800d736:	f43f af35 	beq.w	800d5a4 <_dtoa_r+0x464>
 800d73a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800d73c:	1e6b      	subs	r3, r5, #1
 800d73e:	930f      	str	r3, [sp, #60]	; 0x3c
 800d740:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800d744:	2b30      	cmp	r3, #48	; 0x30
 800d746:	d0f8      	beq.n	800d73a <_dtoa_r+0x5fa>
 800d748:	9700      	str	r7, [sp, #0]
 800d74a:	e049      	b.n	800d7e0 <_dtoa_r+0x6a0>
 800d74c:	4b05      	ldr	r3, [pc, #20]	; (800d764 <_dtoa_r+0x624>)
 800d74e:	f7f2 ff63 	bl	8000618 <__aeabi_dmul>
 800d752:	4680      	mov	r8, r0
 800d754:	4689      	mov	r9, r1
 800d756:	e7bd      	b.n	800d6d4 <_dtoa_r+0x594>
 800d758:	0800f688 	.word	0x0800f688
 800d75c:	0800f660 	.word	0x0800f660
 800d760:	3ff00000 	.word	0x3ff00000
 800d764:	40240000 	.word	0x40240000
 800d768:	401c0000 	.word	0x401c0000
 800d76c:	40140000 	.word	0x40140000
 800d770:	3fe00000 	.word	0x3fe00000
 800d774:	9d01      	ldr	r5, [sp, #4]
 800d776:	4656      	mov	r6, sl
 800d778:	465f      	mov	r7, fp
 800d77a:	4642      	mov	r2, r8
 800d77c:	464b      	mov	r3, r9
 800d77e:	4630      	mov	r0, r6
 800d780:	4639      	mov	r1, r7
 800d782:	f7f3 f873 	bl	800086c <__aeabi_ddiv>
 800d786:	f7f3 f9f7 	bl	8000b78 <__aeabi_d2iz>
 800d78a:	4682      	mov	sl, r0
 800d78c:	f7f2 feda 	bl	8000544 <__aeabi_i2d>
 800d790:	4642      	mov	r2, r8
 800d792:	464b      	mov	r3, r9
 800d794:	f7f2 ff40 	bl	8000618 <__aeabi_dmul>
 800d798:	4602      	mov	r2, r0
 800d79a:	460b      	mov	r3, r1
 800d79c:	4630      	mov	r0, r6
 800d79e:	4639      	mov	r1, r7
 800d7a0:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800d7a4:	f7f2 fd80 	bl	80002a8 <__aeabi_dsub>
 800d7a8:	f805 6b01 	strb.w	r6, [r5], #1
 800d7ac:	9e01      	ldr	r6, [sp, #4]
 800d7ae:	9f03      	ldr	r7, [sp, #12]
 800d7b0:	1bae      	subs	r6, r5, r6
 800d7b2:	42b7      	cmp	r7, r6
 800d7b4:	4602      	mov	r2, r0
 800d7b6:	460b      	mov	r3, r1
 800d7b8:	d135      	bne.n	800d826 <_dtoa_r+0x6e6>
 800d7ba:	f7f2 fd77 	bl	80002ac <__adddf3>
 800d7be:	4642      	mov	r2, r8
 800d7c0:	464b      	mov	r3, r9
 800d7c2:	4606      	mov	r6, r0
 800d7c4:	460f      	mov	r7, r1
 800d7c6:	f7f3 f9b7 	bl	8000b38 <__aeabi_dcmpgt>
 800d7ca:	b9d0      	cbnz	r0, 800d802 <_dtoa_r+0x6c2>
 800d7cc:	4642      	mov	r2, r8
 800d7ce:	464b      	mov	r3, r9
 800d7d0:	4630      	mov	r0, r6
 800d7d2:	4639      	mov	r1, r7
 800d7d4:	f7f3 f988 	bl	8000ae8 <__aeabi_dcmpeq>
 800d7d8:	b110      	cbz	r0, 800d7e0 <_dtoa_r+0x6a0>
 800d7da:	f01a 0f01 	tst.w	sl, #1
 800d7de:	d110      	bne.n	800d802 <_dtoa_r+0x6c2>
 800d7e0:	4620      	mov	r0, r4
 800d7e2:	ee18 1a10 	vmov	r1, s16
 800d7e6:	f000 fae9 	bl	800ddbc <_Bfree>
 800d7ea:	2300      	movs	r3, #0
 800d7ec:	9800      	ldr	r0, [sp, #0]
 800d7ee:	702b      	strb	r3, [r5, #0]
 800d7f0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d7f2:	3001      	adds	r0, #1
 800d7f4:	6018      	str	r0, [r3, #0]
 800d7f6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d7f8:	2b00      	cmp	r3, #0
 800d7fa:	f43f acf1 	beq.w	800d1e0 <_dtoa_r+0xa0>
 800d7fe:	601d      	str	r5, [r3, #0]
 800d800:	e4ee      	b.n	800d1e0 <_dtoa_r+0xa0>
 800d802:	9f00      	ldr	r7, [sp, #0]
 800d804:	462b      	mov	r3, r5
 800d806:	461d      	mov	r5, r3
 800d808:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d80c:	2a39      	cmp	r2, #57	; 0x39
 800d80e:	d106      	bne.n	800d81e <_dtoa_r+0x6de>
 800d810:	9a01      	ldr	r2, [sp, #4]
 800d812:	429a      	cmp	r2, r3
 800d814:	d1f7      	bne.n	800d806 <_dtoa_r+0x6c6>
 800d816:	9901      	ldr	r1, [sp, #4]
 800d818:	2230      	movs	r2, #48	; 0x30
 800d81a:	3701      	adds	r7, #1
 800d81c:	700a      	strb	r2, [r1, #0]
 800d81e:	781a      	ldrb	r2, [r3, #0]
 800d820:	3201      	adds	r2, #1
 800d822:	701a      	strb	r2, [r3, #0]
 800d824:	e790      	b.n	800d748 <_dtoa_r+0x608>
 800d826:	4ba6      	ldr	r3, [pc, #664]	; (800dac0 <_dtoa_r+0x980>)
 800d828:	2200      	movs	r2, #0
 800d82a:	f7f2 fef5 	bl	8000618 <__aeabi_dmul>
 800d82e:	2200      	movs	r2, #0
 800d830:	2300      	movs	r3, #0
 800d832:	4606      	mov	r6, r0
 800d834:	460f      	mov	r7, r1
 800d836:	f7f3 f957 	bl	8000ae8 <__aeabi_dcmpeq>
 800d83a:	2800      	cmp	r0, #0
 800d83c:	d09d      	beq.n	800d77a <_dtoa_r+0x63a>
 800d83e:	e7cf      	b.n	800d7e0 <_dtoa_r+0x6a0>
 800d840:	9a08      	ldr	r2, [sp, #32]
 800d842:	2a00      	cmp	r2, #0
 800d844:	f000 80d7 	beq.w	800d9f6 <_dtoa_r+0x8b6>
 800d848:	9a06      	ldr	r2, [sp, #24]
 800d84a:	2a01      	cmp	r2, #1
 800d84c:	f300 80ba 	bgt.w	800d9c4 <_dtoa_r+0x884>
 800d850:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d852:	2a00      	cmp	r2, #0
 800d854:	f000 80b2 	beq.w	800d9bc <_dtoa_r+0x87c>
 800d858:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800d85c:	9e07      	ldr	r6, [sp, #28]
 800d85e:	9d04      	ldr	r5, [sp, #16]
 800d860:	9a04      	ldr	r2, [sp, #16]
 800d862:	441a      	add	r2, r3
 800d864:	9204      	str	r2, [sp, #16]
 800d866:	9a05      	ldr	r2, [sp, #20]
 800d868:	2101      	movs	r1, #1
 800d86a:	441a      	add	r2, r3
 800d86c:	4620      	mov	r0, r4
 800d86e:	9205      	str	r2, [sp, #20]
 800d870:	f000 fb5c 	bl	800df2c <__i2b>
 800d874:	4607      	mov	r7, r0
 800d876:	2d00      	cmp	r5, #0
 800d878:	dd0c      	ble.n	800d894 <_dtoa_r+0x754>
 800d87a:	9b05      	ldr	r3, [sp, #20]
 800d87c:	2b00      	cmp	r3, #0
 800d87e:	dd09      	ble.n	800d894 <_dtoa_r+0x754>
 800d880:	42ab      	cmp	r3, r5
 800d882:	9a04      	ldr	r2, [sp, #16]
 800d884:	bfa8      	it	ge
 800d886:	462b      	movge	r3, r5
 800d888:	1ad2      	subs	r2, r2, r3
 800d88a:	9204      	str	r2, [sp, #16]
 800d88c:	9a05      	ldr	r2, [sp, #20]
 800d88e:	1aed      	subs	r5, r5, r3
 800d890:	1ad3      	subs	r3, r2, r3
 800d892:	9305      	str	r3, [sp, #20]
 800d894:	9b07      	ldr	r3, [sp, #28]
 800d896:	b31b      	cbz	r3, 800d8e0 <_dtoa_r+0x7a0>
 800d898:	9b08      	ldr	r3, [sp, #32]
 800d89a:	2b00      	cmp	r3, #0
 800d89c:	f000 80af 	beq.w	800d9fe <_dtoa_r+0x8be>
 800d8a0:	2e00      	cmp	r6, #0
 800d8a2:	dd13      	ble.n	800d8cc <_dtoa_r+0x78c>
 800d8a4:	4639      	mov	r1, r7
 800d8a6:	4632      	mov	r2, r6
 800d8a8:	4620      	mov	r0, r4
 800d8aa:	f000 fbff 	bl	800e0ac <__pow5mult>
 800d8ae:	ee18 2a10 	vmov	r2, s16
 800d8b2:	4601      	mov	r1, r0
 800d8b4:	4607      	mov	r7, r0
 800d8b6:	4620      	mov	r0, r4
 800d8b8:	f000 fb4e 	bl	800df58 <__multiply>
 800d8bc:	ee18 1a10 	vmov	r1, s16
 800d8c0:	4680      	mov	r8, r0
 800d8c2:	4620      	mov	r0, r4
 800d8c4:	f000 fa7a 	bl	800ddbc <_Bfree>
 800d8c8:	ee08 8a10 	vmov	s16, r8
 800d8cc:	9b07      	ldr	r3, [sp, #28]
 800d8ce:	1b9a      	subs	r2, r3, r6
 800d8d0:	d006      	beq.n	800d8e0 <_dtoa_r+0x7a0>
 800d8d2:	ee18 1a10 	vmov	r1, s16
 800d8d6:	4620      	mov	r0, r4
 800d8d8:	f000 fbe8 	bl	800e0ac <__pow5mult>
 800d8dc:	ee08 0a10 	vmov	s16, r0
 800d8e0:	2101      	movs	r1, #1
 800d8e2:	4620      	mov	r0, r4
 800d8e4:	f000 fb22 	bl	800df2c <__i2b>
 800d8e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d8ea:	2b00      	cmp	r3, #0
 800d8ec:	4606      	mov	r6, r0
 800d8ee:	f340 8088 	ble.w	800da02 <_dtoa_r+0x8c2>
 800d8f2:	461a      	mov	r2, r3
 800d8f4:	4601      	mov	r1, r0
 800d8f6:	4620      	mov	r0, r4
 800d8f8:	f000 fbd8 	bl	800e0ac <__pow5mult>
 800d8fc:	9b06      	ldr	r3, [sp, #24]
 800d8fe:	2b01      	cmp	r3, #1
 800d900:	4606      	mov	r6, r0
 800d902:	f340 8081 	ble.w	800da08 <_dtoa_r+0x8c8>
 800d906:	f04f 0800 	mov.w	r8, #0
 800d90a:	6933      	ldr	r3, [r6, #16]
 800d90c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800d910:	6918      	ldr	r0, [r3, #16]
 800d912:	f000 fabb 	bl	800de8c <__hi0bits>
 800d916:	f1c0 0020 	rsb	r0, r0, #32
 800d91a:	9b05      	ldr	r3, [sp, #20]
 800d91c:	4418      	add	r0, r3
 800d91e:	f010 001f 	ands.w	r0, r0, #31
 800d922:	f000 8092 	beq.w	800da4a <_dtoa_r+0x90a>
 800d926:	f1c0 0320 	rsb	r3, r0, #32
 800d92a:	2b04      	cmp	r3, #4
 800d92c:	f340 808a 	ble.w	800da44 <_dtoa_r+0x904>
 800d930:	f1c0 001c 	rsb	r0, r0, #28
 800d934:	9b04      	ldr	r3, [sp, #16]
 800d936:	4403      	add	r3, r0
 800d938:	9304      	str	r3, [sp, #16]
 800d93a:	9b05      	ldr	r3, [sp, #20]
 800d93c:	4403      	add	r3, r0
 800d93e:	4405      	add	r5, r0
 800d940:	9305      	str	r3, [sp, #20]
 800d942:	9b04      	ldr	r3, [sp, #16]
 800d944:	2b00      	cmp	r3, #0
 800d946:	dd07      	ble.n	800d958 <_dtoa_r+0x818>
 800d948:	ee18 1a10 	vmov	r1, s16
 800d94c:	461a      	mov	r2, r3
 800d94e:	4620      	mov	r0, r4
 800d950:	f000 fc06 	bl	800e160 <__lshift>
 800d954:	ee08 0a10 	vmov	s16, r0
 800d958:	9b05      	ldr	r3, [sp, #20]
 800d95a:	2b00      	cmp	r3, #0
 800d95c:	dd05      	ble.n	800d96a <_dtoa_r+0x82a>
 800d95e:	4631      	mov	r1, r6
 800d960:	461a      	mov	r2, r3
 800d962:	4620      	mov	r0, r4
 800d964:	f000 fbfc 	bl	800e160 <__lshift>
 800d968:	4606      	mov	r6, r0
 800d96a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d96c:	2b00      	cmp	r3, #0
 800d96e:	d06e      	beq.n	800da4e <_dtoa_r+0x90e>
 800d970:	ee18 0a10 	vmov	r0, s16
 800d974:	4631      	mov	r1, r6
 800d976:	f000 fc63 	bl	800e240 <__mcmp>
 800d97a:	2800      	cmp	r0, #0
 800d97c:	da67      	bge.n	800da4e <_dtoa_r+0x90e>
 800d97e:	9b00      	ldr	r3, [sp, #0]
 800d980:	3b01      	subs	r3, #1
 800d982:	ee18 1a10 	vmov	r1, s16
 800d986:	9300      	str	r3, [sp, #0]
 800d988:	220a      	movs	r2, #10
 800d98a:	2300      	movs	r3, #0
 800d98c:	4620      	mov	r0, r4
 800d98e:	f000 fa37 	bl	800de00 <__multadd>
 800d992:	9b08      	ldr	r3, [sp, #32]
 800d994:	ee08 0a10 	vmov	s16, r0
 800d998:	2b00      	cmp	r3, #0
 800d99a:	f000 81b1 	beq.w	800dd00 <_dtoa_r+0xbc0>
 800d99e:	2300      	movs	r3, #0
 800d9a0:	4639      	mov	r1, r7
 800d9a2:	220a      	movs	r2, #10
 800d9a4:	4620      	mov	r0, r4
 800d9a6:	f000 fa2b 	bl	800de00 <__multadd>
 800d9aa:	9b02      	ldr	r3, [sp, #8]
 800d9ac:	2b00      	cmp	r3, #0
 800d9ae:	4607      	mov	r7, r0
 800d9b0:	f300 808e 	bgt.w	800dad0 <_dtoa_r+0x990>
 800d9b4:	9b06      	ldr	r3, [sp, #24]
 800d9b6:	2b02      	cmp	r3, #2
 800d9b8:	dc51      	bgt.n	800da5e <_dtoa_r+0x91e>
 800d9ba:	e089      	b.n	800dad0 <_dtoa_r+0x990>
 800d9bc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d9be:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800d9c2:	e74b      	b.n	800d85c <_dtoa_r+0x71c>
 800d9c4:	9b03      	ldr	r3, [sp, #12]
 800d9c6:	1e5e      	subs	r6, r3, #1
 800d9c8:	9b07      	ldr	r3, [sp, #28]
 800d9ca:	42b3      	cmp	r3, r6
 800d9cc:	bfbf      	itttt	lt
 800d9ce:	9b07      	ldrlt	r3, [sp, #28]
 800d9d0:	9607      	strlt	r6, [sp, #28]
 800d9d2:	1af2      	sublt	r2, r6, r3
 800d9d4:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800d9d6:	bfb6      	itet	lt
 800d9d8:	189b      	addlt	r3, r3, r2
 800d9da:	1b9e      	subge	r6, r3, r6
 800d9dc:	930a      	strlt	r3, [sp, #40]	; 0x28
 800d9de:	9b03      	ldr	r3, [sp, #12]
 800d9e0:	bfb8      	it	lt
 800d9e2:	2600      	movlt	r6, #0
 800d9e4:	2b00      	cmp	r3, #0
 800d9e6:	bfb7      	itett	lt
 800d9e8:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800d9ec:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800d9f0:	1a9d      	sublt	r5, r3, r2
 800d9f2:	2300      	movlt	r3, #0
 800d9f4:	e734      	b.n	800d860 <_dtoa_r+0x720>
 800d9f6:	9e07      	ldr	r6, [sp, #28]
 800d9f8:	9d04      	ldr	r5, [sp, #16]
 800d9fa:	9f08      	ldr	r7, [sp, #32]
 800d9fc:	e73b      	b.n	800d876 <_dtoa_r+0x736>
 800d9fe:	9a07      	ldr	r2, [sp, #28]
 800da00:	e767      	b.n	800d8d2 <_dtoa_r+0x792>
 800da02:	9b06      	ldr	r3, [sp, #24]
 800da04:	2b01      	cmp	r3, #1
 800da06:	dc18      	bgt.n	800da3a <_dtoa_r+0x8fa>
 800da08:	f1ba 0f00 	cmp.w	sl, #0
 800da0c:	d115      	bne.n	800da3a <_dtoa_r+0x8fa>
 800da0e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800da12:	b993      	cbnz	r3, 800da3a <_dtoa_r+0x8fa>
 800da14:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800da18:	0d1b      	lsrs	r3, r3, #20
 800da1a:	051b      	lsls	r3, r3, #20
 800da1c:	b183      	cbz	r3, 800da40 <_dtoa_r+0x900>
 800da1e:	9b04      	ldr	r3, [sp, #16]
 800da20:	3301      	adds	r3, #1
 800da22:	9304      	str	r3, [sp, #16]
 800da24:	9b05      	ldr	r3, [sp, #20]
 800da26:	3301      	adds	r3, #1
 800da28:	9305      	str	r3, [sp, #20]
 800da2a:	f04f 0801 	mov.w	r8, #1
 800da2e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800da30:	2b00      	cmp	r3, #0
 800da32:	f47f af6a 	bne.w	800d90a <_dtoa_r+0x7ca>
 800da36:	2001      	movs	r0, #1
 800da38:	e76f      	b.n	800d91a <_dtoa_r+0x7da>
 800da3a:	f04f 0800 	mov.w	r8, #0
 800da3e:	e7f6      	b.n	800da2e <_dtoa_r+0x8ee>
 800da40:	4698      	mov	r8, r3
 800da42:	e7f4      	b.n	800da2e <_dtoa_r+0x8ee>
 800da44:	f43f af7d 	beq.w	800d942 <_dtoa_r+0x802>
 800da48:	4618      	mov	r0, r3
 800da4a:	301c      	adds	r0, #28
 800da4c:	e772      	b.n	800d934 <_dtoa_r+0x7f4>
 800da4e:	9b03      	ldr	r3, [sp, #12]
 800da50:	2b00      	cmp	r3, #0
 800da52:	dc37      	bgt.n	800dac4 <_dtoa_r+0x984>
 800da54:	9b06      	ldr	r3, [sp, #24]
 800da56:	2b02      	cmp	r3, #2
 800da58:	dd34      	ble.n	800dac4 <_dtoa_r+0x984>
 800da5a:	9b03      	ldr	r3, [sp, #12]
 800da5c:	9302      	str	r3, [sp, #8]
 800da5e:	9b02      	ldr	r3, [sp, #8]
 800da60:	b96b      	cbnz	r3, 800da7e <_dtoa_r+0x93e>
 800da62:	4631      	mov	r1, r6
 800da64:	2205      	movs	r2, #5
 800da66:	4620      	mov	r0, r4
 800da68:	f000 f9ca 	bl	800de00 <__multadd>
 800da6c:	4601      	mov	r1, r0
 800da6e:	4606      	mov	r6, r0
 800da70:	ee18 0a10 	vmov	r0, s16
 800da74:	f000 fbe4 	bl	800e240 <__mcmp>
 800da78:	2800      	cmp	r0, #0
 800da7a:	f73f adbb 	bgt.w	800d5f4 <_dtoa_r+0x4b4>
 800da7e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800da80:	9d01      	ldr	r5, [sp, #4]
 800da82:	43db      	mvns	r3, r3
 800da84:	9300      	str	r3, [sp, #0]
 800da86:	f04f 0800 	mov.w	r8, #0
 800da8a:	4631      	mov	r1, r6
 800da8c:	4620      	mov	r0, r4
 800da8e:	f000 f995 	bl	800ddbc <_Bfree>
 800da92:	2f00      	cmp	r7, #0
 800da94:	f43f aea4 	beq.w	800d7e0 <_dtoa_r+0x6a0>
 800da98:	f1b8 0f00 	cmp.w	r8, #0
 800da9c:	d005      	beq.n	800daaa <_dtoa_r+0x96a>
 800da9e:	45b8      	cmp	r8, r7
 800daa0:	d003      	beq.n	800daaa <_dtoa_r+0x96a>
 800daa2:	4641      	mov	r1, r8
 800daa4:	4620      	mov	r0, r4
 800daa6:	f000 f989 	bl	800ddbc <_Bfree>
 800daaa:	4639      	mov	r1, r7
 800daac:	4620      	mov	r0, r4
 800daae:	f000 f985 	bl	800ddbc <_Bfree>
 800dab2:	e695      	b.n	800d7e0 <_dtoa_r+0x6a0>
 800dab4:	2600      	movs	r6, #0
 800dab6:	4637      	mov	r7, r6
 800dab8:	e7e1      	b.n	800da7e <_dtoa_r+0x93e>
 800daba:	9700      	str	r7, [sp, #0]
 800dabc:	4637      	mov	r7, r6
 800dabe:	e599      	b.n	800d5f4 <_dtoa_r+0x4b4>
 800dac0:	40240000 	.word	0x40240000
 800dac4:	9b08      	ldr	r3, [sp, #32]
 800dac6:	2b00      	cmp	r3, #0
 800dac8:	f000 80ca 	beq.w	800dc60 <_dtoa_r+0xb20>
 800dacc:	9b03      	ldr	r3, [sp, #12]
 800dace:	9302      	str	r3, [sp, #8]
 800dad0:	2d00      	cmp	r5, #0
 800dad2:	dd05      	ble.n	800dae0 <_dtoa_r+0x9a0>
 800dad4:	4639      	mov	r1, r7
 800dad6:	462a      	mov	r2, r5
 800dad8:	4620      	mov	r0, r4
 800dada:	f000 fb41 	bl	800e160 <__lshift>
 800dade:	4607      	mov	r7, r0
 800dae0:	f1b8 0f00 	cmp.w	r8, #0
 800dae4:	d05b      	beq.n	800db9e <_dtoa_r+0xa5e>
 800dae6:	6879      	ldr	r1, [r7, #4]
 800dae8:	4620      	mov	r0, r4
 800daea:	f000 f927 	bl	800dd3c <_Balloc>
 800daee:	4605      	mov	r5, r0
 800daf0:	b928      	cbnz	r0, 800dafe <_dtoa_r+0x9be>
 800daf2:	4b87      	ldr	r3, [pc, #540]	; (800dd10 <_dtoa_r+0xbd0>)
 800daf4:	4602      	mov	r2, r0
 800daf6:	f240 21ea 	movw	r1, #746	; 0x2ea
 800dafa:	f7ff bb3b 	b.w	800d174 <_dtoa_r+0x34>
 800dafe:	693a      	ldr	r2, [r7, #16]
 800db00:	3202      	adds	r2, #2
 800db02:	0092      	lsls	r2, r2, #2
 800db04:	f107 010c 	add.w	r1, r7, #12
 800db08:	300c      	adds	r0, #12
 800db0a:	f7fe fce3 	bl	800c4d4 <memcpy>
 800db0e:	2201      	movs	r2, #1
 800db10:	4629      	mov	r1, r5
 800db12:	4620      	mov	r0, r4
 800db14:	f000 fb24 	bl	800e160 <__lshift>
 800db18:	9b01      	ldr	r3, [sp, #4]
 800db1a:	f103 0901 	add.w	r9, r3, #1
 800db1e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800db22:	4413      	add	r3, r2
 800db24:	9305      	str	r3, [sp, #20]
 800db26:	f00a 0301 	and.w	r3, sl, #1
 800db2a:	46b8      	mov	r8, r7
 800db2c:	9304      	str	r3, [sp, #16]
 800db2e:	4607      	mov	r7, r0
 800db30:	4631      	mov	r1, r6
 800db32:	ee18 0a10 	vmov	r0, s16
 800db36:	f7ff fa77 	bl	800d028 <quorem>
 800db3a:	4641      	mov	r1, r8
 800db3c:	9002      	str	r0, [sp, #8]
 800db3e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800db42:	ee18 0a10 	vmov	r0, s16
 800db46:	f000 fb7b 	bl	800e240 <__mcmp>
 800db4a:	463a      	mov	r2, r7
 800db4c:	9003      	str	r0, [sp, #12]
 800db4e:	4631      	mov	r1, r6
 800db50:	4620      	mov	r0, r4
 800db52:	f000 fb91 	bl	800e278 <__mdiff>
 800db56:	68c2      	ldr	r2, [r0, #12]
 800db58:	f109 3bff 	add.w	fp, r9, #4294967295
 800db5c:	4605      	mov	r5, r0
 800db5e:	bb02      	cbnz	r2, 800dba2 <_dtoa_r+0xa62>
 800db60:	4601      	mov	r1, r0
 800db62:	ee18 0a10 	vmov	r0, s16
 800db66:	f000 fb6b 	bl	800e240 <__mcmp>
 800db6a:	4602      	mov	r2, r0
 800db6c:	4629      	mov	r1, r5
 800db6e:	4620      	mov	r0, r4
 800db70:	9207      	str	r2, [sp, #28]
 800db72:	f000 f923 	bl	800ddbc <_Bfree>
 800db76:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800db7a:	ea43 0102 	orr.w	r1, r3, r2
 800db7e:	9b04      	ldr	r3, [sp, #16]
 800db80:	430b      	orrs	r3, r1
 800db82:	464d      	mov	r5, r9
 800db84:	d10f      	bne.n	800dba6 <_dtoa_r+0xa66>
 800db86:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800db8a:	d02a      	beq.n	800dbe2 <_dtoa_r+0xaa2>
 800db8c:	9b03      	ldr	r3, [sp, #12]
 800db8e:	2b00      	cmp	r3, #0
 800db90:	dd02      	ble.n	800db98 <_dtoa_r+0xa58>
 800db92:	9b02      	ldr	r3, [sp, #8]
 800db94:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800db98:	f88b a000 	strb.w	sl, [fp]
 800db9c:	e775      	b.n	800da8a <_dtoa_r+0x94a>
 800db9e:	4638      	mov	r0, r7
 800dba0:	e7ba      	b.n	800db18 <_dtoa_r+0x9d8>
 800dba2:	2201      	movs	r2, #1
 800dba4:	e7e2      	b.n	800db6c <_dtoa_r+0xa2c>
 800dba6:	9b03      	ldr	r3, [sp, #12]
 800dba8:	2b00      	cmp	r3, #0
 800dbaa:	db04      	blt.n	800dbb6 <_dtoa_r+0xa76>
 800dbac:	9906      	ldr	r1, [sp, #24]
 800dbae:	430b      	orrs	r3, r1
 800dbb0:	9904      	ldr	r1, [sp, #16]
 800dbb2:	430b      	orrs	r3, r1
 800dbb4:	d122      	bne.n	800dbfc <_dtoa_r+0xabc>
 800dbb6:	2a00      	cmp	r2, #0
 800dbb8:	ddee      	ble.n	800db98 <_dtoa_r+0xa58>
 800dbba:	ee18 1a10 	vmov	r1, s16
 800dbbe:	2201      	movs	r2, #1
 800dbc0:	4620      	mov	r0, r4
 800dbc2:	f000 facd 	bl	800e160 <__lshift>
 800dbc6:	4631      	mov	r1, r6
 800dbc8:	ee08 0a10 	vmov	s16, r0
 800dbcc:	f000 fb38 	bl	800e240 <__mcmp>
 800dbd0:	2800      	cmp	r0, #0
 800dbd2:	dc03      	bgt.n	800dbdc <_dtoa_r+0xa9c>
 800dbd4:	d1e0      	bne.n	800db98 <_dtoa_r+0xa58>
 800dbd6:	f01a 0f01 	tst.w	sl, #1
 800dbda:	d0dd      	beq.n	800db98 <_dtoa_r+0xa58>
 800dbdc:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800dbe0:	d1d7      	bne.n	800db92 <_dtoa_r+0xa52>
 800dbe2:	2339      	movs	r3, #57	; 0x39
 800dbe4:	f88b 3000 	strb.w	r3, [fp]
 800dbe8:	462b      	mov	r3, r5
 800dbea:	461d      	mov	r5, r3
 800dbec:	3b01      	subs	r3, #1
 800dbee:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800dbf2:	2a39      	cmp	r2, #57	; 0x39
 800dbf4:	d071      	beq.n	800dcda <_dtoa_r+0xb9a>
 800dbf6:	3201      	adds	r2, #1
 800dbf8:	701a      	strb	r2, [r3, #0]
 800dbfa:	e746      	b.n	800da8a <_dtoa_r+0x94a>
 800dbfc:	2a00      	cmp	r2, #0
 800dbfe:	dd07      	ble.n	800dc10 <_dtoa_r+0xad0>
 800dc00:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800dc04:	d0ed      	beq.n	800dbe2 <_dtoa_r+0xaa2>
 800dc06:	f10a 0301 	add.w	r3, sl, #1
 800dc0a:	f88b 3000 	strb.w	r3, [fp]
 800dc0e:	e73c      	b.n	800da8a <_dtoa_r+0x94a>
 800dc10:	9b05      	ldr	r3, [sp, #20]
 800dc12:	f809 ac01 	strb.w	sl, [r9, #-1]
 800dc16:	4599      	cmp	r9, r3
 800dc18:	d047      	beq.n	800dcaa <_dtoa_r+0xb6a>
 800dc1a:	ee18 1a10 	vmov	r1, s16
 800dc1e:	2300      	movs	r3, #0
 800dc20:	220a      	movs	r2, #10
 800dc22:	4620      	mov	r0, r4
 800dc24:	f000 f8ec 	bl	800de00 <__multadd>
 800dc28:	45b8      	cmp	r8, r7
 800dc2a:	ee08 0a10 	vmov	s16, r0
 800dc2e:	f04f 0300 	mov.w	r3, #0
 800dc32:	f04f 020a 	mov.w	r2, #10
 800dc36:	4641      	mov	r1, r8
 800dc38:	4620      	mov	r0, r4
 800dc3a:	d106      	bne.n	800dc4a <_dtoa_r+0xb0a>
 800dc3c:	f000 f8e0 	bl	800de00 <__multadd>
 800dc40:	4680      	mov	r8, r0
 800dc42:	4607      	mov	r7, r0
 800dc44:	f109 0901 	add.w	r9, r9, #1
 800dc48:	e772      	b.n	800db30 <_dtoa_r+0x9f0>
 800dc4a:	f000 f8d9 	bl	800de00 <__multadd>
 800dc4e:	4639      	mov	r1, r7
 800dc50:	4680      	mov	r8, r0
 800dc52:	2300      	movs	r3, #0
 800dc54:	220a      	movs	r2, #10
 800dc56:	4620      	mov	r0, r4
 800dc58:	f000 f8d2 	bl	800de00 <__multadd>
 800dc5c:	4607      	mov	r7, r0
 800dc5e:	e7f1      	b.n	800dc44 <_dtoa_r+0xb04>
 800dc60:	9b03      	ldr	r3, [sp, #12]
 800dc62:	9302      	str	r3, [sp, #8]
 800dc64:	9d01      	ldr	r5, [sp, #4]
 800dc66:	ee18 0a10 	vmov	r0, s16
 800dc6a:	4631      	mov	r1, r6
 800dc6c:	f7ff f9dc 	bl	800d028 <quorem>
 800dc70:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800dc74:	9b01      	ldr	r3, [sp, #4]
 800dc76:	f805 ab01 	strb.w	sl, [r5], #1
 800dc7a:	1aea      	subs	r2, r5, r3
 800dc7c:	9b02      	ldr	r3, [sp, #8]
 800dc7e:	4293      	cmp	r3, r2
 800dc80:	dd09      	ble.n	800dc96 <_dtoa_r+0xb56>
 800dc82:	ee18 1a10 	vmov	r1, s16
 800dc86:	2300      	movs	r3, #0
 800dc88:	220a      	movs	r2, #10
 800dc8a:	4620      	mov	r0, r4
 800dc8c:	f000 f8b8 	bl	800de00 <__multadd>
 800dc90:	ee08 0a10 	vmov	s16, r0
 800dc94:	e7e7      	b.n	800dc66 <_dtoa_r+0xb26>
 800dc96:	9b02      	ldr	r3, [sp, #8]
 800dc98:	2b00      	cmp	r3, #0
 800dc9a:	bfc8      	it	gt
 800dc9c:	461d      	movgt	r5, r3
 800dc9e:	9b01      	ldr	r3, [sp, #4]
 800dca0:	bfd8      	it	le
 800dca2:	2501      	movle	r5, #1
 800dca4:	441d      	add	r5, r3
 800dca6:	f04f 0800 	mov.w	r8, #0
 800dcaa:	ee18 1a10 	vmov	r1, s16
 800dcae:	2201      	movs	r2, #1
 800dcb0:	4620      	mov	r0, r4
 800dcb2:	f000 fa55 	bl	800e160 <__lshift>
 800dcb6:	4631      	mov	r1, r6
 800dcb8:	ee08 0a10 	vmov	s16, r0
 800dcbc:	f000 fac0 	bl	800e240 <__mcmp>
 800dcc0:	2800      	cmp	r0, #0
 800dcc2:	dc91      	bgt.n	800dbe8 <_dtoa_r+0xaa8>
 800dcc4:	d102      	bne.n	800dccc <_dtoa_r+0xb8c>
 800dcc6:	f01a 0f01 	tst.w	sl, #1
 800dcca:	d18d      	bne.n	800dbe8 <_dtoa_r+0xaa8>
 800dccc:	462b      	mov	r3, r5
 800dcce:	461d      	mov	r5, r3
 800dcd0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800dcd4:	2a30      	cmp	r2, #48	; 0x30
 800dcd6:	d0fa      	beq.n	800dcce <_dtoa_r+0xb8e>
 800dcd8:	e6d7      	b.n	800da8a <_dtoa_r+0x94a>
 800dcda:	9a01      	ldr	r2, [sp, #4]
 800dcdc:	429a      	cmp	r2, r3
 800dcde:	d184      	bne.n	800dbea <_dtoa_r+0xaaa>
 800dce0:	9b00      	ldr	r3, [sp, #0]
 800dce2:	3301      	adds	r3, #1
 800dce4:	9300      	str	r3, [sp, #0]
 800dce6:	2331      	movs	r3, #49	; 0x31
 800dce8:	7013      	strb	r3, [r2, #0]
 800dcea:	e6ce      	b.n	800da8a <_dtoa_r+0x94a>
 800dcec:	4b09      	ldr	r3, [pc, #36]	; (800dd14 <_dtoa_r+0xbd4>)
 800dcee:	f7ff ba95 	b.w	800d21c <_dtoa_r+0xdc>
 800dcf2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800dcf4:	2b00      	cmp	r3, #0
 800dcf6:	f47f aa6e 	bne.w	800d1d6 <_dtoa_r+0x96>
 800dcfa:	4b07      	ldr	r3, [pc, #28]	; (800dd18 <_dtoa_r+0xbd8>)
 800dcfc:	f7ff ba8e 	b.w	800d21c <_dtoa_r+0xdc>
 800dd00:	9b02      	ldr	r3, [sp, #8]
 800dd02:	2b00      	cmp	r3, #0
 800dd04:	dcae      	bgt.n	800dc64 <_dtoa_r+0xb24>
 800dd06:	9b06      	ldr	r3, [sp, #24]
 800dd08:	2b02      	cmp	r3, #2
 800dd0a:	f73f aea8 	bgt.w	800da5e <_dtoa_r+0x91e>
 800dd0e:	e7a9      	b.n	800dc64 <_dtoa_r+0xb24>
 800dd10:	0800f5ef 	.word	0x0800f5ef
 800dd14:	0800f54c 	.word	0x0800f54c
 800dd18:	0800f570 	.word	0x0800f570

0800dd1c <_localeconv_r>:
 800dd1c:	4800      	ldr	r0, [pc, #0]	; (800dd20 <_localeconv_r+0x4>)
 800dd1e:	4770      	bx	lr
 800dd20:	20000170 	.word	0x20000170

0800dd24 <__malloc_lock>:
 800dd24:	4801      	ldr	r0, [pc, #4]	; (800dd2c <__malloc_lock+0x8>)
 800dd26:	f000 bd30 	b.w	800e78a <__retarget_lock_acquire_recursive>
 800dd2a:	bf00      	nop
 800dd2c:	200081f8 	.word	0x200081f8

0800dd30 <__malloc_unlock>:
 800dd30:	4801      	ldr	r0, [pc, #4]	; (800dd38 <__malloc_unlock+0x8>)
 800dd32:	f000 bd2b 	b.w	800e78c <__retarget_lock_release_recursive>
 800dd36:	bf00      	nop
 800dd38:	200081f8 	.word	0x200081f8

0800dd3c <_Balloc>:
 800dd3c:	b570      	push	{r4, r5, r6, lr}
 800dd3e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800dd40:	4604      	mov	r4, r0
 800dd42:	460d      	mov	r5, r1
 800dd44:	b976      	cbnz	r6, 800dd64 <_Balloc+0x28>
 800dd46:	2010      	movs	r0, #16
 800dd48:	f7fe fbb4 	bl	800c4b4 <malloc>
 800dd4c:	4602      	mov	r2, r0
 800dd4e:	6260      	str	r0, [r4, #36]	; 0x24
 800dd50:	b920      	cbnz	r0, 800dd5c <_Balloc+0x20>
 800dd52:	4b18      	ldr	r3, [pc, #96]	; (800ddb4 <_Balloc+0x78>)
 800dd54:	4818      	ldr	r0, [pc, #96]	; (800ddb8 <_Balloc+0x7c>)
 800dd56:	2166      	movs	r1, #102	; 0x66
 800dd58:	f000 fce6 	bl	800e728 <__assert_func>
 800dd5c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800dd60:	6006      	str	r6, [r0, #0]
 800dd62:	60c6      	str	r6, [r0, #12]
 800dd64:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800dd66:	68f3      	ldr	r3, [r6, #12]
 800dd68:	b183      	cbz	r3, 800dd8c <_Balloc+0x50>
 800dd6a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800dd6c:	68db      	ldr	r3, [r3, #12]
 800dd6e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800dd72:	b9b8      	cbnz	r0, 800dda4 <_Balloc+0x68>
 800dd74:	2101      	movs	r1, #1
 800dd76:	fa01 f605 	lsl.w	r6, r1, r5
 800dd7a:	1d72      	adds	r2, r6, #5
 800dd7c:	0092      	lsls	r2, r2, #2
 800dd7e:	4620      	mov	r0, r4
 800dd80:	f000 fb60 	bl	800e444 <_calloc_r>
 800dd84:	b160      	cbz	r0, 800dda0 <_Balloc+0x64>
 800dd86:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800dd8a:	e00e      	b.n	800ddaa <_Balloc+0x6e>
 800dd8c:	2221      	movs	r2, #33	; 0x21
 800dd8e:	2104      	movs	r1, #4
 800dd90:	4620      	mov	r0, r4
 800dd92:	f000 fb57 	bl	800e444 <_calloc_r>
 800dd96:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800dd98:	60f0      	str	r0, [r6, #12]
 800dd9a:	68db      	ldr	r3, [r3, #12]
 800dd9c:	2b00      	cmp	r3, #0
 800dd9e:	d1e4      	bne.n	800dd6a <_Balloc+0x2e>
 800dda0:	2000      	movs	r0, #0
 800dda2:	bd70      	pop	{r4, r5, r6, pc}
 800dda4:	6802      	ldr	r2, [r0, #0]
 800dda6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800ddaa:	2300      	movs	r3, #0
 800ddac:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800ddb0:	e7f7      	b.n	800dda2 <_Balloc+0x66>
 800ddb2:	bf00      	nop
 800ddb4:	0800f57d 	.word	0x0800f57d
 800ddb8:	0800f600 	.word	0x0800f600

0800ddbc <_Bfree>:
 800ddbc:	b570      	push	{r4, r5, r6, lr}
 800ddbe:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800ddc0:	4605      	mov	r5, r0
 800ddc2:	460c      	mov	r4, r1
 800ddc4:	b976      	cbnz	r6, 800dde4 <_Bfree+0x28>
 800ddc6:	2010      	movs	r0, #16
 800ddc8:	f7fe fb74 	bl	800c4b4 <malloc>
 800ddcc:	4602      	mov	r2, r0
 800ddce:	6268      	str	r0, [r5, #36]	; 0x24
 800ddd0:	b920      	cbnz	r0, 800dddc <_Bfree+0x20>
 800ddd2:	4b09      	ldr	r3, [pc, #36]	; (800ddf8 <_Bfree+0x3c>)
 800ddd4:	4809      	ldr	r0, [pc, #36]	; (800ddfc <_Bfree+0x40>)
 800ddd6:	218a      	movs	r1, #138	; 0x8a
 800ddd8:	f000 fca6 	bl	800e728 <__assert_func>
 800dddc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800dde0:	6006      	str	r6, [r0, #0]
 800dde2:	60c6      	str	r6, [r0, #12]
 800dde4:	b13c      	cbz	r4, 800ddf6 <_Bfree+0x3a>
 800dde6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800dde8:	6862      	ldr	r2, [r4, #4]
 800ddea:	68db      	ldr	r3, [r3, #12]
 800ddec:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ddf0:	6021      	str	r1, [r4, #0]
 800ddf2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800ddf6:	bd70      	pop	{r4, r5, r6, pc}
 800ddf8:	0800f57d 	.word	0x0800f57d
 800ddfc:	0800f600 	.word	0x0800f600

0800de00 <__multadd>:
 800de00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800de04:	690d      	ldr	r5, [r1, #16]
 800de06:	4607      	mov	r7, r0
 800de08:	460c      	mov	r4, r1
 800de0a:	461e      	mov	r6, r3
 800de0c:	f101 0c14 	add.w	ip, r1, #20
 800de10:	2000      	movs	r0, #0
 800de12:	f8dc 3000 	ldr.w	r3, [ip]
 800de16:	b299      	uxth	r1, r3
 800de18:	fb02 6101 	mla	r1, r2, r1, r6
 800de1c:	0c1e      	lsrs	r6, r3, #16
 800de1e:	0c0b      	lsrs	r3, r1, #16
 800de20:	fb02 3306 	mla	r3, r2, r6, r3
 800de24:	b289      	uxth	r1, r1
 800de26:	3001      	adds	r0, #1
 800de28:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800de2c:	4285      	cmp	r5, r0
 800de2e:	f84c 1b04 	str.w	r1, [ip], #4
 800de32:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800de36:	dcec      	bgt.n	800de12 <__multadd+0x12>
 800de38:	b30e      	cbz	r6, 800de7e <__multadd+0x7e>
 800de3a:	68a3      	ldr	r3, [r4, #8]
 800de3c:	42ab      	cmp	r3, r5
 800de3e:	dc19      	bgt.n	800de74 <__multadd+0x74>
 800de40:	6861      	ldr	r1, [r4, #4]
 800de42:	4638      	mov	r0, r7
 800de44:	3101      	adds	r1, #1
 800de46:	f7ff ff79 	bl	800dd3c <_Balloc>
 800de4a:	4680      	mov	r8, r0
 800de4c:	b928      	cbnz	r0, 800de5a <__multadd+0x5a>
 800de4e:	4602      	mov	r2, r0
 800de50:	4b0c      	ldr	r3, [pc, #48]	; (800de84 <__multadd+0x84>)
 800de52:	480d      	ldr	r0, [pc, #52]	; (800de88 <__multadd+0x88>)
 800de54:	21b5      	movs	r1, #181	; 0xb5
 800de56:	f000 fc67 	bl	800e728 <__assert_func>
 800de5a:	6922      	ldr	r2, [r4, #16]
 800de5c:	3202      	adds	r2, #2
 800de5e:	f104 010c 	add.w	r1, r4, #12
 800de62:	0092      	lsls	r2, r2, #2
 800de64:	300c      	adds	r0, #12
 800de66:	f7fe fb35 	bl	800c4d4 <memcpy>
 800de6a:	4621      	mov	r1, r4
 800de6c:	4638      	mov	r0, r7
 800de6e:	f7ff ffa5 	bl	800ddbc <_Bfree>
 800de72:	4644      	mov	r4, r8
 800de74:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800de78:	3501      	adds	r5, #1
 800de7a:	615e      	str	r6, [r3, #20]
 800de7c:	6125      	str	r5, [r4, #16]
 800de7e:	4620      	mov	r0, r4
 800de80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800de84:	0800f5ef 	.word	0x0800f5ef
 800de88:	0800f600 	.word	0x0800f600

0800de8c <__hi0bits>:
 800de8c:	0c03      	lsrs	r3, r0, #16
 800de8e:	041b      	lsls	r3, r3, #16
 800de90:	b9d3      	cbnz	r3, 800dec8 <__hi0bits+0x3c>
 800de92:	0400      	lsls	r0, r0, #16
 800de94:	2310      	movs	r3, #16
 800de96:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800de9a:	bf04      	itt	eq
 800de9c:	0200      	lsleq	r0, r0, #8
 800de9e:	3308      	addeq	r3, #8
 800dea0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800dea4:	bf04      	itt	eq
 800dea6:	0100      	lsleq	r0, r0, #4
 800dea8:	3304      	addeq	r3, #4
 800deaa:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800deae:	bf04      	itt	eq
 800deb0:	0080      	lsleq	r0, r0, #2
 800deb2:	3302      	addeq	r3, #2
 800deb4:	2800      	cmp	r0, #0
 800deb6:	db05      	blt.n	800dec4 <__hi0bits+0x38>
 800deb8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800debc:	f103 0301 	add.w	r3, r3, #1
 800dec0:	bf08      	it	eq
 800dec2:	2320      	moveq	r3, #32
 800dec4:	4618      	mov	r0, r3
 800dec6:	4770      	bx	lr
 800dec8:	2300      	movs	r3, #0
 800deca:	e7e4      	b.n	800de96 <__hi0bits+0xa>

0800decc <__lo0bits>:
 800decc:	6803      	ldr	r3, [r0, #0]
 800dece:	f013 0207 	ands.w	r2, r3, #7
 800ded2:	4601      	mov	r1, r0
 800ded4:	d00b      	beq.n	800deee <__lo0bits+0x22>
 800ded6:	07da      	lsls	r2, r3, #31
 800ded8:	d423      	bmi.n	800df22 <__lo0bits+0x56>
 800deda:	0798      	lsls	r0, r3, #30
 800dedc:	bf49      	itett	mi
 800dede:	085b      	lsrmi	r3, r3, #1
 800dee0:	089b      	lsrpl	r3, r3, #2
 800dee2:	2001      	movmi	r0, #1
 800dee4:	600b      	strmi	r3, [r1, #0]
 800dee6:	bf5c      	itt	pl
 800dee8:	600b      	strpl	r3, [r1, #0]
 800deea:	2002      	movpl	r0, #2
 800deec:	4770      	bx	lr
 800deee:	b298      	uxth	r0, r3
 800def0:	b9a8      	cbnz	r0, 800df1e <__lo0bits+0x52>
 800def2:	0c1b      	lsrs	r3, r3, #16
 800def4:	2010      	movs	r0, #16
 800def6:	b2da      	uxtb	r2, r3
 800def8:	b90a      	cbnz	r2, 800defe <__lo0bits+0x32>
 800defa:	3008      	adds	r0, #8
 800defc:	0a1b      	lsrs	r3, r3, #8
 800defe:	071a      	lsls	r2, r3, #28
 800df00:	bf04      	itt	eq
 800df02:	091b      	lsreq	r3, r3, #4
 800df04:	3004      	addeq	r0, #4
 800df06:	079a      	lsls	r2, r3, #30
 800df08:	bf04      	itt	eq
 800df0a:	089b      	lsreq	r3, r3, #2
 800df0c:	3002      	addeq	r0, #2
 800df0e:	07da      	lsls	r2, r3, #31
 800df10:	d403      	bmi.n	800df1a <__lo0bits+0x4e>
 800df12:	085b      	lsrs	r3, r3, #1
 800df14:	f100 0001 	add.w	r0, r0, #1
 800df18:	d005      	beq.n	800df26 <__lo0bits+0x5a>
 800df1a:	600b      	str	r3, [r1, #0]
 800df1c:	4770      	bx	lr
 800df1e:	4610      	mov	r0, r2
 800df20:	e7e9      	b.n	800def6 <__lo0bits+0x2a>
 800df22:	2000      	movs	r0, #0
 800df24:	4770      	bx	lr
 800df26:	2020      	movs	r0, #32
 800df28:	4770      	bx	lr
	...

0800df2c <__i2b>:
 800df2c:	b510      	push	{r4, lr}
 800df2e:	460c      	mov	r4, r1
 800df30:	2101      	movs	r1, #1
 800df32:	f7ff ff03 	bl	800dd3c <_Balloc>
 800df36:	4602      	mov	r2, r0
 800df38:	b928      	cbnz	r0, 800df46 <__i2b+0x1a>
 800df3a:	4b05      	ldr	r3, [pc, #20]	; (800df50 <__i2b+0x24>)
 800df3c:	4805      	ldr	r0, [pc, #20]	; (800df54 <__i2b+0x28>)
 800df3e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800df42:	f000 fbf1 	bl	800e728 <__assert_func>
 800df46:	2301      	movs	r3, #1
 800df48:	6144      	str	r4, [r0, #20]
 800df4a:	6103      	str	r3, [r0, #16]
 800df4c:	bd10      	pop	{r4, pc}
 800df4e:	bf00      	nop
 800df50:	0800f5ef 	.word	0x0800f5ef
 800df54:	0800f600 	.word	0x0800f600

0800df58 <__multiply>:
 800df58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800df5c:	4691      	mov	r9, r2
 800df5e:	690a      	ldr	r2, [r1, #16]
 800df60:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800df64:	429a      	cmp	r2, r3
 800df66:	bfb8      	it	lt
 800df68:	460b      	movlt	r3, r1
 800df6a:	460c      	mov	r4, r1
 800df6c:	bfbc      	itt	lt
 800df6e:	464c      	movlt	r4, r9
 800df70:	4699      	movlt	r9, r3
 800df72:	6927      	ldr	r7, [r4, #16]
 800df74:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800df78:	68a3      	ldr	r3, [r4, #8]
 800df7a:	6861      	ldr	r1, [r4, #4]
 800df7c:	eb07 060a 	add.w	r6, r7, sl
 800df80:	42b3      	cmp	r3, r6
 800df82:	b085      	sub	sp, #20
 800df84:	bfb8      	it	lt
 800df86:	3101      	addlt	r1, #1
 800df88:	f7ff fed8 	bl	800dd3c <_Balloc>
 800df8c:	b930      	cbnz	r0, 800df9c <__multiply+0x44>
 800df8e:	4602      	mov	r2, r0
 800df90:	4b44      	ldr	r3, [pc, #272]	; (800e0a4 <__multiply+0x14c>)
 800df92:	4845      	ldr	r0, [pc, #276]	; (800e0a8 <__multiply+0x150>)
 800df94:	f240 115d 	movw	r1, #349	; 0x15d
 800df98:	f000 fbc6 	bl	800e728 <__assert_func>
 800df9c:	f100 0514 	add.w	r5, r0, #20
 800dfa0:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800dfa4:	462b      	mov	r3, r5
 800dfa6:	2200      	movs	r2, #0
 800dfa8:	4543      	cmp	r3, r8
 800dfaa:	d321      	bcc.n	800dff0 <__multiply+0x98>
 800dfac:	f104 0314 	add.w	r3, r4, #20
 800dfb0:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800dfb4:	f109 0314 	add.w	r3, r9, #20
 800dfb8:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800dfbc:	9202      	str	r2, [sp, #8]
 800dfbe:	1b3a      	subs	r2, r7, r4
 800dfc0:	3a15      	subs	r2, #21
 800dfc2:	f022 0203 	bic.w	r2, r2, #3
 800dfc6:	3204      	adds	r2, #4
 800dfc8:	f104 0115 	add.w	r1, r4, #21
 800dfcc:	428f      	cmp	r7, r1
 800dfce:	bf38      	it	cc
 800dfd0:	2204      	movcc	r2, #4
 800dfd2:	9201      	str	r2, [sp, #4]
 800dfd4:	9a02      	ldr	r2, [sp, #8]
 800dfd6:	9303      	str	r3, [sp, #12]
 800dfd8:	429a      	cmp	r2, r3
 800dfda:	d80c      	bhi.n	800dff6 <__multiply+0x9e>
 800dfdc:	2e00      	cmp	r6, #0
 800dfde:	dd03      	ble.n	800dfe8 <__multiply+0x90>
 800dfe0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800dfe4:	2b00      	cmp	r3, #0
 800dfe6:	d05a      	beq.n	800e09e <__multiply+0x146>
 800dfe8:	6106      	str	r6, [r0, #16]
 800dfea:	b005      	add	sp, #20
 800dfec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dff0:	f843 2b04 	str.w	r2, [r3], #4
 800dff4:	e7d8      	b.n	800dfa8 <__multiply+0x50>
 800dff6:	f8b3 a000 	ldrh.w	sl, [r3]
 800dffa:	f1ba 0f00 	cmp.w	sl, #0
 800dffe:	d024      	beq.n	800e04a <__multiply+0xf2>
 800e000:	f104 0e14 	add.w	lr, r4, #20
 800e004:	46a9      	mov	r9, r5
 800e006:	f04f 0c00 	mov.w	ip, #0
 800e00a:	f85e 2b04 	ldr.w	r2, [lr], #4
 800e00e:	f8d9 1000 	ldr.w	r1, [r9]
 800e012:	fa1f fb82 	uxth.w	fp, r2
 800e016:	b289      	uxth	r1, r1
 800e018:	fb0a 110b 	mla	r1, sl, fp, r1
 800e01c:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800e020:	f8d9 2000 	ldr.w	r2, [r9]
 800e024:	4461      	add	r1, ip
 800e026:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800e02a:	fb0a c20b 	mla	r2, sl, fp, ip
 800e02e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800e032:	b289      	uxth	r1, r1
 800e034:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800e038:	4577      	cmp	r7, lr
 800e03a:	f849 1b04 	str.w	r1, [r9], #4
 800e03e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800e042:	d8e2      	bhi.n	800e00a <__multiply+0xb2>
 800e044:	9a01      	ldr	r2, [sp, #4]
 800e046:	f845 c002 	str.w	ip, [r5, r2]
 800e04a:	9a03      	ldr	r2, [sp, #12]
 800e04c:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800e050:	3304      	adds	r3, #4
 800e052:	f1b9 0f00 	cmp.w	r9, #0
 800e056:	d020      	beq.n	800e09a <__multiply+0x142>
 800e058:	6829      	ldr	r1, [r5, #0]
 800e05a:	f104 0c14 	add.w	ip, r4, #20
 800e05e:	46ae      	mov	lr, r5
 800e060:	f04f 0a00 	mov.w	sl, #0
 800e064:	f8bc b000 	ldrh.w	fp, [ip]
 800e068:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800e06c:	fb09 220b 	mla	r2, r9, fp, r2
 800e070:	4492      	add	sl, r2
 800e072:	b289      	uxth	r1, r1
 800e074:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800e078:	f84e 1b04 	str.w	r1, [lr], #4
 800e07c:	f85c 2b04 	ldr.w	r2, [ip], #4
 800e080:	f8be 1000 	ldrh.w	r1, [lr]
 800e084:	0c12      	lsrs	r2, r2, #16
 800e086:	fb09 1102 	mla	r1, r9, r2, r1
 800e08a:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800e08e:	4567      	cmp	r7, ip
 800e090:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800e094:	d8e6      	bhi.n	800e064 <__multiply+0x10c>
 800e096:	9a01      	ldr	r2, [sp, #4]
 800e098:	50a9      	str	r1, [r5, r2]
 800e09a:	3504      	adds	r5, #4
 800e09c:	e79a      	b.n	800dfd4 <__multiply+0x7c>
 800e09e:	3e01      	subs	r6, #1
 800e0a0:	e79c      	b.n	800dfdc <__multiply+0x84>
 800e0a2:	bf00      	nop
 800e0a4:	0800f5ef 	.word	0x0800f5ef
 800e0a8:	0800f600 	.word	0x0800f600

0800e0ac <__pow5mult>:
 800e0ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e0b0:	4615      	mov	r5, r2
 800e0b2:	f012 0203 	ands.w	r2, r2, #3
 800e0b6:	4606      	mov	r6, r0
 800e0b8:	460f      	mov	r7, r1
 800e0ba:	d007      	beq.n	800e0cc <__pow5mult+0x20>
 800e0bc:	4c25      	ldr	r4, [pc, #148]	; (800e154 <__pow5mult+0xa8>)
 800e0be:	3a01      	subs	r2, #1
 800e0c0:	2300      	movs	r3, #0
 800e0c2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800e0c6:	f7ff fe9b 	bl	800de00 <__multadd>
 800e0ca:	4607      	mov	r7, r0
 800e0cc:	10ad      	asrs	r5, r5, #2
 800e0ce:	d03d      	beq.n	800e14c <__pow5mult+0xa0>
 800e0d0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800e0d2:	b97c      	cbnz	r4, 800e0f4 <__pow5mult+0x48>
 800e0d4:	2010      	movs	r0, #16
 800e0d6:	f7fe f9ed 	bl	800c4b4 <malloc>
 800e0da:	4602      	mov	r2, r0
 800e0dc:	6270      	str	r0, [r6, #36]	; 0x24
 800e0de:	b928      	cbnz	r0, 800e0ec <__pow5mult+0x40>
 800e0e0:	4b1d      	ldr	r3, [pc, #116]	; (800e158 <__pow5mult+0xac>)
 800e0e2:	481e      	ldr	r0, [pc, #120]	; (800e15c <__pow5mult+0xb0>)
 800e0e4:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800e0e8:	f000 fb1e 	bl	800e728 <__assert_func>
 800e0ec:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e0f0:	6004      	str	r4, [r0, #0]
 800e0f2:	60c4      	str	r4, [r0, #12]
 800e0f4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800e0f8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800e0fc:	b94c      	cbnz	r4, 800e112 <__pow5mult+0x66>
 800e0fe:	f240 2171 	movw	r1, #625	; 0x271
 800e102:	4630      	mov	r0, r6
 800e104:	f7ff ff12 	bl	800df2c <__i2b>
 800e108:	2300      	movs	r3, #0
 800e10a:	f8c8 0008 	str.w	r0, [r8, #8]
 800e10e:	4604      	mov	r4, r0
 800e110:	6003      	str	r3, [r0, #0]
 800e112:	f04f 0900 	mov.w	r9, #0
 800e116:	07eb      	lsls	r3, r5, #31
 800e118:	d50a      	bpl.n	800e130 <__pow5mult+0x84>
 800e11a:	4639      	mov	r1, r7
 800e11c:	4622      	mov	r2, r4
 800e11e:	4630      	mov	r0, r6
 800e120:	f7ff ff1a 	bl	800df58 <__multiply>
 800e124:	4639      	mov	r1, r7
 800e126:	4680      	mov	r8, r0
 800e128:	4630      	mov	r0, r6
 800e12a:	f7ff fe47 	bl	800ddbc <_Bfree>
 800e12e:	4647      	mov	r7, r8
 800e130:	106d      	asrs	r5, r5, #1
 800e132:	d00b      	beq.n	800e14c <__pow5mult+0xa0>
 800e134:	6820      	ldr	r0, [r4, #0]
 800e136:	b938      	cbnz	r0, 800e148 <__pow5mult+0x9c>
 800e138:	4622      	mov	r2, r4
 800e13a:	4621      	mov	r1, r4
 800e13c:	4630      	mov	r0, r6
 800e13e:	f7ff ff0b 	bl	800df58 <__multiply>
 800e142:	6020      	str	r0, [r4, #0]
 800e144:	f8c0 9000 	str.w	r9, [r0]
 800e148:	4604      	mov	r4, r0
 800e14a:	e7e4      	b.n	800e116 <__pow5mult+0x6a>
 800e14c:	4638      	mov	r0, r7
 800e14e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e152:	bf00      	nop
 800e154:	0800f750 	.word	0x0800f750
 800e158:	0800f57d 	.word	0x0800f57d
 800e15c:	0800f600 	.word	0x0800f600

0800e160 <__lshift>:
 800e160:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e164:	460c      	mov	r4, r1
 800e166:	6849      	ldr	r1, [r1, #4]
 800e168:	6923      	ldr	r3, [r4, #16]
 800e16a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800e16e:	68a3      	ldr	r3, [r4, #8]
 800e170:	4607      	mov	r7, r0
 800e172:	4691      	mov	r9, r2
 800e174:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800e178:	f108 0601 	add.w	r6, r8, #1
 800e17c:	42b3      	cmp	r3, r6
 800e17e:	db0b      	blt.n	800e198 <__lshift+0x38>
 800e180:	4638      	mov	r0, r7
 800e182:	f7ff fddb 	bl	800dd3c <_Balloc>
 800e186:	4605      	mov	r5, r0
 800e188:	b948      	cbnz	r0, 800e19e <__lshift+0x3e>
 800e18a:	4602      	mov	r2, r0
 800e18c:	4b2a      	ldr	r3, [pc, #168]	; (800e238 <__lshift+0xd8>)
 800e18e:	482b      	ldr	r0, [pc, #172]	; (800e23c <__lshift+0xdc>)
 800e190:	f240 11d9 	movw	r1, #473	; 0x1d9
 800e194:	f000 fac8 	bl	800e728 <__assert_func>
 800e198:	3101      	adds	r1, #1
 800e19a:	005b      	lsls	r3, r3, #1
 800e19c:	e7ee      	b.n	800e17c <__lshift+0x1c>
 800e19e:	2300      	movs	r3, #0
 800e1a0:	f100 0114 	add.w	r1, r0, #20
 800e1a4:	f100 0210 	add.w	r2, r0, #16
 800e1a8:	4618      	mov	r0, r3
 800e1aa:	4553      	cmp	r3, sl
 800e1ac:	db37      	blt.n	800e21e <__lshift+0xbe>
 800e1ae:	6920      	ldr	r0, [r4, #16]
 800e1b0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800e1b4:	f104 0314 	add.w	r3, r4, #20
 800e1b8:	f019 091f 	ands.w	r9, r9, #31
 800e1bc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800e1c0:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800e1c4:	d02f      	beq.n	800e226 <__lshift+0xc6>
 800e1c6:	f1c9 0e20 	rsb	lr, r9, #32
 800e1ca:	468a      	mov	sl, r1
 800e1cc:	f04f 0c00 	mov.w	ip, #0
 800e1d0:	681a      	ldr	r2, [r3, #0]
 800e1d2:	fa02 f209 	lsl.w	r2, r2, r9
 800e1d6:	ea42 020c 	orr.w	r2, r2, ip
 800e1da:	f84a 2b04 	str.w	r2, [sl], #4
 800e1de:	f853 2b04 	ldr.w	r2, [r3], #4
 800e1e2:	4298      	cmp	r0, r3
 800e1e4:	fa22 fc0e 	lsr.w	ip, r2, lr
 800e1e8:	d8f2      	bhi.n	800e1d0 <__lshift+0x70>
 800e1ea:	1b03      	subs	r3, r0, r4
 800e1ec:	3b15      	subs	r3, #21
 800e1ee:	f023 0303 	bic.w	r3, r3, #3
 800e1f2:	3304      	adds	r3, #4
 800e1f4:	f104 0215 	add.w	r2, r4, #21
 800e1f8:	4290      	cmp	r0, r2
 800e1fa:	bf38      	it	cc
 800e1fc:	2304      	movcc	r3, #4
 800e1fe:	f841 c003 	str.w	ip, [r1, r3]
 800e202:	f1bc 0f00 	cmp.w	ip, #0
 800e206:	d001      	beq.n	800e20c <__lshift+0xac>
 800e208:	f108 0602 	add.w	r6, r8, #2
 800e20c:	3e01      	subs	r6, #1
 800e20e:	4638      	mov	r0, r7
 800e210:	612e      	str	r6, [r5, #16]
 800e212:	4621      	mov	r1, r4
 800e214:	f7ff fdd2 	bl	800ddbc <_Bfree>
 800e218:	4628      	mov	r0, r5
 800e21a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e21e:	f842 0f04 	str.w	r0, [r2, #4]!
 800e222:	3301      	adds	r3, #1
 800e224:	e7c1      	b.n	800e1aa <__lshift+0x4a>
 800e226:	3904      	subs	r1, #4
 800e228:	f853 2b04 	ldr.w	r2, [r3], #4
 800e22c:	f841 2f04 	str.w	r2, [r1, #4]!
 800e230:	4298      	cmp	r0, r3
 800e232:	d8f9      	bhi.n	800e228 <__lshift+0xc8>
 800e234:	e7ea      	b.n	800e20c <__lshift+0xac>
 800e236:	bf00      	nop
 800e238:	0800f5ef 	.word	0x0800f5ef
 800e23c:	0800f600 	.word	0x0800f600

0800e240 <__mcmp>:
 800e240:	b530      	push	{r4, r5, lr}
 800e242:	6902      	ldr	r2, [r0, #16]
 800e244:	690c      	ldr	r4, [r1, #16]
 800e246:	1b12      	subs	r2, r2, r4
 800e248:	d10e      	bne.n	800e268 <__mcmp+0x28>
 800e24a:	f100 0314 	add.w	r3, r0, #20
 800e24e:	3114      	adds	r1, #20
 800e250:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800e254:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800e258:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800e25c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800e260:	42a5      	cmp	r5, r4
 800e262:	d003      	beq.n	800e26c <__mcmp+0x2c>
 800e264:	d305      	bcc.n	800e272 <__mcmp+0x32>
 800e266:	2201      	movs	r2, #1
 800e268:	4610      	mov	r0, r2
 800e26a:	bd30      	pop	{r4, r5, pc}
 800e26c:	4283      	cmp	r3, r0
 800e26e:	d3f3      	bcc.n	800e258 <__mcmp+0x18>
 800e270:	e7fa      	b.n	800e268 <__mcmp+0x28>
 800e272:	f04f 32ff 	mov.w	r2, #4294967295
 800e276:	e7f7      	b.n	800e268 <__mcmp+0x28>

0800e278 <__mdiff>:
 800e278:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e27c:	460c      	mov	r4, r1
 800e27e:	4606      	mov	r6, r0
 800e280:	4611      	mov	r1, r2
 800e282:	4620      	mov	r0, r4
 800e284:	4690      	mov	r8, r2
 800e286:	f7ff ffdb 	bl	800e240 <__mcmp>
 800e28a:	1e05      	subs	r5, r0, #0
 800e28c:	d110      	bne.n	800e2b0 <__mdiff+0x38>
 800e28e:	4629      	mov	r1, r5
 800e290:	4630      	mov	r0, r6
 800e292:	f7ff fd53 	bl	800dd3c <_Balloc>
 800e296:	b930      	cbnz	r0, 800e2a6 <__mdiff+0x2e>
 800e298:	4b3a      	ldr	r3, [pc, #232]	; (800e384 <__mdiff+0x10c>)
 800e29a:	4602      	mov	r2, r0
 800e29c:	f240 2132 	movw	r1, #562	; 0x232
 800e2a0:	4839      	ldr	r0, [pc, #228]	; (800e388 <__mdiff+0x110>)
 800e2a2:	f000 fa41 	bl	800e728 <__assert_func>
 800e2a6:	2301      	movs	r3, #1
 800e2a8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800e2ac:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e2b0:	bfa4      	itt	ge
 800e2b2:	4643      	movge	r3, r8
 800e2b4:	46a0      	movge	r8, r4
 800e2b6:	4630      	mov	r0, r6
 800e2b8:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800e2bc:	bfa6      	itte	ge
 800e2be:	461c      	movge	r4, r3
 800e2c0:	2500      	movge	r5, #0
 800e2c2:	2501      	movlt	r5, #1
 800e2c4:	f7ff fd3a 	bl	800dd3c <_Balloc>
 800e2c8:	b920      	cbnz	r0, 800e2d4 <__mdiff+0x5c>
 800e2ca:	4b2e      	ldr	r3, [pc, #184]	; (800e384 <__mdiff+0x10c>)
 800e2cc:	4602      	mov	r2, r0
 800e2ce:	f44f 7110 	mov.w	r1, #576	; 0x240
 800e2d2:	e7e5      	b.n	800e2a0 <__mdiff+0x28>
 800e2d4:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800e2d8:	6926      	ldr	r6, [r4, #16]
 800e2da:	60c5      	str	r5, [r0, #12]
 800e2dc:	f104 0914 	add.w	r9, r4, #20
 800e2e0:	f108 0514 	add.w	r5, r8, #20
 800e2e4:	f100 0e14 	add.w	lr, r0, #20
 800e2e8:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800e2ec:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800e2f0:	f108 0210 	add.w	r2, r8, #16
 800e2f4:	46f2      	mov	sl, lr
 800e2f6:	2100      	movs	r1, #0
 800e2f8:	f859 3b04 	ldr.w	r3, [r9], #4
 800e2fc:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800e300:	fa1f f883 	uxth.w	r8, r3
 800e304:	fa11 f18b 	uxtah	r1, r1, fp
 800e308:	0c1b      	lsrs	r3, r3, #16
 800e30a:	eba1 0808 	sub.w	r8, r1, r8
 800e30e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800e312:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800e316:	fa1f f888 	uxth.w	r8, r8
 800e31a:	1419      	asrs	r1, r3, #16
 800e31c:	454e      	cmp	r6, r9
 800e31e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800e322:	f84a 3b04 	str.w	r3, [sl], #4
 800e326:	d8e7      	bhi.n	800e2f8 <__mdiff+0x80>
 800e328:	1b33      	subs	r3, r6, r4
 800e32a:	3b15      	subs	r3, #21
 800e32c:	f023 0303 	bic.w	r3, r3, #3
 800e330:	3304      	adds	r3, #4
 800e332:	3415      	adds	r4, #21
 800e334:	42a6      	cmp	r6, r4
 800e336:	bf38      	it	cc
 800e338:	2304      	movcc	r3, #4
 800e33a:	441d      	add	r5, r3
 800e33c:	4473      	add	r3, lr
 800e33e:	469e      	mov	lr, r3
 800e340:	462e      	mov	r6, r5
 800e342:	4566      	cmp	r6, ip
 800e344:	d30e      	bcc.n	800e364 <__mdiff+0xec>
 800e346:	f10c 0203 	add.w	r2, ip, #3
 800e34a:	1b52      	subs	r2, r2, r5
 800e34c:	f022 0203 	bic.w	r2, r2, #3
 800e350:	3d03      	subs	r5, #3
 800e352:	45ac      	cmp	ip, r5
 800e354:	bf38      	it	cc
 800e356:	2200      	movcc	r2, #0
 800e358:	441a      	add	r2, r3
 800e35a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800e35e:	b17b      	cbz	r3, 800e380 <__mdiff+0x108>
 800e360:	6107      	str	r7, [r0, #16]
 800e362:	e7a3      	b.n	800e2ac <__mdiff+0x34>
 800e364:	f856 8b04 	ldr.w	r8, [r6], #4
 800e368:	fa11 f288 	uxtah	r2, r1, r8
 800e36c:	1414      	asrs	r4, r2, #16
 800e36e:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800e372:	b292      	uxth	r2, r2
 800e374:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800e378:	f84e 2b04 	str.w	r2, [lr], #4
 800e37c:	1421      	asrs	r1, r4, #16
 800e37e:	e7e0      	b.n	800e342 <__mdiff+0xca>
 800e380:	3f01      	subs	r7, #1
 800e382:	e7ea      	b.n	800e35a <__mdiff+0xe2>
 800e384:	0800f5ef 	.word	0x0800f5ef
 800e388:	0800f600 	.word	0x0800f600

0800e38c <__d2b>:
 800e38c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800e390:	4689      	mov	r9, r1
 800e392:	2101      	movs	r1, #1
 800e394:	ec57 6b10 	vmov	r6, r7, d0
 800e398:	4690      	mov	r8, r2
 800e39a:	f7ff fccf 	bl	800dd3c <_Balloc>
 800e39e:	4604      	mov	r4, r0
 800e3a0:	b930      	cbnz	r0, 800e3b0 <__d2b+0x24>
 800e3a2:	4602      	mov	r2, r0
 800e3a4:	4b25      	ldr	r3, [pc, #148]	; (800e43c <__d2b+0xb0>)
 800e3a6:	4826      	ldr	r0, [pc, #152]	; (800e440 <__d2b+0xb4>)
 800e3a8:	f240 310a 	movw	r1, #778	; 0x30a
 800e3ac:	f000 f9bc 	bl	800e728 <__assert_func>
 800e3b0:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800e3b4:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800e3b8:	bb35      	cbnz	r5, 800e408 <__d2b+0x7c>
 800e3ba:	2e00      	cmp	r6, #0
 800e3bc:	9301      	str	r3, [sp, #4]
 800e3be:	d028      	beq.n	800e412 <__d2b+0x86>
 800e3c0:	4668      	mov	r0, sp
 800e3c2:	9600      	str	r6, [sp, #0]
 800e3c4:	f7ff fd82 	bl	800decc <__lo0bits>
 800e3c8:	9900      	ldr	r1, [sp, #0]
 800e3ca:	b300      	cbz	r0, 800e40e <__d2b+0x82>
 800e3cc:	9a01      	ldr	r2, [sp, #4]
 800e3ce:	f1c0 0320 	rsb	r3, r0, #32
 800e3d2:	fa02 f303 	lsl.w	r3, r2, r3
 800e3d6:	430b      	orrs	r3, r1
 800e3d8:	40c2      	lsrs	r2, r0
 800e3da:	6163      	str	r3, [r4, #20]
 800e3dc:	9201      	str	r2, [sp, #4]
 800e3de:	9b01      	ldr	r3, [sp, #4]
 800e3e0:	61a3      	str	r3, [r4, #24]
 800e3e2:	2b00      	cmp	r3, #0
 800e3e4:	bf14      	ite	ne
 800e3e6:	2202      	movne	r2, #2
 800e3e8:	2201      	moveq	r2, #1
 800e3ea:	6122      	str	r2, [r4, #16]
 800e3ec:	b1d5      	cbz	r5, 800e424 <__d2b+0x98>
 800e3ee:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800e3f2:	4405      	add	r5, r0
 800e3f4:	f8c9 5000 	str.w	r5, [r9]
 800e3f8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800e3fc:	f8c8 0000 	str.w	r0, [r8]
 800e400:	4620      	mov	r0, r4
 800e402:	b003      	add	sp, #12
 800e404:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e408:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800e40c:	e7d5      	b.n	800e3ba <__d2b+0x2e>
 800e40e:	6161      	str	r1, [r4, #20]
 800e410:	e7e5      	b.n	800e3de <__d2b+0x52>
 800e412:	a801      	add	r0, sp, #4
 800e414:	f7ff fd5a 	bl	800decc <__lo0bits>
 800e418:	9b01      	ldr	r3, [sp, #4]
 800e41a:	6163      	str	r3, [r4, #20]
 800e41c:	2201      	movs	r2, #1
 800e41e:	6122      	str	r2, [r4, #16]
 800e420:	3020      	adds	r0, #32
 800e422:	e7e3      	b.n	800e3ec <__d2b+0x60>
 800e424:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800e428:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800e42c:	f8c9 0000 	str.w	r0, [r9]
 800e430:	6918      	ldr	r0, [r3, #16]
 800e432:	f7ff fd2b 	bl	800de8c <__hi0bits>
 800e436:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800e43a:	e7df      	b.n	800e3fc <__d2b+0x70>
 800e43c:	0800f5ef 	.word	0x0800f5ef
 800e440:	0800f600 	.word	0x0800f600

0800e444 <_calloc_r>:
 800e444:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800e446:	fba1 2402 	umull	r2, r4, r1, r2
 800e44a:	b94c      	cbnz	r4, 800e460 <_calloc_r+0x1c>
 800e44c:	4611      	mov	r1, r2
 800e44e:	9201      	str	r2, [sp, #4]
 800e450:	f7fe f8c2 	bl	800c5d8 <_malloc_r>
 800e454:	9a01      	ldr	r2, [sp, #4]
 800e456:	4605      	mov	r5, r0
 800e458:	b930      	cbnz	r0, 800e468 <_calloc_r+0x24>
 800e45a:	4628      	mov	r0, r5
 800e45c:	b003      	add	sp, #12
 800e45e:	bd30      	pop	{r4, r5, pc}
 800e460:	220c      	movs	r2, #12
 800e462:	6002      	str	r2, [r0, #0]
 800e464:	2500      	movs	r5, #0
 800e466:	e7f8      	b.n	800e45a <_calloc_r+0x16>
 800e468:	4621      	mov	r1, r4
 800e46a:	f7fe f841 	bl	800c4f0 <memset>
 800e46e:	e7f4      	b.n	800e45a <_calloc_r+0x16>

0800e470 <__ssputs_r>:
 800e470:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e474:	688e      	ldr	r6, [r1, #8]
 800e476:	429e      	cmp	r6, r3
 800e478:	4682      	mov	sl, r0
 800e47a:	460c      	mov	r4, r1
 800e47c:	4690      	mov	r8, r2
 800e47e:	461f      	mov	r7, r3
 800e480:	d838      	bhi.n	800e4f4 <__ssputs_r+0x84>
 800e482:	898a      	ldrh	r2, [r1, #12]
 800e484:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800e488:	d032      	beq.n	800e4f0 <__ssputs_r+0x80>
 800e48a:	6825      	ldr	r5, [r4, #0]
 800e48c:	6909      	ldr	r1, [r1, #16]
 800e48e:	eba5 0901 	sub.w	r9, r5, r1
 800e492:	6965      	ldr	r5, [r4, #20]
 800e494:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e498:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800e49c:	3301      	adds	r3, #1
 800e49e:	444b      	add	r3, r9
 800e4a0:	106d      	asrs	r5, r5, #1
 800e4a2:	429d      	cmp	r5, r3
 800e4a4:	bf38      	it	cc
 800e4a6:	461d      	movcc	r5, r3
 800e4a8:	0553      	lsls	r3, r2, #21
 800e4aa:	d531      	bpl.n	800e510 <__ssputs_r+0xa0>
 800e4ac:	4629      	mov	r1, r5
 800e4ae:	f7fe f893 	bl	800c5d8 <_malloc_r>
 800e4b2:	4606      	mov	r6, r0
 800e4b4:	b950      	cbnz	r0, 800e4cc <__ssputs_r+0x5c>
 800e4b6:	230c      	movs	r3, #12
 800e4b8:	f8ca 3000 	str.w	r3, [sl]
 800e4bc:	89a3      	ldrh	r3, [r4, #12]
 800e4be:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e4c2:	81a3      	strh	r3, [r4, #12]
 800e4c4:	f04f 30ff 	mov.w	r0, #4294967295
 800e4c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e4cc:	6921      	ldr	r1, [r4, #16]
 800e4ce:	464a      	mov	r2, r9
 800e4d0:	f7fe f800 	bl	800c4d4 <memcpy>
 800e4d4:	89a3      	ldrh	r3, [r4, #12]
 800e4d6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800e4da:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e4de:	81a3      	strh	r3, [r4, #12]
 800e4e0:	6126      	str	r6, [r4, #16]
 800e4e2:	6165      	str	r5, [r4, #20]
 800e4e4:	444e      	add	r6, r9
 800e4e6:	eba5 0509 	sub.w	r5, r5, r9
 800e4ea:	6026      	str	r6, [r4, #0]
 800e4ec:	60a5      	str	r5, [r4, #8]
 800e4ee:	463e      	mov	r6, r7
 800e4f0:	42be      	cmp	r6, r7
 800e4f2:	d900      	bls.n	800e4f6 <__ssputs_r+0x86>
 800e4f4:	463e      	mov	r6, r7
 800e4f6:	6820      	ldr	r0, [r4, #0]
 800e4f8:	4632      	mov	r2, r6
 800e4fa:	4641      	mov	r1, r8
 800e4fc:	f000 f959 	bl	800e7b2 <memmove>
 800e500:	68a3      	ldr	r3, [r4, #8]
 800e502:	1b9b      	subs	r3, r3, r6
 800e504:	60a3      	str	r3, [r4, #8]
 800e506:	6823      	ldr	r3, [r4, #0]
 800e508:	4433      	add	r3, r6
 800e50a:	6023      	str	r3, [r4, #0]
 800e50c:	2000      	movs	r0, #0
 800e50e:	e7db      	b.n	800e4c8 <__ssputs_r+0x58>
 800e510:	462a      	mov	r2, r5
 800e512:	f000 f968 	bl	800e7e6 <_realloc_r>
 800e516:	4606      	mov	r6, r0
 800e518:	2800      	cmp	r0, #0
 800e51a:	d1e1      	bne.n	800e4e0 <__ssputs_r+0x70>
 800e51c:	6921      	ldr	r1, [r4, #16]
 800e51e:	4650      	mov	r0, sl
 800e520:	f7fd ffee 	bl	800c500 <_free_r>
 800e524:	e7c7      	b.n	800e4b6 <__ssputs_r+0x46>
	...

0800e528 <_svfiprintf_r>:
 800e528:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e52c:	4698      	mov	r8, r3
 800e52e:	898b      	ldrh	r3, [r1, #12]
 800e530:	061b      	lsls	r3, r3, #24
 800e532:	b09d      	sub	sp, #116	; 0x74
 800e534:	4607      	mov	r7, r0
 800e536:	460d      	mov	r5, r1
 800e538:	4614      	mov	r4, r2
 800e53a:	d50e      	bpl.n	800e55a <_svfiprintf_r+0x32>
 800e53c:	690b      	ldr	r3, [r1, #16]
 800e53e:	b963      	cbnz	r3, 800e55a <_svfiprintf_r+0x32>
 800e540:	2140      	movs	r1, #64	; 0x40
 800e542:	f7fe f849 	bl	800c5d8 <_malloc_r>
 800e546:	6028      	str	r0, [r5, #0]
 800e548:	6128      	str	r0, [r5, #16]
 800e54a:	b920      	cbnz	r0, 800e556 <_svfiprintf_r+0x2e>
 800e54c:	230c      	movs	r3, #12
 800e54e:	603b      	str	r3, [r7, #0]
 800e550:	f04f 30ff 	mov.w	r0, #4294967295
 800e554:	e0d1      	b.n	800e6fa <_svfiprintf_r+0x1d2>
 800e556:	2340      	movs	r3, #64	; 0x40
 800e558:	616b      	str	r3, [r5, #20]
 800e55a:	2300      	movs	r3, #0
 800e55c:	9309      	str	r3, [sp, #36]	; 0x24
 800e55e:	2320      	movs	r3, #32
 800e560:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800e564:	f8cd 800c 	str.w	r8, [sp, #12]
 800e568:	2330      	movs	r3, #48	; 0x30
 800e56a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800e714 <_svfiprintf_r+0x1ec>
 800e56e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800e572:	f04f 0901 	mov.w	r9, #1
 800e576:	4623      	mov	r3, r4
 800e578:	469a      	mov	sl, r3
 800e57a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e57e:	b10a      	cbz	r2, 800e584 <_svfiprintf_r+0x5c>
 800e580:	2a25      	cmp	r2, #37	; 0x25
 800e582:	d1f9      	bne.n	800e578 <_svfiprintf_r+0x50>
 800e584:	ebba 0b04 	subs.w	fp, sl, r4
 800e588:	d00b      	beq.n	800e5a2 <_svfiprintf_r+0x7a>
 800e58a:	465b      	mov	r3, fp
 800e58c:	4622      	mov	r2, r4
 800e58e:	4629      	mov	r1, r5
 800e590:	4638      	mov	r0, r7
 800e592:	f7ff ff6d 	bl	800e470 <__ssputs_r>
 800e596:	3001      	adds	r0, #1
 800e598:	f000 80aa 	beq.w	800e6f0 <_svfiprintf_r+0x1c8>
 800e59c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e59e:	445a      	add	r2, fp
 800e5a0:	9209      	str	r2, [sp, #36]	; 0x24
 800e5a2:	f89a 3000 	ldrb.w	r3, [sl]
 800e5a6:	2b00      	cmp	r3, #0
 800e5a8:	f000 80a2 	beq.w	800e6f0 <_svfiprintf_r+0x1c8>
 800e5ac:	2300      	movs	r3, #0
 800e5ae:	f04f 32ff 	mov.w	r2, #4294967295
 800e5b2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e5b6:	f10a 0a01 	add.w	sl, sl, #1
 800e5ba:	9304      	str	r3, [sp, #16]
 800e5bc:	9307      	str	r3, [sp, #28]
 800e5be:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800e5c2:	931a      	str	r3, [sp, #104]	; 0x68
 800e5c4:	4654      	mov	r4, sl
 800e5c6:	2205      	movs	r2, #5
 800e5c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e5cc:	4851      	ldr	r0, [pc, #324]	; (800e714 <_svfiprintf_r+0x1ec>)
 800e5ce:	f7f1 fe17 	bl	8000200 <memchr>
 800e5d2:	9a04      	ldr	r2, [sp, #16]
 800e5d4:	b9d8      	cbnz	r0, 800e60e <_svfiprintf_r+0xe6>
 800e5d6:	06d0      	lsls	r0, r2, #27
 800e5d8:	bf44      	itt	mi
 800e5da:	2320      	movmi	r3, #32
 800e5dc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e5e0:	0711      	lsls	r1, r2, #28
 800e5e2:	bf44      	itt	mi
 800e5e4:	232b      	movmi	r3, #43	; 0x2b
 800e5e6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e5ea:	f89a 3000 	ldrb.w	r3, [sl]
 800e5ee:	2b2a      	cmp	r3, #42	; 0x2a
 800e5f0:	d015      	beq.n	800e61e <_svfiprintf_r+0xf6>
 800e5f2:	9a07      	ldr	r2, [sp, #28]
 800e5f4:	4654      	mov	r4, sl
 800e5f6:	2000      	movs	r0, #0
 800e5f8:	f04f 0c0a 	mov.w	ip, #10
 800e5fc:	4621      	mov	r1, r4
 800e5fe:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e602:	3b30      	subs	r3, #48	; 0x30
 800e604:	2b09      	cmp	r3, #9
 800e606:	d94e      	bls.n	800e6a6 <_svfiprintf_r+0x17e>
 800e608:	b1b0      	cbz	r0, 800e638 <_svfiprintf_r+0x110>
 800e60a:	9207      	str	r2, [sp, #28]
 800e60c:	e014      	b.n	800e638 <_svfiprintf_r+0x110>
 800e60e:	eba0 0308 	sub.w	r3, r0, r8
 800e612:	fa09 f303 	lsl.w	r3, r9, r3
 800e616:	4313      	orrs	r3, r2
 800e618:	9304      	str	r3, [sp, #16]
 800e61a:	46a2      	mov	sl, r4
 800e61c:	e7d2      	b.n	800e5c4 <_svfiprintf_r+0x9c>
 800e61e:	9b03      	ldr	r3, [sp, #12]
 800e620:	1d19      	adds	r1, r3, #4
 800e622:	681b      	ldr	r3, [r3, #0]
 800e624:	9103      	str	r1, [sp, #12]
 800e626:	2b00      	cmp	r3, #0
 800e628:	bfbb      	ittet	lt
 800e62a:	425b      	neglt	r3, r3
 800e62c:	f042 0202 	orrlt.w	r2, r2, #2
 800e630:	9307      	strge	r3, [sp, #28]
 800e632:	9307      	strlt	r3, [sp, #28]
 800e634:	bfb8      	it	lt
 800e636:	9204      	strlt	r2, [sp, #16]
 800e638:	7823      	ldrb	r3, [r4, #0]
 800e63a:	2b2e      	cmp	r3, #46	; 0x2e
 800e63c:	d10c      	bne.n	800e658 <_svfiprintf_r+0x130>
 800e63e:	7863      	ldrb	r3, [r4, #1]
 800e640:	2b2a      	cmp	r3, #42	; 0x2a
 800e642:	d135      	bne.n	800e6b0 <_svfiprintf_r+0x188>
 800e644:	9b03      	ldr	r3, [sp, #12]
 800e646:	1d1a      	adds	r2, r3, #4
 800e648:	681b      	ldr	r3, [r3, #0]
 800e64a:	9203      	str	r2, [sp, #12]
 800e64c:	2b00      	cmp	r3, #0
 800e64e:	bfb8      	it	lt
 800e650:	f04f 33ff 	movlt.w	r3, #4294967295
 800e654:	3402      	adds	r4, #2
 800e656:	9305      	str	r3, [sp, #20]
 800e658:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800e724 <_svfiprintf_r+0x1fc>
 800e65c:	7821      	ldrb	r1, [r4, #0]
 800e65e:	2203      	movs	r2, #3
 800e660:	4650      	mov	r0, sl
 800e662:	f7f1 fdcd 	bl	8000200 <memchr>
 800e666:	b140      	cbz	r0, 800e67a <_svfiprintf_r+0x152>
 800e668:	2340      	movs	r3, #64	; 0x40
 800e66a:	eba0 000a 	sub.w	r0, r0, sl
 800e66e:	fa03 f000 	lsl.w	r0, r3, r0
 800e672:	9b04      	ldr	r3, [sp, #16]
 800e674:	4303      	orrs	r3, r0
 800e676:	3401      	adds	r4, #1
 800e678:	9304      	str	r3, [sp, #16]
 800e67a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e67e:	4826      	ldr	r0, [pc, #152]	; (800e718 <_svfiprintf_r+0x1f0>)
 800e680:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800e684:	2206      	movs	r2, #6
 800e686:	f7f1 fdbb 	bl	8000200 <memchr>
 800e68a:	2800      	cmp	r0, #0
 800e68c:	d038      	beq.n	800e700 <_svfiprintf_r+0x1d8>
 800e68e:	4b23      	ldr	r3, [pc, #140]	; (800e71c <_svfiprintf_r+0x1f4>)
 800e690:	bb1b      	cbnz	r3, 800e6da <_svfiprintf_r+0x1b2>
 800e692:	9b03      	ldr	r3, [sp, #12]
 800e694:	3307      	adds	r3, #7
 800e696:	f023 0307 	bic.w	r3, r3, #7
 800e69a:	3308      	adds	r3, #8
 800e69c:	9303      	str	r3, [sp, #12]
 800e69e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e6a0:	4433      	add	r3, r6
 800e6a2:	9309      	str	r3, [sp, #36]	; 0x24
 800e6a4:	e767      	b.n	800e576 <_svfiprintf_r+0x4e>
 800e6a6:	fb0c 3202 	mla	r2, ip, r2, r3
 800e6aa:	460c      	mov	r4, r1
 800e6ac:	2001      	movs	r0, #1
 800e6ae:	e7a5      	b.n	800e5fc <_svfiprintf_r+0xd4>
 800e6b0:	2300      	movs	r3, #0
 800e6b2:	3401      	adds	r4, #1
 800e6b4:	9305      	str	r3, [sp, #20]
 800e6b6:	4619      	mov	r1, r3
 800e6b8:	f04f 0c0a 	mov.w	ip, #10
 800e6bc:	4620      	mov	r0, r4
 800e6be:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e6c2:	3a30      	subs	r2, #48	; 0x30
 800e6c4:	2a09      	cmp	r2, #9
 800e6c6:	d903      	bls.n	800e6d0 <_svfiprintf_r+0x1a8>
 800e6c8:	2b00      	cmp	r3, #0
 800e6ca:	d0c5      	beq.n	800e658 <_svfiprintf_r+0x130>
 800e6cc:	9105      	str	r1, [sp, #20]
 800e6ce:	e7c3      	b.n	800e658 <_svfiprintf_r+0x130>
 800e6d0:	fb0c 2101 	mla	r1, ip, r1, r2
 800e6d4:	4604      	mov	r4, r0
 800e6d6:	2301      	movs	r3, #1
 800e6d8:	e7f0      	b.n	800e6bc <_svfiprintf_r+0x194>
 800e6da:	ab03      	add	r3, sp, #12
 800e6dc:	9300      	str	r3, [sp, #0]
 800e6de:	462a      	mov	r2, r5
 800e6e0:	4b0f      	ldr	r3, [pc, #60]	; (800e720 <_svfiprintf_r+0x1f8>)
 800e6e2:	a904      	add	r1, sp, #16
 800e6e4:	4638      	mov	r0, r7
 800e6e6:	f7fe f88b 	bl	800c800 <_printf_float>
 800e6ea:	1c42      	adds	r2, r0, #1
 800e6ec:	4606      	mov	r6, r0
 800e6ee:	d1d6      	bne.n	800e69e <_svfiprintf_r+0x176>
 800e6f0:	89ab      	ldrh	r3, [r5, #12]
 800e6f2:	065b      	lsls	r3, r3, #25
 800e6f4:	f53f af2c 	bmi.w	800e550 <_svfiprintf_r+0x28>
 800e6f8:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e6fa:	b01d      	add	sp, #116	; 0x74
 800e6fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e700:	ab03      	add	r3, sp, #12
 800e702:	9300      	str	r3, [sp, #0]
 800e704:	462a      	mov	r2, r5
 800e706:	4b06      	ldr	r3, [pc, #24]	; (800e720 <_svfiprintf_r+0x1f8>)
 800e708:	a904      	add	r1, sp, #16
 800e70a:	4638      	mov	r0, r7
 800e70c:	f7fe fb1c 	bl	800cd48 <_printf_i>
 800e710:	e7eb      	b.n	800e6ea <_svfiprintf_r+0x1c2>
 800e712:	bf00      	nop
 800e714:	0800f75c 	.word	0x0800f75c
 800e718:	0800f766 	.word	0x0800f766
 800e71c:	0800c801 	.word	0x0800c801
 800e720:	0800e471 	.word	0x0800e471
 800e724:	0800f762 	.word	0x0800f762

0800e728 <__assert_func>:
 800e728:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800e72a:	4614      	mov	r4, r2
 800e72c:	461a      	mov	r2, r3
 800e72e:	4b09      	ldr	r3, [pc, #36]	; (800e754 <__assert_func+0x2c>)
 800e730:	681b      	ldr	r3, [r3, #0]
 800e732:	4605      	mov	r5, r0
 800e734:	68d8      	ldr	r0, [r3, #12]
 800e736:	b14c      	cbz	r4, 800e74c <__assert_func+0x24>
 800e738:	4b07      	ldr	r3, [pc, #28]	; (800e758 <__assert_func+0x30>)
 800e73a:	9100      	str	r1, [sp, #0]
 800e73c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800e740:	4906      	ldr	r1, [pc, #24]	; (800e75c <__assert_func+0x34>)
 800e742:	462b      	mov	r3, r5
 800e744:	f000 f80e 	bl	800e764 <fiprintf>
 800e748:	f000 faa4 	bl	800ec94 <abort>
 800e74c:	4b04      	ldr	r3, [pc, #16]	; (800e760 <__assert_func+0x38>)
 800e74e:	461c      	mov	r4, r3
 800e750:	e7f3      	b.n	800e73a <__assert_func+0x12>
 800e752:	bf00      	nop
 800e754:	2000001c 	.word	0x2000001c
 800e758:	0800f76d 	.word	0x0800f76d
 800e75c:	0800f77a 	.word	0x0800f77a
 800e760:	0800f7a8 	.word	0x0800f7a8

0800e764 <fiprintf>:
 800e764:	b40e      	push	{r1, r2, r3}
 800e766:	b503      	push	{r0, r1, lr}
 800e768:	4601      	mov	r1, r0
 800e76a:	ab03      	add	r3, sp, #12
 800e76c:	4805      	ldr	r0, [pc, #20]	; (800e784 <fiprintf+0x20>)
 800e76e:	f853 2b04 	ldr.w	r2, [r3], #4
 800e772:	6800      	ldr	r0, [r0, #0]
 800e774:	9301      	str	r3, [sp, #4]
 800e776:	f000 f88f 	bl	800e898 <_vfiprintf_r>
 800e77a:	b002      	add	sp, #8
 800e77c:	f85d eb04 	ldr.w	lr, [sp], #4
 800e780:	b003      	add	sp, #12
 800e782:	4770      	bx	lr
 800e784:	2000001c 	.word	0x2000001c

0800e788 <__retarget_lock_init_recursive>:
 800e788:	4770      	bx	lr

0800e78a <__retarget_lock_acquire_recursive>:
 800e78a:	4770      	bx	lr

0800e78c <__retarget_lock_release_recursive>:
 800e78c:	4770      	bx	lr

0800e78e <__ascii_mbtowc>:
 800e78e:	b082      	sub	sp, #8
 800e790:	b901      	cbnz	r1, 800e794 <__ascii_mbtowc+0x6>
 800e792:	a901      	add	r1, sp, #4
 800e794:	b142      	cbz	r2, 800e7a8 <__ascii_mbtowc+0x1a>
 800e796:	b14b      	cbz	r3, 800e7ac <__ascii_mbtowc+0x1e>
 800e798:	7813      	ldrb	r3, [r2, #0]
 800e79a:	600b      	str	r3, [r1, #0]
 800e79c:	7812      	ldrb	r2, [r2, #0]
 800e79e:	1e10      	subs	r0, r2, #0
 800e7a0:	bf18      	it	ne
 800e7a2:	2001      	movne	r0, #1
 800e7a4:	b002      	add	sp, #8
 800e7a6:	4770      	bx	lr
 800e7a8:	4610      	mov	r0, r2
 800e7aa:	e7fb      	b.n	800e7a4 <__ascii_mbtowc+0x16>
 800e7ac:	f06f 0001 	mvn.w	r0, #1
 800e7b0:	e7f8      	b.n	800e7a4 <__ascii_mbtowc+0x16>

0800e7b2 <memmove>:
 800e7b2:	4288      	cmp	r0, r1
 800e7b4:	b510      	push	{r4, lr}
 800e7b6:	eb01 0402 	add.w	r4, r1, r2
 800e7ba:	d902      	bls.n	800e7c2 <memmove+0x10>
 800e7bc:	4284      	cmp	r4, r0
 800e7be:	4623      	mov	r3, r4
 800e7c0:	d807      	bhi.n	800e7d2 <memmove+0x20>
 800e7c2:	1e43      	subs	r3, r0, #1
 800e7c4:	42a1      	cmp	r1, r4
 800e7c6:	d008      	beq.n	800e7da <memmove+0x28>
 800e7c8:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e7cc:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e7d0:	e7f8      	b.n	800e7c4 <memmove+0x12>
 800e7d2:	4402      	add	r2, r0
 800e7d4:	4601      	mov	r1, r0
 800e7d6:	428a      	cmp	r2, r1
 800e7d8:	d100      	bne.n	800e7dc <memmove+0x2a>
 800e7da:	bd10      	pop	{r4, pc}
 800e7dc:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e7e0:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800e7e4:	e7f7      	b.n	800e7d6 <memmove+0x24>

0800e7e6 <_realloc_r>:
 800e7e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e7ea:	4680      	mov	r8, r0
 800e7ec:	4614      	mov	r4, r2
 800e7ee:	460e      	mov	r6, r1
 800e7f0:	b921      	cbnz	r1, 800e7fc <_realloc_r+0x16>
 800e7f2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e7f6:	4611      	mov	r1, r2
 800e7f8:	f7fd beee 	b.w	800c5d8 <_malloc_r>
 800e7fc:	b92a      	cbnz	r2, 800e80a <_realloc_r+0x24>
 800e7fe:	f7fd fe7f 	bl	800c500 <_free_r>
 800e802:	4625      	mov	r5, r4
 800e804:	4628      	mov	r0, r5
 800e806:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e80a:	f000 fc67 	bl	800f0dc <_malloc_usable_size_r>
 800e80e:	4284      	cmp	r4, r0
 800e810:	4607      	mov	r7, r0
 800e812:	d802      	bhi.n	800e81a <_realloc_r+0x34>
 800e814:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800e818:	d812      	bhi.n	800e840 <_realloc_r+0x5a>
 800e81a:	4621      	mov	r1, r4
 800e81c:	4640      	mov	r0, r8
 800e81e:	f7fd fedb 	bl	800c5d8 <_malloc_r>
 800e822:	4605      	mov	r5, r0
 800e824:	2800      	cmp	r0, #0
 800e826:	d0ed      	beq.n	800e804 <_realloc_r+0x1e>
 800e828:	42bc      	cmp	r4, r7
 800e82a:	4622      	mov	r2, r4
 800e82c:	4631      	mov	r1, r6
 800e82e:	bf28      	it	cs
 800e830:	463a      	movcs	r2, r7
 800e832:	f7fd fe4f 	bl	800c4d4 <memcpy>
 800e836:	4631      	mov	r1, r6
 800e838:	4640      	mov	r0, r8
 800e83a:	f7fd fe61 	bl	800c500 <_free_r>
 800e83e:	e7e1      	b.n	800e804 <_realloc_r+0x1e>
 800e840:	4635      	mov	r5, r6
 800e842:	e7df      	b.n	800e804 <_realloc_r+0x1e>

0800e844 <__sfputc_r>:
 800e844:	6893      	ldr	r3, [r2, #8]
 800e846:	3b01      	subs	r3, #1
 800e848:	2b00      	cmp	r3, #0
 800e84a:	b410      	push	{r4}
 800e84c:	6093      	str	r3, [r2, #8]
 800e84e:	da08      	bge.n	800e862 <__sfputc_r+0x1e>
 800e850:	6994      	ldr	r4, [r2, #24]
 800e852:	42a3      	cmp	r3, r4
 800e854:	db01      	blt.n	800e85a <__sfputc_r+0x16>
 800e856:	290a      	cmp	r1, #10
 800e858:	d103      	bne.n	800e862 <__sfputc_r+0x1e>
 800e85a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e85e:	f000 b94b 	b.w	800eaf8 <__swbuf_r>
 800e862:	6813      	ldr	r3, [r2, #0]
 800e864:	1c58      	adds	r0, r3, #1
 800e866:	6010      	str	r0, [r2, #0]
 800e868:	7019      	strb	r1, [r3, #0]
 800e86a:	4608      	mov	r0, r1
 800e86c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e870:	4770      	bx	lr

0800e872 <__sfputs_r>:
 800e872:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e874:	4606      	mov	r6, r0
 800e876:	460f      	mov	r7, r1
 800e878:	4614      	mov	r4, r2
 800e87a:	18d5      	adds	r5, r2, r3
 800e87c:	42ac      	cmp	r4, r5
 800e87e:	d101      	bne.n	800e884 <__sfputs_r+0x12>
 800e880:	2000      	movs	r0, #0
 800e882:	e007      	b.n	800e894 <__sfputs_r+0x22>
 800e884:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e888:	463a      	mov	r2, r7
 800e88a:	4630      	mov	r0, r6
 800e88c:	f7ff ffda 	bl	800e844 <__sfputc_r>
 800e890:	1c43      	adds	r3, r0, #1
 800e892:	d1f3      	bne.n	800e87c <__sfputs_r+0xa>
 800e894:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800e898 <_vfiprintf_r>:
 800e898:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e89c:	460d      	mov	r5, r1
 800e89e:	b09d      	sub	sp, #116	; 0x74
 800e8a0:	4614      	mov	r4, r2
 800e8a2:	4698      	mov	r8, r3
 800e8a4:	4606      	mov	r6, r0
 800e8a6:	b118      	cbz	r0, 800e8b0 <_vfiprintf_r+0x18>
 800e8a8:	6983      	ldr	r3, [r0, #24]
 800e8aa:	b90b      	cbnz	r3, 800e8b0 <_vfiprintf_r+0x18>
 800e8ac:	f000 fb14 	bl	800eed8 <__sinit>
 800e8b0:	4b89      	ldr	r3, [pc, #548]	; (800ead8 <_vfiprintf_r+0x240>)
 800e8b2:	429d      	cmp	r5, r3
 800e8b4:	d11b      	bne.n	800e8ee <_vfiprintf_r+0x56>
 800e8b6:	6875      	ldr	r5, [r6, #4]
 800e8b8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e8ba:	07d9      	lsls	r1, r3, #31
 800e8bc:	d405      	bmi.n	800e8ca <_vfiprintf_r+0x32>
 800e8be:	89ab      	ldrh	r3, [r5, #12]
 800e8c0:	059a      	lsls	r2, r3, #22
 800e8c2:	d402      	bmi.n	800e8ca <_vfiprintf_r+0x32>
 800e8c4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e8c6:	f7ff ff60 	bl	800e78a <__retarget_lock_acquire_recursive>
 800e8ca:	89ab      	ldrh	r3, [r5, #12]
 800e8cc:	071b      	lsls	r3, r3, #28
 800e8ce:	d501      	bpl.n	800e8d4 <_vfiprintf_r+0x3c>
 800e8d0:	692b      	ldr	r3, [r5, #16]
 800e8d2:	b9eb      	cbnz	r3, 800e910 <_vfiprintf_r+0x78>
 800e8d4:	4629      	mov	r1, r5
 800e8d6:	4630      	mov	r0, r6
 800e8d8:	f000 f96e 	bl	800ebb8 <__swsetup_r>
 800e8dc:	b1c0      	cbz	r0, 800e910 <_vfiprintf_r+0x78>
 800e8de:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e8e0:	07dc      	lsls	r4, r3, #31
 800e8e2:	d50e      	bpl.n	800e902 <_vfiprintf_r+0x6a>
 800e8e4:	f04f 30ff 	mov.w	r0, #4294967295
 800e8e8:	b01d      	add	sp, #116	; 0x74
 800e8ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e8ee:	4b7b      	ldr	r3, [pc, #492]	; (800eadc <_vfiprintf_r+0x244>)
 800e8f0:	429d      	cmp	r5, r3
 800e8f2:	d101      	bne.n	800e8f8 <_vfiprintf_r+0x60>
 800e8f4:	68b5      	ldr	r5, [r6, #8]
 800e8f6:	e7df      	b.n	800e8b8 <_vfiprintf_r+0x20>
 800e8f8:	4b79      	ldr	r3, [pc, #484]	; (800eae0 <_vfiprintf_r+0x248>)
 800e8fa:	429d      	cmp	r5, r3
 800e8fc:	bf08      	it	eq
 800e8fe:	68f5      	ldreq	r5, [r6, #12]
 800e900:	e7da      	b.n	800e8b8 <_vfiprintf_r+0x20>
 800e902:	89ab      	ldrh	r3, [r5, #12]
 800e904:	0598      	lsls	r0, r3, #22
 800e906:	d4ed      	bmi.n	800e8e4 <_vfiprintf_r+0x4c>
 800e908:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e90a:	f7ff ff3f 	bl	800e78c <__retarget_lock_release_recursive>
 800e90e:	e7e9      	b.n	800e8e4 <_vfiprintf_r+0x4c>
 800e910:	2300      	movs	r3, #0
 800e912:	9309      	str	r3, [sp, #36]	; 0x24
 800e914:	2320      	movs	r3, #32
 800e916:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800e91a:	f8cd 800c 	str.w	r8, [sp, #12]
 800e91e:	2330      	movs	r3, #48	; 0x30
 800e920:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800eae4 <_vfiprintf_r+0x24c>
 800e924:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800e928:	f04f 0901 	mov.w	r9, #1
 800e92c:	4623      	mov	r3, r4
 800e92e:	469a      	mov	sl, r3
 800e930:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e934:	b10a      	cbz	r2, 800e93a <_vfiprintf_r+0xa2>
 800e936:	2a25      	cmp	r2, #37	; 0x25
 800e938:	d1f9      	bne.n	800e92e <_vfiprintf_r+0x96>
 800e93a:	ebba 0b04 	subs.w	fp, sl, r4
 800e93e:	d00b      	beq.n	800e958 <_vfiprintf_r+0xc0>
 800e940:	465b      	mov	r3, fp
 800e942:	4622      	mov	r2, r4
 800e944:	4629      	mov	r1, r5
 800e946:	4630      	mov	r0, r6
 800e948:	f7ff ff93 	bl	800e872 <__sfputs_r>
 800e94c:	3001      	adds	r0, #1
 800e94e:	f000 80aa 	beq.w	800eaa6 <_vfiprintf_r+0x20e>
 800e952:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e954:	445a      	add	r2, fp
 800e956:	9209      	str	r2, [sp, #36]	; 0x24
 800e958:	f89a 3000 	ldrb.w	r3, [sl]
 800e95c:	2b00      	cmp	r3, #0
 800e95e:	f000 80a2 	beq.w	800eaa6 <_vfiprintf_r+0x20e>
 800e962:	2300      	movs	r3, #0
 800e964:	f04f 32ff 	mov.w	r2, #4294967295
 800e968:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e96c:	f10a 0a01 	add.w	sl, sl, #1
 800e970:	9304      	str	r3, [sp, #16]
 800e972:	9307      	str	r3, [sp, #28]
 800e974:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800e978:	931a      	str	r3, [sp, #104]	; 0x68
 800e97a:	4654      	mov	r4, sl
 800e97c:	2205      	movs	r2, #5
 800e97e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e982:	4858      	ldr	r0, [pc, #352]	; (800eae4 <_vfiprintf_r+0x24c>)
 800e984:	f7f1 fc3c 	bl	8000200 <memchr>
 800e988:	9a04      	ldr	r2, [sp, #16]
 800e98a:	b9d8      	cbnz	r0, 800e9c4 <_vfiprintf_r+0x12c>
 800e98c:	06d1      	lsls	r1, r2, #27
 800e98e:	bf44      	itt	mi
 800e990:	2320      	movmi	r3, #32
 800e992:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e996:	0713      	lsls	r3, r2, #28
 800e998:	bf44      	itt	mi
 800e99a:	232b      	movmi	r3, #43	; 0x2b
 800e99c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e9a0:	f89a 3000 	ldrb.w	r3, [sl]
 800e9a4:	2b2a      	cmp	r3, #42	; 0x2a
 800e9a6:	d015      	beq.n	800e9d4 <_vfiprintf_r+0x13c>
 800e9a8:	9a07      	ldr	r2, [sp, #28]
 800e9aa:	4654      	mov	r4, sl
 800e9ac:	2000      	movs	r0, #0
 800e9ae:	f04f 0c0a 	mov.w	ip, #10
 800e9b2:	4621      	mov	r1, r4
 800e9b4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e9b8:	3b30      	subs	r3, #48	; 0x30
 800e9ba:	2b09      	cmp	r3, #9
 800e9bc:	d94e      	bls.n	800ea5c <_vfiprintf_r+0x1c4>
 800e9be:	b1b0      	cbz	r0, 800e9ee <_vfiprintf_r+0x156>
 800e9c0:	9207      	str	r2, [sp, #28]
 800e9c2:	e014      	b.n	800e9ee <_vfiprintf_r+0x156>
 800e9c4:	eba0 0308 	sub.w	r3, r0, r8
 800e9c8:	fa09 f303 	lsl.w	r3, r9, r3
 800e9cc:	4313      	orrs	r3, r2
 800e9ce:	9304      	str	r3, [sp, #16]
 800e9d0:	46a2      	mov	sl, r4
 800e9d2:	e7d2      	b.n	800e97a <_vfiprintf_r+0xe2>
 800e9d4:	9b03      	ldr	r3, [sp, #12]
 800e9d6:	1d19      	adds	r1, r3, #4
 800e9d8:	681b      	ldr	r3, [r3, #0]
 800e9da:	9103      	str	r1, [sp, #12]
 800e9dc:	2b00      	cmp	r3, #0
 800e9de:	bfbb      	ittet	lt
 800e9e0:	425b      	neglt	r3, r3
 800e9e2:	f042 0202 	orrlt.w	r2, r2, #2
 800e9e6:	9307      	strge	r3, [sp, #28]
 800e9e8:	9307      	strlt	r3, [sp, #28]
 800e9ea:	bfb8      	it	lt
 800e9ec:	9204      	strlt	r2, [sp, #16]
 800e9ee:	7823      	ldrb	r3, [r4, #0]
 800e9f0:	2b2e      	cmp	r3, #46	; 0x2e
 800e9f2:	d10c      	bne.n	800ea0e <_vfiprintf_r+0x176>
 800e9f4:	7863      	ldrb	r3, [r4, #1]
 800e9f6:	2b2a      	cmp	r3, #42	; 0x2a
 800e9f8:	d135      	bne.n	800ea66 <_vfiprintf_r+0x1ce>
 800e9fa:	9b03      	ldr	r3, [sp, #12]
 800e9fc:	1d1a      	adds	r2, r3, #4
 800e9fe:	681b      	ldr	r3, [r3, #0]
 800ea00:	9203      	str	r2, [sp, #12]
 800ea02:	2b00      	cmp	r3, #0
 800ea04:	bfb8      	it	lt
 800ea06:	f04f 33ff 	movlt.w	r3, #4294967295
 800ea0a:	3402      	adds	r4, #2
 800ea0c:	9305      	str	r3, [sp, #20]
 800ea0e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800eaf4 <_vfiprintf_r+0x25c>
 800ea12:	7821      	ldrb	r1, [r4, #0]
 800ea14:	2203      	movs	r2, #3
 800ea16:	4650      	mov	r0, sl
 800ea18:	f7f1 fbf2 	bl	8000200 <memchr>
 800ea1c:	b140      	cbz	r0, 800ea30 <_vfiprintf_r+0x198>
 800ea1e:	2340      	movs	r3, #64	; 0x40
 800ea20:	eba0 000a 	sub.w	r0, r0, sl
 800ea24:	fa03 f000 	lsl.w	r0, r3, r0
 800ea28:	9b04      	ldr	r3, [sp, #16]
 800ea2a:	4303      	orrs	r3, r0
 800ea2c:	3401      	adds	r4, #1
 800ea2e:	9304      	str	r3, [sp, #16]
 800ea30:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ea34:	482c      	ldr	r0, [pc, #176]	; (800eae8 <_vfiprintf_r+0x250>)
 800ea36:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ea3a:	2206      	movs	r2, #6
 800ea3c:	f7f1 fbe0 	bl	8000200 <memchr>
 800ea40:	2800      	cmp	r0, #0
 800ea42:	d03f      	beq.n	800eac4 <_vfiprintf_r+0x22c>
 800ea44:	4b29      	ldr	r3, [pc, #164]	; (800eaec <_vfiprintf_r+0x254>)
 800ea46:	bb1b      	cbnz	r3, 800ea90 <_vfiprintf_r+0x1f8>
 800ea48:	9b03      	ldr	r3, [sp, #12]
 800ea4a:	3307      	adds	r3, #7
 800ea4c:	f023 0307 	bic.w	r3, r3, #7
 800ea50:	3308      	adds	r3, #8
 800ea52:	9303      	str	r3, [sp, #12]
 800ea54:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ea56:	443b      	add	r3, r7
 800ea58:	9309      	str	r3, [sp, #36]	; 0x24
 800ea5a:	e767      	b.n	800e92c <_vfiprintf_r+0x94>
 800ea5c:	fb0c 3202 	mla	r2, ip, r2, r3
 800ea60:	460c      	mov	r4, r1
 800ea62:	2001      	movs	r0, #1
 800ea64:	e7a5      	b.n	800e9b2 <_vfiprintf_r+0x11a>
 800ea66:	2300      	movs	r3, #0
 800ea68:	3401      	adds	r4, #1
 800ea6a:	9305      	str	r3, [sp, #20]
 800ea6c:	4619      	mov	r1, r3
 800ea6e:	f04f 0c0a 	mov.w	ip, #10
 800ea72:	4620      	mov	r0, r4
 800ea74:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ea78:	3a30      	subs	r2, #48	; 0x30
 800ea7a:	2a09      	cmp	r2, #9
 800ea7c:	d903      	bls.n	800ea86 <_vfiprintf_r+0x1ee>
 800ea7e:	2b00      	cmp	r3, #0
 800ea80:	d0c5      	beq.n	800ea0e <_vfiprintf_r+0x176>
 800ea82:	9105      	str	r1, [sp, #20]
 800ea84:	e7c3      	b.n	800ea0e <_vfiprintf_r+0x176>
 800ea86:	fb0c 2101 	mla	r1, ip, r1, r2
 800ea8a:	4604      	mov	r4, r0
 800ea8c:	2301      	movs	r3, #1
 800ea8e:	e7f0      	b.n	800ea72 <_vfiprintf_r+0x1da>
 800ea90:	ab03      	add	r3, sp, #12
 800ea92:	9300      	str	r3, [sp, #0]
 800ea94:	462a      	mov	r2, r5
 800ea96:	4b16      	ldr	r3, [pc, #88]	; (800eaf0 <_vfiprintf_r+0x258>)
 800ea98:	a904      	add	r1, sp, #16
 800ea9a:	4630      	mov	r0, r6
 800ea9c:	f7fd feb0 	bl	800c800 <_printf_float>
 800eaa0:	4607      	mov	r7, r0
 800eaa2:	1c78      	adds	r0, r7, #1
 800eaa4:	d1d6      	bne.n	800ea54 <_vfiprintf_r+0x1bc>
 800eaa6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800eaa8:	07d9      	lsls	r1, r3, #31
 800eaaa:	d405      	bmi.n	800eab8 <_vfiprintf_r+0x220>
 800eaac:	89ab      	ldrh	r3, [r5, #12]
 800eaae:	059a      	lsls	r2, r3, #22
 800eab0:	d402      	bmi.n	800eab8 <_vfiprintf_r+0x220>
 800eab2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800eab4:	f7ff fe6a 	bl	800e78c <__retarget_lock_release_recursive>
 800eab8:	89ab      	ldrh	r3, [r5, #12]
 800eaba:	065b      	lsls	r3, r3, #25
 800eabc:	f53f af12 	bmi.w	800e8e4 <_vfiprintf_r+0x4c>
 800eac0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800eac2:	e711      	b.n	800e8e8 <_vfiprintf_r+0x50>
 800eac4:	ab03      	add	r3, sp, #12
 800eac6:	9300      	str	r3, [sp, #0]
 800eac8:	462a      	mov	r2, r5
 800eaca:	4b09      	ldr	r3, [pc, #36]	; (800eaf0 <_vfiprintf_r+0x258>)
 800eacc:	a904      	add	r1, sp, #16
 800eace:	4630      	mov	r0, r6
 800ead0:	f7fe f93a 	bl	800cd48 <_printf_i>
 800ead4:	e7e4      	b.n	800eaa0 <_vfiprintf_r+0x208>
 800ead6:	bf00      	nop
 800ead8:	0800f8d4 	.word	0x0800f8d4
 800eadc:	0800f8f4 	.word	0x0800f8f4
 800eae0:	0800f8b4 	.word	0x0800f8b4
 800eae4:	0800f75c 	.word	0x0800f75c
 800eae8:	0800f766 	.word	0x0800f766
 800eaec:	0800c801 	.word	0x0800c801
 800eaf0:	0800e873 	.word	0x0800e873
 800eaf4:	0800f762 	.word	0x0800f762

0800eaf8 <__swbuf_r>:
 800eaf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800eafa:	460e      	mov	r6, r1
 800eafc:	4614      	mov	r4, r2
 800eafe:	4605      	mov	r5, r0
 800eb00:	b118      	cbz	r0, 800eb0a <__swbuf_r+0x12>
 800eb02:	6983      	ldr	r3, [r0, #24]
 800eb04:	b90b      	cbnz	r3, 800eb0a <__swbuf_r+0x12>
 800eb06:	f000 f9e7 	bl	800eed8 <__sinit>
 800eb0a:	4b21      	ldr	r3, [pc, #132]	; (800eb90 <__swbuf_r+0x98>)
 800eb0c:	429c      	cmp	r4, r3
 800eb0e:	d12b      	bne.n	800eb68 <__swbuf_r+0x70>
 800eb10:	686c      	ldr	r4, [r5, #4]
 800eb12:	69a3      	ldr	r3, [r4, #24]
 800eb14:	60a3      	str	r3, [r4, #8]
 800eb16:	89a3      	ldrh	r3, [r4, #12]
 800eb18:	071a      	lsls	r2, r3, #28
 800eb1a:	d52f      	bpl.n	800eb7c <__swbuf_r+0x84>
 800eb1c:	6923      	ldr	r3, [r4, #16]
 800eb1e:	b36b      	cbz	r3, 800eb7c <__swbuf_r+0x84>
 800eb20:	6923      	ldr	r3, [r4, #16]
 800eb22:	6820      	ldr	r0, [r4, #0]
 800eb24:	1ac0      	subs	r0, r0, r3
 800eb26:	6963      	ldr	r3, [r4, #20]
 800eb28:	b2f6      	uxtb	r6, r6
 800eb2a:	4283      	cmp	r3, r0
 800eb2c:	4637      	mov	r7, r6
 800eb2e:	dc04      	bgt.n	800eb3a <__swbuf_r+0x42>
 800eb30:	4621      	mov	r1, r4
 800eb32:	4628      	mov	r0, r5
 800eb34:	f000 f93c 	bl	800edb0 <_fflush_r>
 800eb38:	bb30      	cbnz	r0, 800eb88 <__swbuf_r+0x90>
 800eb3a:	68a3      	ldr	r3, [r4, #8]
 800eb3c:	3b01      	subs	r3, #1
 800eb3e:	60a3      	str	r3, [r4, #8]
 800eb40:	6823      	ldr	r3, [r4, #0]
 800eb42:	1c5a      	adds	r2, r3, #1
 800eb44:	6022      	str	r2, [r4, #0]
 800eb46:	701e      	strb	r6, [r3, #0]
 800eb48:	6963      	ldr	r3, [r4, #20]
 800eb4a:	3001      	adds	r0, #1
 800eb4c:	4283      	cmp	r3, r0
 800eb4e:	d004      	beq.n	800eb5a <__swbuf_r+0x62>
 800eb50:	89a3      	ldrh	r3, [r4, #12]
 800eb52:	07db      	lsls	r3, r3, #31
 800eb54:	d506      	bpl.n	800eb64 <__swbuf_r+0x6c>
 800eb56:	2e0a      	cmp	r6, #10
 800eb58:	d104      	bne.n	800eb64 <__swbuf_r+0x6c>
 800eb5a:	4621      	mov	r1, r4
 800eb5c:	4628      	mov	r0, r5
 800eb5e:	f000 f927 	bl	800edb0 <_fflush_r>
 800eb62:	b988      	cbnz	r0, 800eb88 <__swbuf_r+0x90>
 800eb64:	4638      	mov	r0, r7
 800eb66:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800eb68:	4b0a      	ldr	r3, [pc, #40]	; (800eb94 <__swbuf_r+0x9c>)
 800eb6a:	429c      	cmp	r4, r3
 800eb6c:	d101      	bne.n	800eb72 <__swbuf_r+0x7a>
 800eb6e:	68ac      	ldr	r4, [r5, #8]
 800eb70:	e7cf      	b.n	800eb12 <__swbuf_r+0x1a>
 800eb72:	4b09      	ldr	r3, [pc, #36]	; (800eb98 <__swbuf_r+0xa0>)
 800eb74:	429c      	cmp	r4, r3
 800eb76:	bf08      	it	eq
 800eb78:	68ec      	ldreq	r4, [r5, #12]
 800eb7a:	e7ca      	b.n	800eb12 <__swbuf_r+0x1a>
 800eb7c:	4621      	mov	r1, r4
 800eb7e:	4628      	mov	r0, r5
 800eb80:	f000 f81a 	bl	800ebb8 <__swsetup_r>
 800eb84:	2800      	cmp	r0, #0
 800eb86:	d0cb      	beq.n	800eb20 <__swbuf_r+0x28>
 800eb88:	f04f 37ff 	mov.w	r7, #4294967295
 800eb8c:	e7ea      	b.n	800eb64 <__swbuf_r+0x6c>
 800eb8e:	bf00      	nop
 800eb90:	0800f8d4 	.word	0x0800f8d4
 800eb94:	0800f8f4 	.word	0x0800f8f4
 800eb98:	0800f8b4 	.word	0x0800f8b4

0800eb9c <__ascii_wctomb>:
 800eb9c:	b149      	cbz	r1, 800ebb2 <__ascii_wctomb+0x16>
 800eb9e:	2aff      	cmp	r2, #255	; 0xff
 800eba0:	bf85      	ittet	hi
 800eba2:	238a      	movhi	r3, #138	; 0x8a
 800eba4:	6003      	strhi	r3, [r0, #0]
 800eba6:	700a      	strbls	r2, [r1, #0]
 800eba8:	f04f 30ff 	movhi.w	r0, #4294967295
 800ebac:	bf98      	it	ls
 800ebae:	2001      	movls	r0, #1
 800ebb0:	4770      	bx	lr
 800ebb2:	4608      	mov	r0, r1
 800ebb4:	4770      	bx	lr
	...

0800ebb8 <__swsetup_r>:
 800ebb8:	4b32      	ldr	r3, [pc, #200]	; (800ec84 <__swsetup_r+0xcc>)
 800ebba:	b570      	push	{r4, r5, r6, lr}
 800ebbc:	681d      	ldr	r5, [r3, #0]
 800ebbe:	4606      	mov	r6, r0
 800ebc0:	460c      	mov	r4, r1
 800ebc2:	b125      	cbz	r5, 800ebce <__swsetup_r+0x16>
 800ebc4:	69ab      	ldr	r3, [r5, #24]
 800ebc6:	b913      	cbnz	r3, 800ebce <__swsetup_r+0x16>
 800ebc8:	4628      	mov	r0, r5
 800ebca:	f000 f985 	bl	800eed8 <__sinit>
 800ebce:	4b2e      	ldr	r3, [pc, #184]	; (800ec88 <__swsetup_r+0xd0>)
 800ebd0:	429c      	cmp	r4, r3
 800ebd2:	d10f      	bne.n	800ebf4 <__swsetup_r+0x3c>
 800ebd4:	686c      	ldr	r4, [r5, #4]
 800ebd6:	89a3      	ldrh	r3, [r4, #12]
 800ebd8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ebdc:	0719      	lsls	r1, r3, #28
 800ebde:	d42c      	bmi.n	800ec3a <__swsetup_r+0x82>
 800ebe0:	06dd      	lsls	r5, r3, #27
 800ebe2:	d411      	bmi.n	800ec08 <__swsetup_r+0x50>
 800ebe4:	2309      	movs	r3, #9
 800ebe6:	6033      	str	r3, [r6, #0]
 800ebe8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800ebec:	81a3      	strh	r3, [r4, #12]
 800ebee:	f04f 30ff 	mov.w	r0, #4294967295
 800ebf2:	e03e      	b.n	800ec72 <__swsetup_r+0xba>
 800ebf4:	4b25      	ldr	r3, [pc, #148]	; (800ec8c <__swsetup_r+0xd4>)
 800ebf6:	429c      	cmp	r4, r3
 800ebf8:	d101      	bne.n	800ebfe <__swsetup_r+0x46>
 800ebfa:	68ac      	ldr	r4, [r5, #8]
 800ebfc:	e7eb      	b.n	800ebd6 <__swsetup_r+0x1e>
 800ebfe:	4b24      	ldr	r3, [pc, #144]	; (800ec90 <__swsetup_r+0xd8>)
 800ec00:	429c      	cmp	r4, r3
 800ec02:	bf08      	it	eq
 800ec04:	68ec      	ldreq	r4, [r5, #12]
 800ec06:	e7e6      	b.n	800ebd6 <__swsetup_r+0x1e>
 800ec08:	0758      	lsls	r0, r3, #29
 800ec0a:	d512      	bpl.n	800ec32 <__swsetup_r+0x7a>
 800ec0c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ec0e:	b141      	cbz	r1, 800ec22 <__swsetup_r+0x6a>
 800ec10:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ec14:	4299      	cmp	r1, r3
 800ec16:	d002      	beq.n	800ec1e <__swsetup_r+0x66>
 800ec18:	4630      	mov	r0, r6
 800ec1a:	f7fd fc71 	bl	800c500 <_free_r>
 800ec1e:	2300      	movs	r3, #0
 800ec20:	6363      	str	r3, [r4, #52]	; 0x34
 800ec22:	89a3      	ldrh	r3, [r4, #12]
 800ec24:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800ec28:	81a3      	strh	r3, [r4, #12]
 800ec2a:	2300      	movs	r3, #0
 800ec2c:	6063      	str	r3, [r4, #4]
 800ec2e:	6923      	ldr	r3, [r4, #16]
 800ec30:	6023      	str	r3, [r4, #0]
 800ec32:	89a3      	ldrh	r3, [r4, #12]
 800ec34:	f043 0308 	orr.w	r3, r3, #8
 800ec38:	81a3      	strh	r3, [r4, #12]
 800ec3a:	6923      	ldr	r3, [r4, #16]
 800ec3c:	b94b      	cbnz	r3, 800ec52 <__swsetup_r+0x9a>
 800ec3e:	89a3      	ldrh	r3, [r4, #12]
 800ec40:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800ec44:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ec48:	d003      	beq.n	800ec52 <__swsetup_r+0x9a>
 800ec4a:	4621      	mov	r1, r4
 800ec4c:	4630      	mov	r0, r6
 800ec4e:	f000 fa05 	bl	800f05c <__smakebuf_r>
 800ec52:	89a0      	ldrh	r0, [r4, #12]
 800ec54:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ec58:	f010 0301 	ands.w	r3, r0, #1
 800ec5c:	d00a      	beq.n	800ec74 <__swsetup_r+0xbc>
 800ec5e:	2300      	movs	r3, #0
 800ec60:	60a3      	str	r3, [r4, #8]
 800ec62:	6963      	ldr	r3, [r4, #20]
 800ec64:	425b      	negs	r3, r3
 800ec66:	61a3      	str	r3, [r4, #24]
 800ec68:	6923      	ldr	r3, [r4, #16]
 800ec6a:	b943      	cbnz	r3, 800ec7e <__swsetup_r+0xc6>
 800ec6c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800ec70:	d1ba      	bne.n	800ebe8 <__swsetup_r+0x30>
 800ec72:	bd70      	pop	{r4, r5, r6, pc}
 800ec74:	0781      	lsls	r1, r0, #30
 800ec76:	bf58      	it	pl
 800ec78:	6963      	ldrpl	r3, [r4, #20]
 800ec7a:	60a3      	str	r3, [r4, #8]
 800ec7c:	e7f4      	b.n	800ec68 <__swsetup_r+0xb0>
 800ec7e:	2000      	movs	r0, #0
 800ec80:	e7f7      	b.n	800ec72 <__swsetup_r+0xba>
 800ec82:	bf00      	nop
 800ec84:	2000001c 	.word	0x2000001c
 800ec88:	0800f8d4 	.word	0x0800f8d4
 800ec8c:	0800f8f4 	.word	0x0800f8f4
 800ec90:	0800f8b4 	.word	0x0800f8b4

0800ec94 <abort>:
 800ec94:	b508      	push	{r3, lr}
 800ec96:	2006      	movs	r0, #6
 800ec98:	f000 fa50 	bl	800f13c <raise>
 800ec9c:	2001      	movs	r0, #1
 800ec9e:	f000 fb5b 	bl	800f358 <_exit>
	...

0800eca4 <__sflush_r>:
 800eca4:	898a      	ldrh	r2, [r1, #12]
 800eca6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ecaa:	4605      	mov	r5, r0
 800ecac:	0710      	lsls	r0, r2, #28
 800ecae:	460c      	mov	r4, r1
 800ecb0:	d458      	bmi.n	800ed64 <__sflush_r+0xc0>
 800ecb2:	684b      	ldr	r3, [r1, #4]
 800ecb4:	2b00      	cmp	r3, #0
 800ecb6:	dc05      	bgt.n	800ecc4 <__sflush_r+0x20>
 800ecb8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800ecba:	2b00      	cmp	r3, #0
 800ecbc:	dc02      	bgt.n	800ecc4 <__sflush_r+0x20>
 800ecbe:	2000      	movs	r0, #0
 800ecc0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ecc4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ecc6:	2e00      	cmp	r6, #0
 800ecc8:	d0f9      	beq.n	800ecbe <__sflush_r+0x1a>
 800ecca:	2300      	movs	r3, #0
 800eccc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800ecd0:	682f      	ldr	r7, [r5, #0]
 800ecd2:	602b      	str	r3, [r5, #0]
 800ecd4:	d032      	beq.n	800ed3c <__sflush_r+0x98>
 800ecd6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800ecd8:	89a3      	ldrh	r3, [r4, #12]
 800ecda:	075a      	lsls	r2, r3, #29
 800ecdc:	d505      	bpl.n	800ecea <__sflush_r+0x46>
 800ecde:	6863      	ldr	r3, [r4, #4]
 800ece0:	1ac0      	subs	r0, r0, r3
 800ece2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800ece4:	b10b      	cbz	r3, 800ecea <__sflush_r+0x46>
 800ece6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800ece8:	1ac0      	subs	r0, r0, r3
 800ecea:	2300      	movs	r3, #0
 800ecec:	4602      	mov	r2, r0
 800ecee:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ecf0:	6a21      	ldr	r1, [r4, #32]
 800ecf2:	4628      	mov	r0, r5
 800ecf4:	47b0      	blx	r6
 800ecf6:	1c43      	adds	r3, r0, #1
 800ecf8:	89a3      	ldrh	r3, [r4, #12]
 800ecfa:	d106      	bne.n	800ed0a <__sflush_r+0x66>
 800ecfc:	6829      	ldr	r1, [r5, #0]
 800ecfe:	291d      	cmp	r1, #29
 800ed00:	d82c      	bhi.n	800ed5c <__sflush_r+0xb8>
 800ed02:	4a2a      	ldr	r2, [pc, #168]	; (800edac <__sflush_r+0x108>)
 800ed04:	40ca      	lsrs	r2, r1
 800ed06:	07d6      	lsls	r6, r2, #31
 800ed08:	d528      	bpl.n	800ed5c <__sflush_r+0xb8>
 800ed0a:	2200      	movs	r2, #0
 800ed0c:	6062      	str	r2, [r4, #4]
 800ed0e:	04d9      	lsls	r1, r3, #19
 800ed10:	6922      	ldr	r2, [r4, #16]
 800ed12:	6022      	str	r2, [r4, #0]
 800ed14:	d504      	bpl.n	800ed20 <__sflush_r+0x7c>
 800ed16:	1c42      	adds	r2, r0, #1
 800ed18:	d101      	bne.n	800ed1e <__sflush_r+0x7a>
 800ed1a:	682b      	ldr	r3, [r5, #0]
 800ed1c:	b903      	cbnz	r3, 800ed20 <__sflush_r+0x7c>
 800ed1e:	6560      	str	r0, [r4, #84]	; 0x54
 800ed20:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ed22:	602f      	str	r7, [r5, #0]
 800ed24:	2900      	cmp	r1, #0
 800ed26:	d0ca      	beq.n	800ecbe <__sflush_r+0x1a>
 800ed28:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ed2c:	4299      	cmp	r1, r3
 800ed2e:	d002      	beq.n	800ed36 <__sflush_r+0x92>
 800ed30:	4628      	mov	r0, r5
 800ed32:	f7fd fbe5 	bl	800c500 <_free_r>
 800ed36:	2000      	movs	r0, #0
 800ed38:	6360      	str	r0, [r4, #52]	; 0x34
 800ed3a:	e7c1      	b.n	800ecc0 <__sflush_r+0x1c>
 800ed3c:	6a21      	ldr	r1, [r4, #32]
 800ed3e:	2301      	movs	r3, #1
 800ed40:	4628      	mov	r0, r5
 800ed42:	47b0      	blx	r6
 800ed44:	1c41      	adds	r1, r0, #1
 800ed46:	d1c7      	bne.n	800ecd8 <__sflush_r+0x34>
 800ed48:	682b      	ldr	r3, [r5, #0]
 800ed4a:	2b00      	cmp	r3, #0
 800ed4c:	d0c4      	beq.n	800ecd8 <__sflush_r+0x34>
 800ed4e:	2b1d      	cmp	r3, #29
 800ed50:	d001      	beq.n	800ed56 <__sflush_r+0xb2>
 800ed52:	2b16      	cmp	r3, #22
 800ed54:	d101      	bne.n	800ed5a <__sflush_r+0xb6>
 800ed56:	602f      	str	r7, [r5, #0]
 800ed58:	e7b1      	b.n	800ecbe <__sflush_r+0x1a>
 800ed5a:	89a3      	ldrh	r3, [r4, #12]
 800ed5c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ed60:	81a3      	strh	r3, [r4, #12]
 800ed62:	e7ad      	b.n	800ecc0 <__sflush_r+0x1c>
 800ed64:	690f      	ldr	r7, [r1, #16]
 800ed66:	2f00      	cmp	r7, #0
 800ed68:	d0a9      	beq.n	800ecbe <__sflush_r+0x1a>
 800ed6a:	0793      	lsls	r3, r2, #30
 800ed6c:	680e      	ldr	r6, [r1, #0]
 800ed6e:	bf08      	it	eq
 800ed70:	694b      	ldreq	r3, [r1, #20]
 800ed72:	600f      	str	r7, [r1, #0]
 800ed74:	bf18      	it	ne
 800ed76:	2300      	movne	r3, #0
 800ed78:	eba6 0807 	sub.w	r8, r6, r7
 800ed7c:	608b      	str	r3, [r1, #8]
 800ed7e:	f1b8 0f00 	cmp.w	r8, #0
 800ed82:	dd9c      	ble.n	800ecbe <__sflush_r+0x1a>
 800ed84:	6a21      	ldr	r1, [r4, #32]
 800ed86:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800ed88:	4643      	mov	r3, r8
 800ed8a:	463a      	mov	r2, r7
 800ed8c:	4628      	mov	r0, r5
 800ed8e:	47b0      	blx	r6
 800ed90:	2800      	cmp	r0, #0
 800ed92:	dc06      	bgt.n	800eda2 <__sflush_r+0xfe>
 800ed94:	89a3      	ldrh	r3, [r4, #12]
 800ed96:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ed9a:	81a3      	strh	r3, [r4, #12]
 800ed9c:	f04f 30ff 	mov.w	r0, #4294967295
 800eda0:	e78e      	b.n	800ecc0 <__sflush_r+0x1c>
 800eda2:	4407      	add	r7, r0
 800eda4:	eba8 0800 	sub.w	r8, r8, r0
 800eda8:	e7e9      	b.n	800ed7e <__sflush_r+0xda>
 800edaa:	bf00      	nop
 800edac:	20400001 	.word	0x20400001

0800edb0 <_fflush_r>:
 800edb0:	b538      	push	{r3, r4, r5, lr}
 800edb2:	690b      	ldr	r3, [r1, #16]
 800edb4:	4605      	mov	r5, r0
 800edb6:	460c      	mov	r4, r1
 800edb8:	b913      	cbnz	r3, 800edc0 <_fflush_r+0x10>
 800edba:	2500      	movs	r5, #0
 800edbc:	4628      	mov	r0, r5
 800edbe:	bd38      	pop	{r3, r4, r5, pc}
 800edc0:	b118      	cbz	r0, 800edca <_fflush_r+0x1a>
 800edc2:	6983      	ldr	r3, [r0, #24]
 800edc4:	b90b      	cbnz	r3, 800edca <_fflush_r+0x1a>
 800edc6:	f000 f887 	bl	800eed8 <__sinit>
 800edca:	4b14      	ldr	r3, [pc, #80]	; (800ee1c <_fflush_r+0x6c>)
 800edcc:	429c      	cmp	r4, r3
 800edce:	d11b      	bne.n	800ee08 <_fflush_r+0x58>
 800edd0:	686c      	ldr	r4, [r5, #4]
 800edd2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800edd6:	2b00      	cmp	r3, #0
 800edd8:	d0ef      	beq.n	800edba <_fflush_r+0xa>
 800edda:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800eddc:	07d0      	lsls	r0, r2, #31
 800edde:	d404      	bmi.n	800edea <_fflush_r+0x3a>
 800ede0:	0599      	lsls	r1, r3, #22
 800ede2:	d402      	bmi.n	800edea <_fflush_r+0x3a>
 800ede4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ede6:	f7ff fcd0 	bl	800e78a <__retarget_lock_acquire_recursive>
 800edea:	4628      	mov	r0, r5
 800edec:	4621      	mov	r1, r4
 800edee:	f7ff ff59 	bl	800eca4 <__sflush_r>
 800edf2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800edf4:	07da      	lsls	r2, r3, #31
 800edf6:	4605      	mov	r5, r0
 800edf8:	d4e0      	bmi.n	800edbc <_fflush_r+0xc>
 800edfa:	89a3      	ldrh	r3, [r4, #12]
 800edfc:	059b      	lsls	r3, r3, #22
 800edfe:	d4dd      	bmi.n	800edbc <_fflush_r+0xc>
 800ee00:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ee02:	f7ff fcc3 	bl	800e78c <__retarget_lock_release_recursive>
 800ee06:	e7d9      	b.n	800edbc <_fflush_r+0xc>
 800ee08:	4b05      	ldr	r3, [pc, #20]	; (800ee20 <_fflush_r+0x70>)
 800ee0a:	429c      	cmp	r4, r3
 800ee0c:	d101      	bne.n	800ee12 <_fflush_r+0x62>
 800ee0e:	68ac      	ldr	r4, [r5, #8]
 800ee10:	e7df      	b.n	800edd2 <_fflush_r+0x22>
 800ee12:	4b04      	ldr	r3, [pc, #16]	; (800ee24 <_fflush_r+0x74>)
 800ee14:	429c      	cmp	r4, r3
 800ee16:	bf08      	it	eq
 800ee18:	68ec      	ldreq	r4, [r5, #12]
 800ee1a:	e7da      	b.n	800edd2 <_fflush_r+0x22>
 800ee1c:	0800f8d4 	.word	0x0800f8d4
 800ee20:	0800f8f4 	.word	0x0800f8f4
 800ee24:	0800f8b4 	.word	0x0800f8b4

0800ee28 <std>:
 800ee28:	2300      	movs	r3, #0
 800ee2a:	b510      	push	{r4, lr}
 800ee2c:	4604      	mov	r4, r0
 800ee2e:	e9c0 3300 	strd	r3, r3, [r0]
 800ee32:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ee36:	6083      	str	r3, [r0, #8]
 800ee38:	8181      	strh	r1, [r0, #12]
 800ee3a:	6643      	str	r3, [r0, #100]	; 0x64
 800ee3c:	81c2      	strh	r2, [r0, #14]
 800ee3e:	6183      	str	r3, [r0, #24]
 800ee40:	4619      	mov	r1, r3
 800ee42:	2208      	movs	r2, #8
 800ee44:	305c      	adds	r0, #92	; 0x5c
 800ee46:	f7fd fb53 	bl	800c4f0 <memset>
 800ee4a:	4b05      	ldr	r3, [pc, #20]	; (800ee60 <std+0x38>)
 800ee4c:	6263      	str	r3, [r4, #36]	; 0x24
 800ee4e:	4b05      	ldr	r3, [pc, #20]	; (800ee64 <std+0x3c>)
 800ee50:	62a3      	str	r3, [r4, #40]	; 0x28
 800ee52:	4b05      	ldr	r3, [pc, #20]	; (800ee68 <std+0x40>)
 800ee54:	62e3      	str	r3, [r4, #44]	; 0x2c
 800ee56:	4b05      	ldr	r3, [pc, #20]	; (800ee6c <std+0x44>)
 800ee58:	6224      	str	r4, [r4, #32]
 800ee5a:	6323      	str	r3, [r4, #48]	; 0x30
 800ee5c:	bd10      	pop	{r4, pc}
 800ee5e:	bf00      	nop
 800ee60:	0800f175 	.word	0x0800f175
 800ee64:	0800f197 	.word	0x0800f197
 800ee68:	0800f1cf 	.word	0x0800f1cf
 800ee6c:	0800f1f3 	.word	0x0800f1f3

0800ee70 <_cleanup_r>:
 800ee70:	4901      	ldr	r1, [pc, #4]	; (800ee78 <_cleanup_r+0x8>)
 800ee72:	f000 b8af 	b.w	800efd4 <_fwalk_reent>
 800ee76:	bf00      	nop
 800ee78:	0800edb1 	.word	0x0800edb1

0800ee7c <__sfmoreglue>:
 800ee7c:	b570      	push	{r4, r5, r6, lr}
 800ee7e:	2268      	movs	r2, #104	; 0x68
 800ee80:	1e4d      	subs	r5, r1, #1
 800ee82:	4355      	muls	r5, r2
 800ee84:	460e      	mov	r6, r1
 800ee86:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800ee8a:	f7fd fba5 	bl	800c5d8 <_malloc_r>
 800ee8e:	4604      	mov	r4, r0
 800ee90:	b140      	cbz	r0, 800eea4 <__sfmoreglue+0x28>
 800ee92:	2100      	movs	r1, #0
 800ee94:	e9c0 1600 	strd	r1, r6, [r0]
 800ee98:	300c      	adds	r0, #12
 800ee9a:	60a0      	str	r0, [r4, #8]
 800ee9c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800eea0:	f7fd fb26 	bl	800c4f0 <memset>
 800eea4:	4620      	mov	r0, r4
 800eea6:	bd70      	pop	{r4, r5, r6, pc}

0800eea8 <__sfp_lock_acquire>:
 800eea8:	4801      	ldr	r0, [pc, #4]	; (800eeb0 <__sfp_lock_acquire+0x8>)
 800eeaa:	f7ff bc6e 	b.w	800e78a <__retarget_lock_acquire_recursive>
 800eeae:	bf00      	nop
 800eeb0:	200081f9 	.word	0x200081f9

0800eeb4 <__sfp_lock_release>:
 800eeb4:	4801      	ldr	r0, [pc, #4]	; (800eebc <__sfp_lock_release+0x8>)
 800eeb6:	f7ff bc69 	b.w	800e78c <__retarget_lock_release_recursive>
 800eeba:	bf00      	nop
 800eebc:	200081f9 	.word	0x200081f9

0800eec0 <__sinit_lock_acquire>:
 800eec0:	4801      	ldr	r0, [pc, #4]	; (800eec8 <__sinit_lock_acquire+0x8>)
 800eec2:	f7ff bc62 	b.w	800e78a <__retarget_lock_acquire_recursive>
 800eec6:	bf00      	nop
 800eec8:	200081fa 	.word	0x200081fa

0800eecc <__sinit_lock_release>:
 800eecc:	4801      	ldr	r0, [pc, #4]	; (800eed4 <__sinit_lock_release+0x8>)
 800eece:	f7ff bc5d 	b.w	800e78c <__retarget_lock_release_recursive>
 800eed2:	bf00      	nop
 800eed4:	200081fa 	.word	0x200081fa

0800eed8 <__sinit>:
 800eed8:	b510      	push	{r4, lr}
 800eeda:	4604      	mov	r4, r0
 800eedc:	f7ff fff0 	bl	800eec0 <__sinit_lock_acquire>
 800eee0:	69a3      	ldr	r3, [r4, #24]
 800eee2:	b11b      	cbz	r3, 800eeec <__sinit+0x14>
 800eee4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800eee8:	f7ff bff0 	b.w	800eecc <__sinit_lock_release>
 800eeec:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800eef0:	6523      	str	r3, [r4, #80]	; 0x50
 800eef2:	4b13      	ldr	r3, [pc, #76]	; (800ef40 <__sinit+0x68>)
 800eef4:	4a13      	ldr	r2, [pc, #76]	; (800ef44 <__sinit+0x6c>)
 800eef6:	681b      	ldr	r3, [r3, #0]
 800eef8:	62a2      	str	r2, [r4, #40]	; 0x28
 800eefa:	42a3      	cmp	r3, r4
 800eefc:	bf04      	itt	eq
 800eefe:	2301      	moveq	r3, #1
 800ef00:	61a3      	streq	r3, [r4, #24]
 800ef02:	4620      	mov	r0, r4
 800ef04:	f000 f820 	bl	800ef48 <__sfp>
 800ef08:	6060      	str	r0, [r4, #4]
 800ef0a:	4620      	mov	r0, r4
 800ef0c:	f000 f81c 	bl	800ef48 <__sfp>
 800ef10:	60a0      	str	r0, [r4, #8]
 800ef12:	4620      	mov	r0, r4
 800ef14:	f000 f818 	bl	800ef48 <__sfp>
 800ef18:	2200      	movs	r2, #0
 800ef1a:	60e0      	str	r0, [r4, #12]
 800ef1c:	2104      	movs	r1, #4
 800ef1e:	6860      	ldr	r0, [r4, #4]
 800ef20:	f7ff ff82 	bl	800ee28 <std>
 800ef24:	68a0      	ldr	r0, [r4, #8]
 800ef26:	2201      	movs	r2, #1
 800ef28:	2109      	movs	r1, #9
 800ef2a:	f7ff ff7d 	bl	800ee28 <std>
 800ef2e:	68e0      	ldr	r0, [r4, #12]
 800ef30:	2202      	movs	r2, #2
 800ef32:	2112      	movs	r1, #18
 800ef34:	f7ff ff78 	bl	800ee28 <std>
 800ef38:	2301      	movs	r3, #1
 800ef3a:	61a3      	str	r3, [r4, #24]
 800ef3c:	e7d2      	b.n	800eee4 <__sinit+0xc>
 800ef3e:	bf00      	nop
 800ef40:	0800f538 	.word	0x0800f538
 800ef44:	0800ee71 	.word	0x0800ee71

0800ef48 <__sfp>:
 800ef48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ef4a:	4607      	mov	r7, r0
 800ef4c:	f7ff ffac 	bl	800eea8 <__sfp_lock_acquire>
 800ef50:	4b1e      	ldr	r3, [pc, #120]	; (800efcc <__sfp+0x84>)
 800ef52:	681e      	ldr	r6, [r3, #0]
 800ef54:	69b3      	ldr	r3, [r6, #24]
 800ef56:	b913      	cbnz	r3, 800ef5e <__sfp+0x16>
 800ef58:	4630      	mov	r0, r6
 800ef5a:	f7ff ffbd 	bl	800eed8 <__sinit>
 800ef5e:	3648      	adds	r6, #72	; 0x48
 800ef60:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800ef64:	3b01      	subs	r3, #1
 800ef66:	d503      	bpl.n	800ef70 <__sfp+0x28>
 800ef68:	6833      	ldr	r3, [r6, #0]
 800ef6a:	b30b      	cbz	r3, 800efb0 <__sfp+0x68>
 800ef6c:	6836      	ldr	r6, [r6, #0]
 800ef6e:	e7f7      	b.n	800ef60 <__sfp+0x18>
 800ef70:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800ef74:	b9d5      	cbnz	r5, 800efac <__sfp+0x64>
 800ef76:	4b16      	ldr	r3, [pc, #88]	; (800efd0 <__sfp+0x88>)
 800ef78:	60e3      	str	r3, [r4, #12]
 800ef7a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800ef7e:	6665      	str	r5, [r4, #100]	; 0x64
 800ef80:	f7ff fc02 	bl	800e788 <__retarget_lock_init_recursive>
 800ef84:	f7ff ff96 	bl	800eeb4 <__sfp_lock_release>
 800ef88:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800ef8c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800ef90:	6025      	str	r5, [r4, #0]
 800ef92:	61a5      	str	r5, [r4, #24]
 800ef94:	2208      	movs	r2, #8
 800ef96:	4629      	mov	r1, r5
 800ef98:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800ef9c:	f7fd faa8 	bl	800c4f0 <memset>
 800efa0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800efa4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800efa8:	4620      	mov	r0, r4
 800efaa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800efac:	3468      	adds	r4, #104	; 0x68
 800efae:	e7d9      	b.n	800ef64 <__sfp+0x1c>
 800efb0:	2104      	movs	r1, #4
 800efb2:	4638      	mov	r0, r7
 800efb4:	f7ff ff62 	bl	800ee7c <__sfmoreglue>
 800efb8:	4604      	mov	r4, r0
 800efba:	6030      	str	r0, [r6, #0]
 800efbc:	2800      	cmp	r0, #0
 800efbe:	d1d5      	bne.n	800ef6c <__sfp+0x24>
 800efc0:	f7ff ff78 	bl	800eeb4 <__sfp_lock_release>
 800efc4:	230c      	movs	r3, #12
 800efc6:	603b      	str	r3, [r7, #0]
 800efc8:	e7ee      	b.n	800efa8 <__sfp+0x60>
 800efca:	bf00      	nop
 800efcc:	0800f538 	.word	0x0800f538
 800efd0:	ffff0001 	.word	0xffff0001

0800efd4 <_fwalk_reent>:
 800efd4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800efd8:	4606      	mov	r6, r0
 800efda:	4688      	mov	r8, r1
 800efdc:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800efe0:	2700      	movs	r7, #0
 800efe2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800efe6:	f1b9 0901 	subs.w	r9, r9, #1
 800efea:	d505      	bpl.n	800eff8 <_fwalk_reent+0x24>
 800efec:	6824      	ldr	r4, [r4, #0]
 800efee:	2c00      	cmp	r4, #0
 800eff0:	d1f7      	bne.n	800efe2 <_fwalk_reent+0xe>
 800eff2:	4638      	mov	r0, r7
 800eff4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800eff8:	89ab      	ldrh	r3, [r5, #12]
 800effa:	2b01      	cmp	r3, #1
 800effc:	d907      	bls.n	800f00e <_fwalk_reent+0x3a>
 800effe:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800f002:	3301      	adds	r3, #1
 800f004:	d003      	beq.n	800f00e <_fwalk_reent+0x3a>
 800f006:	4629      	mov	r1, r5
 800f008:	4630      	mov	r0, r6
 800f00a:	47c0      	blx	r8
 800f00c:	4307      	orrs	r7, r0
 800f00e:	3568      	adds	r5, #104	; 0x68
 800f010:	e7e9      	b.n	800efe6 <_fwalk_reent+0x12>

0800f012 <__swhatbuf_r>:
 800f012:	b570      	push	{r4, r5, r6, lr}
 800f014:	460e      	mov	r6, r1
 800f016:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f01a:	2900      	cmp	r1, #0
 800f01c:	b096      	sub	sp, #88	; 0x58
 800f01e:	4614      	mov	r4, r2
 800f020:	461d      	mov	r5, r3
 800f022:	da08      	bge.n	800f036 <__swhatbuf_r+0x24>
 800f024:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800f028:	2200      	movs	r2, #0
 800f02a:	602a      	str	r2, [r5, #0]
 800f02c:	061a      	lsls	r2, r3, #24
 800f02e:	d410      	bmi.n	800f052 <__swhatbuf_r+0x40>
 800f030:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800f034:	e00e      	b.n	800f054 <__swhatbuf_r+0x42>
 800f036:	466a      	mov	r2, sp
 800f038:	f000 f902 	bl	800f240 <_fstat_r>
 800f03c:	2800      	cmp	r0, #0
 800f03e:	dbf1      	blt.n	800f024 <__swhatbuf_r+0x12>
 800f040:	9a01      	ldr	r2, [sp, #4]
 800f042:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800f046:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800f04a:	425a      	negs	r2, r3
 800f04c:	415a      	adcs	r2, r3
 800f04e:	602a      	str	r2, [r5, #0]
 800f050:	e7ee      	b.n	800f030 <__swhatbuf_r+0x1e>
 800f052:	2340      	movs	r3, #64	; 0x40
 800f054:	2000      	movs	r0, #0
 800f056:	6023      	str	r3, [r4, #0]
 800f058:	b016      	add	sp, #88	; 0x58
 800f05a:	bd70      	pop	{r4, r5, r6, pc}

0800f05c <__smakebuf_r>:
 800f05c:	898b      	ldrh	r3, [r1, #12]
 800f05e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800f060:	079d      	lsls	r5, r3, #30
 800f062:	4606      	mov	r6, r0
 800f064:	460c      	mov	r4, r1
 800f066:	d507      	bpl.n	800f078 <__smakebuf_r+0x1c>
 800f068:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800f06c:	6023      	str	r3, [r4, #0]
 800f06e:	6123      	str	r3, [r4, #16]
 800f070:	2301      	movs	r3, #1
 800f072:	6163      	str	r3, [r4, #20]
 800f074:	b002      	add	sp, #8
 800f076:	bd70      	pop	{r4, r5, r6, pc}
 800f078:	ab01      	add	r3, sp, #4
 800f07a:	466a      	mov	r2, sp
 800f07c:	f7ff ffc9 	bl	800f012 <__swhatbuf_r>
 800f080:	9900      	ldr	r1, [sp, #0]
 800f082:	4605      	mov	r5, r0
 800f084:	4630      	mov	r0, r6
 800f086:	f7fd faa7 	bl	800c5d8 <_malloc_r>
 800f08a:	b948      	cbnz	r0, 800f0a0 <__smakebuf_r+0x44>
 800f08c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f090:	059a      	lsls	r2, r3, #22
 800f092:	d4ef      	bmi.n	800f074 <__smakebuf_r+0x18>
 800f094:	f023 0303 	bic.w	r3, r3, #3
 800f098:	f043 0302 	orr.w	r3, r3, #2
 800f09c:	81a3      	strh	r3, [r4, #12]
 800f09e:	e7e3      	b.n	800f068 <__smakebuf_r+0xc>
 800f0a0:	4b0d      	ldr	r3, [pc, #52]	; (800f0d8 <__smakebuf_r+0x7c>)
 800f0a2:	62b3      	str	r3, [r6, #40]	; 0x28
 800f0a4:	89a3      	ldrh	r3, [r4, #12]
 800f0a6:	6020      	str	r0, [r4, #0]
 800f0a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f0ac:	81a3      	strh	r3, [r4, #12]
 800f0ae:	9b00      	ldr	r3, [sp, #0]
 800f0b0:	6163      	str	r3, [r4, #20]
 800f0b2:	9b01      	ldr	r3, [sp, #4]
 800f0b4:	6120      	str	r0, [r4, #16]
 800f0b6:	b15b      	cbz	r3, 800f0d0 <__smakebuf_r+0x74>
 800f0b8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f0bc:	4630      	mov	r0, r6
 800f0be:	f000 f8d1 	bl	800f264 <_isatty_r>
 800f0c2:	b128      	cbz	r0, 800f0d0 <__smakebuf_r+0x74>
 800f0c4:	89a3      	ldrh	r3, [r4, #12]
 800f0c6:	f023 0303 	bic.w	r3, r3, #3
 800f0ca:	f043 0301 	orr.w	r3, r3, #1
 800f0ce:	81a3      	strh	r3, [r4, #12]
 800f0d0:	89a0      	ldrh	r0, [r4, #12]
 800f0d2:	4305      	orrs	r5, r0
 800f0d4:	81a5      	strh	r5, [r4, #12]
 800f0d6:	e7cd      	b.n	800f074 <__smakebuf_r+0x18>
 800f0d8:	0800ee71 	.word	0x0800ee71

0800f0dc <_malloc_usable_size_r>:
 800f0dc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f0e0:	1f18      	subs	r0, r3, #4
 800f0e2:	2b00      	cmp	r3, #0
 800f0e4:	bfbc      	itt	lt
 800f0e6:	580b      	ldrlt	r3, [r1, r0]
 800f0e8:	18c0      	addlt	r0, r0, r3
 800f0ea:	4770      	bx	lr

0800f0ec <_raise_r>:
 800f0ec:	291f      	cmp	r1, #31
 800f0ee:	b538      	push	{r3, r4, r5, lr}
 800f0f0:	4604      	mov	r4, r0
 800f0f2:	460d      	mov	r5, r1
 800f0f4:	d904      	bls.n	800f100 <_raise_r+0x14>
 800f0f6:	2316      	movs	r3, #22
 800f0f8:	6003      	str	r3, [r0, #0]
 800f0fa:	f04f 30ff 	mov.w	r0, #4294967295
 800f0fe:	bd38      	pop	{r3, r4, r5, pc}
 800f100:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800f102:	b112      	cbz	r2, 800f10a <_raise_r+0x1e>
 800f104:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f108:	b94b      	cbnz	r3, 800f11e <_raise_r+0x32>
 800f10a:	4620      	mov	r0, r4
 800f10c:	f000 f830 	bl	800f170 <_getpid_r>
 800f110:	462a      	mov	r2, r5
 800f112:	4601      	mov	r1, r0
 800f114:	4620      	mov	r0, r4
 800f116:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f11a:	f000 b817 	b.w	800f14c <_kill_r>
 800f11e:	2b01      	cmp	r3, #1
 800f120:	d00a      	beq.n	800f138 <_raise_r+0x4c>
 800f122:	1c59      	adds	r1, r3, #1
 800f124:	d103      	bne.n	800f12e <_raise_r+0x42>
 800f126:	2316      	movs	r3, #22
 800f128:	6003      	str	r3, [r0, #0]
 800f12a:	2001      	movs	r0, #1
 800f12c:	e7e7      	b.n	800f0fe <_raise_r+0x12>
 800f12e:	2400      	movs	r4, #0
 800f130:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800f134:	4628      	mov	r0, r5
 800f136:	4798      	blx	r3
 800f138:	2000      	movs	r0, #0
 800f13a:	e7e0      	b.n	800f0fe <_raise_r+0x12>

0800f13c <raise>:
 800f13c:	4b02      	ldr	r3, [pc, #8]	; (800f148 <raise+0xc>)
 800f13e:	4601      	mov	r1, r0
 800f140:	6818      	ldr	r0, [r3, #0]
 800f142:	f7ff bfd3 	b.w	800f0ec <_raise_r>
 800f146:	bf00      	nop
 800f148:	2000001c 	.word	0x2000001c

0800f14c <_kill_r>:
 800f14c:	b538      	push	{r3, r4, r5, lr}
 800f14e:	4d07      	ldr	r5, [pc, #28]	; (800f16c <_kill_r+0x20>)
 800f150:	2300      	movs	r3, #0
 800f152:	4604      	mov	r4, r0
 800f154:	4608      	mov	r0, r1
 800f156:	4611      	mov	r1, r2
 800f158:	602b      	str	r3, [r5, #0]
 800f15a:	f000 f8d7 	bl	800f30c <_kill>
 800f15e:	1c43      	adds	r3, r0, #1
 800f160:	d102      	bne.n	800f168 <_kill_r+0x1c>
 800f162:	682b      	ldr	r3, [r5, #0]
 800f164:	b103      	cbz	r3, 800f168 <_kill_r+0x1c>
 800f166:	6023      	str	r3, [r4, #0]
 800f168:	bd38      	pop	{r3, r4, r5, pc}
 800f16a:	bf00      	nop
 800f16c:	200081f4 	.word	0x200081f4

0800f170 <_getpid_r>:
 800f170:	f000 b8bc 	b.w	800f2ec <_getpid>

0800f174 <__sread>:
 800f174:	b510      	push	{r4, lr}
 800f176:	460c      	mov	r4, r1
 800f178:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f17c:	f000 f894 	bl	800f2a8 <_read_r>
 800f180:	2800      	cmp	r0, #0
 800f182:	bfab      	itete	ge
 800f184:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800f186:	89a3      	ldrhlt	r3, [r4, #12]
 800f188:	181b      	addge	r3, r3, r0
 800f18a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800f18e:	bfac      	ite	ge
 800f190:	6563      	strge	r3, [r4, #84]	; 0x54
 800f192:	81a3      	strhlt	r3, [r4, #12]
 800f194:	bd10      	pop	{r4, pc}

0800f196 <__swrite>:
 800f196:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f19a:	461f      	mov	r7, r3
 800f19c:	898b      	ldrh	r3, [r1, #12]
 800f19e:	05db      	lsls	r3, r3, #23
 800f1a0:	4605      	mov	r5, r0
 800f1a2:	460c      	mov	r4, r1
 800f1a4:	4616      	mov	r6, r2
 800f1a6:	d505      	bpl.n	800f1b4 <__swrite+0x1e>
 800f1a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f1ac:	2302      	movs	r3, #2
 800f1ae:	2200      	movs	r2, #0
 800f1b0:	f000 f868 	bl	800f284 <_lseek_r>
 800f1b4:	89a3      	ldrh	r3, [r4, #12]
 800f1b6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f1ba:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800f1be:	81a3      	strh	r3, [r4, #12]
 800f1c0:	4632      	mov	r2, r6
 800f1c2:	463b      	mov	r3, r7
 800f1c4:	4628      	mov	r0, r5
 800f1c6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f1ca:	f000 b817 	b.w	800f1fc <_write_r>

0800f1ce <__sseek>:
 800f1ce:	b510      	push	{r4, lr}
 800f1d0:	460c      	mov	r4, r1
 800f1d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f1d6:	f000 f855 	bl	800f284 <_lseek_r>
 800f1da:	1c43      	adds	r3, r0, #1
 800f1dc:	89a3      	ldrh	r3, [r4, #12]
 800f1de:	bf15      	itete	ne
 800f1e0:	6560      	strne	r0, [r4, #84]	; 0x54
 800f1e2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800f1e6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800f1ea:	81a3      	strheq	r3, [r4, #12]
 800f1ec:	bf18      	it	ne
 800f1ee:	81a3      	strhne	r3, [r4, #12]
 800f1f0:	bd10      	pop	{r4, pc}

0800f1f2 <__sclose>:
 800f1f2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f1f6:	f000 b813 	b.w	800f220 <_close_r>
	...

0800f1fc <_write_r>:
 800f1fc:	b538      	push	{r3, r4, r5, lr}
 800f1fe:	4d07      	ldr	r5, [pc, #28]	; (800f21c <_write_r+0x20>)
 800f200:	4604      	mov	r4, r0
 800f202:	4608      	mov	r0, r1
 800f204:	4611      	mov	r1, r2
 800f206:	2200      	movs	r2, #0
 800f208:	602a      	str	r2, [r5, #0]
 800f20a:	461a      	mov	r2, r3
 800f20c:	f7f9 fab0 	bl	8008770 <_write>
 800f210:	1c43      	adds	r3, r0, #1
 800f212:	d102      	bne.n	800f21a <_write_r+0x1e>
 800f214:	682b      	ldr	r3, [r5, #0]
 800f216:	b103      	cbz	r3, 800f21a <_write_r+0x1e>
 800f218:	6023      	str	r3, [r4, #0]
 800f21a:	bd38      	pop	{r3, r4, r5, pc}
 800f21c:	200081f4 	.word	0x200081f4

0800f220 <_close_r>:
 800f220:	b538      	push	{r3, r4, r5, lr}
 800f222:	4d06      	ldr	r5, [pc, #24]	; (800f23c <_close_r+0x1c>)
 800f224:	2300      	movs	r3, #0
 800f226:	4604      	mov	r4, r0
 800f228:	4608      	mov	r0, r1
 800f22a:	602b      	str	r3, [r5, #0]
 800f22c:	f000 f84e 	bl	800f2cc <_close>
 800f230:	1c43      	adds	r3, r0, #1
 800f232:	d102      	bne.n	800f23a <_close_r+0x1a>
 800f234:	682b      	ldr	r3, [r5, #0]
 800f236:	b103      	cbz	r3, 800f23a <_close_r+0x1a>
 800f238:	6023      	str	r3, [r4, #0]
 800f23a:	bd38      	pop	{r3, r4, r5, pc}
 800f23c:	200081f4 	.word	0x200081f4

0800f240 <_fstat_r>:
 800f240:	b538      	push	{r3, r4, r5, lr}
 800f242:	4d07      	ldr	r5, [pc, #28]	; (800f260 <_fstat_r+0x20>)
 800f244:	2300      	movs	r3, #0
 800f246:	4604      	mov	r4, r0
 800f248:	4608      	mov	r0, r1
 800f24a:	4611      	mov	r1, r2
 800f24c:	602b      	str	r3, [r5, #0]
 800f24e:	f000 f845 	bl	800f2dc <_fstat>
 800f252:	1c43      	adds	r3, r0, #1
 800f254:	d102      	bne.n	800f25c <_fstat_r+0x1c>
 800f256:	682b      	ldr	r3, [r5, #0]
 800f258:	b103      	cbz	r3, 800f25c <_fstat_r+0x1c>
 800f25a:	6023      	str	r3, [r4, #0]
 800f25c:	bd38      	pop	{r3, r4, r5, pc}
 800f25e:	bf00      	nop
 800f260:	200081f4 	.word	0x200081f4

0800f264 <_isatty_r>:
 800f264:	b538      	push	{r3, r4, r5, lr}
 800f266:	4d06      	ldr	r5, [pc, #24]	; (800f280 <_isatty_r+0x1c>)
 800f268:	2300      	movs	r3, #0
 800f26a:	4604      	mov	r4, r0
 800f26c:	4608      	mov	r0, r1
 800f26e:	602b      	str	r3, [r5, #0]
 800f270:	f000 f844 	bl	800f2fc <_isatty>
 800f274:	1c43      	adds	r3, r0, #1
 800f276:	d102      	bne.n	800f27e <_isatty_r+0x1a>
 800f278:	682b      	ldr	r3, [r5, #0]
 800f27a:	b103      	cbz	r3, 800f27e <_isatty_r+0x1a>
 800f27c:	6023      	str	r3, [r4, #0]
 800f27e:	bd38      	pop	{r3, r4, r5, pc}
 800f280:	200081f4 	.word	0x200081f4

0800f284 <_lseek_r>:
 800f284:	b538      	push	{r3, r4, r5, lr}
 800f286:	4d07      	ldr	r5, [pc, #28]	; (800f2a4 <_lseek_r+0x20>)
 800f288:	4604      	mov	r4, r0
 800f28a:	4608      	mov	r0, r1
 800f28c:	4611      	mov	r1, r2
 800f28e:	2200      	movs	r2, #0
 800f290:	602a      	str	r2, [r5, #0]
 800f292:	461a      	mov	r2, r3
 800f294:	f000 f842 	bl	800f31c <_lseek>
 800f298:	1c43      	adds	r3, r0, #1
 800f29a:	d102      	bne.n	800f2a2 <_lseek_r+0x1e>
 800f29c:	682b      	ldr	r3, [r5, #0]
 800f29e:	b103      	cbz	r3, 800f2a2 <_lseek_r+0x1e>
 800f2a0:	6023      	str	r3, [r4, #0]
 800f2a2:	bd38      	pop	{r3, r4, r5, pc}
 800f2a4:	200081f4 	.word	0x200081f4

0800f2a8 <_read_r>:
 800f2a8:	b538      	push	{r3, r4, r5, lr}
 800f2aa:	4d07      	ldr	r5, [pc, #28]	; (800f2c8 <_read_r+0x20>)
 800f2ac:	4604      	mov	r4, r0
 800f2ae:	4608      	mov	r0, r1
 800f2b0:	4611      	mov	r1, r2
 800f2b2:	2200      	movs	r2, #0
 800f2b4:	602a      	str	r2, [r5, #0]
 800f2b6:	461a      	mov	r2, r3
 800f2b8:	f000 f838 	bl	800f32c <_read>
 800f2bc:	1c43      	adds	r3, r0, #1
 800f2be:	d102      	bne.n	800f2c6 <_read_r+0x1e>
 800f2c0:	682b      	ldr	r3, [r5, #0]
 800f2c2:	b103      	cbz	r3, 800f2c6 <_read_r+0x1e>
 800f2c4:	6023      	str	r3, [r4, #0]
 800f2c6:	bd38      	pop	{r3, r4, r5, pc}
 800f2c8:	200081f4 	.word	0x200081f4

0800f2cc <_close>:
 800f2cc:	4b02      	ldr	r3, [pc, #8]	; (800f2d8 <_close+0xc>)
 800f2ce:	2258      	movs	r2, #88	; 0x58
 800f2d0:	601a      	str	r2, [r3, #0]
 800f2d2:	f04f 30ff 	mov.w	r0, #4294967295
 800f2d6:	4770      	bx	lr
 800f2d8:	200081f4 	.word	0x200081f4

0800f2dc <_fstat>:
 800f2dc:	4b02      	ldr	r3, [pc, #8]	; (800f2e8 <_fstat+0xc>)
 800f2de:	2258      	movs	r2, #88	; 0x58
 800f2e0:	601a      	str	r2, [r3, #0]
 800f2e2:	f04f 30ff 	mov.w	r0, #4294967295
 800f2e6:	4770      	bx	lr
 800f2e8:	200081f4 	.word	0x200081f4

0800f2ec <_getpid>:
 800f2ec:	4b02      	ldr	r3, [pc, #8]	; (800f2f8 <_getpid+0xc>)
 800f2ee:	2258      	movs	r2, #88	; 0x58
 800f2f0:	601a      	str	r2, [r3, #0]
 800f2f2:	f04f 30ff 	mov.w	r0, #4294967295
 800f2f6:	4770      	bx	lr
 800f2f8:	200081f4 	.word	0x200081f4

0800f2fc <_isatty>:
 800f2fc:	4b02      	ldr	r3, [pc, #8]	; (800f308 <_isatty+0xc>)
 800f2fe:	2258      	movs	r2, #88	; 0x58
 800f300:	601a      	str	r2, [r3, #0]
 800f302:	2000      	movs	r0, #0
 800f304:	4770      	bx	lr
 800f306:	bf00      	nop
 800f308:	200081f4 	.word	0x200081f4

0800f30c <_kill>:
 800f30c:	4b02      	ldr	r3, [pc, #8]	; (800f318 <_kill+0xc>)
 800f30e:	2258      	movs	r2, #88	; 0x58
 800f310:	601a      	str	r2, [r3, #0]
 800f312:	f04f 30ff 	mov.w	r0, #4294967295
 800f316:	4770      	bx	lr
 800f318:	200081f4 	.word	0x200081f4

0800f31c <_lseek>:
 800f31c:	4b02      	ldr	r3, [pc, #8]	; (800f328 <_lseek+0xc>)
 800f31e:	2258      	movs	r2, #88	; 0x58
 800f320:	601a      	str	r2, [r3, #0]
 800f322:	f04f 30ff 	mov.w	r0, #4294967295
 800f326:	4770      	bx	lr
 800f328:	200081f4 	.word	0x200081f4

0800f32c <_read>:
 800f32c:	4b02      	ldr	r3, [pc, #8]	; (800f338 <_read+0xc>)
 800f32e:	2258      	movs	r2, #88	; 0x58
 800f330:	601a      	str	r2, [r3, #0]
 800f332:	f04f 30ff 	mov.w	r0, #4294967295
 800f336:	4770      	bx	lr
 800f338:	200081f4 	.word	0x200081f4

0800f33c <_sbrk>:
 800f33c:	4a04      	ldr	r2, [pc, #16]	; (800f350 <_sbrk+0x14>)
 800f33e:	6811      	ldr	r1, [r2, #0]
 800f340:	4603      	mov	r3, r0
 800f342:	b909      	cbnz	r1, 800f348 <_sbrk+0xc>
 800f344:	4903      	ldr	r1, [pc, #12]	; (800f354 <_sbrk+0x18>)
 800f346:	6011      	str	r1, [r2, #0]
 800f348:	6810      	ldr	r0, [r2, #0]
 800f34a:	4403      	add	r3, r0
 800f34c:	6013      	str	r3, [r2, #0]
 800f34e:	4770      	bx	lr
 800f350:	200081fc 	.word	0x200081fc
 800f354:	20008200 	.word	0x20008200

0800f358 <_exit>:
 800f358:	e7fe      	b.n	800f358 <_exit>
	...

0800f35c <_init>:
 800f35c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f35e:	bf00      	nop
 800f360:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f362:	bc08      	pop	{r3}
 800f364:	469e      	mov	lr, r3
 800f366:	4770      	bx	lr

0800f368 <_fini>:
 800f368:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f36a:	bf00      	nop
 800f36c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f36e:	bc08      	pop	{r3}
 800f370:	469e      	mov	lr, r3
 800f372:	4770      	bx	lr
