File: neorv32_cfs.vhd
Original file: /home/balevision/workspace/bleviet/fpga_lib/fpga_lib/tests/parser/hdl/../resources/vhdl/neorv32_core/neorv32_cfs.vhd

Entity: neorv32_cfs
Ports (9):
  - clk_i : PortDirection.IN std_ulogic
  - rstn_i : PortDirection.IN std_ulogic
  - bus_req_i : PortDirection.IN bus_req_t
  - bus_rsp_o : PortDirection.OUT bus_rsp_t
  - clkgen_en_o : PortDirection.OUT std_ulogic
  - clkgen_i : PortDirection.IN std_ulogic_vector(7 downto 0)
  - irq_o : PortDirection.OUT std_ulogic
  - cfs_in_i : PortDirection.IN std_ulogic_vector(CFS_IN_SIZE-1 downto 0)
  - cfs_out_o : PortDirection.OUT std_ulogic_vector(CFS_OUT_SIZE-1 downto 0)

Generated VHDL:
library ieee;
use ieee.std_logic_1164.all;

entity neorv32_cfs is
    generic (
        CFS_CONFIG : std_ulogic_vector(31 downto 0);
        CFS_IN_SIZE : natural;
        CFS_OUT_SIZE : natural
    );
    port (
        clk_i : in std_ulogic;
        rstn_i : in std_ulogic;
        bus_req_i : in bus_req_t;
        bus_rsp_o : out bus_rsp_t;
        clkgen_en_o : out std_ulogic;
        clkgen_i : in std_ulogic_vector(7 downto 0);
        irq_o : out std_ulogic;
        cfs_in_i : in std_ulogic_vector(CFS_IN_SIZE-1 downto 0);
        cfs_out_o : out std_ulogic_vector(CFS_OUT_SIZE-1 downto 0)
    );
end entity neorv32_cfs;
Validation: âœ… PASS
