

================================================================
== Vivado HLS Report for 'max'
================================================================
* Date:           Thu Apr  8 05:49:58 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Multiplexor
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.342 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1| 10.000 ns | 10.000 ns |    1|    1|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.34>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%din_7_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %din_7_read)" [Multiplexor/max.cpp:3]   --->   Operation 3 'read' 'din_7_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%din_6_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %din_6_read)" [Multiplexor/max.cpp:3]   --->   Operation 4 'read' 'din_6_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%din_5_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %din_5_read)" [Multiplexor/max.cpp:3]   --->   Operation 5 'read' 'din_5_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%din_4_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %din_4_read)" [Multiplexor/max.cpp:3]   --->   Operation 6 'read' 'din_4_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%din_3_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %din_3_read)" [Multiplexor/max.cpp:3]   --->   Operation 7 'read' 'din_3_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%din_2_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %din_2_read)" [Multiplexor/max.cpp:3]   --->   Operation 8 'read' 'din_2_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%din_1_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %din_1_read)" [Multiplexor/max.cpp:3]   --->   Operation 9 'read' 'din_1_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%din_0_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %din_0_read)" [Multiplexor/max.cpp:3]   --->   Operation 10 'read' 'din_0_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (2.47ns)   --->   "%icmp_ln8 = icmp sgt i32 %din_0_read_2, %din_1_read_2" [Multiplexor/max_tmpl.h:8->Multiplexor/max_tmpl.h:6->Multiplexor/max_tmpl.h:6->Multiplexor/max_tmpl.h:25->Multiplexor/max.cpp:6]   --->   Operation 11 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.69ns)   --->   "%m0 = select i1 %icmp_ln8, i32 %din_0_read_2, i32 %din_1_read_2" [Multiplexor/max_tmpl.h:8->Multiplexor/max_tmpl.h:6->Multiplexor/max_tmpl.h:6->Multiplexor/max_tmpl.h:25->Multiplexor/max.cpp:6]   --->   Operation 12 'select' 'm0' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (2.47ns)   --->   "%icmp_ln8_1 = icmp sgt i32 %din_2_read_2, %din_3_read_2" [Multiplexor/max_tmpl.h:8->Multiplexor/max_tmpl.h:7->Multiplexor/max_tmpl.h:6->Multiplexor/max_tmpl.h:25->Multiplexor/max.cpp:6]   --->   Operation 13 'icmp' 'icmp_ln8_1' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.69ns)   --->   "%m1 = select i1 %icmp_ln8_1, i32 %din_2_read_2, i32 %din_3_read_2" [Multiplexor/max_tmpl.h:8->Multiplexor/max_tmpl.h:7->Multiplexor/max_tmpl.h:6->Multiplexor/max_tmpl.h:25->Multiplexor/max.cpp:6]   --->   Operation 14 'select' 'm1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (2.47ns)   --->   "%icmp_ln8_2 = icmp sgt i32 %m0, %m1" [Multiplexor/max_tmpl.h:8->Multiplexor/max_tmpl.h:6->Multiplexor/max_tmpl.h:25->Multiplexor/max.cpp:6]   --->   Operation 15 'icmp' 'icmp_ln8_2' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.69ns)   --->   "%m0_1 = select i1 %icmp_ln8_2, i32 %m0, i32 %m1" [Multiplexor/max_tmpl.h:8->Multiplexor/max_tmpl.h:6->Multiplexor/max_tmpl.h:25->Multiplexor/max.cpp:6]   --->   Operation 16 'select' 'm0_1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (2.47ns)   --->   "%icmp_ln8_3 = icmp sgt i32 %din_4_read_2, %din_5_read_2" [Multiplexor/max_tmpl.h:8->Multiplexor/max_tmpl.h:6->Multiplexor/max_tmpl.h:7->Multiplexor/max_tmpl.h:25->Multiplexor/max.cpp:6]   --->   Operation 17 'icmp' 'icmp_ln8_3' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.69ns)   --->   "%m0_2 = select i1 %icmp_ln8_3, i32 %din_4_read_2, i32 %din_5_read_2" [Multiplexor/max_tmpl.h:8->Multiplexor/max_tmpl.h:6->Multiplexor/max_tmpl.h:7->Multiplexor/max_tmpl.h:25->Multiplexor/max.cpp:6]   --->   Operation 18 'select' 'm0_2' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (2.47ns)   --->   "%icmp_ln8_4 = icmp sgt i32 %din_6_read_2, %din_7_read_2" [Multiplexor/max_tmpl.h:8->Multiplexor/max_tmpl.h:7->Multiplexor/max_tmpl.h:7->Multiplexor/max_tmpl.h:25->Multiplexor/max.cpp:6]   --->   Operation 19 'icmp' 'icmp_ln8_4' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.69ns)   --->   "%m1_1 = select i1 %icmp_ln8_4, i32 %din_6_read_2, i32 %din_7_read_2" [Multiplexor/max_tmpl.h:8->Multiplexor/max_tmpl.h:7->Multiplexor/max_tmpl.h:7->Multiplexor/max_tmpl.h:25->Multiplexor/max.cpp:6]   --->   Operation 20 'select' 'm1_1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (2.47ns)   --->   "%icmp_ln8_5 = icmp sgt i32 %m0_2, %m1_1" [Multiplexor/max_tmpl.h:8->Multiplexor/max_tmpl.h:7->Multiplexor/max_tmpl.h:25->Multiplexor/max.cpp:6]   --->   Operation 21 'icmp' 'icmp_ln8_5' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.69ns)   --->   "%m1_2 = select i1 %icmp_ln8_5, i32 %m0_2, i32 %m1_1" [Multiplexor/max_tmpl.h:8->Multiplexor/max_tmpl.h:7->Multiplexor/max_tmpl.h:25->Multiplexor/max.cpp:6]   --->   Operation 22 'select' 'm1_2' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.17>
ST_2 : Operation 23 [1/1] (2.47ns)   --->   "%icmp_ln8_6 = icmp sgt i32 %m0_1, %m1_2" [Multiplexor/max_tmpl.h:8->Multiplexor/max_tmpl.h:25->Multiplexor/max.cpp:6]   --->   Operation 23 'icmp' 'icmp_ln8_6' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.69ns)   --->   "%select_ln8 = select i1 %icmp_ln8_6, i32 %m0_1, i32 %m1_2" [Multiplexor/max_tmpl.h:8->Multiplexor/max_tmpl.h:25->Multiplexor/max.cpp:6]   --->   Operation 24 'select' 'select_ln8' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "ret i32 %select_ln8" [Multiplexor/max.cpp:7]   --->   Operation 25 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 6.34ns
The critical path consists of the following:
	wire read on port 'din_7_read' (Multiplexor/max.cpp:3) [9]  (0 ns)
	'icmp' operation ('icmp_ln8_4', Multiplexor/max_tmpl.h:8->Multiplexor/max_tmpl.h:7->Multiplexor/max_tmpl.h:7->Multiplexor/max_tmpl.h:25->Multiplexor/max.cpp:6) [25]  (2.47 ns)
	'select' operation ('m1', Multiplexor/max_tmpl.h:8->Multiplexor/max_tmpl.h:7->Multiplexor/max_tmpl.h:7->Multiplexor/max_tmpl.h:25->Multiplexor/max.cpp:6) [26]  (0.698 ns)
	'icmp' operation ('icmp_ln8_5', Multiplexor/max_tmpl.h:8->Multiplexor/max_tmpl.h:7->Multiplexor/max_tmpl.h:25->Multiplexor/max.cpp:6) [27]  (2.47 ns)
	'select' operation ('m1', Multiplexor/max_tmpl.h:8->Multiplexor/max_tmpl.h:7->Multiplexor/max_tmpl.h:25->Multiplexor/max.cpp:6) [28]  (0.698 ns)

 <State 2>: 3.17ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln8_6', Multiplexor/max_tmpl.h:8->Multiplexor/max_tmpl.h:25->Multiplexor/max.cpp:6) [29]  (2.47 ns)
	'select' operation ('dout', Multiplexor/max_tmpl.h:8->Multiplexor/max_tmpl.h:25->Multiplexor/max.cpp:6) [30]  (0.698 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
