[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': "Give me information about the component of PCA9545APW production of NXP from the text: \n1. General description\nThe PCA9545A/45B/45C is a quad bidirectional translating switch controlled via the \nI2C-bus. The SCL/SDA upstream pair fans out to four downstream pairs, or channels. Any \nindividual SCx/SDx channel or combination of  channels can be selected, determined by \nthe contents of the programmable control register. Four interrupt inputs, INT0  to INT3 , one \nfor each of the downstream pairs, are provided. One interrupt output, INT , acts as an AND \nof the four interrupt inputs.\nAn active LOW reset input allows the PCA9545A/45B/45C to recover from a situation \nwhere one of the downstream I2C-buses is stuck in a LOW state. Pulling the RESET  pin \nLOW resets the I2C-bus state machine and causes all the channels to be deselected as \ndoes the internal power-on reset function.\nThe pass gates of the switches are constructed such that the V DD pin can be used to limit \nthe maximum high voltage which is passed by  the PCA9545A/45B/45C. This allows the \nuse of different bus voltages on each pair, so that 1.8 V or 2.5 V or 3.3 V parts can \ncommunicate with 5 V parts without any additi onal protection. External pull-up resistors \npull the bus up to the desired voltage level for each channel. All I/O pins are 5 V tolerant.\nThe PCA9545A, PCA9545B and PCA9545C are id entical except for the fixed portion of \nthe slave address.\n2. Features and benefits\n\uf06e1-of-4 bidirectional translating switches\n\uf06eI2C-bus interface logic; compatible with SMBus standards\n\uf06e4 active LOW interrupt inputs\n\uf06eActive LOW interrupt output\n\uf06eActive LOW reset input\n\uf06e2 address pins allowing up to 4 devices on the I2C-bus\n\uf06eAlternate address versions A, B and C allow up to a total of 12 devices on the bus for \nlarger systems or to resolve address conflicts\n\uf06eChannel selection via I2C-bus, in any combination\n\uf06ePower-up with all switch channels deselected\n\uf06eLow R on switches\n\uf06eAllows voltage level translation between 1.8 V, 2.5 V, 3.3 V and 5 V buses\n\uf06eNo glitch on power-up\n\uf06eSupports hot insertion\n\uf06eLow standby current\n\uf06eOperating power supply voltage range of 2.3 V to 5.5 VPCA9545A/45B/45C\n4-channel I2C-bus switch with interrupt logic and reset\nRev. 9 — 5 May 2014 Product data sheet\nPCA9545A_45B_45C All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All r ights reserved.\nProduct data sheet Rev. 9 — 5 May 2014 2 of 32NXP Semiconductors PCA9545A/45B/45C\n4-channel I2C-bus switch with interrupt logic and reset\n\uf06e5 V tolerant Inputs\n\uf06e0 Hz to 400 kHz clock frequency\n\uf06eESD protection exceeds 2000 V HBM per JESD22-A114 and 1000 V CDM per \nJESD22-C101\n\uf06eLatch-up protection exceeds 100 mA per JESD78\n\uf06eThree packages offered: SO20, TSSOP20, and HVQFN20\n3. Ordering information\n \n3.1 Ordering options\n Table 1. Ordering information\nType number Topside \nmarkingPackage\nName Description Version\nPCA9545ABS 9545A HVQFN20 plastic thermal enhanced very thin quad flat package; \nno leads; 20 terminals; body 5 \uf0b45\uf0b40.85 mmSOT662-1\nPCA9545AD PCA9545AD SO20 plastic small outline package; 20 leads; \nbody width 7.5 mmSOT163-1\nPCA9545APW PA9545A TSSOP20 plastic thin sh rink small outline package; 20 leads; \nbody width 4.4 mmSOT360-1\nPCA9545BPW PA9545B\nPCA9545CPW PA9545C\nTable 2. Ordering options\nType number Orderable \npart numberPackage Packing method Minimum order \nquantityTemperature range\nPCA9545ABS PCA9545ABS,118 HVQFN20 Reel 13” Q1/T1 \n*standard mark SMD6000 T amb=\uf02d40\uf0b0Ct o+ 8 5\uf0b0C\nPCA9545AD PCA9545AD,112 SO20 Standard marking \n* IC’s tube - DSC bulk pack1520 T amb=\uf02d40\uf0b0Ct o+ 8 5\uf0b0C\nPCA9545AD,118 SO20 Reel 13” Q1/T1 \n*standard mark SMD2000 T amb=\uf02d40\uf0b0Ct o+ 8 5\uf0b0C\nPCA9545APW PCA9545APW,112 TSSOP20 Standard marking \n* IC’s tube - DSC bulk pack1875 T amb=\uf02d40\uf0b0Ct o+ 8 5\uf0b0C\nPCA9545APW,118 TSSOP20 Reel 13” Q1/T1 \n*standard mark SMD2500 T amb=\uf02d40\uf0b0Ct o+ 8 5\uf0b0C\nPCA9545BPW PCA9545BPW,118 TSSOP20 Reel 13” Q1/T1 \n*standard mark SMD2500 T amb=\uf02d40\uf0b0Ct o+ 8 5\uf0b0C\nPCA9545CPW PCA9545CPW,118 TSSOP20 Reel 13” Q1/T1 \n*standard mark SMD2500 T amb=\uf02d40\uf0b0Ct o+ 8 5\uf0b0C\nPCA9545A_45B_45C All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All r ights reserved.\nProduct data sheet Rev. 9 — 5 May 2014 3 of 32NXP Semiconductors PCA9545A/45B/45C\n4-channel I2C-bus switch with interrupt logic and reset\n4. Block diagram\n \nFig 1. Block diagram of PCA9545A/45B/45CSWITCH CONTROL LOGICPCA9545A/PCA9545B/PCA9545C\nPOWER-ON\nRESET\n002aab168SC0\nSC1SC2SC3SD0SD1SD2SD3\nV\nSS\nVDD\nRESET\nI2C-BUS\nCONTROLINPUT\nFILTERSCL\nSDAA0\nA1\nINTERRUPT LOGICINT0\nto\nINT3INT\nPCA9545A_45B_45C All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All r ights reserved.\nProduct data sheet Rev. 9 — 5 May 2014 4 of 32NXP Semiconductors PCA9545A/45B/45C\n4-channel I2C-bus switch with interrupt logic and reset\n5. Pinning information\n5.1 Pinning\n \nFig 2. Pin configuration for SO20 Fig 3. Pin configuration for TSSOP20\nFig 4. Pin configuration for HVQFN20 (transparent top view)PCA9545ADA0 VDD\nA1 SDA\nRESET SCL\nINT0 INT\nSD0 SC3\nSC0 SD3\nINT1 INT3\nSD1 SC2\nSC1 SD2\nVSS INT2\n002aab1651\n2\n3\n4\n5\n6\n7\n8\n9\n1012\n1114\n1316\n1518\n1720\n19VDD\nSDA\nSCLINTSC3SD3INT3\nSC2\nSD2\nINT2A0\nA1\nRESET\nINT0\nSD0SC0\nINT1\nSD1SC1\nV\nSSPCA9545APW\nPCA9545BPWPCA9545CPW\n002aab1661\n2\n3\n4\n5\n6\n7\n8\n9\n1012\n1114\n1316\n1518\n1720\n19VDD\nSDA\nSCL\nINTSC3SD3INT3SC2A0A1\nRESET\nINT0\nSD0\nSC0\nINT1\nSD1SC1\nV\nSS 002aab167PCA9545ABS\nTransparent top view5 114 123 132 141 156\n7\n8\n9\n1020\n19\n18\n17\n16terminal 1\nindex area\nSD2INT2\nPCA9545A_45B_45C All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All r ights reserved.\nProduct data sheet Rev. 9 — 5 May 2014 5 of 32NXP Semiconductors PCA9545A/45B/45C\n4-channel I2C-bus switch with interrupt logic and reset\n5.2 Pin description\n \n[1] HVQFN20 package die supply ground is connected to both the V SS pin and the exposed center pad. The \nVSS pin must be connected to supply ground for proper device operation. For enhanced thermal, electrical, \nand board-level performance, the exposed pad must  be soldered to the board using a corresponding \nthermal pad on the board, and for proper heat conduction through the board thermal vias must be \nincorporated in the PCB in the thermal pad region.Table 3. Pin description\nSymbol Pin Description\nSO20, TSSOP20 HVQFN20\nA0 1 19 address input 0\nA1 2 20 address input 1RESET\n3 1 active LOW reset input\nINT0 4 2 active LOW interrupt input 0\nSD0 5 3 serial data 0\nSC0 6 4 serial clock 0\nINT1 7 5 active LOW interrupt input 1\nSD1 8 6 serial data 1\nSC1 9 7 serial clock 1\nVSS 10 8[1] supply ground\nINT2 11 9 active LOW interrupt input 2\nSD2 12 10 serial data 2\nSC2 13 11 serial clock 2\nINT3 14 12 active LOW interrupt input 3\nSD3 15 13 serial data 3\nSC3 16 14 serial clock 3\nINT 17 15 active LOW interrupt output\nSCL 18 16 serial clock line\nSDA 19 17 serial data line\nVDD 20 18 supply voltage\nPCA9545A_45B_45C All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All r ights reserved.\nProduct data sheet Rev. 9 — 5 May 2014 6 of 32NXP Semiconductors PCA9545A/45B/45C\n4-channel I2C-bus switch with interrupt logic and reset\n6. Functional description\nRefer to Figure 1 “ Block diagram of PCA9545A/45B/45C ”.\n6.1 Device address\nFollowing a START condition, the bus master must output the address of the slave it is \naccessing. The address of the PCA9545A is shown in Figure 5 . To conserve power, no \ninternal pull-up resistors are incorporated on the hardware selectable address pins and \nthey must be pulled HIGH or LOW.\n \nThe last bit of the slave ad dress defines the operation to be performed. When set to \nlogic 1, a read is selected while a logic 0 selects a write operation.\nThe PCA9545BPW and PCA9545CPW are alternate address versions if needed for larger \nsystems or to resolve conflicts. The data sheet references the PCA9545A, but the PCA9545B and PCA9545C function iden tically except for the slave address.\n Fig 5. Slave address PCA9545A\nFig 6. Slave address PCA9545B Fig 7. Slave address PCA9545C002aab1691 1 1 0 0 A1 A0R/W\nfixed hardware\nselectable\n002aab8351 1 0 1 0 A1 A0R/W\nfixed hardware\nselectable\n002aab8361 0 1 1 0 A1 A0R/W\nfixed hardware\nselectable\nPCA9545A_45B_45C All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All r ights reserved.\nProduct data sheet Rev. 9 — 5 May 2014 7 of 32NXP Semiconductors PCA9545A/45B/45C\n4-channel I2C-bus switch with interrupt logic and reset\n6.2 Control register\nFollowing the successful acknowledgement of the slave address, the bus master sends a \nbyte to the PCA9545A/45B/45C, which is stored  in the control register. If multiple bytes \nare received by the PCA9545A/45B/45C, it save s the last byte received. This register can \nbe written and read via the I2C-bus.\n \n6.2.1 Control register definition\nOne or several SCx/SDx downstream pair, or channel, is selected by the contents of the control register. This register is written after the PCA9545A/45B/45C has been addressed. The 4 LSBs of the control byte are used to determine which channe l is to be selected. \nWhen a channel is selected, the channel will become active after a STOP condition has \nbeen placed on the I\n2C-bus. This ensures that all SCx/SDx lines are in a HIGH state when \nthe channel is made active, so that no false conditions are generated at the time of \nconnection.\n \nRemark: Several channels can be enabled at the same time. Example: B3 = 0, B2 = 1, \nB1 = 1, B0 = 0, means that channel 0 and channel 3 are disabled and channel 1 and \nchannel 2 are enabled. Care should be taken not to exceed the maximum bus capacity.Fig 8. Control register002aab170INT\n3INT\n2INT\n1INT\n0B3 B2 B1 B0channel selection bits\n(read/write)\n76543210interrupt bits(read only)\nchannel 0\nchannel 1channel 2channel 3INT0INT1INT2INT3\nTable 4. Control register: write (chann el selection); read (channel status)\nINT3 INT2 INT1 INT0 B3 B2 B1 B0 Command\nXXXXXXX0 channel 0 disabled\n1 channel 0 enabled\nXXXXXX0\nXchannel 1 disabled\n1 channel 1 enabled\nXXXXX0\nXXchannel 2 disabled\n1 channel 2 enabled\nXXXX0\nXXXchannel 3 disabled\n1 channel 3 enabled\n0 0 0 0 0 0 0 0 no channel selected; \npower-up/reset default state\nPCA9545A_45B_45C All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All r ights reserved.\nProduct data sheet Rev. 9 — 5 May 2014 8 of 32NXP Semiconductors PCA9545A/45B/45C\n4-channel I2C-bus switch with interrupt logic and reset\n6.2.2 Interrupt handling\nThe PCA9545A/45B/45C provides 4 interrupt inputs, one for each channel, and one \nopen-drain interrupt output. When an interrupt is generated by any device, it is detected \nby the PCA9545A/45B/45C and the interrupt output is driven  LOW. The channel does not \nneed to be active for detecti on of the interrupt. A bit is also set in the control register.\nBit 4 through bit 7 of the control register corresponds to channel 0 through channel 3 of the PCA9545A/45B/45C, respectively. Therefor e, if an interrupt is generated by any \ndevice connected to channel 1, the state of the interrupt inputs is loaded into the control \nregister when a read is accomplished. Likewise, an interrupt on any device connected to \nchannel 0 would cause bit 4 of the control register to be set on the read. The master can \nthen address the PCA9545A/45B/45C and read  the contents of the control register to \ndetermine which channel contains the device generating the interrupt. The master can \nthen reconfigure the PCA9545A/45B/45C to select this channel, and locate the device \ngenerating the interrupt and clear it.\nIt should be noted that more than one device can provide an interrupt on a channel, so it is \nup to the master to ensure th at all devices on a channel are interrogated for an interrupt.\nIf the interrupt function is not required, the interrupt inputs may be used as general-purpose inputs.\nIf unused, interrupt inputs must be connected to V\nDD through a pull-up resistor.\n \nRemark: Several interrupts can be active at th e same time. Example: INT3 = 0, INT2 = 1, \nINT1 = 1, INT0 = 0, means that there is no interrupt on channel 0 and channel 3, and \nthere is interrupt on channel 1 and channel 2.\n6.3 RESET  input\nThe RESET  input is an active LOW signal which may be used to recover from a bus fault \ncondition. By asserting this signal LOW for a minimum of t w(rst)L , the PCA9545A/45B/45C \nresets its registers and I2C-bus state machine and deselects all channels. The RESET  \ninput must be connected to V DD through a pull-up resistor.Table 5. Control register: Read — interrupt\nINT3 INT2 INT1 INT0 B3 B2 B1 B0 Command\nXXX0\nXXXXno interrupt on channel 0\n1 interrupt on channel 0\nXX0\nXXXXXno interrupt on channel 1\n1 interrupt on channel 1\nX0\nXXXXXXno interrupt on channel 2\n1 interrupt on channel 2\n0\nXXXXXXXno interrupt on channel 3\n1 interrupt on channel 3\nPCA9545A_45B_45C All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All r ights reserved.\nProduct data sheet Rev. 9 — 5 May 2014 9 of 32NXP Semiconductors PCA9545A/45B/45C\n4-channel I2C-bus switch with interrupt logic and reset\n6.4 Power-on reset\nWhen power is applied to V DD, an internal Power-On Reset (POR) holds the \nPCA9545A/45B/45C in a reset condition until V DD has reached V POR. At this point, the \nreset condition is released and the PCA9545A/45B/45C registers and I2C-bus state \nmachine are initialized to their default states  (all zeroes) causing all the channels to be \ndeselected. Thereafter, V DD must be lowered belo w 0.2 V for at least 5 \uf06ds in order to reset \nthe device.\n6.5 Voltage translation\nThe pass gate transistors of the PCA9545A/45B/45C are constructed such that the V DD \nvoltage can be used to limit the maximum voltage that is passed from one I2C-bus to \nanother.\n \nFigure 9  shows the voltage characteri stics of the pass gate trans istors (note that the graph \nwas generated using the data specified in Section 11 “ Static characteristics ” of this data \nsheet). In order for the PCA9545A/45B/45C to act as a voltage translator, the V o(sw) \nvoltage should be equal to, or lower than the lowest bus voltage. For example, if the main \nbus was running at 5 V, and the downstream buses were 3.3 V and 2.7 V, then V o(sw) \nshould be equal to or below 2.7 V to clamp the downstream bus voltages effectively. \nLooking at Figure 9 , we see that V o(sw)(max)  is at 2.7 V when the PCA9545A/45B/45C \nsupply voltage is 3.5 V or lower, so the PCA9545A/45B/45C supply voltage could be set to \n3.3 V. Pull-up resistors can then be used to bring the bus voltages to their appropriate \nlevels (see Figure 16 ).\nMore Information can be fo und in Application Note AN262: PCA954X family of I2C/SMBus \nmultiplexers and switches .(1) maximum\n(2) typical\n(3) minimum\nFig 9. Pass gate voltage versus supply voltageVDD (V)2.0 5.5 4.5 3.0 4.0002aaa964\n3.0\n2.04.05.0\nVo(sw)\n(V)\n1.0\n3.5 5.0 2.5(1)\n(2)\n(3)\nPCA9545A_45B_45C All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All r ights reserved.\nProduct data sheet Rev. 9 — 5 May 2014 10 of 32NXP Semiconductors PCA9545A/45B/45C\n4-channel I2C-bus switch with interrupt logic and reset\n7. Characteristics of the I2C-bus\nThe I2C-bus is for 2-way, 2-line communication between different ICs or modules. The two \nlines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be \nconnected to a positive supply via a pull-up re sistor when connected to the output stages \nof a device. Data transfer may be initiated only when the bus is not busy.\n7.1 Bit transfer\nOne data bit is transferred during each clock pulse. The data on the SDA line must remain \nstable during the HIGH period of the clock puls e, as changes in the data line at this time \nare interpreted as control signals (see Figure 10 ).\n \n7.2 START and STOP conditions\nBoth data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW \ntransition of the data line, while  the clock is HIGH is defined  as the START condition (S). \nA LOW-to-HIGH transition of the data line wh ile the clock is HIGH is defined as the \nSTOP condition (P) (see Figure 11 ).\n Fig 10. Bit transferPED\x19\x13\x1aGDWD\x03OLQH\x03\nVWDEOH\x1e\x03\nGDWD\x03YDOLGFKDQJH\x03\nRI\x03GDWD\x03\nDOORZHG6'$\n6&/\nFig 11. Definition of START and STOP conditionsPED\x19\x13\x1b\x036'$\n6&/\n3\n6723\x03FRQGLWLRQ6\n67$57\x03FRQGLWLRQ\nPCA9545A_45B_45C All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All r ights reserved.\nProduct data sheet Rev. 9 — 5 May 2014 11 of 32NXP Semiconductors PCA9545A/45B/45C\n4-channel I2C-bus switch with interrupt logic and reset\n7.3 System configuration\nA device generating a message is a ‘transmitter ’, a device receiving is the ‘receiver’. The \ndevice that controls the message is the ‘master’ and the devices which are controlled by \nthe master are the ‘slaves’ (see Figure 12 ).\n \n7.4 Acknowledge\nThe number of data bytes transferred betwe en the START and the STOP conditions from \ntransmitter to receiver is not  limited. Each byte of 8 bits is followed by one acknowledge \nbit. The acknowledge bit is a HIGH level put  on the bus by the tr ansmitter, whereas the \nmaster generates an extra acknowledge related clock pulse.\nA slave receiver which is addressed must gen erate an acknowledge af ter the reception of \neach byte. Also a master must generate an acknowledge after the reception of each byte \nthat has been clocked out of the slave transm itter. The device that acknowledges has to \npull down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse; set-up and hold times must be taken into account.\nA master receiver must signal an end of da ta to the transmitter by not generating an \nacknowledge on the last byte that has been cloc ked out of the slave. In this event, the \ntransmitter must leave the data line HIGH to enable the master to generate a STOP \ncondition.\n Fig 12. System configuration\x13\x13\x15DDD\x1c\x19\x190$67(5\x03\n75$160,77(5\x12\x03\n5(&(,9(56/$9(\x03\n5(&(,9(56/$9(\x03\n75$160,77(5\x12\x03\n5(&(,9(50$67(5\x03\n75$160,77(50$67(5\x03\n75$160,77(5\x12\x03\n5(&(,9(56'$\n6&/\n,\x15&\x10%86\x03\n08/7,3/(;(5\n6/$9(\nFig 13. Acknowledgement on the I2C-bus\x13\x13\x15DDD\x1c\x1b\x1a6\n67$57\x03\nFRQGLWLRQ\x1c \x1b \x15 \x14\nFORFN\x03SXOVH\x03IRU\x03\nDFNQRZOHGJHPHQWQRW\x03DFNQRZOHGJH\x03\nDFNQRZOHGJHGDWD\x03RXWSXW\x03\nE\\\x03WUDQVPLWWHU\nGDWD\x03RXWSXW\x03\nE\\\x03UHFHLYHU\n6&/\x03IURP\x03PDVWHU\nPCA9545A_45B_45C All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All r ights reserved.\nProduct data sheet Rev. 9 — 5 May 2014 12 of 32NXP Semiconductors PCA9545A/45B/45C\n4-channel I2C-bus switch with interrupt logic and reset\n7.5 Bus transactions\nData is transmitted to the PCA9545A/45B/45C control register using the Write mode as \nshown in Figure 14 .\n \nData is read from PCA9545A/45B/45C using the Read mode as shown in Figure 15 .\n Fig 14. Write control register\nFig 15. Read control register002aab172XXXX B 3 B 2 B 1 B 0 1 1 0 0 A1 A0 0 A S 1 A Pslave address\nSTART condition R/W acknowledge\nfrom slaveacknowledge\nfrom slavecontrol register\nSDA\nSTOP condition\n002aab173INT3 INT2 INT1 INT0 B3 B2 B1 B0 1 1 0 0 A1 A0 1 A S 1 NA Pslave address\nSTART condition R/W acknowledge\nfrom slaveno acknowledge\nfrom mastercontrol register\nSDA\nSTOP conditionlast byte\nPCA9545A_45B_45C All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All r ights reserved.\nProduct data sheet Rev. 9 — 5 May 2014 13 of 32NXP Semiconductors PCA9545A/45B/45C\n4-channel I2C-bus switch with interrupt logic and reset\n8. Application design-in information\n \n(1) If the device generating the interrupt has an open-drain output structure or can be 3-stated, a \npull-up resistor is required.\nIf the device generating the interrupt has a totem-pole output structure and cannot be 3-stated, a \npull-up resistor is not required.\nThe interrupt inputs should not be left floating.\nFig 16. Typical applicationPCA9545ASD0\nSC0\nA1\nA0\nVSSSDA\nSCL\nRESETVDD = 3.3 V VDD = 2.7 V to 5.5 V\nI2C-bus/SMBus master\n002aab171SDA\nSCLchannel 0V = 2.7 V to 5.5 V\nINT INT0see note (1)\nSD1SC1channel 1V = 2.7 V to 5.5 V\nINT1see note (1)\nSD2SC2channel 2V = 2.7 V to 5.5 V\nINT2see note (1)\nSD3\nSC3channel 3V = 2.7 V to 5.5 V\nINT3see note (1)\nPCA9545A_45B_45C All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All r ights reserved.\nProduct data sheet Rev. 9 — 5 May 2014 14 of 32NXP Semiconductors PCA9545A/45B/45C\n4-channel I2C-bus switch with interrupt logic and reset\n9. Limiting values\n \n[1] The performance capability of a high-performance in tegrated circuit in conjunction with its thermal \nenvironment can create junction temperatures which ar e detrimental to reliabili ty. The maximum junction \ntemperature of this integrated  circuit should not exceed 125 \uf0b0C.\n10. Thermal characteristics\n Table 6. Limiting values\nIn accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to \nVSS (ground = 0 V).\nSymbol Parameter Conditions Min Max Unit\nVDD supply voltage \uf02d0.5 +7.0 V\nVI input voltage \uf02d0.5 +7.0 V\nII input current - \uf0b120 mA\nIO output current - \uf0b125 mA\nIDD supply current - \uf0b1100 mA\nISS ground supply current - \uf0b1100 mA\nPtot total power dissipation - 400 mW\nTj(max) maximum junction temperature[1]- 125 \uf0b0C\nTstg storage temperature \uf02d60 +150 \uf0b0C\nTamb ambient temperature operating \uf02d40 +85 \uf0b0C\nTable 7. Thermal characteristics\nSymbol Parameter Conditions Typ Unit\nRth(j-a) thermal resistance from junction to ambientHVQFN20 package 32 \uf0b0C/W\nSO20 package 90 \uf0b0C/W\nTSSOP20 package 146 \uf0b0C/W\nPCA9545A_45B_45C All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All r ights reserved.\nProduct data sheet Rev. 9 — 5 May 2014 15 of 32NXP Semiconductors PCA9545A/45B/45C\n4-channel I2C-bus switch with interrupt logic and reset\n11. Static characteristics\n \n[1] For operation between published voltage ranges, refer to the worst-case parameter in both ranges.\n[2] V DD must be lowered to 0.2 V for at least 5 \uf06ds in order to reset part.Table 8. Static characteristics at V DD=2 . 3V  t o  3 . 6V\nVSS = 0 V; T amb = \uf02d40\uf0b0C to +85 \uf0b0C; unless otherwise specified. See Table 9 on page 16  for V DD = 4.5 V to 5.5 V[1].\nSymbol Parameter Conditions Min Typ Max Unit\nSupply\nVDD supply voltage 2.3 - 3.6 V\nIDD supply current Operating mode; V DD= 3.6 V; no load; \nVI=VDD or V SS; fSCL= 100 kHz-1 0 3 0 \uf06dA\nIstb standby current Standby mode; V DD= 3.6 V; no load; \nVI=VDDor V SS-0 . 1 1 \uf06dA\nVPOR power-on reset voltage no load; V I=VDDor V SS[2]-1 . 6 2 . 1 V\nInput SCL; input/output SDAV\nIL LOW-level input voltage \uf02d0.5 - +0.3V DD V\nVIH HIGH-level input voltage 0.7V DD -6 V\nIOL LOW-level output current V OL=0 . 4V 3 7 - m A\nVOL=0 . 6V 6 1 0 - m A\nIL leakage current VI=VDDor V SS \uf02d1- + 1 \uf06dA\nCi input capacitance V I=VSS -1 0 1 3 p F\nSelect inputs A0, A1, INT0 to INT3 , RESET\nVIL LOW-level input voltage \uf02d0.5 - +0.3V DD V\nVIH HIGH-level input voltage 0.7V DD -6 V\nILI input leakage current pin at V DD or V SS \uf02d1- + 1 \uf06dA\nCi input capacitance V I=VSS -1 . 6 3 p F\nPass gateR\non ON-state resistance V DD=3 . 6V ;  V O=0 . 4V ;  I O=1 5m A 5 1 1 3 0 \uf057\nVDD= 2.3 V to 2.7 V; V O=0 . 4V ;  \nIO=1 0m A71 6 5 5 \uf057\nVo(sw) switch output voltage V i(sw)=VDD=3 . 3V ;  I o(sw) =\uf02d100\uf06dA- 1 . 9 - V\nVi(sw)=VDD= 3.0 V to 3.6 V; \nIo(sw) =\uf02d100\uf06dA1.6 - 2.8 V\nVi(sw)=VDD=2 . 5V ;  I o(sw) =\uf02d100\uf06dA- 1 . 5 - V\nVi(sw)=VDD= 2.3 V to 2.7 V; \nIo(sw) =\uf02d100\uf06dA1.1 - 2.0 V\nIL leakage current VI=VDDor V SS \uf02d1- + 1 \uf06dA\nCio input/output capacitance V I=VSS -3 5 p F\nINT output\nIOL LOW-level output current V OL=0 . 4V 3 - - m A\nIOH HIGH-level output current - - +10 \uf06dA\nPCA9545A_45B_45C All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All r ights reserved.\nProduct data sheet Rev. 9 — 5 May 2014 16 of 32NXP Semiconductors PCA9545A/45B/45C\n4-channel I2C-bus switch with interrupt logic and reset\n \n[1] For operation between published voltage ranges, refer to the worst-case parameter in both ranges.\n[2] V DD must be lowered to 0.2 V for at least 5 \uf06ds in order to reset part.Table 9. Static characteristics at V DD=4 . 5V  t o  5 . 5V\nVSS = 0 V; T amb = \uf02d40\uf0b0C to +85 \uf0b0C; unless otherwise specified. See Table 8 on page 15  for V DD = 2.3 V to 3.6 V[1].\nSymbol Parameter Conditions Min Typ Max Unit\nSupply\nVDD supply voltage 4.5 - 5.5 V\nIDD supply current Operating mode; V DD=5 . 5V ;  \nno load; V I=VDD or V SS; \nfSCL= 100 kHz- 25 100 \uf06dA\nIstb standby current Standby mode; V DD=5 . 5V ;  \nno load; V I=VDDor V SS-0 . 3 1 \uf06dA\nVPOR power-on reset voltage no load; V I=VDDor V SS[2]-1 . 7 2 . 1 V\nInput SCL; input/output SDAV\nIL LOW-level input voltage \uf02d0.5 - +0.3V DD V\nVIH HIGH-level input voltage 0.7V DD -6 V\nIOL LOW-level output current V OL=0 . 4V 3 - - m A\nVOL=0 . 6V 6 - - m A\nIL leakage current VI=VSS \uf02d1- + 1 \uf06dA\nCi input capacitance V I=VSS -1 0 1 3 p F\nSelect inputs A0, A1, INT0  to INT3 , RESET\nVIL LOW-level input voltage \uf02d0.5 - +0.3V DD V\nVIH HIGH-level input voltage 0.7V DD -6 V\nILI input leakage current V I=VDD or V SS \uf02d1- + 1 \uf06dA\nCi input capacitance V I=VSS -2 5 p F\nPass gateR\non ON-state resistance V DD= 4.5 V to 5.5 V; V O=0 . 4V ;  \nIO=1 5m A492 4 \uf057\nVo(sw) switch output voltage V i(sw)=VDD=5 . 0V ;  \nIo(sw) =\uf02d100\uf06dA-3 . 6 - V\nVi(sw)=VDD= 4.5 V to 5.5 V; \nIo(sw) =\uf02d100\uf06dA2.6 - 4.5 V\nIL leakage current VI=VDDor V SS \uf02d1- + 1 \uf06dA\nCio input/output capacitance V I=VSS -3 5 p F\nINT output\nIOL LOW-level output current V OL=0 . 4V 3 - - m A\nIOH HIGH-level output current - - +10 \uf06dA\nPCA9545A_45B_45C All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All r ights reserved.\nProduct data sheet Rev. 9 — 5 May 2014 17 of 32NXP Semiconductors PCA9545A/45B/45C\n4-channel I2C-bus switch with interrupt logic and reset\n12. Dynamic characteristics\n \n[1] Pass gate propagation delay is calculated from the 20 \uf057 typical R on and the 15 pF load capacitance.\n[2] After this period, the first clock pulse is generated.\n[3] A device must internally provide a hold time of at least 300 ns for the SDA signal (referred to the V IH(min)  of the SCL signal) in order to \nbridge the undefined region of the falling edge of SCL.\n[4] C b= total capacitance of one bus line in pF.\n[5] Measurements taken with 1 k \uf057 pull-up resistor and 50 pF load.Table 10. Dynamic characteristics\nSymbol Parameter Conditions Standard-mode \nI2C-busFast-mode I2C-bus Unit\nMin Max Min Max\ntPD propagation delay from SDA to SDx, \nor SCL to SCx-0 . 3[1]-0 . 3[1]ns\nfSCL SCL clock frequency 0 100 0 400 kHz\ntBUF bus free time between a STOP and \nSTART condition4.7 - 1.3 - \uf06ds\ntHD;STA hold time (repeated) START condition[2] 4.0 - 0.6 - \uf06ds\ntLOW LOW period of the SCL clock 4.7 - 1.3 - \uf06ds\ntHIGH HIGH period of the SCL clock 4.0 - 0.6 - \uf06ds\ntSU;STA set-up time for a repeated START condition4.7 - 0.6 - \uf06ds\nt\nSU;STO set-up time for STOP condition 4.0 - 0.6 - \uf06ds\ntHD;DAT data hold time 0[3] 3.45 0[3] 0.9\uf06ds\ntSU;DAT data set-up time 250 - 100 - ns\ntr rise time of both SDA and SCL \nsignals- 1000 20 + 0.1C b[4]300 ns\ntf fall time of both SDA and SCL signals - 300 20 + 0.1C b[4]300 ns\nCb capacitive load for each bus line - 400 - 400 pF\ntSP pulse width of spikes that must be \nsuppressed by the input filter- 50 - 50 ns\ntVD;DAT data valid time HIGH-to-LOW[5] -1 - 1 \uf06ds\nLOW-to-HIGH[5] -0 . 6 - 0 . 6 \uf06ds\ntVD;ACK data valid acknowledge time - 1 - 1 \uf06ds\nINT\ntv(INTnN-INTN) valid time from INTn  to INT  signal - 4 - 4 \uf06ds\ntd(INTnN-INTN) delay time from INTn  to INT  inactive - 2 - 2 \uf06ds\ntw(rej)L LOW-level rejection time INTn  inputs 1 - 1 - \uf06ds\ntw(rej)H HIGH-level rejection time INTn  inputs 0.5 - 0.5 - \uf06ds\nRESET\ntw(rst)L LOW-level reset time 4 - 4 - ns\ntrst reset time SDA clear 500 - 500 - ns\ntREC;STA recovery time to START condition 0 - 0 - ns\nPCA9545A_45B_45C All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All r ights reserved.\nProduct data sheet Rev. 9 — 5 May 2014 18 of 32NXP Semiconductors PCA9545A/45B/45C\n4-channel I2C-bus switch with interrupt logic and reset\n \n \n Fig 17. Definition of timing on the I2C-busW63 W%8)\nW+'\x1e67$\n3 3 6W/2:WU\nW+'\x1e'$7WI\nW+,*+ W68\x1e'$7W68\x1e67$\n6UW+'\x1e67$\nW68\x1e6726'$\n6&/\n\x13\x13\x15DDD\x1c\x1b\x19\x13\x11\x1a\x03î\x039''\x13\x11\x16\x03î\x039''\x13\x11\x1a\x03î\x039''\n\x13\x11\x16\x03î\x039''\nFig 18. Definition of RESET  timingSDASCL\n002aac54950 %30 %\n50 % 50 %\ntREC;STAtw(rst)LRESETSTART\ntrstACK or read cycle\nRise and fall times refer to V IL and V IH.\nFig 19. I2C-bus timing diagram\x13\x13\x15DDE\x14\x1a\x18SURWRFRO67$57\nFRQGLWLRQ\n\x0b6\x0cELW\x03\x1a\n06%\n\x0b$\x1a\x0cELW\x03\x19\n\x0b$\x19\x0cELW\x03\x13\n\x0b5\x12:\x0cDFNQRZOHGJH\n\x0b$\x0c6723\nFRQGLWLRQ\n\x0b3\x0c\n6&/\n6'$\nW+'\x1e67$ W68\x1e'$7 W+'\x1e'$7WI W%8)W68\x1e67$ W/2:W+,*+\nW9'\x1e$&. W68\x1e672\x14\x03\x12\x03I6&/\nWU\nW9'\x1e'$7\x13\x11\x16\x03î\x039''\x13\x11\x1a\x03î\x039''\n\x13\x11\x16\x03î\x039''\x13\x11\x1a\x03î\x039''\nPCA9545A_45B_45C All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All r ights reserved.\nProduct data sheet Rev. 9 — 5 May 2014 19 of 32NXP Semiconductors PCA9545A/45B/45C\n4-channel I2C-bus switch with interrupt logic and reset\n \n13. Test information\n Fig 20. Expanded view of read input port registerSCL\n002aab17621 0 AP70 %\n30 %\nSDA\nINPUT 50 %\nINTtv(INTnN−INTN) td(INTnN−INTN)\nDefinitions test circuit:\nRL= Load resistance.\nCL= Load capacitance including jig and probe capacitance.\nRT= Termination resistance should be equal to the output impedance Z o of the pulse generator.\nFig 21. Test circuitry for switching timesPULSE\nGENERATORVO\nCL\n50 pFRL\n500 Ω\n002aab177RTVIVDDVDD\nD.U.T.\nPCA9545A_45B_45C All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All r ights reserved.\nProduct data sheet Rev. 9 — 5 May 2014 20 of 32NXP Semiconductors PCA9545A/45B/45C\n4-channel I2C-bus switch with interrupt logic and reset\n14. Package outline\n \nFig 22. Package outline SOT163-1 (SO20)81,7\x03$\x03\nPD[\x11\x03$\x03\x14\x03$\x03\x15\x03$\x03\x16\x03E\x03S\x03F\x03 '\x03\x0b\x14\x0c\x03(\x03\x0b\x14\x0c\x03 \x0b\x14\x0c\x03H\x03 +\x03 (\x03/\x03 /\x03 S\x034\x03 =\x03\\\x03Z\x03Y\x03 ș\x03\n\x035()(5(1&(6\x03 287/,1(\x03\n9(56,21\x03(8523($1\x03\n352-(&7,21\x03,668(\x03'$7(\x03\n\x03,(&\x03 \x03-('(&\x03 \x03-(,7$\x03PP\x03\nLQFKHV\x03\x15\x11\x19\x18\x03\x13\x11\x16\x03\n\x13\x11\x14\x03\x15\x11\x17\x18\x03\x15\x11\x15\x18\x03\x13\x11\x17\x1c\x03\x13\x11\x16\x19\x03\x13\x11\x16\x15\x03\x13\x11\x15\x16\x03\x14\x16\x11\x13\x03\x14\x15\x11\x19\x03\x1a\x11\x19\x03\x1a\x11\x17\x03\x14\x11\x15\x1a\x03\x14\x13\x11\x19\x18\x03\x14\x13\x11\x13\x13\x03\x14\x11\x14\x03\x14\x11\x13\x03\x13\x11\x1c\x03\x13\x11\x17\x03 \x1b\x03\x13\x03\nR\x03\nR\x03\x13\x11\x15\x18\x03 \x13\x11\x14\x03',0(16,216\x03\x0bLQFK\x03GLPHQVLRQV\x03DUH\x03GHULYHG\x03IURP\x03WKH\x03RULJLQDO\x03PP\x03GL PHQVLRQV\x0c\x03\n1RWH\x03\n\x14\x11\x033ODVWLF\x03RU\x03PHWDO\x03SURWUXVLRQV\x03RI\x03\x13\x11\x14\x18\x03PP\x03\x0b\x13\x11\x13\x13\x19\x03LQFK\x0c\x03PD[LPXP \x03SHU\x03VLGH\x03DUH\x03QRW\x03LQFOXGHG\x11\x03\x03\x03\x14\x11\x14\x03\n\x13\x11\x17\x03\n\x03627\x14\x19\x16\x10\x14\x03\x14\x13\x03\x15\x13\x03\nZ\x030\x03E\x03S\x03GHWDLO\x03;\x03=\x03\nH\x03\x14\x14\x03\n\x14\x03'\x03\n\\\x03\n\x13\x11\x15\x18\x03\n\x03\x13\x1a\x18(\x13\x17\x03 \x0306\x10\x13\x14\x16\x03SLQ\x03\x14\x03LQGH[\x03\n\x13\x11\x14\x03\x13\x11\x13\x14\x15\x03\x13\x11\x13\x13\x17\x03\x13\x11\x13\x1c\x19\x03\x13\x11\x13\x1b\x1c\x03\x13\x11\x13\x14\x1c\x03\x13\x11\x13\x14\x17\x03\x13\x11\x13\x14\x16\x03\x13\x11\x13\x13\x1c\x03\x13\x11\x18\x14\x03\x13\x11\x17\x1c\x03\x13\x11\x16\x13\x03\x13\x11\x15\x1c\x03\x13\x11\x13\x18\x03\x14\x11\x17\x03\n\x13\x11\x13\x18\x18\x03\x13\x11\x17\x14\x1c\x03\x13\x11\x16\x1c\x17\x03\x13\x11\x13\x17\x16\x03\x13\x11\x13\x16\x1c\x03\x13\x11\x13\x16\x18\x03\x13\x11\x13\x14\x19\x03\x13\x11\x13\x14\x03\x13\x11\x15\x18\x03\n\x13\x11\x13\x14\x03 \x13\x11\x13\x13\x17\x03\x13\x11\x13\x17\x16\x03\x13\x11\x13\x14\x19\x03\x13\x11\x13\x14\x03\x13\x03 \x18\x03 \x14\x13\x03PP\x03\nVFDOH\x03;\x03\nș\x03$\x03$\x03\x14\x03$\x03\x15\x03+\x03(\x03\n/\x03S\x034\x03(\x03\nF\x03\n/\x03Y\x030\x03$\x03\n\x0b$\x03\x03\x0c\x03\x16\x03$\x0362\x15\x13\x1d\x03SODVWLF\x03VPDOO\x03RXWOLQH\x03SDFNDJH\x1e\x03\x15\x13\x03OHDGV\x1e\x03ERG\\\x03ZLGWK\x03\x1a\x11\x18\x03P P\x03 627\x14\x19\x16\x10\x14\x03\n\x1c\x1c\x10\x14\x15\x10\x15\x1a\x03\x13\x16\x10\x13\x15\x10\x14\x1c\x03\nPCA9545A_45B_45C All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All r ights reserved.\nProduct data sheet Rev. 9 — 5 May 2014 21 of 32NXP Semiconductors PCA9545A/45B/45C\n4-channel I2C-bus switch with interrupt logic and reset\n \nFig 23. Package outline SOT360-1 (TSSOP20)81,7\x03 $\x03\x14\x03$\x03\x15\x03$\x03\x16\x03E\x03S\x03F\x03 '\x03\x0b\x14\x0c\x03(\x03\x0b\x15\x0c\x03 \x0b\x14\x0c\x03H\x03 +\x03 (\x03/\x03 /\x03 S\x034\x03 =\x03\\\x03Z\x03Y\x03 ș\x03\n\x035()(5(1&(6\x03 287/,1(\x03\n9(56,21\x03(8523($1\x03\n352-(&7,21\x03,668(\x03'$7(\x03\n\x03,(&\x03 \x03-('(&\x03 \x03-(,7$\x03PP\x03\x13\x11\x14\x18\x03\n\x13\x11\x13\x18\x03\x13\x11\x1c\x18\x03\x13\x11\x1b\x13\x03\x13\x11\x16\x13\x03\x13\x11\x14\x1c\x03\x13\x11\x15\x03\x13\x11\x14\x03\x19\x11\x19\x03\x19\x11\x17\x03\x17\x11\x18\x03\x17\x11\x16\x03\x13\x11\x19\x18\x03\x19\x11\x19\x03\x19\x11\x15\x03\x13\x11\x17\x03\x13\x11\x16\x03\x13\x11\x18\x03\x13\x11\x15\x03\x1b\x03\x13\x03\nR\x03\nR\x03 \x13\x11\x14\x16\x03 \x13\x11\x14\x03\x13\x11\x15\x03 \x14\x03',0(16,216\x03\x0bPP\x03DUH\x03WKH\x03RULJLQDO\x03GLPHQVLRQV\x0c\x03\n1RWHV\x03\n\x14\x11\x033ODVWLF\x03RU\x03PHWDO\x03SURWUXVLRQV\x03RI\x03\x13\x11\x14\x18\x03PP\x03PD[LPXP\x03SHU\x03VLGH\x03DUH \x03QRW\x03LQFOXGHG\x11\x03\n\x15\x11\x033ODVWLF\x03LQWHUOHDG\x03SURWUXVLRQV\x03RI\x03\x13\x11\x15\x18\x03PP\x03PD[LPXP\x03SHU\x03VLGH\x03DU H\x03QRW\x03LQFOXGHG\x11\x03\x13\x11\x1a\x18\x03\n\x13\x11\x18\x13\x03\n\x03627\x16\x19\x13\x10\x14\x03 \x0302\x10\x14\x18\x16\x03\x1c\x1c\x10\x14\x15\x10\x15\x1a\x03\x13\x16\x10\x13\x15\x10\x14\x1c\x03Z\x030\x03E\x03S\x03'\x03\n=\x03\nH\x03\n\x13\x11\x15\x18\x03\x14\x03 \x14\x13\x03\x15\x13\x03 \x14\x14\x03\nSLQ\x03\x14\x03LQGH[\x03\nș\x03$\x03$\x03\x14\x03$\x03\x15\x03\n/\x03S\x034\x03\nGHWDLO\x03;\x03/\x03\x0b$\x03\x03\x0c\x03\x16\x03+\x03(\x03(\x03\nF\x03\nY\x030\x03$\x03;\x03$\x03\n\\\x03\n\x13\x03 \x15\x11\x18\x03 \x18\x03PP\x03\nVFDOH\x0376623\x15\x13\x1d\x03SODVWLF\x03WKLQ\x03VKULQN\x03VPDOO\x03RXWOLQH\x03SDFNDJH\x1e\x03\x15\x13\x03OHDGV\x1e\x03E RG\\\x03ZLGWK\x03\x17\x11\x17\x03PP\x03 627\x16\x19\x13\x10\x14\x03\n$\x03\nPD[\x11\x03\n\x14\x11\x14\x03\nPCA9545A_45B_45C All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All r ights reserved.\nProduct data sheet Rev. 9 — 5 May 2014 22 of 32NXP Semiconductors PCA9545A/45B/45C\n4-channel I2C-bus switch with interrupt logic and reset\n \nFig 24. Package outline SOT662-1 (HVQFN20)\x13\x11\x19\x18\x03 \x14\x03$\x14\x03 (K\x03 E\x03 81,7\x03 \\\x03 H\x03\n\x13\x11\x15\x03F\x03\n\x035()(5(1&(6\x03287/,1(\x03\n9(56,21\x03(8523($1\x03\n352-(&7,21\x03,668(\x03'$7(\x03\n\x03,(&\x03 \x03-('(&\x03 \x03-(,7$\x03PP\x03\x18\x11\x14\x03\n\x17\x11\x1c\x03'K\x03\n\x16\x11\x15\x18\x03\x15\x11\x1c\x18\x03\\\x14\x03\n\x18\x11\x14\x03\x17\x11\x1c\x03\x16\x11\x15\x18\x03\x15\x11\x1c\x18\x03H\x14\x03\n\x15\x11\x19\x03H\x15\x03\n\x15\x11\x19\x03\x13\x11\x16\x1b\x03\x13\x11\x15\x16\x03\x13\x11\x13\x18\x03\x13\x11\x13\x13\x03\x13\x11\x13\x18\x03 \x13\x11\x14\x03',0(16,216\x03\x0bPP\x03DUH\x03WKH\x03RULJLQDO\x03GLPHQVLRQV\x0c\x03\n\x03627\x19\x19\x15\x10\x14\x03 02\x10\x15\x15\x13\x03 \x10\x03\x10\x03\x10\x03 \x10\x03\x10\x03\x10\x03\x13\x11\x1a\x18\x03\x13\x11\x18\x13\x03/\x03\n\x13\x11\x14\x03Y\x03\n\x13\x11\x13\x18\x03Z\x03\x13\x03 \x15\x11\x18\x03 \x18\x03PP\x03\nVFDOH\x03627\x19\x19\x15\x10\x14\x03+94)1\x15\x13\x1d\x03SODVWLF\x03WKHUPDO\x03HQKDQ FHG\x03YHU\\\x03WKLQ\x03TXDG\x03IODW\x03SDFNDJH\x1e\x03 QR\x03OHDGV\x1e\x03\n\x15\x13\x03WHUPLQDOV\x1e\x03ERG\\\x03\x18\x03[\x03\x18\x03[\x03\x13\x11\x1b\x18\x03PP\x03\n$\x0b\x14\x0c\x03\nPD[\x11\x03$\x03\n$\x14\x03\nF\x03\nGHWDLO\x03;\x03\n\\\x03 \\\x14\x03&\x03 H\x03\n/\x03\n(K\x03\n'K\x03H\x03H\x14\x03\nE\x03\n\x19\x03 \x14\x13\x03\n\x15\x13\x03 \x14\x19\x03\x14\x18\x03\x14\x14\x03\x18\x03\n\x14\x03\n;\x03'\x03\n(\x03\n&\x03%\x03$\x03\nH\x15\x03WHUPLQDO\x03\x14\x03\nLQGH[\x03DUHD\x03\nWHUPLQDO\x03\x14\x03\nLQGH[\x03DUHD\x03\n\x13\x14\x10\x13\x1b\x10\x13\x1b\x03\x13\x15\x10\x14\x13\x10\x15\x15\x03$\x03&\x03\n&\x03%\x03 Y\x030\x03\nZ\x030\x03\n(\x0b\x14\x0c\x03'\x0b\x14\x0c\x03\n1RWH\x03\n\x14\x11\x033ODVWLF\x03RU\x03PHWDO\x03SURWUXVLRQV\x03RI\x03\x13\x11\x13\x1a\x18\x03PP\x03PD[LPXP\x03SHU\x03VLGH\x03DU H\x03QRW\x03LQFOXGHG\x11\x03\x03\nPCA9545A_45B_45C All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All r ights reserved.\nProduct data sheet Rev. 9 — 5 May 2014 23 of 32NXP Semiconductors PCA9545A/45B/45C\n4-channel I2C-bus switch with interrupt logic and reset\n15. Soldering of SMD packages\nThis text provides a very brief insight into a complex technology. A more in-depth account \nof soldering ICs can be found in Application Note AN10365 “Surface mount reflow \nsoldering description” .\n15.1 Introduction to soldering\nSoldering is one of the most common methods through which packages are attached to \nPrinted Circuit Boards (PCBs), to form electr ical circuits. The soldered joint provides both \nthe mechanical and the electrical connection. Th ere is no single sold ering method that is \nideal for all IC packages. Wave soldering is often preferred when through-hole and \nSurface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high \ndensities that come with increased miniaturization.\n15.2 Wave and reflow soldering\nWave soldering is a joining technology in which the joints are made by solder coming from a standing wave of liquid solder. The wave soldering process is suitable for the following:\n•Through-hole components\n•Leaded or leadless SMDs, which are glued to the surface of the printed circuit board\nNot all SMDs can be wave soldered. Packages with solder balls, and some leadless packages which have solder lands underneath the body, cannot be wave soldered. Also, leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered, \ndue to an increased pr obability of bridging.\nThe reflow soldering process involves applying solder paste to a board, followed by \ncomponent placement and exposure to a temperature profile. Leaded packages, \npackages with solder balls, and leadless packages are all reflow solderable.\nKey characteristics in both wave and reflow soldering are:\n•Board specifications, in cluding the board finish , solder masks and vias\n•Package footprints, including solder thieves and orientation\n•The moisture sensitivity level of the packages\n•Package placement\n•Inspection and repair\n•Lead-free soldering versus SnPb soldering\n15.3 Wave soldering\nKey characteristics in wave soldering are:\n•Process issues, such as application of adhe sive and flux, clinching of leads, board \ntransport, the solder wave parameters, and the time during which components are \nexposed to the wave\n•Solder bath specifications, including temperature and impurities\nPCA9545A_45B_45C All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All r ights reserved.\nProduct data sheet Rev. 9 — 5 May 2014 24 of 32NXP Semiconductors PCA9545A/45B/45C\n4-channel I2C-bus switch with interrupt logic and reset\n15.4 Reflow soldering\nKey characteristics in reflow soldering are:\n•Lead-free versus SnPb solderi ng; note that a lead-free reflow process usually leads to \nhigher minimum peak temperatures (see Figure 25 ) than a SnPb process, thus \nreducing the process window\n•Solder paste printing issues including smearing, release, and adjusting the process \nwindow for a mix of large and small components on one board\n•Reflow temperature profile; this profile includes preheat, reflow (in which the board is \nheated to the peak temperature) and cooling down. It is imperative that the peak \ntemperature is high enough for the solder to make reliable solder joints (a solder paste \ncharacteristic). In addition, the peak temperature must be low enough that the \npackages and/or boards are not damaged. The peak temperature of the package \ndepends on package thickness and volume and is classified in accordance with \nTable 11  and 12\n \n \nMoisture sensitivity precautions, as indicat ed on the packing, must be respected at all \ntimes.\nStudies have shown that small packages reach higher temperatures during reflow \nsoldering, see Figure 25 .Table 11. SnPb eutectic process (from J-STD-020D)\nPackage thickness (mm) Package reflow temperature ( \uf0b0C)\nVolume (mm3)\n< 350 \uf0b3 350\n< 2.5 235 220\n\uf0b3 2.5 220 220\nTable 12. Lead-free process (from J-STD-020D)\nPackage thickness (mm) Package reflow temperature ( \uf0b0C)\nVolume (mm3)\n< 350 350 to 2000 > 2000\n< 1.6 260 260 2601.6 to 2.5 260 250 245> 2.5 250 245 245\nPCA9545A_45B_45C All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All r ights reserved.\nProduct data sheet Rev. 9 — 5 May 2014 25 of 32NXP Semiconductors PCA9545A/45B/45C\n4-channel I2C-bus switch with interrupt logic and reset\n \nFor further information on temperature profiles, refer to Application Note AN10365 \n“Surface mount reflow soldering description” .MSL: Moisture Sensitivity Level\nFig 25. Temperature profiles for large and small components001aac844temperature\ntimeminimum peak temperature\n= minimum soldering temperaturemaximum peak temperature\n= MSL limit, damage level\npeak\n temperature\nPCA9545A_45B_45C All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All r ights reserved.\nProduct data sheet Rev. 9 — 5 May 2014 26 of 32NXP Semiconductors PCA9545A/45B/45C\n4-channel I2C-bus switch with interrupt logic and reset\n16. Soldering: PCB footprints\n \n Fig 26. PCB footprint for SOT163-1 (SO20); reflow soldering\nFig 27. PCB footprint for SOT163-1 (SO20); wave solderingVRW\x14\x19\x16\x10\x14BIU RFFXSLHG\x03DUHDVROGHU\x03ODQGV\n'LPHQVLRQV\x03LQ\x03PP SODFHPHQW\x03DFFXUDF\\\x03\x93\x03\x13\x11\x15\x18\x14\x11\x18\x13\x13\x11\x19\x13\x03\x0b\x15\x13î\x0c\n\x14\x11\x15\x1a\x03\x0b\x14\x1bî\x0c\x1b\x11\x13\x13 \x14\x14\x11\x13\x13\x14\x16\x11\x17\x13\n\x14\x14\x11\x17\x13\nVRW\x14\x19\x16\x10\x14BIZVROGHU\x03UHVLVW\nRFFXSLHG\x03DUHDVROGHU\x03ODQGV\n'LPHQVLRQV\x03LQ\x03PPERDUG\x03GLUHFWLRQ\nSODFHPHQW\x03DFFXUUDF\\\x03\x93\x03\x13\x11\x15\x18\x1b\x11\x13\x13\n\x14\x16\x11\x17\x13\x14\x11\x18\x13\x13\x11\x16\x03\x0b\x15î\x0c\n\x13\x11\x19\x13\x03\x0b\x14\x1bî\x0c\x14\x11\x15\x13\x03\x0b\x15î\x0c\n\x14\x11\x15\x1a\x03\x0b\x14\x1bî\x0c\x14\x14\x11\x17\x13\x14\x14\x11\x13\x13HQODUJHG\x03VROGHU\x03ODQG\nPCA9545A_45B_45C All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All r ights reserved.\nProduct data sheet Rev. 9 — 5 May 2014 27 of 32NXP Semiconductors PCA9545A/45B/45C\n4-channel I2C-bus switch with interrupt logic and reset\n \nFig 28. PCB footprint for SOT360-1 (TSSOP20); reflow soldering',0(16,216\x03LQ\x03PP\n$\\ %\\ '\x14 '\x15 *\\ +\\ 3\x14 & *[\nVRW\x16\x19\x13\x10\x14BIU+[627\x16\x19\x13\x10\x14\nVROGHU\x03ODQG\nRFFXSLHG\x03DUHD)RRWSULQW\x03LQIRUPDWLRQ\x03IRU\x03UHIORZ\x03VROGHULQJ\x03RI\x0376623\x15\x13\x03SDFNDJH\n$\\%\\ *\\\n&+\\+[\n*[\n3\x14\n*HQHULF\x03IRRWSULQW\x03SDWWHUQ\x03\n5HIHU\x03WR\x03WKH\x03SDFNDJH\x03RXWOLQH\x03GUDZLQJ\x03IRU\x03DFWXDO\x03OD\\RXW3\x15\n\x0b\x13\x11\x14\x15\x18\x0c \x0b\x13\x11\x14\x15\x18\x0c\n'\x14 '\x15\x03\x0b\x17[\x0c\n3\x15\n\x1a\x11\x15\x13\x13 \x17\x11\x18\x13\x13 \x14\x11\x16\x18\x13 \x13\x11\x17\x13\x13 \x13\x11\x19\x13\x13 \x19\x11\x1c\x13\x13 \x18\x11\x16\x13\x13 \x1a\x11\x17\x18\x13 \x1a\x11\x16\x13\x13 \x13\x11\x19\x18\x13 \x13\x11\x1a\x18\x13\nPCA9545A_45B_45C All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All r ights reserved.\nProduct data sheet Rev. 9 — 5 May 2014 28 of 32NXP Semiconductors PCA9545A/45B/45C\n4-channel I2C-bus switch with interrupt logic and reset\n \nFig 29. PCB footprint for SOT662-1 (HVQFN20); reflow soldering627\x19\x19\x15\x10\x14 )RRWSULQW\x03LQIRUPDWLRQ\x03IRU\x03UHIORZ\x03VROGHULQJ\x03RI\x03+94)1\x15\x13\x03SDFNDJH\n'LPHQVLRQV\x03LQ\x03PP\n$[ $\\ %[ %\\ ' 6/[ 6/\\ 63[\x03WRW 63\\\x03WRW 63[ 63\\ *[ *\\ +[ +\\\n\x19\x11\x13\x13\x13 \x19\x11\x13\x13\x13 \x16\x11\x1b\x13\x13 \x16\x11\x1b\x13\x133\n\x13\x11\x19\x18\x13 \x13\x11\x16\x18\x13&\n\x14\x11\x14\x13\x13 \x16\x11\x13\x13\x13 \x16\x11\x13\x13\x13 \x14\x11\x1b\x13\x13 \x14\x11\x1b\x13\x13 \x13\x11\x19\x18\x13 \x13\x11\x19\x18\x13 \x18\x11\x16\x13\x13 \x18\x11\x16\x13\x13 \x19\x11\x15\x18\x13 \x19\x11\x15\x18\x13Q63[ Q63\\\n\x15\x15\nVRW\x19\x19\x15\x10\x14BIURFFXSLHG\x03DUHD$[%[6/[*[\n*\\+\\+[\n$\\ %\\ 6/\\3 \x13\x11\x13\x15\x18\x13\x11\x13\x15\x18'\n\x0b\x13\x11\x14\x13\x18\x0c\n63[\x03WRW63\\\x03WRWQ63[\nQ63\\63[\n63\\\nVROGHU\x03ODQG\x03SOXV\x03VROGHU\x03SDVWHVROGHU\x03ODQG\nVROGHU\x03SDVWH\x03GHSRVLW&\n*HQHULF\x03IRRWSULQW\x03SDWWHUQ\x03\n5HIHU\x03WR\x03WKH\x03SDFNDJH\x03RXWOLQH\x03GUDZLQJ\x03IRU\x03DFWXDO\x03OD\\RXW\n,VVXH\x03GDWH\x13\x1a\x10\x13\x18\x10\x13\x1a\x03\n\x13\x1c\x10\x13\x19\x10\x14\x18\nPCA9545A_45B_45C All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All r ights reserved.\nProduct data sheet Rev. 9 — 5 May 2014 29 of 32NXP Semiconductors PCA9545A/45B/45C\n4-channel I2C-bus switch with interrupt logic and reset\n17. Abbreviations\n \n18. Revision history\n Table 13. Abbreviations\nAcronym Description\nCDM Charged-Device Model\nDUT Device Under TestESD ElectroStatic DischargeHBM Human Body ModelIC Integrated CircuitI\n2C-bus Inter-Integrated Circuit bus\nLSB Least Significant BitMSB Most Significant BitPCB Printed-Circuit BoardPOR Power-On ResetSMBus System Management Bus\nTable 14. Revision history\nDocument ID Release date Data sheet status Change notice Supersedes\nPCA9545A_45B_45C v.9 20140505 Product data sheet - PCA9545A_45B_45C v.8Modifications:\n•Section 6.4 “ Power-on reset ”, first paragraph, third sent ence corrected from “Thereafter, \nVDD must be lowered below 0.2 V to reset the device.” \nto “Thereafter, V DD must be lowered below 0.2 V for at least 5 \uf06ds in order to reset the \ndevice.” (this is a correction to documentation only; no change to device)\n•Table 8 “ Static characteristics at V DD= 2.3 V to 3.6 V ”: Table note [2]  corrected by inserting \nphrase “for at least 5 \uf06ds” (this is a correction to documentation only; no change to device)\n•Table 9 “ Static characteristics at V DD= 4.5 V to 5.5 V ”: Table note [2]  corrected by inserting \nphrase “for at least 5 \uf06ds” (this is a correction to documentation only; no change to device)\nPCA9545A_45B_45C v.8 20130514 Product data sheet - PCA9545A_45B_45C v.7\nPCA9545A_45B_45C v.7 20090619 Product data sheet - PCA9545A_45B_45C v.6\nPCA9545A_45B_45C v.6 20070319 Product data sheet - PCA9545A_45B_45C v.5\nPCA9545A_45B_45C v.5 20061017 Product data sheet - PCA9545A v.4\nPCA9545A v.4 20060925 Product data sheet - PCA9545A v.3\nPCA9545A v.3 20050303 Product data sheet - PCA9545A v.2\nPCA9545A v.2 20040929 Objective data sheet - PCA9545A v.1\nPCA9545A v.1 20040728 Objective data sheet - -\nPCA9545A_45B_45C All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All r ights reserved.\nProduct data sheet Rev. 9 — 5 May 2014 30 of 32NXP Semiconductors PCA9545A/45B/45C\n4-channel I2C-bus switch with interrupt logic and reset\n19. Legal information\n19.1 Data sheet status\n \n[1] Please consult the most recently issued document before initiating or completing a design. \n[2] The term ‘short data sheet’ is explained in section “Definitions”. \n[3] The product status of device(s) described in this document may have changed since this document was published and may differ  in case of multiple device s. The latest product status \ninformation is available on the Internet at URL http://www.nxp.com . \n19.2 Definitions\nDraft — The document is a draft versi on only. The content is still under \ninternal review and subject to formal approval, which may result in \nmodifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.\nShort data sheet — A short data sheet is an extract from a full data sheet \nwith the same product type number(s) and title. A short data sheet is intended \nfor quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request vi a the local NXP Semiconductors sales \noffice. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.\nProduct specification — The information and data provided in a Product \ndata sheet shall define the specification of the product as agreed between \nNXP Semiconductors and its customer , unless NXP Semiconductors and \ncustomer have explicitly agreed otherwis e in writing. In no event however, \nshall an agreement be valid in which the NXP Semiconductors product is \ndeemed to offer functions and qualities beyond those described in the Product data sheet.\n19.3 Disclaimers\nLimited warranty and liability — Information in this document is believed to \nbe accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such info rmation. NXP Semiconductors takes no \nresponsibility for the content in this document if provided by an information source outside of NXP Semiconductors.\nIn no event shall NXP Semiconductors be liable for any indirect, incidental, \npunitive, special or consequential damages (including - without limitation - lost \nprofits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. \nNotwithstanding any damages that customer might incur for any reason \nwhatsoever, NXP Semiconductors’ aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale  of NXP Semiconductors.\nRight to make changes — NXP Semiconductors reserves the right to make \nchanges to information published in  this document, including without \nlimitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.Suitability for use — NXP Semiconductors products are not designed, \nauthorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or \nmalfunction of an NXP Semiconductors  product can reasonably be expected \nto result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconducto rs products in such equipment or \napplications and therefore such inclusion and/or use is at the customer’s own risk.\nApplications — Applications that are described herein for any of these \nproducts are for illustrative purpos es only. NXP Semiconductors makes no \nrepresentation or warranty that such applications will be suitable for the \nspecified use without further testing or modification. \nCustomers are responsible for the design and operation of their applications \nand products using NXP Semiconductors products, and NXP Semiconductors \naccepts no liability for any assistance with applications or customer product \ndesign. It is customer’s sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer’s applications and products planned, as well as fo r the planned application and use of \ncustomer’s third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. \nNXP Semiconductors does not accept any liability related to any default, \ndamage, costs or problem which is based  on any weakness or default in the \ncustomer’s applications or products, or  the application or use by customer’s \nthird party customer(s). Customer is responsible for doing all necessary \ntesting for the customer’s applic ations and products using NXP \nSemiconductors products in order to av oid a default of the applications and \nthe products or of the application or use by customer’s third party customer(s). NXP does not accept  any liability in this respect.\nLimiting values — Stress above one or more limiting values (as defined in \nthe Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) \noperation of the device at these or any other conditions above those given in \nthe Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.\nTerms and conditions of commercial sale — NXP Semiconductors \nproducts are sold subject to the gener al terms and conditions of commercial \nsale, as published at http://www.nxp.com/profile/terms\n, unless otherwise \nagreed in a valid written individual agreement. In case an individual \nagreement is concluded only the terms and conditions of the respective \nagreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer’s general terms and conditions with regard to the purchase of NXP Semiconducto rs products by customer.\nNo offer to sell or license — Nothing in this document may be interpreted or \nconstrued as an offer to sell products t hat is open for acceptance or the grant, \nconveyance or implication of any lic ense under any copyrights, patents or \nother industrial or intellectual property rights.Document status[1][2]Product status[3]Definition\nObjective [short] data sheet Development This  document contains data from the objecti ve specification for product development. \nPreliminary [short] data sheet Qualification This document contains data from the preliminary specification. \nProduct [short] data sheet Production This document contains the product specification. \nPCA9545A_45B_45C All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All r ights reserved.\nProduct data sheet Rev. 9 — 5 May 2014 31 of 32NXP Semiconductors PCA9545A/45B/45C\n4-channel I2C-bus switch with interrupt logic and reset\nExport control — This document as well as the item(s) described herein \nmay be subject to export control regu lations. Export might require a prior \nauthorization from competent authorities.\nNon-automotive qualified products — Unless this data sheet expressly \nstates that this specific NXP Semicon ductors product is automotive qualified, \nthe product is not suitable for automotive use. It is neither qualified nor tested \nin accordance with automotive testing or application requirements. NXP Semiconductors accepts no liabili ty for inclusion and/or use of \nnon-automotive qualified products in automotive equipment or applications.\nIn the event that customer uses t he product for design-in and use in \nautomotive applications to automotive specifications and standards, customer \n(a) shall use the product without NXP Semiconductors’ warranty of the product for such automotive applicat ions, use and specifications, and (b) \nwhenever customer uses the product for automotive applications beyond \nNXP Semiconductors’ specifications such  use shall be solely at customer’s own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive app lications beyond NXP Semiconductors’ \nstandard warranty and NXP Semiconduct ors’ product specifications.\nTranslations — A non-English (translated) version of a document is for \nreference only. The English version shall prevail in case of any discrepancy between the translated and English versions.\n19.4 Trademarks\nNotice: All referenced brands, produc t names, service names and trademarks \nare the property of their respective owners.\nI2C-bus  — logo is a trademark of NXP Semiconductors N.V.\n20. Contact information\nFor more information, please visit: http://www.nxp.com\nFor sales office addresses, please send an email to: salesaddresses@nxp.com\nNXP Semiconductors PCA9545A/45B/45C\n4-channel I2C-bus switch with interrupt logic and reset\n© NXP Semiconductors N.V. 2014. All rights reserved.\nFor more information, please visit: http://www.nxp.com\nFor sales office addresses, please se nd an email to: salesaddresses@nxp.com\nDate of release: 5 May 2014\nDocument identifier: PCA9545A_45B_45CPlease be aware that important notices concerning this document and the product(s)\ndescribed herein, have been included in section ‘Legal information’. 21. Contents\n1 General description . . . . . . . . . . . . . . . . . . . . . .  1\n2 Features and benefits . . . . . . . . . . . . . . . . . . . .  1\n3 Ordering information. . . . . . . . . . . . . . . . . . . . .  2\n3.1 Ordering options . . . . . . . . . . . . . . . . . . . . . . . .  2\n4 Block diagram  . . . . . . . . . . . . . . . . . . . . . . . . . .  3\n5 Pinning information. . . . . . . . . . . . . . . . . . . . . .  4\n5.1 Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  4\n5.2 Pin description  . . . . . . . . . . . . . . . . . . . . . . . . .  5\n6 Functional description  . . . . . . . . . . . . . . . . . . .  6\n6.1 Device address. . . . . . . . . . . . . . . . . . . . . . . . .  6\n6.2 Control register . . . . . . . . . . . . . . . . . . . . . . . . .  7\n6.2.1 Control register definition . . . . . . . . . . . . . . . . .  76.2.2 Interrupt handling . . . . . . . . . . . . . . . . . . . . . . .  8\n6.3 RESET\n input. . . . . . . . . . . . . . . . . . . . . . . . . . .  8\n6.4 Power-on reset . . . . . . . . . . . . . . . . . . . . . . . . .  9\n6.5 Voltage translation  . . . . . . . . . . . . . . . . . . . . . .  9\n7 Characteristics of the I2C-bus  . . . . . . . . . . . .  10\n7.1 Bit transfer  . . . . . . . . . . . . . . . . . . . . . . . . . . .  10\n7.2 START and STOP conditions . . . . . . . . . . . . .  10\n7.3 System configuration  . . . . . . . . . . . . . . . . . . .  11\n7.4 Acknowledge  . . . . . . . . . . . . . . . . . . . . . . . . .  117.5 Bus transactions . . . . . . . . . . . . . . . . . . . . . . .  12\n8 Application design-in information . . . . . . . . .  139 Limiting values. . . . . . . . . . . . . . . . . . . . . . . . .  1410 Thermal characteristics  . . . . . . . . . . . . . . . . .  14\n11 Static characteristics. . . . . . . . . . . . . . . . . . . .  15\n12 Dynamic characteristics . . . . . . . . . . . . . . . . .  1713 Test information. . . . . . . . . . . . . . . . . . . . . . . .  19\n14 Package outline . . . . . . . . . . . . . . . . . . . . . . . .  20\n15 Soldering of SMD packages . . . . . . . . . . . . . .  23\n15.1 Introduction to soldering . . . . . . . . . . . . . . . . .  23\n15.2 Wave and reflow soldering . . . . . . . . . . . . . . .  23\n15.3 Wave soldering. . . . . . . . . . . . . . . . . . . . . . . .  23\n15.4 Reflow soldering . . . . . . . . . . . . . . . . . . . . . . .  24\n16 Soldering: PCB footprints. . . . . . . . . . . . . . . .  26\n17 Abbreviations. . . . . . . . . . . . . . . . . . . . . . . . . .  29\n18 Revision history. . . . . . . . . . . . . . . . . . . . . . . .  2919 Legal information. . . . . . . . . . . . . . . . . . . . . . .  30\n19.1 Data sheet status . . . . . . . . . . . . . . . . . . . . . .  30\n19.2 Definitions. . . . . . . . . . . . . . . . . . . . . . . . . . . .  3019.3 Disclaimers . . . . . . . . . . . . . . . . . . . . . . . . . . .  30\n19.4 Trademarks. . . . . . . . . . . . . . . . . . . . . . . . . . .  31\n20 Contact information. . . . . . . . . . . . . . . . . . . . .  31\n21 Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  32\n"}]
!==============================================================================!
### Component Summary: PCA9545APW

#### Key Characteristics and Specifications:
- **Voltage Ratings**: 
  - Operating supply voltage (VDD): 2.3 V to 5.5 V
- **Current Ratings**: 
  - Supply current (IDD): 
    - Operating mode: up to 100 µA (at 5.5 V)
    - Standby mode: up to 1 µA (at 5.5 V)
- **Power Consumption**: 
  - Low standby current, typically 1 µA
- **Operating Temperature Range**: 
  - -40 °C to +85 °C
- **Package Type**: 
  - TSSOP20 (Thin Shrink Small Outline Package)
- **Special Features or Notes**: 
  - 1-of-4 bidirectional translating switches
  - I2C-bus interface logic, compatible with SMBus standards
  - Supports voltage level translation between 1.8 V, 2.5 V, 3.3 V, and 5 V buses
  - Active LOW reset input and interrupt logic
  - ESD protection exceeds 2000 V HBM and 1000 V CDM
  - Low ON resistance (R_on) for switches
  - Allows for hot insertion
- **Moisture Sensitive Level (MSL)**: 
  - MSL 1 (JEDEC J-STD-020E)

#### Description:
The PCA9545APW is a quad bidirectional translating switch designed for I2C-bus applications. It allows for the connection of multiple I2C devices with different voltage levels, enabling communication between components operating at different supply voltages (1.8 V, 2.5 V, 3.3 V, and 5 V). The device features four downstream channels, each with its own interrupt input, and a single interrupt output that combines the status of all channels.

#### Typical Applications:
- **I2C Bus Expansion**: The PCA9545APW is commonly used in systems where multiple I2C devices need to be connected to a single bus, allowing for greater flexibility in device selection and communication.
- **Voltage Level Translation**: It is particularly useful in mixed-voltage environments where devices operating at different voltage levels need to communicate without additional protection circuitry.
- **Interrupt Handling**: The interrupt logic allows for efficient monitoring of multiple devices, making it suitable for applications requiring real-time data processing and event handling.
- **Consumer Electronics**: Used in various consumer electronics, such as smartphones, tablets, and other portable devices, where multiple sensors and peripherals need to communicate over I2C.

This component is ideal for designers looking to simplify their I2C bus architecture while ensuring compatibility across different voltage levels and managing multiple devices efficiently.