<stg><name>get_exg_image</name>


<trans_list>

<trans id="325" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="331" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="332" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="336" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="337" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="339" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="340" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="342" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="343" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="345" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="346" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="347" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="351" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="352" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="355" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="356" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="357" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="358" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="359" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="360" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="362" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="364" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="366" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="367" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="43" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:0  call void (...)* @_ssdm_op_SpecInterface(i32* %veg_img_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:1  call void (...)* @_ssdm_op_SpecInterface(i8* %b_channel_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:2  call void (...)* @_ssdm_op_SpecInterface(i8* %g_channel_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:3  call void (...)* @_ssdm_op_SpecInterface(i8* %r_channel_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:4  call void (...)* @_ssdm_op_SpecInterface(i32* %max_b, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:5  call void (...)* @_ssdm_op_SpecInterface(i32* %max_g, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:6  call void (...)* @_ssdm_op_SpecInterface(i32* %max_r, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:7  %max_r_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %max_r)

]]></Node>
<StgValue><ssdm name="max_r_read"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:8  %max_g_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %max_g)

]]></Node>
<StgValue><ssdm name="max_g_read"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:9  %max_b_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %max_b)

]]></Node>
<StgValue><ssdm name="max_b_read"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0">
<![CDATA[
entry:10  br label %0

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="28" op_0_bw="28" op_1_bw="0" op_2_bw="28" op_3_bw="0">
<![CDATA[
:0  %min_value_V_dc_0 = phi i28 [ 8386560, %entry ], [ %select_ln51, %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv ]

]]></Node>
<StgValue><ssdm name="min_value_V_dc_0"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="29" op_0_bw="29" op_1_bw="0" op_2_bw="29" op_3_bw="0">
<![CDATA[
:1  %max_value_V_dc_0 = phi i29 [ 0, %entry ], [ %select_ln50, %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv ]

]]></Node>
<StgValue><ssdm name="max_value_V_dc_0"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="56" op_0_bw="56" op_1_bw="0" op_2_bw="56" op_3_bw="0">
<![CDATA[
:2  %min_value_V_load_i = phi i56 [ 8386560, %entry ], [ %select_ln51_1, %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv ]

]]></Node>
<StgValue><ssdm name="min_value_V_load_i"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="56" op_0_bw="56" op_1_bw="0" op_2_bw="56" op_3_bw="0">
<![CDATA[
:3  %max_value_V_load_i = phi i56 [ 0, %entry ], [ %select_ln50_1, %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv ]

]]></Node>
<StgValue><ssdm name="max_value_V_load_i"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:4  %i_0_i = phi i16 [ 0, %entry ], [ %i, %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv ]

]]></Node>
<StgValue><ssdm name="i_0_i"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %icmp_ln40 = icmp eq i16 %i_0_i, -7936

]]></Node>
<StgValue><ssdm name="icmp_ln40"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 57600, i64 57600, i64 57600)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %i = add i16 %i_0_i, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %icmp_ln40, label %.exit, label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:1  %tmp_V_7 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %r_channel_data_V)

]]></Node>
<StgValue><ssdm name="tmp_V_7"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:2  %zext_ln1371 = zext i8 %tmp_V_7 to i32

]]></Node>
<StgValue><ssdm name="zext_ln1371"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="13" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:3  %sdiv_ln1371 = sdiv i32 %zext_ln1371, %max_r_read

]]></Node>
<StgValue><ssdm name="sdiv_ln1371"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:5  %tmp_V = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %g_channel_data_V)

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:6  %zext_ln1371_1 = zext i8 %tmp_V to i32

]]></Node>
<StgValue><ssdm name="zext_ln1371_1"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="13" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:7  %sdiv_ln1371_1 = sdiv i32 %zext_ln1371_1, %max_g_read

]]></Node>
<StgValue><ssdm name="sdiv_ln1371_1"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:12  %tmp_V_8 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %b_channel_data_V)

]]></Node>
<StgValue><ssdm name="tmp_V_8"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:13  %zext_ln1371_2 = zext i8 %tmp_V_8 to i32

]]></Node>
<StgValue><ssdm name="zext_ln1371_2"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="13" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:14  %sdiv_ln1371_2 = sdiv i32 %zext_ln1371_2, %max_b_read

]]></Node>
<StgValue><ssdm name="sdiv_ln1371_2"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.exit:0  call void (...)* @_ssdm_op_SpecInterface(i28* %min_value_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="28">
<![CDATA[
.exit:1  call void @_ssdm_op_Write.ap_fifo.i28P(i28* %min_value_V_out, i28 %min_value_V_dc_0)

]]></Node>
<StgValue><ssdm name="write_ln51"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="29" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.exit:2  call void (...)* @_ssdm_op_SpecInterface(i29* %max_value_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0" op_1_bw="29" op_2_bw="29">
<![CDATA[
.exit:3  call void @_ssdm_op_Write.ap_fifo.i29P(i29* %max_value_V_out, i29 %max_value_V_dc_0)

]]></Node>
<StgValue><ssdm name="write_ln50"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0">
<![CDATA[
.exit:4  ret void

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="78" st_id="3" stage="12" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:3  %sdiv_ln1371 = sdiv i32 %zext_ln1371, %max_r_read

]]></Node>
<StgValue><ssdm name="sdiv_ln1371"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="12" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:7  %sdiv_ln1371_1 = sdiv i32 %zext_ln1371_1, %max_g_read

]]></Node>
<StgValue><ssdm name="sdiv_ln1371_1"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="12" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:14  %sdiv_ln1371_2 = sdiv i32 %zext_ln1371_2, %max_b_read

]]></Node>
<StgValue><ssdm name="sdiv_ln1371_2"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="81" st_id="4" stage="11" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:3  %sdiv_ln1371 = sdiv i32 %zext_ln1371, %max_r_read

]]></Node>
<StgValue><ssdm name="sdiv_ln1371"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="11" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:7  %sdiv_ln1371_1 = sdiv i32 %zext_ln1371_1, %max_g_read

]]></Node>
<StgValue><ssdm name="sdiv_ln1371_1"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="11" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:14  %sdiv_ln1371_2 = sdiv i32 %zext_ln1371_2, %max_b_read

]]></Node>
<StgValue><ssdm name="sdiv_ln1371_2"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="84" st_id="5" stage="10" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:3  %sdiv_ln1371 = sdiv i32 %zext_ln1371, %max_r_read

]]></Node>
<StgValue><ssdm name="sdiv_ln1371"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="10" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:7  %sdiv_ln1371_1 = sdiv i32 %zext_ln1371_1, %max_g_read

]]></Node>
<StgValue><ssdm name="sdiv_ln1371_1"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="10" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:14  %sdiv_ln1371_2 = sdiv i32 %zext_ln1371_2, %max_b_read

]]></Node>
<StgValue><ssdm name="sdiv_ln1371_2"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="87" st_id="6" stage="9" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:3  %sdiv_ln1371 = sdiv i32 %zext_ln1371, %max_r_read

]]></Node>
<StgValue><ssdm name="sdiv_ln1371"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="9" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:7  %sdiv_ln1371_1 = sdiv i32 %zext_ln1371_1, %max_g_read

]]></Node>
<StgValue><ssdm name="sdiv_ln1371_1"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="9" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:14  %sdiv_ln1371_2 = sdiv i32 %zext_ln1371_2, %max_b_read

]]></Node>
<StgValue><ssdm name="sdiv_ln1371_2"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="90" st_id="7" stage="8" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:3  %sdiv_ln1371 = sdiv i32 %zext_ln1371, %max_r_read

]]></Node>
<StgValue><ssdm name="sdiv_ln1371"/></StgValue>
</operation>

<operation id="91" st_id="7" stage="8" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:7  %sdiv_ln1371_1 = sdiv i32 %zext_ln1371_1, %max_g_read

]]></Node>
<StgValue><ssdm name="sdiv_ln1371_1"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="8" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:14  %sdiv_ln1371_2 = sdiv i32 %zext_ln1371_2, %max_b_read

]]></Node>
<StgValue><ssdm name="sdiv_ln1371_2"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="93" st_id="8" stage="7" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:3  %sdiv_ln1371 = sdiv i32 %zext_ln1371, %max_r_read

]]></Node>
<StgValue><ssdm name="sdiv_ln1371"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="7" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:7  %sdiv_ln1371_1 = sdiv i32 %zext_ln1371_1, %max_g_read

]]></Node>
<StgValue><ssdm name="sdiv_ln1371_1"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="7" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:14  %sdiv_ln1371_2 = sdiv i32 %zext_ln1371_2, %max_b_read

]]></Node>
<StgValue><ssdm name="sdiv_ln1371_2"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="96" st_id="9" stage="6" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:3  %sdiv_ln1371 = sdiv i32 %zext_ln1371, %max_r_read

]]></Node>
<StgValue><ssdm name="sdiv_ln1371"/></StgValue>
</operation>

<operation id="97" st_id="9" stage="6" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:7  %sdiv_ln1371_1 = sdiv i32 %zext_ln1371_1, %max_g_read

]]></Node>
<StgValue><ssdm name="sdiv_ln1371_1"/></StgValue>
</operation>

<operation id="98" st_id="9" stage="6" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:14  %sdiv_ln1371_2 = sdiv i32 %zext_ln1371_2, %max_b_read

]]></Node>
<StgValue><ssdm name="sdiv_ln1371_2"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="99" st_id="10" stage="5" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:3  %sdiv_ln1371 = sdiv i32 %zext_ln1371, %max_r_read

]]></Node>
<StgValue><ssdm name="sdiv_ln1371"/></StgValue>
</operation>

<operation id="100" st_id="10" stage="5" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:7  %sdiv_ln1371_1 = sdiv i32 %zext_ln1371_1, %max_g_read

]]></Node>
<StgValue><ssdm name="sdiv_ln1371_1"/></StgValue>
</operation>

<operation id="101" st_id="10" stage="5" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:14  %sdiv_ln1371_2 = sdiv i32 %zext_ln1371_2, %max_b_read

]]></Node>
<StgValue><ssdm name="sdiv_ln1371_2"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="102" st_id="11" stage="4" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:3  %sdiv_ln1371 = sdiv i32 %zext_ln1371, %max_r_read

]]></Node>
<StgValue><ssdm name="sdiv_ln1371"/></StgValue>
</operation>

<operation id="103" st_id="11" stage="4" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:7  %sdiv_ln1371_1 = sdiv i32 %zext_ln1371_1, %max_g_read

]]></Node>
<StgValue><ssdm name="sdiv_ln1371_1"/></StgValue>
</operation>

<operation id="104" st_id="11" stage="4" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:14  %sdiv_ln1371_2 = sdiv i32 %zext_ln1371_2, %max_b_read

]]></Node>
<StgValue><ssdm name="sdiv_ln1371_2"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="105" st_id="12" stage="3" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:3  %sdiv_ln1371 = sdiv i32 %zext_ln1371, %max_r_read

]]></Node>
<StgValue><ssdm name="sdiv_ln1371"/></StgValue>
</operation>

<operation id="106" st_id="12" stage="3" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:7  %sdiv_ln1371_1 = sdiv i32 %zext_ln1371_1, %max_g_read

]]></Node>
<StgValue><ssdm name="sdiv_ln1371_1"/></StgValue>
</operation>

<operation id="107" st_id="12" stage="3" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:14  %sdiv_ln1371_2 = sdiv i32 %zext_ln1371_2, %max_b_read

]]></Node>
<StgValue><ssdm name="sdiv_ln1371_2"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="108" st_id="13" stage="2" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:3  %sdiv_ln1371 = sdiv i32 %zext_ln1371, %max_r_read

]]></Node>
<StgValue><ssdm name="sdiv_ln1371"/></StgValue>
</operation>

<operation id="109" st_id="13" stage="2" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:7  %sdiv_ln1371_1 = sdiv i32 %zext_ln1371_1, %max_g_read

]]></Node>
<StgValue><ssdm name="sdiv_ln1371_1"/></StgValue>
</operation>

<operation id="110" st_id="13" stage="2" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:14  %sdiv_ln1371_2 = sdiv i32 %zext_ln1371_2, %max_b_read

]]></Node>
<StgValue><ssdm name="sdiv_ln1371_2"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="111" st_id="14" stage="1" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:3  %sdiv_ln1371 = sdiv i32 %zext_ln1371, %max_r_read

]]></Node>
<StgValue><ssdm name="sdiv_ln1371"/></StgValue>
</operation>

<operation id="112" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="9" op_0_bw="9">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:4  %ret_V = trunc i32 %sdiv_ln1371 to i9

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="113" st_id="14" stage="1" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:7  %sdiv_ln1371_1 = sdiv i32 %zext_ln1371_1, %max_g_read

]]></Node>
<StgValue><ssdm name="sdiv_ln1371_1"/></StgValue>
</operation>

<operation id="114" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="9" op_0_bw="9">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:8  %ret_V_14 = trunc i32 %sdiv_ln1371_1 to i9

]]></Node>
<StgValue><ssdm name="ret_V_14"/></StgValue>
</operation>

<operation id="115" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="10" op_0_bw="9">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:9  %lhs_V = sext i9 %ret_V to i10

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="116" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="10" op_0_bw="9">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:10  %rhs_V = sext i9 %ret_V_14 to i10

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="117" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:11  %ret_V_15 = add nsw i10 %rhs_V, %lhs_V

]]></Node>
<StgValue><ssdm name="ret_V_15"/></StgValue>
</operation>

<operation id="118" st_id="14" stage="1" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:14  %sdiv_ln1371_2 = sdiv i32 %zext_ln1371_2, %max_b_read

]]></Node>
<StgValue><ssdm name="sdiv_ln1371_2"/></StgValue>
</operation>

<operation id="119" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="9" op_0_bw="9">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:15  %ret_V_17 = trunc i32 %sdiv_ln1371_2 to i9

]]></Node>
<StgValue><ssdm name="ret_V_17"/></StgValue>
</operation>

<operation id="120" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="11" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:16  %lhs_V_4 = sext i10 %ret_V_15 to i11

]]></Node>
<StgValue><ssdm name="lhs_V_4"/></StgValue>
</operation>

<operation id="121" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="11" op_0_bw="9">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:17  %rhs_V_5 = sext i9 %ret_V_17 to i11

]]></Node>
<StgValue><ssdm name="rhs_V_5"/></StgValue>
</operation>

<operation id="122" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:18  %ret_V_19 = add nsw i11 %rhs_V_5, %lhs_V_4

]]></Node>
<StgValue><ssdm name="ret_V_19"/></StgValue>
</operation>

<operation id="123" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="19" op_0_bw="19" op_1_bw="11" op_2_bw="8">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:19  %denominator_V = call i19 @_ssdm_op_BitConcatenate.i19.i11.i8(i11 %ret_V_19, i8 0)

]]></Node>
<StgValue><ssdm name="denominator_V"/></StgValue>
</operation>

<operation id="124" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:20  %icmp_ln1498 = icmp eq i11 %ret_V_19, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1498"/></StgValue>
</operation>

<operation id="125" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:21  %denominator_V_1 = select i1 %icmp_ln1498, i19 256, i19 %denominator_V

]]></Node>
<StgValue><ssdm name="denominator_V_1"/></StgValue>
</operation>

<operation id="126" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:22  %shl_ln = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %tmp_V, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="127" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="25" op_0_bw="24">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:23  %zext_ln1148 = zext i24 %shl_ln to i25

]]></Node>
<StgValue><ssdm name="zext_ln1148"/></StgValue>
</operation>

<operation id="128" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="25" op_0_bw="19">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:24  %sext_ln1148 = sext i19 %denominator_V_1 to i25

]]></Node>
<StgValue><ssdm name="sext_ln1148"/></StgValue>
</operation>

<operation id="129" st_id="14" stage="29" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:25  %sdiv_ln1148 = sdiv i25 %zext_ln1148, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="130" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:28  %shl_ln1148_1 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %tmp_V_7, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln1148_1"/></StgValue>
</operation>

<operation id="131" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="25" op_0_bw="24">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:29  %zext_ln1148_1 = zext i24 %shl_ln1148_1 to i25

]]></Node>
<StgValue><ssdm name="zext_ln1148_1"/></StgValue>
</operation>

<operation id="132" st_id="14" stage="29" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:30  %sdiv_ln1148_1 = sdiv i25 %zext_ln1148_1, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_1"/></StgValue>
</operation>

<operation id="133" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:33  %shl_ln1148_2 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %tmp_V_8, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln1148_2"/></StgValue>
</operation>

<operation id="134" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="25" op_0_bw="24">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:34  %zext_ln1148_2 = zext i24 %shl_ln1148_2 to i25

]]></Node>
<StgValue><ssdm name="zext_ln1148_2"/></StgValue>
</operation>

<operation id="135" st_id="14" stage="29" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:35  %sdiv_ln1148_2 = sdiv i25 %zext_ln1148_2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_2"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="136" st_id="15" stage="28" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:25  %sdiv_ln1148 = sdiv i25 %zext_ln1148, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="137" st_id="15" stage="28" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:30  %sdiv_ln1148_1 = sdiv i25 %zext_ln1148_1, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_1"/></StgValue>
</operation>

<operation id="138" st_id="15" stage="28" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:35  %sdiv_ln1148_2 = sdiv i25 %zext_ln1148_2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_2"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="139" st_id="16" stage="27" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:25  %sdiv_ln1148 = sdiv i25 %zext_ln1148, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="140" st_id="16" stage="27" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:30  %sdiv_ln1148_1 = sdiv i25 %zext_ln1148_1, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_1"/></StgValue>
</operation>

<operation id="141" st_id="16" stage="27" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:35  %sdiv_ln1148_2 = sdiv i25 %zext_ln1148_2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_2"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="142" st_id="17" stage="26" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:25  %sdiv_ln1148 = sdiv i25 %zext_ln1148, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="143" st_id="17" stage="26" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:30  %sdiv_ln1148_1 = sdiv i25 %zext_ln1148_1, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_1"/></StgValue>
</operation>

<operation id="144" st_id="17" stage="26" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:35  %sdiv_ln1148_2 = sdiv i25 %zext_ln1148_2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_2"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="145" st_id="18" stage="25" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:25  %sdiv_ln1148 = sdiv i25 %zext_ln1148, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="146" st_id="18" stage="25" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:30  %sdiv_ln1148_1 = sdiv i25 %zext_ln1148_1, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_1"/></StgValue>
</operation>

<operation id="147" st_id="18" stage="25" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:35  %sdiv_ln1148_2 = sdiv i25 %zext_ln1148_2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_2"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="148" st_id="19" stage="24" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:25  %sdiv_ln1148 = sdiv i25 %zext_ln1148, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="149" st_id="19" stage="24" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:30  %sdiv_ln1148_1 = sdiv i25 %zext_ln1148_1, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_1"/></StgValue>
</operation>

<operation id="150" st_id="19" stage="24" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:35  %sdiv_ln1148_2 = sdiv i25 %zext_ln1148_2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_2"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="151" st_id="20" stage="23" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:25  %sdiv_ln1148 = sdiv i25 %zext_ln1148, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="152" st_id="20" stage="23" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:30  %sdiv_ln1148_1 = sdiv i25 %zext_ln1148_1, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_1"/></StgValue>
</operation>

<operation id="153" st_id="20" stage="23" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:35  %sdiv_ln1148_2 = sdiv i25 %zext_ln1148_2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_2"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="154" st_id="21" stage="22" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:25  %sdiv_ln1148 = sdiv i25 %zext_ln1148, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="155" st_id="21" stage="22" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:30  %sdiv_ln1148_1 = sdiv i25 %zext_ln1148_1, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_1"/></StgValue>
</operation>

<operation id="156" st_id="21" stage="22" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:35  %sdiv_ln1148_2 = sdiv i25 %zext_ln1148_2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_2"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="157" st_id="22" stage="21" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:25  %sdiv_ln1148 = sdiv i25 %zext_ln1148, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="158" st_id="22" stage="21" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:30  %sdiv_ln1148_1 = sdiv i25 %zext_ln1148_1, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_1"/></StgValue>
</operation>

<operation id="159" st_id="22" stage="21" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:35  %sdiv_ln1148_2 = sdiv i25 %zext_ln1148_2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_2"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="160" st_id="23" stage="20" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:25  %sdiv_ln1148 = sdiv i25 %zext_ln1148, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="161" st_id="23" stage="20" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:30  %sdiv_ln1148_1 = sdiv i25 %zext_ln1148_1, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_1"/></StgValue>
</operation>

<operation id="162" st_id="23" stage="20" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:35  %sdiv_ln1148_2 = sdiv i25 %zext_ln1148_2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_2"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="163" st_id="24" stage="19" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:25  %sdiv_ln1148 = sdiv i25 %zext_ln1148, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="164" st_id="24" stage="19" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:30  %sdiv_ln1148_1 = sdiv i25 %zext_ln1148_1, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_1"/></StgValue>
</operation>

<operation id="165" st_id="24" stage="19" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:35  %sdiv_ln1148_2 = sdiv i25 %zext_ln1148_2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_2"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="166" st_id="25" stage="18" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:25  %sdiv_ln1148 = sdiv i25 %zext_ln1148, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="167" st_id="25" stage="18" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:30  %sdiv_ln1148_1 = sdiv i25 %zext_ln1148_1, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_1"/></StgValue>
</operation>

<operation id="168" st_id="25" stage="18" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:35  %sdiv_ln1148_2 = sdiv i25 %zext_ln1148_2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_2"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="169" st_id="26" stage="17" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:25  %sdiv_ln1148 = sdiv i25 %zext_ln1148, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="170" st_id="26" stage="17" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:30  %sdiv_ln1148_1 = sdiv i25 %zext_ln1148_1, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_1"/></StgValue>
</operation>

<operation id="171" st_id="26" stage="17" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:35  %sdiv_ln1148_2 = sdiv i25 %zext_ln1148_2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_2"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="172" st_id="27" stage="16" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:25  %sdiv_ln1148 = sdiv i25 %zext_ln1148, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="173" st_id="27" stage="16" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:30  %sdiv_ln1148_1 = sdiv i25 %zext_ln1148_1, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_1"/></StgValue>
</operation>

<operation id="174" st_id="27" stage="16" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:35  %sdiv_ln1148_2 = sdiv i25 %zext_ln1148_2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_2"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="175" st_id="28" stage="15" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:25  %sdiv_ln1148 = sdiv i25 %zext_ln1148, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="176" st_id="28" stage="15" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:30  %sdiv_ln1148_1 = sdiv i25 %zext_ln1148_1, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_1"/></StgValue>
</operation>

<operation id="177" st_id="28" stage="15" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:35  %sdiv_ln1148_2 = sdiv i25 %zext_ln1148_2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_2"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="178" st_id="29" stage="14" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:25  %sdiv_ln1148 = sdiv i25 %zext_ln1148, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="179" st_id="29" stage="14" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:30  %sdiv_ln1148_1 = sdiv i25 %zext_ln1148_1, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_1"/></StgValue>
</operation>

<operation id="180" st_id="29" stage="14" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:35  %sdiv_ln1148_2 = sdiv i25 %zext_ln1148_2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_2"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="181" st_id="30" stage="13" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:25  %sdiv_ln1148 = sdiv i25 %zext_ln1148, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="182" st_id="30" stage="13" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:30  %sdiv_ln1148_1 = sdiv i25 %zext_ln1148_1, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_1"/></StgValue>
</operation>

<operation id="183" st_id="30" stage="13" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:35  %sdiv_ln1148_2 = sdiv i25 %zext_ln1148_2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_2"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="184" st_id="31" stage="12" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:25  %sdiv_ln1148 = sdiv i25 %zext_ln1148, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="185" st_id="31" stage="12" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:30  %sdiv_ln1148_1 = sdiv i25 %zext_ln1148_1, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_1"/></StgValue>
</operation>

<operation id="186" st_id="31" stage="12" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:35  %sdiv_ln1148_2 = sdiv i25 %zext_ln1148_2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_2"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="187" st_id="32" stage="11" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:25  %sdiv_ln1148 = sdiv i25 %zext_ln1148, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="188" st_id="32" stage="11" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:30  %sdiv_ln1148_1 = sdiv i25 %zext_ln1148_1, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_1"/></StgValue>
</operation>

<operation id="189" st_id="32" stage="11" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:35  %sdiv_ln1148_2 = sdiv i25 %zext_ln1148_2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_2"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="190" st_id="33" stage="10" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:25  %sdiv_ln1148 = sdiv i25 %zext_ln1148, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="191" st_id="33" stage="10" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:30  %sdiv_ln1148_1 = sdiv i25 %zext_ln1148_1, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_1"/></StgValue>
</operation>

<operation id="192" st_id="33" stage="10" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:35  %sdiv_ln1148_2 = sdiv i25 %zext_ln1148_2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_2"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="193" st_id="34" stage="9" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:25  %sdiv_ln1148 = sdiv i25 %zext_ln1148, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="194" st_id="34" stage="9" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:30  %sdiv_ln1148_1 = sdiv i25 %zext_ln1148_1, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_1"/></StgValue>
</operation>

<operation id="195" st_id="34" stage="9" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:35  %sdiv_ln1148_2 = sdiv i25 %zext_ln1148_2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_2"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="196" st_id="35" stage="8" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:25  %sdiv_ln1148 = sdiv i25 %zext_ln1148, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="197" st_id="35" stage="8" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:30  %sdiv_ln1148_1 = sdiv i25 %zext_ln1148_1, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_1"/></StgValue>
</operation>

<operation id="198" st_id="35" stage="8" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:35  %sdiv_ln1148_2 = sdiv i25 %zext_ln1148_2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_2"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="199" st_id="36" stage="7" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:25  %sdiv_ln1148 = sdiv i25 %zext_ln1148, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="200" st_id="36" stage="7" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:30  %sdiv_ln1148_1 = sdiv i25 %zext_ln1148_1, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_1"/></StgValue>
</operation>

<operation id="201" st_id="36" stage="7" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:35  %sdiv_ln1148_2 = sdiv i25 %zext_ln1148_2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_2"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="202" st_id="37" stage="6" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:25  %sdiv_ln1148 = sdiv i25 %zext_ln1148, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="203" st_id="37" stage="6" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:30  %sdiv_ln1148_1 = sdiv i25 %zext_ln1148_1, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_1"/></StgValue>
</operation>

<operation id="204" st_id="37" stage="6" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:35  %sdiv_ln1148_2 = sdiv i25 %zext_ln1148_2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_2"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="205" st_id="38" stage="5" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:25  %sdiv_ln1148 = sdiv i25 %zext_ln1148, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="206" st_id="38" stage="5" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:30  %sdiv_ln1148_1 = sdiv i25 %zext_ln1148_1, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_1"/></StgValue>
</operation>

<operation id="207" st_id="38" stage="5" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:35  %sdiv_ln1148_2 = sdiv i25 %zext_ln1148_2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_2"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="208" st_id="39" stage="4" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:25  %sdiv_ln1148 = sdiv i25 %zext_ln1148, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="209" st_id="39" stage="4" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:30  %sdiv_ln1148_1 = sdiv i25 %zext_ln1148_1, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_1"/></StgValue>
</operation>

<operation id="210" st_id="39" stage="4" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:35  %sdiv_ln1148_2 = sdiv i25 %zext_ln1148_2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_2"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="211" st_id="40" stage="3" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:25  %sdiv_ln1148 = sdiv i25 %zext_ln1148, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="212" st_id="40" stage="3" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:30  %sdiv_ln1148_1 = sdiv i25 %zext_ln1148_1, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_1"/></StgValue>
</operation>

<operation id="213" st_id="40" stage="3" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:35  %sdiv_ln1148_2 = sdiv i25 %zext_ln1148_2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_2"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="214" st_id="41" stage="2" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:25  %sdiv_ln1148 = sdiv i25 %zext_ln1148, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="215" st_id="41" stage="2" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:30  %sdiv_ln1148_1 = sdiv i25 %zext_ln1148_1, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_1"/></StgValue>
</operation>

<operation id="216" st_id="41" stage="2" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:35  %sdiv_ln1148_2 = sdiv i25 %zext_ln1148_2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_2"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="217" st_id="42" stage="1" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:25  %sdiv_ln1148 = sdiv i25 %zext_ln1148, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="218" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="26" op_0_bw="26" op_1_bw="25" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:26  %shl_ln7 = call i26 @_ssdm_op_BitConcatenate.i26.i25.i1(i25 %sdiv_ln1148, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln7"/></StgValue>
</operation>

<operation id="219" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="27" op_0_bw="26">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:27  %sext_ln703 = sext i26 %shl_ln7 to i27

]]></Node>
<StgValue><ssdm name="sext_ln703"/></StgValue>
</operation>

<operation id="220" st_id="42" stage="1" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:30  %sdiv_ln1148_1 = sdiv i25 %zext_ln1148_1, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_1"/></StgValue>
</operation>

<operation id="221" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="27" op_0_bw="25">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:31  %sext_ln703_6 = sext i25 %sdiv_ln1148_1 to i27

]]></Node>
<StgValue><ssdm name="sext_ln703_6"/></StgValue>
</operation>

<operation id="222" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:32  %sub_ln703 = sub i27 %sext_ln703, %sext_ln703_6

]]></Node>
<StgValue><ssdm name="sub_ln703"/></StgValue>
</operation>

<operation id="223" st_id="42" stage="1" lat="29">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:35  %sdiv_ln1148_2 = sdiv i25 %zext_ln1148_2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_2"/></StgValue>
</operation>

<operation id="224" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="27" op_0_bw="25">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:36  %sext_ln703_7 = sext i25 %sdiv_ln1148_2 to i27

]]></Node>
<StgValue><ssdm name="sext_ln703_7"/></StgValue>
</operation>

<operation id="225" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:37  %tmp_V_9 = sub i27 %sub_ln703, %sext_ln703_7

]]></Node>
<StgValue><ssdm name="tmp_V_9"/></StgValue>
</operation>

<operation id="226" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="56" op_0_bw="27">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:38  %sext_ln703_8 = sext i27 %tmp_V_9 to i56

]]></Node>
<StgValue><ssdm name="sext_ln703_8"/></StgValue>
</operation>

<operation id="227" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="26" op_0_bw="27">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:39  %trunc_ln703 = trunc i27 %tmp_V_9 to i26

]]></Node>
<StgValue><ssdm name="trunc_ln703"/></StgValue>
</operation>

<operation id="228" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:40  %icmp_ln935 = icmp eq i27 %sub_ln703, %sext_ln703_7

]]></Node>
<StgValue><ssdm name="icmp_ln935"/></StgValue>
</operation>

<operation id="229" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:41  %p_Result_9 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %tmp_V_9, i32 26)

]]></Node>
<StgValue><ssdm name="p_Result_9"/></StgValue>
</operation>

<operation id="230" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:42  %sub_ln939 = sub i26 0, %trunc_ln703

]]></Node>
<StgValue><ssdm name="sub_ln939"/></StgValue>
</operation>

<operation id="231" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:43  %tmp_V_10 = select i1 %p_Result_9, i26 %sub_ln939, i26 %trunc_ln703

]]></Node>
<StgValue><ssdm name="tmp_V_10"/></StgValue>
</operation>

<operation id="232" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:127  %icmp_ln1495 = icmp slt i56 %max_value_V_load_i, %sext_ln703_8

]]></Node>
<StgValue><ssdm name="icmp_ln1495"/></StgValue>
</operation>

<operation id="233" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="29" op_0_bw="27">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:128  %sext_ln203 = sext i27 %tmp_V_9 to i29

]]></Node>
<StgValue><ssdm name="sext_ln203"/></StgValue>
</operation>

<operation id="234" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="29" op_0_bw="1" op_1_bw="29" op_2_bw="29">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:129  %select_ln50 = select i1 %icmp_ln1495, i29 %sext_ln203, i29 %max_value_V_dc_0

]]></Node>
<StgValue><ssdm name="select_ln50"/></StgValue>
</operation>

<operation id="235" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="56" op_0_bw="1" op_1_bw="56" op_2_bw="56">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:130  %select_ln50_1 = select i1 %icmp_ln1495, i56 %sext_ln703_8, i56 %max_value_V_load_i

]]></Node>
<StgValue><ssdm name="select_ln50_1"/></StgValue>
</operation>

<operation id="236" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:131  %icmp_ln1494 = icmp sgt i56 %min_value_V_load_i, %sext_ln703_8

]]></Node>
<StgValue><ssdm name="icmp_ln1494"/></StgValue>
</operation>

<operation id="237" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="28" op_0_bw="27">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:132  %sext_ln203_1 = sext i27 %tmp_V_9 to i28

]]></Node>
<StgValue><ssdm name="sext_ln203_1"/></StgValue>
</operation>

<operation id="238" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="28" op_0_bw="1" op_1_bw="28" op_2_bw="28">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:133  %select_ln51 = select i1 %icmp_ln1494, i28 %sext_ln203_1, i28 %min_value_V_dc_0

]]></Node>
<StgValue><ssdm name="select_ln51"/></StgValue>
</operation>

<operation id="239" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="56" op_0_bw="1" op_1_bw="56" op_2_bw="56">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:134  %select_ln51_1 = select i1 %icmp_ln1494, i56 %sext_ln703_8, i56 %min_value_V_load_i

]]></Node>
<StgValue><ssdm name="select_ln51_1"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="240" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:0  call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln40"/></StgValue>
</operation>

<operation id="241" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="26">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:44  %zext_ln938 = zext i26 %tmp_V_10 to i32

]]></Node>
<StgValue><ssdm name="zext_ln938"/></StgValue>
</operation>

<operation id="242" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="56" op_0_bw="26">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:45  %zext_ln938_1 = zext i26 %tmp_V_10 to i56

]]></Node>
<StgValue><ssdm name="zext_ln938_1"/></StgValue>
</operation>

<operation id="243" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="56" op_0_bw="56" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:46  %p_Result_s = call i56 @llvm.part.select.i56(i56 %zext_ln938_1, i32 55, i32 0) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="244" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="56">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:47  %p_Result_10 = call i64 @_ssdm_op_BitConcatenate.i64.i8.i56(i8 -1, i56 %p_Result_s)

]]></Node>
<StgValue><ssdm name="p_Result_10"/></StgValue>
</operation>

<operation id="245" st_id="43" stage="1" lat="1">
<core>CTTZ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:48  %tmp_i = call i64 @llvm.cttz.i64(i64 %p_Result_10, i1 true) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="246" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:49  %l = trunc i64 %tmp_i to i32

]]></Node>
<StgValue><ssdm name="l"/></StgValue>
</operation>

<operation id="247" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:50  %sub_ln944 = sub nsw i32 56, %l

]]></Node>
<StgValue><ssdm name="sub_ln944"/></StgValue>
</operation>

<operation id="248" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:51  %lsb_index = add nsw i32 -24, %sub_ln944

]]></Node>
<StgValue><ssdm name="lsb_index"/></StgValue>
</operation>

<operation id="249" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:52  %tmp = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="250" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:53  %icmp_ln947 = icmp sgt i31 %tmp, 0

]]></Node>
<StgValue><ssdm name="icmp_ln947"/></StgValue>
</operation>

<operation id="251" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="6" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:54  %trunc_ln947 = trunc i32 %sub_ln944 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln947"/></StgValue>
</operation>

<operation id="252" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:55  %sub_ln947 = sub i6 17, %trunc_ln947

]]></Node>
<StgValue><ssdm name="sub_ln947"/></StgValue>
</operation>

<operation id="253" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="56" op_0_bw="6">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:56  %zext_ln947 = zext i6 %sub_ln947 to i56

]]></Node>
<StgValue><ssdm name="zext_ln947"/></StgValue>
</operation>

<operation id="254" st_id="43" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:57  %lshr_ln947 = lshr i56 -1, %zext_ln947

]]></Node>
<StgValue><ssdm name="lshr_ln947"/></StgValue>
</operation>

<operation id="255" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:58  %p_Result_6 = and i56 %zext_ln938_1, %lshr_ln947

]]></Node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="256" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:59  %icmp_ln947_1 = icmp ne i56 %p_Result_6, 0

]]></Node>
<StgValue><ssdm name="icmp_ln947_1"/></StgValue>
</operation>

<operation id="257" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:60  %a = and i1 %icmp_ln947, %icmp_ln947_1

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="258" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:61  %tmp_45 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="259" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:62  %xor_ln949 = xor i1 %tmp_45, true

]]></Node>
<StgValue><ssdm name="xor_ln949"/></StgValue>
</operation>

<operation id="260" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="56" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:63  %p_Result_3 = call i1 @_ssdm_op_BitSelect.i1.i56.i32(i56 %zext_ln938_1, i32 %lsb_index)

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="261" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:64  %and_ln949 = and i1 %p_Result_3, %xor_ln949

]]></Node>
<StgValue><ssdm name="and_ln949"/></StgValue>
</operation>

<operation id="262" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:65  %or_ln949 = or i1 %and_ln949, %a

]]></Node>
<StgValue><ssdm name="or_ln949"/></StgValue>
</operation>

<operation id="263" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:66  %or_ln_i = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949)

]]></Node>
<StgValue><ssdm name="or_ln_i"/></StgValue>
</operation>

<operation id="264" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:67  %icmp_ln954 = icmp sgt i32 %lsb_index, 0

]]></Node>
<StgValue><ssdm name="icmp_ln954"/></StgValue>
</operation>

<operation id="265" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:68  %add_ln954 = add nsw i32 -25, %sub_ln944

]]></Node>
<StgValue><ssdm name="add_ln954"/></StgValue>
</operation>

<operation id="266" st_id="43" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:69  %lshr_ln954 = lshr i32 %zext_ln938, %add_ln954

]]></Node>
<StgValue><ssdm name="lshr_ln954"/></StgValue>
</operation>

<operation id="267" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:70  %sub_ln954 = sub i32 25, %sub_ln944

]]></Node>
<StgValue><ssdm name="sub_ln954"/></StgValue>
</operation>

<operation id="268" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="56" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:71  %zext_ln954 = zext i32 %sub_ln954 to i56

]]></Node>
<StgValue><ssdm name="zext_ln954"/></StgValue>
</operation>

<operation id="269" st_id="43" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:72  %shl_ln954 = shl i56 %zext_ln938_1, %zext_ln954

]]></Node>
<StgValue><ssdm name="shl_ln954"/></StgValue>
</operation>

<operation id="270" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="56">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:73  %trunc_ln954 = trunc i56 %shl_ln954 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln954"/></StgValue>
</operation>

<operation id="271" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:74  %m = select i1 %icmp_ln954, i32 %lshr_ln954, i32 %trunc_ln954

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="272" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:75  %m_1 = add i32 %or_ln_i, %m

]]></Node>
<StgValue><ssdm name="m_1"/></StgValue>
</operation>

<operation id="273" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:76  %m_4 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %m_1, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="m_4"/></StgValue>
</operation>

<operation id="274" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="31">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:77  %m_5 = zext i31 %m_4 to i32

]]></Node>
<StgValue><ssdm name="m_5"/></StgValue>
</operation>

<operation id="275" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:78  %tmp_46 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %m_1, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="276" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:79  %select_ln964 = select i1 %tmp_46, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln964"/></StgValue>
</operation>

<operation id="277" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:80  %trunc_ln943 = trunc i64 %tmp_i to i8

]]></Node>
<StgValue><ssdm name="trunc_ln943"/></StgValue>
</operation>

<operation id="278" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:81  %sub_ln964 = sub i8 48, %trunc_ln943

]]></Node>
<StgValue><ssdm name="sub_ln964"/></StgValue>
</operation>

<operation id="279" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:82  %add_ln964 = add i8 %sub_ln964, %select_ln964

]]></Node>
<StgValue><ssdm name="add_ln964"/></StgValue>
</operation>

<operation id="280" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:83  %tmp_64_i = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %p_Result_9, i8 %add_ln964)

]]></Node>
<StgValue><ssdm name="tmp_64_i"/></StgValue>
</operation>

<operation id="281" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:84  %p_Result_11 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %m_5, i9 %tmp_64_i, i32 23, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_11"/></StgValue>
</operation>

<operation id="282" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:85  %reg_V = select i1 %icmp_ln935, i32 0, i32 %p_Result_11

]]></Node>
<StgValue><ssdm name="reg_V"/></StgValue>
</operation>

<operation id="283" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="31" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:86  %trunc_ln262 = trunc i32 %reg_V to i31

]]></Node>
<StgValue><ssdm name="trunc_ln262"/></StgValue>
</operation>

<operation id="284" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:87  %p_Result_12 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %reg_V, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_12"/></StgValue>
</operation>

<operation id="285" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:88  %p_Result_i = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %reg_V, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="p_Result_i"/></StgValue>
</operation>

<operation id="286" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="9" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:89  %exp_V = zext i8 %p_Result_i to i9

]]></Node>
<StgValue><ssdm name="exp_V"/></StgValue>
</operation>

<operation id="287" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="23" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:90  %trunc_ln270 = trunc i32 %reg_V to i23

]]></Node>
<StgValue><ssdm name="trunc_ln270"/></StgValue>
</operation>

<operation id="288" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="24" op_0_bw="24" op_1_bw="1" op_2_bw="23">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:91  %tmp_65_i = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %trunc_ln270)

]]></Node>
<StgValue><ssdm name="tmp_65_i"/></StgValue>
</operation>

<operation id="289" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:92  %icmp_ln278 = icmp eq i31 %trunc_ln262, 0

]]></Node>
<StgValue><ssdm name="icmp_ln278"/></StgValue>
</operation>

<operation id="290" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:93  %sh_amt = sub i9 150, %exp_V

]]></Node>
<StgValue><ssdm name="sh_amt"/></StgValue>
</operation>

<operation id="291" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="24" op_0_bw="9">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:94  %sext_ln281 = sext i9 %sh_amt to i24

]]></Node>
<StgValue><ssdm name="sext_ln281"/></StgValue>
</operation>

<operation id="292" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:95  %icmp_ln282 = icmp eq i8 %p_Result_i, -106

]]></Node>
<StgValue><ssdm name="icmp_ln282"/></StgValue>
</operation>

<operation id="293" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="24">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:96  %zext_ln283 = zext i24 %tmp_65_i to i32

]]></Node>
<StgValue><ssdm name="zext_ln283"/></StgValue>
</operation>

<operation id="294" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:97  %icmp_ln284 = icmp sgt i9 %sh_amt, 0

]]></Node>
<StgValue><ssdm name="icmp_ln284"/></StgValue>
</operation>

<operation id="295" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:98  %icmp_ln285 = icmp slt i9 %sh_amt, 25

]]></Node>
<StgValue><ssdm name="icmp_ln285"/></StgValue>
</operation>

<operation id="296" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:99  %sh_amt_1 = sub i9 0, %sh_amt

]]></Node>
<StgValue><ssdm name="sh_amt_1"/></StgValue>
</operation>

<operation id="297" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="9">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:100  %zext_ln294 = zext i9 %sh_amt_1 to i32

]]></Node>
<StgValue><ssdm name="zext_ln294"/></StgValue>
</operation>

<operation id="298" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="3" op_0_bw="3" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:101  %tmp_48 = call i3 @_ssdm_op_PartSelect.i3.i9.i32.i32(i9 %sh_amt_1, i32 5, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="299" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:102  %icmp_ln295 = icmp slt i3 %tmp_48, 1

]]></Node>
<StgValue><ssdm name="icmp_ln295"/></StgValue>
</operation>

<operation id="300" st_id="43" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:103  %lshr_ln286 = lshr i24 %tmp_65_i, %sext_ln281

]]></Node>
<StgValue><ssdm name="lshr_ln286"/></StgValue>
</operation>

<operation id="301" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:104  %tmp_49 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %reg_V, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="302" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:105  %select_ln288 = select i1 %tmp_49, i32 -1, i32 0

]]></Node>
<StgValue><ssdm name="select_ln288"/></StgValue>
</operation>

<operation id="303" st_id="43" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:106  %shl_ln297 = shl i32 %zext_ln283, %zext_ln294

]]></Node>
<StgValue><ssdm name="shl_ln297"/></StgValue>
</operation>

<operation id="304" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:107  %xor_ln278 = xor i1 %icmp_ln278, true

]]></Node>
<StgValue><ssdm name="xor_ln278"/></StgValue>
</operation>

<operation id="305" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:108  %and_ln282 = and i1 %icmp_ln282, %xor_ln278

]]></Node>
<StgValue><ssdm name="and_ln282"/></StgValue>
</operation>

<operation id="306" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:109  %select_ln282 = select i1 %and_ln282, i24 %tmp_65_i, i24 0

]]></Node>
<StgValue><ssdm name="select_ln282"/></StgValue>
</operation>

<operation id="307" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:110  %or_ln282 = or i1 %icmp_ln278, %icmp_ln282

]]></Node>
<StgValue><ssdm name="or_ln282"/></StgValue>
</operation>

<operation id="308" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:111  %xor_ln282 = xor i1 %or_ln282, true

]]></Node>
<StgValue><ssdm name="xor_ln282"/></StgValue>
</operation>

<operation id="309" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:112  %and_ln284 = and i1 %icmp_ln284, %xor_ln282

]]></Node>
<StgValue><ssdm name="and_ln284"/></StgValue>
</operation>

<operation id="310" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:113  %and_ln285 = and i1 %and_ln284, %icmp_ln285

]]></Node>
<StgValue><ssdm name="and_ln285"/></StgValue>
</operation>

<operation id="311" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:114  %select_ln285 = select i1 %and_ln285, i24 %lshr_ln286, i24 %select_ln282

]]></Node>
<StgValue><ssdm name="select_ln285"/></StgValue>
</operation>

<operation id="312" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="24">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:115  %zext_ln285 = zext i24 %select_ln285 to i32

]]></Node>
<StgValue><ssdm name="zext_ln285"/></StgValue>
</operation>

<operation id="313" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:116  %or_ln284 = or i1 %or_ln282, %icmp_ln284

]]></Node>
<StgValue><ssdm name="or_ln284"/></StgValue>
</operation>

<operation id="314" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:117  %xor_ln284 = xor i1 %or_ln284, true

]]></Node>
<StgValue><ssdm name="xor_ln284"/></StgValue>
</operation>

<operation id="315" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:118  %and_ln295 = and i1 %icmp_ln295, %xor_ln284

]]></Node>
<StgValue><ssdm name="and_ln295"/></StgValue>
</operation>

<operation id="316" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:119  %select_ln295 = select i1 %and_ln295, i32 %shl_ln297, i32 %zext_ln285

]]></Node>
<StgValue><ssdm name="select_ln295"/></StgValue>
</operation>

<operation id="317" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:120  %select_ln278 = select i1 %icmp_ln278, i32 0, i32 %select_ln295

]]></Node>
<StgValue><ssdm name="select_ln278"/></StgValue>
</operation>

<operation id="318" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:121  %xor_ln285 = xor i1 %icmp_ln285, true

]]></Node>
<StgValue><ssdm name="xor_ln285"/></StgValue>
</operation>

<operation id="319" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:122  %and_ln285_1 = and i1 %and_ln284, %xor_ln285

]]></Node>
<StgValue><ssdm name="and_ln285_1"/></StgValue>
</operation>

<operation id="320" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:123  %select_ln285_1 = select i1 %and_ln285_1, i32 %select_ln288, i32 %select_ln278

]]></Node>
<StgValue><ssdm name="select_ln285_1"/></StgValue>
</operation>

<operation id="321" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:124  %sub_ln461 = sub i32 0, %select_ln285_1

]]></Node>
<StgValue><ssdm name="sub_ln461"/></StgValue>
</operation>

<operation id="322" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:125  %select_ln303 = select i1 %p_Result_12, i32 %sub_ln461, i32 %select_ln285_1

]]></Node>
<StgValue><ssdm name="select_ln303"/></StgValue>
</operation>

<operation id="323" st_id="43" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:126  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %veg_img_data_V, i32 %select_ln303)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>

<operation id="324" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi11ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i_ifconv:135  br label %0

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
