

================================================================
== Vitis HLS Report for 'BFS_Ctrl_4X1_VER1'
================================================================
* Date:           Wed Dec 20 22:12:08 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        bfs_ctrl_v1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.470 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------+--------+---------+---------+----------+----------+-----+-----+---------+
        |                   |        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |      Instance     | Module |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------+--------+---------+---------+----------+----------+-----+-----+---------+
        |grp_BFS_PE_fu_172  |BFS_PE  |        1|        1|  5.000 ns|  5.000 ns|    1|    1|     none|
        +-------------------+--------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- MainLoop  |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + waitId0  |        ?|        ?|         4|          4|          1|     ?|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      271|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        2|       14|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       73|    -|
|Register             |        -|     -|      141|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      143|      358|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------+--------+---------+----+---+----+-----+
    |      Instance     | Module | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------+--------+---------+----+---+----+-----+
    |grp_BFS_PE_fu_172  |BFS_PE  |        0|   0|  2|  14|    0|
    +-------------------+--------+---------+----+---+----+-----+
    |Total              |        |        0|   0|  2|  14|    0|
    +-------------------+--------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln51_1_fu_198_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln51_2_fu_204_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln51_fu_192_p2    |         +|   0|  0|  32|          32|          32|
    |add_ln52_1_fu_214_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln52_2_fu_219_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln52_fu_210_p2    |         +|   0|  0|  32|          32|          32|
    |add_ln63_fu_231_p2    |         +|   0|  0|  23|          16|           1|
    |icmp_ln42_fu_187_p2   |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln51_fu_225_p2   |      icmp|   0|  0|  20|          32|          32|
    |ap_block_state10      |        or|   0|  0|   2|           1|           1|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 271|         273|         258|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  59|         11|    1|         11|
    |resWrite_1_data_in  |  14|          3|    1|          3|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  73|         14|    2|         14|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |  10|   0|   10|          0|
    |cnt_gather_0_read_1_reg_259     |  32|   0|   32|          0|
    |cnt_gather_0_read_2_reg_264     |  32|   0|   32|          0|
    |cnt_gather_0_read_reg_254       |  32|   0|   32|          0|
    |glblIterIdx_1_data_reg          |  16|   0|   16|          0|
    |glblIterIdx_1_vld_reg           |   0|   0|    1|          1|
    |grp_BFS_PE_fu_172_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln42_reg_250               |   1|   0|    1|          0|
    |iterIdx                         |  16|   0|   16|          0|
    |resWrite_1_data_reg             |   1|   0|    1|          0|
    |resWrite_1_vld_reg              |   0|   0|    1|          1|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 141|   0|  143|          2|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+-------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+---------------+-----+-----+------------+-------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  BFS_Ctrl_4X1_VER1|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  BFS_Ctrl_4X1_VER1|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  BFS_Ctrl_4X1_VER1|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  BFS_Ctrl_4X1_VER1|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  BFS_Ctrl_4X1_VER1|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  BFS_Ctrl_4X1_VER1|  return value|
|dummyParam     |   in|    1|     ap_none|         dummyParam|       pointer|
|N_Vertex       |   in|   32|     ap_none|           N_Vertex|        scalar|
|resWrite       |  out|    1|     ap_none|           resWrite|       pointer|
|glblIterIdx    |  out|   16|     ap_none|        glblIterIdx|       pointer|
|cnt_scatter_0  |   in|   32|     ap_none|      cnt_scatter_0|       pointer|
|cnt_scatter_1  |   in|   32|     ap_none|      cnt_scatter_1|       pointer|
|cnt_scatter_2  |   in|   32|     ap_none|      cnt_scatter_2|       pointer|
|cnt_scatter_3  |   in|   32|     ap_none|      cnt_scatter_3|       pointer|
|cnt_gather_0   |   in|   32|     ap_none|       cnt_gather_0|       pointer|
|cnt_gather_1   |   in|   32|     ap_none|       cnt_gather_1|       pointer|
|cnt_gather_2   |   in|   32|     ap_none|       cnt_gather_2|       pointer|
|cnt_gather_3   |   in|   32|     ap_none|       cnt_gather_3|       pointer|
|exist_0        |   in|    1|     ap_none|            exist_0|       pointer|
|exist_1        |   in|    1|     ap_none|            exist_1|       pointer|
|exist_2        |   in|    1|     ap_none|            exist_2|       pointer|
|exist_3        |   in|    1|     ap_none|            exist_3|       pointer|
+---------------+-----+-----+------------+-------------------+--------------+

