read -sv run_verilog_mid/adder_32b_27_50_881283ff0ecdae7a5581d2944d595bb7.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_27_50_881283ff0ecdae7a5581d2944d595bb7_yosys.v
