
*** Running vivado
    with args -log aicontroller.vds -m64 -mode batch -messageDb vivado.pb -source aicontroller.tcl


****** Vivado v2014.1 (64-bit)
  **** SW Build 881834 on Fri Apr  4 14:12:35 MDT 2014
  **** IP Build 877625 on Fri Mar 28 16:29:15 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source aicontroller.tcl
# set_param gui.test TreeTableDev
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7a100tcsg324-1
# set_property target_language Verilog [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# set_property default_lib xil_defaultlib [current_project]
# read_verilog -library xil_defaultlib {
#   D:/Library/Documents/ECE532/Milestone3/aicontroller/aicontroller.srcs/sources_1/imports/new/placement.v
#   D:/Library/Documents/ECE532/Milestone3/aicontroller/aicontroller.srcs/sources_1/new/aicontroller.v
# }
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir D:/Library/Documents/ECE532/Milestone3/aicontroller/aicontroller.cache/wt [current_project]
# set_property parent.project_dir D:/Library/Documents/ECE532/Milestone3/aicontroller [current_project]
# synth_design -top aicontroller -part xc7a100tcsg324-1
Command: synth_design -top aicontroller -part xc7a100tcsg324-1

Starting synthesis...

Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:01:09 . Memory (MB): peak = 228.262 ; gain = 97.898
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'aicontroller' [D:/Library/Documents/ECE532/Milestone3/aicontroller/aicontroller.srcs/sources_1/new/aicontroller.v:23]
INFO: [Synth 8-638] synthesizing module 'placement' [D:/Library/Documents/ECE532/Milestone3/aicontroller/aicontroller.srcs/sources_1/imports/new/placement.v:23]
INFO: [Synth 8-256] done synthesizing module 'placement' (1#1) [D:/Library/Documents/ECE532/Milestone3/aicontroller/aicontroller.srcs/sources_1/imports/new/placement.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Library/Documents/ECE532/Milestone3/aicontroller/aicontroller.srcs/sources_1/new/aicontroller.v:458]
INFO: [Synth 8-256] done synthesizing module 'aicontroller' (2#1) [D:/Library/Documents/ECE532/Milestone3/aicontroller/aicontroller.srcs/sources_1/new/aicontroller.v:23]
WARNING: [Synth 8-3331] design aicontroller has unconnected port SWITCH[13]
WARNING: [Synth 8-3331] design aicontroller has unconnected port SWITCH[12]
WARNING: [Synth 8-3331] design aicontroller has unconnected port SWITCH[11]
WARNING: [Synth 8-3331] design aicontroller has unconnected port SWITCH[10]
WARNING: [Synth 8-3331] design aicontroller has unconnected port SWITCH[9]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:01:11 . Memory (MB): peak = 262.113 ; gain = 131.750
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:01:11 . Memory (MB): peak = 262.113 ; gain = 131.750
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:01:11 . Memory (MB): peak = 262.113 ; gain = 131.750
---------------------------------------------------------------------------------


Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.

---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 40    
	   2 Input      5 Bit       Adders := 50    
+---Registers : 
	               20 Bit    Registers := 40    
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 10    
	                4 Bit    Registers := 6     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     20 Bit        Muxes := 60    
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 8     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 30    

---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module aicontroller 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 6     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 8     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module placement 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 5     
+---Registers : 
	               20 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 3     

---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Loading clock regions from D:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from D:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from D:/Xilinx/Vivado/2014.1/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from D:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from D:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from D:/Xilinx/Vivado/2014.1/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from D:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/ConfigModes.xml
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)

---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design aicontroller has unconnected port SWITCH[13]
WARNING: [Synth 8-3331] design aicontroller has unconnected port SWITCH[12]
WARNING: [Synth 8-3331] design aicontroller has unconnected port SWITCH[11]
WARNING: [Synth 8-3331] design aicontroller has unconnected port SWITCH[10]
WARNING: [Synth 8-3331] design aicontroller has unconnected port SWITCH[9]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:01:37 . Memory (MB): peak = 545.164 ; gain = 414.801
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.

---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\next_array3_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\next_array2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\next_array1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\next_array0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (algo_done_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\LED_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\LED_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\LED_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\LED_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\LED_reg[15] )
WARNING: [Synth 8-3332] Sequential element (done_reg) is unused and will be removed from module placement.
WARNING: [Synth 8-3332] Sequential element (error_reg) is unused and will be removed from module placement.
WARNING: [Synth 8-3332] Sequential element (\LED_reg[15] ) is unused and will be removed from module aicontroller.
WARNING: [Synth 8-3332] Sequential element (\LED_reg[14] ) is unused and will be removed from module aicontroller.
WARNING: [Synth 8-3332] Sequential element (\LED_reg[13] ) is unused and will be removed from module aicontroller.
WARNING: [Synth 8-3332] Sequential element (\LED_reg[12] ) is unused and will be removed from module aicontroller.
WARNING: [Synth 8-3332] Sequential element (\LED_reg[11] ) is unused and will be removed from module aicontroller.
WARNING: [Synth 8-3332] Sequential element (algo_done_reg) is unused and will be removed from module aicontroller.
WARNING: [Synth 8-3332] Sequential element (\next_array0_reg[3] ) is unused and will be removed from module aicontroller.
WARNING: [Synth 8-3332] Sequential element (\next_array0_reg[2] ) is unused and will be removed from module aicontroller.
WARNING: [Synth 8-3332] Sequential element (\next_array1_reg[3] ) is unused and will be removed from module aicontroller.
WARNING: [Synth 8-3332] Sequential element (\next_array1_reg[2] ) is unused and will be removed from module aicontroller.
WARNING: [Synth 8-3332] Sequential element (\next_array2_reg[3] ) is unused and will be removed from module aicontroller.
WARNING: [Synth 8-3332] Sequential element (\next_array2_reg[2] ) is unused and will be removed from module aicontroller.
WARNING: [Synth 8-3332] Sequential element (\next_array3_reg[3] ) is unused and will be removed from module aicontroller.
WARNING: [Synth 8-3332] Sequential element (\next_array3_reg[2] ) is unused and will be removed from module aicontroller.
WARNING: [Synth 8-3332] Sequential element (\next_array3_reg[1] ) is unused and will be removed from module aicontroller.
WARNING: [Synth 8-3332] Sequential element (\algo_rot_reg[0] ) is unused and will be removed from module aicontroller.
WARNING: [Synth 8-3332] Sequential element (\algo_rshift_reg[0] ) is unused and will be removed from module aicontroller.
WARNING: [Synth 8-3332] Sequential element (\algo_rshift_reg[1] ) is unused and will be removed from module aicontroller.
WARNING: [Synth 8-3332] Sequential element (\algo_rshift_reg[2] ) is unused and will be removed from module aicontroller.
WARNING: [Synth 8-3332] Sequential element (\algo_rshift_reg[3] ) is unused and will be removed from module aicontroller.
WARNING: [Synth 8-3332] Sequential element (\algo_rot_reg[1] ) is unused and will be removed from module aicontroller.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (placement00/i_0/\down_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (placement00/i_0/\down_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (placement00/i_0/\down_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (placement00/i_0/\down_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (placement00/i_0/\down_reg[3] )
WARNING: [Synth 8-3332] Sequential element (\col_out0_reg[16] ) is unused and will be removed from module placement__1.
WARNING: [Synth 8-3332] Sequential element (\col_out0_reg[15] ) is unused and will be removed from module placement__1.
WARNING: [Synth 8-3332] Sequential element (\col_out0_reg[14] ) is unused and will be removed from module placement__1.
WARNING: [Synth 8-3332] Sequential element (\col_out0_reg[13] ) is unused and will be removed from module placement__1.
WARNING: [Synth 8-3332] Sequential element (\col_out0_reg[12] ) is unused and will be removed from module placement__1.
WARNING: [Synth 8-3332] Sequential element (\col_out0_reg[11] ) is unused and will be removed from module placement__1.
WARNING: [Synth 8-3332] Sequential element (\col_out0_reg[10] ) is unused and will be removed from module placement__1.
WARNING: [Synth 8-3332] Sequential element (\col_out0_reg[9] ) is unused and will be removed from module placement__1.
WARNING: [Synth 8-3332] Sequential element (\col_out0_reg[8] ) is unused and will be removed from module placement__1.
WARNING: [Synth 8-3332] Sequential element (\col_out0_reg[7] ) is unused and will be removed from module placement__1.
WARNING: [Synth 8-3332] Sequential element (\col_out0_reg[6] ) is unused and will be removed from module placement__1.
WARNING: [Synth 8-3332] Sequential element (\col_out0_reg[5] ) is unused and will be removed from module placement__1.
WARNING: [Synth 8-3332] Sequential element (\col_out0_reg[4] ) is unused and will be removed from module placement__1.
WARNING: [Synth 8-3332] Sequential element (\col_out0_reg[3] ) is unused and will be removed from module placement__1.
WARNING: [Synth 8-3332] Sequential element (\col_out0_reg[2] ) is unused and will be removed from module placement__1.
WARNING: [Synth 8-3332] Sequential element (\col_out0_reg[1] ) is unused and will be removed from module placement__1.
WARNING: [Synth 8-3332] Sequential element (\col_out0_reg[0] ) is unused and will be removed from module placement__1.
WARNING: [Synth 8-3332] Sequential element (\col_out1_reg[16] ) is unused and will be removed from module placement__1.
WARNING: [Synth 8-3332] Sequential element (\col_out1_reg[15] ) is unused and will be removed from module placement__1.
WARNING: [Synth 8-3332] Sequential element (\col_out1_reg[14] ) is unused and will be removed from module placement__1.
WARNING: [Synth 8-3332] Sequential element (\col_out1_reg[13] ) is unused and will be removed from module placement__1.
WARNING: [Synth 8-3332] Sequential element (\col_out1_reg[12] ) is unused and will be removed from module placement__1.
WARNING: [Synth 8-3332] Sequential element (\col_out1_reg[11] ) is unused and will be removed from module placement__1.
WARNING: [Synth 8-3332] Sequential element (\col_out1_reg[10] ) is unused and will be removed from module placement__1.
WARNING: [Synth 8-3332] Sequential element (\col_out1_reg[9] ) is unused and will be removed from module placement__1.
WARNING: [Synth 8-3332] Sequential element (\col_out1_reg[8] ) is unused and will be removed from module placement__1.
WARNING: [Synth 8-3332] Sequential element (\col_out1_reg[7] ) is unused and will be removed from module placement__1.
WARNING: [Synth 8-3332] Sequential element (\col_out1_reg[6] ) is unused and will be removed from module placement__1.
WARNING: [Synth 8-3332] Sequential element (\col_out1_reg[5] ) is unused and will be removed from module placement__1.
WARNING: [Synth 8-3332] Sequential element (\col_out1_reg[4] ) is unused and will be removed from module placement__1.
WARNING: [Synth 8-3332] Sequential element (\col_out1_reg[3] ) is unused and will be removed from module placement__1.
WARNING: [Synth 8-3332] Sequential element (\col_out1_reg[2] ) is unused and will be removed from module placement__1.
WARNING: [Synth 8-3332] Sequential element (\col_out1_reg[1] ) is unused and will be removed from module placement__1.
WARNING: [Synth 8-3332] Sequential element (\col_out1_reg[0] ) is unused and will be removed from module placement__1.
WARNING: [Synth 8-3332] Sequential element (\col_out2_reg[16] ) is unused and will be removed from module placement__1.
WARNING: [Synth 8-3332] Sequential element (\col_out2_reg[15] ) is unused and will be removed from module placement__1.
WARNING: [Synth 8-3332] Sequential element (\col_out2_reg[14] ) is unused and will be removed from module placement__1.
WARNING: [Synth 8-3332] Sequential element (\col_out2_reg[13] ) is unused and will be removed from module placement__1.
WARNING: [Synth 8-3332] Sequential element (\col_out2_reg[12] ) is unused and will be removed from module placement__1.
WARNING: [Synth 8-3332] Sequential element (\col_out2_reg[11] ) is unused and will be removed from module placement__1.
WARNING: [Synth 8-3332] Sequential element (\col_out2_reg[10] ) is unused and will be removed from module placement__1.
WARNING: [Synth 8-3332] Sequential element (\col_out2_reg[9] ) is unused and will be removed from module placement__1.
WARNING: [Synth 8-3332] Sequential element (\col_out2_reg[8] ) is unused and will be removed from module placement__1.
WARNING: [Synth 8-3332] Sequential element (\col_out2_reg[7] ) is unused and will be removed from module placement__1.
WARNING: [Synth 8-3332] Sequential element (\col_out2_reg[6] ) is unused and will be removed from module placement__1.
WARNING: [Synth 8-3332] Sequential element (\col_out2_reg[5] ) is unused and will be removed from module placement__1.
WARNING: [Synth 8-3332] Sequential element (\col_out2_reg[4] ) is unused and will be removed from module placement__1.
WARNING: [Synth 8-3332] Sequential element (\col_out2_reg[3] ) is unused and will be removed from module placement__1.
WARNING: [Synth 8-3332] Sequential element (\col_out2_reg[2] ) is unused and will be removed from module placement__1.
WARNING: [Synth 8-3332] Sequential element (\col_out2_reg[1] ) is unused and will be removed from module placement__1.
WARNING: [Synth 8-3332] Sequential element (\col_out2_reg[0] ) is unused and will be removed from module placement__1.
WARNING: [Synth 8-3332] Sequential element (\col_out3_reg[16] ) is unused and will be removed from module placement__1.
WARNING: [Synth 8-3332] Sequential element (\col_out3_reg[15] ) is unused and will be removed from module placement__1.
WARNING: [Synth 8-3332] Sequential element (\col_out3_reg[14] ) is unused and will be removed from module placement__1.
WARNING: [Synth 8-3332] Sequential element (\col_out3_reg[13] ) is unused and will be removed from module placement__1.
WARNING: [Synth 8-3332] Sequential element (\col_out3_reg[12] ) is unused and will be removed from module placement__1.
WARNING: [Synth 8-3332] Sequential element (\col_out3_reg[11] ) is unused and will be removed from module placement__1.
WARNING: [Synth 8-3332] Sequential element (\col_out3_reg[10] ) is unused and will be removed from module placement__1.
WARNING: [Synth 8-3332] Sequential element (\col_out3_reg[9] ) is unused and will be removed from module placement__1.
WARNING: [Synth 8-3332] Sequential element (\col_out3_reg[8] ) is unused and will be removed from module placement__1.
WARNING: [Synth 8-3332] Sequential element (\col_out3_reg[7] ) is unused and will be removed from module placement__1.
WARNING: [Synth 8-3332] Sequential element (\col_out3_reg[6] ) is unused and will be removed from module placement__1.
WARNING: [Synth 8-3332] Sequential element (\col_out3_reg[5] ) is unused and will be removed from module placement__1.
WARNING: [Synth 8-3332] Sequential element (\col_out3_reg[4] ) is unused and will be removed from module placement__1.
WARNING: [Synth 8-3332] Sequential element (\col_out3_reg[3] ) is unused and will be removed from module placement__1.
WARNING: [Synth 8-3332] Sequential element (\col_out3_reg[2] ) is unused and will be removed from module placement__1.
WARNING: [Synth 8-3332] Sequential element (\col_out3_reg[1] ) is unused and will be removed from module placement__1.
WARNING: [Synth 8-3332] Sequential element (\col_out3_reg[0] ) is unused and will be removed from module placement__1.
WARNING: [Synth 8-3332] Sequential element (\down_reg[4] ) is unused and will be removed from module placement__1.
WARNING: [Synth 8-3332] Sequential element (\down_reg[3] ) is unused and will be removed from module placement__1.
WARNING: [Synth 8-3332] Sequential element (\down_reg[2] ) is unused and will be removed from module placement__1.
WARNING: [Synth 8-3332] Sequential element (\down_reg[1] ) is unused and will be removed from module placement__1.
WARNING: [Synth 8-3332] Sequential element (\down_reg[0] ) is unused and will be removed from module placement__1.
WARNING: [Synth 8-3332] Sequential element (\col_out0_reg[19] ) is unused and will be removed from module placement__2.
WARNING: [Synth 8-3332] Sequential element (\col_out0_reg[18] ) is unused and will be removed from module placement__2.
WARNING: [Synth 8-3332] Sequential element (\col_out0_reg[17] ) is unused and will be removed from module placement__2.
WARNING: [Synth 8-3332] Sequential element (\col_out0_reg[16] ) is unused and will be removed from module placement__2.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:01:38 . Memory (MB): peak = 576.652 ; gain = 446.289
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:01:38 . Memory (MB): peak = 576.652 ; gain = 446.289
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:01:38 . Memory (MB): peak = 576.652 ; gain = 446.289
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:01:39 . Memory (MB): peak = 576.652 ; gain = 446.289
---------------------------------------------------------------------------------


Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+

---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:01:39 . Memory (MB): peak = 576.652 ; gain = 446.289
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:01:39 . Memory (MB): peak = 576.652 ; gain = 446.289
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |     1|
|3     |LUT2  |     9|
|4     |LUT3  |     1|
|5     |LUT4  |    11|
|6     |LUT5  |     4|
|7     |LUT6  |    37|
|8     |MUXF7 |    12|
|9     |FDRE  |    31|
|10    |IBUF  |   146|
|11    |OBUF  |    23|
+------+------+------+

Report Instance Areas: 
+------+--------------+----------+------+
|      |Instance      |Module    |Cells |
+------+--------------+----------+------+
|1     |top           |          |   276|
|2     |  placement00 |placement |    28|
+------+--------------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:01:39 . Memory (MB): peak = 576.652 ; gain = 446.289
---------------------------------------------------------------------------------

Synthesis finished with 0 errors, 0 critical warnings and 877 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:01:39 . Memory (MB): peak = 576.652 ; gain = 446.289
INFO: [Netlist 29-17] Analyzing 146 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 110 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:01:48 . Memory (MB): peak = 576.652 ; gain = 401.172
# write_checkpoint aicontroller.dcp
# report_utilization -file aicontroller_utilization_synth.rpt -pb aicontroller_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 576.652 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Mar 03 19:31:07 2015...
