// Seed: 2470448841
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  inout id_2;
  output id_1;
  logic id_3 = id_2;
  always @(posedge 1) begin
    id_1 <= 1 == 1;
  end
endmodule
