Analysis & Elaboration report for CPU-G2
Sat Feb 17 16:43:11 2024
Quartus Prime Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration Settings
  5. Port Connectivity Checks: "RCAdder32:DUT"
  6. Analysis & Elaboration Messages
  7. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                              ;
+-------------------------------+---------------------------------------------+
; Analysis & Elaboration Status ; Failed - Sat Feb 17 16:43:11 2024           ;
; Quartus Prime Version         ; 18.1.1 Build 646 04/11/2019 SJ Lite Edition ;
; Revision Name                 ; CPU-G2                                      ;
; Top-level Entity Name         ; RCAdder_tb                                  ;
; Family                        ; Cyclone V                                   ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                   ;
; Total registers               ; N/A until Partition Merge                   ;
; Total pins                    ; N/A until Partition Merge                   ;
; Total virtual pins            ; N/A until Partition Merge                   ;
; Total block memory bits       ; N/A until Partition Merge                   ;
; Total PLLs                    ; N/A until Partition Merge                   ;
; Total DLLs                    ; N/A until Partition Merge                   ;
+-------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; RCAdder_tb         ; CPU-G2             ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RCAdder32:DUT"                                                                                                                                         ;
+-------+---------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type    ; Severity         ; Details                                                                                                                                      ;
+-------+---------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; x     ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                       ;
; y     ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                       ;
; carry ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                       ;
; Sum   ; Output  ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cOut  ; Output  ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; A     ; Input   ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; B     ; Input   ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cIn   ; Input   ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------+---------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition
    Info: Processing started: Sat Feb 17 16:42:55 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU-G2 -c CPU-G2 --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file fulladder.v
    Info (12023): Found entity 1: FullAdder File: C:/intelFPGA_lite/18.1/elec374DesignProject/FullAdder.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file z_reg.v
    Info (12023): Found entity 1: Z_Reg File: C:/intelFPGA_lite/18.1/elec374DesignProject/Z_Reg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file thirtytwotoonemultiplexer.v
    Info (12023): Found entity 1: thirtyTwoToOneMultiplexer File: C:/intelFPGA_lite/18.1/elec374DesignProject/thirtyTwoToOneMultiplexer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file thirtytwotofiveencoder.v
    Info (12023): Found entity 1: ThirtyTwoToFiveEncoder File: C:/intelFPGA_lite/18.1/elec374DesignProject/ThirtyTwoToFiveEncoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file shr.v
    Info (12023): Found entity 1: SHR File: C:/intelFPGA_lite/18.1/elec374DesignProject/SHR.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file shl.v
    Info (12023): Found entity 1: SHL File: C:/intelFPGA_lite/18.1/elec374DesignProject/SHL.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file rotate_right.v
    Info (12023): Found entity 1: rotate_right File: C:/intelFPGA_lite/18.1/elec374DesignProject/rotate_right.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rotate_left.v
    Info (12023): Found entity 1: rotate_left File: C:/intelFPGA_lite/18.1/elec374DesignProject/rotate_left.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rcadder32.v
    Info (12023): Found entity 1: RCAdder32 File: C:/intelFPGA_lite/18.1/elec374DesignProject/RCAdder32.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file rcadder_tb.v
    Info (12023): Found entity 1: RCAdder_tb File: C:/intelFPGA_lite/18.1/elec374DesignProject/RCAdder_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file pc_reg.v
    Info (12023): Found entity 1: PC_Reg File: C:/intelFPGA_lite/18.1/elec374DesignProject/PC_Reg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file oldrcadder.v
    Info (12023): Found entity 1: RCAdder File: C:/intelFPGA_lite/18.1/elec374DesignProject/OldRCAdder.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file my_xor.v
    Info (12023): Found entity 1: My_XOR File: C:/intelFPGA_lite/18.1/elec374DesignProject/My_XOR.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file my_subtract.v
    Info (12023): Found entity 1: My_SUBTRACT File: C:/intelFPGA_lite/18.1/elec374DesignProject/My_SUBTRACT.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file my_or.v
    Info (12023): Found entity 1: My_OR File: C:/intelFPGA_lite/18.1/elec374DesignProject/My_OR.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file my_neg.v
    Info (12023): Found entity 1: My_NEG File: C:/intelFPGA_lite/18.1/elec374DesignProject/My_NEG.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file my_mul.v
    Info (12023): Found entity 1: My_MUL File: C:/intelFPGA_lite/18.1/elec374DesignProject/My_MUL.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file my_and.v
    Info (12023): Found entity 1: My_AND File: C:/intelFPGA_lite/18.1/elec374DesignProject/My_AND.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file my_add.v
    Info (12023): Found entity 1: My_ADD File: C:/intelFPGA_lite/18.1/elec374DesignProject/My_ADD.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file multiplication.v
    Info (12023): Found entity 1: Multiplicaion File: C:/intelFPGA_lite/18.1/elec374DesignProject/Multiplication.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mdr_reg.v
    Info (12023): Found entity 1: MDR_reg File: C:/intelFPGA_lite/18.1/elec374DesignProject/MDR_Reg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file gen_reg.v
    Info (12023): Found entity 1: Gen_Reg File: C:/intelFPGA_lite/18.1/elec374DesignProject/Gen_Reg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datapath.v
    Info (12023): Found entity 1: Datapath File: C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bus.v
    Info (12023): Found entity 1: bus File: C:/intelFPGA_lite/18.1/elec374DesignProject/bus.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: alu File: C:/intelFPGA_lite/18.1/elec374DesignProject/alu.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at Datapath.v(40): created implicit net for "busInPC" File: C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v Line: 40
Warning (10236): Verilog HDL Implicit Net warning at Datapath.v(42): created implicit net for "busInMAR" File: C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v Line: 42
Warning (10236): Verilog HDL Implicit Net warning at Datapath.v(43): created implicit net for "busInMDR" File: C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v Line: 43
Warning (10236): Verilog HDL Implicit Net warning at Datapath.v(43): created implicit net for "MDRread" File: C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v Line: 43
Warning (10236): Verilog HDL Implicit Net warning at Datapath.v(47): created implicit net for "YData" File: C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v Line: 47
Warning (10236): Verilog HDL Implicit Net warning at Datapath.v(48): created implicit net for "busInZ" File: C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v Line: 48
Warning (10236): Verilog HDL Implicit Net warning at Datapath.v(48): created implicit net for "ZReg" File: C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v Line: 48
Warning (10236): Verilog HDL Implicit Net warning at Datapath.v(48): created implicit net for "ZLowout" File: C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v Line: 48
Warning (10236): Verilog HDL Implicit Net warning at Datapath.v(48): created implicit net for "ZHighout" File: C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v Line: 48
Warning (10236): Verilog HDL Implicit Net warning at Datapath.v(51): created implicit net for "A" File: C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v Line: 51
Warning (10236): Verilog HDL Implicit Net warning at Datapath.v(51): created implicit net for "BusMuxOut" File: C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v Line: 51
Warning (10236): Verilog HDL Implicit Net warning at Datapath.v(51): created implicit net for "zregin" File: C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v Line: 51
Warning (10236): Verilog HDL Implicit Net warning at Datapath.v(52): created implicit net for "Rzin" File: C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v Line: 52
Warning (10236): Verilog HDL Implicit Net warning at Datapath.v(52): created implicit net for "BusMuxInRz" File: C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v Line: 52
Warning (10236): Verilog HDL Implicit Net warning at Datapath.v(57): created implicit net for "Pout" File: C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v Line: 57
Warning (10236): Verilog HDL Implicit Net warning at Datapath.v(57): created implicit net for "MDRout" File: C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v Line: 57
Warning (10236): Verilog HDL Implicit Net warning at Datapath.v(57): created implicit net for "In_Portout" File: C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v Line: 57
Warning (10236): Verilog HDL Implicit Net warning at Datapath.v(57): created implicit net for "Cout" File: C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v Line: 57
Warning (10236): Verilog HDL Implicit Net warning at Datapath.v(59): created implicit net for "zlowin" File: C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v Line: 59
Warning (10236): Verilog HDL Implicit Net warning at Datapath.v(60): created implicit net for "Pin" File: C:/intelFPGA_lite/18.1/elec374DesignProject/Datapath.v Line: 60
Warning (10236): Verilog HDL Implicit Net warning at bus.v(14): created implicit net for "R0in" File: C:/intelFPGA_lite/18.1/elec374DesignProject/bus.v Line: 14
Warning (10236): Verilog HDL Implicit Net warning at bus.v(14): created implicit net for "R1in" File: C:/intelFPGA_lite/18.1/elec374DesignProject/bus.v Line: 14
Warning (10236): Verilog HDL Implicit Net warning at bus.v(14): created implicit net for "R2in" File: C:/intelFPGA_lite/18.1/elec374DesignProject/bus.v Line: 14
Warning (10236): Verilog HDL Implicit Net warning at bus.v(14): created implicit net for "R3in" File: C:/intelFPGA_lite/18.1/elec374DesignProject/bus.v Line: 14
Warning (10236): Verilog HDL Implicit Net warning at bus.v(14): created implicit net for "R4in" File: C:/intelFPGA_lite/18.1/elec374DesignProject/bus.v Line: 14
Warning (10236): Verilog HDL Implicit Net warning at bus.v(14): created implicit net for "R5in" File: C:/intelFPGA_lite/18.1/elec374DesignProject/bus.v Line: 14
Warning (10236): Verilog HDL Implicit Net warning at bus.v(14): created implicit net for "R6in" File: C:/intelFPGA_lite/18.1/elec374DesignProject/bus.v Line: 14
Warning (10236): Verilog HDL Implicit Net warning at bus.v(14): created implicit net for "R7in" File: C:/intelFPGA_lite/18.1/elec374DesignProject/bus.v Line: 14
Warning (10236): Verilog HDL Implicit Net warning at bus.v(14): created implicit net for "R8in" File: C:/intelFPGA_lite/18.1/elec374DesignProject/bus.v Line: 14
Warning (10236): Verilog HDL Implicit Net warning at bus.v(14): created implicit net for "R9in" File: C:/intelFPGA_lite/18.1/elec374DesignProject/bus.v Line: 14
Warning (10236): Verilog HDL Implicit Net warning at bus.v(14): created implicit net for "R10in" File: C:/intelFPGA_lite/18.1/elec374DesignProject/bus.v Line: 14
Warning (10236): Verilog HDL Implicit Net warning at bus.v(14): created implicit net for "R11in" File: C:/intelFPGA_lite/18.1/elec374DesignProject/bus.v Line: 14
Warning (10236): Verilog HDL Implicit Net warning at bus.v(14): created implicit net for "R12in" File: C:/intelFPGA_lite/18.1/elec374DesignProject/bus.v Line: 14
Warning (10236): Verilog HDL Implicit Net warning at bus.v(14): created implicit net for "R13in" File: C:/intelFPGA_lite/18.1/elec374DesignProject/bus.v Line: 14
Warning (10236): Verilog HDL Implicit Net warning at bus.v(14): created implicit net for "R14in" File: C:/intelFPGA_lite/18.1/elec374DesignProject/bus.v Line: 14
Warning (10236): Verilog HDL Implicit Net warning at bus.v(14): created implicit net for "R15in" File: C:/intelFPGA_lite/18.1/elec374DesignProject/bus.v Line: 14
Warning (10236): Verilog HDL Implicit Net warning at bus.v(15): created implicit net for "HIin" File: C:/intelFPGA_lite/18.1/elec374DesignProject/bus.v Line: 15
Warning (10236): Verilog HDL Implicit Net warning at bus.v(15): created implicit net for "LOin" File: C:/intelFPGA_lite/18.1/elec374DesignProject/bus.v Line: 15
Info (12127): Elaborating entity "RCAdder_tb" for the top level hierarchy
Warning (10175): Verilog HDL warning at RCAdder_tb.v(27): ignoring unsupported system task File: C:/intelFPGA_lite/18.1/elec374DesignProject/RCAdder_tb.v Line: 27
Info (12128): Elaborating entity "RCAdder32" for hierarchy "RCAdder32:DUT" File: C:/intelFPGA_lite/18.1/elec374DesignProject/RCAdder_tb.v Line: 15
Info (12128): Elaborating entity "FullAdder" for hierarchy "RCAdder32:DUT|FullAdder:FA0" File: C:/intelFPGA_lite/18.1/elec374DesignProject/RCAdder32.v Line: 14
Info (12128): Elaborating entity "My_XOR" for hierarchy "RCAdder32:DUT|FullAdder:FA0|My_XOR:xor1" File: C:/intelFPGA_lite/18.1/elec374DesignProject/FullAdder.v Line: 10
Info (12128): Elaborating entity "My_AND" for hierarchy "RCAdder32:DUT|FullAdder:FA0|My_AND:and1" File: C:/intelFPGA_lite/18.1/elec374DesignProject/FullAdder.v Line: 14
Info (12128): Elaborating entity "My_OR" for hierarchy "RCAdder32:DUT|FullAdder:FA0|My_OR:or1" File: C:/intelFPGA_lite/18.1/elec374DesignProject/FullAdder.v Line: 18
Error (12002): Port "carry" does not exist in macrofunction "DUT" File: C:/intelFPGA_lite/18.1/elec374DesignProject/RCAdder_tb.v Line: 15
Error (12002): Port "x" does not exist in macrofunction "DUT" File: C:/intelFPGA_lite/18.1/elec374DesignProject/RCAdder_tb.v Line: 15
Error (12002): Port "y" does not exist in macrofunction "DUT" File: C:/intelFPGA_lite/18.1/elec374DesignProject/RCAdder_tb.v Line: 15
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (144001): Generated suppressed messages file C:/intelFPGA_lite/18.1/elec374DesignProject/output_files/CPU-G2.map.smsg
Error: Quartus Prime Analysis & Elaboration was unsuccessful. 3 errors, 42 warnings
    Error: Peak virtual memory: 4768 megabytes
    Error: Processing ended: Sat Feb 17 16:43:11 2024
    Error: Elapsed time: 00:00:16
    Error: Total CPU time (on all processors): 00:00:09


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in C:/intelFPGA_lite/18.1/elec374DesignProject/output_files/CPU-G2.map.smsg.


