/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [6:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [12:0] celloutsig_0_15z;
  wire [5:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [8:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [4:0] celloutsig_0_2z;
  wire [8:0] celloutsig_0_30z;
  wire [13:0] celloutsig_0_31z;
  wire celloutsig_0_35z;
  wire celloutsig_0_39z;
  wire [7:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [2:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_16z = !(celloutsig_1_5z ? celloutsig_1_7z : celloutsig_1_8z);
  assign celloutsig_1_18z = !(celloutsig_1_11z ? celloutsig_1_2z : celloutsig_1_9z);
  assign celloutsig_0_12z = !(celloutsig_0_2z[2] ? celloutsig_0_10z : in_data[12]);
  assign celloutsig_0_21z = !(celloutsig_0_0z ? celloutsig_0_20z : celloutsig_0_3z[2]);
  assign celloutsig_0_0z = ~(in_data[93] | in_data[66]);
  assign celloutsig_1_15z = ~(celloutsig_1_12z[1] | celloutsig_1_11z);
  assign celloutsig_0_7z = ~(in_data[10] | in_data[23]);
  assign celloutsig_0_27z = ~(celloutsig_0_17z | in_data[14]);
  assign celloutsig_1_8z = ~celloutsig_1_4z;
  assign celloutsig_1_11z = ~celloutsig_1_3z;
  assign celloutsig_0_8z = ~celloutsig_0_0z;
  assign celloutsig_0_24z = ~celloutsig_0_21z;
  reg [25:0] _12_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _12_ <= 26'h0000000;
    else _12_ <= { celloutsig_0_31z[5:0], celloutsig_0_24z, celloutsig_0_30z, celloutsig_0_4z, celloutsig_0_35z, celloutsig_0_18z, celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_24z, celloutsig_0_35z, celloutsig_0_7z };
  assign out_data[25:0] = _12_;
  assign celloutsig_0_30z = { celloutsig_0_13z, celloutsig_0_20z, celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_18z, celloutsig_0_25z, celloutsig_0_4z, celloutsig_0_26z, celloutsig_0_6z } & { celloutsig_0_3z[6:2], celloutsig_0_20z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_13z };
  assign celloutsig_0_31z = { celloutsig_0_15z, celloutsig_0_20z } & { celloutsig_0_6z, celloutsig_0_15z };
  assign celloutsig_0_4z = celloutsig_0_1z == { celloutsig_0_3z[7:4], celloutsig_0_2z };
  assign celloutsig_1_9z = { in_data[161:157], celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_1z } == { celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_0z };
  assign celloutsig_1_19z = { in_data[170:163], celloutsig_1_17z } == { celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_13z, celloutsig_1_16z, celloutsig_1_13z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_0_9z = celloutsig_0_3z[4:0] == { celloutsig_0_1z[5:3], celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_0_17z = { in_data[41:27], celloutsig_0_14z } == { celloutsig_0_11z[4:3], celloutsig_0_14z, celloutsig_0_15z };
  assign celloutsig_0_19z = { in_data[87:85], celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_14z, celloutsig_0_14z } == { celloutsig_0_15z[10:5], celloutsig_0_18z, celloutsig_0_12z, celloutsig_0_5z };
  assign celloutsig_0_5z = { celloutsig_0_1z[8:4], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z } && { celloutsig_0_2z[2:1], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_1_13z = { in_data[175:174], celloutsig_1_12z, celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_10z } && { in_data[159:156], celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_12z };
  assign celloutsig_0_10z = celloutsig_0_2z && in_data[56:52];
  assign celloutsig_0_13z = { celloutsig_0_3z[7:6], celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_7z } && { celloutsig_0_11z[5:3], celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_8z };
  assign celloutsig_0_26z = { celloutsig_0_1z[8:1], celloutsig_0_6z, celloutsig_0_21z } && { celloutsig_0_3z, celloutsig_0_24z, celloutsig_0_18z };
  assign celloutsig_0_39z = { celloutsig_0_10z, celloutsig_0_26z, celloutsig_0_25z } || in_data[87:85];
  assign celloutsig_1_1z = { in_data[139], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } || in_data[151:148];
  assign celloutsig_1_2z = { in_data[144:142], celloutsig_1_1z, celloutsig_1_1z } || { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_4z = { in_data[150:144], celloutsig_1_3z } || { in_data[160:154], celloutsig_1_3z };
  assign celloutsig_1_5z = { in_data[137:135], celloutsig_1_3z } || { in_data[127:126], celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_10z = { in_data[186:161], celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_1z } || { in_data[191:164], celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_1_17z = { celloutsig_1_12z, celloutsig_1_15z, celloutsig_1_16z } || { celloutsig_1_16z, celloutsig_1_16z, celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_0_14z = { celloutsig_0_1z[8:3], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } || { in_data[80:72], celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[126] & ~(in_data[166]);
  assign celloutsig_1_3z = celloutsig_1_2z & ~(celloutsig_1_0z);
  assign celloutsig_1_7z = celloutsig_1_5z & ~(in_data[186]);
  assign celloutsig_0_6z = celloutsig_0_3z[3] & ~(celloutsig_0_4z);
  assign celloutsig_0_18z = celloutsig_0_16z[0] & ~(celloutsig_0_14z);
  assign celloutsig_0_20z = celloutsig_0_12z & ~(celloutsig_0_7z);
  assign celloutsig_0_35z = | { celloutsig_0_5z, celloutsig_0_14z, celloutsig_0_27z, celloutsig_0_4z };
  assign celloutsig_0_25z = | { celloutsig_0_11z[3], celloutsig_0_13z, celloutsig_0_19z };
  assign celloutsig_1_6z = { celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_3z } >> { celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_0_11z = { celloutsig_0_1z[6:2], celloutsig_0_0z, celloutsig_0_6z } >> { in_data[55:52], celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_0_1z = in_data[80:72] >> { in_data[70:65], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_16z = { celloutsig_0_15z[10:6], celloutsig_0_13z } >> { celloutsig_0_11z[3:1], celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_13z };
  assign celloutsig_0_3z = { in_data[25:19], celloutsig_0_0z } <<< in_data[50:43];
  assign celloutsig_1_12z = { celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_2z } <<< { celloutsig_1_6z[1], celloutsig_1_0z, celloutsig_1_10z };
  assign celloutsig_0_15z = { celloutsig_0_1z[7:1], celloutsig_0_2z, celloutsig_0_12z } <<< { celloutsig_0_2z[4:2], celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_9z };
  assign celloutsig_0_2z = celloutsig_0_1z[8:4] <<< { in_data[69:67], celloutsig_0_0z, celloutsig_0_0z };
  assign { out_data[128], out_data[96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_39z };
endmodule
