<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>demapper</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXIS_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXIS_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_CLK.ASSOCIATED_BUSIF">S00_AXIS</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_CLK.ASSOCIATED_RESET">s00_axis_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXIS_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXIS_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_CLK.ASSOCIATED_BUSIF">M00_AXIS</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_CLK.ASSOCIATED_RESET">m00_axis_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>demapper_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>d0e1303f</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>demapper_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>d0e1303f</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>8934647d</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>45a2f450</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>s00_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXIS TDATA WIDTH</spirit:displayName>
        <spirit:description>AXI4Stream sink: Data Width</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C M00 AXIS TDATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXIS address bus. The slave accepts the read and write addresses of width C_M_AXIS_TDATA_WIDTH.</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH" spirit:order="4" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXIS_START_COUNT</spirit:name>
        <spirit:displayName>C M00 AXIS START COUNT</spirit:displayName>
        <spirit:description>Start count is the number of clock cycles the master will wait before initiating/issuing any transaction.</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXIS_START_COUNT" spirit:order="5" spirit:minimum="1" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/demapper_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_d0e1303f</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/demapper_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/demapper_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_8934647d</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>OFDM Demapper</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXIS TDATA WIDTH</spirit:displayName>
      <spirit:description>AXI4Stream sink: Data Width</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXIS_TDATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXIS_TDATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C M00 AXIS TDATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXIS address bus. The slave accepts the read and write addresses of width C_M_AXIS_TDATA_WIDTH.</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXIS_TDATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="4">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_M00_AXIS_TDATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXIS_START_COUNT</spirit:name>
      <spirit:displayName>C M00 AXIS START COUNT</spirit:displayName>
      <spirit:description>Start count is the number of clock cycles the master will wait before initiating/issuing any transaction.</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXIS_START_COUNT" spirit:order="5" spirit:minimum="1" spirit:rangeType="long">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">demapper_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynquplus</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>demapper_v1.0</xilinx:displayName>
      <xilinx:coreRevision>9</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2021-07-29T13:52:24Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fb8da9d_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68df0e42_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7234b108_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68c418cf_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ea2363c_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39708254_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20d4a51b_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30f8e9d0_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75237ecb_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b18ec13_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33d3a0ed_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fd10a7f_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fac47_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c890a22_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f75f730_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7709fd02_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21b2e203_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75214549_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@697bd017_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d2c001c_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36ba7434_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@877762c_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bb5d44_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e87bb2f_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ba9f2b2_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15041f6d_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35b8e7e4_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@eacbe88_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@239c9eea_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fa2cc79_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24e2ff25_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6893ed9e_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2811c763_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53044d4c_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5aa2782f_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70132cec_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@121938db_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e184620_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e1e4e0c_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c2389ff_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60f2fe94_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5816908a_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cbfbe82_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57440935_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13165234_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5126b3e9_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@659f83a8_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e2ad3d0_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53db9b01_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5acf347c_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f8a7ffa_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@550b6412_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19eb74be_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51e17315_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e0d439f_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f5dd2bc_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@562a7233_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f9ac2be_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f517951_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14d4b86c_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a545181_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e9b2fdf_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50cfe41c_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@795e3c1c_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d3a0069_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@696ead51_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1adf8b4c_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5735b140_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dc07ab8_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a8ce9ee_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@153bb264_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d64edc0_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d824fdc_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a2ee0b9_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d91b091_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c297580_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@183016c9_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a78dc6e_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@438f01ec_ARCHIVE_LOCATION">/mnt/evo/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52ff4ad1_ARCHIVE_LOCATION">/mnt/evo/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a872b70_ARCHIVE_LOCATION">/mnt/evo/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c54a146_ARCHIVE_LOCATION">/mnt/evo/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a3eb9fe_ARCHIVE_LOCATION">/mnt/evo/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d3a5fc3_ARCHIVE_LOCATION">/mnt/evo/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16195b4c_ARCHIVE_LOCATION">/mnt/evo/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1544fcdc_ARCHIVE_LOCATION">/mnt/evo/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@744cc330_ARCHIVE_LOCATION">/mnt/evo/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bc20d48_ARCHIVE_LOCATION">/mnt/evo/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64f6d774_ARCHIVE_LOCATION">/mnt/evo/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@189c85d9_ARCHIVE_LOCATION">/mnt/evo/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5eb48e8f_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5464e2fd_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6a90b267_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7d7bcd3e_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@386ad693_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7d69796a_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@302fe44f_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6cbf8b0a_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@60b069fb_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6c784df4_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4b35895e_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@30663b51_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2dd85a02_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@312f511c_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2fd530a2_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@318eff8f_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@48f457cf_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4db0ad80_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@35e4e8c5_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@65becaa1_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@276b2b29_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/demapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@16cbffe_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/demapper_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2021.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="f0de1866"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="212f1736"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="43bb8aa2"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="db1eed89"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="b2f32c05"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
