/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 16 16 296 176)
	(text "crc_and_count" (rect 5 0 76 12)(font "Arial" ))
	(text "inst" (rect 8 144 25 156)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "clk" (rect 0 0 14 12)(font "Arial" ))
		(text "clk" (rect 21 27 35 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 1))
	)
	(port
		(pt 0 48)
		(input)
		(text "crc_init" (rect 0 0 35 12)(font "Arial" ))
		(text "crc_init" (rect 21 43 56 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 1))
	)
	(port
		(pt 0 64)
		(input)
		(text "Data_in[15..0]" (rect 0 0 69 12)(font "Arial" ))
		(text "Data_in[15..0]" (rect 21 59 90 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64)(line_width 3))
	)
	(port
		(pt 0 80)
		(input)
		(text "RAM_IN_WADDR[4..0]" (rect 0 0 115 12)(font "Arial" ))
		(text "RAM_IN_WADDR[4..0]" (rect 21 75 136 87)(font "Arial" ))
		(line (pt 0 80)(pt 16 80)(line_width 3))
	)
	(port
		(pt 280 32)
		(output)
		(text "CRCOUT[15..0]" (rect 0 0 79 12)(font "Arial" ))
		(text "CRCOUT[15..0]" (rect 180 27 259 39)(font "Arial" ))
		(line (pt 280 32)(pt 264 32)(line_width 3))
	)
	(port
		(pt 280 48)
		(output)
		(text "ide_read_num[24..0]" (rect 0 0 100 12)(font "Arial" ))
		(text "ide_read_num[24..0]" (rect 159 43 259 55)(font "Arial" ))
		(line (pt 280 48)(pt 264 48)(line_width 3))
	)
	(port
		(pt 280 64)
		(output)
		(text "RAM_IN_RADDR[4..0]" (rect 0 0 113 12)(font "Arial" ))
		(text "RAM_IN_RADDR[4..0]" (rect 146 59 259 71)(font "Arial" ))
		(line (pt 280 64)(pt 264 64)(line_width 3))
	)
	(port
		(pt 280 80)
		(output)
		(text "ide_r_data[15..0]" (rect 0 0 82 12)(font "Arial" ))
		(text "ide_r_data[15..0]" (rect 177 75 259 87)(font "Arial" ))
		(line (pt 280 80)(pt 264 80)(line_width 3))
	)
	(port
		(pt 280 96)
		(output)
		(text "ide_r_data_active" (rect 0 0 87 12)(font "Arial" ))
		(text "ide_r_data_active" (rect 172 91 259 103)(font "Arial" ))
		(line (pt 280 96)(pt 264 96)(line_width 1))
	)
	(port
		(pt 280 112)
		(output)
		(text "rdata_mem_addr[9..0]" (rect 0 0 108 12)(font "Arial" ))
		(text "rdata_mem_addr[9..0]" (rect 151 107 259 119)(font "Arial" ))
		(line (pt 280 112)(pt 264 112)(line_width 3))
	)
	(port
		(pt 280 128)
		(output)
		(text "is_working" (rect 0 0 50 12)(font "Arial" ))
		(text "is_working" (rect 209 123 259 135)(font "Arial" ))
		(line (pt 280 128)(pt 264 128)(line_width 1))
	)
	(parameter
		"idle"
		"0000"
		""
		(type "PARAMETER_UNSIGNED_BIN")	)
	(parameter
		"get_crc"
		"0001"
		""
		(type "PARAMETER_UNSIGNED_BIN")	)
	(drawing
		(rectangle (rect 16 16 264 144)(line_width 1))
	)
	(annotation_block (parameter)(rect 296 -64 396 16))
)
