-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
-- Date        : Tue Apr 20 15:43:37 2021
-- Host        : LAPTOP-CF0KAGUB running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top DATA_SRAM -prefix
--               DATA_SRAM_ DATA_SRAM_sim_netlist.vhdl
-- Design      : DATA_SRAM
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg484-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DATA_SRAM_bindec is
  port (
    ena_array : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end DATA_SRAM_bindec;

architecture STRUCTURE of DATA_SRAM_bindec is
begin
\/i_\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => addra(1),
      I1 => addra(0),
      O => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DATA_SRAM_blk_mem_gen_mux is
  port (
    douta : out STD_LOGIC_VECTOR ( 30 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    DOPADOP : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[31]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[30]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[30]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[22]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[22]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[22]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[21]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[21]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[21]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[13]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[13]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[13]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[12]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[12]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[12]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[4]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \douta[4]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \douta[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end DATA_SRAM_blk_mem_gen_mux;

architecture STRUCTURE of DATA_SRAM_blk_mem_gen_mux is
  signal sel_pipe : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sel_pipe_d1 : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\douta[10]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => \douta[12]\(5),
      I1 => \douta[12]_0\(5),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      I4 => \douta[12]_1\(5),
      O => douta(9)
    );
\douta[11]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => \douta[12]\(6),
      I1 => \douta[12]_0\(6),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      I4 => \douta[12]_1\(6),
      O => douta(10)
    );
\douta[12]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => \douta[12]\(7),
      I1 => \douta[12]_0\(7),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      I4 => \douta[12]_1\(7),
      O => douta(11)
    );
\douta[13]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => \douta[13]\(0),
      I1 => \douta[13]_0\(0),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      I4 => \douta[13]_1\(0),
      O => douta(12)
    );
\douta[14]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => \douta[21]\(0),
      I1 => \douta[21]_0\(0),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      I4 => \douta[21]_1\(0),
      O => douta(13)
    );
\douta[15]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => \douta[21]\(1),
      I1 => \douta[21]_0\(1),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      I4 => \douta[21]_1\(1),
      O => douta(14)
    );
\douta[16]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => \douta[21]\(2),
      I1 => \douta[21]_0\(2),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      I4 => \douta[21]_1\(2),
      O => douta(15)
    );
\douta[17]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => \douta[21]\(3),
      I1 => \douta[21]_0\(3),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      I4 => \douta[21]_1\(3),
      O => douta(16)
    );
\douta[18]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => \douta[21]\(4),
      I1 => \douta[21]_0\(4),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      I4 => \douta[21]_1\(4),
      O => douta(17)
    );
\douta[19]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => \douta[21]\(5),
      I1 => \douta[21]_0\(5),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      I4 => \douta[21]_1\(5),
      O => douta(18)
    );
\douta[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => \douta[4]\(0),
      I1 => \douta[2]\(0),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(0)
    );
\douta[20]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => \douta[21]\(6),
      I1 => \douta[21]_0\(6),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      I4 => \douta[21]_1\(6),
      O => douta(19)
    );
\douta[21]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => \douta[21]\(7),
      I1 => \douta[21]_0\(7),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      I4 => \douta[21]_1\(7),
      O => douta(20)
    );
\douta[22]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => \douta[22]\(0),
      I1 => \douta[22]_0\(0),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      I4 => \douta[22]_1\(0),
      O => douta(21)
    );
\douta[23]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => DOADO(0),
      I1 => \douta[30]\(0),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      I4 => \douta[30]_0\(0),
      O => douta(22)
    );
\douta[24]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => DOADO(1),
      I1 => \douta[30]\(1),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      I4 => \douta[30]_0\(1),
      O => douta(23)
    );
\douta[25]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => DOADO(2),
      I1 => \douta[30]\(2),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      I4 => \douta[30]_0\(2),
      O => douta(24)
    );
\douta[26]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => DOADO(3),
      I1 => \douta[30]\(3),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      I4 => \douta[30]_0\(3),
      O => douta(25)
    );
\douta[27]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => DOADO(4),
      I1 => \douta[30]\(4),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      I4 => \douta[30]_0\(4),
      O => douta(26)
    );
\douta[28]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => DOADO(5),
      I1 => \douta[30]\(5),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      I4 => \douta[30]_0\(5),
      O => douta(27)
    );
\douta[29]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => DOADO(6),
      I1 => \douta[30]\(6),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      I4 => \douta[30]_0\(6),
      O => douta(28)
    );
\douta[2]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => \douta[4]\(1),
      I1 => \douta[2]\(1),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(1)
    );
\douta[30]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => DOADO(7),
      I1 => \douta[30]\(7),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      I4 => \douta[30]_0\(7),
      O => douta(29)
    );
\douta[31]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => DOPADOP(0),
      I1 => \douta[31]\(0),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      I4 => \douta[31]_0\(0),
      O => douta(30)
    );
\douta[3]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => \douta[4]\(2),
      I1 => \douta[4]_0\(0),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(2)
    );
\douta[4]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => \douta[4]\(3),
      I1 => \douta[4]_0\(1),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(3)
    );
\douta[5]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => \douta[12]\(0),
      I1 => \douta[12]_0\(0),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      I4 => \douta[12]_1\(0),
      O => douta(4)
    );
\douta[6]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => \douta[12]\(1),
      I1 => \douta[12]_0\(1),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      I4 => \douta[12]_1\(1),
      O => douta(5)
    );
\douta[7]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => \douta[12]\(2),
      I1 => \douta[12]_0\(2),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      I4 => \douta[12]_1\(2),
      O => douta(6)
    );
\douta[8]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => \douta[12]\(3),
      I1 => \douta[12]_0\(3),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      I4 => \douta[12]_1\(3),
      O => douta(7)
    );
\douta[9]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => \douta[12]\(4),
      I1 => \douta[12]_0\(4),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      I4 => \douta[12]_1\(4),
      O => douta(8)
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(0),
      Q => sel_pipe_d1(0),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(1),
      Q => sel_pipe_d1(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(1),
      Q => sel_pipe(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DATA_SRAM_blk_mem_gen_prim_wrapper_init is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
end DATA_SRAM_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of DATA_SRAM_blk_mem_gen_prim_wrapper_init is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"39926DE92455F4EBDDB83783584FB5BD4C7C33393FDD27FF666460F1F5178781",
      INIT_01 => X"C9235481BA1E512C60A96921110514F9482A1F7B525BEA7904DCAFCAA7B23908",
      INIT_02 => X"E18DE8A89A6D0DA2142150BB2E3BD4901A67D7EDD99802647C3550C115EA22A0",
      INIT_03 => X"7864203D7F783F0D46F6B07185785968F0C8407AFEF07E1A8DED60E30AF0B2D1",
      INIT_04 => X"1E19080F5FDE0FC351BDAC1C615E165A3C32101EBFBC1F86A37B5838C2BC2CB4",
      INIT_05 => X"47864203D7F783F0D46F6B07185785968F0C8407AFEF07E1A8DED60E30AF0B2D",
      INIT_06 => X"D1E19080F5FDE0FC351BDAC1C615E165A3C32101EBFBC1F86A37B5838C2BC2CB",
      INIT_07 => X"83F0D46F6B07185785968F0C8407AFEF07E1A8407AFEF07E1A8DED60E30AF0B2",
      INIT_08 => X"0000000000000000000000000101EBFBC1F86A37B5838C2BC2CB47864203D7F7",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(13 downto 0) => addra(13 downto 0),
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 1),
      DOADO(0) => douta(0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \DATA_SRAM_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    addra_13_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \DATA_SRAM_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \DATA_SRAM_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \DATA_SRAM_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal addra_13_sn_1 : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
  addra_13_sp_1 <= addra_13_sn_1;
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"B9A243BBB50BB9EB7A77E9551631059201ED549DA644A7FFFC588281D0D6E3C3",
      INIT_01 => X"765993ED600AC48A961B7D514411BFD1F3C1799C8095126057282915B13B77ED",
      INIT_02 => X"EB6174578930D11960CA7F2D2A650EDC552D07EBEFD1A6F268512B64E8413E03",
      INIT_03 => X"5D484AB7B6F5024D902AFD2D6C3A4D3E6016CF98C0DC126034F808541167E769",
      INIT_04 => X"F65341A0C763DFB45C82188406F75E631B96231EDBFEEB0DBD9F949DCCC44D8D",
      INIT_05 => X"C986F6AE6D958ACAD7046591A8CB6453AFAD05957CB943FA1F93763D6EC6517A",
      INIT_06 => X"B261BEE9EA56E721137D0020ACF72B1B579ADBB17E95A6B52EC4EB504AAB5A12",
      INIT_07 => X"2C986FBA7A95B9C844DF40082B3DCAC6D5E6B6EC5FA569AD4BB13AD412AAD684",
      INIT_08 => X"4B261BEE9EA56E721137D0020ACF72B1B579ADBB17E95A6B52EC4EB504AAB5A1",
      INIT_09 => X"12C986FBA7A95B9C844DF40082B3DCAC6D5E6B6EC5FA569AD4BB13AD412AAD68",
      INIT_0A => X"84B261BEE9EA56E721137D0020ACF72B1B579ADBB17E95A6B52EC4EB504AAB5A",
      INIT_0B => X"A12C986FBA7A95B9C844DF40082B3DCAC6D5E6B6EC5FA569AD4BB13AD412AAD6",
      INIT_0C => X"684B261BEE9EA56E721137D0020ACF72B1B579ADBB17E95A6B52EC4EB504AAB5",
      INIT_0D => X"5A12C986FBA7A95B9C844DF40082B3DCAC6D5E6B6EC5FA569AD4BB13AD412AAD",
      INIT_0E => X"20ACF72B1AE9EA56E721137D0020ACF72B1B579ADBB17E95A6B52EC4EB504AAB",
      INIT_0F => X"082B3DCAC6D5E6B6EC5FA56BAD4BB13AD412AAD684B261BEE9EA56E721137D00",
      INIT_10 => X"020ACF72B1B579ADBB17E95A6B52EC4EB504AAB5A12C986FBA7A95B9C844DF40",
      INIT_11 => X"E1B6C1F9058805B8E5754CC540719BF48E3AC44EE6F620A8263BA56E721137D0",
      INIT_12 => X"DF2D1AFDCFC734412DFE73E44A3978CE1CF3BC82C41AFA3025A521C4F35A5512",
      INIT_13 => X"AE48E663037FF8833429534376C521F68F9CAC86477E5EA21CB9DC4E63E71C83",
      INIT_14 => X"7F1CA2263D66DEE17DCBF25538725E5613A0296D380E8226D82F796B7405DC95",
      INIT_15 => X"06FD281E31B70C39ADA60395D62A76B6BAA68C8E4CC9E07EEA9BA975EAF0EEEC",
      INIT_16 => X"936D2DECB38BE3F206E4C9CC99FBCF733288A0A4BE1EB4124923CD51D1A67654",
      INIT_17 => X"D79F74C10BABD8D17B91D16E0CF04422D71686F4DF5BDDC07FDEEE3AAA0C8A08",
      INIT_18 => X"B3E08A4D5D7CD697C90E45795C634D0CCCE6AA22CE62D80AF49FD03BE1E40EAE",
      INIT_19 => X"48713CD69544B86DB07E4162016E395D5331501C66FD238EB113B9BD882A098E",
      INIT_1A => X"62016E395D5331501C66FD238EB113B9BD882A098E33873CEF20B106BE8C0969",
      INIT_1B => X"F1CD104B7F9CF9128E5E33873CEF20B106BE8C096948713CD69544B86DB07E41",
      INIT_1C => X"DFFE20CD0A54D0DDB1487DA3E72B2191DF97A8872E771398F9C720F7CB46BF73",
      INIT_1D => X"59B7B85F72FC954E1C979584E80A5B4E03A089B60BDE5ADD0177256B923998C0",
      INIT_1E => X"6DC30E6B6980E5758A9DADAEA9A3239332781FBAA6EA5D7ABC3BBB1FC728898F",
      INIT_1F => X"E2F8FC81B93273267EF3DCCCA228292F87AD049248F35474699D9501BF4A078C",
      INIT_20 => X"EAF6345EE4745B833C1108B5C5A1BD37D6F7701FF7BB8EAA83228224DB4B7B2C",
      INIT_21 => X"5F35A5F243915E5718D3433339AA88B398B602BD27F40EF87903ABB5E7DD3042",
      INIT_22 => X"512E1B6C1F9058805B8E5754CC540719BF48E3AC44EE6F620A8263ACF8229357",
      INIT_23 => X"54CC540719BF48E3AC44EE6F620A82638CE1CF3BC82C41AFA3025A521C4F35A5",
      INIT_24 => X"E73E44A3978CE1CF3BC82C41AFA3025A521C4F35A5512E1B6C1F9058805B8E57",
      INIT_25 => X"9534376C521F68F9CAC86477E5EA21CB9DC4E63E71C83DF2D1AFDCFC734412DF",
      INIT_26 => X"BF25538725E5613A0296D380E8226D82F796B7405DC95AE48E663037FF883342",
      INIT_27 => X"60395D62A76B6BAA68C8E4CC9E07EEA9BA975EAF0EEEC7F1CA2263D66DEE17DC",
      INIT_28 => X"4C9CC99FBCF733288A0A4BE1EB4124923CD51D1A6765406FD281E31B70C39ADA",
      INIT_29 => X"1D16E0CF04422D71686F4DF5BDDC07FDEEE3AAA0C8A08936D2DECB38BE3F206E",
      INIT_2A => X"E45795C634D0CCCE6AA22CE62D80AF49FD03BE1E40EAED79F74C10BABD8D17B9",
      INIT_2B => X"E4162016E395D5331501C66FD238EB113B9BD882A098EB3E08A4D5D7CD697C90",
      INIT_2C => X"6FD238EB113B9BD882A098E33873CEF20B106BE8C096948713CD69544B86DB07",
      INIT_2D => X"E33873CEF20B106BE8C096948713CD69544B86DB07E4162016E395D5331501C6",
      INIT_2E => X"87DA3E72B2191DF97A8872E771398F9C720F7CB46BF73F1CD104B7F9CF9128E5",
      INIT_2F => X"79584E80A5B4E03A089B60BDE5ADD0177256B923998C0DFFE20CD0A54D0DDB14",
      INIT_30 => X"DADAEA9A3239332781FBAA6EA5D7ABC3BBB1FC728898F59B7B85F72FC954E1C9",
      INIT_31 => X"3DCCCA228292F87AD049248F35474699D9501BF4A078C6DC30E6B6980E5758A9",
      INIT_32 => X"108B5C5A1BD37D6F7701FF7BB8EAA83228224DB4B7B2CE2F8FC81B93273267EF",
      INIT_33 => X"3433339AA88B398B602BD27F40EF87903ABB5E7DD3042EAF6345EE4745B833C1",
      INIT_34 => X"E5754CC540719BF48E3AC44EE6F620A8263ACF82293575F35A5F243915E5718D",
      INIT_35 => X"4EE6F620A82638CE1CF3BC82C41AFA3025A521C4F35A5512E1B6C1F9058805B8",
      INIT_36 => X"82C41AFA3025A521C4F35A5512E1B6C1F9058805B8E5754CC540719BF48E3AC4",
      INIT_37 => X"86477E5EA21CB9DC4E63E71C83DF2D1AFDCFC734412DFE73E44A3978CE1CF3BC",
      INIT_38 => X"6D380E8226D82F796B7405DC95AE48E663037FF8833429534376C521F68F9CAC",
      INIT_39 => X"8E4CC9E07EEA9BA975EAF0EEEC7F1CA2263D66DEE17DCBF25538725E5613A029",
      INIT_3A => X"A4BE1EB4124923CD51D1A6765406FD281E31B70C39ADA60395D62A76B6BAA68C",
      INIT_3B => X"F4DF5BDDC07FDEEE3AAA0C8A08936D2DECB38BE3F206E4C9CC99FBCF733288A0",
      INIT_3C => X"22CE62D80AF49FD03BE1E40EAED79F74C10BABD8D17B91D16E0CF04422D71686",
      INIT_3D => X"1C66FD238EB113B9BD882A098EB3E08A4D5D7CD697C90E45795C634D0CCCE6AA",
      INIT_3E => X"098E33873CEF20B106BE8C096948713CD69544B86DB07E4162016E395D533150",
      INIT_3F => X"096948713CD69544B86DB07E4162016E395D5331501C66FD238EB113B9BD882A",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(13 downto 1) => addra(12 downto 0),
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 2) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 2),
      DOADO(1 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\(1 downto 0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => addra_13_sn_1,
      ENBWREN => '0',
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => addra(13),
      O => addra_13_sn_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \DATA_SRAM_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    addra_13_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \DATA_SRAM_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \DATA_SRAM_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \DATA_SRAM_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal addra_13_sn_1 : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 4 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
  addra_13_sp_1 <= addra_13_sn_1;
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(13 downto 2) => addra(11 downto 0),
      ADDRARDADDR(1 downto 0) => B"00",
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 4) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 4),
      DOADO(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\(3 downto 0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => addra_13_sn_1,
      ENBWREN => '0',
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addra(13),
      I1 => addra(12),
      O => addra_13_sn_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \DATA_SRAM_blk_mem_gen_prim_wrapper_init__parameterized10\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \DATA_SRAM_blk_mem_gen_prim_wrapper_init__parameterized10\ : entity is "blk_mem_gen_prim_wrapper_init";
end \DATA_SRAM_blk_mem_gen_prim_wrapper_init__parameterized10\;

architecture STRUCTURE of \DATA_SRAM_blk_mem_gen_prim_wrapper_init__parameterized10\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"180870703C506C44742C20084460607C740C78586854740C70701420787C643C",
      INIT_01 => X"6C2028246C20047C14647C183C047C70245020145C3C781818100C446414540C",
      INIT_02 => X"68001860607820243060584C28080C785C740C04407C40501C20785854306C54",
      INIT_03 => X"18101C303C1438642064707C503C246C340450587C7438386C50287834407C34",
      INIT_04 => X"784C4024444C78006418542454405428443438203444141438082C481C443C1C",
      INIT_05 => X"3470086828041C4038285C440C0444581010087428440020340418247C3C1844",
      INIT_06 => X"20600028480C242C342048107030740C2C7C7C200C545C646038285044143404",
      INIT_07 => X"647C6840380C140C28547C785478586C30247C206C6C145810402C50683C5044",
      INIT_08 => X"385068182C484C504860781848540C1010583C7C205C38002420281C582C3004",
      INIT_09 => X"501814343030340C38342414100C04043000344C406C243044245C00340C1C30",
      INIT_0A => X"00086818687C2C14205C701454707C5874687C580C70286C780C7C00182C2868",
      INIT_0B => X"441C4C44203458785820204460502060041060647C247838643410004C10143C",
      INIT_0C => X"40705004187800403844505C143C2024241864705C6C44501028007C70201C28",
      INIT_0D => X"48340C740020440C345830501C6000701C44242C00505C345C28683068102868",
      INIT_0E => X"100C04043000344C406C243044245C00340C1C30385068182C484C5048607818",
      INIT_0F => X"54707C5874687C580C70286C780C7C00182C2868501814343030340C38342414",
      INIT_10 => X"60502060041060647C247838643410004C10143C00086818687C2C14205C7014",
      INIT_11 => X"143C2024241864705C6C44501028007C70201C28441C4C442034587858202044",
      INIT_12 => X"1C6000701C44242C00505C345C2868306810286840705004187800403844505C",
      INIT_13 => X"445C301048105434681C28381C28143C4834605808340C740020440C34583050",
      INIT_14 => X"547C3C38542C1824100C54785C040440445C18441840703434383C101C7C2860",
      INIT_15 => X"5858004C50485878044C7C54347C34047C2000204434783C2848002C14347474",
      INIT_16 => X"485C1424402C241008205030141450687C50045C38247C5C4024785060685858",
      INIT_17 => X"7038603C70487C74304C20707C203C787C2860787854542C281C0804681C7814",
      INIT_18 => X"2824607814581410381C0844383C2C70145038585C603834005C70083C0C6030",
      INIT_19 => X"1070287408705474601C743C7C606C542C0C203430344C54641C38343038103C",
      INIT_1A => X"6C002468107C180C20286C283C0C3C700C50502414786024205C24402C100068",
      INIT_1B => X"2C4C18547C08404C00143444347C3C487C40280024102048640060045044707C",
      INIT_1C => X"280C544C3C1424604870144C181C142C386434301C281C58482C7C686C0C603C",
      INIT_1D => X"5C704018102C784428201C3074583050280814744C68483C4448107000787C68",
      INIT_1E => X"68307050401C485868283014686C28684028380C6C2C3C1C1038646C6C041070",
      INIT_1F => X"7C10587C5C705C6864381C1824702030705C40387C28547C5C2C305C5C503800",
      INIT_20 => X"280C4804540058444C5044086874581C38541014747470682038201C2C646804",
      INIT_21 => X"745C40582C60045C0460483470545044385C086840581C085C60542800002800",
      INIT_22 => X"3464046018043C2474282C7C782478745C74745C1810504C34480070280C2C0C",
      INIT_23 => X"703848787064004058484C545804747C4868542058283C300850004414503C20",
      INIT_24 => X"586854740C70701420787C643C7C680C1C0034645C38146460280C7C70041C70",
      INIT_25 => X"145C3C781818100C446414540C180870703C506C44742C20084460607C740C78",
      INIT_26 => X"04407C40501C20785854306C546C2028246C20047C14647C183C047C70245020",
      INIT_27 => X"587C7438386C50287834407C3468001860607820243060584C28080C785C740C",
      INIT_28 => X"203444141438082C481C443C1C18101C303C1438642064707C503C246C340450",
      INIT_29 => X"7428440020340418247C3C1844784C4024444C78006418542454405428443438",
      INIT_2A => X"200C545C6460382850441434043470086828041C4038285C440C044458101008",
      INIT_2B => X"206C6C145810402C50683C504420600028480C242C342048107030740C2C7C7C",
      INIT_2C => X"7C205C38002420281C582C3004647C6840380C140C28547C785478586C30247C",
      INIT_2D => X"4C406C243044245C00340C1C30385068182C484C504860781848540C1010583C",
      INIT_2E => X"580C70286C780C7C00182C2868501814343030340C38342414100C0404300034",
      INIT_2F => X"647C247838643410004C10143C00086818687C2C14205C701454707C5874687C",
      INIT_30 => X"705C6C44501028007C70201C28441C4C44203458785820204460502060041060",
      INIT_31 => X"2C00505C345C2868306810286840705004187800403844505C143C2024241864",
      INIT_32 => X"30385068182C484C504860781848340C740020440C345830501C6000701C4424",
      INIT_33 => X"68501814343030340C38342414100C04043000344C406C243044245C00340C1C",
      INIT_34 => X"3C00086818687C2C14205C701454707C5874687C580C70286C780C7C00182C28",
      INIT_35 => X"28441C4C44203458785820204460502060041060647C247838643410004C1014",
      INIT_36 => X"6840705004187800403844505C143C2024241864705C6C44501028007C70201C",
      INIT_37 => X"5808340C740020440C345830501C6000701C44242C00505C345C286830681028",
      INIT_38 => X"441840703434383C101C7C2860445C301048105434681C28381C28143C483460",
      INIT_39 => X"204434783C2848002C14347474547C3C38542C1824100C54785C040440445C18",
      INIT_3A => X"5C38247C5C40247850606858585858004C50485878044C7C54347C34047C2000",
      INIT_3B => X"787854542C281C0804681C7814485C1424402C241008205030141450687C5004",
      INIT_3C => X"585C603834005C70083C0C60307038603C70487C74304C20707C203C787C2860",
      INIT_3D => X"3430344C54641C38343038103C2824607814581410381C0844383C2C70145038",
      INIT_3E => X"2414786024205C24402C1000681070287408705474601C743C7C606C542C0C20",
      INIT_3F => X"0024102048640060045044707C6C002468107C180C20286C283C0C3C700C5050",
      INIT_40 => X"301C281C58482C7C686C0C603C2C4C18547C08404C00143444347C3C487C4028",
      INIT_41 => X"744C68483C4448107000787C68280C544C3C1424604870144C181C142C386434",
      INIT_42 => X"0C6C2C3C1C1038646C6C0410705C704018102C784428201C3074583050280814",
      INIT_43 => X"387C28547C5C2C305C5C50380068307050401C485868283014686C2868402838",
      INIT_44 => X"14747470682038201C2C6468047C10587C5C705C6864381C1824702030705C40",
      INIT_45 => X"6840581C085C60542800002800280C4804540058444C5044086874581C385410",
      INIT_46 => X"5C1810504C34480070280C2C0C745C40582C60045C0460483470545044385C08",
      INIT_47 => X"2058283C300850004414503C203464046018043C2474282C7C782478745C7474",
      INIT_48 => X"645C38146460280C7C70041C70703848787064004058484C545804747C486854",
      INIT_49 => X"6C44742C20084460607C740C78586854740C70701420787C643C7C680C1C0034",
      INIT_4A => X"047C14647C183C047C70245020145C3C781818100C446414540C180870703C50",
      INIT_4B => X"20243060584C28080C785C740C04407C40501C20785854306C546C2028246C20",
      INIT_4C => X"38642064707C503C246C340450587C7438386C50287834407C34680018606078",
      INIT_4D => X"78006418542454405428443438203444141438082C481C443C1C18101C303C14",
      INIT_4E => X"1C4038285C440C0444581010087428440020340418247C3C1844784C4024444C",
      INIT_4F => X"242C342048107030740C2C7C7C200C545C646038285044143404347008682804",
      INIT_50 => X"140C28547C785478586C30247C206C6C145810402C50683C504420600028480C",
      INIT_51 => X"4C504860781848540C1010583C7C205C38002420281C582C3004647C6840380C",
      INIT_52 => X"340C38342414100C04043000344C406C243044245C00340C1C30385068182C48",
      INIT_53 => X"2C14205C701454707C5874687C580C70286C780C7C00182C2868501814343030",
      INIT_54 => X"58785820204460502060041060647C247838643410004C10143C00086818687C",
      INIT_55 => X"00403844505C143C2024241864705C6C44501028007C70201C28441C4C442034",
      INIT_56 => X"440C345830501C6000701C44242C00505C345C28683068102868407050041878",
      INIT_57 => X"344C406C243044245C00340C1C30385068182C484C504860781848340C740020",
      INIT_58 => X"7C580C70286C780C7C00182C2868501814343030340C38342414100C04043000",
      INIT_59 => X"60647C247838643410004C10143C00086818687C2C14205C701454707C587468",
      INIT_5A => X"64705C6C44501028007C70201C28441C4C442034587858202044605020600410",
      INIT_5B => X"242C00505C345C2868306810286840705004187800403844505C143C20242418",
      INIT_5C => X"5434681C28381C28143C4834605808340C740020440C345830501C6000701C44",
      INIT_5D => X"1824100C54785C040440445C18441840703434383C101C7C2860445C30104810",
      INIT_5E => X"5878044C7C54347C34047C2000204434783C2848002C14347474547C3C38542C",
      INIT_5F => X"241008205030141450687C50045C38247C5C40247850606858585858004C5048",
      INIT_60 => X"7C74304C20707C203C787C2860787854542C281C0804681C7814485C1424402C",
      INIT_61 => X"1410381C0844383C2C70145038585C603834005C70083C0C60307038603C7048",
      INIT_62 => X"5474601C743C7C606C542C0C203430344C54641C38343038103C282460781458",
      INIT_63 => X"180C20286C283C0C3C700C50502414786024205C24402C100068107028740870",
      INIT_64 => X"404C00143444347C3C487C40280024102048640060045044707C6C002468107C",
      INIT_65 => X"24604870144C181C142C386434301C281C58482C7C686C0C603C2C4C18547C08",
      INIT_66 => X"784428201C3074583050280814744C68483C4448107000787C68280C544C3C14",
      INIT_67 => X"485868283014686C28684028380C6C2C3C1C1038646C6C0410705C704018102C",
      INIT_68 => X"5C6864381C1824702030705C40387C28547C5C2C305C5C50380068307050401C",
      INIT_69 => X"58444C5044086874581C38541014747470682038201C2C6468047C10587C5C70",
      INIT_6A => X"045C0460483470545044385C086840581C085C60542800002800280C48045400",
      INIT_6B => X"3C2474282C7C782478745C74745C1810504C34480070280C2C0C745C40582C60",
      INIT_6C => X"004058484C545804747C4868542058283C300850004414503C20346404601804",
      INIT_6D => X"701420787C643C7C680C1C0034645C38146460280C7C70041C70703848787064",
      INIT_6E => X"100C446414540C180870703C506C44742C20084460607C740C78586854740C70",
      INIT_6F => X"20785854306C546C2028246C20047C14647C183C047C70245020145C3C781818",
      INIT_70 => X"50287834407C3468001860607820243060584C28080C785C740C04407C40501C",
      INIT_71 => X"082C481C443C1C18101C303C1438642064707C503C246C340450587C7438386C",
      INIT_72 => X"0418247C3C1844784C4024444C78006418542454405428443438203444141438",
      INIT_73 => X"382850441434043470086828041C4038285C440C044458101008742844002034",
      INIT_74 => X"402C50683C504420600028480C242C342048107030740C2C7C7C200C545C6460",
      INIT_75 => X"20281C582C3004647C6840380C140C28547C785478586C30247C206C6C145810",
      INIT_76 => X"245C00340C1C30385068182C484C504860781848540C1010583C7C205C380024",
      INIT_77 => X"0C7C00182C2868501814343030340C38342414100C04043000344C406C243044",
      INIT_78 => X"3410004C10143C00086818687C2C14205C701454707C5874687C580C70286C78",
      INIT_79 => X"28007C70201C28441C4C44203458785820204460502060041060647C24783864",
      INIT_7A => X"2868306810286840705004187800403844505C143C2024241864705C6C445010",
      INIT_7B => X"484C504860781848340C740020440C345830501C6000701C44242C00505C345C",
      INIT_7C => X"30340C38342414100C04043000344C406C243044245C00340C1C30385068182C",
      INIT_7D => X"7C2C14205C701454707C5874687C580C70286C780C7C00182C28685018143430",
      INIT_7E => X"3458785820204460502060041060647C247838643410004C10143C0008681868",
      INIT_7F => X"7800403844505C143C2024241864705C6C44501028007C70201C28441C4C4420",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \DATA_SRAM_blk_mem_gen_prim_wrapper_init__parameterized11\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPADOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \DATA_SRAM_blk_mem_gen_prim_wrapper_init__parameterized11\ : entity is "blk_mem_gen_prim_wrapper_init";
end \DATA_SRAM_blk_mem_gen_prim_wrapper_init__parameterized11\;

architecture STRUCTURE of \DATA_SRAM_blk_mem_gen_prim_wrapper_init__parameterized11\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => DOPADOP(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \DATA_SRAM_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_1\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \DATA_SRAM_blk_mem_gen_prim_wrapper_init__parameterized2\ : entity is "blk_mem_gen_prim_wrapper_init";
end \DATA_SRAM_blk_mem_gen_prim_wrapper_init__parameterized2\;

architecture STRUCTURE of \DATA_SRAM_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"B21D7D858700C6E5D8E34B5AC59BC2BC262C3DF884051F0D740CA94C5D7D5F03",
      INIT_01 => X"421B51D76559FC294F13DBB06BBBEAF2A24EB7B11FADCC590339FF38B623D53F",
      INIT_02 => X"B6779FC8EC2D600AAF918AD06E82AFEB5262B3392CE65F682A063CA498F08B7E",
      INIT_03 => X"1AB47A7CCE6A32028A9AD8C9244BB6843E1B65212B2A20797DA1DF90E5C9169C",
      INIT_04 => X"A2857004B3802CF249AC4F827950DF61F791CBC36F77905B7E04E11E76FBD550",
      INIT_05 => X"04BF9CF8D4DD601B8A257963FC4C2EB4195EA659A52C35A355F1DAE9CA41989C",
      INIT_06 => X"812FE416E79F2A5D8CB7CC5BD95D2B25BBEE0DEC574B18F5B91A92141A24789A",
      INIT_07 => X"A04BF905B9E7CA97632DF316F6574AC96EFB837B15D2C63D6E46A48506891E26",
      INIT_08 => X"6812FE416E79F2A5D8CB7CC5BD95D2B25BBEE0DEC574B18F5B91A92141A24789",
      INIT_09 => X"9A04BF905B9E7CA97632DF316F6574AC96EFB837B15D2C63D6E46A48506891E2",
      INIT_0A => X"26812FE416E79F2A5D8CB7CC5BD95D2B25BBEE0DEC574B18F5B91A92141A2478",
      INIT_0B => X"89A04BF905B9E7CA97632DF316F6574AC96EFB837B15D2C63D6E46A48506891E",
      INIT_0C => X"E26812FE416E79F2A5D8CB7CC5BD95D2B25BBEE0DEC574B18F5B91A92141A247",
      INIT_0D => X"789A04BF905B9E7CA97632DF316F6574AC96EFB837B15D2C63D6E46A48506891",
      INIT_0E => X"5BD95D2B2416E79F2A5D8CB7CC5BD95D2B25BBEE0DEC574B18F5B91A92141A24",
      INIT_0F => X"16F6574AC96EFB837B15D2C73D6E46A48506891E26812FE416E79F2A5D8CB7CC",
      INIT_10 => X"C5BD95D2B25BBEE0DEC574B18F5B91A92141A24789A04BF905B9E7CA97632DF3",
      INIT_11 => X"74A3BECF4CEA7A03FC8A1F22A52F789CFCA47540F902FC5902B379F2A5D8CB7C",
      INIT_12 => X"4854706E1CD208EDB098D58689AEE51D840FAA858450AEECE061496685AE3FB6",
      INIT_13 => X"EB69993C37635041065024FF25DE3B5EBB3A0BAFF20EBA61FCE51E90FA865AA0",
      INIT_14 => X"04DD97E551ACB92B3CAAD3C75ED381731E1A0C5B98210EB9006AC5DBD8074576",
      INIT_15 => X"31C389CC514FC76F203D53E6DE74D05254954A31921A8D3D6C6D437CC479FEAC",
      INIT_16 => X"8D1ED6176D8468E9A7056E6D6223CE10275E66217037C866BEA00DB0FE528753",
      INIT_17 => X"5DC10D5CEE55236C6E0A85CF114083F7971D23AC2EC4142B314B619BEF392E74",
      INIT_18 => X"B6938F140C0BE46A1479EE406AF24E2DF87CE2A451F61C7055DACACB26B27509",
      INIT_19 => X"5259A16B8FED9D28EFB3D33A9E80FF2287C8A94BDE273F291D503E40BF1640AC",
      INIT_1A => X"3A9E80FF2287C8A94BDE273F291D503E40BF1640AC476103EAA161142BBB3818",
      INIT_1B => X"34823B6C263561A26BB9476103EAA161142BBB38185259A16B8FED9D28EFB3D3",
      INIT_1C => X"D8D4104194093FC9778ED7AECE82EBFC83AE987F3947A43EA196A812151C1B87",
      INIT_1D => X"6B2E4ACF2AB4F1D7B4E05CC7868316E60843AE401AB176F601D15DBADA664F0D",
      INIT_1E => X"53F1DBC80F54F9B79D34149525528C6486A34F5B1B50DF311E7FAB013765F954",
      INIT_1F => X"611A3A69C15B9B5888F38409D799885C0DF219AFA8036C3F94A1D4CC70E27314",
      INIT_20 => X"9548DB1B82A173C45020FDE5C748EB0BB1050ACC52D866FBCE4B9D2347B585DB",
      INIT_21 => X"02F91A851E7B901ABC938B7E1F38A9147D871C1576B2B2C9AC9D42577043573B",
      INIT_22 => X"FB674A3BECF4CEA7A03FC8A1F22A52F789CFCA47540F902FC5902B2DA4E3C503",
      INIT_23 => X"A1F22A52F789CFCA47540F902FC5902B11D840FAA858450AEECE061496685AE3",
      INIT_24 => X"8D58689AEE51D840FAA858450AEECE061496685AE3FB674A3BECF4CEA7A03FC8",
      INIT_25 => X"024FF25DE3B5EBB3A0BAFF20EBA61FCE51E90FA865AA04854706E1CD208EDB09",
      INIT_26 => X"AD3C75ED381731E1A0C5B98210EB9006AC5DBD8074576EB69993C37635041065",
      INIT_27 => X"D53E6DE74D05254954A31921A8D3D6C6D437CC479FEAC04DD97E551ACB92B3CA",
      INIT_28 => X"56E6D6223CE10275E66217037C866BEA00DB0FE52875331C389CC514FC76F203",
      INIT_29 => X"A85CF114083F7971D23AC2EC4142B314B619BEF392E748D1ED6176D8468E9A70",
      INIT_2A => X"9EE406AF24E2DF87CE2A451F61C7055DACACB26B275095DC10D5CEE55236C6E0",
      INIT_2B => X"3D33A9E80FF2287C8A94BDE273F291D503E40BF1640ACB6938F140C0BE46A147",
      INIT_2C => X"E273F291D503E40BF1640AC476103EAA161142BBB38185259A16B8FED9D28EFB",
      INIT_2D => X"9476103EAA161142BBB38185259A16B8FED9D28EFB3D33A9E80FF2287C8A94BD",
      INIT_2E => X"ED7AECE82EBFC83AE987F3947A43EA196A812151C1B8734823B6C263561A26BB",
      INIT_2F => X"05CC7868316E60843AE401AB176F601D15DBADA664F0DD8D4104194093FC9778",
      INIT_30 => X"4149525528C6486A34F5B1B50DF311E7FAB013765F9546B2E4ACF2AB4F1D7B4E",
      INIT_31 => X"38409D799885C0DF219AFA8036C3F94A1D4CC70E2731453F1DBC80F54F9B79D3",
      INIT_32 => X"0FDE5C748EB0BB1050ACC52D866FBCE4B9D2347B585DB611A3A69C15B9B5888F",
      INIT_33 => X"38B7E1F38A9147D871C1576B2B2C9AC9D42577043573B9548DB1B82A173C4502",
      INIT_34 => X"FC8A1F22A52F789CFCA47540F902FC5902B2DA4E3C50302F91A851E7B901ABC9",
      INIT_35 => X"40F902FC5902B11D840FAA858450AEECE061496685AE3FB674A3BECF4CEA7A03",
      INIT_36 => X"858450AEECE061496685AE3FB674A3BECF4CEA7A03FC8A1F22A52F789CFCA475",
      INIT_37 => X"AFF20EBA61FCE51E90FA865AA04854706E1CD208EDB098D58689AEE51D840FAA",
      INIT_38 => X"5B98210EB9006AC5DBD8074576EB69993C37635041065024FF25DE3B5EBB3A0B",
      INIT_39 => X"31921A8D3D6C6D437CC479FEAC04DD97E551ACB92B3CAAD3C75ED381731E1A0C",
      INIT_3A => X"217037C866BEA00DB0FE52875331C389CC514FC76F203D53E6DE74D05254954A",
      INIT_3B => X"AC2EC4142B314B619BEF392E748D1ED6176D8468E9A7056E6D6223CE10275E66",
      INIT_3C => X"A451F61C7055DACACB26B275095DC10D5CEE55236C6E0A85CF114083F7971D23",
      INIT_3D => X"4BDE273F291D503E40BF1640ACB6938F140C0BE46A1479EE406AF24E2DF87CE2",
      INIT_3E => X"40AC476103EAA161142BBB38185259A16B8FED9D28EFB3D33A9E80FF2287C8A9",
      INIT_3F => X"38185259A16B8FED9D28EFB3D33A9E80FF2287C8A94BDE273F291D503E40BF16",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(13 downto 1) => addra(12 downto 0),
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 2) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 2),
      DOADO(1 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\(1 downto 0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_1\,
      ENBWREN => '0',
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \DATA_SRAM_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \DATA_SRAM_blk_mem_gen_prim_wrapper_init__parameterized3\ : entity is "blk_mem_gen_prim_wrapper_init";
end \DATA_SRAM_blk_mem_gen_prim_wrapper_init__parameterized3\;

architecture STRUCTURE of \DATA_SRAM_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"439CD14F676231D062A2AABF213F82761838A0651563E9D199D44F367D9DA9D8",
      INITP_01 => X"8710A4ECB3EFA152CA010646083C4AD1127F1EBD59F560433574320253C0A5A0",
      INITP_02 => X"0D4C2C2C8DC05B59EE72239577576E29F6C8E3EC464F5158623A1C0D13569648",
      INITP_03 => X"035717D54739E3AACE66ABBA883A4B1806AE2FAA8E73C7559CCD577510749630",
      INITP_04 => X"00D5C5F551CE78EAB399AAEEA20E92C601AB8BEAA39CF1D5673355DD441D258C",
      INITP_05 => X"C035717D54739E3AACE66ABBA883A4B1806AE2FAA8E73C7559CCD57751074963",
      INITP_06 => X"300D5C5F551CE78EAB399AAEEA20E92C601AB8BEAA39CF1D5673355DD441D258",
      INITP_07 => X"9E3AACE66ABAA883A4B1806AE2FAA8E73C754E2FAA8E73C7559CCD5775107496",
      INITP_08 => X"01309CA905DFFF58BB998000D5BEAA39CF1D5673355DD441D258C035717D5473",
      INITP_09 => X"8E69FE7BB79FCAEA444648C2A91AD316C2A3AD9EAD84D072A829C4682BC1384D",
      INITP_0A => X"92E82A751101C046AACBAA606F62D232B7A467F5924EE94EE8392A55F73F1B1A",
      INITP_0B => X"512DC7021282EE672529719C558B5F8CC6FDE9501C42F3B19A41F7BD778D237B",
      INITP_0C => X"E09C2680984E5482EFFFAC5DCCC0006A5E3F162F289A007B49FD9F8578734009",
      INITP_0D => X"6CF56C268395414E23415E09C2680984E5482EFFFAC5DCCC0006A95414E23415",
      INITP_0E => X"3FAC92774A7741C952AFB9F8D8D4734FF3DDBCFE57522232461548D698B6151D",
      INITP_0F => X"4A80E2179D8CD20FBDEBBC691BDC974153A8880E0235565D53037B169195BD23",
      INIT_00 => X"A6DED82C55141EA3FBD9EE9FEF83D84683E922B8D9713F3A2A0D7ACCCD000001",
      INIT_01 => X"A33E3BC0EF6CDF0B3139D02DA6EEBEF829A768EFC9D9057D69911AE8204D7907",
      INIT_02 => X"64F9B6175062A84E404ABBA9F9ECD8102045ABF4E0AFDA5E65EBB04D422C2711",
      INIT_03 => X"DA8321F39A33A364A05DB7C60492031A48FF0E0A0000163AA5A6ACB8DC492B09",
      INIT_04 => X"5BBDCB2A49D80460B88DB7EEB80A744FD7FF40D2B4BCBC81CF6EA1EA530EE999",
      INIT_05 => X"352DFAC80CB0150BB2795C816A1C8EC58D8DFBC4EA64AF50B55126ABE9A79A12",
      INIT_06 => X"E2179B08EB1D18DA54E35C040C7894CF6398B0F5B9CA399602007CD9B5AFFED8",
      INIT_07 => X"9AE7447D2ED056915AC8E1B39D53CF02F048D91B3D894EFE0777BC7156EBB904",
      INIT_08 => X"460747CB54B05ADF95A11CED869D57DD22F07F4A68B71FECBADA4F526EF549EE",
      INIT_09 => X"518994DD6088A0403EA13A188A9EDB6A7D1E655BFCF4A17EFBCBBDDDD5D66199",
      INIT_0A => X"009ED770491C4697B20E80C84F4A5495F683BD26F1CD83A6941F86922249050F",
      INIT_0B => X"70116BDFBB07D7C8B0568C3AA0C56C255AC708615DF6837377D3F3A6EC654262",
      INIT_0C => X"BDB9E6F2FBA5B3DE35C982F4CD14D81C73437B3E45E65DF79EBB2B46AA0280C9",
      INIT_0D => X"6965B384E938726D5C9E0537156FC5DDAEFF3F3282D2AAAB158EC8D30C1B3F5D",
      INIT_0E => X"8AB836E306EB96F24FDF154625ACD72959436EF45837274123BD50A040DC8EDE",
      INIT_0F => X"BAC4D6682ABA3D5989CBDC72A0B050BF52AF78080B51E85F2884062DFD7B86AE",
      INIT_10 => X"DC78A0E257F74A77CAE726050DBA5FFCAA7AA24B9585A77AFD1637399BB5CD0E",
      INIT_11 => X"8A5FD2231908130B9261A124A8A70F9C82FFAA00BFA66F41A88C0F9B596892A6",
      INIT_12 => X"F0F77F10E785A70AC128701EA72452D350218448FAFBB3E899D188819D3E3E09",
      INIT_13 => X"959DBA6430B5E79030A267E3B47EE51507D528E004986AA7B08AC3BCB764B468",
      INIT_14 => X"F88EF3BF731E0D22CF3815681450C14FBDE556F6B9AEEE6673200D9C73AE92EC",
      INIT_15 => X"26B52952556A4B859C34A1DC1A68CEF460FE8AA23F45CE592051E5D25AF7DBDB",
      INIT_16 => X"E950CFEA9DE30023EECCD52F3194EE9655D3632636B2F3844F2A98176D2B0870",
      INIT_17 => X"FD8F757D2E79A11CC959267FE7A7679846051FD16D444467ABE9700E615040C8",
      INIT_18 => X"3BE6A07781E455D28AE4D92F737DFEFBF16EC0A6DDB88B93FA73D5079A8B8ACA",
      INIT_19 => X"2EB5E7278765732B219BED2598FB07B772279B3184BEF57FF01296F7F2D87A4B",
      INIT_1A => X"F4640A6176DCDA0EA9BB6E733C7DF2C4E40E66B0DB129927A59889F0481049D4",
      INIT_1B => X"CAFD8F757D2E79A11CC959ADC02FB685FBF34C8F0B6CAF29E4C074721245DAB6",
      INIT_1C => X"4B3BE6A07781E455D28AE4D92F737DFEFBF16EC0A6DDB88B93FA73D5079A8B8A",
      INIT_1D => X"D42EB5E7278765732B219BED2598FB07B772279B3184BEF57FF01296F7F2D87A",
      INIT_1E => X"B6F4640A6176DCDA0EA9BB6E733C7DF2C4E40E66B0DB129927A59889F0481049",
      INIT_1F => X"8ACAFD8F757D2E79A11CC959ADC02FB685FBF34C8F0B6CAF29E4C074721245DA",
      INIT_20 => X"7A4B3BE6A07781E455D28AE4D92F737DFEFBF16EC0A6DDB88B93FA73D5079A8B",
      INIT_21 => X"49D42EB5E7278765732B219BED2598FB07B772279B3184BEF57FF01296F7F2D8",
      INIT_22 => X"DAB6F4640A6176DCDA0EA9BB6E733C7DF2C4E40E66B0DB129927A59889F04810",
      INIT_23 => X"8B8ACAFD8F757D2E79A11CC959ADC02FB685FBF34C8F0B6CAF29E4C074721245",
      INIT_24 => X"D87A4B3BE6A07781E455D28AE4D92F737DFEFBF16EC0A6DDB88B93FA73D5079A",
      INIT_25 => X"1049D42EB5E7278765732B219BED2598FB07B772279B3184BEF57FF01296F7F2",
      INIT_26 => X"45DAB6F4640A6176DCDA0EA9BB6E733C7DF2C4E40E66B0DB129927A59889F048",
      INIT_27 => X"9A8B8ACAFD8F757D2E79A11CC959ADC02FB685FBF34C8F0B6CAF29E4C0747212",
      INIT_28 => X"F2D87A4B3BE6A07781E455D28AE4D92F737DFEFBF16EC0A6DDB88B93FA73D507",
      INIT_29 => X"481049D42EB5E7278765732B219BED2598FB07B772279B3184BEF57FF01296F7",
      INIT_2A => X"1245DAB6F4640A6176DCDA0EA9BB6E733C7DF2C4E40E66B0DB129927A59889F0",
      INIT_2B => X"079A8B8ACAFD8F757D2E79A11CC959ADC02FB685FBF34C8F0B6CAF29E4C07472",
      INIT_2C => X"F7F2D87A4B3BE6A07781E455D28AE4D92F737DFEFBF16EC0A6DDB88B93FA73D5",
      INIT_2D => X"F0481049D42EB5E7278765732B219BED2598FB07B772279B3184BEF57FF01296",
      INIT_2E => X"721245DAB6F4640A6176DCDA0EA9BB6E733C7DF2C4E40E66B0DB129927A59889",
      INIT_2F => X"D5079A8B8ACAFD8F757D2E79A11CC959ADC02FB685FBF34C8F0B6CAF29E4C074",
      INIT_30 => X"96F7F2D87A4B3BE6A07781E455D28AE4D92F737DFEFBF16EC0A6DDB88B93FA73",
      INIT_31 => X"89F0481049D42EB5E7278765732B219BED2598FB07B772279B3184BEF57FF012",
      INIT_32 => X"74721245DAB6F4640A6176DCDA0EA9BB6E733C7DF2C4E40E66B0DB129927A598",
      INIT_33 => X"73D5079A8B8ACAFD8F757D2E79A11CC959ADC02FB685FBF34C8F0B6CAF29E4C0",
      INIT_34 => X"1296F7F2D87A4B3BE6A07781E455D28AE4D92F737DFEFBF16EC0A6DDB88B93FA",
      INIT_35 => X"9889F0481049D42EB5E7278765732B219BED2598FB07B772279B3184BEF57FF0",
      INIT_36 => X"C074721245DAB6F4640A6176DCDA0EA9BB6E733C7DF2C4E40E66B0DB129927A5",
      INIT_37 => X"FA73D5079A8B8ACAFD8F757D2E79A11CC959ADC02FB685FBF34C8F0B6CAF29E4",
      INIT_38 => X"F01296F7F2D87A4B3BE6A07781E455D28AE4D92F737DFEFBF16EC0A6DDB88B93",
      INIT_39 => X"A59889F0481049D42EB5E7278765732B219BED2598FB07B772279B3184BEF57F",
      INIT_3A => X"E4C074721245DAB6F4640A6176DCDA0EA9BB6E733C7DF2C4E40E66B0DB129927",
      INIT_3B => X"3C7DF2C4E40E66B0DB129927A59889F0481049ADC02FB685FBF34C8F0B6CAF29",
      INIT_3C => X"C02FB685FBF34C8F0B6CAF29E4C074721245DAB6F4640A6176DCDA0EA9BB6E73",
      INIT_3D => X"2F737DFEFBF16EC0A6DDB88B93FA73D5079A8B8ACAFD8F757D2E79A11CC959AD",
      INIT_3E => X"2598FB07B772279B3184BEF57FF01207F7F2D87A4B3BE6A07781E455D28AE4D9",
      INIT_3F => X"733C7DF2C4E40E66B0DB129927A59889F0481049D42EB5E7278765732B219BED",
      INIT_40 => X"ADC02FB685FBF34C8F0B6CAF29E4C074721245DAB6F4640A6176DCDA0EA9BB6E",
      INIT_41 => X"D92F737DFEFBF16EC0A6DDB88B93FA73D5079A8B8ACAFD8F757D2E79A11CC959",
      INIT_42 => X"ED2598FB07B772279B3184BEF57FF01296F7F2D87A4B3BE6A07781E455D28AE4",
      INIT_43 => X"6E733C7DF2C4E40E66B0DB129927A59889F0481049D42EB5E7278765732B219B",
      INIT_44 => X"4121D1C0310030FF4C8F0B6CAF29E4C074721245DAB6F4640A6176DCDA0EA9BB",
      INIT_45 => X"C081C141A0515020B1F0305100214111C09140E150F101A0D12181A1B1A03111",
      INIT_46 => X"31C09021510191E111404121612180C000F091E07031600010E1A12011C18030",
      INIT_47 => X"30B0D0B131B170A1F111010091514181F11031D0F0B0010180D1C0F111C13061",
      INIT_48 => X"11F0601021F180D0C150A040410010D031A0307100D0B1A05130E09130B060D1",
      INIT_49 => X"E0A10140C191C19190E0119190F08010809041E14060A081D190F05121016081",
      INIT_4A => X"D090C0700051B140D011813070F13141C051E120714081009151209110200160",
      INIT_4B => X"3021015161016150D071C0D181E160C0F00090A0A1D041E1B1D1D171B00050C1",
      INIT_4C => X"80C1303171612011315170A0B1E13141F0E1E1C001B010910121002120E0D170",
      INIT_4D => X"D011E0B0E1216031B061E05080410160B0808030F0C10111D061011021717141",
      INIT_4E => X"70D0E0615180D1C131F180F0804180F1E191D0D1C1B1C0B180C1E19110B1E140",
      INIT_4F => X"91308010E0D1E0D131D14040A071D1F1A09120B19051714060519180000170F0",
      INIT_50 => X"1160F171C0D0F0D1A01031602080E12121C0016000C020C04191D0900080E1D1",
      INIT_51 => X"0090C090C1E1B0A060007070D0D0F1B04161207150F17091A031A02080D07101",
      INIT_52 => X"31C1C0D180A1E15181307181F060D151F111D061D1519010209060D0F001B060",
      INIT_53 => X"41E1F0A08161B0F1C1A1B1E1D011D191C051A0A0F0A051E00071D14021F10011",
      INIT_54 => X"B1712000C190306030E0914100B0E19161E00170D180C0A190E1F05151B00151",
      INIT_55 => X"11A0F0E0005091A0A021601051D11001A10160303190B101513130A1D090D1A0",
      INIT_56 => X"F181306110800141116191D1C170E0C0A081D01020F170F0F0004130E0D1E130",
      INIT_57 => X"A061D0B130C0C13090C020A0C13131E140413121D101A09090114130F0406171",
      INIT_58 => X"A1217010800020F0F13080D0907030E020E191B0C090304151604031C03101F1",
      INIT_59 => X"E02160B190A040F050117090311180B18061C1D1D1F1A011D1C1B11091907031",
      INIT_5A => X"60E010106001D1801050E101C04041B010A1805010914010D150110150E13070",
      INIT_5B => X"A0410111F0C1D180111080213011F1C0F0A090E1E0602151B1509010A1C12041",
      INIT_5C => X"416030E171111061501170F020C1318040400000D131A0113050F1901171E120",
      INIT_5D => X"103170B1A08041E1D1E070F03011D090B08191419121202100D05170E1D1A050",
      INIT_5E => X"01E1D040309050E031D05160D161F1E07160D1917061B101B000E131A0110000",
      INIT_5F => X"60C14091B0D131B0A0B0E0D0217150C1515091A18120B12190A0D070702150F1",
      INIT_60 => X"B070B1D17031500171503171B051805060414101C1D19121518070903130D060",
      INIT_61 => X"B180319090E0B0F1113091A03131407151B13161502110218110A051106051E1",
      INIT_62 => X"D110E020A12160E1D16131501050F0308180A171913030C0D15130C02000B001",
      INIT_63 => X"703181705110C030D1E1A011C13110F060F090A15171E060E18080E1B0615001",
      INIT_64 => X"20B1F0305100214111C09140E150F101A0D12181A1B1A031114121D1C0310030",
      INIT_65 => X"E111404121612180C000F091E07031600010E1A12011C18030C081C141A05150",
      INIT_66 => X"A1F111010091514181F11031D0F0B0010180D1C0F111C1306131C09021510191",
      INIT_67 => X"D0C150A040410010D031A0307100D0B1A05130E09130B060D130B0D0B131B170",
      INIT_68 => X"9190E0119190F08010809041E14060A081D190F0512101608111F0601021F180",
      INIT_69 => X"E150F101A0D12181A1B1A031114121D1C03100309110200160E0A10140C191C1",
      INIT_6A => X"E07031600010E1A12011C18030C081C141A0515020B1F0305100214111C09140",
      INIT_6B => X"D0F0B0010180D1C0F111C1306131C09021510191E111404121612180C000F091",
      INIT_6C => X"7100D0B1A05130E09130B060D130B0D0B131B170A1F111010091514181F11031",
      INIT_6D => X"E14060A081D190F0512101608111F0601021F180D0C150A040410010D031A030",
      INIT_6E => X"20714081009151209110200160E0A10140C191C19190E0119190F08010809041",
      INIT_6F => X"A0A1D041E1B1D1D171B00050C1D090C0700051B140D011813070F13141C051E1",
      INIT_70 => X"C001B010910121002120E0D1703021015161016150D071C0D181E160C0F00090",
      INIT_71 => X"30F0C10111D06101102171714180C1303171612011315170A0B1E13141F0E1E1",
      INIT_72 => X"D1C1B1C0B180C1E19110B1E140D011E0B0E1216031B061E05080410160B08080",
      INIT_73 => X"B19051714060519180000170F070D0E0615180D1C131F180F0804180F1E191D0",
      INIT_74 => X"6000C020C04191D0900080E1D191308010E0D1E0D131D14040A071D1F1A09120",
      INIT_75 => X"7150F17091A031A02080D071011160F171C0D0F0D1A01031602080E12121C001",
      INIT_76 => X"61D1519010209060D0F001B0600090C090C1E1B0A060007070D0D0F1B0416120",
      INIT_77 => X"A0F0A051E00071D14021F1001131C1C0D180A1E15181307181F060D151F111D0",
      INIT_78 => X"70D180C0A190E1F05151B0015141E1F0A08161B0F1C1A1B1E1D011D191C051A0",
      INIT_79 => X"303190B101513130A1D090D1A0B1712000C190306030E0914100B0E19161E001",
      INIT_7A => X"1020F170F0F0004130E0D1E13011A0F0E0005091A0A021601051D11001A10160",
      INIT_7B => X"21D101A09090114130F0406171F181306110800141116191D1C170E0C0A081D0",
      INIT_7C => X"B0C090304151604031C03101F1A061D0B130C0C13090C020A0C13131E1404131",
      INIT_7D => X"D1D1F1A011D1C1B11091907031A1217010800020F0F13080D0907030E020E191",
      INIT_7E => X"5010914010D150110150E13070E02160B190A040F050117090311180B18061C1",
      INIT_7F => X"E1E0602151B1509010A1C1204160E010106001D1801050E101C04041B010A180",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \DATA_SRAM_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra_12_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \DATA_SRAM_blk_mem_gen_prim_wrapper_init__parameterized4\ : entity is "blk_mem_gen_prim_wrapper_init";
end \DATA_SRAM_blk_mem_gen_prim_wrapper_init__parameterized4\;

architecture STRUCTURE of \DATA_SRAM_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  signal addra_12_sn_1 : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_12_sp_1 <= addra_12_sn_1;
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"B17944D003DA4FECFC2BC39A004A896E381094177339294B8CE2AC5AFC6637EF",
      INITP_01 => X"77FFD62EE66000354AA0A711A0AF04E13404C272A4177FFD62EE66000352F1F8",
      INITP_02 => X"E7F2BA91119230AA46B4C5B0A8EB67AB61341CAA0A711A0AF04E13404C272A41",
      INITP_03 => X"407011AAB2EA981BD8B48CADE919FD6493BA53BA0E4A957DCFC6C6A39A7F9EED",
      INITP_04 => X"A0BB99C94A5C671562D7E331BF7A540710BCEC66907DEF5DE348DEE4BA0A9D44",
      INITP_05 => X"139520BBFFEB177330001A978FC58BCA26801ED27F67E15E1CD002544B71C084",
      INITP_06 => X"E5505388D05782709A026139520BBFFEB177330001AA5505388D05782709A026",
      INITP_07 => X"9DD07254ABEE7E36351CD3FCF76F3F95D4888C91855235A62D85475B3D5B09A0",
      INITP_08 => X"633483EF7AEF1A46F725D054EA2203808D559754C0DEC5A4656F48CFEB249DD2",
      INITP_09 => X"F693FB3F0AF0E68012A25B8E042505DCCE4A52E338AB16BF198DFBD2A03885E7",
      INITP_0A => X"98000D52A829C4682BC1384D01309CA905DFFF58BB998000D4BC7E2C5E513400",
      INITP_0B => X"648C2A91AD316C2A3AD9EAD84D072A829C4682BC1384D01309CA905DFFF58BB9",
      INITP_0C => X"BAA606F62D232B7A467F5924EE94EE8392A55F73F1B1A8E69FE7BB79FCAEA444",
      INITP_0D => X"9719C558B5F8CC6FDE9501C42F3B19A41F7BD778D237B92E82A751101C046AAC",
      INITP_0E => X"FAC5DCCC0006A5E3F162F289A007B49FD9F8578734009512DC7021282EE67252",
      INITP_0F => X"15E09C2680984E5482EFFFAC5DCCC0006A95414E23415E09C2680984E5482EFF",
      INIT_00 => X"00D131A0113050F1901171E120A0410111F0C1D180111080213011F1C0F0A090",
      INIT_01 => X"419121202100D05170E1D1A050416030E171111061501170F020C13180404000",
      INIT_02 => X"917061B101B000E131A0110000103170B1A08041E1D1E070F03011D090B08191",
      INIT_03 => X"A18120B12190A0D070702150F101E1D040309050E031D05160D161F1E07160D1",
      INIT_04 => X"01C1D19121518070903130D06060C14091B0D131B0A0B0E0D0217150C1515091",
      INIT_05 => X"61502110218110A051106051E1B070B1D17031500171503171B0518050604141",
      INIT_06 => X"71913030C0D15130C02000B001B180319090E0B0F1113091A03131407151B131",
      INIT_07 => X"A15171E060E18080E1B0615001D110E020A12160E1D16131501050F0308180A1",
      INIT_08 => X"81A1B1A031114121D1C0310030703181705110C030D1E1A011C13110F060F090",
      INIT_09 => X"A12011C18030C081C141A0515020B1F0305100214111C09140E150F101A0D121",
      INIT_0A => X"C0F111C1306131C09021510191E111404121612180C000F091E07031600010E1",
      INIT_0B => X"E09130B060D130B0D0B131B170A1F111010091514181F11031D0F0B0010180D1",
      INIT_0C => X"F0512101608111F0601021F180D0C150A040410010D031A0307100D0B1A05130",
      INIT_0D => X"309110200160E0A10140C191C19190E0119190F08010809041E14060A081D190",
      INIT_0E => X"5020B1F0305100214111C09140E150F101A0D12181A1B1A031114121D1C03100",
      INIT_0F => X"91E111404121612180C000F091E07031600010E1A12011C18030C081C141A051",
      INIT_10 => X"70A1F111010091514181F11031D0F0B0010180D1C0F111C1306131C090215101",
      INIT_11 => X"80D0C150A040410010D031A0307100D0B1A05130E09130B060D130B0D0B131B1",
      INIT_12 => X"C19190E0119190F08010809041E14060A081D190F0512101608111F0601021F1",
      INIT_13 => X"B140D011813070F13141C051E120714081009151209110200160E0A10140C191",
      INIT_14 => X"6150D071C0D181E160C0F00090A0A1D041E1B1D1D171B00050C1D090C0700051",
      INIT_15 => X"2011315170A0B1E13141F0E1E1C001B010910121002120E0D170302101516101",
      INIT_16 => X"6031B061E05080410160B0808030F0C10111D06101102171714180C130317161",
      INIT_17 => X"D1C131F180F0804180F1E191D0D1C1B1C0B180C1E19110B1E140D011E0B0E121",
      INIT_18 => X"E0D131D14040A071D1F1A09120B19051714060519180000170F070D0E0615180",
      INIT_19 => X"F0D1A01031602080E12121C0016000C020C04191D0900080E1D191308010E0D1",
      INIT_1A => X"B0A060007070D0D0F1B04161207150F17091A031A02080D071011160F171C0D0",
      INIT_1B => X"E15181307181F060D151F111D061D1519010209060D0F001B0600090C090C1E1",
      INIT_1C => X"B0F1C1A1B1E1D011D191C051A0A0F0A051E00071D14021F1001131C1C0D180A1",
      INIT_1D => X"306030E0914100B0E19161E00170D180C0A190E1F05151B0015141E1F0A08161",
      INIT_1E => X"91A0A021601051D11001A10160303190B101513130A1D090D1A0B1712000C190",
      INIT_1F => X"0141116191D1C170E0C0A081D01020F170F0F0004130E0D1E13011A0F0E00050",
      INIT_20 => X"C13090C020A0C13131E140413121D101A09090114130F0406171F18130611080",
      INIT_21 => X"20F0F13080D0907030E020E191B0C090304151604031C03101F1A061D0B130C0",
      INIT_22 => X"40F050117090311180B18061C1D1D1F1A011D1C1B11091907031A12170108000",
      INIT_23 => X"D1801050E101C04041B010A1805010914010D150110150E13070E02160B190A0",
      INIT_24 => X"D180111080213011F1C0F0A090E1E0602151B1509010A1C1204160E010106001",
      INIT_25 => X"1061501170F020C1318040400000D131A0113050F1901171E120A0410111F0C1",
      INIT_26 => X"41E1D1E070F03011D090B08191419121202100D05170E1D1A050416030E17111",
      INIT_27 => X"50E031D05160D161F1E07160D1917061B101B000E131A0110000103170B1A080",
      INIT_28 => X"31B0A0B0E0D0217150C1515091A18120B12190A0D070702150F101E1D0403090",
      INIT_29 => X"500171503171B051805060414101C1D19121518070903130D06060C14091B0D1",
      INIT_2A => X"B0F1113091A03131407151B13161502110218110A051106051E1B070B1D17031",
      INIT_2B => X"60E1D16131501050F0308180A171913030C0D15130C02000B001B180319090E0",
      INIT_2C => X"C030D1E1A011C13110F060F090A15171E060E18080E1B0615001D110E020A121",
      INIT_2D => X"214111C09140E150F101A0D12181A1B1A031114121D1C0310030703181705110",
      INIT_2E => X"2180C000F091E07031600010E1A12011C18030C081C141A0515020B1F0305100",
      INIT_2F => X"514181F11031D0F0B0010180D1C0F111C1306131C09021510191E11140412161",
      INIT_30 => X"0010D031A0307100D0B1A05130E09130B060D130B0D0B131B170A1F111010091",
      INIT_31 => X"F08010809041E14060A081D190F0512101608111F0601021F180D0C150A04041",
      INIT_32 => X"2181A1B1A031114121D1C03100309110200160E0A10140C191C19190E0119190",
      INIT_33 => X"E1A12011C18030C081C141A0515020B1F0305100214111C09140E150F101A0D1",
      INIT_34 => X"D1C0F111C1306131C09021510191E111404121612180C000F091E07031600010",
      INIT_35 => X"30E09130B060D130B0D0B131B170A1F111010091514181F11031D0F0B0010180",
      INIT_36 => X"90F0512101608111F0601021F180D0C150A040410010D031A0307100D0B1A051",
      INIT_37 => X"51209110200160E0A10140C191C19190E0119190F08010809041E14060A081D1",
      INIT_38 => X"D1D171B00050C1D090C0700051B140D011813070F13141C051E1207140810091",
      INIT_39 => X"21002120E0D1703021015161016150D071C0D181E160C0F00090A0A1D041E1B1",
      INIT_3A => X"6101102171714180C1303171612011315170A0B1E13141F0E1E1C001B0109101",
      INIT_3B => X"C1E19110B1E140D011E0B0E1216031B061E05080410160B0808030F0C10111D0",
      INIT_3C => X"519180000170F070D0E0615180D1C131F180F0804180F1E191D0D1C1B1C0B180",
      INIT_3D => X"91D0900080E1D191308010E0D1E0D131D14040A071D1F1A09120B19051714060",
      INIT_3E => X"31A02080D071011160F171C0D0F0D1A01031602080E12121C0016000C020C041",
      INIT_3F => X"9060D0F001B0600090C090C1E1B0A060007070D0D0F1B04161207150F17091A0",
      INIT_40 => X"71D14021F1001131C1C0D180A1E15181307181F060D151F111D061D151901020",
      INIT_41 => X"E1F05151B0015141E1F0A08161B0F1C1A1B1E1D011D191C051A0A0F0A051E000",
      INIT_42 => X"3130A1D090D1A0B1712000C190306030E0914100B0E19161E00170D180C0A190",
      INIT_43 => X"004130E0D1E13011A0F0E0005091A0A021601051D11001A10160303190B10151",
      INIT_44 => X"114130F0406171F181306110800141116191D1C170E0C0A081D01020F170F0F0",
      INIT_45 => X"604031C03101F1A061D0B130C0C13090C020A0C13131E140413121D101A09090",
      INIT_46 => X"C1B11091907031A1217010800020F0F13080D0907030E020E191B0C090304151",
      INIT_47 => X"50110150E13070E02160B190A040F050117090311180B18061C1D1D1F1A011D1",
      INIT_48 => X"509010A1C1204160E010106001D1801050E101C04041B010A1805010914010D1",
      INIT_49 => X"50F1901171E120A0410111F0C1D180111080213011F1C0F0A090E1E0602151B1",
      INIT_4A => X"D05170E1D1A050416030E171111061501170F020C1318040400000D131A01130",
      INIT_4B => X"00E131A0110000103170B1A08041E1D1E070F03011D090B08191419121202100",
      INIT_4C => X"A0D070702150F101E1D040309050E031D05160D161F1E07160D1917061B101B0",
      INIT_4D => X"8070903130D06060C14091B0D131B0A0B0E0D0217150C1515091A18120B12190",
      INIT_4E => X"10A051106051E1B070B1D17031500171503171B051805060414101C1D1912151",
      INIT_4F => X"5130C02000B001B180319090E0B0F1113091A03131407151B131615021102181",
      INIT_50 => X"8080E1B0615001D110E020A12160E1D16131501050F0308180A171913030C0D1",
      INIT_51 => X"4121D1C0310030703181705110C030D1E1A011C13110F060F090A15171E060E1",
      INIT_52 => X"C081C141A0515020B1F0305100214111C09140E150F101A0D12181A1B1A03111",
      INIT_53 => X"31C09021510191E111404121612180C000F091E07031600010E1A12011C18030",
      INIT_54 => X"30B0D0B131B170A1F111010091514181F11031D0F0B0010180D1C0F111C13061",
      INIT_55 => X"11F0601021F180D0C150A040410010D031A0307100D0B1A05130E09130B060D1",
      INIT_56 => X"E0A10140C191C19190E0119190F08010809041E14060A081D190F05121016081",
      INIT_57 => X"00214111C09140E150F101A0D12181A1B1A031114121D1C03100309110200160",
      INIT_58 => X"612180C000F091E07031600010E1A12011C18030C081C141A0515020B1F03051",
      INIT_59 => X"91514181F11031D0F0B0010180D1C0F111C1306131C09021510191E111404121",
      INIT_5A => X"410010D031A0307100D0B1A05130E09130B060D130B0D0B131B170A1F1110100",
      INIT_5B => X"90F08010809041E14060A081D190F0512101608111F0601021F180D0C150A040",
      INIT_5C => X"70F13141C051E120714081009151209110200160E0A10140C191C19190E01191",
      INIT_5D => X"81E160C0F00090A0A1D041E1B1D1D171B00050C1D090C0700051B140D0118130",
      INIT_5E => X"B1E13141F0E1E1C001B010910121002120E0D1703021015161016150D071C0D1",
      INIT_5F => X"80410160B0808030F0C10111D06101102171714180C1303171612011315170A0",
      INIT_60 => X"804180F1E191D0D1C1B1C0B180C1E19110B1E140D011E0B0E1216031B061E050",
      INIT_61 => X"A071D1F1A09120B19051714060519180000170F070D0E0615180D1C131F180F0",
      INIT_62 => X"2080E12121C0016000C020C04191D0900080E1D191308010E0D1E0D131D14040",
      INIT_63 => X"D0D0F1B04161207150F17091A031A02080D071011160F171C0D0F0D1A0103160",
      INIT_64 => X"F060D151F111D061D1519010209060D0F001B0600090C090C1E1B0A060007070",
      INIT_65 => X"D011D191C051A0A0F0A051E00071D14021F1001131C1C0D180A1E15181307181",
      INIT_66 => X"00B0E19161E00170D180C0A190E1F05151B0015141E1F0A08161B0F1C1A1B1E1",
      INIT_67 => X"51D11001A10160303190B101513130A1D090D1A0B1712000C190306030E09141",
      INIT_68 => X"C170E0C0A081D01020F170F0F0004130E0D1E13011A0F0E0005091A0A0216010",
      INIT_69 => X"C13131E140413121D101A09090114130F0406171F181306110800141116191D1",
      INIT_6A => X"907030E020E191B0C090304151604031C03101F1A061D0B130C0C13090C020A0",
      INIT_6B => X"311180B18061C1D1D1F1A011D1C1B11091907031A1217010800020F0F13080D0",
      INIT_6C => X"C04041B010A1805010914010D150110150E13070E02160B190A040F050117090",
      INIT_6D => X"3011F1C0F0A090E1E0602151B1509010A1C1204160E010106001D1801050E101",
      INIT_6E => X"20C1318040400000D131A0113050F1901171E120A0410111F0C1D18011108021",
      INIT_6F => X"3011D090B08191419121202100D05170E1D1A050416030E171111061501170F0",
      INIT_70 => X"D161F1E07160D1917061B101B000E131A0110000103170B1A08041E1D1E070F0",
      INIT_71 => X"217150C1515091A18120B12190A0D070702150F101E1D040309050E031D05160",
      INIT_72 => X"B051805060414101C1D19121518070903130D06060C14091B0D131B0A0B0E0D0",
      INIT_73 => X"3131407151B13161502110218110A051106051E1B070B1D17031500171503171",
      INIT_74 => X"1050F0308180A171913030C0D15130C02000B001B180319090E0B0F1113091A0",
      INIT_75 => X"C13110F060F090A15171E060E18080E1B0615001D110E020A12160E1D1613150",
      INIT_76 => X"E150F101A0D12181A1B1A031114121D1C0310030703181705110C030D1E1A011",
      INIT_77 => X"E07031600010E1A12011C18030C081C141A0515020B1F0305100214111C09140",
      INIT_78 => X"D0F0B0010180D1C0F111C1306131C09021510191E111404121612180C000F091",
      INIT_79 => X"7100D0B1A05130E09130B060D130B0D0B131B170A1F111010091514181F11031",
      INIT_7A => X"E14060A081D190F0512101608111F0601021F180D0C150A040410010D031A030",
      INIT_7B => X"114121D1C03100309110200160E0A10140C191C19190E0119190F08010809041",
      INIT_7C => X"30C081C141A0515020B1F0305100214111C09140E150F101A0D12181A1B1A031",
      INIT_7D => X"6131C09021510191E111404121612180C000F091E07031600010E1A12011C180",
      INIT_7E => X"D130B0D0B131B170A1F111010091514181F11031D0F0B0010180D1C0F111C130",
      INIT_7F => X"8111F0601021F180D0C150A040410010D031A0307100D0B1A05130E09130B060",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => addra_12_sn_1,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      O => addra_12_sn_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \DATA_SRAM_blk_mem_gen_prim_wrapper_init__parameterized5\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \DATA_SRAM_blk_mem_gen_prim_wrapper_init__parameterized5\ : entity is "blk_mem_gen_prim_wrapper_init";
end \DATA_SRAM_blk_mem_gen_prim_wrapper_init__parameterized5\;

architecture STRUCTURE of \DATA_SRAM_blk_mem_gen_prim_wrapper_init__parameterized5\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \DATA_SRAM_blk_mem_gen_prim_wrapper_init__parameterized6\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \DATA_SRAM_blk_mem_gen_prim_wrapper_init__parameterized6\ : entity is "blk_mem_gen_prim_wrapper_init";
end \DATA_SRAM_blk_mem_gen_prim_wrapper_init__parameterized6\;

architecture STRUCTURE of \DATA_SRAM_blk_mem_gen_prim_wrapper_init__parameterized6\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"4CDC6772876EF4176A96C3C6FE9DF8E0F0BC20981AC03C08576C36999C0716F0",
      INITP_01 => X"88EE830EF1BD4830830917B258E03C8E19B3FB6F3864BDCE6B24048FEAB2BD61",
      INITP_02 => X"10D46C9F37232E4284EF776F49453E7EFDF2C674434D4917A8CE94F9BEF74FCC",
      INITP_03 => X"8431DD0E5C1EDD6CADE5E4DF62BFA7D90863BA1CB83DBAD95BCBC9BEC57F4FB2",
      INITP_04 => X"210C77439707B75B2B797937D8AFE9F64218EE872E0F6EB656F2F26FB15FD3EC",
      INITP_05 => X"C8431DD0E5C1EDD6CADE5E4DF62BFA7D90863BA1CB83DBAD95BCBC9BEC57F4FB",
      INITP_06 => X"B210C77439707B75B2B797937D8AFE9F64218EE872E0F6EB656F2F26FB15FD3E",
      INITP_07 => X"EDD6CADE5E4CF62BFA7D90863BA1CB83DBAD83BA1CB83DBAD95BCBC9BEC57F4F",
      INITP_08 => X"00000000000000000000000001E872E0F6EB656F2F26FB15FD3EC8431DD0E5C1",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"2E63AE8C3FC57EBFD4D85ED6617FBCC4491E97AB3015995499194694DD0000FC",
      INIT_01 => X"4A5459BDF5CDDA5E8AA83C864BA86633C72F9EA29499C5F1518ECDCB35447611",
      INIT_02 => X"6599AFFCEF761FC07FE0436ABDC038DD1EFC4D97E052394C56E8D6DC66845818",
      INIT_03 => X"3536B74CA5D7BB4278A1CE0E97FF54849D64BABA0000E33446588AA620298BE3",
      INIT_04 => X"D63FA633D81315C3007BE2D0B96325B2E78B6DF3FE9384025D6D593B1CFF1AAC",
      INIT_05 => X"177FA41F6E315F1A672579C3EA23CF9FE3F3785EFE5495A51EB1DCBFD832B4A6",
      INIT_06 => X"2C7B729AAA41842883DFF5B60ECC3F03A3EF295A2603BC56D8682D1BD28FF5C1",
      INIT_07 => X"CFD04EADA83592992BB6C8DAB3E57EEECCCECE22C438A571FC00AA2AFC6EFC74",
      INIT_08 => X"00C479F4F2495951A47176A428E06D665CB87A6026360A49155C4B92A9B21549",
      INIT_09 => X"DA6EFEE955A82A9A98FD23CE1BE0651EB2E0A333B2CC5A04CD38F168BB09F546",
      INIT_0A => X"C0DFBE22E236ECD7E27367F0DEB563CC57AEEA69CADBAF886BF14EB2627713AA",
      INIT_0B => X"98FE77F73DE44235B492691592AB1E1DFB139ADF31E8060A69FB2CDD3FE5FE7B",
      INIT_0C => X"46566B5C0E8716CA1FA438EA332CB7553C2F28594F2AEDBA6E12CF817FA15D52",
      INIT_0D => X"5E1E2BBF1805D202C3109977E8D3A96202BC8829CC3CBA716AC8B7EA86FDE6E5",
      INIT_0E => X"62D15686E5E0D02C200440AF03A248AC9EC6EBCFAD197FCB5ED1367157566BA3",
      INIT_0F => X"7A067ACFB6E35C835454588D4F5DB403E48B4719180D06FD4CC133A85C9BA254",
      INIT_10 => X"5C5BE83174B6A620F69BF16A32AC228C9534846064D907656A90A038A01C07FC",
      INIT_11 => X"5F98E75BAB1BE0A6D2E2A44D049D7774BFAD75EF491F73C59C1073F21D61D7CC",
      INIT_12 => X"769E0F58B80F90D14E60084603CC867C242DC8002F5F0430D6E39BCCA0E3F2DE",
      INIT_13 => X"1EC42A226B73EDEBD6E6217CFB50A9F7842C7BCCD5563EB6595ABB90C3D4E720",
      INIT_14 => X"A499156A8CDB084C7CE701428E4C7513BC32C60854C6ECD5C17B2DF03F25139B",
      INIT_15 => X"E1F5F377D9BAD66EAC30BD869ABBD7149D3E1E67BF40D1E4A53B602E39D3147F",
      INIT_16 => X"D7C1FF4A594DFE0935D40FABEEDAB6799C38F76F381AF03601CE25BEBC7DDD84",
      INIT_17 => X"483E8EC2B2AA8DCD9211204AFAF5F0C990D002E4915D18DF0DFF19C00C69C337",
      INIT_18 => X"3D19C9ED42A5D29D050B1CEC7EAA0D555A8C3EA2A37EDAF1A2B245FB93775991",
      INIT_19 => X"5BDD18B8E67EBA398C5D0C8BA8D6B92D50359856110A75E271ED16349DA4BACB",
      INIT_1A => X"473AB70F890B32B09141F45054C7A940BFFE743DE3A60EC1A034E2A686005BDC",
      INIT_1B => X"91483E8EC2B2AA8DCD92119AA4CDFB3E164DEE73F0559A3CA6CBAC288DEE2422",
      INIT_1C => X"CB3D19C9ED42A5D29D050B1CEC7EAA0D555A8C3EA2A37EDAF1A2B245FB937759",
      INIT_1D => X"DC5BDD18B8E67EBA398C5D0C8BA8D6B92D50359856110A75E271ED16349DA4BA",
      INIT_1E => X"22473AB70F890B32B09141F45054C7A940BFFE743DE3A60EC1A034E2A686005B",
      INIT_1F => X"5991483E8EC2B2AA8DCD92119AA4CDFB3E164DEE73F0559A3CA6CBAC288DEE24",
      INIT_20 => X"BACB3D19C9ED42A5D29D050B1CEC7EAA0D555A8C3EA2A37EDAF1A2B245FB9377",
      INIT_21 => X"5BDC5BDD18B8E67EBA398C5D0C8BA8D6B92D50359856110A75E271ED16349DA4",
      INIT_22 => X"2422473AB70F890B32B09141F45054C7A940BFFE743DE3A60EC1A034E2A68600",
      INIT_23 => X"775991483E8EC2B2AA8DCD92119AA4CDFB3E164DEE73F0559A3CA6CBAC288DEE",
      INIT_24 => X"A4BACB3D19C9ED42A5D29D050B1CEC7EAA0D555A8C3EA2A37EDAF1A2B245FB93",
      INIT_25 => X"005BDC5BDD18B8E67EBA398C5D0C8BA8D6B92D50359856110A75E271ED16349D",
      INIT_26 => X"EE2422473AB70F890B32B09141F45054C7A940BFFE743DE3A60EC1A034E2A686",
      INIT_27 => X"93775991483E8EC2B2AA8DCD92119AA4CDFB3E164DEE73F0559A3CA6CBAC288D",
      INIT_28 => X"9DA4BACB3D19C9ED42A5D29D050B1CEC7EAA0D555A8C3EA2A37EDAF1A2B245FB",
      INIT_29 => X"86005BDC5BDD18B8E67EBA398C5D0C8BA8D6B92D50359856110A75E271ED1634",
      INIT_2A => X"8DEE2422473AB70F890B32B09141F45054C7A940BFFE743DE3A60EC1A034E2A6",
      INIT_2B => X"FB93775991483E8EC2B2AA8DCD92119AA4CDFB3E164DEE73F0559A3CA6CBAC28",
      INIT_2C => X"349DA4BACB3D19C9ED42A5D29D050B1CEC7EAA0D555A8C3EA2A37EDAF1A2B245",
      INIT_2D => X"A686005BDC5BDD18B8E67EBA398C5D0C8BA8D6B92D50359856110A75E271ED16",
      INIT_2E => X"288DEE2422473AB70F890B32B09141F45054C7A940BFFE743DE3A60EC1A034E2",
      INIT_2F => X"45FB93775991483E8EC2B2AA8DCD92119AA4CDFB3E164DEE73F0559A3CA6CBAC",
      INIT_30 => X"16349DA4BACB3D19C9ED42A5D29D050B1CEC7EAA0D555A8C3EA2A37EDAF1A2B2",
      INIT_31 => X"E2A686005BDC5BDD18B8E67EBA398C5D0C8BA8D6B92D50359856110A75E271ED",
      INIT_32 => X"AC288DEE2422473AB70F890B32B09141F45054C7A940BFFE743DE3A60EC1A034",
      INIT_33 => X"B245FB93775991483E8EC2B2AA8DCD92119AA4CDFB3E164DEE73F0559A3CA6CB",
      INIT_34 => X"ED16349DA4BACB3D19C9ED42A5D29D050B1CEC7EAA0D555A8C3EA2A37EDAF1A2",
      INIT_35 => X"34E2A686005BDC5BDD18B8E67EBA398C5D0C8BA8D6B92D50359856110A75E271",
      INIT_36 => X"CBAC288DEE2422473AB70F890B32B09141F45054C7A940BFFE743DE3A60EC1A0",
      INIT_37 => X"A2B245FB93775991483E8EC2B2AA8DCD92119AA4CDFB3E164DEE73F0559A3CA6",
      INIT_38 => X"71ED16349DA4BACB3D19C9ED42A5D29D050B1CEC7EAA0D555A8C3EA2A37EDAF1",
      INIT_39 => X"A034E2A686005BDC5BDD18B8E67EBA398C5D0C8BA8D6B92D50359856110A75E2",
      INIT_3A => X"A6CBAC288DEE2422473AB70F890B32B09141F45054C7A940BFFE743DE3A60EC1",
      INIT_3B => X"54C7A940BFFE743DE3A60EC1A034E2A686005B9AA4CDFB3E164DEE73F0559A3C",
      INIT_3C => X"A4CDFB3E164DEE73F0559A3CA6CBAC288DEE2422473AB70F890B32B09141F450",
      INIT_3D => X"EC7EAA0D555A8C3EA2A37EDAF1A2B245FB93775991483E8EC2B2AA8DCD92119A",
      INIT_3E => X"8BA8D6B92D50359856110A75E271EDFC349DA4BACB3D19C9ED42A5D29D050B1C",
      INIT_3F => X"5054C7A940BFFE743DE3A60EC1A034E2A686005BDC5BDD18B8E67EBA398C5D0C",
      INIT_40 => X"9AA4CDFB3E164DEE73F0559A3CA6CBAC288DEE2422473AB70F890B32B09141F4",
      INIT_41 => X"1CEC7EAA0D555A8C3EA2A37EDAF1A2B245FB93775991483E8EC2B2AA8DCD9211",
      INIT_42 => X"0C8BA8D6B92D50359856110A75E271ED16349DA4BACB3D19C9ED42A5D29D050B",
      INIT_43 => X"F45054C7A940BFFE743DE3A60EC1A034E2A686005BDC5BDD18B8E67EBA398C5D",
      INIT_44 => X"08402878A8B048F7EE73F0559A3CA6CBAC288DEE2422473AB70F890B32B09141",
      INIT_45 => X"08201838687890386090F0184848D88828F058008868206810C84880F0E8B888",
      INIT_46 => X"006070F0E8C83010A8303098B0E840E0A05888D0D048E0B81838B8A8E81858F8",
      INIT_47 => X"20F840E8C060A020904898F020F808907080F8E01888A0281830F8D8D0A828B8",
      INIT_48 => X"A8C810A018A880C8F8A00830D890C080B81898880048F8709800803098F05020",
      INIT_49 => X"00B8C0D8E8480040E0385098001010C0788898F80850C8E038001098C0908828",
      INIT_4A => X"7850F828B898E0F8F0A090D8C08818D8F8001858A0C80828D8001880E858B018",
      INIT_4B => X"4028E0C878C0E8F8F8A87838D038B8783888C0081828002090D810E05858F8D0",
      INIT_4C => X"D00838786828D020E0B0A030C020802008E058C8E860A8D870A048D8F06010F0",
      INIT_4D => X"98D810A81840581808B8400858D890F878889890D80070C0181820403880C078",
      INIT_4E => X"80A878F870B8A00810F8C0C838B8A8901808A07020A0F808D8B87838404800A8",
      INIT_4F => X"D0B8D06828D85830984048D010286020D848C06838A820D8D008C06850F84878",
      INIT_50 => X"C0680018A8D038C83850B8281828C000382858C008C06810D890B8507080E8A0",
      INIT_51 => X"B000C0D8A860B8486808904830F81870E878881840906060B0B088D09840F038",
      INIT_52 => X"40D0A060281078D0E0903800B030B0607878F890B0A060D090F85008102070A0",
      INIT_53 => X"6858402020E01018B08878D87808D8905040D8F890D07060803050D8C0F07888",
      INIT_54 => X"B068F098881888F028782838E0B0C0F0A0A098A8F848308050483048302040D0",
      INIT_55 => X"08F01060A0807058B0D8B0C03078980068E89048C8A8D0A880D8389838B018A8",
      INIT_56 => X"109868E820103808E86058609098B068C050E898F0B828D8B09800A058D08080",
      INIT_57 => X"106828A898C05010C0B07808E080608050E0F0106848D8F020F8A8E01010E090",
      INIT_58 => X"F02078F0605048402820083890A8488018B828905848D8887040E89898687820",
      INIT_59 => X"60785070888028C86860A0A8A03850C820401020B8A0703060B880B0701858F8",
      INIT_5A => X"40D0D050087008808070A8487868A8F83890F0B8C060C00820D05870F890C848",
      INIT_5B => X"1098D018B02040D0381098D88018C828580030F890C080F8389810406810F8B0",
      INIT_5C => X"E8909050D0B80058A880F0F890A83818B058B8B840A080A018D8E060E0A0F848",
      INIT_5D => X"780838B0D03000B8485038185048D020A8580860304888A068B0C0382028F070",
      INIT_5E => X"3840B0E058D030700820F818B018904078682020B828C8082088E8B0A0B84068",
      INIT_5F => X"50F05030F850987068203088300840F038803018D808289848B8F818984820D8",
      INIT_60 => X"4808C0B8085830606820F010A8B068D878E8B03860C098F8C8E08090B8D83800",
      INIT_61 => X"887810C070F830A0B0209810E0A82098D880A020D068A048680050F0F090C868",
      INIT_62 => X"98284088B8D818C060F0D8E09848E08838B0C8E038C86030E03800C068000090",
      INIT_63 => X"4868D8101868D0A8285830F0D088F0A8688090702800C870D09020388840A848",
      INIT_64 => X"386090F0184848D88828F058008868206810C84880F0E8B88808402878A8B048",
      INIT_65 => X"10A8303098B0E840E0A05888D0D048E0B81838B8A8E81858F808201838687890",
      INIT_66 => X"20904898F020F808907080F8E01888A0281830F8D8D0A828B8006070F0E8C830",
      INIT_67 => X"C8F8A00830D890C080B81898880048F8709800803098F0502020F840E8C060A0",
      INIT_68 => X"40E0385098001010C0788898F80850C8E038001098C0908828A8C810A018A880",
      INIT_69 => X"008868206810C84880F0E8B88808402878A8B04880E858B01800B8C0D8E84800",
      INIT_6A => X"D0D048E0B81838B8A8E81858F808201838687890386090F0184848D88828F058",
      INIT_6B => X"E01888A0281830F8D8D0A828B8006070F0E8C83010A8303098B0E840E0A05888",
      INIT_6C => X"880048F8709800803098F0502020F840E8C060A020904898F020F808907080F8",
      INIT_6D => X"F80850C8E038001098C0908828A8C810A018A880C8F8A00830D890C080B81898",
      INIT_6E => X"58A0C80828D8001880E858B01800B8C0D8E8480040E0385098001010C0788898",
      INIT_6F => X"081828002090D810E05858F8D07850F828B898E0F8F0A090D8C08818D8F80018",
      INIT_70 => X"C8E860A8D870A048D8F06010F04028E0C878C0E8F8F8A87838D038B8783888C0",
      INIT_71 => X"90D80070C0181820403880C078D00838786828D020E0B0A030C020802008E058",
      INIT_72 => X"7020A0F808D8B87838404800A898D810A81840581808B8400858D890F8788898",
      INIT_73 => X"6838A820D8D008C06850F8487880A878F870B8A00810F8C0C838B8A8901808A0",
      INIT_74 => X"C008C06810D890B8507080E8A0D0B8D06828D85830984048D010286020D848C0",
      INIT_75 => X"1840906060B0B088D09840F038C0680018A8D038C83850B8281828C000382858",
      INIT_76 => X"90B0A060D090F85008102070A0B000C0D8A860B8486808904830F81870E87888",
      INIT_77 => X"F890D07060803050D8C0F0788840D0A060281078D0E0903800B030B0607878F8",
      INIT_78 => X"A8F848308050483048302040D06858402020E01018B08878D87808D8905040D8",
      INIT_79 => X"48C8A8D0A880D8389838B018A8B068F098881888F028782838E0B0C0F0A0A098",
      INIT_7A => X"98F0B828D8B09800A058D0808008F01060A0807058B0D8B0C03078980068E890",
      INIT_7B => X"106848D8F020F8A8E01010E090109868E820103808E86058609098B068C050E8",
      INIT_7C => X"905848D8887040E89898687820106828A898C05010C0B07808E080608050E0F0",
      INIT_7D => X"20B8A0703060B880B0701858F8F02078F0605048402820083890A8488018B828",
      INIT_7E => X"B8C060C00820D05870F890C84860785070888028C86860A0A8A03850C8204010",
      INIT_7F => X"F890C080F8389810406810F8B040D0D050087008808070A8487868A8F83890F0",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \DATA_SRAM_blk_mem_gen_prim_wrapper_init__parameterized7\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \DATA_SRAM_blk_mem_gen_prim_wrapper_init__parameterized7\ : entity is "blk_mem_gen_prim_wrapper_init";
end \DATA_SRAM_blk_mem_gen_prim_wrapper_init__parameterized7\;

architecture STRUCTURE of \DATA_SRAM_blk_mem_gen_prim_wrapper_init__parameterized7\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"B840A080A018D8E060E0A0F8481098D018B02040D0381098D88018C828580030",
      INIT_01 => X"60304888A068B0C0382028F070E8909050D0B80058A880F0F890A83818B058B8",
      INIT_02 => X"20B828C8082088E8B0A0B84068780838B0D03000B8485038185048D020A85808",
      INIT_03 => X"18D808289848B8F818984820D83840B0E058D030700820F818B0189040786820",
      INIT_04 => X"3860C098F8C8E08090B8D8380050F05030F850987068203088300840F0388030",
      INIT_05 => X"20D068A048680050F0F090C8684808C0B8085830606820F010A8B068D878E8B0",
      INIT_06 => X"E038C86030E03800C068000090887810C070F830A0B0209810E0A82098D880A0",
      INIT_07 => X"702800C870D09020388840A84898284088B8D818C060F0D8E09848E08838B0C8",
      INIT_08 => X"4880F0E8B88808402878A8B0484868D8101868D0A8285830F0D088F0A8688090",
      INIT_09 => X"B8A8E81858F808201838687890386090F0184848D88828F058008868206810C8",
      INIT_0A => X"F8D8D0A828B8006070F0E8C83010A8303098B0E840E0A05888D0D048E0B81838",
      INIT_0B => X"803098F0502020F840E8C060A020904898F020F808907080F8E01888A0281830",
      INIT_0C => X"1098C0908828A8C810A018A880C8F8A00830D890C080B81898880048F8709800",
      INIT_0D => X"4880E858B01800B8C0D8E8480040E0385098001010C0788898F80850C8E03800",
      INIT_0E => X"90386090F0184848D88828F058008868206810C84880F0E8B88808402878A8B0",
      INIT_0F => X"3010A8303098B0E840E0A05888D0D048E0B81838B8A8E81858F8082018386878",
      INIT_10 => X"A020904898F020F808907080F8E01888A0281830F8D8D0A828B8006070F0E8C8",
      INIT_11 => X"80C8F8A00830D890C080B81898880048F8709800803098F0502020F840E8C060",
      INIT_12 => X"0040E0385098001010C0788898F80850C8E038001098C0908828A8C810A018A8",
      INIT_13 => X"E0F8F0A090D8C08818D8F8001858A0C80828D8001880E858B01800B8C0D8E848",
      INIT_14 => X"E8F8F8A87838D038B8783888C0081828002090D810E05858F8D07850F828B898",
      INIT_15 => X"D020E0B0A030C020802008E058C8E860A8D870A048D8F06010F04028E0C878C0",
      INIT_16 => X"581808B8400858D890F878889890D80070C0181820403880C078D00838786828",
      INIT_17 => X"A00810F8C0C838B8A8901808A07020A0F808D8B87838404800A898D810A81840",
      INIT_18 => X"5830984048D010286020D848C06838A820D8D008C06850F8487880A878F870B8",
      INIT_19 => X"38C83850B8281828C000382858C008C06810D890B8507080E8A0D0B8D06828D8",
      INIT_1A => X"B8486808904830F81870E878881840906060B0B088D09840F038C0680018A8D0",
      INIT_1B => X"78D0E0903800B030B0607878F890B0A060D090F85008102070A0B000C0D8A860",
      INIT_1C => X"1018B08878D87808D8905040D8F890D07060803050D8C0F0788840D0A0602810",
      INIT_1D => X"88F028782838E0B0C0F0A0A098A8F848308050483048302040D06858402020E0",
      INIT_1E => X"7058B0D8B0C03078980068E89048C8A8D0A880D8389838B018A8B068F0988818",
      INIT_1F => X"3808E86058609098B068C050E898F0B828D8B09800A058D0808008F01060A080",
      INIT_20 => X"5010C0B07808E080608050E0F0106848D8F020F8A8E01010E090109868E82010",
      INIT_21 => X"48402820083890A8488018B828905848D8887040E89898687820106828A898C0",
      INIT_22 => X"28C86860A0A8A03850C820401020B8A0703060B880B0701858F8F02078F06050",
      INIT_23 => X"08808070A8487868A8F83890F0B8C060C00820D05870F890C848607850708880",
      INIT_24 => X"40D0381098D88018C828580030F890C080F8389810406810F8B040D0D0500870",
      INIT_25 => X"0058A880F0F890A83818B058B8B840A080A018D8E060E0A0F8481098D018B020",
      INIT_26 => X"00B8485038185048D020A8580860304888A068B0C0382028F070E8909050D0B8",
      INIT_27 => X"30700820F818B018904078682020B828C8082088E8B0A0B84068780838B0D030",
      INIT_28 => X"987068203088300840F038803018D808289848B8F818984820D83840B0E058D0",
      INIT_29 => X"30606820F010A8B068D878E8B03860C098F8C8E08090B8D8380050F05030F850",
      INIT_2A => X"30A0B0209810E0A82098D880A020D068A048680050F0F090C8684808C0B80858",
      INIT_2B => X"18C060F0D8E09848E08838B0C8E038C86030E03800C068000090887810C070F8",
      INIT_2C => X"D0A8285830F0D088F0A8688090702800C870D09020388840A84898284088B8D8",
      INIT_2D => X"48D88828F058008868206810C84880F0E8B88808402878A8B0484868D8101868",
      INIT_2E => X"E840E0A05888D0D048E0B81838B8A8E81858F808201838687890386090F01848",
      INIT_2F => X"F808907080F8E01888A0281830F8D8D0A828B8006070F0E8C83010A8303098B0",
      INIT_30 => X"90C080B81898880048F8709800803098F0502020F840E8C060A020904898F020",
      INIT_31 => X"1010C0788898F80850C8E038001098C0908828A8C810A018A880C8F8A00830D8",
      INIT_32 => X"C84880F0E8B88808402878A8B04880E858B01800B8C0D8E8480040E038509800",
      INIT_33 => X"38B8A8E81858F808201838687890386090F0184848D88828F058008868206810",
      INIT_34 => X"30F8D8D0A828B8006070F0E8C83010A8303098B0E840E0A05888D0D048E0B818",
      INIT_35 => X"00803098F0502020F840E8C060A020904898F020F808907080F8E01888A02818",
      INIT_36 => X"001098C0908828A8C810A018A880C8F8A00830D890C080B81898880048F87098",
      INIT_37 => X"001880E858B01800B8C0D8E8480040E0385098001010C0788898F80850C8E038",
      INIT_38 => X"D810E05858F8D07850F828B898E0F8F0A090D8C08818D8F8001858A0C80828D8",
      INIT_39 => X"A048D8F06010F04028E0C878C0E8F8F8A87838D038B8783888C0081828002090",
      INIT_3A => X"1820403880C078D00838786828D020E0B0A030C020802008E058C8E860A8D870",
      INIT_3B => X"B87838404800A898D810A81840581808B8400858D890F878889890D80070C018",
      INIT_3C => X"08C06850F8487880A878F870B8A00810F8C0C838B8A8901808A07020A0F808D8",
      INIT_3D => X"90B8507080E8A0D0B8D06828D85830984048D010286020D848C06838A820D8D0",
      INIT_3E => X"B088D09840F038C0680018A8D038C83850B8281828C000382858C008C06810D8",
      INIT_3F => X"F85008102070A0B000C0D8A860B8486808904830F81870E878881840906060B0",
      INIT_40 => X"3050D8C0F0788840D0A060281078D0E0903800B030B0607878F890B0A060D090",
      INIT_41 => X"483048302040D06858402020E01018B08878D87808D8905040D8F890D0706080",
      INIT_42 => X"D8389838B018A8B068F098881888F028782838E0B0C0F0A0A098A8F848308050",
      INIT_43 => X"9800A058D0808008F01060A0807058B0D8B0C03078980068E89048C8A8D0A880",
      INIT_44 => X"F8A8E01010E090109868E820103808E86058609098B068C050E898F0B828D8B0",
      INIT_45 => X"40E89898687820106828A898C05010C0B07808E080608050E0F0106848D8F020",
      INIT_46 => X"B880B0701858F8F02078F0605048402820083890A8488018B828905848D88870",
      INIT_47 => X"D05870F890C84860785070888028C86860A0A8A03850C820401020B8A0703060",
      INIT_48 => X"9810406810F8B040D0D050087008808070A8487868A8F83890F0B8C060C00820",
      INIT_49 => X"D8E060E0A0F8481098D018B02040D0381098D88018C828580030F890C080F838",
      INIT_4A => X"B0C0382028F070E8909050D0B80058A880F0F890A83818B058B8B840A080A018",
      INIT_4B => X"88E8B0A0B84068780838B0D03000B8485038185048D020A8580860304888A068",
      INIT_4C => X"B8F818984820D83840B0E058D030700820F818B018904078682020B828C80820",
      INIT_4D => X"E08090B8D8380050F05030F850987068203088300840F038803018D808289848",
      INIT_4E => X"0050F0F090C8684808C0B8085830606820F010A8B068D878E8B03860C098F8C8",
      INIT_4F => X"3800C068000090887810C070F830A0B0209810E0A82098D880A020D068A04868",
      INIT_50 => X"9020388840A84898284088B8D818C060F0D8E09848E08838B0C8E038C86030E0",
      INIT_51 => X"08402878A8B0484868D8101868D0A8285830F0D088F0A8688090702800C870D0",
      INIT_52 => X"08201838687890386090F0184848D88828F058008868206810C84880F0E8B888",
      INIT_53 => X"006070F0E8C83010A8303098B0E840E0A05888D0D048E0B81838B8A8E81858F8",
      INIT_54 => X"20F840E8C060A020904898F020F808907080F8E01888A0281830F8D8D0A828B8",
      INIT_55 => X"A8C810A018A880C8F8A00830D890C080B81898880048F8709800803098F05020",
      INIT_56 => X"00B8C0D8E8480040E0385098001010C0788898F80850C8E038001098C0908828",
      INIT_57 => X"4848D88828F058008868206810C84880F0E8B88808402878A8B04880E858B018",
      INIT_58 => X"B0E840E0A05888D0D048E0B81838B8A8E81858F808201838687890386090F018",
      INIT_59 => X"20F808907080F8E01888A0281830F8D8D0A828B8006070F0E8C83010A8303098",
      INIT_5A => X"D890C080B81898880048F8709800803098F0502020F840E8C060A020904898F0",
      INIT_5B => X"001010C0788898F80850C8E038001098C0908828A8C810A018A880C8F8A00830",
      INIT_5C => X"C08818D8F8001858A0C80828D8001880E858B01800B8C0D8E8480040E0385098",
      INIT_5D => X"D038B8783888C0081828002090D810E05858F8D07850F828B898E0F8F0A090D8",
      INIT_5E => X"C020802008E058C8E860A8D870A048D8F06010F04028E0C878C0E8F8F8A87838",
      INIT_5F => X"58D890F878889890D80070C0181820403880C078D00838786828D020E0B0A030",
      INIT_60 => X"38B8A8901808A07020A0F808D8B87838404800A898D810A81840581808B84008",
      INIT_61 => X"10286020D848C06838A820D8D008C06850F8487880A878F870B8A00810F8C0C8",
      INIT_62 => X"1828C000382858C008C06810D890B8507080E8A0D0B8D06828D85830984048D0",
      INIT_63 => X"30F81870E878881840906060B0B088D09840F038C0680018A8D038C83850B828",
      INIT_64 => X"B030B0607878F890B0A060D090F85008102070A0B000C0D8A860B84868089048",
      INIT_65 => X"7808D8905040D8F890D07060803050D8C0F0788840D0A060281078D0E0903800",
      INIT_66 => X"E0B0C0F0A0A098A8F848308050483048302040D06858402020E01018B08878D8",
      INIT_67 => X"3078980068E89048C8A8D0A880D8389838B018A8B068F098881888F028782838",
      INIT_68 => X"9098B068C050E898F0B828D8B09800A058D0808008F01060A0807058B0D8B0C0",
      INIT_69 => X"E080608050E0F0106848D8F020F8A8E01010E090109868E820103808E8605860",
      INIT_6A => X"90A8488018B828905848D8887040E89898687820106828A898C05010C0B07808",
      INIT_6B => X"A03850C820401020B8A0703060B880B0701858F8F02078F06050484028200838",
      INIT_6C => X"7868A8F83890F0B8C060C00820D05870F890C84860785070888028C86860A0A8",
      INIT_6D => X"8018C828580030F890C080F8389810406810F8B040D0D050087008808070A848",
      INIT_6E => X"90A83818B058B8B840A080A018D8E060E0A0F8481098D018B02040D0381098D8",
      INIT_6F => X"5048D020A8580860304888A068B0C0382028F070E8909050D0B80058A880F0F8",
      INIT_70 => X"B018904078682020B828C8082088E8B0A0B84068780838B0D03000B848503818",
      INIT_71 => X"300840F038803018D808289848B8F818984820D83840B0E058D030700820F818",
      INIT_72 => X"A8B068D878E8B03860C098F8C8E08090B8D8380050F05030F850987068203088",
      INIT_73 => X"E0A82098D880A020D068A048680050F0F090C8684808C0B8085830606820F010",
      INIT_74 => X"9848E08838B0C8E038C86030E03800C068000090887810C070F830A0B0209810",
      INIT_75 => X"D088F0A8688090702800C870D09020388840A84898284088B8D818C060F0D8E0",
      INIT_76 => X"008868206810C84880F0E8B88808402878A8B0484868D8101868D0A8285830F0",
      INIT_77 => X"D0D048E0B81838B8A8E81858F808201838687890386090F0184848D88828F058",
      INIT_78 => X"E01888A0281830F8D8D0A828B8006070F0E8C83010A8303098B0E840E0A05888",
      INIT_79 => X"880048F8709800803098F0502020F840E8C060A020904898F020F808907080F8",
      INIT_7A => X"F80850C8E038001098C0908828A8C810A018A880C8F8A00830D890C080B81898",
      INIT_7B => X"8808402878A8B04880E858B01800B8C0D8E8480040E0385098001010C0788898",
      INIT_7C => X"F808201838687890386090F0184848D88828F058008868206810C84880F0E8B8",
      INIT_7D => X"B8006070F0E8C83010A8303098B0E840E0A05888D0D048E0B81838B8A8E81858",
      INIT_7E => X"2020F840E8C060A020904898F020F808907080F8E01888A0281830F8D8D0A828",
      INIT_7F => X"28A8C810A018A880C8F8A00830D890C080B81898880048F8709800803098F050",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \DATA_SRAM_blk_mem_gen_prim_wrapper_init__parameterized8\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \DATA_SRAM_blk_mem_gen_prim_wrapper_init__parameterized8\ : entity is "blk_mem_gen_prim_wrapper_init";
end \DATA_SRAM_blk_mem_gen_prim_wrapper_init__parameterized8\;

architecture STRUCTURE of \DATA_SRAM_blk_mem_gen_prim_wrapper_init__parameterized8\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \DATA_SRAM_blk_mem_gen_prim_wrapper_init__parameterized9\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \DATA_SRAM_blk_mem_gen_prim_wrapper_init__parameterized9\ : entity is "blk_mem_gen_prim_wrapper_init";
end \DATA_SRAM_blk_mem_gen_prim_wrapper_init__parameterized9\;

architecture STRUCTURE of \DATA_SRAM_blk_mem_gen_prim_wrapper_init__parameterized9\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"866F120493329ED2539AAA514E282B07025CF0D21E33732036C6D98CB4432880",
      INITP_01 => X"D70BE4F7024CCBABD4498E8DBD611B31700A74730765FF7B7705B87EBAEDA3B5",
      INITP_02 => X"8FA50537E3F4EFC8BC9361CF040CF5601967F2B6B7C90558E65B4333F47761A1",
      INITP_03 => X"23E95ADC3376306E0978ED80DEA34B8C47D2B5B866EC60DC12F1DB01BD469718",
      INITP_04 => X"88FA56B70CDD8C1B825E3B6037A8D2E311F4AD6E19BB183704BC76C06F51A5C6",
      INITP_05 => X"623E95ADC3376306E0978ED80DEA34B8C47D2B5B866EC60DC12F1DB01BD46971",
      INITP_06 => X"188FA56B70CDD8C1B825E3B6037A8D2E311F4AD6E19BB183704BC76C06F51A5C",
      INITP_07 => X"6306E0978ED80DEA34B8C47D2B5B866EC60DD2B5B866EC60DC12F1DB01BD4697",
      INITP_08 => X"00000000000000000000000001D6E19BB183704BC76C06F51A5C623E95ADC337",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"91050A766269821E3C510D83E0C1813E23F48A4293F12C9CB49096F802000000",
      INIT_01 => X"826592922549652D6682D1C58E1DB4548073E88097C992D915B4D4E5830266C9",
      INIT_02 => X"ED23963E312596865F69F65F3687032ADB1877AF199F82989D0DA408C4F83306",
      INIT_03 => X"F3251E7CD0621318CBF1651D2F877A913479B5A3000005612135DCA5016CF84F",
      INIT_04 => X"D439A9601E72264896DD054CE3DA851957585CC8227B882411D9980B3E324497",
      INIT_05 => X"3EF6AE01B1724888D1046C39AFFBBB4059886D5A0F5A9007F55F33CBEBA539C9",
      INIT_06 => X"D74106AE85081DF06A1CE79EAC7CDDCCCD371D2F542E33CE3C763468330CB377",
      INIT_07 => X"30B05E5661099AE282C6ECAF09EB00A56E884B9A8C2D4816001DBF90F64A5F86",
      INIT_08 => X"B73C8BD1A6F2957A4F56CB40ABB67F8FBE26B0DD936F0786AA59907D947EB3B8",
      INIT_09 => X"FE6D862A6AB9901A4F6C2B5689ACD37B1E7BB3DC42F7D8EBE3B404F51FEEA5BF",
      INIT_0A => X"7691415D72CB23319526F99189D720AE0020B849C53D202D0FAFAABA129598E8",
      INIT_0B => X"C90DAB633687801FB1E7A65107C13D248598F524E35C4215A30F4AB1BD1E9A87",
      INIT_0C => X"AA38A55D49558C2898CCE8A3E63E6F5A50EA2B5A59AFE1A2712DED0E2358DF0E",
      INIT_0D => X"3E56E33D79E8CFA123DE7DA106C4E054AFF69E41E21163286380721CF5015BE2",
      INIT_0E => X"C81B3F20B9245D3ADC8DFD6D1DB7C7D5CCD8A22D5E3A9156D7CC6F68CED73826",
      INIT_0F => X"BB9408759797140272F7B63A805428F13F1721B3041B80FD31837D768B5D2394",
      INIT_10 => X"C41B7352B1407C405478BFDC9EB1F90406D63587C22152FD7471AEA7AEC286C9",
      INIT_11 => X"A1E64AE3347E3D7CC451456F63C8A3AAF38EEC644989BEC311818B5FC6B4CA8D",
      INIT_12 => X"C4B804E655C27AB87428ED8BD3039FEF31582A9729FA9AF43D0FF7A54B64A1D0",
      INIT_13 => X"4934467C45C002462DBC44909BD73E93D6AA06BEB39B64ACFCA92F59E237A6EF",
      INIT_14 => X"C8804EE092720F79B8418366AA00279C7AB22546FB6AEE4E387A6F8C9B5EAEB8",
      INIT_15 => X"292281C5E9936E11A98F37AA6E9413B69DF2DEE2644008B3FBF3AAA50FBCED23",
      INIT_16 => X"D4CCD243473EB394A42AB20D306A2127AEAE3FBC215036021C05315C319D40DC",
      INIT_17 => X"926F58E0D31BC36E42B221595D452C2A5FDF2DA316D15342BA70B5B5FDF628AF",
      INIT_18 => X"F212069B83630BA37A252D2808700CA339E1E87CB6432C1B1D2B7B6041A91A74",
      INIT_19 => X"5B693E90EA06A49390B74164E32AE72E1B2E88FBC130BB5AB31391A34FCFB222",
      INIT_1A => X"AA425D5A076EA88E739B115E57FDBF80DBCB13B409DD098D410EE094A9E1C7F5",
      INIT_1B => X"74926F58E0D31BC36E42B26559EC1D7B29AB59224F2111C1CAD0F17C53C7459B",
      INIT_1C => X"22F212069B83630BA37A252D2808700CA339E1E87CB6432C1B1D2B7B6041A91A",
      INIT_1D => X"F55B693E90EA06A49390B74164E32AE72E1B2E88FBC130BB5AB31391A34FCFB2",
      INIT_1E => X"9BAA425D5A076EA88E739B115E57FDBF80DBCB13B409DD098D410EE094A9E1C7",
      INIT_1F => X"1A74926F58E0D31BC36E42B26559EC1D7B29AB59224F2111C1CAD0F17C53C745",
      INIT_20 => X"B222F212069B83630BA37A252D2808700CA339E1E87CB6432C1B1D2B7B6041A9",
      INIT_21 => X"C7F55B693E90EA06A49390B74164E32AE72E1B2E88FBC130BB5AB31391A34FCF",
      INIT_22 => X"459BAA425D5A076EA88E739B115E57FDBF80DBCB13B409DD098D410EE094A9E1",
      INIT_23 => X"A91A74926F58E0D31BC36E42B26559EC1D7B29AB59224F2111C1CAD0F17C53C7",
      INIT_24 => X"CFB222F212069B83630BA37A252D2808700CA339E1E87CB6432C1B1D2B7B6041",
      INIT_25 => X"E1C7F55B693E90EA06A49390B74164E32AE72E1B2E88FBC130BB5AB31391A34F",
      INIT_26 => X"C7459BAA425D5A076EA88E739B115E57FDBF80DBCB13B409DD098D410EE094A9",
      INIT_27 => X"41A91A74926F58E0D31BC36E42B26559EC1D7B29AB59224F2111C1CAD0F17C53",
      INIT_28 => X"4FCFB222F212069B83630BA37A252D2808700CA339E1E87CB6432C1B1D2B7B60",
      INIT_29 => X"A9E1C7F55B693E90EA06A49390B74164E32AE72E1B2E88FBC130BB5AB31391A3",
      INIT_2A => X"53C7459BAA425D5A076EA88E739B115E57FDBF80DBCB13B409DD098D410EE094",
      INIT_2B => X"6041A91A74926F58E0D31BC36E42B26559EC1D7B29AB59224F2111C1CAD0F17C",
      INIT_2C => X"A34FCFB222F212069B83630BA37A252D2808700CA339E1E87CB6432C1B1D2B7B",
      INIT_2D => X"94A9E1C7F55B693E90EA06A49390B74164E32AE72E1B2E88FBC130BB5AB31391",
      INIT_2E => X"7C53C7459BAA425D5A076EA88E739B115E57FDBF80DBCB13B409DD098D410EE0",
      INIT_2F => X"7B6041A91A74926F58E0D31BC36E42B26559EC1D7B29AB59224F2111C1CAD0F1",
      INIT_30 => X"91A34FCFB222F212069B83630BA37A252D2808700CA339E1E87CB6432C1B1D2B",
      INIT_31 => X"E094A9E1C7F55B693E90EA06A49390B74164E32AE72E1B2E88FBC130BB5AB313",
      INIT_32 => X"F17C53C7459BAA425D5A076EA88E739B115E57FDBF80DBCB13B409DD098D410E",
      INIT_33 => X"2B7B6041A91A74926F58E0D31BC36E42B26559EC1D7B29AB59224F2111C1CAD0",
      INIT_34 => X"1391A34FCFB222F212069B83630BA37A252D2808700CA339E1E87CB6432C1B1D",
      INIT_35 => X"0EE094A9E1C7F55B693E90EA06A49390B74164E32AE72E1B2E88FBC130BB5AB3",
      INIT_36 => X"D0F17C53C7459BAA425D5A076EA88E739B115E57FDBF80DBCB13B409DD098D41",
      INIT_37 => X"1D2B7B6041A91A74926F58E0D31BC36E42B26559EC1D7B29AB59224F2111C1CA",
      INIT_38 => X"B31391A34FCFB222F212069B83630BA37A252D2808700CA339E1E87CB6432C1B",
      INIT_39 => X"410EE094A9E1C7F55B693E90EA06A49390B74164E32AE72E1B2E88FBC130BB5A",
      INIT_3A => X"CAD0F17C53C7459BAA425D5A076EA88E739B115E57FDBF80DBCB13B409DD098D",
      INIT_3B => X"57FDBF80DBCB13B409DD098D410EE094A9E1C76559EC1D7B29AB59224F2111C1",
      INIT_3C => X"59EC1D7B29AB59224F2111C1CAD0F17C53C7459BAA425D5A076EA88E739B115E",
      INIT_3D => X"2808700CA339E1E87CB6432C1B1D2B7B6041A91A74926F58E0D31BC36E42B265",
      INIT_3E => X"64E32AE72E1B2E88FBC130BB5AB31300A34FCFB222F212069B83630BA37A252D",
      INIT_3F => X"5E57FDBF80DBCB13B409DD098D410EE094A9E1C7F55B693E90EA06A49390B741",
      INIT_40 => X"6559EC1D7B29AB59224F2111C1CAD0F17C53C7459BAA425D5A076EA88E739B11",
      INIT_41 => X"2D2808700CA339E1E87CB6432C1B1D2B7B6041A91A74926F58E0D31BC36E42B2",
      INIT_42 => X"4164E32AE72E1B2E88FBC130BB5AB31391A34FCFB222F212069B83630BA37A25",
      INIT_43 => X"115E57FDBF80DBCB13B409DD098D410EE094A9E1C7F55B693E90EA06A49390B7",
      INIT_44 => X"4C5048607818481159224F2111C1CAD0F17C53C7459BAA425D5A076EA88E739B",
      INIT_45 => X"340C38342414100C04043000344C406C243044245C00340C1C30385068182C48",
      INIT_46 => X"2C14205C701454707C5874687C580C70286C780C7C00182C2868501814343030",
      INIT_47 => X"58785820204460502060041060647C247838643410004C10143C00086818687C",
      INIT_48 => X"00403844505C143C2024241864705C6C44501028007C70201C28441C4C442034",
      INIT_49 => X"440C345830501C6000701C44242C00505C345C28683068102868407050041878",
      INIT_4A => X"3C101C7C2860445C301048105434681C28381C28143C4834605808340C740020",
      INIT_4B => X"002C14347474547C3C38542C1824100C54785C040440445C1844184070343438",
      INIT_4C => X"7850606858585858004C50485878044C7C54347C34047C2000204434783C2848",
      INIT_4D => X"0804681C7814485C1424402C241008205030141450687C50045C38247C5C4024",
      INIT_4E => X"70083C0C60307038603C70487C74304C20707C203C787C2860787854542C281C",
      INIT_4F => X"38343038103C2824607814581410381C0844383C2C70145038585C603834005C",
      INIT_50 => X"24402C1000681070287408705474601C743C7C606C542C0C203430344C54641C",
      INIT_51 => X"60045044707C6C002468107C180C20286C283C0C3C700C50502414786024205C",
      INIT_52 => X"7C686C0C603C2C4C18547C08404C00143444347C3C487C402800241020486400",
      INIT_53 => X"107000787C68280C544C3C1424604870144C181C142C386434301C281C58482C",
      INIT_54 => X"646C6C0410705C704018102C784428201C3074583050280814744C68483C4448",
      INIT_55 => X"305C5C50380068307050401C485868283014686C28684028380C6C2C3C1C1038",
      INIT_56 => X"201C2C6468047C10587C5C705C6864381C1824702030705C40387C28547C5C2C",
      INIT_57 => X"542800002800280C4804540058444C5044086874581C38541014747470682038",
      INIT_58 => X"0070280C2C0C745C40582C60045C0460483470545044385C086840581C085C60",
      INIT_59 => X"004414503C203464046018043C2474282C7C782478745C74745C1810504C3448",
      INIT_5A => X"0C7C70041C70703848787064004058484C545804747C4868542058283C300850",
      INIT_5B => X"60607C740C78586854740C70701420787C643C7C680C1C0034645C3814646028",
      INIT_5C => X"047C70245020145C3C781818100C446414540C180870703C506C44742C200844",
      INIT_5D => X"080C785C740C04407C40501C20785854306C546C2028246C20047C14647C183C",
      INIT_5E => X"3C246C340450587C7438386C50287834407C3468001860607820243060584C28",
      INIT_5F => X"405428443438203444141438082C481C443C1C18101C303C1438642064707C50",
      INIT_60 => X"0444581010087428440020340418247C3C1844784C4024444C78006418542454",
      INIT_61 => X"30740C2C7C7C200C545C6460382850441434043470086828041C4038285C440C",
      INIT_62 => X"78586C30247C206C6C145810402C50683C504420600028480C242C3420481070",
      INIT_63 => X"540C1010583C7C205C38002420281C582C3004647C6840380C140C28547C7854",
      INIT_64 => X"0C04043000344C406C243044245C00340C1C30385068182C484C504860781848",
      INIT_65 => X"707C5874687C580C70286C780C7C00182C2868501814343030340C3834241410",
      INIT_66 => X"502060041060647C247838643410004C10143C00086818687C2C14205C701454",
      INIT_67 => X"3C2024241864705C6C44501028007C70201C28441C4C44203458785820204460",
      INIT_68 => X"6000701C44242C00505C345C2868306810286840705004187800403844505C14",
      INIT_69 => X"245C00340C1C30385068182C484C504860781848340C740020440C345830501C",
      INIT_6A => X"0C7C00182C2868501814343030340C38342414100C04043000344C406C243044",
      INIT_6B => X"3410004C10143C00086818687C2C14205C701454707C5874687C580C70286C78",
      INIT_6C => X"28007C70201C28441C4C44203458785820204460502060041060647C24783864",
      INIT_6D => X"2868306810286840705004187800403844505C143C2024241864705C6C445010",
      INIT_6E => X"28143C4834605808340C740020440C345830501C6000701C44242C00505C345C",
      INIT_6F => X"040440445C18441840703434383C101C7C2860445C301048105434681C28381C",
      INIT_70 => X"7C34047C2000204434783C2848002C14347474547C3C38542C1824100C54785C",
      INIT_71 => X"1450687C50045C38247C5C40247850606858585858004C50485878044C7C5434",
      INIT_72 => X"203C787C2860787854542C281C0804681C7814485C1424402C24100820503014",
      INIT_73 => X"3C2C70145038585C603834005C70083C0C60307038603C70487C74304C20707C",
      INIT_74 => X"606C542C0C203430344C54641C38343038103C2824607814581410381C084438",
      INIT_75 => X"0C3C700C50502414786024205C24402C1000681070287408705474601C743C7C",
      INIT_76 => X"7C3C487C40280024102048640060045044707C6C002468107C180C20286C283C",
      INIT_77 => X"1C142C386434301C281C58482C7C686C0C603C2C4C18547C08404C0014344434",
      INIT_78 => X"583050280814744C68483C4448107000787C68280C544C3C1424604870144C18",
      INIT_79 => X"6C28684028380C6C2C3C1C1038646C6C0410705C704018102C784428201C3074",
      INIT_7A => X"702030705C40387C28547C5C2C305C5C50380068307050401C48586828301468",
      INIT_7B => X"74581C38541014747470682038201C2C6468047C10587C5C705C6864381C1824",
      INIT_7C => X"545044385C086840581C085C60542800002800280C4804540058444C50440868",
      INIT_7D => X"2478745C74745C1810504C34480070280C2C0C745C40582C60045C0460483470",
      INIT_7E => X"04747C4868542058283C300850004414503C203464046018043C2474282C7C78",
      INIT_7F => X"7C680C1C0034645C38146460280C7C70041C70703848787064004058484C5458",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DATA_SRAM_blk_mem_gen_prim_width is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
end DATA_SRAM_blk_mem_gen_prim_width;

architecture STRUCTURE of DATA_SRAM_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.DATA_SRAM_blk_mem_gen_prim_wrapper_init
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(0) => douta(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \DATA_SRAM_blk_mem_gen_prim_width__parameterized0\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    addra_13_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \DATA_SRAM_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \DATA_SRAM_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \DATA_SRAM_blk_mem_gen_prim_width__parameterized0\ is
  signal addra_13_sn_1 : STD_LOGIC;
begin
  addra_13_sp_1 <= addra_13_sn_1;
\prim_init.ram\: entity work.\DATA_SRAM_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\(1 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(1 downto 0),
      addra(13 downto 0) => addra(13 downto 0),
      addra_13_sp_1 => addra_13_sn_1,
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \DATA_SRAM_blk_mem_gen_prim_width__parameterized1\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    addra_13_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \DATA_SRAM_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \DATA_SRAM_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \DATA_SRAM_blk_mem_gen_prim_width__parameterized1\ is
  signal addra_13_sn_1 : STD_LOGIC;
begin
  addra_13_sp_1 <= addra_13_sn_1;
\prim_init.ram\: entity work.\DATA_SRAM_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(3 downto 0),
      addra(13 downto 0) => addra(13 downto 0),
      addra_13_sp_1 => addra_13_sn_1,
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \DATA_SRAM_blk_mem_gen_prim_width__parameterized10\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \DATA_SRAM_blk_mem_gen_prim_width__parameterized10\ : entity is "blk_mem_gen_prim_width";
end \DATA_SRAM_blk_mem_gen_prim_width__parameterized10\;

architecture STRUCTURE of \DATA_SRAM_blk_mem_gen_prim_width__parameterized10\ is
begin
\prim_init.ram\: entity work.\DATA_SRAM_blk_mem_gen_prim_wrapper_init__parameterized10\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\,
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \DATA_SRAM_blk_mem_gen_prim_width__parameterized11\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPADOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \DATA_SRAM_blk_mem_gen_prim_width__parameterized11\ : entity is "blk_mem_gen_prim_width";
end \DATA_SRAM_blk_mem_gen_prim_width__parameterized11\;

architecture STRUCTURE of \DATA_SRAM_blk_mem_gen_prim_width__parameterized11\ is
begin
\prim_init.ram\: entity work.\DATA_SRAM_blk_mem_gen_prim_wrapper_init__parameterized11\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\,
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOPADOP(0) => DOPADOP(0),
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \DATA_SRAM_blk_mem_gen_prim_width__parameterized2\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \DATA_SRAM_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \DATA_SRAM_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \DATA_SRAM_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_init.ram\: entity work.\DATA_SRAM_blk_mem_gen_prim_wrapper_init__parameterized2\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\(1 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(1 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\,
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \DATA_SRAM_blk_mem_gen_prim_width__parameterized3\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \DATA_SRAM_blk_mem_gen_prim_width__parameterized3\ : entity is "blk_mem_gen_prim_width";
end \DATA_SRAM_blk_mem_gen_prim_width__parameterized3\;

architecture STRUCTURE of \DATA_SRAM_blk_mem_gen_prim_width__parameterized3\ is
begin
\prim_init.ram\: entity work.\DATA_SRAM_blk_mem_gen_prim_wrapper_init__parameterized3\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \DATA_SRAM_blk_mem_gen_prim_width__parameterized4\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra_12_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \DATA_SRAM_blk_mem_gen_prim_width__parameterized4\ : entity is "blk_mem_gen_prim_width";
end \DATA_SRAM_blk_mem_gen_prim_width__parameterized4\;

architecture STRUCTURE of \DATA_SRAM_blk_mem_gen_prim_width__parameterized4\ is
  signal addra_12_sn_1 : STD_LOGIC;
begin
  addra_12_sp_1 <= addra_12_sn_1;
\prim_init.ram\: entity work.\DATA_SRAM_blk_mem_gen_prim_wrapper_init__parameterized4\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      addra(13 downto 0) => addra(13 downto 0),
      addra_12_sp_1 => addra_12_sn_1,
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \DATA_SRAM_blk_mem_gen_prim_width__parameterized5\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \DATA_SRAM_blk_mem_gen_prim_width__parameterized5\ : entity is "blk_mem_gen_prim_width";
end \DATA_SRAM_blk_mem_gen_prim_width__parameterized5\;

architecture STRUCTURE of \DATA_SRAM_blk_mem_gen_prim_width__parameterized5\ is
begin
\prim_init.ram\: entity work.\DATA_SRAM_blk_mem_gen_prim_wrapper_init__parameterized5\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\,
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \DATA_SRAM_blk_mem_gen_prim_width__parameterized6\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \DATA_SRAM_blk_mem_gen_prim_width__parameterized6\ : entity is "blk_mem_gen_prim_width";
end \DATA_SRAM_blk_mem_gen_prim_width__parameterized6\;

architecture STRUCTURE of \DATA_SRAM_blk_mem_gen_prim_width__parameterized6\ is
begin
\prim_init.ram\: entity work.\DATA_SRAM_blk_mem_gen_prim_wrapper_init__parameterized6\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \DATA_SRAM_blk_mem_gen_prim_width__parameterized7\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \DATA_SRAM_blk_mem_gen_prim_width__parameterized7\ : entity is "blk_mem_gen_prim_width";
end \DATA_SRAM_blk_mem_gen_prim_width__parameterized7\;

architecture STRUCTURE of \DATA_SRAM_blk_mem_gen_prim_width__parameterized7\ is
begin
\prim_init.ram\: entity work.\DATA_SRAM_blk_mem_gen_prim_wrapper_init__parameterized7\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\,
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \DATA_SRAM_blk_mem_gen_prim_width__parameterized8\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \DATA_SRAM_blk_mem_gen_prim_width__parameterized8\ : entity is "blk_mem_gen_prim_width";
end \DATA_SRAM_blk_mem_gen_prim_width__parameterized8\;

architecture STRUCTURE of \DATA_SRAM_blk_mem_gen_prim_width__parameterized8\ is
begin
\prim_init.ram\: entity work.\DATA_SRAM_blk_mem_gen_prim_wrapper_init__parameterized8\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\,
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \DATA_SRAM_blk_mem_gen_prim_width__parameterized9\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \DATA_SRAM_blk_mem_gen_prim_width__parameterized9\ : entity is "blk_mem_gen_prim_width";
end \DATA_SRAM_blk_mem_gen_prim_width__parameterized9\;

architecture STRUCTURE of \DATA_SRAM_blk_mem_gen_prim_width__parameterized9\ is
begin
\prim_init.ram\: entity work.\DATA_SRAM_blk_mem_gen_prim_wrapper_init__parameterized9\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DATA_SRAM_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    clka : in STD_LOGIC
  );
end DATA_SRAM_blk_mem_gen_generic_cstr;

architecture STRUCTURE of DATA_SRAM_blk_mem_gen_generic_cstr is
  signal ena_array : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ramloop[10].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_8\ : STD_LOGIC;
begin
\bindec_a.bindec_inst_a\: entity work.DATA_SRAM_bindec
     port map (
      addra(1 downto 0) => addra(13 downto 12),
      ena_array(0) => ena_array(0)
    );
\has_mux_a.A\: entity work.DATA_SRAM_blk_mem_gen_mux
     port map (
      DOADO(7) => \ramloop[12].ram.r_n_0\,
      DOADO(6) => \ramloop[12].ram.r_n_1\,
      DOADO(5) => \ramloop[12].ram.r_n_2\,
      DOADO(4) => \ramloop[12].ram.r_n_3\,
      DOADO(3) => \ramloop[12].ram.r_n_4\,
      DOADO(2) => \ramloop[12].ram.r_n_5\,
      DOADO(1) => \ramloop[12].ram.r_n_6\,
      DOADO(0) => \ramloop[12].ram.r_n_7\,
      DOPADOP(0) => \ramloop[12].ram.r_n_8\,
      addra(1 downto 0) => addra(13 downto 12),
      clka => clka,
      douta(30 downto 0) => douta(31 downto 1),
      \douta[12]\(7) => \ramloop[6].ram.r_n_0\,
      \douta[12]\(6) => \ramloop[6].ram.r_n_1\,
      \douta[12]\(5) => \ramloop[6].ram.r_n_2\,
      \douta[12]\(4) => \ramloop[6].ram.r_n_3\,
      \douta[12]\(3) => \ramloop[6].ram.r_n_4\,
      \douta[12]\(2) => \ramloop[6].ram.r_n_5\,
      \douta[12]\(1) => \ramloop[6].ram.r_n_6\,
      \douta[12]\(0) => \ramloop[6].ram.r_n_7\,
      \douta[12]_0\(7) => \ramloop[4].ram.r_n_0\,
      \douta[12]_0\(6) => \ramloop[4].ram.r_n_1\,
      \douta[12]_0\(5) => \ramloop[4].ram.r_n_2\,
      \douta[12]_0\(4) => \ramloop[4].ram.r_n_3\,
      \douta[12]_0\(3) => \ramloop[4].ram.r_n_4\,
      \douta[12]_0\(2) => \ramloop[4].ram.r_n_5\,
      \douta[12]_0\(1) => \ramloop[4].ram.r_n_6\,
      \douta[12]_0\(0) => \ramloop[4].ram.r_n_7\,
      \douta[12]_1\(7) => \ramloop[5].ram.r_n_0\,
      \douta[12]_1\(6) => \ramloop[5].ram.r_n_1\,
      \douta[12]_1\(5) => \ramloop[5].ram.r_n_2\,
      \douta[12]_1\(4) => \ramloop[5].ram.r_n_3\,
      \douta[12]_1\(3) => \ramloop[5].ram.r_n_4\,
      \douta[12]_1\(2) => \ramloop[5].ram.r_n_5\,
      \douta[12]_1\(1) => \ramloop[5].ram.r_n_6\,
      \douta[12]_1\(0) => \ramloop[5].ram.r_n_7\,
      \douta[13]\(0) => \ramloop[6].ram.r_n_8\,
      \douta[13]_0\(0) => \ramloop[4].ram.r_n_8\,
      \douta[13]_1\(0) => \ramloop[5].ram.r_n_8\,
      \douta[21]\(7) => \ramloop[9].ram.r_n_0\,
      \douta[21]\(6) => \ramloop[9].ram.r_n_1\,
      \douta[21]\(5) => \ramloop[9].ram.r_n_2\,
      \douta[21]\(4) => \ramloop[9].ram.r_n_3\,
      \douta[21]\(3) => \ramloop[9].ram.r_n_4\,
      \douta[21]\(2) => \ramloop[9].ram.r_n_5\,
      \douta[21]\(1) => \ramloop[9].ram.r_n_6\,
      \douta[21]\(0) => \ramloop[9].ram.r_n_7\,
      \douta[21]_0\(7) => \ramloop[7].ram.r_n_0\,
      \douta[21]_0\(6) => \ramloop[7].ram.r_n_1\,
      \douta[21]_0\(5) => \ramloop[7].ram.r_n_2\,
      \douta[21]_0\(4) => \ramloop[7].ram.r_n_3\,
      \douta[21]_0\(3) => \ramloop[7].ram.r_n_4\,
      \douta[21]_0\(2) => \ramloop[7].ram.r_n_5\,
      \douta[21]_0\(1) => \ramloop[7].ram.r_n_6\,
      \douta[21]_0\(0) => \ramloop[7].ram.r_n_7\,
      \douta[21]_1\(7) => \ramloop[8].ram.r_n_0\,
      \douta[21]_1\(6) => \ramloop[8].ram.r_n_1\,
      \douta[21]_1\(5) => \ramloop[8].ram.r_n_2\,
      \douta[21]_1\(4) => \ramloop[8].ram.r_n_3\,
      \douta[21]_1\(3) => \ramloop[8].ram.r_n_4\,
      \douta[21]_1\(2) => \ramloop[8].ram.r_n_5\,
      \douta[21]_1\(1) => \ramloop[8].ram.r_n_6\,
      \douta[21]_1\(0) => \ramloop[8].ram.r_n_7\,
      \douta[22]\(0) => \ramloop[9].ram.r_n_8\,
      \douta[22]_0\(0) => \ramloop[7].ram.r_n_8\,
      \douta[22]_1\(0) => \ramloop[8].ram.r_n_8\,
      \douta[2]\(1) => \ramloop[1].ram.r_n_0\,
      \douta[2]\(0) => \ramloop[1].ram.r_n_1\,
      \douta[30]\(7) => \ramloop[10].ram.r_n_0\,
      \douta[30]\(6) => \ramloop[10].ram.r_n_1\,
      \douta[30]\(5) => \ramloop[10].ram.r_n_2\,
      \douta[30]\(4) => \ramloop[10].ram.r_n_3\,
      \douta[30]\(3) => \ramloop[10].ram.r_n_4\,
      \douta[30]\(2) => \ramloop[10].ram.r_n_5\,
      \douta[30]\(1) => \ramloop[10].ram.r_n_6\,
      \douta[30]\(0) => \ramloop[10].ram.r_n_7\,
      \douta[30]_0\(7) => \ramloop[11].ram.r_n_0\,
      \douta[30]_0\(6) => \ramloop[11].ram.r_n_1\,
      \douta[30]_0\(5) => \ramloop[11].ram.r_n_2\,
      \douta[30]_0\(4) => \ramloop[11].ram.r_n_3\,
      \douta[30]_0\(3) => \ramloop[11].ram.r_n_4\,
      \douta[30]_0\(2) => \ramloop[11].ram.r_n_5\,
      \douta[30]_0\(1) => \ramloop[11].ram.r_n_6\,
      \douta[30]_0\(0) => \ramloop[11].ram.r_n_7\,
      \douta[31]\(0) => \ramloop[10].ram.r_n_8\,
      \douta[31]_0\(0) => \ramloop[11].ram.r_n_8\,
      \douta[4]\(3) => \ramloop[2].ram.r_n_0\,
      \douta[4]\(2) => \ramloop[2].ram.r_n_1\,
      \douta[4]\(1) => \ramloop[2].ram.r_n_2\,
      \douta[4]\(0) => \ramloop[2].ram.r_n_3\,
      \douta[4]_0\(1) => \ramloop[3].ram.r_n_0\,
      \douta[4]_0\(0) => \ramloop[3].ram.r_n_1\
    );
\ramloop[0].ram.r\: entity work.DATA_SRAM_blk_mem_gen_prim_width
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(0) => douta(0)
    );
\ramloop[10].ram.r\: entity work.\DATA_SRAM_blk_mem_gen_prim_width__parameterized9\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[10].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[10].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[10].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[10].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[10].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[10].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[10].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[10].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[10].ram.r_n_8\,
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena_array(0) => ena_array(0)
    );
\ramloop[11].ram.r\: entity work.\DATA_SRAM_blk_mem_gen_prim_width__parameterized10\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[11].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[11].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[11].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[11].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[11].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[11].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[11].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[11].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[11].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ => \ramloop[5].ram.r_n_9\,
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka
    );
\ramloop[12].ram.r\: entity work.\DATA_SRAM_blk_mem_gen_prim_width__parameterized11\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ => \ramloop[2].ram.r_n_4\,
      DOADO(7) => \ramloop[12].ram.r_n_0\,
      DOADO(6) => \ramloop[12].ram.r_n_1\,
      DOADO(5) => \ramloop[12].ram.r_n_2\,
      DOADO(4) => \ramloop[12].ram.r_n_3\,
      DOADO(3) => \ramloop[12].ram.r_n_4\,
      DOADO(2) => \ramloop[12].ram.r_n_5\,
      DOADO(1) => \ramloop[12].ram.r_n_6\,
      DOADO(0) => \ramloop[12].ram.r_n_7\,
      DOPADOP(0) => \ramloop[12].ram.r_n_8\,
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka
    );
\ramloop[1].ram.r\: entity work.\DATA_SRAM_blk_mem_gen_prim_width__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(1) => \ramloop[1].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(0) => \ramloop[1].ram.r_n_1\,
      addra(13 downto 0) => addra(13 downto 0),
      addra_13_sp_1 => \ramloop[1].ram.r_n_2\,
      clka => clka
    );
\ramloop[2].ram.r\: entity work.\DATA_SRAM_blk_mem_gen_prim_width__parameterized1\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(3) => \ramloop[2].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(2) => \ramloop[2].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(1) => \ramloop[2].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(0) => \ramloop[2].ram.r_n_3\,
      addra(13 downto 0) => addra(13 downto 0),
      addra_13_sp_1 => \ramloop[2].ram.r_n_4\,
      clka => clka
    );
\ramloop[3].ram.r\: entity work.\DATA_SRAM_blk_mem_gen_prim_width__parameterized2\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(1) => \ramloop[3].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(0) => \ramloop[3].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\ => \ramloop[1].ram.r_n_2\,
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka
    );
\ramloop[4].ram.r\: entity work.\DATA_SRAM_blk_mem_gen_prim_width__parameterized3\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[4].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[4].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[4].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[4].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[4].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[4].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[4].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[4].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[4].ram.r_n_8\,
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena_array(0) => ena_array(0)
    );
\ramloop[5].ram.r\: entity work.\DATA_SRAM_blk_mem_gen_prim_width__parameterized4\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[5].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[5].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[5].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[5].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[5].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[5].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[5].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[5].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[5].ram.r_n_8\,
      addra(13 downto 0) => addra(13 downto 0),
      addra_12_sp_1 => \ramloop[5].ram.r_n_9\,
      clka => clka
    );
\ramloop[6].ram.r\: entity work.\DATA_SRAM_blk_mem_gen_prim_width__parameterized5\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[6].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[6].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[6].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[6].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[6].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[6].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[6].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[6].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[6].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ => \ramloop[2].ram.r_n_4\,
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka
    );
\ramloop[7].ram.r\: entity work.\DATA_SRAM_blk_mem_gen_prim_width__parameterized6\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[7].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[7].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[7].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[7].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[7].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[7].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[7].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[7].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[7].ram.r_n_8\,
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena_array(0) => ena_array(0)
    );
\ramloop[8].ram.r\: entity work.\DATA_SRAM_blk_mem_gen_prim_width__parameterized7\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[8].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[8].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[8].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[8].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[8].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[8].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[8].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[8].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[8].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ => \ramloop[5].ram.r_n_9\,
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka
    );
\ramloop[9].ram.r\: entity work.\DATA_SRAM_blk_mem_gen_prim_width__parameterized8\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[9].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[9].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[9].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[9].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[9].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[9].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[9].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[9].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[9].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ => \ramloop[2].ram.r_n_4\,
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DATA_SRAM_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    clka : in STD_LOGIC
  );
end DATA_SRAM_blk_mem_gen_top;

architecture STRUCTURE of DATA_SRAM_blk_mem_gen_top is
begin
\valid.cstr\: entity work.DATA_SRAM_blk_mem_gen_generic_cstr
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(31 downto 0) => douta(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DATA_SRAM_blk_mem_gen_v8_4_4_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    clka : in STD_LOGIC
  );
end DATA_SRAM_blk_mem_gen_v8_4_4_synth;

architecture STRUCTURE of DATA_SRAM_blk_mem_gen_v8_4_4_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.DATA_SRAM_blk_mem_gen_top
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(31 downto 0) => douta(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DATA_SRAM_blk_mem_gen_v8_4_4 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 13 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of DATA_SRAM_blk_mem_gen_v8_4_4 : entity is 14;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of DATA_SRAM_blk_mem_gen_v8_4_4 : entity is 14;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of DATA_SRAM_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of DATA_SRAM_blk_mem_gen_v8_4_4 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of DATA_SRAM_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of DATA_SRAM_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of DATA_SRAM_blk_mem_gen_v8_4_4 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of DATA_SRAM_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of DATA_SRAM_blk_mem_gen_v8_4_4 : entity is "4";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of DATA_SRAM_blk_mem_gen_v8_4_4 : entity is "9";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of DATA_SRAM_blk_mem_gen_v8_4_4 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of DATA_SRAM_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of DATA_SRAM_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of DATA_SRAM_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of DATA_SRAM_blk_mem_gen_v8_4_4 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of DATA_SRAM_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of DATA_SRAM_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of DATA_SRAM_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of DATA_SRAM_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of DATA_SRAM_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of DATA_SRAM_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of DATA_SRAM_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of DATA_SRAM_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of DATA_SRAM_blk_mem_gen_v8_4_4 : entity is "Estimated Power for IP     :     10.181603 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of DATA_SRAM_blk_mem_gen_v8_4_4 : entity is "zynq";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of DATA_SRAM_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of DATA_SRAM_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of DATA_SRAM_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of DATA_SRAM_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of DATA_SRAM_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of DATA_SRAM_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of DATA_SRAM_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of DATA_SRAM_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of DATA_SRAM_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of DATA_SRAM_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of DATA_SRAM_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of DATA_SRAM_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of DATA_SRAM_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of DATA_SRAM_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of DATA_SRAM_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of DATA_SRAM_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of DATA_SRAM_blk_mem_gen_v8_4_4 : entity is "DATA_SRAM.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of DATA_SRAM_blk_mem_gen_v8_4_4 : entity is "DATA_SRAM.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of DATA_SRAM_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of DATA_SRAM_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of DATA_SRAM_blk_mem_gen_v8_4_4 : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of DATA_SRAM_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of DATA_SRAM_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of DATA_SRAM_blk_mem_gen_v8_4_4 : entity is 12268;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of DATA_SRAM_blk_mem_gen_v8_4_4 : entity is 12268;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of DATA_SRAM_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of DATA_SRAM_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of DATA_SRAM_blk_mem_gen_v8_4_4 : entity is 32;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of DATA_SRAM_blk_mem_gen_v8_4_4 : entity is 32;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of DATA_SRAM_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of DATA_SRAM_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of DATA_SRAM_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of DATA_SRAM_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of DATA_SRAM_blk_mem_gen_v8_4_4 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of DATA_SRAM_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of DATA_SRAM_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of DATA_SRAM_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of DATA_SRAM_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of DATA_SRAM_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of DATA_SRAM_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of DATA_SRAM_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of DATA_SRAM_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of DATA_SRAM_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of DATA_SRAM_blk_mem_gen_v8_4_4 : entity is 12268;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of DATA_SRAM_blk_mem_gen_v8_4_4 : entity is 12268;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of DATA_SRAM_blk_mem_gen_v8_4_4 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of DATA_SRAM_blk_mem_gen_v8_4_4 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of DATA_SRAM_blk_mem_gen_v8_4_4 : entity is 32;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of DATA_SRAM_blk_mem_gen_v8_4_4 : entity is 32;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of DATA_SRAM_blk_mem_gen_v8_4_4 : entity is "zynq";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of DATA_SRAM_blk_mem_gen_v8_4_4 : entity is "yes";
end DATA_SRAM_blk_mem_gen_v8_4_4;

architecture STRUCTURE of DATA_SRAM_blk_mem_gen_v8_4_4 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(31) <= \<const0>\;
  doutb(30) <= \<const0>\;
  doutb(29) <= \<const0>\;
  doutb(28) <= \<const0>\;
  doutb(27) <= \<const0>\;
  doutb(26) <= \<const0>\;
  doutb(25) <= \<const0>\;
  doutb(24) <= \<const0>\;
  doutb(23) <= \<const0>\;
  doutb(22) <= \<const0>\;
  doutb(21) <= \<const0>\;
  doutb(20) <= \<const0>\;
  doutb(19) <= \<const0>\;
  doutb(18) <= \<const0>\;
  doutb(17) <= \<const0>\;
  doutb(16) <= \<const0>\;
  doutb(15) <= \<const0>\;
  doutb(14) <= \<const0>\;
  doutb(13) <= \<const0>\;
  doutb(12) <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(13) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(13) <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.DATA_SRAM_blk_mem_gen_v8_4_4_synth
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(31 downto 0) => douta(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DATA_SRAM is
  port (
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of DATA_SRAM : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of DATA_SRAM : entity is "DATA_SRAM,blk_mem_gen_v8_4_4,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of DATA_SRAM : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of DATA_SRAM : entity is "blk_mem_gen_v8_4_4,Vivado 2019.2";
end DATA_SRAM;

architecture STRUCTURE of DATA_SRAM is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 14;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 14;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "4";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "9";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     10.181603 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "DATA_SRAM.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "DATA_SRAM.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 12268;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 12268;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 32;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 32;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 12268;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 12268;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 32;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 32;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.DATA_SRAM_blk_mem_gen_v8_4_4
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13 downto 0) => B"00000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(31 downto 0) => B"00000000000000000000000000000000",
      dinb(31 downto 0) => B"00000000000000000000000000000000",
      douta(31 downto 0) => douta(31 downto 0),
      doutb(31 downto 0) => NLW_U0_doutb_UNCONNECTED(31 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(13 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(13 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(13 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(13 downto 0),
      s_axi_rdata(31 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(31 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
