
*** Running vivado
    with args -log shifter_tester.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source shifter_tester.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source shifter_tester.tcl -notrace
Command: synth_design -top shifter_tester -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3444 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 281.547 ; gain = 71.398
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'shifter_tester' [D:/git/UTCN_CS_2nd_year/CA/practice_lab/lab02/combinational_shifter/combinational_shifter.srcs/sources_1/new/shifter_tester.vhd:46]
INFO: [Synth 8-3491] module 'combinational_shifter' declared at 'D:/git/UTCN_CS_2nd_year/CA/practice_lab/lab02/combinational_shifter/combinational_shifter.srcs/sources_1/new/combinational_shifter.vhd:36' bound to instance 'shifter' of component 'combinational_shifter' [D:/git/UTCN_CS_2nd_year/CA/practice_lab/lab02/combinational_shifter/combinational_shifter.srcs/sources_1/new/shifter_tester.vhd:57]
INFO: [Synth 8-638] synthesizing module 'combinational_shifter' [D:/git/UTCN_CS_2nd_year/CA/practice_lab/lab02/combinational_shifter/combinational_shifter.srcs/sources_1/new/combinational_shifter.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'combinational_shifter' (1#1) [D:/git/UTCN_CS_2nd_year/CA/practice_lab/lab02/combinational_shifter/combinational_shifter.srcs/sources_1/new/combinational_shifter.vhd:44]
WARNING: [Synth 8-3848] Net an in module/entity shifter_tester does not have driver. [D:/git/UTCN_CS_2nd_year/CA/practice_lab/lab02/combinational_shifter/combinational_shifter.srcs/sources_1/new/shifter_tester.vhd:40]
WARNING: [Synth 8-3848] Net cat in module/entity shifter_tester does not have driver. [D:/git/UTCN_CS_2nd_year/CA/practice_lab/lab02/combinational_shifter/combinational_shifter.srcs/sources_1/new/shifter_tester.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'shifter_tester' (2#1) [D:/git/UTCN_CS_2nd_year/CA/practice_lab/lab02/combinational_shifter/combinational_shifter.srcs/sources_1/new/shifter_tester.vhd:46]
WARNING: [Synth 8-3331] design shifter_tester has unconnected port led[15]
WARNING: [Synth 8-3331] design shifter_tester has unconnected port led[14]
WARNING: [Synth 8-3331] design shifter_tester has unconnected port led[13]
WARNING: [Synth 8-3331] design shifter_tester has unconnected port led[12]
WARNING: [Synth 8-3331] design shifter_tester has unconnected port led[11]
WARNING: [Synth 8-3331] design shifter_tester has unconnected port led[10]
WARNING: [Synth 8-3331] design shifter_tester has unconnected port led[9]
WARNING: [Synth 8-3331] design shifter_tester has unconnected port led[8]
WARNING: [Synth 8-3331] design shifter_tester has unconnected port led[7]
WARNING: [Synth 8-3331] design shifter_tester has unconnected port led[6]
WARNING: [Synth 8-3331] design shifter_tester has unconnected port led[5]
WARNING: [Synth 8-3331] design shifter_tester has unconnected port an[3]
WARNING: [Synth 8-3331] design shifter_tester has unconnected port an[2]
WARNING: [Synth 8-3331] design shifter_tester has unconnected port an[1]
WARNING: [Synth 8-3331] design shifter_tester has unconnected port an[0]
WARNING: [Synth 8-3331] design shifter_tester has unconnected port cat[6]
WARNING: [Synth 8-3331] design shifter_tester has unconnected port cat[5]
WARNING: [Synth 8-3331] design shifter_tester has unconnected port cat[4]
WARNING: [Synth 8-3331] design shifter_tester has unconnected port cat[3]
WARNING: [Synth 8-3331] design shifter_tester has unconnected port cat[2]
WARNING: [Synth 8-3331] design shifter_tester has unconnected port cat[1]
WARNING: [Synth 8-3331] design shifter_tester has unconnected port cat[0]
WARNING: [Synth 8-3331] design shifter_tester has unconnected port sw[15]
WARNING: [Synth 8-3331] design shifter_tester has unconnected port sw[14]
WARNING: [Synth 8-3331] design shifter_tester has unconnected port sw[13]
WARNING: [Synth 8-3331] design shifter_tester has unconnected port sw[12]
WARNING: [Synth 8-3331] design shifter_tester has unconnected port sw[11]
WARNING: [Synth 8-3331] design shifter_tester has unconnected port sw[10]
WARNING: [Synth 8-3331] design shifter_tester has unconnected port sw[9]
WARNING: [Synth 8-3331] design shifter_tester has unconnected port sw[8]
WARNING: [Synth 8-3331] design shifter_tester has unconnected port btn[4]
WARNING: [Synth 8-3331] design shifter_tester has unconnected port btn[3]
WARNING: [Synth 8-3331] design shifter_tester has unconnected port btn[2]
WARNING: [Synth 8-3331] design shifter_tester has unconnected port btn[1]
WARNING: [Synth 8-3331] design shifter_tester has unconnected port btn[0]
WARNING: [Synth 8-3331] design shifter_tester has unconnected port clk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 318.973 ; gain = 108.824
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 318.973 ; gain = 108.824
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/git/UTCN_CS_2nd_year/CA/practice_lab/lab02/combinational_shifter/combinational_shifter.srcs/constrs_1/imports/new/basys3.xdc]
Finished Parsing XDC File [D:/git/UTCN_CS_2nd_year/CA/practice_lab/lab02/combinational_shifter/combinational_shifter.srcs/constrs_1/imports/new/basys3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/git/UTCN_CS_2nd_year/CA/practice_lab/lab02/combinational_shifter/combinational_shifter.srcs/constrs_1/imports/new/basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/shifter_tester_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/shifter_tester_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 545.832 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 545.832 ; gain = 335.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 545.832 ; gain = 335.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 545.832 ; gain = 335.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 545.832 ; gain = 335.684
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module combinational_shifter 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design shifter_tester has unconnected port led[15]
WARNING: [Synth 8-3331] design shifter_tester has unconnected port led[14]
WARNING: [Synth 8-3331] design shifter_tester has unconnected port led[13]
WARNING: [Synth 8-3331] design shifter_tester has unconnected port led[12]
WARNING: [Synth 8-3331] design shifter_tester has unconnected port led[11]
WARNING: [Synth 8-3331] design shifter_tester has unconnected port led[10]
WARNING: [Synth 8-3331] design shifter_tester has unconnected port led[9]
WARNING: [Synth 8-3331] design shifter_tester has unconnected port led[8]
WARNING: [Synth 8-3331] design shifter_tester has unconnected port led[7]
WARNING: [Synth 8-3331] design shifter_tester has unconnected port led[6]
WARNING: [Synth 8-3331] design shifter_tester has unconnected port led[5]
WARNING: [Synth 8-3331] design shifter_tester has unconnected port an[3]
WARNING: [Synth 8-3331] design shifter_tester has unconnected port an[2]
WARNING: [Synth 8-3331] design shifter_tester has unconnected port an[1]
WARNING: [Synth 8-3331] design shifter_tester has unconnected port an[0]
WARNING: [Synth 8-3331] design shifter_tester has unconnected port cat[6]
WARNING: [Synth 8-3331] design shifter_tester has unconnected port cat[5]
WARNING: [Synth 8-3331] design shifter_tester has unconnected port cat[4]
WARNING: [Synth 8-3331] design shifter_tester has unconnected port cat[3]
WARNING: [Synth 8-3331] design shifter_tester has unconnected port cat[2]
WARNING: [Synth 8-3331] design shifter_tester has unconnected port cat[1]
WARNING: [Synth 8-3331] design shifter_tester has unconnected port cat[0]
WARNING: [Synth 8-3331] design shifter_tester has unconnected port sw[15]
WARNING: [Synth 8-3331] design shifter_tester has unconnected port sw[14]
WARNING: [Synth 8-3331] design shifter_tester has unconnected port sw[13]
WARNING: [Synth 8-3331] design shifter_tester has unconnected port sw[12]
WARNING: [Synth 8-3331] design shifter_tester has unconnected port sw[11]
WARNING: [Synth 8-3331] design shifter_tester has unconnected port sw[10]
WARNING: [Synth 8-3331] design shifter_tester has unconnected port sw[9]
WARNING: [Synth 8-3331] design shifter_tester has unconnected port sw[8]
WARNING: [Synth 8-3331] design shifter_tester has unconnected port btn[4]
WARNING: [Synth 8-3331] design shifter_tester has unconnected port btn[3]
WARNING: [Synth 8-3331] design shifter_tester has unconnected port btn[2]
WARNING: [Synth 8-3331] design shifter_tester has unconnected port btn[1]
WARNING: [Synth 8-3331] design shifter_tester has unconnected port btn[0]
WARNING: [Synth 8-3331] design shifter_tester has unconnected port clk
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 545.832 ; gain = 335.684
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 568.488 ; gain = 358.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 568.488 ; gain = 358.340
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 578.160 ; gain = 368.012
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 578.160 ; gain = 368.012
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 578.160 ; gain = 368.012
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 578.160 ; gain = 368.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 578.160 ; gain = 368.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 578.160 ; gain = 368.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 578.160 ; gain = 368.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT3  |     2|
|2     |LUT5  |     2|
|3     |LUT6  |     6|
|4     |MUXF7 |     1|
|5     |IBUF  |     8|
|6     |OBUF  |     5|
|7     |OBUFT |    22|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    46|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 578.160 ; gain = 368.012
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 36 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 578.160 ; gain = 141.152
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 578.160 ; gain = 368.012
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 74 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 590.992 ; gain = 380.844
INFO: [Common 17-1381] The checkpoint 'D:/git/UTCN_CS_2nd_year/CA/practice_lab/lab02/combinational_shifter/combinational_shifter.runs/synth_1/shifter_tester.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 590.992 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Mar 10 18:22:31 2017...
