{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1640711382749 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1640711382749 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 29 01:09:42 2021 " "Processing started: Wed Dec 29 01:09:42 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1640711382749 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640711382749 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off zjh_f4b -c zjh_f4b " "Command: quartus_map --read_settings_files=on --write_settings_files=off zjh_f4b -c zjh_f4b" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640711382749 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1640711383557 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1640711383557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zjh_f4b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file zjh_f4b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 zjh_f4b " "Found entity 1: zjh_f4b" {  } { { "zjh_f4b.bdf" "" { Schematic "C:/Users/Mono/Desktop/zjh_f4b/zjh_f4b.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640711392745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640711392745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-behave " "Found design unit 1: PC-behave" {  } { { "PC.vhd" "" { Text "C:/Users/Mono/Desktop/zjh_f4b/PC.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640711393253 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "C:/Users/Mono/Desktop/zjh_f4b/PC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640711393253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640711393253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mbr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mbr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MBR-behave " "Found design unit 1: MBR-behave" {  } { { "MBR.vhd" "" { Text "C:/Users/Mono/Desktop/zjh_f4b/MBR.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640711393259 ""} { "Info" "ISGN_ENTITY_NAME" "1 MBR " "Found entity 1: MBR" {  } { { "MBR.vhd" "" { Text "C:/Users/Mono/Desktop/zjh_f4b/MBR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640711393259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640711393259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mar.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAR-behave " "Found design unit 1: MAR-behave" {  } { { "MAR.vhd" "" { Text "C:/Users/Mono/Desktop/zjh_f4b/MAR.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640711393263 ""} { "Info" "ISGN_ENTITY_NAME" "1 MAR " "Found entity 1: MAR" {  } { { "MAR.vhd" "" { Text "C:/Users/Mono/Desktop/zjh_f4b/MAR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640711393263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640711393263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR-behave " "Found design unit 1: IR-behave" {  } { { "IR.vhd" "" { Text "C:/Users/Mono/Desktop/zjh_f4b/IR.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640711393268 ""} { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR.vhd" "" { Text "C:/Users/Mono/Desktop/zjh_f4b/IR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640711393268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640711393268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTROLR-behave " "Found design unit 1: CONTROLR-behave" {  } { { "CONTROLR.vhd" "" { Text "C:/Users/Mono/Desktop/zjh_f4b/CONTROLR.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640711393272 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTROLR " "Found entity 1: CONTROLR" {  } { { "CONTROLR.vhd" "" { Text "C:/Users/Mono/Desktop/zjh_f4b/CONTROLR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640711393272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640711393272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "car.vhd 2 1 " "Found 2 design units, including 1 entities, in source file car.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CAR-behave " "Found design unit 1: CAR-behave" {  } { { "CAR.vhd" "" { Text "C:/Users/Mono/Desktop/zjh_f4b/CAR.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640711393276 ""} { "Info" "ISGN_ENTITY_NAME" "1 CAR " "Found entity 1: CAR" {  } { { "CAR.vhd" "" { Text "C:/Users/Mono/Desktop/zjh_f4b/CAR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640711393276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640711393276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "br.vhd 2 1 " "Found 2 design units, including 1 entities, in source file br.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BR-behave " "Found design unit 1: BR-behave" {  } { { "BR.vhd" "" { Text "C:/Users/Mono/Desktop/zjh_f4b/BR.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640711393281 ""} { "Info" "ISGN_ENTITY_NAME" "1 BR " "Found entity 1: BR" {  } { { "BR.vhd" "" { Text "C:/Users/Mono/Desktop/zjh_f4b/BR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640711393281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640711393281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behave " "Found design unit 1: ALU-behave" {  } { { "ALU.vhd" "" { Text "C:/Users/Mono/Desktop/zjh_f4b/ALU.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640711393286 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/Mono/Desktop/zjh_f4b/ALU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640711393286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640711393286 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "zjh_f4b " "Elaborating entity \"zjh_f4b\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1640711393667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst\"" {  } { { "zjh_f4b.bdf" "inst" { Schematic "C:/Users/Mono/Desktop/zjh_f4b/zjh_f4b.bdf" { { 528 1016 1232 672 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640711393670 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ACC ALU.vhd(40) " "VHDL Process Statement warning at ALU.vhd(40): signal \"ACC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/Mono/Desktop/zjh_f4b/ALU.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640711393673 "|zjh_f4b|ALU:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROLR CONTROLR:inst8 " "Elaborating entity \"CONTROLR\" for hierarchy \"CONTROLR:inst8\"" {  } { { "zjh_f4b.bdf" "inst8" { Schematic "C:/Users/Mono/Desktop/zjh_f4b/zjh_f4b.bdf" { { -168 1032 1248 136 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640711393674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ROM LPM_ROM:inst10 " "Elaborating entity \"LPM_ROM\" for hierarchy \"LPM_ROM:inst10\"" {  } { { "zjh_f4b.bdf" "inst10" { Schematic "C:/Users/Mono/Desktop/zjh_f4b/zjh_f4b.bdf" { { -448 864 976 -352 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640711393728 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_ROM:inst10 " "Elaborated megafunction instantiation \"LPM_ROM:inst10\"" {  } { { "zjh_f4b.bdf" "" { Schematic "C:/Users/Mono/Desktop/zjh_f4b/zjh_f4b.bdf" { { -448 864 976 -352 "inst10" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640711393730 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_ROM:inst10 " "Instantiated megafunction \"LPM_ROM:inst10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640711393730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE ./rom.mif " "Parameter \"LPM_FILE\" = \"./rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640711393730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 256 " "Parameter \"LPM_NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640711393730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640711393730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640711393730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640711393730 ""}  } { { "zjh_f4b.bdf" "" { Schematic "C:/Users/Mono/Desktop/zjh_f4b/zjh_f4b.bdf" { { -448 864 976 -352 "inst10" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1640711393730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom LPM_ROM:inst10\|altrom:srom " "Elaborating entity \"altrom\" for hierarchy \"LPM_ROM:inst10\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640711393814 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_ROM:inst10\|altrom:srom LPM_ROM:inst10 " "Elaborated megafunction instantiation \"LPM_ROM:inst10\|altrom:srom\", which is child of megafunction instantiation \"LPM_ROM:inst10\"" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "zjh_f4b.bdf" "" { Schematic "C:/Users/Mono/Desktop/zjh_f4b/zjh_f4b.bdf" { { -448 864 976 -352 "inst10" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640711393818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LPM_ROM:inst10\|altrom:srom\|altsyncram:rom_block " "Elaborating entity \"altsyncram\" for hierarchy \"LPM_ROM:inst10\|altrom:srom\|altsyncram:rom_block\"" {  } { { "altrom.tdf" "rom_block" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640711393916 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_ROM:inst10\|altrom:srom\|altsyncram:rom_block LPM_ROM:inst10 " "Elaborated megafunction instantiation \"LPM_ROM:inst10\|altrom:srom\|altsyncram:rom_block\", which is child of megafunction instantiation \"LPM_ROM:inst10\"" {  } { { "altrom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "zjh_f4b.bdf" "" { Schematic "C:/Users/Mono/Desktop/zjh_f4b/zjh_f4b.bdf" { { -448 864 976 -352 "inst10" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640711393938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1301.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1301.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1301 " "Found entity 1: altsyncram_1301" {  } { { "db/altsyncram_1301.tdf" "" { Text "C:/Users/Mono/Desktop/zjh_f4b/db/altsyncram_1301.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640711394020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640711394020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1301 LPM_ROM:inst10\|altrom:srom\|altsyncram:rom_block\|altsyncram_1301:auto_generated " "Elaborating entity \"altsyncram_1301\" for hierarchy \"LPM_ROM:inst10\|altrom:srom\|altsyncram:rom_block\|altsyncram_1301:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640711394020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CAR CAR:inst5 " "Elaborating entity \"CAR\" for hierarchy \"CAR:inst5\"" {  } { { "zjh_f4b.bdf" "inst5" { Schematic "C:/Users/Mono/Desktop/zjh_f4b/zjh_f4b.bdf" { { -184 616 824 -40 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640711394029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:inst3 " "Elaborating entity \"IR\" for hierarchy \"IR:inst3\"" {  } { { "zjh_f4b.bdf" "inst3" { Schematic "C:/Users/Mono/Desktop/zjh_f4b/zjh_f4b.bdf" { { 360 696 888 440 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640711394031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MBR MBR:inst2 " "Elaborating entity \"MBR\" for hierarchy \"MBR:inst2\"" {  } { { "zjh_f4b.bdf" "inst2" { Schematic "C:/Users/Mono/Desktop/zjh_f4b/zjh_f4b.bdf" { { 544 280 536 720 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640711394034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_DQ LPM_RAM_DQ:inst7 " "Elaborating entity \"LPM_RAM_DQ\" for hierarchy \"LPM_RAM_DQ:inst7\"" {  } { { "zjh_f4b.bdf" "inst7" { Schematic "C:/Users/Mono/Desktop/zjh_f4b/zjh_f4b.bdf" { { 304 -368 -248 416 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640711394093 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_RAM_DQ:inst7 " "Elaborated megafunction instantiation \"LPM_RAM_DQ:inst7\"" {  } { { "zjh_f4b.bdf" "" { Schematic "C:/Users/Mono/Desktop/zjh_f4b/zjh_f4b.bdf" { { 304 -368 -248 416 "inst7" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640711394095 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_RAM_DQ:inst7 " "Instantiated megafunction \"LPM_RAM_DQ:inst7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640711394095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE ./add100.mif " "Parameter \"LPM_FILE\" = \"./add100.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640711394095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640711394095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 256 " "Parameter \"LPM_NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640711394095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640711394095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640711394095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640711394095 ""}  } { { "zjh_f4b.bdf" "" { Schematic "C:/Users/Mono/Desktop/zjh_f4b/zjh_f4b.bdf" { { 304 -368 -248 416 "inst7" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1640711394095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram LPM_RAM_DQ:inst7\|altram:sram " "Elaborating entity \"altram\" for hierarchy \"LPM_RAM_DQ:inst7\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640711394152 ""}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone 10 LP device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone 10 LP devices " "Assertion warning: altram does not support Cyclone 10 LP device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone 10 LP devices" {  } { { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 212 2 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "zjh_f4b.bdf" "" { Schematic "C:/Users/Mono/Desktop/zjh_f4b/zjh_f4b.bdf" { { 304 -368 -248 416 "inst7" "" } } } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640711394156 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_DQ:inst7\|altram:sram LPM_RAM_DQ:inst7 " "Elaborated megafunction instantiation \"LPM_RAM_DQ:inst7\|altram:sram\", which is child of megafunction instantiation \"LPM_RAM_DQ:inst7\"" {  } { { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "zjh_f4b.bdf" "" { Schematic "C:/Users/Mono/Desktop/zjh_f4b/zjh_f4b.bdf" { { 304 -368 -248 416 "inst7" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640711394159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LPM_RAM_DQ:inst7\|altram:sram\|altsyncram:ram_block " "Elaborating entity \"altsyncram\" for hierarchy \"LPM_RAM_DQ:inst7\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640711394179 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_DQ:inst7\|altram:sram\|altsyncram:ram_block LPM_RAM_DQ:inst7 " "Elaborated megafunction instantiation \"LPM_RAM_DQ:inst7\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"LPM_RAM_DQ:inst7\"" {  } { { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "zjh_f4b.bdf" "" { Schematic "C:/Users/Mono/Desktop/zjh_f4b/zjh_f4b.bdf" { { 304 -368 -248 416 "inst7" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640711394195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7p91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7p91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7p91 " "Found entity 1: altsyncram_7p91" {  } { { "db/altsyncram_7p91.tdf" "" { Text "C:/Users/Mono/Desktop/zjh_f4b/db/altsyncram_7p91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640711394267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640711394267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7p91 LPM_RAM_DQ:inst7\|altram:sram\|altsyncram:ram_block\|altsyncram_7p91:auto_generated " "Elaborating entity \"altsyncram_7p91\" for hierarchy \"LPM_RAM_DQ:inst7\|altram:sram\|altsyncram:ram_block\|altsyncram_7p91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640711394267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAR MAR:inst4 " "Elaborating entity \"MAR\" for hierarchy \"MAR:inst4\"" {  } { { "zjh_f4b.bdf" "inst4" { Schematic "C:/Users/Mono/Desktop/zjh_f4b/zjh_f4b.bdf" { { 88 280 512 232 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640711394303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:inst9 " "Elaborating entity \"PC\" for hierarchy \"PC:inst9\"" {  } { { "zjh_f4b.bdf" "inst9" { Schematic "C:/Users/Mono/Desktop/zjh_f4b/zjh_f4b.bdf" { { 80 696 912 256 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640711394306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BR BR:inst1 " "Elaborating entity \"BR\" for hierarchy \"BR:inst1\"" {  } { { "zjh_f4b.bdf" "inst1" { Schematic "C:/Users/Mono/Desktop/zjh_f4b/zjh_f4b.bdf" { { 592 688 904 672 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640711394308 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "ALU:inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ALU:inst\|Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "c:/intelfpga_lite/20.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640711394902 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1640711394902 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ALU:inst\|lpm_mult:Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640711395082 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst\|lpm_mult:Mult0 " "Instantiated megafunction \"ALU:inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640711395082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640711395082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640711395082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640711395082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640711395082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640711395082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640711395082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640711395082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640711395082 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1640711395082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_0dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_0dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_0dt " "Found entity 1: mult_0dt" {  } { { "db/mult_0dt.tdf" "" { Text "C:/Users/Mono/Desktop/zjh_f4b/db/mult_0dt.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640711395144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640711395144 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst10\|otri\[31\] CONTROL\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst10\|otri\[31\]\" to the node \"CONTROL\[31\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1640711395386 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst10\|otri\[30\] CONTROL\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst10\|otri\[30\]\" to the node \"CONTROL\[30\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1640711395386 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst10\|otri\[29\] CONTROL\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst10\|otri\[29\]\" to the node \"CONTROL\[29\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1640711395386 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst10\|otri\[28\] CONTROL\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst10\|otri\[28\]\" to the node \"CONTROL\[28\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1640711395386 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst10\|otri\[27\] CONTROL\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst10\|otri\[27\]\" to the node \"CONTROL\[27\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1640711395386 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst10\|otri\[26\] CONTROL\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst10\|otri\[26\]\" to the node \"CONTROL\[26\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1640711395386 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst10\|otri\[25\] CONTROL\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst10\|otri\[25\]\" to the node \"CONTROL\[25\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1640711395386 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst10\|otri\[24\] CONTROL\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst10\|otri\[24\]\" to the node \"CONTROL\[24\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1640711395386 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst10\|otri\[23\] CONTROL\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst10\|otri\[23\]\" to the node \"CONTROL\[23\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1640711395386 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst10\|otri\[22\] CONTROL\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst10\|otri\[22\]\" to the node \"CONTROL\[22\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1640711395386 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst10\|otri\[21\] CONTROL\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst10\|otri\[21\]\" to the node \"CONTROL\[21\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1640711395386 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst10\|otri\[20\] CONTROL\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst10\|otri\[20\]\" to the node \"CONTROL\[20\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1640711395386 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst10\|otri\[19\] CONTROL\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst10\|otri\[19\]\" to the node \"CONTROL\[19\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1640711395386 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst10\|otri\[18\] CONTROL\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst10\|otri\[18\]\" to the node \"CONTROL\[18\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1640711395386 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst10\|otri\[17\] CONTROL\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst10\|otri\[17\]\" to the node \"CONTROL\[17\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1640711395386 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst10\|otri\[16\] CONTROL\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst10\|otri\[16\]\" to the node \"CONTROL\[16\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1640711395386 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst10\|otri\[15\] CONTROL\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst10\|otri\[15\]\" to the node \"CONTROL\[15\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1640711395386 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst10\|otri\[14\] CONTROL\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst10\|otri\[14\]\" to the node \"CONTROL\[14\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1640711395386 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst10\|otri\[13\] CONTROL\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst10\|otri\[13\]\" to the node \"CONTROL\[13\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1640711395386 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst10\|otri\[12\] CONTROL\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst10\|otri\[12\]\" to the node \"CONTROL\[12\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1640711395386 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst10\|otri\[11\] CONTROL\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst10\|otri\[11\]\" to the node \"CONTROL\[11\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1640711395386 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst10\|otri\[10\] CONTROL\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst10\|otri\[10\]\" to the node \"CONTROL\[10\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1640711395386 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst10\|otri\[9\] CONTROL\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst10\|otri\[9\]\" to the node \"CONTROL\[9\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1640711395386 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst10\|otri\[8\] CONTROL\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst10\|otri\[8\]\" to the node \"CONTROL\[8\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1640711395386 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst10\|otri\[7\] CONTROL\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst10\|otri\[7\]\" to the node \"CONTROL\[7\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1640711395386 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst10\|otri\[6\] CONTROL\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst10\|otri\[6\]\" to the node \"CONTROL\[6\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1640711395386 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst10\|otri\[5\] CONTROL\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst10\|otri\[5\]\" to the node \"CONTROL\[5\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1640711395386 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst10\|otri\[4\] CONTROL\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst10\|otri\[4\]\" to the node \"CONTROL\[4\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1640711395386 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst10\|otri\[3\] CONTROL\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst10\|otri\[3\]\" to the node \"CONTROL\[3\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1640711395386 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst10\|otri\[2\] CONTROL\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst10\|otri\[2\]\" to the node \"CONTROL\[2\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1640711395386 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst10\|otri\[1\] CONTROL\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst10\|otri\[1\]\" to the node \"CONTROL\[1\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1640711395386 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst10\|otri\[0\] CONTROL\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst10\|otri\[0\]\" to the node \"CONTROL\[0\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1640711395386 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst10\|otri\[21\] MBR:inst2\|MBR_OP\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst10\|otri\[21\]\" to the node \"MBR:inst2\|MBR_OP\[5\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1640711395386 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst10\|otri\[19\] MAR:inst4\|MARout\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst10\|otri\[19\]\" to the node \"MAR:inst4\|MARout\[7\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1640711395386 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst10\|otri\[16\] MBR:inst2\|MBR_BR\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst10\|otri\[16\]\" to the node \"MBR:inst2\|MBR_BR\[15\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1640711395386 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst10\|otri\[7\] CAR:inst5\|CARout\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst10\|otri\[7\]\" to the node \"CAR:inst5\|CARout\[7\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1640711395386 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst10\|otri\[6\] CAR:inst5\|CARout\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst10\|otri\[6\]\" to the node \"CAR:inst5\|CARout\[6\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1640711395386 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst10\|otri\[5\] CAR:inst5\|CARout\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst10\|otri\[5\]\" to the node \"CAR:inst5\|CARout\[5\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1640711395386 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst10\|otri\[4\] CAR:inst5\|CARout\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst10\|otri\[4\]\" to the node \"CAR:inst5\|CARout\[4\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1640711395386 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst10\|otri\[3\] CAR:inst5\|CARout\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst10\|otri\[3\]\" to the node \"CAR:inst5\|CARout\[3\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1640711395386 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst10\|otri\[2\] CAR:inst5\|CARout\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst10\|otri\[2\]\" to the node \"CAR:inst5\|CARout\[2\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1640711395386 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst10\|otri\[1\] CAR:inst5\|CARout\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst10\|otri\[1\]\" to the node \"CAR:inst5\|CARout\[1\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1640711395386 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst10\|otri\[0\] CAR:inst5\|CARout\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst10\|otri\[0\]\" to the node \"CAR:inst5\|CARout\[0\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1640711395386 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Analysis & Synthesis" 0 -1 1640711395386 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst10\|otri\[26\] CAR:inst5\|Equal0 " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst10\|otri\[26\]\" to the node \"CAR:inst5\|Equal0\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1640711395387 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst10\|otri\[25\] CAR:inst5\|Equal0 " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst10\|otri\[25\]\" to the node \"CAR:inst5\|Equal0\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1640711395387 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst10\|otri\[24\] CAR:inst5\|Equal0 " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst10\|otri\[24\]\" to the node \"CAR:inst5\|Equal0\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1640711395387 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst10\|otri\[23\] CAR:inst5\|Equal0 " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst10\|otri\[23\]\" to the node \"CAR:inst5\|Equal0\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1640711395387 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst10\|otri\[22\] BR:inst1\|BRout\[0\] " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst10\|otri\[22\]\" to the node \"BR:inst1\|BRout\[0\]\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1640711395387 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst10\|otri\[20\] MBR:inst2\|temp " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst10\|otri\[20\]\" to the node \"MBR:inst2\|temp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1640711395387 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst10\|otri\[18\] MAR:inst4\|MARout " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst10\|otri\[18\]\" to the node \"MAR:inst4\|MARout\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1640711395387 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst10\|otri\[17\] lpm_ram_dq:inst7\|altram:sram\|altsyncram:ram_block\|altsyncram_7p91:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst10\|otri\[17\]\" to the node \"lpm_ram_dq:inst7\|altram:sram\|altsyncram:ram_block\|altsyncram_7p91:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1640711395387 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst10\|otri\[15\] PC:inst9\|Equal0 " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst10\|otri\[15\]\" to the node \"PC:inst9\|Equal0\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1640711395387 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst10\|otri\[14\] PC:inst9\|Equal0 " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst10\|otri\[14\]\" to the node \"PC:inst9\|Equal0\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1640711395387 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst10\|otri\[13\] PC:inst9\|Equal0 " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst10\|otri\[13\]\" to the node \"PC:inst9\|Equal0\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1640711395387 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst10\|otri\[12\] PC:inst9\|Equal0 " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst10\|otri\[12\]\" to the node \"PC:inst9\|Equal0\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1640711395387 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst10\|otri\[11\] ALU:inst\|ACC\[30\] " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst10\|otri\[11\]\" to the node \"ALU:inst\|ACC\[30\]\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1640711395387 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst10\|otri\[10\] PC:inst9\|PCout\[7\] " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst10\|otri\[10\]\" to the node \"PC:inst9\|PCout\[7\]\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1640711395387 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst10\|otri\[9\] PC:inst9\|PCout\[7\] " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst10\|otri\[9\]\" to the node \"PC:inst9\|PCout\[7\]\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1640711395387 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst10\|otri\[8\] PC:inst9\|PCout\[7\] " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst10\|otri\[8\]\" to the node \"PC:inst9\|PCout\[7\]\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1640711395387 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1640711395387 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1640711395551 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1640711396418 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640711396418 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "538 " "Implemented 538 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1640711396555 ""} { "Info" "ICUT_CUT_TM_OPINS" "144 " "Implemented 144 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1640711396555 ""} { "Info" "ICUT_CUT_TM_LCELLS" "341 " "Implemented 341 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1640711396555 ""} { "Info" "ICUT_CUT_TM_RAMS" "48 " "Implemented 48 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1640711396555 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1640711396555 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1640711396555 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 64 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 64 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4858 " "Peak virtual memory: 4858 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1640711396576 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 29 01:09:56 2021 " "Processing ended: Wed Dec 29 01:09:56 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1640711396576 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1640711396576 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1640711396576 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1640711396576 ""}
