{
  "name": "core_arch::x86::avx512fp16::_mm256_maskz_cvttph_epu32",
  "safe": false,
  "callees": {
    "core_arch::x86::avx::_mm256_setzero_si256": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Returns vector of type __m256i with all elements set to zero.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm256_setzero_si256)\n",
      "adt": {
        "core_arch::x86::__m256i": "Constructor"
      }
    },
    "core_arch::x86::avx512fp16::_mm256_mask_cvttph_epu32": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Convert packed half-precision (16-bit) floating-point elements in a to packed 32-bit unsigned integers with truncation, and\n store the results in dst using writemask k (elements are copied from src when the corresponding mask bit is not set).\n\n [Intel's documentation](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_cvttph_epu32)\n",
      "adt": {
        "core_arch::x86::__m256i": "Constructor"
      }
    }
  },
  "adts": {
    "core_arch::x86::__m256i": [
      "Plain"
    ],
    "core_arch::x86::__m128h": [
      "Plain"
    ]
  },
  "path": 10301,
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx512fp16.rs:14918:1: 14920:2",
  "src": "pub fn _mm256_maskz_cvttph_epu32(k: __mmask8, a: __m128h) -> __m256i {\n    _mm256_mask_cvttph_epu32(_mm256_setzero_si256(), k, a)\n}",
  "mir": "fn core_arch::x86::avx512fp16::_mm256_maskz_cvttph_epu32(_1: u8, _2: core_arch::x86::__m128h) -> core_arch::x86::__m256i {\n    let mut _0: core_arch::x86::__m256i;\n    let mut _3: core_arch::x86::__m256i;\n    debug k => _1;\n    debug a => _2;\n    bb0: {\n        StorageLive(_3);\n        _3 = core_arch::x86::avx::_mm256_setzero_si256() -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        _0 = core_arch::x86::avx512fp16::_mm256_mask_cvttph_epu32(move _3, _1, _2) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageDead(_3);\n        return;\n    }\n}\n",
  "doc": " Convert packed half-precision (16-bit) floating-point elements in a to packed 32-bit unsigned integers with truncation, and\n store the results in dst using zeromask k (elements are zeroed out when the corresponding mask bit is not set).\n\n [Intel's documentation](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskz_cvttph_epu32)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}