Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Apr  7 01:05:16 2024
| Host         : LAPTOP-SC6EAKJG running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file hdmi_colorbar_top_control_sets_placed.rpt
| Design       : hdmi_colorbar_top
| Device       : xc7z020
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    30 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              25 |           10 |
| No           | No                    | Yes                    |              46 |           17 |
| No           | Yes                   | No                     |               8 |            2 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              11 |            3 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------+----------------------+---------------------------------------+------------------+----------------+
|       Clock Signal       |     Enable Signal    |            Set/Reset Signal           | Slice Load Count | Bel Load Count |
+--------------------------+----------------------+---------------------------------------+------------------+----------------+
|  clk_wiz_0/inst/clk_out1 |                      | u_rgb2dvi_0/reset_syn/reset_1_i_1_n_0 |                1 |              2 |
|  clk_wiz_0/inst/clk_out1 |                      | u_rgb2dvi_0/encoder_g/din_q_reg[2]_0  |                1 |              4 |
|  clk_wiz_0/inst/clk_out1 | u_video_driver/cnt_v | u_video_driver/SR[0]                  |                3 |             11 |
|  clk_wiz_0/inst/clk_out1 |                      | u_video_driver/SR[0]                  |                6 |             22 |
|  clk_wiz_0/inst/clk_out1 |                      |                                       |               10 |             25 |
|  clk_wiz_0/inst/clk_out1 |                      | u_rgb2dvi_0/reset_syn/AR[0]           |               11 |             26 |
+--------------------------+----------------------+---------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 4      |                     1 |
| 11     |                     1 |
| 16+    |                     3 |
+--------+-----------------------+


