<stg><name>QuantAct</name>


<trans_list>

<trans id="457" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="474" from="2" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="475" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="470" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="471" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="472" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="473" from="6" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:0  call void (...)* @_ssdm_op_SpecInterface(i1* %out_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str375, i32 0, i32 0, [1 x i8]* @p_str376, [1 x i8]* @p_str377, [1 x i8]* @p_str378, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str379, [1 x i8]* @p_str380)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:1  call void (...)* @_ssdm_op_SpecInterface(i16* %out_V_user_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str368, i32 0, i32 0, [1 x i8]* @p_str369, [1 x i8]* @p_str370, [1 x i8]* @p_str371, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str372, [1 x i8]* @p_str373)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:2  call void (...)* @_ssdm_op_SpecInterface(i8* %out_V_dest_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str361, i32 0, i32 0, [1 x i8]* @p_str362, [1 x i8]* @p_str363, [1 x i8]* @p_str364, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str365, [1 x i8]* @p_str366)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:3  call void (...)* @_ssdm_op_SpecInterface(i8* %out_V_id_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str354, i32 0, i32 0, [1 x i8]* @p_str355, [1 x i8]* @p_str356, [1 x i8]* @p_str357, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str358, [1 x i8]* @p_str359)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:4  call void (...)* @_ssdm_op_SpecInterface(i512* %out_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str347, i32 0, i32 0, [1 x i8]* @p_str348, [1 x i8]* @p_str349, [1 x i8]* @p_str350, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str351, [1 x i8]* @p_str352)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:5  call void (...)* @_ssdm_op_SpecInterface(i1* %in_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str340, i32 0, i32 0, [1 x i8]* @p_str341, [1 x i8]* @p_str342, [1 x i8]* @p_str343, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str344, [1 x i8]* @p_str345)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:6  call void (...)* @_ssdm_op_SpecInterface(i16* %in_V_user_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str333, i32 0, i32 0, [1 x i8]* @p_str334, [1 x i8]* @p_str335, [1 x i8]* @p_str336, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str337, [1 x i8]* @p_str338)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:7  call void (...)* @_ssdm_op_SpecInterface(i8* %in_V_dest_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str326, i32 0, i32 0, [1 x i8]* @p_str327, [1 x i8]* @p_str328, [1 x i8]* @p_str329, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str330, [1 x i8]* @p_str331)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:8  call void (...)* @_ssdm_op_SpecInterface(i8* %in_V_id_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str319, i32 0, i32 0, [1 x i8]* @p_str320, [1 x i8]* @p_str321, [1 x i8]* @p_str322, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str323, [1 x i8]* @p_str324)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:9  call void (...)* @_ssdm_op_SpecInterface(i512* %in_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str312, i32 0, i32 0, [1 x i8]* @p_str313, [1 x i8]* @p_str314, [1 x i8]* @p_str315, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str316, [1 x i8]* @p_str317)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="545" op_0_bw="545" op_1_bw="512" op_2_bw="8" op_3_bw="8" op_4_bw="16" op_5_bw="1">
<![CDATA[
arrayctor.loop1.preheader:10  %empty = call { i512, i8, i8, i16, i1 } @_ssdm_op_Read.ap_fifo.volatile.i512P.i8P.i8P.i16P.i1P(i512* %in_V_data_V, i8* %in_V_id_V, i8* %in_V_dest_V, i16* %in_V_user_V, i1* %in_V_last_V)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="512" op_0_bw="545">
<![CDATA[
arrayctor.loop1.preheader:11  %tmp_data_V_5 = extractvalue { i512, i8, i8, i16, i1 } %empty, 0

]]></Node>
<StgValue><ssdm name="tmp_data_V_5"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="512">
<![CDATA[
arrayctor.loop1.preheader:12  %N = trunc i512 %tmp_data_V_5 to i32

]]></Node>
<StgValue><ssdm name="N"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="512" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:13  %out_data_data_V = zext i32 %N to i512

]]></Node>
<StgValue><ssdm name="out_data_data_V"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="8" op_3_bw="8" op_4_bw="16" op_5_bw="1" op_6_bw="512" op_7_bw="8" op_8_bw="8" op_9_bw="16" op_10_bw="1">
<![CDATA[
arrayctor.loop1.preheader:14  call void @_ssdm_op_Write.ap_fifo.volatile.i512P.i8P.i8P.i16P.i1P(i512* %out_V_data_V, i8* %out_V_id_V, i8* %out_V_dest_V, i16* %out_V_user_V, i1* %out_V_last_V, i512 %out_data_data_V, i8 29, i8 30, i16 13, i1 false)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="38" op_0_bw="38" op_1_bw="32" op_2_bw="6">
<![CDATA[
arrayctor.loop1.preheader:15  %p_shl = call i38 @_ssdm_op_BitConcatenate.i38.i32.i6(i32 %N, i6 0)

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="36" op_0_bw="36" op_1_bw="32" op_2_bw="4">
<![CDATA[
arrayctor.loop1.preheader:16  %tmp_1 = call i36 @_ssdm_op_BitConcatenate.i36.i32.i4(i32 %N, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="38" op_0_bw="36">
<![CDATA[
arrayctor.loop1.preheader:17  %p_shl2 = zext i36 %tmp_1 to i38

]]></Node>
<StgValue><ssdm name="p_shl2"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
arrayctor.loop1.preheader:18  %bound = sub i38 %p_shl, %p_shl2

]]></Node>
<StgValue><ssdm name="bound"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop1.preheader:19  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="38" op_0_bw="38" op_1_bw="0">
<![CDATA[
:0  %indvar_flatten = phi i38 [ 0, %arrayctor.loop1.preheader ], [ %indvar_flatten_next, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %i = phi i32 [ 0, %arrayctor.loop1.preheader ], [ %i_mid2, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="512" op_0_bw="512" op_1_bw="0">
<![CDATA[
:2  %p_Val2_1 = phi i512 [ %out_data_data_V, %arrayctor.loop1.preheader ], [ %tmp_data_V_4, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:3  %j = phi i6 [ 0, %arrayctor.loop1.preheader ], [ %j_1, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_s = icmp eq i32 %i, 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
:5  %tmp_user_V = select i1 %tmp_s, i3 -3, i3 -4

]]></Node>
<StgValue><ssdm name="tmp_user_V"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="38" op_1_bw="38">
<![CDATA[
:6  %exitcond_flatten = icmp eq i38 %indvar_flatten, %bound

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
:7  %indvar_flatten_next = add i38 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %exitcond_flatten, label %2, label %.reset

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset:1  %tmp_7 = icmp eq i6 %j, -16

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.reset:2  %j_mid2 = select i1 %tmp_7, i6 0, i6 %j

]]></Node>
<StgValue><ssdm name="j_mid2"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:3  %i_s = add nsw i32 1, %i

]]></Node>
<StgValue><ssdm name="i_s"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:4  %tmp_mid1 = icmp eq i32 %i_s, 0

]]></Node>
<StgValue><ssdm name="tmp_mid1"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.reset:5  %tmp_user_V_6_mid1 = select i1 %tmp_mid1, i3 -3, i3 -4

]]></Node>
<StgValue><ssdm name="tmp_user_V_6_mid1"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.reset:6  %tmp_user_V_1 = select i1 %tmp_7, i3 %tmp_user_V_6_mid1, i3 %tmp_user_V

]]></Node>
<StgValue><ssdm name="tmp_user_V_1"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:9  %i_mid2 = select i1 %tmp_7, i32 %i_s, i32 %i

]]></Node>
<StgValue><ssdm name="i_mid2"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="2" op_0_bw="6">
<![CDATA[
.reset:10  %ii = trunc i6 %j_mid2 to i2

]]></Node>
<StgValue><ssdm name="ii"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.reset:11  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str7)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="6">
<![CDATA[
.reset:31  %tmp_3 = zext i6 %j_mid2 to i64

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="6" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:32  %m_0_addr = getelementptr [48 x i31]* @m_0, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="m_0_addr"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="31" op_0_bw="6">
<![CDATA[
.reset:33  %m_0_load = load i31* %m_0_addr, align 4

]]></Node>
<StgValue><ssdm name="m_0_load"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="6" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:38  %m_1_addr = getelementptr [48 x i31]* @m_1, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="m_1_addr"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="31" op_0_bw="6">
<![CDATA[
.reset:39  %m_1_load = load i31* %m_1_addr, align 4

]]></Node>
<StgValue><ssdm name="m_1_load"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="6" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:44  %m_2_addr = getelementptr [48 x i31]* @m_2, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="m_2_addr"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="31" op_0_bw="6">
<![CDATA[
.reset:45  %m_2_load = load i31* %m_2_addr, align 4

]]></Node>
<StgValue><ssdm name="m_2_load"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="6" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:50  %m_3_addr = getelementptr [48 x i31]* @m_3, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="m_3_addr"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="31" op_0_bw="6">
<![CDATA[
.reset:51  %m_3_load = load i31* %m_3_addr, align 4

]]></Node>
<StgValue><ssdm name="m_3_load"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="6" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:56  %m_4_addr = getelementptr [48 x i31]* @m_4, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="m_4_addr"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="31" op_0_bw="6">
<![CDATA[
.reset:57  %m_4_load = load i31* %m_4_addr, align 4

]]></Node>
<StgValue><ssdm name="m_4_load"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="6" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:62  %m_5_addr = getelementptr [48 x i31]* @m_5, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="m_5_addr"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="31" op_0_bw="6">
<![CDATA[
.reset:63  %m_5_load = load i31* %m_5_addr, align 4

]]></Node>
<StgValue><ssdm name="m_5_load"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="6" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:68  %m_6_addr = getelementptr [48 x i31]* @m_6, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="m_6_addr"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="31" op_0_bw="6">
<![CDATA[
.reset:69  %m_6_load = load i31* %m_6_addr, align 4

]]></Node>
<StgValue><ssdm name="m_6_load"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="6" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:74  %m_7_addr = getelementptr [48 x i31]* @m_7, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="m_7_addr"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="31" op_0_bw="6">
<![CDATA[
.reset:75  %m_7_load = load i31* %m_7_addr, align 4

]]></Node>
<StgValue><ssdm name="m_7_load"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="6" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:80  %m_8_addr = getelementptr [48 x i31]* @m_8, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="m_8_addr"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="31" op_0_bw="6">
<![CDATA[
.reset:81  %m_8_load = load i31* %m_8_addr, align 4

]]></Node>
<StgValue><ssdm name="m_8_load"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="6" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:86  %m_9_addr = getelementptr [48 x i31]* @m_9, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="m_9_addr"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="31" op_0_bw="6">
<![CDATA[
.reset:87  %m_9_load = load i31* %m_9_addr, align 4

]]></Node>
<StgValue><ssdm name="m_9_load"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="6" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:92  %m_10_addr = getelementptr [48 x i31]* @m_10, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="m_10_addr"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="31" op_0_bw="6">
<![CDATA[
.reset:93  %m_10_load = load i31* %m_10_addr, align 4

]]></Node>
<StgValue><ssdm name="m_10_load"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="6" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:98  %m_11_addr = getelementptr [48 x i31]* @m_11, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="m_11_addr"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="31" op_0_bw="6">
<![CDATA[
.reset:99  %m_11_load = load i31* %m_11_addr, align 4

]]></Node>
<StgValue><ssdm name="m_11_load"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="6" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:104  %m_12_addr = getelementptr [48 x i31]* @m_12, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="m_12_addr"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="31" op_0_bw="6">
<![CDATA[
.reset:105  %m_12_load = load i31* %m_12_addr, align 4

]]></Node>
<StgValue><ssdm name="m_12_load"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="6" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:110  %m_13_addr = getelementptr [48 x i31]* @m_13, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="m_13_addr"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="31" op_0_bw="6">
<![CDATA[
.reset:111  %m_13_load = load i31* %m_13_addr, align 4

]]></Node>
<StgValue><ssdm name="m_13_load"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="6" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:116  %m_14_addr = getelementptr [48 x i31]* @m_14, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="m_14_addr"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="31" op_0_bw="6">
<![CDATA[
.reset:117  %m_14_load = load i31* %m_14_addr, align 4

]]></Node>
<StgValue><ssdm name="m_14_load"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="6" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:122  %m_15_addr = getelementptr [48 x i31]* @m_15, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="m_15_addr"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="31" op_0_bw="6">
<![CDATA[
.reset:123  %m_15_load = load i31* %m_15_addr, align 4

]]></Node>
<StgValue><ssdm name="m_15_load"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.reset:377  %tmp_6 = icmp eq i2 %ii, -1

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.reset:378  br i1 %tmp_6, label %1, label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %tmp_8 = call i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %j_mid2, i32 2, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
:1  %jj_0_mask = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %tmp_8, i2 0)

]]></Node>
<StgValue><ssdm name="jj_0_mask"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %out_data_last_V = icmp eq i6 %jj_0_mask, -20

]]></Node>
<StgValue><ssdm name="out_data_last_V"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge:0  %empty_294 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str7, i32 %tmp_2)

]]></Node>
<StgValue><ssdm name="empty_294"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge:1  %j_1 = add i6 %j_mid2, 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:2  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="87" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="545" op_0_bw="545" op_1_bw="512" op_2_bw="8" op_3_bw="8" op_4_bw="16" op_5_bw="1">
<![CDATA[
.reset:13  %empty_295 = call { i512, i8, i8, i16, i1 } @_ssdm_op_Read.ap_fifo.volatile.i512P.i8P.i8P.i16P.i1P(i512* %in_V_data_V, i8* %in_V_id_V, i8* %in_V_dest_V, i16* %in_V_user_V, i1* %in_V_last_V)

]]></Node>
<StgValue><ssdm name="empty_295"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="512" op_0_bw="545">
<![CDATA[
.reset:14  %tmp_data_V = extractvalue { i512, i8, i8, i16, i1 } %empty_295, 0

]]></Node>
<StgValue><ssdm name="tmp_data_V"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="512">
<![CDATA[
.reset:15  %tmp_55 = trunc i512 %tmp_data_V to i32

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset:16  %p_Result_6_1 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_6_1"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset:17  %p_Result_6_2 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V, i32 64, i32 95)

]]></Node>
<StgValue><ssdm name="p_Result_6_2"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset:18  %p_Result_6_3 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V, i32 96, i32 127)

]]></Node>
<StgValue><ssdm name="p_Result_6_3"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset:19  %p_Result_6_4 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V, i32 128, i32 159)

]]></Node>
<StgValue><ssdm name="p_Result_6_4"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset:20  %p_Result_6_5 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V, i32 160, i32 191)

]]></Node>
<StgValue><ssdm name="p_Result_6_5"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset:21  %p_Result_6_6 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V, i32 192, i32 223)

]]></Node>
<StgValue><ssdm name="p_Result_6_6"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset:22  %p_Result_6_7 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V, i32 224, i32 255)

]]></Node>
<StgValue><ssdm name="p_Result_6_7"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset:23  %p_Result_6_8 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V, i32 256, i32 287)

]]></Node>
<StgValue><ssdm name="p_Result_6_8"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset:24  %p_Result_6_9 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V, i32 288, i32 319)

]]></Node>
<StgValue><ssdm name="p_Result_6_9"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset:25  %p_Result_6_s = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V, i32 320, i32 351)

]]></Node>
<StgValue><ssdm name="p_Result_6_s"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset:26  %p_Result_6_10 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V, i32 352, i32 383)

]]></Node>
<StgValue><ssdm name="p_Result_6_10"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset:27  %p_Result_6_11 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V, i32 384, i32 415)

]]></Node>
<StgValue><ssdm name="p_Result_6_11"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset:28  %p_Result_6_12 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V, i32 416, i32 447)

]]></Node>
<StgValue><ssdm name="p_Result_6_12"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset:29  %p_Result_6_13 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V, i32 448, i32 479)

]]></Node>
<StgValue><ssdm name="p_Result_6_13"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset:30  %p_Result_6_14 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V, i32 480, i32 511)

]]></Node>
<StgValue><ssdm name="p_Result_6_14"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="31" op_0_bw="6">
<![CDATA[
.reset:33  %m_0_load = load i31* %m_0_addr, align 4

]]></Node>
<StgValue><ssdm name="m_0_load"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="31" op_0_bw="6">
<![CDATA[
.reset:39  %m_1_load = load i31* %m_1_addr, align 4

]]></Node>
<StgValue><ssdm name="m_1_load"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="31" op_0_bw="6">
<![CDATA[
.reset:45  %m_2_load = load i31* %m_2_addr, align 4

]]></Node>
<StgValue><ssdm name="m_2_load"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="31" op_0_bw="6">
<![CDATA[
.reset:51  %m_3_load = load i31* %m_3_addr, align 4

]]></Node>
<StgValue><ssdm name="m_3_load"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="31" op_0_bw="6">
<![CDATA[
.reset:57  %m_4_load = load i31* %m_4_addr, align 4

]]></Node>
<StgValue><ssdm name="m_4_load"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="31" op_0_bw="6">
<![CDATA[
.reset:63  %m_5_load = load i31* %m_5_addr, align 4

]]></Node>
<StgValue><ssdm name="m_5_load"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="31" op_0_bw="6">
<![CDATA[
.reset:69  %m_6_load = load i31* %m_6_addr, align 4

]]></Node>
<StgValue><ssdm name="m_6_load"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="31" op_0_bw="6">
<![CDATA[
.reset:75  %m_7_load = load i31* %m_7_addr, align 4

]]></Node>
<StgValue><ssdm name="m_7_load"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="31" op_0_bw="6">
<![CDATA[
.reset:81  %m_8_load = load i31* %m_8_addr, align 4

]]></Node>
<StgValue><ssdm name="m_8_load"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="31" op_0_bw="6">
<![CDATA[
.reset:87  %m_9_load = load i31* %m_9_addr, align 4

]]></Node>
<StgValue><ssdm name="m_9_load"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="31" op_0_bw="6">
<![CDATA[
.reset:93  %m_10_load = load i31* %m_10_addr, align 4

]]></Node>
<StgValue><ssdm name="m_10_load"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="31" op_0_bw="6">
<![CDATA[
.reset:99  %m_11_load = load i31* %m_11_addr, align 4

]]></Node>
<StgValue><ssdm name="m_11_load"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="31" op_0_bw="6">
<![CDATA[
.reset:105  %m_12_load = load i31* %m_12_addr, align 4

]]></Node>
<StgValue><ssdm name="m_12_load"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="31" op_0_bw="6">
<![CDATA[
.reset:111  %m_13_load = load i31* %m_13_addr, align 4

]]></Node>
<StgValue><ssdm name="m_13_load"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="31" op_0_bw="6">
<![CDATA[
.reset:117  %m_14_load = load i31* %m_14_addr, align 4

]]></Node>
<StgValue><ssdm name="m_14_load"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="31" op_0_bw="6">
<![CDATA[
.reset:123  %m_15_load = load i31* %m_15_addr, align 4

]]></Node>
<StgValue><ssdm name="m_15_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="63" op_0_bw="31">
<![CDATA[
.reset:34  %lhs_V_cast = zext i31 %m_0_load to i63

]]></Node>
<StgValue><ssdm name="lhs_V_cast"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="63" op_0_bw="32">
<![CDATA[
.reset:35  %rhs_V_cast = sext i32 %tmp_55 to i63

]]></Node>
<StgValue><ssdm name="rhs_V_cast"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
.reset:36  %ret_V_s = mul i63 %rhs_V_cast, %lhs_V_cast

]]></Node>
<StgValue><ssdm name="ret_V_s"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="63" op_0_bw="31">
<![CDATA[
.reset:40  %lhs_V_1_cast = zext i31 %m_1_load to i63

]]></Node>
<StgValue><ssdm name="lhs_V_1_cast"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="63" op_0_bw="32">
<![CDATA[
.reset:41  %rhs_V_1_cast = sext i32 %p_Result_6_1 to i63

]]></Node>
<StgValue><ssdm name="rhs_V_1_cast"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
.reset:42  %ret_V_10_1 = mul i63 %rhs_V_1_cast, %lhs_V_1_cast

]]></Node>
<StgValue><ssdm name="ret_V_10_1"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="63" op_0_bw="31">
<![CDATA[
.reset:46  %lhs_V_2_cast = zext i31 %m_2_load to i63

]]></Node>
<StgValue><ssdm name="lhs_V_2_cast"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="63" op_0_bw="32">
<![CDATA[
.reset:47  %rhs_V_2_cast = sext i32 %p_Result_6_2 to i63

]]></Node>
<StgValue><ssdm name="rhs_V_2_cast"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
.reset:48  %ret_V_10_2 = mul i63 %rhs_V_2_cast, %lhs_V_2_cast

]]></Node>
<StgValue><ssdm name="ret_V_10_2"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="63" op_0_bw="31">
<![CDATA[
.reset:52  %lhs_V_3_cast = zext i31 %m_3_load to i63

]]></Node>
<StgValue><ssdm name="lhs_V_3_cast"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="63" op_0_bw="32">
<![CDATA[
.reset:53  %rhs_V_3_cast = sext i32 %p_Result_6_3 to i63

]]></Node>
<StgValue><ssdm name="rhs_V_3_cast"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
.reset:54  %ret_V_10_3 = mul i63 %rhs_V_3_cast, %lhs_V_3_cast

]]></Node>
<StgValue><ssdm name="ret_V_10_3"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="63" op_0_bw="31">
<![CDATA[
.reset:58  %lhs_V_4_cast = zext i31 %m_4_load to i63

]]></Node>
<StgValue><ssdm name="lhs_V_4_cast"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="63" op_0_bw="32">
<![CDATA[
.reset:59  %rhs_V_4_cast = sext i32 %p_Result_6_4 to i63

]]></Node>
<StgValue><ssdm name="rhs_V_4_cast"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
.reset:60  %ret_V_10_4 = mul i63 %rhs_V_4_cast, %lhs_V_4_cast

]]></Node>
<StgValue><ssdm name="ret_V_10_4"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="63" op_0_bw="31">
<![CDATA[
.reset:64  %lhs_V_5_cast = zext i31 %m_5_load to i63

]]></Node>
<StgValue><ssdm name="lhs_V_5_cast"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="63" op_0_bw="32">
<![CDATA[
.reset:65  %rhs_V_5_cast = sext i32 %p_Result_6_5 to i63

]]></Node>
<StgValue><ssdm name="rhs_V_5_cast"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
.reset:66  %ret_V_10_5 = mul i63 %rhs_V_5_cast, %lhs_V_5_cast

]]></Node>
<StgValue><ssdm name="ret_V_10_5"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="63" op_0_bw="31">
<![CDATA[
.reset:70  %lhs_V_6_cast = zext i31 %m_6_load to i63

]]></Node>
<StgValue><ssdm name="lhs_V_6_cast"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="63" op_0_bw="32">
<![CDATA[
.reset:71  %rhs_V_6_cast = sext i32 %p_Result_6_6 to i63

]]></Node>
<StgValue><ssdm name="rhs_V_6_cast"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
.reset:72  %ret_V_10_6 = mul i63 %rhs_V_6_cast, %lhs_V_6_cast

]]></Node>
<StgValue><ssdm name="ret_V_10_6"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="63" op_0_bw="31">
<![CDATA[
.reset:76  %lhs_V_7_cast = zext i31 %m_7_load to i63

]]></Node>
<StgValue><ssdm name="lhs_V_7_cast"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="63" op_0_bw="32">
<![CDATA[
.reset:77  %rhs_V_7_cast = sext i32 %p_Result_6_7 to i63

]]></Node>
<StgValue><ssdm name="rhs_V_7_cast"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
.reset:78  %ret_V_10_7 = mul i63 %rhs_V_7_cast, %lhs_V_7_cast

]]></Node>
<StgValue><ssdm name="ret_V_10_7"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="63" op_0_bw="31">
<![CDATA[
.reset:82  %lhs_V_8_cast = zext i31 %m_8_load to i63

]]></Node>
<StgValue><ssdm name="lhs_V_8_cast"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="63" op_0_bw="32">
<![CDATA[
.reset:83  %rhs_V_8_cast = sext i32 %p_Result_6_8 to i63

]]></Node>
<StgValue><ssdm name="rhs_V_8_cast"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
.reset:84  %ret_V_10_8 = mul i63 %rhs_V_8_cast, %lhs_V_8_cast

]]></Node>
<StgValue><ssdm name="ret_V_10_8"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="63" op_0_bw="31">
<![CDATA[
.reset:88  %lhs_V_9_cast = zext i31 %m_9_load to i63

]]></Node>
<StgValue><ssdm name="lhs_V_9_cast"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="63" op_0_bw="32">
<![CDATA[
.reset:89  %rhs_V_9_cast = sext i32 %p_Result_6_9 to i63

]]></Node>
<StgValue><ssdm name="rhs_V_9_cast"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
.reset:90  %ret_V_10_9 = mul i63 %rhs_V_9_cast, %lhs_V_9_cast

]]></Node>
<StgValue><ssdm name="ret_V_10_9"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="63" op_0_bw="31">
<![CDATA[
.reset:94  %lhs_V_10_cast = zext i31 %m_10_load to i63

]]></Node>
<StgValue><ssdm name="lhs_V_10_cast"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="63" op_0_bw="32">
<![CDATA[
.reset:95  %rhs_V_cast_296 = sext i32 %p_Result_6_s to i63

]]></Node>
<StgValue><ssdm name="rhs_V_cast_296"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
.reset:96  %ret_V_10_s = mul i63 %rhs_V_cast_296, %lhs_V_10_cast

]]></Node>
<StgValue><ssdm name="ret_V_10_s"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="63" op_0_bw="31">
<![CDATA[
.reset:100  %lhs_V_11_cast = zext i31 %m_11_load to i63

]]></Node>
<StgValue><ssdm name="lhs_V_11_cast"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="63" op_0_bw="32">
<![CDATA[
.reset:101  %rhs_V_10_cast = sext i32 %p_Result_6_10 to i63

]]></Node>
<StgValue><ssdm name="rhs_V_10_cast"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
.reset:102  %ret_V_10_10 = mul i63 %rhs_V_10_cast, %lhs_V_11_cast

]]></Node>
<StgValue><ssdm name="ret_V_10_10"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="63" op_0_bw="31">
<![CDATA[
.reset:106  %lhs_V_12_cast = zext i31 %m_12_load to i63

]]></Node>
<StgValue><ssdm name="lhs_V_12_cast"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="63" op_0_bw="32">
<![CDATA[
.reset:107  %rhs_V_11_cast = sext i32 %p_Result_6_11 to i63

]]></Node>
<StgValue><ssdm name="rhs_V_11_cast"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
.reset:108  %ret_V_10_11 = mul i63 %rhs_V_11_cast, %lhs_V_12_cast

]]></Node>
<StgValue><ssdm name="ret_V_10_11"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="63" op_0_bw="31">
<![CDATA[
.reset:112  %lhs_V_13_cast = zext i31 %m_13_load to i63

]]></Node>
<StgValue><ssdm name="lhs_V_13_cast"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="63" op_0_bw="32">
<![CDATA[
.reset:113  %rhs_V_12_cast = sext i32 %p_Result_6_12 to i63

]]></Node>
<StgValue><ssdm name="rhs_V_12_cast"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
.reset:114  %ret_V_10_12 = mul i63 %rhs_V_12_cast, %lhs_V_13_cast

]]></Node>
<StgValue><ssdm name="ret_V_10_12"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="63" op_0_bw="31">
<![CDATA[
.reset:118  %lhs_V_14_cast = zext i31 %m_14_load to i63

]]></Node>
<StgValue><ssdm name="lhs_V_14_cast"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="63" op_0_bw="32">
<![CDATA[
.reset:119  %rhs_V_13_cast = sext i32 %p_Result_6_13 to i63

]]></Node>
<StgValue><ssdm name="rhs_V_13_cast"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
.reset:120  %ret_V_10_13 = mul i63 %rhs_V_13_cast, %lhs_V_14_cast

]]></Node>
<StgValue><ssdm name="ret_V_10_13"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="63" op_0_bw="31">
<![CDATA[
.reset:124  %lhs_V_15_cast = zext i31 %m_15_load to i63

]]></Node>
<StgValue><ssdm name="lhs_V_15_cast"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="63" op_0_bw="32">
<![CDATA[
.reset:125  %rhs_V_14_cast = sext i32 %p_Result_6_14 to i63

]]></Node>
<StgValue><ssdm name="rhs_V_14_cast"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
.reset:126  %ret_V_10_14 = mul i63 %rhs_V_14_cast, %lhs_V_15_cast

]]></Node>
<StgValue><ssdm name="ret_V_10_14"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="6" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:128  %e_0_addr = getelementptr [48 x i5]* @e_0, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="e_0_addr"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="5" op_0_bw="6">
<![CDATA[
.reset:129  %e_0_load = load i5* %e_0_addr, align 1

]]></Node>
<StgValue><ssdm name="e_0_load"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="6" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:142  %e_1_addr = getelementptr [48 x i5]* @e_1, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="e_1_addr"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="5" op_0_bw="6">
<![CDATA[
.reset:143  %e_1_load = load i5* %e_1_addr, align 1

]]></Node>
<StgValue><ssdm name="e_1_load"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="6" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:156  %e_2_addr = getelementptr [48 x i5]* @e_2, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="e_2_addr"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="5" op_0_bw="6">
<![CDATA[
.reset:157  %e_2_load = load i5* %e_2_addr, align 1

]]></Node>
<StgValue><ssdm name="e_2_load"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="6" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:170  %e_3_addr = getelementptr [48 x i5]* @e_3, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="e_3_addr"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="5" op_0_bw="6">
<![CDATA[
.reset:171  %e_3_load = load i5* %e_3_addr, align 1

]]></Node>
<StgValue><ssdm name="e_3_load"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="6" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:184  %e_4_addr = getelementptr [48 x i5]* @e_4, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="e_4_addr"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="5" op_0_bw="6">
<![CDATA[
.reset:185  %e_4_load = load i5* %e_4_addr, align 1

]]></Node>
<StgValue><ssdm name="e_4_load"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="6" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:198  %e_5_addr = getelementptr [48 x i5]* @e_5, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="e_5_addr"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="5" op_0_bw="6">
<![CDATA[
.reset:199  %e_5_load = load i5* %e_5_addr, align 1

]]></Node>
<StgValue><ssdm name="e_5_load"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="6" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:212  %e_6_addr = getelementptr [48 x i5]* @e_6, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="e_6_addr"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="5" op_0_bw="6">
<![CDATA[
.reset:213  %e_6_load = load i5* %e_6_addr, align 1

]]></Node>
<StgValue><ssdm name="e_6_load"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="6" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:226  %e_7_addr = getelementptr [48 x i5]* @e_7, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="e_7_addr"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="5" op_0_bw="6">
<![CDATA[
.reset:227  %e_7_load = load i5* %e_7_addr, align 1

]]></Node>
<StgValue><ssdm name="e_7_load"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="6" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:240  %e_8_addr = getelementptr [48 x i5]* @e_8, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="e_8_addr"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="5" op_0_bw="6">
<![CDATA[
.reset:241  %e_8_load = load i5* %e_8_addr, align 1

]]></Node>
<StgValue><ssdm name="e_8_load"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="6" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:254  %e_9_addr = getelementptr [48 x i5]* @e_9, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="e_9_addr"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="5" op_0_bw="6">
<![CDATA[
.reset:255  %e_9_load = load i5* %e_9_addr, align 1

]]></Node>
<StgValue><ssdm name="e_9_load"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="6" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:268  %e_10_addr = getelementptr [48 x i5]* @e_10, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="e_10_addr"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="5" op_0_bw="6">
<![CDATA[
.reset:269  %e_10_load = load i5* %e_10_addr, align 1

]]></Node>
<StgValue><ssdm name="e_10_load"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="6" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:282  %e_11_addr = getelementptr [48 x i5]* @e_11, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="e_11_addr"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="5" op_0_bw="6">
<![CDATA[
.reset:283  %e_11_load = load i5* %e_11_addr, align 1

]]></Node>
<StgValue><ssdm name="e_11_load"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="6" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:296  %e_12_addr = getelementptr [48 x i5]* @e_12, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="e_12_addr"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="5" op_0_bw="6">
<![CDATA[
.reset:297  %e_12_load = load i5* %e_12_addr, align 1

]]></Node>
<StgValue><ssdm name="e_12_load"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="6" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:310  %e_13_addr = getelementptr [48 x i5]* @e_13, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="e_13_addr"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="5" op_0_bw="6">
<![CDATA[
.reset:311  %e_13_load = load i5* %e_13_addr, align 1

]]></Node>
<StgValue><ssdm name="e_13_load"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="6" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:324  %e_14_addr = getelementptr [48 x i5]* @e_14, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="e_14_addr"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="5" op_0_bw="6">
<![CDATA[
.reset:325  %e_14_load = load i5* %e_14_addr, align 1

]]></Node>
<StgValue><ssdm name="e_14_load"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="6" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:338  %e_15_addr = getelementptr [48 x i5]* @e_15, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="e_15_addr"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="5" op_0_bw="6">
<![CDATA[
.reset:339  %e_15_load = load i5* %e_15_addr, align 1

]]></Node>
<StgValue><ssdm name="e_15_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="201" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="55" op_0_bw="63">
<![CDATA[
.reset:37  %tmp_56 = trunc i63 %ret_V_s to i55

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="202" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="55" op_0_bw="63">
<![CDATA[
.reset:43  %tmp_57 = trunc i63 %ret_V_10_1 to i55

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="203" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="55" op_0_bw="63">
<![CDATA[
.reset:49  %tmp_58 = trunc i63 %ret_V_10_2 to i55

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="204" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="55" op_0_bw="63">
<![CDATA[
.reset:55  %tmp_59 = trunc i63 %ret_V_10_3 to i55

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="205" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="55" op_0_bw="63">
<![CDATA[
.reset:61  %tmp_60 = trunc i63 %ret_V_10_4 to i55

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="206" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="55" op_0_bw="63">
<![CDATA[
.reset:67  %tmp_62 = trunc i63 %ret_V_10_5 to i55

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="207" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="55" op_0_bw="63">
<![CDATA[
.reset:73  %tmp_63 = trunc i63 %ret_V_10_6 to i55

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="208" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="55" op_0_bw="63">
<![CDATA[
.reset:79  %tmp_64 = trunc i63 %ret_V_10_7 to i55

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="209" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="55" op_0_bw="63">
<![CDATA[
.reset:85  %tmp_65 = trunc i63 %ret_V_10_8 to i55

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="210" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="54" op_0_bw="63">
<![CDATA[
.reset:91  %tmp_66 = trunc i63 %ret_V_10_9 to i54

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="211" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="55" op_0_bw="63">
<![CDATA[
.reset:97  %tmp_67 = trunc i63 %ret_V_10_s to i55

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="212" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="56" op_0_bw="63">
<![CDATA[
.reset:103  %tmp_68 = trunc i63 %ret_V_10_10 to i56

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="55" op_0_bw="63">
<![CDATA[
.reset:109  %tmp_69 = trunc i63 %ret_V_10_11 to i55

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="214" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="55" op_0_bw="63">
<![CDATA[
.reset:115  %tmp_70 = trunc i63 %ret_V_10_12 to i55

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="215" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="55" op_0_bw="63">
<![CDATA[
.reset:121  %tmp_71 = trunc i63 %ret_V_10_13 to i55

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="55" op_0_bw="63">
<![CDATA[
.reset:127  %tmp_72 = trunc i63 %ret_V_10_14 to i55

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="5" op_0_bw="6">
<![CDATA[
.reset:129  %e_0_load = load i5* %e_0_addr, align 1

]]></Node>
<StgValue><ssdm name="e_0_load"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="6" op_0_bw="5">
<![CDATA[
.reset:130  %e_0_load_cast = sext i5 %e_0_load to i6

]]></Node>
<StgValue><ssdm name="e_0_load_cast"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.reset:131  %index_assign = add i5 -1, %e_0_load

]]></Node>
<StgValue><ssdm name="index_assign"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="6" op_0_bw="5">
<![CDATA[
.reset:132  %index_assign_cast = sext i5 %index_assign to i6

]]></Node>
<StgValue><ssdm name="index_assign_cast"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="55" op_0_bw="6">
<![CDATA[
.reset:133  %tmp_50_cast = zext i6 %index_assign_cast to i55

]]></Node>
<StgValue><ssdm name="tmp_50_cast"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.reset:134  %tmp_4 = shl i55 1, %tmp_50_cast

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.reset:135  %tmp_5 = and i55 %tmp_4, %tmp_56

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="55" op_1_bw="55">
<![CDATA[
.reset:136  %p_Result_s = icmp eq i55 %tmp_5, 0

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="63" op_0_bw="6">
<![CDATA[
.reset:137  %tmp_57_cast = zext i6 %e_0_load_cast to i63

]]></Node>
<StgValue><ssdm name="tmp_57_cast"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
.reset:138  %r_V_2 = ashr i63 %ret_V_s, %tmp_57_cast

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="63">
<![CDATA[
.reset:139  %tmp_73 = trunc i63 %r_V_2 to i8

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset:140  %phitmp1 = add i8 1, %tmp_73

]]></Node>
<StgValue><ssdm name="phitmp1"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="5" op_0_bw="6">
<![CDATA[
.reset:143  %e_1_load = load i5* %e_1_addr, align 1

]]></Node>
<StgValue><ssdm name="e_1_load"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="6" op_0_bw="5">
<![CDATA[
.reset:144  %e_1_load_cast = sext i5 %e_1_load to i6

]]></Node>
<StgValue><ssdm name="e_1_load_cast"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.reset:145  %index_assign_1 = add i5 -1, %e_1_load

]]></Node>
<StgValue><ssdm name="index_assign_1"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="6" op_0_bw="5">
<![CDATA[
.reset:146  %index_assign_1_cast = sext i5 %index_assign_1 to i6

]]></Node>
<StgValue><ssdm name="index_assign_1_cast"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="55" op_0_bw="6">
<![CDATA[
.reset:147  %tmp_50_1_cast = zext i6 %index_assign_1_cast to i55

]]></Node>
<StgValue><ssdm name="tmp_50_1_cast"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.reset:148  %tmp_51_1 = shl i55 1, %tmp_50_1_cast

]]></Node>
<StgValue><ssdm name="tmp_51_1"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.reset:149  %tmp_52_1 = and i55 %tmp_51_1, %tmp_57

]]></Node>
<StgValue><ssdm name="tmp_52_1"/></StgValue>
</operation>

<operation id="236" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="55" op_1_bw="55">
<![CDATA[
.reset:150  %p_Result_1 = icmp eq i55 %tmp_52_1, 0

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="237" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="63" op_0_bw="6">
<![CDATA[
.reset:151  %tmp_57_1_cast = zext i6 %e_1_load_cast to i63

]]></Node>
<StgValue><ssdm name="tmp_57_1_cast"/></StgValue>
</operation>

<operation id="238" st_id="5" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
.reset:152  %r_V_2_1 = ashr i63 %ret_V_10_1, %tmp_57_1_cast

]]></Node>
<StgValue><ssdm name="r_V_2_1"/></StgValue>
</operation>

<operation id="239" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="8" op_0_bw="63">
<![CDATA[
.reset:153  %tmp_74 = trunc i63 %r_V_2_1 to i8

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="240" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset:154  %phitmp3 = add i8 1, %tmp_74

]]></Node>
<StgValue><ssdm name="phitmp3"/></StgValue>
</operation>

<operation id="241" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="5" op_0_bw="6">
<![CDATA[
.reset:157  %e_2_load = load i5* %e_2_addr, align 1

]]></Node>
<StgValue><ssdm name="e_2_load"/></StgValue>
</operation>

<operation id="242" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="6" op_0_bw="5">
<![CDATA[
.reset:158  %e_2_load_cast = sext i5 %e_2_load to i6

]]></Node>
<StgValue><ssdm name="e_2_load_cast"/></StgValue>
</operation>

<operation id="243" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.reset:159  %index_assign_2 = add i5 -1, %e_2_load

]]></Node>
<StgValue><ssdm name="index_assign_2"/></StgValue>
</operation>

<operation id="244" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="6" op_0_bw="5">
<![CDATA[
.reset:160  %index_assign_2_cast = sext i5 %index_assign_2 to i6

]]></Node>
<StgValue><ssdm name="index_assign_2_cast"/></StgValue>
</operation>

<operation id="245" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="55" op_0_bw="6">
<![CDATA[
.reset:161  %tmp_50_2_cast = zext i6 %index_assign_2_cast to i55

]]></Node>
<StgValue><ssdm name="tmp_50_2_cast"/></StgValue>
</operation>

<operation id="246" st_id="5" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.reset:162  %tmp_51_2 = shl i55 1, %tmp_50_2_cast

]]></Node>
<StgValue><ssdm name="tmp_51_2"/></StgValue>
</operation>

<operation id="247" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.reset:163  %tmp_52_2 = and i55 %tmp_51_2, %tmp_58

]]></Node>
<StgValue><ssdm name="tmp_52_2"/></StgValue>
</operation>

<operation id="248" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="55" op_1_bw="55">
<![CDATA[
.reset:164  %p_Result_2 = icmp eq i55 %tmp_52_2, 0

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="249" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="63" op_0_bw="6">
<![CDATA[
.reset:165  %tmp_57_2_cast = zext i6 %e_2_load_cast to i63

]]></Node>
<StgValue><ssdm name="tmp_57_2_cast"/></StgValue>
</operation>

<operation id="250" st_id="5" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
.reset:166  %r_V_2_2 = ashr i63 %ret_V_10_2, %tmp_57_2_cast

]]></Node>
<StgValue><ssdm name="r_V_2_2"/></StgValue>
</operation>

<operation id="251" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="8" op_0_bw="63">
<![CDATA[
.reset:167  %tmp_75 = trunc i63 %r_V_2_2 to i8

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="252" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset:168  %phitmp5 = add i8 1, %tmp_75

]]></Node>
<StgValue><ssdm name="phitmp5"/></StgValue>
</operation>

<operation id="253" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="5" op_0_bw="6">
<![CDATA[
.reset:171  %e_3_load = load i5* %e_3_addr, align 1

]]></Node>
<StgValue><ssdm name="e_3_load"/></StgValue>
</operation>

<operation id="254" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="6" op_0_bw="5">
<![CDATA[
.reset:172  %e_3_load_cast = sext i5 %e_3_load to i6

]]></Node>
<StgValue><ssdm name="e_3_load_cast"/></StgValue>
</operation>

<operation id="255" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.reset:173  %index_assign_3 = add i5 -1, %e_3_load

]]></Node>
<StgValue><ssdm name="index_assign_3"/></StgValue>
</operation>

<operation id="256" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="6" op_0_bw="5">
<![CDATA[
.reset:174  %index_assign_3_cast = sext i5 %index_assign_3 to i6

]]></Node>
<StgValue><ssdm name="index_assign_3_cast"/></StgValue>
</operation>

<operation id="257" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="55" op_0_bw="6">
<![CDATA[
.reset:175  %tmp_50_3_cast = zext i6 %index_assign_3_cast to i55

]]></Node>
<StgValue><ssdm name="tmp_50_3_cast"/></StgValue>
</operation>

<operation id="258" st_id="5" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.reset:176  %tmp_51_3 = shl i55 1, %tmp_50_3_cast

]]></Node>
<StgValue><ssdm name="tmp_51_3"/></StgValue>
</operation>

<operation id="259" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.reset:177  %tmp_52_3 = and i55 %tmp_51_3, %tmp_59

]]></Node>
<StgValue><ssdm name="tmp_52_3"/></StgValue>
</operation>

<operation id="260" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="55" op_1_bw="55">
<![CDATA[
.reset:178  %p_Result_3 = icmp eq i55 %tmp_52_3, 0

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="261" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="63" op_0_bw="6">
<![CDATA[
.reset:179  %tmp_57_3_cast = zext i6 %e_3_load_cast to i63

]]></Node>
<StgValue><ssdm name="tmp_57_3_cast"/></StgValue>
</operation>

<operation id="262" st_id="5" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
.reset:180  %r_V_2_3 = ashr i63 %ret_V_10_3, %tmp_57_3_cast

]]></Node>
<StgValue><ssdm name="r_V_2_3"/></StgValue>
</operation>

<operation id="263" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="8" op_0_bw="63">
<![CDATA[
.reset:181  %tmp_76 = trunc i63 %r_V_2_3 to i8

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="264" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset:182  %phitmp7 = add i8 1, %tmp_76

]]></Node>
<StgValue><ssdm name="phitmp7"/></StgValue>
</operation>

<operation id="265" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="5" op_0_bw="6">
<![CDATA[
.reset:185  %e_4_load = load i5* %e_4_addr, align 1

]]></Node>
<StgValue><ssdm name="e_4_load"/></StgValue>
</operation>

<operation id="266" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="6" op_0_bw="5">
<![CDATA[
.reset:186  %e_4_load_cast = sext i5 %e_4_load to i6

]]></Node>
<StgValue><ssdm name="e_4_load_cast"/></StgValue>
</operation>

<operation id="267" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.reset:187  %index_assign_4 = add i5 -1, %e_4_load

]]></Node>
<StgValue><ssdm name="index_assign_4"/></StgValue>
</operation>

<operation id="268" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="6" op_0_bw="5">
<![CDATA[
.reset:188  %index_assign_4_cast = sext i5 %index_assign_4 to i6

]]></Node>
<StgValue><ssdm name="index_assign_4_cast"/></StgValue>
</operation>

<operation id="269" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="55" op_0_bw="6">
<![CDATA[
.reset:189  %tmp_50_4_cast = zext i6 %index_assign_4_cast to i55

]]></Node>
<StgValue><ssdm name="tmp_50_4_cast"/></StgValue>
</operation>

<operation id="270" st_id="5" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.reset:190  %tmp_51_4 = shl i55 1, %tmp_50_4_cast

]]></Node>
<StgValue><ssdm name="tmp_51_4"/></StgValue>
</operation>

<operation id="271" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.reset:191  %tmp_52_4 = and i55 %tmp_51_4, %tmp_60

]]></Node>
<StgValue><ssdm name="tmp_52_4"/></StgValue>
</operation>

<operation id="272" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="55" op_1_bw="55">
<![CDATA[
.reset:192  %p_Result_4 = icmp eq i55 %tmp_52_4, 0

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="273" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="63" op_0_bw="6">
<![CDATA[
.reset:193  %tmp_57_4_cast = zext i6 %e_4_load_cast to i63

]]></Node>
<StgValue><ssdm name="tmp_57_4_cast"/></StgValue>
</operation>

<operation id="274" st_id="5" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
.reset:194  %r_V_2_4 = ashr i63 %ret_V_10_4, %tmp_57_4_cast

]]></Node>
<StgValue><ssdm name="r_V_2_4"/></StgValue>
</operation>

<operation id="275" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="8" op_0_bw="63">
<![CDATA[
.reset:195  %tmp_77 = trunc i63 %r_V_2_4 to i8

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="276" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset:196  %phitmp9 = add i8 1, %tmp_77

]]></Node>
<StgValue><ssdm name="phitmp9"/></StgValue>
</operation>

<operation id="277" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="5" op_0_bw="6">
<![CDATA[
.reset:199  %e_5_load = load i5* %e_5_addr, align 1

]]></Node>
<StgValue><ssdm name="e_5_load"/></StgValue>
</operation>

<operation id="278" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="6" op_0_bw="5">
<![CDATA[
.reset:200  %e_5_load_cast = sext i5 %e_5_load to i6

]]></Node>
<StgValue><ssdm name="e_5_load_cast"/></StgValue>
</operation>

<operation id="279" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.reset:201  %index_assign_5 = add i5 -1, %e_5_load

]]></Node>
<StgValue><ssdm name="index_assign_5"/></StgValue>
</operation>

<operation id="280" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="6" op_0_bw="5">
<![CDATA[
.reset:202  %index_assign_5_cast = sext i5 %index_assign_5 to i6

]]></Node>
<StgValue><ssdm name="index_assign_5_cast"/></StgValue>
</operation>

<operation id="281" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="55" op_0_bw="6">
<![CDATA[
.reset:203  %tmp_50_5_cast = zext i6 %index_assign_5_cast to i55

]]></Node>
<StgValue><ssdm name="tmp_50_5_cast"/></StgValue>
</operation>

<operation id="282" st_id="5" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.reset:204  %tmp_51_5 = shl i55 1, %tmp_50_5_cast

]]></Node>
<StgValue><ssdm name="tmp_51_5"/></StgValue>
</operation>

<operation id="283" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.reset:205  %tmp_52_5 = and i55 %tmp_51_5, %tmp_62

]]></Node>
<StgValue><ssdm name="tmp_52_5"/></StgValue>
</operation>

<operation id="284" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="55" op_1_bw="55">
<![CDATA[
.reset:206  %p_Result_5 = icmp eq i55 %tmp_52_5, 0

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="285" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="63" op_0_bw="6">
<![CDATA[
.reset:207  %tmp_57_5_cast = zext i6 %e_5_load_cast to i63

]]></Node>
<StgValue><ssdm name="tmp_57_5_cast"/></StgValue>
</operation>

<operation id="286" st_id="5" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
.reset:208  %r_V_2_5 = ashr i63 %ret_V_10_5, %tmp_57_5_cast

]]></Node>
<StgValue><ssdm name="r_V_2_5"/></StgValue>
</operation>

<operation id="287" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="8" op_0_bw="63">
<![CDATA[
.reset:209  %tmp_78 = trunc i63 %r_V_2_5 to i8

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="288" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset:210  %phitmp = add i8 1, %tmp_78

]]></Node>
<StgValue><ssdm name="phitmp"/></StgValue>
</operation>

<operation id="289" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="5" op_0_bw="6">
<![CDATA[
.reset:213  %e_6_load = load i5* %e_6_addr, align 1

]]></Node>
<StgValue><ssdm name="e_6_load"/></StgValue>
</operation>

<operation id="290" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="6" op_0_bw="5">
<![CDATA[
.reset:214  %e_6_load_cast = sext i5 %e_6_load to i6

]]></Node>
<StgValue><ssdm name="e_6_load_cast"/></StgValue>
</operation>

<operation id="291" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.reset:215  %index_assign_6 = add i5 -1, %e_6_load

]]></Node>
<StgValue><ssdm name="index_assign_6"/></StgValue>
</operation>

<operation id="292" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="6" op_0_bw="5">
<![CDATA[
.reset:216  %index_assign_6_cast = sext i5 %index_assign_6 to i6

]]></Node>
<StgValue><ssdm name="index_assign_6_cast"/></StgValue>
</operation>

<operation id="293" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="55" op_0_bw="6">
<![CDATA[
.reset:217  %tmp_50_6_cast = zext i6 %index_assign_6_cast to i55

]]></Node>
<StgValue><ssdm name="tmp_50_6_cast"/></StgValue>
</operation>

<operation id="294" st_id="5" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.reset:218  %tmp_51_6 = shl i55 1, %tmp_50_6_cast

]]></Node>
<StgValue><ssdm name="tmp_51_6"/></StgValue>
</operation>

<operation id="295" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.reset:219  %tmp_52_6 = and i55 %tmp_51_6, %tmp_63

]]></Node>
<StgValue><ssdm name="tmp_52_6"/></StgValue>
</operation>

<operation id="296" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="55" op_1_bw="55">
<![CDATA[
.reset:220  %p_Result_6 = icmp eq i55 %tmp_52_6, 0

]]></Node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="297" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="63" op_0_bw="6">
<![CDATA[
.reset:221  %tmp_57_6_cast = zext i6 %e_6_load_cast to i63

]]></Node>
<StgValue><ssdm name="tmp_57_6_cast"/></StgValue>
</operation>

<operation id="298" st_id="5" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
.reset:222  %r_V_2_6 = ashr i63 %ret_V_10_6, %tmp_57_6_cast

]]></Node>
<StgValue><ssdm name="r_V_2_6"/></StgValue>
</operation>

<operation id="299" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="8" op_0_bw="63">
<![CDATA[
.reset:223  %tmp_79 = trunc i63 %r_V_2_6 to i8

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="300" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset:224  %phitmp2 = add i8 1, %tmp_79

]]></Node>
<StgValue><ssdm name="phitmp2"/></StgValue>
</operation>

<operation id="301" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="5" op_0_bw="6">
<![CDATA[
.reset:227  %e_7_load = load i5* %e_7_addr, align 1

]]></Node>
<StgValue><ssdm name="e_7_load"/></StgValue>
</operation>

<operation id="302" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="6" op_0_bw="5">
<![CDATA[
.reset:228  %e_7_load_cast = sext i5 %e_7_load to i6

]]></Node>
<StgValue><ssdm name="e_7_load_cast"/></StgValue>
</operation>

<operation id="303" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.reset:229  %index_assign_7 = add i5 -1, %e_7_load

]]></Node>
<StgValue><ssdm name="index_assign_7"/></StgValue>
</operation>

<operation id="304" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="6" op_0_bw="5">
<![CDATA[
.reset:230  %index_assign_7_cast = sext i5 %index_assign_7 to i6

]]></Node>
<StgValue><ssdm name="index_assign_7_cast"/></StgValue>
</operation>

<operation id="305" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="55" op_0_bw="6">
<![CDATA[
.reset:231  %tmp_50_7_cast = zext i6 %index_assign_7_cast to i55

]]></Node>
<StgValue><ssdm name="tmp_50_7_cast"/></StgValue>
</operation>

<operation id="306" st_id="5" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.reset:232  %tmp_51_7 = shl i55 1, %tmp_50_7_cast

]]></Node>
<StgValue><ssdm name="tmp_51_7"/></StgValue>
</operation>

<operation id="307" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.reset:233  %tmp_52_7 = and i55 %tmp_51_7, %tmp_64

]]></Node>
<StgValue><ssdm name="tmp_52_7"/></StgValue>
</operation>

<operation id="308" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="55" op_1_bw="55">
<![CDATA[
.reset:234  %p_Result_7 = icmp eq i55 %tmp_52_7, 0

]]></Node>
<StgValue><ssdm name="p_Result_7"/></StgValue>
</operation>

<operation id="309" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="63" op_0_bw="6">
<![CDATA[
.reset:235  %tmp_57_7_cast = zext i6 %e_7_load_cast to i63

]]></Node>
<StgValue><ssdm name="tmp_57_7_cast"/></StgValue>
</operation>

<operation id="310" st_id="5" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
.reset:236  %r_V_2_7 = ashr i63 %ret_V_10_7, %tmp_57_7_cast

]]></Node>
<StgValue><ssdm name="r_V_2_7"/></StgValue>
</operation>

<operation id="311" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="8" op_0_bw="63">
<![CDATA[
.reset:237  %tmp_80 = trunc i63 %r_V_2_7 to i8

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="312" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset:238  %phitmp4 = add i8 1, %tmp_80

]]></Node>
<StgValue><ssdm name="phitmp4"/></StgValue>
</operation>

<operation id="313" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="5" op_0_bw="6">
<![CDATA[
.reset:241  %e_8_load = load i5* %e_8_addr, align 1

]]></Node>
<StgValue><ssdm name="e_8_load"/></StgValue>
</operation>

<operation id="314" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="6" op_0_bw="5">
<![CDATA[
.reset:242  %e_8_load_cast = sext i5 %e_8_load to i6

]]></Node>
<StgValue><ssdm name="e_8_load_cast"/></StgValue>
</operation>

<operation id="315" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.reset:243  %index_assign_8 = add i5 -1, %e_8_load

]]></Node>
<StgValue><ssdm name="index_assign_8"/></StgValue>
</operation>

<operation id="316" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="6" op_0_bw="5">
<![CDATA[
.reset:244  %index_assign_8_cast = sext i5 %index_assign_8 to i6

]]></Node>
<StgValue><ssdm name="index_assign_8_cast"/></StgValue>
</operation>

<operation id="317" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="55" op_0_bw="6">
<![CDATA[
.reset:245  %tmp_50_8_cast = zext i6 %index_assign_8_cast to i55

]]></Node>
<StgValue><ssdm name="tmp_50_8_cast"/></StgValue>
</operation>

<operation id="318" st_id="5" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.reset:246  %tmp_51_8 = shl i55 1, %tmp_50_8_cast

]]></Node>
<StgValue><ssdm name="tmp_51_8"/></StgValue>
</operation>

<operation id="319" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.reset:247  %tmp_52_8 = and i55 %tmp_51_8, %tmp_65

]]></Node>
<StgValue><ssdm name="tmp_52_8"/></StgValue>
</operation>

<operation id="320" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="55" op_1_bw="55">
<![CDATA[
.reset:248  %p_Result_s_297 = icmp eq i55 %tmp_52_8, 0

]]></Node>
<StgValue><ssdm name="p_Result_s_297"/></StgValue>
</operation>

<operation id="321" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="63" op_0_bw="6">
<![CDATA[
.reset:249  %tmp_57_8_cast = zext i6 %e_8_load_cast to i63

]]></Node>
<StgValue><ssdm name="tmp_57_8_cast"/></StgValue>
</operation>

<operation id="322" st_id="5" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
.reset:250  %r_V_2_8 = ashr i63 %ret_V_10_8, %tmp_57_8_cast

]]></Node>
<StgValue><ssdm name="r_V_2_8"/></StgValue>
</operation>

<operation id="323" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="8" op_0_bw="63">
<![CDATA[
.reset:251  %tmp_81 = trunc i63 %r_V_2_8 to i8

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="324" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset:252  %phitmp6 = add i8 1, %tmp_81

]]></Node>
<StgValue><ssdm name="phitmp6"/></StgValue>
</operation>

<operation id="325" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="5" op_0_bw="6">
<![CDATA[
.reset:255  %e_9_load = load i5* %e_9_addr, align 1

]]></Node>
<StgValue><ssdm name="e_9_load"/></StgValue>
</operation>

<operation id="326" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="6" op_0_bw="5">
<![CDATA[
.reset:256  %e_9_load_cast = sext i5 %e_9_load to i6

]]></Node>
<StgValue><ssdm name="e_9_load_cast"/></StgValue>
</operation>

<operation id="327" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.reset:257  %index_assign_9 = add i5 -1, %e_9_load

]]></Node>
<StgValue><ssdm name="index_assign_9"/></StgValue>
</operation>

<operation id="328" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="6" op_0_bw="5">
<![CDATA[
.reset:258  %index_assign_9_cast = sext i5 %index_assign_9 to i6

]]></Node>
<StgValue><ssdm name="index_assign_9_cast"/></StgValue>
</operation>

<operation id="329" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="54" op_0_bw="6">
<![CDATA[
.reset:259  %tmp_50_9_cast = zext i6 %index_assign_9_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_50_9_cast"/></StgValue>
</operation>

<operation id="330" st_id="5" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.reset:260  %tmp_51_9 = shl i54 1, %tmp_50_9_cast

]]></Node>
<StgValue><ssdm name="tmp_51_9"/></StgValue>
</operation>

<operation id="331" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.reset:261  %tmp_52_9 = and i54 %tmp_51_9, %tmp_66

]]></Node>
<StgValue><ssdm name="tmp_52_9"/></StgValue>
</operation>

<operation id="332" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="54" op_1_bw="54">
<![CDATA[
.reset:262  %p_Result_8 = icmp eq i54 %tmp_52_9, 0

]]></Node>
<StgValue><ssdm name="p_Result_8"/></StgValue>
</operation>

<operation id="333" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="63" op_0_bw="6">
<![CDATA[
.reset:263  %tmp_57_9_cast = zext i6 %e_9_load_cast to i63

]]></Node>
<StgValue><ssdm name="tmp_57_9_cast"/></StgValue>
</operation>

<operation id="334" st_id="5" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
.reset:264  %r_V_2_9 = ashr i63 %ret_V_10_9, %tmp_57_9_cast

]]></Node>
<StgValue><ssdm name="r_V_2_9"/></StgValue>
</operation>

<operation id="335" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="8" op_0_bw="63">
<![CDATA[
.reset:265  %tmp_82 = trunc i63 %r_V_2_9 to i8

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="336" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset:266  %phitmp8 = add i8 1, %tmp_82

]]></Node>
<StgValue><ssdm name="phitmp8"/></StgValue>
</operation>

<operation id="337" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="5" op_0_bw="6">
<![CDATA[
.reset:269  %e_10_load = load i5* %e_10_addr, align 1

]]></Node>
<StgValue><ssdm name="e_10_load"/></StgValue>
</operation>

<operation id="338" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="6" op_0_bw="5">
<![CDATA[
.reset:270  %e_10_load_cast = sext i5 %e_10_load to i6

]]></Node>
<StgValue><ssdm name="e_10_load_cast"/></StgValue>
</operation>

<operation id="339" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.reset:271  %index_assign_s = add i5 -1, %e_10_load

]]></Node>
<StgValue><ssdm name="index_assign_s"/></StgValue>
</operation>

<operation id="340" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="6" op_0_bw="5">
<![CDATA[
.reset:272  %index_assign_cast_298 = sext i5 %index_assign_s to i6

]]></Node>
<StgValue><ssdm name="index_assign_cast_298"/></StgValue>
</operation>

<operation id="341" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="55" op_0_bw="6">
<![CDATA[
.reset:273  %tmp_50_cast_299 = zext i6 %index_assign_cast_298 to i55

]]></Node>
<StgValue><ssdm name="tmp_50_cast_299"/></StgValue>
</operation>

<operation id="342" st_id="5" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.reset:274  %tmp_51_s = shl i55 1, %tmp_50_cast_299

]]></Node>
<StgValue><ssdm name="tmp_51_s"/></StgValue>
</operation>

<operation id="343" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.reset:275  %tmp_52_s = and i55 %tmp_51_s, %tmp_67

]]></Node>
<StgValue><ssdm name="tmp_52_s"/></StgValue>
</operation>

<operation id="344" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="55" op_1_bw="55">
<![CDATA[
.reset:276  %p_Result_9 = icmp eq i55 %tmp_52_s, 0

]]></Node>
<StgValue><ssdm name="p_Result_9"/></StgValue>
</operation>

<operation id="345" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="63" op_0_bw="6">
<![CDATA[
.reset:277  %tmp_57_cast_300 = zext i6 %e_10_load_cast to i63

]]></Node>
<StgValue><ssdm name="tmp_57_cast_300"/></StgValue>
</operation>

<operation id="346" st_id="5" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
.reset:278  %r_V_2_s = ashr i63 %ret_V_10_s, %tmp_57_cast_300

]]></Node>
<StgValue><ssdm name="r_V_2_s"/></StgValue>
</operation>

<operation id="347" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="8" op_0_bw="63">
<![CDATA[
.reset:279  %tmp_83 = trunc i63 %r_V_2_s to i8

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="348" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset:280  %phitmp10 = add i8 1, %tmp_83

]]></Node>
<StgValue><ssdm name="phitmp10"/></StgValue>
</operation>

<operation id="349" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="5" op_0_bw="6">
<![CDATA[
.reset:283  %e_11_load = load i5* %e_11_addr, align 1

]]></Node>
<StgValue><ssdm name="e_11_load"/></StgValue>
</operation>

<operation id="350" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="6" op_0_bw="5">
<![CDATA[
.reset:284  %e_11_load_cast = sext i5 %e_11_load to i6

]]></Node>
<StgValue><ssdm name="e_11_load_cast"/></StgValue>
</operation>

<operation id="351" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.reset:285  %index_assign_10 = add i5 -1, %e_11_load

]]></Node>
<StgValue><ssdm name="index_assign_10"/></StgValue>
</operation>

<operation id="352" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="6" op_0_bw="5">
<![CDATA[
.reset:286  %index_assign_10_cast = sext i5 %index_assign_10 to i6

]]></Node>
<StgValue><ssdm name="index_assign_10_cast"/></StgValue>
</operation>

<operation id="353" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="56" op_0_bw="6">
<![CDATA[
.reset:287  %tmp_50_10_cast = zext i6 %index_assign_10_cast to i56

]]></Node>
<StgValue><ssdm name="tmp_50_10_cast"/></StgValue>
</operation>

<operation id="354" st_id="5" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
.reset:288  %tmp_51_10 = shl i56 1, %tmp_50_10_cast

]]></Node>
<StgValue><ssdm name="tmp_51_10"/></StgValue>
</operation>

<operation id="355" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
.reset:289  %tmp_52_10 = and i56 %tmp_51_10, %tmp_68

]]></Node>
<StgValue><ssdm name="tmp_52_10"/></StgValue>
</operation>

<operation id="356" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="56" op_1_bw="56">
<![CDATA[
.reset:290  %p_Result_10 = icmp eq i56 %tmp_52_10, 0

]]></Node>
<StgValue><ssdm name="p_Result_10"/></StgValue>
</operation>

<operation id="357" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="63" op_0_bw="6">
<![CDATA[
.reset:291  %tmp_57_10_cast = zext i6 %e_11_load_cast to i63

]]></Node>
<StgValue><ssdm name="tmp_57_10_cast"/></StgValue>
</operation>

<operation id="358" st_id="5" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
.reset:292  %r_V_2_10 = ashr i63 %ret_V_10_10, %tmp_57_10_cast

]]></Node>
<StgValue><ssdm name="r_V_2_10"/></StgValue>
</operation>

<operation id="359" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="8" op_0_bw="63">
<![CDATA[
.reset:293  %tmp_84 = trunc i63 %r_V_2_10 to i8

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="360" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset:294  %phitmp11 = add i8 1, %tmp_84

]]></Node>
<StgValue><ssdm name="phitmp11"/></StgValue>
</operation>

<operation id="361" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="5" op_0_bw="6">
<![CDATA[
.reset:297  %e_12_load = load i5* %e_12_addr, align 1

]]></Node>
<StgValue><ssdm name="e_12_load"/></StgValue>
</operation>

<operation id="362" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="6" op_0_bw="5">
<![CDATA[
.reset:298  %e_12_load_cast = sext i5 %e_12_load to i6

]]></Node>
<StgValue><ssdm name="e_12_load_cast"/></StgValue>
</operation>

<operation id="363" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.reset:299  %index_assign_11 = add i5 -1, %e_12_load

]]></Node>
<StgValue><ssdm name="index_assign_11"/></StgValue>
</operation>

<operation id="364" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="6" op_0_bw="5">
<![CDATA[
.reset:300  %index_assign_11_cast = sext i5 %index_assign_11 to i6

]]></Node>
<StgValue><ssdm name="index_assign_11_cast"/></StgValue>
</operation>

<operation id="365" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="55" op_0_bw="6">
<![CDATA[
.reset:301  %tmp_50_11_cast = zext i6 %index_assign_11_cast to i55

]]></Node>
<StgValue><ssdm name="tmp_50_11_cast"/></StgValue>
</operation>

<operation id="366" st_id="5" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.reset:302  %tmp_51_11 = shl i55 1, %tmp_50_11_cast

]]></Node>
<StgValue><ssdm name="tmp_51_11"/></StgValue>
</operation>

<operation id="367" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.reset:303  %tmp_52_11 = and i55 %tmp_51_11, %tmp_69

]]></Node>
<StgValue><ssdm name="tmp_52_11"/></StgValue>
</operation>

<operation id="368" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="55" op_1_bw="55">
<![CDATA[
.reset:304  %p_Result_11 = icmp eq i55 %tmp_52_11, 0

]]></Node>
<StgValue><ssdm name="p_Result_11"/></StgValue>
</operation>

<operation id="369" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="63" op_0_bw="6">
<![CDATA[
.reset:305  %tmp_57_11_cast = zext i6 %e_12_load_cast to i63

]]></Node>
<StgValue><ssdm name="tmp_57_11_cast"/></StgValue>
</operation>

<operation id="370" st_id="5" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
.reset:306  %r_V_2_11 = ashr i63 %ret_V_10_11, %tmp_57_11_cast

]]></Node>
<StgValue><ssdm name="r_V_2_11"/></StgValue>
</operation>

<operation id="371" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="8" op_0_bw="63">
<![CDATA[
.reset:307  %tmp_85 = trunc i63 %r_V_2_11 to i8

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="372" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset:308  %phitmp12 = add i8 1, %tmp_85

]]></Node>
<StgValue><ssdm name="phitmp12"/></StgValue>
</operation>

<operation id="373" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="5" op_0_bw="6">
<![CDATA[
.reset:311  %e_13_load = load i5* %e_13_addr, align 1

]]></Node>
<StgValue><ssdm name="e_13_load"/></StgValue>
</operation>

<operation id="374" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="6" op_0_bw="5">
<![CDATA[
.reset:312  %e_13_load_cast = sext i5 %e_13_load to i6

]]></Node>
<StgValue><ssdm name="e_13_load_cast"/></StgValue>
</operation>

<operation id="375" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.reset:313  %index_assign_12 = add i5 -1, %e_13_load

]]></Node>
<StgValue><ssdm name="index_assign_12"/></StgValue>
</operation>

<operation id="376" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="6" op_0_bw="5">
<![CDATA[
.reset:314  %index_assign_12_cast = sext i5 %index_assign_12 to i6

]]></Node>
<StgValue><ssdm name="index_assign_12_cast"/></StgValue>
</operation>

<operation id="377" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="55" op_0_bw="6">
<![CDATA[
.reset:315  %tmp_50_12_cast = zext i6 %index_assign_12_cast to i55

]]></Node>
<StgValue><ssdm name="tmp_50_12_cast"/></StgValue>
</operation>

<operation id="378" st_id="5" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.reset:316  %tmp_51_12 = shl i55 1, %tmp_50_12_cast

]]></Node>
<StgValue><ssdm name="tmp_51_12"/></StgValue>
</operation>

<operation id="379" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.reset:317  %tmp_52_12 = and i55 %tmp_51_12, %tmp_70

]]></Node>
<StgValue><ssdm name="tmp_52_12"/></StgValue>
</operation>

<operation id="380" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="55" op_1_bw="55">
<![CDATA[
.reset:318  %p_Result_12 = icmp eq i55 %tmp_52_12, 0

]]></Node>
<StgValue><ssdm name="p_Result_12"/></StgValue>
</operation>

<operation id="381" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="63" op_0_bw="6">
<![CDATA[
.reset:319  %tmp_57_12_cast = zext i6 %e_13_load_cast to i63

]]></Node>
<StgValue><ssdm name="tmp_57_12_cast"/></StgValue>
</operation>

<operation id="382" st_id="5" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
.reset:320  %r_V_2_12 = ashr i63 %ret_V_10_12, %tmp_57_12_cast

]]></Node>
<StgValue><ssdm name="r_V_2_12"/></StgValue>
</operation>

<operation id="383" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="8" op_0_bw="63">
<![CDATA[
.reset:321  %tmp_86 = trunc i63 %r_V_2_12 to i8

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="384" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset:322  %phitmp13 = add i8 1, %tmp_86

]]></Node>
<StgValue><ssdm name="phitmp13"/></StgValue>
</operation>

<operation id="385" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="5" op_0_bw="6">
<![CDATA[
.reset:325  %e_14_load = load i5* %e_14_addr, align 1

]]></Node>
<StgValue><ssdm name="e_14_load"/></StgValue>
</operation>

<operation id="386" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="6" op_0_bw="5">
<![CDATA[
.reset:326  %e_14_load_cast = sext i5 %e_14_load to i6

]]></Node>
<StgValue><ssdm name="e_14_load_cast"/></StgValue>
</operation>

<operation id="387" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.reset:327  %index_assign_13 = add i5 -1, %e_14_load

]]></Node>
<StgValue><ssdm name="index_assign_13"/></StgValue>
</operation>

<operation id="388" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="6" op_0_bw="5">
<![CDATA[
.reset:328  %index_assign_13_cast = sext i5 %index_assign_13 to i6

]]></Node>
<StgValue><ssdm name="index_assign_13_cast"/></StgValue>
</operation>

<operation id="389" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="55" op_0_bw="6">
<![CDATA[
.reset:329  %tmp_50_13_cast = zext i6 %index_assign_13_cast to i55

]]></Node>
<StgValue><ssdm name="tmp_50_13_cast"/></StgValue>
</operation>

<operation id="390" st_id="5" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.reset:330  %tmp_51_13 = shl i55 1, %tmp_50_13_cast

]]></Node>
<StgValue><ssdm name="tmp_51_13"/></StgValue>
</operation>

<operation id="391" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.reset:331  %tmp_52_13 = and i55 %tmp_51_13, %tmp_71

]]></Node>
<StgValue><ssdm name="tmp_52_13"/></StgValue>
</operation>

<operation id="392" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="55" op_1_bw="55">
<![CDATA[
.reset:332  %p_Result_13 = icmp eq i55 %tmp_52_13, 0

]]></Node>
<StgValue><ssdm name="p_Result_13"/></StgValue>
</operation>

<operation id="393" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="63" op_0_bw="6">
<![CDATA[
.reset:333  %tmp_57_13_cast = zext i6 %e_14_load_cast to i63

]]></Node>
<StgValue><ssdm name="tmp_57_13_cast"/></StgValue>
</operation>

<operation id="394" st_id="5" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
.reset:334  %r_V_2_13 = ashr i63 %ret_V_10_13, %tmp_57_13_cast

]]></Node>
<StgValue><ssdm name="r_V_2_13"/></StgValue>
</operation>

<operation id="395" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="8" op_0_bw="63">
<![CDATA[
.reset:335  %tmp_87 = trunc i63 %r_V_2_13 to i8

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="396" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset:336  %phitmp14 = add i8 1, %tmp_87

]]></Node>
<StgValue><ssdm name="phitmp14"/></StgValue>
</operation>

<operation id="397" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="5" op_0_bw="6">
<![CDATA[
.reset:339  %e_15_load = load i5* %e_15_addr, align 1

]]></Node>
<StgValue><ssdm name="e_15_load"/></StgValue>
</operation>

<operation id="398" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="6" op_0_bw="5">
<![CDATA[
.reset:340  %e_15_load_cast = sext i5 %e_15_load to i6

]]></Node>
<StgValue><ssdm name="e_15_load_cast"/></StgValue>
</operation>

<operation id="399" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.reset:341  %index_assign_14 = add i5 -1, %e_15_load

]]></Node>
<StgValue><ssdm name="index_assign_14"/></StgValue>
</operation>

<operation id="400" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="6" op_0_bw="5">
<![CDATA[
.reset:342  %index_assign_14_cast = sext i5 %index_assign_14 to i6

]]></Node>
<StgValue><ssdm name="index_assign_14_cast"/></StgValue>
</operation>

<operation id="401" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="55" op_0_bw="6">
<![CDATA[
.reset:343  %tmp_50_14_cast = zext i6 %index_assign_14_cast to i55

]]></Node>
<StgValue><ssdm name="tmp_50_14_cast"/></StgValue>
</operation>

<operation id="402" st_id="5" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.reset:344  %tmp_51_14 = shl i55 1, %tmp_50_14_cast

]]></Node>
<StgValue><ssdm name="tmp_51_14"/></StgValue>
</operation>

<operation id="403" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
.reset:345  %tmp_52_14 = and i55 %tmp_51_14, %tmp_72

]]></Node>
<StgValue><ssdm name="tmp_52_14"/></StgValue>
</operation>

<operation id="404" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="1" op_0_bw="55" op_1_bw="55">
<![CDATA[
.reset:346  %p_Result_14 = icmp eq i55 %tmp_52_14, 0

]]></Node>
<StgValue><ssdm name="p_Result_14"/></StgValue>
</operation>

<operation id="405" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="63" op_0_bw="6">
<![CDATA[
.reset:347  %tmp_57_14_cast = zext i6 %e_15_load_cast to i63

]]></Node>
<StgValue><ssdm name="tmp_57_14_cast"/></StgValue>
</operation>

<operation id="406" st_id="5" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
.reset:348  %r_V_2_14 = ashr i63 %ret_V_10_14, %tmp_57_14_cast

]]></Node>
<StgValue><ssdm name="r_V_2_14"/></StgValue>
</operation>

<operation id="407" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="8" op_0_bw="63">
<![CDATA[
.reset:349  %tmp_88 = trunc i63 %r_V_2_14 to i8

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="408" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset:350  %phitmp15 = add i8 1, %tmp_88

]]></Node>
<StgValue><ssdm name="phitmp15"/></StgValue>
</operation>

<operation id="409" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="9" op_0_bw="9" op_1_bw="2" op_2_bw="7">
<![CDATA[
.reset:353  %Lo_assign = call i9 @_ssdm_op_BitConcatenate.i9.i2.i7(i2 %ii, i7 0)

]]></Node>
<StgValue><ssdm name="Lo_assign"/></StgValue>
</operation>

<operation id="410" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.reset:354  %Hi_assign = or i9 %Lo_assign, 127

]]></Node>
<StgValue><ssdm name="Hi_assign"/></StgValue>
</operation>

<operation id="411" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.reset:356  %tmp = icmp ugt i9 %Lo_assign, %Hi_assign

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="412" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.reset:0  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 24576, i64 12288)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="413" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="4" op_0_bw="3">
<![CDATA[
.reset:7  %tmp_user_V_7_cast1 = sext i3 %tmp_user_V_1 to i4

]]></Node>
<StgValue><ssdm name="tmp_user_V_7_cast1"/></StgValue>
</operation>

<operation id="414" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="4">
<![CDATA[
.reset:8  %tmp_user_V_7_cast = zext i4 %tmp_user_V_7_cast1 to i16

]]></Node>
<StgValue><ssdm name="tmp_user_V_7_cast"/></StgValue>
</operation>

<operation id="415" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.reset:12  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="416" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.reset:141  %in_data2_0_V = select i1 %p_Result_s, i8 %tmp_73, i8 %phitmp1

]]></Node>
<StgValue><ssdm name="in_data2_0_V"/></StgValue>
</operation>

<operation id="417" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.reset:155  %in_data2_1_V = select i1 %p_Result_1, i8 %tmp_74, i8 %phitmp3

]]></Node>
<StgValue><ssdm name="in_data2_1_V"/></StgValue>
</operation>

<operation id="418" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.reset:169  %in_data2_2_V = select i1 %p_Result_2, i8 %tmp_75, i8 %phitmp5

]]></Node>
<StgValue><ssdm name="in_data2_2_V"/></StgValue>
</operation>

<operation id="419" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.reset:183  %in_data2_3_V = select i1 %p_Result_3, i8 %tmp_76, i8 %phitmp7

]]></Node>
<StgValue><ssdm name="in_data2_3_V"/></StgValue>
</operation>

<operation id="420" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.reset:197  %in_data2_4_V = select i1 %p_Result_4, i8 %tmp_77, i8 %phitmp9

]]></Node>
<StgValue><ssdm name="in_data2_4_V"/></StgValue>
</operation>

<operation id="421" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.reset:211  %in_data2_5_V = select i1 %p_Result_5, i8 %tmp_78, i8 %phitmp

]]></Node>
<StgValue><ssdm name="in_data2_5_V"/></StgValue>
</operation>

<operation id="422" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.reset:225  %in_data2_6_V = select i1 %p_Result_6, i8 %tmp_79, i8 %phitmp2

]]></Node>
<StgValue><ssdm name="in_data2_6_V"/></StgValue>
</operation>

<operation id="423" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.reset:239  %in_data2_7_V = select i1 %p_Result_7, i8 %tmp_80, i8 %phitmp4

]]></Node>
<StgValue><ssdm name="in_data2_7_V"/></StgValue>
</operation>

<operation id="424" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.reset:253  %in_data2_8_V = select i1 %p_Result_s_297, i8 %tmp_81, i8 %phitmp6

]]></Node>
<StgValue><ssdm name="in_data2_8_V"/></StgValue>
</operation>

<operation id="425" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.reset:267  %in_data2_9_V = select i1 %p_Result_8, i8 %tmp_82, i8 %phitmp8

]]></Node>
<StgValue><ssdm name="in_data2_9_V"/></StgValue>
</operation>

<operation id="426" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.reset:281  %in_data2_10_V = select i1 %p_Result_9, i8 %tmp_83, i8 %phitmp10

]]></Node>
<StgValue><ssdm name="in_data2_10_V"/></StgValue>
</operation>

<operation id="427" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.reset:295  %in_data2_11_V = select i1 %p_Result_10, i8 %tmp_84, i8 %phitmp11

]]></Node>
<StgValue><ssdm name="in_data2_11_V"/></StgValue>
</operation>

<operation id="428" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.reset:309  %in_data2_12_V = select i1 %p_Result_11, i8 %tmp_85, i8 %phitmp12

]]></Node>
<StgValue><ssdm name="in_data2_12_V"/></StgValue>
</operation>

<operation id="429" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.reset:323  %in_data2_13_V = select i1 %p_Result_12, i8 %tmp_86, i8 %phitmp13

]]></Node>
<StgValue><ssdm name="in_data2_13_V"/></StgValue>
</operation>

<operation id="430" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.reset:337  %in_data2_14_V = select i1 %p_Result_13, i8 %tmp_87, i8 %phitmp14

]]></Node>
<StgValue><ssdm name="in_data2_14_V"/></StgValue>
</operation>

<operation id="431" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.reset:351  %in_data2_15_V = select i1 %p_Result_14, i8 %tmp_88, i8 %phitmp15

]]></Node>
<StgValue><ssdm name="in_data2_15_V"/></StgValue>
</operation>

<operation id="432" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="128" op_0_bw="128" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8">
<![CDATA[
.reset:352  %p_Result_9_s = call i128 @_ssdm_op_BitConcatenate.i128.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8(i8 %in_data2_15_V, i8 %in_data2_14_V, i8 %in_data2_13_V, i8 %in_data2_12_V, i8 %in_data2_11_V, i8 %in_data2_10_V, i8 %in_data2_9_V, i8 %in_data2_8_V, i8 %in_data2_7_V, i8 %in_data2_6_V, i8 %in_data2_5_V, i8 %in_data2_4_V, i8 %in_data2_3_V, i8 %in_data2_2_V, i8 %in_data2_1_V, i8 %in_data2_0_V)

]]></Node>
<StgValue><ssdm name="p_Result_9_s"/></StgValue>
</operation>

<operation id="433" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="512" op_0_bw="128">
<![CDATA[
.reset:355  %tmp_V = zext i128 %p_Result_9_s to i512

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="434" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="10" op_0_bw="9">
<![CDATA[
.reset:357  %tmp_89 = zext i9 %Lo_assign to i10

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="435" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="10" op_0_bw="9">
<![CDATA[
.reset:358  %tmp_90 = zext i9 %Hi_assign to i10

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="436" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.reset:359  %tmp_91 = xor i10 %tmp_89, 511

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="437" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.reset:360  %tmp_92 = select i1 %tmp, i10 %tmp_89, i10 %tmp_90

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="438" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.reset:361  %tmp_93 = select i1 %tmp, i10 %tmp_90, i10 %tmp_89

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="439" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.reset:362  %tmp_94 = select i1 %tmp, i10 %tmp_91, i10 %tmp_89

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="440" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.reset:363  %tmp_95 = xor i10 %tmp_92, 511

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="441" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="512" op_0_bw="10">
<![CDATA[
.reset:364  %tmp_96 = zext i10 %tmp_94 to i512

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="442" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="512" op_0_bw="10">
<![CDATA[
.reset:365  %tmp_97 = zext i10 %tmp_93 to i512

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="443" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="512" op_0_bw="10">
<![CDATA[
.reset:366  %tmp_98 = zext i10 %tmp_95 to i512

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="444" st_id="6" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.reset:367  %tmp_99 = shl i512 %tmp_V, %tmp_96

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="445" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset:368  %tmp_100 = call i512 @llvm.part.select.i512(i512 %tmp_99, i32 511, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="446" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="512" op_0_bw="1" op_1_bw="512" op_2_bw="512">
<![CDATA[
.reset:369  %tmp_101 = select i1 %tmp, i512 %tmp_100, i512 %tmp_99

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="447" st_id="6" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.reset:370  %tmp_102 = shl i512 -1, %tmp_97

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="448" st_id="6" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.reset:371  %tmp_103 = lshr i512 -1, %tmp_98

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="449" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.reset:372  %p_demorgan = and i512 %tmp_102, %tmp_103

]]></Node>
<StgValue><ssdm name="p_demorgan"/></StgValue>
</operation>

<operation id="450" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.reset:373  %tmp_104 = xor i512 %p_demorgan, -1

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="451" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.reset:374  %tmp_105 = and i512 %p_Val2_1, %tmp_104

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="452" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.reset:375  %tmp_106 = and i512 %tmp_101, %p_demorgan

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="453" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.reset:376  %tmp_data_V_4 = or i512 %tmp_105, %tmp_106

]]></Node>
<StgValue><ssdm name="tmp_data_V_4"/></StgValue>
</operation>

<operation id="454" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="8" op_3_bw="8" op_4_bw="16" op_5_bw="1" op_6_bw="512" op_7_bw="8" op_8_bw="8" op_9_bw="16" op_10_bw="1">
<![CDATA[
:3  call void @_ssdm_op_Write.ap_fifo.volatile.i512P.i8P.i8P.i16P.i1P(i512* %out_V_data_V, i8* %out_V_id_V, i8* %out_V_dest_V, i16* %out_V_user_V, i1* %out_V_last_V, i512 %tmp_data_V_4, i8 29, i8 30, i16 %tmp_user_V_7_cast, i1 %out_data_last_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="455" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="456" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
