
## eliminating excessive dynamism of dataflow circuits using model cheecking - xu et al., 2023

In this work, we present a verification framework based on model checking to systematically reduce the hardware complexity of dataflow circuits.
