
wire kernel_monitor_reset;
wire kernel_monitor_clock;
wire kernel_monitor_report;
assign kernel_monitor_reset = ~ap_rst_n;
assign kernel_monitor_clock = ap_clk;
assign kernel_monitor_report = 1'b0;
wire [1:0] axis_block_sigs;
wire [7:0] inst_idle_sigs;
wire [4:0] inst_block_sigs;
wire kernel_block;

assign axis_block_sigs[0] = ~phara_pool_aligned_hybrid_p8_cl_array_array_array_array_config3_config5_U0.waveform_TDATA_blk_n;
assign axis_block_sigs[1] = ~dense_wide_stream_array_array_ap_fixed_21_12_5_3_0_1u_config12_U0.layer12_out_TDATA_blk_n;

assign inst_idle_sigs[0] = phara_pool_aligned_hybrid_p8_cl_array_array_array_array_config3_config5_U0.ap_idle;
assign inst_block_sigs[0] = (phara_pool_aligned_hybrid_p8_cl_array_array_array_array_config3_config5_U0.ap_done & ~phara_pool_aligned_hybrid_p8_cl_array_array_array_array_config3_config5_U0.ap_continue) | ~phara_pool_aligned_hybrid_p8_cl_array_array_array_array_config3_config5_U0.layer5_out_x4_blk_n;
assign inst_idle_sigs[1] = shared_conv_array_array_ap_fixed_48u_config7_4u_ravel_matrix_conv2d_1_2u_U0.ap_idle;
assign inst_block_sigs[1] = (shared_conv_array_array_ap_fixed_48u_config7_4u_ravel_matrix_conv2d_1_2u_U0.ap_done & ~shared_conv_array_array_ap_fixed_48u_config7_4u_ravel_matrix_conv2d_1_2u_U0.ap_continue) | ~shared_conv_array_array_ap_fixed_48u_config7_4u_ravel_matrix_conv2d_1_2u_U0.layer5_out_x4_blk_n | ~shared_conv_array_array_ap_fixed_48u_config7_4u_ravel_matrix_conv2d_1_2u_U0.layer7_out_blk_n;
assign inst_idle_sigs[2] = relu_array_ap_fixed_48u_array_ap_ufixed_17_8_5_3_0_48u_relu_config8_U0.ap_idle;
assign inst_block_sigs[2] = (relu_array_ap_fixed_48u_array_ap_ufixed_17_8_5_3_0_48u_relu_config8_U0.ap_done & ~relu_array_ap_fixed_48u_array_ap_ufixed_17_8_5_3_0_48u_relu_config8_U0.ap_continue) | ~relu_array_ap_fixed_48u_array_ap_ufixed_17_8_5_3_0_48u_relu_config8_U0.layer7_out_blk_n | ~relu_array_ap_fixed_48u_array_ap_ufixed_17_8_5_3_0_48u_relu_config8_U0.layer8_out_blk_n;
assign inst_idle_sigs[3] = scheduled_pool_array_array_ap_fixed_10_5_0_2_0_48u_config9_4u_U0.ap_idle;
assign inst_block_sigs[3] = (scheduled_pool_array_array_ap_fixed_10_5_0_2_0_48u_config9_4u_U0.ap_done & ~scheduled_pool_array_array_ap_fixed_10_5_0_2_0_48u_config9_4u_U0.ap_continue) | ~scheduled_pool_array_array_ap_fixed_10_5_0_2_0_48u_config9_4u_U0.layer8_out_blk_n | ~scheduled_pool_array_array_ap_fixed_10_5_0_2_0_48u_config9_4u_U0.layer9_out_blk_n;
assign inst_idle_sigs[4] = dense_wide_stream_array_array_ap_fixed_21_12_5_3_0_1u_config12_U0.ap_idle;
assign inst_block_sigs[4] = (dense_wide_stream_array_array_ap_fixed_21_12_5_3_0_1u_config12_U0.ap_done & ~dense_wide_stream_array_array_ap_fixed_21_12_5_3_0_1u_config12_U0.ap_continue) | ~dense_wide_stream_array_array_ap_fixed_21_12_5_3_0_1u_config12_U0.grp_dense_wide_stream_array_array_ap_fixed_1u_config12_Pipeline_DenseValues_fu_41.layer9_out_blk_n;

assign inst_idle_sigs[5] = 1'b0;
assign inst_idle_sigs[6] = phara_pool_aligned_hybrid_p8_cl_array_array_array_array_config3_config5_U0.ap_idle;
assign inst_idle_sigs[7] = dense_wide_stream_array_array_ap_fixed_21_12_5_3_0_1u_config12_U0.ap_idle;

cnn_core_hls_deadlock_idx0_monitor cnn_core_hls_deadlock_idx0_monitor_U (
    .clock(kernel_monitor_clock),
    .reset(kernel_monitor_reset),
    .axis_block_sigs(axis_block_sigs),
    .inst_idle_sigs(inst_idle_sigs),
    .inst_block_sigs(inst_block_sigs),
    .block(kernel_block)
);


always @ (kernel_block or kernel_monitor_reset) begin
    if (kernel_block == 1'b1 && kernel_monitor_reset == 1'b0) begin
        find_kernel_block = 1'b1;
    end
    else begin
        find_kernel_block = 1'b0;
    end
end
