__Real-Time__
__On-Line__
__High_Performance__
__Fault-Tolerant__
__Embedded_Systems__.
__High-Speed__
__High-Performance__
__Multi-level__
__High_Speed__
__Low_Power__
__Low-Power__
__an_Efficient__
__Real-Time_Systems__.
__Low-Cost__
__Embedded_Systems__
__Multi-Level__
__On-Chip__
__Fault_Tolerant__
__Fault_Tolerance__
__Two-Level__
__Multimedia_Applications__.
__Parallel_Processing__
__Run-Time__
__Multiprocessor_Systems__.
__Parallel_Computing__
__Massively_Parallel__
__Very_Large__
__FPGA-Based__
__Interconnection_Networks__.
__Performance_Analysis__.
__Low_Cost__
__Data_Compression__
__Static_and_Dynamic__
__Message_Passing__
__High-Throughput__
__Shared_Memory__
__Cost-Effective__
__Multiple-Valued__
__Fine-grained__
__Data_Distribution__
__High_Throughput__
__Reconfigurable_Hardware__.
__Data_Flow__
__Multi-core__
__Application-Specific__
__Signal_Processing__.
__Parallel_Systems__.
__Parallel_Computers__.
(__Research_Note__).
__Error_Detection__
__Sequential_Circuits__.
__Two-level__
__Response_Time__
__Power_Consumption__
__Parallel_Computing__.
__Parallel_Processing__.
__Virtual_Machines__.
__Memory_Management__
__File_System__.
__System-Level__
__Fine-Grain__
__Heterogeneous_Systems__.
__General_Purpose__
__Garbage_Collection__
__Chip_Multiprocessors__.
__Molecular_Dynamics__
__Interconnection_Networks__
__Embedded_Processors__.
__Dynamic_Reconfiguration__
__Digital_Circuits__.
__Fault_Tolerance__.
__Input/Output__
__Integrated_Circuits__.
__Reconfigurable_Hardware__
__Dynamically_Reconfigurable__
__Floating-Point__
__On-Board__
__Fault-Tolerance__
__Smart_Cards__.
__VLSI_Circuits__.
__Distributed_Real-Time_Systems__.
__Task_Scheduling__
__Reconfigurable_Systems__.
__Parallel_Applications__.
__Embedded_Applications__.
__Self-Tuning__
__Reconfigurable_Computing__
__Mixed-Signal__
__Fault_Injection__
__Parallel_Architectures__.
__System_Level__
__Digital_Signal_Processing__
__Parallel_Computation__.
__Cluster_Computing__.
__Fault_Simulation__
__Elliptic_Curve__
__Embedded_System__.
__Parallel_Computation__
__Dynamic_Scheduling__
__Mutual_Exclusion__
__Coarse-Grained__
__Domain_Decomposition__
__Parallel_Algorithms__
__Message-Passing__
__Application_Specific__
__Network_Processors__.
__Digital_Systems__.
__Memory_Access__
__Mixed-Mode__
__General-Purpose__
__Reconfigurable_Computing__.
__Bio-Inspired__
__Evolvable_Hardware__
__Real-Time_Embedded_Systems__.
__Fault_Diagnosis__
__Block_Cipher__.
__Memory-Efficient__
__Distributed_Embedded_Systems__.
__Multi-Core__
__Analog_Circuits__.
__Test_Generation__.
__Parallel_Processors__.
__Timing_Analysis__
__Test_Data__
__User-Level__
__Multi-threaded__
__Elliptic_Curve_Cryptography__.
__Integrated_Circuit__
__Logic_Circuits__.
__Sparse_Matrix__
__Integrated_Circuits__
__Combinational_Circuits__.
__Reconfigurable_Architectures__.
__Self-Checking__
__Time-Constrained__
__Software-Based__
__Processor_Allocation__
__Multi-Layered__
__Self-Timed__
__Stream_Cipher__.
__String_Matching__
__Compile-Time__
__Resource-Constrained__
__Distributed_Control__
__Architecture_Design__
__Embedded_Real-Time_Systems__.
__Hardware_Design__
__Highly_Efficient__
__Multicore_Systems__.
__Data_Partitioning__
__Block_Cipher__
__Parallel_I/O__
__Front-End__
__CMOS_Circuits__.
__VLSI_Design__.
__Logic_Synthesis__
__Flash_Memory__
__Real-Time_Applications__.
__Asynchronous_Circuits__.
__Power_Analysis__
__Master-Slave__
__Hardware/Software__
__Multi-Threaded__
__Software_Defined_Radio__
__Parallel_Applications__
__Circuit_Design__
__Low_Voltage__
__Hardware-Based__
__Performance_Optimization__
__Cache_Coherence__
__Non-blocking__
__Data_Allocation__
__Distributed_Shared_Memory__.
__Stream_Cipher__
__Register_Allocation__
__Reliability_Analysis__
__Bit-Serial__
__Cell-Based__
__Deadlock_Detection__
__Parallel_Architectures__
__Parallel_Machines__.
__Design_for_Testability__
__Disk_Arrays__.
__Area-Efficient__
__Systolic_Arrays__.
__Main_Memory__
__Synchronous_and_Asynchronous__
__Low_Energy__
__Virtual_Memory__
__Implementation_Issues__
__Cost_Effective__
__Parallel_Algorithms__.
__Data_Migration__
__Data-Parallel__
__Heterogeneous_Systems__
__Stream_Processing__
__Interconnection_Network__.
__Ray_Tracing__.
__Fault_Analysis__
__Real-Time_Scheduling__
__B-Trees__.
__Analog_Circuits__
__Process_Migration__
__Fault_Recovery__
__Instruction_Set__
__Data_Structure__.
__Low-Overhead__
__Cost-Based__
__Design_Space_Exploration__
__Time-Triggered__
__An_FPGA-Based__
__Fault_Localization__
__FPGA_Based__
__Power_Estimation__
__Branch_Prediction__
__Memory_Systems__.
__Multicore_Processors__.
__Instruction_Scheduling__
__Frame-Based__
__Communication_Protocol__
__Parallel_Systems__
__Transactional_Memory__.
__Register_File__
__Distributed_Memory__
__Design_Methodology__.
__Timing_Analysis__.
__High-Level_Synthesis__.
__Soft_Real-Time__
__Highly_Reliable__
__Multiprocessor_Systems__
__Low-Energy__
__Circuit_Simulation__.
__Cache_Management__
__Data_Communication__
__Shared-Memory__
__Shared_Memory__.
__Flip-Flop__
__Memory_Efficient__
__Parallel_Computations__.
__VLSI_Systems__.
__Performance_Models__
__Sequential_Circuits__
__Highly_Parallel__
__Memory_Allocation__
__Window-Based__
__Superscalar_Processors__.
__Hardware_Accelerated__
__Network_Interface__
__Design_Verification__
__Networked_Embedded_Systems__.
__Parallel_Simulation__
__Hash_Function__
__Self-Testing__
__Power_Grid__
__Hardware_Implementation__
__Circuit_Design__.
__Trade-Off__
__FPGA_Implementation__.
__Processor_Arrays__.
__Concurrency_Control__.
__Instruction_Cache__
__Execution_Time__
__Garbage_Collection__.
__Single-Chip__
__Coarse-Grain__
__Gate-Level__
__Video_Compression__
__Resource_Constrained__
__MPI_Applications__
__Highly_Scalable__
__Interconnection_Network__
__High-Level_Synthesis__
__Floating_Point__
__Boundary_Scan__
__Network_Protocols__.
__Sequential_Consistency__
__Static_Scheduling__
__Compiler-Directed__
__Query_Execution__
__DSP_Applications__.
__MARS__.
__Performance-Driven__
__Cellular_Automata_Based__
__Coarse-grained__
__Wireless_Sensor_Nodes__.
__Digital_Systems__
__Dynamic_Optimization__
__Power_Management__.
__Group_Signatures__.
__Power_Optimization__
__Leakage-Resilient__
__MPI_Programs__.
__Design_Considerations__
__Scalable_Parallel__
__Digital_Circuits__
__Reconfigurable_Logic__
__External_Memory__
__Hardware-Assisted__
__Heterogeneous_Clusters__.
__Self-Test__
__Parallel_Sorting__
__Hard_Real-Time__
__Video_Processing__.
__Dynamic_Load_Balancing__.
__WCET_Analysis__
__Embedded_System_Design__.
__An_Efficient__,
__Parallel_File_System__.
__FIR_Filters__.
__Sorting_Algorithms__
__Video_Codec__
__Building_Blocks__
__Delay-Insensitive__
__Stream-Based__
__Flash_Memory__.
__Sparse_Matrices__
__Physical_Design__
__Video_Processing__
__Dynamic_Analysis__
__Replicated_Data__.
__Cluster_Systems__.
__Performance_Considerations__
__Fault_Location__
__Concurrent_Error_Detection__
__Data_Prefetching__
__Scan_Chain__
__Fault-Tolerant_Systems__.
__Software_Pipelining__
__Hardware_Architecture__
__Digital_Signal_Processing__.
__Multicore_Architectures__.
__Side-Channel__
__Cache-Based__
__Multicomputer_Systems__.
__Functional_Units__
__Data_Parallel__
__Software_Transactional_Memory__.
__Interprocess_Communication__
__Algorithm_Design__
__Fault_Injection__.
__Signal_Integrity__
__Black-box__
__Testability_Analysis__
__FPGA_Design__
__Performance_Estimation__
__Attack_against__
__Array_Processor__
__Dependence_Analysis__
__Java_Bytecode__
__Signature-Based__
__Fault_Coverage__
__Power_Gating__
__Data_Path__
__Parallel_Program__
__Constant-Time__
__ATM_Switches__.
__IP_Cores__
__Personal_Computers__.
__Fail-Safe__
__Soft_Error__
__Data_Mapping__
__Random_Testing__
__Network_Processor__.
__Streaming_Applications__.
__Video_Applications__.
__Sorting_Algorithms__.
__Static_Timing_Analysis__
__Parallel_Processor__
__Partial_Reconfiguration__
__Parallel_Database_Systems__.
__Memory_Hierarchy__
__Data_Locality__
__IC_Design__
__Synchronous_Communication__
__Priority_Queue__
__Parallel_Processing_Systems__.
__Distributed_Storage_Systems__.
__Heterogeneous_Computing_Systems__.
__Logic_Design__
__Fault_Modeling__
__Security_Analysis__.
__State_Assignment__
__Parallel_Simulation__.
__Design_Space_Exploration__.
__Flow_Analysis__.
__Multi-Processor__
__Storage_Allocation__
__Signature_Analysis__
__Embedded_Processors__
__Multiprocessor_System__.
__Stream_Processing__.
__Encrypted_Data__.
__Device_Driver__
__Deep_Submicron__
__Processor_Architecture__.
__Global_Routing__
__A/D_Converters__.
__Real-Time_Database_Systems__.
__Distribution_Networks__.
__PC_Clusters__.
__Data_Distribution__.
__Network_Topology__.
__Modulo_Scheduling__
__Cache_Performance__
__Temperature-Aware__
__Heterogeneous_Computing__
__B-Tree__
__Bus-Based__
__Systolic_Array__
__Speculative_Execution__
__Parallel_Architecture__
__High_Performance_Fortran__.
__Hard_Real-Time_Systems__.
__Memory_Management__.
__Data_Cache__
__Network_Simulation__
__Test_Pattern_Generation__
__Computer_Architectures__.
__Parallelizing_Compilers__.
__Data_Movement__
__Parallel_Job_Scheduling__
__Fair_Exchange__
__Many-Core__
__DC-DC_Converters__.
__Optimization_Techniques__
__Parallel_Computer__
__Scan-Based__
__Digital_Signal_Processors__.
__Processing_Unit__
__Memory_Systems__
__VLSI_Circuits__
__Data_Organization__
__Architecture_Exploration__
__Data_Redistribution__
__Storage_Systems__
__Cache_Memories__.
__Logic_Synthesis__.
__Coverage_Analysis__
__Reconfigurable_Computing_Systems__.
__High-End__
__FIR_Filter__
__Design_Methodologies__
__Parallel_Computer__.
__Threshold_Logic__
__Performance_Models__.
__Logic_BIST__
__Geometric_Algorithms__.
__Spiking_Neural_Network__
__Grid_Scheduling__
__Packet_Classification__
__Thermal_Management__
__Dynamic_Reconfiguration__.
__Flip-Flops__
__Data_Storage__.
__Digital_Filters__.
__Multi-processor__
__Power_Consumption__.
__Efficient_Dynamic__
__Sound_Synthesis__
__Workstation_Clusters__.
__PC_Cluster__.
__Real-Time_Distributed_Systems__.
__Modular_Multiplication__
__Network_Routing__.
__Parallel_File_System__
__Cache_Memory__
__IP_Core__
__RSA-Based__
__Design_Exploration__
__Stand-Alone__
__Selection_Method__
__Circuit_Simulation__
__Digital_Control__
__Lock-Free__
__Real-Time_Scheduling__.
__Multi-core_Processors__.
__Switching_Activity__
__Scheduling_Algorithms__.
__Processor_Architecture__
__Design_Optimization__
__Timing_Constraints__.
__Logic_Circuits__
__Mutual_Exclusion__.
__Address_Translation__
__Power_Dissipation__
__Parallel_Discrete_Event_Simulation__.
__Barrier_Synchronization__
__Application-Driven__
__Random_Number_Generator__.
__Signal_Processor__
__Password-Based__
__Programmable_Logic_Arrays__.
__Behavioral_Synthesis__
__Encryption_Algorithm__
__Hardware_Design__.
__Switched-Current__
__Embedded_Linux__
__High-Radix__
__Non-preemptive__
__Radix-2__
__Value_Prediction__
__System-on-Chips__.
__File_Access__
__Clock_Synchronization__.
__Covert_Channel__
__Schedulability_Analysis__
__Processor_Array__
__Bus_Architecture__
__Nested_Loops__
__Array_Processors__
__Boundary-Scan__
__SoC_Design__.
__VLSI_Architecture__
__An_Area-Efficient__
__Task_Graphs__
__Burn-in__
__MPI_Programs__
__DSP_Applications__
__Virtual_Memory__.
__External_Memory__.
__Non-Intrusive__
__Real-Time_Tasks__.
__Array_Processors__.
__Distributed_Computation__.
__Routing_Architecture__
__Variation-Aware__
__Power_Reduction__.
__Code_Compression__
__Replicated_Data__
__Traffic_Analysis__.
__Combinational_Logic_Circuits__.
__Symbolic_Simulation__
__Scheduling_Algorithm__.
__Dynamic_Memory__
__Packet_Classification__.
__Gang_Scheduling__
__PRISM__:
__Combinational_Circuits__
__Self-Reconfigurable__
__Embedded_Processor__
__Database_Machine__
__Side-Channel_Attacks__.
__Energy_Reduction__
__Distributed_Arithmetic__
__Disk_I/O__
__Data_Reuse__
__Second_Generation__
__RT-Level__
__Fault-Tolerance__.
__System-Level_Design__
__Designing_Efficient__
__Parallel_Execution__
__Adaptive_Mesh_Refinement__
__Thermal-Aware__
__Area_Efficient__
__Network_Intrusion_Detection_Systems__.
__Nested_Transactions__
__Fault_Simulation__.
__An_Adaptive__,
__Technology_Mapping__
__Many-Core_Architectures__.
__VLSI_Layout__
__Unstructured_Grids__.
__Ultra_Low_Power__
__Comparison-Based__
(__Tutorial_Abstract__).
__Compiler_Optimization__
__Array_Processor__.
__Self-Reconfiguration__
__Reconfigurable_Architectures__
__Serial_and_Parallel__
__Automatic_Parallelization__
__Protection_Against__
__Network_Intrusion_Detection__
__Task_Mapping__
__Symbolic_Analysis__
__Delay_Testing__
__Resource_Consumption__
__Embedded_Applications__
__Crosstalk_Noise__
__Multithreaded_Architectures__.
__Disk_Scheduling__
__Shared_Memory_Multiprocessors__.
__Transaction_Processing_Systems__.
__Networks_of_Workstations__.
__Compression_Algorithm__.
__Dynamic_Scheduling__.
__Switching_Systems__.
__Collective_Communication__
__Networks_of_Workstations__
__Distributed_Computations__
__Integrated_Systems__.
__Size_Estimation__
__Communication_Protocol__.
__Signature-based__
__Scalable_Distributed__
__Parallel_and_Distributed_Systems__.
__Low-Power__,
__Control_Unit__
__Scientific_Computation__.
__Failure_Detectors__.
__Nano-CMOS__
__Reliability_Analysis__.
__Cache-Aware__
__HPC_Systems__.
__Authenticated_Encryption__
__Loop_Transformations__
__Memory_Bandwidth__
__Trade-offs__
__Pipelined_Processors__.
__Test_Vector__
__Graphics_Processors__.
__Storage_Devices__.
__Real-Time_Tasks__
__Single_Source__
__Logic_Simulation__
__Real-Time_Operating_Systems__.
__Process_Scheduling__
__High_Performance__.
__Embedded_Memories__
__Real-time_Systems__.
__Network_Interfaces__.
__Processor_Architectures__.
__Signal_Processing_Applications__.
__Design_Flow__.
__Deep-Submicron__
__Termination_Detection__
__Fault_Model__
__Loop_Scheduling__
__Functional_Units__.
__Hardware_Synthesis__
__Mathematical_Software__
__Test_Scheduling__
__Design_Problem__.
__Memory_Hierarchies__.
__Bulk_Synchronous_Parallel__
__Network_Simulator__.
__Reconfigurable_Computers__.
__HPC_Applications__.
__Systolic_Arrays__
__Shared-Memory_Multiprocessors__.
__Embedded_Memories__.
__NoC-Based__
__Fine_Grained__
__Parallel_Processor__.
__Energy_Estimation__
__Synchronous_Systems__.
__Cellular_Automata-Based__
__Speed_Scaling__
__Garbage_Collector__
__Parallel_Architecture__.
__Test_Pattern__
__SHA-3__
__IP_Lookup__
__Processing_Systems__.
__Multithreaded_Programs__.
__Software_Pipelining__.
__Privacy-Preserving_Data_Mining__
__Monte_Carlo_Simulation__
__Optimal_Dynamic__
__Optimization_Algorithms__.
__Behavioral_Synthesis__.
__VLIW_Processors__.
__Memory_Performance__
__Field_Programmable__
__Easily_Testable__
__Turbo_Decoder__
__Radix-4__
__Code-Based__
__Parallel_Algorithm__
__Sparse_Matrix-Vector_Multiplication__
__Highly_Concurrent__
__System_Level_Design__
__Worst-Case_Execution_Time__
__8-Bit__
__Logarithmic_Number_System__
__Scheduling_Strategies__
__Embedded_Processor__.
__Frequent_Pattern_Mining__.
__Gate_Array__
__Programming_Model__
__Privacy-Preserving_Data_Mining__.
__Cache_Design__
__Proxy_Caching__
__Logic_Gates__
__Random_Number_Generator__
__FPGA_Architecture__
__Distributed_Database_System__.
__Design_Techniques__
__Finite_Element_Analysis__.
__Performance_Debugging__
__Dual-Core__
__Cooperative_Control__
__File_Organization__
__Provable_Security__
__Register_Files__.
__RFID_Applications__.
__Self-Repairing__
__Compiler-Assisted__
__Option_Pricing__.
__Memory_Organization__
__Failure_Analysis__.
__Multiprocessor_Architectures__.
__Field_Programmable_Gate_Arrays__.
__LDPC_Decoders__.
__Cryptographic_Primitives__
__Symmetric_Multiprocessors__.
__Image_Authentication__.
__Statistical_Model_Checking__
__Transistor-Level__
__Memory_Consistency__
__Massively_Parallel_Systems__.
__Buffer_Size__
__Embedded_Memory__
__Benchmark_Suite__
__Fast_Fourier_Transform__.
__Optimistic_Concurrency_Control__
__ATM_Switch__
__Dual-Rail__
__Value_Prediction__.
__Voltage_Scaling__
__Performance_Driven__
__Shared_Virtual_Memory__
__Programmable_Logic__
__Architectural_Synthesis__
__Space_Applications__.
__Software_Synthesis__
__Numerical_Simulations__
__Modular_Exponentiation__.
__Code_Generator__.
__Printed_Circuit_Boards__.
__Encryption_Algorithm__.
__Parallel_Query_Processing__
__Public-Key_Cryptography__.
__Residue_Number_System__
__SAT_Solver__
__Analytic_Models__
__Main_Memory__.
__CMOS_Analog__
__Network_on_Chip__.
__High-Performance__,
__Automotive_Applications__.
__Leakage_Reduction__
__Parallel_Simulations__
__Amdahl's_Law__
__Response_Time__.
__Software_Distributed_Shared_Memory__.
__Processing_Elements__
__Compression_Techniques__
__Fixed_Priority__
__Parallel_Machines__
__Quantum_Chemistry__
__Run_Time__
__Digital_Microfluidic_Biochips__.
__Architecture-Level__
__Deep_Packet_Inspection__.
__Quantum_Circuits__.
__Yield_Improvement__
__Reversible_Circuits__.
__Parallel_Loops__
__CMOS_Circuits__
__Logic_Gates__.
__Wide_Area_Network__
__Low_Power_Design__.
__Bioinformatics_Applications__.
__Auto-tuning__
__Crash_Recovery__
__Temporal_Partitioning__
__Sensor_Systems__
__Database_Machine__.
__Simulation_Tool__.
__Iterative_Algorithms__
__Tightly-Coupled__
__Lookup_Table__
__Real_Time_Systems__.
__Instruction_Scheduling__.
__Context_Switching__
__SRAM-Based_FPGAs__.
__Physical_Database_Design__.
__Parallel_FFT__
__Code_Generator__
__Protocol_Specification__
__Test_Pattern_Generation__.
__Code_Optimization__
__Task_Partitioning__
__Communication_Costs__
__Online_Testing__
__Back-End__
__Networks_on_Chip__.
__Instruction-Level__
__Real-Time_Java__.
__Real-Time_Control_Systems__.
__Master/Slave__
__Electronic_Cash__
__Digital_Filters__
__Dynamically_Adaptive__
__Communication_Delays__
__Synchronous_Sequential_Circuits__.
__Probabilistic_Model_Checking__.
__Multi-Threading__
__Programming_Models__
__Field-Programmable_Gate_Arrays__.
__Network_Computing__.
__Parallel_Simulations__.
__Message-Passing_Systems__.
__Processor_Design__
__Deadlock_Avoidance__
__Data_Paths__.
__Hardware-Software__
__Sensor_Systems__.
__Data_Conversion__
__Complexity_Analysis__.
__Object_Placement__
__Resource_Requirements__.
__Low_Power__,
__Disk_Arrays__
__Vector_Processors__.
__Low_Power__.
__Blind_Signatures__.
__Modular_Exponentiation__
__Functional_Unit__
__on_Chip__.
__Subsequence_Matching__
__Vector_Processing__
__Trade-Offs__
__Montgomery_Multiplication__
__Main-Memory__
__IDDQ_Testing__
__Reliability-Aware__
__Gate_Sizing__
__Graphics_Processing_Units__.
__Mixed_Signal__
__Quantum_Key_Distribution__.
__Signal_Processor__.
__Communication_Latency__
__Fine_Grain__
__Receipt-Free__
__Hash_Tables__
__Circuit_Partitioning__
__Computer-Aided_Design__.
__Bit-Level__
__Dynamically_Reconfigurable_FPGAs__.
__Efficient_Hardware__
__Sampling_Techniques__
__Multi-Standard__
__Digital_Circuit__
__Hierarchical_Scheduling__
__Elliptic_Curve_Cryptosystems__
__Read/Write__
__Demand_Paging__
__Reconfigurable_Architecture__.
__Buffer_Management__.
__Special_Purpose__
__Transient_Fault__
__Analog_Integrated_Circuits__.
__Continuous_Queries__.
__Linear_Arrays__
__Disk-Based__
__Linear_Arrays__.
__Mixed-Signal_Circuits__.
__Fixed-Priority__
__False_Sharing__
__Residue_Arithmetic__
__Delay_Faults__.
__R-Trees__.
__Public_Key_Cryptosystem__
__Defect-Tolerant__
__Countermeasures_against__
__Data_Prefetching__.
__Branch_Predictor__
__Step-by-Step__
__Asynchronous_Distributed__
__Run-Time_Reconfigurable__
__Site_Selection__
__Direct_Access__
__Scan_Test__
__Power_Estimation__.
__Side-Channel_Analysis__
__Controller_Synthesis__.
__Parallel_Software__
__Coarse_Grained__
__Performance_Comparison__
__Independent_Tasks__
__Mixed_Mode__
__Heterogeneous_Processors__.
__Private_Key__
__Media_Processing__
__Redundancy_Elimination__
__Processor_Design__.
__Computing_Platforms__.
__Interprocedural_Analysis__
__Timing_Verification__
__Data_Flow_Graphs__.
__Functional_Verification__
__Design_Validation__
__Efficient_Implementation__
__Mining_of_Association_Rules__.
__Scan_Design__
__Flash_Memories__.
__Functional_Verification__.
__Core-Based__
__IP_Cores__.
__Data_Layout__
__Test_Data_Compression__
__Error-Free__
__Viterbi_Decoder__.
__an_FPGA-Based__
__Reconfigurable_Logic__.
__Run-Time_Reconfiguration__
__Design_Tradeoffs__
__Multiprocessor_System__
__Distributed_Shared_Memory_Systems__.
__XML_Streams__.
__Shared_Memory_Systems__.
__Program_Optimization__
__FPGA_Architectures__.
__Working_Set__
__Dynamically_Reconfigurable_Systems__.
__Memory_Architecture__
__Dynamically_Configurable__
__System_Level_Design__.
__On-Chip_Interconnects__.
__DC-DC_Converter__.
__Software_DSMs__.
__FPGA_Architecture__.
__Shared_Objects__.
__Thread_Scheduling__
__Regular_Expression_Matching__.
__Multicore_Platforms__.
__Parallel_Programming_Environment__.
__Functional_Testing__.
__Read-Only__
__Meta-programming__
__Real-Time_Video__
__PC_Clusters__
__Clusters_of_Workstations__.
__Processing_Element__
__NAND_Flash_Memory__
__Storage_Devices__
__Fault_Coverage__.
__VLIW_Architectures__.
__Optical_Switch__
__Stack-Based__
__Join_Queries__
__Mesh_Partitioning__
__Multi-Core_Processors__.
__Test_Generator__
__Parallel_Processors__
__Priority_Queue__.
__Distributed_Architectures__.
__Linear_Hashing__
__Digit-Serial__
__Homomorphic_Encryption__
__Ultra-Fast__
__Parallel_Prefix__
__Test_Data_Compression__.
__Assertion-Based__
__Physical_Unclonable_Functions__.
__Synchronous_Dataflow__
__Preventive_Maintenance__
__Viterbi_Decoder__
__Yield_Enhancement__
__Logic_Circuit__
__Timing-Driven__
__Design_Rules__
__Numerical_Control__
__Routing_Algorithms__.
__Software-Based_Self-Test__
__Adaptive_Security__
__Microprocessor_Design__.
__Trade-Offs__.
__Flash-Based__
__Shared-Nothing__
__Fail-Stop__
__List-Based__
__Task_Graph__
__Time-Multiplexed__
__Instruction_Sets__.
__Processor_Scheduling__
__Tile-Based__
__Memory-Constrained__
__DSP_Architectures__.
__Hardware_Transactional_Memory__.
__Multimedia_Processing__
__Execution_Time__.
__Non-volatile__
__Mixed-Criticality__
__Register_Files__
__Scientific_Computations__.
__Data_Alignment__
__Server_Systems__.
__Process_Networks__
__Memory_Hierarchies__
__EDF_Scheduling__
__Communication_Library__
__Multi-thread__
__Fingerprint-Based__
__Collective_I/O__
__Collective_Communications__
__Virtual_Storage__
__Ultra-Low-Power__
__Local_Memory__
__Reference_Counting__
__Memory_Hierarchy__.
__Eliminating_Redundant__
__Reconfigurable_Architecture__
__Cache_Partitioning__
__Performance_Optimization__.
__Parallel_Execution__.
__Multi-Valued_Logic__
__Memory_Based__
__Cryptographic_Keys__
__Network_Bandwidth__
__Data_Communications__.
__Module-Based__
__Multi-Port__
__Master-Worker__
__Join_Algorithms__
__Heterogeneous_Platforms__.
__Encryption_Schemes__.
__Version_Control__.
__Task_Parallelism__
__Message-Passing_Programs__.
__Undeniable_Signatures__.
__Dynamic_Task_Scheduling__
__Message_Authentication__.
__ASIC_Design__
__Resource-Efficient__
__Symmetric_Key__
__Analytical_Models__
__Data_Caches__.
__Soft_Errors__.
__Data_Encryption__
__High-Speed__,
__Collusion-Resistant__
__Totally_Self-Checking__
__Trading_Off__
__Trace_Cache__
__Dynamic_Structure__
__Garbage_Collector__.
__Multicore_Processors__
__Error_Tolerant__
__Instruction_Set__.
__Mesh-Connected__
__Leakage-Aware__
__ILP_Processors__.
__Global_Scheduling__
__CMOS_Circuit__
__Total_Order__
__Soft_Errors__
__Systolic_Array__.
__Work_Stealing__
__Dynamic_Partitioning__
__Wafer-Level__
__Cache_Conscious__
__Partial_Scan__
__Matrix_Computations__
__Instruction_Fetch__
__Digital_Signal__
__Distributed_Garbage_Collection__
__Reactive_Programs__.
__Control_Flow__.
__Smart_Camera__
__Parallel_Volume_Rendering__
__Reconfigurable_Platforms__.
__High_Performance_Computing_Systems__.
__Mapping_Algorithms__
__Algorithm-Based_Fault_Tolerance__
__Concurrent_Software__
__Latency_Hiding__
__Numerical_Algorithms__
__Automatic_Layout__
__Side_Channel__
__Loop_Parallelization__
__Zero-Copy__
__Design_Methods__
__Distributed_Memory_Architectures__.
__Test_Data_Generation__
__Maintaining_Consistency__
__Virtual_Channel__
__Two's_Complement__
__Clock_Distribution__
__Multi-unit__
__Hypercube_Computers__.
__Parallel_File_Systems__.
__Buffer_Insertion__
__Task_Graphs__.
__Massively_Parallel_Computers__.
__Distributed_Real-Time_Systems__
__Multi-issue__
__Distributed_Memory__.
__Benchmark_Suite__.
__Scientific_Codes__.
__Power_Converters__.
__FPGA_Platforms__.
__Test_Suite__.
__Text_Search__
__Parallel_Sparse__
__Delay_Testing__.
__Release_Consistency__
__Database_Replication__.
__Trace-Driven__
__Computing_Grid__.
__Coarse_Grain__
__Memory_Requirements__
__Gracefully_Degradable__
__Deterministic_Replay__
__Layout-Aware__
__Multi-core_Architectures__.
__Cryptographic_Algorithms__
__Cholesky_Factorization__.
__Bus_Network__
__Query-Driven__
__Branch_Predictors__.
__Vision_Chip__
__Energy_Reduction__.
__Fuzzy_Logic_Controller__
__GPU_Clusters__.
__Parallel_Rendering__
__Electronic_Cash__.
__Switch-Level__
__White-Box__
__Fault_Tolerance__:
__Public_Key_Cryptosystems__.
__Software-Controlled__
__Sequential_Logic__
__Dynamically_Reconfigurable_Processor__
__Multimedia_Object__
__Rollback_Recovery__
__Buffer_Overflow__
__Hazard-Free__
__Automatic_Differentiation__.
__Performance_Modelling__
__Logic_Programming_Languages__.
__Multiple-Valued_Current-Mode__
__Authenticated_Key_Exchange__.
__Divisible_Load_Scheduling__
__Multi-GPU__
__OpenMP_Programs__.
__Video_Decoding__
__Architecture-Independent__
__Adaptive_Routing__.
__Parallel_Scheduling__
__Image_Processing_Applications__.
__Loop_Fusion__
__Extendible_Hashing__
__Concurrency_Control_and_Recovery__
__Active_Replication__
__Nano-Scale__
__Online_Scheduling__
__Re-Configurable__
__Advanced_Encryption_Standard__.
__Data_Stream_Mining__.
__Tuple_Space__
__Self-Synchronizing__
__Resource_Scheduling__.
__Traitor_Tracing__.
__Multi-Tasking__
__Failure_Rate__
__Kernel-Level__
__Re-configurable__
__DSP_Systems__.
__Array-Based__
__Packet_Switching__.
__Wireless_Sensor_Node__
H.__264/AVC_Encoder__.
__Continuous_Media_Servers__.
__Full-Text_Search__
__Fuzzy_Logic_Controllers__.
__Storage_Manager__
__Reliability_Estimation__
__Yield_Analysis__
__Error_Detection_and_Correction__
__Memory-Aware__
__Low-cost__,
__Breadth-First__
__Parallel_Machine__
__Buffer_Overflow_Attacks__.
__Layout_Optimization__
__Cell_Based__
__Storage_Requirements__
__Multiversion_Concurrency_Control__
__Interprocessor_Communication__
__Protocol_Processing__
__Logic_Simulation__.
__Collective_Operations__
__FPGA-Accelerated__
__Processor_Architectures__
__Hardware/Software_Partitioning__.
__On-Chip_Bus__
__Limited_Memory__.
__Message_Passing_Systems__.
__Network_of_Workstations__.
__Byzantine_Fault_Tolerance__
__Wireless_Applications__
__Distributed_Software__
__Shared_Variables__.
__Partial_Reconfiguration__.
__Hardware_Acceleration__
__Graph_Reduction__
__32-Bit__
__Intermediate_Representation__
__Architectural_Features__
__Robotic_Control__
__Virus_Detection__
__Front-Ends__.
__Hardware_Implementations__.
__Publicly_Verifiable__
__VLSI_Designs__.
__ESD_Protection__
__Quantum-Dot_Cellular_Automata__
__Parallel_Job_Scheduling__.
__Modes_of_Operation__.
__Intrusion-Resilient__
__Cache_Performance__.
__Provably-Secure__
__Consensus_Algorithms__
__Linear_Hashing__.
__Chosen-Ciphertext_Secure__
__Optically_Interconnected__
__MIMD_Architectures__.
__Networked_Control__
__Digital_Signal_Processor__.
__Torus-Based__
__Message_Authentication_Codes__.
__Memory_Utilization__
__Thread_Migration__
__Data_Caches__
__Yield_Optimization__
__Self-Stabilization__.
__Dynamic_Routing__.
__CPU/GPU__
__Frame_Buffer__
__Access_Patterns__.
__Distributed_Memory_Computers__.
__Virtual_Memory_Management__
__Dynamic_Partial_Reconfiguration__
__Elliptic_Curve_Cryptosystem__
__Computation_and_Communication__
__Dynamic_Task__
__Hierarchical_Radiosity__
__Self-Testable__
__Hardware_Systems__.
__Shared_Buffer__
__Trade-offs__.
__Power_Optimization__.
__External-Memory__
__High_Performance__,
__Non-Volatile__
__Dynamically_Reconfigurable_Processors__.
__SIMD_Machines__.
__Post-Silicon__
__Many-core__
__Protocol_Implementations__.
__Join_Operations__
__Silicon_Debug__
__Schedulability_Analysis__.
__Dynamic_Voltage_Scaling__.
__Finite-Difference_Time-Domain__
__Code_Transformations__
__Parallel_Discrete_Event_Simulation__
__Processor_Cores__.
__Delay_Test__
__Communication_Mechanisms__
__Test_Vectors__
__Test_Power__
__Stress_Test__
__Timestamp_Ordering__
__Multimedia_Security__
__Systolic_Algorithms__
__Massively_Parallel_Processors__.
__HW/SW_Codesign__
__Distributed-Memory__
__Cluster_Environments__.
__Signature_File__
__Performance_Aspects__
__Control_Software__
__Irregular_Applications__
__Bandwidth_Reduction__
__Protocol_Implementation__
__Oblivious_RAM__
__Loop_Transformations__.
__Monte_Carlo_Simulations__.
__Storage_Structure__
__Power_Supply_Noise__
__Key_Derivation__
__Linked_List__
__Process_Variability__
__Resource_Contention__
__Cholesky_Factorization__
__Global_Routing__.
__Large-Size__
__Multithreaded_Processors__.
__Cache_Coherency__
__Arithmetic_Unit__
__Ping-Pong__
__Media_Processing__.
__Private-Key__
__Image_Processor__.
__Circuit_Synthesis__.
__Network_Simulations__.
__Single_Chip__
__Matrix_Operations__
__Delay_Fault_Testing__.
__Speculative_Computation__
__Circuit-Level__
__Deterministic_and_Stochastic_Petri_Nets__.
__Random_Number_Generators__
__Polling_Systems__.
__Communication_Synthesis__
__SIMD_Architectures__.
__Memory_Architecture__.
__Cache_Memory__.
__High_Level_Synthesis__
__Finite_Automaton__
__Full_Adder__
__Performance_Oriented__
__Power_Distribution_Systems__.
__Area_Optimization__
__Workload_Modeling__
__Parallel_Environments__.
__PC_Cluster__
__Boundary_Scan__.
__Large_Data__
__Message_Passing_Programs__.
__Multi-Player__
__Delay_Faults__
__Auto-adaptive__
__Instruction_Caches__.
__Dynamically_Reconfigurable_Architectures__.
__Gate_Level__
__Cryptographic_Algorithms__.
__Wireless_Transceivers__.
__HPC_Applications__
__Simulation_Methods__
__Scenario_Based__
__Test_Point_Insertion__
__Parallel_Evolutionary_Algorithms__.
__16-Bit__
__Checkpoint/Restart__
__Stochastic_Model__
__Secondary_Storage__.
__MPI_Communication__
__Graph_Analysis__
__VLSI_Layout__.
__Jitter_Measurement__
__Self-reconfigurable__
__Performance_Study__.
__Reliability_Enhancement__
__Wind_Tunnel__
__Test_Planning__
__Flash-based__
__Digital_Logic__
__Network-on-Chip_Architectures__.
__Communication_Overhead__
__Large_Scale_Systems__.
__Performance_Analyses__
__Failure_Detector__
__Cache_Memories__
__Compiler_Optimizations__
__Sequence_Generation__
__Application_Mapping__
__Attack_Resistant__
__Disk_Systems__.
__Cache-Conscious__
__Random_Number_Generation__
__Geometric_Computing__.
__Analog_CMOS__
__Transaction-Level__
__Power_Modeling__
__SoC_Designs__.
__Semiconductor_Manufacturing__.
__Shared_Disk__
__Integration_Method__
__High_Performance_Microprocessors__.
__Transient_Faults__
__Test_Patterns__.
__Anonymous_Credentials__.
__LH*__
__Defect_Tolerance__
__Double-Gate__
__Fault_Attacks__
__Parallel_Adaptive__
__Open_MPI__.
__Distributed_Mutual_Exclusion__.
__OpenMP_Applications__
__Parallel_Disks__.
__Hybrid_MPI/OpenMP__
__Sparse_Matrix_Computations__
__Spatial_Locality__
__Asynchronous_Networks__.
__Group_Signature_Scheme__
__Parallel_Image_Processing__.
__Software-Hardware__
__Key-Dependent__
__True_Random_Number_Generator__
__Efficient_Hybrid__
__Highly_Heterogeneous__
__Dynamic_Memory_Allocation__
__Primary-Backup__
__Stack-based__
__FIR_Filtering__
__Connected_Component_Labeling__
__Scientific_Simulations__.
__Workload_Distribution__
__SMP_Clusters__.
__I/O__:
__Page_Replacement__
__Higher_Radix__
__Communicating_Finite_State_Machines__.
__Scheduling_Tasks__
__Memory_Accesses__
__Power_Delivery__
__RFID_Protocols__.
__Combinational_Logic__
__Parallel_Multigrid__
__Hardware_Architecture__.
__Network_Control__.
__Distributed_Asynchronous__
__Address_Generation__
__Multi-resource__
__LDPC_Decoding__.
__Multimedia_Server__
__Media_Synchronization__
__Race_Detection__
__Matrix_Computations__.
__Reliability_Improvement__
__Concurrent_Java_Programs__.
__Superscalar_Microprocessors__.
__Floating-Point_Arithmetic__
__Authenticated_Key_Agreement_Protocol__.
__Hardware/Software_Partitioning__
__Analog_Test__
__State_Encoding__
__Digital_Filter__
__Profile-Driven__
__Timing_Driven__
__Optimal_Allocation__
__Scan_Designs__.
__Full-Chip__
__Data_Transfers__.
__Circuit_Synthesis__
__Circuit_Simulator__
__VLSI_Circuit__
__Terrain_Visualization__.
__Cycle_Accurate__
__Multicast_Communication__.
__Numerical_Computation__
__Time_Synchronization__.
__Cost-Driven__
__Distributed_Network__
__Clock_Generation__
__Temporal_Verification__
__Functional_Test__
__Cache_Access__
__Defect-Oriented__
__Message-Driven__
__Workload-Aware__
__Low_Bandwidth__
__on_Chip__
__Secure_Hash_Algorithm__
__Failure_Modes__
__NUMA_Multiprocessors__.
__Digital_Filtering__
__CMOS_Logic__
__Extendible_Hashing__.
__Multiple_Faults__.
__Partially_Reconfigurable__
__Test_Cost__
__Memory_Optimization__
__Efficient_Approximate__
__VLSI_Chips__.
__Self-Reproducing__
__VLSI_Systems__
__Self-Repair__
__Hybrid_BIST__
__Test_Quality__
__Analog_and_Mixed-Signal__
__Near-Threshold__
__Simulation-Based_Optimization__
__Periodic_Tasks__
__One-Sided_Communication__
__Real-Time_Operating_Systems__
__Multistage_Interconnection_Network__
__Particle_Swarm_Optimization__:
__Runtime_Reconfigurable__
__Rate-Monotonic__
__Efficient_Hierarchical__
__Graphics_Cards__.
__Cryptographic_Hardware__
__Data-Path__
__IP_Routers__.
__Nested_Parallelism__.
__Mode_of_Operation__.
__Network_Processing__
__Video_Servers__
__Coherence_Protocols__
__Embedded_Microprocessors__.
__Pointer-Based__
__Speculative_Multithreading__
__Unstructured_Mesh__
__Memory_Controller__
__Data_Mining_Algorithms__
__Discrete-Event_Simulation__.
__Functional_Language__.
__Cluster_Computers__.
__Stream_Processor__.
__Procedure_Calls__.
__Low-Power_High-Speed__
__Instruction_Level__
__Weak_Consistency__
__Hierarchical_Control__
__Superscalar_Processors__
__Fault_Testing__
__Ocean_Model__.
__Timing_Optimization__
__Data_Flow_Graphs__
__Disk_Scheduling__.
__Hardware-Efficient__
__Neural_Network_Controller__
__Cluster_Architectures__.
__Partitioning_Scheme__
__Data-Intensive_Applications__.
__Voting_Scheme__.
__Execution_Model__
__VLIW_Processor__
__Variation-Tolerant__
__Body_Area_Network__
__Grid_Resource_Management__
__Minisymposium_Abstract__.
__Real-Time_Operating_System__
__Parallel_Machine__.
__Multiple-Precision__
__TCAM-Based__
__Multi-standard__
__Flash_Memories__
__Hypercube_Systems__.
__Dynamic_Frequency_Scaling__
__Charge_Recycling__
__Data_Paths__
__Random_Permutation__
__Wireless_Body_Area_Network__
__Parallel_Iterative__
__Grid_Workflows__
__FPGA_Implementation__
__Processor_Core__
__Image_Processing_Algorithms__.
__RISC_Processor__
__Clock_Gating__
__Connection_Machine__
__Network_Emulation__
__SOC_Test__
__Task_Placement__
__Vector_Processor__
__Pairing-Based_Cryptography__
__Test_Synthesis__
__Parallel_Logic_Programming__
__Test_Compression__
__Test_Time_Reduction__
__Data-flow__
__Built-In_Test__
__Operational_Amplifier__
__Pattern_Set__
__Dynamic_Circuits__.
__Distributed_Embedded_Systems__
__Switching_Systems__
__Test_Environment__.
__Design_for_Test__
__NoC_Architectures__.
__Parallel_Finite_Element__
__Shared_Cache__
__B+-Trees__
__Quorum_Systems__.
__Bulk_Loading__
__Query_Execution__.
__Process_Simulation__.
__Generation_Algorithm__.
__Ring_Signature__.
__Access_Method__
__ILP-Based__
__Extreme-Scale__
__Highly_Integrated__
__Design_Strategy__
__Trade-Off__.
__Cycle-Accurate__
__Data_Staging__
__Combinational_Circuit__
__Logic_Optimization__
__Parametric_Yield__
__Fault-Secure__
H.__264_Encoder__
__Data_Path_Synthesis__.
__Fault-Tolerant__,
__Repeater_Insertion__
__Dual_Core__
__RFID_Authentication_Protocol__.
__Irregular_Problems__
__Hardware_Accelerator__.
__Printed_Circuit_Boards__
__Self-Timed_Circuits__.
__Reed-Solomon_Decoder__
__Soft_Error_Rate__
__Irregular_Problems__.
__Hardware_Efficient__
__Reference_Counting__.
__Communication_Primitives__
__Shared_Virtual_Memory_Systems__.
__Video_Traffic__.
__Multimedia_Processing__.
__Many-Core_Processors__.
__Critical_Sections__
__Logic_Gate__
__Event-Triggered__
__Event_Traces__
__Compiler-Based__
__Periodic_Tasks__.
__Cache_Coherence_Protocols__.
__Statistical_Timing_Analysis__
__Process_Mapping__
__Microprocessor_Based__
__Storage_Hierarchies__.
__Software_Based__
__Optical_Disks__.
__Data_Flow_Graph__
__SPIDER__:
__Statistical_Disclosure_Control__
__Communication_Optimizations__
__Deadlock_Prevention__
__Automatic_Tuning__
__Load_Imbalance__
__Offset_Assignment__
__Heuristic_Optimization__
__Parallel_Systems__:
__Client-Server_Systems__.
__Bandwidth_Requirements__
__Motion_Estimator__
__Configurable_Computing__
__Symmetric_Encryption__.
__Data_Distributions__
__Branch_Predictor__.
__Multimedia_Processors__.
__File_Migration__
__Performance_Measurements__.
__Performance_Results__.
__Multithreaded_Architecture__.
__Dataflow_Architecture__
__Lattice_Gas__
__Parallel_Code__
__Video_Encoder__
__Cache_Behavior__
__Bus_Arbitration__
__Expression_Evaluation__
__Feedback_Mechanism__
__Strongly_Unforgeable__
__Provably_Efficient__
__Security_Proofs__
__Multivariate_Public_Key_Cryptosystems__.
__Compile_Time__
__Image_Processor__
__Processor_Arrays__
__Partitioning_Algorithm__
__Molecular_Dynamics_Simulation__.
__Gemini__
__Wave-Pipelined__
__Resource-Limited__
__MIMD_Computer__.
__Chip_Design__.
__Parallel_Scientific_Applications__.
__Low-Voltage_CMOS__
__Multiprocessing_Systems__.
__Logical_Effort__
__Key_Recovery__.
__Redundant_Binary__
__Bit-Width__
__P2P_Overlay_Network__.
__Memory_Architectures__.
__Hardware_Description_Languages__.
__Co-Simulation__
__Processor_Array__.
__Shortest_Path_Algorithms__.
__Embedded_Linux__.
__Exploiting_Parallelism__
__Cost_Optimization__
__Distributed_Mutual_Exclusion_Algorithm__.
__Dynamic_Binary_Translation__.
__Partially_Reconfigurable_FPGAs__.
__Deadlock_Recovery__
__Matrix_Operations__.
__Word-Oriented__
__End-To-End__
__Load_Prediction__
__Performance_Analysis__,
__Web_Caches__.
__Client_Puzzles__
__Hierarchically_Clustered__
__LDPC_Decoder__
__Multiprocessor_Real-Time_Systems__.
__Parallel_Disk_Systems__.
__Multiple_Processors__.
__Consistency_Conditions__
__Issue_Queue__
__NAND_Flash_Memory__.
__Heterogeneous_Architectures__.
__Distributed_Constraint_Satisfaction__.
__Embedded_Computing__.
__Concurrent_Checking__
__Price_Prediction__
__High-Performance_Microprocessors__.
__Data_Stream_Processing__.
__Control_Algorithms__
__Multiple_Queries__
__Real-Time_Image_Processing__
__Smart_Power__
__Single-Cycle__
__Byzantine_Quorum_Systems__.
__Cache-Coherent__
__State_Space_Exploration__
__Disk_Storage__
__Secondary_Storage__
__Commit_Protocols__.
__Lifting-Based__
__Automatically_Tuned__
__Power_Gating__.
__Architecture-aware__
__Video_Decoder__
__Mixed_Precision__
__Reversible_Logic_Synthesis__
__SOC_Design__.
__Synchronization_Mechanism__
__L2_Cache__
__Instruction-Level_Parallelism__
__Non-strict__
__Cache_Architecture__
__Intelligent_Network__.
__Edge_Detection_Algorithm__
__Data_Placement__.
__Symmetric_Encryption__
__Point-to-Point_Communication__
__Two-Phase_Locking__
__Matrix_Computation__
__Resource_Estimation__
__Cryptographic_Schemes__
__CMOS_Image_Sensor__.
__Commercial_Applications__.
__Timing-Aware__
__Parallel_Memories__.
__Optimizing_Compiler__.
__Probabilistic_Model_Checking__
__Assembly_Code__.
__High_Speed__,
__Parallelizing_Compiler__
__Video_Encoder__.
__One-Way_Function__.
__Structured_ASIC__
__Security_Constraints__
__Standard_Cell__
__Branch-and-Bound__.
__Communication_Architectures__
__MIMD_Machines__.
__Processing_Elements__.
__Optical_Flow_Computation__.
__Low_Power_CMOS__
__Electrical_Networks__.
__OpenMP_Applications__.
__Soft_Real-Time_Systems__.
__Isosurface_Extraction__.
__Data_Path_Synthesis__
__Certificate_Revocation__.
__Heterogeneous_Multiprocessor__
__Massively-Parallel__
__Runtime_Reconfiguration__
__Global_Communication__
__Content_Addressable_Memories__.
H.__264/AVC_Decoder__.
__Static_Task_Scheduling__
__Key_Agreement_Protocol__.
__Multiple-Level__
__Particle_Transport__
__Software_Implementation__
__Quantum-Dot_Cellular_Automata__.
__Collective_Communications__.
__Opto-Electronic__
__Power-Gating__
__Symmetric_Multiprocessors__
__Parallel_Image_Processing__
__Grid_Files__.
__Protocol_Stacks__.
__Communication_Architecture__
__Instruction_Sets__
__Signature_Scheme_from_Bilinear_Pairings__.
__Malware_Analysis__.
__Mutual_Information_Analysis__
__Memory_BIST__
__Parallel_Language__
__Dynamic_Reconfigurable__
__Signatures_Without_Random_Oracles__.
__Identification_Scheme__.
__Anonymous_Fingerprinting__
__Public-key__
__Redundancy_Allocation__
__Distributed_Real-Time_Applications__.
__FPGA_Interconnect__
__Loop-Based__
__Kahn_Process_Networks__
__Source-to-Source__
__Analog_Design__
__Hardware_Accelerators__.
__Built-In_Self-Test__.
__Memory_Architectures__
__Time_Stamp__
__Loop_Nests__.
__Dense_Linear_Algebra__
__VLSI_Processor__
__Proxy_Signature_Scheme__.
__Cube-Connected_Cycles__
__Convex_Hull_Algorithm__.
__Group_Signature_Scheme__.
__Adiabatic_Logic__
__IP-Core__
__Real-Time_Operating_System__.
__VLSI_Array__
__Decimal_Floating-Point__
__Buffer_Sizing__
__Signal_Processing_Systems__.
__File_Access__.
__Memory_Operations__
__Efficient_Verification__
__Multi-Ring__
__Frame_Based__
__Hierarchical_Systems__.
__Fault-Tolerant_Clock_Synchronization__
__Double_Precision__
__Set_Intersection__.
__Power_Analysis_Attacks__
__Dependent_Tasks__
__RSA-CRT__
__Read-Write__
__Multimedia_Application__.
__Certificateless_Signature__
__Pull-Based__
__Power_Analysis__.
__Message_Passing_Interface__.
__Commodity_Clusters__.
__Hardware_Based__
__Parallel_Programming_Language__.
__A_Genetic_Algorithm_Based__
__Data_Parallelism__.
__Relational_Database_System__.
__Test_Compression__.
__Current_Testing__
__Data_Parallelism__
__IR-Drop__
__Prefetching_and_Caching__
__Software_Defined_Radios__.
__Execution_Model__.
__High_Security__
__Concurrent_Test__
__Block_Level__
__Fingerprint_Verification__
__Magnetic_Tape__
__Control_Units__.
__Embedded_Cores__.
__Co-Scheduling__
__Dynamically_Reconfigurable_Hardware__.
__Focal_Plane__
__Rate_Monotonic_Scheduling__
__Soft_and_Hard__
__Cell_Broadband_Engine__.
__Write-Once__
__Bit-Sliced__
__Multiple_Copy__
__Scan_Chains__.
__Optimistic_Replication__
__Automatic_Parallelization__.
__Parallel_Library__
__Static-Priority__
__Fault_Secure__
__Replica_Control__
__Self-Reconfiguring__
__Formally_Verifying__
__Deadline_Assignment__
__Storage_Model__
__Index_Structures__
__Distributed_Memory_Multiprocessors__.
__Mobile_Multimedia_Communications__.
__Attack_Detection__.
__Multiprocessor_Architectures__
__Append-Only__
__Database_Server__.
__Online/Offline__
__Designing_Robust__
__Star_Graph__
__Self-Configurable__
__Transistor_Level__
__Delay_Optimization__.
__File_I/O__
__Reconfigurable_Platform__.
__Automated_Software__
__Or-Parallel_Prolog__
__Performance_Requirements__.
__Network_File_System__.
__Buffer_Cache__
__Dedicated_Hardware__
__Queueing_Network_Models__
__Don't_Cares__
__Hardware_Compilation__.
__Load_Balancing__:
__Sparse_Matrix_Computations__.
__Text_Searching__
__Online_Routing__
__Fault-Based__
__Scratch-Pad_Memory__
__Hardware/Software_Codesign__.
__Ordinal_Optimization__
__Control_Logic__
__Speech_Recognition_Systems__.
__Code-based__
__Remote_Memory__
__Transistor_Sizing__
__Optical_Burst_Switching__.
__Noise-Aware__
__Layout-Driven__
__Custom_Instruction__
__Standard_Cells__.
__Memory_Space__
__Iterative_Algorithms__.
__Storage_Access__
__Irregularly_Structured__
__Digitally_Assisted__
__Software_DSM_Systems__.
__Data-parallel__
__Linux_Clusters__.
__Secure_Multi-party__
__Dynamic_Voting__
__AES_Encryption__
__Ethernet-Based__
__Token-based__
__Mapping_Strategies__
__Linux_Cluster__.
__Deadline_Scheduling__
__CFD_Code__
__Digital_Signature__.
__Particle_Tracking__
__Certificateless_Encryption__
__PVM_and_MPI__
__Network_Games__
__Communication_Models__.
__Self-Diagnosis__
__Thread_Management__
__FPGA_Devices__.
__Software_Fault_Tolerance__
__Heterogeneous_Multicore__
__Distributed_Memory_Systems__.
__Optical_Buses__.
__Physical_Design__.
__Data-Flow_Graphs__.
__Identification_Scheme__
__Space-Time_Adaptive_Processing__
__Grid_Platforms__.
__Replicated_Databases__
__Pin_Electronics__
__Array_Multiplier__
__P2P_Streaming_Systems__.
__Power/Ground__
__Testing_Strategies__.
__Multi-GHz__
__Hard_Real-Time_Applications__.
__Immune_System__.
__Massively_Parallel_Processor__
__Test_Programs__
__Spatial_Partitioning__
__SRAM_Cell__
__Process_Migration__.
__Multi-cluster__
__Ultra_High_Speed__
__Superscalar_Processor__
__Tabled_Logic_Programs__.
__Multicore_Systems__
__Large_Scale__,
__Montgomery_Multiplication__.
__Montgomery_Multiplier__
__Virtex_FPGAs__.
__Correlation_Power_Analysis__
__Countermeasure_against__
__Replication-Based__
__Flash_File_System__
__Video_Decoding__.
__Concurrent_Logic_Programs__.
__VLIW_Architecture__.
__Speculative_Multithreaded__
__Large_Scale_Distributed_Systems__.
__Hardware_Emulation__
__Performance_Predictions__
__Network_Contention__
__Remote_Method_Invocation__.
__Memory_Latency__
__Passive_Testing__.
__against_Side_Channel_Attacks__.
__Publish/Subscribe_System__.
__Proxy_Signature__
__Layout_Driven__
__Smart_Card_Applications__.
__Verification_Tool__
__An_Area_Efficient__
__Embedded_DSP__
__Multiprocessor_Systems-on-Chip__.
__Asynchronous_Consensus__
__Parallel_Graph_Algorithms__
__Architecture-Aware__
__DDoS_Detection__
__Multi-port__
__Synthesis_Tool__
__Online_Transaction_Processing__
__Power_Distribution_Networks__.
__Dataflow_Architecture__.
__Semiconductor_Device__
__MOS_Circuits__.
__Built-In_Self-Repair__
__SystemC_Designs__.
__Practical_Considerations__.
__Hierarchical_Design__
__Automated_Design__
__SRAM-Based__
__Signal_and_Image_Processing__.
__Datapath_Synthesis__.
__Task_Systems__.
__Computational_Electromagnetics__.
__Web_Server_Clusters__.
__Data_Dependency__
__Defect_Analysis__
__Cache_Line__
__LUT-Based__
__Space_Sharing__
__Self_Test__
__CMOS_Gates__
__Mutation-Based__
__Adaptive_Computing__.
__Yield_Enhancement__.
__Partially_Clairvoyant__
__Authentication_Schemes__.
__Data_Filtering__
__Contract_Signing__.
__Group_Oriented__
__Multicore_Architectures__
__Redundancy_Management__
__Embedded_Test__
__Reconfigurable_FPGAs__.
__Optimization_Framework__.
__Current-Mode_CMOS__
__Coercion-Resistant__
__Distributed_Arithmetic__.
__Delay_Lines__.
__Failure_Detector__.
__Subroutine_Library__.
__Group_Key_Agreement__.
__CNN-Based__
__VLSI_Interconnects__.
__RF_Circuits__.
__FPGA_Prototyping__
__Quasi-Cyclic_LDPC_Codes__.
__Cache_Optimization__
__IP_Core__.
__Built-in_Test__
__High-Speed_Digital__
__Self-repairing__
__Strong_Consistency__
__Conditional_Branches__
__Task_Scheduler__
__Transition_Fault__
__FFT_Algorithm__
__Reconfigurable_Processors__
__Parallel_FEM__
__Residue_Number_System__.
__Fault_Simulator__.
__March_Test__
__Flow_Models__
__Operational_Amplifiers__
__Random_Access_Memories__.
__Content_Addressable_Memory__.
__Deterministic_Routing__
__Mapping_Technique__
__Queuing_Systems__.
__Network_Interface__.
__Complex_Embedded_Systems__.
__Complexity_Measurement__
__Pipeline_Architecture__
__Parallel_Molecular_Dynamics__
__High_Fault_Coverage__
__Load_Sharing__.
__VLSI_Architecture__.
__Row/Column__
__Two-Phase_Locking__.
__RF_Transceiver__
__MIMD_Multiprocessors__.
__Dynamically_Reconfigurable_Hardware__
__Fast_Deterministic__
__Power_Minimization__.
__Fault-Tolerant_Communication__
__Demo_hour__.
__Compiler_Optimizations__.
__Logic_Block__
__Program_Restructuring__
__IP_Lookup__.
__Horizontal_Fragmentation__
__Memory_Requirement__
__Communication_Optimization__
__Yield_Improvement__.
__Reader-Writer__
__Verification_Techniques__.
__Nuclear_Reactor__
__Parallel_I/O__.
__Race-Free__
__Symmetric_Cryptography__.
__Token-Passing__
__Speculative_Execution__.
__Numerical_Computation__.
__Cache_Design__.
__Ladder_Diagram__
__RFID_Tag__.
__Collective_Operations__.
__Standard_Model__
__Locking_Protocol__.
__Signcryption_Schemes__
__Cryptographically_Secure__
__Software_DSM__
__Message_Recovery__
__Embedded_Operating_Systems__.
__Communication_Devices__.
__Key_Escrow__.
__Elliptic_Curve_Point_Multiplication__
__Reconfigurable_Array__
__Power_Analysis_Attacks__.
__Numerical_Linear_Algebra__.
__CRT-Based__
__Logic_Cell__
__Error_Detecting__
__Chip_Multiprocessor__.
__Batch_Verification__
__Replacement_Algorithms__
__Feasibility_Analysis__
__Variation_Tolerant__
__Fault_Model__.
__Reconfigurable_Processors__.
__Bulk-Synchronous_Parallel__
__Loop_Parallelization__.
__Eigenvalue_Solver__
__High_Level_Synthesis__.
__Atomic_Multicast__
__Importance_Measures__
__Secure_Communications__.
__Scheduling_Policies__.
__Energy-Driven__
__Explicitly_Parallel_Programs__.
__Navier-Stokes_Solver__
__Ubiquitous_Sensor_Network__.
__Layout_Design__.
__Tomographic_Reconstruction__.
__Group_Signature__.
__Large-Scale_Parallel__
__Transaction_Execution__
__Balanced_Trees__.
__Fast_Arithmetic__
__Scheduling_Parallel_Tasks__
__Instruction_Set_Extension__
__Video_Decoder__.
__Smart_Cameras__.
__Multiple_Processor__
__Database_Operations__
__MEMS-Based__
__Inter-Process_Communication__
__PowerPC_603__
__PDE_Solvers__
__Based_Hybrid__
__ABR_Flow_Control__
__Optical_Access_Network__
__Virtual_Network_Mapping__
__Atmospheric_Model__.
__Numerical_Linear_Algebra__
__Performance_Constraints__.
__Diagnosis_Algorithms__
__Iterative_Solvers__.
__Breadth_First_Search__
__Combinatorial_Circuits__.
__Minimal_Cost__
__Linear_Solvers__
__Software_Radio__.
__Static_Random_Access_Memories__.
__Video_Codecs__.
__Linkage_Analysis__
__User-Space__
__Related-Key_Differential__
__Consensus_Protocols__
__Crash_Failures__.
__Dynamic_Web_Service_Composition__
__Automatically_Parallelized__
__Variable_Block_Size_Motion_Estimation__
__Microprocessor-Based__
__Digital_Microfluidic__
__Fast_Decoding__
__Encoder/Decoder__
__Digital_Cinema__.
__Maximally_Permissive__
__Systolic_Architectures__.
__Inside-Out__
__Embedded_Platform__.
__Memory_Allocation__.
__Barrier_Synchronization__.
__Adaptive_Meshes__
__Vector_Computers__.
__Circuit_Model__
__Functional_Parallelism__
__Key_Encapsulation__
__Architecture_Exploration__.
__Dynamic_Compilation__
__Optimal_Solutions__.
__Fair_Exchange__.
__PC-Cluster__.
__Grid_File__.
__Massive_Parallel__
__Hardware_Supported__
__B+-Tree__
__State_Space_Generation__
__Performance_Limitations__
__Timing_Attacks__.
__Ada_Tasking__.
__Page_Access__
__Controller_Area_Network__.
__Hybrid_CPU-GPU__
__Digital_Audio_Watermarking__
__Associative_Processor__
__Prolog_Machine__
__Error_Detection_and_Recovery__
__Massively_Parallel_Computing__
__Functional_Tests__
__Scheduling_Methods__
__Turnaround_Time__
__Synchronous/Asynchronous__
__Instruction_Set_Extensions__.
__Efficient_Synchronization__
__Multicore_Machines__.
__Cooperative_Search__
__Golomb_Ruler__
__Efficient_Symbolic__
__Network_Topology_Discovery__
__PRAM_Simulation__
__Variable_Latency__
__Parallel_Ray_Tracing__
__Data_Transformations__
__Simultaneous_Multithreading__.
__Evolutionary_Testing__.
__XML_Filtering__
__Multi-Processor_Systems__.
__Reconfigurable_Networks__.
__Memory_Access__.
__Field-Programmable__
__Table-based__
__Iterative_Logic_Arrays__.
__Dataflow_Architectures__.
__Reconfigurable_Coprocessors__.
__Constrained_Environments__.
__Communication_Architectures__.
__Image_Processing_Applications__
__Switch_Fabrics__.
__Advanced_Video_Coding__
__SIMD_Architecture__
__GNSS_Receivers__.
__Group_Key_Exchange_Protocol__
__Memory_Models__.
__Module_Selection__
__Micro-architecture__
__Leakage_Current_Reduction__
__Object_Code__
__Non-Volatile_Memory__
__Cache_Miss__
__Redundant_Disk_Arrays__.
__State_Saving__
__Read_and_Write__
__Asynchronous_Design__
__Column-Oriented__
__Request-Response__
__Key_Exchange_Protocol__.
__Control_Flow_Checking__
__IDDQ_Testing__.
__Software_Implemented__
__Path_Delay_Fault__
__Bridging_Faults__.
__Defect_Coverage__
__On_Chip__
__VLSI_Test__
__BIST-Based__
__Operational_Amplifiers__.
__FFT_Processor__.
__Redundancy_Removal__
__Proof_Checking__
__Reduction_Techniques__.
__Designing_Reliable__
__Execution_Models__
__DNA_Sequencing__.
__Modulo_Scheduling__.
__Mobile_Communication_Networks__
__Signcryption_Schemes__.
__Linux_Cluster__
__Branch_Predictors__
__Design_Exploration__.
__Synchronous_Circuits__.
__C_Compiler__.
__VLSI_Layouts__.
__Parallel_Computing_Systems__.
__Improved_Security__
__Flip-Flops__.
__Malicious_Code__.
__Hardware_Assisted__
__64-Bit__
__Circuit_Designs__.
__Low-Leakage__
__Multi-Zone__
__Decision_Tree_Construction__.
__Communication_Costs__.
__Parallel_Loops__.
__I/O-Intensive__
__Cluster_Systems__
__SMP_Cluster__
__Performance_Metric__
__Divide_and_Conquer__:
__High-Performance_Processors__.
__Storage_Networks__.
__Hashing_Scheme__
__Predicate-Based__
(__MIPS__)
__Local_Network__
__Microprocessor_Architecture__
__Dynamic_Code__
__Broadcast_Communication__
__Program_Parallelization__
__Dataflow_Machine__.
__Programming_Abstractions__
__Object_Store__.
__Computing_Platform__
__Efficient_Revocation__
__Multi-Grid__
__Architectural_Concepts__
__Heterogeneous_Embedded_Systems__.
__Router_Architecture__.
__Encryption/Decryption__
__Batch_Verification__.
__Web_Log_Mining__
__Micro-Architecture__
__Layout_Synthesis__
__False_Path__
__Post-Placement__
__Self-Recovering__
__Optimal_Layout__
__Diagnostic_Test__
__Low_Power_Consumption__
__Heterogeneous_Multiprocessors__.
__Voltage_Regulator__
__Result_Verification__
__Synchronous_Data_Flow__
__High-Speed_CMOS__
__Cryptographic_Hardware__.
__Booth_Multipliers__.
__Silicon_Debug__.
__Instruction_Selection__
__Low-Power_Design__.
__Integrated_Circuit__.
__Embedded_SRAM__
__Globally_Optimized__
__Mixed-Signal_Test__
__SystemC-AMS__.
__Join_Operation__
__Path_Delay_Faults__
__Subthreshold_CMOS__
__Dynamic_Spectrum_Management__
__File_Caching__
__Make-to-Stock__
__Reversible_Logic__.
__SIMD_Processor__
__Chip-Multiprocessors__.
__Programmable_Logic_Devices__
__Interconnection_Networks__:
__Soft_Error_Detection__
__Lifetime_Reliability__
__Partitioning_Schemes__
__Efficient_Load_Balancing__
__Analog/RF__
__Rendering_Engine__
__Distributed_Architecture__.
__Processor_Utilization__
__Message_Logging__
__Hybrid_Electric_Vehicle__
__Anonymous_Credentials__
__Data-Parallel_Programs__.
__Deterministic_Parallel__
__PDE_Solvers__.
__Firewall_Policies__.
__Storage_Server__.
__Flexible_Scheduling__
__Adaptive_Block__
__Input_Stage__
__DSP_Algorithms__
__Data_Parallel_Programs__.
__Fat-Trees__.
__Linear_Solver__
__MPI_and_OpenMP__.
__Mutual_Exclusion_Algorithm__
__Performance_Analysis_Tools__.
__Reversible_Circuits__
__Priority_Inheritance__
__Reconfigurable_Functional_Unit__
__Parallel_Pipelined__
__Designing_Fault-Tolerant__
__Optical_Interconnect__
__Distributed_Database_Design__.
__Code_Size__
__Improving_Locality__
__Cache_Misses__.
__Stream-Oriented__
__CORDIC_Algorithm__
__Trading-Off__
__Variability-Aware__
__Network_Partitioning__.
__Allocation_Problems__
__Real-Time_Distributed_Systems__
__Omega_Networks__.
__RISC_Processors__.
__Source_Level__
__Iteration_Space__
__Eventually_Consistent__
__Computational_Finance__.
__OpenMP/MPI__
__Workload_Allocation__
__Direct_Digital_Frequency_Synthesizer__
__Cryptographic_Security__
__Multimedia_Communication_Systems__.
__Image_Compositing__
__Optical_Bus__
__Storage_Area_Network__.
__Operating_System_Kernels__.
__Load_Balancing_Algorithms__.
__Cache-Coherent_Multiprocessors__.
__Abstraction_Level__
__Memory_Protection__
__Flight_Control_System__
__Traffic_Classification__.
__Scratchpad_Memory__
__Synchronization_Mechanisms__
__Process_Creation__
__Multicore_Processor__.
__High_Performance_Networks__.
__Multi-Thread__
__Distributed_Deadlock_Detection__
__Processor-Memory__
__Race_Detection__.
__Page-Based__
__Parallelizing_Compilers__
__Distributed_Shared_Memory_System__.
__NAS_Grid__
__Adaptive_Load_Sharing__
__Temporal_Uncertainty__
__Self-Test__.
__Low_Area__
__Design_Validation__.
__Scan_Compression__
__Voltage_Scaling__.
__Timestamp-Based__
__Information_Flow_Security__
__Behavioral_Descriptions__.
__Network_Simulations__
__Prt__Voter__
__Nested_Transaction__
__Hashing_Algorithm__
__Radio_Transmission__
__Extended_Petri_Nets__.
__High_Efficiency_Video_Coding__
__Collision_Search__
__Tree_Pattern_Matching__.
__Digital_Signature_Schemes__.
__Division_and_Square_Root__
__Decentralized_Load_Balancing__
__Spread_Spectrum_Watermarking__
__MPI_Implementation__
__Constant_Size__
__Keystream_Generator__
__Hybrid_Search__
__Software_Diversity__
__Partitioning_Methods__
__Prolog_Compiler__.
__MIMD_Parallel__
__Scheduling_Techniques__
__Java_Code__.
__Designated_Confirmer_Signatures__
__Distributed_Virtual_Environment_Systems__.
__Quasi-Static_Scheduling__
__Multithreaded_Architecture__
__A_Petri_Net-Based__
__Multigrid_Methods__
__LFSR-Based__
__Random_Access_Memories__
__Memory_Mapped__
__Parallel_Multipliers__
__Cellular_Nonlinear_Network__
__Hardware_Accelerator__
__Change-Driven__
__Co-processor__
__Loop_Unrolling__
__Multiplier_Design__
__Selection_Function__
__Parallel_Processes__
__Static_Mapping__
__Pipeline_ADC__.
__Domino_Logic__.
__Superscalar_Architectures__.
__Incremental_Attribute_Evaluation__
__Communication_Scheduling__
__Cache_Pollution__
__Multi-threshold__
__Object_Sharing__
__Nanometer_CMOS__
__Communication_Library__.
__Performance_Enhancement__.
__Statistically_Secure__
__IP_Protection__
__Message_Recovery__.
__Simultaneous_Access__
__Workstation_Cluster__
__Embedded_Tutorial__:
__Switch-based__
__Network_Stack__
__Testability_Analysis__.
__General_Purpose_Processors__
__Dynamic_Loop_Scheduling__
__Single-Server__
__DLL-Based__
__Counterflow_Pipeline__
__Point-Based_Rendering__
__Multi-Function__
__Chameleon_Hash__
__Timing_Verification__.
__Smart_Sensors__
__Control_Protocol__.
__MIMD_Computers__.
__Remote_Terminal__
__Synthetic_Workload__
__Parallel_Video_Servers__.
__Global_Virtual_Time__
__SOAP_Messages__
__Multichip_Modules__.
__Replacement_Algorithm__.
__Multi-Chip__
__Charge-Based__
__Adaptive_Algorithms__.
__Block_Placement__
__Gallium_Arsenide__
__Imprecise_Computations__
__Multi-Block__
__IIR_Filters__
__Multiple_Processors__
__Energy-Aware_Scheduling__
__Instruction_Caches__
__Long-Duration__
__Fast_Fourier_Transforms__.
__Matrix-Matrix_Multiplication__
__Algorithmic_Skeletons__.
__Parallel_Logic_Programming__.
__Bus_Networks__
__Particle_Simulations__
__Congestion_Management__.
__Data_Transfer_and_Storage__
__Automatic_Data_Distribution__
__Interactive_Ray_Tracing__
__Fault-Tolerant_Computing__
__Access_Pattern__
__DSP_Algorithms__.
__Deterministic_BIST__
__Programming_Models__.
__Parallel_Matrix__
__Analog_and_Mixed_Signal__
__Specification_Based__
__Leakage_Power_Reduction__.
__Memory_Faults__.
__Structural_Test__
__Combinational_Logic_Circuits__
__On-Chip_Interconnection_Networks__.
__Heterogeneous_Computing_Environments__.
__DNA_Sequence_Alignment__
__Control_Units__
__Reconfigurable_Embedded_Systems__.
__Multichip_Module__
__Analog_BIST__
__Reconfigurable_SoC__
__Cryptographic_Systems__.
__RAM-Based__
__Efficient_Asynchronous__
__Test_Response__
__CC-NUMA_Multiprocessors__.
__Publicly_Verifiable_Secret_Sharing__
__RSA_Signatures__.
__Symbolic_Algebra__
__Cobra__:
__Non-contiguous__
__Jitter_Tolerance__
__Encryption_and_Decryption__
__Branch_Target_Buffer__
__Sequential_Test_Generation__
__Asynchronous_Pipelines__.
__Binary_Translation__
__Super-Scalar__
__Instruction_Reuse__
__Reconfigurable_Devices__
__Test_Programs__.
__Mixed-Domain__
__On-Chip_Interconnects__
__Domino_Circuits__.
__Distributed_Sensor__
__Token_Rings__.
__Transportation_Planning__.
__Data_Compression__:
__Producer-Consumer__
__Cache-based__
__Process_Variation_Tolerant__
__Sporadic_Tasks__
__Reconfigurable_Processor__.
__Virtual_Prototype__
__Performance_Estimation__.
__Hypercube-Based__
__Dynamic_Resource_Allocation__.
__Fast_Path__
__Search_Range__
__Parallel_Processors__:
__Closely_Coupled__
__Divide-and-Conquer_Algorithms__.
__Workstation_Networks__.
__Network_Processing__.
__Scalable_Distributed_Data_Structure__
__Content-Addressable_Memory__
__Fault-Tolerant_Programs__.
__Shared-Memory_Systems__.
__High-Performance_Reconfigurable_Computing__.
__Code_Placement__
__Embedded_Control__
__Independent_Component_Analysis__:
__Dependable_Distributed_Systems__.
__Non-Restoring__
__Test_Development__
__Cruise_Control__
__Large-Scale_Networks__.
__Arithmetic_Transform__
__Packet_Processing__.
__Embedded_Cores__
__Blue_Gene__.
__Write_Buffer__
__Efficiency_Considerations__
__Linear_Feedback_Shift_Register__
__Logic_Array__
__Architectural_Model__
__FPGA_Circuits__
__Discrete_Event_Control__
__Distributed_Query_Optimization__
__Shortest_Path_Algorithm__.
__Re-encryption__
__Negative_Differential_Resistance__
__Ternary_CAM__
__Theoretical_Analysis__.
__Recovery_Schemes__
__Broadcast_Disks__.
__Processor_Allocation__.
__Distributed_Memory_Machines__.
__Microprocessor_Systems__.
__Tree_Parity__
__Multi-Core_Architectures__.
__Distributed_Real-Time_Embedded__
__Threshold_Signature_Scheme__
__Predicated_Execution__
__Modern_Processors__.
__Clusters_of_SMPs__.
__Interactive_Configuration__
__Hardware_Prefetching__
__Asynchronous_Circuit_Design__.
__Unstructured_Grid__
__Performance_Gains__
__Hardware_Architectures__.
__Improving_Data_Locality__
__Group_Mutual_Exclusion__
__Grain-128__
__FSM-Based__
__Electronic_Voting_Scheme__
__Complexity_Assumptions__
__Placement_Algorithm__
__Game_Tree_Search__
__Error_Correction_Codes__
__CMOS_Digital_Circuits__.
__Path-Oriented__
__Efficient_Simulation__
__Memory_Controller__.
__Synchronization_Primitives__
__Trie-based__
__Error_Masking__
__Multi-robot_Systems__.
__Molecular_Simulation__
__Horizontally_Partitioned__
__Disk_Performance__
__Finite_Field_Multipliers__
__Performance_Tradeoffs__
__Web_Proxies__.
__Performance_Studies__
__Application-Dependent__
__Data_Communication__.
__Radio_Astronomy__
__Lifetime_Prediction__
__Signal_Integrity__.
__Star_Graphs__
__Spill_Code__
__Electronic_Structure_Calculations__
__Cluster_File_System__.
__Memory_Address__
__Flip-Chip__
__Hardware/Software_Co-Design__
__High_Performance_Computers__.
__Multi-Clock__
__Parallel_Tasks__.
__Design_Errors__
__Standard_Cell_Placement__.
__Scheduling_Parallel_Programs__
__Placement_Optimization__
__Instruction_Set_Architecture__.
__Parallel_Tasks__
__Mass_Storage_System__.
__Cache_Coherence_Protocols__
__Crosstalk_Analysis__
__Diagnosis_Algorithm__
__Parallel_Array__
__SoC_Platform__.
__Zero-Overhead__
__Row-Based__
__Hyperspectral_Image_Compression__
__Multi_Resolution__
__Parallel_Optimization__
__Atomic_Memory__
__SRAM-Based_FPGA__
__Interrupt_Handling__
__Distributed-Memory_Machines__.
__Permutation_Network__.
__Cross-Referencing__
__Static_CMOS__
__Priority_Ceiling_Protocol__
__Fault_Containment__
__Fault_Emulation__
__Multiprocessor_Platform__.
__Stream_Query_Processing__.
__Storage_Space__
__Pipeline_Architecture__.
__Face_Recognition_Algorithms__.
__Fault-Tolerant_Scheduling__
__Bilinear_Pairings__.
__Deadline_Constraints__
__Parallel_Code__.
__Massively_Parallel_Machines__.
__Security_Weaknesses__
__Elliptic_Curve_Scalar_Multiplication__
__Hybrid_P2P__
__Dynamic_Pricing__.
__Rule-Base__
__Ada_Tasking__
__Double-Loop_Networks__.
__Optimal_Controllers__
__GPS_Receiver__
__Performance_Studies__.
__Variable_Reordering__
__Linear_System_Solver__
__File_Assignment__
__Timing_Optimization__.
__Trading-off__
__Block-Cyclic__
__Clock-Gating__
__Subliminal_Channel__
__Modular_Redundancy__
__Multi-cycle__
__Capacitively_Coupled__
__Memory_Test__
__Threshold_Signatures__.
__Real-Time_Garbage_Collection__
__Partially_Reconfigurable_Systems__.
__Analog_Integrated_Circuits__
__CMOS_Technologies__.
__Enabling_Fast__
__ASIC_Design__.
__Air_Pollution_Models__.
__Chip-Multiprocessor__
__Multimedia_Extensions__
__Control_Flow_Analysis__.
__Side-Channel_Attack__
__Cryptographic_Pairings__
__Programmable_Hardware__.
__Workstation_Cluster__.
__Resistance_against__
__Oscillator-Based__
__Modular_Arithmetic__.
__CORDIC-Based__
__Voltage_Scheduling__
__Hardware_Trojans__
__Data_Cache__.
__Code_Compression__.
__Runtime_Optimization__
__Area-Time_Efficient__
__Embedded_Platforms__.
__Physical_Synthesis__
__Frequency_Scaling__
__Spatially_Explicit__
__Broadcast_Protocols__.
__Storage_Server__
__Cache_Architecture__.
__Frequency_Divider__.
__Register_Renaming__
__SRAM_Design__.
__Hardware_Compilation__
__Optimistic_Simulation__
__Cache_Coherence_Protocol__
__NoC_Architecture__
__Inner_Products__.
__Main_Memory_Database__
__Profile_Generation__
__Variation_Aware__
__Raster_Images__
__Shared_Nothing__
__Instruction_Memory__
__Cache_Organization__
__Symmetric_Multiprocessing__
__Statistical_Simulation__
__Reduction_Algorithm__.
__Minimizing_Communication__
__Standard-Cell__
__Dynamic_Web_Content__.
__Double-Precision__
__CM-5__.
__Single_Cycle__
__Optimal_Ordering__
__Due_Date__
__Guaranteed_Quality__
__Thermal_Aware__
__Prefetching_and_Caching__.
__Temporal_Analysis__
__Vector_Map__
__Cache_Coherence_Protocol__.
__Parallel_Garbage_Collection__
__Block_Structured__
__Nested_Queries__
__Fingerprint_Authentication__.
__Broadcasting_Networks__.
__Single-Level__
__Embedded_Operating_System__
__Data_Generation__
__Dual_Basis__
__Concurrent_Computation__
__Layout_Generation__
__Subroutine_Library__
__FPGAs_and_ASICs__.
__Prime_Field__
__Multi-cores__
__DAG-Based__
__Fingerprint_Sensor__
__Task_Scheduling_Problem__.
__High-Speed_Low-Power__
__Deterministic_and_Stochastic_Petri_Nets__
__Internet_Congestion_Control__.
__Locality-based__
__Scan-Based_BIST__
__Fully_Programmable__
__Dynamic_Task_Allocation__
__Chain-Based__
__Parallel_Adaptive_Mesh_Refinement__
__Reduced_Memory__
__Real-Time_Disk_Scheduling__
__VHDL_Descriptions__
__Run-Time_Reconfiguration__.
__Traffic_Signal_Control__.
__Cache_Locality__
__Mixed-Signal_VLSI__
__Coverage_Testing__
__Active_Filter__
__Heuristic_Approach__.
__Global_Router__.
__Web_Proxy_Servers__.
__Power-Performance__
__Lossless_Image_Compression__
__Coarse-Grained_Reconfigurable_Architectures__.
__Multicast_Network__.
__External_Sorting__
__Transient_Stability__
__CAD_Applications__.
__Thermal_Simulation__
__Bit-Stream__
__Compiler-Controlled__
__Distance-Constrained__
__Parallel_Preconditioning__
__Media_Streams__
__Data_Placement_Strategy__
__Main_Memory_Databases__.
__Run-Time_Parallelization__
__VLSI_Chip__
__Archival_Storage__
__Asynchronous_Distributed_Systems__.
__Distributed_Agreement__
__Logic_Mapping__
__Replacement_Strategy__
__Incremental_Maintenance__
__Distributed_Architectures__
__Cellular_Arrays__
__Hypercube_Architectures__.
__Probabilistic_Verification__.
__Table-Based__
__Mirrored_Disk__
__Optical_Interconnect__.
__Low-Power_Design__
__Fine_Granularity__
__Symbolic_Layout__
__Terrain_Analysis__
__Join_Processing__.
__Submesh_Allocation__
__Variable-Precision__
__CORDIC_Algorithm__.
__Behavioral_Simulation__
__Multiple_Modes__
__Storage_Manager__.
__Data_Transformation__.
__Limited_Bandwidth__.
__Version_3.0__.
__Parallel_Rendering__.
__Banyan_Networks__
__Design_Assistant__
__RF_Test__
__Instruction_Level_Parallelism__.
__Suffix_Array_Construction__.
__Particle_Simulation__
__Imprecise_Computations__.
__Dynamic_Scaling__
__Division_Algorithm__
__Solid_State_Drives__.
__Hardware/Software_Systems__.
__Array_Based__
__String_Search__
__Vector_Processing__.
__Test_Set_Embedding__
__Distributed_Queries__.
__Floating-Point_Addition__.
__Expression_Templates__
__Decoding_of_Reed-Solomon_Codes__.
__Encoding_Scheme__.
__Tag_Set__
__Single-Track__
__Test_Strategy__
__Inter-Chip__
__Query_Processing_Strategy__
__Cloud_Computing_Environments__
__Sequential_Auctions__.
__Parallel_Ocean__
__Universally_Verifiable__
__RFID_Authentication_Protocols__
__Faults_in_Random_Access_Memories__.
__Area_Minimization__
__Multiple_Valued__
__Embedded_Microprocessor__.
__SIMD_Computers__.
__Galois/Counter_Mode__
__Mathematical_Functions__.
__Convertible_Undeniable_Signature__
__Loop_Tiling__
__Adaptive_Computing_Systems__.
__Module_Generation__
__Tate_Pairing__
__Thermal_Modeling__
__Rare_Event_Simulation__
__Function_Blocks__.
__Vision_Processing__
__Main_Memory_Database_Systems__.
__RSA_Encryption__
__Distributed_Mutual_Exclusion_Algorithms__.
__Field-Programmable_VLSI__
__Broadcast_Communication__.
__Single-Agent__
__Operational_Amplifier__.
__Accumulator-Based__
__Capacity_Estimation__.
__Parameter_Sweep_Applications__
__Release_Time__
__Dynamic_Hashing__
__Reducing_Power__
__NUMA_Architectures__.
__Control_Functions__
__Fully_Pipelined__
__Sigma-Delta_ADC__
__Counter_Mode__
__Software_DSM__.
__Phylogenetic_Likelihood__
__Media_Gateway__
__State_Restoration__
__QoS_Parameters__.
__Instruction-Level_Parallelism__.
__Fluid_Model__
__Speed-Independent__
__Parity-Based__
__Flat_Concurrent_Prolog__.
__Distributed_Stream_Processing__.
__Service_Restoration__
__Task_Sets__
__Divisible_Load__
__Elliptic_Curve_Scalar_Multiplication__.
__Memory_Constrained__
__Query_Caching__
__Parallel_Logic_Simulation__
__Mobile_Programs__.
__Asynchronous_Circuits__:
__Event_Scheduling__
__Partitioning_Techniques__
__Heterogeneous_Processors__
__Hypercube_Networks__
__Vector_Architectures__.
__Data_Bus__
__Backpropagation_Training__
__Data_Reorganization__
__Multi-core_Processors__
__Identity-Based_Cryptography__.
__Address_Calculation__
__Switching_Elements__
__Payment_Scheme__
__Dataflow_Graph__
__Early_Results__
__Test_Application__
__Dynamic_Thread__
__Dynamic_Vehicle_Routing__
__Global_Memory__
__Test_Cost__.
__Hierarchical_Partitioning__
__Arithmetic_Logic_Unit__
__Black_Boxes__.
__Formal_Techniques__.
__Dataflow_Analysis__.
__Speech_Codec__
__Password_Recovery__
__Bridging_Fault__
__Area_Minimization__.
__Text_Retrieval_Systems__.
__Computing_Model__.
__Matrix_Computation__.
__Rapid_System_Prototyping__
__Test_Length__
__Blue_Gene/P__.
__Air_Pollution_Model__.
__Incremental_Garbage_Collection__
__Optical_Interconnection__
__Optical_Interconnections__.
__Nanometer_Technologies__.
__Scan_Architecture__
__Active_Memory__
__Intelligent_Data_Analysis__.
__Selection-Based__
__Parallel_Programming_Model__.
__Remote_User_Authentication_Scheme__
__Instruction_Prefetching__
__FIR_Filter__.
__Job_Scheduler__.
__Side_Channels__
__Task_Model__.
__Fault_Masking__
__LUT-Based_FPGAs__.
__voltage-Mode__
__SCI_Clusters__.
__Distributed_Genetic_Algorithms__
__Slack_Distribution__
__Architectural_Level__
__Dynamic_Fault__
__High-Performance_Systems__.
__Network_Communications__
__Extraction_Technique__
__Search-Based_Testing__
__Verifiable_Encryption__
__Constrained_Devices__.
__Memory_Consistency_Models__
__SOC_Designs__.
__Cryptographic_Library__.
__FPGA_Implementations__.
__Test_Challenges__
__Virtual_Shared_Memory__
__Content-Addressable__
__Index_Structure__.
__Pipelined_ADC__.
__Noise_Generation__
__Mesh-Connected_Processor_Arrays__
__Flash_ADC__
__Scene_Graph__
__Network_Node__
__Speculative_Parallelization__.
__Gate_Arrays__.
__Signed-Digit_Number__
__Dynamic_Binary_Translation__
__Dynamic_Critical_Path__
__Mobile_Embedded_Systems__.
__Secret-Key__
__VLSI_Processor_Arrays__.
__SMT_Processor__.
__Scalar_Product__
__MPI_Implementation__.
__Cluster_Computing_Systems__.
__Polynomial_Division__
__Symbolic_Computing__
__Quasi-Delay-Insensitive__
__HPC_Systems__
__Massively_Parallel_Processors__
__Power_Conscious__
__Dynamic_Grouping__
__Ring-Structured__
__Buyer-Seller_Watermarking_Protocol__
__Nyberg-Rueppel__
__Butterfly_Networks__
__Prefix_Sums__.
__Self-testing__
__Single-Key__
__Video_Transcoder__
__CNC__.
__Low-Power_CMOS__
__Traffic_Grooming_in_WDM__
__Partial_Dynamic_Reconfiguration__
__LDPC_Decoder__.
__Embedded_Multimedia_Systems__.
__Nanoscale_CMOS__.
__Processor_Performance__
__Multi-window__
__Switch_Block__
__Finite_Field_Multiplier__
__Synchronous_Parallel__
__Packet_Filtering__.
__Current_Conveyor__
__Protocol_Testing__.
__Cache_Protocol__
__Cyclic_Redundancy__
__FPGA_Design__.
__Content_Addressable_Memories__
__Divide-and-Conquer_Algorithms__
__Redundancy_Analysis__
__Mesh_Multicomputers__.
__Double_Sampling__
__Shared-Memory_Programs__.
__Timing-Constrained__
__DSP_Core__
__Fault_Simulator__
__Space-Division__
__Computing_Platforms__
__Write-Back__
__High-Performance_Computing_Systems__.
__IP_Block__
__Marking_Scheme_for_IP_Traceback__.
__Numerical_Libraries__.
__Disk_Cache__
__Hybrid_Architecture__.
__Scalable_Architectures__
__Loopback_Test__
__Unstructured_Meshes__
__Communication_Performance__.
__VLSI_Implementation__
__Resource_Managers__
__Numerical_Applications__.
__Block_Matching_Motion_Estimation__
__Compiler_Technology__
__Force-Directed_Scheduling__
__Synchronization_Overhead__
__PCI_Express__.
__Broadcast_Encryption_Scheme__.
__Real-Time_Distributed_Embedded_Systems__.
__Load_Distribution__.
__SNA_Networks__.
__Delay_Insensitive__
__Implementation_Techniques__
__Large_Systems__:
__Manycore_Systems__.
__Cached_DASD__
__Dataflow_Model__.
__Communication_Requirements__
__Critical_Applications__
__Vertically_Partitioned_Data__.
__Scientific_Computations__
__Adjustment_Algorithm__
__Processor-Based__
__Emulation-Based__
__Small-Area__
__Failure_Recovery__.
__Proxy_Re-encryption__.
__InfiniBand_Clusters__.
__Digital_Data__.
__Dynamic_Page_Migration__
__Intelligent_Memory__.
__Flash-Aware__
__Source_Codes__.
(__Full_Version__).
__SHA-3_Candidates__
__Address_Buses__.
__Scheduling_Independent_Tasks__
__Energy-Harvesting__
__Application-Specific_Processors__.
__Parallelizing_Compiler__.
__Polynomial_Complexity__
__Network_Measurements__
__Online_Monitoring__
__Program_Partitioning__
__Secure_Mobile_Agent__
__GPU_Accelerators__.
__Network_Synchronization__.
__Multi-threading__.
__Flow_Classification__
__Temporal_Locality__
__Transaction_Level_Models__.
__Workload_Characteristics__
__March_Tests__
__Register-Transfer_Level__
__Event_Synchronization__
__an_Energy-Aware__
__Scalar_Multiplications__
__Reconfigurable_Instruction_Cell__
__Decoupling_Capacitor__
__Bioinformatics_Applications__
__Multiprocessor_Architecture__.
__Dual_Threshold__
__Synchronization_Algorithm__
__Hyperelliptic_Curve_Cryptosystems__.
__I/O_Virtualization__
__Adaptive_Techniques__
__MOS_VLSI__
__Self-Repairable__
__Soft_Processors__.
__Channel_Router__
__Verification_Methods__
__Set-Associative__
__Causal_Message_Logging__
__Graceful_Degradation__
__Hierarchical_Memory__
__Ad_Hoc_Networking__.
__Matrix_Multiply__
__Structured_Adaptive_Mesh_Refinement__
__Switch_Box__
__DSM_Multiprocessors__.
__Optimal_Partitioning__
__Outsourced_Data__
__Radio_Wave_Propagation__
__Selection_Based__
__Performance_Prediction_Tool__
__Load_Scheduling__
__Compression_and_Decompression__
__Machine_Vision_Applications__.
__Secondary_Memory__
__Scalable_Multiprocessors__.
__Java_Object__
__Sparse_Matrix-Vector_Multiplication__.
__Bus_Based__
__Starvation-Free__
__PowerPC_Microprocessors__.
__Preamble_Design__
__Processor_Assignment__
__Multi-core_Platforms__.
__Clock_Distribution_Networks__
__Binary_Hypercubes__.
__Multiprocessor_SoC__.
__Spatial_Data_Structures__.
__Data_Conversion__.
__Code_Size_Reduction__
__Ad_Hoc_Routing_Protocols__
__Inverted_Files__
__Distributed_Data_Base_System__.
__Process_Composition__
__Digital_Integrated_Circuits__.
__Injection_Attacks__.
__Maze_Routing__
__Full_Chip__
__Dynamically_Reconfigurable_Processor__.
__Simultaneous_Multithreaded_Processors__.
__Parallel_Logic_Programming_Systems__.
__Compute-Intensive__
__Security_Enhancement__.
__Low_Cost__,
__Data_Reuse__.
__Multi-Gigahertz__
__Reconfigurable_Arrays__.
__Arithmetic_Units__.
__Design-For-Test__
__High_Coverage__
__Gracefully_Degrading__
__System-Level_Diagnosis__
__WSN_Applications__.
__Full_Scan__
__User-Controllable__
__Video_Encryption__
__Maintenance_Costs__
__Time-Warp__
__Replicated_Systems__.
__Concatenated_Codes__.
__Network_Protocol__.
__Protocol_Converters__
__Storage_Clusters__.
__Mixed-Media__
__Data_Link__.
__Weighted_Random__
__Analog_and_Mixed-Signal_Circuits__
__Memory_Array__
__Reed-Solomon_Decoder__.
__Symmetric-Key__
__Co-Processor__.
__Materialized_View_Maintenance__
__Test_Structure__
__Multiprocessor_Database_Machines__.
__RSA_Assumption__.
__IP_Reuse__
__Communication_Architecture__.
__Multiparty_Computations__
__Password-Based_Authenticated_Key_Exchange__.
__Local_Positioning_System__.
__Data_Plane__
__Parasitic_Extraction__
__Quantum_Cellular_Automata__
__Irregular_Computations__.
__Task_Parallelism__.
__Implantable_Devices__.
__Communication-Centric__
__Energy_Harvesting_Systems__.
__Switching_Mechanism__
__Sequential_Decision__
__Performance_Instrumentation__
__Heterogeneous_Multiprocessor_Systems__
__XML_Querying__
__Bandpass_Sampling__
__Functional_Partitioning__
__Hash_Join__
__Testing_Strategy__.
__Linux_Clusters__
__AES_Implementation__.
__Subthreshold_Leakage__
__Hardware_Trojan__
__Fine-Granular__
__Industrial_Designs__.
__Optimal_Configuration__
__Multiway_Decision_Graphs__.
__Critical_Sections__.
__Microprocessor_Design__
__Moduli_Set__
__SIMD_Processor__.
__Noise_Margin__
__Execution_Replay__
__Update_Strategies__
__Memory-Resident__
__Multi-DSP__
__Tridiagonal_Solvers__
__Data_Generation__.
__Amdahl's_Law__.
__Graphical_Data__
__Domino-Effect__
__Traffic_Models__.
__All-Digital_Phase-Locked_Loop__
__Concurrent_Fault_Detection__
__Coarse-Grained_Reconfigurable_Arrays__.
__Multilevel_Secure_Database_Systems__.
__Solid-State_Drives__.
__Multithreaded_Processor__.
__Test-Bed__.
__Automated_Warehouse__.
__Combinator_Reduction__
__Hard_Real-Time_Tasks__
__Residue_Number_Systems__.
__Bit_Level__
__Low_Leakage__
__Mixed_Analog-Digital__
__Mapping_Strategy__
__Oscillation-Based_Test__
__Area_and_Power__
__Memory_Sharing__
__Simulation_Technique__
__Threshold_Scheme__
__Congestion_Control__:
__Incremental_Satisfiability__
__Randomized_Online__
__Value_Predictors__
__Cell_Library__
__Unidirectional_Rings__.
__Message_Aggregation__
__VLSI_Implementations__.
__Directory-Based__
__Test_Pattern_Generators__.
__Parallel_Platforms__.
__Radiation_Hardened__
__Hardware_Prototyping__
__Multicore_Processor__
__Network-On-Chip__
__Energy_Characterization__
__Alternate_Test__
__Instruction_Window__
__Linear_Transforms__.
__Electrical_Drive__
__High-Performance_Networks__.
__Dispatching_Rule__
__Programmable_Routers__.
__Digital_Designs__.
__Tree-Shaped__
__SMS4_Block_Cipher__.
__DNA_Microarray_Images__.
__Address_Generator__
__Multi-core_Systems__.
__Re-visiting__
__Co-Processor__
__Test_Resource_Partitioning__
__Response_Compaction__
__Code-Disjoint__
__Bandgap_Reference__
__UDP-Based__
__Distributed_Network_Monitoring__
__PVM_and_MPI__.
__VHDL-Based__
__Circuit_Simulator__.
__Join_Algorithm__
__Sparse_Matrix_Multiplication__
__Heterogeneous_MPSoC__
__Memory_Arrays__.
__Diagnostic_Model__
__Memory_Manager__
__Automatic_Performance_Tuning__.
__License_Plate_Recognition_System__
__Analog_LSI__
__Filtering_Mechanism__
__SHA-2_Hash__
__Bandwidth-Limited__
__Flip-Flop__.
__Intelligent_Traffic_Control__
__Simulation_Code__
__Arrayed_Waveguide_Grating__
__Diagnosis_Methodology__
__Secret_Keys__.
__Searchable_Encryption__.
__Shared_Secret__
__GALS_Systems__.
__Asynchronous_Designs__.
__Cross-Product__
__Virtual_Machine_Based__
__Modern_Compiler__
__Synchronous_Communication__.
__Fully_Asynchronous__
__Blind_Signature__
__Identity-Based_Signcryption__
__Active_Attacks__.
__Nested_OpenMP__
__Design_Centering__
__Global_Combine__
__Symmetric_Block_Ciphers__.
__Resource_Control__.
__Low_Voltage_CMOS__
__Deadlock_Detection_Algorithm__
__Tri-State__
__Embedded_SRAMs__.
__Universal_Composability__.
__Concurrent_Simulation__
__Provable_Security__.
__Thread-Level__
__Media_Processor__
__LU_Factorization__.
__Phase_Change_Memory__.
__Testability_Measures__
__Multiple_Domain__
__Gated_Clock__
__Quantum_Circuit__
__Bluetooth_Networks__
__Process_Variation_Aware__
__Virtual_Machine_Monitors__.
__PWM_Control__
__Bus_Access__
__FPGA_Circuits__.
__Loop_Partitioning__
__Nonlinear_Analog_Circuits__.
__Context_Switching__.
__FPGA_Accelerated__
H.__264/AVC_Deblocking_Filter__
__Photonic_Switching__
__Partitioned_Scheduling__
__Occlusion_Culling__.
__Iterative_Solvers__
__Delay_Test_Generation__
__CAVLC_Decoder__
__Layout_Synthesis__.
__Address_Mapping__
__Reconfigurable_Coprocessor__
__Scheduling_Mechanisms__.
__Communication_Controller__
__Energy_Optimization__.
__Automatic_Search__
__Hardware_Resources__
__IP_Router__
__RT_Level__
__Biomedical_Signal_Processing__.
__Reconfigurable_Fabrics__.
__Soft-Decision_Reed-Solomon_Decoding__.
__Space-Time_Adaptive_Processing__.
__MIN-Based__
__Star_Join__
__Quantum_Cryptography__:
__Node_Architecture__
__Locality_Optimizations__
__QoS-Aware_Service_Composition__
__Look-Up__
__High-Speed_Network__
__Digital_Communication_Systems__.
__Watermarking_Algorithm__.
__FPGA_Designs__
__Scan-Based_BIST__.
__Open_Distributed_Environments__.
__Asynchronous_Pipeline__
__High-Level_Languages__
__Computation_Models__
__Disk_Encryption__
__Relational_Operations__
__Supporting_Scalable__
__IDDQ_Test__
__Logic_Simulator__.
__Open_Faults__
__Concurrent_Fault_Simulation__
__Deep_Sub-micron__
__DPA-Resistant__
__Fault_Attack__
__Parallel_Disk__
__Chess_Program__.
__Concurrent_Garbage_Collection__
__Product_Structure__.
__Task_Migration__.
__Test_Execution__
__Data-Parallel_Programming__
__Constraint_Violation__
__Local_Area_Networks__:
__Multithreaded_Systems__.
__Continuous_Media_Server__.
__Inverse_Discrete_Cosine_Transform__.
__High-Speed_Interconnect__
__Dynamic_Instruction__
__Switched_Networks__.
__Optimal_Task_Scheduling__
__Blind_Signature__.
__Fast_Matrix_Multiplication__
__Microfluidic_Biochips__.
__Stuck-At__
__MapReduce_Framework__
__Montgomery_Modular__
__Banker's_Algorithm__
__Spatial_Operations__.
__Video_Codecs__
__Data_Transfer_Protocol__
__Metric_Access_Methods__.
__UMTS_Network__
__Many-Core_Processor__
__Transition_Activity__
__Data_Layouts__
__Embedded_Web_Server__
__Dendritic_Cells__
__Workload_Prediction__
__Reduction_Scheme__
__Concurrency_Analysis__
__Stack_Management__
__Architecture_Independent__
__Grid_Workflow_Scheduling__
__Random_Bit_Generator__
__Dynamic_Faults__
__Deficit_Round_Robin__.
__Atomic_Registers__.
__PageRank_Computation__
__CFD_Applications__.
__Liveness-Enforcing__
__Sequential_Equivalence_Checking__
__Program_Obfuscation__
__Shared_Caches__
__High-Level_Languages__.
__Sparse_Cholesky_Factorization__.
__Digital_Electronic__
__Escape_Analysis__.
__Hardware_Evolution__.
__Hardware/Software_Interface__
__Parallel_Packet_Switch__.
__Watermarking_Techniques__.
__Array_Multipliers__.
__Batch_Processing__.
__Transitive_Closure_Algorithm__
__Bit_Stream__
__Quantum_Chromodynamics__
__Distributed_Denial-of-Service_Attacks__.
__Remotely_Keyed__
__Fractional_Motion_Estimation__
__Cut-and-Choose__
__Reconfigurable_Embedded__
__Parallel_Processor_Systems__.
__CMOS_SRAM__
__Pulse_Generation__
__Recursive_Query_Processing__
__Recursive_Algorithms__.
__Memory-Limited__
__Asynchronous_Control__
__Ultra-High-Speed__
__Montgomery_Modular_Multiplication__
__Bounded_Retransmission__
__Dynamic_Code_Generation__.
__Hash_Algorithm__
__Testing_Methods__
__Asynchronous_Real-Time_Distributed_Systems__.
__Reliable_Distributed_Systems__.
__Aggregation_Algorithms__
__Optical_Packet_Switched_Networks__.
__Instruction_Set_Processor__
__Mining_of_Frequent_Itemsets__
__Network_Attached_Storage__
__Client-to-Client_Password-Authenticated_Key__
__Storage_Cluster__
__Queueing_Networks__:
__Data-Access__
__Data_Storage_Systems__.
__Compiler_Directed__
__Asynchronous_Replication__
__High_Level_Language__
__HDL-Based__
__Analog/Digital__
__Allocation_Method__
__Low-Diameter__
__Anomaly-based__
__CSP-Based__
__Fixed-Point_Arithmetic__
__Locality_Analysis__
__Binary_Search_Tree__
__Information_Flow_Tracking__
__Query_Plans__.
__Multi-Region__
__Precedence_Graphs__
__Process_Synchronization__
__Scalable_Distributed_Data_Structures__.
__Wide-Area_Network__
__Instruction-Set__
__Digital_Circuit_Design__.
__Test_Program__
__Back-up__
__Software-Managed__
__Scientific_Programs__.
__Android_OS__.
__Multiprocessor_Architecture__
__VLSI/WSI_Arrays__.
__Precedence_Constraints__
__Single-Site__
__Multidimensional_Arrays__
__Profile_Guided__
__Constraint-Based_Local_Search__
__Software_Prefetching__
__Value_Locality__
__Kohonen's_Self-Organizing_Maps__
__Cyclic_Reference_Counting__.
__RSA_Cryptosystem__.
__Modeling_Methodology__.
__Emergency_Logistics__
__Parallel_Monte_Carlo__
__Testing_Method__
__Packet_Reordering__.
__Pipeline_Parallelism__
__Inter-task__
__Trace_Scheduling__
__Programmable_Cellular_Automata__
__Multiplication_and_Division__
__Communication_Primitives__.
__Multiplicative_Inversion__
__Recovery_Method__
__Berger_Code__
__Parallel_Pattern__
__Condensed_Graphs__.
__MPSoC_Platforms__.
__MapReduce-Based__
__Concurrent_Error_Detection__.
__Disk_Based__
__SMP_Clusters__
__Segment_Based__
__Parallel_Graph_Reduction__.
__Application-Controlled__
__Microprogrammed_Control__
__Linear_Feedback_Shift_Registers__.
__Stuck-at__
__High_Bit_Rate__
__Semiconductor_Memory__
__Replication_Protocol__
__Load_Reduction__
__Secure_Multiparty__
__Pipelined_Microprocessors__.
__Rough_Set_Methods__
__Self-Checking_Circuits__.
__Mesh_Architectures__.
__Coarse-Grained_Reconfigurable__
__Permutation_Network__
__Protocol_Implementation__.
__Fault_Injection_Experiments__.
__Constraint_Processing__.
__Data_Reconstruction__
__Scan_Architecture__.
__Optimal_Code__
__Specification-Driven__
__Brownian_Dynamics__
__Ordinary_Differential_Equation__
__Automatic_Test_Equipment__.
__Minimum_Spanning_Tree_Algorithm__.
__Defect-Aware__
__Real-Time_Transaction_Processing__
__Clock_Tree__
__Dual-Port__
__Lossy_Trapdoor_Functions__
__Exploiting_Redundancy__
__Video_Signal_Processing__
__Computational_Clusters__.
__Optical_Interconnects__.
__FPGA_Hardware__
__Signal_Processing_Algorithms__
__Elliptic_Curve_Cryptosystem__.
__Multi-FPGA__
__Leakage_Power_Reduction__
__Clock_Networks__.
__Low_Memory__
__Code_Transformation__
__Simultaneous_Scheduling__,
__Infrared_Scene__
__Parallel_Sysplex__.
__Disk_Cache__.
__Server_Environment__.
__Workload_Analysis__.
__Multi_Agent_System__.
__Distributed_Data_Structures__.
__Local_Communication__
__CPU_Scheduling__
__Holographic_Memory__.
__Network_Computers__.
__High_Performance_Clusters__.
__Packet_Detection__
__High-Level_Programming__
__Unstructured_Overlays__.
__Compute_Nodes__.
__Data_Dependence_Analysis__.
__Partitioning_Methodology__
__Extensible_Processors__.
__Interface_Circuits__.
__Concurrent_Processing__
__Dynamic_Cluster__
__Layout_Aware__
__Considering_Process_Variations__.
__Test_Equipment__
__Conditional_Branches__.
__Power_Efficiency__.
__Program_Phase__
__Metric-Space__
__Speculative_Parallel__
__Message_Driven__
__Parallel_Discrete_Event_Simulations__.
__Test_Access__
__Embedded_Platform__
__Flow_Solver__
__Parallel_Computer_Architectures__.
__Computer_Animation__:
__Efficient_Recovery__
__Fast-Locking__
__Nature-Inspired_Algorithms__
__Virtualized_Environment__.
__Memory_Contention__
__Packet_Capture__
__Design_Diversity__
__Array_Redistribution__
__Improving_Web_Server_Performance__
__Random_Access_Memory__.
__Dynamic_Energy_Management__
__Multimedia_Processor__.
__Mesh-Connected_Parallel_Computers__.
__Undeniable_Signatures__
__On-Chip_Interconnect__.
__Interconnect_Delay__
__Bitonic_Sorting__
__Multi-view_Video_Coding__
__Hardware-Software_Codesign__
__MapReduce_Framework__.
__QoS_Adaptive__
__Monitoring_Architecture__
__Many-Core_Processor__.
__IFPUG_and_COSMIC__
__Bit_Serial__
__Failure_Models__
__Multi-core_Processor__.
__Latency_Tolerance__
__Partial_Encryption__
__Micro-Scale__
__Floorplan_Design__.
__Sorting_Network__.
__Front_End__.
__Resampling_Algorithm__
__On-Chip_Cache__
__Hybrid_Control_Systems__
__Execution_Times__
__Digitized_Images__
__Data_Mining_Tasks__.
__Multiaccess_Networks__.
__Modern_Microprocessors__.
__Super-Fast__
__Fused_Multiply-Add__
__Switching_Techniques__
__Multistage_Interconnection_Network__.
__FPGA_Reconfiguration__
__Device-Level__
__Preconditioned_Conjugate_Gradient_Methods__
__Spatial_Query_Processing__.
__Multi-Disk__
__Concurrent_Operations__
__Multi-Antenna_Systems__.
__Transistor_Sizing__.
__Continuous_Queries_over_Data_Streams__.
__Floating-Point_Unit__
__Reed-Solomon_Decoders__.
__OR-Parallel_Prolog__
__Indexing_XML_Data__
__Computational_Grid_Environment__.
__SoC_Test__
__Basic_Linear_Algebra_Subprograms__.
__Fault_Tolerant_Distributed__
__Constant_Coefficient__
__Stored_Program__
__Source-Synchronous__
__Tuple_Space__.
__Physically-Aware__
__SIMD_Hypercube__.
__Homogeneous_Distributed_Systems__.
__Dictionary_Attacks__
__Pipelined_Processor__
__Network_Transmission__
__Delay_Measurement__
__VHDL_Simulation__.
__WDM_Mesh_Networks__.
__Quantum_Communication__.
__Low_Power_Digital__
__Non-repudiation__.
__Co-processor__.
__Filter_Cache__
__Hierarchical_Identity-Based__
__Level_of_Detail__.
__Decentralized_Control__.
__Replication_Control__
__HW/SW_Partitioning__
__Cluster_Architecture__.
__Temporal_Object-Oriented_Databases__.
__Remote_Memory_Access__
__SCI-Based__
__Shuffle-Exchange_Network__.
__Locking_Scheme__
__Actor-Based__
__Interconnect_Testing__
__Packet_Classification_Algorithm__
__Sealed-Bid_Auction__
__Imprecise_Computation__
__Elliptic_Curve_Processor__
__Dataflow_Graphs__
__Correct-by-Construction__
__Elliptic_Curve__.
__Web-Caching__
__Numerical_Programs__
__Pandemic_Influenza__
__Parallel-Prefix__
__Single_Event_Effects__
__Buddy_System__
__Gaussian_Normal_Basis__
__Distributed_Termination__.
__PageRank_Computation__.
__Distributed_Java_Programs__.
__Clustered_VLIW__
__Hyper-Threading_Technology__
__Logic_Verification__
__Memory_Accesses__.
__Finite_Field_Multiplication__
__Cell_Design__
__Flow_Solver__.
__Concurrent_Haskell__.
__Full_Adders__.
__Interactive_Volume_Visualization__
__Soft-Error__
__Generation_Tool__.
__Stack_Allocation__
__DSP_Processors__.
__Functional_Program__
__Index_Maintenance__
__Content-Addressable_Memories__.
__Task_Synchronization__
__Voltage_Islands__
__Fork/Join__
__Floating_Point_Arithmetic__.
__Programming_Interface__
__MOS_Transistors__.
__Synchronous_Elastic__
__Dynamic_Reordering__
__Compression/Decompression__
__Bulk-Loading__
__Wireless_Data_Access__.
__Message_Authentication_Code__.
__Shared-Bus_Multiprocessors__.
__Lightweight_Cryptography__
__LDPC_Decoders__
__Multi-player_Games__.
__Transitive_Closure_Algorithms__.
__Finite_Field_Arithmetic__
__Embarrassingly_Parallel__
__RTL_Design__
__Grid-Connected_PV__
__Highly_Testable__
__Compaction_Scheme__
__Data_Acquisition_Systems__.
__Logic_Simulator__
__Heat_Dissipation__
__Dynamic_Link__
__Voltage_Islands__.
__Electro-Optical__
__Jitter_Analysis__
__Multimedia_Processor__
__Dynamically_Reconfigurable_Architecture__.
__Arithmetic_Units__
__Deadlock_Prevention__.
__Multi-Processors__
__Thermal_Sensor__
__Work_Stealing__.
__Spin-Torque_Transfer__
__Heterogeneous_Grid_Environments__.
__Multi-core_Platform__.
__Component_Failures__
__Asynchronous_Rings__.
__Serial_ATA__
__Multi-Car_Elevator__
__Combined_Scheduling__
__Load-Balancing__.
__RFID_Authentication__.
__DPA_Attacks__.
__Network_Attached__
__Fault-Tolerant_Multiprocessor_Systems__.
__Karatsuba-Ofman__
__Simultaneous_Events__
__Multi-head__
__Separate_Compilation__
__Worm_Containment__
__GSPN_Models__
__Asynchronous_Byzantine__
__Pre-Scheduling__
__Hardware_Evolution__
__Hardware_Platforms__.
__Large_Statistical_Databases__.
__Self-reconfigurable_Robots__.
__Multi-Module__
__Failure-Prone__
__Multi-function__
__Hardware_Transactional_Memory_Systems__.
__Approximate_Agreement__.
__Capacity_Assignment__
__Spatial_Data_Warehouse__
__Multithreaded_Architectures__
__Computing_Cluster__.
__Task_Replication__
__Distributive_Join_Algorithm__
__Fault_Modeling__.
__XML_Fragments__.
__Database_Recovery__.
__Slack_Time__
__Data_Accesses__
__Dependent_Tasks__.
__Memory_Subsystem__
__Airline_Crew_Scheduling__
__Battery_Model__
__Memory_Footprint__
__Pattern_Generators__
__Power-Gating__.
__Network-on-Chip_Architectures__
__Gate_Oxide__
__Routing_Methodology__
__Address_Decoders__.
__Utility_Accrual_Real-Time_Scheduling__
__Buck_Converter__.
__Loop_Nests__
__Word-Oriented_Memories__.
__Interconnect-Aware__
__Mixed-Signal_Systems__
__Multiple_Constant_Multiplications__.
__Diagram_Editors__
__Embedded_Multiprocessor__
__Transactional_Memory__:
__Wireless_Location__
__Counting_Networks__.
__MIMO_Channel_Sounding__
__Area_Reduction__
__Embedded_Memory_Blocks__
__Mixed-Signal_ICs__.
__Virtual_Hardware__
__Stochastic_Petri_Net_Models__.
__Granularity_Control__
__Embedded_VLIW_Processors__.
__Hidden_Vector_Encryption__
__Fault_Grading__
__Test_Plan__
__Temporal_Synchronization__
__Interconnect_Length__
__Timing_Accuracy__
__Digital_CMOS__
__Pseudo_Random__
__Hardware_Support__.
__Pass_Transistor_Logic__.
__Transaction_Recovery__
__Multi-Context_Reconfigurable_Architectures__.
__Dynamic_Thermal_Management__.
__Heterogeneous_Multiprocessor_Systems__.
__Clock_Distribution_Networks__.
__Disjunctive_Queries__.
__Data_Converters__.
__Batch_Processes__.
__Scan-Chain__
__Binary_Decision_Diagram__.
__Test_Scheduling__.
__Multiple_Scan_Chain__
__Software_Synthesis__.
__Circuit_Level__
__Fast_Fourier_Transform_Algorithm__
__Scan_Circuits__.
__Memory-aware__
__Embedded_Tutorial__
__Detailed_Routing__
__Optical_Access__
__Spectrum_Sensing_for_Cognitive_Radio__.
__Mesh_Networking__.
__Multi-cores__.
__Managing_Replicated_Data__.
__Fault_Simulation_and_Test_Generation__
__Supporting_Range_Queries__
__Virtual_Memory_Management__.
__Distributed_Memory_Parallel_Computers__.
__TCAM_Architecture__
__Persistent_Object_Store__.
__Hybrid_CPU/GPU__
__Scan_Test__.
__Point-Based_POMDP__
__Test_Cost_Reduction__
__Crosstalk_Effects__
__Tree_Machines__.
__ADC_Testing__.
__Recovery_Blocks__
__IEEE_Standard_1500__
__Compression_Algorithm__
__Hardware_Reconfiguration__
__Bio-MEMS__
__Scan_Testing__
__Pairing_Computation__.
__Video_Encoders__.
__Double-Precision_Floating-Point__
__Rollback-Recovery__
__Multithreaded_Applications__
__Symbolic_Reachability_Analysis__.
__True_Random_Number_Generator__.
__Voltage_Reference__
__GNSS_Receiver__
__Ring_Networks__
__Embedded_Microcontrollers__.
__Intel_Threading_Building__
__Digital_Pixel_Sensor__
__Buffer_Management_Algorithm__
__Voltage_Regulator__.
__Partial_Reconfigurable__
__Coarse-Grained_Reconfigurable_Architecture__.
__Data_Volume__
__Fat-Tree__
__Read_Stability__
__Transparent_Checkpointing__
__FDTD_Computations__
__Concurrent_Computing__
__Bitmap_Indices__.
__Embedded_Electronic_Systems__.
__Adaptive_Quadrature__
__Self-Diagnosing__
__Digital_Envelope__
__Timing_Model__
__Co-Design__.
__Local_Search_Heuristics__.
__Single_Ended__
__Logic_BIST__.
__Proxy_Cache__.
__MIMO_Detector__.
__Repeat-Accumulate_Codes__.
__Live_Demonstration__:
__Result_Checking__
__Level_Converter__
__Remote_Lab__
__Sequence_Generator__
__Multicore_Environments__.
__Control_Tasks__
__Transient_Analysis__
__Global_Interconnects__
__Attribute-Based_Signatures__
__Numerical_Problems__
__Video_Teleconferencing__.
__Multicore_Platform__.
__Based_Test__
__Charge_Sharing__
__Stochastic_Modeling__.
__Nanoscale_Circuits__.
__Clock_and_Data_Recovery_Circuit__
__Enhanced_Security__.
__Video_Coding_Standards__.
__Frequency_Scaling__.
__Error_Control_Codes__
__Testing_Environment__.
__Many-Core_CMPs__.
__Weighted_Random_Pattern__
__Small_Delay_Defects__.
__Parallel_Numerical__
__SMP_Systems__.
__Secure_Multi-Party_Computation__.
__Consistent_Global_Checkpoints__
__Crash-Recovery__
__Strongly_Consistent__
__DHT_Routing__
__Matrix_Multiplication__:
__Parallel_Computing_Environment__.
__Virtual_Memory_Systems__.
__Audio_Fingerprinting__
__Scan_Detection__
__Continuous_K-Nearest_Neighbor__
__Communication_Resources__.
__FFT_Algorithm__.
__Join_Algorithm__.
__Layered_Decoding__
__Graphics_Processor__
__Microprocessor_Core__
__Reconfigurable_Processor__
__Macro_Data_Flow__
__AES_Algorithm__
__Instruction_Issue_Logic__
__FIR_Filter_Architecture__
__Backtracking_Algorithms__.
__Operation_Scheduling__
__Video_Fingerprinting__
__SoC-Based__
__DNA_Based__
__Deadlock_Avoidance__.
__Object_Distribution__
__Master/Worker__
__Iterative_Solver__
__Reliable_Storage__
__Software_Cache__
__Deniable_Encryption__
__KD-tree__
__Control_Technique__.
__Balanced_Ternary__
__Parallel_List_Ranking__.
__Anonymous_Ring__.
__Threshold_Decryption__
__Partitioning_Algorithms__.
__Banyan-Based__
__Ethernet_Switch__
__Back-Up__
__RFID_Anti-Collision__
__an_Adaptive__,
__Multi-core_CPUs__.
__Logical_Process__
__Packet_Inspection__.
__AES_Key_Schedule__.
__Security_Configuration__
__FIR_Filter_Design__.
__Pattern_Driven__
__Active_Messages__.
__Storage_Optimization__
__Coarse-Grain_Reconfigurable_Architectures__.
__Stream_Processor__
__Synthesis_Methods__
__Danish_Eulerian_Model__.
__Heuristic_Scheduling__
__Single_Precision__
__Multi-engine__
__Algorithmic_Design__
__FPGA_Platform__.
__Custom_Instructions__
__Parallel_Virtual_File_System__.
__Programmable_Logic_Controllers__.
__Feedback_Strategies__
__Superscalar_Microprocessor__
__Simulation_Approach__
__High_Performance_Embedded__
__Storage_Structures__.
__Multiprocessor_Cache__
__Reconfigurable_Parallel__
__VLIW_Architecture__
__Scientific_Computing_Applications__
__Multithreaded_Processors__
__EDF_Scheduling__.
__CMP_Architectures__.
__Parallel_Supercomputers__.
__Runtime_Adaptive__
__Differential_Logic__.
__Hash_Joins__.
__VHDL_Simulation__
__Neutron_Transport__
__Symmetric_Multiprocessor_Systems__.
__Scientific_Simulation__
__Source-Coupled_Logic__.
__Cross-Connect__
__Buffered_Crossbar__
__Reconfigurable_Arithmetic__
__Object_Persistence__
__Dynamic_Updates__.
__GNU/Linux__.
__Output_Queuing__
__Effective_Search__
__Fossil_Collection__
__Byzantine_Failures__.
__SRT_Division__
__Redundant_CORDIC__
__Semi-Fragile__
__Cycle-Stealing__
__Wave_Digital_Filters__.
__SPIHT_Algorithm__
__Log-Structured_File_Systems__.
__Dynamic_CMOS_Circuits__.
__Finite_Element_Models__
__Web_Content_Delivery__
__Failure_Detection_and_Recovery__
__Virtualized_Systems__.
__Parallel_File_Systems__
__MPI_Derived_Datatypes__
__Analytical_Models__.
__VLIW_Processor__.
__Code_Size__.
__Hardware_Implementations__
__Optimistic_Concurrency_Control__.
__Ultra-Lightweight__
__Multicore_Architecture__.
__Programmable_Cellular_Automata__.
__Lock_Manager__
__Cluster_Computing__:
__Proxy_Re-encryption_Scheme__
__Quiescent_Current__
__Boolean_Operations__.
__Hierarchical_Interconnection_Networks__
__Token_Ring__.
__Floating_Point_Arithmetic__
__P2P_Networking__
__Device_Technologies__.
__Source-Coupled_Logic__
__High_Performance_VLSI__
__Parallel_Distributed_Computing__.
__Voltage_Scalable__
__Signal_Processing_Applications__
__Multi-Threshold__
__Load/Store__
__Side-channel__
__Double-Ended__
__MPLS_Networks__
__Improving_Branch_Prediction__
__Two-Dimensional_Arrays__.
__Unix_Systems__.
__Fault_Tolerant__,
__Statically_Scheduled__
__Multiprocessor_DSP__
__CA_Based__
__Evolving_Cellular_Automata__
__Digit_Serial__
__Skew_Handling__
__Object_Database_Systems__.
__XML_Parsing__
__Timed_Asynchronous_Systems__.
__Identity-Based_Online/Offline__
__Pseudo-Random_Number_Generator__
__Interactive_Consistency__
__Saving_Space__
__Assumption_Generation__
__Coarse-Grain_Reconfigurable__
__Table_Look-Up__
__Vector_Quantization_Codebook__
__Soft_Error_Mitigation__
__FFT_Architecture__
__Instruction_Stream__
__Frequency_Synthesis__
__Low-Power_Low-Voltage__
__MPEG-4_Video_Encoder__
__High_Throughput__,
__LU_Decomposition__.
__Disk_Drives__
__Adaptive_Scan__
__Media_Applications__
__Capacitive_Sensor__
__FIR_Digital_Filter__
__Voltage_Assignment__
__Traffic_Generation__
__Component-Based_Embedded_Software__.
__SIMD_Instructions__.
__Power_Dissipation__.
__Source_Code_Transformations__
__JIT_Compilation__
__Database_Processing__.
__Parallel_Compilation__
__Resource_Co-Allocation__
__Mesh_Connected__
__Library-Based__
__Remote_Procedure_Call__.
__User-Level_Communication__
__Release_Times__
__Single_Level__
__Complex-Object__
__Return-Oriented_Programming__
__One-Way_Hash_Functions__
__Electronic_Elections__.
__Threshold_Cryptosystems__
__Concurrent_Failures__
__Content-Based_Publish/Subscribe__.
__Public_Key_Systems__.
__Digital_Signature_Standard__.
__Selection_Policies__
__User_Authentication_Scheme__.
__Database_Programming_Language__.
__Concurrency_Control_Algorithm__
__Interchange_Format__.
__Verifiable_Partial__
__Symmetric_Key_Cryptography__
__Partial_Reset__
__Hashing_Algorithm__.
__Design_Approaches__.
__Network_Topology_Design__
__Finite_Element_Computations__.
__Majority_Logic__
__Core_Selection__
__Logic-Level__
__Programmable_Logic_Array__.
__Multi-GPU_Systems__.
__Reproducible_Research__
__Loop_Pipelining__.
__Real-Time_Constraints__.
__Low-Swing__
__Memory_References__
__Return_Address__
__FFT_Processors__
__Disk_Layout__
__Arithmetic_Functions__
__Continuous-Time_Sigma-Delta_Modulators__.
__Program_Performance__
__Cluster-Oriented__
__Content-Addressable_Memory__.
__Mapped_onto__
__Continuous_Flow__
__Data_Type__.
__Wire_Sizing__
__Reversible_Computation__
__Single-Flux-Quantum__
__Pipelined_Circuits__.
__DSP_Processor__.
__Long_Integer__
__DPA_Attack__
__Hyperelliptic_Curve__
__Interconnect_Test__
__Highly_Regular__
__Scalable_Hardware__
__Triple-DES__
__Encryption_Algorithms__
__AES_Implementation__
__True_Random_Number_Generation__
__Helper_Data__
__Hyper-Systolic__
__Single-Chip_Cloud_Computer__.
__Shared-Memory_Architectures__.
__CMAC_Neural_Network__.
__2n+1__,
__Performance_Aware__
__Available_Bandwidth_Measurement__
__Scan_Chains__
__FPGA_Synthesis__
__Physically_Unclonable_Functions__.
__Memory_Consumption__.
__Multi-Sector__
__Statistics-based__
__Machine-independent__
__Real-Time_Embedded_Software__.
__Benchmark_Suites__.
__String_Pattern_Matching__
__High-Performance_Low-Power__
__Colored_Petri_Net__.
__Distributed_Controllers__
__Loop_Pipelining__
__Cell_Libraries__.
__Passive_Filter__
__Biomolecular_Systems__.
__Memory_based__
__Digital_PLL__
__Software-Defined_Radios__.
__Multiple-Valued_Reconfigurable_VLSI__
__Symbolic_Computations__
__Shadow_Generation__
__High-Speed_and_Low-Power__
__McEliece_PKC__.
__Embedded_DRAMs__.
__Temporal_Redundancy__.
__Bandwidth_Enhancement__
__Test_Wrapper__
__Module_Placement__
__Stream_Processors__.
__Bulk_Operations__
__Board_Level__
__Polyphase_Filter__
__Embedded_RAMs__.
__Stochastic_Differential__
__Size-Constrained__
__Real-Time_Video_Processing__
__Latency_Insensitive__
__Dynamic_Memory__.
__Power_Source__
__Password_Security__.
__Leakage_Power__.
__SIMD_Processors__.
__Meshes_and_Hypercubes__.
__Fully-Simulatable__
__Proxy_Signature__.
__Practical_Anonymous__
__Identity-Based_Key_Encapsulation__
__Convertible_Nominative__
__High_Entropy__
__Computing_Devices__.
__Multi-receiver_Identity-Based__
__Symmetric_Ciphers__
__RBAC_Model__.
__User_Authentication_Protocol__
__Multicomputer_Architecture__
__QoS_Guided__
__Ball_Grid_Array__
__Memory_Consumption__
__Probabilistic_Hybrid_Systems__.
__Precedence_Relations__
__Deadline_Driven__
__Disk_Caching__
__Arithmetic_Unit__.
__Server_Architecture__.
__Totally_Self-Checking_Checkers__
__Multidimensional_Aggregates__
__Algorithm-Based__
__Hypercube_Algorithms__
__Runtime_Support__
__Optimistic_Message_Logging__
__Toroidal_Networks__.
__Bus_Architecture__.
__Multiplayer_Gaming__
__Analog_to_Digital_Converter__
__Multiple-Bus_Systems__.
__Clock_Period_Minimization__
__Iterative_Logic_Arrays__
__Secure_Multicasting__.
__Explicit_Communication__
__Path_Profiling__
__Garbage_Collection__:
__Certificateless_Signature_Scheme__.
__Fingerprinting_Scheme__
__iSCSI-Based__
__Immune_Systems__.
__Image_Template_Matching__
__Ownership_Transfer__.
__Distributed_Discrete_Event_Simulation__
__Local_Operators__
__Low_Noise_Amplifiers__.
__SEU-Tolerant__
__Adaptive_Sorting__.
__Subcube_Allocation__
__Paging_Algorithm__
__Reliability_Improvement__.
__Multimedia_Signal_Processing__.
__Decoupling_Capacitance__
__Cache_Hierarchy__
__Tate_Pairing__.
__Multidimensional_Index_Structures__.
__Scalability_Analysis__
__Memory_Reuse__
__Clock_Distribution_Network__
__Scan_Designs__
__Modular_Architecture__
__High-Level_Power_Estimation__
__Function_Unit__
__Parallel_Graph_Algorithms__.
__Weighted_Flow_Time__
__Beowulf-Class__
__CFD_Applications__
__Higher_Order_Differential__
__Shared-Memory_Multiprocessor__.
__Complete_Exchange__
__System_Area_Networks__.
__Slack_Reclamation__
__Message-Passing_Applications__.
__Code_Scheduling__
__Data-Parallel_Applications__.
__Disk_I/O__.
__Equi-Join__
__Storage_Subsystems__.
__Memory_Bus__
__Sparse_Matrix_Vector_Multiplication__
__Dynamically_Partially_Reconfigurable__
__Parallel_Computers__:
__LDPC_Decoder_Architecture__
__Circuit_Design__:
__Area_Efficiency__
__SEU_Effects__
__Multiplexer-Based__
H.__264/AVC_Decoder__
__Embedded_Controllers__
__Performance_Analyzer__
__Parallel_CRC__
__Performance_Comparisons__.
__Embedded_Programs__.
__Window_Functions__
__Run-Time_Scheduling__
__Transaction_Processing_Systems__
__Shared-Memory_Multiprocessor__
__Optical_Interconnection_Network__
__NoC_Router__
__Data_Dependences__.
__Co-array_Fortran__
__Direct-Mapped_Caches__.
__Mapping_Tool__.
__Mapping_Problem__
__Time-multiplexed__
__RAID_6__
__Reconfigurable_Computers__
__Loosely_Synchronous__
__Physical_Memory__
__Crossbar-Based__
__Schedule_Length__.
__Adaptive_Mesh_Refinement__.
__CMOS_Digital__
__File_Servers__.
__Memory_Performance__.
__Page_Size__
__Graphics_Applications__.
__Load_Redistribution__
__Direct_Rambus__
__GPU_Based__
__Inter-block__
__Group_Membership__.
__Real-time_Embedded_Systems__.
__Tiled_Display_Wall__.
__Multi-Style__
__Thread-Level_Speculation__.
__Common_Subexpressions__
__Work-Stealing__
__Complex_Constraints__.
__Viterbi_Decoders__.
__TU_Games__.
__XQuery_Engine__
__Parallel_Hardware__
__GPU-Assisted__
__Transition_Fault_Coverage__
__Reduction_Operations__
__Feedback-Driven__
__Continuation-based__
__Loop_Optimizations__
__Stencil_Computations__.
__SPMD_Applications__
__Parallel_Application__.
__Partial_Dynamic_Reconfiguration__.
__Runtime_Systems__.
__Algorithmic_Solutions__
__PowerPC_Microprocessor__
__RISC_Microprocessor__.
__Mobile_Video_Streaming__
__Real-Time_Scheduling_Algorithms__
__Transputer_Based__
__MP3_Audio__
__Communication_Characteristics__
__Strassen's_Algorithm__
__Segment_Tree__
(__Short_Version__).
__Streaming_Model__
__Shared_Address_Space__
__Graph_Coloring_Algorithms__
__SHA-3_Candidate__
__Expression_Evaluation__.
__Multimedia_Storage_Servers__.
__Solid_Modelling__.
__UML_Activities__.
__Parallel_Query_Optimization__.
__over_GF__(2^m).
__Scheduling_Constraints__
__Heterogeneous_MPSoCs__
__N-Version_Programming__
__Parallel_Programming_Language__
__Scheduling_Task_Graphs__
__Inter-Processor_Communication__
__Secure_Electronic_Voting__
__Reactive_Scattering__
__Connection_Machines__
__OPS5_Production_Systems__.
__Air_Quality_Model__.
__Irregular_Computations__
__Java_Threads__
__Self-Reconfigurable_Robots__.
__Regular_Array__
__Meiko_CS-2__.
__Communication_Optimization__.
__Hardware/Software_Systems__
__Nested_Invocation__
__VLSI_Device__
__Real-Time_Stereo_Vision__
__Worst-Case_Performance__
__Multiprocessor_Platforms__.
__Bidirectional_Search__.
__Codebook_Search__
__Design_Style__.
__Memory_Errors__
__PUF-Based__
__Reconfigurable_Processor_Arrays__.
__Koblitz_Curves__.
__Reconfiguration_Overhead__
__Masking_Method__
__Soft_Processor__
__Transformational_Derivation__
__Dynamic_Execution__
__Heterogeneous_FPGAs__.
__Interactive_Volume_Rendering__.
__Tornado_Codes__
__Galois_Fields__
__Heuristic_Approaches__
__Reconfigurable_Datapath__
__Hybrid_Architectures__
__Packet_Filters__.
__Macro-Block__
__Multiprocessor_Simulation__
__Optical_Computing__
__Vector_Processor__.
__Adaptive_Unstructured_Meshes__.
__LUT-Based_FPGA__
__Delay_Test__.
__Data-Path__.
__Java_Environment__
__Linear_Algebra_Package__
__File_Store__.
__Buffer_Cache_Management__
__Trellis-Coded_Modulation__
__Super_Hi-Vision__
__Binary_Tree_Based__
__Secret-Sharing__
__Massively_Parallel_SIMD__
__Switch_Design__
__Dynamic_Voltage_and_Frequency_Scaling__.
__Turbo_Decoder__.
__Periodic_Scheduling__.
__Radar_Signal_Processing__
__Task_Clustering__
__Hashing_Algorithms__
__Multiple_Encryption__.
__Duplication_Detection__
__Asynchronous_Logic__
__Radiation_Transport__
__Radix_Sort__.
__Generating_Permutations__
__Transport_Triggered_Architecture__
__Serial_Links__.
__LLL_Algorithm__
__Biological_Sequence_Comparison__
__Verifiable_Secret_Sharing__.
__Pseudorandom_Bit__
__DSP_Architecture__.
__MAC_Algorithms__.
__Process_Variability__.
__General_Purpose_Processor__
__Memetic_Differential_Evolution__
__Numerical_Accuracy__
__Evolutionary_Computations__
__Multithreaded_Processor__
__Genome_Assembly__
__Speculative_Parallelization__
__SNP_Genotyping__
__Triangular_Systems__
__Resource_Availability__.
__Cosmological_Simulations__
__Radiative_Heat_Transfer__
__High_Performance_Architectures__.
__Parallel_Prefix_Computation__.
__Small_World_Graphs__.
__Parallel_Prolog__
__Performance_Profiling__.
__Forwarding_Tables__
__Loosely_Synchronized__
__Heavy_Ion__
__Scheduling_Divisible__
__Hardware/Software_Co-design__
__Numerical_Library__
(__Distinguished_Paper__).
__Data_Locality_Optimization__
__VLSI_Arrays__
__Mark-Sweep__
__Custom_Computing_Machines__
__Circuit_Optimization__.
__Memory_Cells__.
__Synchronization_Mechanism__.
__Mesh_Topologies__.
__Multi-Core_Systems__.
__Parallel_Multiplier__
__Information-Hiding__
__Machine_Models__.
__Power-Factor-Correction__
__Fitness_Landscape_Analysis__
__Switched_Current__
__Test_Pattern_Generator__.
__High-Security__
__Flat_GHC__
__Selective_Encryption__
__Bus_Encoding_Technique__
__RF_Transceivers__.
__Embedded_FPGA__
__Pseudorandom_Number_Generators__.
__Traitor_Tracing_Schemes__.
__CMOS_Gates__.
__Byte-Oriented__
__Election_Scheme__.
__AES_S-Box__.
__SIFT_Descriptor__
__Perfect_Concurrent__
__Audit_Logs__.
__DSP/FPGA__
__Space-Sharing__
__Biological_Sequence_Alignment__.
__Cluster_Environment__.
__Format-Compliant__
__DOACROSS_Loops__.
__Deblocking_Filter__
__Improving_Dependability__
__Tie-Breaking__
__Peer-to-Peer_Overlay_Network__
__Backup_Reprovisioning__
__Inter-Processor__
__Hybrid_Architectures__.
__Survivable_Network__
__Anonymity_Systems__.
__Integral_Image__
__Electronic_Voting_Protocol__
__Monte_Carlo_Go__.
__Data-Dependent_Superimposed_Training__
__CAD_Framework__
__Register-Transfer__
__Ideal_Lattices__.
__Continuous_Restricted_Boltzmann_Machine__
__Synthesis_for_Testability__
__Interconnect_Design__
__Multilayer_Neural_Network__
__Video_Coder__
__Non-clairvoyant__
__Service_Robotics__.
__Fault-Tolerant_Routing__.
__Token_Ring_Networks__.
__Interconnect_Modeling__
__Technology_Mapper__
__Logic_Blocks__
__Optimizing_Transformations__
__CMOS_Combinational_Circuits__.
__Number_Representations__
__Entity_Authentication__.
__Multi-Context_FPGA__
__Fault_Isolation__.
__DCT_Computation__
__Reconfigurable_Device__.
__Pseudo-Exhaustive_Testing__
__Compaction_Algorithm__.
__Job-Shop__
__Integration_Methodology__
__Redundant_Systems__.
__HD_H__.264
__Memory-Centric__
__Distributed_Hard_Real-Time_Systems__.
__Switch_Architecture__.
__Aggregated_Data__
__AC_Drive__
__Buffer_Allocation__.
__Finite_Element_Computations__
__Shared_Memory_Architectures__.
__Radix-16__
__Packet_Filters__
__Memory_Optimizations__
__Analog_Neural__
__Simultaneous_Actions__
__Probability_Calculation__
__Crash_Recovery__.
__Hardware_Accelerators__
__Dynamic_Scheduler__
__Molecular_QCA__
__Instruction_Issue__
__Architectural_Enhancements__
__Dual-Threshold__
__Real-Time_Task_Scheduling__.
__Transport_Systems__.
__Dual_Path__
__Topology_Selection__
H.__264/AVC_Encoder__
__Metaobject_Protocol__.
__Public_Key_Cryptographic__
__Alpha-Beta_Search__.
__Ate_Pairing__
__Leakage_Minimization__
__Leaf_Cell__
__Syndrome-Based__
__Scalable_Architecture__.
__Current-Mode_CMOS_Circuits__.
__Testing_Methodology__
__BPEL_Workflows__
__Sparse_Triangular__
__Wafer-Scale__
__Copying_Garbage_Collection__
__Temporal_Aggregation__.
__Adaptive_Computing_Systems__
__Deformable_Surface_Model__
__Relational_Query_Processing__
__Principal_Type__
__Oblivious_Transfer_Protocols__
__Switch_Level__
__Parallel_Database_Machines__.
__Security_Architectures__.
__Energy_Savings__.
__Distributed_Deadlock_Detection_Algorithm__.
__Disk_Scrubbing__
__RSA_Keys__.
__Sum_of_Absolute_Difference__
__Edge_Node__
__SOAP_Messages__.
__Timing_Closure__
__Low_Power_Consumption__.
__Disk_Access__
__Array-Intensive__
__Parallelization_Strategies__
__Memory_Coherence__
__Shared_Memory_Multiprocessor__.
__Tera-Scale__
__Clock_Routing__
__Low-Power_Embedded_Processors__.
__Networked_Information_Systems__.
__Transient_Simulation__
__Group_Communication_Protocol__.
__LTL_Model-Checking__.
__Pipelined_Processors__
__True_Random_Number_Generators__
__Montgomery_Exponentiation__
__128-Bit__
__Design_Tradeoffs__.
__Power_Analysis_Resistant__
__Dynamic_Power_Estimation__
__Data-Parallel_Programs__
__FFT_Processor__
__Fixed-Complexity_Sphere_Decoder__.
__Mach_3.0__.
__Area-Constrained__
__Invariant_Generation__.
__Carry_Look-Ahead__
__Cache_Replacement_Policy__.
__Iterative_Computations__
__Unbounded_Model_Checking__.
__Global_Interconnect__
__Krylov_Subspace_Methods__
__Network-Attached_Storage__
__Reversible_Computing__.
__Performance_and_Power_Consumption__
__Mbius_Cubes__.
__Smart_Camera__.
__Concurrent_Data_Structures__
__Mobile_Agents__'
__Networks-on-Chip__:
__Implantable_Biomedical__
__Static_Load_Balancing__
__Fault_Dictionaries__.
__Fingerprint_Template__
__Discrete_Logarithm_Based__
__RF/Microwave__
__Rewriting_P_Systems__
__Random_Pattern_Testing__
__High-Performance_CMOS__
__Robust_Audio_Fingerprinting__
__Cost-conscious__
__Delay_Fault__
__Direct_Digital_Frequency_Synthesizers__.
__JPEG2000_Encoder__
__High-Yield__
__Multiplexing_Schemes__
__Pairing_Computations__.
__Multiple-Valued_Circuits__.
__Continuous_Media_Data__.
__GSM_Radio__
__Distributed-Memory_Multiprocessors__.
__Password_Authentication_Scheme__.
__Neural_Microcircuits__.
__Limiting_Amplifier__
__Array_Architectures__.
__Resource_Reclaiming__
__Boundary_Scan_Test__
__Coupling_Capacitance__
__Interrupt-Driven__
__Response-Time__
__Multiprocessor_Workstations__.
__Rule_Execution__
__Multi-chip__
__Micro-architectural__
__Performance_Measurement_Tool__.
__Optimal_Route__
__Max-Plus_Algebra__
__Cell_Processor__.
__Cyclic_Convolution__
__Multiport_Memory__
__Normal_Basis_Multiplication__
__Time-Varying_Volume_Data__.
__Hardware_Performance__
__Neural_Network_Chip__
__Digital_Microfluidic_Biochips__
__Space_Leaping__
__an_Event_Driven__
__Certified_E-Mail__
__Optically_Reconfigurable_Gate_Array__.
__DAA_Scheme__
__Physically_Unclonable__
__Server-Assisted__
__Prototyping_Platform__.
__Pattern_Generators__.
__Signatures_Revisited__.
__GPU_Architectures__.
__Heterogeneous_Multicore_Systems__.
__Shared-Disk__
__Fault_Diagnostic__
__Distributed_Shared_Memory_Systems__
__Microwave_and_Millimeter-Wave__
__Multiple_GPUs__.
__Memory_Intensive__
__Declarative_Programs__.
__Multi-core_Architecture__
__Dynamic_Cache_Partitioning__
__Radio_Broadcasting__
__Differential-Pair__
__Packet_Buffering__
__Simulated_Fault_Injection__
__Task_Scheduling_Strategy__
__Multicast_Key_Management__.
__Trigonometric_Functions__.
__Hardware_Platform__
__XML_Twig_Queries__
__Cloud_Resolving__
__Precise_Interrupts__
__Logic_Modules__.
__Radio_Receiver__.
__Collaborative_Filtering_Algorithm__.
__CMOS_Image_Sensor__
__SIMD_Machine__
__Combinational_Equivalence_Checking__.
__Sequence_Similarity_Search__
__Processor_Based__
__Packet_Radio_Network__
__Optimistic_Methods__
__Fine-Grained_Access_Control__
__Transaction_Routing__
__Fault-Tolerant_Processor_Arrays__.
__Dual-Vdd__
__Advanced_Video_Coding__.
__Op_Amp__
__Low-Error__
__Identity_Based_Encryption__.
__Multidatabase_Transactions__.
__Storage_Assignment__
__Dedicated_Processors__.
__Fast_Scalar_Multiplication__
__Speed_Scaling__.
__Synchronous_Networks__.
__Magnetic_Bubble_Memories__.
__Manufacturing_Plants__.
__Dynamic_Updating__
__Parallel_Hardware__.
__Thread_Allocation__
__Relaxed_Consistency__
__Mapping_Schemes__
__Convertible_Authenticated_Encryption_Scheme__
__Ring_Signature_Schemes__.
__POEtic_Tissue__.
__Fault-Tolerant_Computation__
__Group_Key_Distribution__.
__Synchronization_Mechanisms__.
__Nonuniform_Memory_Access__
__Information_Dispersal__.
__Communication_Module__
__Dynamic_Dataflow__
__Multi-Projector_Displays__.
__Comments_on_``__An
__Homogeneous_Clusters__.
__Block-Structured_Languages__.
__Indirect_Jumps__.
__Role_Hierarchy__
__Parallel_SAT_Solving__
__Segment_Sequential__
__Simulation_Methodology__.
__ElGamal_Encryption__
__Threshold_Cryptosystem__
__Virtual_Routers__
__Basic_Ideas__
__Modulo_Scheduled_Loops__.
__Automated_Material_Handling_System__
__Remote_Mirroring__
__Bundled-Data__
__Memory-Level_Parallelism__
__Multi-Chip_Modules__.
__Fluid_Flow_in_Porous_Media__.
__Co-simulation__.
__Chaotic_Signal__
__AWG-Based__
__Linearly_Connected__
__Fault_Identification_Algorithm__
__Spectral_Techniques__.
__Election_Algorithm__
__Parallel_Data_Processing__
__Functional_Tests__.
__Medium-Grained__
__Program_Derivation__.
__Non-Interfering__
__LAPD__
__Program_Locality__
__Uniform_Consensus__
__Neuron-MOS__
__Processor_Cores__
__Chemical_Plants__
__Extendible_Arrays__.
__Storage_Organization__
__Hierarchical_Layout__
__Trie_Hashing__
__an_FPGA_Based__
__Verification_Method__
__Special_Function__
__Symbol_Processing__
__Ground_Processing__
__Transactional_Memory_Systems__.
__Consensus_Protocol__.
__Finite-Difference_Time-Domain_Method__
__Cellular_Array__
__Append-only__
__Reduction_Algorithms__
__Performability_Analysis__
__Embedded_Web_Server__.
__Community_Climate__
__Object_Group_Framework__
__Fault-Tolerant_Real-Time_Systems__.
__Fast_Switching__
__Proxy_Re-Encryption__.
__Train_Control__.
__Index_Set__
__Parallel_Programming_Environments__
__Operator_Scheduling__
__User-Adaptable__
__Unreliable_Failure_Detectors__.
__Low-Area__
__Message_Logging_Protocols__.
__Hardware/Software_Co-Simulation__
__Block_Scheduling__
__Embedded_SoCs__.
__Asynchronous_Circuit_Design__
__Parallel_FDTD__
__Chip_Multi-Threading__
__Bit-Split__
__DOACROSS_Loops__
__Machine_Scheduling__
__Wormhole_Routed__
__Similarity_Coefficients__
__Trace_Processors__.
__Virtual_Keyboards__
__Superscalar_Architecture__
__Constant_Degree__.
__Standard_CMOS__
__Clustered_Microarchitectures__.
__Floating-Point_Multiplier__.
__Embedded_Chip_Multiprocessors__.
__Array_Structures__.
__Periodic_and_Aperiodic__
__Parallel_Computation_Model__
__Shared_Disks__
__Parallel_Database_Processing__
__Temporal_Locality__.
__Attribute_Grammar__.
__Efficient_Parallelization__
__Multicast_Scheme__.
__Java_Cards__
__Proxy_Signature_Schemes__
__Timing_Faults__.
__Multimodal_Biometric_Systems__.
__Compiler-Driven__
__Authenticated_Group_Key_Exchange__.
__Scheduling_Scheme__.
__Process_Groups__.
__Higher-Order_Masking__
__Pipelined_Parallel__
__Synchronization_Patterns__
__Massively_Parallel_Computing__.
__Interleaved_Memories__
__Hash_Table__.
__MIMD_Machine__.
__Parallel_Dynamic_Programming__
__Virtual_Memory_Mapped__
__Public_Verifiability__.
__Multisecret_Sharing__
__Certificateless_Public_Key_Encryption__.
__Strong_Designated_Verifier_Signature__
__Jacobi_Algorithms__
__Multi-fidelity__
H.__264/AVC_Main_Profile__
__Collective_Communication__.
__Attack_Resilient__
__Cube-Connected_Cycles_Networks__.
__Dynamic_Load_Balancing_Algorithms__
__MPI_Implementations__.
__Network_Processor_Architectures__.
__Image_Component_Labeling__
__Dictionary_Machines__
__Homogeneous_Multiprocessor__
__Compiler-Parallelized__
__Data_Streaming__.
__Persistence_Framework__
__High_Efficiency__.
__MPI_One-Sided_Communication__.
__Lanczos_Algorithm__
__Data_Flow_Architecture__
__Distributed_Power_Generation__
__Sparse_Cholesky_Factorization__
__Parallel_Prefix_Computation__
__Matrix_Multiplications__
__Multiple_Processor_Systems__.
__Message-Passing_Multicomputers__.
__Program_Structuring__
__Race_Condition__
__Data_Transport__.
__Diskless_Checkpointing__
__Packet_Classifiers__.
__Storage_Scheme__
__Component_Allocation__
__Combinatorial_Algorithms__.
__Relational_Database_Operations__.
__Blind_Equalization_Algorithm__
__Configuration_Parameters__
__Phased_Array_Radars__.
__Systematic_Scan__
__SMT-Based_Bounded_Model_Checking__
__MIMD_Parallel_Computers__.
__Narrowband_Active_Noise_Control__
__Virtual_Interface_Architecture__.
__Detecting_Races__
__Token_Ring_Network__.
__Technical_Computing__.
__Parallel_Program_Development__
__Scheduling_Parallel_Jobs__
__Communication_Aspects__
__Communications_Protocol__
__Double-Tree__
__Remote_Memory_Access_Communication__
__Adaptive_Meshing__.
__Adaptive_Simulated_Annealing__
__MPI_Collective_Communication__
__Double_Block_Length_Hash_Functions__.
__MIMD_Computer__
__Consistent_Checkpointing__
__Biological_Sequence_Alignment__
__Heterogeneous_Distributed_Computing_Systems__.
__Multiprogrammed_Shared-Memory_Multiprocessors__.
__Reducing_Energy__
__Network_Servers__.
__Scientific_Simulations__
__JAMES_II__.
__Active_Probing__
__Multithreaded_Computations__.
__Spare_Allocation__
__Transaction_Level_Modeling__.
__Wide_Bandwidth__
__Message_Based__
__Multiclass_Queueing_Networks__.
__OLTP_Systems__.
__Hypercube_Architecture__.
__Compressed_Videos__.
__Multiprocessor_Caches__.
__MIMO_Receiver__.
__Exponential_Function__
__Interconnect_Capacitance__
__Logical_Partitioning__
Meet-in-__the-Middle_Preimage__
__Oracle-Based__
__Adaptive_LMS__
__High_Speed_Serial__
__Analytic_Modeling__
__RNS-Based__
__Active_Components__.
__Reference_Patterns__
__Domain_Partitioning__
__Design_Rules__.
__Associative_Processor__.
__Design_Flows__.
__Buffer_Pools__.
__Interactive_Volume_Rendering__
__Memory_Modules__.
__QoS_Routing__:
__Queueing_Delays__
__Wireless_MAC_Protocol__
__Isosurface_Rendering__
__STT-MRAM__.
__Silent_Data_Corruption__
__Design_Experience__.
__Digital_Signal_Processing_Systems__.
__Memory_Mapping__
__Parallel_IO__
__Task_and_Data_Parallelism__
__Semiconductor_Memories__
__Fractal_Surfaces__.
__Multiple_Bus__
__Multiprogrammed_Computer_Systems__.
__Defect_Tolerant__
__Fault-Tolerant_Multistage_Interconnection_Network__.
__Instruction_Streams__.
__Threshold_Logic_Gates__.
__Stream_Authentication__
__Fault-Tolerant_Sorting__
__Sliding_Control__
__Elementary_Function__
__Compiling_Programs__
__Cache_Architectures__.
__Network_Architecture__:
__Value_Speculation__
__High_Performance_Processors__.
__Self-Reconfiguration__.
__Decoding_Algorithm_for_LDPC_Codes__.
__CMOS_Image_Sensors__.
__Error_Detection_Mechanisms__
__Unconditional_Security__
__Language_Support__
__Graph_Reducer__.
__Random_Walk_Based__
__Loop_Restructuring__
__MPI-Based__
__Public-Key_Encryption_Schemes__
__Efficiently_Supporting__
__Balanced_Scheduling__
__Deadlock-Free_Adaptive_Routing__
__Built-In_Current_Sensor__
__QoS_Unicast_Routing_Scheme__
__Symmetric-Key_Cryptography__.
__Aperture_Jitter__
__FIR_Filtering__.
__Defect_Tolerance__.
__Data_Parallel_Applications__.
__Radiation_Environment__.
__Hardware_Fault_Tolerance__
__Speculative_Thread__
__Garbage_Collection_Algorithm__.
__Cyclic_Reference_Counting__
__Sequential_Loops__
__Wireless_Baseband__
__Solid_State_Disks__.
__Parity_Prediction__
__SMP_Nodes__.
__Flash_ADCs__.
__Programmable_Devices__.
__TMR_Systems__.
__Scheduling_Heuristics__
__Constant-Degree__
__Program_Instrumentation__.
__Photonic_Switching_Networks__.
__Fine_Grain_Parallelism__
__Active-Matrix__
__IP_Blocks__
__Quantum_Gate__
__Bounded_Reachability_Analysis__
__Fine-Grained_Parallelism__.
__Recovery_Scheme__
__Totally_Self-Checking_Checker__
__Free_Viewpoint_Television__
__PCS_Network__
__Load_Adjustment__
__Parallel/Distributed__
__Partition_Sort__
__Network_Devices__
__Querying_XML_Data__
__Parallel_Disks__
__Timetable_Information__
__Earliest_Deadline_Scheduling__
__Geometric_Data_Structures__.
__Data-Intensive_Grid_Applications__.
__Multiway_Trees__.
__Coordination_Scheme__
__Shared-Memory_Machines__.
__Multiprocessor_Workstation__.
__Parallel_Inference_Machine__
__Global_Concurrency_Control__
__Passive_Measurement__
__Loop_Nest__
__Anti-forensics__
__Multi-queue__
__Modern_Hardware__.
__Trace_Compression__
__Causal_Consistency__.
__Wireless_Broadcasting__.
__State_Space_Construction__
__DVS-Enabled__
__Parallel_Join_Algorithms__
__Portable_Computers__.
__Function_Units__
__Scan_Conversion__
__VLIW_ASIPs__.
__Multisensor_Fusion__.
__Coverage_Analysis__.
__Leakage_Aware__
__Functional_Partitioning__.
__Intermediate_Code__.
__Media_Object__
__Star_Schema__
__Interferometric_Radiometers__.
__Array_Alignment__
__Expression_Trees__
__POSIX_Threads__.
__Loosely_Time-Triggered__
__Multiple-Server__
__Multi-writer__
__A_Game-Theoretic_Approach__
__Page-based__
__Impulse_Radio__.
__Code_Book__
__Self-Repair__.
__NIOS_II__
__Computing_Capabilities__
__Audio_Signal_Processing__.
__Multi-grain__
__Round_Function__.
__Data_Skew__
__Log-Structured__
__Architectural_Implications__.
__XQuery_Processor__.
__Matrix_Partitioning__
__Semi-synchronous__
__Parallel_Algorithm_Design__
__Vector_Supercomputers__.
__Communication_Mechanisms__.
__Packet_Classifier__
__Similarity_Join__.
__Java_Processor__.
__Trojan_Horses__.
__Event_Set__
__Threshold_Proxy_Signature_Scheme__
__Multiprocessor_Performance__
__Iterative_Computations__.
__MIMO_Decoder__.
__Constraint-Guided__
__Coarse-Grain_Reconfigurable_Array__
__Signaling_Protocol__.
__Incremental_Update__
__OSI_Protocol__
__Cache_Controller__
__Concurrency_Management__
__Consistency_Management__.
__Medium-Grain__
__Medical_Sensor__
__Combinatorial_Interaction_Testing__.
__Non-Blocking_Atomic_Commitment__
__Locally_Distributed__
__Dependency_Information__.
__Parallel_Transport__
__Virtex_FPGA__
__Conditional_Branch__
__Media_Objects__
__Graph_Exploration__.
__DSP_Platform__.
__Optimization_Using_Genetic_Algorithms__.
__Volume_Raycasting__
__Bias-Variance__
__Software-Defined_Radio__.
__Double_Data_Rate__
__Wafer_Level__
__Relational_Database_Management_System__.
__Clustered_VLIW_Processors__.
__SMT_Processor__
__Inter-Node__
__Berkeley_Unix__.
__High_Performance_Systems__.
__Dataflow_Execution__
__Project_Duration__
__Local_Networks__
__Motion_Estimation_Algorithm__
__Delay_Fault_Testability__
__Rail-to-Rail_CMOS__
__Mutual_Exclusion_Algorithms__.
__Signal_Correlation__
__Multi-Armed_Bandits__
__High-Speed_Networks__
__Switch-Level_Simulation__
__Data_Format__.
__Chaotic_Circuit__
__Pseudo-Random_Bit__
__MPEG-4_Advanced_Simple_Profile__
__Battery_Charging__
__Lookup_Table__.
__Through_Silicon_Via__
__Data_Encryption__.
__Cellular_Programming__
__Biological_Applications__.
__Reducing_Memory_Requirements__
__Multimedia_Storage_Systems__.
__Adaptive_Refinement__
__Broadband_Access_Network__
__Memory_Device__
__Message-Dependent__
__N-Body_Simulation__.
__Assumption-Based_Truth_Maintenance__.
__Ray-Triangle_Intersection__
__Improving_Fault_Tolerance__
__Constrained_Optimal_Power_Flow__
__Subthreshold_Operation__.
__Reconfigurable_Designs__
__Parallel_Memory_Architecture__
__Urban_Transit__
__Public_Cluster__
__Decimation_Filters__
__Cellular_Architecture__.
__Temporal_Integrity_Constraints__
__Pseudo-Random_BIST__
__Cache_Architectures__
__Multimedia_Content_Analysis__.
__Video_Content_Analysis__
__Adaptive_Residual__
__Low_Latency__,
__QBF_Solver__.
__Rate-Compatible_LDPC_Codes__
__Dimension_Exchange_Method__
__Audio_Data_Hiding__
__Remote_Visualization__.
__Clock_Tree_Synthesis__
__Constraint-Satisfaction__
__Home_Energy_Management_System__
__Dynamic_Partitioning__.
__Secure_Biometric__
__Multi-zone__
__Register_Renaming__.
__Decentralized_Resource_Management__
__Multicomputer_Systems__
__Message_Passing_Architectures__.
__Real-Time_Threads__.
__Imprecise_Computation__.
__Implementation_Cost__
__Incremental_Updates__.
__Dynamic_Load_Sharing__
__Operation_Modes__
__Time-stamping__
__Feedback-controlled__
__Message_Digest__
__Architectural_Support__.
__Parallel_Molecular_Dynamics_Simulation__
__Distributed_Shared-Memory__
__Dynamic_Load-Balancing__
__OTIS-Hypercube__
__Node_Architectures__
__Device_Simulator__
(__Full_Version__)
__Authenticated_Encryption_Scheme__.
__Grid_Resource_Allocation__.
__Multicore-Aware__
__MapReduce_Jobs__
__Fault-Tolerant_Design__
__Parallel_Input/Output__
__Dynamic_Spectrum_Allocation__.
__Multicore_Embedded__
__MIMD_Systems__.
__E-Cash__
__Marking_Algorithm__
__Paper_Award__:
__Huffman_Decoding__.
__Tamper-resistant__
__OpenMP_Tasks__.
__Signal_Integrity_Verification__
__FIFO_Queues__.
__Micro-Assembly__.
__MIMD_Architecture__.
__Path_Identification__
__Platform_FPGAs__.
__Lattice_Quantum_Chromodynamics__
__Wireless_Broadcast__.
__Voltage-Frequency_Island__
__Distributed_Platforms__.
__Reconfigurable_Analog__
__JPEG2000-Based__
__Sequential_Circuit_Test_Generation__
__Functional_Verification_Methodology__
__Quantum-Secure__
__Sleep_Transistor_Sizing__
__CMP_Cache__
__Programmable_Analog__
__Wear_Leveling__
__Massively_Parallel_Computation__.
__Multi-Processor_System-on-Chip__.
__Project_Scheduling_Problem__
__Weighted_Random_Patterns__.
__Flexible_Routing__
__Instruction_Encoding__
__Control_Algorithms__.
__Reliable_Networks__
__Airport_Gate__
__Round-Based__
__Demand-Driven_Evaluation__
__Replay_Attacks__.
__Signal-Processing__
__Divide_and_Conquer_Algorithms__.
__Defect_Coverage__.
__Trellis_Automata__.
__Hybrid_Metaheuristics__
__Spiking_Neuron_Model__
__Encryption_Technique__
__Bitonic_Sort__.
__Design_Specification__
__Drive-by-Wire__
__Multisensor_Systems__.
__Transaction_Atomicity__
__Application-Level_Checkpointing__
__Automotive_Applications__
__Shared-State__
__Field_Programmable_Analog_Array__.
__Petascale_Computing__.
__Large-Capacity__
__FPGA_Bitstream__
__An_Object-Oriented__,
__Concurrent_Computing__.
__Computer_Numerical_Control__
__Datapath_Synthesis__
__Hypervisor-Based__
__Programming_Interface__.
__Matrix_Chain_Product__
__Parallel_Matrix_Multiplication__
__Discrete_Element_Method__
__Complex_Arithmetic__
__Dynamically_Reconfigurable_Logic__
__RSA_Key_Generation__
__Fuzzy_ART_Neural_Network__
__Parallel_Query_Execution__
__Multi-FPGA_Architectures__.
__VLSI_Chips__
__Non-Volatile_Memories__.
__Wavelet_Image_Compression__
__Configurable_Hardware__
__Correct-by-construction__
__Factory_Scheduling__
__Reconfigurable_Parallel_Architecture__.
__Maintenance_of_Materialized_Views__
__SPMD_Programs__
__Array_Expressions__
__Optimizing_Communication__
__Fluid_Dynamic__
__Communication_Pattern__
__Manufacturing_Test__.
__Soft_Real-Time_Tasks__
__Scheduling_of_Sporadic_Task_Systems__.
__Power_System_Topology_Verification__.
__Distributed_Video_Coding__:
__Boundary_Handling__
__Multiple-Issue__
__Latency-Insensitive__
__Word-Length_Optimization__
__Gate_Array__.
__Reconfigurable_Multiprocessor__
__Stiff_ODE__
__Task_Reallocation__
__Interrupt_Scheduling__
__Design_Flows__
__Protection_Techniques__
__Lifting-Based_Discrete_Wavelet_Transform__.
__MPSoC_Architectures__.
__Head-of-Line_Blocking__
__Centralized_Control__.
__Garbage_Collectors__
__Global_EDF__
__Register_Binding__
__Tardiness_Bounds__
__Predictable_Performance__
__Digital_Still_Camera__
__on-Chip__
__Communication_Interfaces__.
__MOS_Current-Mode_Logic__
__Transition_Delay_Fault__
__SDR_Baseband__
__Temperature-Aware_Scheduling__
__File_Service__
__Coarse_Grain_Task__
__Massively_Parallel_Computer__
__MOS_VLSI_Circuits__.
__Digital_Logic_Circuits__.
__CP-Based__
__Xilinx_System_Generator__.
__Asynchronous_Processor__
__Readers_and_Writers__.
__Resonant-Tunneling__
__Logic_Restructuring__
__Clock_Generator__
__Type_Information__.
__Robot_Planning__.
__MPI_over_InfiniBand__.
__Testability_Enhancement__
__Full-Custom__
__Stochastic_Reward_Net__
__Software_Tool__.
__Superscalar_Processor__.
__Critical_Path_Selection__
__Energy-Efficient_Scheduling__
__Sequential_Circuit_Test_Generation__.
__Timing_Measurements__
__Robotic_Manipulator__.
__Power_Macromodeling__
__BIST_Architecture__.
__Timing_Issues__
__Wormhole_Routing_Networks__.
__Workload_Models__
__Decoupling_Capacitors__
__Application_Identification__
__Ternary_Logic__.
__RDF_Query__
__Multiprogrammed_Parallel__
__Dynamic_Workloads__.
__Frame_Rate_Control__
__Fault_Location__.
__Object_Management__.
__Power_Profiling__
__Power_Sources__
__Buyer-Seller_Watermarking_Protocol__.
__Timed_Asynchronous_Circuits__.
__Cell_Processors__.
__Special_Session__:
__Core-Based_Systems__.
__Low_Power_High_Performance__
__High_Speed_Digital__
__Distributed_Memory_Parallel_Machines__.
__VLSI_Designs__
__Low_Diameter__
__Built-In_Self-Testing__
__Stack_Filter__
__Micro-controller__
__NoC_Architecture__.
__Practical_and_Provably_Secure__
__Client-Server_Database__
__Fast_Hashing__
__VOQ_Switches__.
__Digital_Signal_Processing_Applications__.
__Large-Scale_Applications__
__Application_Specific_Instruction_Set_Processor__
__Iterated_Hash_Functions__.
__Authenticated_Diffie-Hellman__
__Image_Filters__.
__Asymmetric_Cryptography__
__Pseudo-Random_Number_Generation__.
__Packet_Forwarding__.
__Base-Band__
__Sequential_Prefetching__
__Multi-Factor__
__Soft-Core__
__Technology_Independent__
__Pipelined_Architectures__.
__Cache_Reconfiguration__
__Write_Cache__
__Evidence_Propagation__
__Electromigration_Reliability__
__Mixed_Workload__
__Routing_Protocols_for_Ad_Hoc_Networks__.
__Traffic_Generator__
__Transition_Delay__
__Snoop-Based__
__Interface_Synthesis__
__Variable_Fractional-Delay_Digital_Filters__.
__Massively_Parallel_Computers__
__Scan_Based__
__Current_Sensor__
__Programming_Abstraction__
__Wireless_Networked_Control_Systems__
__Communication_Traffic__
__Maze_Routing__.
__MDD-Based__
__Probabilistic_Consistency__
__Coarse-Grained_Reconfigurable_Architecture__
__DVB-S2_LDPC__
__E-Textile__
__Energy_Optimized__
__User_Authentication_Scheme_with_Smart_Cards__.
__Timing_Models__
__Control_Circuit__
__Fast_Simulation__
__Processing_Engine__
__Facility_Layout__
__OS-Level__
__LC_Oscillator__
__SOC_Design__
__Vedic_Mathematics__
__High-level_Synthesis__.
__Flip_Chip__
__Semiconductor_Memories__.
__Scheduling_File_Transfers__
__Low-Latency_Communication__
__Clustered_VLIW_Architectures__.
__Communication_Intensive__
__Industrial_Networks__
__Coalesced_Hashing__.
__Enhancing_Reliability__
__Instruction_Systolic_Array__.
__Particle-Mesh__
__Mesh-Connected_Multicomputers__.
__N-Body_Simulation__
__Algorithmic_Skeletons__
__Data_Redistribution__.
__Multicomputer_Architecture__.
__Internal_Clock_Synchronization__
__Parallel_Computer_Architecture__.
__Basic_Linear_Algebra_Subroutines__
__Event_Matching__
__Parallel_Merge_Sort__
__Load_Balancing_Algorithms__
__Test_Bench__
__Code_Restructuring__
__Fast_Hartley_Transform__
__Master-Worker_Applications__
__Globally_Asynchronous_and_Locally_Synchronous__
__Non-dedicated_Clusters__.
__Shared_Memory_Machines__.
__List_Homomorphisms__.
__Release_Times__.
__Setup_Planning__
__Cache_Misses__
__Set_Associative_Cache__
__Minimal_Routing__
__Wavefront_Algorithms__
__Data_Cache_Performance__
__Continuous-Time_Filters__.
__Mixed-Signal_Circuits__
__Design_Paradigms__
__Microprocessor_Cores__.
__Forwarding_Tables__.
__Shared_Memory_Parallel_Computer__.
__SAMR_Applications__.
__Partitioning_Strategies__
__Logic_Cells__
__Multifrontal_Solver__.
__RF_Integrated_Circuits__.
__ATM_Switch_Architecture__
__Round-Robin_Scheduling__
__Transaction-Level_Models__
__Memory_BIST__.
__DFT_Techniques__
__Analog_Blocks__.
__Analytical_Model__
__Roll-Back__
__Instruction_Scheduler__
__Triple_Modular_Redundant__
__Configurable_Architectures__.
__Digital_VLSI__
__High-Speed_Networking__.
__Super_Scalar__
__Dynamic_Voltage_Scheduling__
__Diagnostic_Fault_Simulation__
__Linked_Lists__.
__Pass_Transistor__
__Test_Cost_Reduction__.
__Configurable_Processors__.
__Multiprocessor_Systems__:
__Measurement_Circuit__.
__Control-Flow_Checking__
__Code_Injection_Attacks__
__Loop-based__
__Torus_Network__.
__Garbled_Circuits__
__Sequential_Logic_Circuits__.
__Application_Program__
__Booth_Multiplier__
__iSCSI_Protocol__
__Eigenvalue_Computation__
__Explicit_State__
__Roll-Forward__
__Partitioning_Strategy__
__Input_Buffer__
__Overset_Grid__
__Optimizing_Compiler__
__Wait_Time__
__Incremental_Checkpointing__
__Storage_Engine__.
__Nanoscale_Crossbar__
__Block_Encryption__
__Complexity_Metric__.
__Multi-recipient__
__Asynchronous_Iterative_Algorithms__
__Hadoop_MapReduce__.
__Elliptic_Curve_Digital_Signature__
__Algebraic_Computation__.
__CMOS_Temperature_Sensor__
__Interconnection_Structure__
__versus_MPI__
__Inter-processor__
__Parallel_Numerical_Algorithms__
__Local_Access__
__Authenticated_Key_Exchange_Protocol__.
__Star_Graph_Interconnection_Network__.
__Cryptographic_Hash_Function__
__Instruction_Folding__
__File_Prefetching__
__Modular_Abstractions__
__Speed-Dependent__
__Table_Based__
__Interconnected_Networks__.
__Fault-Tolerant_Software__
__Virtual_Topology__
__Software_Implementations__
__RSA_Modulus__
__Efficient_Certificateless__
__Signal_Processors__.
__Short_Signature__
__Password_Authenticated_Key_Exchange__
__Computing_Engine__
__Query_Execution_Plans__
__Variable_Block_Size_Motion_Estimation__.
__Thermal_Control__
__Ring_Signature_Scheme__
__Repairable_Systems__.
__Dual-Processor__
__Embedded_Multimedia__
__Software_Reliability_Assessment__.
__Fault_Protection__
__Efficient_Message_Passing__
__Nondeterministic_Finite_State_Machines__.
__Signature_Protocol__.
__High-Speed_Serial__
__Fast-Settling__
__Distributed_Stream_Processing_System__.
__Memory_Interface__.
__Massive-Parallel__
__Ball_Grid_Array_Packages__.
__Multi-VDD__
__Implementation_Considerations__
__Java_Card_Applets__.
__DPA_Countermeasure__
__Successive_Approximation_ADC__
__Multilevel_Secure_Databases__.
__Ant_Colony_Optimization_Algorithm__
__Tamper-Proof_Hardware__
__Radio_Receivers__.
__Wireless_Body_Sensor_Network__
__Dictionary_Machine__.
__Radar_Signal_Processing__.
__Memory_Protection__.
__Packet_Header__
__Distributed_Data_Processing__.
__Processor_Core__.
__Statistical_Sampling__
__Message_Passing_Environment__.
__Encryption_Protocol__
__Reconfigurable_FPGA__
__Compile-Time_Task_Scheduling__
__Configurable_Processor__
__XPath_Processing__
__Single_Event_Effect__
__Transient_Fault_Tolerance__
__SMT_Architectures__.
__Control_Loops__.
__Video_Abstraction__
__Data-Reuse__
__Color_Space_Conversion__
__Multi-threaded_Applications__.
__Limited_Access__
__Structural_Testing__.
__Multi-ported__
__Superscalar_and_VLIW__
__Locality_Optimization__
__Multiple_Fault__
__Enforcing_Integrity__
__Aggregation/Disaggregation__
__High_Flexibility__
__Quantum-dot_Cellular_Automata__.
__Multiple_Instruction_Stream__
__Floating-Point_Adder__.
__Digital_Forensic_Tools__.
__Custom_Instructions__.
__Design_Rule_Checking__
__PVM_Applications__
__Instruction_Cache__.
__LDPC_Convolutional_Codes__.
__Self_Modifying__
__Communication_Subsystem__.
__Consistency_Protocol__
__Embedded_SRAM__.
__Scalable_Performance__
__Simulation_Technique__.
__Job_Monitoring__
__the_SPIN_Model_Checker__.
__Integration_Methods__.
__Multiply-Accumulator__
__Heterogeneous_Cluster__.
__Multiply-Accumulate__
__Clock_Period__
__Machine-Checked__
__PDE_Solver__
__Tree-Based_Multicasting__
__Estimation_of_Distribution_Algorithms__:
__Voltage_Regulation__
__Functional-Level__
__Cluster_Interconnects__.
__File_Copies__.
__Shared_Virtual_Memory__.
__Symbolic_Traversal__
__Biphase_Mark__
__Prefetching_Strategies__
__Test_Stimulus__
__Localization_in_Wireless_Sensor_Networks__:
__Asynchronous_Circuit_Synthesis__.
__Multiple_Bus_Multiprocessor_Systems__.
__Equivalent_Keys__
__Modular_Multiplication_Algorithm__
__Guest_Editor's_Note__:
__NVIDIA_CUDA__.
__Adaptively_Secure_Oblivious_Transfer__.
__CPU_Consumption__
__Simultaneous_Bidirectional__
__Labeling_Schemes__.
__ID-Based_Cryptography__.
__Large_Join_Queries__.
__DNA_Strand_Displacement__
__Structural_Joins__.
__Asynchronous_Logic__.
__Secure_Multi-party_Computation__.
__QR_Algorithm__.
__QC-LDPC_Codes__
__Sine_and_Cosine__
__Data_Path__.
__Tree_Searching__
__Protection_Technique__
__An_Energy_Aware__
__Clock_Scheduling__
__Backward_Unlinkability__
__Functional_Dependency__.
__Power/Ground_Networks__
__Memory_Organization__.
__Montgomery_Multiplier__.
__Logarithmic_Arithmetic__
__IIR_Digital_Filter__
__Context-Free_Parsing__.
__Pseudorandom_Generator__.
__Ada_Tasking_Programs__.
__Fault_Detecting__
__Shared-Nothing_Database__
__HW/SW_Co-design__
__Tamper_Resistance__.
__Soft-Decision_Decoding_of_Reed-Solomon__
__Trace_Based__
__Barrel_Shifter__
__Public_Verifiable__
__FIFO_Queues__
__Input_and_Output__.
__Cube-Connected__
__Reliable_Multicasting__.
__Temperature_Compensated__
__Scheduling_Policy__
__Function_Inlining__
__Traffic_Dispersion__
__Channel_Matrix__
__Dynamic_Web_Content__
__Random_Delay__
__Multi-grained__
__Tabu_Search_Based__
__Leakage_Reduction__.
__Caching_Techniques__
__power_distribution_grids__.
__Clock_Gating__.
__EDA_Tool__
__Counting_Bloom_Filters__.
__Mask-Based__
__Address_Bus__
__VHDL_Descriptions__.
__Interconnect_Bus__
__Micro_Controller__
__Live_Migration_of_Virtual_Machines__.
__Distribution_Systems__:
__Multiway_Merge__
__Encoded_Video__
__Join_Algorithms__.
__Memcached__
__Hypercube_Connected__
__Run-Time_Monitoring__.
__Recursive_Query_Processing__.
__CMOS_SRAMs__.
__Maximum_Performance__
__Simultaneous_Multithreading_Processors__.
__Dependable_Communication__
__Key_Dependent__
__Receiver_Architecture__
__Massively_Parallel_Simulation__
__Control_Applications__
__Data_Stream_Management__.
__Reuse_Strategies__
__Storage_Mapping__
__Shallow_Water_Equations__
__Peak_Temperature__
__Single_Error_Correction__
__Optimistic_Parallelization__
__Hybrid_Storage__
__Operating_Characteristics__
__Highly_Fault-Tolerant__
__Multicast_Switching_Networks__.
__Central_Office__
__Fuzzy_Fingerprint_Vault__
__Auto-configurable__
__Clock-Skew__
__Scalable_Routers__.
(__SHA-1__)
__BiCMOS_Circuits__.
__Switching_Regulators__
__Dual-VT__
__Conic_Curves__
__Counting_Problem__.
__Mixed-Signal_Systems__.
__SRAM_Cell__.
__Fuzzy_Expert_Systems__.
__Switch-Level_Simulation__.
__Cryptographic_Primitive__
__Safety_Critical_Automotive__
__Interactive_Programs__.
__Cellular_Architecture__
__BIST_Circuit__
__TPM-Based__
__Linear_Algebra_Algorithms__
__Randomly_Changing__
__Multi-versioning__
__Force_Directed__
__Crystal_Oscillator__
__State_Machine_Replication__.
__Delivery_Times__.
__Associative_Access__
__Graphics_Cards__
__Marking_Algorithms__
__Basic_Linear_Algebra__
__Measuring_Complexity__
__DSP_Cores__.
__Multiple-Bit__
__Inter-VM__
__Macro_Based__
__NUMA_Machines__.
__Static_Power_Reduction__
__Database-Driven_Applications__.
__Parallel_Codes__
__Task_Manager__
__FPGA_Designs__.
__Name_Lookup__
__Partial_Rollback__
__Time-Bound_Hierarchical_Key_Assignment_Scheme__.
__Scratch-Pad_Memory__.
__Observability_Don't_Cares__
__Convertible_Undeniable_Signatures__
__SoC_Architecture__.
__Multiprocessor_Computers__.
__Object_Bases__
__Image_Encoding__
__Cache_Conflicts__
__Cache_Affinity__
__FPGA_Technology__.
__Area_Optimized__
__Cache_Optimizations__
__High-Speed_Packet_Switches__.
__Task_Execution_Times__
__Superscalar_Architecture__.
__Energy_Conscious__
__SPMD_Programs__.
__Quadruple_Precision__
__Architecturally_Visible__
__Bus_Architectures__.
__Slack_Allocation__
__Trojan_Detection__
__Window_Functions__.
__Natural_Proofs__.
__Baseband_Processing__.
__Pseudo_Inverse__
__Small_Buffers__.
__Microprocessor-Based_Systems__.
__Hypergraph_Models__
__Flexible_Parsing__
__Contingency_Analysis__.
__Locking_Policies__
__Global_Instruction_Scheduling__
__Memory_Checking__.
__Dynamic_Processor_Allocation__
__Design-Space_Exploration__
__SoC_Testing__.
__Message_Passing_Applications__.
__Carry_Select_Adder__
__Image_Codec__.
__Digital_System_Design__
__Self-Replication__.
__User-Level_Threads__
__Low-Power_High-Performance__
__Cluster_Generation__
__Multi-robot_Task_Allocation__.
__Parallel_Discrete-Event_Simulation__.
__Real_Symmetric__
__Channel_Codes__
__Job_Scheduling_Policy__
__CMOS_Active_Pixel__
__Programmable_Logic_Device__
__Distributed_Checkpointing__
__NUMA_Systems__.
__Dynamic_Priority_Assignment__
__Shared-Everything__
__Coarse-Grained_Reconfigurable_Array__
__Memory_Structures__.
__LT_Codes__.
__Floating-Point_Adder__
__Polynomial_Expressions__.
__Task_Duplication__
__Join_Operation__.
__Bus_Architectures__
__Floating-Point_Units__.
__Synchronous_Data-Flow__
__Dynamic_Job_Scheduling__
__Blue_Gene_Systems__.
__Coding_Standard__.
__Object_Registration__
__Soft-Error_Tolerance__
__Multi-bank__
__Caching_Proxy__
__Service_Interruptions__.
__L2_Caches__
__Task_Pool__
__Spatial_and_Temporal_Locality__
__Semiconductor_Device_Simulation__.
__Irregular_Reductions__
__Machine_Models__
__Recoding_Algorithm__
__Processor_Affinity__
__Rare_Event_Simulation__.
__Ring_Architecture__
__Soft_IP__
__Dynamically_Modifiable__
__Wavelength_Assignment_in_WDM_Optical_Networks__.
__Indexing_Schemes__.
__Embedded_Compression__
__JPEG_Decoder__
__Logic_Circuit__.
__Highly_Scalable_Parallel__
__Large_Files__.
__Speech_Compression__
__Solid_State_Drive__
__Reliability_Problems__
__Multi-Core__.
__Layout_Optimization__.
__Distributed_Real-Time_Applications__
__Acyclic_Networks__.
__Leveled_Networks__.
__Adaptive_Equalizers__
__Low-Latency__,
__Chip-Scale__
__Sequential_Files__
__Probabilistic_Encryption__
__Laplacian_Eigenvalues__
__Speeded-Up_Robust_Features__
__Multi-FPGA_Systems__.
-__Ary_Trees__.
__Malleable_Tasks__.
__Reduced_Pin-Count__
__Optimising_Compilers__
__Cache_Simulation__.
__Throughput_Computing__.
__Direct_Interconnection_Networks__.
__Shared_Memory_Architecture__.
__Event_Driven_Simulation__
__Bill_of_Material__
__SoC_Platform__
__Page_Fault_Frequency__
__Bitmap_Indices__
__Mixed-radix__
__Data_Flow_Machine__
__Functional_Simulator__
__Scalable_Distributed_Data_Structure__.
__Stack_Trace__
__Networked_Workstations__.
__Formal_Synthesis__.
__Automated_Design__.
__Identity-based_Broadcast_Encryption__
__Heterogeneous_Multiprocessor_Platforms__.
__No-wait__
__Multi-Microprocessor__
__Flow_Shops__.
__DVFS-Enabled__
__Grid_Programming__.
__Composite_Events__.
__Infant_Mortality__
__Outer_Join__
__Increased_Robustness__
__CMP_Systems__.
__On-Chip_Interconnection_Network__
__Loop_Scheduling__.
__Cellular_Mobile_Systems__.
__Reuse_Methodology__
__Conditional_Execution__
__Programmable_Array__
__Cyclic_Dependencies__.
__Two-Pattern_Test__
__Control_Protocols__
__ATM_ABR__
__Topology_Design__.
__Standard_CMOS_Process__.
__Hash_Chain__.
__Distributed_Database_Systems__:
__Finite_State_Machine_Based__
__Factorization_Algorithms__.
__Pipeline_Processing__
__Task_Forces__
__All-Or-Nothing__
__BCH_Decoder__
__Static_Faults__.
__Compact_CMOS__
__Crosstalk_Induced__
__Deterministic_Test_Pattern_Generator__
__Mark-and-Sweep__
__Charge_Pump_Circuit__
__Logic_Cores__
__Updating_Scheme__
__Voltage_Selection__
__Pulsed-Latch__
__Memory_Structure__
__NAND_Flash_Memory_Storage__
__Wireless_Multimedia__.
__Generational_Garbage_Collection__.
__Noncontiguous_I/O__
__Legacy_Fortran__
__Bit-Slice__
__Memory_Encryption__
__Scientific_Codes__
__SRAM-Based_FPGA__.
__Battery-Free__
__Tera-scale__
__Linear_Analog_Circuits__.
__Program_Generator__.
__Global_Computing_Systems__.
__Voltage_Follower__
__Skip_List__.
__Custom_Computing_Machine__.
__HDTV_Decoder__.
__Decoupled_Access/Execute__
__MPI-Based_Parallel__
__Fault_Simulation__:
__Branch_and_Bound_Algorithms__.
__Wireless_Link_Scheduling__
__Cluster-Aware__
__Block-Matching_Algorithm__.
__Dynamic_SMP_Clusters__
__Multi-View_Video_Coding__
__Fast_Block_Motion_Estimation__.
__Weightless_Neural__
__Parallel_Algorithm_Design__.
__Portable_Applications__.
__Encryption_Standard__.
__Memory_Unit__
__Consumer_Applications__.
__Communicating_Tasks__
__Multi-Signature_Scheme__
__An_Optically_Differential_Reconfigurable_Gate_Array__
__Integrated_Circuit_Design__.
__Synchronization_Primitive__
__Electronic_Elections__
__Higher-Order__,
__Recovery_Technique__
__Ant-Inspired__
__Automatic_Transformations__
__Competitive_Hopfield_Neural_Network__
__Software_Thread_Integration__
__Low_Redundancy__
__Thread_Placement__
__Scan_Flip-Flop__
__Parallel_Benchmark_Suite__.
__Hot-Potato_Routing__.
__NoC_Design__
__Multiclass_Networks__.
__Cluster_Assignment__
__Accelerator-Based__
__Add/Drop_Multiplexer__
__P1500_Compliant__
__Ring_Connected__
__Lazy_Replication__
__VOD_Server__.
__Highly_Robust__
__Combinatorial_Problems__:
__SIMD_Architecture__.
__Circuit_Implementation__
__Kinetic_Data_Structures__.
__IBM_Blue_Gene/P__
__Occlusion_Queries__.
__Interactive_Presentation__
__NoC_Design__.
__Multiplication_and_Squaring__
__Job_Allocation_Schemes__
__Rapid_Synthesis__
__Block_Matching_Algorithm__.
__Access_Latency__
__Exception_Analysis__
__New_Mersenne_Number_Transform__.
__Binary_Morphological__
__High_Reliability__.
__graphical_processing_units__.
__Standard_Model__.
__Floating_Point_Operations__.
__Retargetable_Code_Generation__
__Synchronization_Protocols__
__Cryptographic_Hash_Function__.
__Tool_Box__.
__Implementation_Details__
__ATM_Switching_Systems__.
__NoC_Architectures__
__Fully_Homomorphic__
__Error_Detection_Capability__.
__Functional_Simulation__.
__Software_Architecture_Specifications__.
__Run_Time_Reconfigurable__
__FPGA_Processor__
__Large-Scale_Distributed_Virtual_Environments__.
__Modular_Multiplication_and_Exponentiation__
__High_Performance_Networks__
__Scan-Path__
__BSP_Programs__
__Diagnosis_of_Discrete_Event_Systems__.
__Processing_Power__
__Cluster_Computers__
__Protocol_Compiler__
__Mpeg-2__
__Diagnostic_Methodology__
__Instruction_Execution__
__Heterogeneous_Cluster_Systems__.
__Distributed-Memory_Parallel_Computers__.
__N-Queens__
__Compiled_Simulation__
__Morphological_Image_Processing__
__Silicon_Compilation__.
__UC-Secure__
__High-Speed_Communication__
__Multiscale_Simulations__
__XQuery_Queries__
__an_Area-Efficient__
__Traffic_Grooming_in_WDM_Mesh_Networks__.
__Behavioral_Modeling__.
__HDL_Descriptions__
__VLSI_Architectures__.
__Functional_ATPG__
__1T_DRAM__
__Hardware_Unit__
__Statistical_Model_Checking__.
__Recognition_Systems__
__Real-Time_Vision__.
__Maintenance_Strategy__
__MPI_Library__
__Cache_Designs__
__Matrix-Vector_Multiplication__.
H.__264/AVC_Video_Encoder__
__Modular_Multiplier__
__Automatic_Test_Pattern_Generation__.
__Concurrent_Fault_Simulation__.
__Bounds_Checking__
__Complex_Projects__.
__IP_Forwarding__
__Lookup_Tables__.
__Network_Controller__
__Dynamic_Network_Reconfiguration__.
__Power_Conversion__
__Battery_Energy_Storage__
__Buffer_Overflow_Protection__
__Multiversion_Access__
__Scan-BIST__
__Fully-Adaptive__
__Vector_Architecture__.
__Baseband_Processor__
__Multiple_Parity__
__Soft-Error-Tolerant__
__Functional_Test_Program_Generation__
__Central_Composite__
__Set-Associative_Caches__.
__NoC_Topology__
__Mobile_Payment_Protocol__.
__Heterogeneous_Reconfigurable_Systems__.
__Cellular_Programming__.
__Polynomial_Equations__,
__CSMA/CD__.
__Multiplication_Algorithms__
__DMA_Controller__
__Multi-Processor_Systems-on-Chip__.
__Relational_Algebra_Operations__.
__Twig_Queries__.
__Gateway-Oriented_Password__-__Based_Authenticated_Key_Exchange_Protocol__.
__FPGA-based_Systems__.
__PLL_Design__
__Traffic_Characterization__.
__Pairwise_Sequence_Alignment__
__Memory_Bank__
__Software_Aging__.
__Random_Bit_Generator__.
__Fragment_Allocation__
__Square_Root_Algorithm__
__State_Exploration__
__Utilizing_Multiple__
__Switching_Function__.
__Large-Scale_Data_Processing__.
__FFT_Algorithms__
__Standard_Cell_Library__
__Thermal_Model__
__Analog_Circuit_Simulation__.
__Hyperelliptic_Curve_Cryptography__
__Embedded_Application__.
__HPC_Cluster__.
__Timed-Release_Encryption__
__Replicated_Database_Systems__
__Message_Routing__.
__Root_Contention_Protocol__
__Chameleon_Hashing__
__Fleet_Assignment__
__SoC_Platforms__.
__Last-Level_Cache__
__Soft_Real-Time_Scheduling__
__Group_Key_Exchange_Protocols__.
__Multiple_Stream__
__Semantics_based__
__Bus-Invert__
__Application_Environments__.
__Associative_Processors__.
__Programming_Model__,
__Configuration_Caching__
__Additively_Homomorphic__
__Driver_IC__
__Live_Range__
__Process_Variation-Aware__
__DDS-Based__
__Pin-Constrained_Digital_Microfluidic_Biochips__.
__XPath-Based__
__Event_Filtering__
__Stream_Joins__.
__Large_Clusters__.
__Wireless_Network_Simulations__.
__Heterogeneous_Distributed_Database_Systems__.
__Protecting_Data__
__Embedded_Control_Software__
__Concurrent_Update__
__XML_Compression__.
__elliptic-curve__
__Safety-Critical_Automotive__
__RSA_Cryptography__
__Delay-Insensitive_Circuits__
__Formally_Specified__
__Cache_Scheme__
__Network-Aware_Grid__
__Pipeline_FFT__
__Voice_Service__.
__Flexible_Manufacturing_Cells__.
__Scan_Flip-Flops__.
__Multi-Transputer__
__Critical-Path__
__Delay_Computation__
__Model-Based_Control__
__Data_Compressor__.
__Component_Design__.
__Internal_Node__
__On-Chip_Caches__.
__Dynamic_Page__
__Large_Image_Collections__.
__Dynamic_Class_Loading__
__Placement_Tool__
__Matrix_Multiplication_Algorithms__.
__Shortest-Path_Computations__.
__Random_Delays__
__Network_Reconfiguration__.
__IXP1200_Network_Processor__.
__Routability-Driven__
__Run-Time_Code_Generation__
__Helper_Threads__
__Ternary_Logic__
__Profit-Driven__
__Post-Layout__
__An_annotated_bibliography__.
__Network_Simulators__
__Telecom_Systems__.
__Factoring_Algorithm__.
__Last_Mile__
__Cloud_Data__.
__Loop_Optimization__
__QR_Factorization__
__FIFO_Channels__.
__Floorplan-Aware__
__Parallel_Memories__
__Column_Compression__
__Dynamic_Locking__
__Optimal_Granularity__
__Multiplier_Architecture__
__Koblitz_Curve__
__Control_Logic__.
__Finite_Element_Codes__.
__Traffic_Planning__
__Projective_Coordinates__
__Collision_Attacks__.
__Automatic_Reconfiguration__
__DPA-Resistance__
__Trade-Offs__:
__Secure_Channel__
__Modular_Inversion__.
__Reverse_Search__
__Modular_Multiplier__.
__DPA_Resistance__
__Dual-Field__
__Universal_Circuits__
__Software_Controlled__
__Symbolic_Testing__
__Ladder_Filters__.
__Dual-Rail_Logic__
__Logic_Style__.
__Side-Channel_Resistant__
__IP_Protection__.
__Motor_Drive__
__Reorder_Buffer__
__Public_Keys__:
__Generalized_Partial_Computation__.
__SAT_Based__
__An_Event-driven__
__Multi-issue_Negotiation__.
__Revised_Simplex__
__Parallel_Iterative_Solvers__
__Authenticated-Encryption__
__Fixed-Sized__
__Assignment_Problem__:
__Digital_Fingerprint__
__Message_Passing_Applications__
__Modern_Architectures__.
__Directory_Scheme__
__Mixed_Workloads__.
__LUT_Cascades__.
__Token_Rings__
__Ciphertext-Policy__
__Data_Accesses__.
__Counterexample-Guided_Abstraction_Refinement__
__Spectral_Element_Methods__
__Parallel_Processing_Systems__
__Storage_Schemes__.
__Computational_Steering__.
__Communication_Schemes__.
__Java_Threads__.
__Danish_Eulerian_Model__
__Compaction-Based__
__Active_Queue_Management_Algorithm__.
__Speculative_Thread-Level_Parallelism__
__MOS_VLSI__.
__Load_Balancing_Scheme__
__Mixed_Constraints__.
__Seamless_Channel_Transition__
__Temperature_Aware__
__Baseband_Processor__.
__Reversible_Logic_Circuits__
__Vertically_Integrated__
__Two-Level_Cache_Hierarchy__
__DC-DC_Converter_with__
__Low-Cost_Hardware__
__Coarse-Grained_Dynamically_Reconfigurable__
__MPEG-2_Transport_Stream__
__Bilinear_Pairings__
__Hardware-Software_Systems__.
__Machine_Description_Language__
__QoS_Control_Mechanism__
__Verification_Platform__
__Component_Labeling__
__Built-in_Current_Sensors__
__Leader_Election_Algorithm__.
__Cache_Simulation__
__Ada_Program__
__Concurrent_Process__
__Signal_Processing_Algorithms__.
__At-Speed_Test__
__Interconnect_Test__.
__High_Performance_and_Low_Power__
__Communication_Fabrics__.
__Password-Authenticated__
__Fortran_D__.
__Precedence-Constrained__
__Parallel_Query_Processing__.
__Memory_Arrays__
__Channel_Bonding__
__TCP/IP_Protocol_Stack__
__Nonblocking_Switching_Networks__
__Distributed_Computers__
__Perceptron_Branch_Predictor__.
__Power-Driven__
__Mesh-Connected_Processors__.
__Dual_Supply_Voltages__
__Ada_Tasks__.
__Large_Integers__
__Message_Digest_Algorithm__
__Microcellular_Networks__.
__Combinational_Networks__
__Interface_Synthesis__.
__Bus_Encoding_Scheme__
__Spatio-Temporal_Indexing__
__Multi-core_Computers__.
__Navier-Stokes_Solver__.
__Multimedia_SoCs__.
__DFA-Based__
__Precomputation-based__
__NULL_Convention__
__Multi-Core_Processors__
__Intertask_Communication__
__Rollback_Recovery__.
__Flash_Translation_Layer__.
__Digital_Logic_Simulation__.
__Reconfigurable_DSP__
__Multiply-Add__
__Register_Optimization__
__Event-Based_Middleware__
__Planar_Antennas__
__Euler_Solver__
__Algebraic_High-Level_Nets__.
__Array_Architectures__
__Cache_Replacement_Algorithm__.
__Memory_Reclamation__
__NAND_Flash_Memories__.
__Test_Bus__
__Digital_CMOS_Circuits__.
__Divide_and_Square_Root__
__Functional_Level__
__GALS_Architectures__.
__Emergent_Cooperation__
__Distributed_Speech_Recognition__.
__Query_Assurance__
__Function_Level__
__Multiple_Granularity__
__Address_Spaces__
__Wireless_Sensor_Network_Nodes__.
__Fast_Packet_Switching__
__Voltage-Island__
__PVM-Based__
__Operator_Based__
__TCP_Implementations__.
__HP-Convex_Exemplar__
__Code_Deployment__
__Workload_Estimation__
__Barrel_Distortion__
__Mixed-Signal_Test_Bus__
__Macro_Cell__
__Routing_Tree_Construction__
__Crypto_Module__.
__Concurrent_Access__
__Under_Partial_Observation__.
__Wait-Free_Synchronization__
__Low_Supply_Voltage__
__RF_Amplifier__
__Synchronization_Methods__
__Fluid_Flow_Simulations__
__Remote_User_Authentication__
__Shared-Resource__
__Parallel_Skeleton__
__Multi-Ported__
__Aeronautical_Communication__
__Self-Resetting__
__Reconfigurable_Cache__
__Soft_Aperiodic_Tasks__
__Stochastic_Comparisons__
__Key-Value_Store__
__Stream_Programs__
__VOD_Systems__.
__Leakage_Control__
__Conservative_Parallel_Simulation__
__Generic_Transformation__
__Digital_TV_Receivers__.
__Distributed_Transaction_Management__.
__Testing_Method__.
__Unicast-Based__
__Partial_Products__.
__RFID_Mutual_Authentication_Protocol__.
__Audio_Codec__.
__Group_Communication_Protocol__
__Arithmetic_Modulo__
__Public_Key_Encryption_Scheme__
__Multiphase_Clock__
__Secure_Key_Distribution__
__Convertible_Undeniable_Signatures__.
__Networked_Workstations__
__Heat_Pipe__
__Causal_Ordering__.
__Smart_Products__.
__Cooperative_Manipulators__.
__Wavefront_Array__
__Clock_Signal__
__AES_Block_Cipher__
__Generation_Method__.
__Instruction_Word__
__Distributed_Snapshots__
__Bilinear_Map__.
__Optimal_Task_Assignment__
__Key_Update__
__Distributed_Interactive_Simulations__
__Data_Prefetch__
__Logic_Inference__
__Clock_Network__
__Testbed_Implementation__
__Inter-core__
__Online_Compression__
__Embedded_RISC_Processors__.
__Handshake_Circuits__.
__IEEE_P1687__.
__CAM-Based__
__Biometrics-Based__
__Multiple_Input_Switching__
__Integer_Motion_Estimation__
__Ultra-Light__
__Optical_Flow_Algorithm__.
__Ultra_Low_Cost__
__Collective_Communication_Operations__
__Array_Dividers__.
__Replica_Exchange__
__Detecting_Data_Races__
__Full-Scan__
__Asymmetric_Communication__.
__Server_Assisted__
__Multicomputer_Architectures__.
__Anonymity_Revocation__.
__Multicore_Clusters__.
__Locality_Optimization__.
__Tabled_Evaluation__.
__Chip_Multi-processors__.
__Linear_Speedup__.
__Contract_Signing_Protocol__
__Manycore_Processors__.
__Biometric_Fusion__
__Measurement_Matrix__
__NoC_Router__.
__Variable-Latency__
__Constraint_Violations__
__Test_Method__.
__Virtual_Hardware__.
__Elliptic_Curve_Arithmetic__
__Dedicated_Machine_Constraint__
__Continuous_Skyline__
__Data-Parallel_Language__.
__Transient_State__
__Optimal_Normal_Bases__.
__16_Bit__
__Padding_Oracle_Attacks__
__Designated_Confirmer_Signatures__.
__Synthesis_Tools__.
__Ordering_Scheme__
__Network_Communications__.
__Object_Caching__.
__Self-modifying__
__XML_Query_Evaluation__.
__Multi-Signature__
__Prolog_Processor__
__LSI_Design__.
__Heterogeneous_Cluster__
__Hotlink_Assignments__.
__Prolog_Machine__.
__Scan_Design__.
__Distributed_Smart_Cameras__.
__QoS_Adaptation__.
__Scheduling_Technique__.
__Data_Declustering__
__Asymmetric_Fingerprinting__
__Fast_Fault_Simulation__
__Large_Scale_Integration__
__VLSI_Adders__.
__Wide_Input_Range__
__Embedded_Image_Coding__.
__Identity-Based_Threshold__
__Soft-Error_Rate__
__Multi-Grain__
__Software_Pipeline__
__Shared_Memory_Computers__.
__CUDA_Architecture__.
__Array_Data_Flow_Analysis__
__Secure_Processor__
__Multidimensional_Signal_Processing__
__Carry_Select_Adder__.
__Single-Chip_CMOS__
__Incompletely_Specified_Boolean_Functions__.
__Elliptic_Curve_Crypto__
__Streaming_SIMD_Extensions__.
__Protein_Identification__.
__Structural_Index__
__Dynamic_Content_Delivery__.
__Multiplier_Design__.
__Elliptic_Curve_Cryptographic__
__Decoding_Algorithms__.
__Certificateless_Cryptography__.
__Sparse_Computations__.
__Distributed-Shared-Memory__
__Range_Reduction__
__Dynamic_Memory_Management__
__Energy_Efficient_Ethernet__.
__Fully_Collusion_Resistant__
__Cellular_Logic__
__Distributed_Real-time_Embedded_Systems__.
__Key_Establishment_Protocol__
__RAID-Structured_Storage__
__Disk_Failures__
__Update_Synchronization__
__Packet_Radio__
__Peer_to_Peer_Systems__.
__Packet-Switching__
__Timing_Properties__.
__von-Neumann__
__in_Grid__:
__Incremental_Compilation__.
__Database_Query_Processing__.
__Dependent_Processing_Times__.
__Lempel-Ziv_Compression__
__Design_Consideration__
__Efficient_Encoding__
__Pre-Execution__
__Multilevel_Fast_Multipole_Algorithm__
__Single-Processor__
__Island_Based__
__Scalable_Architectures__.
__Verifiably_Encrypted_Signature_Scheme__
__Tensor_Decompositions__
__Privacy_Preserving_Association_Rule_Mining__
__Automatic_Test_Program_Generation__
__Custom_VLSI__
__IPTV_Environment__.
__Spiking_Neurons__:
__STG_Unfoldings__.
__Hybrid-Mode__
__Statically_Typed__
__Tree_Graph__
__Correctness_Checking__
__Extreme-scale__
__SSD-Based__
__Digital_Control_Systems__.
__Two-Dimensional_Discrete_Wavelet_Transform__
__Non-Uniform_Cache_Architectures__.
__Fair_Electronic_Cash__
__McEliece_Cryptosystem__.
__Loop_Buffer__
__Skip_Graphs__
__Asymmetric_Channels__.
__Multiple-Valued_Arithmetic__
__Highly-Parallel__
__Resequencing_Delay__
__Task_Partition__
__Multiple_Word-Length__
__Analog_Signal__
__Serial-parallel__
__Multiplication_Algorithm__
__Variability_Compensation__
__Provably_Secure_Identity-Based__
__Wireless_Data_Broadcasting__
__Mobile-Agent-Based__
__Ultra_High_Definition__
__Optimum_Receiver__
__Linear_System_Solvers__
__Match-Making__.
__Equation_Solver__
__Shared_Libraries__
__Parallel_Skeletons__.
__Multitasking_Systems__.
__Fine-Grained_Parallelism__
__Dictionary_Machine__
__Mesh_Topology__.
__Object_Nets__
__Fail-safe__
__Translation_Lookaside_Buffers__
__Sort_Algorithm__
__Session_Table__
__Self-Reconfiguring_Robots__.
__Multiprocessor_Simulator__
__IBE_Scheme__
__Stream_Queries__.
__Stochastic_Analysis__
__Wavelet-Based_Video_Coding__.
__Hybrid_Signcryption__.
__Conflict_Misses__.
__Network_Segment__.
__Leakage_Power_Minimization__
__Dispatching_Algorithms__
__Temporal_Redundancy__
__Binary_Rewriting__
__LSI/VLSI__
__Power-Conscious__
__Diffie-Hellman_Problem__.
__SAR_Raw_Data__
__Graph_Coloring_Algorithm__.
__Virtual_Machine_Monitor__.
__Multivariate_Polynomial_Interpolation__
__3081_Processor__
__Processor_Sharing__.
__Pipeline_Synthesis__
__Data_Base_Machines__.
__Romberg_Integration__
__Multiprocessor_Database_Machine__.
__Pittsburgh_Learning_Classifier__
__Switched-Current_Circuits__.
__Thermal_Management__.
__Declarative_Language__.
__Network_Protocol_Stacks__
__Off-Line_Electronic_Cash__
__Active_Messages__:
__Linear_Programming_Decoding__.
__Multi-Station__
__Relational_Database_Operations__
__Computational_Kernels__
__Circuit_Designs__
__Checkpoint/Rollback__
__Interprocessor_Communications__
__65nm_Technology__.
__Investment_Strategy__
__Decision-Theoretic_Planning__:
__Cell_Array__
__Audio_Files__.
__Split-Path__
__Pattern_Match__
__0.18um_CMOS__.
__Virtex-II_Pro_FPGAs__.
__Parallel_Scientific_Applications__
__Single-Thread__
__Asynchronous_Sequential_Circuits__.
__Large_Groups__.
__RSA_Signature_Scheme__.
__GRASS_GIS__.
__Performance_Estimates__
__Multichip_Modules__
__Simulink-Based__
__Security_Levels__.
__Certificateless_Signature__.
__Grid_Workflow_Engine__.
__Energy_Optimal__
__Memory-Conscious__
__Index_Maintenance__.
__Key_Establishment_Protocols__
__Providing_QoS_Guarantees__
__Molecular_Dynamics_Code__
__Pipeline_Scheduling__
__Decimation_Filter__
__Checkpointing_Schemes__
__Great_Deluge_Algorithm__
__Pass-Transistor__
__Preemptive_Multitasking__
__Evaluation_Strategy__
__Text_Input_Method__
__Forwarding_Engines__.
__Digit_On-Line__
__Remote_Users__
__Composite_Service_Selection__
__Algorithmic_ADC__
__Bounding_Worst-Case__
__Distributed_GIS__.
__Chunk-based__
__Data_Buses__.
__Data_Compressor__
__Memory_Conflicts__
__Domain-Specific_Reconfigurable__
__Control_Technique__
__Dynamic_Task_Scheduling__.
__Persistent_Systems__
__Seismic_Migration__
__Systolic_Design__.
__Declarative_Specification__
__Free-Roaming_Mobile_Agent__
__Vector_Multiprocessors__.
__Outsourced_Databases__
__Master_Slave__
__Skyline_Computation__.
__Locking_Protocol__
__ECG_Compression__
__DVS_Scheduling__
__IP_Core_Design__
__UNIX_File_System__.
__Synthesis_Methodology__
__Packet-Switching_Networks__
__Fluid_Limits__
__Single_Processor__
__Fault-Recovery__
__Circuit_Extraction__
__Reconfigurable_Computing_Platform__.
__Design_Rule_Checking__.
__Genomic_Distances__
__Heterogeneous_Wireless_Network__
__Telephone_Systems__
__Key_Exchange_Protocols__
__Window-Constrained__
__Multiple_Scan_Chains__
__Based_Steganography__
__Switch_Architectures__
__Sequence_Search__.
__Directed_Graph_Based__
__Chip-Package__
__Star-shaped__
__Self-Correction__
__Highly_Optimized__
__Quasi-Resonant__
__Consistent_Replication__
__BDD_Package__.
__Server_Systems__
__Ultra-Low_Voltage__
__Program_Traces__.
__Scheduling_Disciplines__
__Test_Data_Volume__
__Myrinet_Networks__.
__Gram-Schmidt_Orthogonalization__.
__Provable_Data_Possession__.
__Multiprocessor_Task__
__Array_Data-Flow_Analysis__
__Unconditional_Security__.
__Key_Size__
__DFT_Approach__
__Instruction_Packing__
__Dataflow_Processing__
__Distributed_RAID__
__Test_Pattern_Selection__
__Alpha-Beta_Search__
__Software_Simulator__
__Ring_Signature_Schemes__
__Interconnect_Structures__
__Single-Electron_Transistors__.
__Wireless_Sensor_Node__.
__Active_Feedback__.
__Logarithmic_Arithmetic__.
__Comparative_Results__
__DNA_Computers__.
__Cryptographic_Hash__
__Information_Appliance__.
__Coherent_Systems__.
__Communications_Protocols__
__Partially_Blind_Signatures__
__Cache_Oblivious__
__Cache_Aware__
__CMOS_Amplifier__
__Linear_Quadtree__
__Match-Line__
__File_Transfers__.
__Hybrid_Dynamic_Systems__.
__Dataflow_Language__.
__Two-Phase_Commit__
__Mining_Fuzzy_Association_Rules__.
__Multimedia_Extension__
__Neuro-Fuzzy_Models__
__DSP_Chip__
__Inner_Product_Encryption__.
__VHDL_Code__
__under_Interval_Uncertainty__.
__Fault_Based__
__Usage_Model__
__P2P_Grid_Systems__.
__Low-Cost_Devices__.
__Buffer_Replacement__
__Allocation_Strategies__
__MPEG_Video_Streaming__
__Network_Friendly__
__Dependency_Models__
__Java_Processor__
__DSM_Systems__:
__Feasibility_Testing__
__Load_Control__.
__Clock_Distribution_Scheme__
__Garbage-Collected__
__Reuse-Driven__
__Symbolic_Derivation__
__Voltage_Island__
__Proactive_RSA__.
__Communication_Topologies__
__Hybrid_MPI-OpenMP__
__Multi-CPU__
__Video_Encryption_Scheme__
__Multicore_and_Manycore__
__Availability_Constraints__.
__Macro_Cells__.
__Power-Law_Networks__.
__Function_Computation__.
__Superscalar_Microprocessor__.
__Whole_Program__
__Scientific_Programs__
__Index_Update__
__Stencil_Computations__
__Variable_Voltage_Processors__.
__Real-time_Scheduling__
__Synchronization_Algorithm__.
__Signature_File_Method__
__MEMS-Based_Storage__
__Order-Preserving_Encryption__
__CFD_Problems__.
__Parallel_Program_Debugging__
__Sporadic_Task_Systems__.
__NFS_Server__
__Reduction_Operations__.
__Transient_Fault_Injection__
__Latch-Based__
__Complexity_Scalable__
__Integer_Transform__.
__Scan_Testing__.
__Test_Access_Mechanism__.
__Pipelined_Circuits__
__Cache_Effects__
__Fault_Reconfiguration__
__Pipelined_Processing__
__Preconditioned_Conjugate_Gradient_Method__.
__Decision_Support_Queries__.
__Software-Implemented__
__Total_Cost__
__Byte-Organized__
__Comparator-based__
__Message_Logging__.
__Re-Ordering__
__Efficient_Runtime__
__Adaptive_Voltage_Scaling__
__Efficient_Query_Processing__
__Multiple_Instruction__
__Highly_Skewed__
__Hash_Joins__
__Object_Serialization__
__Heterogeneous_Storage_Systems__.
__Multi-Processor_Systems__
__Digital_Signal_Processing_Algorithms__.
__Physical-layer_Network_Coding__
__Stress-Aware__
__Hardware_Emulation__.
__Video_Motion_Estimation__.
__Multicast_Stream_Authentication__
__Concurrent_Mergesorts__
__Static_Slicing__
__Linear_Solvers__.
__Road_Traffic_Simulation__
__Solder_Paste__
__Scaling_Limits__
__Implementation_Options__
__Fault_Injection_Techniques__
__Volume_Manager__
__Unreliable_Channels__.
__Web_Services_Choreographies__
__Cross-Point__
__VLSI_Neural__
__Memory_Leak_Detection__
__Recoverable_Distributed_Shared_Memory__.
__Stuck-Open_Fault__
__Parallel_Jobs__.
__High_Scalability__
__Performance_Monitoring_Tool__
__Microprocessor_Systems__
__Counter_Based__
__Configurable_Hardware__.
__Constraint-Based_Local_Search__.
__Cryptographic_Algorithm__
__Redundancy_Based__
__Optimal_Resilience__
__Checkpoint_Processing__
__User-Level_Communication__.
__Memory_Traffic__
__Parity-based__
__Performance_Assurance__
__Electronic_Voting_Schemes__.
__Low-Power_and_High-Speed__
__Controlling_Access__
__Multicore_CPUs__.
__Ladder_Logic__
__SIMD_Arrays__.
__Security_Flaw__
__Measurement_Unit__
__Linkable_Ring_Signatures__
__Adder_Circuits__
__Sigma-Delta_Modulation__
__Iris_Authentication__
__Lattice_Rules__
__Packet_Switches__
__Jacobi_Iteration__
__Storage_Scheme__.
__SIMD_Instructions__
__Change-driven__
__Systolic_Architecture__
H.__264/AVC_Scalable_Extension__.
__RSA_Algorithm__.
__Approximate_Inverses__.
__Multi-Exit__
__Reliable_Mobile_Agent__
__Full-Swing__
__MPSoC_Design__.
__Instruction_Length__
__Embedded_Core__
__Earliest-Deadline-First_Scheduling__
__Interactive_Operations__
__Embedded_Processor_Cores__.
__Distributed_Shared_Memory_Architectures__.
__Fault_Characterization__
__Packet_Classifiers__
__Gabor-Type__
__Parallel_Circuit_Simulation__
__Low_Exponent__
__NBTI-Induced__
__Consequence_Finding__.
__Voting_Algorithms__
__Simple_Bounds__
__Packet_Based__
__Automatic_Data_Partitioning__
__Narrow-Width__
__Cyclic_Redundancy_Codes__
__Linear_Logic_Programming_Language__
__RISC_Microprocessor__
__Logic_Optimization__.
__Bounded-Degree_Networks__.
__Look-up__
__Balanced_Search_Tree__
__Bit-Sliced_Signature__
__Industrial_Inspection__
__Coherent_Cache__
__Test_Point_Selection__
__Multi-byte__
__Baseband_Transceiver__
__DSP_Software__
__Switching_Node__
__Proactive_Recovery__
__Kalman-Filter-Based__
__Wireless_Network_Simulation__.
__Verification_Algorithms__
__Attack_Tree__
__Cell_Architecture__
__EFSM_Models__.
__High-Performance_Networking__
__Allocation_Schemes__
__Parallel_Structure__
__Data_Races__
__VLSI_Physical_Design__.
__Multimedia_Extensions__.
__Scratchpad_Memory_Management__
__Connection_Admission_Control__.
__Lookup_Algorithm__
__Data_Flow_Machine__.
__Update_Streams__.
__MPI_Implementations__
__Speculative_Multithreading__.
__Message-Passing_Applications__
__Garbled_Circuit__
__Control_Independence__
__Memory_Requirements__.
__SMP_Cluster__.
__LHASA__
__Prolog_Interpreter__
__Systemic_Computation__
__Multimodal_Search__
__Color_Normalization__
__Memory_Resources__.
__Billion-Transistor__
__SIMD_Hypercube__
__TCP/IP_Protocol__
__Data-Independent__
__Recovery_Techniques__.
__Conservative_Parallel_Simulation__.
__Search_Times__
__Secure_Channels__
__Vector_Supercomputer__.
__Shared_Memory_Multiprocessor__
__Extendible_Arrays__
__Divisible_E-Cash__
__Plan_Generation__:
__Banyan_Network__.
__Symmetric_Active/Active__
__Performance_Debugger__
__Prefix_Search__
__Data_Speculation__
__Fault-tolerant__,
__Noise_Aware_Floorplanning__
__Multiprocessor_Environments__.
__String_Sorting__.
__VHDL_Models__.
__Multicomputer_Networks__
__RFID_Transponder__
__Bounded_Concurrent__
__Testing_Technique__
__Optical_Transmission_Systems__.
__Distributed_Shared_Memory_System__
__Multi-Facility__
__ARM-Based__
__Building_Blocks__,
__Floor_Planning__
__Adaptive_Wormhole_Routing__.
__Condition-Based__
__Mobile_IPv6_Handover__
__Parallel_Molecular_Dynamics__.
__Defect_Screening__
__Processor-Time-Minimal__
__Sleep_Transistor_Insertion__
__Time_Warp__:
__Embedded_DSPs__.
__Colored_Petri_Net_Model__
__Faulty_Processors__
__Access_Pattern__.
__Fault-Tolerant_Distributed_Algorithms__
__Equality_Test__.
__Reducing_Complexity__
__Leakage_Energy__
__Grouping_Technique__
__Data_Dependences__
__Noise-Immune__
__Power_Saving_Techniques__
__Task_Duplication_Based_Scheduling_Algorithm__
__Network_Surveillance__
__Quantum_Search_Algorithm__
__Heterogeneous_Architecture__
__Data_Distribution_Management__.
__Merging_Multiple__
__Iteration_Spaces__
__Fault-Tolerant_Systolic_Arrays__.
__Physical_Layout__
__Bus_Arbitration_Scheme__
__Wide-Issue__
__Low_Density_Parity_Check_Code__
__Graph_Traversals__
__Building_Block__.
__Numerical_Libraries__
__Matrix_Transposition__.
__Optimistic_Simulation__.
__Forward_Recovery__
__Cache_Coherence_Scheme__
__Standard-Cell_Based__
__Sequential_Decoder__
__Rate-Monotonic_Scheduling__.
__Adaptive_Runtime__
__Single-Node__
__Parallel_FFT_Algorithm__
__Exploiting_Thread-Level_Parallelism__
__Mesh-Connected_Computers__.
__Biomedical_Sensor__
__Consistency_Checks__.
__Full-Duplex_Relay__
__High-Level_Language__.
__Multidimensional_Data_Streams__.
__Mid-Size__
__State_Assignment__.
__Matching_Engine__
__Hierarchical_Clusters__.
__SMP_Servers__.
__Shared_Memory_Programs__
__Raster_Display__
__Macro-Dataflow__
__Grid-Based__,
__Linear_Algebra_Routines__
__Checkpoint-Restart__
__Core-Based_SOCs__.
__Fault_Testing__.
__RISC_Processor__.
__Montgomery_Modular_Multiplication_Algorithm__.
__Spatial_Join_Processing__
__FPGA_Core__
__Central_Controlling__
__Iterative_Decoding_Algorithm__
__Analytical_Modeling__.
__Driven_Clustering__
__Trapdoor_Permutations__.
__Data_Cache_Prefetching__
__Thermal-Safe__
__Parametric_Studies__
__UNIVAC_1100__
__Signal_Transforms__.
__Interactive_Computing__.
__Distributed_Concurrency_Control__.
__Priority_Driven__
__Targeting_FPGAs__.
__Instruction_Cache_Performance__.
__Molecular_Computation__.
__CPU_Performance__.
__Variable_Grain__
__Reduction_Algorithms__.
__FPGA_Implementations__
__Hardware_Tasks__
__Buffer_Management_Strategies__
__QC-LDPC_Decoder__
__Capacity_Evaluation__.
__I/O_Subsystems__
__Scheduling_Heuristic__
__Witness_Hiding__
__Division_and_Square_Root__.
__Processing_Architecture__.
__Hit_Ratio__
__Multi-Grained__
__Set_Top_Box__
__Sigma_Delta_Modulator__
__Block_Layout__
__Benchmark_Problem__
__Synthesis_Method__.
__Thread_Mapping__
__Latency_Hiding_Techniques__
__Nonlinear_Partial_Differential_Equations__.
__Function_Units__.
__Real-Time_Face_Detection__
__Dynamically_Reconfigurable_Logic__.
__Recovery_Blocks__.
__Stateful_Inspection__
__Buffer_Replacement_Algorithm__
__Parallel_Priority_Queues__.
__Cryptographic_Algorithm__.
__Grid_Computations__
__Discrete_Simulation__.
__Sequential_Elements__
__Reconfigurable_Accelerators__.
__Optimal_Binary_Search_Tree__
__Specialized_Hardware__
__Finite_Radon_Transform__.
__Current_Comparator__.
__Interconnect_Estimation__
__Sliding_Window_Based__
__Heterogeneous_Grid__
__Main-memory__
__Stencil_Codes__
__Distributed_Computers__.
__Analog_Circuits__:
__ASIP_Architecture__
__Cryptanalytic_Time-Memory__
__User-Defined_Functions__.
__Parallel_Joins__.
__Floating-Point_Units__
__Enhanced_Scan__
__System_on_Chips__.
__Clock-Free__
__Error_Detection_and_Correction__.
__Very_Large-Scale_Integrated__
__MPI_Collectives__
__Time-Memory_Trade-Off__
__Large-Scale_Distributed_Applications__.
__Double_Precision_Floating_Point__
__Automotive_Communication_Systems__.
__Multidimensional_Visualization__
__Bus-Invert_Coding__
__Complex_SoCs__.
__Multiple_Buses__.
__Addressing_Scheme__.
__Contract_Signing__
__Universal_Logic_Modules__
__Solving_Large_Sparse_Linear_Systems__
__Password-Protected__
__Limited_Resources__.
__High-Speed_Communication_Systems__.
__Scheduling_DAGs__
__Current_Conveyors__
__RTL_Circuits__.
__Heterogeneous_Users__.
__Pipelined_Multipliers__
__Test_Points__.
__Hardware_Configurations__.
__Scene_Matching__.
__Multi-Objective_Genetic_Algorithm__.
__Twig_Pattern_Matching__
__Real-Time_Multimedia_Applications__.
__Reed-Solomon_Decoding__.
__Dynamically_Programmable__
__Efficient_Resource__
__Impossible_Differential_Cryptanalysis__
__Embedded_DRAM__.
__Multi-stage_Interconnection_Networks__.
__Supply_Voltages__.
__Pinwheel_Scheduling__
__FFT_Processors__.
__Register_File__.
__Non-repudiation_Protocols__.
__Frequency_Counting__
__Dynamic_Multicast_Groups__.
__Residue_Codes__.
__Router_Design__
__Path_Delay_Fault_Testing__
__Storage_Architecture__.
__Division_Algorithms__
__Functional_Blocks__
__Parallel_Sorting_Algorithms__
__Thermal-Aware_Test_Scheduling__
__Delta_Compression__
__OpenMP_Parallelization__
__Imperfectly_Nested_Loops__.
__Deterministic_Test__
__Protein_Design__.
__Carry-Free__
__Dynamic_Resizing__
__Service_Facility__
__Carry_Chains__
__Area_Overhead__.
__Pseudo-Exhaustive__
__AND/OR_Graphs__
__Hot-Potato__
__Coherence_Overhead__
__Wafer_Scale__
__Verilog_Simulation__.
__Optimization_Tool__
__Shared-Nothing_Parallel_Database__
__RISC_Processors__
__Packet_Processing_Systems__.
__Hierarchical_Interconnection_Network__
__High_Performance_MPI__
__Whole-Program__
__Buffer_Minimization__
__Retargetable_Compilation__.
__Steiner_Tree_Algorithm__
__High-Speed_Serial_Links__.
__Reaching_Definition__
__Incremental_Routing__
__Option_Pricing_Model__.
__Compiler_Controlled__
__Pseudo-Random_Number_Generators__
__Spatio-temporal_Data_Streams__.
__Delay_Fault_Testing__
__Power-Safe__
__Back_End__
__Material_Flow__.
__Memory_Element__
__Resource_Minimization__
__Individual_Deadlines__.
__Predicated_Code__.
__Fault_Sensitivity__
__Memory_Disambiguation__
__Mobile_Transactions__
__Message_Passing_and_Shared_Memory__
__Alternating_Current__
__Clustered_Processors__.
__Reactive_Embedded_Systems__.
__Symbolic_Model__
__Debug_Support__
__Heterogeneous_MPSoCs__.
__Crosstalk-Induced__
__Performance_Constraints__
__Multi_Party__
__Sporadic_Real-Time_Tasks__
__FPGA-Based_Systems__.
__Calibration_Methods__.
__Kernel_Design__.
__List_Scheduling_Heuristics__
__High-Performance_Parallel__
__Dynamic_Fault_Tree__
__Network_Nodes__.
__Double_Auction__.
__Multiplication-free__
__LCD_Driver__
__Parallel_Associative__
__Parallel_Sparse_Matrix__
__Fault-Containment__
__Multi-Valued_Logic__.
__Quality-of-Service_Requirements__.
__Peer-To-Peer_Networks__.
__Ethernet_Switches__.
__Fixed_Costs__.
__High-Reliable__
__Communication_Schemes__
__OSF/1__.
__Workstation_Network__.
__controller_design__:
__Hierarchical_Scheduling__.
__Key_Cycles__.
__Protocol_Engine__
__HEVC_Standard__.
__Cell_Model__.
__Two-Phase_Commit_Protocol__.
__Cross-Module__
__Tweakable_Enciphering_Schemes__
__Irregular_Codes__.
H.__264/AVC_Video_Encoder__.
__Data_Layouts__.
__Wormhole_Routers__.
__QoS-Capable__
__Data_Elements__.
__Long_Messages__.
__Software_RAID__
__Optimal_Data_Placement__
__Epsilon_Serializability__.
__Dynamic_Data_Redistribution__
__Process_Plan__
__History_Length__
__Cryptographic_Processors__.
__Transactional_Systems__.
__Compile-Time_Analysis__
__Multiparty_Protocols__.
__Coin_Tossing__.
__Minimum-Weight_Spanning_Trees__.
__Host_Interface__
__BCD_Adder__
__Mobile_Computing_Environment__
__Multiprocessor_Database_Systems__.
