#! /home/haiyan/Research/yosys-sta/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20250103-53-g30f1de906)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/home/haiyan/Research/yosys-sta/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/home/haiyan/Research/yosys-sta/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/home/haiyan/Research/yosys-sta/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/home/haiyan/Research/yosys-sta/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/home/haiyan/Research/yosys-sta/oss-cad-suite/lib/ivl/va_math.vpi";
S_0x5555729e9420 .scope module, "tb_adder_16bit" "tb_adder_16bit" 2 3;
 .timescale -9 -12;
P_0x5555729e9380 .param/real "CLK_PERIOD" 0 2 6, Cr<m5000000000000000gfc5>; value=10.0000
v0x555572a6e090_0 .var "a", 15 0;
v0x555572a6e170_0 .var "b", 15 0;
v0x555572a6e210_0 .var "cin", 0 0;
v0x555572a6e2b0_0 .var "clk", 0 0;
v0x555572a6e350_0 .net "cout", 0 0, L_0x555572a85130;  1 drivers
v0x555572a6e3f0_0 .var/i "i", 31 0;
v0x555572a6e490_0 .net "overflow", 0 0, L_0x555572a85700;  1 drivers
v0x555572a6e560_0 .var "rst_n", 0 0;
v0x555572a6e600_0 .net "sum", 15 0, L_0x555572a82040;  1 drivers
S_0x5555729e9600 .scope module, "uut" "adder_16bit" 2 21, 3 1 0, S_0x5555729e9420;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 16 "sum";
    .port_info 4 /OUTPUT 1 "cout";
    .port_info 5 /OUTPUT 1 "overflow";
L_0x555572a85020 .functor BUFZ 1, v0x555572a6e210_0, C4<0>, C4<0>, C4<0>;
L_0x555572a84ca0 .functor XNOR 1, L_0x555572a85220, L_0x555572a84c00, C4<0>, C4<0>;
L_0x555572a84ef0 .functor XOR 1, L_0x555572a84db0, L_0x555572a84e50, C4<0>, C4<0>;
L_0x555572a85700 .functor AND 1, L_0x555572a84ca0, L_0x555572a84ef0, C4<1>, C4<1>;
v0x555572a6d3a0_0 .net *"_ivl_197", 0 0, L_0x555572a85020;  1 drivers
v0x555572a6d4a0_0 .net *"_ivl_201", 0 0, L_0x555572a85220;  1 drivers
v0x555572a6d580_0 .net *"_ivl_203", 0 0, L_0x555572a84c00;  1 drivers
v0x555572a6d640_0 .net *"_ivl_204", 0 0, L_0x555572a84ca0;  1 drivers
v0x555572a6d700_0 .net *"_ivl_207", 0 0, L_0x555572a84db0;  1 drivers
v0x555572a6d7e0_0 .net *"_ivl_209", 0 0, L_0x555572a84e50;  1 drivers
v0x555572a6d8c0_0 .net *"_ivl_210", 0 0, L_0x555572a84ef0;  1 drivers
v0x555572a6d980_0 .net "a", 15 0, v0x555572a6e090_0;  1 drivers
v0x555572a6da60_0 .net "b", 15 0, v0x555572a6e170_0;  1 drivers
v0x555572a6dbd0_0 .net "carry", 16 0, L_0x555572a845c0;  1 drivers
v0x555572a6dcb0_0 .net "cin", 0 0, v0x555572a6e210_0;  1 drivers
v0x555572a6dd70_0 .net "cout", 0 0, L_0x555572a85130;  alias, 1 drivers
v0x555572a6de30_0 .net "overflow", 0 0, L_0x555572a85700;  alias, 1 drivers
v0x555572a6def0_0 .net "sum", 15 0, L_0x555572a82040;  alias, 1 drivers
L_0x555572a6e760 .part v0x555572a6e090_0, 0, 1;
L_0x555572a6e830 .part v0x555572a6e170_0, 0, 1;
L_0x555572a6e9c0 .part L_0x555572a845c0, 0, 1;
L_0x555572a6eb30 .part v0x555572a6e090_0, 0, 1;
L_0x555572a6ec00 .part v0x555572a6e170_0, 0, 1;
L_0x555572a6ede0 .part L_0x555572a845c0, 0, 1;
L_0x555572a6ef10 .part v0x555572a6e090_0, 0, 1;
L_0x555572a6f040 .part v0x555572a6e170_0, 0, 1;
L_0x555572a6f4c0 .part v0x555572a6e090_0, 1, 1;
L_0x555572a6f560 .part v0x555572a6e170_0, 1, 1;
L_0x555572a6f720 .part L_0x555572a845c0, 1, 1;
L_0x555572a6f8d0 .part v0x555572a6e090_0, 1, 1;
L_0x555572a6f9e0 .part v0x555572a6e170_0, 1, 1;
L_0x555572a6fb90 .part L_0x555572a845c0, 1, 1;
L_0x555572a6fd40 .part v0x555572a6e090_0, 1, 1;
L_0x555572a6fde0 .part v0x555572a6e170_0, 1, 1;
L_0x555572a70220 .part v0x555572a6e090_0, 2, 1;
L_0x555572a702c0 .part v0x555572a6e170_0, 2, 1;
L_0x555572a70510 .part L_0x555572a845c0, 2, 1;
L_0x555572a706c0 .part v0x555572a6e090_0, 2, 1;
L_0x555572a70360 .part v0x555572a6e170_0, 2, 1;
L_0x555572a70920 .part L_0x555572a845c0, 2, 1;
L_0x555572a70a80 .part v0x555572a6e090_0, 2, 1;
L_0x555572a70b20 .part v0x555572a6e170_0, 2, 1;
L_0x555572a71060 .part v0x555572a6e090_0, 3, 1;
L_0x555572a71100 .part v0x555572a6e170_0, 3, 1;
L_0x555572a71390 .part L_0x555572a845c0, 3, 1;
L_0x555572a71540 .part v0x555572a6e090_0, 3, 1;
L_0x555572a716d0 .part v0x555572a6e170_0, 3, 1;
L_0x555572a71880 .part L_0x555572a845c0, 3, 1;
L_0x555572a71b30 .part v0x555572a6e090_0, 3, 1;
L_0x555572a71bd0 .part v0x555572a6e170_0, 3, 1;
L_0x555572a72150 .part v0x555572a6e090_0, 4, 1;
L_0x555572a721f0 .part v0x555572a6e170_0, 4, 1;
L_0x555572a724c0 .part L_0x555572a845c0, 4, 1;
L_0x555572a72670 .part v0x555572a6e090_0, 4, 1;
L_0x555572a72840 .part v0x555572a6e170_0, 4, 1;
L_0x555572a729f0 .part L_0x555572a845c0, 4, 1;
L_0x555572a72bd0 .part v0x555572a6e090_0, 4, 1;
L_0x555572a72e80 .part v0x555572a6e170_0, 4, 1;
L_0x555572a73650 .part v0x555572a6e090_0, 5, 1;
L_0x555572a736f0 .part v0x555572a6e170_0, 5, 1;
L_0x555572a73a00 .part L_0x555572a845c0, 5, 1;
L_0x555572a73bb0 .part v0x555572a6e090_0, 5, 1;
L_0x555572a73dc0 .part v0x555572a6e170_0, 5, 1;
L_0x555572a73f70 .part L_0x555572a845c0, 5, 1;
L_0x555572a74190 .part v0x555572a6e090_0, 5, 1;
L_0x555572a74230 .part v0x555572a6e170_0, 5, 1;
L_0x555572a74830 .part v0x555572a6e090_0, 6, 1;
L_0x555572a748d0 .part v0x555572a6e170_0, 6, 1;
L_0x555572a74c20 .part L_0x555572a845c0, 6, 1;
L_0x555572a74dd0 .part v0x555572a6e090_0, 6, 1;
L_0x555572a75020 .part v0x555572a6e170_0, 6, 1;
L_0x555572a751d0 .part L_0x555572a845c0, 6, 1;
L_0x555572a75430 .part v0x555572a6e090_0, 6, 1;
L_0x555572a754d0 .part v0x555572a6e170_0, 6, 1;
L_0x555572a75b10 .part v0x555572a6e090_0, 7, 1;
L_0x555572a75bb0 .part v0x555572a6e170_0, 7, 1;
L_0x555572a75f40 .part L_0x555572a845c0, 7, 1;
L_0x555572a760f0 .part v0x555572a6e090_0, 7, 1;
L_0x555572a76380 .part v0x555572a6e170_0, 7, 1;
L_0x555572a76530 .part L_0x555572a845c0, 7, 1;
L_0x555572a769e0 .part v0x555572a6e090_0, 7, 1;
L_0x555572a76a80 .part v0x555572a6e170_0, 7, 1;
L_0x555572a77100 .part v0x555572a6e090_0, 8, 1;
L_0x555572a771a0 .part v0x555572a6e170_0, 8, 1;
L_0x555572a77570 .part L_0x555572a845c0, 8, 1;
L_0x555572a77720 .part v0x555572a6e090_0, 8, 1;
L_0x555572a779f0 .part v0x555572a6e170_0, 8, 1;
L_0x555572a77ba0 .part L_0x555572a845c0, 8, 1;
L_0x555572a77e80 .part v0x555572a6e090_0, 8, 1;
L_0x555572a77f20 .part v0x555572a6e170_0, 8, 1;
L_0x555572a785e0 .part v0x555572a6e090_0, 9, 1;
L_0x555572a78680 .part v0x555572a6e170_0, 9, 1;
L_0x555572a78a90 .part L_0x555572a845c0, 9, 1;
L_0x555572a78c40 .part v0x555572a6e090_0, 9, 1;
L_0x555572a78f50 .part v0x555572a6e170_0, 9, 1;
L_0x555572a79100 .part L_0x555572a845c0, 9, 1;
L_0x555572a79420 .part v0x555572a6e090_0, 9, 1;
L_0x555572a794c0 .part v0x555572a6e170_0, 9, 1;
L_0x555572a79bc0 .part v0x555572a6e090_0, 10, 1;
L_0x555572a7a070 .part v0x555572a6e170_0, 10, 1;
L_0x555572a7a8d0 .part L_0x555572a845c0, 10, 1;
L_0x555572a7aa80 .part v0x555572a6e090_0, 10, 1;
L_0x555572a7add0 .part v0x555572a6e170_0, 10, 1;
L_0x555572a7af80 .part L_0x555572a845c0, 10, 1;
L_0x555572a7b2e0 .part v0x555572a6e090_0, 10, 1;
L_0x555572a7b380 .part v0x555572a6e170_0, 10, 1;
L_0x555572a7bac0 .part v0x555572a6e090_0, 11, 1;
L_0x555572a7bb60 .part v0x555572a6e170_0, 11, 1;
L_0x555572a7bff0 .part L_0x555572a845c0, 11, 1;
L_0x555572a7c1a0 .part v0x555572a6e090_0, 11, 1;
L_0x555572a7c530 .part v0x555572a6e170_0, 11, 1;
L_0x555572a7c6e0 .part L_0x555572a845c0, 11, 1;
L_0x555572a7ca80 .part v0x555572a6e090_0, 11, 1;
L_0x555572a7cb20 .part v0x555572a6e170_0, 11, 1;
L_0x555572a7d2a0 .part v0x555572a6e090_0, 12, 1;
L_0x555572a7d340 .part v0x555572a6e170_0, 12, 1;
L_0x555572a7d810 .part L_0x555572a845c0, 12, 1;
L_0x555572a7d9c0 .part v0x555572a6e090_0, 12, 1;
L_0x555572a7dd90 .part v0x555572a6e170_0, 12, 1;
L_0x555572a7df40 .part L_0x555572a845c0, 12, 1;
L_0x555572a7e320 .part v0x555572a6e090_0, 12, 1;
L_0x555572a7e3c0 .part v0x555572a6e170_0, 12, 1;
L_0x555572a7eb80 .part v0x555572a6e090_0, 13, 1;
L_0x555572a7ec20 .part v0x555572a6e170_0, 13, 1;
L_0x555572a7f130 .part L_0x555572a845c0, 13, 1;
L_0x555572a7f2e0 .part v0x555572a6e090_0, 13, 1;
L_0x555572a7f6f0 .part v0x555572a6e170_0, 13, 1;
L_0x555572a7f8a0 .part L_0x555572a845c0, 13, 1;
L_0x555572a7fcc0 .part v0x555572a6e090_0, 13, 1;
L_0x555572a7fd60 .part v0x555572a6e170_0, 13, 1;
L_0x555572a80560 .part v0x555572a6e090_0, 14, 1;
L_0x555572a80600 .part v0x555572a6e170_0, 14, 1;
L_0x555572a80b50 .part L_0x555572a845c0, 14, 1;
L_0x555572a80d00 .part v0x555572a6e090_0, 14, 1;
L_0x555572a81150 .part v0x555572a6e170_0, 14, 1;
L_0x555572a81300 .part L_0x555572a845c0, 14, 1;
L_0x555572a81760 .part v0x555572a6e090_0, 14, 1;
L_0x555572a81800 .part v0x555572a6e170_0, 14, 1;
LS_0x555572a82040_0_0 .concat8 [ 1 1 1 1], L_0x555572a2e5b0, L_0x555572a6f7c0, L_0x555572a705b0, L_0x555572a71430;
LS_0x555572a82040_0_4 .concat8 [ 1 1 1 1], L_0x555572a72560, L_0x555572a73aa0, L_0x555572a74cc0, L_0x555572a75fe0;
LS_0x555572a82040_0_8 .concat8 [ 1 1 1 1], L_0x555572a77610, L_0x555572a78b30, L_0x555572a7a970, L_0x555572a7c090;
LS_0x555572a82040_0_12 .concat8 [ 1 1 1 1], L_0x555572a7d8b0, L_0x555572a7f1d0, L_0x555572a80bf0, L_0x555572a830a0;
L_0x555572a82040 .concat8 [ 4 4 4 4], LS_0x555572a82040_0_0, LS_0x555572a82040_0_4, LS_0x555572a82040_0_8, LS_0x555572a82040_0_12;
L_0x555572a825e0 .part v0x555572a6e090_0, 15, 1;
L_0x555572a82a60 .part v0x555572a6e170_0, 15, 1;
L_0x555572a82c10 .part L_0x555572a845c0, 15, 1;
L_0x555572a83200 .part v0x555572a6e090_0, 15, 1;
L_0x555572a832a0 .part v0x555572a6e170_0, 15, 1;
L_0x555572a83850 .part L_0x555572a845c0, 15, 1;
L_0x555572a83d00 .part v0x555572a6e090_0, 15, 1;
L_0x555572a841b0 .part v0x555572a6e170_0, 15, 1;
LS_0x555572a845c0_0_0 .concat8 [ 1 1 1 1], L_0x555572a85020, L_0x555572a6f370, L_0x555572a700d0, L_0x555572a70f10;
LS_0x555572a845c0_0_4 .concat8 [ 1 1 1 1], L_0x555572a72000, L_0x555572a73500, L_0x555572a746e0, L_0x555572a759c0;
LS_0x555572a845c0_0_8 .concat8 [ 1 1 1 1], L_0x555572a76fb0, L_0x555572a78490, L_0x555572a79a70, L_0x555572a7b970;
LS_0x555572a845c0_0_12 .concat8 [ 1 1 1 1], L_0x555572a7d150, L_0x555572a7ea30, L_0x555572a80410, L_0x555572a81ef0;
LS_0x555572a845c0_0_16 .concat8 [ 1 0 0 0], L_0x555572a84470;
LS_0x555572a845c0_1_0 .concat8 [ 4 4 4 4], LS_0x555572a845c0_0_0, LS_0x555572a845c0_0_4, LS_0x555572a845c0_0_8, LS_0x555572a845c0_0_12;
LS_0x555572a845c0_1_4 .concat8 [ 1 0 0 0], LS_0x555572a845c0_0_16;
L_0x555572a845c0 .concat8 [ 16 1 0 0], LS_0x555572a845c0_1_0, LS_0x555572a845c0_1_4;
L_0x555572a85130 .part L_0x555572a845c0, 16, 1;
L_0x555572a85220 .part v0x555572a6e090_0, 15, 1;
L_0x555572a84c00 .part v0x555572a6e170_0, 15, 1;
L_0x555572a84db0 .part v0x555572a6e090_0, 15, 1;
L_0x555572a84e50 .part L_0x555572a82040, 15, 1;
S_0x5555729accf0 .scope generate, "full_adder_stage[0]" "full_adder_stage[0]" 3 16, 3 16 0, S_0x5555729e9600;
 .timescale 0 0;
P_0x5555729aced0 .param/l "i" 1 3 16, +C4<00>;
L_0x555572a2e540 .functor XOR 1, L_0x555572a6e760, L_0x555572a6e830, C4<0>, C4<0>;
L_0x555572a2e5b0 .functor XOR 1, L_0x555572a2e540, L_0x555572a6e9c0, C4<0>, C4<0>;
L_0x555572a6eca0 .functor AND 1, L_0x555572a6eb30, L_0x555572a6ec00, C4<1>, C4<1>;
L_0x555572a6f1c0 .functor XOR 1, L_0x555572a6ef10, L_0x555572a6f040, C4<0>, C4<0>;
L_0x555572a6f260 .functor AND 1, L_0x555572a6ede0, L_0x555572a6f1c0, C4<1>, C4<1>;
L_0x555572a6f370 .functor OR 1, L_0x555572a6eca0, L_0x555572a6f260, C4<0>, C4<0>;
v0x555572a2e720_0 .net *"_ivl_0", 0 0, L_0x555572a6e760;  1 drivers
v0x555572a2e7c0_0 .net *"_ivl_1", 0 0, L_0x555572a6e830;  1 drivers
v0x555572a5dfa0_0 .net *"_ivl_11", 0 0, L_0x555572a6ede0;  1 drivers
v0x555572a5e060_0 .net *"_ivl_12", 0 0, L_0x555572a6ef10;  1 drivers
v0x555572a5e140_0 .net *"_ivl_13", 0 0, L_0x555572a6f040;  1 drivers
v0x555572a5e270_0 .net *"_ivl_14", 0 0, L_0x555572a6f1c0;  1 drivers
v0x555572a5e350_0 .net *"_ivl_16", 0 0, L_0x555572a6f260;  1 drivers
v0x555572a5e430_0 .net *"_ivl_18", 0 0, L_0x555572a6f370;  1 drivers
v0x555572a5e510_0 .net *"_ivl_2", 0 0, L_0x555572a2e540;  1 drivers
v0x555572a5e5f0_0 .net *"_ivl_4", 0 0, L_0x555572a6e9c0;  1 drivers
v0x555572a5e6d0_0 .net *"_ivl_5", 0 0, L_0x555572a2e5b0;  1 drivers
v0x555572a5e7b0_0 .net *"_ivl_7", 0 0, L_0x555572a6eb30;  1 drivers
v0x555572a5e890_0 .net *"_ivl_8", 0 0, L_0x555572a6ec00;  1 drivers
v0x555572a5e970_0 .net *"_ivl_9", 0 0, L_0x555572a6eca0;  1 drivers
S_0x555572a5ea50 .scope generate, "full_adder_stage[1]" "full_adder_stage[1]" 3 16, 3 16 0, S_0x5555729e9600;
 .timescale 0 0;
P_0x555572a5ec20 .param/l "i" 1 3 16, +C4<01>;
L_0x555572a6f660 .functor XOR 1, L_0x555572a6f4c0, L_0x555572a6f560, C4<0>, C4<0>;
L_0x555572a6f7c0 .functor XOR 1, L_0x555572a6f660, L_0x555572a6f720, C4<0>, C4<0>;
L_0x555572a6fa80 .functor AND 1, L_0x555572a6f8d0, L_0x555572a6f9e0, C4<1>, C4<1>;
L_0x555572a6f970 .functor XOR 1, L_0x555572a6fd40, L_0x555572a6fde0, C4<0>, C4<0>;
L_0x555572a6ffc0 .functor AND 1, L_0x555572a6fb90, L_0x555572a6f970, C4<1>, C4<1>;
L_0x555572a700d0 .functor OR 1, L_0x555572a6fa80, L_0x555572a6ffc0, C4<0>, C4<0>;
v0x555572a5ece0_0 .net *"_ivl_0", 0 0, L_0x555572a6f4c0;  1 drivers
v0x555572a5edc0_0 .net *"_ivl_1", 0 0, L_0x555572a6f560;  1 drivers
v0x555572a5eea0_0 .net *"_ivl_11", 0 0, L_0x555572a6fb90;  1 drivers
v0x555572a5ef60_0 .net *"_ivl_12", 0 0, L_0x555572a6fd40;  1 drivers
v0x555572a5f040_0 .net *"_ivl_13", 0 0, L_0x555572a6fde0;  1 drivers
v0x555572a5f170_0 .net *"_ivl_14", 0 0, L_0x555572a6f970;  1 drivers
v0x555572a5f250_0 .net *"_ivl_16", 0 0, L_0x555572a6ffc0;  1 drivers
v0x555572a5f330_0 .net *"_ivl_18", 0 0, L_0x555572a700d0;  1 drivers
v0x555572a5f410_0 .net *"_ivl_2", 0 0, L_0x555572a6f660;  1 drivers
v0x555572a5f4f0_0 .net *"_ivl_4", 0 0, L_0x555572a6f720;  1 drivers
v0x555572a5f5d0_0 .net *"_ivl_5", 0 0, L_0x555572a6f7c0;  1 drivers
v0x555572a5f6b0_0 .net *"_ivl_7", 0 0, L_0x555572a6f8d0;  1 drivers
v0x555572a5f790_0 .net *"_ivl_8", 0 0, L_0x555572a6f9e0;  1 drivers
v0x555572a5f870_0 .net *"_ivl_9", 0 0, L_0x555572a6fa80;  1 drivers
S_0x555572a5f950 .scope generate, "full_adder_stage[2]" "full_adder_stage[2]" 3 16, 3 16 0, S_0x5555729e9600;
 .timescale 0 0;
P_0x555572a5fb00 .param/l "i" 1 3 16, +C4<010>;
L_0x555572a70400 .functor XOR 1, L_0x555572a70220, L_0x555572a702c0, C4<0>, C4<0>;
L_0x555572a705b0 .functor XOR 1, L_0x555572a70400, L_0x555572a70510, C4<0>, C4<0>;
L_0x555572a70810 .functor AND 1, L_0x555572a706c0, L_0x555572a70360, C4<1>, C4<1>;
L_0x555572a70c90 .functor XOR 1, L_0x555572a70a80, L_0x555572a70b20, C4<0>, C4<0>;
L_0x555572a70e00 .functor AND 1, L_0x555572a70920, L_0x555572a70c90, C4<1>, C4<1>;
L_0x555572a70f10 .functor OR 1, L_0x555572a70810, L_0x555572a70e00, C4<0>, C4<0>;
v0x555572a5fbc0_0 .net *"_ivl_0", 0 0, L_0x555572a70220;  1 drivers
v0x555572a5fca0_0 .net *"_ivl_1", 0 0, L_0x555572a702c0;  1 drivers
v0x555572a5fd80_0 .net *"_ivl_11", 0 0, L_0x555572a70920;  1 drivers
v0x555572a5fe40_0 .net *"_ivl_12", 0 0, L_0x555572a70a80;  1 drivers
v0x555572a5ff20_0 .net *"_ivl_13", 0 0, L_0x555572a70b20;  1 drivers
v0x555572a60050_0 .net *"_ivl_14", 0 0, L_0x555572a70c90;  1 drivers
v0x555572a60130_0 .net *"_ivl_16", 0 0, L_0x555572a70e00;  1 drivers
v0x555572a60210_0 .net *"_ivl_18", 0 0, L_0x555572a70f10;  1 drivers
v0x555572a602f0_0 .net *"_ivl_2", 0 0, L_0x555572a70400;  1 drivers
v0x555572a60460_0 .net *"_ivl_4", 0 0, L_0x555572a70510;  1 drivers
v0x555572a60540_0 .net *"_ivl_5", 0 0, L_0x555572a705b0;  1 drivers
v0x555572a60620_0 .net *"_ivl_7", 0 0, L_0x555572a706c0;  1 drivers
v0x555572a60700_0 .net *"_ivl_8", 0 0, L_0x555572a70360;  1 drivers
v0x555572a607e0_0 .net *"_ivl_9", 0 0, L_0x555572a70810;  1 drivers
S_0x555572a608c0 .scope generate, "full_adder_stage[3]" "full_adder_stage[3]" 3 16, 3 16 0, S_0x5555729e9600;
 .timescale 0 0;
P_0x555572a60a70 .param/l "i" 1 3 16, +C4<011>;
L_0x555572a71280 .functor XOR 1, L_0x555572a71060, L_0x555572a71100, C4<0>, C4<0>;
L_0x555572a71430 .functor XOR 1, L_0x555572a71280, L_0x555572a71390, C4<0>, C4<0>;
L_0x555572a71770 .functor AND 1, L_0x555572a71540, L_0x555572a716d0, C4<1>, C4<1>;
L_0x555572a71d80 .functor XOR 1, L_0x555572a71b30, L_0x555572a71bd0, C4<0>, C4<0>;
L_0x555572a71ef0 .functor AND 1, L_0x555572a71880, L_0x555572a71d80, C4<1>, C4<1>;
L_0x555572a72000 .functor OR 1, L_0x555572a71770, L_0x555572a71ef0, C4<0>, C4<0>;
v0x555572a60b50_0 .net *"_ivl_0", 0 0, L_0x555572a71060;  1 drivers
v0x555572a60c30_0 .net *"_ivl_1", 0 0, L_0x555572a71100;  1 drivers
v0x555572a60d10_0 .net *"_ivl_11", 0 0, L_0x555572a71880;  1 drivers
v0x555572a60dd0_0 .net *"_ivl_12", 0 0, L_0x555572a71b30;  1 drivers
v0x555572a60eb0_0 .net *"_ivl_13", 0 0, L_0x555572a71bd0;  1 drivers
v0x555572a60fe0_0 .net *"_ivl_14", 0 0, L_0x555572a71d80;  1 drivers
v0x555572a610c0_0 .net *"_ivl_16", 0 0, L_0x555572a71ef0;  1 drivers
v0x555572a611a0_0 .net *"_ivl_18", 0 0, L_0x555572a72000;  1 drivers
v0x555572a61280_0 .net *"_ivl_2", 0 0, L_0x555572a71280;  1 drivers
v0x555572a613f0_0 .net *"_ivl_4", 0 0, L_0x555572a71390;  1 drivers
v0x555572a614d0_0 .net *"_ivl_5", 0 0, L_0x555572a71430;  1 drivers
v0x555572a615b0_0 .net *"_ivl_7", 0 0, L_0x555572a71540;  1 drivers
v0x555572a61690_0 .net *"_ivl_8", 0 0, L_0x555572a716d0;  1 drivers
v0x555572a61770_0 .net *"_ivl_9", 0 0, L_0x555572a71770;  1 drivers
S_0x555572a61850 .scope generate, "full_adder_stage[4]" "full_adder_stage[4]" 3 16, 3 16 0, S_0x5555729e9600;
 .timescale 0 0;
P_0x555572a61a50 .param/l "i" 1 3 16, +C4<0100>;
L_0x555572a723b0 .functor XOR 1, L_0x555572a72150, L_0x555572a721f0, C4<0>, C4<0>;
L_0x555572a72560 .functor XOR 1, L_0x555572a723b0, L_0x555572a724c0, C4<0>, C4<0>;
L_0x555572a728e0 .functor AND 1, L_0x555572a72670, L_0x555572a72840, C4<1>, C4<1>;
L_0x555572a73280 .functor XOR 1, L_0x555572a72bd0, L_0x555572a72e80, C4<0>, C4<0>;
L_0x555572a733f0 .functor AND 1, L_0x555572a729f0, L_0x555572a73280, C4<1>, C4<1>;
L_0x555572a73500 .functor OR 1, L_0x555572a728e0, L_0x555572a733f0, C4<0>, C4<0>;
v0x555572a61b30_0 .net *"_ivl_0", 0 0, L_0x555572a72150;  1 drivers
v0x555572a61c10_0 .net *"_ivl_1", 0 0, L_0x555572a721f0;  1 drivers
v0x555572a61cf0_0 .net *"_ivl_11", 0 0, L_0x555572a729f0;  1 drivers
v0x555572a61db0_0 .net *"_ivl_12", 0 0, L_0x555572a72bd0;  1 drivers
v0x555572a61e90_0 .net *"_ivl_13", 0 0, L_0x555572a72e80;  1 drivers
v0x555572a61fc0_0 .net *"_ivl_14", 0 0, L_0x555572a73280;  1 drivers
v0x555572a620a0_0 .net *"_ivl_16", 0 0, L_0x555572a733f0;  1 drivers
v0x555572a62180_0 .net *"_ivl_18", 0 0, L_0x555572a73500;  1 drivers
v0x555572a62260_0 .net *"_ivl_2", 0 0, L_0x555572a723b0;  1 drivers
v0x555572a623d0_0 .net *"_ivl_4", 0 0, L_0x555572a724c0;  1 drivers
v0x555572a624b0_0 .net *"_ivl_5", 0 0, L_0x555572a72560;  1 drivers
v0x555572a62590_0 .net *"_ivl_7", 0 0, L_0x555572a72670;  1 drivers
v0x555572a62670_0 .net *"_ivl_8", 0 0, L_0x555572a72840;  1 drivers
v0x555572a62750_0 .net *"_ivl_9", 0 0, L_0x555572a728e0;  1 drivers
S_0x555572a62830 .scope generate, "full_adder_stage[5]" "full_adder_stage[5]" 3 16, 3 16 0, S_0x5555729e9600;
 .timescale 0 0;
P_0x555572a629e0 .param/l "i" 1 3 16, +C4<0101>;
L_0x555572a738f0 .functor XOR 1, L_0x555572a73650, L_0x555572a736f0, C4<0>, C4<0>;
L_0x555572a73aa0 .functor XOR 1, L_0x555572a738f0, L_0x555572a73a00, C4<0>, C4<0>;
L_0x555572a73e60 .functor AND 1, L_0x555572a73bb0, L_0x555572a73dc0, C4<1>, C4<1>;
L_0x555572a74460 .functor XOR 1, L_0x555572a74190, L_0x555572a74230, C4<0>, C4<0>;
L_0x555572a745d0 .functor AND 1, L_0x555572a73f70, L_0x555572a74460, C4<1>, C4<1>;
L_0x555572a746e0 .functor OR 1, L_0x555572a73e60, L_0x555572a745d0, C4<0>, C4<0>;
v0x555572a62ac0_0 .net *"_ivl_0", 0 0, L_0x555572a73650;  1 drivers
v0x555572a62ba0_0 .net *"_ivl_1", 0 0, L_0x555572a736f0;  1 drivers
v0x555572a62c80_0 .net *"_ivl_11", 0 0, L_0x555572a73f70;  1 drivers
v0x555572a62d40_0 .net *"_ivl_12", 0 0, L_0x555572a74190;  1 drivers
v0x555572a62e20_0 .net *"_ivl_13", 0 0, L_0x555572a74230;  1 drivers
v0x555572a62f50_0 .net *"_ivl_14", 0 0, L_0x555572a74460;  1 drivers
v0x555572a63030_0 .net *"_ivl_16", 0 0, L_0x555572a745d0;  1 drivers
v0x555572a63110_0 .net *"_ivl_18", 0 0, L_0x555572a746e0;  1 drivers
v0x555572a631f0_0 .net *"_ivl_2", 0 0, L_0x555572a738f0;  1 drivers
v0x555572a63360_0 .net *"_ivl_4", 0 0, L_0x555572a73a00;  1 drivers
v0x555572a63440_0 .net *"_ivl_5", 0 0, L_0x555572a73aa0;  1 drivers
v0x555572a63520_0 .net *"_ivl_7", 0 0, L_0x555572a73bb0;  1 drivers
v0x555572a63600_0 .net *"_ivl_8", 0 0, L_0x555572a73dc0;  1 drivers
v0x555572a636e0_0 .net *"_ivl_9", 0 0, L_0x555572a73e60;  1 drivers
S_0x555572a637c0 .scope generate, "full_adder_stage[6]" "full_adder_stage[6]" 3 16, 3 16 0, S_0x5555729e9600;
 .timescale 0 0;
P_0x555572a63970 .param/l "i" 1 3 16, +C4<0110>;
L_0x555572a74b10 .functor XOR 1, L_0x555572a74830, L_0x555572a748d0, C4<0>, C4<0>;
L_0x555572a74cc0 .functor XOR 1, L_0x555572a74b10, L_0x555572a74c20, C4<0>, C4<0>;
L_0x555572a750c0 .functor AND 1, L_0x555572a74dd0, L_0x555572a75020, C4<1>, C4<1>;
L_0x555572a75740 .functor XOR 1, L_0x555572a75430, L_0x555572a754d0, C4<0>, C4<0>;
L_0x555572a758b0 .functor AND 1, L_0x555572a751d0, L_0x555572a75740, C4<1>, C4<1>;
L_0x555572a759c0 .functor OR 1, L_0x555572a750c0, L_0x555572a758b0, C4<0>, C4<0>;
v0x555572a63a50_0 .net *"_ivl_0", 0 0, L_0x555572a74830;  1 drivers
v0x555572a63b30_0 .net *"_ivl_1", 0 0, L_0x555572a748d0;  1 drivers
v0x555572a63c10_0 .net *"_ivl_11", 0 0, L_0x555572a751d0;  1 drivers
v0x555572a63cd0_0 .net *"_ivl_12", 0 0, L_0x555572a75430;  1 drivers
v0x555572a63db0_0 .net *"_ivl_13", 0 0, L_0x555572a754d0;  1 drivers
v0x555572a63ee0_0 .net *"_ivl_14", 0 0, L_0x555572a75740;  1 drivers
v0x555572a63fc0_0 .net *"_ivl_16", 0 0, L_0x555572a758b0;  1 drivers
v0x555572a640a0_0 .net *"_ivl_18", 0 0, L_0x555572a759c0;  1 drivers
v0x555572a64180_0 .net *"_ivl_2", 0 0, L_0x555572a74b10;  1 drivers
v0x555572a642f0_0 .net *"_ivl_4", 0 0, L_0x555572a74c20;  1 drivers
v0x555572a643d0_0 .net *"_ivl_5", 0 0, L_0x555572a74cc0;  1 drivers
v0x555572a644b0_0 .net *"_ivl_7", 0 0, L_0x555572a74dd0;  1 drivers
v0x555572a64590_0 .net *"_ivl_8", 0 0, L_0x555572a75020;  1 drivers
v0x555572a64670_0 .net *"_ivl_9", 0 0, L_0x555572a750c0;  1 drivers
S_0x555572a64750 .scope generate, "full_adder_stage[7]" "full_adder_stage[7]" 3 16, 3 16 0, S_0x5555729e9600;
 .timescale 0 0;
P_0x555572a64900 .param/l "i" 1 3 16, +C4<0111>;
L_0x555572a75e30 .functor XOR 1, L_0x555572a75b10, L_0x555572a75bb0, C4<0>, C4<0>;
L_0x555572a75fe0 .functor XOR 1, L_0x555572a75e30, L_0x555572a75f40, C4<0>, C4<0>;
L_0x555572a76420 .functor AND 1, L_0x555572a760f0, L_0x555572a76380, C4<1>, C4<1>;
L_0x555572a76d30 .functor XOR 1, L_0x555572a769e0, L_0x555572a76a80, C4<0>, C4<0>;
L_0x555572a76ea0 .functor AND 1, L_0x555572a76530, L_0x555572a76d30, C4<1>, C4<1>;
L_0x555572a76fb0 .functor OR 1, L_0x555572a76420, L_0x555572a76ea0, C4<0>, C4<0>;
v0x555572a649e0_0 .net *"_ivl_0", 0 0, L_0x555572a75b10;  1 drivers
v0x555572a64ac0_0 .net *"_ivl_1", 0 0, L_0x555572a75bb0;  1 drivers
v0x555572a64ba0_0 .net *"_ivl_11", 0 0, L_0x555572a76530;  1 drivers
v0x555572a64c60_0 .net *"_ivl_12", 0 0, L_0x555572a769e0;  1 drivers
v0x555572a64d40_0 .net *"_ivl_13", 0 0, L_0x555572a76a80;  1 drivers
v0x555572a64e70_0 .net *"_ivl_14", 0 0, L_0x555572a76d30;  1 drivers
v0x555572a64f50_0 .net *"_ivl_16", 0 0, L_0x555572a76ea0;  1 drivers
v0x555572a65030_0 .net *"_ivl_18", 0 0, L_0x555572a76fb0;  1 drivers
v0x555572a65110_0 .net *"_ivl_2", 0 0, L_0x555572a75e30;  1 drivers
v0x555572a65280_0 .net *"_ivl_4", 0 0, L_0x555572a75f40;  1 drivers
v0x555572a65360_0 .net *"_ivl_5", 0 0, L_0x555572a75fe0;  1 drivers
v0x555572a65440_0 .net *"_ivl_7", 0 0, L_0x555572a760f0;  1 drivers
v0x555572a65520_0 .net *"_ivl_8", 0 0, L_0x555572a76380;  1 drivers
v0x555572a65600_0 .net *"_ivl_9", 0 0, L_0x555572a76420;  1 drivers
S_0x555572a656e0 .scope generate, "full_adder_stage[8]" "full_adder_stage[8]" 3 16, 3 16 0, S_0x5555729e9600;
 .timescale 0 0;
P_0x555572a61a00 .param/l "i" 1 3 16, +C4<01000>;
L_0x555572a77460 .functor XOR 1, L_0x555572a77100, L_0x555572a771a0, C4<0>, C4<0>;
L_0x555572a77610 .functor XOR 1, L_0x555572a77460, L_0x555572a77570, C4<0>, C4<0>;
L_0x555572a77a90 .functor AND 1, L_0x555572a77720, L_0x555572a779f0, C4<1>, C4<1>;
L_0x555572a78210 .functor XOR 1, L_0x555572a77e80, L_0x555572a77f20, C4<0>, C4<0>;
L_0x555572a78380 .functor AND 1, L_0x555572a77ba0, L_0x555572a78210, C4<1>, C4<1>;
L_0x555572a78490 .functor OR 1, L_0x555572a77a90, L_0x555572a78380, C4<0>, C4<0>;
v0x555572a659b0_0 .net *"_ivl_0", 0 0, L_0x555572a77100;  1 drivers
v0x555572a65a90_0 .net *"_ivl_1", 0 0, L_0x555572a771a0;  1 drivers
v0x555572a65b70_0 .net *"_ivl_11", 0 0, L_0x555572a77ba0;  1 drivers
v0x555572a65c30_0 .net *"_ivl_12", 0 0, L_0x555572a77e80;  1 drivers
v0x555572a65d10_0 .net *"_ivl_13", 0 0, L_0x555572a77f20;  1 drivers
v0x555572a65e40_0 .net *"_ivl_14", 0 0, L_0x555572a78210;  1 drivers
v0x555572a65f20_0 .net *"_ivl_16", 0 0, L_0x555572a78380;  1 drivers
v0x555572a66000_0 .net *"_ivl_18", 0 0, L_0x555572a78490;  1 drivers
v0x555572a660e0_0 .net *"_ivl_2", 0 0, L_0x555572a77460;  1 drivers
v0x555572a66250_0 .net *"_ivl_4", 0 0, L_0x555572a77570;  1 drivers
v0x555572a66330_0 .net *"_ivl_5", 0 0, L_0x555572a77610;  1 drivers
v0x555572a66410_0 .net *"_ivl_7", 0 0, L_0x555572a77720;  1 drivers
v0x555572a664f0_0 .net *"_ivl_8", 0 0, L_0x555572a779f0;  1 drivers
v0x555572a665d0_0 .net *"_ivl_9", 0 0, L_0x555572a77a90;  1 drivers
S_0x555572a666b0 .scope generate, "full_adder_stage[9]" "full_adder_stage[9]" 3 16, 3 16 0, S_0x5555729e9600;
 .timescale 0 0;
P_0x555572a66860 .param/l "i" 1 3 16, +C4<01001>;
L_0x555572a78980 .functor XOR 1, L_0x555572a785e0, L_0x555572a78680, C4<0>, C4<0>;
L_0x555572a78b30 .functor XOR 1, L_0x555572a78980, L_0x555572a78a90, C4<0>, C4<0>;
L_0x555572a78ff0 .functor AND 1, L_0x555572a78c40, L_0x555572a78f50, C4<1>, C4<1>;
L_0x555572a797f0 .functor XOR 1, L_0x555572a79420, L_0x555572a794c0, C4<0>, C4<0>;
L_0x555572a79960 .functor AND 1, L_0x555572a79100, L_0x555572a797f0, C4<1>, C4<1>;
L_0x555572a79a70 .functor OR 1, L_0x555572a78ff0, L_0x555572a79960, C4<0>, C4<0>;
v0x555572a66940_0 .net *"_ivl_0", 0 0, L_0x555572a785e0;  1 drivers
v0x555572a66a20_0 .net *"_ivl_1", 0 0, L_0x555572a78680;  1 drivers
v0x555572a66b00_0 .net *"_ivl_11", 0 0, L_0x555572a79100;  1 drivers
v0x555572a66bc0_0 .net *"_ivl_12", 0 0, L_0x555572a79420;  1 drivers
v0x555572a66ca0_0 .net *"_ivl_13", 0 0, L_0x555572a794c0;  1 drivers
v0x555572a66dd0_0 .net *"_ivl_14", 0 0, L_0x555572a797f0;  1 drivers
v0x555572a66eb0_0 .net *"_ivl_16", 0 0, L_0x555572a79960;  1 drivers
v0x555572a66f90_0 .net *"_ivl_18", 0 0, L_0x555572a79a70;  1 drivers
v0x555572a67070_0 .net *"_ivl_2", 0 0, L_0x555572a78980;  1 drivers
v0x555572a671e0_0 .net *"_ivl_4", 0 0, L_0x555572a78a90;  1 drivers
v0x555572a672c0_0 .net *"_ivl_5", 0 0, L_0x555572a78b30;  1 drivers
v0x555572a673a0_0 .net *"_ivl_7", 0 0, L_0x555572a78c40;  1 drivers
v0x555572a67480_0 .net *"_ivl_8", 0 0, L_0x555572a78f50;  1 drivers
v0x555572a67560_0 .net *"_ivl_9", 0 0, L_0x555572a78ff0;  1 drivers
S_0x555572a67640 .scope generate, "full_adder_stage[10]" "full_adder_stage[10]" 3 16, 3 16 0, S_0x5555729e9600;
 .timescale 0 0;
P_0x555572a677f0 .param/l "i" 1 3 16, +C4<01010>;
L_0x555572a7a7c0 .functor XOR 1, L_0x555572a79bc0, L_0x555572a7a070, C4<0>, C4<0>;
L_0x555572a7a970 .functor XOR 1, L_0x555572a7a7c0, L_0x555572a7a8d0, C4<0>, C4<0>;
L_0x555572a7ae70 .functor AND 1, L_0x555572a7aa80, L_0x555572a7add0, C4<1>, C4<1>;
L_0x555572a7b6f0 .functor XOR 1, L_0x555572a7b2e0, L_0x555572a7b380, C4<0>, C4<0>;
L_0x555572a7b860 .functor AND 1, L_0x555572a7af80, L_0x555572a7b6f0, C4<1>, C4<1>;
L_0x555572a7b970 .functor OR 1, L_0x555572a7ae70, L_0x555572a7b860, C4<0>, C4<0>;
v0x555572a678d0_0 .net *"_ivl_0", 0 0, L_0x555572a79bc0;  1 drivers
v0x555572a679b0_0 .net *"_ivl_1", 0 0, L_0x555572a7a070;  1 drivers
v0x555572a67a90_0 .net *"_ivl_11", 0 0, L_0x555572a7af80;  1 drivers
v0x555572a67b50_0 .net *"_ivl_12", 0 0, L_0x555572a7b2e0;  1 drivers
v0x555572a67c30_0 .net *"_ivl_13", 0 0, L_0x555572a7b380;  1 drivers
v0x555572a67d60_0 .net *"_ivl_14", 0 0, L_0x555572a7b6f0;  1 drivers
v0x555572a67e40_0 .net *"_ivl_16", 0 0, L_0x555572a7b860;  1 drivers
v0x555572a67f20_0 .net *"_ivl_18", 0 0, L_0x555572a7b970;  1 drivers
v0x555572a68000_0 .net *"_ivl_2", 0 0, L_0x555572a7a7c0;  1 drivers
v0x555572a68170_0 .net *"_ivl_4", 0 0, L_0x555572a7a8d0;  1 drivers
v0x555572a68250_0 .net *"_ivl_5", 0 0, L_0x555572a7a970;  1 drivers
v0x555572a68330_0 .net *"_ivl_7", 0 0, L_0x555572a7aa80;  1 drivers
v0x555572a68410_0 .net *"_ivl_8", 0 0, L_0x555572a7add0;  1 drivers
v0x555572a684f0_0 .net *"_ivl_9", 0 0, L_0x555572a7ae70;  1 drivers
S_0x555572a685d0 .scope generate, "full_adder_stage[11]" "full_adder_stage[11]" 3 16, 3 16 0, S_0x5555729e9600;
 .timescale 0 0;
P_0x555572a68780 .param/l "i" 1 3 16, +C4<01011>;
L_0x555572a7bee0 .functor XOR 1, L_0x555572a7bac0, L_0x555572a7bb60, C4<0>, C4<0>;
L_0x555572a7c090 .functor XOR 1, L_0x555572a7bee0, L_0x555572a7bff0, C4<0>, C4<0>;
L_0x555572a7c5d0 .functor AND 1, L_0x555572a7c1a0, L_0x555572a7c530, C4<1>, C4<1>;
L_0x555572a7ced0 .functor XOR 1, L_0x555572a7ca80, L_0x555572a7cb20, C4<0>, C4<0>;
L_0x555572a7d040 .functor AND 1, L_0x555572a7c6e0, L_0x555572a7ced0, C4<1>, C4<1>;
L_0x555572a7d150 .functor OR 1, L_0x555572a7c5d0, L_0x555572a7d040, C4<0>, C4<0>;
v0x555572a68860_0 .net *"_ivl_0", 0 0, L_0x555572a7bac0;  1 drivers
v0x555572a68940_0 .net *"_ivl_1", 0 0, L_0x555572a7bb60;  1 drivers
v0x555572a68a20_0 .net *"_ivl_11", 0 0, L_0x555572a7c6e0;  1 drivers
v0x555572a68ae0_0 .net *"_ivl_12", 0 0, L_0x555572a7ca80;  1 drivers
v0x555572a68bc0_0 .net *"_ivl_13", 0 0, L_0x555572a7cb20;  1 drivers
v0x555572a68cf0_0 .net *"_ivl_14", 0 0, L_0x555572a7ced0;  1 drivers
v0x555572a68dd0_0 .net *"_ivl_16", 0 0, L_0x555572a7d040;  1 drivers
v0x555572a68eb0_0 .net *"_ivl_18", 0 0, L_0x555572a7d150;  1 drivers
v0x555572a68f90_0 .net *"_ivl_2", 0 0, L_0x555572a7bee0;  1 drivers
v0x555572a69100_0 .net *"_ivl_4", 0 0, L_0x555572a7bff0;  1 drivers
v0x555572a691e0_0 .net *"_ivl_5", 0 0, L_0x555572a7c090;  1 drivers
v0x555572a692c0_0 .net *"_ivl_7", 0 0, L_0x555572a7c1a0;  1 drivers
v0x555572a693a0_0 .net *"_ivl_8", 0 0, L_0x555572a7c530;  1 drivers
v0x555572a69480_0 .net *"_ivl_9", 0 0, L_0x555572a7c5d0;  1 drivers
S_0x555572a69560 .scope generate, "full_adder_stage[12]" "full_adder_stage[12]" 3 16, 3 16 0, S_0x5555729e9600;
 .timescale 0 0;
P_0x555572a69710 .param/l "i" 1 3 16, +C4<01100>;
L_0x555572a7d700 .functor XOR 1, L_0x555572a7d2a0, L_0x555572a7d340, C4<0>, C4<0>;
L_0x555572a7d8b0 .functor XOR 1, L_0x555572a7d700, L_0x555572a7d810, C4<0>, C4<0>;
L_0x555572a7de30 .functor AND 1, L_0x555572a7d9c0, L_0x555572a7dd90, C4<1>, C4<1>;
L_0x555572a7e7b0 .functor XOR 1, L_0x555572a7e320, L_0x555572a7e3c0, C4<0>, C4<0>;
L_0x555572a7e920 .functor AND 1, L_0x555572a7df40, L_0x555572a7e7b0, C4<1>, C4<1>;
L_0x555572a7ea30 .functor OR 1, L_0x555572a7de30, L_0x555572a7e920, C4<0>, C4<0>;
v0x555572a697f0_0 .net *"_ivl_0", 0 0, L_0x555572a7d2a0;  1 drivers
v0x555572a698d0_0 .net *"_ivl_1", 0 0, L_0x555572a7d340;  1 drivers
v0x555572a699b0_0 .net *"_ivl_11", 0 0, L_0x555572a7df40;  1 drivers
v0x555572a69a70_0 .net *"_ivl_12", 0 0, L_0x555572a7e320;  1 drivers
v0x555572a69b50_0 .net *"_ivl_13", 0 0, L_0x555572a7e3c0;  1 drivers
v0x555572a69c80_0 .net *"_ivl_14", 0 0, L_0x555572a7e7b0;  1 drivers
v0x555572a69d60_0 .net *"_ivl_16", 0 0, L_0x555572a7e920;  1 drivers
v0x555572a69e40_0 .net *"_ivl_18", 0 0, L_0x555572a7ea30;  1 drivers
v0x555572a69f20_0 .net *"_ivl_2", 0 0, L_0x555572a7d700;  1 drivers
v0x555572a6a090_0 .net *"_ivl_4", 0 0, L_0x555572a7d810;  1 drivers
v0x555572a6a170_0 .net *"_ivl_5", 0 0, L_0x555572a7d8b0;  1 drivers
v0x555572a6a250_0 .net *"_ivl_7", 0 0, L_0x555572a7d9c0;  1 drivers
v0x555572a6a330_0 .net *"_ivl_8", 0 0, L_0x555572a7dd90;  1 drivers
v0x555572a6a410_0 .net *"_ivl_9", 0 0, L_0x555572a7de30;  1 drivers
S_0x555572a6a4f0 .scope generate, "full_adder_stage[13]" "full_adder_stage[13]" 3 16, 3 16 0, S_0x5555729e9600;
 .timescale 0 0;
P_0x555572a6a6a0 .param/l "i" 1 3 16, +C4<01101>;
L_0x555572a7f020 .functor XOR 1, L_0x555572a7eb80, L_0x555572a7ec20, C4<0>, C4<0>;
L_0x555572a7f1d0 .functor XOR 1, L_0x555572a7f020, L_0x555572a7f130, C4<0>, C4<0>;
L_0x555572a7f790 .functor AND 1, L_0x555572a7f2e0, L_0x555572a7f6f0, C4<1>, C4<1>;
L_0x555572a80190 .functor XOR 1, L_0x555572a7fcc0, L_0x555572a7fd60, C4<0>, C4<0>;
L_0x555572a80300 .functor AND 1, L_0x555572a7f8a0, L_0x555572a80190, C4<1>, C4<1>;
L_0x555572a80410 .functor OR 1, L_0x555572a7f790, L_0x555572a80300, C4<0>, C4<0>;
v0x555572a6a780_0 .net *"_ivl_0", 0 0, L_0x555572a7eb80;  1 drivers
v0x555572a6a860_0 .net *"_ivl_1", 0 0, L_0x555572a7ec20;  1 drivers
v0x555572a6a940_0 .net *"_ivl_11", 0 0, L_0x555572a7f8a0;  1 drivers
v0x555572a6aa00_0 .net *"_ivl_12", 0 0, L_0x555572a7fcc0;  1 drivers
v0x555572a6aae0_0 .net *"_ivl_13", 0 0, L_0x555572a7fd60;  1 drivers
v0x555572a6ac10_0 .net *"_ivl_14", 0 0, L_0x555572a80190;  1 drivers
v0x555572a6acf0_0 .net *"_ivl_16", 0 0, L_0x555572a80300;  1 drivers
v0x555572a6add0_0 .net *"_ivl_18", 0 0, L_0x555572a80410;  1 drivers
v0x555572a6aeb0_0 .net *"_ivl_2", 0 0, L_0x555572a7f020;  1 drivers
v0x555572a6b020_0 .net *"_ivl_4", 0 0, L_0x555572a7f130;  1 drivers
v0x555572a6b100_0 .net *"_ivl_5", 0 0, L_0x555572a7f1d0;  1 drivers
v0x555572a6b1e0_0 .net *"_ivl_7", 0 0, L_0x555572a7f2e0;  1 drivers
v0x555572a6b2c0_0 .net *"_ivl_8", 0 0, L_0x555572a7f6f0;  1 drivers
v0x555572a6b3a0_0 .net *"_ivl_9", 0 0, L_0x555572a7f790;  1 drivers
S_0x555572a6b480 .scope generate, "full_adder_stage[14]" "full_adder_stage[14]" 3 16, 3 16 0, S_0x5555729e9600;
 .timescale 0 0;
P_0x555572a6b630 .param/l "i" 1 3 16, +C4<01110>;
L_0x555572a80a40 .functor XOR 1, L_0x555572a80560, L_0x555572a80600, C4<0>, C4<0>;
L_0x555572a80bf0 .functor XOR 1, L_0x555572a80a40, L_0x555572a80b50, C4<0>, C4<0>;
L_0x555572a811f0 .functor AND 1, L_0x555572a80d00, L_0x555572a81150, C4<1>, C4<1>;
L_0x555572a81c70 .functor XOR 1, L_0x555572a81760, L_0x555572a81800, C4<0>, C4<0>;
L_0x555572a81de0 .functor AND 1, L_0x555572a81300, L_0x555572a81c70, C4<1>, C4<1>;
L_0x555572a81ef0 .functor OR 1, L_0x555572a811f0, L_0x555572a81de0, C4<0>, C4<0>;
v0x555572a6b710_0 .net *"_ivl_0", 0 0, L_0x555572a80560;  1 drivers
v0x555572a6b7f0_0 .net *"_ivl_1", 0 0, L_0x555572a80600;  1 drivers
v0x555572a6b8d0_0 .net *"_ivl_11", 0 0, L_0x555572a81300;  1 drivers
v0x555572a6b990_0 .net *"_ivl_12", 0 0, L_0x555572a81760;  1 drivers
v0x555572a6ba70_0 .net *"_ivl_13", 0 0, L_0x555572a81800;  1 drivers
v0x555572a6bba0_0 .net *"_ivl_14", 0 0, L_0x555572a81c70;  1 drivers
v0x555572a6bc80_0 .net *"_ivl_16", 0 0, L_0x555572a81de0;  1 drivers
v0x555572a6bd60_0 .net *"_ivl_18", 0 0, L_0x555572a81ef0;  1 drivers
v0x555572a6be40_0 .net *"_ivl_2", 0 0, L_0x555572a80a40;  1 drivers
v0x555572a6bfb0_0 .net *"_ivl_4", 0 0, L_0x555572a80b50;  1 drivers
v0x555572a6c090_0 .net *"_ivl_5", 0 0, L_0x555572a80bf0;  1 drivers
v0x555572a6c170_0 .net *"_ivl_7", 0 0, L_0x555572a80d00;  1 drivers
v0x555572a6c250_0 .net *"_ivl_8", 0 0, L_0x555572a81150;  1 drivers
v0x555572a6c330_0 .net *"_ivl_9", 0 0, L_0x555572a811f0;  1 drivers
S_0x555572a6c410 .scope generate, "full_adder_stage[15]" "full_adder_stage[15]" 3 16, 3 16 0, S_0x5555729e9600;
 .timescale 0 0;
P_0x555572a6c5c0 .param/l "i" 1 3 16, +C4<01111>;
L_0x555572a82b00 .functor XOR 1, L_0x555572a825e0, L_0x555572a82a60, C4<0>, C4<0>;
L_0x555572a830a0 .functor XOR 1, L_0x555572a82b00, L_0x555572a82c10, C4<0>, C4<0>;
L_0x555572a83740 .functor AND 1, L_0x555572a83200, L_0x555572a832a0, C4<1>, C4<1>;
L_0x555572a84250 .functor XOR 1, L_0x555572a83d00, L_0x555572a841b0, C4<0>, C4<0>;
L_0x555572a84360 .functor AND 1, L_0x555572a83850, L_0x555572a84250, C4<1>, C4<1>;
L_0x555572a84470 .functor OR 1, L_0x555572a83740, L_0x555572a84360, C4<0>, C4<0>;
v0x555572a6c6a0_0 .net *"_ivl_0", 0 0, L_0x555572a825e0;  1 drivers
v0x555572a6c780_0 .net *"_ivl_1", 0 0, L_0x555572a82a60;  1 drivers
v0x555572a6c860_0 .net *"_ivl_11", 0 0, L_0x555572a83850;  1 drivers
v0x555572a6c920_0 .net *"_ivl_12", 0 0, L_0x555572a83d00;  1 drivers
v0x555572a6ca00_0 .net *"_ivl_13", 0 0, L_0x555572a841b0;  1 drivers
v0x555572a6cb30_0 .net *"_ivl_14", 0 0, L_0x555572a84250;  1 drivers
v0x555572a6cc10_0 .net *"_ivl_16", 0 0, L_0x555572a84360;  1 drivers
v0x555572a6ccf0_0 .net *"_ivl_18", 0 0, L_0x555572a84470;  1 drivers
v0x555572a6cdd0_0 .net *"_ivl_2", 0 0, L_0x555572a82b00;  1 drivers
v0x555572a6cf40_0 .net *"_ivl_4", 0 0, L_0x555572a82c10;  1 drivers
v0x555572a6d020_0 .net *"_ivl_5", 0 0, L_0x555572a830a0;  1 drivers
v0x555572a6d100_0 .net *"_ivl_7", 0 0, L_0x555572a83200;  1 drivers
v0x555572a6d1e0_0 .net *"_ivl_8", 0 0, L_0x555572a832a0;  1 drivers
v0x555572a6d2c0_0 .net *"_ivl_9", 0 0, L_0x555572a83740;  1 drivers
    .scope S_0x5555729e9420;
T_0 ;
    %delay 5000, 0;
    %load/vec4 v0x555572a6e2b0_0;
    %inv;
    %store/vec4 v0x555572a6e2b0_0, 0, 1;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5555729e9420;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555572a6e2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555572a6e560_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555572a6e560_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x5555729e9420;
T_2 ;
    %vpi_call 2 45 "$dumpfile", "tb_adder_16bit.vcd" {0 0 0};
    %vpi_call 2 46 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5555729e9420 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x5555729e9420;
T_3 ;
    %vpi_call 2 54 "$display", "=== Basic Test ===" {0 0 0};
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x555572a6e090_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x555572a6e170_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555572a6e210_0, 0, 1;
    %delay 20000, 0;
    %vpi_call 2 57 "$display", "Test case: a=0x0000, b=0x0000, cin=0 => sum=0x%04X, cout=%b, overflow=%b", v0x555572a6e600_0, v0x555572a6e350_0, v0x555572a6e490_0 {0 0 0};
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x555572a6e090_0, 0, 16;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v0x555572a6e170_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555572a6e210_0, 0, 1;
    %delay 20000, 0;
    %vpi_call 2 61 "$display", "Test case: a=0x0001, b=0x0002, cin=0 => sum=0x%04X, cout=%b, overflow=%b", v0x555572a6e600_0, v0x555572a6e350_0, v0x555572a6e490_0 {0 0 0};
    %pushi/vec4 255, 0, 16;
    %store/vec4 v0x555572a6e090_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x555572a6e170_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555572a6e210_0, 0, 1;
    %delay 20000, 0;
    %vpi_call 2 65 "$display", "Test case: a=0x00FF, b=0x0001, cin=0 => sum=0x%04X, cout=%b, overflow=%b", v0x555572a6e600_0, v0x555572a6e350_0, v0x555572a6e490_0 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x5555729e9420;
T_4 ;
    %vpi_call 2 70 "$display", "=== Carry Propagation Test ===" {0 0 0};
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x555572a6e090_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x555572a6e170_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555572a6e210_0, 0, 1;
    %delay 20000, 0;
    %vpi_call 2 73 "$display", "Test case: a=0x0000, b=0x0000, cin=1 => sum=0x%04X, cout=%b, overflow=%b", v0x555572a6e600_0, v0x555572a6e350_0, v0x555572a6e490_0 {0 0 0};
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x555572a6e090_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x555572a6e170_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555572a6e210_0, 0, 1;
    %delay 20000, 0;
    %vpi_call 2 77 "$display", "Test case: a=0x0000, b=0x0000, cin=1 => sum=0x%04X, cout=%b, overflow=%b", v0x555572a6e600_0, v0x555572a6e350_0, v0x555572a6e490_0 {0 0 0};
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x555572a6e090_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x555572a6e170_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555572a6e210_0, 0, 1;
    %delay 20000, 0;
    %vpi_call 2 81 "$display", "Test case: a=0x0000, b=0x0000, cin=1 => sum=0x%04X, cout=%b, overflow=%b", v0x555572a6e600_0, v0x555572a6e350_0, v0x555572a6e490_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x5555729e9420;
T_5 ;
    %vpi_call 2 86 "$display", "=== Overflow Test ===" {0 0 0};
    %pushi/vec4 32768, 0, 16;
    %store/vec4 v0x555572a6e090_0, 0, 16;
    %pushi/vec4 32768, 0, 16;
    %store/vec4 v0x555572a6e170_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555572a6e210_0, 0, 1;
    %delay 20000, 0;
    %vpi_call 2 89 "$display", "Test case: a=0x8000, b=0x8000, cin=0 => sum=0x%04X, cout=%b, overflow=%b", v0x555572a6e600_0, v0x555572a6e350_0, v0x555572a6e490_0 {0 0 0};
    %pushi/vec4 32767, 0, 16;
    %store/vec4 v0x555572a6e090_0, 0, 16;
    %pushi/vec4 32767, 0, 16;
    %store/vec4 v0x555572a6e170_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555572a6e210_0, 0, 1;
    %delay 20000, 0;
    %vpi_call 2 93 "$display", "Test case: a=0x7FFF, b=0x7FFF, cin=0 => sum=0x%04X, cout=%b, overflow=%b", v0x555572a6e600_0, v0x555572a6e350_0, v0x555572a6e490_0 {0 0 0};
    %pushi/vec4 32767, 0, 16;
    %store/vec4 v0x555572a6e090_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x555572a6e170_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555572a6e210_0, 0, 1;
    %delay 20000, 0;
    %vpi_call 2 97 "$display", "Test case: a=0x7FFF, b=0x0001, cin=0 => sum=0x%04X, cout=%b, overflow=%b", v0x555572a6e600_0, v0x555572a6e350_0, v0x555572a6e490_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x5555729e9420;
T_6 ;
    %vpi_call 2 102 "$display", "=== Boundary Value Test ===" {0 0 0};
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x555572a6e090_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x555572a6e170_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555572a6e210_0, 0, 1;
    %delay 20000, 0;
    %vpi_call 2 105 "$display", "Test case: a=0x0000, b=0x0000, cin=0 => sum=0x%04X, cout=%b, overflow=%b", v0x555572a6e600_0, v0x555572a6e350_0, v0x555572a6e490_0 {0 0 0};
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x555572a6e090_0, 0, 16;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x555572a6e170_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555572a6e210_0, 0, 1;
    %delay 20000, 0;
    %vpi_call 2 109 "$display", "Test case: a=0xFFFF, b=0xFFFF, cin=0 => sum=0x%04X, cout=%b, overflow=%b", v0x555572a6e600_0, v0x555572a6e350_0, v0x555572a6e490_0 {0 0 0};
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x555572a6e090_0, 0, 16;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x555572a6e170_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555572a6e210_0, 0, 1;
    %delay 20000, 0;
    %vpi_call 2 113 "$display", "Test case: a=0x0000, b=0xFFFF, cin=1 => sum=0x%04X, cout=%b, overflow=%b", v0x555572a6e600_0, v0x555572a6e350_0, v0x555572a6e490_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x5555729e9420;
T_7 ;
    %vpi_call 2 118 "$display", "=== Random Data Test ===" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555572a6e3f0_0, 0, 32;
T_7.0 ; Top of for-loop
    %load/vec4 v0x555572a6e3f0_0;
    %cmpi/s 100, 0, 32;
	  %jmp/0xz T_7.1, 5;
    %vpi_func 2 120 "$random" 32 {0 0 0};
    %pushi/vec4 65536, 0, 32;
    %mod/s;
    %pad/s 16;
    %store/vec4 v0x555572a6e090_0, 0, 16;
    %vpi_func 2 121 "$random" 32 {0 0 0};
    %pushi/vec4 65536, 0, 32;
    %mod/s;
    %pad/s 16;
    %store/vec4 v0x555572a6e170_0, 0, 16;
    %vpi_func 2 122 "$random" 32 {0 0 0};
    %pushi/vec4 2, 0, 32;
    %mod/s;
    %pad/s 1;
    %store/vec4 v0x555572a6e210_0, 0, 1;
    %delay 20000, 0;
    %vpi_call 2 124 "$display", "Test case: a=0x%04X, b=0x%04X, cin=%b => sum=0x%04X, cout=%b, overflow=%b", v0x555572a6e090_0, v0x555572a6e170_0, v0x555572a6e210_0, v0x555572a6e600_0, v0x555572a6e350_0, v0x555572a6e490_0 {0 0 0};
T_7.2 ; for-loop step statement
    %load/vec4 v0x555572a6e3f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555572a6e3f0_0, 0, 32;
    %jmp T_7.0;
T_7.1 ; for-loop exit label
    %end;
    .thread T_7;
    .scope S_0x5555729e9420;
T_8 ;
    %delay 2000000, 0;
    %vpi_call 2 131 "$display", "=== Test Completed ===" {0 0 0};
    %vpi_call 2 132 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x5555729e9420;
T_9 ;
    %vpi_call 2 137 "$monitor", "Time: %t | a=0x%04X | b=0x%04X | cin=%b | sum=0x%04X | cout=%b | overflow=%b", $time, v0x555572a6e090_0, v0x555572a6e170_0, v0x555572a6e210_0, v0x555572a6e600_0, v0x555572a6e350_0, v0x555572a6e490_0 {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "file_workspace/testbenches/testbench_adder_16bit.v";
    "file_workspace/designs/adder_16bit.v";
