-------------------------------------------------------------------------------
--
-- File: PkgComIntConfiguration.vhd
-- Author: Claudiu Chirap, Florin Hurgoi, Daria Tioc-Deac
-- Original Project: DmaPort Communication Interface
-- Date: 2 February 2012
--
-------------------------------------------------------------------------------
-- (c) 2025 Copyright National Instruments Corporation
-- All Rights Reserved
-- National Instruments Internal Information
-------------------------------------------------------------------------------
--
-- Purpose:
--
--   This package is only intended to configure the package
--   PkgCommunicationInterface. It is dynamically generated from G code based
--   on configuration of the plug-in used.
--
-------------------------------------------------------------------------------

library ieee, work;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use work.PkgNiUtilities.all;

package PkgCommIntConfiguration is

  -- CONSTANTS AND TYPES----------------------------------------------------------------

  -- Constants that configure the communication interface
  constant kAddressWidth          : positive := 22;
  constant kNumberOfDmaChannels   : natural  := 16;
  constant kNumberOfIrqs          : natural  := 1;
  constant kNumberOfMasterPorts   : natural  := 16;
  constant kNiFpgaFixedInputPorts : natural := 0;
  constant kNiFpgaFixedOutputPorts : natural := 0;
  constant kIrqBaseOffset         : natural  := 16#120018#;
  -- 16#120018# is the kIrqBaseOffset value used ONLY for simulation.
  -- For the actual generated code, kIrqBaseOffset should be equal to 16#10018#;
  constant kCommunicationTimeout  : natural  := 512;
  constant kFifoWriteWindow       : natural  := 4096;
  constant kFifoReadLatency       : natural  := 4;
  constant kAutoRun               : boolean  := false;
  constant kDmaDataWidth          : positive := 64;
  constant kDmaAddressWidth       : positive := 32;
  constant kBusBaggageWidth       : natural  := 6;
  constant kInputMaxTransfer      : natural  := 128;
  constant kOutputMaxTransfer     : natural  := 128; 

  -- The two constants below define the address range allocated for writing
  -- HighSpeedSink FIFOs.  kDmaHighSpeedSinkSize needs to be a power-of-two
  -- and kDmaHighSpeedSinkBase needs to be naturally aligned to a boundary of
  -- kDmaHighSpeedSinkSize.
  -- If kDmaHighSpeedSinkBase is 0 and kDmaHighSpeedSinkSize is 1, then P2P
  -- is not supported on the respective target.
  constant kDmaHighSpeedSinkBase     : natural  :=  16#0#;
  constant kDmaHighSpeedSinkSize     : positive  :=  16#1#;

  -- Constants that configure the InChWORM
  constant kInputMaxRequests      : natural := 4;
  constant kOutputMaxRequests     : natural := 8;
  constant kInputDataBuffer       : natural := 2;

  constant kDmaRegBase              : natural := 16#4000#;
  constant kDmaRegSize              : positive := 16#4000#;

  constant kEnableByteSwapper       : boolean := false;
  constant kEnableLatchingTtc       : boolean := true;
  constant kTtcWidth                : natural := 64;
  constant kEnableFullScatterGather : boolean := true;
  constant kMaxChunkyLinkSize       : natural := 512;
  constant kLinkFetchMaxRequests    : natural := 1;

  constant kMaxMuxWidth             : natural := 8;

  constant kAxiMasterMaxBurstLength : integer := 32;
  constant kAxiSlaveBaseAddress : natural := 16#40000000#;
  constant kAxiSlaveIdWidth : integer := 6;
  constant kAxiMasterIdWidth : integer := 3;

  type MasterPortMode_t is (
    Disabled, -- MasterPort is disabled
    NiFpgaMasterPortWrite, -- MasterPort is only writer
    NiFpgaMasterPortRead, -- MasterPort is only reader
    NiFpgaMasterPortWriteRead -- MasterPort is both writer and reader
    );

  type MasterPortConfiguration_t is record
    Mode : MasterPortMode_t;
  end record;

  type MasterPortConfArray_t is array (natural range <>)
    of MasterPortConfiguration_t;

  constant kMasterPortConfArray :
    MasterPortConfArray_t(0 to kNumberOfMasterPorts - 1) := 
      ((Mode => NiFpgaMasterPortWriteRead),
       (Mode => NiFpgaMasterPortWrite),
       (Mode => NiFpgaMasterPortRead),
       (Mode => Disabled),
       (Mode => Disabled),
       (Mode => Disabled),
       (Mode => Disabled),
       (Mode => Disabled),
       (Mode => Disabled),
       (Mode => Disabled),
       (Mode => Disabled),
       (Mode => Disabled),
       (Mode => Disabled),
       (Mode => Disabled),
       (Mode => Disabled),
       (Mode => Disabled)
      );

  type DmaChannelMode_t is (
    Disabled,               -- channel is disabled (no hardware generated).
    NiFpgaTargetToHost,     -- input mode using modified mite read interface
    NiFpgaHostToTarget,     -- output mode using modified mite write interface
    NiCoreTargetToHost,     -- input mode using standard nicore mite read interface
    NiCoreHostToTarget,     -- output mode using standard nicore mite write interface
    NiFpgaPeerToPeerWriter, -- peer to peer input channel
    NiFpgaPeerToPeerReader,   -- peer to peer output channel
    NiFpgaMemoryBufferWriter, -- memory buffer peer to peer input channel
    NiFpgaMemoryBufferReader  -- memory buffer peer to peer output channel
    );
  
  type DmaChannelConfiguration_t is record
    Mode                      : DmaChannelMode_t;
    FifoDepth                 : natural;
    FifoWidth                 : natural;
    ElementsPerClockCycle     : natural;
    SignedData                : boolean;
    BaseAddress               : natural;
    SCL                       : boolean;
    CountSCL                  : boolean;
    FxpType                   : boolean;
    DisableOnFifoTimeout      : boolean;
    WriteWindowOffset         : natural;
    DmaClkIsDefaultClk        : boolean;
    InterfaceIsHandshaking    : boolean;
  end record;

  type DmaChannelConfArray_t is array (natural range <>)
    of DmaChannelConfiguration_t;
  
  constant kDmaChannelConfigurationZero : DmaChannelConfiguration_t :=
    (FifoDepth               => 0,
     FifoWidth               => 0,
     ElementsPerClockCycle   => 0,
     SignedData              => false,
     BaseAddress             => 0,
     Mode                    => Disabled,
     SCL                     => false,
     CountSCL                => false,
     FxpType                 => false,
     DisableOnFifoTimeout    => false,
     WriteWindowOffset       => 0,
     DmaClkIsDefaultClk      => false,
     InterfaceIsHandshaking  => false);

  constant kDmaFifoConfArray : DmaChannelConfArray_t(0 to Larger(kNumberOfDmaChannels,16) - 1) :=
(   (Mode => NiFpgaTargetToHost, --0  (matches tb_FifoWriter DUT)
    FifoDepth => 1023,
--    FifoWidth => 32,
    FifoWidth => 64,
    ElementsPerClockCycle => 1,
    SignedData => False,
    BaseAddress =>16#8000#,
--    SCL => False,
    SCL => True,
    CountSCL => False,
    FxpType => False,
    DisableOnFifoTimeout => false,
    WriteWindowOffset => 16#0#,
    DmaClkIsDefaultClk => False,
    InterfaceIsHandshaking => true)
,
   (Mode => NiFpgaTargetToHost, --1
    FifoDepth => 1023,
    FifoWidth => 16,
    ElementsPerClockCycle => 1,
    SignedData => False,
    BaseAddress =>16#8200#,
    SCL => True,
    CountSCL => False,
    FxpType => False,
    DisableOnFifoTimeout => false,
    WriteWindowOffset => 16#0#,
    DmaClkIsDefaultClk => False,
    InterfaceIsHandshaking => true)
,
   (Mode => NiFpgaTargetToHost, --2
    FifoDepth => 1023,
    FifoWidth => 64,
    ElementsPerClockCycle => 2,
    SignedData => False,
    BaseAddress =>16#8400#,
    SCL => True,
    CountSCL => False,
    FxpType => False,
    DisableOnFifoTimeout => false,
    WriteWindowOffset => 16#0#,
    DmaClkIsDefaultClk => False,
    InterfaceIsHandshaking => true)
,
   (Mode => NiFpgaTargetToHost, --3
    FifoDepth => 1023,
    FifoWidth => 16,
    ElementsPerClockCycle => 2,
    SignedData => False,
    BaseAddress =>16#8600#,
    SCL => True,
    CountSCL => False,
    FxpType => False,
    DisableOnFifoTimeout => false,
    WriteWindowOffset => 16#0#,
    DmaClkIsDefaultClk => False,
    InterfaceIsHandshaking => true)
,
   (Mode => NiFpgaTargetToHost, --4
    FifoDepth => 1023,
    FifoWidth => 64,
    ElementsPerClockCycle => 4,
    SignedData => False,
    BaseAddress =>16#8800#,
    SCL => True,
    CountSCL => False,
    FxpType => False,
    DisableOnFifoTimeout => false,
    WriteWindowOffset => 16#0#,
    DmaClkIsDefaultClk => False,
    InterfaceIsHandshaking => true)
,
   (Mode => NiFpgaTargetToHost, --5
    FifoDepth => 1023,
    FifoWidth => 16,
    ElementsPerClockCycle => 4,
    SignedData => False,
    BaseAddress =>16#8A00#,
    SCL => True,
    CountSCL => False,
    FxpType => False,
    DisableOnFifoTimeout => false,
    WriteWindowOffset => 16#0#,
    DmaClkIsDefaultClk => False,
    InterfaceIsHandshaking => true)
,
   (Mode => NiFpgaTargetToHost, --6
    FifoDepth => 1023,
    FifoWidth => 32,
    ElementsPerClockCycle => 8,
    SignedData => False,
    BaseAddress =>16#8C00#,
    SCL => True,
    CountSCL => False,
    FxpType => False,
    DisableOnFifoTimeout => false,
    WriteWindowOffset => 16#0#,
    DmaClkIsDefaultClk => False,
    InterfaceIsHandshaking => true)
,
   (Mode => NiFpgaTargetToHost, --7
    FifoDepth => 1023,
    FifoWidth => 8,
    ElementsPerClockCycle => 8,
    SignedData => False,
    BaseAddress =>16#8E00#,
    SCL => True,
    CountSCL => False,
    FxpType => False,
    DisableOnFifoTimeout => false,
    WriteWindowOffset => 16#0#,
    DmaClkIsDefaultClk => False,
    InterfaceIsHandshaking => true)
,
  (Mode => NiFpgaHostToTarget, --8
    FifoDepth => 1119,
    FifoWidth => 16,
    ElementsPerClockCycle => 16,
    SignedData => False,
    BaseAddress =>16#9000#,
    SCL => True,
    CountSCL => False,
    FxpType => False,
    DisableOnFifoTimeout => false,
    WriteWindowOffset => 16#0#,
    DmaClkIsDefaultClk => False,
    InterfaceIsHandshaking => True)
,
   (Mode => NiFpgaHostToTarget, --9
    FifoDepth => 1071,
    FifoWidth => 16,
    ElementsPerClockCycle => 8,
    SignedData => False,
    BaseAddress =>16#9200#,
    SCL => True,
    CountSCL => False,
    FxpType => False,
    DisableOnFifoTimeout => false,
    WriteWindowOffset => 16#0#,
    DmaClkIsDefaultClk => False,
    InterfaceIsHandshaking => true)
,
   (Mode => NiFpgaHostToTarget, --10
    FifoDepth => 21,
    FifoWidth => 8,
    ElementsPerClockCycle => 1,
    SignedData => False,
    BaseAddress =>16#9400#,
    SCL => False,
    CountSCL => False,
    FxpType => False,
    DisableOnFifoTimeout => false,
    WriteWindowOffset => 16#0#,
    DmaClkIsDefaultClk => False,
    InterfaceIsHandshaking => False)
,
   (Mode => NiFpgaHostToTarget, --11
    FifoDepth => 1047,
    FifoWidth => 32,
    ElementsPerClockCycle => 4,
    SignedData => False,
    BaseAddress =>16#9600#,
    SCL => True,
    CountSCL => False,
    FxpType => True,
    DisableOnFifoTimeout => false,
    WriteWindowOffset => 16#0#,
    DmaClkIsDefaultClk => False,
    InterfaceIsHandshaking => true)
,
   (Mode => NiFpgaHostToTarget, --12
    FifoDepth => 21,
    FifoWidth => 8,
    ElementsPerClockCycle => 1,
    SignedData => False,
    BaseAddress =>16#9800#,
    SCL => True,
    CountSCL => False,
    FxpType => False,
    DisableOnFifoTimeout => false,
    WriteWindowOffset => 16#0#,
    DmaClkIsDefaultClk => False,
    InterfaceIsHandshaking => true)
,
   (Mode => NiFpgaHostToTarget, --13
    FifoDepth => 1035,
    FifoWidth => 32,
    ElementsPerClockCycle => 2,
    SignedData => False,
    BaseAddress =>16#9A00#,
    SCL => True,
    CountSCL => False,
    FxpType => True,
    DisableOnFifoTimeout => false,
    WriteWindowOffset => 16#0#,
    DmaClkIsDefaultClk => False,
    InterfaceIsHandshaking => true)
,
   (Mode => NiFpgaHostToTarget, --14
    FifoDepth => 1029,
    FifoWidth => 8,
    ElementsPerClockCycle => 1,
    SignedData => False,
    BaseAddress =>16#9C00#,
    SCL => True,
    CountSCL => False,
    FxpType => False,
    DisableOnFifoTimeout => false,
    WriteWindowOffset => 16#0#,
    DmaClkIsDefaultClk => False,
    InterfaceIsHandshaking => true)
,
   (Mode => NiFpgaHostToTarget, --15
    FifoDepth => 1029,
    FifoWidth => 32,
    ElementsPerClockCycle => 1,
    SignedData => False,
    BaseAddress =>16#9E00#,
    SCL => True,
    CountSCL => True,
    FxpType => False,
    DisableOnFifoTimeout => false,
    WriteWindowOffset => 16#0#,
    DmaClkIsDefaultClk => False,
    InterfaceIsHandshaking => true)
);


  -- Printing this array even when no DMA channels are supported because
  -- not printing it causes synthesis problems for other files.  This is
  -- sized to 2 because Xilinx was complaining when the array was sized
  -- to 1.
  constant kMemoryBufferFifoConfArray : DmaChannelConfArray_t(0 to 1) := (
   (
    Mode => Disabled,
    FifoDepth => 0,
    FifoWidth => 0,
    SignedData => False,
    BaseAddress => 16#0#,
    SCL => False,
    CountSCL => False,
    FxpType => False,
    DisableOnFifoTimeout => False,
    WriteWindowOffset => 16#0#,
    DmaClkIsDefaultClk => False,
    ElementsPerClockCycle => 0,
    InterfaceIsHandshaking => False
   ),
   (
    Mode => Disabled,
    FifoDepth => 0,
    FifoWidth => 0,
    SignedData => False,
    BaseAddress => 16#0#,
    SCL => False,
    CountSCL => False,
    FxpType => False,
    DisableOnFifoTimeout => False,
    WriteWindowOffset => 16#0#,
    DmaClkIsDefaultClk => False,
    ElementsPerClockCycle => 0,
    InterfaceIsHandshaking => False
   )
  );



  -- FUNCTIONS ----------------------------------------------------------------

  -- Function to return the depths of the DMA FIFOs in samples.
  function GetFifoDepthsInSamples(ChannelConfig: DmaChannelConfArray_t)
    return DmaChannelConfArray_t;
  
  function DmaMaxWidth(DmaChannelConfArray : DmaChannelConfArray_t) return natural;
  function DmaMaxWidth(unused : boolean) return natural;
  function MemoryBufferDmaMaxWidth(unused : boolean) return natural;
  function DmaMaxDepth(DmaChannelConfArray : DmaChannelConfArray_t) return positive;
  function DmaMaxDepth(unused : boolean) return positive;
  function MemoryBufferDmaMaxDepth(unused : boolean) return positive;
 
  -- Functions to return the number of DMA input, output and sink channels.  
  function NumOfInStrms(Arg : DmaChannelConfArray_t) return natural;
  function NumOfOutStrms(Arg : DmaChannelConfArray_t) return natural;
  function NumOfSinkStrms(Arg : DmaChannelConfArray_t) return natural;

  --Functions to return the number of Write and Read Master Ports.
  function NumOfWriteMasterPorts(Arg : MasterPortConfArray_t) return natural;
  function NumOfReadMasterPorts(Arg : MasterPortConfArray_t) return natural;
  
end PkgCommIntConfiguration;

-------------------------------------------------------------------------------
-- PKGCOMMINTCONFIGURATION BODY
-------------------------------------------------------------------------------

package body PkgCommIntConfiguration is

  -- This function returns an array of the FIFO depths in samples.
  -- The values passed in should come directly from PkgCommIntConfiguration.
  function GetFifoDepthsInSamples(ChannelConfig: DmaChannelConfArray_t)
    return DmaChannelConfArray_t is

    variable ReturnVal : DmaChannelConfArray_t(ChannelConfig'range);

  begin
    -- Set the configuration output equal to the configuration input.
    ReturnVal := ChannelConfig;

    -- Find the depth for each channel.  
    for i in ChannelConfig'range loop
      -- An output channel needs to subtract the size of the pop buffer.
      if ChannelConfig(i).Mode = NiFpgaTargetToHost or
         ChannelConfig(i).Mode = NiFpgaPeerToPeerWriter then
        ReturnVal(i).FifoDepth := ChannelConfig(i).FifoDepth;
      else
        ReturnVal(i).FifoDepth := ChannelConfig(i).FifoDepth -
                                  ChannelConfig(i).ElementsPerClockCycle * 6;
      end if;
    end loop;
    return ReturnVal;
  end GetFifoDepthsInSamples;

  function DmaMaxWidth(DmaChannelConfArray : DmaChannelConfArray_t) return natural is
    variable maxWidth : natural := 1;
  begin
    for i in DmaChannelConfArray'range loop
      maxWidth := Larger(maxWidth,
                    DmaChannelConfArray(i).FifoWidth*DmaChannelConfArray(i).ElementsPerClockCycle);
    end loop;
    return maxWidth;
  end DmaMaxWidth;  

  function DmaMaxWidth(unused : boolean) return natural is
  begin
    return DmaMaxWidth(kDmaFifoConfArray);
  end DmaMaxWidth;

  function MemoryBufferDmaMaxWidth(unused : boolean) return natural is
  begin
    return DmaMaxWidth(kMemoryBufferFifoConfArray);
  end MemoryBufferDmaMaxWidth;

  function DmaMaxDepth(DmaChannelConfArray : DmaChannelConfArray_t) return positive is
    variable maxDepth : positive := 1;
  begin
    for i in DmaChannelConfArray'range loop
      maxDepth := Larger(maxDepth, DmaChannelConfArray(i).FifoDepth);
    end loop;
    return maxDepth;
  end DmaMaxDepth;

  function DmaMaxDepth(unused : boolean) return positive is
  begin
    return DmaMaxDepth(kDmaFifoConfArray);
  end DmaMaxDepth;

  function MemoryBufferDmaMaxDepth(unused : boolean) return positive is
  begin
    return DmaMaxDepth(kMemoryBufferFifoConfArray);
  end MemoryBufferDmaMaxDepth;

  -- This function returns the number of used DMA input channels.  
  function NumOfInStrms(Arg : DmaChannelConfArray_t) 
  return natural is
    variable ReturnVal : natural;
  begin
    ReturnVal := 0;
    for i in arg'range loop
      if Arg(i).Mode = NiFpgaTargetToHost or Arg(i).Mode = NiFpgaPeerToPeerWriter or Arg(i).Mode = NiFpgaMemoryBufferWriter then
        ReturnVal := ReturnVal + 1;
      end if;
    end loop;
    return ReturnVal;
  end NumOfInStrms;
  
  -- This function returns the number of used DMA output channels.  This includes
  -- peer-to-peer sink streams.
  function NumOfOutStrms(Arg : DmaChannelConfArray_t) 
  return natural is
    variable ReturnVal : natural;
  begin
    ReturnVal := 0;
    for i in arg'range loop
      if Arg(i).Mode = NiFpgaHostToTarget or Arg(i).Mode = NiFpgaMemoryBufferReader then
        ReturnVal := ReturnVal + 1;
      end if;
    end loop;
    return ReturnVal;
  end NumOfOutStrms;

  -- This function returns the number of used DMA sink channels.  
  function NumOfSinkStrms(Arg : DmaChannelConfArray_t) 
  return natural is
    variable ReturnVal : natural;
  begin
    ReturnVal := 0;
    for i in arg'range loop
      if Arg(i).Mode = NiFpgaPeerToPeerReader or Arg(i).Mode = NiFpgaMemoryBufferReader then
        ReturnVal := ReturnVal + 1;
      end if;
    end loop;
    return ReturnVal;
  end NumOfSinkStrms;

  -- This function returns the number of used Write Master Ports.  
  function NumOfWriteMasterPorts(Arg : MasterPortConfArray_t) 
  return natural is
    variable ReturnVal : natural;
  begin
    ReturnVal := 0;
    for i in arg'range loop
      if Arg(i).Mode = NiFpgaMasterPortWriteRead or Arg(i).Mode = NiFpgaMasterPortWrite then
        ReturnVal := ReturnVal + 1;
      end if;
    end loop;
    return ReturnVal;
  end NumOfWriteMasterPorts;
  
  -- This function returns the number of used DMA output channels.  This includes
  -- peer-to-peer sink streams.
  function NumOfReadMasterPorts(Arg : MasterPortConfArray_t) 
  return natural is
    variable ReturnVal : natural;
  begin
    ReturnVal := 0;
    for i in arg'range loop
      if Arg(i).Mode = NiFpgaMasterPortWriteRead or Arg(i).Mode = NiFpgaMasterPortRead then
        ReturnVal := ReturnVal + 1;
      end if;
    end loop;
    return ReturnVal;
  end NumOfReadMasterPorts;
  
end PkgCommIntConfiguration;
