
carrito.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009fe0  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000100  0800a0ec  0800a0ec  0001a0ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a1ec  0800a1ec  000201e0  2**0
                  CONTENTS
  4 .ARM          00000000  0800a1ec  0800a1ec  000201e0  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800a1ec  0800a1ec  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   0000000c  0800a1ec  0800a1ec  0001a1ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a1f8  0800a1f8  0001a1f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800a1fc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000014b0  200001e0  0800a3dc  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001690  0800a3dc  00021690  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00022a28  00000000  00000000  00020209  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004f16  00000000  00000000  00042c31  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001400  00000000  00000000  00047b48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001250  00000000  00000000  00048f48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001eb84  00000000  00000000  0004a198  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001b766  00000000  00000000  00068d1c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000967c2  00000000  00000000  00084482  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0011ac44  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000057bc  00000000  00000000  0011ac98  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200001e0 	.word	0x200001e0
 8000128:	00000000 	.word	0x00000000
 800012c:	0800a0d4 	.word	0x0800a0d4

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200001e4 	.word	0x200001e4
 8000148:	0800a0d4 	.word	0x0800a0d4

0800014c <__aeabi_frsub>:
 800014c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000150:	e002      	b.n	8000158 <__addsf3>
 8000152:	bf00      	nop

08000154 <__aeabi_fsub>:
 8000154:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000158 <__addsf3>:
 8000158:	0042      	lsls	r2, r0, #1
 800015a:	bf1f      	itttt	ne
 800015c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000160:	ea92 0f03 	teqne	r2, r3
 8000164:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000168:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800016c:	d06a      	beq.n	8000244 <__addsf3+0xec>
 800016e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000172:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000176:	bfc1      	itttt	gt
 8000178:	18d2      	addgt	r2, r2, r3
 800017a:	4041      	eorgt	r1, r0
 800017c:	4048      	eorgt	r0, r1
 800017e:	4041      	eorgt	r1, r0
 8000180:	bfb8      	it	lt
 8000182:	425b      	neglt	r3, r3
 8000184:	2b19      	cmp	r3, #25
 8000186:	bf88      	it	hi
 8000188:	4770      	bxhi	lr
 800018a:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 800018e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000192:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000196:	bf18      	it	ne
 8000198:	4240      	negne	r0, r0
 800019a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800019e:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80001a2:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80001a6:	bf18      	it	ne
 80001a8:	4249      	negne	r1, r1
 80001aa:	ea92 0f03 	teq	r2, r3
 80001ae:	d03f      	beq.n	8000230 <__addsf3+0xd8>
 80001b0:	f1a2 0201 	sub.w	r2, r2, #1
 80001b4:	fa41 fc03 	asr.w	ip, r1, r3
 80001b8:	eb10 000c 	adds.w	r0, r0, ip
 80001bc:	f1c3 0320 	rsb	r3, r3, #32
 80001c0:	fa01 f103 	lsl.w	r1, r1, r3
 80001c4:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80001c8:	d502      	bpl.n	80001d0 <__addsf3+0x78>
 80001ca:	4249      	negs	r1, r1
 80001cc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80001d0:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 80001d4:	d313      	bcc.n	80001fe <__addsf3+0xa6>
 80001d6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80001da:	d306      	bcc.n	80001ea <__addsf3+0x92>
 80001dc:	0840      	lsrs	r0, r0, #1
 80001de:	ea4f 0131 	mov.w	r1, r1, rrx
 80001e2:	f102 0201 	add.w	r2, r2, #1
 80001e6:	2afe      	cmp	r2, #254	; 0xfe
 80001e8:	d251      	bcs.n	800028e <__addsf3+0x136>
 80001ea:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 80001ee:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001f2:	bf08      	it	eq
 80001f4:	f020 0001 	biceq.w	r0, r0, #1
 80001f8:	ea40 0003 	orr.w	r0, r0, r3
 80001fc:	4770      	bx	lr
 80001fe:	0049      	lsls	r1, r1, #1
 8000200:	eb40 0000 	adc.w	r0, r0, r0
 8000204:	3a01      	subs	r2, #1
 8000206:	bf28      	it	cs
 8000208:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 800020c:	d2ed      	bcs.n	80001ea <__addsf3+0x92>
 800020e:	fab0 fc80 	clz	ip, r0
 8000212:	f1ac 0c08 	sub.w	ip, ip, #8
 8000216:	ebb2 020c 	subs.w	r2, r2, ip
 800021a:	fa00 f00c 	lsl.w	r0, r0, ip
 800021e:	bfaa      	itet	ge
 8000220:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000224:	4252      	neglt	r2, r2
 8000226:	4318      	orrge	r0, r3
 8000228:	bfbc      	itt	lt
 800022a:	40d0      	lsrlt	r0, r2
 800022c:	4318      	orrlt	r0, r3
 800022e:	4770      	bx	lr
 8000230:	f092 0f00 	teq	r2, #0
 8000234:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000238:	bf06      	itte	eq
 800023a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 800023e:	3201      	addeq	r2, #1
 8000240:	3b01      	subne	r3, #1
 8000242:	e7b5      	b.n	80001b0 <__addsf3+0x58>
 8000244:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000248:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800024c:	bf18      	it	ne
 800024e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000252:	d021      	beq.n	8000298 <__addsf3+0x140>
 8000254:	ea92 0f03 	teq	r2, r3
 8000258:	d004      	beq.n	8000264 <__addsf3+0x10c>
 800025a:	f092 0f00 	teq	r2, #0
 800025e:	bf08      	it	eq
 8000260:	4608      	moveq	r0, r1
 8000262:	4770      	bx	lr
 8000264:	ea90 0f01 	teq	r0, r1
 8000268:	bf1c      	itt	ne
 800026a:	2000      	movne	r0, #0
 800026c:	4770      	bxne	lr
 800026e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000272:	d104      	bne.n	800027e <__addsf3+0x126>
 8000274:	0040      	lsls	r0, r0, #1
 8000276:	bf28      	it	cs
 8000278:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 800027c:	4770      	bx	lr
 800027e:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000282:	bf3c      	itt	cc
 8000284:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000288:	4770      	bxcc	lr
 800028a:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 800028e:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000292:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000296:	4770      	bx	lr
 8000298:	ea7f 6222 	mvns.w	r2, r2, asr #24
 800029c:	bf16      	itet	ne
 800029e:	4608      	movne	r0, r1
 80002a0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80002a4:	4601      	movne	r1, r0
 80002a6:	0242      	lsls	r2, r0, #9
 80002a8:	bf06      	itte	eq
 80002aa:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80002ae:	ea90 0f01 	teqeq	r0, r1
 80002b2:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 80002b6:	4770      	bx	lr

080002b8 <__aeabi_ui2f>:
 80002b8:	f04f 0300 	mov.w	r3, #0
 80002bc:	e004      	b.n	80002c8 <__aeabi_i2f+0x8>
 80002be:	bf00      	nop

080002c0 <__aeabi_i2f>:
 80002c0:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 80002c4:	bf48      	it	mi
 80002c6:	4240      	negmi	r0, r0
 80002c8:	ea5f 0c00 	movs.w	ip, r0
 80002cc:	bf08      	it	eq
 80002ce:	4770      	bxeq	lr
 80002d0:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 80002d4:	4601      	mov	r1, r0
 80002d6:	f04f 0000 	mov.w	r0, #0
 80002da:	e01c      	b.n	8000316 <__aeabi_l2f+0x2a>

080002dc <__aeabi_ul2f>:
 80002dc:	ea50 0201 	orrs.w	r2, r0, r1
 80002e0:	bf08      	it	eq
 80002e2:	4770      	bxeq	lr
 80002e4:	f04f 0300 	mov.w	r3, #0
 80002e8:	e00a      	b.n	8000300 <__aeabi_l2f+0x14>
 80002ea:	bf00      	nop

080002ec <__aeabi_l2f>:
 80002ec:	ea50 0201 	orrs.w	r2, r0, r1
 80002f0:	bf08      	it	eq
 80002f2:	4770      	bxeq	lr
 80002f4:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 80002f8:	d502      	bpl.n	8000300 <__aeabi_l2f+0x14>
 80002fa:	4240      	negs	r0, r0
 80002fc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000300:	ea5f 0c01 	movs.w	ip, r1
 8000304:	bf02      	ittt	eq
 8000306:	4684      	moveq	ip, r0
 8000308:	4601      	moveq	r1, r0
 800030a:	2000      	moveq	r0, #0
 800030c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000310:	bf08      	it	eq
 8000312:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000316:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 800031a:	fabc f28c 	clz	r2, ip
 800031e:	3a08      	subs	r2, #8
 8000320:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000324:	db10      	blt.n	8000348 <__aeabi_l2f+0x5c>
 8000326:	fa01 fc02 	lsl.w	ip, r1, r2
 800032a:	4463      	add	r3, ip
 800032c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000330:	f1c2 0220 	rsb	r2, r2, #32
 8000334:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000338:	fa20 f202 	lsr.w	r2, r0, r2
 800033c:	eb43 0002 	adc.w	r0, r3, r2
 8000340:	bf08      	it	eq
 8000342:	f020 0001 	biceq.w	r0, r0, #1
 8000346:	4770      	bx	lr
 8000348:	f102 0220 	add.w	r2, r2, #32
 800034c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000350:	f1c2 0220 	rsb	r2, r2, #32
 8000354:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000358:	fa21 f202 	lsr.w	r2, r1, r2
 800035c:	eb43 0002 	adc.w	r0, r3, r2
 8000360:	bf08      	it	eq
 8000362:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000366:	4770      	bx	lr

08000368 <__aeabi_fmul>:
 8000368:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800036c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000370:	bf1e      	ittt	ne
 8000372:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000376:	ea92 0f0c 	teqne	r2, ip
 800037a:	ea93 0f0c 	teqne	r3, ip
 800037e:	d06f      	beq.n	8000460 <__aeabi_fmul+0xf8>
 8000380:	441a      	add	r2, r3
 8000382:	ea80 0c01 	eor.w	ip, r0, r1
 8000386:	0240      	lsls	r0, r0, #9
 8000388:	bf18      	it	ne
 800038a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800038e:	d01e      	beq.n	80003ce <__aeabi_fmul+0x66>
 8000390:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000394:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000398:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 800039c:	fba0 3101 	umull	r3, r1, r0, r1
 80003a0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 80003a4:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 80003a8:	bf3e      	ittt	cc
 80003aa:	0049      	lslcc	r1, r1, #1
 80003ac:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80003b0:	005b      	lslcc	r3, r3, #1
 80003b2:	ea40 0001 	orr.w	r0, r0, r1
 80003b6:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 80003ba:	2afd      	cmp	r2, #253	; 0xfd
 80003bc:	d81d      	bhi.n	80003fa <__aeabi_fmul+0x92>
 80003be:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80003c2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80003c6:	bf08      	it	eq
 80003c8:	f020 0001 	biceq.w	r0, r0, #1
 80003cc:	4770      	bx	lr
 80003ce:	f090 0f00 	teq	r0, #0
 80003d2:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80003d6:	bf08      	it	eq
 80003d8:	0249      	lsleq	r1, r1, #9
 80003da:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80003de:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80003e2:	3a7f      	subs	r2, #127	; 0x7f
 80003e4:	bfc2      	ittt	gt
 80003e6:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80003ea:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80003ee:	4770      	bxgt	lr
 80003f0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80003f4:	f04f 0300 	mov.w	r3, #0
 80003f8:	3a01      	subs	r2, #1
 80003fa:	dc5d      	bgt.n	80004b8 <__aeabi_fmul+0x150>
 80003fc:	f112 0f19 	cmn.w	r2, #25
 8000400:	bfdc      	itt	le
 8000402:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000406:	4770      	bxle	lr
 8000408:	f1c2 0200 	rsb	r2, r2, #0
 800040c:	0041      	lsls	r1, r0, #1
 800040e:	fa21 f102 	lsr.w	r1, r1, r2
 8000412:	f1c2 0220 	rsb	r2, r2, #32
 8000416:	fa00 fc02 	lsl.w	ip, r0, r2
 800041a:	ea5f 0031 	movs.w	r0, r1, rrx
 800041e:	f140 0000 	adc.w	r0, r0, #0
 8000422:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000426:	bf08      	it	eq
 8000428:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800042c:	4770      	bx	lr
 800042e:	f092 0f00 	teq	r2, #0
 8000432:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000436:	bf02      	ittt	eq
 8000438:	0040      	lsleq	r0, r0, #1
 800043a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800043e:	3a01      	subeq	r2, #1
 8000440:	d0f9      	beq.n	8000436 <__aeabi_fmul+0xce>
 8000442:	ea40 000c 	orr.w	r0, r0, ip
 8000446:	f093 0f00 	teq	r3, #0
 800044a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800044e:	bf02      	ittt	eq
 8000450:	0049      	lsleq	r1, r1, #1
 8000452:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000456:	3b01      	subeq	r3, #1
 8000458:	d0f9      	beq.n	800044e <__aeabi_fmul+0xe6>
 800045a:	ea41 010c 	orr.w	r1, r1, ip
 800045e:	e78f      	b.n	8000380 <__aeabi_fmul+0x18>
 8000460:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000464:	ea92 0f0c 	teq	r2, ip
 8000468:	bf18      	it	ne
 800046a:	ea93 0f0c 	teqne	r3, ip
 800046e:	d00a      	beq.n	8000486 <__aeabi_fmul+0x11e>
 8000470:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000474:	bf18      	it	ne
 8000476:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800047a:	d1d8      	bne.n	800042e <__aeabi_fmul+0xc6>
 800047c:	ea80 0001 	eor.w	r0, r0, r1
 8000480:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000484:	4770      	bx	lr
 8000486:	f090 0f00 	teq	r0, #0
 800048a:	bf17      	itett	ne
 800048c:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000490:	4608      	moveq	r0, r1
 8000492:	f091 0f00 	teqne	r1, #0
 8000496:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 800049a:	d014      	beq.n	80004c6 <__aeabi_fmul+0x15e>
 800049c:	ea92 0f0c 	teq	r2, ip
 80004a0:	d101      	bne.n	80004a6 <__aeabi_fmul+0x13e>
 80004a2:	0242      	lsls	r2, r0, #9
 80004a4:	d10f      	bne.n	80004c6 <__aeabi_fmul+0x15e>
 80004a6:	ea93 0f0c 	teq	r3, ip
 80004aa:	d103      	bne.n	80004b4 <__aeabi_fmul+0x14c>
 80004ac:	024b      	lsls	r3, r1, #9
 80004ae:	bf18      	it	ne
 80004b0:	4608      	movne	r0, r1
 80004b2:	d108      	bne.n	80004c6 <__aeabi_fmul+0x15e>
 80004b4:	ea80 0001 	eor.w	r0, r0, r1
 80004b8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80004bc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80004c0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80004c4:	4770      	bx	lr
 80004c6:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80004ca:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 80004ce:	4770      	bx	lr

080004d0 <__aeabi_fdiv>:
 80004d0:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004d4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80004d8:	bf1e      	ittt	ne
 80004da:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80004de:	ea92 0f0c 	teqne	r2, ip
 80004e2:	ea93 0f0c 	teqne	r3, ip
 80004e6:	d069      	beq.n	80005bc <__aeabi_fdiv+0xec>
 80004e8:	eba2 0203 	sub.w	r2, r2, r3
 80004ec:	ea80 0c01 	eor.w	ip, r0, r1
 80004f0:	0249      	lsls	r1, r1, #9
 80004f2:	ea4f 2040 	mov.w	r0, r0, lsl #9
 80004f6:	d037      	beq.n	8000568 <__aeabi_fdiv+0x98>
 80004f8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80004fc:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000500:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000504:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000508:	428b      	cmp	r3, r1
 800050a:	bf38      	it	cc
 800050c:	005b      	lslcc	r3, r3, #1
 800050e:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000512:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000516:	428b      	cmp	r3, r1
 8000518:	bf24      	itt	cs
 800051a:	1a5b      	subcs	r3, r3, r1
 800051c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000520:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000524:	bf24      	itt	cs
 8000526:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800052a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800052e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000532:	bf24      	itt	cs
 8000534:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000538:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800053c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000540:	bf24      	itt	cs
 8000542:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000546:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800054a:	011b      	lsls	r3, r3, #4
 800054c:	bf18      	it	ne
 800054e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000552:	d1e0      	bne.n	8000516 <__aeabi_fdiv+0x46>
 8000554:	2afd      	cmp	r2, #253	; 0xfd
 8000556:	f63f af50 	bhi.w	80003fa <__aeabi_fmul+0x92>
 800055a:	428b      	cmp	r3, r1
 800055c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000560:	bf08      	it	eq
 8000562:	f020 0001 	biceq.w	r0, r0, #1
 8000566:	4770      	bx	lr
 8000568:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 800056c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000570:	327f      	adds	r2, #127	; 0x7f
 8000572:	bfc2      	ittt	gt
 8000574:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000578:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 800057c:	4770      	bxgt	lr
 800057e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000582:	f04f 0300 	mov.w	r3, #0
 8000586:	3a01      	subs	r2, #1
 8000588:	e737      	b.n	80003fa <__aeabi_fmul+0x92>
 800058a:	f092 0f00 	teq	r2, #0
 800058e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000592:	bf02      	ittt	eq
 8000594:	0040      	lsleq	r0, r0, #1
 8000596:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800059a:	3a01      	subeq	r2, #1
 800059c:	d0f9      	beq.n	8000592 <__aeabi_fdiv+0xc2>
 800059e:	ea40 000c 	orr.w	r0, r0, ip
 80005a2:	f093 0f00 	teq	r3, #0
 80005a6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80005aa:	bf02      	ittt	eq
 80005ac:	0049      	lsleq	r1, r1, #1
 80005ae:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 80005b2:	3b01      	subeq	r3, #1
 80005b4:	d0f9      	beq.n	80005aa <__aeabi_fdiv+0xda>
 80005b6:	ea41 010c 	orr.w	r1, r1, ip
 80005ba:	e795      	b.n	80004e8 <__aeabi_fdiv+0x18>
 80005bc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80005c0:	ea92 0f0c 	teq	r2, ip
 80005c4:	d108      	bne.n	80005d8 <__aeabi_fdiv+0x108>
 80005c6:	0242      	lsls	r2, r0, #9
 80005c8:	f47f af7d 	bne.w	80004c6 <__aeabi_fmul+0x15e>
 80005cc:	ea93 0f0c 	teq	r3, ip
 80005d0:	f47f af70 	bne.w	80004b4 <__aeabi_fmul+0x14c>
 80005d4:	4608      	mov	r0, r1
 80005d6:	e776      	b.n	80004c6 <__aeabi_fmul+0x15e>
 80005d8:	ea93 0f0c 	teq	r3, ip
 80005dc:	d104      	bne.n	80005e8 <__aeabi_fdiv+0x118>
 80005de:	024b      	lsls	r3, r1, #9
 80005e0:	f43f af4c 	beq.w	800047c <__aeabi_fmul+0x114>
 80005e4:	4608      	mov	r0, r1
 80005e6:	e76e      	b.n	80004c6 <__aeabi_fmul+0x15e>
 80005e8:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 80005ec:	bf18      	it	ne
 80005ee:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 80005f2:	d1ca      	bne.n	800058a <__aeabi_fdiv+0xba>
 80005f4:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 80005f8:	f47f af5c 	bne.w	80004b4 <__aeabi_fmul+0x14c>
 80005fc:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000600:	f47f af3c 	bne.w	800047c <__aeabi_fmul+0x114>
 8000604:	e75f      	b.n	80004c6 <__aeabi_fmul+0x15e>
 8000606:	bf00      	nop

08000608 <__gesf2>:
 8000608:	f04f 3cff 	mov.w	ip, #4294967295
 800060c:	e006      	b.n	800061c <__cmpsf2+0x4>
 800060e:	bf00      	nop

08000610 <__lesf2>:
 8000610:	f04f 0c01 	mov.w	ip, #1
 8000614:	e002      	b.n	800061c <__cmpsf2+0x4>
 8000616:	bf00      	nop

08000618 <__cmpsf2>:
 8000618:	f04f 0c01 	mov.w	ip, #1
 800061c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000620:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000624:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000628:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800062c:	bf18      	it	ne
 800062e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000632:	d011      	beq.n	8000658 <__cmpsf2+0x40>
 8000634:	b001      	add	sp, #4
 8000636:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800063a:	bf18      	it	ne
 800063c:	ea90 0f01 	teqne	r0, r1
 8000640:	bf58      	it	pl
 8000642:	ebb2 0003 	subspl.w	r0, r2, r3
 8000646:	bf88      	it	hi
 8000648:	17c8      	asrhi	r0, r1, #31
 800064a:	bf38      	it	cc
 800064c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000650:	bf18      	it	ne
 8000652:	f040 0001 	orrne.w	r0, r0, #1
 8000656:	4770      	bx	lr
 8000658:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800065c:	d102      	bne.n	8000664 <__cmpsf2+0x4c>
 800065e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000662:	d105      	bne.n	8000670 <__cmpsf2+0x58>
 8000664:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000668:	d1e4      	bne.n	8000634 <__cmpsf2+0x1c>
 800066a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800066e:	d0e1      	beq.n	8000634 <__cmpsf2+0x1c>
 8000670:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000674:	4770      	bx	lr
 8000676:	bf00      	nop

08000678 <__aeabi_cfrcmple>:
 8000678:	4684      	mov	ip, r0
 800067a:	4608      	mov	r0, r1
 800067c:	4661      	mov	r1, ip
 800067e:	e7ff      	b.n	8000680 <__aeabi_cfcmpeq>

08000680 <__aeabi_cfcmpeq>:
 8000680:	b50f      	push	{r0, r1, r2, r3, lr}
 8000682:	f7ff ffc9 	bl	8000618 <__cmpsf2>
 8000686:	2800      	cmp	r0, #0
 8000688:	bf48      	it	mi
 800068a:	f110 0f00 	cmnmi.w	r0, #0
 800068e:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000690 <__aeabi_fcmpeq>:
 8000690:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000694:	f7ff fff4 	bl	8000680 <__aeabi_cfcmpeq>
 8000698:	bf0c      	ite	eq
 800069a:	2001      	moveq	r0, #1
 800069c:	2000      	movne	r0, #0
 800069e:	f85d fb08 	ldr.w	pc, [sp], #8
 80006a2:	bf00      	nop

080006a4 <__aeabi_fcmplt>:
 80006a4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006a8:	f7ff ffea 	bl	8000680 <__aeabi_cfcmpeq>
 80006ac:	bf34      	ite	cc
 80006ae:	2001      	movcc	r0, #1
 80006b0:	2000      	movcs	r0, #0
 80006b2:	f85d fb08 	ldr.w	pc, [sp], #8
 80006b6:	bf00      	nop

080006b8 <__aeabi_fcmple>:
 80006b8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006bc:	f7ff ffe0 	bl	8000680 <__aeabi_cfcmpeq>
 80006c0:	bf94      	ite	ls
 80006c2:	2001      	movls	r0, #1
 80006c4:	2000      	movhi	r0, #0
 80006c6:	f85d fb08 	ldr.w	pc, [sp], #8
 80006ca:	bf00      	nop

080006cc <__aeabi_fcmpge>:
 80006cc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006d0:	f7ff ffd2 	bl	8000678 <__aeabi_cfrcmple>
 80006d4:	bf94      	ite	ls
 80006d6:	2001      	movls	r0, #1
 80006d8:	2000      	movhi	r0, #0
 80006da:	f85d fb08 	ldr.w	pc, [sp], #8
 80006de:	bf00      	nop

080006e0 <__aeabi_fcmpgt>:
 80006e0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006e4:	f7ff ffc8 	bl	8000678 <__aeabi_cfrcmple>
 80006e8:	bf34      	ite	cc
 80006ea:	2001      	movcc	r0, #1
 80006ec:	2000      	movcs	r0, #0
 80006ee:	f85d fb08 	ldr.w	pc, [sp], #8
 80006f2:	bf00      	nop

080006f4 <__aeabi_f2iz>:
 80006f4:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80006f8:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80006fc:	d30f      	bcc.n	800071e <__aeabi_f2iz+0x2a>
 80006fe:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000702:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000706:	d90d      	bls.n	8000724 <__aeabi_f2iz+0x30>
 8000708:	ea4f 2300 	mov.w	r3, r0, lsl #8
 800070c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000710:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000714:	fa23 f002 	lsr.w	r0, r3, r2
 8000718:	bf18      	it	ne
 800071a:	4240      	negne	r0, r0
 800071c:	4770      	bx	lr
 800071e:	f04f 0000 	mov.w	r0, #0
 8000722:	4770      	bx	lr
 8000724:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000728:	d101      	bne.n	800072e <__aeabi_f2iz+0x3a>
 800072a:	0242      	lsls	r2, r0, #9
 800072c:	d105      	bne.n	800073a <__aeabi_f2iz+0x46>
 800072e:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8000732:	bf08      	it	eq
 8000734:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000738:	4770      	bx	lr
 800073a:	f04f 0000 	mov.w	r0, #0
 800073e:	4770      	bx	lr

08000740 <__aeabi_f2uiz>:
 8000740:	0042      	lsls	r2, r0, #1
 8000742:	d20e      	bcs.n	8000762 <__aeabi_f2uiz+0x22>
 8000744:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000748:	d30b      	bcc.n	8000762 <__aeabi_f2uiz+0x22>
 800074a:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800074e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000752:	d409      	bmi.n	8000768 <__aeabi_f2uiz+0x28>
 8000754:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000758:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800075c:	fa23 f002 	lsr.w	r0, r3, r2
 8000760:	4770      	bx	lr
 8000762:	f04f 0000 	mov.w	r0, #0
 8000766:	4770      	bx	lr
 8000768:	f112 0f61 	cmn.w	r2, #97	; 0x61
 800076c:	d101      	bne.n	8000772 <__aeabi_f2uiz+0x32>
 800076e:	0242      	lsls	r2, r0, #9
 8000770:	d102      	bne.n	8000778 <__aeabi_f2uiz+0x38>
 8000772:	f04f 30ff 	mov.w	r0, #4294967295
 8000776:	4770      	bx	lr
 8000778:	f04f 0000 	mov.w	r0, #0
 800077c:	4770      	bx	lr
 800077e:	bf00      	nop

08000780 <_ZN5MotorC1Ev>:
 *      Author: Sanci
 */

#include "Motor.h"

Motor::Motor()
 8000780:	b580      	push	{r7, lr}
 8000782:	b086      	sub	sp, #24
 8000784:	af04      	add	r7, sp, #16
 8000786:	6078      	str	r0, [r7, #4]
 8000788:	687b      	ldr	r3, [r7, #4]
 800078a:	331c      	adds	r3, #28
 800078c:	4618      	mov	r0, r3
 800078e:	f000 faaf 	bl	8000cf0 <_ZN3PIDC1Ev>
 8000792:	687b      	ldr	r3, [r7, #4]
 8000794:	2200      	movs	r2, #0
 8000796:	645a      	str	r2, [r3, #68]	; 0x44
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	2200      	movs	r2, #0
 800079c:	64da      	str	r2, [r3, #76]	; 0x4c
 800079e:	687b      	ldr	r3, [r7, #4]
 80007a0:	2200      	movs	r2, #0
 80007a2:	651a      	str	r2, [r3, #80]	; 0x50
 80007a4:	687b      	ldr	r3, [r7, #4]
 80007a6:	f04f 0200 	mov.w	r2, #0
 80007aa:	655a      	str	r2, [r3, #84]	; 0x54
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	f04f 0200 	mov.w	r2, #0
 80007b2:	659a      	str	r2, [r3, #88]	; 0x58
 80007b4:	687b      	ldr	r3, [r7, #4]
 80007b6:	f04f 0200 	mov.w	r2, #0
 80007ba:	65da      	str	r2, [r3, #92]	; 0x5c
 80007bc:	687b      	ldr	r3, [r7, #4]
 80007be:	f04f 0200 	mov.w	r2, #0
 80007c2:	661a      	str	r2, [r3, #96]	; 0x60
 80007c4:	687b      	ldr	r3, [r7, #4]
 80007c6:	4a15      	ldr	r2, [pc, #84]	; (800081c <_ZN5MotorC1Ev+0x9c>)
 80007c8:	665a      	str	r2, [r3, #100]	; 0x64
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	4a14      	ldr	r2, [pc, #80]	; (8000820 <_ZN5MotorC1Ev+0xa0>)
 80007ce:	669a      	str	r2, [r3, #104]	; 0x68
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
 80007d6:	66da      	str	r2, [r3, #108]	; 0x6c
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	f04f 0200 	mov.w	r2, #0
 80007de:	671a      	str	r2, [r3, #112]	; 0x70
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	f04f 0200 	mov.w	r2, #0
 80007e6:	675a      	str	r2, [r3, #116]	; 0x74
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	f04f 0200 	mov.w	r2, #0
 80007ee:	679a      	str	r2, [r3, #120]	; 0x78
{
    pidController.set(Constants::kMotorKP, Constants::kMotorKI, Constants::kMotorKD, Constants::kMotorKImax, Constants::kMotorMinOut, Constants::kMotorMaxOut);
 80007f0:	687b      	ldr	r3, [r7, #4]
 80007f2:	f103 001c 	add.w	r0, r3, #28
 80007f6:	4b0b      	ldr	r3, [pc, #44]	; (8000824 <_ZN5MotorC1Ev+0xa4>)
 80007f8:	9302      	str	r3, [sp, #8]
 80007fa:	f04f 0300 	mov.w	r3, #0
 80007fe:	9301      	str	r3, [sp, #4]
 8000800:	4b09      	ldr	r3, [pc, #36]	; (8000828 <_ZN5MotorC1Ev+0xa8>)
 8000802:	9300      	str	r3, [sp, #0]
 8000804:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
 8000808:	4a05      	ldr	r2, [pc, #20]	; (8000820 <_ZN5MotorC1Ev+0xa0>)
 800080a:	4904      	ldr	r1, [pc, #16]	; (800081c <_ZN5MotorC1Ev+0x9c>)
 800080c:	f000 fa82 	bl	8000d14 <_ZN3PID3setEffffff>
}
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	4618      	mov	r0, r3
 8000814:	3708      	adds	r7, #8
 8000816:	46bd      	mov	sp, r7
 8000818:	bd80      	pop	{r7, pc}
 800081a:	bf00      	nop
 800081c:	41980000 	.word	0x41980000
 8000820:	40400000 	.word	0x40400000
 8000824:	41200000 	.word	0x41200000
 8000828:	3d4ccccd 	.word	0x3d4ccccd

0800082c <_ZN5Motor4initE3PinS0_tmP17TIM_HandleTypeDef>:
void Motor::init(Pin _pinA, Pin _pinB, uint16_t _encoder, uint32_t _pwm_channel, TIM_HandleTypeDef *_htim)
{
 800082c:	b082      	sub	sp, #8
 800082e:	b580      	push	{r7, lr}
 8000830:	b088      	sub	sp, #32
 8000832:	af04      	add	r7, sp, #16
 8000834:	60f8      	str	r0, [r7, #12]
 8000836:	1d38      	adds	r0, r7, #4
 8000838:	e880 0006 	stmia.w	r0, {r1, r2}
 800083c:	61fb      	str	r3, [r7, #28]
    this->pinA = _pinA;
 800083e:	68fb      	ldr	r3, [r7, #12]
 8000840:	3308      	adds	r3, #8
 8000842:	1d3a      	adds	r2, r7, #4
 8000844:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000848:	e883 0003 	stmia.w	r3, {r0, r1}
    this->pinB = _pinB;
 800084c:	68fb      	ldr	r3, [r7, #12]
 800084e:	3310      	adds	r3, #16
 8000850:	f107 021c 	add.w	r2, r7, #28
 8000854:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000858:	e883 0003 	stmia.w	r3, {r0, r1}
    this->encoder = _encoder;
 800085c:	68fb      	ldr	r3, [r7, #12]
 800085e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8000860:	831a      	strh	r2, [r3, #24]
    this->pwm_channel = _pwm_channel;
 8000862:	68fb      	ldr	r3, [r7, #12]
 8000864:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000866:	641a      	str	r2, [r3, #64]	; 0x40
    this->htim = _htim;
 8000868:	68fb      	ldr	r3, [r7, #12]
 800086a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800086c:	63da      	str	r2, [r3, #60]	; 0x3c
    pidController.set(Constants::kMotorKP, Constants::kMotorKI, Constants::kMotorKD, Constants::kMotorKImax, Constants::kMotorMinOut, Constants::kMotorMaxOut);
 800086e:	68fb      	ldr	r3, [r7, #12]
 8000870:	f103 001c 	add.w	r0, r3, #28
 8000874:	4b09      	ldr	r3, [pc, #36]	; (800089c <_ZN5Motor4initE3PinS0_tmP17TIM_HandleTypeDef+0x70>)
 8000876:	9302      	str	r3, [sp, #8]
 8000878:	f04f 0300 	mov.w	r3, #0
 800087c:	9301      	str	r3, [sp, #4]
 800087e:	4b08      	ldr	r3, [pc, #32]	; (80008a0 <_ZN5Motor4initE3PinS0_tmP17TIM_HandleTypeDef+0x74>)
 8000880:	9300      	str	r3, [sp, #0]
 8000882:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
 8000886:	4a07      	ldr	r2, [pc, #28]	; (80008a4 <_ZN5Motor4initE3PinS0_tmP17TIM_HandleTypeDef+0x78>)
 8000888:	4907      	ldr	r1, [pc, #28]	; (80008a8 <_ZN5Motor4initE3PinS0_tmP17TIM_HandleTypeDef+0x7c>)
 800088a:	f000 fa43 	bl	8000d14 <_ZN3PID3setEffffff>
}
 800088e:	bf00      	nop
 8000890:	3710      	adds	r7, #16
 8000892:	46bd      	mov	sp, r7
 8000894:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000898:	b002      	add	sp, #8
 800089a:	4770      	bx	lr
 800089c:	41200000 	.word	0x41200000
 80008a0:	3d4ccccd 	.word	0x3d4ccccd
 80008a4:	40400000 	.word	0x40400000
 80008a8:	41980000 	.word	0x41980000

080008ac <_ZN5Motor12update_motorEm>:
    // Enviar PWM
    HAL_TIM_PWM_Start(htim, pwm_channel);
    __HAL_TIM_SET_COMPARE(htim, pwm_channel, duty);
}
void Motor::update_motor(uint32_t current_time)
{
 80008ac:	b590      	push	{r4, r7, lr}
 80008ae:	b089      	sub	sp, #36	; 0x24
 80008b0:	af00      	add	r7, sp, #0
 80008b2:	6078      	str	r0, [r7, #4]
 80008b4:	6039      	str	r1, [r7, #0]
    float dt = (current_time - last_time_ms) / 1000.0f;
 80008b6:	687b      	ldr	r3, [r7, #4]
 80008b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008ba:	683a      	ldr	r2, [r7, #0]
 80008bc:	1ad3      	subs	r3, r2, r3
 80008be:	4618      	mov	r0, r3
 80008c0:	f7ff fcfa 	bl	80002b8 <__aeabi_ui2f>
 80008c4:	4603      	mov	r3, r0
 80008c6:	497d      	ldr	r1, [pc, #500]	; (8000abc <_ZN5Motor12update_motorEm+0x210>)
 80008c8:	4618      	mov	r0, r3
 80008ca:	f7ff fe01 	bl	80004d0 <__aeabi_fdiv>
 80008ce:	4603      	mov	r3, r0
 80008d0:	61fb      	str	r3, [r7, #28]
    if (dt <= 0.0f)
 80008d2:	f04f 0100 	mov.w	r1, #0
 80008d6:	69f8      	ldr	r0, [r7, #28]
 80008d8:	f7ff feee 	bl	80006b8 <__aeabi_fcmple>
 80008dc:	4603      	mov	r3, r0
 80008de:	2b00      	cmp	r3, #0
 80008e0:	f040 80e7 	bne.w	8000ab2 <_ZN5Motor12update_motorEm+0x206>
        return;

    delta_ticks = ticks - last_ticks;
 80008e4:	687b      	ldr	r3, [r7, #4]
 80008e6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80008ec:	1ad3      	subs	r3, r2, r3
 80008ee:	4618      	mov	r0, r3
 80008f0:	f7ff fce2 	bl	80002b8 <__aeabi_ui2f>
 80008f4:	4602      	mov	r2, r0
 80008f6:	687b      	ldr	r3, [r7, #4]
 80008f8:	655a      	str	r2, [r3, #84]	; 0x54
    distance_cm += delta_ticks * Constants::kCMPerTick;
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	6d9c      	ldr	r4, [r3, #88]	; 0x58
 80008fe:	687b      	ldr	r3, [r7, #4]
 8000900:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000902:	496f      	ldr	r1, [pc, #444]	; (8000ac0 <_ZN5Motor12update_motorEm+0x214>)
 8000904:	4618      	mov	r0, r3
 8000906:	f7ff fd2f 	bl	8000368 <__aeabi_fmul>
 800090a:	4603      	mov	r3, r0
 800090c:	4619      	mov	r1, r3
 800090e:	4620      	mov	r0, r4
 8000910:	f7ff fc22 	bl	8000158 <__addsf3>
 8000914:	4603      	mov	r3, r0
 8000916:	461a      	mov	r2, r3
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	659a      	str	r2, [r3, #88]	; 0x58
    actual_speed_cm_s = (delta_ticks * Constants::kCMPerTick) / dt;
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000920:	4967      	ldr	r1, [pc, #412]	; (8000ac0 <_ZN5Motor12update_motorEm+0x214>)
 8000922:	4618      	mov	r0, r3
 8000924:	f7ff fd20 	bl	8000368 <__aeabi_fmul>
 8000928:	4603      	mov	r3, r0
 800092a:	69f9      	ldr	r1, [r7, #28]
 800092c:	4618      	mov	r0, r3
 800092e:	f7ff fdcf 	bl	80004d0 <__aeabi_fdiv>
 8000932:	4603      	mov	r3, r0
 8000934:	461a      	mov	r2, r3
 8000936:	687b      	ldr	r3, [r7, #4]
 8000938:	661a      	str	r2, [r3, #96]	; 0x60

    float error = target_speed_cm_s - actual_speed_cm_s;
 800093a:	687b      	ldr	r3, [r7, #4]
 800093c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800093e:	687b      	ldr	r3, [r7, #4]
 8000940:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000942:	4619      	mov	r1, r3
 8000944:	4610      	mov	r0, r2
 8000946:	f7ff fc05 	bl	8000154 <__aeabi_fsub>
 800094a:	4603      	mov	r3, r0
 800094c:	61bb      	str	r3, [r7, #24]
    integral += error * dt;
 800094e:	687b      	ldr	r3, [r7, #4]
 8000950:	6f1c      	ldr	r4, [r3, #112]	; 0x70
 8000952:	69f9      	ldr	r1, [r7, #28]
 8000954:	69b8      	ldr	r0, [r7, #24]
 8000956:	f7ff fd07 	bl	8000368 <__aeabi_fmul>
 800095a:	4603      	mov	r3, r0
 800095c:	4619      	mov	r1, r3
 800095e:	4620      	mov	r0, r4
 8000960:	f7ff fbfa 	bl	8000158 <__addsf3>
 8000964:	4603      	mov	r3, r0
 8000966:	461a      	mov	r2, r3
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	671a      	str	r2, [r3, #112]	; 0x70
    float derivative = (error - last_error) / dt;
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000970:	4619      	mov	r1, r3
 8000972:	69b8      	ldr	r0, [r7, #24]
 8000974:	f7ff fbee 	bl	8000154 <__aeabi_fsub>
 8000978:	4603      	mov	r3, r0
 800097a:	69f9      	ldr	r1, [r7, #28]
 800097c:	4618      	mov	r0, r3
 800097e:	f7ff fda7 	bl	80004d0 <__aeabi_fdiv>
 8000982:	4603      	mov	r3, r0
 8000984:	617b      	str	r3, [r7, #20]

    float output = kp * error + ki * integral + kd * derivative;
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800098a:	69b9      	ldr	r1, [r7, #24]
 800098c:	4618      	mov	r0, r3
 800098e:	f7ff fceb 	bl	8000368 <__aeabi_fmul>
 8000992:	4603      	mov	r3, r0
 8000994:	461c      	mov	r4, r3
 8000996:	687b      	ldr	r3, [r7, #4]
 8000998:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 800099a:	687b      	ldr	r3, [r7, #4]
 800099c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800099e:	4619      	mov	r1, r3
 80009a0:	4610      	mov	r0, r2
 80009a2:	f7ff fce1 	bl	8000368 <__aeabi_fmul>
 80009a6:	4603      	mov	r3, r0
 80009a8:	4619      	mov	r1, r3
 80009aa:	4620      	mov	r0, r4
 80009ac:	f7ff fbd4 	bl	8000158 <__addsf3>
 80009b0:	4603      	mov	r3, r0
 80009b2:	461c      	mov	r4, r3
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80009b8:	6979      	ldr	r1, [r7, #20]
 80009ba:	4618      	mov	r0, r3
 80009bc:	f7ff fcd4 	bl	8000368 <__aeabi_fmul>
 80009c0:	4603      	mov	r3, r0
 80009c2:	4619      	mov	r1, r3
 80009c4:	4620      	mov	r0, r4
 80009c6:	f7ff fbc7 	bl	8000158 <__addsf3>
 80009ca:	4603      	mov	r3, r0
 80009cc:	60fb      	str	r3, [r7, #12]
    pwm_out = std::min(std::max(output, 0.0f), Constants::kMaxPWM); // PWM (0–50)
 80009ce:	f04f 0300 	mov.w	r3, #0
 80009d2:	613b      	str	r3, [r7, #16]
 80009d4:	f107 0210 	add.w	r2, r7, #16
 80009d8:	f107 030c 	add.w	r3, r7, #12
 80009dc:	4611      	mov	r1, r2
 80009de:	4618      	mov	r0, r3
 80009e0:	f000 f88b 	bl	8000afa <_ZSt3maxIfERKT_S2_S2_>
 80009e4:	4603      	mov	r3, r0
 80009e6:	4937      	ldr	r1, [pc, #220]	; (8000ac4 <_ZN5Motor12update_motorEm+0x218>)
 80009e8:	4618      	mov	r0, r3
 80009ea:	f000 f89d 	bl	8000b28 <_ZSt3minIfERKT_S2_S2_>
 80009ee:	4603      	mov	r3, r0
 80009f0:	681a      	ldr	r2, [r3, #0]
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	679a      	str	r2, [r3, #120]	; 0x78

    // Dirección hacia adelante
    HAL_GPIO_WritePin(pinA.port, pinA.pin, GPIO_PIN_SET);
 80009f6:	687b      	ldr	r3, [r7, #4]
 80009f8:	6898      	ldr	r0, [r3, #8]
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	899b      	ldrh	r3, [r3, #12]
 80009fe:	2201      	movs	r2, #1
 8000a00:	4619      	mov	r1, r3
 8000a02:	f001 fab7 	bl	8001f74 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(pinB.port, pinB.pin, GPIO_PIN_RESET);
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	6918      	ldr	r0, [r3, #16]
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	8a9b      	ldrh	r3, [r3, #20]
 8000a0e:	2200      	movs	r2, #0
 8000a10:	4619      	mov	r1, r3
 8000a12:	f001 faaf 	bl	8001f74 <HAL_GPIO_WritePin>

    __HAL_TIM_SET_COMPARE(htim, pwm_channel, (uint16_t)pwm_out);
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a1a:	2b00      	cmp	r3, #0
 8000a1c:	d10b      	bne.n	8000a36 <_ZN5Motor12update_motorEm+0x18a>
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8000a22:	4618      	mov	r0, r3
 8000a24:	f7ff fe8c 	bl	8000740 <__aeabi_f2uiz>
 8000a28:	4603      	mov	r3, r0
 8000a2a:	b29a      	uxth	r2, r3
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000a30:	681b      	ldr	r3, [r3, #0]
 8000a32:	635a      	str	r2, [r3, #52]	; 0x34
 8000a34:	e02a      	b.n	8000a8c <_ZN5Motor12update_motorEm+0x1e0>
 8000a36:	687b      	ldr	r3, [r7, #4]
 8000a38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a3a:	2b04      	cmp	r3, #4
 8000a3c:	d10b      	bne.n	8000a56 <_ZN5Motor12update_motorEm+0x1aa>
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8000a42:	4618      	mov	r0, r3
 8000a44:	f7ff fe7c 	bl	8000740 <__aeabi_f2uiz>
 8000a48:	4603      	mov	r3, r0
 8000a4a:	b29a      	uxth	r2, r3
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000a50:	681b      	ldr	r3, [r3, #0]
 8000a52:	639a      	str	r2, [r3, #56]	; 0x38
 8000a54:	e01a      	b.n	8000a8c <_ZN5Motor12update_motorEm+0x1e0>
 8000a56:	687b      	ldr	r3, [r7, #4]
 8000a58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a5a:	2b08      	cmp	r3, #8
 8000a5c:	d10b      	bne.n	8000a76 <_ZN5Motor12update_motorEm+0x1ca>
 8000a5e:	687b      	ldr	r3, [r7, #4]
 8000a60:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8000a62:	4618      	mov	r0, r3
 8000a64:	f7ff fe6c 	bl	8000740 <__aeabi_f2uiz>
 8000a68:	4603      	mov	r3, r0
 8000a6a:	b29a      	uxth	r2, r3
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000a70:	681b      	ldr	r3, [r3, #0]
 8000a72:	63da      	str	r2, [r3, #60]	; 0x3c
 8000a74:	e00a      	b.n	8000a8c <_ZN5Motor12update_motorEm+0x1e0>
 8000a76:	687b      	ldr	r3, [r7, #4]
 8000a78:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8000a7a:	4618      	mov	r0, r3
 8000a7c:	f7ff fe60 	bl	8000740 <__aeabi_f2uiz>
 8000a80:	4603      	mov	r3, r0
 8000a82:	b29a      	uxth	r2, r3
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000a88:	681b      	ldr	r3, [r3, #0]
 8000a8a:	641a      	str	r2, [r3, #64]	; 0x40
    HAL_TIM_PWM_Start(htim, pwm_channel);
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a94:	4619      	mov	r1, r3
 8000a96:	4610      	mov	r0, r2
 8000a98:	f004 f99c 	bl	8004dd4 <HAL_TIM_PWM_Start>

    last_error = error;
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	69ba      	ldr	r2, [r7, #24]
 8000aa0:	675a      	str	r2, [r3, #116]	; 0x74
    last_ticks = ticks;
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	651a      	str	r2, [r3, #80]	; 0x50
    last_time_ms = current_time;
 8000aaa:	687b      	ldr	r3, [r7, #4]
 8000aac:	683a      	ldr	r2, [r7, #0]
 8000aae:	645a      	str	r2, [r3, #68]	; 0x44
 8000ab0:	e000      	b.n	8000ab4 <_ZN5Motor12update_motorEm+0x208>
        return;
 8000ab2:	bf00      	nop
}
 8000ab4:	3724      	adds	r7, #36	; 0x24
 8000ab6:	46bd      	mov	sp, r7
 8000ab8:	bd90      	pop	{r4, r7, pc}
 8000aba:	bf00      	nop
 8000abc:	447a0000 	.word	0x447a0000
 8000ac0:	3d14a20d 	.word	0x3d14a20d
 8000ac4:	0800a148 	.word	0x0800a148

08000ac8 <_ZN5Motor11getDistanceEv>:
{
    target_speed_cm_s = _target_speed_cm_s;
}

float Motor::getDistance()
{
 8000ac8:	b480      	push	{r7}
 8000aca:	b083      	sub	sp, #12
 8000acc:	af00      	add	r7, sp, #0
 8000ace:	6078      	str	r0, [r7, #4]
    return distance_cm;
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8000ad4:	4618      	mov	r0, r3
 8000ad6:	370c      	adds	r7, #12
 8000ad8:	46bd      	mov	sp, r7
 8000ada:	bc80      	pop	{r7}
 8000adc:	4770      	bx	lr

08000ade <_ZN5Motor8addTicksEv>:

void Motor::addTicks()
{
 8000ade:	b480      	push	{r7}
 8000ae0:	b083      	sub	sp, #12
 8000ae2:	af00      	add	r7, sp, #0
 8000ae4:	6078      	str	r0, [r7, #4]
    ticks++;
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000aea:	1c5a      	adds	r2, r3, #1
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	64da      	str	r2, [r3, #76]	; 0x4c
 8000af0:	bf00      	nop
 8000af2:	370c      	adds	r7, #12
 8000af4:	46bd      	mov	sp, r7
 8000af6:	bc80      	pop	{r7}
 8000af8:	4770      	bx	lr

08000afa <_ZSt3maxIfERKT_S2_S2_>:
   *  preprocessor macro.
  */
  template<typename _Tp>
    _GLIBCXX14_CONSTEXPR
    inline const _Tp&
    max(const _Tp& __a, const _Tp& __b)
 8000afa:	b580      	push	{r7, lr}
 8000afc:	b082      	sub	sp, #8
 8000afe:	af00      	add	r7, sp, #0
 8000b00:	6078      	str	r0, [r7, #4]
 8000b02:	6039      	str	r1, [r7, #0]
    {
      // concept requirements
      __glibcxx_function_requires(_LessThanComparableConcept<_Tp>)
      //return  __a < __b ? __b : __a;
      if (__a < __b)
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	681a      	ldr	r2, [r3, #0]
 8000b08:	683b      	ldr	r3, [r7, #0]
 8000b0a:	681b      	ldr	r3, [r3, #0]
 8000b0c:	4619      	mov	r1, r3
 8000b0e:	4610      	mov	r0, r2
 8000b10:	f7ff fdc8 	bl	80006a4 <__aeabi_fcmplt>
 8000b14:	4603      	mov	r3, r0
 8000b16:	2b00      	cmp	r3, #0
 8000b18:	d001      	beq.n	8000b1e <_ZSt3maxIfERKT_S2_S2_+0x24>
	return __b;
 8000b1a:	683b      	ldr	r3, [r7, #0]
 8000b1c:	e000      	b.n	8000b20 <_ZSt3maxIfERKT_S2_S2_+0x26>
      return __a;
 8000b1e:	687b      	ldr	r3, [r7, #4]
    }
 8000b20:	4618      	mov	r0, r3
 8000b22:	3708      	adds	r7, #8
 8000b24:	46bd      	mov	sp, r7
 8000b26:	bd80      	pop	{r7, pc}

08000b28 <_ZSt3minIfERKT_S2_S2_>:
    min(const _Tp& __a, const _Tp& __b)
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	b082      	sub	sp, #8
 8000b2c:	af00      	add	r7, sp, #0
 8000b2e:	6078      	str	r0, [r7, #4]
 8000b30:	6039      	str	r1, [r7, #0]
      if (__b < __a)
 8000b32:	683b      	ldr	r3, [r7, #0]
 8000b34:	681a      	ldr	r2, [r3, #0]
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	681b      	ldr	r3, [r3, #0]
 8000b3a:	4619      	mov	r1, r3
 8000b3c:	4610      	mov	r0, r2
 8000b3e:	f7ff fdb1 	bl	80006a4 <__aeabi_fcmplt>
 8000b42:	4603      	mov	r3, r0
 8000b44:	2b00      	cmp	r3, #0
 8000b46:	d001      	beq.n	8000b4c <_ZSt3minIfERKT_S2_S2_+0x24>
	return __b;
 8000b48:	683b      	ldr	r3, [r7, #0]
 8000b4a:	e000      	b.n	8000b4e <_ZSt3minIfERKT_S2_S2_+0x26>
      return __a;
 8000b4c:	687b      	ldr	r3, [r7, #4]
    }
 8000b4e:	4618      	mov	r0, r3
 8000b50:	3708      	adds	r7, #8
 8000b52:	46bd      	mov	sp, r7
 8000b54:	bd80      	pop	{r7, pc}
	...

08000b58 <_Z12movementInitv>:
 */

#include "Movement.h"

void movementInit()
{
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	b084      	sub	sp, #16
 8000b5c:	af04      	add	r7, sp, #16
    // Motores (Checar que los canales sean los correctos)
    frontLeftMotor.init(
 8000b5e:	4b1f      	ldr	r3, [pc, #124]	; (8000bdc <_Z12movementInitv+0x84>)
 8000b60:	491f      	ldr	r1, [pc, #124]	; (8000be0 <_Z12movementInitv+0x88>)
 8000b62:	4a20      	ldr	r2, [pc, #128]	; (8000be4 <_Z12movementInitv+0x8c>)
 8000b64:	9203      	str	r2, [sp, #12]
 8000b66:	2200      	movs	r2, #0
 8000b68:	9202      	str	r2, [sp, #8]
 8000b6a:	2202      	movs	r2, #2
 8000b6c:	9201      	str	r2, [sp, #4]
 8000b6e:	685a      	ldr	r2, [r3, #4]
 8000b70:	9200      	str	r2, [sp, #0]
 8000b72:	681b      	ldr	r3, [r3, #0]
 8000b74:	c906      	ldmia	r1, {r1, r2}
 8000b76:	481c      	ldr	r0, [pc, #112]	; (8000be8 <_Z12movementInitv+0x90>)
 8000b78:	f7ff fe58 	bl	800082c <_ZN5Motor4initE3PinS0_tmP17TIM_HandleTypeDef>
        Constants::kFrontLeftA,
        Constants::kFrontLeftB,
        Constants::kFrontLeftEncoder,
        TIM_CHANNEL_1,
        &htim1);
    frontRightMotor.init(
 8000b7c:	4b1b      	ldr	r3, [pc, #108]	; (8000bec <_Z12movementInitv+0x94>)
 8000b7e:	491c      	ldr	r1, [pc, #112]	; (8000bf0 <_Z12movementInitv+0x98>)
 8000b80:	4a1c      	ldr	r2, [pc, #112]	; (8000bf4 <_Z12movementInitv+0x9c>)
 8000b82:	9203      	str	r2, [sp, #12]
 8000b84:	2200      	movs	r2, #0
 8000b86:	9202      	str	r2, [sp, #8]
 8000b88:	2201      	movs	r2, #1
 8000b8a:	9201      	str	r2, [sp, #4]
 8000b8c:	685a      	ldr	r2, [r3, #4]
 8000b8e:	9200      	str	r2, [sp, #0]
 8000b90:	681b      	ldr	r3, [r3, #0]
 8000b92:	c906      	ldmia	r1, {r1, r2}
 8000b94:	4818      	ldr	r0, [pc, #96]	; (8000bf8 <_Z12movementInitv+0xa0>)
 8000b96:	f7ff fe49 	bl	800082c <_ZN5Motor4initE3PinS0_tmP17TIM_HandleTypeDef>
        Constants::kFrontRightB,
        Constants::kFrontRightEncoder,
        TIM_CHANNEL_1,
        &htim3);

    backRightMotor.init(
 8000b9a:	4b18      	ldr	r3, [pc, #96]	; (8000bfc <_Z12movementInitv+0xa4>)
 8000b9c:	4918      	ldr	r1, [pc, #96]	; (8000c00 <_Z12movementInitv+0xa8>)
 8000b9e:	4a15      	ldr	r2, [pc, #84]	; (8000bf4 <_Z12movementInitv+0x9c>)
 8000ba0:	9203      	str	r2, [sp, #12]
 8000ba2:	2204      	movs	r2, #4
 8000ba4:	9202      	str	r2, [sp, #8]
 8000ba6:	2208      	movs	r2, #8
 8000ba8:	9201      	str	r2, [sp, #4]
 8000baa:	685a      	ldr	r2, [r3, #4]
 8000bac:	9200      	str	r2, [sp, #0]
 8000bae:	681b      	ldr	r3, [r3, #0]
 8000bb0:	c906      	ldmia	r1, {r1, r2}
 8000bb2:	4814      	ldr	r0, [pc, #80]	; (8000c04 <_Z12movementInitv+0xac>)
 8000bb4:	f7ff fe3a 	bl	800082c <_ZN5Motor4initE3PinS0_tmP17TIM_HandleTypeDef>
        Constants::kBackRightB,
        Constants::kBackRightEncoder,
        TIM_CHANNEL_2,
        &htim3);

    backLeftMotor.init(
 8000bb8:	4b13      	ldr	r3, [pc, #76]	; (8000c08 <_Z12movementInitv+0xb0>)
 8000bba:	4914      	ldr	r1, [pc, #80]	; (8000c0c <_Z12movementInitv+0xb4>)
 8000bbc:	4a0d      	ldr	r2, [pc, #52]	; (8000bf4 <_Z12movementInitv+0x9c>)
 8000bbe:	9203      	str	r2, [sp, #12]
 8000bc0:	2208      	movs	r2, #8
 8000bc2:	9202      	str	r2, [sp, #8]
 8000bc4:	2204      	movs	r2, #4
 8000bc6:	9201      	str	r2, [sp, #4]
 8000bc8:	685a      	ldr	r2, [r3, #4]
 8000bca:	9200      	str	r2, [sp, #0]
 8000bcc:	681b      	ldr	r3, [r3, #0]
 8000bce:	c906      	ldmia	r1, {r1, r2}
 8000bd0:	480f      	ldr	r0, [pc, #60]	; (8000c10 <_Z12movementInitv+0xb8>)
 8000bd2:	f7ff fe2b 	bl	800082c <_ZN5Motor4initE3PinS0_tmP17TIM_HandleTypeDef>
        Constants::kBackLeftA,
        Constants::kBackLeftB,
        Constants::kBackLeftEncoder,
        TIM_CHANNEL_3,
        &htim3);
}
 8000bd6:	bf00      	nop
 8000bd8:	46bd      	mov	sp, r7
 8000bda:	bd80      	pop	{r7, pc}
 8000bdc:	0800a154 	.word	0x0800a154
 8000be0:	0800a14c 	.word	0x0800a14c
 8000be4:	200001fc 	.word	0x200001fc
 8000be8:	2000028c 	.word	0x2000028c
 8000bec:	0800a164 	.word	0x0800a164
 8000bf0:	0800a15c 	.word	0x0800a15c
 8000bf4:	20000244 	.word	0x20000244
 8000bf8:	20000308 	.word	0x20000308
 8000bfc:	0800a184 	.word	0x0800a184
 8000c00:	0800a17c 	.word	0x0800a17c
 8000c04:	20000400 	.word	0x20000400
 8000c08:	0800a174 	.word	0x0800a174
 8000c0c:	0800a16c 	.word	0x0800a16c
 8000c10:	20000384 	.word	0x20000384

08000c14 <_Z41__static_initialization_and_destruction_0ii>:
{
    frontLeftMotor.stop_motor();
    frontRightMotor.stop_motor();
    backLeftMotor.stop_motor();
    backRightMotor.stop_motor();
}
 8000c14:	b580      	push	{r7, lr}
 8000c16:	b082      	sub	sp, #8
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	6078      	str	r0, [r7, #4]
 8000c1c:	6039      	str	r1, [r7, #0]
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	2b01      	cmp	r3, #1
 8000c22:	d148      	bne.n	8000cb6 <_Z41__static_initialization_and_destruction_0ii+0xa2>
 8000c24:	683b      	ldr	r3, [r7, #0]
 8000c26:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000c2a:	4293      	cmp	r3, r2
 8000c2c:	d143      	bne.n	8000cb6 <_Z41__static_initialization_and_destruction_0ii+0xa2>
void distance();
void setSpeed();
void stop();

// Motors
inline Motor frontLeftMotor;
 8000c2e:	4b24      	ldr	r3, [pc, #144]	; (8000cc0 <_Z41__static_initialization_and_destruction_0ii+0xac>)
 8000c30:	681b      	ldr	r3, [r3, #0]
 8000c32:	3301      	adds	r3, #1
 8000c34:	4a22      	ldr	r2, [pc, #136]	; (8000cc0 <_Z41__static_initialization_and_destruction_0ii+0xac>)
 8000c36:	6013      	str	r3, [r2, #0]
 8000c38:	4b21      	ldr	r3, [pc, #132]	; (8000cc0 <_Z41__static_initialization_and_destruction_0ii+0xac>)
 8000c3a:	681b      	ldr	r3, [r3, #0]
 8000c3c:	2b01      	cmp	r3, #1
 8000c3e:	bf0c      	ite	eq
 8000c40:	2301      	moveq	r3, #1
 8000c42:	2300      	movne	r3, #0
 8000c44:	b2db      	uxtb	r3, r3
 8000c46:	2b00      	cmp	r3, #0
 8000c48:	d002      	beq.n	8000c50 <_Z41__static_initialization_and_destruction_0ii+0x3c>
 8000c4a:	481e      	ldr	r0, [pc, #120]	; (8000cc4 <_Z41__static_initialization_and_destruction_0ii+0xb0>)
 8000c4c:	f7ff fd98 	bl	8000780 <_ZN5MotorC1Ev>
inline Motor frontRightMotor;
 8000c50:	4b1d      	ldr	r3, [pc, #116]	; (8000cc8 <_Z41__static_initialization_and_destruction_0ii+0xb4>)
 8000c52:	681b      	ldr	r3, [r3, #0]
 8000c54:	3301      	adds	r3, #1
 8000c56:	4a1c      	ldr	r2, [pc, #112]	; (8000cc8 <_Z41__static_initialization_and_destruction_0ii+0xb4>)
 8000c58:	6013      	str	r3, [r2, #0]
 8000c5a:	4b1b      	ldr	r3, [pc, #108]	; (8000cc8 <_Z41__static_initialization_and_destruction_0ii+0xb4>)
 8000c5c:	681b      	ldr	r3, [r3, #0]
 8000c5e:	2b01      	cmp	r3, #1
 8000c60:	bf0c      	ite	eq
 8000c62:	2301      	moveq	r3, #1
 8000c64:	2300      	movne	r3, #0
 8000c66:	b2db      	uxtb	r3, r3
 8000c68:	2b00      	cmp	r3, #0
 8000c6a:	d002      	beq.n	8000c72 <_Z41__static_initialization_and_destruction_0ii+0x5e>
 8000c6c:	4817      	ldr	r0, [pc, #92]	; (8000ccc <_Z41__static_initialization_and_destruction_0ii+0xb8>)
 8000c6e:	f7ff fd87 	bl	8000780 <_ZN5MotorC1Ev>
inline Motor backLeftMotor;
 8000c72:	4b17      	ldr	r3, [pc, #92]	; (8000cd0 <_Z41__static_initialization_and_destruction_0ii+0xbc>)
 8000c74:	681b      	ldr	r3, [r3, #0]
 8000c76:	3301      	adds	r3, #1
 8000c78:	4a15      	ldr	r2, [pc, #84]	; (8000cd0 <_Z41__static_initialization_and_destruction_0ii+0xbc>)
 8000c7a:	6013      	str	r3, [r2, #0]
 8000c7c:	4b14      	ldr	r3, [pc, #80]	; (8000cd0 <_Z41__static_initialization_and_destruction_0ii+0xbc>)
 8000c7e:	681b      	ldr	r3, [r3, #0]
 8000c80:	2b01      	cmp	r3, #1
 8000c82:	bf0c      	ite	eq
 8000c84:	2301      	moveq	r3, #1
 8000c86:	2300      	movne	r3, #0
 8000c88:	b2db      	uxtb	r3, r3
 8000c8a:	2b00      	cmp	r3, #0
 8000c8c:	d002      	beq.n	8000c94 <_Z41__static_initialization_and_destruction_0ii+0x80>
 8000c8e:	4811      	ldr	r0, [pc, #68]	; (8000cd4 <_Z41__static_initialization_and_destruction_0ii+0xc0>)
 8000c90:	f7ff fd76 	bl	8000780 <_ZN5MotorC1Ev>
inline Motor backRightMotor;
 8000c94:	4b10      	ldr	r3, [pc, #64]	; (8000cd8 <_Z41__static_initialization_and_destruction_0ii+0xc4>)
 8000c96:	681b      	ldr	r3, [r3, #0]
 8000c98:	3301      	adds	r3, #1
 8000c9a:	4a0f      	ldr	r2, [pc, #60]	; (8000cd8 <_Z41__static_initialization_and_destruction_0ii+0xc4>)
 8000c9c:	6013      	str	r3, [r2, #0]
 8000c9e:	4b0e      	ldr	r3, [pc, #56]	; (8000cd8 <_Z41__static_initialization_and_destruction_0ii+0xc4>)
 8000ca0:	681b      	ldr	r3, [r3, #0]
 8000ca2:	2b01      	cmp	r3, #1
 8000ca4:	bf0c      	ite	eq
 8000ca6:	2301      	moveq	r3, #1
 8000ca8:	2300      	movne	r3, #0
 8000caa:	b2db      	uxtb	r3, r3
 8000cac:	2b00      	cmp	r3, #0
 8000cae:	d002      	beq.n	8000cb6 <_Z41__static_initialization_and_destruction_0ii+0xa2>
 8000cb0:	480a      	ldr	r0, [pc, #40]	; (8000cdc <_Z41__static_initialization_and_destruction_0ii+0xc8>)
 8000cb2:	f7ff fd65 	bl	8000780 <_ZN5MotorC1Ev>
 8000cb6:	bf00      	nop
 8000cb8:	3708      	adds	r7, #8
 8000cba:	46bd      	mov	sp, r7
 8000cbc:	bd80      	pop	{r7, pc}
 8000cbe:	bf00      	nop
 8000cc0:	2000047c 	.word	0x2000047c
 8000cc4:	2000028c 	.word	0x2000028c
 8000cc8:	20000480 	.word	0x20000480
 8000ccc:	20000308 	.word	0x20000308
 8000cd0:	20000484 	.word	0x20000484
 8000cd4:	20000384 	.word	0x20000384
 8000cd8:	20000488 	.word	0x20000488
 8000cdc:	20000400 	.word	0x20000400

08000ce0 <_GLOBAL__sub_I__Z12movementInitv>:
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	af00      	add	r7, sp, #0
 8000ce4:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8000ce8:	2001      	movs	r0, #1
 8000cea:	f7ff ff93 	bl	8000c14 <_Z41__static_initialization_and_destruction_0ii>
 8000cee:	bd80      	pop	{r7, pc}

08000cf0 <_ZN3PIDC1Ev>:
 *      Author: Sanci
 */

#include "PID.h"

PID::PID(){
 8000cf0:	b480      	push	{r7}
 8000cf2:	b083      	sub	sp, #12
 8000cf4:	af00      	add	r7, sp, #0
 8000cf6:	6078      	str	r0, [r7, #4]
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	f04f 0200 	mov.w	r2, #0
 8000cfe:	601a      	str	r2, [r3, #0]
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	f04f 0200 	mov.w	r2, #0
 8000d06:	605a      	str	r2, [r3, #4]
}
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	4618      	mov	r0, r3
 8000d0c:	370c      	adds	r7, #12
 8000d0e:	46bd      	mov	sp, r7
 8000d10:	bc80      	pop	{r7}
 8000d12:	4770      	bx	lr

08000d14 <_ZN3PID3setEffffff>:

void PID::set(float kP, float kI, float kD, float kImax, float out_min, float out_max){
 8000d14:	b480      	push	{r7}
 8000d16:	b085      	sub	sp, #20
 8000d18:	af00      	add	r7, sp, #0
 8000d1a:	60f8      	str	r0, [r7, #12]
 8000d1c:	60b9      	str	r1, [r7, #8]
 8000d1e:	607a      	str	r2, [r7, #4]
 8000d20:	603b      	str	r3, [r7, #0]
    this->kP = kP;
 8000d22:	68fb      	ldr	r3, [r7, #12]
 8000d24:	68ba      	ldr	r2, [r7, #8]
 8000d26:	609a      	str	r2, [r3, #8]
    this->kI = kI;
 8000d28:	68fb      	ldr	r3, [r7, #12]
 8000d2a:	687a      	ldr	r2, [r7, #4]
 8000d2c:	60da      	str	r2, [r3, #12]
    this->kD = kD;
 8000d2e:	68fb      	ldr	r3, [r7, #12]
 8000d30:	683a      	ldr	r2, [r7, #0]
 8000d32:	611a      	str	r2, [r3, #16]
    this->kImax = kImax;
 8000d34:	68fb      	ldr	r3, [r7, #12]
 8000d36:	69ba      	ldr	r2, [r7, #24]
 8000d38:	615a      	str	r2, [r3, #20]
    this->out_min = out_min;
 8000d3a:	68fb      	ldr	r3, [r7, #12]
 8000d3c:	69fa      	ldr	r2, [r7, #28]
 8000d3e:	61da      	str	r2, [r3, #28]
    this->out_max = out_max;
 8000d40:	68fb      	ldr	r3, [r7, #12]
 8000d42:	6a3a      	ldr	r2, [r7, #32]
 8000d44:	619a      	str	r2, [r3, #24]
}
 8000d46:	bf00      	nop
 8000d48:	3714      	adds	r7, #20
 8000d4a:	46bd      	mov	sp, r7
 8000d4c:	bc80      	pop	{r7}
 8000d4e:	4770      	bx	lr

08000d50 <_Z9lcd_beginv>:
#include "lcd.h"


void lcd_begin(){
 8000d50:	b580      	push	{r7, lr}
 8000d52:	b082      	sub	sp, #8
 8000d54:	af00      	add	r7, sp, #0
	uint8_t data;
	HAL_Delay(50);
 8000d56:	2032      	movs	r0, #50	; 0x32
 8000d58:	f000 fe56 	bl	8001a08 <HAL_Delay>
	data=0b00111100;
 8000d5c:	233c      	movs	r3, #60	; 0x3c
 8000d5e:	71fb      	strb	r3, [r7, #7]
	send_lcd_command(5,data);//Wait 4ms
 8000d60:	79fb      	ldrb	r3, [r7, #7]
 8000d62:	4619      	mov	r1, r3
 8000d64:	2005      	movs	r0, #5
 8000d66:	f000 f851 	bl	8000e0c <_Z16send_lcd_commandhh>

	data=0b00111100;
 8000d6a:	233c      	movs	r3, #60	; 0x3c
 8000d6c:	71fb      	strb	r3, [r7, #7]
	send_lcd_command(1,data);//Wait 100us
 8000d6e:	79fb      	ldrb	r3, [r7, #7]
 8000d70:	4619      	mov	r1, r3
 8000d72:	2001      	movs	r0, #1
 8000d74:	f000 f84a 	bl	8000e0c <_Z16send_lcd_commandhh>

	data=0b00111100;
 8000d78:	233c      	movs	r3, #60	; 0x3c
 8000d7a:	71fb      	strb	r3, [r7, #7]
	send_lcd_command(1,data);//Wait 100us
 8000d7c:	79fb      	ldrb	r3, [r7, #7]
 8000d7e:	4619      	mov	r1, r3
 8000d80:	2001      	movs	r0, #1
 8000d82:	f000 f843 	bl	8000e0c <_Z16send_lcd_commandhh>

	data=0b00101100;
 8000d86:	232c      	movs	r3, #44	; 0x2c
 8000d88:	71fb      	strb	r3, [r7, #7]
	send_lcd_command(1,data);//Wait 100us
 8000d8a:	79fb      	ldrb	r3, [r7, #7]
 8000d8c:	4619      	mov	r1, r3
 8000d8e:	2001      	movs	r0, #1
 8000d90:	f000 f83c 	bl	8000e0c <_Z16send_lcd_commandhh>

	data=0b00101100;
 8000d94:	232c      	movs	r3, #44	; 0x2c
 8000d96:	71fb      	strb	r3, [r7, #7]
	send_lcd_command(1,data);//Wait 100us
 8000d98:	79fb      	ldrb	r3, [r7, #7]
 8000d9a:	4619      	mov	r1, r3
 8000d9c:	2001      	movs	r0, #1
 8000d9e:	f000 f835 	bl	8000e0c <_Z16send_lcd_commandhh>

	data=0b10001100;
 8000da2:	238c      	movs	r3, #140	; 0x8c
 8000da4:	71fb      	strb	r3, [r7, #7]
	send_lcd_command(1,data);//NF
 8000da6:	79fb      	ldrb	r3, [r7, #7]
 8000da8:	4619      	mov	r1, r3
 8000daa:	2001      	movs	r0, #1
 8000dac:	f000 f82e 	bl	8000e0c <_Z16send_lcd_commandhh>

	data=0x0C;
 8000db0:	230c      	movs	r3, #12
 8000db2:	71fb      	strb	r3, [r7, #7]
	send_lcd_command(1,data);
 8000db4:	79fb      	ldrb	r3, [r7, #7]
 8000db6:	4619      	mov	r1, r3
 8000db8:	2001      	movs	r0, #1
 8000dba:	f000 f827 	bl	8000e0c <_Z16send_lcd_commandhh>
	//-----------------------------------------------------------
	data=(0xC0)|(1<<2);
 8000dbe:	23c4      	movs	r3, #196	; 0xc4
 8000dc0:	71fb      	strb	r3, [r7, #7]
	send_lcd_command(5,data);//6b
 8000dc2:	79fb      	ldrb	r3, [r7, #7]
 8000dc4:	4619      	mov	r1, r3
 8000dc6:	2005      	movs	r0, #5
 8000dc8:	f000 f820 	bl	8000e0c <_Z16send_lcd_commandhh>

	data=(0x00)|(1<<2);
 8000dcc:	2304      	movs	r3, #4
 8000dce:	71fb      	strb	r3, [r7, #7]
	send_lcd_command(1,data);//7a
 8000dd0:	79fb      	ldrb	r3, [r7, #7]
 8000dd2:	4619      	mov	r1, r3
 8000dd4:	2001      	movs	r0, #1
 8000dd6:	f000 f819 	bl	8000e0c <_Z16send_lcd_commandhh>

	data=(0x10)|(1<<2);
 8000dda:	2314      	movs	r3, #20
 8000ddc:	71fb      	strb	r3, [r7, #7]
	send_lcd_command(1,data);//7b
 8000dde:	79fb      	ldrb	r3, [r7, #7]
 8000de0:	4619      	mov	r1, r3
 8000de2:	2001      	movs	r0, #1
 8000de4:	f000 f812 	bl	8000e0c <_Z16send_lcd_commandhh>

	data=(0x00)|(1<<2);
 8000de8:	2304      	movs	r3, #4
 8000dea:	71fb      	strb	r3, [r7, #7]
	send_lcd_command(1,data);//8a
 8000dec:	79fb      	ldrb	r3, [r7, #7]
 8000dee:	4619      	mov	r1, r3
 8000df0:	2001      	movs	r0, #1
 8000df2:	f000 f80b 	bl	8000e0c <_Z16send_lcd_commandhh>

	data=(0x60)|(1<<2);
 8000df6:	2364      	movs	r3, #100	; 0x64
 8000df8:	71fb      	strb	r3, [r7, #7]
	send_lcd_command(5,data);//8b
 8000dfa:	79fb      	ldrb	r3, [r7, #7]
 8000dfc:	4619      	mov	r1, r3
 8000dfe:	2005      	movs	r0, #5
 8000e00:	f000 f804 	bl	8000e0c <_Z16send_lcd_commandhh>
}
 8000e04:	bf00      	nop
 8000e06:	3708      	adds	r7, #8
 8000e08:	46bd      	mov	sp, r7
 8000e0a:	bd80      	pop	{r7, pc}

08000e0c <_Z16send_lcd_commandhh>:

void send_lcd_command(uint8_t delay, uint8_t info){
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	b084      	sub	sp, #16
 8000e10:	af02      	add	r7, sp, #8
 8000e12:	4603      	mov	r3, r0
 8000e14:	460a      	mov	r2, r1
 8000e16:	71fb      	strb	r3, [r7, #7]
 8000e18:	4613      	mov	r3, r2
 8000e1a:	71bb      	strb	r3, [r7, #6]
	HAL_I2C_Master_Transmit(&hi2c1, 0x27<<1, &info, 1, 1000);
 8000e1c:	1dba      	adds	r2, r7, #6
 8000e1e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e22:	9300      	str	r3, [sp, #0]
 8000e24:	2301      	movs	r3, #1
 8000e26:	214e      	movs	r1, #78	; 0x4e
 8000e28:	480d      	ldr	r0, [pc, #52]	; (8000e60 <_Z16send_lcd_commandhh+0x54>)
 8000e2a:	f001 fa17 	bl	800225c <HAL_I2C_Master_Transmit>
	HAL_Delay(1);
 8000e2e:	2001      	movs	r0, #1
 8000e30:	f000 fdea 	bl	8001a08 <HAL_Delay>
	info=info&~(1<<2);
 8000e34:	79bb      	ldrb	r3, [r7, #6]
 8000e36:	f023 0304 	bic.w	r3, r3, #4
 8000e3a:	b2db      	uxtb	r3, r3
 8000e3c:	71bb      	strb	r3, [r7, #6]
	HAL_I2C_Master_Transmit(&hi2c1, 0x27<<1, &info, 1, 1000);
 8000e3e:	1dba      	adds	r2, r7, #6
 8000e40:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e44:	9300      	str	r3, [sp, #0]
 8000e46:	2301      	movs	r3, #1
 8000e48:	214e      	movs	r1, #78	; 0x4e
 8000e4a:	4805      	ldr	r0, [pc, #20]	; (8000e60 <_Z16send_lcd_commandhh+0x54>)
 8000e4c:	f001 fa06 	bl	800225c <HAL_I2C_Master_Transmit>
	HAL_Delay(delay);//Wait 100us
 8000e50:	79fb      	ldrb	r3, [r7, #7]
 8000e52:	4618      	mov	r0, r3
 8000e54:	f000 fdd8 	bl	8001a08 <HAL_Delay>
}
 8000e58:	bf00      	nop
 8000e5a:	3708      	adds	r7, #8
 8000e5c:	46bd      	mov	sp, r7
 8000e5e:	bd80      	pop	{r7, pc}
 8000e60:	2000048c 	.word	0x2000048c

08000e64 <_Z8send_msgPc>:

void send_msg(char* text) {
 8000e64:	b580      	push	{r7, lr}
 8000e66:	b084      	sub	sp, #16
 8000e68:	af00      	add	r7, sp, #0
 8000e6a:	6078      	str	r0, [r7, #4]
    uint8_t data;

    while (*text) {
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	781b      	ldrb	r3, [r3, #0]
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	d01d      	beq.n	8000eb0 <_Z8send_msgPc+0x4c>
        data = (*text & 0xF0) | 0x0D | 0x08;
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	781b      	ldrb	r3, [r3, #0]
 8000e78:	f023 030f 	bic.w	r3, r3, #15
 8000e7c:	b2db      	uxtb	r3, r3
 8000e7e:	f043 030d 	orr.w	r3, r3, #13
 8000e82:	73fb      	strb	r3, [r7, #15]
        send_lcd_command(1, data);
 8000e84:	7bfb      	ldrb	r3, [r7, #15]
 8000e86:	4619      	mov	r1, r3
 8000e88:	2001      	movs	r0, #1
 8000e8a:	f7ff ffbf 	bl	8000e0c <_Z16send_lcd_commandhh>
        data = ((*text << 4) & 0xF0) | 0x0D | 0x08;
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	781b      	ldrb	r3, [r3, #0]
 8000e92:	011b      	lsls	r3, r3, #4
 8000e94:	b25b      	sxtb	r3, r3
 8000e96:	f043 030d 	orr.w	r3, r3, #13
 8000e9a:	b25b      	sxtb	r3, r3
 8000e9c:	73fb      	strb	r3, [r7, #15]
        send_lcd_command(1, data);
 8000e9e:	7bfb      	ldrb	r3, [r7, #15]
 8000ea0:	4619      	mov	r1, r3
 8000ea2:	2001      	movs	r0, #1
 8000ea4:	f7ff ffb2 	bl	8000e0c <_Z16send_lcd_commandhh>
        text++;
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	3301      	adds	r3, #1
 8000eac:	607b      	str	r3, [r7, #4]
    while (*text) {
 8000eae:	e7dd      	b.n	8000e6c <_Z8send_msgPc+0x8>
    }
}
 8000eb0:	bf00      	nop
 8000eb2:	3710      	adds	r7, #16
 8000eb4:	46bd      	mov	sp, r7
 8000eb6:	bd80      	pop	{r7, pc}

08000eb8 <_Z9lcd_cleanv>:

void lcd_clean(){
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b084      	sub	sp, #16
 8000ebc:	af02      	add	r7, sp, #8
	uint8_t data=(0x08)|(1<<2);
 8000ebe:	230c      	movs	r3, #12
 8000ec0:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Master_Transmit(&hi2c1,  0x27<<1 , &data, 1, 1000);
 8000ec2:	1dfa      	adds	r2, r7, #7
 8000ec4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ec8:	9300      	str	r3, [sp, #0]
 8000eca:	2301      	movs	r3, #1
 8000ecc:	214e      	movs	r1, #78	; 0x4e
 8000ece:	4809      	ldr	r0, [pc, #36]	; (8000ef4 <_Z9lcd_cleanv+0x3c>)
 8000ed0:	f001 f9c4 	bl	800225c <HAL_I2C_Master_Transmit>
	send_lcd_command(5, data);
 8000ed4:	79fb      	ldrb	r3, [r7, #7]
 8000ed6:	4619      	mov	r1, r3
 8000ed8:	2005      	movs	r0, #5
 8000eda:	f7ff ff97 	bl	8000e0c <_Z16send_lcd_commandhh>
	data=(0x18)|(1<<2);
 8000ede:	231c      	movs	r3, #28
 8000ee0:	71fb      	strb	r3, [r7, #7]
	send_lcd_command(5, data);
 8000ee2:	79fb      	ldrb	r3, [r7, #7]
 8000ee4:	4619      	mov	r1, r3
 8000ee6:	2005      	movs	r0, #5
 8000ee8:	f7ff ff90 	bl	8000e0c <_Z16send_lcd_commandhh>
}
 8000eec:	bf00      	nop
 8000eee:	3708      	adds	r7, #8
 8000ef0:	46bd      	mov	sp, r7
 8000ef2:	bd80      	pop	{r7, pc}
 8000ef4:	2000048c 	.word	0x2000048c

08000ef8 <HAL_GPIO_EXTI_Callback>:
static void MX_TIM1_Init(void);
static void MX_TIM3_Init(void);

/* USER CODE BEGIN PFP */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	b082      	sub	sp, #8
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	4603      	mov	r3, r0
 8000f00:	80fb      	strh	r3, [r7, #6]
  switch (GPIO_Pin)
 8000f02:	88fb      	ldrh	r3, [r7, #6]
 8000f04:	3b01      	subs	r3, #1
 8000f06:	2b07      	cmp	r3, #7
 8000f08:	d822      	bhi.n	8000f50 <HAL_GPIO_EXTI_Callback+0x58>
 8000f0a:	a201      	add	r2, pc, #4	; (adr r2, 8000f10 <HAL_GPIO_EXTI_Callback+0x18>)
 8000f0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f10:	08000f39 	.word	0x08000f39
 8000f14:	08000f31 	.word	0x08000f31
 8000f18:	08000f51 	.word	0x08000f51
 8000f1c:	08000f41 	.word	0x08000f41
 8000f20:	08000f51 	.word	0x08000f51
 8000f24:	08000f51 	.word	0x08000f51
 8000f28:	08000f51 	.word	0x08000f51
 8000f2c:	08000f49 	.word	0x08000f49
  {
  case Constants::kFrontLeftEncoder:
    frontLeftMotor.addTicks();
 8000f30:	4809      	ldr	r0, [pc, #36]	; (8000f58 <HAL_GPIO_EXTI_Callback+0x60>)
 8000f32:	f7ff fdd4 	bl	8000ade <_ZN5Motor8addTicksEv>
    break;
 8000f36:	e00b      	b.n	8000f50 <HAL_GPIO_EXTI_Callback+0x58>
  case Constants::kFrontRightEncoder:
    frontRightMotor.addTicks();
 8000f38:	4808      	ldr	r0, [pc, #32]	; (8000f5c <HAL_GPIO_EXTI_Callback+0x64>)
 8000f3a:	f7ff fdd0 	bl	8000ade <_ZN5Motor8addTicksEv>
    break;
 8000f3e:	e007      	b.n	8000f50 <HAL_GPIO_EXTI_Callback+0x58>
  case Constants::kBackLeftEncoder:
    backLeftMotor.addTicks();
 8000f40:	4807      	ldr	r0, [pc, #28]	; (8000f60 <HAL_GPIO_EXTI_Callback+0x68>)
 8000f42:	f7ff fdcc 	bl	8000ade <_ZN5Motor8addTicksEv>
    break;
 8000f46:	e003      	b.n	8000f50 <HAL_GPIO_EXTI_Callback+0x58>
  case Constants::kBackRightEncoder:
    backRightMotor.addTicks();
 8000f48:	4806      	ldr	r0, [pc, #24]	; (8000f64 <HAL_GPIO_EXTI_Callback+0x6c>)
 8000f4a:	f7ff fdc8 	bl	8000ade <_ZN5Motor8addTicksEv>
    break;
 8000f4e:	bf00      	nop
  }
}
 8000f50:	bf00      	nop
 8000f52:	3708      	adds	r7, #8
 8000f54:	46bd      	mov	sp, r7
 8000f56:	bd80      	pop	{r7, pc}
 8000f58:	2000028c 	.word	0x2000028c
 8000f5c:	20000308 	.word	0x20000308
 8000f60:	20000384 	.word	0x20000384
 8000f64:	20000400 	.word	0x20000400

08000f68 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b08c      	sub	sp, #48	; 0x30
 8000f6c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f6e:	f000 fce9 	bl	8001944 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f72:	f000 f85d 	bl	8001030 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f76:	f000 fa17 	bl	80013a8 <_ZL12MX_GPIO_Initv>
  MX_I2C1_Init();
 8000f7a:	f000 f8c3 	bl	8001104 <_ZL12MX_I2C1_Initv>
  MX_USB_DEVICE_Init();
 8000f7e:	f007 ffc7 	bl	8008f10 <MX_USB_DEVICE_Init>
  MX_TIM1_Init();
 8000f82:	f000 f8f3 	bl	800116c <_ZL12MX_TIM1_Initv>
  MX_TIM3_Init();
 8000f86:	f000 f987 	bl	8001298 <_ZL12MX_TIM3_Initv>
  /* USER CODE BEGIN 2 */
  MX_GPIO_Init();
 8000f8a:	f000 fa0d 	bl	80013a8 <_ZL12MX_GPIO_Initv>
  MX_I2C1_Init();
 8000f8e:	f000 f8b9 	bl	8001104 <_ZL12MX_I2C1_Initv>
  MX_USB_DEVICE_Init();
 8000f92:	f007 ffbd 	bl	8008f10 <MX_USB_DEVICE_Init>
  // EXTI->FTSR &= ~(1 << 0); // Desactiva flanco de bajada (falling)
  // EXTI->FTSR &= ~(1 << 1);
  // EXTI->FTSR &= ~(1 << 2);
  // EXTI->FTSR &= ~(1 << 3);

  HAL_Init();
 8000f96:	f000 fcd5 	bl	8001944 <HAL_Init>
  SystemClock_Config();
 8000f9a:	f000 f849 	bl	8001030 <_Z18SystemClock_Configv>
  MX_GPIO_Init();
 8000f9e:	f000 fa03 	bl	80013a8 <_ZL12MX_GPIO_Initv>
  MX_TIM1_Init();
 8000fa2:	f000 f8e3 	bl	800116c <_ZL12MX_TIM1_Initv>
  MX_TIM3_Init();
 8000fa6:	f000 f977 	bl	8001298 <_ZL12MX_TIM3_Initv>

  lcd_begin();
 8000faa:	f7ff fed1 	bl	8000d50 <_Z9lcd_beginv>
  send_msg("Equipo4");
 8000fae:	481a      	ldr	r0, [pc, #104]	; (8001018 <main+0xb0>)
 8000fb0:	f7ff ff58 	bl	8000e64 <_Z8send_msgPc>

  movementInit();
 8000fb4:	f7ff fdd0 	bl	8000b58 <_Z12movementInitv>

  /// SPEED

  uint32_t last_average_time = 0;
 8000fb8:	2300      	movs	r3, #0
 8000fba:	62fb      	str	r3, [r7, #44]	; 0x2c
  float total_distance = 0;
 8000fbc:	f04f 0300 	mov.w	r3, #0
 8000fc0:	62bb      	str	r3, [r7, #40]	; 0x28
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    uint32_t now = HAL_GetTick();
 8000fc2:	f000 fd17 	bl	80019f4 <HAL_GetTick>
 8000fc6:	6278      	str	r0, [r7, #36]	; 0x24
    frontLeftMotor.update_motor(now);
 8000fc8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8000fca:	4814      	ldr	r0, [pc, #80]	; (800101c <main+0xb4>)
 8000fcc:	f7ff fc6e 	bl	80008ac <_ZN5Motor12update_motorEm>
    frontRightMotor.update_motor(now);
 8000fd0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8000fd2:	4813      	ldr	r0, [pc, #76]	; (8001020 <main+0xb8>)
 8000fd4:	f7ff fc6a 	bl	80008ac <_ZN5Motor12update_motorEm>
    backLeftMotor.update_motor(now);
 8000fd8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8000fda:	4812      	ldr	r0, [pc, #72]	; (8001024 <main+0xbc>)
 8000fdc:	f7ff fc66 	bl	80008ac <_ZN5Motor12update_motorEm>
    backRightMotor.update_motor(now);
 8000fe0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8000fe2:	4811      	ldr	r0, [pc, #68]	; (8001028 <main+0xc0>)
 8000fe4:	f7ff fc62 	bl	80008ac <_ZN5Motor12update_motorEm>
    //   send_msg(buffer);

    //   last_average_time = now;
    // }
    char buffer[32];
    sprintf(buffer, "Dist: %d cm", (int)backRightMotor.getDistance());
 8000fe8:	480f      	ldr	r0, [pc, #60]	; (8001028 <main+0xc0>)
 8000fea:	f7ff fd6d 	bl	8000ac8 <_ZN5Motor11getDistanceEv>
 8000fee:	4603      	mov	r3, r0
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	f7ff fb7f 	bl	80006f4 <__aeabi_f2iz>
 8000ff6:	4602      	mov	r2, r0
 8000ff8:	1d3b      	adds	r3, r7, #4
 8000ffa:	490c      	ldr	r1, [pc, #48]	; (800102c <main+0xc4>)
 8000ffc:	4618      	mov	r0, r3
 8000ffe:	f008 fc2f 	bl	8009860 <siprintf>
    lcd_clean();
 8001002:	f7ff ff59 	bl	8000eb8 <_Z9lcd_cleanv>
    send_msg(buffer);
 8001006:	1d3b      	adds	r3, r7, #4
 8001008:	4618      	mov	r0, r3
 800100a:	f7ff ff2b 	bl	8000e64 <_Z8send_msgPc>
    HAL_Delay(100);
 800100e:	2064      	movs	r0, #100	; 0x64
 8001010:	f000 fcfa 	bl	8001a08 <HAL_Delay>

    /* USER CODE BEGIN 3 */
  }
 8001014:	e7d5      	b.n	8000fc2 <main+0x5a>
 8001016:	bf00      	nop
 8001018:	0800a0ec 	.word	0x0800a0ec
 800101c:	2000028c 	.word	0x2000028c
 8001020:	20000308 	.word	0x20000308
 8001024:	20000384 	.word	0x20000384
 8001028:	20000400 	.word	0x20000400
 800102c:	0800a0f4 	.word	0x0800a0f4

08001030 <_Z18SystemClock_Configv>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b094      	sub	sp, #80	; 0x50
 8001034:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001036:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800103a:	2228      	movs	r2, #40	; 0x28
 800103c:	2100      	movs	r1, #0
 800103e:	4618      	mov	r0, r3
 8001040:	f008 fc06 	bl	8009850 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001044:	f107 0314 	add.w	r3, r7, #20
 8001048:	2200      	movs	r2, #0
 800104a:	601a      	str	r2, [r3, #0]
 800104c:	605a      	str	r2, [r3, #4]
 800104e:	609a      	str	r2, [r3, #8]
 8001050:	60da      	str	r2, [r3, #12]
 8001052:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001054:	1d3b      	adds	r3, r7, #4
 8001056:	2200      	movs	r2, #0
 8001058:	601a      	str	r2, [r3, #0]
 800105a:	605a      	str	r2, [r3, #4]
 800105c:	609a      	str	r2, [r3, #8]
 800105e:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
   * in the RCC_OscInitTypeDef structure.
   */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001060:	2301      	movs	r3, #1
 8001062:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001064:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001068:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800106a:	2300      	movs	r3, #0
 800106c:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800106e:	2301      	movs	r3, #1
 8001070:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001072:	2302      	movs	r3, #2
 8001074:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001076:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800107a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800107c:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001080:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001082:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001086:	4618      	mov	r0, r3
 8001088:	f003 f9a4 	bl	80043d4 <HAL_RCC_OscConfig>
 800108c:	4603      	mov	r3, r0
 800108e:	2b00      	cmp	r3, #0
 8001090:	bf14      	ite	ne
 8001092:	2301      	movne	r3, #1
 8001094:	2300      	moveq	r3, #0
 8001096:	b2db      	uxtb	r3, r3
 8001098:	2b00      	cmp	r3, #0
 800109a:	d001      	beq.n	80010a0 <_Z18SystemClock_Configv+0x70>
  {
    Error_Handler();
 800109c:	f000 fa1e 	bl	80014dc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
   */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80010a0:	230f      	movs	r3, #15
 80010a2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010a4:	2302      	movs	r3, #2
 80010a6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010a8:	2300      	movs	r3, #0
 80010aa:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80010ac:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80010b0:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010b2:	2300      	movs	r3, #0
 80010b4:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80010b6:	f107 0314 	add.w	r3, r7, #20
 80010ba:	2102      	movs	r1, #2
 80010bc:	4618      	mov	r0, r3
 80010be:	f003 fc09 	bl	80048d4 <HAL_RCC_ClockConfig>
 80010c2:	4603      	mov	r3, r0
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	bf14      	ite	ne
 80010c8:	2301      	movne	r3, #1
 80010ca:	2300      	moveq	r3, #0
 80010cc:	b2db      	uxtb	r3, r3
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d001      	beq.n	80010d6 <_Z18SystemClock_Configv+0xa6>
  {
    Error_Handler();
 80010d2:	f000 fa03 	bl	80014dc <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80010d6:	2310      	movs	r3, #16
 80010d8:	607b      	str	r3, [r7, #4]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 80010da:	2300      	movs	r3, #0
 80010dc:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80010de:	1d3b      	adds	r3, r7, #4
 80010e0:	4618      	mov	r0, r3
 80010e2:	f003 fd71 	bl	8004bc8 <HAL_RCCEx_PeriphCLKConfig>
 80010e6:	4603      	mov	r3, r0
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	bf14      	ite	ne
 80010ec:	2301      	movne	r3, #1
 80010ee:	2300      	moveq	r3, #0
 80010f0:	b2db      	uxtb	r3, r3
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d001      	beq.n	80010fa <_Z18SystemClock_Configv+0xca>
  {
    Error_Handler();
 80010f6:	f000 f9f1 	bl	80014dc <Error_Handler>
  }
}
 80010fa:	bf00      	nop
 80010fc:	3750      	adds	r7, #80	; 0x50
 80010fe:	46bd      	mov	sp, r7
 8001100:	bd80      	pop	{r7, pc}
	...

08001104 <_ZL12MX_I2C1_Initv>:
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001108:	4b15      	ldr	r3, [pc, #84]	; (8001160 <_ZL12MX_I2C1_Initv+0x5c>)
 800110a:	4a16      	ldr	r2, [pc, #88]	; (8001164 <_ZL12MX_I2C1_Initv+0x60>)
 800110c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800110e:	4b14      	ldr	r3, [pc, #80]	; (8001160 <_ZL12MX_I2C1_Initv+0x5c>)
 8001110:	4a15      	ldr	r2, [pc, #84]	; (8001168 <_ZL12MX_I2C1_Initv+0x64>)
 8001112:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001114:	4b12      	ldr	r3, [pc, #72]	; (8001160 <_ZL12MX_I2C1_Initv+0x5c>)
 8001116:	2200      	movs	r2, #0
 8001118:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800111a:	4b11      	ldr	r3, [pc, #68]	; (8001160 <_ZL12MX_I2C1_Initv+0x5c>)
 800111c:	2200      	movs	r2, #0
 800111e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001120:	4b0f      	ldr	r3, [pc, #60]	; (8001160 <_ZL12MX_I2C1_Initv+0x5c>)
 8001122:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001126:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001128:	4b0d      	ldr	r3, [pc, #52]	; (8001160 <_ZL12MX_I2C1_Initv+0x5c>)
 800112a:	2200      	movs	r2, #0
 800112c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800112e:	4b0c      	ldr	r3, [pc, #48]	; (8001160 <_ZL12MX_I2C1_Initv+0x5c>)
 8001130:	2200      	movs	r2, #0
 8001132:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001134:	4b0a      	ldr	r3, [pc, #40]	; (8001160 <_ZL12MX_I2C1_Initv+0x5c>)
 8001136:	2200      	movs	r2, #0
 8001138:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800113a:	4b09      	ldr	r3, [pc, #36]	; (8001160 <_ZL12MX_I2C1_Initv+0x5c>)
 800113c:	2200      	movs	r2, #0
 800113e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001140:	4807      	ldr	r0, [pc, #28]	; (8001160 <_ZL12MX_I2C1_Initv+0x5c>)
 8001142:	f000 ff47 	bl	8001fd4 <HAL_I2C_Init>
 8001146:	4603      	mov	r3, r0
 8001148:	2b00      	cmp	r3, #0
 800114a:	bf14      	ite	ne
 800114c:	2301      	movne	r3, #1
 800114e:	2300      	moveq	r3, #0
 8001150:	b2db      	uxtb	r3, r3
 8001152:	2b00      	cmp	r3, #0
 8001154:	d001      	beq.n	800115a <_ZL12MX_I2C1_Initv+0x56>
  {
    Error_Handler();
 8001156:	f000 f9c1 	bl	80014dc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */
}
 800115a:	bf00      	nop
 800115c:	bd80      	pop	{r7, pc}
 800115e:	bf00      	nop
 8001160:	2000048c 	.word	0x2000048c
 8001164:	40005400 	.word	0x40005400
 8001168:	000186a0 	.word	0x000186a0

0800116c <_ZL12MX_TIM1_Initv>:
 * @brief TIM1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM1_Init(void)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	b092      	sub	sp, #72	; 0x48
 8001170:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001172:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001176:	2200      	movs	r2, #0
 8001178:	601a      	str	r2, [r3, #0]
 800117a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800117c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001180:	2200      	movs	r2, #0
 8001182:	601a      	str	r2, [r3, #0]
 8001184:	605a      	str	r2, [r3, #4]
 8001186:	609a      	str	r2, [r3, #8]
 8001188:	60da      	str	r2, [r3, #12]
 800118a:	611a      	str	r2, [r3, #16]
 800118c:	615a      	str	r2, [r3, #20]
 800118e:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001190:	1d3b      	adds	r3, r7, #4
 8001192:	2220      	movs	r2, #32
 8001194:	2100      	movs	r1, #0
 8001196:	4618      	mov	r0, r3
 8001198:	f008 fb5a 	bl	8009850 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800119c:	4b3c      	ldr	r3, [pc, #240]	; (8001290 <_ZL12MX_TIM1_Initv+0x124>)
 800119e:	4a3d      	ldr	r2, [pc, #244]	; (8001294 <_ZL12MX_TIM1_Initv+0x128>)
 80011a0:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 71;
 80011a2:	4b3b      	ldr	r3, [pc, #236]	; (8001290 <_ZL12MX_TIM1_Initv+0x124>)
 80011a4:	2247      	movs	r2, #71	; 0x47
 80011a6:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011a8:	4b39      	ldr	r3, [pc, #228]	; (8001290 <_ZL12MX_TIM1_Initv+0x124>)
 80011aa:	2200      	movs	r2, #0
 80011ac:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 50;
 80011ae:	4b38      	ldr	r3, [pc, #224]	; (8001290 <_ZL12MX_TIM1_Initv+0x124>)
 80011b0:	2232      	movs	r2, #50	; 0x32
 80011b2:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011b4:	4b36      	ldr	r3, [pc, #216]	; (8001290 <_ZL12MX_TIM1_Initv+0x124>)
 80011b6:	2200      	movs	r2, #0
 80011b8:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80011ba:	4b35      	ldr	r3, [pc, #212]	; (8001290 <_ZL12MX_TIM1_Initv+0x124>)
 80011bc:	2200      	movs	r2, #0
 80011be:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80011c0:	4b33      	ldr	r3, [pc, #204]	; (8001290 <_ZL12MX_TIM1_Initv+0x124>)
 80011c2:	2200      	movs	r2, #0
 80011c4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80011c6:	4832      	ldr	r0, [pc, #200]	; (8001290 <_ZL12MX_TIM1_Initv+0x124>)
 80011c8:	f003 fdb4 	bl	8004d34 <HAL_TIM_PWM_Init>
 80011cc:	4603      	mov	r3, r0
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	bf14      	ite	ne
 80011d2:	2301      	movne	r3, #1
 80011d4:	2300      	moveq	r3, #0
 80011d6:	b2db      	uxtb	r3, r3
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d001      	beq.n	80011e0 <_ZL12MX_TIM1_Initv+0x74>
  {
    Error_Handler();
 80011dc:	f000 f97e 	bl	80014dc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80011e0:	2300      	movs	r3, #0
 80011e2:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80011e4:	2300      	movs	r3, #0
 80011e6:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80011e8:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80011ec:	4619      	mov	r1, r3
 80011ee:	4828      	ldr	r0, [pc, #160]	; (8001290 <_ZL12MX_TIM1_Initv+0x124>)
 80011f0:	f004 f96e 	bl	80054d0 <HAL_TIMEx_MasterConfigSynchronization>
 80011f4:	4603      	mov	r3, r0
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	bf14      	ite	ne
 80011fa:	2301      	movne	r3, #1
 80011fc:	2300      	moveq	r3, #0
 80011fe:	b2db      	uxtb	r3, r3
 8001200:	2b00      	cmp	r3, #0
 8001202:	d001      	beq.n	8001208 <_ZL12MX_TIM1_Initv+0x9c>
  {
    Error_Handler();
 8001204:	f000 f96a 	bl	80014dc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001208:	2360      	movs	r3, #96	; 0x60
 800120a:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 800120c:	2300      	movs	r3, #0
 800120e:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001210:	2300      	movs	r3, #0
 8001212:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001214:	2300      	movs	r3, #0
 8001216:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001218:	2300      	movs	r3, #0
 800121a:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800121c:	2300      	movs	r3, #0
 800121e:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001220:	2300      	movs	r3, #0
 8001222:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001224:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001228:	2200      	movs	r2, #0
 800122a:	4619      	mov	r1, r3
 800122c:	4818      	ldr	r0, [pc, #96]	; (8001290 <_ZL12MX_TIM1_Initv+0x124>)
 800122e:	f003 fe73 	bl	8004f18 <HAL_TIM_PWM_ConfigChannel>
 8001232:	4603      	mov	r3, r0
 8001234:	2b00      	cmp	r3, #0
 8001236:	bf14      	ite	ne
 8001238:	2301      	movne	r3, #1
 800123a:	2300      	moveq	r3, #0
 800123c:	b2db      	uxtb	r3, r3
 800123e:	2b00      	cmp	r3, #0
 8001240:	d001      	beq.n	8001246 <_ZL12MX_TIM1_Initv+0xda>
  {
    Error_Handler();
 8001242:	f000 f94b 	bl	80014dc <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001246:	2300      	movs	r3, #0
 8001248:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800124a:	2300      	movs	r3, #0
 800124c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800124e:	2300      	movs	r3, #0
 8001250:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001252:	2300      	movs	r3, #0
 8001254:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001256:	2300      	movs	r3, #0
 8001258:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800125a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800125e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001260:	2300      	movs	r3, #0
 8001262:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001264:	1d3b      	adds	r3, r7, #4
 8001266:	4619      	mov	r1, r3
 8001268:	4809      	ldr	r0, [pc, #36]	; (8001290 <_ZL12MX_TIM1_Initv+0x124>)
 800126a:	f004 f98f 	bl	800558c <HAL_TIMEx_ConfigBreakDeadTime>
 800126e:	4603      	mov	r3, r0
 8001270:	2b00      	cmp	r3, #0
 8001272:	bf14      	ite	ne
 8001274:	2301      	movne	r3, #1
 8001276:	2300      	moveq	r3, #0
 8001278:	b2db      	uxtb	r3, r3
 800127a:	2b00      	cmp	r3, #0
 800127c:	d001      	beq.n	8001282 <_ZL12MX_TIM1_Initv+0x116>
  {
    Error_Handler();
 800127e:	f000 f92d 	bl	80014dc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001282:	4803      	ldr	r0, [pc, #12]	; (8001290 <_ZL12MX_TIM1_Initv+0x124>)
 8001284:	f000 fa40 	bl	8001708 <HAL_TIM_MspPostInit>
}
 8001288:	bf00      	nop
 800128a:	3748      	adds	r7, #72	; 0x48
 800128c:	46bd      	mov	sp, r7
 800128e:	bd80      	pop	{r7, pc}
 8001290:	200001fc 	.word	0x200001fc
 8001294:	40012c00 	.word	0x40012c00

08001298 <_ZL12MX_TIM3_Initv>:
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	b08a      	sub	sp, #40	; 0x28
 800129c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800129e:	f107 0320 	add.w	r3, r7, #32
 80012a2:	2200      	movs	r2, #0
 80012a4:	601a      	str	r2, [r3, #0]
 80012a6:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80012a8:	1d3b      	adds	r3, r7, #4
 80012aa:	2200      	movs	r2, #0
 80012ac:	601a      	str	r2, [r3, #0]
 80012ae:	605a      	str	r2, [r3, #4]
 80012b0:	609a      	str	r2, [r3, #8]
 80012b2:	60da      	str	r2, [r3, #12]
 80012b4:	611a      	str	r2, [r3, #16]
 80012b6:	615a      	str	r2, [r3, #20]
 80012b8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80012ba:	4b39      	ldr	r3, [pc, #228]	; (80013a0 <_ZL12MX_TIM3_Initv+0x108>)
 80012bc:	4a39      	ldr	r2, [pc, #228]	; (80013a4 <_ZL12MX_TIM3_Initv+0x10c>)
 80012be:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 71;
 80012c0:	4b37      	ldr	r3, [pc, #220]	; (80013a0 <_ZL12MX_TIM3_Initv+0x108>)
 80012c2:	2247      	movs	r2, #71	; 0x47
 80012c4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012c6:	4b36      	ldr	r3, [pc, #216]	; (80013a0 <_ZL12MX_TIM3_Initv+0x108>)
 80012c8:	2200      	movs	r2, #0
 80012ca:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 50;
 80012cc:	4b34      	ldr	r3, [pc, #208]	; (80013a0 <_ZL12MX_TIM3_Initv+0x108>)
 80012ce:	2232      	movs	r2, #50	; 0x32
 80012d0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80012d2:	4b33      	ldr	r3, [pc, #204]	; (80013a0 <_ZL12MX_TIM3_Initv+0x108>)
 80012d4:	2200      	movs	r2, #0
 80012d6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80012d8:	4b31      	ldr	r3, [pc, #196]	; (80013a0 <_ZL12MX_TIM3_Initv+0x108>)
 80012da:	2200      	movs	r2, #0
 80012dc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80012de:	4830      	ldr	r0, [pc, #192]	; (80013a0 <_ZL12MX_TIM3_Initv+0x108>)
 80012e0:	f003 fd28 	bl	8004d34 <HAL_TIM_PWM_Init>
 80012e4:	4603      	mov	r3, r0
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	bf14      	ite	ne
 80012ea:	2301      	movne	r3, #1
 80012ec:	2300      	moveq	r3, #0
 80012ee:	b2db      	uxtb	r3, r3
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d001      	beq.n	80012f8 <_ZL12MX_TIM3_Initv+0x60>
  {
    Error_Handler();
 80012f4:	f000 f8f2 	bl	80014dc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80012f8:	2300      	movs	r3, #0
 80012fa:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012fc:	2300      	movs	r3, #0
 80012fe:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001300:	f107 0320 	add.w	r3, r7, #32
 8001304:	4619      	mov	r1, r3
 8001306:	4826      	ldr	r0, [pc, #152]	; (80013a0 <_ZL12MX_TIM3_Initv+0x108>)
 8001308:	f004 f8e2 	bl	80054d0 <HAL_TIMEx_MasterConfigSynchronization>
 800130c:	4603      	mov	r3, r0
 800130e:	2b00      	cmp	r3, #0
 8001310:	bf14      	ite	ne
 8001312:	2301      	movne	r3, #1
 8001314:	2300      	moveq	r3, #0
 8001316:	b2db      	uxtb	r3, r3
 8001318:	2b00      	cmp	r3, #0
 800131a:	d001      	beq.n	8001320 <_ZL12MX_TIM3_Initv+0x88>
  {
    Error_Handler();
 800131c:	f000 f8de 	bl	80014dc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001320:	2360      	movs	r3, #96	; 0x60
 8001322:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001324:	2300      	movs	r3, #0
 8001326:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001328:	2300      	movs	r3, #0
 800132a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800132c:	2300      	movs	r3, #0
 800132e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001330:	1d3b      	adds	r3, r7, #4
 8001332:	2200      	movs	r2, #0
 8001334:	4619      	mov	r1, r3
 8001336:	481a      	ldr	r0, [pc, #104]	; (80013a0 <_ZL12MX_TIM3_Initv+0x108>)
 8001338:	f003 fdee 	bl	8004f18 <HAL_TIM_PWM_ConfigChannel>
 800133c:	4603      	mov	r3, r0
 800133e:	2b00      	cmp	r3, #0
 8001340:	bf14      	ite	ne
 8001342:	2301      	movne	r3, #1
 8001344:	2300      	moveq	r3, #0
 8001346:	b2db      	uxtb	r3, r3
 8001348:	2b00      	cmp	r3, #0
 800134a:	d001      	beq.n	8001350 <_ZL12MX_TIM3_Initv+0xb8>
  {
    Error_Handler();
 800134c:	f000 f8c6 	bl	80014dc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001350:	1d3b      	adds	r3, r7, #4
 8001352:	2204      	movs	r2, #4
 8001354:	4619      	mov	r1, r3
 8001356:	4812      	ldr	r0, [pc, #72]	; (80013a0 <_ZL12MX_TIM3_Initv+0x108>)
 8001358:	f003 fdde 	bl	8004f18 <HAL_TIM_PWM_ConfigChannel>
 800135c:	4603      	mov	r3, r0
 800135e:	2b00      	cmp	r3, #0
 8001360:	bf14      	ite	ne
 8001362:	2301      	movne	r3, #1
 8001364:	2300      	moveq	r3, #0
 8001366:	b2db      	uxtb	r3, r3
 8001368:	2b00      	cmp	r3, #0
 800136a:	d001      	beq.n	8001370 <_ZL12MX_TIM3_Initv+0xd8>
  {
    Error_Handler();
 800136c:	f000 f8b6 	bl	80014dc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001370:	1d3b      	adds	r3, r7, #4
 8001372:	220c      	movs	r2, #12
 8001374:	4619      	mov	r1, r3
 8001376:	480a      	ldr	r0, [pc, #40]	; (80013a0 <_ZL12MX_TIM3_Initv+0x108>)
 8001378:	f003 fdce 	bl	8004f18 <HAL_TIM_PWM_ConfigChannel>
 800137c:	4603      	mov	r3, r0
 800137e:	2b00      	cmp	r3, #0
 8001380:	bf14      	ite	ne
 8001382:	2301      	movne	r3, #1
 8001384:	2300      	moveq	r3, #0
 8001386:	b2db      	uxtb	r3, r3
 8001388:	2b00      	cmp	r3, #0
 800138a:	d001      	beq.n	8001390 <_ZL12MX_TIM3_Initv+0xf8>
  {
    Error_Handler();
 800138c:	f000 f8a6 	bl	80014dc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001390:	4803      	ldr	r0, [pc, #12]	; (80013a0 <_ZL12MX_TIM3_Initv+0x108>)
 8001392:	f000 f9b9 	bl	8001708 <HAL_TIM_MspPostInit>
}
 8001396:	bf00      	nop
 8001398:	3728      	adds	r7, #40	; 0x28
 800139a:	46bd      	mov	sp, r7
 800139c:	bd80      	pop	{r7, pc}
 800139e:	bf00      	nop
 80013a0:	20000244 	.word	0x20000244
 80013a4:	40000400 	.word	0x40000400

080013a8 <_ZL12MX_GPIO_Initv>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b088      	sub	sp, #32
 80013ac:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013ae:	f107 0310 	add.w	r3, r7, #16
 80013b2:	2200      	movs	r2, #0
 80013b4:	601a      	str	r2, [r3, #0]
 80013b6:	605a      	str	r2, [r3, #4]
 80013b8:	609a      	str	r2, [r3, #8]
 80013ba:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80013bc:	4b43      	ldr	r3, [pc, #268]	; (80014cc <_ZL12MX_GPIO_Initv+0x124>)
 80013be:	699b      	ldr	r3, [r3, #24]
 80013c0:	4a42      	ldr	r2, [pc, #264]	; (80014cc <_ZL12MX_GPIO_Initv+0x124>)
 80013c2:	f043 0310 	orr.w	r3, r3, #16
 80013c6:	6193      	str	r3, [r2, #24]
 80013c8:	4b40      	ldr	r3, [pc, #256]	; (80014cc <_ZL12MX_GPIO_Initv+0x124>)
 80013ca:	699b      	ldr	r3, [r3, #24]
 80013cc:	f003 0310 	and.w	r3, r3, #16
 80013d0:	60fb      	str	r3, [r7, #12]
 80013d2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80013d4:	4b3d      	ldr	r3, [pc, #244]	; (80014cc <_ZL12MX_GPIO_Initv+0x124>)
 80013d6:	699b      	ldr	r3, [r3, #24]
 80013d8:	4a3c      	ldr	r2, [pc, #240]	; (80014cc <_ZL12MX_GPIO_Initv+0x124>)
 80013da:	f043 0320 	orr.w	r3, r3, #32
 80013de:	6193      	str	r3, [r2, #24]
 80013e0:	4b3a      	ldr	r3, [pc, #232]	; (80014cc <_ZL12MX_GPIO_Initv+0x124>)
 80013e2:	699b      	ldr	r3, [r3, #24]
 80013e4:	f003 0320 	and.w	r3, r3, #32
 80013e8:	60bb      	str	r3, [r7, #8]
 80013ea:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013ec:	4b37      	ldr	r3, [pc, #220]	; (80014cc <_ZL12MX_GPIO_Initv+0x124>)
 80013ee:	699b      	ldr	r3, [r3, #24]
 80013f0:	4a36      	ldr	r2, [pc, #216]	; (80014cc <_ZL12MX_GPIO_Initv+0x124>)
 80013f2:	f043 0304 	orr.w	r3, r3, #4
 80013f6:	6193      	str	r3, [r2, #24]
 80013f8:	4b34      	ldr	r3, [pc, #208]	; (80014cc <_ZL12MX_GPIO_Initv+0x124>)
 80013fa:	699b      	ldr	r3, [r3, #24]
 80013fc:	f003 0304 	and.w	r3, r3, #4
 8001400:	607b      	str	r3, [r7, #4]
 8001402:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001404:	4b31      	ldr	r3, [pc, #196]	; (80014cc <_ZL12MX_GPIO_Initv+0x124>)
 8001406:	699b      	ldr	r3, [r3, #24]
 8001408:	4a30      	ldr	r2, [pc, #192]	; (80014cc <_ZL12MX_GPIO_Initv+0x124>)
 800140a:	f043 0308 	orr.w	r3, r3, #8
 800140e:	6193      	str	r3, [r2, #24]
 8001410:	4b2e      	ldr	r3, [pc, #184]	; (80014cc <_ZL12MX_GPIO_Initv+0x124>)
 8001412:	699b      	ldr	r3, [r3, #24]
 8001414:	f003 0308 	and.w	r3, r3, #8
 8001418:	603b      	str	r3, [r7, #0]
 800141a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4 | GPIO_PIN_5, GPIO_PIN_RESET);
 800141c:	2200      	movs	r2, #0
 800141e:	2130      	movs	r1, #48	; 0x30
 8001420:	482b      	ldr	r0, [pc, #172]	; (80014d0 <_ZL12MX_GPIO_Initv+0x128>)
 8001422:	f000 fda7 	bl	8001f74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0 | GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15, GPIO_PIN_RESET);
 8001426:	2200      	movs	r2, #0
 8001428:	f64e 4101 	movw	r1, #60417	; 0xec01
 800142c:	4829      	ldr	r0, [pc, #164]	; (80014d4 <_ZL12MX_GPIO_Initv+0x12c>)
 800142e:	f000 fda1 	bl	8001f74 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA0 PA1 PA2 PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3;
 8001432:	230f      	movs	r3, #15
 8001434:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001436:	4b28      	ldr	r3, [pc, #160]	; (80014d8 <_ZL12MX_GPIO_Initv+0x130>)
 8001438:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800143a:	2301      	movs	r3, #1
 800143c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800143e:	f107 0310 	add.w	r3, r7, #16
 8001442:	4619      	mov	r1, r3
 8001444:	4822      	ldr	r0, [pc, #136]	; (80014d0 <_ZL12MX_GPIO_Initv+0x128>)
 8001446:	f000 fc11 	bl	8001c6c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_4 | GPIO_PIN_5;
 800144a:	2330      	movs	r3, #48	; 0x30
 800144c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800144e:	2301      	movs	r3, #1
 8001450:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001452:	2300      	movs	r3, #0
 8001454:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001456:	2302      	movs	r3, #2
 8001458:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800145a:	f107 0310 	add.w	r3, r7, #16
 800145e:	4619      	mov	r1, r3
 8001460:	481b      	ldr	r0, [pc, #108]	; (80014d0 <_ZL12MX_GPIO_Initv+0x128>)
 8001462:	f000 fc03 	bl	8001c6c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB10 PB11 PB13
                           PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
 8001466:	f64e 4301 	movw	r3, #60417	; 0xec01
 800146a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800146c:	2301      	movs	r3, #1
 800146e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001470:	2300      	movs	r3, #0
 8001472:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001474:	2302      	movs	r3, #2
 8001476:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001478:	f107 0310 	add.w	r3, r7, #16
 800147c:	4619      	mov	r1, r3
 800147e:	4815      	ldr	r0, [pc, #84]	; (80014d4 <_ZL12MX_GPIO_Initv+0x12c>)
 8001480:	f000 fbf4 	bl	8001c6c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8001484:	2200      	movs	r2, #0
 8001486:	2100      	movs	r1, #0
 8001488:	2006      	movs	r0, #6
 800148a:	f000 fbb8 	bl	8001bfe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 800148e:	2006      	movs	r0, #6
 8001490:	f000 fbd1 	bl	8001c36 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8001494:	2200      	movs	r2, #0
 8001496:	2100      	movs	r1, #0
 8001498:	2007      	movs	r0, #7
 800149a:	f000 fbb0 	bl	8001bfe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 800149e:	2007      	movs	r0, #7
 80014a0:	f000 fbc9 	bl	8001c36 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 80014a4:	2200      	movs	r2, #0
 80014a6:	2100      	movs	r1, #0
 80014a8:	2008      	movs	r0, #8
 80014aa:	f000 fba8 	bl	8001bfe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 80014ae:	2008      	movs	r0, #8
 80014b0:	f000 fbc1 	bl	8001c36 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 80014b4:	2200      	movs	r2, #0
 80014b6:	2100      	movs	r1, #0
 80014b8:	2009      	movs	r0, #9
 80014ba:	f000 fba0 	bl	8001bfe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 80014be:	2009      	movs	r0, #9
 80014c0:	f000 fbb9 	bl	8001c36 <HAL_NVIC_EnableIRQ>
}
 80014c4:	bf00      	nop
 80014c6:	3720      	adds	r7, #32
 80014c8:	46bd      	mov	sp, r7
 80014ca:	bd80      	pop	{r7, pc}
 80014cc:	40021000 	.word	0x40021000
 80014d0:	40010800 	.word	0x40010800
 80014d4:	40010c00 	.word	0x40010c00
 80014d8:	10110000 	.word	0x10110000

080014dc <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 80014dc:	b480      	push	{r7}
 80014de:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80014e0:	b672      	cpsid	i
}
 80014e2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80014e4:	e7fe      	b.n	80014e4 <Error_Handler+0x8>
	...

080014e8 <_Z41__static_initialization_and_destruction_0ii>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 80014e8:	b580      	push	{r7, lr}
 80014ea:	b082      	sub	sp, #8
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	6078      	str	r0, [r7, #4]
 80014f0:	6039      	str	r1, [r7, #0]
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	2b01      	cmp	r3, #1
 80014f6:	d148      	bne.n	800158a <_Z41__static_initialization_and_destruction_0ii+0xa2>
 80014f8:	683b      	ldr	r3, [r7, #0]
 80014fa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80014fe:	4293      	cmp	r3, r2
 8001500:	d143      	bne.n	800158a <_Z41__static_initialization_and_destruction_0ii+0xa2>
inline Motor frontLeftMotor;
 8001502:	4b24      	ldr	r3, [pc, #144]	; (8001594 <_Z41__static_initialization_and_destruction_0ii+0xac>)
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	3301      	adds	r3, #1
 8001508:	4a22      	ldr	r2, [pc, #136]	; (8001594 <_Z41__static_initialization_and_destruction_0ii+0xac>)
 800150a:	6013      	str	r3, [r2, #0]
 800150c:	4b21      	ldr	r3, [pc, #132]	; (8001594 <_Z41__static_initialization_and_destruction_0ii+0xac>)
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	2b01      	cmp	r3, #1
 8001512:	bf0c      	ite	eq
 8001514:	2301      	moveq	r3, #1
 8001516:	2300      	movne	r3, #0
 8001518:	b2db      	uxtb	r3, r3
 800151a:	2b00      	cmp	r3, #0
 800151c:	d002      	beq.n	8001524 <_Z41__static_initialization_and_destruction_0ii+0x3c>
 800151e:	481e      	ldr	r0, [pc, #120]	; (8001598 <_Z41__static_initialization_and_destruction_0ii+0xb0>)
 8001520:	f7ff f92e 	bl	8000780 <_ZN5MotorC1Ev>
inline Motor frontRightMotor;
 8001524:	4b1d      	ldr	r3, [pc, #116]	; (800159c <_Z41__static_initialization_and_destruction_0ii+0xb4>)
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	3301      	adds	r3, #1
 800152a:	4a1c      	ldr	r2, [pc, #112]	; (800159c <_Z41__static_initialization_and_destruction_0ii+0xb4>)
 800152c:	6013      	str	r3, [r2, #0]
 800152e:	4b1b      	ldr	r3, [pc, #108]	; (800159c <_Z41__static_initialization_and_destruction_0ii+0xb4>)
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	2b01      	cmp	r3, #1
 8001534:	bf0c      	ite	eq
 8001536:	2301      	moveq	r3, #1
 8001538:	2300      	movne	r3, #0
 800153a:	b2db      	uxtb	r3, r3
 800153c:	2b00      	cmp	r3, #0
 800153e:	d002      	beq.n	8001546 <_Z41__static_initialization_and_destruction_0ii+0x5e>
 8001540:	4817      	ldr	r0, [pc, #92]	; (80015a0 <_Z41__static_initialization_and_destruction_0ii+0xb8>)
 8001542:	f7ff f91d 	bl	8000780 <_ZN5MotorC1Ev>
inline Motor backLeftMotor;
 8001546:	4b17      	ldr	r3, [pc, #92]	; (80015a4 <_Z41__static_initialization_and_destruction_0ii+0xbc>)
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	3301      	adds	r3, #1
 800154c:	4a15      	ldr	r2, [pc, #84]	; (80015a4 <_Z41__static_initialization_and_destruction_0ii+0xbc>)
 800154e:	6013      	str	r3, [r2, #0]
 8001550:	4b14      	ldr	r3, [pc, #80]	; (80015a4 <_Z41__static_initialization_and_destruction_0ii+0xbc>)
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	2b01      	cmp	r3, #1
 8001556:	bf0c      	ite	eq
 8001558:	2301      	moveq	r3, #1
 800155a:	2300      	movne	r3, #0
 800155c:	b2db      	uxtb	r3, r3
 800155e:	2b00      	cmp	r3, #0
 8001560:	d002      	beq.n	8001568 <_Z41__static_initialization_and_destruction_0ii+0x80>
 8001562:	4811      	ldr	r0, [pc, #68]	; (80015a8 <_Z41__static_initialization_and_destruction_0ii+0xc0>)
 8001564:	f7ff f90c 	bl	8000780 <_ZN5MotorC1Ev>
inline Motor backRightMotor;
 8001568:	4b10      	ldr	r3, [pc, #64]	; (80015ac <_Z41__static_initialization_and_destruction_0ii+0xc4>)
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	3301      	adds	r3, #1
 800156e:	4a0f      	ldr	r2, [pc, #60]	; (80015ac <_Z41__static_initialization_and_destruction_0ii+0xc4>)
 8001570:	6013      	str	r3, [r2, #0]
 8001572:	4b0e      	ldr	r3, [pc, #56]	; (80015ac <_Z41__static_initialization_and_destruction_0ii+0xc4>)
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	2b01      	cmp	r3, #1
 8001578:	bf0c      	ite	eq
 800157a:	2301      	moveq	r3, #1
 800157c:	2300      	movne	r3, #0
 800157e:	b2db      	uxtb	r3, r3
 8001580:	2b00      	cmp	r3, #0
 8001582:	d002      	beq.n	800158a <_Z41__static_initialization_and_destruction_0ii+0xa2>
 8001584:	480a      	ldr	r0, [pc, #40]	; (80015b0 <_Z41__static_initialization_and_destruction_0ii+0xc8>)
 8001586:	f7ff f8fb 	bl	8000780 <_ZN5MotorC1Ev>
 800158a:	bf00      	nop
 800158c:	3708      	adds	r7, #8
 800158e:	46bd      	mov	sp, r7
 8001590:	bd80      	pop	{r7, pc}
 8001592:	bf00      	nop
 8001594:	2000047c 	.word	0x2000047c
 8001598:	2000028c 	.word	0x2000028c
 800159c:	20000480 	.word	0x20000480
 80015a0:	20000308 	.word	0x20000308
 80015a4:	20000484 	.word	0x20000484
 80015a8:	20000384 	.word	0x20000384
 80015ac:	20000488 	.word	0x20000488
 80015b0:	20000400 	.word	0x20000400

080015b4 <_GLOBAL__sub_I_hi2c1>:
 80015b4:	b580      	push	{r7, lr}
 80015b6:	af00      	add	r7, sp, #0
 80015b8:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80015bc:	2001      	movs	r0, #1
 80015be:	f7ff ff93 	bl	80014e8 <_Z41__static_initialization_and_destruction_0ii>
 80015c2:	bd80      	pop	{r7, pc}

080015c4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80015c4:	b480      	push	{r7}
 80015c6:	b085      	sub	sp, #20
 80015c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80015ca:	4b15      	ldr	r3, [pc, #84]	; (8001620 <HAL_MspInit+0x5c>)
 80015cc:	699b      	ldr	r3, [r3, #24]
 80015ce:	4a14      	ldr	r2, [pc, #80]	; (8001620 <HAL_MspInit+0x5c>)
 80015d0:	f043 0301 	orr.w	r3, r3, #1
 80015d4:	6193      	str	r3, [r2, #24]
 80015d6:	4b12      	ldr	r3, [pc, #72]	; (8001620 <HAL_MspInit+0x5c>)
 80015d8:	699b      	ldr	r3, [r3, #24]
 80015da:	f003 0301 	and.w	r3, r3, #1
 80015de:	60bb      	str	r3, [r7, #8]
 80015e0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80015e2:	4b0f      	ldr	r3, [pc, #60]	; (8001620 <HAL_MspInit+0x5c>)
 80015e4:	69db      	ldr	r3, [r3, #28]
 80015e6:	4a0e      	ldr	r2, [pc, #56]	; (8001620 <HAL_MspInit+0x5c>)
 80015e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80015ec:	61d3      	str	r3, [r2, #28]
 80015ee:	4b0c      	ldr	r3, [pc, #48]	; (8001620 <HAL_MspInit+0x5c>)
 80015f0:	69db      	ldr	r3, [r3, #28]
 80015f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015f6:	607b      	str	r3, [r7, #4]
 80015f8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80015fa:	4b0a      	ldr	r3, [pc, #40]	; (8001624 <HAL_MspInit+0x60>)
 80015fc:	685b      	ldr	r3, [r3, #4]
 80015fe:	60fb      	str	r3, [r7, #12]
 8001600:	68fb      	ldr	r3, [r7, #12]
 8001602:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001606:	60fb      	str	r3, [r7, #12]
 8001608:	68fb      	ldr	r3, [r7, #12]
 800160a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800160e:	60fb      	str	r3, [r7, #12]
 8001610:	4a04      	ldr	r2, [pc, #16]	; (8001624 <HAL_MspInit+0x60>)
 8001612:	68fb      	ldr	r3, [r7, #12]
 8001614:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001616:	bf00      	nop
 8001618:	3714      	adds	r7, #20
 800161a:	46bd      	mov	sp, r7
 800161c:	bc80      	pop	{r7}
 800161e:	4770      	bx	lr
 8001620:	40021000 	.word	0x40021000
 8001624:	40010000 	.word	0x40010000

08001628 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	b088      	sub	sp, #32
 800162c:	af00      	add	r7, sp, #0
 800162e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001630:	f107 0310 	add.w	r3, r7, #16
 8001634:	2200      	movs	r2, #0
 8001636:	601a      	str	r2, [r3, #0]
 8001638:	605a      	str	r2, [r3, #4]
 800163a:	609a      	str	r2, [r3, #8]
 800163c:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	4a15      	ldr	r2, [pc, #84]	; (8001698 <HAL_I2C_MspInit+0x70>)
 8001644:	4293      	cmp	r3, r2
 8001646:	d123      	bne.n	8001690 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001648:	4b14      	ldr	r3, [pc, #80]	; (800169c <HAL_I2C_MspInit+0x74>)
 800164a:	699b      	ldr	r3, [r3, #24]
 800164c:	4a13      	ldr	r2, [pc, #76]	; (800169c <HAL_I2C_MspInit+0x74>)
 800164e:	f043 0308 	orr.w	r3, r3, #8
 8001652:	6193      	str	r3, [r2, #24]
 8001654:	4b11      	ldr	r3, [pc, #68]	; (800169c <HAL_I2C_MspInit+0x74>)
 8001656:	699b      	ldr	r3, [r3, #24]
 8001658:	f003 0308 	and.w	r3, r3, #8
 800165c:	60fb      	str	r3, [r7, #12]
 800165e:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001660:	23c0      	movs	r3, #192	; 0xc0
 8001662:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001664:	2312      	movs	r3, #18
 8001666:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001668:	2303      	movs	r3, #3
 800166a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800166c:	f107 0310 	add.w	r3, r7, #16
 8001670:	4619      	mov	r1, r3
 8001672:	480b      	ldr	r0, [pc, #44]	; (80016a0 <HAL_I2C_MspInit+0x78>)
 8001674:	f000 fafa 	bl	8001c6c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001678:	4b08      	ldr	r3, [pc, #32]	; (800169c <HAL_I2C_MspInit+0x74>)
 800167a:	69db      	ldr	r3, [r3, #28]
 800167c:	4a07      	ldr	r2, [pc, #28]	; (800169c <HAL_I2C_MspInit+0x74>)
 800167e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001682:	61d3      	str	r3, [r2, #28]
 8001684:	4b05      	ldr	r3, [pc, #20]	; (800169c <HAL_I2C_MspInit+0x74>)
 8001686:	69db      	ldr	r3, [r3, #28]
 8001688:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800168c:	60bb      	str	r3, [r7, #8]
 800168e:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001690:	bf00      	nop
 8001692:	3720      	adds	r7, #32
 8001694:	46bd      	mov	sp, r7
 8001696:	bd80      	pop	{r7, pc}
 8001698:	40005400 	.word	0x40005400
 800169c:	40021000 	.word	0x40021000
 80016a0:	40010c00 	.word	0x40010c00

080016a4 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80016a4:	b480      	push	{r7}
 80016a6:	b085      	sub	sp, #20
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	4a12      	ldr	r2, [pc, #72]	; (80016fc <HAL_TIM_PWM_MspInit+0x58>)
 80016b2:	4293      	cmp	r3, r2
 80016b4:	d10c      	bne.n	80016d0 <HAL_TIM_PWM_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80016b6:	4b12      	ldr	r3, [pc, #72]	; (8001700 <HAL_TIM_PWM_MspInit+0x5c>)
 80016b8:	699b      	ldr	r3, [r3, #24]
 80016ba:	4a11      	ldr	r2, [pc, #68]	; (8001700 <HAL_TIM_PWM_MspInit+0x5c>)
 80016bc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80016c0:	6193      	str	r3, [r2, #24]
 80016c2:	4b0f      	ldr	r3, [pc, #60]	; (8001700 <HAL_TIM_PWM_MspInit+0x5c>)
 80016c4:	699b      	ldr	r3, [r3, #24]
 80016c6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80016ca:	60fb      	str	r3, [r7, #12]
 80016cc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80016ce:	e010      	b.n	80016f2 <HAL_TIM_PWM_MspInit+0x4e>
  else if(htim_pwm->Instance==TIM3)
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	4a0b      	ldr	r2, [pc, #44]	; (8001704 <HAL_TIM_PWM_MspInit+0x60>)
 80016d6:	4293      	cmp	r3, r2
 80016d8:	d10b      	bne.n	80016f2 <HAL_TIM_PWM_MspInit+0x4e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80016da:	4b09      	ldr	r3, [pc, #36]	; (8001700 <HAL_TIM_PWM_MspInit+0x5c>)
 80016dc:	69db      	ldr	r3, [r3, #28]
 80016de:	4a08      	ldr	r2, [pc, #32]	; (8001700 <HAL_TIM_PWM_MspInit+0x5c>)
 80016e0:	f043 0302 	orr.w	r3, r3, #2
 80016e4:	61d3      	str	r3, [r2, #28]
 80016e6:	4b06      	ldr	r3, [pc, #24]	; (8001700 <HAL_TIM_PWM_MspInit+0x5c>)
 80016e8:	69db      	ldr	r3, [r3, #28]
 80016ea:	f003 0302 	and.w	r3, r3, #2
 80016ee:	60bb      	str	r3, [r7, #8]
 80016f0:	68bb      	ldr	r3, [r7, #8]
}
 80016f2:	bf00      	nop
 80016f4:	3714      	adds	r7, #20
 80016f6:	46bd      	mov	sp, r7
 80016f8:	bc80      	pop	{r7}
 80016fa:	4770      	bx	lr
 80016fc:	40012c00 	.word	0x40012c00
 8001700:	40021000 	.word	0x40021000
 8001704:	40000400 	.word	0x40000400

08001708 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	b08a      	sub	sp, #40	; 0x28
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001710:	f107 0318 	add.w	r3, r7, #24
 8001714:	2200      	movs	r2, #0
 8001716:	601a      	str	r2, [r3, #0]
 8001718:	605a      	str	r2, [r3, #4]
 800171a:	609a      	str	r2, [r3, #8]
 800171c:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	4a2b      	ldr	r2, [pc, #172]	; (80017d0 <HAL_TIM_MspPostInit+0xc8>)
 8001724:	4293      	cmp	r3, r2
 8001726:	d119      	bne.n	800175c <HAL_TIM_MspPostInit+0x54>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001728:	4b2a      	ldr	r3, [pc, #168]	; (80017d4 <HAL_TIM_MspPostInit+0xcc>)
 800172a:	699b      	ldr	r3, [r3, #24]
 800172c:	4a29      	ldr	r2, [pc, #164]	; (80017d4 <HAL_TIM_MspPostInit+0xcc>)
 800172e:	f043 0304 	orr.w	r3, r3, #4
 8001732:	6193      	str	r3, [r2, #24]
 8001734:	4b27      	ldr	r3, [pc, #156]	; (80017d4 <HAL_TIM_MspPostInit+0xcc>)
 8001736:	699b      	ldr	r3, [r3, #24]
 8001738:	f003 0304 	and.w	r3, r3, #4
 800173c:	617b      	str	r3, [r7, #20]
 800173e:	697b      	ldr	r3, [r7, #20]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001740:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001744:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001746:	2302      	movs	r3, #2
 8001748:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800174a:	2302      	movs	r3, #2
 800174c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800174e:	f107 0318 	add.w	r3, r7, #24
 8001752:	4619      	mov	r1, r3
 8001754:	4820      	ldr	r0, [pc, #128]	; (80017d8 <HAL_TIM_MspPostInit+0xd0>)
 8001756:	f000 fa89 	bl	8001c6c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800175a:	e034      	b.n	80017c6 <HAL_TIM_MspPostInit+0xbe>
  else if(htim->Instance==TIM3)
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	4a1e      	ldr	r2, [pc, #120]	; (80017dc <HAL_TIM_MspPostInit+0xd4>)
 8001762:	4293      	cmp	r3, r2
 8001764:	d12f      	bne.n	80017c6 <HAL_TIM_MspPostInit+0xbe>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001766:	4b1b      	ldr	r3, [pc, #108]	; (80017d4 <HAL_TIM_MspPostInit+0xcc>)
 8001768:	699b      	ldr	r3, [r3, #24]
 800176a:	4a1a      	ldr	r2, [pc, #104]	; (80017d4 <HAL_TIM_MspPostInit+0xcc>)
 800176c:	f043 0304 	orr.w	r3, r3, #4
 8001770:	6193      	str	r3, [r2, #24]
 8001772:	4b18      	ldr	r3, [pc, #96]	; (80017d4 <HAL_TIM_MspPostInit+0xcc>)
 8001774:	699b      	ldr	r3, [r3, #24]
 8001776:	f003 0304 	and.w	r3, r3, #4
 800177a:	613b      	str	r3, [r7, #16]
 800177c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800177e:	4b15      	ldr	r3, [pc, #84]	; (80017d4 <HAL_TIM_MspPostInit+0xcc>)
 8001780:	699b      	ldr	r3, [r3, #24]
 8001782:	4a14      	ldr	r2, [pc, #80]	; (80017d4 <HAL_TIM_MspPostInit+0xcc>)
 8001784:	f043 0308 	orr.w	r3, r3, #8
 8001788:	6193      	str	r3, [r2, #24]
 800178a:	4b12      	ldr	r3, [pc, #72]	; (80017d4 <HAL_TIM_MspPostInit+0xcc>)
 800178c:	699b      	ldr	r3, [r3, #24]
 800178e:	f003 0308 	and.w	r3, r3, #8
 8001792:	60fb      	str	r3, [r7, #12]
 8001794:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001796:	23c0      	movs	r3, #192	; 0xc0
 8001798:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800179a:	2302      	movs	r3, #2
 800179c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800179e:	2302      	movs	r3, #2
 80017a0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017a2:	f107 0318 	add.w	r3, r7, #24
 80017a6:	4619      	mov	r1, r3
 80017a8:	480b      	ldr	r0, [pc, #44]	; (80017d8 <HAL_TIM_MspPostInit+0xd0>)
 80017aa:	f000 fa5f 	bl	8001c6c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80017ae:	2302      	movs	r3, #2
 80017b0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017b2:	2302      	movs	r3, #2
 80017b4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017b6:	2302      	movs	r3, #2
 80017b8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017ba:	f107 0318 	add.w	r3, r7, #24
 80017be:	4619      	mov	r1, r3
 80017c0:	4807      	ldr	r0, [pc, #28]	; (80017e0 <HAL_TIM_MspPostInit+0xd8>)
 80017c2:	f000 fa53 	bl	8001c6c <HAL_GPIO_Init>
}
 80017c6:	bf00      	nop
 80017c8:	3728      	adds	r7, #40	; 0x28
 80017ca:	46bd      	mov	sp, r7
 80017cc:	bd80      	pop	{r7, pc}
 80017ce:	bf00      	nop
 80017d0:	40012c00 	.word	0x40012c00
 80017d4:	40021000 	.word	0x40021000
 80017d8:	40010800 	.word	0x40010800
 80017dc:	40000400 	.word	0x40000400
 80017e0:	40010c00 	.word	0x40010c00

080017e4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80017e4:	b480      	push	{r7}
 80017e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80017e8:	e7fe      	b.n	80017e8 <NMI_Handler+0x4>

080017ea <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80017ea:	b480      	push	{r7}
 80017ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80017ee:	e7fe      	b.n	80017ee <HardFault_Handler+0x4>

080017f0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80017f0:	b480      	push	{r7}
 80017f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80017f4:	e7fe      	b.n	80017f4 <MemManage_Handler+0x4>

080017f6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80017f6:	b480      	push	{r7}
 80017f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80017fa:	e7fe      	b.n	80017fa <BusFault_Handler+0x4>

080017fc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80017fc:	b480      	push	{r7}
 80017fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001800:	e7fe      	b.n	8001800 <UsageFault_Handler+0x4>

08001802 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001802:	b480      	push	{r7}
 8001804:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001806:	bf00      	nop
 8001808:	46bd      	mov	sp, r7
 800180a:	bc80      	pop	{r7}
 800180c:	4770      	bx	lr

0800180e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800180e:	b480      	push	{r7}
 8001810:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001812:	bf00      	nop
 8001814:	46bd      	mov	sp, r7
 8001816:	bc80      	pop	{r7}
 8001818:	4770      	bx	lr

0800181a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800181a:	b480      	push	{r7}
 800181c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800181e:	bf00      	nop
 8001820:	46bd      	mov	sp, r7
 8001822:	bc80      	pop	{r7}
 8001824:	4770      	bx	lr

08001826 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001826:	b580      	push	{r7, lr}
 8001828:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800182a:	f000 f8d1 	bl	80019d0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800182e:	bf00      	nop
 8001830:	bd80      	pop	{r7, pc}

08001832 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8001832:	b580      	push	{r7, lr}
 8001834:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8001836:	2001      	movs	r0, #1
 8001838:	f000 fbb4 	bl	8001fa4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 800183c:	bf00      	nop
 800183e:	bd80      	pop	{r7, pc}

08001840 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8001844:	2002      	movs	r0, #2
 8001846:	f000 fbad 	bl	8001fa4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 800184a:	bf00      	nop
 800184c:	bd80      	pop	{r7, pc}

0800184e <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 800184e:	b580      	push	{r7, lr}
 8001850:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 8001852:	2004      	movs	r0, #4
 8001854:	f000 fba6 	bl	8001fa4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8001858:	bf00      	nop
 800185a:	bd80      	pop	{r7, pc}

0800185c <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 800185c:	b580      	push	{r7, lr}
 800185e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8001860:	2008      	movs	r0, #8
 8001862:	f000 fb9f 	bl	8001fa4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8001866:	bf00      	nop
 8001868:	bd80      	pop	{r7, pc}
	...

0800186c <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8001870:	4802      	ldr	r0, [pc, #8]	; (800187c <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 8001872:	f001 f967 	bl	8002b44 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 8001876:	bf00      	nop
 8001878:	bd80      	pop	{r7, pc}
 800187a:	bf00      	nop
 800187c:	200013a8 	.word	0x200013a8

08001880 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	b086      	sub	sp, #24
 8001884:	af00      	add	r7, sp, #0
 8001886:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001888:	4a14      	ldr	r2, [pc, #80]	; (80018dc <_sbrk+0x5c>)
 800188a:	4b15      	ldr	r3, [pc, #84]	; (80018e0 <_sbrk+0x60>)
 800188c:	1ad3      	subs	r3, r2, r3
 800188e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001890:	697b      	ldr	r3, [r7, #20]
 8001892:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001894:	4b13      	ldr	r3, [pc, #76]	; (80018e4 <_sbrk+0x64>)
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	2b00      	cmp	r3, #0
 800189a:	d102      	bne.n	80018a2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800189c:	4b11      	ldr	r3, [pc, #68]	; (80018e4 <_sbrk+0x64>)
 800189e:	4a12      	ldr	r2, [pc, #72]	; (80018e8 <_sbrk+0x68>)
 80018a0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80018a2:	4b10      	ldr	r3, [pc, #64]	; (80018e4 <_sbrk+0x64>)
 80018a4:	681a      	ldr	r2, [r3, #0]
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	4413      	add	r3, r2
 80018aa:	693a      	ldr	r2, [r7, #16]
 80018ac:	429a      	cmp	r2, r3
 80018ae:	d207      	bcs.n	80018c0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80018b0:	f007 ffa4 	bl	80097fc <__errno>
 80018b4:	4603      	mov	r3, r0
 80018b6:	220c      	movs	r2, #12
 80018b8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80018ba:	f04f 33ff 	mov.w	r3, #4294967295
 80018be:	e009      	b.n	80018d4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80018c0:	4b08      	ldr	r3, [pc, #32]	; (80018e4 <_sbrk+0x64>)
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80018c6:	4b07      	ldr	r3, [pc, #28]	; (80018e4 <_sbrk+0x64>)
 80018c8:	681a      	ldr	r2, [r3, #0]
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	4413      	add	r3, r2
 80018ce:	4a05      	ldr	r2, [pc, #20]	; (80018e4 <_sbrk+0x64>)
 80018d0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80018d2:	68fb      	ldr	r3, [r7, #12]
}
 80018d4:	4618      	mov	r0, r3
 80018d6:	3718      	adds	r7, #24
 80018d8:	46bd      	mov	sp, r7
 80018da:	bd80      	pop	{r7, pc}
 80018dc:	20005000 	.word	0x20005000
 80018e0:	00000400 	.word	0x00000400
 80018e4:	200004e0 	.word	0x200004e0
 80018e8:	20001690 	.word	0x20001690

080018ec <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80018ec:	b480      	push	{r7}
 80018ee:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80018f0:	bf00      	nop
 80018f2:	46bd      	mov	sp, r7
 80018f4:	bc80      	pop	{r7}
 80018f6:	4770      	bx	lr

080018f8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80018f8:	f7ff fff8 	bl	80018ec <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80018fc:	480b      	ldr	r0, [pc, #44]	; (800192c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80018fe:	490c      	ldr	r1, [pc, #48]	; (8001930 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001900:	4a0c      	ldr	r2, [pc, #48]	; (8001934 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001902:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001904:	e002      	b.n	800190c <LoopCopyDataInit>

08001906 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001906:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001908:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800190a:	3304      	adds	r3, #4

0800190c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800190c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800190e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001910:	d3f9      	bcc.n	8001906 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001912:	4a09      	ldr	r2, [pc, #36]	; (8001938 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001914:	4c09      	ldr	r4, [pc, #36]	; (800193c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001916:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001918:	e001      	b.n	800191e <LoopFillZerobss>

0800191a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800191a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800191c:	3204      	adds	r2, #4

0800191e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800191e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001920:	d3fb      	bcc.n	800191a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001922:	f007 ff71 	bl	8009808 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001926:	f7ff fb1f 	bl	8000f68 <main>
  bx lr
 800192a:	4770      	bx	lr
  ldr r0, =_sdata
 800192c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001930:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8001934:	0800a1fc 	.word	0x0800a1fc
  ldr r2, =_sbss
 8001938:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 800193c:	20001690 	.word	0x20001690

08001940 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001940:	e7fe      	b.n	8001940 <ADC1_2_IRQHandler>
	...

08001944 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001944:	b580      	push	{r7, lr}
 8001946:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001948:	4b08      	ldr	r3, [pc, #32]	; (800196c <HAL_Init+0x28>)
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	4a07      	ldr	r2, [pc, #28]	; (800196c <HAL_Init+0x28>)
 800194e:	f043 0310 	orr.w	r3, r3, #16
 8001952:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001954:	2003      	movs	r0, #3
 8001956:	f000 f947 	bl	8001be8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800195a:	200f      	movs	r0, #15
 800195c:	f000 f808 	bl	8001970 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001960:	f7ff fe30 	bl	80015c4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001964:	2300      	movs	r3, #0
}
 8001966:	4618      	mov	r0, r3
 8001968:	bd80      	pop	{r7, pc}
 800196a:	bf00      	nop
 800196c:	40022000 	.word	0x40022000

08001970 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	b082      	sub	sp, #8
 8001974:	af00      	add	r7, sp, #0
 8001976:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001978:	4b12      	ldr	r3, [pc, #72]	; (80019c4 <HAL_InitTick+0x54>)
 800197a:	681a      	ldr	r2, [r3, #0]
 800197c:	4b12      	ldr	r3, [pc, #72]	; (80019c8 <HAL_InitTick+0x58>)
 800197e:	781b      	ldrb	r3, [r3, #0]
 8001980:	4619      	mov	r1, r3
 8001982:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001986:	fbb3 f3f1 	udiv	r3, r3, r1
 800198a:	fbb2 f3f3 	udiv	r3, r2, r3
 800198e:	4618      	mov	r0, r3
 8001990:	f000 f95f 	bl	8001c52 <HAL_SYSTICK_Config>
 8001994:	4603      	mov	r3, r0
 8001996:	2b00      	cmp	r3, #0
 8001998:	d001      	beq.n	800199e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800199a:	2301      	movs	r3, #1
 800199c:	e00e      	b.n	80019bc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	2b0f      	cmp	r3, #15
 80019a2:	d80a      	bhi.n	80019ba <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80019a4:	2200      	movs	r2, #0
 80019a6:	6879      	ldr	r1, [r7, #4]
 80019a8:	f04f 30ff 	mov.w	r0, #4294967295
 80019ac:	f000 f927 	bl	8001bfe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80019b0:	4a06      	ldr	r2, [pc, #24]	; (80019cc <HAL_InitTick+0x5c>)
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80019b6:	2300      	movs	r3, #0
 80019b8:	e000      	b.n	80019bc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80019ba:	2301      	movs	r3, #1
}
 80019bc:	4618      	mov	r0, r3
 80019be:	3708      	adds	r7, #8
 80019c0:	46bd      	mov	sp, r7
 80019c2:	bd80      	pop	{r7, pc}
 80019c4:	20000000 	.word	0x20000000
 80019c8:	20000008 	.word	0x20000008
 80019cc:	20000004 	.word	0x20000004

080019d0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80019d0:	b480      	push	{r7}
 80019d2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80019d4:	4b05      	ldr	r3, [pc, #20]	; (80019ec <HAL_IncTick+0x1c>)
 80019d6:	781b      	ldrb	r3, [r3, #0]
 80019d8:	461a      	mov	r2, r3
 80019da:	4b05      	ldr	r3, [pc, #20]	; (80019f0 <HAL_IncTick+0x20>)
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	4413      	add	r3, r2
 80019e0:	4a03      	ldr	r2, [pc, #12]	; (80019f0 <HAL_IncTick+0x20>)
 80019e2:	6013      	str	r3, [r2, #0]
}
 80019e4:	bf00      	nop
 80019e6:	46bd      	mov	sp, r7
 80019e8:	bc80      	pop	{r7}
 80019ea:	4770      	bx	lr
 80019ec:	20000008 	.word	0x20000008
 80019f0:	20000710 	.word	0x20000710

080019f4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80019f4:	b480      	push	{r7}
 80019f6:	af00      	add	r7, sp, #0
  return uwTick;
 80019f8:	4b02      	ldr	r3, [pc, #8]	; (8001a04 <HAL_GetTick+0x10>)
 80019fa:	681b      	ldr	r3, [r3, #0]
}
 80019fc:	4618      	mov	r0, r3
 80019fe:	46bd      	mov	sp, r7
 8001a00:	bc80      	pop	{r7}
 8001a02:	4770      	bx	lr
 8001a04:	20000710 	.word	0x20000710

08001a08 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b084      	sub	sp, #16
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001a10:	f7ff fff0 	bl	80019f4 <HAL_GetTick>
 8001a14:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001a1a:	68fb      	ldr	r3, [r7, #12]
 8001a1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a20:	d005      	beq.n	8001a2e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001a22:	4b0a      	ldr	r3, [pc, #40]	; (8001a4c <HAL_Delay+0x44>)
 8001a24:	781b      	ldrb	r3, [r3, #0]
 8001a26:	461a      	mov	r2, r3
 8001a28:	68fb      	ldr	r3, [r7, #12]
 8001a2a:	4413      	add	r3, r2
 8001a2c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001a2e:	bf00      	nop
 8001a30:	f7ff ffe0 	bl	80019f4 <HAL_GetTick>
 8001a34:	4602      	mov	r2, r0
 8001a36:	68bb      	ldr	r3, [r7, #8]
 8001a38:	1ad3      	subs	r3, r2, r3
 8001a3a:	68fa      	ldr	r2, [r7, #12]
 8001a3c:	429a      	cmp	r2, r3
 8001a3e:	d8f7      	bhi.n	8001a30 <HAL_Delay+0x28>
  {
  }
}
 8001a40:	bf00      	nop
 8001a42:	bf00      	nop
 8001a44:	3710      	adds	r7, #16
 8001a46:	46bd      	mov	sp, r7
 8001a48:	bd80      	pop	{r7, pc}
 8001a4a:	bf00      	nop
 8001a4c:	20000008 	.word	0x20000008

08001a50 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a50:	b480      	push	{r7}
 8001a52:	b085      	sub	sp, #20
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	f003 0307 	and.w	r3, r3, #7
 8001a5e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a60:	4b0c      	ldr	r3, [pc, #48]	; (8001a94 <__NVIC_SetPriorityGrouping+0x44>)
 8001a62:	68db      	ldr	r3, [r3, #12]
 8001a64:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001a66:	68ba      	ldr	r2, [r7, #8]
 8001a68:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001a6c:	4013      	ands	r3, r2
 8001a6e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001a74:	68bb      	ldr	r3, [r7, #8]
 8001a76:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001a78:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001a7c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001a80:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001a82:	4a04      	ldr	r2, [pc, #16]	; (8001a94 <__NVIC_SetPriorityGrouping+0x44>)
 8001a84:	68bb      	ldr	r3, [r7, #8]
 8001a86:	60d3      	str	r3, [r2, #12]
}
 8001a88:	bf00      	nop
 8001a8a:	3714      	adds	r7, #20
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	bc80      	pop	{r7}
 8001a90:	4770      	bx	lr
 8001a92:	bf00      	nop
 8001a94:	e000ed00 	.word	0xe000ed00

08001a98 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001a98:	b480      	push	{r7}
 8001a9a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a9c:	4b04      	ldr	r3, [pc, #16]	; (8001ab0 <__NVIC_GetPriorityGrouping+0x18>)
 8001a9e:	68db      	ldr	r3, [r3, #12]
 8001aa0:	0a1b      	lsrs	r3, r3, #8
 8001aa2:	f003 0307 	and.w	r3, r3, #7
}
 8001aa6:	4618      	mov	r0, r3
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	bc80      	pop	{r7}
 8001aac:	4770      	bx	lr
 8001aae:	bf00      	nop
 8001ab0:	e000ed00 	.word	0xe000ed00

08001ab4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ab4:	b480      	push	{r7}
 8001ab6:	b083      	sub	sp, #12
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	4603      	mov	r3, r0
 8001abc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001abe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	db0b      	blt.n	8001ade <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001ac6:	79fb      	ldrb	r3, [r7, #7]
 8001ac8:	f003 021f 	and.w	r2, r3, #31
 8001acc:	4906      	ldr	r1, [pc, #24]	; (8001ae8 <__NVIC_EnableIRQ+0x34>)
 8001ace:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ad2:	095b      	lsrs	r3, r3, #5
 8001ad4:	2001      	movs	r0, #1
 8001ad6:	fa00 f202 	lsl.w	r2, r0, r2
 8001ada:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001ade:	bf00      	nop
 8001ae0:	370c      	adds	r7, #12
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	bc80      	pop	{r7}
 8001ae6:	4770      	bx	lr
 8001ae8:	e000e100 	.word	0xe000e100

08001aec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001aec:	b480      	push	{r7}
 8001aee:	b083      	sub	sp, #12
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	4603      	mov	r3, r0
 8001af4:	6039      	str	r1, [r7, #0]
 8001af6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001af8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	db0a      	blt.n	8001b16 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b00:	683b      	ldr	r3, [r7, #0]
 8001b02:	b2da      	uxtb	r2, r3
 8001b04:	490c      	ldr	r1, [pc, #48]	; (8001b38 <__NVIC_SetPriority+0x4c>)
 8001b06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b0a:	0112      	lsls	r2, r2, #4
 8001b0c:	b2d2      	uxtb	r2, r2
 8001b0e:	440b      	add	r3, r1
 8001b10:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b14:	e00a      	b.n	8001b2c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b16:	683b      	ldr	r3, [r7, #0]
 8001b18:	b2da      	uxtb	r2, r3
 8001b1a:	4908      	ldr	r1, [pc, #32]	; (8001b3c <__NVIC_SetPriority+0x50>)
 8001b1c:	79fb      	ldrb	r3, [r7, #7]
 8001b1e:	f003 030f 	and.w	r3, r3, #15
 8001b22:	3b04      	subs	r3, #4
 8001b24:	0112      	lsls	r2, r2, #4
 8001b26:	b2d2      	uxtb	r2, r2
 8001b28:	440b      	add	r3, r1
 8001b2a:	761a      	strb	r2, [r3, #24]
}
 8001b2c:	bf00      	nop
 8001b2e:	370c      	adds	r7, #12
 8001b30:	46bd      	mov	sp, r7
 8001b32:	bc80      	pop	{r7}
 8001b34:	4770      	bx	lr
 8001b36:	bf00      	nop
 8001b38:	e000e100 	.word	0xe000e100
 8001b3c:	e000ed00 	.word	0xe000ed00

08001b40 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b40:	b480      	push	{r7}
 8001b42:	b089      	sub	sp, #36	; 0x24
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	60f8      	str	r0, [r7, #12]
 8001b48:	60b9      	str	r1, [r7, #8]
 8001b4a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	f003 0307 	and.w	r3, r3, #7
 8001b52:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b54:	69fb      	ldr	r3, [r7, #28]
 8001b56:	f1c3 0307 	rsb	r3, r3, #7
 8001b5a:	2b04      	cmp	r3, #4
 8001b5c:	bf28      	it	cs
 8001b5e:	2304      	movcs	r3, #4
 8001b60:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b62:	69fb      	ldr	r3, [r7, #28]
 8001b64:	3304      	adds	r3, #4
 8001b66:	2b06      	cmp	r3, #6
 8001b68:	d902      	bls.n	8001b70 <NVIC_EncodePriority+0x30>
 8001b6a:	69fb      	ldr	r3, [r7, #28]
 8001b6c:	3b03      	subs	r3, #3
 8001b6e:	e000      	b.n	8001b72 <NVIC_EncodePriority+0x32>
 8001b70:	2300      	movs	r3, #0
 8001b72:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b74:	f04f 32ff 	mov.w	r2, #4294967295
 8001b78:	69bb      	ldr	r3, [r7, #24]
 8001b7a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b7e:	43da      	mvns	r2, r3
 8001b80:	68bb      	ldr	r3, [r7, #8]
 8001b82:	401a      	ands	r2, r3
 8001b84:	697b      	ldr	r3, [r7, #20]
 8001b86:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001b88:	f04f 31ff 	mov.w	r1, #4294967295
 8001b8c:	697b      	ldr	r3, [r7, #20]
 8001b8e:	fa01 f303 	lsl.w	r3, r1, r3
 8001b92:	43d9      	mvns	r1, r3
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b98:	4313      	orrs	r3, r2
         );
}
 8001b9a:	4618      	mov	r0, r3
 8001b9c:	3724      	adds	r7, #36	; 0x24
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	bc80      	pop	{r7}
 8001ba2:	4770      	bx	lr

08001ba4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	b082      	sub	sp, #8
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	3b01      	subs	r3, #1
 8001bb0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001bb4:	d301      	bcc.n	8001bba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001bb6:	2301      	movs	r3, #1
 8001bb8:	e00f      	b.n	8001bda <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001bba:	4a0a      	ldr	r2, [pc, #40]	; (8001be4 <SysTick_Config+0x40>)
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	3b01      	subs	r3, #1
 8001bc0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001bc2:	210f      	movs	r1, #15
 8001bc4:	f04f 30ff 	mov.w	r0, #4294967295
 8001bc8:	f7ff ff90 	bl	8001aec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001bcc:	4b05      	ldr	r3, [pc, #20]	; (8001be4 <SysTick_Config+0x40>)
 8001bce:	2200      	movs	r2, #0
 8001bd0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001bd2:	4b04      	ldr	r3, [pc, #16]	; (8001be4 <SysTick_Config+0x40>)
 8001bd4:	2207      	movs	r2, #7
 8001bd6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001bd8:	2300      	movs	r3, #0
}
 8001bda:	4618      	mov	r0, r3
 8001bdc:	3708      	adds	r7, #8
 8001bde:	46bd      	mov	sp, r7
 8001be0:	bd80      	pop	{r7, pc}
 8001be2:	bf00      	nop
 8001be4:	e000e010 	.word	0xe000e010

08001be8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b082      	sub	sp, #8
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001bf0:	6878      	ldr	r0, [r7, #4]
 8001bf2:	f7ff ff2d 	bl	8001a50 <__NVIC_SetPriorityGrouping>
}
 8001bf6:	bf00      	nop
 8001bf8:	3708      	adds	r7, #8
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	bd80      	pop	{r7, pc}

08001bfe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001bfe:	b580      	push	{r7, lr}
 8001c00:	b086      	sub	sp, #24
 8001c02:	af00      	add	r7, sp, #0
 8001c04:	4603      	mov	r3, r0
 8001c06:	60b9      	str	r1, [r7, #8]
 8001c08:	607a      	str	r2, [r7, #4]
 8001c0a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001c10:	f7ff ff42 	bl	8001a98 <__NVIC_GetPriorityGrouping>
 8001c14:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c16:	687a      	ldr	r2, [r7, #4]
 8001c18:	68b9      	ldr	r1, [r7, #8]
 8001c1a:	6978      	ldr	r0, [r7, #20]
 8001c1c:	f7ff ff90 	bl	8001b40 <NVIC_EncodePriority>
 8001c20:	4602      	mov	r2, r0
 8001c22:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c26:	4611      	mov	r1, r2
 8001c28:	4618      	mov	r0, r3
 8001c2a:	f7ff ff5f 	bl	8001aec <__NVIC_SetPriority>
}
 8001c2e:	bf00      	nop
 8001c30:	3718      	adds	r7, #24
 8001c32:	46bd      	mov	sp, r7
 8001c34:	bd80      	pop	{r7, pc}

08001c36 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c36:	b580      	push	{r7, lr}
 8001c38:	b082      	sub	sp, #8
 8001c3a:	af00      	add	r7, sp, #0
 8001c3c:	4603      	mov	r3, r0
 8001c3e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001c40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c44:	4618      	mov	r0, r3
 8001c46:	f7ff ff35 	bl	8001ab4 <__NVIC_EnableIRQ>
}
 8001c4a:	bf00      	nop
 8001c4c:	3708      	adds	r7, #8
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	bd80      	pop	{r7, pc}

08001c52 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001c52:	b580      	push	{r7, lr}
 8001c54:	b082      	sub	sp, #8
 8001c56:	af00      	add	r7, sp, #0
 8001c58:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001c5a:	6878      	ldr	r0, [r7, #4]
 8001c5c:	f7ff ffa2 	bl	8001ba4 <SysTick_Config>
 8001c60:	4603      	mov	r3, r0
}
 8001c62:	4618      	mov	r0, r3
 8001c64:	3708      	adds	r7, #8
 8001c66:	46bd      	mov	sp, r7
 8001c68:	bd80      	pop	{r7, pc}
	...

08001c6c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c6c:	b480      	push	{r7}
 8001c6e:	b08b      	sub	sp, #44	; 0x2c
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	6078      	str	r0, [r7, #4]
 8001c74:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001c76:	2300      	movs	r3, #0
 8001c78:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c7e:	e169      	b.n	8001f54 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001c80:	2201      	movs	r2, #1
 8001c82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c84:	fa02 f303 	lsl.w	r3, r2, r3
 8001c88:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001c8a:	683b      	ldr	r3, [r7, #0]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	69fa      	ldr	r2, [r7, #28]
 8001c90:	4013      	ands	r3, r2
 8001c92:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001c94:	69ba      	ldr	r2, [r7, #24]
 8001c96:	69fb      	ldr	r3, [r7, #28]
 8001c98:	429a      	cmp	r2, r3
 8001c9a:	f040 8158 	bne.w	8001f4e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001c9e:	683b      	ldr	r3, [r7, #0]
 8001ca0:	685b      	ldr	r3, [r3, #4]
 8001ca2:	4a9a      	ldr	r2, [pc, #616]	; (8001f0c <HAL_GPIO_Init+0x2a0>)
 8001ca4:	4293      	cmp	r3, r2
 8001ca6:	d05e      	beq.n	8001d66 <HAL_GPIO_Init+0xfa>
 8001ca8:	4a98      	ldr	r2, [pc, #608]	; (8001f0c <HAL_GPIO_Init+0x2a0>)
 8001caa:	4293      	cmp	r3, r2
 8001cac:	d875      	bhi.n	8001d9a <HAL_GPIO_Init+0x12e>
 8001cae:	4a98      	ldr	r2, [pc, #608]	; (8001f10 <HAL_GPIO_Init+0x2a4>)
 8001cb0:	4293      	cmp	r3, r2
 8001cb2:	d058      	beq.n	8001d66 <HAL_GPIO_Init+0xfa>
 8001cb4:	4a96      	ldr	r2, [pc, #600]	; (8001f10 <HAL_GPIO_Init+0x2a4>)
 8001cb6:	4293      	cmp	r3, r2
 8001cb8:	d86f      	bhi.n	8001d9a <HAL_GPIO_Init+0x12e>
 8001cba:	4a96      	ldr	r2, [pc, #600]	; (8001f14 <HAL_GPIO_Init+0x2a8>)
 8001cbc:	4293      	cmp	r3, r2
 8001cbe:	d052      	beq.n	8001d66 <HAL_GPIO_Init+0xfa>
 8001cc0:	4a94      	ldr	r2, [pc, #592]	; (8001f14 <HAL_GPIO_Init+0x2a8>)
 8001cc2:	4293      	cmp	r3, r2
 8001cc4:	d869      	bhi.n	8001d9a <HAL_GPIO_Init+0x12e>
 8001cc6:	4a94      	ldr	r2, [pc, #592]	; (8001f18 <HAL_GPIO_Init+0x2ac>)
 8001cc8:	4293      	cmp	r3, r2
 8001cca:	d04c      	beq.n	8001d66 <HAL_GPIO_Init+0xfa>
 8001ccc:	4a92      	ldr	r2, [pc, #584]	; (8001f18 <HAL_GPIO_Init+0x2ac>)
 8001cce:	4293      	cmp	r3, r2
 8001cd0:	d863      	bhi.n	8001d9a <HAL_GPIO_Init+0x12e>
 8001cd2:	4a92      	ldr	r2, [pc, #584]	; (8001f1c <HAL_GPIO_Init+0x2b0>)
 8001cd4:	4293      	cmp	r3, r2
 8001cd6:	d046      	beq.n	8001d66 <HAL_GPIO_Init+0xfa>
 8001cd8:	4a90      	ldr	r2, [pc, #576]	; (8001f1c <HAL_GPIO_Init+0x2b0>)
 8001cda:	4293      	cmp	r3, r2
 8001cdc:	d85d      	bhi.n	8001d9a <HAL_GPIO_Init+0x12e>
 8001cde:	2b12      	cmp	r3, #18
 8001ce0:	d82a      	bhi.n	8001d38 <HAL_GPIO_Init+0xcc>
 8001ce2:	2b12      	cmp	r3, #18
 8001ce4:	d859      	bhi.n	8001d9a <HAL_GPIO_Init+0x12e>
 8001ce6:	a201      	add	r2, pc, #4	; (adr r2, 8001cec <HAL_GPIO_Init+0x80>)
 8001ce8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001cec:	08001d67 	.word	0x08001d67
 8001cf0:	08001d41 	.word	0x08001d41
 8001cf4:	08001d53 	.word	0x08001d53
 8001cf8:	08001d95 	.word	0x08001d95
 8001cfc:	08001d9b 	.word	0x08001d9b
 8001d00:	08001d9b 	.word	0x08001d9b
 8001d04:	08001d9b 	.word	0x08001d9b
 8001d08:	08001d9b 	.word	0x08001d9b
 8001d0c:	08001d9b 	.word	0x08001d9b
 8001d10:	08001d9b 	.word	0x08001d9b
 8001d14:	08001d9b 	.word	0x08001d9b
 8001d18:	08001d9b 	.word	0x08001d9b
 8001d1c:	08001d9b 	.word	0x08001d9b
 8001d20:	08001d9b 	.word	0x08001d9b
 8001d24:	08001d9b 	.word	0x08001d9b
 8001d28:	08001d9b 	.word	0x08001d9b
 8001d2c:	08001d9b 	.word	0x08001d9b
 8001d30:	08001d49 	.word	0x08001d49
 8001d34:	08001d5d 	.word	0x08001d5d
 8001d38:	4a79      	ldr	r2, [pc, #484]	; (8001f20 <HAL_GPIO_Init+0x2b4>)
 8001d3a:	4293      	cmp	r3, r2
 8001d3c:	d013      	beq.n	8001d66 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001d3e:	e02c      	b.n	8001d9a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001d40:	683b      	ldr	r3, [r7, #0]
 8001d42:	68db      	ldr	r3, [r3, #12]
 8001d44:	623b      	str	r3, [r7, #32]
          break;
 8001d46:	e029      	b.n	8001d9c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001d48:	683b      	ldr	r3, [r7, #0]
 8001d4a:	68db      	ldr	r3, [r3, #12]
 8001d4c:	3304      	adds	r3, #4
 8001d4e:	623b      	str	r3, [r7, #32]
          break;
 8001d50:	e024      	b.n	8001d9c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001d52:	683b      	ldr	r3, [r7, #0]
 8001d54:	68db      	ldr	r3, [r3, #12]
 8001d56:	3308      	adds	r3, #8
 8001d58:	623b      	str	r3, [r7, #32]
          break;
 8001d5a:	e01f      	b.n	8001d9c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001d5c:	683b      	ldr	r3, [r7, #0]
 8001d5e:	68db      	ldr	r3, [r3, #12]
 8001d60:	330c      	adds	r3, #12
 8001d62:	623b      	str	r3, [r7, #32]
          break;
 8001d64:	e01a      	b.n	8001d9c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001d66:	683b      	ldr	r3, [r7, #0]
 8001d68:	689b      	ldr	r3, [r3, #8]
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d102      	bne.n	8001d74 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001d6e:	2304      	movs	r3, #4
 8001d70:	623b      	str	r3, [r7, #32]
          break;
 8001d72:	e013      	b.n	8001d9c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001d74:	683b      	ldr	r3, [r7, #0]
 8001d76:	689b      	ldr	r3, [r3, #8]
 8001d78:	2b01      	cmp	r3, #1
 8001d7a:	d105      	bne.n	8001d88 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001d7c:	2308      	movs	r3, #8
 8001d7e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	69fa      	ldr	r2, [r7, #28]
 8001d84:	611a      	str	r2, [r3, #16]
          break;
 8001d86:	e009      	b.n	8001d9c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001d88:	2308      	movs	r3, #8
 8001d8a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	69fa      	ldr	r2, [r7, #28]
 8001d90:	615a      	str	r2, [r3, #20]
          break;
 8001d92:	e003      	b.n	8001d9c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001d94:	2300      	movs	r3, #0
 8001d96:	623b      	str	r3, [r7, #32]
          break;
 8001d98:	e000      	b.n	8001d9c <HAL_GPIO_Init+0x130>
          break;
 8001d9a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001d9c:	69bb      	ldr	r3, [r7, #24]
 8001d9e:	2bff      	cmp	r3, #255	; 0xff
 8001da0:	d801      	bhi.n	8001da6 <HAL_GPIO_Init+0x13a>
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	e001      	b.n	8001daa <HAL_GPIO_Init+0x13e>
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	3304      	adds	r3, #4
 8001daa:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001dac:	69bb      	ldr	r3, [r7, #24]
 8001dae:	2bff      	cmp	r3, #255	; 0xff
 8001db0:	d802      	bhi.n	8001db8 <HAL_GPIO_Init+0x14c>
 8001db2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001db4:	009b      	lsls	r3, r3, #2
 8001db6:	e002      	b.n	8001dbe <HAL_GPIO_Init+0x152>
 8001db8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dba:	3b08      	subs	r3, #8
 8001dbc:	009b      	lsls	r3, r3, #2
 8001dbe:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001dc0:	697b      	ldr	r3, [r7, #20]
 8001dc2:	681a      	ldr	r2, [r3, #0]
 8001dc4:	210f      	movs	r1, #15
 8001dc6:	693b      	ldr	r3, [r7, #16]
 8001dc8:	fa01 f303 	lsl.w	r3, r1, r3
 8001dcc:	43db      	mvns	r3, r3
 8001dce:	401a      	ands	r2, r3
 8001dd0:	6a39      	ldr	r1, [r7, #32]
 8001dd2:	693b      	ldr	r3, [r7, #16]
 8001dd4:	fa01 f303 	lsl.w	r3, r1, r3
 8001dd8:	431a      	orrs	r2, r3
 8001dda:	697b      	ldr	r3, [r7, #20]
 8001ddc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001dde:	683b      	ldr	r3, [r7, #0]
 8001de0:	685b      	ldr	r3, [r3, #4]
 8001de2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	f000 80b1 	beq.w	8001f4e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001dec:	4b4d      	ldr	r3, [pc, #308]	; (8001f24 <HAL_GPIO_Init+0x2b8>)
 8001dee:	699b      	ldr	r3, [r3, #24]
 8001df0:	4a4c      	ldr	r2, [pc, #304]	; (8001f24 <HAL_GPIO_Init+0x2b8>)
 8001df2:	f043 0301 	orr.w	r3, r3, #1
 8001df6:	6193      	str	r3, [r2, #24]
 8001df8:	4b4a      	ldr	r3, [pc, #296]	; (8001f24 <HAL_GPIO_Init+0x2b8>)
 8001dfa:	699b      	ldr	r3, [r3, #24]
 8001dfc:	f003 0301 	and.w	r3, r3, #1
 8001e00:	60bb      	str	r3, [r7, #8]
 8001e02:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001e04:	4a48      	ldr	r2, [pc, #288]	; (8001f28 <HAL_GPIO_Init+0x2bc>)
 8001e06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e08:	089b      	lsrs	r3, r3, #2
 8001e0a:	3302      	adds	r3, #2
 8001e0c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e10:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001e12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e14:	f003 0303 	and.w	r3, r3, #3
 8001e18:	009b      	lsls	r3, r3, #2
 8001e1a:	220f      	movs	r2, #15
 8001e1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e20:	43db      	mvns	r3, r3
 8001e22:	68fa      	ldr	r2, [r7, #12]
 8001e24:	4013      	ands	r3, r2
 8001e26:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	4a40      	ldr	r2, [pc, #256]	; (8001f2c <HAL_GPIO_Init+0x2c0>)
 8001e2c:	4293      	cmp	r3, r2
 8001e2e:	d013      	beq.n	8001e58 <HAL_GPIO_Init+0x1ec>
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	4a3f      	ldr	r2, [pc, #252]	; (8001f30 <HAL_GPIO_Init+0x2c4>)
 8001e34:	4293      	cmp	r3, r2
 8001e36:	d00d      	beq.n	8001e54 <HAL_GPIO_Init+0x1e8>
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	4a3e      	ldr	r2, [pc, #248]	; (8001f34 <HAL_GPIO_Init+0x2c8>)
 8001e3c:	4293      	cmp	r3, r2
 8001e3e:	d007      	beq.n	8001e50 <HAL_GPIO_Init+0x1e4>
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	4a3d      	ldr	r2, [pc, #244]	; (8001f38 <HAL_GPIO_Init+0x2cc>)
 8001e44:	4293      	cmp	r3, r2
 8001e46:	d101      	bne.n	8001e4c <HAL_GPIO_Init+0x1e0>
 8001e48:	2303      	movs	r3, #3
 8001e4a:	e006      	b.n	8001e5a <HAL_GPIO_Init+0x1ee>
 8001e4c:	2304      	movs	r3, #4
 8001e4e:	e004      	b.n	8001e5a <HAL_GPIO_Init+0x1ee>
 8001e50:	2302      	movs	r3, #2
 8001e52:	e002      	b.n	8001e5a <HAL_GPIO_Init+0x1ee>
 8001e54:	2301      	movs	r3, #1
 8001e56:	e000      	b.n	8001e5a <HAL_GPIO_Init+0x1ee>
 8001e58:	2300      	movs	r3, #0
 8001e5a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001e5c:	f002 0203 	and.w	r2, r2, #3
 8001e60:	0092      	lsls	r2, r2, #2
 8001e62:	4093      	lsls	r3, r2
 8001e64:	68fa      	ldr	r2, [r7, #12]
 8001e66:	4313      	orrs	r3, r2
 8001e68:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001e6a:	492f      	ldr	r1, [pc, #188]	; (8001f28 <HAL_GPIO_Init+0x2bc>)
 8001e6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e6e:	089b      	lsrs	r3, r3, #2
 8001e70:	3302      	adds	r3, #2
 8001e72:	68fa      	ldr	r2, [r7, #12]
 8001e74:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001e78:	683b      	ldr	r3, [r7, #0]
 8001e7a:	685b      	ldr	r3, [r3, #4]
 8001e7c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d006      	beq.n	8001e92 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001e84:	4b2d      	ldr	r3, [pc, #180]	; (8001f3c <HAL_GPIO_Init+0x2d0>)
 8001e86:	689a      	ldr	r2, [r3, #8]
 8001e88:	492c      	ldr	r1, [pc, #176]	; (8001f3c <HAL_GPIO_Init+0x2d0>)
 8001e8a:	69bb      	ldr	r3, [r7, #24]
 8001e8c:	4313      	orrs	r3, r2
 8001e8e:	608b      	str	r3, [r1, #8]
 8001e90:	e006      	b.n	8001ea0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001e92:	4b2a      	ldr	r3, [pc, #168]	; (8001f3c <HAL_GPIO_Init+0x2d0>)
 8001e94:	689a      	ldr	r2, [r3, #8]
 8001e96:	69bb      	ldr	r3, [r7, #24]
 8001e98:	43db      	mvns	r3, r3
 8001e9a:	4928      	ldr	r1, [pc, #160]	; (8001f3c <HAL_GPIO_Init+0x2d0>)
 8001e9c:	4013      	ands	r3, r2
 8001e9e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001ea0:	683b      	ldr	r3, [r7, #0]
 8001ea2:	685b      	ldr	r3, [r3, #4]
 8001ea4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d006      	beq.n	8001eba <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001eac:	4b23      	ldr	r3, [pc, #140]	; (8001f3c <HAL_GPIO_Init+0x2d0>)
 8001eae:	68da      	ldr	r2, [r3, #12]
 8001eb0:	4922      	ldr	r1, [pc, #136]	; (8001f3c <HAL_GPIO_Init+0x2d0>)
 8001eb2:	69bb      	ldr	r3, [r7, #24]
 8001eb4:	4313      	orrs	r3, r2
 8001eb6:	60cb      	str	r3, [r1, #12]
 8001eb8:	e006      	b.n	8001ec8 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001eba:	4b20      	ldr	r3, [pc, #128]	; (8001f3c <HAL_GPIO_Init+0x2d0>)
 8001ebc:	68da      	ldr	r2, [r3, #12]
 8001ebe:	69bb      	ldr	r3, [r7, #24]
 8001ec0:	43db      	mvns	r3, r3
 8001ec2:	491e      	ldr	r1, [pc, #120]	; (8001f3c <HAL_GPIO_Init+0x2d0>)
 8001ec4:	4013      	ands	r3, r2
 8001ec6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001ec8:	683b      	ldr	r3, [r7, #0]
 8001eca:	685b      	ldr	r3, [r3, #4]
 8001ecc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d006      	beq.n	8001ee2 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001ed4:	4b19      	ldr	r3, [pc, #100]	; (8001f3c <HAL_GPIO_Init+0x2d0>)
 8001ed6:	685a      	ldr	r2, [r3, #4]
 8001ed8:	4918      	ldr	r1, [pc, #96]	; (8001f3c <HAL_GPIO_Init+0x2d0>)
 8001eda:	69bb      	ldr	r3, [r7, #24]
 8001edc:	4313      	orrs	r3, r2
 8001ede:	604b      	str	r3, [r1, #4]
 8001ee0:	e006      	b.n	8001ef0 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001ee2:	4b16      	ldr	r3, [pc, #88]	; (8001f3c <HAL_GPIO_Init+0x2d0>)
 8001ee4:	685a      	ldr	r2, [r3, #4]
 8001ee6:	69bb      	ldr	r3, [r7, #24]
 8001ee8:	43db      	mvns	r3, r3
 8001eea:	4914      	ldr	r1, [pc, #80]	; (8001f3c <HAL_GPIO_Init+0x2d0>)
 8001eec:	4013      	ands	r3, r2
 8001eee:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001ef0:	683b      	ldr	r3, [r7, #0]
 8001ef2:	685b      	ldr	r3, [r3, #4]
 8001ef4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d021      	beq.n	8001f40 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001efc:	4b0f      	ldr	r3, [pc, #60]	; (8001f3c <HAL_GPIO_Init+0x2d0>)
 8001efe:	681a      	ldr	r2, [r3, #0]
 8001f00:	490e      	ldr	r1, [pc, #56]	; (8001f3c <HAL_GPIO_Init+0x2d0>)
 8001f02:	69bb      	ldr	r3, [r7, #24]
 8001f04:	4313      	orrs	r3, r2
 8001f06:	600b      	str	r3, [r1, #0]
 8001f08:	e021      	b.n	8001f4e <HAL_GPIO_Init+0x2e2>
 8001f0a:	bf00      	nop
 8001f0c:	10320000 	.word	0x10320000
 8001f10:	10310000 	.word	0x10310000
 8001f14:	10220000 	.word	0x10220000
 8001f18:	10210000 	.word	0x10210000
 8001f1c:	10120000 	.word	0x10120000
 8001f20:	10110000 	.word	0x10110000
 8001f24:	40021000 	.word	0x40021000
 8001f28:	40010000 	.word	0x40010000
 8001f2c:	40010800 	.word	0x40010800
 8001f30:	40010c00 	.word	0x40010c00
 8001f34:	40011000 	.word	0x40011000
 8001f38:	40011400 	.word	0x40011400
 8001f3c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001f40:	4b0b      	ldr	r3, [pc, #44]	; (8001f70 <HAL_GPIO_Init+0x304>)
 8001f42:	681a      	ldr	r2, [r3, #0]
 8001f44:	69bb      	ldr	r3, [r7, #24]
 8001f46:	43db      	mvns	r3, r3
 8001f48:	4909      	ldr	r1, [pc, #36]	; (8001f70 <HAL_GPIO_Init+0x304>)
 8001f4a:	4013      	ands	r3, r2
 8001f4c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001f4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f50:	3301      	adds	r3, #1
 8001f52:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001f54:	683b      	ldr	r3, [r7, #0]
 8001f56:	681a      	ldr	r2, [r3, #0]
 8001f58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f5a:	fa22 f303 	lsr.w	r3, r2, r3
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	f47f ae8e 	bne.w	8001c80 <HAL_GPIO_Init+0x14>
  }
}
 8001f64:	bf00      	nop
 8001f66:	bf00      	nop
 8001f68:	372c      	adds	r7, #44	; 0x2c
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	bc80      	pop	{r7}
 8001f6e:	4770      	bx	lr
 8001f70:	40010400 	.word	0x40010400

08001f74 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001f74:	b480      	push	{r7}
 8001f76:	b083      	sub	sp, #12
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	6078      	str	r0, [r7, #4]
 8001f7c:	460b      	mov	r3, r1
 8001f7e:	807b      	strh	r3, [r7, #2]
 8001f80:	4613      	mov	r3, r2
 8001f82:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001f84:	787b      	ldrb	r3, [r7, #1]
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d003      	beq.n	8001f92 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001f8a:	887a      	ldrh	r2, [r7, #2]
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001f90:	e003      	b.n	8001f9a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001f92:	887b      	ldrh	r3, [r7, #2]
 8001f94:	041a      	lsls	r2, r3, #16
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	611a      	str	r2, [r3, #16]
}
 8001f9a:	bf00      	nop
 8001f9c:	370c      	adds	r7, #12
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	bc80      	pop	{r7}
 8001fa2:	4770      	bx	lr

08001fa4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	b082      	sub	sp, #8
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	4603      	mov	r3, r0
 8001fac:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001fae:	4b08      	ldr	r3, [pc, #32]	; (8001fd0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001fb0:	695a      	ldr	r2, [r3, #20]
 8001fb2:	88fb      	ldrh	r3, [r7, #6]
 8001fb4:	4013      	ands	r3, r2
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d006      	beq.n	8001fc8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001fba:	4a05      	ldr	r2, [pc, #20]	; (8001fd0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001fbc:	88fb      	ldrh	r3, [r7, #6]
 8001fbe:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001fc0:	88fb      	ldrh	r3, [r7, #6]
 8001fc2:	4618      	mov	r0, r3
 8001fc4:	f7fe ff98 	bl	8000ef8 <HAL_GPIO_EXTI_Callback>
  }
}
 8001fc8:	bf00      	nop
 8001fca:	3708      	adds	r7, #8
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	bd80      	pop	{r7, pc}
 8001fd0:	40010400 	.word	0x40010400

08001fd4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	b084      	sub	sp, #16
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d101      	bne.n	8001fe6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001fe2:	2301      	movs	r3, #1
 8001fe4:	e12b      	b.n	800223e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001fec:	b2db      	uxtb	r3, r3
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d106      	bne.n	8002000 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001ffa:	6878      	ldr	r0, [r7, #4]
 8001ffc:	f7ff fb14 	bl	8001628 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	2224      	movs	r2, #36	; 0x24
 8002004:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	681a      	ldr	r2, [r3, #0]
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	f022 0201 	bic.w	r2, r2, #1
 8002016:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	681a      	ldr	r2, [r3, #0]
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002026:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	681a      	ldr	r2, [r3, #0]
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002036:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002038:	f002 fd94 	bl	8004b64 <HAL_RCC_GetPCLK1Freq>
 800203c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	685b      	ldr	r3, [r3, #4]
 8002042:	4a81      	ldr	r2, [pc, #516]	; (8002248 <HAL_I2C_Init+0x274>)
 8002044:	4293      	cmp	r3, r2
 8002046:	d807      	bhi.n	8002058 <HAL_I2C_Init+0x84>
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	4a80      	ldr	r2, [pc, #512]	; (800224c <HAL_I2C_Init+0x278>)
 800204c:	4293      	cmp	r3, r2
 800204e:	bf94      	ite	ls
 8002050:	2301      	movls	r3, #1
 8002052:	2300      	movhi	r3, #0
 8002054:	b2db      	uxtb	r3, r3
 8002056:	e006      	b.n	8002066 <HAL_I2C_Init+0x92>
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	4a7d      	ldr	r2, [pc, #500]	; (8002250 <HAL_I2C_Init+0x27c>)
 800205c:	4293      	cmp	r3, r2
 800205e:	bf94      	ite	ls
 8002060:	2301      	movls	r3, #1
 8002062:	2300      	movhi	r3, #0
 8002064:	b2db      	uxtb	r3, r3
 8002066:	2b00      	cmp	r3, #0
 8002068:	d001      	beq.n	800206e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800206a:	2301      	movs	r3, #1
 800206c:	e0e7      	b.n	800223e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	4a78      	ldr	r2, [pc, #480]	; (8002254 <HAL_I2C_Init+0x280>)
 8002072:	fba2 2303 	umull	r2, r3, r2, r3
 8002076:	0c9b      	lsrs	r3, r3, #18
 8002078:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	685b      	ldr	r3, [r3, #4]
 8002080:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	68ba      	ldr	r2, [r7, #8]
 800208a:	430a      	orrs	r2, r1
 800208c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	6a1b      	ldr	r3, [r3, #32]
 8002094:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	685b      	ldr	r3, [r3, #4]
 800209c:	4a6a      	ldr	r2, [pc, #424]	; (8002248 <HAL_I2C_Init+0x274>)
 800209e:	4293      	cmp	r3, r2
 80020a0:	d802      	bhi.n	80020a8 <HAL_I2C_Init+0xd4>
 80020a2:	68bb      	ldr	r3, [r7, #8]
 80020a4:	3301      	adds	r3, #1
 80020a6:	e009      	b.n	80020bc <HAL_I2C_Init+0xe8>
 80020a8:	68bb      	ldr	r3, [r7, #8]
 80020aa:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80020ae:	fb02 f303 	mul.w	r3, r2, r3
 80020b2:	4a69      	ldr	r2, [pc, #420]	; (8002258 <HAL_I2C_Init+0x284>)
 80020b4:	fba2 2303 	umull	r2, r3, r2, r3
 80020b8:	099b      	lsrs	r3, r3, #6
 80020ba:	3301      	adds	r3, #1
 80020bc:	687a      	ldr	r2, [r7, #4]
 80020be:	6812      	ldr	r2, [r2, #0]
 80020c0:	430b      	orrs	r3, r1
 80020c2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	69db      	ldr	r3, [r3, #28]
 80020ca:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80020ce:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	685b      	ldr	r3, [r3, #4]
 80020d6:	495c      	ldr	r1, [pc, #368]	; (8002248 <HAL_I2C_Init+0x274>)
 80020d8:	428b      	cmp	r3, r1
 80020da:	d819      	bhi.n	8002110 <HAL_I2C_Init+0x13c>
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	1e59      	subs	r1, r3, #1
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	685b      	ldr	r3, [r3, #4]
 80020e4:	005b      	lsls	r3, r3, #1
 80020e6:	fbb1 f3f3 	udiv	r3, r1, r3
 80020ea:	1c59      	adds	r1, r3, #1
 80020ec:	f640 73fc 	movw	r3, #4092	; 0xffc
 80020f0:	400b      	ands	r3, r1
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d00a      	beq.n	800210c <HAL_I2C_Init+0x138>
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	1e59      	subs	r1, r3, #1
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	685b      	ldr	r3, [r3, #4]
 80020fe:	005b      	lsls	r3, r3, #1
 8002100:	fbb1 f3f3 	udiv	r3, r1, r3
 8002104:	3301      	adds	r3, #1
 8002106:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800210a:	e051      	b.n	80021b0 <HAL_I2C_Init+0x1dc>
 800210c:	2304      	movs	r3, #4
 800210e:	e04f      	b.n	80021b0 <HAL_I2C_Init+0x1dc>
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	689b      	ldr	r3, [r3, #8]
 8002114:	2b00      	cmp	r3, #0
 8002116:	d111      	bne.n	800213c <HAL_I2C_Init+0x168>
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	1e58      	subs	r0, r3, #1
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	6859      	ldr	r1, [r3, #4]
 8002120:	460b      	mov	r3, r1
 8002122:	005b      	lsls	r3, r3, #1
 8002124:	440b      	add	r3, r1
 8002126:	fbb0 f3f3 	udiv	r3, r0, r3
 800212a:	3301      	adds	r3, #1
 800212c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002130:	2b00      	cmp	r3, #0
 8002132:	bf0c      	ite	eq
 8002134:	2301      	moveq	r3, #1
 8002136:	2300      	movne	r3, #0
 8002138:	b2db      	uxtb	r3, r3
 800213a:	e012      	b.n	8002162 <HAL_I2C_Init+0x18e>
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	1e58      	subs	r0, r3, #1
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	6859      	ldr	r1, [r3, #4]
 8002144:	460b      	mov	r3, r1
 8002146:	009b      	lsls	r3, r3, #2
 8002148:	440b      	add	r3, r1
 800214a:	0099      	lsls	r1, r3, #2
 800214c:	440b      	add	r3, r1
 800214e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002152:	3301      	adds	r3, #1
 8002154:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002158:	2b00      	cmp	r3, #0
 800215a:	bf0c      	ite	eq
 800215c:	2301      	moveq	r3, #1
 800215e:	2300      	movne	r3, #0
 8002160:	b2db      	uxtb	r3, r3
 8002162:	2b00      	cmp	r3, #0
 8002164:	d001      	beq.n	800216a <HAL_I2C_Init+0x196>
 8002166:	2301      	movs	r3, #1
 8002168:	e022      	b.n	80021b0 <HAL_I2C_Init+0x1dc>
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	689b      	ldr	r3, [r3, #8]
 800216e:	2b00      	cmp	r3, #0
 8002170:	d10e      	bne.n	8002190 <HAL_I2C_Init+0x1bc>
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	1e58      	subs	r0, r3, #1
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	6859      	ldr	r1, [r3, #4]
 800217a:	460b      	mov	r3, r1
 800217c:	005b      	lsls	r3, r3, #1
 800217e:	440b      	add	r3, r1
 8002180:	fbb0 f3f3 	udiv	r3, r0, r3
 8002184:	3301      	adds	r3, #1
 8002186:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800218a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800218e:	e00f      	b.n	80021b0 <HAL_I2C_Init+0x1dc>
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	1e58      	subs	r0, r3, #1
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	6859      	ldr	r1, [r3, #4]
 8002198:	460b      	mov	r3, r1
 800219a:	009b      	lsls	r3, r3, #2
 800219c:	440b      	add	r3, r1
 800219e:	0099      	lsls	r1, r3, #2
 80021a0:	440b      	add	r3, r1
 80021a2:	fbb0 f3f3 	udiv	r3, r0, r3
 80021a6:	3301      	adds	r3, #1
 80021a8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80021ac:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80021b0:	6879      	ldr	r1, [r7, #4]
 80021b2:	6809      	ldr	r1, [r1, #0]
 80021b4:	4313      	orrs	r3, r2
 80021b6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	69da      	ldr	r2, [r3, #28]
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	6a1b      	ldr	r3, [r3, #32]
 80021ca:	431a      	orrs	r2, r3
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	430a      	orrs	r2, r1
 80021d2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	689b      	ldr	r3, [r3, #8]
 80021da:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80021de:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80021e2:	687a      	ldr	r2, [r7, #4]
 80021e4:	6911      	ldr	r1, [r2, #16]
 80021e6:	687a      	ldr	r2, [r7, #4]
 80021e8:	68d2      	ldr	r2, [r2, #12]
 80021ea:	4311      	orrs	r1, r2
 80021ec:	687a      	ldr	r2, [r7, #4]
 80021ee:	6812      	ldr	r2, [r2, #0]
 80021f0:	430b      	orrs	r3, r1
 80021f2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	68db      	ldr	r3, [r3, #12]
 80021fa:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	695a      	ldr	r2, [r3, #20]
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	699b      	ldr	r3, [r3, #24]
 8002206:	431a      	orrs	r2, r3
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	430a      	orrs	r2, r1
 800220e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	681a      	ldr	r2, [r3, #0]
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	f042 0201 	orr.w	r2, r2, #1
 800221e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	2200      	movs	r2, #0
 8002224:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	2220      	movs	r2, #32
 800222a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	2200      	movs	r2, #0
 8002232:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	2200      	movs	r2, #0
 8002238:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800223c:	2300      	movs	r3, #0
}
 800223e:	4618      	mov	r0, r3
 8002240:	3710      	adds	r7, #16
 8002242:	46bd      	mov	sp, r7
 8002244:	bd80      	pop	{r7, pc}
 8002246:	bf00      	nop
 8002248:	000186a0 	.word	0x000186a0
 800224c:	001e847f 	.word	0x001e847f
 8002250:	003d08ff 	.word	0x003d08ff
 8002254:	431bde83 	.word	0x431bde83
 8002258:	10624dd3 	.word	0x10624dd3

0800225c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800225c:	b580      	push	{r7, lr}
 800225e:	b088      	sub	sp, #32
 8002260:	af02      	add	r7, sp, #8
 8002262:	60f8      	str	r0, [r7, #12]
 8002264:	607a      	str	r2, [r7, #4]
 8002266:	461a      	mov	r2, r3
 8002268:	460b      	mov	r3, r1
 800226a:	817b      	strh	r3, [r7, #10]
 800226c:	4613      	mov	r3, r2
 800226e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002270:	f7ff fbc0 	bl	80019f4 <HAL_GetTick>
 8002274:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800227c:	b2db      	uxtb	r3, r3
 800227e:	2b20      	cmp	r3, #32
 8002280:	f040 80e0 	bne.w	8002444 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002284:	697b      	ldr	r3, [r7, #20]
 8002286:	9300      	str	r3, [sp, #0]
 8002288:	2319      	movs	r3, #25
 800228a:	2201      	movs	r2, #1
 800228c:	4970      	ldr	r1, [pc, #448]	; (8002450 <HAL_I2C_Master_Transmit+0x1f4>)
 800228e:	68f8      	ldr	r0, [r7, #12]
 8002290:	f000 f964 	bl	800255c <I2C_WaitOnFlagUntilTimeout>
 8002294:	4603      	mov	r3, r0
 8002296:	2b00      	cmp	r3, #0
 8002298:	d001      	beq.n	800229e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800229a:	2302      	movs	r3, #2
 800229c:	e0d3      	b.n	8002446 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80022a4:	2b01      	cmp	r3, #1
 80022a6:	d101      	bne.n	80022ac <HAL_I2C_Master_Transmit+0x50>
 80022a8:	2302      	movs	r3, #2
 80022aa:	e0cc      	b.n	8002446 <HAL_I2C_Master_Transmit+0x1ea>
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	2201      	movs	r2, #1
 80022b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	f003 0301 	and.w	r3, r3, #1
 80022be:	2b01      	cmp	r3, #1
 80022c0:	d007      	beq.n	80022d2 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	681a      	ldr	r2, [r3, #0]
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	f042 0201 	orr.w	r2, r2, #1
 80022d0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	681a      	ldr	r2, [r3, #0]
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80022e0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	2221      	movs	r2, #33	; 0x21
 80022e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	2210      	movs	r2, #16
 80022ee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	2200      	movs	r2, #0
 80022f6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	687a      	ldr	r2, [r7, #4]
 80022fc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	893a      	ldrh	r2, [r7, #8]
 8002302:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002308:	b29a      	uxth	r2, r3
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	4a50      	ldr	r2, [pc, #320]	; (8002454 <HAL_I2C_Master_Transmit+0x1f8>)
 8002312:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002314:	8979      	ldrh	r1, [r7, #10]
 8002316:	697b      	ldr	r3, [r7, #20]
 8002318:	6a3a      	ldr	r2, [r7, #32]
 800231a:	68f8      	ldr	r0, [r7, #12]
 800231c:	f000 f89c 	bl	8002458 <I2C_MasterRequestWrite>
 8002320:	4603      	mov	r3, r0
 8002322:	2b00      	cmp	r3, #0
 8002324:	d001      	beq.n	800232a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002326:	2301      	movs	r3, #1
 8002328:	e08d      	b.n	8002446 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800232a:	2300      	movs	r3, #0
 800232c:	613b      	str	r3, [r7, #16]
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	695b      	ldr	r3, [r3, #20]
 8002334:	613b      	str	r3, [r7, #16]
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	699b      	ldr	r3, [r3, #24]
 800233c:	613b      	str	r3, [r7, #16]
 800233e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002340:	e066      	b.n	8002410 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002342:	697a      	ldr	r2, [r7, #20]
 8002344:	6a39      	ldr	r1, [r7, #32]
 8002346:	68f8      	ldr	r0, [r7, #12]
 8002348:	f000 fa22 	bl	8002790 <I2C_WaitOnTXEFlagUntilTimeout>
 800234c:	4603      	mov	r3, r0
 800234e:	2b00      	cmp	r3, #0
 8002350:	d00d      	beq.n	800236e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002356:	2b04      	cmp	r3, #4
 8002358:	d107      	bne.n	800236a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	681a      	ldr	r2, [r3, #0]
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002368:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800236a:	2301      	movs	r3, #1
 800236c:	e06b      	b.n	8002446 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002372:	781a      	ldrb	r2, [r3, #0]
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800237e:	1c5a      	adds	r2, r3, #1
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002388:	b29b      	uxth	r3, r3
 800238a:	3b01      	subs	r3, #1
 800238c:	b29a      	uxth	r2, r3
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002396:	3b01      	subs	r3, #1
 8002398:	b29a      	uxth	r2, r3
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	695b      	ldr	r3, [r3, #20]
 80023a4:	f003 0304 	and.w	r3, r3, #4
 80023a8:	2b04      	cmp	r3, #4
 80023aa:	d11b      	bne.n	80023e4 <HAL_I2C_Master_Transmit+0x188>
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d017      	beq.n	80023e4 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023b8:	781a      	ldrb	r2, [r3, #0]
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023c4:	1c5a      	adds	r2, r3, #1
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80023ce:	b29b      	uxth	r3, r3
 80023d0:	3b01      	subs	r3, #1
 80023d2:	b29a      	uxth	r2, r3
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80023dc:	3b01      	subs	r3, #1
 80023de:	b29a      	uxth	r2, r3
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80023e4:	697a      	ldr	r2, [r7, #20]
 80023e6:	6a39      	ldr	r1, [r7, #32]
 80023e8:	68f8      	ldr	r0, [r7, #12]
 80023ea:	f000 fa19 	bl	8002820 <I2C_WaitOnBTFFlagUntilTimeout>
 80023ee:	4603      	mov	r3, r0
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d00d      	beq.n	8002410 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023f8:	2b04      	cmp	r3, #4
 80023fa:	d107      	bne.n	800240c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	681a      	ldr	r2, [r3, #0]
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800240a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800240c:	2301      	movs	r3, #1
 800240e:	e01a      	b.n	8002446 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002414:	2b00      	cmp	r3, #0
 8002416:	d194      	bne.n	8002342 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	681a      	ldr	r2, [r3, #0]
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002426:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	2220      	movs	r2, #32
 800242c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	2200      	movs	r2, #0
 8002434:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	2200      	movs	r2, #0
 800243c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002440:	2300      	movs	r3, #0
 8002442:	e000      	b.n	8002446 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002444:	2302      	movs	r3, #2
  }
}
 8002446:	4618      	mov	r0, r3
 8002448:	3718      	adds	r7, #24
 800244a:	46bd      	mov	sp, r7
 800244c:	bd80      	pop	{r7, pc}
 800244e:	bf00      	nop
 8002450:	00100002 	.word	0x00100002
 8002454:	ffff0000 	.word	0xffff0000

08002458 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002458:	b580      	push	{r7, lr}
 800245a:	b088      	sub	sp, #32
 800245c:	af02      	add	r7, sp, #8
 800245e:	60f8      	str	r0, [r7, #12]
 8002460:	607a      	str	r2, [r7, #4]
 8002462:	603b      	str	r3, [r7, #0]
 8002464:	460b      	mov	r3, r1
 8002466:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800246c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800246e:	697b      	ldr	r3, [r7, #20]
 8002470:	2b08      	cmp	r3, #8
 8002472:	d006      	beq.n	8002482 <I2C_MasterRequestWrite+0x2a>
 8002474:	697b      	ldr	r3, [r7, #20]
 8002476:	2b01      	cmp	r3, #1
 8002478:	d003      	beq.n	8002482 <I2C_MasterRequestWrite+0x2a>
 800247a:	697b      	ldr	r3, [r7, #20]
 800247c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002480:	d108      	bne.n	8002494 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	681a      	ldr	r2, [r3, #0]
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002490:	601a      	str	r2, [r3, #0]
 8002492:	e00b      	b.n	80024ac <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002498:	2b12      	cmp	r3, #18
 800249a:	d107      	bne.n	80024ac <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	681a      	ldr	r2, [r3, #0]
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80024aa:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80024ac:	683b      	ldr	r3, [r7, #0]
 80024ae:	9300      	str	r3, [sp, #0]
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	2200      	movs	r2, #0
 80024b4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80024b8:	68f8      	ldr	r0, [r7, #12]
 80024ba:	f000 f84f 	bl	800255c <I2C_WaitOnFlagUntilTimeout>
 80024be:	4603      	mov	r3, r0
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d00d      	beq.n	80024e0 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024ce:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80024d2:	d103      	bne.n	80024dc <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80024da:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80024dc:	2303      	movs	r3, #3
 80024de:	e035      	b.n	800254c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	691b      	ldr	r3, [r3, #16]
 80024e4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80024e8:	d108      	bne.n	80024fc <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80024ea:	897b      	ldrh	r3, [r7, #10]
 80024ec:	b2db      	uxtb	r3, r3
 80024ee:	461a      	mov	r2, r3
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80024f8:	611a      	str	r2, [r3, #16]
 80024fa:	e01b      	b.n	8002534 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80024fc:	897b      	ldrh	r3, [r7, #10]
 80024fe:	11db      	asrs	r3, r3, #7
 8002500:	b2db      	uxtb	r3, r3
 8002502:	f003 0306 	and.w	r3, r3, #6
 8002506:	b2db      	uxtb	r3, r3
 8002508:	f063 030f 	orn	r3, r3, #15
 800250c:	b2da      	uxtb	r2, r3
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002514:	683b      	ldr	r3, [r7, #0]
 8002516:	687a      	ldr	r2, [r7, #4]
 8002518:	490e      	ldr	r1, [pc, #56]	; (8002554 <I2C_MasterRequestWrite+0xfc>)
 800251a:	68f8      	ldr	r0, [r7, #12]
 800251c:	f000 f898 	bl	8002650 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002520:	4603      	mov	r3, r0
 8002522:	2b00      	cmp	r3, #0
 8002524:	d001      	beq.n	800252a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8002526:	2301      	movs	r3, #1
 8002528:	e010      	b.n	800254c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800252a:	897b      	ldrh	r3, [r7, #10]
 800252c:	b2da      	uxtb	r2, r3
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002534:	683b      	ldr	r3, [r7, #0]
 8002536:	687a      	ldr	r2, [r7, #4]
 8002538:	4907      	ldr	r1, [pc, #28]	; (8002558 <I2C_MasterRequestWrite+0x100>)
 800253a:	68f8      	ldr	r0, [r7, #12]
 800253c:	f000 f888 	bl	8002650 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002540:	4603      	mov	r3, r0
 8002542:	2b00      	cmp	r3, #0
 8002544:	d001      	beq.n	800254a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8002546:	2301      	movs	r3, #1
 8002548:	e000      	b.n	800254c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800254a:	2300      	movs	r3, #0
}
 800254c:	4618      	mov	r0, r3
 800254e:	3718      	adds	r7, #24
 8002550:	46bd      	mov	sp, r7
 8002552:	bd80      	pop	{r7, pc}
 8002554:	00010008 	.word	0x00010008
 8002558:	00010002 	.word	0x00010002

0800255c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800255c:	b580      	push	{r7, lr}
 800255e:	b084      	sub	sp, #16
 8002560:	af00      	add	r7, sp, #0
 8002562:	60f8      	str	r0, [r7, #12]
 8002564:	60b9      	str	r1, [r7, #8]
 8002566:	603b      	str	r3, [r7, #0]
 8002568:	4613      	mov	r3, r2
 800256a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800256c:	e048      	b.n	8002600 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800256e:	683b      	ldr	r3, [r7, #0]
 8002570:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002574:	d044      	beq.n	8002600 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002576:	f7ff fa3d 	bl	80019f4 <HAL_GetTick>
 800257a:	4602      	mov	r2, r0
 800257c:	69bb      	ldr	r3, [r7, #24]
 800257e:	1ad3      	subs	r3, r2, r3
 8002580:	683a      	ldr	r2, [r7, #0]
 8002582:	429a      	cmp	r2, r3
 8002584:	d302      	bcc.n	800258c <I2C_WaitOnFlagUntilTimeout+0x30>
 8002586:	683b      	ldr	r3, [r7, #0]
 8002588:	2b00      	cmp	r3, #0
 800258a:	d139      	bne.n	8002600 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800258c:	68bb      	ldr	r3, [r7, #8]
 800258e:	0c1b      	lsrs	r3, r3, #16
 8002590:	b2db      	uxtb	r3, r3
 8002592:	2b01      	cmp	r3, #1
 8002594:	d10d      	bne.n	80025b2 <I2C_WaitOnFlagUntilTimeout+0x56>
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	695b      	ldr	r3, [r3, #20]
 800259c:	43da      	mvns	r2, r3
 800259e:	68bb      	ldr	r3, [r7, #8]
 80025a0:	4013      	ands	r3, r2
 80025a2:	b29b      	uxth	r3, r3
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	bf0c      	ite	eq
 80025a8:	2301      	moveq	r3, #1
 80025aa:	2300      	movne	r3, #0
 80025ac:	b2db      	uxtb	r3, r3
 80025ae:	461a      	mov	r2, r3
 80025b0:	e00c      	b.n	80025cc <I2C_WaitOnFlagUntilTimeout+0x70>
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	699b      	ldr	r3, [r3, #24]
 80025b8:	43da      	mvns	r2, r3
 80025ba:	68bb      	ldr	r3, [r7, #8]
 80025bc:	4013      	ands	r3, r2
 80025be:	b29b      	uxth	r3, r3
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	bf0c      	ite	eq
 80025c4:	2301      	moveq	r3, #1
 80025c6:	2300      	movne	r3, #0
 80025c8:	b2db      	uxtb	r3, r3
 80025ca:	461a      	mov	r2, r3
 80025cc:	79fb      	ldrb	r3, [r7, #7]
 80025ce:	429a      	cmp	r2, r3
 80025d0:	d116      	bne.n	8002600 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	2200      	movs	r2, #0
 80025d6:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	2220      	movs	r2, #32
 80025dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	2200      	movs	r2, #0
 80025e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025ec:	f043 0220 	orr.w	r2, r3, #32
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	2200      	movs	r2, #0
 80025f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80025fc:	2301      	movs	r3, #1
 80025fe:	e023      	b.n	8002648 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002600:	68bb      	ldr	r3, [r7, #8]
 8002602:	0c1b      	lsrs	r3, r3, #16
 8002604:	b2db      	uxtb	r3, r3
 8002606:	2b01      	cmp	r3, #1
 8002608:	d10d      	bne.n	8002626 <I2C_WaitOnFlagUntilTimeout+0xca>
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	695b      	ldr	r3, [r3, #20]
 8002610:	43da      	mvns	r2, r3
 8002612:	68bb      	ldr	r3, [r7, #8]
 8002614:	4013      	ands	r3, r2
 8002616:	b29b      	uxth	r3, r3
 8002618:	2b00      	cmp	r3, #0
 800261a:	bf0c      	ite	eq
 800261c:	2301      	moveq	r3, #1
 800261e:	2300      	movne	r3, #0
 8002620:	b2db      	uxtb	r3, r3
 8002622:	461a      	mov	r2, r3
 8002624:	e00c      	b.n	8002640 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	699b      	ldr	r3, [r3, #24]
 800262c:	43da      	mvns	r2, r3
 800262e:	68bb      	ldr	r3, [r7, #8]
 8002630:	4013      	ands	r3, r2
 8002632:	b29b      	uxth	r3, r3
 8002634:	2b00      	cmp	r3, #0
 8002636:	bf0c      	ite	eq
 8002638:	2301      	moveq	r3, #1
 800263a:	2300      	movne	r3, #0
 800263c:	b2db      	uxtb	r3, r3
 800263e:	461a      	mov	r2, r3
 8002640:	79fb      	ldrb	r3, [r7, #7]
 8002642:	429a      	cmp	r2, r3
 8002644:	d093      	beq.n	800256e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002646:	2300      	movs	r3, #0
}
 8002648:	4618      	mov	r0, r3
 800264a:	3710      	adds	r7, #16
 800264c:	46bd      	mov	sp, r7
 800264e:	bd80      	pop	{r7, pc}

08002650 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002650:	b580      	push	{r7, lr}
 8002652:	b084      	sub	sp, #16
 8002654:	af00      	add	r7, sp, #0
 8002656:	60f8      	str	r0, [r7, #12]
 8002658:	60b9      	str	r1, [r7, #8]
 800265a:	607a      	str	r2, [r7, #4]
 800265c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800265e:	e071      	b.n	8002744 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	695b      	ldr	r3, [r3, #20]
 8002666:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800266a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800266e:	d123      	bne.n	80026b8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	681a      	ldr	r2, [r3, #0]
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800267e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002688:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	2200      	movs	r2, #0
 800268e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	2220      	movs	r2, #32
 8002694:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	2200      	movs	r2, #0
 800269c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026a4:	f043 0204 	orr.w	r2, r3, #4
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	2200      	movs	r2, #0
 80026b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80026b4:	2301      	movs	r3, #1
 80026b6:	e067      	b.n	8002788 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026be:	d041      	beq.n	8002744 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80026c0:	f7ff f998 	bl	80019f4 <HAL_GetTick>
 80026c4:	4602      	mov	r2, r0
 80026c6:	683b      	ldr	r3, [r7, #0]
 80026c8:	1ad3      	subs	r3, r2, r3
 80026ca:	687a      	ldr	r2, [r7, #4]
 80026cc:	429a      	cmp	r2, r3
 80026ce:	d302      	bcc.n	80026d6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d136      	bne.n	8002744 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80026d6:	68bb      	ldr	r3, [r7, #8]
 80026d8:	0c1b      	lsrs	r3, r3, #16
 80026da:	b2db      	uxtb	r3, r3
 80026dc:	2b01      	cmp	r3, #1
 80026de:	d10c      	bne.n	80026fa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	695b      	ldr	r3, [r3, #20]
 80026e6:	43da      	mvns	r2, r3
 80026e8:	68bb      	ldr	r3, [r7, #8]
 80026ea:	4013      	ands	r3, r2
 80026ec:	b29b      	uxth	r3, r3
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	bf14      	ite	ne
 80026f2:	2301      	movne	r3, #1
 80026f4:	2300      	moveq	r3, #0
 80026f6:	b2db      	uxtb	r3, r3
 80026f8:	e00b      	b.n	8002712 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	699b      	ldr	r3, [r3, #24]
 8002700:	43da      	mvns	r2, r3
 8002702:	68bb      	ldr	r3, [r7, #8]
 8002704:	4013      	ands	r3, r2
 8002706:	b29b      	uxth	r3, r3
 8002708:	2b00      	cmp	r3, #0
 800270a:	bf14      	ite	ne
 800270c:	2301      	movne	r3, #1
 800270e:	2300      	moveq	r3, #0
 8002710:	b2db      	uxtb	r3, r3
 8002712:	2b00      	cmp	r3, #0
 8002714:	d016      	beq.n	8002744 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	2200      	movs	r2, #0
 800271a:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	2220      	movs	r2, #32
 8002720:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	2200      	movs	r2, #0
 8002728:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002730:	f043 0220 	orr.w	r2, r3, #32
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	2200      	movs	r2, #0
 800273c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002740:	2301      	movs	r3, #1
 8002742:	e021      	b.n	8002788 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002744:	68bb      	ldr	r3, [r7, #8]
 8002746:	0c1b      	lsrs	r3, r3, #16
 8002748:	b2db      	uxtb	r3, r3
 800274a:	2b01      	cmp	r3, #1
 800274c:	d10c      	bne.n	8002768 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	695b      	ldr	r3, [r3, #20]
 8002754:	43da      	mvns	r2, r3
 8002756:	68bb      	ldr	r3, [r7, #8]
 8002758:	4013      	ands	r3, r2
 800275a:	b29b      	uxth	r3, r3
 800275c:	2b00      	cmp	r3, #0
 800275e:	bf14      	ite	ne
 8002760:	2301      	movne	r3, #1
 8002762:	2300      	moveq	r3, #0
 8002764:	b2db      	uxtb	r3, r3
 8002766:	e00b      	b.n	8002780 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	699b      	ldr	r3, [r3, #24]
 800276e:	43da      	mvns	r2, r3
 8002770:	68bb      	ldr	r3, [r7, #8]
 8002772:	4013      	ands	r3, r2
 8002774:	b29b      	uxth	r3, r3
 8002776:	2b00      	cmp	r3, #0
 8002778:	bf14      	ite	ne
 800277a:	2301      	movne	r3, #1
 800277c:	2300      	moveq	r3, #0
 800277e:	b2db      	uxtb	r3, r3
 8002780:	2b00      	cmp	r3, #0
 8002782:	f47f af6d 	bne.w	8002660 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8002786:	2300      	movs	r3, #0
}
 8002788:	4618      	mov	r0, r3
 800278a:	3710      	adds	r7, #16
 800278c:	46bd      	mov	sp, r7
 800278e:	bd80      	pop	{r7, pc}

08002790 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002790:	b580      	push	{r7, lr}
 8002792:	b084      	sub	sp, #16
 8002794:	af00      	add	r7, sp, #0
 8002796:	60f8      	str	r0, [r7, #12]
 8002798:	60b9      	str	r1, [r7, #8]
 800279a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800279c:	e034      	b.n	8002808 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800279e:	68f8      	ldr	r0, [r7, #12]
 80027a0:	f000 f886 	bl	80028b0 <I2C_IsAcknowledgeFailed>
 80027a4:	4603      	mov	r3, r0
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d001      	beq.n	80027ae <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80027aa:	2301      	movs	r3, #1
 80027ac:	e034      	b.n	8002818 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80027ae:	68bb      	ldr	r3, [r7, #8]
 80027b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027b4:	d028      	beq.n	8002808 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80027b6:	f7ff f91d 	bl	80019f4 <HAL_GetTick>
 80027ba:	4602      	mov	r2, r0
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	1ad3      	subs	r3, r2, r3
 80027c0:	68ba      	ldr	r2, [r7, #8]
 80027c2:	429a      	cmp	r2, r3
 80027c4:	d302      	bcc.n	80027cc <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80027c6:	68bb      	ldr	r3, [r7, #8]
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d11d      	bne.n	8002808 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	695b      	ldr	r3, [r3, #20]
 80027d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80027d6:	2b80      	cmp	r3, #128	; 0x80
 80027d8:	d016      	beq.n	8002808 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	2200      	movs	r2, #0
 80027de:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	2220      	movs	r2, #32
 80027e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	2200      	movs	r2, #0
 80027ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027f4:	f043 0220 	orr.w	r2, r3, #32
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	2200      	movs	r2, #0
 8002800:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002804:	2301      	movs	r3, #1
 8002806:	e007      	b.n	8002818 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	695b      	ldr	r3, [r3, #20]
 800280e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002812:	2b80      	cmp	r3, #128	; 0x80
 8002814:	d1c3      	bne.n	800279e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002816:	2300      	movs	r3, #0
}
 8002818:	4618      	mov	r0, r3
 800281a:	3710      	adds	r7, #16
 800281c:	46bd      	mov	sp, r7
 800281e:	bd80      	pop	{r7, pc}

08002820 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002820:	b580      	push	{r7, lr}
 8002822:	b084      	sub	sp, #16
 8002824:	af00      	add	r7, sp, #0
 8002826:	60f8      	str	r0, [r7, #12]
 8002828:	60b9      	str	r1, [r7, #8]
 800282a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800282c:	e034      	b.n	8002898 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800282e:	68f8      	ldr	r0, [r7, #12]
 8002830:	f000 f83e 	bl	80028b0 <I2C_IsAcknowledgeFailed>
 8002834:	4603      	mov	r3, r0
 8002836:	2b00      	cmp	r3, #0
 8002838:	d001      	beq.n	800283e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800283a:	2301      	movs	r3, #1
 800283c:	e034      	b.n	80028a8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800283e:	68bb      	ldr	r3, [r7, #8]
 8002840:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002844:	d028      	beq.n	8002898 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002846:	f7ff f8d5 	bl	80019f4 <HAL_GetTick>
 800284a:	4602      	mov	r2, r0
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	1ad3      	subs	r3, r2, r3
 8002850:	68ba      	ldr	r2, [r7, #8]
 8002852:	429a      	cmp	r2, r3
 8002854:	d302      	bcc.n	800285c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002856:	68bb      	ldr	r3, [r7, #8]
 8002858:	2b00      	cmp	r3, #0
 800285a:	d11d      	bne.n	8002898 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	695b      	ldr	r3, [r3, #20]
 8002862:	f003 0304 	and.w	r3, r3, #4
 8002866:	2b04      	cmp	r3, #4
 8002868:	d016      	beq.n	8002898 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	2200      	movs	r2, #0
 800286e:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	2220      	movs	r2, #32
 8002874:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	2200      	movs	r2, #0
 800287c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002884:	f043 0220 	orr.w	r2, r3, #32
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	2200      	movs	r2, #0
 8002890:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002894:	2301      	movs	r3, #1
 8002896:	e007      	b.n	80028a8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	695b      	ldr	r3, [r3, #20]
 800289e:	f003 0304 	and.w	r3, r3, #4
 80028a2:	2b04      	cmp	r3, #4
 80028a4:	d1c3      	bne.n	800282e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80028a6:	2300      	movs	r3, #0
}
 80028a8:	4618      	mov	r0, r3
 80028aa:	3710      	adds	r7, #16
 80028ac:	46bd      	mov	sp, r7
 80028ae:	bd80      	pop	{r7, pc}

080028b0 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80028b0:	b480      	push	{r7}
 80028b2:	b083      	sub	sp, #12
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	695b      	ldr	r3, [r3, #20]
 80028be:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80028c2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80028c6:	d11b      	bne.n	8002900 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80028d0:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	2200      	movs	r2, #0
 80028d6:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	2220      	movs	r2, #32
 80028dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	2200      	movs	r2, #0
 80028e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028ec:	f043 0204 	orr.w	r2, r3, #4
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	2200      	movs	r2, #0
 80028f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80028fc:	2301      	movs	r3, #1
 80028fe:	e000      	b.n	8002902 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002900:	2300      	movs	r3, #0
}
 8002902:	4618      	mov	r0, r3
 8002904:	370c      	adds	r7, #12
 8002906:	46bd      	mov	sp, r7
 8002908:	bc80      	pop	{r7}
 800290a:	4770      	bx	lr

0800290c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800290c:	b580      	push	{r7, lr}
 800290e:	b084      	sub	sp, #16
 8002910:	af00      	add	r7, sp, #0
 8002912:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	2b00      	cmp	r3, #0
 8002918:	d101      	bne.n	800291e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800291a:	2301      	movs	r3, #1
 800291c:	e0e8      	b.n	8002af0 <HAL_PCD_Init+0x1e4>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	f893 3291 	ldrb.w	r3, [r3, #657]	; 0x291
 8002924:	b2db      	uxtb	r3, r3
 8002926:	2b00      	cmp	r3, #0
 8002928:	d106      	bne.n	8002938 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	2200      	movs	r2, #0
 800292e:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002932:	6878      	ldr	r0, [r7, #4]
 8002934:	f006 fcb8 	bl	80092a8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	2203      	movs	r2, #3
 800293c:	f883 2291 	strb.w	r2, [r3, #657]	; 0x291

  /* Disable DMA mode for FS instance */
  hpcd->Init.dma_enable = 0U;
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	2200      	movs	r2, #0
 8002944:	715a      	strb	r2, [r3, #5]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	4618      	mov	r0, r3
 800294c:	f002 fe92 	bl	8005674 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	6818      	ldr	r0, [r3, #0]
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	3304      	adds	r3, #4
 8002958:	cb0e      	ldmia	r3, {r1, r2, r3}
 800295a:	f002 fe68 	bl	800562e <USB_CoreInit>
 800295e:	4603      	mov	r3, r0
 8002960:	2b00      	cmp	r3, #0
 8002962:	d005      	beq.n	8002970 <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	2202      	movs	r2, #2
 8002968:	f883 2291 	strb.w	r2, [r3, #657]	; 0x291
    return HAL_ERROR;
 800296c:	2301      	movs	r3, #1
 800296e:	e0bf      	b.n	8002af0 <HAL_PCD_Init+0x1e4>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	2100      	movs	r1, #0
 8002976:	4618      	mov	r0, r3
 8002978:	f002 fe96 	bl	80056a8 <USB_SetCurrentMode>
 800297c:	4603      	mov	r3, r0
 800297e:	2b00      	cmp	r3, #0
 8002980:	d005      	beq.n	800298e <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	2202      	movs	r2, #2
 8002986:	f883 2291 	strb.w	r2, [r3, #657]	; 0x291
    return HAL_ERROR;
 800298a:	2301      	movs	r3, #1
 800298c:	e0b0      	b.n	8002af0 <HAL_PCD_Init+0x1e4>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800298e:	2300      	movs	r3, #0
 8002990:	73fb      	strb	r3, [r7, #15]
 8002992:	e03e      	b.n	8002a12 <HAL_PCD_Init+0x106>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002994:	7bfa      	ldrb	r2, [r7, #15]
 8002996:	6879      	ldr	r1, [r7, #4]
 8002998:	4613      	mov	r3, r2
 800299a:	009b      	lsls	r3, r3, #2
 800299c:	4413      	add	r3, r2
 800299e:	00db      	lsls	r3, r3, #3
 80029a0:	440b      	add	r3, r1
 80029a2:	3311      	adds	r3, #17
 80029a4:	2201      	movs	r2, #1
 80029a6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80029a8:	7bfa      	ldrb	r2, [r7, #15]
 80029aa:	6879      	ldr	r1, [r7, #4]
 80029ac:	4613      	mov	r3, r2
 80029ae:	009b      	lsls	r3, r3, #2
 80029b0:	4413      	add	r3, r2
 80029b2:	00db      	lsls	r3, r3, #3
 80029b4:	440b      	add	r3, r1
 80029b6:	3310      	adds	r3, #16
 80029b8:	7bfa      	ldrb	r2, [r7, #15]
 80029ba:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80029bc:	7bfa      	ldrb	r2, [r7, #15]
 80029be:	6879      	ldr	r1, [r7, #4]
 80029c0:	4613      	mov	r3, r2
 80029c2:	009b      	lsls	r3, r3, #2
 80029c4:	4413      	add	r3, r2
 80029c6:	00db      	lsls	r3, r3, #3
 80029c8:	440b      	add	r3, r1
 80029ca:	3313      	adds	r3, #19
 80029cc:	2200      	movs	r2, #0
 80029ce:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80029d0:	7bfa      	ldrb	r2, [r7, #15]
 80029d2:	6879      	ldr	r1, [r7, #4]
 80029d4:	4613      	mov	r3, r2
 80029d6:	009b      	lsls	r3, r3, #2
 80029d8:	4413      	add	r3, r2
 80029da:	00db      	lsls	r3, r3, #3
 80029dc:	440b      	add	r3, r1
 80029de:	3320      	adds	r3, #32
 80029e0:	2200      	movs	r2, #0
 80029e2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80029e4:	7bfa      	ldrb	r2, [r7, #15]
 80029e6:	6879      	ldr	r1, [r7, #4]
 80029e8:	4613      	mov	r3, r2
 80029ea:	009b      	lsls	r3, r3, #2
 80029ec:	4413      	add	r3, r2
 80029ee:	00db      	lsls	r3, r3, #3
 80029f0:	440b      	add	r3, r1
 80029f2:	3324      	adds	r3, #36	; 0x24
 80029f4:	2200      	movs	r2, #0
 80029f6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80029f8:	7bfb      	ldrb	r3, [r7, #15]
 80029fa:	6879      	ldr	r1, [r7, #4]
 80029fc:	1c5a      	adds	r2, r3, #1
 80029fe:	4613      	mov	r3, r2
 8002a00:	009b      	lsls	r3, r3, #2
 8002a02:	4413      	add	r3, r2
 8002a04:	00db      	lsls	r3, r3, #3
 8002a06:	440b      	add	r3, r1
 8002a08:	2200      	movs	r2, #0
 8002a0a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002a0c:	7bfb      	ldrb	r3, [r7, #15]
 8002a0e:	3301      	adds	r3, #1
 8002a10:	73fb      	strb	r3, [r7, #15]
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	791b      	ldrb	r3, [r3, #4]
 8002a16:	7bfa      	ldrb	r2, [r7, #15]
 8002a18:	429a      	cmp	r2, r3
 8002a1a:	d3bb      	bcc.n	8002994 <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002a1c:	2300      	movs	r3, #0
 8002a1e:	73fb      	strb	r3, [r7, #15]
 8002a20:	e044      	b.n	8002aac <HAL_PCD_Init+0x1a0>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002a22:	7bfa      	ldrb	r2, [r7, #15]
 8002a24:	6879      	ldr	r1, [r7, #4]
 8002a26:	4613      	mov	r3, r2
 8002a28:	009b      	lsls	r3, r3, #2
 8002a2a:	4413      	add	r3, r2
 8002a2c:	00db      	lsls	r3, r3, #3
 8002a2e:	440b      	add	r3, r1
 8002a30:	f203 1351 	addw	r3, r3, #337	; 0x151
 8002a34:	2200      	movs	r2, #0
 8002a36:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002a38:	7bfa      	ldrb	r2, [r7, #15]
 8002a3a:	6879      	ldr	r1, [r7, #4]
 8002a3c:	4613      	mov	r3, r2
 8002a3e:	009b      	lsls	r3, r3, #2
 8002a40:	4413      	add	r3, r2
 8002a42:	00db      	lsls	r3, r3, #3
 8002a44:	440b      	add	r3, r1
 8002a46:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8002a4a:	7bfa      	ldrb	r2, [r7, #15]
 8002a4c:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002a4e:	7bfa      	ldrb	r2, [r7, #15]
 8002a50:	6879      	ldr	r1, [r7, #4]
 8002a52:	4613      	mov	r3, r2
 8002a54:	009b      	lsls	r3, r3, #2
 8002a56:	4413      	add	r3, r2
 8002a58:	00db      	lsls	r3, r3, #3
 8002a5a:	440b      	add	r3, r1
 8002a5c:	f203 1353 	addw	r3, r3, #339	; 0x153
 8002a60:	2200      	movs	r2, #0
 8002a62:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002a64:	7bfa      	ldrb	r2, [r7, #15]
 8002a66:	6879      	ldr	r1, [r7, #4]
 8002a68:	4613      	mov	r3, r2
 8002a6a:	009b      	lsls	r3, r3, #2
 8002a6c:	4413      	add	r3, r2
 8002a6e:	00db      	lsls	r3, r3, #3
 8002a70:	440b      	add	r3, r1
 8002a72:	f503 73b0 	add.w	r3, r3, #352	; 0x160
 8002a76:	2200      	movs	r2, #0
 8002a78:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002a7a:	7bfa      	ldrb	r2, [r7, #15]
 8002a7c:	6879      	ldr	r1, [r7, #4]
 8002a7e:	4613      	mov	r3, r2
 8002a80:	009b      	lsls	r3, r3, #2
 8002a82:	4413      	add	r3, r2
 8002a84:	00db      	lsls	r3, r3, #3
 8002a86:	440b      	add	r3, r1
 8002a88:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8002a8c:	2200      	movs	r2, #0
 8002a8e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002a90:	7bfa      	ldrb	r2, [r7, #15]
 8002a92:	6879      	ldr	r1, [r7, #4]
 8002a94:	4613      	mov	r3, r2
 8002a96:	009b      	lsls	r3, r3, #2
 8002a98:	4413      	add	r3, r2
 8002a9a:	00db      	lsls	r3, r3, #3
 8002a9c:	440b      	add	r3, r1
 8002a9e:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8002aa2:	2200      	movs	r2, #0
 8002aa4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002aa6:	7bfb      	ldrb	r3, [r7, #15]
 8002aa8:	3301      	adds	r3, #1
 8002aaa:	73fb      	strb	r3, [r7, #15]
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	791b      	ldrb	r3, [r3, #4]
 8002ab0:	7bfa      	ldrb	r2, [r7, #15]
 8002ab2:	429a      	cmp	r2, r3
 8002ab4:	d3b5      	bcc.n	8002a22 <HAL_PCD_Init+0x116>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	6818      	ldr	r0, [r3, #0]
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	3304      	adds	r3, #4
 8002abe:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002ac0:	f002 fdfe 	bl	80056c0 <USB_DevInit>
 8002ac4:	4603      	mov	r3, r0
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d005      	beq.n	8002ad6 <HAL_PCD_Init+0x1ca>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	2202      	movs	r2, #2
 8002ace:	f883 2291 	strb.w	r2, [r3, #657]	; 0x291
    return HAL_ERROR;
 8002ad2:	2301      	movs	r3, #1
 8002ad4:	e00c      	b.n	8002af0 <HAL_PCD_Init+0x1e4>
  }

  hpcd->USB_Address = 0U;
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	2200      	movs	r2, #0
 8002ada:	735a      	strb	r2, [r3, #13]
  hpcd->State = HAL_PCD_STATE_READY;
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	2201      	movs	r2, #1
 8002ae0:	f883 2291 	strb.w	r2, [r3, #657]	; 0x291
  (void)USB_DevDisconnect(hpcd->Instance);
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	4618      	mov	r0, r3
 8002aea:	f004 fe19 	bl	8007720 <USB_DevDisconnect>

  return HAL_OK;
 8002aee:	2300      	movs	r3, #0
}
 8002af0:	4618      	mov	r0, r3
 8002af2:	3710      	adds	r7, #16
 8002af4:	46bd      	mov	sp, r7
 8002af6:	bd80      	pop	{r7, pc}

08002af8 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8002af8:	b580      	push	{r7, lr}
 8002afa:	b082      	sub	sp, #8
 8002afc:	af00      	add	r7, sp, #0
 8002afe:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	f893 3290 	ldrb.w	r3, [r3, #656]	; 0x290
 8002b06:	2b01      	cmp	r3, #1
 8002b08:	d101      	bne.n	8002b0e <HAL_PCD_Start+0x16>
 8002b0a:	2302      	movs	r3, #2
 8002b0c:	e016      	b.n	8002b3c <HAL_PCD_Start+0x44>
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	2201      	movs	r2, #1
 8002b12:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290
  __HAL_PCD_ENABLE(hpcd);
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	4618      	mov	r0, r3
 8002b1c:	f002 fd94 	bl	8005648 <USB_EnableGlobalInt>

#if defined (USB)
  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 8002b20:	2101      	movs	r1, #1
 8002b22:	6878      	ldr	r0, [r7, #4]
 8002b24:	f006 fe33 	bl	800978e <HAL_PCDEx_SetConnectionState>
#endif /* defined (USB) */

  (void)USB_DevConnect(hpcd->Instance);
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	4618      	mov	r0, r3
 8002b2e:	f004 fded 	bl	800770c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	2200      	movs	r2, #0
 8002b36:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290

  return HAL_OK;
 8002b3a:	2300      	movs	r3, #0
}
 8002b3c:	4618      	mov	r0, r3
 8002b3e:	3708      	adds	r7, #8
 8002b40:	46bd      	mov	sp, r7
 8002b42:	bd80      	pop	{r7, pc}

08002b44 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8002b44:	b580      	push	{r7, lr}
 8002b46:	b088      	sub	sp, #32
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	4618      	mov	r0, r3
 8002b52:	f004 fdef 	bl	8007734 <USB_ReadInterrupts>
 8002b56:	61b8      	str	r0, [r7, #24]
  uint16_t store_ep[8];
  uint8_t i;

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8002b58:	69bb      	ldr	r3, [r7, #24]
 8002b5a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d003      	beq.n	8002b6a <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8002b62:	6878      	ldr	r0, [r7, #4]
 8002b64:	f000 fb1c 	bl	80031a0 <PCD_EP_ISR_Handler>

    return;
 8002b68:	e11b      	b.n	8002da2 <HAL_PCD_IRQHandler+0x25e>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8002b6a:	69bb      	ldr	r3, [r7, #24]
 8002b6c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d013      	beq.n	8002b9c <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002b7c:	b29a      	uxth	r2, r3
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002b86:	b292      	uxth	r2, r2
 8002b88:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8002b8c:	6878      	ldr	r0, [r7, #4]
 8002b8e:	f006 fc06 	bl	800939e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8002b92:	2100      	movs	r1, #0
 8002b94:	6878      	ldr	r0, [r7, #4]
 8002b96:	f000 f907 	bl	8002da8 <HAL_PCD_SetAddress>

    return;
 8002b9a:	e102      	b.n	8002da2 <HAL_PCD_IRQHandler+0x25e>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8002b9c:	69bb      	ldr	r3, [r7, #24]
 8002b9e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d00c      	beq.n	8002bc0 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002bae:	b29a      	uxth	r2, r3
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8002bb8:	b292      	uxth	r2, r2
 8002bba:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 8002bbe:	e0f0      	b.n	8002da2 <HAL_PCD_IRQHandler+0x25e>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8002bc0:	69bb      	ldr	r3, [r7, #24]
 8002bc2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d00c      	beq.n	8002be4 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002bd2:	b29a      	uxth	r2, r3
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002bdc:	b292      	uxth	r2, r2
 8002bde:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 8002be2:	e0de      	b.n	8002da2 <HAL_PCD_IRQHandler+0x25e>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8002be4:	69bb      	ldr	r3, [r7, #24]
 8002be6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d027      	beq.n	8002c3e <HAL_PCD_IRQHandler+0xfa>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8002bf6:	b29a      	uxth	r2, r3
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	f022 0204 	bic.w	r2, r2, #4
 8002c00:	b292      	uxth	r2, r2
 8002c02:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8002c0e:	b29a      	uxth	r2, r3
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	f022 0208 	bic.w	r2, r2, #8
 8002c18:	b292      	uxth	r2, r2
 8002c1a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8002c1e:	6878      	ldr	r0, [r7, #4]
 8002c20:	f006 fbf6 	bl	8009410 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002c2c:	b29a      	uxth	r2, r3
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002c36:	b292      	uxth	r2, r2
 8002c38:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 8002c3c:	e0b1      	b.n	8002da2 <HAL_PCD_IRQHandler+0x25e>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8002c3e:	69bb      	ldr	r3, [r7, #24]
 8002c40:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	f000 8085 	beq.w	8002d54 <HAL_PCD_IRQHandler+0x210>
  {
    /* WA: To Clear Wakeup flag if raised with suspend signal */

    /* Store Endpoint registers */
    for (i = 0U; i < 8U; i++)
 8002c4a:	2300      	movs	r3, #0
 8002c4c:	77fb      	strb	r3, [r7, #31]
 8002c4e:	e011      	b.n	8002c74 <HAL_PCD_IRQHandler+0x130>
    {
      store_ep[i] = PCD_GET_ENDPOINT(hpcd->Instance, i);
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	461a      	mov	r2, r3
 8002c56:	7ffb      	ldrb	r3, [r7, #31]
 8002c58:	009b      	lsls	r3, r3, #2
 8002c5a:	441a      	add	r2, r3
 8002c5c:	7ffb      	ldrb	r3, [r7, #31]
 8002c5e:	8812      	ldrh	r2, [r2, #0]
 8002c60:	b292      	uxth	r2, r2
 8002c62:	005b      	lsls	r3, r3, #1
 8002c64:	f107 0120 	add.w	r1, r7, #32
 8002c68:	440b      	add	r3, r1
 8002c6a:	f823 2c18 	strh.w	r2, [r3, #-24]
    for (i = 0U; i < 8U; i++)
 8002c6e:	7ffb      	ldrb	r3, [r7, #31]
 8002c70:	3301      	adds	r3, #1
 8002c72:	77fb      	strb	r3, [r7, #31]
 8002c74:	7ffb      	ldrb	r3, [r7, #31]
 8002c76:	2b07      	cmp	r3, #7
 8002c78:	d9ea      	bls.n	8002c50 <HAL_PCD_IRQHandler+0x10c>
    }

    /* FORCE RESET */
    hpcd->Instance->CNTR |= (uint16_t)(USB_CNTR_FRES);
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8002c82:	b29a      	uxth	r2, r3
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	f042 0201 	orr.w	r2, r2, #1
 8002c8c:	b292      	uxth	r2, r2
 8002c8e:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* CLEAR RESET */
    hpcd->Instance->CNTR &= (uint16_t)(~USB_CNTR_FRES);
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8002c9a:	b29a      	uxth	r2, r3
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	f022 0201 	bic.w	r2, r2, #1
 8002ca4:	b292      	uxth	r2, r2
 8002ca6:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* wait for reset flag in ISTR */
    while ((hpcd->Instance->ISTR & USB_ISTR_RESET) == 0U)
 8002caa:	bf00      	nop
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002cb4:	b29b      	uxth	r3, r3
 8002cb6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d0f6      	beq.n	8002cac <HAL_PCD_IRQHandler+0x168>
    {
    }

    /* Clear Reset Flag */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002cc6:	b29a      	uxth	r2, r3
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002cd0:	b292      	uxth	r2, r2
 8002cd2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    /* Restore Registre */
    for (i = 0U; i < 8U; i++)
 8002cd6:	2300      	movs	r3, #0
 8002cd8:	77fb      	strb	r3, [r7, #31]
 8002cda:	e010      	b.n	8002cfe <HAL_PCD_IRQHandler+0x1ba>
    {
      PCD_SET_ENDPOINT(hpcd->Instance, i, store_ep[i]);
 8002cdc:	7ffb      	ldrb	r3, [r7, #31]
 8002cde:	687a      	ldr	r2, [r7, #4]
 8002ce0:	6812      	ldr	r2, [r2, #0]
 8002ce2:	4611      	mov	r1, r2
 8002ce4:	7ffa      	ldrb	r2, [r7, #31]
 8002ce6:	0092      	lsls	r2, r2, #2
 8002ce8:	440a      	add	r2, r1
 8002cea:	005b      	lsls	r3, r3, #1
 8002cec:	f107 0120 	add.w	r1, r7, #32
 8002cf0:	440b      	add	r3, r1
 8002cf2:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8002cf6:	8013      	strh	r3, [r2, #0]
    for (i = 0U; i < 8U; i++)
 8002cf8:	7ffb      	ldrb	r3, [r7, #31]
 8002cfa:	3301      	adds	r3, #1
 8002cfc:	77fb      	strb	r3, [r7, #31]
 8002cfe:	7ffb      	ldrb	r3, [r7, #31]
 8002d00:	2b07      	cmp	r3, #7
 8002d02:	d9eb      	bls.n	8002cdc <HAL_PCD_IRQHandler+0x198>
    }

    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8002d0c:	b29a      	uxth	r2, r3
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	f042 0208 	orr.w	r2, r2, #8
 8002d16:	b292      	uxth	r2, r2
 8002d18:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002d24:	b29a      	uxth	r2, r3
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002d2e:	b292      	uxth	r2, r2
 8002d30:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LP_MODE;
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8002d3c:	b29a      	uxth	r2, r3
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	f042 0204 	orr.w	r2, r2, #4
 8002d46:	b292      	uxth	r2, r2
 8002d48:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8002d4c:	6878      	ldr	r0, [r7, #4]
 8002d4e:	f006 fb45 	bl	80093dc <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8002d52:	e026      	b.n	8002da2 <HAL_PCD_IRQHandler+0x25e>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8002d54:	69bb      	ldr	r3, [r7, #24]
 8002d56:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d00f      	beq.n	8002d7e <HAL_PCD_IRQHandler+0x23a>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002d66:	b29a      	uxth	r2, r3
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002d70:	b292      	uxth	r2, r2
 8002d72:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8002d76:	6878      	ldr	r0, [r7, #4]
 8002d78:	f006 fb03 	bl	8009382 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8002d7c:	e011      	b.n	8002da2 <HAL_PCD_IRQHandler+0x25e>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8002d7e:	69bb      	ldr	r3, [r7, #24]
 8002d80:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d00c      	beq.n	8002da2 <HAL_PCD_IRQHandler+0x25e>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002d90:	b29a      	uxth	r2, r3
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002d9a:	b292      	uxth	r2, r2
 8002d9c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 8002da0:	bf00      	nop
  }
}
 8002da2:	3720      	adds	r7, #32
 8002da4:	46bd      	mov	sp, r7
 8002da6:	bd80      	pop	{r7, pc}

08002da8 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8002da8:	b580      	push	{r7, lr}
 8002daa:	b082      	sub	sp, #8
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	6078      	str	r0, [r7, #4]
 8002db0:	460b      	mov	r3, r1
 8002db2:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	f893 3290 	ldrb.w	r3, [r3, #656]	; 0x290
 8002dba:	2b01      	cmp	r3, #1
 8002dbc:	d101      	bne.n	8002dc2 <HAL_PCD_SetAddress+0x1a>
 8002dbe:	2302      	movs	r3, #2
 8002dc0:	e012      	b.n	8002de8 <HAL_PCD_SetAddress+0x40>
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	2201      	movs	r2, #1
 8002dc6:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290
  hpcd->USB_Address = address;
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	78fa      	ldrb	r2, [r7, #3]
 8002dce:	735a      	strb	r2, [r3, #13]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	78fa      	ldrb	r2, [r7, #3]
 8002dd6:	4611      	mov	r1, r2
 8002dd8:	4618      	mov	r0, r3
 8002dda:	f004 fc84 	bl	80076e6 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	2200      	movs	r2, #0
 8002de2:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290

  return HAL_OK;
 8002de6:	2300      	movs	r3, #0
}
 8002de8:	4618      	mov	r0, r3
 8002dea:	3708      	adds	r7, #8
 8002dec:	46bd      	mov	sp, r7
 8002dee:	bd80      	pop	{r7, pc}

08002df0 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8002df0:	b580      	push	{r7, lr}
 8002df2:	b084      	sub	sp, #16
 8002df4:	af00      	add	r7, sp, #0
 8002df6:	6078      	str	r0, [r7, #4]
 8002df8:	4608      	mov	r0, r1
 8002dfa:	4611      	mov	r1, r2
 8002dfc:	461a      	mov	r2, r3
 8002dfe:	4603      	mov	r3, r0
 8002e00:	70fb      	strb	r3, [r7, #3]
 8002e02:	460b      	mov	r3, r1
 8002e04:	803b      	strh	r3, [r7, #0]
 8002e06:	4613      	mov	r3, r2
 8002e08:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8002e0a:	2300      	movs	r3, #0
 8002e0c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002e0e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	da0e      	bge.n	8002e34 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002e16:	78fb      	ldrb	r3, [r7, #3]
 8002e18:	f003 0207 	and.w	r2, r3, #7
 8002e1c:	4613      	mov	r3, r2
 8002e1e:	009b      	lsls	r3, r3, #2
 8002e20:	4413      	add	r3, r2
 8002e22:	00db      	lsls	r3, r3, #3
 8002e24:	3310      	adds	r3, #16
 8002e26:	687a      	ldr	r2, [r7, #4]
 8002e28:	4413      	add	r3, r2
 8002e2a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	2201      	movs	r2, #1
 8002e30:	705a      	strb	r2, [r3, #1]
 8002e32:	e00e      	b.n	8002e52 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002e34:	78fb      	ldrb	r3, [r7, #3]
 8002e36:	f003 0207 	and.w	r2, r3, #7
 8002e3a:	4613      	mov	r3, r2
 8002e3c:	009b      	lsls	r3, r3, #2
 8002e3e:	4413      	add	r3, r2
 8002e40:	00db      	lsls	r3, r3, #3
 8002e42:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8002e46:	687a      	ldr	r2, [r7, #4]
 8002e48:	4413      	add	r3, r2
 8002e4a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	2200      	movs	r2, #0
 8002e50:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8002e52:	78fb      	ldrb	r3, [r7, #3]
 8002e54:	f003 0307 	and.w	r3, r3, #7
 8002e58:	b2da      	uxtb	r2, r3
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8002e5e:	883a      	ldrh	r2, [r7, #0]
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	78ba      	ldrb	r2, [r7, #2]
 8002e68:	70da      	strb	r2, [r3, #3]
    ep->tx_fifo_num = ep->num;
  }
#endif /* defined (USB_OTG_FS) */

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8002e6a:	78bb      	ldrb	r3, [r7, #2]
 8002e6c:	2b02      	cmp	r3, #2
 8002e6e:	d102      	bne.n	8002e76 <HAL_PCD_EP_Open+0x86>
  {
    ep->data_pid_start = 0U;
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	2200      	movs	r2, #0
 8002e74:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	f893 3290 	ldrb.w	r3, [r3, #656]	; 0x290
 8002e7c:	2b01      	cmp	r3, #1
 8002e7e:	d101      	bne.n	8002e84 <HAL_PCD_EP_Open+0x94>
 8002e80:	2302      	movs	r3, #2
 8002e82:	e00e      	b.n	8002ea2 <HAL_PCD_EP_Open+0xb2>
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	2201      	movs	r2, #1
 8002e88:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	68f9      	ldr	r1, [r7, #12]
 8002e92:	4618      	mov	r0, r3
 8002e94:	f002 fc32 	bl	80056fc <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	2200      	movs	r2, #0
 8002e9c:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290

  return ret;
 8002ea0:	7afb      	ldrb	r3, [r7, #11]
}
 8002ea2:	4618      	mov	r0, r3
 8002ea4:	3710      	adds	r7, #16
 8002ea6:	46bd      	mov	sp, r7
 8002ea8:	bd80      	pop	{r7, pc}

08002eaa <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002eaa:	b580      	push	{r7, lr}
 8002eac:	b084      	sub	sp, #16
 8002eae:	af00      	add	r7, sp, #0
 8002eb0:	6078      	str	r0, [r7, #4]
 8002eb2:	460b      	mov	r3, r1
 8002eb4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002eb6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	da0e      	bge.n	8002edc <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002ebe:	78fb      	ldrb	r3, [r7, #3]
 8002ec0:	f003 0207 	and.w	r2, r3, #7
 8002ec4:	4613      	mov	r3, r2
 8002ec6:	009b      	lsls	r3, r3, #2
 8002ec8:	4413      	add	r3, r2
 8002eca:	00db      	lsls	r3, r3, #3
 8002ecc:	3310      	adds	r3, #16
 8002ece:	687a      	ldr	r2, [r7, #4]
 8002ed0:	4413      	add	r3, r2
 8002ed2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	2201      	movs	r2, #1
 8002ed8:	705a      	strb	r2, [r3, #1]
 8002eda:	e00e      	b.n	8002efa <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002edc:	78fb      	ldrb	r3, [r7, #3]
 8002ede:	f003 0207 	and.w	r2, r3, #7
 8002ee2:	4613      	mov	r3, r2
 8002ee4:	009b      	lsls	r3, r3, #2
 8002ee6:	4413      	add	r3, r2
 8002ee8:	00db      	lsls	r3, r3, #3
 8002eea:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8002eee:	687a      	ldr	r2, [r7, #4]
 8002ef0:	4413      	add	r3, r2
 8002ef2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	2200      	movs	r2, #0
 8002ef8:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8002efa:	78fb      	ldrb	r3, [r7, #3]
 8002efc:	f003 0307 	and.w	r3, r3, #7
 8002f00:	b2da      	uxtb	r2, r3
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	f893 3290 	ldrb.w	r3, [r3, #656]	; 0x290
 8002f0c:	2b01      	cmp	r3, #1
 8002f0e:	d101      	bne.n	8002f14 <HAL_PCD_EP_Close+0x6a>
 8002f10:	2302      	movs	r3, #2
 8002f12:	e00e      	b.n	8002f32 <HAL_PCD_EP_Close+0x88>
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	2201      	movs	r2, #1
 8002f18:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	68f9      	ldr	r1, [r7, #12]
 8002f22:	4618      	mov	r0, r3
 8002f24:	f002 ffaa 	bl	8005e7c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	2200      	movs	r2, #0
 8002f2c:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290
  return HAL_OK;
 8002f30:	2300      	movs	r3, #0
}
 8002f32:	4618      	mov	r0, r3
 8002f34:	3710      	adds	r7, #16
 8002f36:	46bd      	mov	sp, r7
 8002f38:	bd80      	pop	{r7, pc}

08002f3a <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002f3a:	b580      	push	{r7, lr}
 8002f3c:	b086      	sub	sp, #24
 8002f3e:	af00      	add	r7, sp, #0
 8002f40:	60f8      	str	r0, [r7, #12]
 8002f42:	607a      	str	r2, [r7, #4]
 8002f44:	603b      	str	r3, [r7, #0]
 8002f46:	460b      	mov	r3, r1
 8002f48:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002f4a:	7afb      	ldrb	r3, [r7, #11]
 8002f4c:	f003 0207 	and.w	r2, r3, #7
 8002f50:	4613      	mov	r3, r2
 8002f52:	009b      	lsls	r3, r3, #2
 8002f54:	4413      	add	r3, r2
 8002f56:	00db      	lsls	r3, r3, #3
 8002f58:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8002f5c:	68fa      	ldr	r2, [r7, #12]
 8002f5e:	4413      	add	r3, r2
 8002f60:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002f62:	697b      	ldr	r3, [r7, #20]
 8002f64:	687a      	ldr	r2, [r7, #4]
 8002f66:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8002f68:	697b      	ldr	r3, [r7, #20]
 8002f6a:	683a      	ldr	r2, [r7, #0]
 8002f6c:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8002f6e:	697b      	ldr	r3, [r7, #20]
 8002f70:	2200      	movs	r2, #0
 8002f72:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8002f74:	697b      	ldr	r3, [r7, #20]
 8002f76:	2200      	movs	r2, #0
 8002f78:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002f7a:	7afb      	ldrb	r3, [r7, #11]
 8002f7c:	f003 0307 	and.w	r3, r3, #7
 8002f80:	b2da      	uxtb	r2, r3
 8002f82:	697b      	ldr	r3, [r7, #20]
 8002f84:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	6979      	ldr	r1, [r7, #20]
 8002f8c:	4618      	mov	r0, r3
 8002f8e:	f003 f961 	bl	8006254 <USB_EPStartXfer>

  return HAL_OK;
 8002f92:	2300      	movs	r3, #0
}
 8002f94:	4618      	mov	r0, r3
 8002f96:	3718      	adds	r7, #24
 8002f98:	46bd      	mov	sp, r7
 8002f9a:	bd80      	pop	{r7, pc}

08002f9c <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8002f9c:	b480      	push	{r7}
 8002f9e:	b083      	sub	sp, #12
 8002fa0:	af00      	add	r7, sp, #0
 8002fa2:	6078      	str	r0, [r7, #4]
 8002fa4:	460b      	mov	r3, r1
 8002fa6:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8002fa8:	78fb      	ldrb	r3, [r7, #3]
 8002faa:	f003 0207 	and.w	r2, r3, #7
 8002fae:	6879      	ldr	r1, [r7, #4]
 8002fb0:	4613      	mov	r3, r2
 8002fb2:	009b      	lsls	r3, r3, #2
 8002fb4:	4413      	add	r3, r2
 8002fb6:	00db      	lsls	r3, r3, #3
 8002fb8:	440b      	add	r3, r1
 8002fba:	f503 73b6 	add.w	r3, r3, #364	; 0x16c
 8002fbe:	681b      	ldr	r3, [r3, #0]
}
 8002fc0:	4618      	mov	r0, r3
 8002fc2:	370c      	adds	r7, #12
 8002fc4:	46bd      	mov	sp, r7
 8002fc6:	bc80      	pop	{r7}
 8002fc8:	4770      	bx	lr

08002fca <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002fca:	b580      	push	{r7, lr}
 8002fcc:	b086      	sub	sp, #24
 8002fce:	af00      	add	r7, sp, #0
 8002fd0:	60f8      	str	r0, [r7, #12]
 8002fd2:	607a      	str	r2, [r7, #4]
 8002fd4:	603b      	str	r3, [r7, #0]
 8002fd6:	460b      	mov	r3, r1
 8002fd8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002fda:	7afb      	ldrb	r3, [r7, #11]
 8002fdc:	f003 0207 	and.w	r2, r3, #7
 8002fe0:	4613      	mov	r3, r2
 8002fe2:	009b      	lsls	r3, r3, #2
 8002fe4:	4413      	add	r3, r2
 8002fe6:	00db      	lsls	r3, r3, #3
 8002fe8:	3310      	adds	r3, #16
 8002fea:	68fa      	ldr	r2, [r7, #12]
 8002fec:	4413      	add	r3, r2
 8002fee:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002ff0:	697b      	ldr	r3, [r7, #20]
 8002ff2:	687a      	ldr	r2, [r7, #4]
 8002ff4:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8002ff6:	697b      	ldr	r3, [r7, #20]
 8002ff8:	683a      	ldr	r2, [r7, #0]
 8002ffa:	619a      	str	r2, [r3, #24]
#if defined (USB)
  ep->xfer_fill_db = 1U;
 8002ffc:	697b      	ldr	r3, [r7, #20]
 8002ffe:	2201      	movs	r2, #1
 8003000:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  ep->xfer_len_db = len;
 8003004:	697b      	ldr	r3, [r7, #20]
 8003006:	683a      	ldr	r2, [r7, #0]
 8003008:	621a      	str	r2, [r3, #32]
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 800300a:	697b      	ldr	r3, [r7, #20]
 800300c:	2200      	movs	r2, #0
 800300e:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8003010:	697b      	ldr	r3, [r7, #20]
 8003012:	2201      	movs	r2, #1
 8003014:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003016:	7afb      	ldrb	r3, [r7, #11]
 8003018:	f003 0307 	and.w	r3, r3, #7
 800301c:	b2da      	uxtb	r2, r3
 800301e:	697b      	ldr	r3, [r7, #20]
 8003020:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	6979      	ldr	r1, [r7, #20]
 8003028:	4618      	mov	r0, r3
 800302a:	f003 f913 	bl	8006254 <USB_EPStartXfer>

  return HAL_OK;
 800302e:	2300      	movs	r3, #0
}
 8003030:	4618      	mov	r0, r3
 8003032:	3718      	adds	r7, #24
 8003034:	46bd      	mov	sp, r7
 8003036:	bd80      	pop	{r7, pc}

08003038 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003038:	b580      	push	{r7, lr}
 800303a:	b084      	sub	sp, #16
 800303c:	af00      	add	r7, sp, #0
 800303e:	6078      	str	r0, [r7, #4]
 8003040:	460b      	mov	r3, r1
 8003042:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8003044:	78fb      	ldrb	r3, [r7, #3]
 8003046:	f003 0307 	and.w	r3, r3, #7
 800304a:	687a      	ldr	r2, [r7, #4]
 800304c:	7912      	ldrb	r2, [r2, #4]
 800304e:	4293      	cmp	r3, r2
 8003050:	d901      	bls.n	8003056 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8003052:	2301      	movs	r3, #1
 8003054:	e04c      	b.n	80030f0 <HAL_PCD_EP_SetStall+0xb8>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003056:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800305a:	2b00      	cmp	r3, #0
 800305c:	da0e      	bge.n	800307c <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800305e:	78fb      	ldrb	r3, [r7, #3]
 8003060:	f003 0207 	and.w	r2, r3, #7
 8003064:	4613      	mov	r3, r2
 8003066:	009b      	lsls	r3, r3, #2
 8003068:	4413      	add	r3, r2
 800306a:	00db      	lsls	r3, r3, #3
 800306c:	3310      	adds	r3, #16
 800306e:	687a      	ldr	r2, [r7, #4]
 8003070:	4413      	add	r3, r2
 8003072:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	2201      	movs	r2, #1
 8003078:	705a      	strb	r2, [r3, #1]
 800307a:	e00c      	b.n	8003096 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800307c:	78fa      	ldrb	r2, [r7, #3]
 800307e:	4613      	mov	r3, r2
 8003080:	009b      	lsls	r3, r3, #2
 8003082:	4413      	add	r3, r2
 8003084:	00db      	lsls	r3, r3, #3
 8003086:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800308a:	687a      	ldr	r2, [r7, #4]
 800308c:	4413      	add	r3, r2
 800308e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	2200      	movs	r2, #0
 8003094:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	2201      	movs	r2, #1
 800309a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800309c:	78fb      	ldrb	r3, [r7, #3]
 800309e:	f003 0307 	and.w	r3, r3, #7
 80030a2:	b2da      	uxtb	r2, r3
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	f893 3290 	ldrb.w	r3, [r3, #656]	; 0x290
 80030ae:	2b01      	cmp	r3, #1
 80030b0:	d101      	bne.n	80030b6 <HAL_PCD_EP_SetStall+0x7e>
 80030b2:	2302      	movs	r3, #2
 80030b4:	e01c      	b.n	80030f0 <HAL_PCD_EP_SetStall+0xb8>
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	2201      	movs	r2, #1
 80030ba:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	68f9      	ldr	r1, [r7, #12]
 80030c4:	4618      	mov	r0, r3
 80030c6:	f004 fa11 	bl	80074ec <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80030ca:	78fb      	ldrb	r3, [r7, #3]
 80030cc:	f003 0307 	and.w	r3, r3, #7
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d108      	bne.n	80030e6 <HAL_PCD_EP_SetStall+0xae>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681a      	ldr	r2, [r3, #0]
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	f503 7326 	add.w	r3, r3, #664	; 0x298
 80030de:	4619      	mov	r1, r3
 80030e0:	4610      	mov	r0, r2
 80030e2:	f004 fb36 	bl	8007752 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	2200      	movs	r2, #0
 80030ea:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290

  return HAL_OK;
 80030ee:	2300      	movs	r3, #0
}
 80030f0:	4618      	mov	r0, r3
 80030f2:	3710      	adds	r7, #16
 80030f4:	46bd      	mov	sp, r7
 80030f6:	bd80      	pop	{r7, pc}

080030f8 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80030f8:	b580      	push	{r7, lr}
 80030fa:	b084      	sub	sp, #16
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	6078      	str	r0, [r7, #4]
 8003100:	460b      	mov	r3, r1
 8003102:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8003104:	78fb      	ldrb	r3, [r7, #3]
 8003106:	f003 030f 	and.w	r3, r3, #15
 800310a:	687a      	ldr	r2, [r7, #4]
 800310c:	7912      	ldrb	r2, [r2, #4]
 800310e:	4293      	cmp	r3, r2
 8003110:	d901      	bls.n	8003116 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8003112:	2301      	movs	r3, #1
 8003114:	e040      	b.n	8003198 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003116:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800311a:	2b00      	cmp	r3, #0
 800311c:	da0e      	bge.n	800313c <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800311e:	78fb      	ldrb	r3, [r7, #3]
 8003120:	f003 0207 	and.w	r2, r3, #7
 8003124:	4613      	mov	r3, r2
 8003126:	009b      	lsls	r3, r3, #2
 8003128:	4413      	add	r3, r2
 800312a:	00db      	lsls	r3, r3, #3
 800312c:	3310      	adds	r3, #16
 800312e:	687a      	ldr	r2, [r7, #4]
 8003130:	4413      	add	r3, r2
 8003132:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	2201      	movs	r2, #1
 8003138:	705a      	strb	r2, [r3, #1]
 800313a:	e00e      	b.n	800315a <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800313c:	78fb      	ldrb	r3, [r7, #3]
 800313e:	f003 0207 	and.w	r2, r3, #7
 8003142:	4613      	mov	r3, r2
 8003144:	009b      	lsls	r3, r3, #2
 8003146:	4413      	add	r3, r2
 8003148:	00db      	lsls	r3, r3, #3
 800314a:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800314e:	687a      	ldr	r2, [r7, #4]
 8003150:	4413      	add	r3, r2
 8003152:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	2200      	movs	r2, #0
 8003158:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	2200      	movs	r2, #0
 800315e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003160:	78fb      	ldrb	r3, [r7, #3]
 8003162:	f003 0307 	and.w	r3, r3, #7
 8003166:	b2da      	uxtb	r2, r3
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	f893 3290 	ldrb.w	r3, [r3, #656]	; 0x290
 8003172:	2b01      	cmp	r3, #1
 8003174:	d101      	bne.n	800317a <HAL_PCD_EP_ClrStall+0x82>
 8003176:	2302      	movs	r3, #2
 8003178:	e00e      	b.n	8003198 <HAL_PCD_EP_ClrStall+0xa0>
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	2201      	movs	r2, #1
 800317e:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	68f9      	ldr	r1, [r7, #12]
 8003188:	4618      	mov	r0, r3
 800318a:	f004 f9ff 	bl	800758c <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	2200      	movs	r2, #0
 8003192:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290

  return HAL_OK;
 8003196:	2300      	movs	r3, #0
}
 8003198:	4618      	mov	r0, r3
 800319a:	3710      	adds	r7, #16
 800319c:	46bd      	mov	sp, r7
 800319e:	bd80      	pop	{r7, pc}

080031a0 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 80031a0:	b580      	push	{r7, lr}
 80031a2:	b096      	sub	sp, #88	; 0x58
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80031a8:	e3bc      	b.n	8003924 <PCD_EP_ISR_Handler+0x784>
  {
    wIstr = hpcd->Instance->ISTR;
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80031b2:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 80031b6:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80031ba:	b2db      	uxtb	r3, r3
 80031bc:	f003 030f 	and.w	r3, r3, #15
 80031c0:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d

    if (epindex == 0U)
 80031c4:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	f040 8176 	bne.w	80034ba <PCD_EP_ISR_Handler+0x31a>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 80031ce:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80031d2:	f003 0310 	and.w	r3, r3, #16
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d14f      	bne.n	800327a <PCD_EP_ISR_Handler+0xda>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	881b      	ldrh	r3, [r3, #0]
 80031e0:	b29b      	uxth	r3, r3
 80031e2:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 80031e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80031ea:	81fb      	strh	r3, [r7, #14]
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681a      	ldr	r2, [r3, #0]
 80031f0:	89fb      	ldrh	r3, [r7, #14]
 80031f2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80031f6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80031fa:	b29b      	uxth	r3, r3
 80031fc:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	3310      	adds	r3, #16
 8003202:	657b      	str	r3, [r7, #84]	; 0x54

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800320c:	b29b      	uxth	r3, r3
 800320e:	461a      	mov	r2, r3
 8003210:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003212:	781b      	ldrb	r3, [r3, #0]
 8003214:	00db      	lsls	r3, r3, #3
 8003216:	4413      	add	r3, r2
 8003218:	3302      	adds	r3, #2
 800321a:	005b      	lsls	r3, r3, #1
 800321c:	687a      	ldr	r2, [r7, #4]
 800321e:	6812      	ldr	r2, [r2, #0]
 8003220:	4413      	add	r3, r2
 8003222:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003226:	881b      	ldrh	r3, [r3, #0]
 8003228:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800322c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800322e:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8003230:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003232:	695a      	ldr	r2, [r3, #20]
 8003234:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003236:	69db      	ldr	r3, [r3, #28]
 8003238:	441a      	add	r2, r3
 800323a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800323c:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 800323e:	2100      	movs	r1, #0
 8003240:	6878      	ldr	r0, [r7, #4]
 8003242:	f006 f884 	bl	800934e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	7b5b      	ldrb	r3, [r3, #13]
 800324a:	b2db      	uxtb	r3, r3
 800324c:	2b00      	cmp	r3, #0
 800324e:	f000 8369 	beq.w	8003924 <PCD_EP_ISR_Handler+0x784>
 8003252:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003254:	699b      	ldr	r3, [r3, #24]
 8003256:	2b00      	cmp	r3, #0
 8003258:	f040 8364 	bne.w	8003924 <PCD_EP_ISR_Handler+0x784>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	7b5b      	ldrb	r3, [r3, #13]
 8003260:	b2db      	uxtb	r3, r3
 8003262:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003266:	b2da      	uxtb	r2, r3
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	b292      	uxth	r2, r2
 800326e:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	2200      	movs	r2, #0
 8003276:	735a      	strb	r2, [r3, #13]
 8003278:	e354      	b.n	8003924 <PCD_EP_ISR_Handler+0x784>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8003280:	657b      	str	r3, [r7, #84]	; 0x54
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	881b      	ldrh	r3, [r3, #0]
 8003288:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a

        if ((wEPVal & USB_EP_SETUP) != 0U)
 800328c:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8003290:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003294:	2b00      	cmp	r3, #0
 8003296:	d034      	beq.n	8003302 <PCD_EP_ISR_Handler+0x162>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80032a0:	b29b      	uxth	r3, r3
 80032a2:	461a      	mov	r2, r3
 80032a4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80032a6:	781b      	ldrb	r3, [r3, #0]
 80032a8:	00db      	lsls	r3, r3, #3
 80032aa:	4413      	add	r3, r2
 80032ac:	3306      	adds	r3, #6
 80032ae:	005b      	lsls	r3, r3, #1
 80032b0:	687a      	ldr	r2, [r7, #4]
 80032b2:	6812      	ldr	r2, [r2, #0]
 80032b4:	4413      	add	r3, r2
 80032b6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80032ba:	881b      	ldrh	r3, [r3, #0]
 80032bc:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80032c0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80032c2:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	6818      	ldr	r0, [r3, #0]
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	f503 7126 	add.w	r1, r3, #664	; 0x298
 80032ce:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80032d0:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 80032d2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80032d4:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80032d6:	b29b      	uxth	r3, r3
 80032d8:	f004 fa8b 	bl	80077f2 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	881b      	ldrh	r3, [r3, #0]
 80032e2:	b29a      	uxth	r2, r3
 80032e4:	f640 738f 	movw	r3, #3983	; 0xf8f
 80032e8:	4013      	ands	r3, r2
 80032ea:	823b      	strh	r3, [r7, #16]
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	8a3a      	ldrh	r2, [r7, #16]
 80032f2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80032f6:	b292      	uxth	r2, r2
 80032f8:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 80032fa:	6878      	ldr	r0, [r7, #4]
 80032fc:	f005 fffa 	bl	80092f4 <HAL_PCD_SetupStageCallback>
 8003300:	e310      	b.n	8003924 <PCD_EP_ISR_Handler+0x784>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8003302:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	; 0x4a
 8003306:	2b00      	cmp	r3, #0
 8003308:	f280 830c 	bge.w	8003924 <PCD_EP_ISR_Handler+0x784>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	881b      	ldrh	r3, [r3, #0]
 8003312:	b29a      	uxth	r2, r3
 8003314:	f640 738f 	movw	r3, #3983	; 0xf8f
 8003318:	4013      	ands	r3, r2
 800331a:	83fb      	strh	r3, [r7, #30]
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	8bfa      	ldrh	r2, [r7, #30]
 8003322:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003326:	b292      	uxth	r2, r2
 8003328:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003332:	b29b      	uxth	r3, r3
 8003334:	461a      	mov	r2, r3
 8003336:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003338:	781b      	ldrb	r3, [r3, #0]
 800333a:	00db      	lsls	r3, r3, #3
 800333c:	4413      	add	r3, r2
 800333e:	3306      	adds	r3, #6
 8003340:	005b      	lsls	r3, r3, #1
 8003342:	687a      	ldr	r2, [r7, #4]
 8003344:	6812      	ldr	r2, [r2, #0]
 8003346:	4413      	add	r3, r2
 8003348:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800334c:	881b      	ldrh	r3, [r3, #0]
 800334e:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003352:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003354:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8003356:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003358:	69db      	ldr	r3, [r3, #28]
 800335a:	2b00      	cmp	r3, #0
 800335c:	d019      	beq.n	8003392 <PCD_EP_ISR_Handler+0x1f2>
 800335e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003360:	695b      	ldr	r3, [r3, #20]
 8003362:	2b00      	cmp	r3, #0
 8003364:	d015      	beq.n	8003392 <PCD_EP_ISR_Handler+0x1f2>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	6818      	ldr	r0, [r3, #0]
 800336a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800336c:	6959      	ldr	r1, [r3, #20]
 800336e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003370:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8003372:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003374:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8003376:	b29b      	uxth	r3, r3
 8003378:	f004 fa3b 	bl	80077f2 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 800337c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800337e:	695a      	ldr	r2, [r3, #20]
 8003380:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003382:	69db      	ldr	r3, [r3, #28]
 8003384:	441a      	add	r2, r3
 8003386:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003388:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 800338a:	2100      	movs	r1, #0
 800338c:	6878      	ldr	r0, [r7, #4]
 800338e:	f005 ffc3 	bl	8009318 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	881b      	ldrh	r3, [r3, #0]
 8003398:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 800339c:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 80033a0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	f040 82bd 	bne.w	8003924 <PCD_EP_ISR_Handler+0x784>
 80033aa:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 80033ae:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 80033b2:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80033b6:	f000 82b5 	beq.w	8003924 <PCD_EP_ISR_Handler+0x784>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	61bb      	str	r3, [r7, #24]
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80033c8:	b29b      	uxth	r3, r3
 80033ca:	461a      	mov	r2, r3
 80033cc:	69bb      	ldr	r3, [r7, #24]
 80033ce:	4413      	add	r3, r2
 80033d0:	61bb      	str	r3, [r7, #24]
 80033d2:	69bb      	ldr	r3, [r7, #24]
 80033d4:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80033d8:	617b      	str	r3, [r7, #20]
 80033da:	697b      	ldr	r3, [r7, #20]
 80033dc:	881b      	ldrh	r3, [r3, #0]
 80033de:	b29b      	uxth	r3, r3
 80033e0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80033e4:	b29a      	uxth	r2, r3
 80033e6:	697b      	ldr	r3, [r7, #20]
 80033e8:	801a      	strh	r2, [r3, #0]
 80033ea:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80033ec:	691b      	ldr	r3, [r3, #16]
 80033ee:	2b3e      	cmp	r3, #62	; 0x3e
 80033f0:	d91d      	bls.n	800342e <PCD_EP_ISR_Handler+0x28e>
 80033f2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80033f4:	691b      	ldr	r3, [r3, #16]
 80033f6:	095b      	lsrs	r3, r3, #5
 80033f8:	647b      	str	r3, [r7, #68]	; 0x44
 80033fa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80033fc:	691b      	ldr	r3, [r3, #16]
 80033fe:	f003 031f 	and.w	r3, r3, #31
 8003402:	2b00      	cmp	r3, #0
 8003404:	d102      	bne.n	800340c <PCD_EP_ISR_Handler+0x26c>
 8003406:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003408:	3b01      	subs	r3, #1
 800340a:	647b      	str	r3, [r7, #68]	; 0x44
 800340c:	697b      	ldr	r3, [r7, #20]
 800340e:	881b      	ldrh	r3, [r3, #0]
 8003410:	b29a      	uxth	r2, r3
 8003412:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003414:	b29b      	uxth	r3, r3
 8003416:	029b      	lsls	r3, r3, #10
 8003418:	b29b      	uxth	r3, r3
 800341a:	4313      	orrs	r3, r2
 800341c:	b29b      	uxth	r3, r3
 800341e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003422:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003426:	b29a      	uxth	r2, r3
 8003428:	697b      	ldr	r3, [r7, #20]
 800342a:	801a      	strh	r2, [r3, #0]
 800342c:	e026      	b.n	800347c <PCD_EP_ISR_Handler+0x2dc>
 800342e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003430:	691b      	ldr	r3, [r3, #16]
 8003432:	2b00      	cmp	r3, #0
 8003434:	d10a      	bne.n	800344c <PCD_EP_ISR_Handler+0x2ac>
 8003436:	697b      	ldr	r3, [r7, #20]
 8003438:	881b      	ldrh	r3, [r3, #0]
 800343a:	b29b      	uxth	r3, r3
 800343c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003440:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003444:	b29a      	uxth	r2, r3
 8003446:	697b      	ldr	r3, [r7, #20]
 8003448:	801a      	strh	r2, [r3, #0]
 800344a:	e017      	b.n	800347c <PCD_EP_ISR_Handler+0x2dc>
 800344c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800344e:	691b      	ldr	r3, [r3, #16]
 8003450:	085b      	lsrs	r3, r3, #1
 8003452:	647b      	str	r3, [r7, #68]	; 0x44
 8003454:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003456:	691b      	ldr	r3, [r3, #16]
 8003458:	f003 0301 	and.w	r3, r3, #1
 800345c:	2b00      	cmp	r3, #0
 800345e:	d002      	beq.n	8003466 <PCD_EP_ISR_Handler+0x2c6>
 8003460:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003462:	3301      	adds	r3, #1
 8003464:	647b      	str	r3, [r7, #68]	; 0x44
 8003466:	697b      	ldr	r3, [r7, #20]
 8003468:	881b      	ldrh	r3, [r3, #0]
 800346a:	b29a      	uxth	r2, r3
 800346c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800346e:	b29b      	uxth	r3, r3
 8003470:	029b      	lsls	r3, r3, #10
 8003472:	b29b      	uxth	r3, r3
 8003474:	4313      	orrs	r3, r2
 8003476:	b29a      	uxth	r2, r3
 8003478:	697b      	ldr	r3, [r7, #20]
 800347a:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	881b      	ldrh	r3, [r3, #0]
 8003482:	b29b      	uxth	r3, r3
 8003484:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003488:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800348c:	827b      	strh	r3, [r7, #18]
 800348e:	8a7b      	ldrh	r3, [r7, #18]
 8003490:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8003494:	827b      	strh	r3, [r7, #18]
 8003496:	8a7b      	ldrh	r3, [r7, #18]
 8003498:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800349c:	827b      	strh	r3, [r7, #18]
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681a      	ldr	r2, [r3, #0]
 80034a2:	8a7b      	ldrh	r3, [r7, #18]
 80034a4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80034a8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80034ac:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80034b0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80034b4:	b29b      	uxth	r3, r3
 80034b6:	8013      	strh	r3, [r2, #0]
 80034b8:	e234      	b.n	8003924 <PCD_EP_ISR_Handler+0x784>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	461a      	mov	r2, r3
 80034c0:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 80034c4:	009b      	lsls	r3, r3, #2
 80034c6:	4413      	add	r3, r2
 80034c8:	881b      	ldrh	r3, [r3, #0]
 80034ca:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80034ce:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	; 0x4a
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	f280 80fc 	bge.w	80036d0 <PCD_EP_ISR_Handler+0x530>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	461a      	mov	r2, r3
 80034de:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 80034e2:	009b      	lsls	r3, r3, #2
 80034e4:	4413      	add	r3, r2
 80034e6:	881b      	ldrh	r3, [r3, #0]
 80034e8:	b29a      	uxth	r2, r3
 80034ea:	f640 738f 	movw	r3, #3983	; 0xf8f
 80034ee:	4013      	ands	r3, r2
 80034f0:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	461a      	mov	r2, r3
 80034fa:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 80034fe:	009b      	lsls	r3, r3, #2
 8003500:	4413      	add	r3, r2
 8003502:	f8b7 2048 	ldrh.w	r2, [r7, #72]	; 0x48
 8003506:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800350a:	b292      	uxth	r2, r2
 800350c:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 800350e:	f897 204d 	ldrb.w	r2, [r7, #77]	; 0x4d
 8003512:	4613      	mov	r3, r2
 8003514:	009b      	lsls	r3, r3, #2
 8003516:	4413      	add	r3, r2
 8003518:	00db      	lsls	r3, r3, #3
 800351a:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800351e:	687a      	ldr	r2, [r7, #4]
 8003520:	4413      	add	r3, r2
 8003522:	657b      	str	r3, [r7, #84]	; 0x54

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8003524:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003526:	7b1b      	ldrb	r3, [r3, #12]
 8003528:	2b00      	cmp	r3, #0
 800352a:	d125      	bne.n	8003578 <PCD_EP_ISR_Handler+0x3d8>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003534:	b29b      	uxth	r3, r3
 8003536:	461a      	mov	r2, r3
 8003538:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800353a:	781b      	ldrb	r3, [r3, #0]
 800353c:	00db      	lsls	r3, r3, #3
 800353e:	4413      	add	r3, r2
 8003540:	3306      	adds	r3, #6
 8003542:	005b      	lsls	r3, r3, #1
 8003544:	687a      	ldr	r2, [r7, #4]
 8003546:	6812      	ldr	r2, [r2, #0]
 8003548:	4413      	add	r3, r2
 800354a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800354e:	881b      	ldrh	r3, [r3, #0]
 8003550:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003554:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50

          if (count != 0U)
 8003558:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 800355c:	2b00      	cmp	r3, #0
 800355e:	f000 8092 	beq.w	8003686 <PCD_EP_ISR_Handler+0x4e6>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	6818      	ldr	r0, [r3, #0]
 8003566:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003568:	6959      	ldr	r1, [r3, #20]
 800356a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800356c:	88da      	ldrh	r2, [r3, #6]
 800356e:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8003572:	f004 f93e 	bl	80077f2 <USB_ReadPMA>
 8003576:	e086      	b.n	8003686 <PCD_EP_ISR_Handler+0x4e6>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8003578:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800357a:	78db      	ldrb	r3, [r3, #3]
 800357c:	2b02      	cmp	r3, #2
 800357e:	d10a      	bne.n	8003596 <PCD_EP_ISR_Handler+0x3f6>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8003580:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8003584:	461a      	mov	r2, r3
 8003586:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8003588:	6878      	ldr	r0, [r7, #4]
 800358a:	f000 f9d9 	bl	8003940 <HAL_PCD_EP_DB_Receive>
 800358e:	4603      	mov	r3, r0
 8003590:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
 8003594:	e077      	b.n	8003686 <PCD_EP_ISR_Handler+0x4e6>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	461a      	mov	r2, r3
 800359c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800359e:	781b      	ldrb	r3, [r3, #0]
 80035a0:	009b      	lsls	r3, r3, #2
 80035a2:	4413      	add	r3, r2
 80035a4:	881b      	ldrh	r3, [r3, #0]
 80035a6:	b29b      	uxth	r3, r3
 80035a8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80035ac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80035b0:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	461a      	mov	r2, r3
 80035ba:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80035bc:	781b      	ldrb	r3, [r3, #0]
 80035be:	009b      	lsls	r3, r3, #2
 80035c0:	441a      	add	r2, r3
 80035c2:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 80035c6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80035ca:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80035ce:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80035d2:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80035d6:	b29b      	uxth	r3, r3
 80035d8:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	461a      	mov	r2, r3
 80035e0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80035e2:	781b      	ldrb	r3, [r3, #0]
 80035e4:	009b      	lsls	r3, r3, #2
 80035e6:	4413      	add	r3, r2
 80035e8:	881b      	ldrh	r3, [r3, #0]
 80035ea:	b29b      	uxth	r3, r3
 80035ec:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d024      	beq.n	800363e <PCD_EP_ISR_Handler+0x49e>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80035fc:	b29b      	uxth	r3, r3
 80035fe:	461a      	mov	r2, r3
 8003600:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003602:	781b      	ldrb	r3, [r3, #0]
 8003604:	00db      	lsls	r3, r3, #3
 8003606:	4413      	add	r3, r2
 8003608:	3302      	adds	r3, #2
 800360a:	005b      	lsls	r3, r3, #1
 800360c:	687a      	ldr	r2, [r7, #4]
 800360e:	6812      	ldr	r2, [r2, #0]
 8003610:	4413      	add	r3, r2
 8003612:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003616:	881b      	ldrh	r3, [r3, #0]
 8003618:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800361c:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50

              if (count != 0U)
 8003620:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8003624:	2b00      	cmp	r3, #0
 8003626:	d02e      	beq.n	8003686 <PCD_EP_ISR_Handler+0x4e6>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	6818      	ldr	r0, [r3, #0]
 800362c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800362e:	6959      	ldr	r1, [r3, #20]
 8003630:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003632:	891a      	ldrh	r2, [r3, #8]
 8003634:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8003638:	f004 f8db 	bl	80077f2 <USB_ReadPMA>
 800363c:	e023      	b.n	8003686 <PCD_EP_ISR_Handler+0x4e6>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003646:	b29b      	uxth	r3, r3
 8003648:	461a      	mov	r2, r3
 800364a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800364c:	781b      	ldrb	r3, [r3, #0]
 800364e:	00db      	lsls	r3, r3, #3
 8003650:	4413      	add	r3, r2
 8003652:	3306      	adds	r3, #6
 8003654:	005b      	lsls	r3, r3, #1
 8003656:	687a      	ldr	r2, [r7, #4]
 8003658:	6812      	ldr	r2, [r2, #0]
 800365a:	4413      	add	r3, r2
 800365c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003660:	881b      	ldrh	r3, [r3, #0]
 8003662:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003666:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50

              if (count != 0U)
 800366a:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 800366e:	2b00      	cmp	r3, #0
 8003670:	d009      	beq.n	8003686 <PCD_EP_ISR_Handler+0x4e6>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	6818      	ldr	r0, [r3, #0]
 8003676:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003678:	6959      	ldr	r1, [r3, #20]
 800367a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800367c:	895a      	ldrh	r2, [r3, #10]
 800367e:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8003682:	f004 f8b6 	bl	80077f2 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8003686:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003688:	69da      	ldr	r2, [r3, #28]
 800368a:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 800368e:	441a      	add	r2, r3
 8003690:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003692:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8003694:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003696:	695a      	ldr	r2, [r3, #20]
 8003698:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 800369c:	441a      	add	r2, r3
 800369e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80036a0:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 80036a2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80036a4:	699b      	ldr	r3, [r3, #24]
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d005      	beq.n	80036b6 <PCD_EP_ISR_Handler+0x516>
 80036aa:	f8b7 2050 	ldrh.w	r2, [r7, #80]	; 0x50
 80036ae:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80036b0:	691b      	ldr	r3, [r3, #16]
 80036b2:	429a      	cmp	r2, r3
 80036b4:	d206      	bcs.n	80036c4 <PCD_EP_ISR_Handler+0x524>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 80036b6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80036b8:	781b      	ldrb	r3, [r3, #0]
 80036ba:	4619      	mov	r1, r3
 80036bc:	6878      	ldr	r0, [r7, #4]
 80036be:	f005 fe2b 	bl	8009318 <HAL_PCD_DataOutStageCallback>
 80036c2:	e005      	b.n	80036d0 <PCD_EP_ISR_Handler+0x530>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80036ca:	4618      	mov	r0, r3
 80036cc:	f002 fdc2 	bl	8006254 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 80036d0:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 80036d4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80036d8:	2b00      	cmp	r3, #0
 80036da:	f000 8123 	beq.w	8003924 <PCD_EP_ISR_Handler+0x784>
      {
        ep = &hpcd->IN_ep[epindex];
 80036de:	f897 204d 	ldrb.w	r2, [r7, #77]	; 0x4d
 80036e2:	4613      	mov	r3, r2
 80036e4:	009b      	lsls	r3, r3, #2
 80036e6:	4413      	add	r3, r2
 80036e8:	00db      	lsls	r3, r3, #3
 80036ea:	3310      	adds	r3, #16
 80036ec:	687a      	ldr	r2, [r7, #4]
 80036ee:	4413      	add	r3, r2
 80036f0:	657b      	str	r3, [r7, #84]	; 0x54

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	461a      	mov	r2, r3
 80036f8:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 80036fc:	009b      	lsls	r3, r3, #2
 80036fe:	4413      	add	r3, r2
 8003700:	881b      	ldrh	r3, [r3, #0]
 8003702:	b29b      	uxth	r3, r3
 8003704:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8003708:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800370c:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	461a      	mov	r2, r3
 8003716:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 800371a:	009b      	lsls	r3, r3, #2
 800371c:	441a      	add	r2, r3
 800371e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8003722:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003726:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800372a:	b29b      	uxth	r3, r3
 800372c:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 800372e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003730:	78db      	ldrb	r3, [r3, #3]
 8003732:	2b01      	cmp	r3, #1
 8003734:	f040 80a2 	bne.w	800387c <PCD_EP_ISR_Handler+0x6dc>
        {
          ep->xfer_len = 0U;
 8003738:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800373a:	2200      	movs	r2, #0
 800373c:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 800373e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003740:	7b1b      	ldrb	r3, [r3, #12]
 8003742:	2b00      	cmp	r3, #0
 8003744:	f000 8093 	beq.w	800386e <PCD_EP_ISR_Handler+0x6ce>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8003748:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 800374c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003750:	2b00      	cmp	r3, #0
 8003752:	d046      	beq.n	80037e2 <PCD_EP_ISR_Handler+0x642>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003754:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003756:	785b      	ldrb	r3, [r3, #1]
 8003758:	2b00      	cmp	r3, #0
 800375a:	d126      	bne.n	80037aa <PCD_EP_ISR_Handler+0x60a>
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	627b      	str	r3, [r7, #36]	; 0x24
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800376a:	b29b      	uxth	r3, r3
 800376c:	461a      	mov	r2, r3
 800376e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003770:	4413      	add	r3, r2
 8003772:	627b      	str	r3, [r7, #36]	; 0x24
 8003774:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003776:	781b      	ldrb	r3, [r3, #0]
 8003778:	011a      	lsls	r2, r3, #4
 800377a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800377c:	4413      	add	r3, r2
 800377e:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8003782:	623b      	str	r3, [r7, #32]
 8003784:	6a3b      	ldr	r3, [r7, #32]
 8003786:	881b      	ldrh	r3, [r3, #0]
 8003788:	b29b      	uxth	r3, r3
 800378a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800378e:	b29a      	uxth	r2, r3
 8003790:	6a3b      	ldr	r3, [r7, #32]
 8003792:	801a      	strh	r2, [r3, #0]
 8003794:	6a3b      	ldr	r3, [r7, #32]
 8003796:	881b      	ldrh	r3, [r3, #0]
 8003798:	b29b      	uxth	r3, r3
 800379a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800379e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80037a2:	b29a      	uxth	r2, r3
 80037a4:	6a3b      	ldr	r3, [r7, #32]
 80037a6:	801a      	strh	r2, [r3, #0]
 80037a8:	e061      	b.n	800386e <PCD_EP_ISR_Handler+0x6ce>
 80037aa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80037ac:	785b      	ldrb	r3, [r3, #1]
 80037ae:	2b01      	cmp	r3, #1
 80037b0:	d15d      	bne.n	800386e <PCD_EP_ISR_Handler+0x6ce>
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80037c0:	b29b      	uxth	r3, r3
 80037c2:	461a      	mov	r2, r3
 80037c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80037c6:	4413      	add	r3, r2
 80037c8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80037ca:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80037cc:	781b      	ldrb	r3, [r3, #0]
 80037ce:	011a      	lsls	r2, r3, #4
 80037d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80037d2:	4413      	add	r3, r2
 80037d4:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80037d8:	62bb      	str	r3, [r7, #40]	; 0x28
 80037da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80037dc:	2200      	movs	r2, #0
 80037de:	801a      	strh	r2, [r3, #0]
 80037e0:	e045      	b.n	800386e <PCD_EP_ISR_Handler+0x6ce>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80037e8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80037ea:	785b      	ldrb	r3, [r3, #1]
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d126      	bne.n	800383e <PCD_EP_ISR_Handler+0x69e>
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	637b      	str	r3, [r7, #52]	; 0x34
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80037fe:	b29b      	uxth	r3, r3
 8003800:	461a      	mov	r2, r3
 8003802:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003804:	4413      	add	r3, r2
 8003806:	637b      	str	r3, [r7, #52]	; 0x34
 8003808:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800380a:	781b      	ldrb	r3, [r3, #0]
 800380c:	011a      	lsls	r2, r3, #4
 800380e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003810:	4413      	add	r3, r2
 8003812:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8003816:	633b      	str	r3, [r7, #48]	; 0x30
 8003818:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800381a:	881b      	ldrh	r3, [r3, #0]
 800381c:	b29b      	uxth	r3, r3
 800381e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003822:	b29a      	uxth	r2, r3
 8003824:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003826:	801a      	strh	r2, [r3, #0]
 8003828:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800382a:	881b      	ldrh	r3, [r3, #0]
 800382c:	b29b      	uxth	r3, r3
 800382e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003832:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003836:	b29a      	uxth	r2, r3
 8003838:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800383a:	801a      	strh	r2, [r3, #0]
 800383c:	e017      	b.n	800386e <PCD_EP_ISR_Handler+0x6ce>
 800383e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003840:	785b      	ldrb	r3, [r3, #1]
 8003842:	2b01      	cmp	r3, #1
 8003844:	d113      	bne.n	800386e <PCD_EP_ISR_Handler+0x6ce>
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800384e:	b29b      	uxth	r3, r3
 8003850:	461a      	mov	r2, r3
 8003852:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003854:	4413      	add	r3, r2
 8003856:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003858:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800385a:	781b      	ldrb	r3, [r3, #0]
 800385c:	011a      	lsls	r2, r3, #4
 800385e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003860:	4413      	add	r3, r2
 8003862:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8003866:	63bb      	str	r3, [r7, #56]	; 0x38
 8003868:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800386a:	2200      	movs	r2, #0
 800386c:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800386e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003870:	781b      	ldrb	r3, [r3, #0]
 8003872:	4619      	mov	r1, r3
 8003874:	6878      	ldr	r0, [r7, #4]
 8003876:	f005 fd6a 	bl	800934e <HAL_PCD_DataInStageCallback>
 800387a:	e053      	b.n	8003924 <PCD_EP_ISR_Handler+0x784>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 800387c:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8003880:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003884:	2b00      	cmp	r3, #0
 8003886:	d146      	bne.n	8003916 <PCD_EP_ISR_Handler+0x776>
          {
            /* multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003890:	b29b      	uxth	r3, r3
 8003892:	461a      	mov	r2, r3
 8003894:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003896:	781b      	ldrb	r3, [r3, #0]
 8003898:	00db      	lsls	r3, r3, #3
 800389a:	4413      	add	r3, r2
 800389c:	3302      	adds	r3, #2
 800389e:	005b      	lsls	r3, r3, #1
 80038a0:	687a      	ldr	r2, [r7, #4]
 80038a2:	6812      	ldr	r2, [r2, #0]
 80038a4:	4413      	add	r3, r2
 80038a6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80038aa:	881b      	ldrh	r3, [r3, #0]
 80038ac:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80038b0:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40

            if (ep->xfer_len > TxPctSize)
 80038b4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80038b6:	699a      	ldr	r2, [r3, #24]
 80038b8:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80038bc:	429a      	cmp	r2, r3
 80038be:	d907      	bls.n	80038d0 <PCD_EP_ISR_Handler+0x730>
            {
              ep->xfer_len -= TxPctSize;
 80038c0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80038c2:	699a      	ldr	r2, [r3, #24]
 80038c4:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80038c8:	1ad2      	subs	r2, r2, r3
 80038ca:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80038cc:	619a      	str	r2, [r3, #24]
 80038ce:	e002      	b.n	80038d6 <PCD_EP_ISR_Handler+0x736>
            }
            else
            {
              ep->xfer_len = 0U;
 80038d0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80038d2:	2200      	movs	r2, #0
 80038d4:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 80038d6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80038d8:	699b      	ldr	r3, [r3, #24]
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d106      	bne.n	80038ec <PCD_EP_ISR_Handler+0x74c>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80038de:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80038e0:	781b      	ldrb	r3, [r3, #0]
 80038e2:	4619      	mov	r1, r3
 80038e4:	6878      	ldr	r0, [r7, #4]
 80038e6:	f005 fd32 	bl	800934e <HAL_PCD_DataInStageCallback>
 80038ea:	e01b      	b.n	8003924 <PCD_EP_ISR_Handler+0x784>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 80038ec:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80038ee:	695a      	ldr	r2, [r3, #20]
 80038f0:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80038f4:	441a      	add	r2, r3
 80038f6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80038f8:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 80038fa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80038fc:	69da      	ldr	r2, [r3, #28]
 80038fe:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8003902:	441a      	add	r2, r3
 8003904:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003906:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800390e:	4618      	mov	r0, r3
 8003910:	f002 fca0 	bl	8006254 <USB_EPStartXfer>
 8003914:	e006      	b.n	8003924 <PCD_EP_ISR_Handler+0x784>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8003916:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 800391a:	461a      	mov	r2, r3
 800391c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800391e:	6878      	ldr	r0, [r7, #4]
 8003920:	f000 f91b 	bl	8003b5a <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800392c:	b29b      	uxth	r3, r3
 800392e:	b21b      	sxth	r3, r3
 8003930:	2b00      	cmp	r3, #0
 8003932:	f6ff ac3a 	blt.w	80031aa <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8003936:	2300      	movs	r3, #0
}
 8003938:	4618      	mov	r0, r3
 800393a:	3758      	adds	r7, #88	; 0x58
 800393c:	46bd      	mov	sp, r7
 800393e:	bd80      	pop	{r7, pc}

08003940 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8003940:	b580      	push	{r7, lr}
 8003942:	b088      	sub	sp, #32
 8003944:	af00      	add	r7, sp, #0
 8003946:	60f8      	str	r0, [r7, #12]
 8003948:	60b9      	str	r1, [r7, #8]
 800394a:	4613      	mov	r3, r2
 800394c:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800394e:	88fb      	ldrh	r3, [r7, #6]
 8003950:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003954:	2b00      	cmp	r3, #0
 8003956:	d07e      	beq.n	8003a56 <HAL_PCD_EP_DB_Receive+0x116>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003960:	b29b      	uxth	r3, r3
 8003962:	461a      	mov	r2, r3
 8003964:	68bb      	ldr	r3, [r7, #8]
 8003966:	781b      	ldrb	r3, [r3, #0]
 8003968:	00db      	lsls	r3, r3, #3
 800396a:	4413      	add	r3, r2
 800396c:	3302      	adds	r3, #2
 800396e:	005b      	lsls	r3, r3, #1
 8003970:	68fa      	ldr	r2, [r7, #12]
 8003972:	6812      	ldr	r2, [r2, #0]
 8003974:	4413      	add	r3, r2
 8003976:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800397a:	881b      	ldrh	r3, [r3, #0]
 800397c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003980:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8003982:	68bb      	ldr	r3, [r7, #8]
 8003984:	699a      	ldr	r2, [r3, #24]
 8003986:	8b7b      	ldrh	r3, [r7, #26]
 8003988:	429a      	cmp	r2, r3
 800398a:	d306      	bcc.n	800399a <HAL_PCD_EP_DB_Receive+0x5a>
    {
      ep->xfer_len -= count;
 800398c:	68bb      	ldr	r3, [r7, #8]
 800398e:	699a      	ldr	r2, [r3, #24]
 8003990:	8b7b      	ldrh	r3, [r7, #26]
 8003992:	1ad2      	subs	r2, r2, r3
 8003994:	68bb      	ldr	r3, [r7, #8]
 8003996:	619a      	str	r2, [r3, #24]
 8003998:	e002      	b.n	80039a0 <HAL_PCD_EP_DB_Receive+0x60>
    }
    else
    {
      ep->xfer_len = 0U;
 800399a:	68bb      	ldr	r3, [r7, #8]
 800399c:	2200      	movs	r2, #0
 800399e:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 80039a0:	68bb      	ldr	r3, [r7, #8]
 80039a2:	699b      	ldr	r3, [r3, #24]
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d123      	bne.n	80039f0 <HAL_PCD_EP_DB_Receive+0xb0>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	461a      	mov	r2, r3
 80039ae:	68bb      	ldr	r3, [r7, #8]
 80039b0:	781b      	ldrb	r3, [r3, #0]
 80039b2:	009b      	lsls	r3, r3, #2
 80039b4:	4413      	add	r3, r2
 80039b6:	881b      	ldrh	r3, [r3, #0]
 80039b8:	b29b      	uxth	r3, r3
 80039ba:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80039be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80039c2:	833b      	strh	r3, [r7, #24]
 80039c4:	8b3b      	ldrh	r3, [r7, #24]
 80039c6:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80039ca:	833b      	strh	r3, [r7, #24]
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	461a      	mov	r2, r3
 80039d2:	68bb      	ldr	r3, [r7, #8]
 80039d4:	781b      	ldrb	r3, [r3, #0]
 80039d6:	009b      	lsls	r3, r3, #2
 80039d8:	441a      	add	r2, r3
 80039da:	8b3b      	ldrh	r3, [r7, #24]
 80039dc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80039e0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80039e4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80039e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80039ec:	b29b      	uxth	r3, r3
 80039ee:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80039f0:	88fb      	ldrh	r3, [r7, #6]
 80039f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d01f      	beq.n	8003a3a <HAL_PCD_EP_DB_Receive+0xfa>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	461a      	mov	r2, r3
 8003a00:	68bb      	ldr	r3, [r7, #8]
 8003a02:	781b      	ldrb	r3, [r3, #0]
 8003a04:	009b      	lsls	r3, r3, #2
 8003a06:	4413      	add	r3, r2
 8003a08:	881b      	ldrh	r3, [r3, #0]
 8003a0a:	b29b      	uxth	r3, r3
 8003a0c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003a10:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003a14:	82fb      	strh	r3, [r7, #22]
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	461a      	mov	r2, r3
 8003a1c:	68bb      	ldr	r3, [r7, #8]
 8003a1e:	781b      	ldrb	r3, [r3, #0]
 8003a20:	009b      	lsls	r3, r3, #2
 8003a22:	441a      	add	r2, r3
 8003a24:	8afb      	ldrh	r3, [r7, #22]
 8003a26:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003a2a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003a2e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003a32:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8003a36:	b29b      	uxth	r3, r3
 8003a38:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8003a3a:	8b7b      	ldrh	r3, [r7, #26]
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	f000 8087 	beq.w	8003b50 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	6818      	ldr	r0, [r3, #0]
 8003a46:	68bb      	ldr	r3, [r7, #8]
 8003a48:	6959      	ldr	r1, [r3, #20]
 8003a4a:	68bb      	ldr	r3, [r7, #8]
 8003a4c:	891a      	ldrh	r2, [r3, #8]
 8003a4e:	8b7b      	ldrh	r3, [r7, #26]
 8003a50:	f003 fecf 	bl	80077f2 <USB_ReadPMA>
 8003a54:	e07c      	b.n	8003b50 <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003a5e:	b29b      	uxth	r3, r3
 8003a60:	461a      	mov	r2, r3
 8003a62:	68bb      	ldr	r3, [r7, #8]
 8003a64:	781b      	ldrb	r3, [r3, #0]
 8003a66:	00db      	lsls	r3, r3, #3
 8003a68:	4413      	add	r3, r2
 8003a6a:	3306      	adds	r3, #6
 8003a6c:	005b      	lsls	r3, r3, #1
 8003a6e:	68fa      	ldr	r2, [r7, #12]
 8003a70:	6812      	ldr	r2, [r2, #0]
 8003a72:	4413      	add	r3, r2
 8003a74:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003a78:	881b      	ldrh	r3, [r3, #0]
 8003a7a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003a7e:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8003a80:	68bb      	ldr	r3, [r7, #8]
 8003a82:	699a      	ldr	r2, [r3, #24]
 8003a84:	8b7b      	ldrh	r3, [r7, #26]
 8003a86:	429a      	cmp	r2, r3
 8003a88:	d306      	bcc.n	8003a98 <HAL_PCD_EP_DB_Receive+0x158>
    {
      ep->xfer_len -= count;
 8003a8a:	68bb      	ldr	r3, [r7, #8]
 8003a8c:	699a      	ldr	r2, [r3, #24]
 8003a8e:	8b7b      	ldrh	r3, [r7, #26]
 8003a90:	1ad2      	subs	r2, r2, r3
 8003a92:	68bb      	ldr	r3, [r7, #8]
 8003a94:	619a      	str	r2, [r3, #24]
 8003a96:	e002      	b.n	8003a9e <HAL_PCD_EP_DB_Receive+0x15e>
    }
    else
    {
      ep->xfer_len = 0U;
 8003a98:	68bb      	ldr	r3, [r7, #8]
 8003a9a:	2200      	movs	r2, #0
 8003a9c:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8003a9e:	68bb      	ldr	r3, [r7, #8]
 8003aa0:	699b      	ldr	r3, [r3, #24]
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d123      	bne.n	8003aee <HAL_PCD_EP_DB_Receive+0x1ae>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	461a      	mov	r2, r3
 8003aac:	68bb      	ldr	r3, [r7, #8]
 8003aae:	781b      	ldrb	r3, [r3, #0]
 8003ab0:	009b      	lsls	r3, r3, #2
 8003ab2:	4413      	add	r3, r2
 8003ab4:	881b      	ldrh	r3, [r3, #0]
 8003ab6:	b29b      	uxth	r3, r3
 8003ab8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003abc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003ac0:	83fb      	strh	r3, [r7, #30]
 8003ac2:	8bfb      	ldrh	r3, [r7, #30]
 8003ac4:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8003ac8:	83fb      	strh	r3, [r7, #30]
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	461a      	mov	r2, r3
 8003ad0:	68bb      	ldr	r3, [r7, #8]
 8003ad2:	781b      	ldrb	r3, [r3, #0]
 8003ad4:	009b      	lsls	r3, r3, #2
 8003ad6:	441a      	add	r2, r3
 8003ad8:	8bfb      	ldrh	r3, [r7, #30]
 8003ada:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003ade:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003ae2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003ae6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003aea:	b29b      	uxth	r3, r3
 8003aec:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8003aee:	88fb      	ldrh	r3, [r7, #6]
 8003af0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d11f      	bne.n	8003b38 <HAL_PCD_EP_DB_Receive+0x1f8>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	461a      	mov	r2, r3
 8003afe:	68bb      	ldr	r3, [r7, #8]
 8003b00:	781b      	ldrb	r3, [r3, #0]
 8003b02:	009b      	lsls	r3, r3, #2
 8003b04:	4413      	add	r3, r2
 8003b06:	881b      	ldrh	r3, [r3, #0]
 8003b08:	b29b      	uxth	r3, r3
 8003b0a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003b0e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003b12:	83bb      	strh	r3, [r7, #28]
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	461a      	mov	r2, r3
 8003b1a:	68bb      	ldr	r3, [r7, #8]
 8003b1c:	781b      	ldrb	r3, [r3, #0]
 8003b1e:	009b      	lsls	r3, r3, #2
 8003b20:	441a      	add	r2, r3
 8003b22:	8bbb      	ldrh	r3, [r7, #28]
 8003b24:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003b28:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003b2c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003b30:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8003b34:	b29b      	uxth	r3, r3
 8003b36:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8003b38:	8b7b      	ldrh	r3, [r7, #26]
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d008      	beq.n	8003b50 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	6818      	ldr	r0, [r3, #0]
 8003b42:	68bb      	ldr	r3, [r7, #8]
 8003b44:	6959      	ldr	r1, [r3, #20]
 8003b46:	68bb      	ldr	r3, [r7, #8]
 8003b48:	895a      	ldrh	r2, [r3, #10]
 8003b4a:	8b7b      	ldrh	r3, [r7, #26]
 8003b4c:	f003 fe51 	bl	80077f2 <USB_ReadPMA>
    }
  }

  return count;
 8003b50:	8b7b      	ldrh	r3, [r7, #26]
}
 8003b52:	4618      	mov	r0, r3
 8003b54:	3720      	adds	r7, #32
 8003b56:	46bd      	mov	sp, r7
 8003b58:	bd80      	pop	{r7, pc}

08003b5a <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8003b5a:	b580      	push	{r7, lr}
 8003b5c:	b0a4      	sub	sp, #144	; 0x90
 8003b5e:	af00      	add	r7, sp, #0
 8003b60:	60f8      	str	r0, [r7, #12]
 8003b62:	60b9      	str	r1, [r7, #8]
 8003b64:	4613      	mov	r3, r2
 8003b66:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8003b68:	88fb      	ldrh	r3, [r7, #6]
 8003b6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	f000 81dd 	beq.w	8003f2e <HAL_PCD_EP_DB_Transmit+0x3d4>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003b7c:	b29b      	uxth	r3, r3
 8003b7e:	461a      	mov	r2, r3
 8003b80:	68bb      	ldr	r3, [r7, #8]
 8003b82:	781b      	ldrb	r3, [r3, #0]
 8003b84:	00db      	lsls	r3, r3, #3
 8003b86:	4413      	add	r3, r2
 8003b88:	3302      	adds	r3, #2
 8003b8a:	005b      	lsls	r3, r3, #1
 8003b8c:	68fa      	ldr	r2, [r7, #12]
 8003b8e:	6812      	ldr	r2, [r2, #0]
 8003b90:	4413      	add	r3, r2
 8003b92:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003b96:	881b      	ldrh	r3, [r3, #0]
 8003b98:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003b9c:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86

    if (ep->xfer_len > TxPctSize)
 8003ba0:	68bb      	ldr	r3, [r7, #8]
 8003ba2:	699a      	ldr	r2, [r3, #24]
 8003ba4:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8003ba8:	429a      	cmp	r2, r3
 8003baa:	d907      	bls.n	8003bbc <HAL_PCD_EP_DB_Transmit+0x62>
    {
      ep->xfer_len -= TxPctSize;
 8003bac:	68bb      	ldr	r3, [r7, #8]
 8003bae:	699a      	ldr	r2, [r3, #24]
 8003bb0:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8003bb4:	1ad2      	subs	r2, r2, r3
 8003bb6:	68bb      	ldr	r3, [r7, #8]
 8003bb8:	619a      	str	r2, [r3, #24]
 8003bba:	e002      	b.n	8003bc2 <HAL_PCD_EP_DB_Transmit+0x68>
    }
    else
    {
      ep->xfer_len = 0U;
 8003bbc:	68bb      	ldr	r3, [r7, #8]
 8003bbe:	2200      	movs	r2, #0
 8003bc0:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8003bc2:	68bb      	ldr	r3, [r7, #8]
 8003bc4:	699b      	ldr	r3, [r3, #24]
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	f040 80b9 	bne.w	8003d3e <HAL_PCD_EP_DB_Transmit+0x1e4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003bcc:	68bb      	ldr	r3, [r7, #8]
 8003bce:	785b      	ldrb	r3, [r3, #1]
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d126      	bne.n	8003c22 <HAL_PCD_EP_DB_Transmit+0xc8>
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003be2:	b29b      	uxth	r3, r3
 8003be4:	461a      	mov	r2, r3
 8003be6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003be8:	4413      	add	r3, r2
 8003bea:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003bec:	68bb      	ldr	r3, [r7, #8]
 8003bee:	781b      	ldrb	r3, [r3, #0]
 8003bf0:	011a      	lsls	r2, r3, #4
 8003bf2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003bf4:	4413      	add	r3, r2
 8003bf6:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8003bfa:	62bb      	str	r3, [r7, #40]	; 0x28
 8003bfc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003bfe:	881b      	ldrh	r3, [r3, #0]
 8003c00:	b29b      	uxth	r3, r3
 8003c02:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003c06:	b29a      	uxth	r2, r3
 8003c08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c0a:	801a      	strh	r2, [r3, #0]
 8003c0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c0e:	881b      	ldrh	r3, [r3, #0]
 8003c10:	b29b      	uxth	r3, r3
 8003c12:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003c16:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003c1a:	b29a      	uxth	r2, r3
 8003c1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c1e:	801a      	strh	r2, [r3, #0]
 8003c20:	e01a      	b.n	8003c58 <HAL_PCD_EP_DB_Transmit+0xfe>
 8003c22:	68bb      	ldr	r3, [r7, #8]
 8003c24:	785b      	ldrb	r3, [r3, #1]
 8003c26:	2b01      	cmp	r3, #1
 8003c28:	d116      	bne.n	8003c58 <HAL_PCD_EP_DB_Transmit+0xfe>
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	637b      	str	r3, [r7, #52]	; 0x34
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003c38:	b29b      	uxth	r3, r3
 8003c3a:	461a      	mov	r2, r3
 8003c3c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003c3e:	4413      	add	r3, r2
 8003c40:	637b      	str	r3, [r7, #52]	; 0x34
 8003c42:	68bb      	ldr	r3, [r7, #8]
 8003c44:	781b      	ldrb	r3, [r3, #0]
 8003c46:	011a      	lsls	r2, r3, #4
 8003c48:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003c4a:	4413      	add	r3, r2
 8003c4c:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8003c50:	633b      	str	r3, [r7, #48]	; 0x30
 8003c52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c54:	2200      	movs	r2, #0
 8003c56:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	627b      	str	r3, [r7, #36]	; 0x24
 8003c5e:	68bb      	ldr	r3, [r7, #8]
 8003c60:	785b      	ldrb	r3, [r3, #1]
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d126      	bne.n	8003cb4 <HAL_PCD_EP_DB_Transmit+0x15a>
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	61fb      	str	r3, [r7, #28]
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003c74:	b29b      	uxth	r3, r3
 8003c76:	461a      	mov	r2, r3
 8003c78:	69fb      	ldr	r3, [r7, #28]
 8003c7a:	4413      	add	r3, r2
 8003c7c:	61fb      	str	r3, [r7, #28]
 8003c7e:	68bb      	ldr	r3, [r7, #8]
 8003c80:	781b      	ldrb	r3, [r3, #0]
 8003c82:	011a      	lsls	r2, r3, #4
 8003c84:	69fb      	ldr	r3, [r7, #28]
 8003c86:	4413      	add	r3, r2
 8003c88:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8003c8c:	61bb      	str	r3, [r7, #24]
 8003c8e:	69bb      	ldr	r3, [r7, #24]
 8003c90:	881b      	ldrh	r3, [r3, #0]
 8003c92:	b29b      	uxth	r3, r3
 8003c94:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003c98:	b29a      	uxth	r2, r3
 8003c9a:	69bb      	ldr	r3, [r7, #24]
 8003c9c:	801a      	strh	r2, [r3, #0]
 8003c9e:	69bb      	ldr	r3, [r7, #24]
 8003ca0:	881b      	ldrh	r3, [r3, #0]
 8003ca2:	b29b      	uxth	r3, r3
 8003ca4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003ca8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003cac:	b29a      	uxth	r2, r3
 8003cae:	69bb      	ldr	r3, [r7, #24]
 8003cb0:	801a      	strh	r2, [r3, #0]
 8003cb2:	e017      	b.n	8003ce4 <HAL_PCD_EP_DB_Transmit+0x18a>
 8003cb4:	68bb      	ldr	r3, [r7, #8]
 8003cb6:	785b      	ldrb	r3, [r3, #1]
 8003cb8:	2b01      	cmp	r3, #1
 8003cba:	d113      	bne.n	8003ce4 <HAL_PCD_EP_DB_Transmit+0x18a>
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003cc4:	b29b      	uxth	r3, r3
 8003cc6:	461a      	mov	r2, r3
 8003cc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cca:	4413      	add	r3, r2
 8003ccc:	627b      	str	r3, [r7, #36]	; 0x24
 8003cce:	68bb      	ldr	r3, [r7, #8]
 8003cd0:	781b      	ldrb	r3, [r3, #0]
 8003cd2:	011a      	lsls	r2, r3, #4
 8003cd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cd6:	4413      	add	r3, r2
 8003cd8:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8003cdc:	623b      	str	r3, [r7, #32]
 8003cde:	6a3b      	ldr	r3, [r7, #32]
 8003ce0:	2200      	movs	r2, #0
 8003ce2:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003ce4:	68bb      	ldr	r3, [r7, #8]
 8003ce6:	781b      	ldrb	r3, [r3, #0]
 8003ce8:	4619      	mov	r1, r3
 8003cea:	68f8      	ldr	r0, [r7, #12]
 8003cec:	f005 fb2f 	bl	800934e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8003cf0:	88fb      	ldrh	r3, [r7, #6]
 8003cf2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	f000 82fc 	beq.w	80042f4 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	461a      	mov	r2, r3
 8003d02:	68bb      	ldr	r3, [r7, #8]
 8003d04:	781b      	ldrb	r3, [r3, #0]
 8003d06:	009b      	lsls	r3, r3, #2
 8003d08:	4413      	add	r3, r2
 8003d0a:	881b      	ldrh	r3, [r3, #0]
 8003d0c:	b29b      	uxth	r3, r3
 8003d0e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003d12:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003d16:	82fb      	strh	r3, [r7, #22]
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	461a      	mov	r2, r3
 8003d1e:	68bb      	ldr	r3, [r7, #8]
 8003d20:	781b      	ldrb	r3, [r3, #0]
 8003d22:	009b      	lsls	r3, r3, #2
 8003d24:	441a      	add	r2, r3
 8003d26:	8afb      	ldrh	r3, [r7, #22]
 8003d28:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003d2c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003d30:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003d34:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003d38:	b29b      	uxth	r3, r3
 8003d3a:	8013      	strh	r3, [r2, #0]
 8003d3c:	e2da      	b.n	80042f4 <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8003d3e:	88fb      	ldrh	r3, [r7, #6]
 8003d40:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d021      	beq.n	8003d8c <HAL_PCD_EP_DB_Transmit+0x232>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	461a      	mov	r2, r3
 8003d4e:	68bb      	ldr	r3, [r7, #8]
 8003d50:	781b      	ldrb	r3, [r3, #0]
 8003d52:	009b      	lsls	r3, r3, #2
 8003d54:	4413      	add	r3, r2
 8003d56:	881b      	ldrh	r3, [r3, #0]
 8003d58:	b29b      	uxth	r3, r3
 8003d5a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003d5e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003d62:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	461a      	mov	r2, r3
 8003d6c:	68bb      	ldr	r3, [r7, #8]
 8003d6e:	781b      	ldrb	r3, [r3, #0]
 8003d70:	009b      	lsls	r3, r3, #2
 8003d72:	441a      	add	r2, r3
 8003d74:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 8003d78:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003d7c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003d80:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003d84:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003d88:	b29b      	uxth	r3, r3
 8003d8a:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8003d8c:	68bb      	ldr	r3, [r7, #8]
 8003d8e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003d92:	2b01      	cmp	r3, #1
 8003d94:	f040 82ae 	bne.w	80042f4 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 8003d98:	68bb      	ldr	r3, [r7, #8]
 8003d9a:	695a      	ldr	r2, [r3, #20]
 8003d9c:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8003da0:	441a      	add	r2, r3
 8003da2:	68bb      	ldr	r3, [r7, #8]
 8003da4:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8003da6:	68bb      	ldr	r3, [r7, #8]
 8003da8:	69da      	ldr	r2, [r3, #28]
 8003daa:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8003dae:	441a      	add	r2, r3
 8003db0:	68bb      	ldr	r3, [r7, #8]
 8003db2:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8003db4:	68bb      	ldr	r3, [r7, #8]
 8003db6:	6a1a      	ldr	r2, [r3, #32]
 8003db8:	68bb      	ldr	r3, [r7, #8]
 8003dba:	691b      	ldr	r3, [r3, #16]
 8003dbc:	429a      	cmp	r2, r3
 8003dbe:	d30b      	bcc.n	8003dd8 <HAL_PCD_EP_DB_Transmit+0x27e>
        {
          len = ep->maxpacket;
 8003dc0:	68bb      	ldr	r3, [r7, #8]
 8003dc2:	691b      	ldr	r3, [r3, #16]
 8003dc4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db -= len;
 8003dc8:	68bb      	ldr	r3, [r7, #8]
 8003dca:	6a1a      	ldr	r2, [r3, #32]
 8003dcc:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003dd0:	1ad2      	subs	r2, r2, r3
 8003dd2:	68bb      	ldr	r3, [r7, #8]
 8003dd4:	621a      	str	r2, [r3, #32]
 8003dd6:	e017      	b.n	8003e08 <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else if (ep->xfer_len_db == 0U)
 8003dd8:	68bb      	ldr	r3, [r7, #8]
 8003dda:	6a1b      	ldr	r3, [r3, #32]
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d108      	bne.n	8003df2 <HAL_PCD_EP_DB_Transmit+0x298>
        {
          len = TxPctSize;
 8003de0:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8003de4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_fill_db = 0U;
 8003de8:	68bb      	ldr	r3, [r7, #8]
 8003dea:	2200      	movs	r2, #0
 8003dec:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8003df0:	e00a      	b.n	8003e08 <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8003df2:	68bb      	ldr	r3, [r7, #8]
 8003df4:	2200      	movs	r2, #0
 8003df6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          len = ep->xfer_len_db;
 8003dfa:	68bb      	ldr	r3, [r7, #8]
 8003dfc:	6a1b      	ldr	r3, [r3, #32]
 8003dfe:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db = 0U;
 8003e02:	68bb      	ldr	r3, [r7, #8]
 8003e04:	2200      	movs	r2, #0
 8003e06:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8003e08:	68bb      	ldr	r3, [r7, #8]
 8003e0a:	785b      	ldrb	r3, [r3, #1]
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d165      	bne.n	8003edc <HAL_PCD_EP_DB_Transmit+0x382>
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003e1e:	b29b      	uxth	r3, r3
 8003e20:	461a      	mov	r2, r3
 8003e22:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003e24:	4413      	add	r3, r2
 8003e26:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003e28:	68bb      	ldr	r3, [r7, #8]
 8003e2a:	781b      	ldrb	r3, [r3, #0]
 8003e2c:	011a      	lsls	r2, r3, #4
 8003e2e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003e30:	4413      	add	r3, r2
 8003e32:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8003e36:	63bb      	str	r3, [r7, #56]	; 0x38
 8003e38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e3a:	881b      	ldrh	r3, [r3, #0]
 8003e3c:	b29b      	uxth	r3, r3
 8003e3e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003e42:	b29a      	uxth	r2, r3
 8003e44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e46:	801a      	strh	r2, [r3, #0]
 8003e48:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003e4c:	2b3e      	cmp	r3, #62	; 0x3e
 8003e4e:	d91d      	bls.n	8003e8c <HAL_PCD_EP_DB_Transmit+0x332>
 8003e50:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003e54:	095b      	lsrs	r3, r3, #5
 8003e56:	64bb      	str	r3, [r7, #72]	; 0x48
 8003e58:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003e5c:	f003 031f 	and.w	r3, r3, #31
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d102      	bne.n	8003e6a <HAL_PCD_EP_DB_Transmit+0x310>
 8003e64:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003e66:	3b01      	subs	r3, #1
 8003e68:	64bb      	str	r3, [r7, #72]	; 0x48
 8003e6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e6c:	881b      	ldrh	r3, [r3, #0]
 8003e6e:	b29a      	uxth	r2, r3
 8003e70:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003e72:	b29b      	uxth	r3, r3
 8003e74:	029b      	lsls	r3, r3, #10
 8003e76:	b29b      	uxth	r3, r3
 8003e78:	4313      	orrs	r3, r2
 8003e7a:	b29b      	uxth	r3, r3
 8003e7c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003e80:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003e84:	b29a      	uxth	r2, r3
 8003e86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e88:	801a      	strh	r2, [r3, #0]
 8003e8a:	e044      	b.n	8003f16 <HAL_PCD_EP_DB_Transmit+0x3bc>
 8003e8c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d10a      	bne.n	8003eaa <HAL_PCD_EP_DB_Transmit+0x350>
 8003e94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e96:	881b      	ldrh	r3, [r3, #0]
 8003e98:	b29b      	uxth	r3, r3
 8003e9a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003e9e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003ea2:	b29a      	uxth	r2, r3
 8003ea4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ea6:	801a      	strh	r2, [r3, #0]
 8003ea8:	e035      	b.n	8003f16 <HAL_PCD_EP_DB_Transmit+0x3bc>
 8003eaa:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003eae:	085b      	lsrs	r3, r3, #1
 8003eb0:	64bb      	str	r3, [r7, #72]	; 0x48
 8003eb2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003eb6:	f003 0301 	and.w	r3, r3, #1
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d002      	beq.n	8003ec4 <HAL_PCD_EP_DB_Transmit+0x36a>
 8003ebe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003ec0:	3301      	adds	r3, #1
 8003ec2:	64bb      	str	r3, [r7, #72]	; 0x48
 8003ec4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ec6:	881b      	ldrh	r3, [r3, #0]
 8003ec8:	b29a      	uxth	r2, r3
 8003eca:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003ecc:	b29b      	uxth	r3, r3
 8003ece:	029b      	lsls	r3, r3, #10
 8003ed0:	b29b      	uxth	r3, r3
 8003ed2:	4313      	orrs	r3, r2
 8003ed4:	b29a      	uxth	r2, r3
 8003ed6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ed8:	801a      	strh	r2, [r3, #0]
 8003eda:	e01c      	b.n	8003f16 <HAL_PCD_EP_DB_Transmit+0x3bc>
 8003edc:	68bb      	ldr	r3, [r7, #8]
 8003ede:	785b      	ldrb	r3, [r3, #1]
 8003ee0:	2b01      	cmp	r3, #1
 8003ee2:	d118      	bne.n	8003f16 <HAL_PCD_EP_DB_Transmit+0x3bc>
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	647b      	str	r3, [r7, #68]	; 0x44
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003ef2:	b29b      	uxth	r3, r3
 8003ef4:	461a      	mov	r2, r3
 8003ef6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003ef8:	4413      	add	r3, r2
 8003efa:	647b      	str	r3, [r7, #68]	; 0x44
 8003efc:	68bb      	ldr	r3, [r7, #8]
 8003efe:	781b      	ldrb	r3, [r3, #0]
 8003f00:	011a      	lsls	r2, r3, #4
 8003f02:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003f04:	4413      	add	r3, r2
 8003f06:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8003f0a:	643b      	str	r3, [r7, #64]	; 0x40
 8003f0c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003f10:	b29a      	uxth	r2, r3
 8003f12:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003f14:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	6818      	ldr	r0, [r3, #0]
 8003f1a:	68bb      	ldr	r3, [r7, #8]
 8003f1c:	6959      	ldr	r1, [r3, #20]
 8003f1e:	68bb      	ldr	r3, [r7, #8]
 8003f20:	891a      	ldrh	r2, [r3, #8]
 8003f22:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003f26:	b29b      	uxth	r3, r3
 8003f28:	f003 fc1e 	bl	8007768 <USB_WritePMA>
 8003f2c:	e1e2      	b.n	80042f4 <HAL_PCD_EP_DB_Transmit+0x79a>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003f36:	b29b      	uxth	r3, r3
 8003f38:	461a      	mov	r2, r3
 8003f3a:	68bb      	ldr	r3, [r7, #8]
 8003f3c:	781b      	ldrb	r3, [r3, #0]
 8003f3e:	00db      	lsls	r3, r3, #3
 8003f40:	4413      	add	r3, r2
 8003f42:	3306      	adds	r3, #6
 8003f44:	005b      	lsls	r3, r3, #1
 8003f46:	68fa      	ldr	r2, [r7, #12]
 8003f48:	6812      	ldr	r2, [r2, #0]
 8003f4a:	4413      	add	r3, r2
 8003f4c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003f50:	881b      	ldrh	r3, [r3, #0]
 8003f52:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003f56:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86

    if (ep->xfer_len >= TxPctSize)
 8003f5a:	68bb      	ldr	r3, [r7, #8]
 8003f5c:	699a      	ldr	r2, [r3, #24]
 8003f5e:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8003f62:	429a      	cmp	r2, r3
 8003f64:	d307      	bcc.n	8003f76 <HAL_PCD_EP_DB_Transmit+0x41c>
    {
      ep->xfer_len -= TxPctSize;
 8003f66:	68bb      	ldr	r3, [r7, #8]
 8003f68:	699a      	ldr	r2, [r3, #24]
 8003f6a:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8003f6e:	1ad2      	subs	r2, r2, r3
 8003f70:	68bb      	ldr	r3, [r7, #8]
 8003f72:	619a      	str	r2, [r3, #24]
 8003f74:	e002      	b.n	8003f7c <HAL_PCD_EP_DB_Transmit+0x422>
    }
    else
    {
      ep->xfer_len = 0U;
 8003f76:	68bb      	ldr	r3, [r7, #8]
 8003f78:	2200      	movs	r2, #0
 8003f7a:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8003f7c:	68bb      	ldr	r3, [r7, #8]
 8003f7e:	699b      	ldr	r3, [r3, #24]
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	f040 80c0 	bne.w	8004106 <HAL_PCD_EP_DB_Transmit+0x5ac>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003f86:	68bb      	ldr	r3, [r7, #8]
 8003f88:	785b      	ldrb	r3, [r3, #1]
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d126      	bne.n	8003fdc <HAL_PCD_EP_DB_Transmit+0x482>
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	67fb      	str	r3, [r7, #124]	; 0x7c
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003f9c:	b29b      	uxth	r3, r3
 8003f9e:	461a      	mov	r2, r3
 8003fa0:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003fa2:	4413      	add	r3, r2
 8003fa4:	67fb      	str	r3, [r7, #124]	; 0x7c
 8003fa6:	68bb      	ldr	r3, [r7, #8]
 8003fa8:	781b      	ldrb	r3, [r3, #0]
 8003faa:	011a      	lsls	r2, r3, #4
 8003fac:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003fae:	4413      	add	r3, r2
 8003fb0:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8003fb4:	67bb      	str	r3, [r7, #120]	; 0x78
 8003fb6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003fb8:	881b      	ldrh	r3, [r3, #0]
 8003fba:	b29b      	uxth	r3, r3
 8003fbc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003fc0:	b29a      	uxth	r2, r3
 8003fc2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003fc4:	801a      	strh	r2, [r3, #0]
 8003fc6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003fc8:	881b      	ldrh	r3, [r3, #0]
 8003fca:	b29b      	uxth	r3, r3
 8003fcc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003fd0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003fd4:	b29a      	uxth	r2, r3
 8003fd6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003fd8:	801a      	strh	r2, [r3, #0]
 8003fda:	e01a      	b.n	8004012 <HAL_PCD_EP_DB_Transmit+0x4b8>
 8003fdc:	68bb      	ldr	r3, [r7, #8]
 8003fde:	785b      	ldrb	r3, [r3, #1]
 8003fe0:	2b01      	cmp	r3, #1
 8003fe2:	d116      	bne.n	8004012 <HAL_PCD_EP_DB_Transmit+0x4b8>
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	667b      	str	r3, [r7, #100]	; 0x64
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003ff2:	b29b      	uxth	r3, r3
 8003ff4:	461a      	mov	r2, r3
 8003ff6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003ff8:	4413      	add	r3, r2
 8003ffa:	667b      	str	r3, [r7, #100]	; 0x64
 8003ffc:	68bb      	ldr	r3, [r7, #8]
 8003ffe:	781b      	ldrb	r3, [r3, #0]
 8004000:	011a      	lsls	r2, r3, #4
 8004002:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004004:	4413      	add	r3, r2
 8004006:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800400a:	663b      	str	r3, [r7, #96]	; 0x60
 800400c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800400e:	2200      	movs	r2, #0
 8004010:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	677b      	str	r3, [r7, #116]	; 0x74
 8004018:	68bb      	ldr	r3, [r7, #8]
 800401a:	785b      	ldrb	r3, [r3, #1]
 800401c:	2b00      	cmp	r3, #0
 800401e:	d12b      	bne.n	8004078 <HAL_PCD_EP_DB_Transmit+0x51e>
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800402e:	b29b      	uxth	r3, r3
 8004030:	461a      	mov	r2, r3
 8004032:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004034:	4413      	add	r3, r2
 8004036:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004038:	68bb      	ldr	r3, [r7, #8]
 800403a:	781b      	ldrb	r3, [r3, #0]
 800403c:	011a      	lsls	r2, r3, #4
 800403e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004040:	4413      	add	r3, r2
 8004042:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004046:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800404a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800404e:	881b      	ldrh	r3, [r3, #0]
 8004050:	b29b      	uxth	r3, r3
 8004052:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004056:	b29a      	uxth	r2, r3
 8004058:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800405c:	801a      	strh	r2, [r3, #0]
 800405e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004062:	881b      	ldrh	r3, [r3, #0]
 8004064:	b29b      	uxth	r3, r3
 8004066:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800406a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800406e:	b29a      	uxth	r2, r3
 8004070:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004074:	801a      	strh	r2, [r3, #0]
 8004076:	e017      	b.n	80040a8 <HAL_PCD_EP_DB_Transmit+0x54e>
 8004078:	68bb      	ldr	r3, [r7, #8]
 800407a:	785b      	ldrb	r3, [r3, #1]
 800407c:	2b01      	cmp	r3, #1
 800407e:	d113      	bne.n	80040a8 <HAL_PCD_EP_DB_Transmit+0x54e>
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004088:	b29b      	uxth	r3, r3
 800408a:	461a      	mov	r2, r3
 800408c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800408e:	4413      	add	r3, r2
 8004090:	677b      	str	r3, [r7, #116]	; 0x74
 8004092:	68bb      	ldr	r3, [r7, #8]
 8004094:	781b      	ldrb	r3, [r3, #0]
 8004096:	011a      	lsls	r2, r3, #4
 8004098:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800409a:	4413      	add	r3, r2
 800409c:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80040a0:	673b      	str	r3, [r7, #112]	; 0x70
 80040a2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80040a4:	2200      	movs	r2, #0
 80040a6:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80040a8:	68bb      	ldr	r3, [r7, #8]
 80040aa:	781b      	ldrb	r3, [r3, #0]
 80040ac:	4619      	mov	r1, r3
 80040ae:	68f8      	ldr	r0, [r7, #12]
 80040b0:	f005 f94d 	bl	800934e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80040b4:	88fb      	ldrh	r3, [r7, #6]
 80040b6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	f040 811a 	bne.w	80042f4 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	461a      	mov	r2, r3
 80040c6:	68bb      	ldr	r3, [r7, #8]
 80040c8:	781b      	ldrb	r3, [r3, #0]
 80040ca:	009b      	lsls	r3, r3, #2
 80040cc:	4413      	add	r3, r2
 80040ce:	881b      	ldrh	r3, [r3, #0]
 80040d0:	b29b      	uxth	r3, r3
 80040d2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80040d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80040da:	f8a7 3088 	strh.w	r3, [r7, #136]	; 0x88
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	461a      	mov	r2, r3
 80040e4:	68bb      	ldr	r3, [r7, #8]
 80040e6:	781b      	ldrb	r3, [r3, #0]
 80040e8:	009b      	lsls	r3, r3, #2
 80040ea:	441a      	add	r2, r3
 80040ec:	f8b7 3088 	ldrh.w	r3, [r7, #136]	; 0x88
 80040f0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80040f4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80040f8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80040fc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004100:	b29b      	uxth	r3, r3
 8004102:	8013      	strh	r3, [r2, #0]
 8004104:	e0f6      	b.n	80042f4 <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8004106:	88fb      	ldrh	r3, [r7, #6]
 8004108:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800410c:	2b00      	cmp	r3, #0
 800410e:	d121      	bne.n	8004154 <HAL_PCD_EP_DB_Transmit+0x5fa>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	461a      	mov	r2, r3
 8004116:	68bb      	ldr	r3, [r7, #8]
 8004118:	781b      	ldrb	r3, [r3, #0]
 800411a:	009b      	lsls	r3, r3, #2
 800411c:	4413      	add	r3, r2
 800411e:	881b      	ldrh	r3, [r3, #0]
 8004120:	b29b      	uxth	r3, r3
 8004122:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004126:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800412a:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	461a      	mov	r2, r3
 8004134:	68bb      	ldr	r3, [r7, #8]
 8004136:	781b      	ldrb	r3, [r3, #0]
 8004138:	009b      	lsls	r3, r3, #2
 800413a:	441a      	add	r2, r3
 800413c:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8004140:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004144:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004148:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800414c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004150:	b29b      	uxth	r3, r3
 8004152:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8004154:	68bb      	ldr	r3, [r7, #8]
 8004156:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800415a:	2b01      	cmp	r3, #1
 800415c:	f040 80ca 	bne.w	80042f4 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 8004160:	68bb      	ldr	r3, [r7, #8]
 8004162:	695a      	ldr	r2, [r3, #20]
 8004164:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8004168:	441a      	add	r2, r3
 800416a:	68bb      	ldr	r3, [r7, #8]
 800416c:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800416e:	68bb      	ldr	r3, [r7, #8]
 8004170:	69da      	ldr	r2, [r3, #28]
 8004172:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8004176:	441a      	add	r2, r3
 8004178:	68bb      	ldr	r3, [r7, #8]
 800417a:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800417c:	68bb      	ldr	r3, [r7, #8]
 800417e:	6a1a      	ldr	r2, [r3, #32]
 8004180:	68bb      	ldr	r3, [r7, #8]
 8004182:	691b      	ldr	r3, [r3, #16]
 8004184:	429a      	cmp	r2, r3
 8004186:	d30b      	bcc.n	80041a0 <HAL_PCD_EP_DB_Transmit+0x646>
        {
          len = ep->maxpacket;
 8004188:	68bb      	ldr	r3, [r7, #8]
 800418a:	691b      	ldr	r3, [r3, #16]
 800418c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db -= len;
 8004190:	68bb      	ldr	r3, [r7, #8]
 8004192:	6a1a      	ldr	r2, [r3, #32]
 8004194:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004198:	1ad2      	subs	r2, r2, r3
 800419a:	68bb      	ldr	r3, [r7, #8]
 800419c:	621a      	str	r2, [r3, #32]
 800419e:	e017      	b.n	80041d0 <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else if (ep->xfer_len_db == 0U)
 80041a0:	68bb      	ldr	r3, [r7, #8]
 80041a2:	6a1b      	ldr	r3, [r3, #32]
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d108      	bne.n	80041ba <HAL_PCD_EP_DB_Transmit+0x660>
        {
          len = TxPctSize;
 80041a8:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 80041ac:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_fill_db = 0U;
 80041b0:	68bb      	ldr	r3, [r7, #8]
 80041b2:	2200      	movs	r2, #0
 80041b4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 80041b8:	e00a      	b.n	80041d0 <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else
        {
          len = ep->xfer_len_db;
 80041ba:	68bb      	ldr	r3, [r7, #8]
 80041bc:	6a1b      	ldr	r3, [r3, #32]
 80041be:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db = 0U;
 80041c2:	68bb      	ldr	r3, [r7, #8]
 80041c4:	2200      	movs	r2, #0
 80041c6:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 80041c8:	68bb      	ldr	r3, [r7, #8]
 80041ca:	2200      	movs	r2, #0
 80041cc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	657b      	str	r3, [r7, #84]	; 0x54
 80041d6:	68bb      	ldr	r3, [r7, #8]
 80041d8:	785b      	ldrb	r3, [r3, #1]
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d165      	bne.n	80042aa <HAL_PCD_EP_DB_Transmit+0x750>
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	65fb      	str	r3, [r7, #92]	; 0x5c
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80041ec:	b29b      	uxth	r3, r3
 80041ee:	461a      	mov	r2, r3
 80041f0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80041f2:	4413      	add	r3, r2
 80041f4:	65fb      	str	r3, [r7, #92]	; 0x5c
 80041f6:	68bb      	ldr	r3, [r7, #8]
 80041f8:	781b      	ldrb	r3, [r3, #0]
 80041fa:	011a      	lsls	r2, r3, #4
 80041fc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80041fe:	4413      	add	r3, r2
 8004200:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004204:	65bb      	str	r3, [r7, #88]	; 0x58
 8004206:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004208:	881b      	ldrh	r3, [r3, #0]
 800420a:	b29b      	uxth	r3, r3
 800420c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004210:	b29a      	uxth	r2, r3
 8004212:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004214:	801a      	strh	r2, [r3, #0]
 8004216:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800421a:	2b3e      	cmp	r3, #62	; 0x3e
 800421c:	d91d      	bls.n	800425a <HAL_PCD_EP_DB_Transmit+0x700>
 800421e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004222:	095b      	lsrs	r3, r3, #5
 8004224:	66bb      	str	r3, [r7, #104]	; 0x68
 8004226:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800422a:	f003 031f 	and.w	r3, r3, #31
 800422e:	2b00      	cmp	r3, #0
 8004230:	d102      	bne.n	8004238 <HAL_PCD_EP_DB_Transmit+0x6de>
 8004232:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004234:	3b01      	subs	r3, #1
 8004236:	66bb      	str	r3, [r7, #104]	; 0x68
 8004238:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800423a:	881b      	ldrh	r3, [r3, #0]
 800423c:	b29a      	uxth	r2, r3
 800423e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004240:	b29b      	uxth	r3, r3
 8004242:	029b      	lsls	r3, r3, #10
 8004244:	b29b      	uxth	r3, r3
 8004246:	4313      	orrs	r3, r2
 8004248:	b29b      	uxth	r3, r3
 800424a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800424e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004252:	b29a      	uxth	r2, r3
 8004254:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004256:	801a      	strh	r2, [r3, #0]
 8004258:	e041      	b.n	80042de <HAL_PCD_EP_DB_Transmit+0x784>
 800425a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800425e:	2b00      	cmp	r3, #0
 8004260:	d10a      	bne.n	8004278 <HAL_PCD_EP_DB_Transmit+0x71e>
 8004262:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004264:	881b      	ldrh	r3, [r3, #0]
 8004266:	b29b      	uxth	r3, r3
 8004268:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800426c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004270:	b29a      	uxth	r2, r3
 8004272:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004274:	801a      	strh	r2, [r3, #0]
 8004276:	e032      	b.n	80042de <HAL_PCD_EP_DB_Transmit+0x784>
 8004278:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800427c:	085b      	lsrs	r3, r3, #1
 800427e:	66bb      	str	r3, [r7, #104]	; 0x68
 8004280:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004284:	f003 0301 	and.w	r3, r3, #1
 8004288:	2b00      	cmp	r3, #0
 800428a:	d002      	beq.n	8004292 <HAL_PCD_EP_DB_Transmit+0x738>
 800428c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800428e:	3301      	adds	r3, #1
 8004290:	66bb      	str	r3, [r7, #104]	; 0x68
 8004292:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004294:	881b      	ldrh	r3, [r3, #0]
 8004296:	b29a      	uxth	r2, r3
 8004298:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800429a:	b29b      	uxth	r3, r3
 800429c:	029b      	lsls	r3, r3, #10
 800429e:	b29b      	uxth	r3, r3
 80042a0:	4313      	orrs	r3, r2
 80042a2:	b29a      	uxth	r2, r3
 80042a4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80042a6:	801a      	strh	r2, [r3, #0]
 80042a8:	e019      	b.n	80042de <HAL_PCD_EP_DB_Transmit+0x784>
 80042aa:	68bb      	ldr	r3, [r7, #8]
 80042ac:	785b      	ldrb	r3, [r3, #1]
 80042ae:	2b01      	cmp	r3, #1
 80042b0:	d115      	bne.n	80042de <HAL_PCD_EP_DB_Transmit+0x784>
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80042ba:	b29b      	uxth	r3, r3
 80042bc:	461a      	mov	r2, r3
 80042be:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80042c0:	4413      	add	r3, r2
 80042c2:	657b      	str	r3, [r7, #84]	; 0x54
 80042c4:	68bb      	ldr	r3, [r7, #8]
 80042c6:	781b      	ldrb	r3, [r3, #0]
 80042c8:	011a      	lsls	r2, r3, #4
 80042ca:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80042cc:	4413      	add	r3, r2
 80042ce:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80042d2:	653b      	str	r3, [r7, #80]	; 0x50
 80042d4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80042d8:	b29a      	uxth	r2, r3
 80042da:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80042dc:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	6818      	ldr	r0, [r3, #0]
 80042e2:	68bb      	ldr	r3, [r7, #8]
 80042e4:	6959      	ldr	r1, [r3, #20]
 80042e6:	68bb      	ldr	r3, [r7, #8]
 80042e8:	895a      	ldrh	r2, [r3, #10]
 80042ea:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80042ee:	b29b      	uxth	r3, r3
 80042f0:	f003 fa3a 	bl	8007768 <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	461a      	mov	r2, r3
 80042fa:	68bb      	ldr	r3, [r7, #8]
 80042fc:	781b      	ldrb	r3, [r3, #0]
 80042fe:	009b      	lsls	r3, r3, #2
 8004300:	4413      	add	r3, r2
 8004302:	881b      	ldrh	r3, [r3, #0]
 8004304:	b29b      	uxth	r3, r3
 8004306:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800430a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800430e:	82bb      	strh	r3, [r7, #20]
 8004310:	8abb      	ldrh	r3, [r7, #20]
 8004312:	f083 0310 	eor.w	r3, r3, #16
 8004316:	82bb      	strh	r3, [r7, #20]
 8004318:	8abb      	ldrh	r3, [r7, #20]
 800431a:	f083 0320 	eor.w	r3, r3, #32
 800431e:	82bb      	strh	r3, [r7, #20]
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	461a      	mov	r2, r3
 8004326:	68bb      	ldr	r3, [r7, #8]
 8004328:	781b      	ldrb	r3, [r3, #0]
 800432a:	009b      	lsls	r3, r3, #2
 800432c:	441a      	add	r2, r3
 800432e:	8abb      	ldrh	r3, [r7, #20]
 8004330:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004334:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004338:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800433c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004340:	b29b      	uxth	r3, r3
 8004342:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8004344:	2300      	movs	r3, #0
}
 8004346:	4618      	mov	r0, r3
 8004348:	3790      	adds	r7, #144	; 0x90
 800434a:	46bd      	mov	sp, r7
 800434c:	bd80      	pop	{r7, pc}

0800434e <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 800434e:	b480      	push	{r7}
 8004350:	b087      	sub	sp, #28
 8004352:	af00      	add	r7, sp, #0
 8004354:	60f8      	str	r0, [r7, #12]
 8004356:	607b      	str	r3, [r7, #4]
 8004358:	460b      	mov	r3, r1
 800435a:	817b      	strh	r3, [r7, #10]
 800435c:	4613      	mov	r3, r2
 800435e:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8004360:	897b      	ldrh	r3, [r7, #10]
 8004362:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004366:	b29b      	uxth	r3, r3
 8004368:	2b00      	cmp	r3, #0
 800436a:	d00b      	beq.n	8004384 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800436c:	897b      	ldrh	r3, [r7, #10]
 800436e:	f003 0207 	and.w	r2, r3, #7
 8004372:	4613      	mov	r3, r2
 8004374:	009b      	lsls	r3, r3, #2
 8004376:	4413      	add	r3, r2
 8004378:	00db      	lsls	r3, r3, #3
 800437a:	3310      	adds	r3, #16
 800437c:	68fa      	ldr	r2, [r7, #12]
 800437e:	4413      	add	r3, r2
 8004380:	617b      	str	r3, [r7, #20]
 8004382:	e009      	b.n	8004398 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004384:	897a      	ldrh	r2, [r7, #10]
 8004386:	4613      	mov	r3, r2
 8004388:	009b      	lsls	r3, r3, #2
 800438a:	4413      	add	r3, r2
 800438c:	00db      	lsls	r3, r3, #3
 800438e:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8004392:	68fa      	ldr	r2, [r7, #12]
 8004394:	4413      	add	r3, r2
 8004396:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8004398:	893b      	ldrh	r3, [r7, #8]
 800439a:	2b00      	cmp	r3, #0
 800439c:	d107      	bne.n	80043ae <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 800439e:	697b      	ldr	r3, [r7, #20]
 80043a0:	2200      	movs	r2, #0
 80043a2:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	b29a      	uxth	r2, r3
 80043a8:	697b      	ldr	r3, [r7, #20]
 80043aa:	80da      	strh	r2, [r3, #6]
 80043ac:	e00b      	b.n	80043c6 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 80043ae:	697b      	ldr	r3, [r7, #20]
 80043b0:	2201      	movs	r2, #1
 80043b2:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	b29a      	uxth	r2, r3
 80043b8:	697b      	ldr	r3, [r7, #20]
 80043ba:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	0c1b      	lsrs	r3, r3, #16
 80043c0:	b29a      	uxth	r2, r3
 80043c2:	697b      	ldr	r3, [r7, #20]
 80043c4:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 80043c6:	2300      	movs	r3, #0
}
 80043c8:	4618      	mov	r0, r3
 80043ca:	371c      	adds	r7, #28
 80043cc:	46bd      	mov	sp, r7
 80043ce:	bc80      	pop	{r7}
 80043d0:	4770      	bx	lr
	...

080043d4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80043d4:	b580      	push	{r7, lr}
 80043d6:	b086      	sub	sp, #24
 80043d8:	af00      	add	r7, sp, #0
 80043da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d101      	bne.n	80043e6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80043e2:	2301      	movs	r3, #1
 80043e4:	e26c      	b.n	80048c0 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	f003 0301 	and.w	r3, r3, #1
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	f000 8087 	beq.w	8004502 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80043f4:	4b92      	ldr	r3, [pc, #584]	; (8004640 <HAL_RCC_OscConfig+0x26c>)
 80043f6:	685b      	ldr	r3, [r3, #4]
 80043f8:	f003 030c 	and.w	r3, r3, #12
 80043fc:	2b04      	cmp	r3, #4
 80043fe:	d00c      	beq.n	800441a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004400:	4b8f      	ldr	r3, [pc, #572]	; (8004640 <HAL_RCC_OscConfig+0x26c>)
 8004402:	685b      	ldr	r3, [r3, #4]
 8004404:	f003 030c 	and.w	r3, r3, #12
 8004408:	2b08      	cmp	r3, #8
 800440a:	d112      	bne.n	8004432 <HAL_RCC_OscConfig+0x5e>
 800440c:	4b8c      	ldr	r3, [pc, #560]	; (8004640 <HAL_RCC_OscConfig+0x26c>)
 800440e:	685b      	ldr	r3, [r3, #4]
 8004410:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004414:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004418:	d10b      	bne.n	8004432 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800441a:	4b89      	ldr	r3, [pc, #548]	; (8004640 <HAL_RCC_OscConfig+0x26c>)
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004422:	2b00      	cmp	r3, #0
 8004424:	d06c      	beq.n	8004500 <HAL_RCC_OscConfig+0x12c>
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	685b      	ldr	r3, [r3, #4]
 800442a:	2b00      	cmp	r3, #0
 800442c:	d168      	bne.n	8004500 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800442e:	2301      	movs	r3, #1
 8004430:	e246      	b.n	80048c0 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	685b      	ldr	r3, [r3, #4]
 8004436:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800443a:	d106      	bne.n	800444a <HAL_RCC_OscConfig+0x76>
 800443c:	4b80      	ldr	r3, [pc, #512]	; (8004640 <HAL_RCC_OscConfig+0x26c>)
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	4a7f      	ldr	r2, [pc, #508]	; (8004640 <HAL_RCC_OscConfig+0x26c>)
 8004442:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004446:	6013      	str	r3, [r2, #0]
 8004448:	e02e      	b.n	80044a8 <HAL_RCC_OscConfig+0xd4>
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	685b      	ldr	r3, [r3, #4]
 800444e:	2b00      	cmp	r3, #0
 8004450:	d10c      	bne.n	800446c <HAL_RCC_OscConfig+0x98>
 8004452:	4b7b      	ldr	r3, [pc, #492]	; (8004640 <HAL_RCC_OscConfig+0x26c>)
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	4a7a      	ldr	r2, [pc, #488]	; (8004640 <HAL_RCC_OscConfig+0x26c>)
 8004458:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800445c:	6013      	str	r3, [r2, #0]
 800445e:	4b78      	ldr	r3, [pc, #480]	; (8004640 <HAL_RCC_OscConfig+0x26c>)
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	4a77      	ldr	r2, [pc, #476]	; (8004640 <HAL_RCC_OscConfig+0x26c>)
 8004464:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004468:	6013      	str	r3, [r2, #0]
 800446a:	e01d      	b.n	80044a8 <HAL_RCC_OscConfig+0xd4>
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	685b      	ldr	r3, [r3, #4]
 8004470:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004474:	d10c      	bne.n	8004490 <HAL_RCC_OscConfig+0xbc>
 8004476:	4b72      	ldr	r3, [pc, #456]	; (8004640 <HAL_RCC_OscConfig+0x26c>)
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	4a71      	ldr	r2, [pc, #452]	; (8004640 <HAL_RCC_OscConfig+0x26c>)
 800447c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004480:	6013      	str	r3, [r2, #0]
 8004482:	4b6f      	ldr	r3, [pc, #444]	; (8004640 <HAL_RCC_OscConfig+0x26c>)
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	4a6e      	ldr	r2, [pc, #440]	; (8004640 <HAL_RCC_OscConfig+0x26c>)
 8004488:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800448c:	6013      	str	r3, [r2, #0]
 800448e:	e00b      	b.n	80044a8 <HAL_RCC_OscConfig+0xd4>
 8004490:	4b6b      	ldr	r3, [pc, #428]	; (8004640 <HAL_RCC_OscConfig+0x26c>)
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	4a6a      	ldr	r2, [pc, #424]	; (8004640 <HAL_RCC_OscConfig+0x26c>)
 8004496:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800449a:	6013      	str	r3, [r2, #0]
 800449c:	4b68      	ldr	r3, [pc, #416]	; (8004640 <HAL_RCC_OscConfig+0x26c>)
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	4a67      	ldr	r2, [pc, #412]	; (8004640 <HAL_RCC_OscConfig+0x26c>)
 80044a2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80044a6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	685b      	ldr	r3, [r3, #4]
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d013      	beq.n	80044d8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044b0:	f7fd faa0 	bl	80019f4 <HAL_GetTick>
 80044b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80044b6:	e008      	b.n	80044ca <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80044b8:	f7fd fa9c 	bl	80019f4 <HAL_GetTick>
 80044bc:	4602      	mov	r2, r0
 80044be:	693b      	ldr	r3, [r7, #16]
 80044c0:	1ad3      	subs	r3, r2, r3
 80044c2:	2b64      	cmp	r3, #100	; 0x64
 80044c4:	d901      	bls.n	80044ca <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80044c6:	2303      	movs	r3, #3
 80044c8:	e1fa      	b.n	80048c0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80044ca:	4b5d      	ldr	r3, [pc, #372]	; (8004640 <HAL_RCC_OscConfig+0x26c>)
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d0f0      	beq.n	80044b8 <HAL_RCC_OscConfig+0xe4>
 80044d6:	e014      	b.n	8004502 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044d8:	f7fd fa8c 	bl	80019f4 <HAL_GetTick>
 80044dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80044de:	e008      	b.n	80044f2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80044e0:	f7fd fa88 	bl	80019f4 <HAL_GetTick>
 80044e4:	4602      	mov	r2, r0
 80044e6:	693b      	ldr	r3, [r7, #16]
 80044e8:	1ad3      	subs	r3, r2, r3
 80044ea:	2b64      	cmp	r3, #100	; 0x64
 80044ec:	d901      	bls.n	80044f2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80044ee:	2303      	movs	r3, #3
 80044f0:	e1e6      	b.n	80048c0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80044f2:	4b53      	ldr	r3, [pc, #332]	; (8004640 <HAL_RCC_OscConfig+0x26c>)
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d1f0      	bne.n	80044e0 <HAL_RCC_OscConfig+0x10c>
 80044fe:	e000      	b.n	8004502 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004500:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	f003 0302 	and.w	r3, r3, #2
 800450a:	2b00      	cmp	r3, #0
 800450c:	d063      	beq.n	80045d6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800450e:	4b4c      	ldr	r3, [pc, #304]	; (8004640 <HAL_RCC_OscConfig+0x26c>)
 8004510:	685b      	ldr	r3, [r3, #4]
 8004512:	f003 030c 	and.w	r3, r3, #12
 8004516:	2b00      	cmp	r3, #0
 8004518:	d00b      	beq.n	8004532 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800451a:	4b49      	ldr	r3, [pc, #292]	; (8004640 <HAL_RCC_OscConfig+0x26c>)
 800451c:	685b      	ldr	r3, [r3, #4]
 800451e:	f003 030c 	and.w	r3, r3, #12
 8004522:	2b08      	cmp	r3, #8
 8004524:	d11c      	bne.n	8004560 <HAL_RCC_OscConfig+0x18c>
 8004526:	4b46      	ldr	r3, [pc, #280]	; (8004640 <HAL_RCC_OscConfig+0x26c>)
 8004528:	685b      	ldr	r3, [r3, #4]
 800452a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800452e:	2b00      	cmp	r3, #0
 8004530:	d116      	bne.n	8004560 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004532:	4b43      	ldr	r3, [pc, #268]	; (8004640 <HAL_RCC_OscConfig+0x26c>)
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	f003 0302 	and.w	r3, r3, #2
 800453a:	2b00      	cmp	r3, #0
 800453c:	d005      	beq.n	800454a <HAL_RCC_OscConfig+0x176>
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	691b      	ldr	r3, [r3, #16]
 8004542:	2b01      	cmp	r3, #1
 8004544:	d001      	beq.n	800454a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004546:	2301      	movs	r3, #1
 8004548:	e1ba      	b.n	80048c0 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800454a:	4b3d      	ldr	r3, [pc, #244]	; (8004640 <HAL_RCC_OscConfig+0x26c>)
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	695b      	ldr	r3, [r3, #20]
 8004556:	00db      	lsls	r3, r3, #3
 8004558:	4939      	ldr	r1, [pc, #228]	; (8004640 <HAL_RCC_OscConfig+0x26c>)
 800455a:	4313      	orrs	r3, r2
 800455c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800455e:	e03a      	b.n	80045d6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	691b      	ldr	r3, [r3, #16]
 8004564:	2b00      	cmp	r3, #0
 8004566:	d020      	beq.n	80045aa <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004568:	4b36      	ldr	r3, [pc, #216]	; (8004644 <HAL_RCC_OscConfig+0x270>)
 800456a:	2201      	movs	r2, #1
 800456c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800456e:	f7fd fa41 	bl	80019f4 <HAL_GetTick>
 8004572:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004574:	e008      	b.n	8004588 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004576:	f7fd fa3d 	bl	80019f4 <HAL_GetTick>
 800457a:	4602      	mov	r2, r0
 800457c:	693b      	ldr	r3, [r7, #16]
 800457e:	1ad3      	subs	r3, r2, r3
 8004580:	2b02      	cmp	r3, #2
 8004582:	d901      	bls.n	8004588 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004584:	2303      	movs	r3, #3
 8004586:	e19b      	b.n	80048c0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004588:	4b2d      	ldr	r3, [pc, #180]	; (8004640 <HAL_RCC_OscConfig+0x26c>)
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	f003 0302 	and.w	r3, r3, #2
 8004590:	2b00      	cmp	r3, #0
 8004592:	d0f0      	beq.n	8004576 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004594:	4b2a      	ldr	r3, [pc, #168]	; (8004640 <HAL_RCC_OscConfig+0x26c>)
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	695b      	ldr	r3, [r3, #20]
 80045a0:	00db      	lsls	r3, r3, #3
 80045a2:	4927      	ldr	r1, [pc, #156]	; (8004640 <HAL_RCC_OscConfig+0x26c>)
 80045a4:	4313      	orrs	r3, r2
 80045a6:	600b      	str	r3, [r1, #0]
 80045a8:	e015      	b.n	80045d6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80045aa:	4b26      	ldr	r3, [pc, #152]	; (8004644 <HAL_RCC_OscConfig+0x270>)
 80045ac:	2200      	movs	r2, #0
 80045ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045b0:	f7fd fa20 	bl	80019f4 <HAL_GetTick>
 80045b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80045b6:	e008      	b.n	80045ca <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80045b8:	f7fd fa1c 	bl	80019f4 <HAL_GetTick>
 80045bc:	4602      	mov	r2, r0
 80045be:	693b      	ldr	r3, [r7, #16]
 80045c0:	1ad3      	subs	r3, r2, r3
 80045c2:	2b02      	cmp	r3, #2
 80045c4:	d901      	bls.n	80045ca <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80045c6:	2303      	movs	r3, #3
 80045c8:	e17a      	b.n	80048c0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80045ca:	4b1d      	ldr	r3, [pc, #116]	; (8004640 <HAL_RCC_OscConfig+0x26c>)
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	f003 0302 	and.w	r3, r3, #2
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d1f0      	bne.n	80045b8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	f003 0308 	and.w	r3, r3, #8
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d03a      	beq.n	8004658 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	699b      	ldr	r3, [r3, #24]
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d019      	beq.n	800461e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80045ea:	4b17      	ldr	r3, [pc, #92]	; (8004648 <HAL_RCC_OscConfig+0x274>)
 80045ec:	2201      	movs	r2, #1
 80045ee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80045f0:	f7fd fa00 	bl	80019f4 <HAL_GetTick>
 80045f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80045f6:	e008      	b.n	800460a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80045f8:	f7fd f9fc 	bl	80019f4 <HAL_GetTick>
 80045fc:	4602      	mov	r2, r0
 80045fe:	693b      	ldr	r3, [r7, #16]
 8004600:	1ad3      	subs	r3, r2, r3
 8004602:	2b02      	cmp	r3, #2
 8004604:	d901      	bls.n	800460a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8004606:	2303      	movs	r3, #3
 8004608:	e15a      	b.n	80048c0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800460a:	4b0d      	ldr	r3, [pc, #52]	; (8004640 <HAL_RCC_OscConfig+0x26c>)
 800460c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800460e:	f003 0302 	and.w	r3, r3, #2
 8004612:	2b00      	cmp	r3, #0
 8004614:	d0f0      	beq.n	80045f8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004616:	2001      	movs	r0, #1
 8004618:	f000 fab8 	bl	8004b8c <RCC_Delay>
 800461c:	e01c      	b.n	8004658 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800461e:	4b0a      	ldr	r3, [pc, #40]	; (8004648 <HAL_RCC_OscConfig+0x274>)
 8004620:	2200      	movs	r2, #0
 8004622:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004624:	f7fd f9e6 	bl	80019f4 <HAL_GetTick>
 8004628:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800462a:	e00f      	b.n	800464c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800462c:	f7fd f9e2 	bl	80019f4 <HAL_GetTick>
 8004630:	4602      	mov	r2, r0
 8004632:	693b      	ldr	r3, [r7, #16]
 8004634:	1ad3      	subs	r3, r2, r3
 8004636:	2b02      	cmp	r3, #2
 8004638:	d908      	bls.n	800464c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800463a:	2303      	movs	r3, #3
 800463c:	e140      	b.n	80048c0 <HAL_RCC_OscConfig+0x4ec>
 800463e:	bf00      	nop
 8004640:	40021000 	.word	0x40021000
 8004644:	42420000 	.word	0x42420000
 8004648:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800464c:	4b9e      	ldr	r3, [pc, #632]	; (80048c8 <HAL_RCC_OscConfig+0x4f4>)
 800464e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004650:	f003 0302 	and.w	r3, r3, #2
 8004654:	2b00      	cmp	r3, #0
 8004656:	d1e9      	bne.n	800462c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	f003 0304 	and.w	r3, r3, #4
 8004660:	2b00      	cmp	r3, #0
 8004662:	f000 80a6 	beq.w	80047b2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004666:	2300      	movs	r3, #0
 8004668:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800466a:	4b97      	ldr	r3, [pc, #604]	; (80048c8 <HAL_RCC_OscConfig+0x4f4>)
 800466c:	69db      	ldr	r3, [r3, #28]
 800466e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004672:	2b00      	cmp	r3, #0
 8004674:	d10d      	bne.n	8004692 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004676:	4b94      	ldr	r3, [pc, #592]	; (80048c8 <HAL_RCC_OscConfig+0x4f4>)
 8004678:	69db      	ldr	r3, [r3, #28]
 800467a:	4a93      	ldr	r2, [pc, #588]	; (80048c8 <HAL_RCC_OscConfig+0x4f4>)
 800467c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004680:	61d3      	str	r3, [r2, #28]
 8004682:	4b91      	ldr	r3, [pc, #580]	; (80048c8 <HAL_RCC_OscConfig+0x4f4>)
 8004684:	69db      	ldr	r3, [r3, #28]
 8004686:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800468a:	60bb      	str	r3, [r7, #8]
 800468c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800468e:	2301      	movs	r3, #1
 8004690:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004692:	4b8e      	ldr	r3, [pc, #568]	; (80048cc <HAL_RCC_OscConfig+0x4f8>)
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800469a:	2b00      	cmp	r3, #0
 800469c:	d118      	bne.n	80046d0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800469e:	4b8b      	ldr	r3, [pc, #556]	; (80048cc <HAL_RCC_OscConfig+0x4f8>)
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	4a8a      	ldr	r2, [pc, #552]	; (80048cc <HAL_RCC_OscConfig+0x4f8>)
 80046a4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80046a8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80046aa:	f7fd f9a3 	bl	80019f4 <HAL_GetTick>
 80046ae:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80046b0:	e008      	b.n	80046c4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80046b2:	f7fd f99f 	bl	80019f4 <HAL_GetTick>
 80046b6:	4602      	mov	r2, r0
 80046b8:	693b      	ldr	r3, [r7, #16]
 80046ba:	1ad3      	subs	r3, r2, r3
 80046bc:	2b64      	cmp	r3, #100	; 0x64
 80046be:	d901      	bls.n	80046c4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80046c0:	2303      	movs	r3, #3
 80046c2:	e0fd      	b.n	80048c0 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80046c4:	4b81      	ldr	r3, [pc, #516]	; (80048cc <HAL_RCC_OscConfig+0x4f8>)
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d0f0      	beq.n	80046b2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	68db      	ldr	r3, [r3, #12]
 80046d4:	2b01      	cmp	r3, #1
 80046d6:	d106      	bne.n	80046e6 <HAL_RCC_OscConfig+0x312>
 80046d8:	4b7b      	ldr	r3, [pc, #492]	; (80048c8 <HAL_RCC_OscConfig+0x4f4>)
 80046da:	6a1b      	ldr	r3, [r3, #32]
 80046dc:	4a7a      	ldr	r2, [pc, #488]	; (80048c8 <HAL_RCC_OscConfig+0x4f4>)
 80046de:	f043 0301 	orr.w	r3, r3, #1
 80046e2:	6213      	str	r3, [r2, #32]
 80046e4:	e02d      	b.n	8004742 <HAL_RCC_OscConfig+0x36e>
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	68db      	ldr	r3, [r3, #12]
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d10c      	bne.n	8004708 <HAL_RCC_OscConfig+0x334>
 80046ee:	4b76      	ldr	r3, [pc, #472]	; (80048c8 <HAL_RCC_OscConfig+0x4f4>)
 80046f0:	6a1b      	ldr	r3, [r3, #32]
 80046f2:	4a75      	ldr	r2, [pc, #468]	; (80048c8 <HAL_RCC_OscConfig+0x4f4>)
 80046f4:	f023 0301 	bic.w	r3, r3, #1
 80046f8:	6213      	str	r3, [r2, #32]
 80046fa:	4b73      	ldr	r3, [pc, #460]	; (80048c8 <HAL_RCC_OscConfig+0x4f4>)
 80046fc:	6a1b      	ldr	r3, [r3, #32]
 80046fe:	4a72      	ldr	r2, [pc, #456]	; (80048c8 <HAL_RCC_OscConfig+0x4f4>)
 8004700:	f023 0304 	bic.w	r3, r3, #4
 8004704:	6213      	str	r3, [r2, #32]
 8004706:	e01c      	b.n	8004742 <HAL_RCC_OscConfig+0x36e>
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	68db      	ldr	r3, [r3, #12]
 800470c:	2b05      	cmp	r3, #5
 800470e:	d10c      	bne.n	800472a <HAL_RCC_OscConfig+0x356>
 8004710:	4b6d      	ldr	r3, [pc, #436]	; (80048c8 <HAL_RCC_OscConfig+0x4f4>)
 8004712:	6a1b      	ldr	r3, [r3, #32]
 8004714:	4a6c      	ldr	r2, [pc, #432]	; (80048c8 <HAL_RCC_OscConfig+0x4f4>)
 8004716:	f043 0304 	orr.w	r3, r3, #4
 800471a:	6213      	str	r3, [r2, #32]
 800471c:	4b6a      	ldr	r3, [pc, #424]	; (80048c8 <HAL_RCC_OscConfig+0x4f4>)
 800471e:	6a1b      	ldr	r3, [r3, #32]
 8004720:	4a69      	ldr	r2, [pc, #420]	; (80048c8 <HAL_RCC_OscConfig+0x4f4>)
 8004722:	f043 0301 	orr.w	r3, r3, #1
 8004726:	6213      	str	r3, [r2, #32]
 8004728:	e00b      	b.n	8004742 <HAL_RCC_OscConfig+0x36e>
 800472a:	4b67      	ldr	r3, [pc, #412]	; (80048c8 <HAL_RCC_OscConfig+0x4f4>)
 800472c:	6a1b      	ldr	r3, [r3, #32]
 800472e:	4a66      	ldr	r2, [pc, #408]	; (80048c8 <HAL_RCC_OscConfig+0x4f4>)
 8004730:	f023 0301 	bic.w	r3, r3, #1
 8004734:	6213      	str	r3, [r2, #32]
 8004736:	4b64      	ldr	r3, [pc, #400]	; (80048c8 <HAL_RCC_OscConfig+0x4f4>)
 8004738:	6a1b      	ldr	r3, [r3, #32]
 800473a:	4a63      	ldr	r2, [pc, #396]	; (80048c8 <HAL_RCC_OscConfig+0x4f4>)
 800473c:	f023 0304 	bic.w	r3, r3, #4
 8004740:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	68db      	ldr	r3, [r3, #12]
 8004746:	2b00      	cmp	r3, #0
 8004748:	d015      	beq.n	8004776 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800474a:	f7fd f953 	bl	80019f4 <HAL_GetTick>
 800474e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004750:	e00a      	b.n	8004768 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004752:	f7fd f94f 	bl	80019f4 <HAL_GetTick>
 8004756:	4602      	mov	r2, r0
 8004758:	693b      	ldr	r3, [r7, #16]
 800475a:	1ad3      	subs	r3, r2, r3
 800475c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004760:	4293      	cmp	r3, r2
 8004762:	d901      	bls.n	8004768 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004764:	2303      	movs	r3, #3
 8004766:	e0ab      	b.n	80048c0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004768:	4b57      	ldr	r3, [pc, #348]	; (80048c8 <HAL_RCC_OscConfig+0x4f4>)
 800476a:	6a1b      	ldr	r3, [r3, #32]
 800476c:	f003 0302 	and.w	r3, r3, #2
 8004770:	2b00      	cmp	r3, #0
 8004772:	d0ee      	beq.n	8004752 <HAL_RCC_OscConfig+0x37e>
 8004774:	e014      	b.n	80047a0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004776:	f7fd f93d 	bl	80019f4 <HAL_GetTick>
 800477a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800477c:	e00a      	b.n	8004794 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800477e:	f7fd f939 	bl	80019f4 <HAL_GetTick>
 8004782:	4602      	mov	r2, r0
 8004784:	693b      	ldr	r3, [r7, #16]
 8004786:	1ad3      	subs	r3, r2, r3
 8004788:	f241 3288 	movw	r2, #5000	; 0x1388
 800478c:	4293      	cmp	r3, r2
 800478e:	d901      	bls.n	8004794 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004790:	2303      	movs	r3, #3
 8004792:	e095      	b.n	80048c0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004794:	4b4c      	ldr	r3, [pc, #304]	; (80048c8 <HAL_RCC_OscConfig+0x4f4>)
 8004796:	6a1b      	ldr	r3, [r3, #32]
 8004798:	f003 0302 	and.w	r3, r3, #2
 800479c:	2b00      	cmp	r3, #0
 800479e:	d1ee      	bne.n	800477e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80047a0:	7dfb      	ldrb	r3, [r7, #23]
 80047a2:	2b01      	cmp	r3, #1
 80047a4:	d105      	bne.n	80047b2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80047a6:	4b48      	ldr	r3, [pc, #288]	; (80048c8 <HAL_RCC_OscConfig+0x4f4>)
 80047a8:	69db      	ldr	r3, [r3, #28]
 80047aa:	4a47      	ldr	r2, [pc, #284]	; (80048c8 <HAL_RCC_OscConfig+0x4f4>)
 80047ac:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80047b0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	69db      	ldr	r3, [r3, #28]
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	f000 8081 	beq.w	80048be <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80047bc:	4b42      	ldr	r3, [pc, #264]	; (80048c8 <HAL_RCC_OscConfig+0x4f4>)
 80047be:	685b      	ldr	r3, [r3, #4]
 80047c0:	f003 030c 	and.w	r3, r3, #12
 80047c4:	2b08      	cmp	r3, #8
 80047c6:	d061      	beq.n	800488c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	69db      	ldr	r3, [r3, #28]
 80047cc:	2b02      	cmp	r3, #2
 80047ce:	d146      	bne.n	800485e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80047d0:	4b3f      	ldr	r3, [pc, #252]	; (80048d0 <HAL_RCC_OscConfig+0x4fc>)
 80047d2:	2200      	movs	r2, #0
 80047d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047d6:	f7fd f90d 	bl	80019f4 <HAL_GetTick>
 80047da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80047dc:	e008      	b.n	80047f0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80047de:	f7fd f909 	bl	80019f4 <HAL_GetTick>
 80047e2:	4602      	mov	r2, r0
 80047e4:	693b      	ldr	r3, [r7, #16]
 80047e6:	1ad3      	subs	r3, r2, r3
 80047e8:	2b02      	cmp	r3, #2
 80047ea:	d901      	bls.n	80047f0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80047ec:	2303      	movs	r3, #3
 80047ee:	e067      	b.n	80048c0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80047f0:	4b35      	ldr	r3, [pc, #212]	; (80048c8 <HAL_RCC_OscConfig+0x4f4>)
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d1f0      	bne.n	80047de <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	6a1b      	ldr	r3, [r3, #32]
 8004800:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004804:	d108      	bne.n	8004818 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004806:	4b30      	ldr	r3, [pc, #192]	; (80048c8 <HAL_RCC_OscConfig+0x4f4>)
 8004808:	685b      	ldr	r3, [r3, #4]
 800480a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	689b      	ldr	r3, [r3, #8]
 8004812:	492d      	ldr	r1, [pc, #180]	; (80048c8 <HAL_RCC_OscConfig+0x4f4>)
 8004814:	4313      	orrs	r3, r2
 8004816:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004818:	4b2b      	ldr	r3, [pc, #172]	; (80048c8 <HAL_RCC_OscConfig+0x4f4>)
 800481a:	685b      	ldr	r3, [r3, #4]
 800481c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	6a19      	ldr	r1, [r3, #32]
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004828:	430b      	orrs	r3, r1
 800482a:	4927      	ldr	r1, [pc, #156]	; (80048c8 <HAL_RCC_OscConfig+0x4f4>)
 800482c:	4313      	orrs	r3, r2
 800482e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004830:	4b27      	ldr	r3, [pc, #156]	; (80048d0 <HAL_RCC_OscConfig+0x4fc>)
 8004832:	2201      	movs	r2, #1
 8004834:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004836:	f7fd f8dd 	bl	80019f4 <HAL_GetTick>
 800483a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800483c:	e008      	b.n	8004850 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800483e:	f7fd f8d9 	bl	80019f4 <HAL_GetTick>
 8004842:	4602      	mov	r2, r0
 8004844:	693b      	ldr	r3, [r7, #16]
 8004846:	1ad3      	subs	r3, r2, r3
 8004848:	2b02      	cmp	r3, #2
 800484a:	d901      	bls.n	8004850 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800484c:	2303      	movs	r3, #3
 800484e:	e037      	b.n	80048c0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004850:	4b1d      	ldr	r3, [pc, #116]	; (80048c8 <HAL_RCC_OscConfig+0x4f4>)
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004858:	2b00      	cmp	r3, #0
 800485a:	d0f0      	beq.n	800483e <HAL_RCC_OscConfig+0x46a>
 800485c:	e02f      	b.n	80048be <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800485e:	4b1c      	ldr	r3, [pc, #112]	; (80048d0 <HAL_RCC_OscConfig+0x4fc>)
 8004860:	2200      	movs	r2, #0
 8004862:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004864:	f7fd f8c6 	bl	80019f4 <HAL_GetTick>
 8004868:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800486a:	e008      	b.n	800487e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800486c:	f7fd f8c2 	bl	80019f4 <HAL_GetTick>
 8004870:	4602      	mov	r2, r0
 8004872:	693b      	ldr	r3, [r7, #16]
 8004874:	1ad3      	subs	r3, r2, r3
 8004876:	2b02      	cmp	r3, #2
 8004878:	d901      	bls.n	800487e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800487a:	2303      	movs	r3, #3
 800487c:	e020      	b.n	80048c0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800487e:	4b12      	ldr	r3, [pc, #72]	; (80048c8 <HAL_RCC_OscConfig+0x4f4>)
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004886:	2b00      	cmp	r3, #0
 8004888:	d1f0      	bne.n	800486c <HAL_RCC_OscConfig+0x498>
 800488a:	e018      	b.n	80048be <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	69db      	ldr	r3, [r3, #28]
 8004890:	2b01      	cmp	r3, #1
 8004892:	d101      	bne.n	8004898 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8004894:	2301      	movs	r3, #1
 8004896:	e013      	b.n	80048c0 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004898:	4b0b      	ldr	r3, [pc, #44]	; (80048c8 <HAL_RCC_OscConfig+0x4f4>)
 800489a:	685b      	ldr	r3, [r3, #4]
 800489c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	6a1b      	ldr	r3, [r3, #32]
 80048a8:	429a      	cmp	r2, r3
 80048aa:	d106      	bne.n	80048ba <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80048b6:	429a      	cmp	r2, r3
 80048b8:	d001      	beq.n	80048be <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80048ba:	2301      	movs	r3, #1
 80048bc:	e000      	b.n	80048c0 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80048be:	2300      	movs	r3, #0
}
 80048c0:	4618      	mov	r0, r3
 80048c2:	3718      	adds	r7, #24
 80048c4:	46bd      	mov	sp, r7
 80048c6:	bd80      	pop	{r7, pc}
 80048c8:	40021000 	.word	0x40021000
 80048cc:	40007000 	.word	0x40007000
 80048d0:	42420060 	.word	0x42420060

080048d4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80048d4:	b580      	push	{r7, lr}
 80048d6:	b084      	sub	sp, #16
 80048d8:	af00      	add	r7, sp, #0
 80048da:	6078      	str	r0, [r7, #4]
 80048dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d101      	bne.n	80048e8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80048e4:	2301      	movs	r3, #1
 80048e6:	e0d0      	b.n	8004a8a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80048e8:	4b6a      	ldr	r3, [pc, #424]	; (8004a94 <HAL_RCC_ClockConfig+0x1c0>)
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	f003 0307 	and.w	r3, r3, #7
 80048f0:	683a      	ldr	r2, [r7, #0]
 80048f2:	429a      	cmp	r2, r3
 80048f4:	d910      	bls.n	8004918 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80048f6:	4b67      	ldr	r3, [pc, #412]	; (8004a94 <HAL_RCC_ClockConfig+0x1c0>)
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	f023 0207 	bic.w	r2, r3, #7
 80048fe:	4965      	ldr	r1, [pc, #404]	; (8004a94 <HAL_RCC_ClockConfig+0x1c0>)
 8004900:	683b      	ldr	r3, [r7, #0]
 8004902:	4313      	orrs	r3, r2
 8004904:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004906:	4b63      	ldr	r3, [pc, #396]	; (8004a94 <HAL_RCC_ClockConfig+0x1c0>)
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	f003 0307 	and.w	r3, r3, #7
 800490e:	683a      	ldr	r2, [r7, #0]
 8004910:	429a      	cmp	r2, r3
 8004912:	d001      	beq.n	8004918 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004914:	2301      	movs	r3, #1
 8004916:	e0b8      	b.n	8004a8a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	f003 0302 	and.w	r3, r3, #2
 8004920:	2b00      	cmp	r3, #0
 8004922:	d020      	beq.n	8004966 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	f003 0304 	and.w	r3, r3, #4
 800492c:	2b00      	cmp	r3, #0
 800492e:	d005      	beq.n	800493c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004930:	4b59      	ldr	r3, [pc, #356]	; (8004a98 <HAL_RCC_ClockConfig+0x1c4>)
 8004932:	685b      	ldr	r3, [r3, #4]
 8004934:	4a58      	ldr	r2, [pc, #352]	; (8004a98 <HAL_RCC_ClockConfig+0x1c4>)
 8004936:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800493a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	f003 0308 	and.w	r3, r3, #8
 8004944:	2b00      	cmp	r3, #0
 8004946:	d005      	beq.n	8004954 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004948:	4b53      	ldr	r3, [pc, #332]	; (8004a98 <HAL_RCC_ClockConfig+0x1c4>)
 800494a:	685b      	ldr	r3, [r3, #4]
 800494c:	4a52      	ldr	r2, [pc, #328]	; (8004a98 <HAL_RCC_ClockConfig+0x1c4>)
 800494e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8004952:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004954:	4b50      	ldr	r3, [pc, #320]	; (8004a98 <HAL_RCC_ClockConfig+0x1c4>)
 8004956:	685b      	ldr	r3, [r3, #4]
 8004958:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	689b      	ldr	r3, [r3, #8]
 8004960:	494d      	ldr	r1, [pc, #308]	; (8004a98 <HAL_RCC_ClockConfig+0x1c4>)
 8004962:	4313      	orrs	r3, r2
 8004964:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	f003 0301 	and.w	r3, r3, #1
 800496e:	2b00      	cmp	r3, #0
 8004970:	d040      	beq.n	80049f4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	685b      	ldr	r3, [r3, #4]
 8004976:	2b01      	cmp	r3, #1
 8004978:	d107      	bne.n	800498a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800497a:	4b47      	ldr	r3, [pc, #284]	; (8004a98 <HAL_RCC_ClockConfig+0x1c4>)
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004982:	2b00      	cmp	r3, #0
 8004984:	d115      	bne.n	80049b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004986:	2301      	movs	r3, #1
 8004988:	e07f      	b.n	8004a8a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	685b      	ldr	r3, [r3, #4]
 800498e:	2b02      	cmp	r3, #2
 8004990:	d107      	bne.n	80049a2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004992:	4b41      	ldr	r3, [pc, #260]	; (8004a98 <HAL_RCC_ClockConfig+0x1c4>)
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800499a:	2b00      	cmp	r3, #0
 800499c:	d109      	bne.n	80049b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800499e:	2301      	movs	r3, #1
 80049a0:	e073      	b.n	8004a8a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80049a2:	4b3d      	ldr	r3, [pc, #244]	; (8004a98 <HAL_RCC_ClockConfig+0x1c4>)
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	f003 0302 	and.w	r3, r3, #2
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d101      	bne.n	80049b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80049ae:	2301      	movs	r3, #1
 80049b0:	e06b      	b.n	8004a8a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80049b2:	4b39      	ldr	r3, [pc, #228]	; (8004a98 <HAL_RCC_ClockConfig+0x1c4>)
 80049b4:	685b      	ldr	r3, [r3, #4]
 80049b6:	f023 0203 	bic.w	r2, r3, #3
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	685b      	ldr	r3, [r3, #4]
 80049be:	4936      	ldr	r1, [pc, #216]	; (8004a98 <HAL_RCC_ClockConfig+0x1c4>)
 80049c0:	4313      	orrs	r3, r2
 80049c2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80049c4:	f7fd f816 	bl	80019f4 <HAL_GetTick>
 80049c8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80049ca:	e00a      	b.n	80049e2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80049cc:	f7fd f812 	bl	80019f4 <HAL_GetTick>
 80049d0:	4602      	mov	r2, r0
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	1ad3      	subs	r3, r2, r3
 80049d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80049da:	4293      	cmp	r3, r2
 80049dc:	d901      	bls.n	80049e2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80049de:	2303      	movs	r3, #3
 80049e0:	e053      	b.n	8004a8a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80049e2:	4b2d      	ldr	r3, [pc, #180]	; (8004a98 <HAL_RCC_ClockConfig+0x1c4>)
 80049e4:	685b      	ldr	r3, [r3, #4]
 80049e6:	f003 020c 	and.w	r2, r3, #12
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	685b      	ldr	r3, [r3, #4]
 80049ee:	009b      	lsls	r3, r3, #2
 80049f0:	429a      	cmp	r2, r3
 80049f2:	d1eb      	bne.n	80049cc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80049f4:	4b27      	ldr	r3, [pc, #156]	; (8004a94 <HAL_RCC_ClockConfig+0x1c0>)
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	f003 0307 	and.w	r3, r3, #7
 80049fc:	683a      	ldr	r2, [r7, #0]
 80049fe:	429a      	cmp	r2, r3
 8004a00:	d210      	bcs.n	8004a24 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a02:	4b24      	ldr	r3, [pc, #144]	; (8004a94 <HAL_RCC_ClockConfig+0x1c0>)
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	f023 0207 	bic.w	r2, r3, #7
 8004a0a:	4922      	ldr	r1, [pc, #136]	; (8004a94 <HAL_RCC_ClockConfig+0x1c0>)
 8004a0c:	683b      	ldr	r3, [r7, #0]
 8004a0e:	4313      	orrs	r3, r2
 8004a10:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a12:	4b20      	ldr	r3, [pc, #128]	; (8004a94 <HAL_RCC_ClockConfig+0x1c0>)
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	f003 0307 	and.w	r3, r3, #7
 8004a1a:	683a      	ldr	r2, [r7, #0]
 8004a1c:	429a      	cmp	r2, r3
 8004a1e:	d001      	beq.n	8004a24 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004a20:	2301      	movs	r3, #1
 8004a22:	e032      	b.n	8004a8a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	f003 0304 	and.w	r3, r3, #4
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d008      	beq.n	8004a42 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004a30:	4b19      	ldr	r3, [pc, #100]	; (8004a98 <HAL_RCC_ClockConfig+0x1c4>)
 8004a32:	685b      	ldr	r3, [r3, #4]
 8004a34:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	68db      	ldr	r3, [r3, #12]
 8004a3c:	4916      	ldr	r1, [pc, #88]	; (8004a98 <HAL_RCC_ClockConfig+0x1c4>)
 8004a3e:	4313      	orrs	r3, r2
 8004a40:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	f003 0308 	and.w	r3, r3, #8
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d009      	beq.n	8004a62 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004a4e:	4b12      	ldr	r3, [pc, #72]	; (8004a98 <HAL_RCC_ClockConfig+0x1c4>)
 8004a50:	685b      	ldr	r3, [r3, #4]
 8004a52:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	691b      	ldr	r3, [r3, #16]
 8004a5a:	00db      	lsls	r3, r3, #3
 8004a5c:	490e      	ldr	r1, [pc, #56]	; (8004a98 <HAL_RCC_ClockConfig+0x1c4>)
 8004a5e:	4313      	orrs	r3, r2
 8004a60:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004a62:	f000 f821 	bl	8004aa8 <HAL_RCC_GetSysClockFreq>
 8004a66:	4602      	mov	r2, r0
 8004a68:	4b0b      	ldr	r3, [pc, #44]	; (8004a98 <HAL_RCC_ClockConfig+0x1c4>)
 8004a6a:	685b      	ldr	r3, [r3, #4]
 8004a6c:	091b      	lsrs	r3, r3, #4
 8004a6e:	f003 030f 	and.w	r3, r3, #15
 8004a72:	490a      	ldr	r1, [pc, #40]	; (8004a9c <HAL_RCC_ClockConfig+0x1c8>)
 8004a74:	5ccb      	ldrb	r3, [r1, r3]
 8004a76:	fa22 f303 	lsr.w	r3, r2, r3
 8004a7a:	4a09      	ldr	r2, [pc, #36]	; (8004aa0 <HAL_RCC_ClockConfig+0x1cc>)
 8004a7c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004a7e:	4b09      	ldr	r3, [pc, #36]	; (8004aa4 <HAL_RCC_ClockConfig+0x1d0>)
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	4618      	mov	r0, r3
 8004a84:	f7fc ff74 	bl	8001970 <HAL_InitTick>

  return HAL_OK;
 8004a88:	2300      	movs	r3, #0
}
 8004a8a:	4618      	mov	r0, r3
 8004a8c:	3710      	adds	r7, #16
 8004a8e:	46bd      	mov	sp, r7
 8004a90:	bd80      	pop	{r7, pc}
 8004a92:	bf00      	nop
 8004a94:	40022000 	.word	0x40022000
 8004a98:	40021000 	.word	0x40021000
 8004a9c:	0800a18c 	.word	0x0800a18c
 8004aa0:	20000000 	.word	0x20000000
 8004aa4:	20000004 	.word	0x20000004

08004aa8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004aa8:	b480      	push	{r7}
 8004aaa:	b087      	sub	sp, #28
 8004aac:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004aae:	2300      	movs	r3, #0
 8004ab0:	60fb      	str	r3, [r7, #12]
 8004ab2:	2300      	movs	r3, #0
 8004ab4:	60bb      	str	r3, [r7, #8]
 8004ab6:	2300      	movs	r3, #0
 8004ab8:	617b      	str	r3, [r7, #20]
 8004aba:	2300      	movs	r3, #0
 8004abc:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8004abe:	2300      	movs	r3, #0
 8004ac0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004ac2:	4b1e      	ldr	r3, [pc, #120]	; (8004b3c <HAL_RCC_GetSysClockFreq+0x94>)
 8004ac4:	685b      	ldr	r3, [r3, #4]
 8004ac6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	f003 030c 	and.w	r3, r3, #12
 8004ace:	2b04      	cmp	r3, #4
 8004ad0:	d002      	beq.n	8004ad8 <HAL_RCC_GetSysClockFreq+0x30>
 8004ad2:	2b08      	cmp	r3, #8
 8004ad4:	d003      	beq.n	8004ade <HAL_RCC_GetSysClockFreq+0x36>
 8004ad6:	e027      	b.n	8004b28 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004ad8:	4b19      	ldr	r3, [pc, #100]	; (8004b40 <HAL_RCC_GetSysClockFreq+0x98>)
 8004ada:	613b      	str	r3, [r7, #16]
      break;
 8004adc:	e027      	b.n	8004b2e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	0c9b      	lsrs	r3, r3, #18
 8004ae2:	f003 030f 	and.w	r3, r3, #15
 8004ae6:	4a17      	ldr	r2, [pc, #92]	; (8004b44 <HAL_RCC_GetSysClockFreq+0x9c>)
 8004ae8:	5cd3      	ldrb	r3, [r2, r3]
 8004aea:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d010      	beq.n	8004b18 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004af6:	4b11      	ldr	r3, [pc, #68]	; (8004b3c <HAL_RCC_GetSysClockFreq+0x94>)
 8004af8:	685b      	ldr	r3, [r3, #4]
 8004afa:	0c5b      	lsrs	r3, r3, #17
 8004afc:	f003 0301 	and.w	r3, r3, #1
 8004b00:	4a11      	ldr	r2, [pc, #68]	; (8004b48 <HAL_RCC_GetSysClockFreq+0xa0>)
 8004b02:	5cd3      	ldrb	r3, [r2, r3]
 8004b04:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	4a0d      	ldr	r2, [pc, #52]	; (8004b40 <HAL_RCC_GetSysClockFreq+0x98>)
 8004b0a:	fb02 f203 	mul.w	r2, r2, r3
 8004b0e:	68bb      	ldr	r3, [r7, #8]
 8004b10:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b14:	617b      	str	r3, [r7, #20]
 8004b16:	e004      	b.n	8004b22 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	4a0c      	ldr	r2, [pc, #48]	; (8004b4c <HAL_RCC_GetSysClockFreq+0xa4>)
 8004b1c:	fb02 f303 	mul.w	r3, r2, r3
 8004b20:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8004b22:	697b      	ldr	r3, [r7, #20]
 8004b24:	613b      	str	r3, [r7, #16]
      break;
 8004b26:	e002      	b.n	8004b2e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004b28:	4b05      	ldr	r3, [pc, #20]	; (8004b40 <HAL_RCC_GetSysClockFreq+0x98>)
 8004b2a:	613b      	str	r3, [r7, #16]
      break;
 8004b2c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004b2e:	693b      	ldr	r3, [r7, #16]
}
 8004b30:	4618      	mov	r0, r3
 8004b32:	371c      	adds	r7, #28
 8004b34:	46bd      	mov	sp, r7
 8004b36:	bc80      	pop	{r7}
 8004b38:	4770      	bx	lr
 8004b3a:	bf00      	nop
 8004b3c:	40021000 	.word	0x40021000
 8004b40:	007a1200 	.word	0x007a1200
 8004b44:	0800a1a4 	.word	0x0800a1a4
 8004b48:	0800a1b4 	.word	0x0800a1b4
 8004b4c:	003d0900 	.word	0x003d0900

08004b50 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004b50:	b480      	push	{r7}
 8004b52:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004b54:	4b02      	ldr	r3, [pc, #8]	; (8004b60 <HAL_RCC_GetHCLKFreq+0x10>)
 8004b56:	681b      	ldr	r3, [r3, #0]
}
 8004b58:	4618      	mov	r0, r3
 8004b5a:	46bd      	mov	sp, r7
 8004b5c:	bc80      	pop	{r7}
 8004b5e:	4770      	bx	lr
 8004b60:	20000000 	.word	0x20000000

08004b64 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004b64:	b580      	push	{r7, lr}
 8004b66:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004b68:	f7ff fff2 	bl	8004b50 <HAL_RCC_GetHCLKFreq>
 8004b6c:	4602      	mov	r2, r0
 8004b6e:	4b05      	ldr	r3, [pc, #20]	; (8004b84 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004b70:	685b      	ldr	r3, [r3, #4]
 8004b72:	0a1b      	lsrs	r3, r3, #8
 8004b74:	f003 0307 	and.w	r3, r3, #7
 8004b78:	4903      	ldr	r1, [pc, #12]	; (8004b88 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004b7a:	5ccb      	ldrb	r3, [r1, r3]
 8004b7c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004b80:	4618      	mov	r0, r3
 8004b82:	bd80      	pop	{r7, pc}
 8004b84:	40021000 	.word	0x40021000
 8004b88:	0800a19c 	.word	0x0800a19c

08004b8c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004b8c:	b480      	push	{r7}
 8004b8e:	b085      	sub	sp, #20
 8004b90:	af00      	add	r7, sp, #0
 8004b92:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004b94:	4b0a      	ldr	r3, [pc, #40]	; (8004bc0 <RCC_Delay+0x34>)
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	4a0a      	ldr	r2, [pc, #40]	; (8004bc4 <RCC_Delay+0x38>)
 8004b9a:	fba2 2303 	umull	r2, r3, r2, r3
 8004b9e:	0a5b      	lsrs	r3, r3, #9
 8004ba0:	687a      	ldr	r2, [r7, #4]
 8004ba2:	fb02 f303 	mul.w	r3, r2, r3
 8004ba6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004ba8:	bf00      	nop
  }
  while (Delay --);
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	1e5a      	subs	r2, r3, #1
 8004bae:	60fa      	str	r2, [r7, #12]
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d1f9      	bne.n	8004ba8 <RCC_Delay+0x1c>
}
 8004bb4:	bf00      	nop
 8004bb6:	bf00      	nop
 8004bb8:	3714      	adds	r7, #20
 8004bba:	46bd      	mov	sp, r7
 8004bbc:	bc80      	pop	{r7}
 8004bbe:	4770      	bx	lr
 8004bc0:	20000000 	.word	0x20000000
 8004bc4:	10624dd3 	.word	0x10624dd3

08004bc8 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004bc8:	b580      	push	{r7, lr}
 8004bca:	b086      	sub	sp, #24
 8004bcc:	af00      	add	r7, sp, #0
 8004bce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8004bd0:	2300      	movs	r3, #0
 8004bd2:	613b      	str	r3, [r7, #16]
 8004bd4:	2300      	movs	r3, #0
 8004bd6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	f003 0301 	and.w	r3, r3, #1
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d07d      	beq.n	8004ce0 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8004be4:	2300      	movs	r3, #0
 8004be6:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004be8:	4b4f      	ldr	r3, [pc, #316]	; (8004d28 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004bea:	69db      	ldr	r3, [r3, #28]
 8004bec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d10d      	bne.n	8004c10 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004bf4:	4b4c      	ldr	r3, [pc, #304]	; (8004d28 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004bf6:	69db      	ldr	r3, [r3, #28]
 8004bf8:	4a4b      	ldr	r2, [pc, #300]	; (8004d28 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004bfa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004bfe:	61d3      	str	r3, [r2, #28]
 8004c00:	4b49      	ldr	r3, [pc, #292]	; (8004d28 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004c02:	69db      	ldr	r3, [r3, #28]
 8004c04:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c08:	60bb      	str	r3, [r7, #8]
 8004c0a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004c0c:	2301      	movs	r3, #1
 8004c0e:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c10:	4b46      	ldr	r3, [pc, #280]	; (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d118      	bne.n	8004c4e <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004c1c:	4b43      	ldr	r3, [pc, #268]	; (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	4a42      	ldr	r2, [pc, #264]	; (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004c22:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004c26:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004c28:	f7fc fee4 	bl	80019f4 <HAL_GetTick>
 8004c2c:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c2e:	e008      	b.n	8004c42 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004c30:	f7fc fee0 	bl	80019f4 <HAL_GetTick>
 8004c34:	4602      	mov	r2, r0
 8004c36:	693b      	ldr	r3, [r7, #16]
 8004c38:	1ad3      	subs	r3, r2, r3
 8004c3a:	2b64      	cmp	r3, #100	; 0x64
 8004c3c:	d901      	bls.n	8004c42 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8004c3e:	2303      	movs	r3, #3
 8004c40:	e06d      	b.n	8004d1e <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c42:	4b3a      	ldr	r3, [pc, #232]	; (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d0f0      	beq.n	8004c30 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004c4e:	4b36      	ldr	r3, [pc, #216]	; (8004d28 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004c50:	6a1b      	ldr	r3, [r3, #32]
 8004c52:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004c56:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d02e      	beq.n	8004cbc <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	685b      	ldr	r3, [r3, #4]
 8004c62:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004c66:	68fa      	ldr	r2, [r7, #12]
 8004c68:	429a      	cmp	r2, r3
 8004c6a:	d027      	beq.n	8004cbc <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004c6c:	4b2e      	ldr	r3, [pc, #184]	; (8004d28 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004c6e:	6a1b      	ldr	r3, [r3, #32]
 8004c70:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004c74:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004c76:	4b2e      	ldr	r3, [pc, #184]	; (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004c78:	2201      	movs	r2, #1
 8004c7a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004c7c:	4b2c      	ldr	r3, [pc, #176]	; (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004c7e:	2200      	movs	r2, #0
 8004c80:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004c82:	4a29      	ldr	r2, [pc, #164]	; (8004d28 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	f003 0301 	and.w	r3, r3, #1
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d014      	beq.n	8004cbc <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c92:	f7fc feaf 	bl	80019f4 <HAL_GetTick>
 8004c96:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004c98:	e00a      	b.n	8004cb0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004c9a:	f7fc feab 	bl	80019f4 <HAL_GetTick>
 8004c9e:	4602      	mov	r2, r0
 8004ca0:	693b      	ldr	r3, [r7, #16]
 8004ca2:	1ad3      	subs	r3, r2, r3
 8004ca4:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ca8:	4293      	cmp	r3, r2
 8004caa:	d901      	bls.n	8004cb0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8004cac:	2303      	movs	r3, #3
 8004cae:	e036      	b.n	8004d1e <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004cb0:	4b1d      	ldr	r3, [pc, #116]	; (8004d28 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004cb2:	6a1b      	ldr	r3, [r3, #32]
 8004cb4:	f003 0302 	and.w	r3, r3, #2
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d0ee      	beq.n	8004c9a <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004cbc:	4b1a      	ldr	r3, [pc, #104]	; (8004d28 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004cbe:	6a1b      	ldr	r3, [r3, #32]
 8004cc0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	685b      	ldr	r3, [r3, #4]
 8004cc8:	4917      	ldr	r1, [pc, #92]	; (8004d28 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004cca:	4313      	orrs	r3, r2
 8004ccc:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004cce:	7dfb      	ldrb	r3, [r7, #23]
 8004cd0:	2b01      	cmp	r3, #1
 8004cd2:	d105      	bne.n	8004ce0 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004cd4:	4b14      	ldr	r3, [pc, #80]	; (8004d28 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004cd6:	69db      	ldr	r3, [r3, #28]
 8004cd8:	4a13      	ldr	r2, [pc, #76]	; (8004d28 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004cda:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004cde:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	f003 0302 	and.w	r3, r3, #2
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d008      	beq.n	8004cfe <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004cec:	4b0e      	ldr	r3, [pc, #56]	; (8004d28 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004cee:	685b      	ldr	r3, [r3, #4]
 8004cf0:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	689b      	ldr	r3, [r3, #8]
 8004cf8:	490b      	ldr	r1, [pc, #44]	; (8004d28 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004cfa:	4313      	orrs	r3, r2
 8004cfc:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	f003 0310 	and.w	r3, r3, #16
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d008      	beq.n	8004d1c <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004d0a:	4b07      	ldr	r3, [pc, #28]	; (8004d28 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004d0c:	685b      	ldr	r3, [r3, #4]
 8004d0e:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	68db      	ldr	r3, [r3, #12]
 8004d16:	4904      	ldr	r1, [pc, #16]	; (8004d28 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004d18:	4313      	orrs	r3, r2
 8004d1a:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004d1c:	2300      	movs	r3, #0
}
 8004d1e:	4618      	mov	r0, r3
 8004d20:	3718      	adds	r7, #24
 8004d22:	46bd      	mov	sp, r7
 8004d24:	bd80      	pop	{r7, pc}
 8004d26:	bf00      	nop
 8004d28:	40021000 	.word	0x40021000
 8004d2c:	40007000 	.word	0x40007000
 8004d30:	42420440 	.word	0x42420440

08004d34 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004d34:	b580      	push	{r7, lr}
 8004d36:	b082      	sub	sp, #8
 8004d38:	af00      	add	r7, sp, #0
 8004d3a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d101      	bne.n	8004d46 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004d42:	2301      	movs	r3, #1
 8004d44:	e041      	b.n	8004dca <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d4c:	b2db      	uxtb	r3, r3
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d106      	bne.n	8004d60 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	2200      	movs	r2, #0
 8004d56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004d5a:	6878      	ldr	r0, [r7, #4]
 8004d5c:	f7fc fca2 	bl	80016a4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	2202      	movs	r2, #2
 8004d64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681a      	ldr	r2, [r3, #0]
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	3304      	adds	r3, #4
 8004d70:	4619      	mov	r1, r3
 8004d72:	4610      	mov	r0, r2
 8004d74:	f000 f992 	bl	800509c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	2201      	movs	r2, #1
 8004d7c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	2201      	movs	r2, #1
 8004d84:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	2201      	movs	r2, #1
 8004d8c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	2201      	movs	r2, #1
 8004d94:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	2201      	movs	r2, #1
 8004d9c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	2201      	movs	r2, #1
 8004da4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	2201      	movs	r2, #1
 8004dac:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	2201      	movs	r2, #1
 8004db4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	2201      	movs	r2, #1
 8004dbc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	2201      	movs	r2, #1
 8004dc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004dc8:	2300      	movs	r3, #0
}
 8004dca:	4618      	mov	r0, r3
 8004dcc:	3708      	adds	r7, #8
 8004dce:	46bd      	mov	sp, r7
 8004dd0:	bd80      	pop	{r7, pc}
	...

08004dd4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004dd4:	b580      	push	{r7, lr}
 8004dd6:	b084      	sub	sp, #16
 8004dd8:	af00      	add	r7, sp, #0
 8004dda:	6078      	str	r0, [r7, #4]
 8004ddc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004dde:	683b      	ldr	r3, [r7, #0]
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d109      	bne.n	8004df8 <HAL_TIM_PWM_Start+0x24>
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004dea:	b2db      	uxtb	r3, r3
 8004dec:	2b01      	cmp	r3, #1
 8004dee:	bf14      	ite	ne
 8004df0:	2301      	movne	r3, #1
 8004df2:	2300      	moveq	r3, #0
 8004df4:	b2db      	uxtb	r3, r3
 8004df6:	e022      	b.n	8004e3e <HAL_TIM_PWM_Start+0x6a>
 8004df8:	683b      	ldr	r3, [r7, #0]
 8004dfa:	2b04      	cmp	r3, #4
 8004dfc:	d109      	bne.n	8004e12 <HAL_TIM_PWM_Start+0x3e>
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004e04:	b2db      	uxtb	r3, r3
 8004e06:	2b01      	cmp	r3, #1
 8004e08:	bf14      	ite	ne
 8004e0a:	2301      	movne	r3, #1
 8004e0c:	2300      	moveq	r3, #0
 8004e0e:	b2db      	uxtb	r3, r3
 8004e10:	e015      	b.n	8004e3e <HAL_TIM_PWM_Start+0x6a>
 8004e12:	683b      	ldr	r3, [r7, #0]
 8004e14:	2b08      	cmp	r3, #8
 8004e16:	d109      	bne.n	8004e2c <HAL_TIM_PWM_Start+0x58>
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004e1e:	b2db      	uxtb	r3, r3
 8004e20:	2b01      	cmp	r3, #1
 8004e22:	bf14      	ite	ne
 8004e24:	2301      	movne	r3, #1
 8004e26:	2300      	moveq	r3, #0
 8004e28:	b2db      	uxtb	r3, r3
 8004e2a:	e008      	b.n	8004e3e <HAL_TIM_PWM_Start+0x6a>
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004e32:	b2db      	uxtb	r3, r3
 8004e34:	2b01      	cmp	r3, #1
 8004e36:	bf14      	ite	ne
 8004e38:	2301      	movne	r3, #1
 8004e3a:	2300      	moveq	r3, #0
 8004e3c:	b2db      	uxtb	r3, r3
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d001      	beq.n	8004e46 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004e42:	2301      	movs	r3, #1
 8004e44:	e05e      	b.n	8004f04 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004e46:	683b      	ldr	r3, [r7, #0]
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d104      	bne.n	8004e56 <HAL_TIM_PWM_Start+0x82>
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	2202      	movs	r2, #2
 8004e50:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004e54:	e013      	b.n	8004e7e <HAL_TIM_PWM_Start+0xaa>
 8004e56:	683b      	ldr	r3, [r7, #0]
 8004e58:	2b04      	cmp	r3, #4
 8004e5a:	d104      	bne.n	8004e66 <HAL_TIM_PWM_Start+0x92>
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	2202      	movs	r2, #2
 8004e60:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004e64:	e00b      	b.n	8004e7e <HAL_TIM_PWM_Start+0xaa>
 8004e66:	683b      	ldr	r3, [r7, #0]
 8004e68:	2b08      	cmp	r3, #8
 8004e6a:	d104      	bne.n	8004e76 <HAL_TIM_PWM_Start+0xa2>
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	2202      	movs	r2, #2
 8004e70:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004e74:	e003      	b.n	8004e7e <HAL_TIM_PWM_Start+0xaa>
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	2202      	movs	r2, #2
 8004e7a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	2201      	movs	r2, #1
 8004e84:	6839      	ldr	r1, [r7, #0]
 8004e86:	4618      	mov	r0, r3
 8004e88:	f000 fafe 	bl	8005488 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	4a1e      	ldr	r2, [pc, #120]	; (8004f0c <HAL_TIM_PWM_Start+0x138>)
 8004e92:	4293      	cmp	r3, r2
 8004e94:	d107      	bne.n	8004ea6 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004ea4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	4a18      	ldr	r2, [pc, #96]	; (8004f0c <HAL_TIM_PWM_Start+0x138>)
 8004eac:	4293      	cmp	r3, r2
 8004eae:	d00e      	beq.n	8004ece <HAL_TIM_PWM_Start+0xfa>
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004eb8:	d009      	beq.n	8004ece <HAL_TIM_PWM_Start+0xfa>
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	4a14      	ldr	r2, [pc, #80]	; (8004f10 <HAL_TIM_PWM_Start+0x13c>)
 8004ec0:	4293      	cmp	r3, r2
 8004ec2:	d004      	beq.n	8004ece <HAL_TIM_PWM_Start+0xfa>
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	4a12      	ldr	r2, [pc, #72]	; (8004f14 <HAL_TIM_PWM_Start+0x140>)
 8004eca:	4293      	cmp	r3, r2
 8004ecc:	d111      	bne.n	8004ef2 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	689b      	ldr	r3, [r3, #8]
 8004ed4:	f003 0307 	and.w	r3, r3, #7
 8004ed8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	2b06      	cmp	r3, #6
 8004ede:	d010      	beq.n	8004f02 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	681a      	ldr	r2, [r3, #0]
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	f042 0201 	orr.w	r2, r2, #1
 8004eee:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ef0:	e007      	b.n	8004f02 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	681a      	ldr	r2, [r3, #0]
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	f042 0201 	orr.w	r2, r2, #1
 8004f00:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004f02:	2300      	movs	r3, #0
}
 8004f04:	4618      	mov	r0, r3
 8004f06:	3710      	adds	r7, #16
 8004f08:	46bd      	mov	sp, r7
 8004f0a:	bd80      	pop	{r7, pc}
 8004f0c:	40012c00 	.word	0x40012c00
 8004f10:	40000400 	.word	0x40000400
 8004f14:	40000800 	.word	0x40000800

08004f18 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004f18:	b580      	push	{r7, lr}
 8004f1a:	b086      	sub	sp, #24
 8004f1c:	af00      	add	r7, sp, #0
 8004f1e:	60f8      	str	r0, [r7, #12]
 8004f20:	60b9      	str	r1, [r7, #8]
 8004f22:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004f24:	2300      	movs	r3, #0
 8004f26:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004f2e:	2b01      	cmp	r3, #1
 8004f30:	d101      	bne.n	8004f36 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004f32:	2302      	movs	r3, #2
 8004f34:	e0ae      	b.n	8005094 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	2201      	movs	r2, #1
 8004f3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	2b0c      	cmp	r3, #12
 8004f42:	f200 809f 	bhi.w	8005084 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004f46:	a201      	add	r2, pc, #4	; (adr r2, 8004f4c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004f48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f4c:	08004f81 	.word	0x08004f81
 8004f50:	08005085 	.word	0x08005085
 8004f54:	08005085 	.word	0x08005085
 8004f58:	08005085 	.word	0x08005085
 8004f5c:	08004fc1 	.word	0x08004fc1
 8004f60:	08005085 	.word	0x08005085
 8004f64:	08005085 	.word	0x08005085
 8004f68:	08005085 	.word	0x08005085
 8004f6c:	08005003 	.word	0x08005003
 8004f70:	08005085 	.word	0x08005085
 8004f74:	08005085 	.word	0x08005085
 8004f78:	08005085 	.word	0x08005085
 8004f7c:	08005043 	.word	0x08005043
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	68b9      	ldr	r1, [r7, #8]
 8004f86:	4618      	mov	r0, r3
 8004f88:	f000 f8f6 	bl	8005178 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	699a      	ldr	r2, [r3, #24]
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	f042 0208 	orr.w	r2, r2, #8
 8004f9a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	699a      	ldr	r2, [r3, #24]
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	f022 0204 	bic.w	r2, r2, #4
 8004faa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	6999      	ldr	r1, [r3, #24]
 8004fb2:	68bb      	ldr	r3, [r7, #8]
 8004fb4:	691a      	ldr	r2, [r3, #16]
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	430a      	orrs	r2, r1
 8004fbc:	619a      	str	r2, [r3, #24]
      break;
 8004fbe:	e064      	b.n	800508a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	68b9      	ldr	r1, [r7, #8]
 8004fc6:	4618      	mov	r0, r3
 8004fc8:	f000 f93c 	bl	8005244 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	699a      	ldr	r2, [r3, #24]
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004fda:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	699a      	ldr	r2, [r3, #24]
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004fea:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	6999      	ldr	r1, [r3, #24]
 8004ff2:	68bb      	ldr	r3, [r7, #8]
 8004ff4:	691b      	ldr	r3, [r3, #16]
 8004ff6:	021a      	lsls	r2, r3, #8
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	430a      	orrs	r2, r1
 8004ffe:	619a      	str	r2, [r3, #24]
      break;
 8005000:	e043      	b.n	800508a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	68b9      	ldr	r1, [r7, #8]
 8005008:	4618      	mov	r0, r3
 800500a:	f000 f985 	bl	8005318 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	69da      	ldr	r2, [r3, #28]
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	f042 0208 	orr.w	r2, r2, #8
 800501c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	69da      	ldr	r2, [r3, #28]
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	f022 0204 	bic.w	r2, r2, #4
 800502c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	69d9      	ldr	r1, [r3, #28]
 8005034:	68bb      	ldr	r3, [r7, #8]
 8005036:	691a      	ldr	r2, [r3, #16]
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	430a      	orrs	r2, r1
 800503e:	61da      	str	r2, [r3, #28]
      break;
 8005040:	e023      	b.n	800508a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	68b9      	ldr	r1, [r7, #8]
 8005048:	4618      	mov	r0, r3
 800504a:	f000 f9cf 	bl	80053ec <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	69da      	ldr	r2, [r3, #28]
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800505c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	69da      	ldr	r2, [r3, #28]
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800506c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	69d9      	ldr	r1, [r3, #28]
 8005074:	68bb      	ldr	r3, [r7, #8]
 8005076:	691b      	ldr	r3, [r3, #16]
 8005078:	021a      	lsls	r2, r3, #8
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	430a      	orrs	r2, r1
 8005080:	61da      	str	r2, [r3, #28]
      break;
 8005082:	e002      	b.n	800508a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005084:	2301      	movs	r3, #1
 8005086:	75fb      	strb	r3, [r7, #23]
      break;
 8005088:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	2200      	movs	r2, #0
 800508e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005092:	7dfb      	ldrb	r3, [r7, #23]
}
 8005094:	4618      	mov	r0, r3
 8005096:	3718      	adds	r7, #24
 8005098:	46bd      	mov	sp, r7
 800509a:	bd80      	pop	{r7, pc}

0800509c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800509c:	b480      	push	{r7}
 800509e:	b085      	sub	sp, #20
 80050a0:	af00      	add	r7, sp, #0
 80050a2:	6078      	str	r0, [r7, #4]
 80050a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	4a2f      	ldr	r2, [pc, #188]	; (800516c <TIM_Base_SetConfig+0xd0>)
 80050b0:	4293      	cmp	r3, r2
 80050b2:	d00b      	beq.n	80050cc <TIM_Base_SetConfig+0x30>
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80050ba:	d007      	beq.n	80050cc <TIM_Base_SetConfig+0x30>
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	4a2c      	ldr	r2, [pc, #176]	; (8005170 <TIM_Base_SetConfig+0xd4>)
 80050c0:	4293      	cmp	r3, r2
 80050c2:	d003      	beq.n	80050cc <TIM_Base_SetConfig+0x30>
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	4a2b      	ldr	r2, [pc, #172]	; (8005174 <TIM_Base_SetConfig+0xd8>)
 80050c8:	4293      	cmp	r3, r2
 80050ca:	d108      	bne.n	80050de <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80050d2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80050d4:	683b      	ldr	r3, [r7, #0]
 80050d6:	685b      	ldr	r3, [r3, #4]
 80050d8:	68fa      	ldr	r2, [r7, #12]
 80050da:	4313      	orrs	r3, r2
 80050dc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	4a22      	ldr	r2, [pc, #136]	; (800516c <TIM_Base_SetConfig+0xd0>)
 80050e2:	4293      	cmp	r3, r2
 80050e4:	d00b      	beq.n	80050fe <TIM_Base_SetConfig+0x62>
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80050ec:	d007      	beq.n	80050fe <TIM_Base_SetConfig+0x62>
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	4a1f      	ldr	r2, [pc, #124]	; (8005170 <TIM_Base_SetConfig+0xd4>)
 80050f2:	4293      	cmp	r3, r2
 80050f4:	d003      	beq.n	80050fe <TIM_Base_SetConfig+0x62>
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	4a1e      	ldr	r2, [pc, #120]	; (8005174 <TIM_Base_SetConfig+0xd8>)
 80050fa:	4293      	cmp	r3, r2
 80050fc:	d108      	bne.n	8005110 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005104:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005106:	683b      	ldr	r3, [r7, #0]
 8005108:	68db      	ldr	r3, [r3, #12]
 800510a:	68fa      	ldr	r2, [r7, #12]
 800510c:	4313      	orrs	r3, r2
 800510e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005116:	683b      	ldr	r3, [r7, #0]
 8005118:	695b      	ldr	r3, [r3, #20]
 800511a:	4313      	orrs	r3, r2
 800511c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	68fa      	ldr	r2, [r7, #12]
 8005122:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005124:	683b      	ldr	r3, [r7, #0]
 8005126:	689a      	ldr	r2, [r3, #8]
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800512c:	683b      	ldr	r3, [r7, #0]
 800512e:	681a      	ldr	r2, [r3, #0]
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	4a0d      	ldr	r2, [pc, #52]	; (800516c <TIM_Base_SetConfig+0xd0>)
 8005138:	4293      	cmp	r3, r2
 800513a:	d103      	bne.n	8005144 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800513c:	683b      	ldr	r3, [r7, #0]
 800513e:	691a      	ldr	r2, [r3, #16]
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	2201      	movs	r2, #1
 8005148:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	691b      	ldr	r3, [r3, #16]
 800514e:	f003 0301 	and.w	r3, r3, #1
 8005152:	2b00      	cmp	r3, #0
 8005154:	d005      	beq.n	8005162 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	691b      	ldr	r3, [r3, #16]
 800515a:	f023 0201 	bic.w	r2, r3, #1
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	611a      	str	r2, [r3, #16]
  }
}
 8005162:	bf00      	nop
 8005164:	3714      	adds	r7, #20
 8005166:	46bd      	mov	sp, r7
 8005168:	bc80      	pop	{r7}
 800516a:	4770      	bx	lr
 800516c:	40012c00 	.word	0x40012c00
 8005170:	40000400 	.word	0x40000400
 8005174:	40000800 	.word	0x40000800

08005178 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005178:	b480      	push	{r7}
 800517a:	b087      	sub	sp, #28
 800517c:	af00      	add	r7, sp, #0
 800517e:	6078      	str	r0, [r7, #4]
 8005180:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	6a1b      	ldr	r3, [r3, #32]
 8005186:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	6a1b      	ldr	r3, [r3, #32]
 800518c:	f023 0201 	bic.w	r2, r3, #1
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	685b      	ldr	r3, [r3, #4]
 8005198:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	699b      	ldr	r3, [r3, #24]
 800519e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80051a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	f023 0303 	bic.w	r3, r3, #3
 80051ae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80051b0:	683b      	ldr	r3, [r7, #0]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	68fa      	ldr	r2, [r7, #12]
 80051b6:	4313      	orrs	r3, r2
 80051b8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80051ba:	697b      	ldr	r3, [r7, #20]
 80051bc:	f023 0302 	bic.w	r3, r3, #2
 80051c0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80051c2:	683b      	ldr	r3, [r7, #0]
 80051c4:	689b      	ldr	r3, [r3, #8]
 80051c6:	697a      	ldr	r2, [r7, #20]
 80051c8:	4313      	orrs	r3, r2
 80051ca:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	4a1c      	ldr	r2, [pc, #112]	; (8005240 <TIM_OC1_SetConfig+0xc8>)
 80051d0:	4293      	cmp	r3, r2
 80051d2:	d10c      	bne.n	80051ee <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80051d4:	697b      	ldr	r3, [r7, #20]
 80051d6:	f023 0308 	bic.w	r3, r3, #8
 80051da:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80051dc:	683b      	ldr	r3, [r7, #0]
 80051de:	68db      	ldr	r3, [r3, #12]
 80051e0:	697a      	ldr	r2, [r7, #20]
 80051e2:	4313      	orrs	r3, r2
 80051e4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80051e6:	697b      	ldr	r3, [r7, #20]
 80051e8:	f023 0304 	bic.w	r3, r3, #4
 80051ec:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	4a13      	ldr	r2, [pc, #76]	; (8005240 <TIM_OC1_SetConfig+0xc8>)
 80051f2:	4293      	cmp	r3, r2
 80051f4:	d111      	bne.n	800521a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80051f6:	693b      	ldr	r3, [r7, #16]
 80051f8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80051fc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80051fe:	693b      	ldr	r3, [r7, #16]
 8005200:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005204:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005206:	683b      	ldr	r3, [r7, #0]
 8005208:	695b      	ldr	r3, [r3, #20]
 800520a:	693a      	ldr	r2, [r7, #16]
 800520c:	4313      	orrs	r3, r2
 800520e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005210:	683b      	ldr	r3, [r7, #0]
 8005212:	699b      	ldr	r3, [r3, #24]
 8005214:	693a      	ldr	r2, [r7, #16]
 8005216:	4313      	orrs	r3, r2
 8005218:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	693a      	ldr	r2, [r7, #16]
 800521e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	68fa      	ldr	r2, [r7, #12]
 8005224:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005226:	683b      	ldr	r3, [r7, #0]
 8005228:	685a      	ldr	r2, [r3, #4]
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	697a      	ldr	r2, [r7, #20]
 8005232:	621a      	str	r2, [r3, #32]
}
 8005234:	bf00      	nop
 8005236:	371c      	adds	r7, #28
 8005238:	46bd      	mov	sp, r7
 800523a:	bc80      	pop	{r7}
 800523c:	4770      	bx	lr
 800523e:	bf00      	nop
 8005240:	40012c00 	.word	0x40012c00

08005244 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005244:	b480      	push	{r7}
 8005246:	b087      	sub	sp, #28
 8005248:	af00      	add	r7, sp, #0
 800524a:	6078      	str	r0, [r7, #4]
 800524c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	6a1b      	ldr	r3, [r3, #32]
 8005252:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	6a1b      	ldr	r3, [r3, #32]
 8005258:	f023 0210 	bic.w	r2, r3, #16
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	685b      	ldr	r3, [r3, #4]
 8005264:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	699b      	ldr	r3, [r3, #24]
 800526a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005272:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800527a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800527c:	683b      	ldr	r3, [r7, #0]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	021b      	lsls	r3, r3, #8
 8005282:	68fa      	ldr	r2, [r7, #12]
 8005284:	4313      	orrs	r3, r2
 8005286:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005288:	697b      	ldr	r3, [r7, #20]
 800528a:	f023 0320 	bic.w	r3, r3, #32
 800528e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005290:	683b      	ldr	r3, [r7, #0]
 8005292:	689b      	ldr	r3, [r3, #8]
 8005294:	011b      	lsls	r3, r3, #4
 8005296:	697a      	ldr	r2, [r7, #20]
 8005298:	4313      	orrs	r3, r2
 800529a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	4a1d      	ldr	r2, [pc, #116]	; (8005314 <TIM_OC2_SetConfig+0xd0>)
 80052a0:	4293      	cmp	r3, r2
 80052a2:	d10d      	bne.n	80052c0 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80052a4:	697b      	ldr	r3, [r7, #20]
 80052a6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80052aa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80052ac:	683b      	ldr	r3, [r7, #0]
 80052ae:	68db      	ldr	r3, [r3, #12]
 80052b0:	011b      	lsls	r3, r3, #4
 80052b2:	697a      	ldr	r2, [r7, #20]
 80052b4:	4313      	orrs	r3, r2
 80052b6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80052b8:	697b      	ldr	r3, [r7, #20]
 80052ba:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80052be:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	4a14      	ldr	r2, [pc, #80]	; (8005314 <TIM_OC2_SetConfig+0xd0>)
 80052c4:	4293      	cmp	r3, r2
 80052c6:	d113      	bne.n	80052f0 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80052c8:	693b      	ldr	r3, [r7, #16]
 80052ca:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80052ce:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80052d0:	693b      	ldr	r3, [r7, #16]
 80052d2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80052d6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80052d8:	683b      	ldr	r3, [r7, #0]
 80052da:	695b      	ldr	r3, [r3, #20]
 80052dc:	009b      	lsls	r3, r3, #2
 80052de:	693a      	ldr	r2, [r7, #16]
 80052e0:	4313      	orrs	r3, r2
 80052e2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80052e4:	683b      	ldr	r3, [r7, #0]
 80052e6:	699b      	ldr	r3, [r3, #24]
 80052e8:	009b      	lsls	r3, r3, #2
 80052ea:	693a      	ldr	r2, [r7, #16]
 80052ec:	4313      	orrs	r3, r2
 80052ee:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	693a      	ldr	r2, [r7, #16]
 80052f4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	68fa      	ldr	r2, [r7, #12]
 80052fa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80052fc:	683b      	ldr	r3, [r7, #0]
 80052fe:	685a      	ldr	r2, [r3, #4]
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	697a      	ldr	r2, [r7, #20]
 8005308:	621a      	str	r2, [r3, #32]
}
 800530a:	bf00      	nop
 800530c:	371c      	adds	r7, #28
 800530e:	46bd      	mov	sp, r7
 8005310:	bc80      	pop	{r7}
 8005312:	4770      	bx	lr
 8005314:	40012c00 	.word	0x40012c00

08005318 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005318:	b480      	push	{r7}
 800531a:	b087      	sub	sp, #28
 800531c:	af00      	add	r7, sp, #0
 800531e:	6078      	str	r0, [r7, #4]
 8005320:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	6a1b      	ldr	r3, [r3, #32]
 8005326:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	6a1b      	ldr	r3, [r3, #32]
 800532c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	685b      	ldr	r3, [r3, #4]
 8005338:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	69db      	ldr	r3, [r3, #28]
 800533e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005346:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	f023 0303 	bic.w	r3, r3, #3
 800534e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005350:	683b      	ldr	r3, [r7, #0]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	68fa      	ldr	r2, [r7, #12]
 8005356:	4313      	orrs	r3, r2
 8005358:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800535a:	697b      	ldr	r3, [r7, #20]
 800535c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005360:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005362:	683b      	ldr	r3, [r7, #0]
 8005364:	689b      	ldr	r3, [r3, #8]
 8005366:	021b      	lsls	r3, r3, #8
 8005368:	697a      	ldr	r2, [r7, #20]
 800536a:	4313      	orrs	r3, r2
 800536c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	4a1d      	ldr	r2, [pc, #116]	; (80053e8 <TIM_OC3_SetConfig+0xd0>)
 8005372:	4293      	cmp	r3, r2
 8005374:	d10d      	bne.n	8005392 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005376:	697b      	ldr	r3, [r7, #20]
 8005378:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800537c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800537e:	683b      	ldr	r3, [r7, #0]
 8005380:	68db      	ldr	r3, [r3, #12]
 8005382:	021b      	lsls	r3, r3, #8
 8005384:	697a      	ldr	r2, [r7, #20]
 8005386:	4313      	orrs	r3, r2
 8005388:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800538a:	697b      	ldr	r3, [r7, #20]
 800538c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005390:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	4a14      	ldr	r2, [pc, #80]	; (80053e8 <TIM_OC3_SetConfig+0xd0>)
 8005396:	4293      	cmp	r3, r2
 8005398:	d113      	bne.n	80053c2 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800539a:	693b      	ldr	r3, [r7, #16]
 800539c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80053a0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80053a2:	693b      	ldr	r3, [r7, #16]
 80053a4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80053a8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80053aa:	683b      	ldr	r3, [r7, #0]
 80053ac:	695b      	ldr	r3, [r3, #20]
 80053ae:	011b      	lsls	r3, r3, #4
 80053b0:	693a      	ldr	r2, [r7, #16]
 80053b2:	4313      	orrs	r3, r2
 80053b4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80053b6:	683b      	ldr	r3, [r7, #0]
 80053b8:	699b      	ldr	r3, [r3, #24]
 80053ba:	011b      	lsls	r3, r3, #4
 80053bc:	693a      	ldr	r2, [r7, #16]
 80053be:	4313      	orrs	r3, r2
 80053c0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	693a      	ldr	r2, [r7, #16]
 80053c6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	68fa      	ldr	r2, [r7, #12]
 80053cc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80053ce:	683b      	ldr	r3, [r7, #0]
 80053d0:	685a      	ldr	r2, [r3, #4]
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	697a      	ldr	r2, [r7, #20]
 80053da:	621a      	str	r2, [r3, #32]
}
 80053dc:	bf00      	nop
 80053de:	371c      	adds	r7, #28
 80053e0:	46bd      	mov	sp, r7
 80053e2:	bc80      	pop	{r7}
 80053e4:	4770      	bx	lr
 80053e6:	bf00      	nop
 80053e8:	40012c00 	.word	0x40012c00

080053ec <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80053ec:	b480      	push	{r7}
 80053ee:	b087      	sub	sp, #28
 80053f0:	af00      	add	r7, sp, #0
 80053f2:	6078      	str	r0, [r7, #4]
 80053f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	6a1b      	ldr	r3, [r3, #32]
 80053fa:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	6a1b      	ldr	r3, [r3, #32]
 8005400:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	685b      	ldr	r3, [r3, #4]
 800540c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	69db      	ldr	r3, [r3, #28]
 8005412:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800541a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005422:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005424:	683b      	ldr	r3, [r7, #0]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	021b      	lsls	r3, r3, #8
 800542a:	68fa      	ldr	r2, [r7, #12]
 800542c:	4313      	orrs	r3, r2
 800542e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005430:	693b      	ldr	r3, [r7, #16]
 8005432:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005436:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005438:	683b      	ldr	r3, [r7, #0]
 800543a:	689b      	ldr	r3, [r3, #8]
 800543c:	031b      	lsls	r3, r3, #12
 800543e:	693a      	ldr	r2, [r7, #16]
 8005440:	4313      	orrs	r3, r2
 8005442:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	4a0f      	ldr	r2, [pc, #60]	; (8005484 <TIM_OC4_SetConfig+0x98>)
 8005448:	4293      	cmp	r3, r2
 800544a:	d109      	bne.n	8005460 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800544c:	697b      	ldr	r3, [r7, #20]
 800544e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005452:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005454:	683b      	ldr	r3, [r7, #0]
 8005456:	695b      	ldr	r3, [r3, #20]
 8005458:	019b      	lsls	r3, r3, #6
 800545a:	697a      	ldr	r2, [r7, #20]
 800545c:	4313      	orrs	r3, r2
 800545e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	697a      	ldr	r2, [r7, #20]
 8005464:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	68fa      	ldr	r2, [r7, #12]
 800546a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800546c:	683b      	ldr	r3, [r7, #0]
 800546e:	685a      	ldr	r2, [r3, #4]
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	693a      	ldr	r2, [r7, #16]
 8005478:	621a      	str	r2, [r3, #32]
}
 800547a:	bf00      	nop
 800547c:	371c      	adds	r7, #28
 800547e:	46bd      	mov	sp, r7
 8005480:	bc80      	pop	{r7}
 8005482:	4770      	bx	lr
 8005484:	40012c00 	.word	0x40012c00

08005488 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005488:	b480      	push	{r7}
 800548a:	b087      	sub	sp, #28
 800548c:	af00      	add	r7, sp, #0
 800548e:	60f8      	str	r0, [r7, #12]
 8005490:	60b9      	str	r1, [r7, #8]
 8005492:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005494:	68bb      	ldr	r3, [r7, #8]
 8005496:	f003 031f 	and.w	r3, r3, #31
 800549a:	2201      	movs	r2, #1
 800549c:	fa02 f303 	lsl.w	r3, r2, r3
 80054a0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	6a1a      	ldr	r2, [r3, #32]
 80054a6:	697b      	ldr	r3, [r7, #20]
 80054a8:	43db      	mvns	r3, r3
 80054aa:	401a      	ands	r2, r3
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	6a1a      	ldr	r2, [r3, #32]
 80054b4:	68bb      	ldr	r3, [r7, #8]
 80054b6:	f003 031f 	and.w	r3, r3, #31
 80054ba:	6879      	ldr	r1, [r7, #4]
 80054bc:	fa01 f303 	lsl.w	r3, r1, r3
 80054c0:	431a      	orrs	r2, r3
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	621a      	str	r2, [r3, #32]
}
 80054c6:	bf00      	nop
 80054c8:	371c      	adds	r7, #28
 80054ca:	46bd      	mov	sp, r7
 80054cc:	bc80      	pop	{r7}
 80054ce:	4770      	bx	lr

080054d0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80054d0:	b480      	push	{r7}
 80054d2:	b085      	sub	sp, #20
 80054d4:	af00      	add	r7, sp, #0
 80054d6:	6078      	str	r0, [r7, #4]
 80054d8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80054e0:	2b01      	cmp	r3, #1
 80054e2:	d101      	bne.n	80054e8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80054e4:	2302      	movs	r3, #2
 80054e6:	e046      	b.n	8005576 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	2201      	movs	r2, #1
 80054ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	2202      	movs	r2, #2
 80054f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	685b      	ldr	r3, [r3, #4]
 80054fe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	689b      	ldr	r3, [r3, #8]
 8005506:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800550e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005510:	683b      	ldr	r3, [r7, #0]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	68fa      	ldr	r2, [r7, #12]
 8005516:	4313      	orrs	r3, r2
 8005518:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	68fa      	ldr	r2, [r7, #12]
 8005520:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	4a16      	ldr	r2, [pc, #88]	; (8005580 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8005528:	4293      	cmp	r3, r2
 800552a:	d00e      	beq.n	800554a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005534:	d009      	beq.n	800554a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	4a12      	ldr	r2, [pc, #72]	; (8005584 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800553c:	4293      	cmp	r3, r2
 800553e:	d004      	beq.n	800554a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	4a10      	ldr	r2, [pc, #64]	; (8005588 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8005546:	4293      	cmp	r3, r2
 8005548:	d10c      	bne.n	8005564 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800554a:	68bb      	ldr	r3, [r7, #8]
 800554c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005550:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005552:	683b      	ldr	r3, [r7, #0]
 8005554:	685b      	ldr	r3, [r3, #4]
 8005556:	68ba      	ldr	r2, [r7, #8]
 8005558:	4313      	orrs	r3, r2
 800555a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	68ba      	ldr	r2, [r7, #8]
 8005562:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	2201      	movs	r2, #1
 8005568:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	2200      	movs	r2, #0
 8005570:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005574:	2300      	movs	r3, #0
}
 8005576:	4618      	mov	r0, r3
 8005578:	3714      	adds	r7, #20
 800557a:	46bd      	mov	sp, r7
 800557c:	bc80      	pop	{r7}
 800557e:	4770      	bx	lr
 8005580:	40012c00 	.word	0x40012c00
 8005584:	40000400 	.word	0x40000400
 8005588:	40000800 	.word	0x40000800

0800558c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800558c:	b480      	push	{r7}
 800558e:	b085      	sub	sp, #20
 8005590:	af00      	add	r7, sp, #0
 8005592:	6078      	str	r0, [r7, #4]
 8005594:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005596:	2300      	movs	r3, #0
 8005598:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80055a0:	2b01      	cmp	r3, #1
 80055a2:	d101      	bne.n	80055a8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80055a4:	2302      	movs	r3, #2
 80055a6:	e03d      	b.n	8005624 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	2201      	movs	r2, #1
 80055ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80055b6:	683b      	ldr	r3, [r7, #0]
 80055b8:	68db      	ldr	r3, [r3, #12]
 80055ba:	4313      	orrs	r3, r2
 80055bc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80055c4:	683b      	ldr	r3, [r7, #0]
 80055c6:	689b      	ldr	r3, [r3, #8]
 80055c8:	4313      	orrs	r3, r2
 80055ca:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80055d2:	683b      	ldr	r3, [r7, #0]
 80055d4:	685b      	ldr	r3, [r3, #4]
 80055d6:	4313      	orrs	r3, r2
 80055d8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80055e0:	683b      	ldr	r3, [r7, #0]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	4313      	orrs	r3, r2
 80055e6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80055ee:	683b      	ldr	r3, [r7, #0]
 80055f0:	691b      	ldr	r3, [r3, #16]
 80055f2:	4313      	orrs	r3, r2
 80055f4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80055fc:	683b      	ldr	r3, [r7, #0]
 80055fe:	695b      	ldr	r3, [r3, #20]
 8005600:	4313      	orrs	r3, r2
 8005602:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800560a:	683b      	ldr	r3, [r7, #0]
 800560c:	69db      	ldr	r3, [r3, #28]
 800560e:	4313      	orrs	r3, r2
 8005610:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	68fa      	ldr	r2, [r7, #12]
 8005618:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	2200      	movs	r2, #0
 800561e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005622:	2300      	movs	r3, #0
}
 8005624:	4618      	mov	r0, r3
 8005626:	3714      	adds	r7, #20
 8005628:	46bd      	mov	sp, r7
 800562a:	bc80      	pop	{r7}
 800562c:	4770      	bx	lr

0800562e <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800562e:	b480      	push	{r7}
 8005630:	b085      	sub	sp, #20
 8005632:	af00      	add	r7, sp, #0
 8005634:	60f8      	str	r0, [r7, #12]
 8005636:	4638      	mov	r0, r7
 8005638:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800563c:	2300      	movs	r3, #0
}
 800563e:	4618      	mov	r0, r3
 8005640:	3714      	adds	r7, #20
 8005642:	46bd      	mov	sp, r7
 8005644:	bc80      	pop	{r7}
 8005646:	4770      	bx	lr

08005648 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8005648:	b480      	push	{r7}
 800564a:	b085      	sub	sp, #20
 800564c:	af00      	add	r7, sp, #0
 800564e:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	2200      	movs	r2, #0
 8005654:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8005658:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 800565c:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	b29a      	uxth	r2, r3
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8005668:	2300      	movs	r3, #0
}
 800566a:	4618      	mov	r0, r3
 800566c:	3714      	adds	r7, #20
 800566e:	46bd      	mov	sp, r7
 8005670:	bc80      	pop	{r7}
 8005672:	4770      	bx	lr

08005674 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8005674:	b480      	push	{r7}
 8005676:	b085      	sub	sp, #20
 8005678:	af00      	add	r7, sp, #0
 800567a:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800567c:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8005680:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8005688:	b29a      	uxth	r2, r3
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	b29b      	uxth	r3, r3
 800568e:	43db      	mvns	r3, r3
 8005690:	b29b      	uxth	r3, r3
 8005692:	4013      	ands	r3, r2
 8005694:	b29a      	uxth	r2, r3
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800569c:	2300      	movs	r3, #0
}
 800569e:	4618      	mov	r0, r3
 80056a0:	3714      	adds	r7, #20
 80056a2:	46bd      	mov	sp, r7
 80056a4:	bc80      	pop	{r7}
 80056a6:	4770      	bx	lr

080056a8 <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 80056a8:	b480      	push	{r7}
 80056aa:	b083      	sub	sp, #12
 80056ac:	af00      	add	r7, sp, #0
 80056ae:	6078      	str	r0, [r7, #4]
 80056b0:	460b      	mov	r3, r1
 80056b2:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 80056b4:	2300      	movs	r3, #0
}
 80056b6:	4618      	mov	r0, r3
 80056b8:	370c      	adds	r7, #12
 80056ba:	46bd      	mov	sp, r7
 80056bc:	bc80      	pop	{r7}
 80056be:	4770      	bx	lr

080056c0 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 80056c0:	b480      	push	{r7}
 80056c2:	b085      	sub	sp, #20
 80056c4:	af00      	add	r7, sp, #0
 80056c6:	60f8      	str	r0, [r7, #12]
 80056c8:	4638      	mov	r0, r7
 80056ca:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	2201      	movs	r2, #1
 80056d2:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	2200      	movs	r2, #0
 80056da:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	2200      	movs	r2, #0
 80056e2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	2200      	movs	r2, #0
 80056ea:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 80056ee:	2300      	movs	r3, #0
}
 80056f0:	4618      	mov	r0, r3
 80056f2:	3714      	adds	r7, #20
 80056f4:	46bd      	mov	sp, r7
 80056f6:	bc80      	pop	{r7}
 80056f8:	4770      	bx	lr
	...

080056fc <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80056fc:	b480      	push	{r7}
 80056fe:	b09d      	sub	sp, #116	; 0x74
 8005700:	af00      	add	r7, sp, #0
 8005702:	6078      	str	r0, [r7, #4]
 8005704:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8005706:	2300      	movs	r3, #0
 8005708:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 800570c:	687a      	ldr	r2, [r7, #4]
 800570e:	683b      	ldr	r3, [r7, #0]
 8005710:	781b      	ldrb	r3, [r3, #0]
 8005712:	009b      	lsls	r3, r3, #2
 8005714:	4413      	add	r3, r2
 8005716:	881b      	ldrh	r3, [r3, #0]
 8005718:	b29b      	uxth	r3, r3
 800571a:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 800571e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005722:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c

  /* initialize Endpoint */
  switch (ep->type)
 8005726:	683b      	ldr	r3, [r7, #0]
 8005728:	78db      	ldrb	r3, [r3, #3]
 800572a:	2b03      	cmp	r3, #3
 800572c:	d81f      	bhi.n	800576e <USB_ActivateEndpoint+0x72>
 800572e:	a201      	add	r2, pc, #4	; (adr r2, 8005734 <USB_ActivateEndpoint+0x38>)
 8005730:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005734:	08005745 	.word	0x08005745
 8005738:	08005761 	.word	0x08005761
 800573c:	08005777 	.word	0x08005777
 8005740:	08005753 	.word	0x08005753
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8005744:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8005748:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800574c:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 8005750:	e012      	b.n	8005778 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8005752:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8005756:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 800575a:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 800575e:	e00b      	b.n	8005778 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8005760:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8005764:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005768:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 800576c:	e004      	b.n	8005778 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 800576e:	2301      	movs	r3, #1
 8005770:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
      break;
 8005774:	e000      	b.n	8005778 <USB_ActivateEndpoint+0x7c>
      break;
 8005776:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8005778:	687a      	ldr	r2, [r7, #4]
 800577a:	683b      	ldr	r3, [r7, #0]
 800577c:	781b      	ldrb	r3, [r3, #0]
 800577e:	009b      	lsls	r3, r3, #2
 8005780:	441a      	add	r2, r3
 8005782:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8005786:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800578a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800578e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005792:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005796:	b29b      	uxth	r3, r3
 8005798:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 800579a:	687a      	ldr	r2, [r7, #4]
 800579c:	683b      	ldr	r3, [r7, #0]
 800579e:	781b      	ldrb	r3, [r3, #0]
 80057a0:	009b      	lsls	r3, r3, #2
 80057a2:	4413      	add	r3, r2
 80057a4:	881b      	ldrh	r3, [r3, #0]
 80057a6:	b29b      	uxth	r3, r3
 80057a8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80057ac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80057b0:	b29a      	uxth	r2, r3
 80057b2:	683b      	ldr	r3, [r7, #0]
 80057b4:	781b      	ldrb	r3, [r3, #0]
 80057b6:	b29b      	uxth	r3, r3
 80057b8:	4313      	orrs	r3, r2
 80057ba:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
 80057be:	687a      	ldr	r2, [r7, #4]
 80057c0:	683b      	ldr	r3, [r7, #0]
 80057c2:	781b      	ldrb	r3, [r3, #0]
 80057c4:	009b      	lsls	r3, r3, #2
 80057c6:	441a      	add	r2, r3
 80057c8:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 80057cc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80057d0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80057d4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80057d8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80057dc:	b29b      	uxth	r3, r3
 80057de:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 80057e0:	683b      	ldr	r3, [r7, #0]
 80057e2:	7b1b      	ldrb	r3, [r3, #12]
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	f040 8178 	bne.w	8005ada <USB_ActivateEndpoint+0x3de>
  {
    if (ep->is_in != 0U)
 80057ea:	683b      	ldr	r3, [r7, #0]
 80057ec:	785b      	ldrb	r3, [r3, #1]
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	f000 8084 	beq.w	80058fc <USB_ActivateEndpoint+0x200>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	61bb      	str	r3, [r7, #24]
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80057fe:	b29b      	uxth	r3, r3
 8005800:	461a      	mov	r2, r3
 8005802:	69bb      	ldr	r3, [r7, #24]
 8005804:	4413      	add	r3, r2
 8005806:	61bb      	str	r3, [r7, #24]
 8005808:	683b      	ldr	r3, [r7, #0]
 800580a:	781b      	ldrb	r3, [r3, #0]
 800580c:	011a      	lsls	r2, r3, #4
 800580e:	69bb      	ldr	r3, [r7, #24]
 8005810:	4413      	add	r3, r2
 8005812:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005816:	617b      	str	r3, [r7, #20]
 8005818:	683b      	ldr	r3, [r7, #0]
 800581a:	88db      	ldrh	r3, [r3, #6]
 800581c:	085b      	lsrs	r3, r3, #1
 800581e:	b29b      	uxth	r3, r3
 8005820:	005b      	lsls	r3, r3, #1
 8005822:	b29a      	uxth	r2, r3
 8005824:	697b      	ldr	r3, [r7, #20]
 8005826:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005828:	687a      	ldr	r2, [r7, #4]
 800582a:	683b      	ldr	r3, [r7, #0]
 800582c:	781b      	ldrb	r3, [r3, #0]
 800582e:	009b      	lsls	r3, r3, #2
 8005830:	4413      	add	r3, r2
 8005832:	881b      	ldrh	r3, [r3, #0]
 8005834:	827b      	strh	r3, [r7, #18]
 8005836:	8a7b      	ldrh	r3, [r7, #18]
 8005838:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800583c:	2b00      	cmp	r3, #0
 800583e:	d01b      	beq.n	8005878 <USB_ActivateEndpoint+0x17c>
 8005840:	687a      	ldr	r2, [r7, #4]
 8005842:	683b      	ldr	r3, [r7, #0]
 8005844:	781b      	ldrb	r3, [r3, #0]
 8005846:	009b      	lsls	r3, r3, #2
 8005848:	4413      	add	r3, r2
 800584a:	881b      	ldrh	r3, [r3, #0]
 800584c:	b29b      	uxth	r3, r3
 800584e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005852:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005856:	823b      	strh	r3, [r7, #16]
 8005858:	687a      	ldr	r2, [r7, #4]
 800585a:	683b      	ldr	r3, [r7, #0]
 800585c:	781b      	ldrb	r3, [r3, #0]
 800585e:	009b      	lsls	r3, r3, #2
 8005860:	441a      	add	r2, r3
 8005862:	8a3b      	ldrh	r3, [r7, #16]
 8005864:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005868:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800586c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005870:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8005874:	b29b      	uxth	r3, r3
 8005876:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8005878:	683b      	ldr	r3, [r7, #0]
 800587a:	78db      	ldrb	r3, [r3, #3]
 800587c:	2b01      	cmp	r3, #1
 800587e:	d020      	beq.n	80058c2 <USB_ActivateEndpoint+0x1c6>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8005880:	687a      	ldr	r2, [r7, #4]
 8005882:	683b      	ldr	r3, [r7, #0]
 8005884:	781b      	ldrb	r3, [r3, #0]
 8005886:	009b      	lsls	r3, r3, #2
 8005888:	4413      	add	r3, r2
 800588a:	881b      	ldrh	r3, [r3, #0]
 800588c:	b29b      	uxth	r3, r3
 800588e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005892:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005896:	81bb      	strh	r3, [r7, #12]
 8005898:	89bb      	ldrh	r3, [r7, #12]
 800589a:	f083 0320 	eor.w	r3, r3, #32
 800589e:	81bb      	strh	r3, [r7, #12]
 80058a0:	687a      	ldr	r2, [r7, #4]
 80058a2:	683b      	ldr	r3, [r7, #0]
 80058a4:	781b      	ldrb	r3, [r3, #0]
 80058a6:	009b      	lsls	r3, r3, #2
 80058a8:	441a      	add	r2, r3
 80058aa:	89bb      	ldrh	r3, [r7, #12]
 80058ac:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80058b0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80058b4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80058b8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80058bc:	b29b      	uxth	r3, r3
 80058be:	8013      	strh	r3, [r2, #0]
 80058c0:	e2d5      	b.n	8005e6e <USB_ActivateEndpoint+0x772>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80058c2:	687a      	ldr	r2, [r7, #4]
 80058c4:	683b      	ldr	r3, [r7, #0]
 80058c6:	781b      	ldrb	r3, [r3, #0]
 80058c8:	009b      	lsls	r3, r3, #2
 80058ca:	4413      	add	r3, r2
 80058cc:	881b      	ldrh	r3, [r3, #0]
 80058ce:	b29b      	uxth	r3, r3
 80058d0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80058d4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80058d8:	81fb      	strh	r3, [r7, #14]
 80058da:	687a      	ldr	r2, [r7, #4]
 80058dc:	683b      	ldr	r3, [r7, #0]
 80058de:	781b      	ldrb	r3, [r3, #0]
 80058e0:	009b      	lsls	r3, r3, #2
 80058e2:	441a      	add	r2, r3
 80058e4:	89fb      	ldrh	r3, [r7, #14]
 80058e6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80058ea:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80058ee:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80058f2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80058f6:	b29b      	uxth	r3, r3
 80058f8:	8013      	strh	r3, [r2, #0]
 80058fa:	e2b8      	b.n	8005e6e <USB_ActivateEndpoint+0x772>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	633b      	str	r3, [r7, #48]	; 0x30
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005906:	b29b      	uxth	r3, r3
 8005908:	461a      	mov	r2, r3
 800590a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800590c:	4413      	add	r3, r2
 800590e:	633b      	str	r3, [r7, #48]	; 0x30
 8005910:	683b      	ldr	r3, [r7, #0]
 8005912:	781b      	ldrb	r3, [r3, #0]
 8005914:	011a      	lsls	r2, r3, #4
 8005916:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005918:	4413      	add	r3, r2
 800591a:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 800591e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005920:	683b      	ldr	r3, [r7, #0]
 8005922:	88db      	ldrh	r3, [r3, #6]
 8005924:	085b      	lsrs	r3, r3, #1
 8005926:	b29b      	uxth	r3, r3
 8005928:	005b      	lsls	r3, r3, #1
 800592a:	b29a      	uxth	r2, r3
 800592c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800592e:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	62bb      	str	r3, [r7, #40]	; 0x28
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800593a:	b29b      	uxth	r3, r3
 800593c:	461a      	mov	r2, r3
 800593e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005940:	4413      	add	r3, r2
 8005942:	62bb      	str	r3, [r7, #40]	; 0x28
 8005944:	683b      	ldr	r3, [r7, #0]
 8005946:	781b      	ldrb	r3, [r3, #0]
 8005948:	011a      	lsls	r2, r3, #4
 800594a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800594c:	4413      	add	r3, r2
 800594e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8005952:	627b      	str	r3, [r7, #36]	; 0x24
 8005954:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005956:	881b      	ldrh	r3, [r3, #0]
 8005958:	b29b      	uxth	r3, r3
 800595a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800595e:	b29a      	uxth	r2, r3
 8005960:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005962:	801a      	strh	r2, [r3, #0]
 8005964:	683b      	ldr	r3, [r7, #0]
 8005966:	691b      	ldr	r3, [r3, #16]
 8005968:	2b3e      	cmp	r3, #62	; 0x3e
 800596a:	d91d      	bls.n	80059a8 <USB_ActivateEndpoint+0x2ac>
 800596c:	683b      	ldr	r3, [r7, #0]
 800596e:	691b      	ldr	r3, [r3, #16]
 8005970:	095b      	lsrs	r3, r3, #5
 8005972:	66bb      	str	r3, [r7, #104]	; 0x68
 8005974:	683b      	ldr	r3, [r7, #0]
 8005976:	691b      	ldr	r3, [r3, #16]
 8005978:	f003 031f 	and.w	r3, r3, #31
 800597c:	2b00      	cmp	r3, #0
 800597e:	d102      	bne.n	8005986 <USB_ActivateEndpoint+0x28a>
 8005980:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005982:	3b01      	subs	r3, #1
 8005984:	66bb      	str	r3, [r7, #104]	; 0x68
 8005986:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005988:	881b      	ldrh	r3, [r3, #0]
 800598a:	b29a      	uxth	r2, r3
 800598c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800598e:	b29b      	uxth	r3, r3
 8005990:	029b      	lsls	r3, r3, #10
 8005992:	b29b      	uxth	r3, r3
 8005994:	4313      	orrs	r3, r2
 8005996:	b29b      	uxth	r3, r3
 8005998:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800599c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80059a0:	b29a      	uxth	r2, r3
 80059a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059a4:	801a      	strh	r2, [r3, #0]
 80059a6:	e026      	b.n	80059f6 <USB_ActivateEndpoint+0x2fa>
 80059a8:	683b      	ldr	r3, [r7, #0]
 80059aa:	691b      	ldr	r3, [r3, #16]
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d10a      	bne.n	80059c6 <USB_ActivateEndpoint+0x2ca>
 80059b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059b2:	881b      	ldrh	r3, [r3, #0]
 80059b4:	b29b      	uxth	r3, r3
 80059b6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80059ba:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80059be:	b29a      	uxth	r2, r3
 80059c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059c2:	801a      	strh	r2, [r3, #0]
 80059c4:	e017      	b.n	80059f6 <USB_ActivateEndpoint+0x2fa>
 80059c6:	683b      	ldr	r3, [r7, #0]
 80059c8:	691b      	ldr	r3, [r3, #16]
 80059ca:	085b      	lsrs	r3, r3, #1
 80059cc:	66bb      	str	r3, [r7, #104]	; 0x68
 80059ce:	683b      	ldr	r3, [r7, #0]
 80059d0:	691b      	ldr	r3, [r3, #16]
 80059d2:	f003 0301 	and.w	r3, r3, #1
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d002      	beq.n	80059e0 <USB_ActivateEndpoint+0x2e4>
 80059da:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80059dc:	3301      	adds	r3, #1
 80059de:	66bb      	str	r3, [r7, #104]	; 0x68
 80059e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059e2:	881b      	ldrh	r3, [r3, #0]
 80059e4:	b29a      	uxth	r2, r3
 80059e6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80059e8:	b29b      	uxth	r3, r3
 80059ea:	029b      	lsls	r3, r3, #10
 80059ec:	b29b      	uxth	r3, r3
 80059ee:	4313      	orrs	r3, r2
 80059f0:	b29a      	uxth	r2, r3
 80059f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059f4:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80059f6:	687a      	ldr	r2, [r7, #4]
 80059f8:	683b      	ldr	r3, [r7, #0]
 80059fa:	781b      	ldrb	r3, [r3, #0]
 80059fc:	009b      	lsls	r3, r3, #2
 80059fe:	4413      	add	r3, r2
 8005a00:	881b      	ldrh	r3, [r3, #0]
 8005a02:	847b      	strh	r3, [r7, #34]	; 0x22
 8005a04:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8005a06:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d01b      	beq.n	8005a46 <USB_ActivateEndpoint+0x34a>
 8005a0e:	687a      	ldr	r2, [r7, #4]
 8005a10:	683b      	ldr	r3, [r7, #0]
 8005a12:	781b      	ldrb	r3, [r3, #0]
 8005a14:	009b      	lsls	r3, r3, #2
 8005a16:	4413      	add	r3, r2
 8005a18:	881b      	ldrh	r3, [r3, #0]
 8005a1a:	b29b      	uxth	r3, r3
 8005a1c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005a20:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005a24:	843b      	strh	r3, [r7, #32]
 8005a26:	687a      	ldr	r2, [r7, #4]
 8005a28:	683b      	ldr	r3, [r7, #0]
 8005a2a:	781b      	ldrb	r3, [r3, #0]
 8005a2c:	009b      	lsls	r3, r3, #2
 8005a2e:	441a      	add	r2, r3
 8005a30:	8c3b      	ldrh	r3, [r7, #32]
 8005a32:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005a36:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005a3a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005a3e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005a42:	b29b      	uxth	r3, r3
 8005a44:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 8005a46:	683b      	ldr	r3, [r7, #0]
 8005a48:	781b      	ldrb	r3, [r3, #0]
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d124      	bne.n	8005a98 <USB_ActivateEndpoint+0x39c>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8005a4e:	687a      	ldr	r2, [r7, #4]
 8005a50:	683b      	ldr	r3, [r7, #0]
 8005a52:	781b      	ldrb	r3, [r3, #0]
 8005a54:	009b      	lsls	r3, r3, #2
 8005a56:	4413      	add	r3, r2
 8005a58:	881b      	ldrh	r3, [r3, #0]
 8005a5a:	b29b      	uxth	r3, r3
 8005a5c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005a60:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005a64:	83bb      	strh	r3, [r7, #28]
 8005a66:	8bbb      	ldrh	r3, [r7, #28]
 8005a68:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8005a6c:	83bb      	strh	r3, [r7, #28]
 8005a6e:	8bbb      	ldrh	r3, [r7, #28]
 8005a70:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8005a74:	83bb      	strh	r3, [r7, #28]
 8005a76:	687a      	ldr	r2, [r7, #4]
 8005a78:	683b      	ldr	r3, [r7, #0]
 8005a7a:	781b      	ldrb	r3, [r3, #0]
 8005a7c:	009b      	lsls	r3, r3, #2
 8005a7e:	441a      	add	r2, r3
 8005a80:	8bbb      	ldrh	r3, [r7, #28]
 8005a82:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005a86:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005a8a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005a8e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005a92:	b29b      	uxth	r3, r3
 8005a94:	8013      	strh	r3, [r2, #0]
 8005a96:	e1ea      	b.n	8005e6e <USB_ActivateEndpoint+0x772>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 8005a98:	687a      	ldr	r2, [r7, #4]
 8005a9a:	683b      	ldr	r3, [r7, #0]
 8005a9c:	781b      	ldrb	r3, [r3, #0]
 8005a9e:	009b      	lsls	r3, r3, #2
 8005aa0:	4413      	add	r3, r2
 8005aa2:	881b      	ldrh	r3, [r3, #0]
 8005aa4:	b29b      	uxth	r3, r3
 8005aa6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005aaa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005aae:	83fb      	strh	r3, [r7, #30]
 8005ab0:	8bfb      	ldrh	r3, [r7, #30]
 8005ab2:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8005ab6:	83fb      	strh	r3, [r7, #30]
 8005ab8:	687a      	ldr	r2, [r7, #4]
 8005aba:	683b      	ldr	r3, [r7, #0]
 8005abc:	781b      	ldrb	r3, [r3, #0]
 8005abe:	009b      	lsls	r3, r3, #2
 8005ac0:	441a      	add	r2, r3
 8005ac2:	8bfb      	ldrh	r3, [r7, #30]
 8005ac4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005ac8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005acc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005ad0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005ad4:	b29b      	uxth	r3, r3
 8005ad6:	8013      	strh	r3, [r2, #0]
 8005ad8:	e1c9      	b.n	8005e6e <USB_ActivateEndpoint+0x772>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 8005ada:	683b      	ldr	r3, [r7, #0]
 8005adc:	78db      	ldrb	r3, [r3, #3]
 8005ade:	2b02      	cmp	r3, #2
 8005ae0:	d11e      	bne.n	8005b20 <USB_ActivateEndpoint+0x424>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8005ae2:	687a      	ldr	r2, [r7, #4]
 8005ae4:	683b      	ldr	r3, [r7, #0]
 8005ae6:	781b      	ldrb	r3, [r3, #0]
 8005ae8:	009b      	lsls	r3, r3, #2
 8005aea:	4413      	add	r3, r2
 8005aec:	881b      	ldrh	r3, [r3, #0]
 8005aee:	b29b      	uxth	r3, r3
 8005af0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005af4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005af8:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
 8005afc:	687a      	ldr	r2, [r7, #4]
 8005afe:	683b      	ldr	r3, [r7, #0]
 8005b00:	781b      	ldrb	r3, [r3, #0]
 8005b02:	009b      	lsls	r3, r3, #2
 8005b04:	441a      	add	r2, r3
 8005b06:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 8005b0a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005b0e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005b12:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8005b16:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005b1a:	b29b      	uxth	r3, r3
 8005b1c:	8013      	strh	r3, [r2, #0]
 8005b1e:	e01d      	b.n	8005b5c <USB_ActivateEndpoint+0x460>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 8005b20:	687a      	ldr	r2, [r7, #4]
 8005b22:	683b      	ldr	r3, [r7, #0]
 8005b24:	781b      	ldrb	r3, [r3, #0]
 8005b26:	009b      	lsls	r3, r3, #2
 8005b28:	4413      	add	r3, r2
 8005b2a:	881b      	ldrh	r3, [r3, #0]
 8005b2c:	b29b      	uxth	r3, r3
 8005b2e:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 8005b32:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005b36:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
 8005b3a:	687a      	ldr	r2, [r7, #4]
 8005b3c:	683b      	ldr	r3, [r7, #0]
 8005b3e:	781b      	ldrb	r3, [r3, #0]
 8005b40:	009b      	lsls	r3, r3, #2
 8005b42:	441a      	add	r2, r3
 8005b44:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8005b48:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005b4c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005b50:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005b54:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005b58:	b29b      	uxth	r3, r3
 8005b5a:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005b66:	b29b      	uxth	r3, r3
 8005b68:	461a      	mov	r2, r3
 8005b6a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005b6c:	4413      	add	r3, r2
 8005b6e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005b70:	683b      	ldr	r3, [r7, #0]
 8005b72:	781b      	ldrb	r3, [r3, #0]
 8005b74:	011a      	lsls	r2, r3, #4
 8005b76:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005b78:	4413      	add	r3, r2
 8005b7a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005b7e:	65bb      	str	r3, [r7, #88]	; 0x58
 8005b80:	683b      	ldr	r3, [r7, #0]
 8005b82:	891b      	ldrh	r3, [r3, #8]
 8005b84:	085b      	lsrs	r3, r3, #1
 8005b86:	b29b      	uxth	r3, r3
 8005b88:	005b      	lsls	r3, r3, #1
 8005b8a:	b29a      	uxth	r2, r3
 8005b8c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005b8e:	801a      	strh	r2, [r3, #0]
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	657b      	str	r3, [r7, #84]	; 0x54
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005b9a:	b29b      	uxth	r3, r3
 8005b9c:	461a      	mov	r2, r3
 8005b9e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005ba0:	4413      	add	r3, r2
 8005ba2:	657b      	str	r3, [r7, #84]	; 0x54
 8005ba4:	683b      	ldr	r3, [r7, #0]
 8005ba6:	781b      	ldrb	r3, [r3, #0]
 8005ba8:	011a      	lsls	r2, r3, #4
 8005baa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005bac:	4413      	add	r3, r2
 8005bae:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8005bb2:	653b      	str	r3, [r7, #80]	; 0x50
 8005bb4:	683b      	ldr	r3, [r7, #0]
 8005bb6:	895b      	ldrh	r3, [r3, #10]
 8005bb8:	085b      	lsrs	r3, r3, #1
 8005bba:	b29b      	uxth	r3, r3
 8005bbc:	005b      	lsls	r3, r3, #1
 8005bbe:	b29a      	uxth	r2, r3
 8005bc0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005bc2:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 8005bc4:	683b      	ldr	r3, [r7, #0]
 8005bc6:	785b      	ldrb	r3, [r3, #1]
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	f040 8093 	bne.w	8005cf4 <USB_ActivateEndpoint+0x5f8>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005bce:	687a      	ldr	r2, [r7, #4]
 8005bd0:	683b      	ldr	r3, [r7, #0]
 8005bd2:	781b      	ldrb	r3, [r3, #0]
 8005bd4:	009b      	lsls	r3, r3, #2
 8005bd6:	4413      	add	r3, r2
 8005bd8:	881b      	ldrh	r3, [r3, #0]
 8005bda:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 8005bde:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8005be2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d01b      	beq.n	8005c22 <USB_ActivateEndpoint+0x526>
 8005bea:	687a      	ldr	r2, [r7, #4]
 8005bec:	683b      	ldr	r3, [r7, #0]
 8005bee:	781b      	ldrb	r3, [r3, #0]
 8005bf0:	009b      	lsls	r3, r3, #2
 8005bf2:	4413      	add	r3, r2
 8005bf4:	881b      	ldrh	r3, [r3, #0]
 8005bf6:	b29b      	uxth	r3, r3
 8005bf8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005bfc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005c00:	87fb      	strh	r3, [r7, #62]	; 0x3e
 8005c02:	687a      	ldr	r2, [r7, #4]
 8005c04:	683b      	ldr	r3, [r7, #0]
 8005c06:	781b      	ldrb	r3, [r3, #0]
 8005c08:	009b      	lsls	r3, r3, #2
 8005c0a:	441a      	add	r2, r3
 8005c0c:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8005c0e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005c12:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005c16:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005c1a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005c1e:	b29b      	uxth	r3, r3
 8005c20:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005c22:	687a      	ldr	r2, [r7, #4]
 8005c24:	683b      	ldr	r3, [r7, #0]
 8005c26:	781b      	ldrb	r3, [r3, #0]
 8005c28:	009b      	lsls	r3, r3, #2
 8005c2a:	4413      	add	r3, r2
 8005c2c:	881b      	ldrh	r3, [r3, #0]
 8005c2e:	87bb      	strh	r3, [r7, #60]	; 0x3c
 8005c30:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8005c32:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d01b      	beq.n	8005c72 <USB_ActivateEndpoint+0x576>
 8005c3a:	687a      	ldr	r2, [r7, #4]
 8005c3c:	683b      	ldr	r3, [r7, #0]
 8005c3e:	781b      	ldrb	r3, [r3, #0]
 8005c40:	009b      	lsls	r3, r3, #2
 8005c42:	4413      	add	r3, r2
 8005c44:	881b      	ldrh	r3, [r3, #0]
 8005c46:	b29b      	uxth	r3, r3
 8005c48:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005c4c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005c50:	877b      	strh	r3, [r7, #58]	; 0x3a
 8005c52:	687a      	ldr	r2, [r7, #4]
 8005c54:	683b      	ldr	r3, [r7, #0]
 8005c56:	781b      	ldrb	r3, [r3, #0]
 8005c58:	009b      	lsls	r3, r3, #2
 8005c5a:	441a      	add	r2, r3
 8005c5c:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8005c5e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005c62:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005c66:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005c6a:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8005c6e:	b29b      	uxth	r3, r3
 8005c70:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8005c72:	687a      	ldr	r2, [r7, #4]
 8005c74:	683b      	ldr	r3, [r7, #0]
 8005c76:	781b      	ldrb	r3, [r3, #0]
 8005c78:	009b      	lsls	r3, r3, #2
 8005c7a:	4413      	add	r3, r2
 8005c7c:	881b      	ldrh	r3, [r3, #0]
 8005c7e:	b29b      	uxth	r3, r3
 8005c80:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005c84:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005c88:	873b      	strh	r3, [r7, #56]	; 0x38
 8005c8a:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8005c8c:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8005c90:	873b      	strh	r3, [r7, #56]	; 0x38
 8005c92:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8005c94:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8005c98:	873b      	strh	r3, [r7, #56]	; 0x38
 8005c9a:	687a      	ldr	r2, [r7, #4]
 8005c9c:	683b      	ldr	r3, [r7, #0]
 8005c9e:	781b      	ldrb	r3, [r3, #0]
 8005ca0:	009b      	lsls	r3, r3, #2
 8005ca2:	441a      	add	r2, r3
 8005ca4:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8005ca6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005caa:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005cae:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005cb2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005cb6:	b29b      	uxth	r3, r3
 8005cb8:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005cba:	687a      	ldr	r2, [r7, #4]
 8005cbc:	683b      	ldr	r3, [r7, #0]
 8005cbe:	781b      	ldrb	r3, [r3, #0]
 8005cc0:	009b      	lsls	r3, r3, #2
 8005cc2:	4413      	add	r3, r2
 8005cc4:	881b      	ldrh	r3, [r3, #0]
 8005cc6:	b29b      	uxth	r3, r3
 8005cc8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005ccc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005cd0:	86fb      	strh	r3, [r7, #54]	; 0x36
 8005cd2:	687a      	ldr	r2, [r7, #4]
 8005cd4:	683b      	ldr	r3, [r7, #0]
 8005cd6:	781b      	ldrb	r3, [r3, #0]
 8005cd8:	009b      	lsls	r3, r3, #2
 8005cda:	441a      	add	r2, r3
 8005cdc:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8005cde:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005ce2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005ce6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005cea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005cee:	b29b      	uxth	r3, r3
 8005cf0:	8013      	strh	r3, [r2, #0]
 8005cf2:	e0bc      	b.n	8005e6e <USB_ActivateEndpoint+0x772>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005cf4:	687a      	ldr	r2, [r7, #4]
 8005cf6:	683b      	ldr	r3, [r7, #0]
 8005cf8:	781b      	ldrb	r3, [r3, #0]
 8005cfa:	009b      	lsls	r3, r3, #2
 8005cfc:	4413      	add	r3, r2
 8005cfe:	881b      	ldrh	r3, [r3, #0]
 8005d00:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 8005d04:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8005d08:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d01d      	beq.n	8005d4c <USB_ActivateEndpoint+0x650>
 8005d10:	687a      	ldr	r2, [r7, #4]
 8005d12:	683b      	ldr	r3, [r7, #0]
 8005d14:	781b      	ldrb	r3, [r3, #0]
 8005d16:	009b      	lsls	r3, r3, #2
 8005d18:	4413      	add	r3, r2
 8005d1a:	881b      	ldrh	r3, [r3, #0]
 8005d1c:	b29b      	uxth	r3, r3
 8005d1e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005d22:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005d26:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 8005d2a:	687a      	ldr	r2, [r7, #4]
 8005d2c:	683b      	ldr	r3, [r7, #0]
 8005d2e:	781b      	ldrb	r3, [r3, #0]
 8005d30:	009b      	lsls	r3, r3, #2
 8005d32:	441a      	add	r2, r3
 8005d34:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8005d38:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005d3c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005d40:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005d44:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005d48:	b29b      	uxth	r3, r3
 8005d4a:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005d4c:	687a      	ldr	r2, [r7, #4]
 8005d4e:	683b      	ldr	r3, [r7, #0]
 8005d50:	781b      	ldrb	r3, [r3, #0]
 8005d52:	009b      	lsls	r3, r3, #2
 8005d54:	4413      	add	r3, r2
 8005d56:	881b      	ldrh	r3, [r3, #0]
 8005d58:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 8005d5c:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8005d60:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d01d      	beq.n	8005da4 <USB_ActivateEndpoint+0x6a8>
 8005d68:	687a      	ldr	r2, [r7, #4]
 8005d6a:	683b      	ldr	r3, [r7, #0]
 8005d6c:	781b      	ldrb	r3, [r3, #0]
 8005d6e:	009b      	lsls	r3, r3, #2
 8005d70:	4413      	add	r3, r2
 8005d72:	881b      	ldrh	r3, [r3, #0]
 8005d74:	b29b      	uxth	r3, r3
 8005d76:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005d7a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005d7e:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 8005d82:	687a      	ldr	r2, [r7, #4]
 8005d84:	683b      	ldr	r3, [r7, #0]
 8005d86:	781b      	ldrb	r3, [r3, #0]
 8005d88:	009b      	lsls	r3, r3, #2
 8005d8a:	441a      	add	r2, r3
 8005d8c:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8005d90:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005d94:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005d98:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005d9c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8005da0:	b29b      	uxth	r3, r3
 8005da2:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8005da4:	683b      	ldr	r3, [r7, #0]
 8005da6:	78db      	ldrb	r3, [r3, #3]
 8005da8:	2b01      	cmp	r3, #1
 8005daa:	d024      	beq.n	8005df6 <USB_ActivateEndpoint+0x6fa>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8005dac:	687a      	ldr	r2, [r7, #4]
 8005dae:	683b      	ldr	r3, [r7, #0]
 8005db0:	781b      	ldrb	r3, [r3, #0]
 8005db2:	009b      	lsls	r3, r3, #2
 8005db4:	4413      	add	r3, r2
 8005db6:	881b      	ldrh	r3, [r3, #0]
 8005db8:	b29b      	uxth	r3, r3
 8005dba:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005dbe:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005dc2:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 8005dc6:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8005dca:	f083 0320 	eor.w	r3, r3, #32
 8005dce:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 8005dd2:	687a      	ldr	r2, [r7, #4]
 8005dd4:	683b      	ldr	r3, [r7, #0]
 8005dd6:	781b      	ldrb	r3, [r3, #0]
 8005dd8:	009b      	lsls	r3, r3, #2
 8005dda:	441a      	add	r2, r3
 8005ddc:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8005de0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005de4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005de8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005dec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005df0:	b29b      	uxth	r3, r3
 8005df2:	8013      	strh	r3, [r2, #0]
 8005df4:	e01d      	b.n	8005e32 <USB_ActivateEndpoint+0x736>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005df6:	687a      	ldr	r2, [r7, #4]
 8005df8:	683b      	ldr	r3, [r7, #0]
 8005dfa:	781b      	ldrb	r3, [r3, #0]
 8005dfc:	009b      	lsls	r3, r3, #2
 8005dfe:	4413      	add	r3, r2
 8005e00:	881b      	ldrh	r3, [r3, #0]
 8005e02:	b29b      	uxth	r3, r3
 8005e04:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005e08:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005e0c:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 8005e10:	687a      	ldr	r2, [r7, #4]
 8005e12:	683b      	ldr	r3, [r7, #0]
 8005e14:	781b      	ldrb	r3, [r3, #0]
 8005e16:	009b      	lsls	r3, r3, #2
 8005e18:	441a      	add	r2, r3
 8005e1a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8005e1e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005e22:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005e26:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005e2a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005e2e:	b29b      	uxth	r3, r3
 8005e30:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8005e32:	687a      	ldr	r2, [r7, #4]
 8005e34:	683b      	ldr	r3, [r7, #0]
 8005e36:	781b      	ldrb	r3, [r3, #0]
 8005e38:	009b      	lsls	r3, r3, #2
 8005e3a:	4413      	add	r3, r2
 8005e3c:	881b      	ldrh	r3, [r3, #0]
 8005e3e:	b29b      	uxth	r3, r3
 8005e40:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005e44:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005e48:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 8005e4c:	687a      	ldr	r2, [r7, #4]
 8005e4e:	683b      	ldr	r3, [r7, #0]
 8005e50:	781b      	ldrb	r3, [r3, #0]
 8005e52:	009b      	lsls	r3, r3, #2
 8005e54:	441a      	add	r2, r3
 8005e56:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8005e5a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005e5e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005e62:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005e66:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005e6a:	b29b      	uxth	r3, r3
 8005e6c:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 8005e6e:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
}
 8005e72:	4618      	mov	r0, r3
 8005e74:	3774      	adds	r7, #116	; 0x74
 8005e76:	46bd      	mov	sp, r7
 8005e78:	bc80      	pop	{r7}
 8005e7a:	4770      	bx	lr

08005e7c <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8005e7c:	b480      	push	{r7}
 8005e7e:	b08d      	sub	sp, #52	; 0x34
 8005e80:	af00      	add	r7, sp, #0
 8005e82:	6078      	str	r0, [r7, #4]
 8005e84:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8005e86:	683b      	ldr	r3, [r7, #0]
 8005e88:	7b1b      	ldrb	r3, [r3, #12]
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	f040 808e 	bne.w	8005fac <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 8005e90:	683b      	ldr	r3, [r7, #0]
 8005e92:	785b      	ldrb	r3, [r3, #1]
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d044      	beq.n	8005f22 <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005e98:	687a      	ldr	r2, [r7, #4]
 8005e9a:	683b      	ldr	r3, [r7, #0]
 8005e9c:	781b      	ldrb	r3, [r3, #0]
 8005e9e:	009b      	lsls	r3, r3, #2
 8005ea0:	4413      	add	r3, r2
 8005ea2:	881b      	ldrh	r3, [r3, #0]
 8005ea4:	81bb      	strh	r3, [r7, #12]
 8005ea6:	89bb      	ldrh	r3, [r7, #12]
 8005ea8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	d01b      	beq.n	8005ee8 <USB_DeactivateEndpoint+0x6c>
 8005eb0:	687a      	ldr	r2, [r7, #4]
 8005eb2:	683b      	ldr	r3, [r7, #0]
 8005eb4:	781b      	ldrb	r3, [r3, #0]
 8005eb6:	009b      	lsls	r3, r3, #2
 8005eb8:	4413      	add	r3, r2
 8005eba:	881b      	ldrh	r3, [r3, #0]
 8005ebc:	b29b      	uxth	r3, r3
 8005ebe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005ec2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005ec6:	817b      	strh	r3, [r7, #10]
 8005ec8:	687a      	ldr	r2, [r7, #4]
 8005eca:	683b      	ldr	r3, [r7, #0]
 8005ecc:	781b      	ldrb	r3, [r3, #0]
 8005ece:	009b      	lsls	r3, r3, #2
 8005ed0:	441a      	add	r2, r3
 8005ed2:	897b      	ldrh	r3, [r7, #10]
 8005ed4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005ed8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005edc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005ee0:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8005ee4:	b29b      	uxth	r3, r3
 8005ee6:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005ee8:	687a      	ldr	r2, [r7, #4]
 8005eea:	683b      	ldr	r3, [r7, #0]
 8005eec:	781b      	ldrb	r3, [r3, #0]
 8005eee:	009b      	lsls	r3, r3, #2
 8005ef0:	4413      	add	r3, r2
 8005ef2:	881b      	ldrh	r3, [r3, #0]
 8005ef4:	b29b      	uxth	r3, r3
 8005ef6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005efa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005efe:	813b      	strh	r3, [r7, #8]
 8005f00:	687a      	ldr	r2, [r7, #4]
 8005f02:	683b      	ldr	r3, [r7, #0]
 8005f04:	781b      	ldrb	r3, [r3, #0]
 8005f06:	009b      	lsls	r3, r3, #2
 8005f08:	441a      	add	r2, r3
 8005f0a:	893b      	ldrh	r3, [r7, #8]
 8005f0c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005f10:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005f14:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005f18:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005f1c:	b29b      	uxth	r3, r3
 8005f1e:	8013      	strh	r3, [r2, #0]
 8005f20:	e192      	b.n	8006248 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005f22:	687a      	ldr	r2, [r7, #4]
 8005f24:	683b      	ldr	r3, [r7, #0]
 8005f26:	781b      	ldrb	r3, [r3, #0]
 8005f28:	009b      	lsls	r3, r3, #2
 8005f2a:	4413      	add	r3, r2
 8005f2c:	881b      	ldrh	r3, [r3, #0]
 8005f2e:	827b      	strh	r3, [r7, #18]
 8005f30:	8a7b      	ldrh	r3, [r7, #18]
 8005f32:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d01b      	beq.n	8005f72 <USB_DeactivateEndpoint+0xf6>
 8005f3a:	687a      	ldr	r2, [r7, #4]
 8005f3c:	683b      	ldr	r3, [r7, #0]
 8005f3e:	781b      	ldrb	r3, [r3, #0]
 8005f40:	009b      	lsls	r3, r3, #2
 8005f42:	4413      	add	r3, r2
 8005f44:	881b      	ldrh	r3, [r3, #0]
 8005f46:	b29b      	uxth	r3, r3
 8005f48:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005f4c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005f50:	823b      	strh	r3, [r7, #16]
 8005f52:	687a      	ldr	r2, [r7, #4]
 8005f54:	683b      	ldr	r3, [r7, #0]
 8005f56:	781b      	ldrb	r3, [r3, #0]
 8005f58:	009b      	lsls	r3, r3, #2
 8005f5a:	441a      	add	r2, r3
 8005f5c:	8a3b      	ldrh	r3, [r7, #16]
 8005f5e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005f62:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005f66:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005f6a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005f6e:	b29b      	uxth	r3, r3
 8005f70:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8005f72:	687a      	ldr	r2, [r7, #4]
 8005f74:	683b      	ldr	r3, [r7, #0]
 8005f76:	781b      	ldrb	r3, [r3, #0]
 8005f78:	009b      	lsls	r3, r3, #2
 8005f7a:	4413      	add	r3, r2
 8005f7c:	881b      	ldrh	r3, [r3, #0]
 8005f7e:	b29b      	uxth	r3, r3
 8005f80:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005f84:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005f88:	81fb      	strh	r3, [r7, #14]
 8005f8a:	687a      	ldr	r2, [r7, #4]
 8005f8c:	683b      	ldr	r3, [r7, #0]
 8005f8e:	781b      	ldrb	r3, [r3, #0]
 8005f90:	009b      	lsls	r3, r3, #2
 8005f92:	441a      	add	r2, r3
 8005f94:	89fb      	ldrh	r3, [r7, #14]
 8005f96:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005f9a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005f9e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005fa2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005fa6:	b29b      	uxth	r3, r3
 8005fa8:	8013      	strh	r3, [r2, #0]
 8005faa:	e14d      	b.n	8006248 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 8005fac:	683b      	ldr	r3, [r7, #0]
 8005fae:	785b      	ldrb	r3, [r3, #1]
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	f040 80a5 	bne.w	8006100 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005fb6:	687a      	ldr	r2, [r7, #4]
 8005fb8:	683b      	ldr	r3, [r7, #0]
 8005fba:	781b      	ldrb	r3, [r3, #0]
 8005fbc:	009b      	lsls	r3, r3, #2
 8005fbe:	4413      	add	r3, r2
 8005fc0:	881b      	ldrh	r3, [r3, #0]
 8005fc2:	843b      	strh	r3, [r7, #32]
 8005fc4:	8c3b      	ldrh	r3, [r7, #32]
 8005fc6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d01b      	beq.n	8006006 <USB_DeactivateEndpoint+0x18a>
 8005fce:	687a      	ldr	r2, [r7, #4]
 8005fd0:	683b      	ldr	r3, [r7, #0]
 8005fd2:	781b      	ldrb	r3, [r3, #0]
 8005fd4:	009b      	lsls	r3, r3, #2
 8005fd6:	4413      	add	r3, r2
 8005fd8:	881b      	ldrh	r3, [r3, #0]
 8005fda:	b29b      	uxth	r3, r3
 8005fdc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005fe0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005fe4:	83fb      	strh	r3, [r7, #30]
 8005fe6:	687a      	ldr	r2, [r7, #4]
 8005fe8:	683b      	ldr	r3, [r7, #0]
 8005fea:	781b      	ldrb	r3, [r3, #0]
 8005fec:	009b      	lsls	r3, r3, #2
 8005fee:	441a      	add	r2, r3
 8005ff0:	8bfb      	ldrh	r3, [r7, #30]
 8005ff2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005ff6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005ffa:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005ffe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006002:	b29b      	uxth	r3, r3
 8006004:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006006:	687a      	ldr	r2, [r7, #4]
 8006008:	683b      	ldr	r3, [r7, #0]
 800600a:	781b      	ldrb	r3, [r3, #0]
 800600c:	009b      	lsls	r3, r3, #2
 800600e:	4413      	add	r3, r2
 8006010:	881b      	ldrh	r3, [r3, #0]
 8006012:	83bb      	strh	r3, [r7, #28]
 8006014:	8bbb      	ldrh	r3, [r7, #28]
 8006016:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800601a:	2b00      	cmp	r3, #0
 800601c:	d01b      	beq.n	8006056 <USB_DeactivateEndpoint+0x1da>
 800601e:	687a      	ldr	r2, [r7, #4]
 8006020:	683b      	ldr	r3, [r7, #0]
 8006022:	781b      	ldrb	r3, [r3, #0]
 8006024:	009b      	lsls	r3, r3, #2
 8006026:	4413      	add	r3, r2
 8006028:	881b      	ldrh	r3, [r3, #0]
 800602a:	b29b      	uxth	r3, r3
 800602c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006030:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006034:	837b      	strh	r3, [r7, #26]
 8006036:	687a      	ldr	r2, [r7, #4]
 8006038:	683b      	ldr	r3, [r7, #0]
 800603a:	781b      	ldrb	r3, [r3, #0]
 800603c:	009b      	lsls	r3, r3, #2
 800603e:	441a      	add	r2, r3
 8006040:	8b7b      	ldrh	r3, [r7, #26]
 8006042:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006046:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800604a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800604e:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8006052:	b29b      	uxth	r3, r3
 8006054:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8006056:	687a      	ldr	r2, [r7, #4]
 8006058:	683b      	ldr	r3, [r7, #0]
 800605a:	781b      	ldrb	r3, [r3, #0]
 800605c:	009b      	lsls	r3, r3, #2
 800605e:	4413      	add	r3, r2
 8006060:	881b      	ldrh	r3, [r3, #0]
 8006062:	b29b      	uxth	r3, r3
 8006064:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006068:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800606c:	833b      	strh	r3, [r7, #24]
 800606e:	687a      	ldr	r2, [r7, #4]
 8006070:	683b      	ldr	r3, [r7, #0]
 8006072:	781b      	ldrb	r3, [r3, #0]
 8006074:	009b      	lsls	r3, r3, #2
 8006076:	441a      	add	r2, r3
 8006078:	8b3b      	ldrh	r3, [r7, #24]
 800607a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800607e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006082:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006086:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800608a:	b29b      	uxth	r3, r3
 800608c:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800608e:	687a      	ldr	r2, [r7, #4]
 8006090:	683b      	ldr	r3, [r7, #0]
 8006092:	781b      	ldrb	r3, [r3, #0]
 8006094:	009b      	lsls	r3, r3, #2
 8006096:	4413      	add	r3, r2
 8006098:	881b      	ldrh	r3, [r3, #0]
 800609a:	b29b      	uxth	r3, r3
 800609c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80060a0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80060a4:	82fb      	strh	r3, [r7, #22]
 80060a6:	687a      	ldr	r2, [r7, #4]
 80060a8:	683b      	ldr	r3, [r7, #0]
 80060aa:	781b      	ldrb	r3, [r3, #0]
 80060ac:	009b      	lsls	r3, r3, #2
 80060ae:	441a      	add	r2, r3
 80060b0:	8afb      	ldrh	r3, [r7, #22]
 80060b2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80060b6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80060ba:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80060be:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80060c2:	b29b      	uxth	r3, r3
 80060c4:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80060c6:	687a      	ldr	r2, [r7, #4]
 80060c8:	683b      	ldr	r3, [r7, #0]
 80060ca:	781b      	ldrb	r3, [r3, #0]
 80060cc:	009b      	lsls	r3, r3, #2
 80060ce:	4413      	add	r3, r2
 80060d0:	881b      	ldrh	r3, [r3, #0]
 80060d2:	b29b      	uxth	r3, r3
 80060d4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80060d8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80060dc:	82bb      	strh	r3, [r7, #20]
 80060de:	687a      	ldr	r2, [r7, #4]
 80060e0:	683b      	ldr	r3, [r7, #0]
 80060e2:	781b      	ldrb	r3, [r3, #0]
 80060e4:	009b      	lsls	r3, r3, #2
 80060e6:	441a      	add	r2, r3
 80060e8:	8abb      	ldrh	r3, [r7, #20]
 80060ea:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80060ee:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80060f2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80060f6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80060fa:	b29b      	uxth	r3, r3
 80060fc:	8013      	strh	r3, [r2, #0]
 80060fe:	e0a3      	b.n	8006248 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006100:	687a      	ldr	r2, [r7, #4]
 8006102:	683b      	ldr	r3, [r7, #0]
 8006104:	781b      	ldrb	r3, [r3, #0]
 8006106:	009b      	lsls	r3, r3, #2
 8006108:	4413      	add	r3, r2
 800610a:	881b      	ldrh	r3, [r3, #0]
 800610c:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800610e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8006110:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006114:	2b00      	cmp	r3, #0
 8006116:	d01b      	beq.n	8006150 <USB_DeactivateEndpoint+0x2d4>
 8006118:	687a      	ldr	r2, [r7, #4]
 800611a:	683b      	ldr	r3, [r7, #0]
 800611c:	781b      	ldrb	r3, [r3, #0]
 800611e:	009b      	lsls	r3, r3, #2
 8006120:	4413      	add	r3, r2
 8006122:	881b      	ldrh	r3, [r3, #0]
 8006124:	b29b      	uxth	r3, r3
 8006126:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800612a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800612e:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8006130:	687a      	ldr	r2, [r7, #4]
 8006132:	683b      	ldr	r3, [r7, #0]
 8006134:	781b      	ldrb	r3, [r3, #0]
 8006136:	009b      	lsls	r3, r3, #2
 8006138:	441a      	add	r2, r3
 800613a:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800613c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006140:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006144:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006148:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800614c:	b29b      	uxth	r3, r3
 800614e:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006150:	687a      	ldr	r2, [r7, #4]
 8006152:	683b      	ldr	r3, [r7, #0]
 8006154:	781b      	ldrb	r3, [r3, #0]
 8006156:	009b      	lsls	r3, r3, #2
 8006158:	4413      	add	r3, r2
 800615a:	881b      	ldrh	r3, [r3, #0]
 800615c:	857b      	strh	r3, [r7, #42]	; 0x2a
 800615e:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8006160:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006164:	2b00      	cmp	r3, #0
 8006166:	d01b      	beq.n	80061a0 <USB_DeactivateEndpoint+0x324>
 8006168:	687a      	ldr	r2, [r7, #4]
 800616a:	683b      	ldr	r3, [r7, #0]
 800616c:	781b      	ldrb	r3, [r3, #0]
 800616e:	009b      	lsls	r3, r3, #2
 8006170:	4413      	add	r3, r2
 8006172:	881b      	ldrh	r3, [r3, #0]
 8006174:	b29b      	uxth	r3, r3
 8006176:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800617a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800617e:	853b      	strh	r3, [r7, #40]	; 0x28
 8006180:	687a      	ldr	r2, [r7, #4]
 8006182:	683b      	ldr	r3, [r7, #0]
 8006184:	781b      	ldrb	r3, [r3, #0]
 8006186:	009b      	lsls	r3, r3, #2
 8006188:	441a      	add	r2, r3
 800618a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800618c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006190:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006194:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006198:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800619c:	b29b      	uxth	r3, r3
 800619e:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 80061a0:	687a      	ldr	r2, [r7, #4]
 80061a2:	683b      	ldr	r3, [r7, #0]
 80061a4:	781b      	ldrb	r3, [r3, #0]
 80061a6:	009b      	lsls	r3, r3, #2
 80061a8:	4413      	add	r3, r2
 80061aa:	881b      	ldrh	r3, [r3, #0]
 80061ac:	b29b      	uxth	r3, r3
 80061ae:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80061b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80061b6:	84fb      	strh	r3, [r7, #38]	; 0x26
 80061b8:	687a      	ldr	r2, [r7, #4]
 80061ba:	683b      	ldr	r3, [r7, #0]
 80061bc:	781b      	ldrb	r3, [r3, #0]
 80061be:	009b      	lsls	r3, r3, #2
 80061c0:	441a      	add	r2, r3
 80061c2:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80061c4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80061c8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80061cc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80061d0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80061d4:	b29b      	uxth	r3, r3
 80061d6:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80061d8:	687a      	ldr	r2, [r7, #4]
 80061da:	683b      	ldr	r3, [r7, #0]
 80061dc:	781b      	ldrb	r3, [r3, #0]
 80061de:	009b      	lsls	r3, r3, #2
 80061e0:	4413      	add	r3, r2
 80061e2:	881b      	ldrh	r3, [r3, #0]
 80061e4:	b29b      	uxth	r3, r3
 80061e6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80061ea:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80061ee:	84bb      	strh	r3, [r7, #36]	; 0x24
 80061f0:	687a      	ldr	r2, [r7, #4]
 80061f2:	683b      	ldr	r3, [r7, #0]
 80061f4:	781b      	ldrb	r3, [r3, #0]
 80061f6:	009b      	lsls	r3, r3, #2
 80061f8:	441a      	add	r2, r3
 80061fa:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80061fc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006200:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006204:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006208:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800620c:	b29b      	uxth	r3, r3
 800620e:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8006210:	687a      	ldr	r2, [r7, #4]
 8006212:	683b      	ldr	r3, [r7, #0]
 8006214:	781b      	ldrb	r3, [r3, #0]
 8006216:	009b      	lsls	r3, r3, #2
 8006218:	4413      	add	r3, r2
 800621a:	881b      	ldrh	r3, [r3, #0]
 800621c:	b29b      	uxth	r3, r3
 800621e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006222:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006226:	847b      	strh	r3, [r7, #34]	; 0x22
 8006228:	687a      	ldr	r2, [r7, #4]
 800622a:	683b      	ldr	r3, [r7, #0]
 800622c:	781b      	ldrb	r3, [r3, #0]
 800622e:	009b      	lsls	r3, r3, #2
 8006230:	441a      	add	r2, r3
 8006232:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8006234:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006238:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800623c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006240:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006244:	b29b      	uxth	r3, r3
 8006246:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8006248:	2300      	movs	r3, #0
}
 800624a:	4618      	mov	r0, r3
 800624c:	3734      	adds	r7, #52	; 0x34
 800624e:	46bd      	mov	sp, r7
 8006250:	bc80      	pop	{r7}
 8006252:	4770      	bx	lr

08006254 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006254:	b580      	push	{r7, lr}
 8006256:	b0c2      	sub	sp, #264	; 0x108
 8006258:	af00      	add	r7, sp, #0
 800625a:	1d3b      	adds	r3, r7, #4
 800625c:	6018      	str	r0, [r3, #0]
 800625e:	463b      	mov	r3, r7
 8006260:	6019      	str	r1, [r3, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006262:	463b      	mov	r3, r7
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	785b      	ldrb	r3, [r3, #1]
 8006268:	2b01      	cmp	r3, #1
 800626a:	f040 8545 	bne.w	8006cf8 <USB_EPStartXfer+0xaa4>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 800626e:	463b      	mov	r3, r7
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	699a      	ldr	r2, [r3, #24]
 8006274:	463b      	mov	r3, r7
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	691b      	ldr	r3, [r3, #16]
 800627a:	429a      	cmp	r2, r3
 800627c:	d905      	bls.n	800628a <USB_EPStartXfer+0x36>
    {
      len = ep->maxpacket;
 800627e:	463b      	mov	r3, r7
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	691b      	ldr	r3, [r3, #16]
 8006284:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8006288:	e004      	b.n	8006294 <USB_EPStartXfer+0x40>
    }
    else
    {
      len = ep->xfer_len;
 800628a:	463b      	mov	r3, r7
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	699b      	ldr	r3, [r3, #24]
 8006290:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8006294:	463b      	mov	r3, r7
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	7b1b      	ldrb	r3, [r3, #12]
 800629a:	2b00      	cmp	r3, #0
 800629c:	d128      	bne.n	80062f0 <USB_EPStartXfer+0x9c>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800629e:	463b      	mov	r3, r7
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	6959      	ldr	r1, [r3, #20]
 80062a4:	463b      	mov	r3, r7
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	88da      	ldrh	r2, [r3, #6]
 80062aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80062ae:	b29b      	uxth	r3, r3
 80062b0:	1d38      	adds	r0, r7, #4
 80062b2:	6800      	ldr	r0, [r0, #0]
 80062b4:	f001 fa58 	bl	8007768 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 80062b8:	1d3b      	adds	r3, r7, #4
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	613b      	str	r3, [r7, #16]
 80062be:	1d3b      	adds	r3, r7, #4
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80062c6:	b29b      	uxth	r3, r3
 80062c8:	461a      	mov	r2, r3
 80062ca:	693b      	ldr	r3, [r7, #16]
 80062cc:	4413      	add	r3, r2
 80062ce:	613b      	str	r3, [r7, #16]
 80062d0:	463b      	mov	r3, r7
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	781b      	ldrb	r3, [r3, #0]
 80062d6:	011a      	lsls	r2, r3, #4
 80062d8:	693b      	ldr	r3, [r7, #16]
 80062da:	4413      	add	r3, r2
 80062dc:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80062e0:	60fb      	str	r3, [r7, #12]
 80062e2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80062e6:	b29a      	uxth	r2, r3
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	801a      	strh	r2, [r3, #0]
 80062ec:	f000 bcdb 	b.w	8006ca6 <USB_EPStartXfer+0xa52>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 80062f0:	463b      	mov	r3, r7
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	78db      	ldrb	r3, [r3, #3]
 80062f6:	2b02      	cmp	r3, #2
 80062f8:	f040 836f 	bne.w	80069da <USB_EPStartXfer+0x786>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 80062fc:	463b      	mov	r3, r7
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	6a1a      	ldr	r2, [r3, #32]
 8006302:	463b      	mov	r3, r7
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	691b      	ldr	r3, [r3, #16]
 8006308:	429a      	cmp	r2, r3
 800630a:	f240 8313 	bls.w	8006934 <USB_EPStartXfer+0x6e0>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800630e:	1d3b      	adds	r3, r7, #4
 8006310:	681a      	ldr	r2, [r3, #0]
 8006312:	463b      	mov	r3, r7
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	781b      	ldrb	r3, [r3, #0]
 8006318:	009b      	lsls	r3, r3, #2
 800631a:	4413      	add	r3, r2
 800631c:	881b      	ldrh	r3, [r3, #0]
 800631e:	b29b      	uxth	r3, r3
 8006320:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006324:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006328:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
 800632c:	1d3b      	adds	r3, r7, #4
 800632e:	681a      	ldr	r2, [r3, #0]
 8006330:	463b      	mov	r3, r7
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	781b      	ldrb	r3, [r3, #0]
 8006336:	009b      	lsls	r3, r3, #2
 8006338:	441a      	add	r2, r3
 800633a:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800633e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006342:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006346:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 800634a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800634e:	b29b      	uxth	r3, r3
 8006350:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 8006352:	463b      	mov	r3, r7
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	6a1a      	ldr	r2, [r3, #32]
 8006358:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800635c:	1ad2      	subs	r2, r2, r3
 800635e:	463b      	mov	r3, r7
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8006364:	1d3b      	adds	r3, r7, #4
 8006366:	681a      	ldr	r2, [r3, #0]
 8006368:	463b      	mov	r3, r7
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	781b      	ldrb	r3, [r3, #0]
 800636e:	009b      	lsls	r3, r3, #2
 8006370:	4413      	add	r3, r2
 8006372:	881b      	ldrh	r3, [r3, #0]
 8006374:	b29b      	uxth	r3, r3
 8006376:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800637a:	2b00      	cmp	r3, #0
 800637c:	f000 816d 	beq.w	800665a <USB_EPStartXfer+0x406>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8006380:	1d3b      	adds	r3, r7, #4
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	633b      	str	r3, [r7, #48]	; 0x30
 8006386:	463b      	mov	r3, r7
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	785b      	ldrb	r3, [r3, #1]
 800638c:	2b00      	cmp	r3, #0
 800638e:	d16e      	bne.n	800646e <USB_EPStartXfer+0x21a>
 8006390:	1d3b      	adds	r3, r7, #4
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	62bb      	str	r3, [r7, #40]	; 0x28
 8006396:	1d3b      	adds	r3, r7, #4
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800639e:	b29b      	uxth	r3, r3
 80063a0:	461a      	mov	r2, r3
 80063a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063a4:	4413      	add	r3, r2
 80063a6:	62bb      	str	r3, [r7, #40]	; 0x28
 80063a8:	463b      	mov	r3, r7
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	781b      	ldrb	r3, [r3, #0]
 80063ae:	011a      	lsls	r2, r3, #4
 80063b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063b2:	4413      	add	r3, r2
 80063b4:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80063b8:	627b      	str	r3, [r7, #36]	; 0x24
 80063ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063bc:	881b      	ldrh	r3, [r3, #0]
 80063be:	b29b      	uxth	r3, r3
 80063c0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80063c4:	b29a      	uxth	r2, r3
 80063c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063c8:	801a      	strh	r2, [r3, #0]
 80063ca:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80063ce:	2b3e      	cmp	r3, #62	; 0x3e
 80063d0:	d921      	bls.n	8006416 <USB_EPStartXfer+0x1c2>
 80063d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80063d6:	095b      	lsrs	r3, r3, #5
 80063d8:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 80063dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80063e0:	f003 031f 	and.w	r3, r3, #31
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d104      	bne.n	80063f2 <USB_EPStartXfer+0x19e>
 80063e8:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 80063ec:	3b01      	subs	r3, #1
 80063ee:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 80063f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063f4:	881b      	ldrh	r3, [r3, #0]
 80063f6:	b29a      	uxth	r2, r3
 80063f8:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 80063fc:	b29b      	uxth	r3, r3
 80063fe:	029b      	lsls	r3, r3, #10
 8006400:	b29b      	uxth	r3, r3
 8006402:	4313      	orrs	r3, r2
 8006404:	b29b      	uxth	r3, r3
 8006406:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800640a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800640e:	b29a      	uxth	r2, r3
 8006410:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006412:	801a      	strh	r2, [r3, #0]
 8006414:	e047      	b.n	80064a6 <USB_EPStartXfer+0x252>
 8006416:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800641a:	2b00      	cmp	r3, #0
 800641c:	d10a      	bne.n	8006434 <USB_EPStartXfer+0x1e0>
 800641e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006420:	881b      	ldrh	r3, [r3, #0]
 8006422:	b29b      	uxth	r3, r3
 8006424:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006428:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800642c:	b29a      	uxth	r2, r3
 800642e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006430:	801a      	strh	r2, [r3, #0]
 8006432:	e038      	b.n	80064a6 <USB_EPStartXfer+0x252>
 8006434:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006438:	085b      	lsrs	r3, r3, #1
 800643a:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800643e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006442:	f003 0301 	and.w	r3, r3, #1
 8006446:	2b00      	cmp	r3, #0
 8006448:	d004      	beq.n	8006454 <USB_EPStartXfer+0x200>
 800644a:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800644e:	3301      	adds	r3, #1
 8006450:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8006454:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006456:	881b      	ldrh	r3, [r3, #0]
 8006458:	b29a      	uxth	r2, r3
 800645a:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800645e:	b29b      	uxth	r3, r3
 8006460:	029b      	lsls	r3, r3, #10
 8006462:	b29b      	uxth	r3, r3
 8006464:	4313      	orrs	r3, r2
 8006466:	b29a      	uxth	r2, r3
 8006468:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800646a:	801a      	strh	r2, [r3, #0]
 800646c:	e01b      	b.n	80064a6 <USB_EPStartXfer+0x252>
 800646e:	463b      	mov	r3, r7
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	785b      	ldrb	r3, [r3, #1]
 8006474:	2b01      	cmp	r3, #1
 8006476:	d116      	bne.n	80064a6 <USB_EPStartXfer+0x252>
 8006478:	1d3b      	adds	r3, r7, #4
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006480:	b29b      	uxth	r3, r3
 8006482:	461a      	mov	r2, r3
 8006484:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006486:	4413      	add	r3, r2
 8006488:	633b      	str	r3, [r7, #48]	; 0x30
 800648a:	463b      	mov	r3, r7
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	781b      	ldrb	r3, [r3, #0]
 8006490:	011a      	lsls	r2, r3, #4
 8006492:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006494:	4413      	add	r3, r2
 8006496:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800649a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800649c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80064a0:	b29a      	uxth	r2, r3
 80064a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80064a4:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 80064a6:	463b      	mov	r3, r7
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	895b      	ldrh	r3, [r3, #10]
 80064ac:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80064b0:	463b      	mov	r3, r7
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	6959      	ldr	r1, [r3, #20]
 80064b6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80064ba:	b29b      	uxth	r3, r3
 80064bc:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 80064c0:	1d38      	adds	r0, r7, #4
 80064c2:	6800      	ldr	r0, [r0, #0]
 80064c4:	f001 f950 	bl	8007768 <USB_WritePMA>
            ep->xfer_buff += len;
 80064c8:	463b      	mov	r3, r7
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	695a      	ldr	r2, [r3, #20]
 80064ce:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80064d2:	441a      	add	r2, r3
 80064d4:	463b      	mov	r3, r7
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 80064da:	463b      	mov	r3, r7
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	6a1a      	ldr	r2, [r3, #32]
 80064e0:	463b      	mov	r3, r7
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	691b      	ldr	r3, [r3, #16]
 80064e6:	429a      	cmp	r2, r3
 80064e8:	d909      	bls.n	80064fe <USB_EPStartXfer+0x2aa>
            {
              ep->xfer_len_db -= len;
 80064ea:	463b      	mov	r3, r7
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	6a1a      	ldr	r2, [r3, #32]
 80064f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80064f4:	1ad2      	subs	r2, r2, r3
 80064f6:	463b      	mov	r3, r7
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	621a      	str	r2, [r3, #32]
 80064fc:	e008      	b.n	8006510 <USB_EPStartXfer+0x2bc>
            }
            else
            {
              len = ep->xfer_len_db;
 80064fe:	463b      	mov	r3, r7
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	6a1b      	ldr	r3, [r3, #32]
 8006504:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
              ep->xfer_len_db = 0U;
 8006508:	463b      	mov	r3, r7
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	2200      	movs	r2, #0
 800650e:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8006510:	463b      	mov	r3, r7
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	785b      	ldrb	r3, [r3, #1]
 8006516:	2b00      	cmp	r3, #0
 8006518:	d16e      	bne.n	80065f8 <USB_EPStartXfer+0x3a4>
 800651a:	1d3b      	adds	r3, r7, #4
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	61bb      	str	r3, [r7, #24]
 8006520:	1d3b      	adds	r3, r7, #4
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006528:	b29b      	uxth	r3, r3
 800652a:	461a      	mov	r2, r3
 800652c:	69bb      	ldr	r3, [r7, #24]
 800652e:	4413      	add	r3, r2
 8006530:	61bb      	str	r3, [r7, #24]
 8006532:	463b      	mov	r3, r7
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	781b      	ldrb	r3, [r3, #0]
 8006538:	011a      	lsls	r2, r3, #4
 800653a:	69bb      	ldr	r3, [r7, #24]
 800653c:	4413      	add	r3, r2
 800653e:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8006542:	617b      	str	r3, [r7, #20]
 8006544:	697b      	ldr	r3, [r7, #20]
 8006546:	881b      	ldrh	r3, [r3, #0]
 8006548:	b29b      	uxth	r3, r3
 800654a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800654e:	b29a      	uxth	r2, r3
 8006550:	697b      	ldr	r3, [r7, #20]
 8006552:	801a      	strh	r2, [r3, #0]
 8006554:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006558:	2b3e      	cmp	r3, #62	; 0x3e
 800655a:	d921      	bls.n	80065a0 <USB_EPStartXfer+0x34c>
 800655c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006560:	095b      	lsrs	r3, r3, #5
 8006562:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8006566:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800656a:	f003 031f 	and.w	r3, r3, #31
 800656e:	2b00      	cmp	r3, #0
 8006570:	d104      	bne.n	800657c <USB_EPStartXfer+0x328>
 8006572:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006576:	3b01      	subs	r3, #1
 8006578:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800657c:	697b      	ldr	r3, [r7, #20]
 800657e:	881b      	ldrh	r3, [r3, #0]
 8006580:	b29a      	uxth	r2, r3
 8006582:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006586:	b29b      	uxth	r3, r3
 8006588:	029b      	lsls	r3, r3, #10
 800658a:	b29b      	uxth	r3, r3
 800658c:	4313      	orrs	r3, r2
 800658e:	b29b      	uxth	r3, r3
 8006590:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006594:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006598:	b29a      	uxth	r2, r3
 800659a:	697b      	ldr	r3, [r7, #20]
 800659c:	801a      	strh	r2, [r3, #0]
 800659e:	e04a      	b.n	8006636 <USB_EPStartXfer+0x3e2>
 80065a0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d10a      	bne.n	80065be <USB_EPStartXfer+0x36a>
 80065a8:	697b      	ldr	r3, [r7, #20]
 80065aa:	881b      	ldrh	r3, [r3, #0]
 80065ac:	b29b      	uxth	r3, r3
 80065ae:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80065b2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80065b6:	b29a      	uxth	r2, r3
 80065b8:	697b      	ldr	r3, [r7, #20]
 80065ba:	801a      	strh	r2, [r3, #0]
 80065bc:	e03b      	b.n	8006636 <USB_EPStartXfer+0x3e2>
 80065be:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80065c2:	085b      	lsrs	r3, r3, #1
 80065c4:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 80065c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80065cc:	f003 0301 	and.w	r3, r3, #1
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d004      	beq.n	80065de <USB_EPStartXfer+0x38a>
 80065d4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80065d8:	3301      	adds	r3, #1
 80065da:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 80065de:	697b      	ldr	r3, [r7, #20]
 80065e0:	881b      	ldrh	r3, [r3, #0]
 80065e2:	b29a      	uxth	r2, r3
 80065e4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80065e8:	b29b      	uxth	r3, r3
 80065ea:	029b      	lsls	r3, r3, #10
 80065ec:	b29b      	uxth	r3, r3
 80065ee:	4313      	orrs	r3, r2
 80065f0:	b29a      	uxth	r2, r3
 80065f2:	697b      	ldr	r3, [r7, #20]
 80065f4:	801a      	strh	r2, [r3, #0]
 80065f6:	e01e      	b.n	8006636 <USB_EPStartXfer+0x3e2>
 80065f8:	463b      	mov	r3, r7
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	785b      	ldrb	r3, [r3, #1]
 80065fe:	2b01      	cmp	r3, #1
 8006600:	d119      	bne.n	8006636 <USB_EPStartXfer+0x3e2>
 8006602:	1d3b      	adds	r3, r7, #4
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	623b      	str	r3, [r7, #32]
 8006608:	1d3b      	adds	r3, r7, #4
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006610:	b29b      	uxth	r3, r3
 8006612:	461a      	mov	r2, r3
 8006614:	6a3b      	ldr	r3, [r7, #32]
 8006616:	4413      	add	r3, r2
 8006618:	623b      	str	r3, [r7, #32]
 800661a:	463b      	mov	r3, r7
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	781b      	ldrb	r3, [r3, #0]
 8006620:	011a      	lsls	r2, r3, #4
 8006622:	6a3b      	ldr	r3, [r7, #32]
 8006624:	4413      	add	r3, r2
 8006626:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800662a:	61fb      	str	r3, [r7, #28]
 800662c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006630:	b29a      	uxth	r2, r3
 8006632:	69fb      	ldr	r3, [r7, #28]
 8006634:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8006636:	463b      	mov	r3, r7
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	891b      	ldrh	r3, [r3, #8]
 800663c:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006640:	463b      	mov	r3, r7
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	6959      	ldr	r1, [r3, #20]
 8006646:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800664a:	b29b      	uxth	r3, r3
 800664c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8006650:	1d38      	adds	r0, r7, #4
 8006652:	6800      	ldr	r0, [r0, #0]
 8006654:	f001 f888 	bl	8007768 <USB_WritePMA>
 8006658:	e325      	b.n	8006ca6 <USB_EPStartXfer+0xa52>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800665a:	463b      	mov	r3, r7
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	785b      	ldrb	r3, [r3, #1]
 8006660:	2b00      	cmp	r3, #0
 8006662:	d16e      	bne.n	8006742 <USB_EPStartXfer+0x4ee>
 8006664:	1d3b      	adds	r3, r7, #4
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	64bb      	str	r3, [r7, #72]	; 0x48
 800666a:	1d3b      	adds	r3, r7, #4
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006672:	b29b      	uxth	r3, r3
 8006674:	461a      	mov	r2, r3
 8006676:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006678:	4413      	add	r3, r2
 800667a:	64bb      	str	r3, [r7, #72]	; 0x48
 800667c:	463b      	mov	r3, r7
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	781b      	ldrb	r3, [r3, #0]
 8006682:	011a      	lsls	r2, r3, #4
 8006684:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006686:	4413      	add	r3, r2
 8006688:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800668c:	647b      	str	r3, [r7, #68]	; 0x44
 800668e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006690:	881b      	ldrh	r3, [r3, #0]
 8006692:	b29b      	uxth	r3, r3
 8006694:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006698:	b29a      	uxth	r2, r3
 800669a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800669c:	801a      	strh	r2, [r3, #0]
 800669e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80066a2:	2b3e      	cmp	r3, #62	; 0x3e
 80066a4:	d921      	bls.n	80066ea <USB_EPStartXfer+0x496>
 80066a6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80066aa:	095b      	lsrs	r3, r3, #5
 80066ac:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 80066b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80066b4:	f003 031f 	and.w	r3, r3, #31
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d104      	bne.n	80066c6 <USB_EPStartXfer+0x472>
 80066bc:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80066c0:	3b01      	subs	r3, #1
 80066c2:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 80066c6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80066c8:	881b      	ldrh	r3, [r3, #0]
 80066ca:	b29a      	uxth	r2, r3
 80066cc:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80066d0:	b29b      	uxth	r3, r3
 80066d2:	029b      	lsls	r3, r3, #10
 80066d4:	b29b      	uxth	r3, r3
 80066d6:	4313      	orrs	r3, r2
 80066d8:	b29b      	uxth	r3, r3
 80066da:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80066de:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80066e2:	b29a      	uxth	r2, r3
 80066e4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80066e6:	801a      	strh	r2, [r3, #0]
 80066e8:	e04a      	b.n	8006780 <USB_EPStartXfer+0x52c>
 80066ea:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d10a      	bne.n	8006708 <USB_EPStartXfer+0x4b4>
 80066f2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80066f4:	881b      	ldrh	r3, [r3, #0]
 80066f6:	b29b      	uxth	r3, r3
 80066f8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80066fc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006700:	b29a      	uxth	r2, r3
 8006702:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006704:	801a      	strh	r2, [r3, #0]
 8006706:	e03b      	b.n	8006780 <USB_EPStartXfer+0x52c>
 8006708:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800670c:	085b      	lsrs	r3, r3, #1
 800670e:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8006712:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006716:	f003 0301 	and.w	r3, r3, #1
 800671a:	2b00      	cmp	r3, #0
 800671c:	d004      	beq.n	8006728 <USB_EPStartXfer+0x4d4>
 800671e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8006722:	3301      	adds	r3, #1
 8006724:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8006728:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800672a:	881b      	ldrh	r3, [r3, #0]
 800672c:	b29a      	uxth	r2, r3
 800672e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8006732:	b29b      	uxth	r3, r3
 8006734:	029b      	lsls	r3, r3, #10
 8006736:	b29b      	uxth	r3, r3
 8006738:	4313      	orrs	r3, r2
 800673a:	b29a      	uxth	r2, r3
 800673c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800673e:	801a      	strh	r2, [r3, #0]
 8006740:	e01e      	b.n	8006780 <USB_EPStartXfer+0x52c>
 8006742:	463b      	mov	r3, r7
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	785b      	ldrb	r3, [r3, #1]
 8006748:	2b01      	cmp	r3, #1
 800674a:	d119      	bne.n	8006780 <USB_EPStartXfer+0x52c>
 800674c:	1d3b      	adds	r3, r7, #4
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	653b      	str	r3, [r7, #80]	; 0x50
 8006752:	1d3b      	adds	r3, r7, #4
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800675a:	b29b      	uxth	r3, r3
 800675c:	461a      	mov	r2, r3
 800675e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006760:	4413      	add	r3, r2
 8006762:	653b      	str	r3, [r7, #80]	; 0x50
 8006764:	463b      	mov	r3, r7
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	781b      	ldrb	r3, [r3, #0]
 800676a:	011a      	lsls	r2, r3, #4
 800676c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800676e:	4413      	add	r3, r2
 8006770:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8006774:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006776:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800677a:	b29a      	uxth	r2, r3
 800677c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800677e:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8006780:	463b      	mov	r3, r7
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	891b      	ldrh	r3, [r3, #8]
 8006786:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800678a:	463b      	mov	r3, r7
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	6959      	ldr	r1, [r3, #20]
 8006790:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006794:	b29b      	uxth	r3, r3
 8006796:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800679a:	1d38      	adds	r0, r7, #4
 800679c:	6800      	ldr	r0, [r0, #0]
 800679e:	f000 ffe3 	bl	8007768 <USB_WritePMA>
            ep->xfer_buff += len;
 80067a2:	463b      	mov	r3, r7
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	695a      	ldr	r2, [r3, #20]
 80067a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80067ac:	441a      	add	r2, r3
 80067ae:	463b      	mov	r3, r7
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 80067b4:	463b      	mov	r3, r7
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	6a1a      	ldr	r2, [r3, #32]
 80067ba:	463b      	mov	r3, r7
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	691b      	ldr	r3, [r3, #16]
 80067c0:	429a      	cmp	r2, r3
 80067c2:	d909      	bls.n	80067d8 <USB_EPStartXfer+0x584>
            {
              ep->xfer_len_db -= len;
 80067c4:	463b      	mov	r3, r7
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	6a1a      	ldr	r2, [r3, #32]
 80067ca:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80067ce:	1ad2      	subs	r2, r2, r3
 80067d0:	463b      	mov	r3, r7
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	621a      	str	r2, [r3, #32]
 80067d6:	e008      	b.n	80067ea <USB_EPStartXfer+0x596>
            }
            else
            {
              len = ep->xfer_len_db;
 80067d8:	463b      	mov	r3, r7
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	6a1b      	ldr	r3, [r3, #32]
 80067de:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
              ep->xfer_len_db = 0U;
 80067e2:	463b      	mov	r3, r7
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	2200      	movs	r2, #0
 80067e8:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80067ea:	1d3b      	adds	r3, r7, #4
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	643b      	str	r3, [r7, #64]	; 0x40
 80067f0:	463b      	mov	r3, r7
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	785b      	ldrb	r3, [r3, #1]
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d16e      	bne.n	80068d8 <USB_EPStartXfer+0x684>
 80067fa:	1d3b      	adds	r3, r7, #4
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	63bb      	str	r3, [r7, #56]	; 0x38
 8006800:	1d3b      	adds	r3, r7, #4
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006808:	b29b      	uxth	r3, r3
 800680a:	461a      	mov	r2, r3
 800680c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800680e:	4413      	add	r3, r2
 8006810:	63bb      	str	r3, [r7, #56]	; 0x38
 8006812:	463b      	mov	r3, r7
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	781b      	ldrb	r3, [r3, #0]
 8006818:	011a      	lsls	r2, r3, #4
 800681a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800681c:	4413      	add	r3, r2
 800681e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006822:	637b      	str	r3, [r7, #52]	; 0x34
 8006824:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006826:	881b      	ldrh	r3, [r3, #0]
 8006828:	b29b      	uxth	r3, r3
 800682a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800682e:	b29a      	uxth	r2, r3
 8006830:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006832:	801a      	strh	r2, [r3, #0]
 8006834:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006838:	2b3e      	cmp	r3, #62	; 0x3e
 800683a:	d921      	bls.n	8006880 <USB_EPStartXfer+0x62c>
 800683c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006840:	095b      	lsrs	r3, r3, #5
 8006842:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8006846:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800684a:	f003 031f 	and.w	r3, r3, #31
 800684e:	2b00      	cmp	r3, #0
 8006850:	d104      	bne.n	800685c <USB_EPStartXfer+0x608>
 8006852:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006856:	3b01      	subs	r3, #1
 8006858:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800685c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800685e:	881b      	ldrh	r3, [r3, #0]
 8006860:	b29a      	uxth	r2, r3
 8006862:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006866:	b29b      	uxth	r3, r3
 8006868:	029b      	lsls	r3, r3, #10
 800686a:	b29b      	uxth	r3, r3
 800686c:	4313      	orrs	r3, r2
 800686e:	b29b      	uxth	r3, r3
 8006870:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006874:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006878:	b29a      	uxth	r2, r3
 800687a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800687c:	801a      	strh	r2, [r3, #0]
 800687e:	e047      	b.n	8006910 <USB_EPStartXfer+0x6bc>
 8006880:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006884:	2b00      	cmp	r3, #0
 8006886:	d10a      	bne.n	800689e <USB_EPStartXfer+0x64a>
 8006888:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800688a:	881b      	ldrh	r3, [r3, #0]
 800688c:	b29b      	uxth	r3, r3
 800688e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006892:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006896:	b29a      	uxth	r2, r3
 8006898:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800689a:	801a      	strh	r2, [r3, #0]
 800689c:	e038      	b.n	8006910 <USB_EPStartXfer+0x6bc>
 800689e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80068a2:	085b      	lsrs	r3, r3, #1
 80068a4:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 80068a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80068ac:	f003 0301 	and.w	r3, r3, #1
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	d004      	beq.n	80068be <USB_EPStartXfer+0x66a>
 80068b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80068b8:	3301      	adds	r3, #1
 80068ba:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 80068be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80068c0:	881b      	ldrh	r3, [r3, #0]
 80068c2:	b29a      	uxth	r2, r3
 80068c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80068c8:	b29b      	uxth	r3, r3
 80068ca:	029b      	lsls	r3, r3, #10
 80068cc:	b29b      	uxth	r3, r3
 80068ce:	4313      	orrs	r3, r2
 80068d0:	b29a      	uxth	r2, r3
 80068d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80068d4:	801a      	strh	r2, [r3, #0]
 80068d6:	e01b      	b.n	8006910 <USB_EPStartXfer+0x6bc>
 80068d8:	463b      	mov	r3, r7
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	785b      	ldrb	r3, [r3, #1]
 80068de:	2b01      	cmp	r3, #1
 80068e0:	d116      	bne.n	8006910 <USB_EPStartXfer+0x6bc>
 80068e2:	1d3b      	adds	r3, r7, #4
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80068ea:	b29b      	uxth	r3, r3
 80068ec:	461a      	mov	r2, r3
 80068ee:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80068f0:	4413      	add	r3, r2
 80068f2:	643b      	str	r3, [r7, #64]	; 0x40
 80068f4:	463b      	mov	r3, r7
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	781b      	ldrb	r3, [r3, #0]
 80068fa:	011a      	lsls	r2, r3, #4
 80068fc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80068fe:	4413      	add	r3, r2
 8006900:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006904:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006906:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800690a:	b29a      	uxth	r2, r3
 800690c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800690e:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8006910:	463b      	mov	r3, r7
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	895b      	ldrh	r3, [r3, #10]
 8006916:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800691a:	463b      	mov	r3, r7
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	6959      	ldr	r1, [r3, #20]
 8006920:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006924:	b29b      	uxth	r3, r3
 8006926:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800692a:	1d38      	adds	r0, r7, #4
 800692c:	6800      	ldr	r0, [r0, #0]
 800692e:	f000 ff1b 	bl	8007768 <USB_WritePMA>
 8006932:	e1b8      	b.n	8006ca6 <USB_EPStartXfer+0xa52>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 8006934:	463b      	mov	r3, r7
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	6a1b      	ldr	r3, [r3, #32]
 800693a:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 800693e:	1d3b      	adds	r3, r7, #4
 8006940:	681a      	ldr	r2, [r3, #0]
 8006942:	463b      	mov	r3, r7
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	781b      	ldrb	r3, [r3, #0]
 8006948:	009b      	lsls	r3, r3, #2
 800694a:	4413      	add	r3, r2
 800694c:	881b      	ldrh	r3, [r3, #0]
 800694e:	b29b      	uxth	r3, r3
 8006950:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 8006954:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006958:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
 800695c:	1d3b      	adds	r3, r7, #4
 800695e:	681a      	ldr	r2, [r3, #0]
 8006960:	463b      	mov	r3, r7
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	781b      	ldrb	r3, [r3, #0]
 8006966:	009b      	lsls	r3, r3, #2
 8006968:	441a      	add	r2, r3
 800696a:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 800696e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006972:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006976:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800697a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800697e:	b29b      	uxth	r3, r3
 8006980:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8006982:	1d3b      	adds	r3, r7, #4
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006988:	1d3b      	adds	r3, r7, #4
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006990:	b29b      	uxth	r3, r3
 8006992:	461a      	mov	r2, r3
 8006994:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006996:	4413      	add	r3, r2
 8006998:	65fb      	str	r3, [r7, #92]	; 0x5c
 800699a:	463b      	mov	r3, r7
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	781b      	ldrb	r3, [r3, #0]
 80069a0:	011a      	lsls	r2, r3, #4
 80069a2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80069a4:	4413      	add	r3, r2
 80069a6:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80069aa:	65bb      	str	r3, [r7, #88]	; 0x58
 80069ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80069b0:	b29a      	uxth	r2, r3
 80069b2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80069b4:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 80069b6:	463b      	mov	r3, r7
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	891b      	ldrh	r3, [r3, #8]
 80069bc:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80069c0:	463b      	mov	r3, r7
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	6959      	ldr	r1, [r3, #20]
 80069c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80069ca:	b29b      	uxth	r3, r3
 80069cc:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 80069d0:	1d38      	adds	r0, r7, #4
 80069d2:	6800      	ldr	r0, [r0, #0]
 80069d4:	f000 fec8 	bl	8007768 <USB_WritePMA>
 80069d8:	e165      	b.n	8006ca6 <USB_EPStartXfer+0xa52>
        }
      }
      else /* manage isochronous double buffer IN mode */
      {
        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 80069da:	463b      	mov	r3, r7
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	6a1a      	ldr	r2, [r3, #32]
 80069e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80069e4:	1ad2      	subs	r2, r2, r3
 80069e6:	463b      	mov	r3, r7
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 80069ec:	1d3b      	adds	r3, r7, #4
 80069ee:	681a      	ldr	r2, [r3, #0]
 80069f0:	463b      	mov	r3, r7
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	781b      	ldrb	r3, [r3, #0]
 80069f6:	009b      	lsls	r3, r3, #2
 80069f8:	4413      	add	r3, r2
 80069fa:	881b      	ldrh	r3, [r3, #0]
 80069fc:	b29b      	uxth	r3, r3
 80069fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	f000 80a5 	beq.w	8006b52 <USB_EPStartXfer+0x8fe>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8006a08:	1d3b      	adds	r3, r7, #4
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	673b      	str	r3, [r7, #112]	; 0x70
 8006a0e:	463b      	mov	r3, r7
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	785b      	ldrb	r3, [r3, #1]
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d16e      	bne.n	8006af6 <USB_EPStartXfer+0x8a2>
 8006a18:	1d3b      	adds	r3, r7, #4
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	66bb      	str	r3, [r7, #104]	; 0x68
 8006a1e:	1d3b      	adds	r3, r7, #4
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006a26:	b29b      	uxth	r3, r3
 8006a28:	461a      	mov	r2, r3
 8006a2a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8006a2c:	4413      	add	r3, r2
 8006a2e:	66bb      	str	r3, [r7, #104]	; 0x68
 8006a30:	463b      	mov	r3, r7
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	781b      	ldrb	r3, [r3, #0]
 8006a36:	011a      	lsls	r2, r3, #4
 8006a38:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8006a3a:	4413      	add	r3, r2
 8006a3c:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006a40:	667b      	str	r3, [r7, #100]	; 0x64
 8006a42:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006a44:	881b      	ldrh	r3, [r3, #0]
 8006a46:	b29b      	uxth	r3, r3
 8006a48:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006a4c:	b29a      	uxth	r2, r3
 8006a4e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006a50:	801a      	strh	r2, [r3, #0]
 8006a52:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006a56:	2b3e      	cmp	r3, #62	; 0x3e
 8006a58:	d921      	bls.n	8006a9e <USB_EPStartXfer+0x84a>
 8006a5a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006a5e:	095b      	lsrs	r3, r3, #5
 8006a60:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8006a64:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006a68:	f003 031f 	and.w	r3, r3, #31
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d104      	bne.n	8006a7a <USB_EPStartXfer+0x826>
 8006a70:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8006a74:	3b01      	subs	r3, #1
 8006a76:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8006a7a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006a7c:	881b      	ldrh	r3, [r3, #0]
 8006a7e:	b29a      	uxth	r2, r3
 8006a80:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8006a84:	b29b      	uxth	r3, r3
 8006a86:	029b      	lsls	r3, r3, #10
 8006a88:	b29b      	uxth	r3, r3
 8006a8a:	4313      	orrs	r3, r2
 8006a8c:	b29b      	uxth	r3, r3
 8006a8e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006a92:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006a96:	b29a      	uxth	r2, r3
 8006a98:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006a9a:	801a      	strh	r2, [r3, #0]
 8006a9c:	e047      	b.n	8006b2e <USB_EPStartXfer+0x8da>
 8006a9e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d10a      	bne.n	8006abc <USB_EPStartXfer+0x868>
 8006aa6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006aa8:	881b      	ldrh	r3, [r3, #0]
 8006aaa:	b29b      	uxth	r3, r3
 8006aac:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006ab0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006ab4:	b29a      	uxth	r2, r3
 8006ab6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006ab8:	801a      	strh	r2, [r3, #0]
 8006aba:	e038      	b.n	8006b2e <USB_EPStartXfer+0x8da>
 8006abc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006ac0:	085b      	lsrs	r3, r3, #1
 8006ac2:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8006ac6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006aca:	f003 0301 	and.w	r3, r3, #1
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d004      	beq.n	8006adc <USB_EPStartXfer+0x888>
 8006ad2:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8006ad6:	3301      	adds	r3, #1
 8006ad8:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8006adc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006ade:	881b      	ldrh	r3, [r3, #0]
 8006ae0:	b29a      	uxth	r2, r3
 8006ae2:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8006ae6:	b29b      	uxth	r3, r3
 8006ae8:	029b      	lsls	r3, r3, #10
 8006aea:	b29b      	uxth	r3, r3
 8006aec:	4313      	orrs	r3, r2
 8006aee:	b29a      	uxth	r2, r3
 8006af0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006af2:	801a      	strh	r2, [r3, #0]
 8006af4:	e01b      	b.n	8006b2e <USB_EPStartXfer+0x8da>
 8006af6:	463b      	mov	r3, r7
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	785b      	ldrb	r3, [r3, #1]
 8006afc:	2b01      	cmp	r3, #1
 8006afe:	d116      	bne.n	8006b2e <USB_EPStartXfer+0x8da>
 8006b00:	1d3b      	adds	r3, r7, #4
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006b08:	b29b      	uxth	r3, r3
 8006b0a:	461a      	mov	r2, r3
 8006b0c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006b0e:	4413      	add	r3, r2
 8006b10:	673b      	str	r3, [r7, #112]	; 0x70
 8006b12:	463b      	mov	r3, r7
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	781b      	ldrb	r3, [r3, #0]
 8006b18:	011a      	lsls	r2, r3, #4
 8006b1a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006b1c:	4413      	add	r3, r2
 8006b1e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006b22:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006b24:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006b28:	b29a      	uxth	r2, r3
 8006b2a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006b2c:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 8006b2e:	463b      	mov	r3, r7
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	895b      	ldrh	r3, [r3, #10]
 8006b34:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006b38:	463b      	mov	r3, r7
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	6959      	ldr	r1, [r3, #20]
 8006b3e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006b42:	b29b      	uxth	r3, r3
 8006b44:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8006b48:	1d38      	adds	r0, r7, #4
 8006b4a:	6800      	ldr	r0, [r0, #0]
 8006b4c:	f000 fe0c 	bl	8007768 <USB_WritePMA>
 8006b50:	e0a9      	b.n	8006ca6 <USB_EPStartXfer+0xa52>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8006b52:	463b      	mov	r3, r7
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	785b      	ldrb	r3, [r3, #1]
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d16e      	bne.n	8006c3a <USB_EPStartXfer+0x9e6>
 8006b5c:	1d3b      	adds	r3, r7, #4
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	67fb      	str	r3, [r7, #124]	; 0x7c
 8006b62:	1d3b      	adds	r3, r7, #4
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006b6a:	b29b      	uxth	r3, r3
 8006b6c:	461a      	mov	r2, r3
 8006b6e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8006b70:	4413      	add	r3, r2
 8006b72:	67fb      	str	r3, [r7, #124]	; 0x7c
 8006b74:	463b      	mov	r3, r7
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	781b      	ldrb	r3, [r3, #0]
 8006b7a:	011a      	lsls	r2, r3, #4
 8006b7c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8006b7e:	4413      	add	r3, r2
 8006b80:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8006b84:	67bb      	str	r3, [r7, #120]	; 0x78
 8006b86:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006b88:	881b      	ldrh	r3, [r3, #0]
 8006b8a:	b29b      	uxth	r3, r3
 8006b8c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006b90:	b29a      	uxth	r2, r3
 8006b92:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006b94:	801a      	strh	r2, [r3, #0]
 8006b96:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006b9a:	2b3e      	cmp	r3, #62	; 0x3e
 8006b9c:	d921      	bls.n	8006be2 <USB_EPStartXfer+0x98e>
 8006b9e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006ba2:	095b      	lsrs	r3, r3, #5
 8006ba4:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8006ba8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006bac:	f003 031f 	and.w	r3, r3, #31
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d104      	bne.n	8006bbe <USB_EPStartXfer+0x96a>
 8006bb4:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8006bb8:	3b01      	subs	r3, #1
 8006bba:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8006bbe:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006bc0:	881b      	ldrh	r3, [r3, #0]
 8006bc2:	b29a      	uxth	r2, r3
 8006bc4:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8006bc8:	b29b      	uxth	r3, r3
 8006bca:	029b      	lsls	r3, r3, #10
 8006bcc:	b29b      	uxth	r3, r3
 8006bce:	4313      	orrs	r3, r2
 8006bd0:	b29b      	uxth	r3, r3
 8006bd2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006bd6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006bda:	b29a      	uxth	r2, r3
 8006bdc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006bde:	801a      	strh	r2, [r3, #0]
 8006be0:	e050      	b.n	8006c84 <USB_EPStartXfer+0xa30>
 8006be2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d10a      	bne.n	8006c00 <USB_EPStartXfer+0x9ac>
 8006bea:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006bec:	881b      	ldrh	r3, [r3, #0]
 8006bee:	b29b      	uxth	r3, r3
 8006bf0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006bf4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006bf8:	b29a      	uxth	r2, r3
 8006bfa:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006bfc:	801a      	strh	r2, [r3, #0]
 8006bfe:	e041      	b.n	8006c84 <USB_EPStartXfer+0xa30>
 8006c00:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006c04:	085b      	lsrs	r3, r3, #1
 8006c06:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8006c0a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006c0e:	f003 0301 	and.w	r3, r3, #1
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d004      	beq.n	8006c20 <USB_EPStartXfer+0x9cc>
 8006c16:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8006c1a:	3301      	adds	r3, #1
 8006c1c:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8006c20:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006c22:	881b      	ldrh	r3, [r3, #0]
 8006c24:	b29a      	uxth	r2, r3
 8006c26:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8006c2a:	b29b      	uxth	r3, r3
 8006c2c:	029b      	lsls	r3, r3, #10
 8006c2e:	b29b      	uxth	r3, r3
 8006c30:	4313      	orrs	r3, r2
 8006c32:	b29a      	uxth	r2, r3
 8006c34:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006c36:	801a      	strh	r2, [r3, #0]
 8006c38:	e024      	b.n	8006c84 <USB_EPStartXfer+0xa30>
 8006c3a:	463b      	mov	r3, r7
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	785b      	ldrb	r3, [r3, #1]
 8006c40:	2b01      	cmp	r3, #1
 8006c42:	d11f      	bne.n	8006c84 <USB_EPStartXfer+0xa30>
 8006c44:	1d3b      	adds	r3, r7, #4
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8006c4c:	1d3b      	adds	r3, r7, #4
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006c54:	b29b      	uxth	r3, r3
 8006c56:	461a      	mov	r2, r3
 8006c58:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006c5c:	4413      	add	r3, r2
 8006c5e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8006c62:	463b      	mov	r3, r7
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	781b      	ldrb	r3, [r3, #0]
 8006c68:	011a      	lsls	r2, r3, #4
 8006c6a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006c6e:	4413      	add	r3, r2
 8006c70:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8006c74:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006c78:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006c7c:	b29a      	uxth	r2, r3
 8006c7e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8006c82:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8006c84:	463b      	mov	r3, r7
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	891b      	ldrh	r3, [r3, #8]
 8006c8a:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006c8e:	463b      	mov	r3, r7
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	6959      	ldr	r1, [r3, #20]
 8006c94:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006c98:	b29b      	uxth	r3, r3
 8006c9a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8006c9e:	1d38      	adds	r0, r7, #4
 8006ca0:	6800      	ldr	r0, [r0, #0]
 8006ca2:	f000 fd61 	bl	8007768 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8006ca6:	1d3b      	adds	r3, r7, #4
 8006ca8:	681a      	ldr	r2, [r3, #0]
 8006caa:	463b      	mov	r3, r7
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	781b      	ldrb	r3, [r3, #0]
 8006cb0:	009b      	lsls	r3, r3, #2
 8006cb2:	4413      	add	r3, r2
 8006cb4:	881b      	ldrh	r3, [r3, #0]
 8006cb6:	b29b      	uxth	r3, r3
 8006cb8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006cbc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006cc0:	817b      	strh	r3, [r7, #10]
 8006cc2:	897b      	ldrh	r3, [r7, #10]
 8006cc4:	f083 0310 	eor.w	r3, r3, #16
 8006cc8:	817b      	strh	r3, [r7, #10]
 8006cca:	897b      	ldrh	r3, [r7, #10]
 8006ccc:	f083 0320 	eor.w	r3, r3, #32
 8006cd0:	817b      	strh	r3, [r7, #10]
 8006cd2:	1d3b      	adds	r3, r7, #4
 8006cd4:	681a      	ldr	r2, [r3, #0]
 8006cd6:	463b      	mov	r3, r7
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	781b      	ldrb	r3, [r3, #0]
 8006cdc:	009b      	lsls	r3, r3, #2
 8006cde:	441a      	add	r2, r3
 8006ce0:	897b      	ldrh	r3, [r7, #10]
 8006ce2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006ce6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006cea:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006cee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006cf2:	b29b      	uxth	r3, r3
 8006cf4:	8013      	strh	r3, [r2, #0]
 8006cf6:	e3f3      	b.n	80074e0 <USB_EPStartXfer+0x128c>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 8006cf8:	463b      	mov	r3, r7
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	7b1b      	ldrb	r3, [r3, #12]
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	f040 809c 	bne.w	8006e3c <USB_EPStartXfer+0xbe8>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8006d04:	463b      	mov	r3, r7
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	699a      	ldr	r2, [r3, #24]
 8006d0a:	463b      	mov	r3, r7
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	691b      	ldr	r3, [r3, #16]
 8006d10:	429a      	cmp	r2, r3
 8006d12:	d90e      	bls.n	8006d32 <USB_EPStartXfer+0xade>
      {
        len = ep->maxpacket;
 8006d14:	463b      	mov	r3, r7
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	691b      	ldr	r3, [r3, #16]
 8006d1a:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
        ep->xfer_len -= len;
 8006d1e:	463b      	mov	r3, r7
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	699a      	ldr	r2, [r3, #24]
 8006d24:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006d28:	1ad2      	subs	r2, r2, r3
 8006d2a:	463b      	mov	r3, r7
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	619a      	str	r2, [r3, #24]
 8006d30:	e008      	b.n	8006d44 <USB_EPStartXfer+0xaf0>
      }
      else
      {
        len = ep->xfer_len;
 8006d32:	463b      	mov	r3, r7
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	699b      	ldr	r3, [r3, #24]
 8006d38:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
        ep->xfer_len = 0U;
 8006d3c:	463b      	mov	r3, r7
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	2200      	movs	r2, #0
 8006d42:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8006d44:	1d3b      	adds	r3, r7, #4
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8006d4c:	1d3b      	adds	r3, r7, #4
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006d54:	b29b      	uxth	r3, r3
 8006d56:	461a      	mov	r2, r3
 8006d58:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006d5c:	4413      	add	r3, r2
 8006d5e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8006d62:	463b      	mov	r3, r7
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	781b      	ldrb	r3, [r3, #0]
 8006d68:	011a      	lsls	r2, r3, #4
 8006d6a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006d6e:	4413      	add	r3, r2
 8006d70:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006d74:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8006d78:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006d7c:	881b      	ldrh	r3, [r3, #0]
 8006d7e:	b29b      	uxth	r3, r3
 8006d80:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006d84:	b29a      	uxth	r2, r3
 8006d86:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006d8a:	801a      	strh	r2, [r3, #0]
 8006d8c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006d90:	2b3e      	cmp	r3, #62	; 0x3e
 8006d92:	d923      	bls.n	8006ddc <USB_EPStartXfer+0xb88>
 8006d94:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006d98:	095b      	lsrs	r3, r3, #5
 8006d9a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8006d9e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006da2:	f003 031f 	and.w	r3, r3, #31
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d104      	bne.n	8006db4 <USB_EPStartXfer+0xb60>
 8006daa:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8006dae:	3b01      	subs	r3, #1
 8006db0:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8006db4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006db8:	881b      	ldrh	r3, [r3, #0]
 8006dba:	b29a      	uxth	r2, r3
 8006dbc:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8006dc0:	b29b      	uxth	r3, r3
 8006dc2:	029b      	lsls	r3, r3, #10
 8006dc4:	b29b      	uxth	r3, r3
 8006dc6:	4313      	orrs	r3, r2
 8006dc8:	b29b      	uxth	r3, r3
 8006dca:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006dce:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006dd2:	b29a      	uxth	r2, r3
 8006dd4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006dd8:	801a      	strh	r2, [r3, #0]
 8006dda:	e353      	b.n	8007484 <USB_EPStartXfer+0x1230>
 8006ddc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d10c      	bne.n	8006dfe <USB_EPStartXfer+0xbaa>
 8006de4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006de8:	881b      	ldrh	r3, [r3, #0]
 8006dea:	b29b      	uxth	r3, r3
 8006dec:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006df0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006df4:	b29a      	uxth	r2, r3
 8006df6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006dfa:	801a      	strh	r2, [r3, #0]
 8006dfc:	e342      	b.n	8007484 <USB_EPStartXfer+0x1230>
 8006dfe:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006e02:	085b      	lsrs	r3, r3, #1
 8006e04:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8006e08:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006e0c:	f003 0301 	and.w	r3, r3, #1
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	d004      	beq.n	8006e1e <USB_EPStartXfer+0xbca>
 8006e14:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8006e18:	3301      	adds	r3, #1
 8006e1a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8006e1e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006e22:	881b      	ldrh	r3, [r3, #0]
 8006e24:	b29a      	uxth	r2, r3
 8006e26:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8006e2a:	b29b      	uxth	r3, r3
 8006e2c:	029b      	lsls	r3, r3, #10
 8006e2e:	b29b      	uxth	r3, r3
 8006e30:	4313      	orrs	r3, r2
 8006e32:	b29a      	uxth	r2, r3
 8006e34:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006e38:	801a      	strh	r2, [r3, #0]
 8006e3a:	e323      	b.n	8007484 <USB_EPStartXfer+0x1230>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8006e3c:	463b      	mov	r3, r7
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	78db      	ldrb	r3, [r3, #3]
 8006e42:	2b02      	cmp	r3, #2
 8006e44:	f040 81a9 	bne.w	800719a <USB_EPStartXfer+0xf46>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8006e48:	463b      	mov	r3, r7
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	785b      	ldrb	r3, [r3, #1]
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	f040 8082 	bne.w	8006f58 <USB_EPStartXfer+0xd04>
 8006e54:	1d3b      	adds	r3, r7, #4
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006e5c:	1d3b      	adds	r3, r7, #4
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006e64:	b29b      	uxth	r3, r3
 8006e66:	461a      	mov	r2, r3
 8006e68:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006e6c:	4413      	add	r3, r2
 8006e6e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006e72:	463b      	mov	r3, r7
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	781b      	ldrb	r3, [r3, #0]
 8006e78:	011a      	lsls	r2, r3, #4
 8006e7a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006e7e:	4413      	add	r3, r2
 8006e80:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8006e84:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8006e88:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8006e8c:	881b      	ldrh	r3, [r3, #0]
 8006e8e:	b29b      	uxth	r3, r3
 8006e90:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006e94:	b29a      	uxth	r2, r3
 8006e96:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8006e9a:	801a      	strh	r2, [r3, #0]
 8006e9c:	463b      	mov	r3, r7
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	691b      	ldr	r3, [r3, #16]
 8006ea2:	2b3e      	cmp	r3, #62	; 0x3e
 8006ea4:	d925      	bls.n	8006ef2 <USB_EPStartXfer+0xc9e>
 8006ea6:	463b      	mov	r3, r7
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	691b      	ldr	r3, [r3, #16]
 8006eac:	095b      	lsrs	r3, r3, #5
 8006eae:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8006eb2:	463b      	mov	r3, r7
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	691b      	ldr	r3, [r3, #16]
 8006eb8:	f003 031f 	and.w	r3, r3, #31
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d104      	bne.n	8006eca <USB_EPStartXfer+0xc76>
 8006ec0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006ec4:	3b01      	subs	r3, #1
 8006ec6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8006eca:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8006ece:	881b      	ldrh	r3, [r3, #0]
 8006ed0:	b29a      	uxth	r2, r3
 8006ed2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006ed6:	b29b      	uxth	r3, r3
 8006ed8:	029b      	lsls	r3, r3, #10
 8006eda:	b29b      	uxth	r3, r3
 8006edc:	4313      	orrs	r3, r2
 8006ede:	b29b      	uxth	r3, r3
 8006ee0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006ee4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006ee8:	b29a      	uxth	r2, r3
 8006eea:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8006eee:	801a      	strh	r2, [r3, #0]
 8006ef0:	e058      	b.n	8006fa4 <USB_EPStartXfer+0xd50>
 8006ef2:	463b      	mov	r3, r7
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	691b      	ldr	r3, [r3, #16]
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d10c      	bne.n	8006f16 <USB_EPStartXfer+0xcc2>
 8006efc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8006f00:	881b      	ldrh	r3, [r3, #0]
 8006f02:	b29b      	uxth	r3, r3
 8006f04:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006f08:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006f0c:	b29a      	uxth	r2, r3
 8006f0e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8006f12:	801a      	strh	r2, [r3, #0]
 8006f14:	e046      	b.n	8006fa4 <USB_EPStartXfer+0xd50>
 8006f16:	463b      	mov	r3, r7
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	691b      	ldr	r3, [r3, #16]
 8006f1c:	085b      	lsrs	r3, r3, #1
 8006f1e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8006f22:	463b      	mov	r3, r7
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	691b      	ldr	r3, [r3, #16]
 8006f28:	f003 0301 	and.w	r3, r3, #1
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	d004      	beq.n	8006f3a <USB_EPStartXfer+0xce6>
 8006f30:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006f34:	3301      	adds	r3, #1
 8006f36:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8006f3a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8006f3e:	881b      	ldrh	r3, [r3, #0]
 8006f40:	b29a      	uxth	r2, r3
 8006f42:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006f46:	b29b      	uxth	r3, r3
 8006f48:	029b      	lsls	r3, r3, #10
 8006f4a:	b29b      	uxth	r3, r3
 8006f4c:	4313      	orrs	r3, r2
 8006f4e:	b29a      	uxth	r2, r3
 8006f50:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8006f54:	801a      	strh	r2, [r3, #0]
 8006f56:	e025      	b.n	8006fa4 <USB_EPStartXfer+0xd50>
 8006f58:	463b      	mov	r3, r7
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	785b      	ldrb	r3, [r3, #1]
 8006f5e:	2b01      	cmp	r3, #1
 8006f60:	d120      	bne.n	8006fa4 <USB_EPStartXfer+0xd50>
 8006f62:	1d3b      	adds	r3, r7, #4
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006f6a:	1d3b      	adds	r3, r7, #4
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006f72:	b29b      	uxth	r3, r3
 8006f74:	461a      	mov	r2, r3
 8006f76:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8006f7a:	4413      	add	r3, r2
 8006f7c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006f80:	463b      	mov	r3, r7
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	781b      	ldrb	r3, [r3, #0]
 8006f86:	011a      	lsls	r2, r3, #4
 8006f88:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8006f8c:	4413      	add	r3, r2
 8006f8e:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8006f92:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006f96:	463b      	mov	r3, r7
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	691b      	ldr	r3, [r3, #16]
 8006f9c:	b29a      	uxth	r2, r3
 8006f9e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8006fa2:	801a      	strh	r2, [r3, #0]
 8006fa4:	1d3b      	adds	r3, r7, #4
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8006fac:	463b      	mov	r3, r7
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	785b      	ldrb	r3, [r3, #1]
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	f040 8082 	bne.w	80070bc <USB_EPStartXfer+0xe68>
 8006fb8:	1d3b      	adds	r3, r7, #4
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8006fc0:	1d3b      	adds	r3, r7, #4
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006fc8:	b29b      	uxth	r3, r3
 8006fca:	461a      	mov	r2, r3
 8006fcc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006fd0:	4413      	add	r3, r2
 8006fd2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8006fd6:	463b      	mov	r3, r7
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	781b      	ldrb	r3, [r3, #0]
 8006fdc:	011a      	lsls	r2, r3, #4
 8006fde:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006fe2:	4413      	add	r3, r2
 8006fe4:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006fe8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8006fec:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006ff0:	881b      	ldrh	r3, [r3, #0]
 8006ff2:	b29b      	uxth	r3, r3
 8006ff4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006ff8:	b29a      	uxth	r2, r3
 8006ffa:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006ffe:	801a      	strh	r2, [r3, #0]
 8007000:	463b      	mov	r3, r7
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	691b      	ldr	r3, [r3, #16]
 8007006:	2b3e      	cmp	r3, #62	; 0x3e
 8007008:	d925      	bls.n	8007056 <USB_EPStartXfer+0xe02>
 800700a:	463b      	mov	r3, r7
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	691b      	ldr	r3, [r3, #16]
 8007010:	095b      	lsrs	r3, r3, #5
 8007012:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8007016:	463b      	mov	r3, r7
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	691b      	ldr	r3, [r3, #16]
 800701c:	f003 031f 	and.w	r3, r3, #31
 8007020:	2b00      	cmp	r3, #0
 8007022:	d104      	bne.n	800702e <USB_EPStartXfer+0xdda>
 8007024:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007028:	3b01      	subs	r3, #1
 800702a:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800702e:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007032:	881b      	ldrh	r3, [r3, #0]
 8007034:	b29a      	uxth	r2, r3
 8007036:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800703a:	b29b      	uxth	r3, r3
 800703c:	029b      	lsls	r3, r3, #10
 800703e:	b29b      	uxth	r3, r3
 8007040:	4313      	orrs	r3, r2
 8007042:	b29b      	uxth	r3, r3
 8007044:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007048:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800704c:	b29a      	uxth	r2, r3
 800704e:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007052:	801a      	strh	r2, [r3, #0]
 8007054:	e054      	b.n	8007100 <USB_EPStartXfer+0xeac>
 8007056:	463b      	mov	r3, r7
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	691b      	ldr	r3, [r3, #16]
 800705c:	2b00      	cmp	r3, #0
 800705e:	d10c      	bne.n	800707a <USB_EPStartXfer+0xe26>
 8007060:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007064:	881b      	ldrh	r3, [r3, #0]
 8007066:	b29b      	uxth	r3, r3
 8007068:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800706c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007070:	b29a      	uxth	r2, r3
 8007072:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007076:	801a      	strh	r2, [r3, #0]
 8007078:	e042      	b.n	8007100 <USB_EPStartXfer+0xeac>
 800707a:	463b      	mov	r3, r7
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	691b      	ldr	r3, [r3, #16]
 8007080:	085b      	lsrs	r3, r3, #1
 8007082:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8007086:	463b      	mov	r3, r7
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	691b      	ldr	r3, [r3, #16]
 800708c:	f003 0301 	and.w	r3, r3, #1
 8007090:	2b00      	cmp	r3, #0
 8007092:	d004      	beq.n	800709e <USB_EPStartXfer+0xe4a>
 8007094:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007098:	3301      	adds	r3, #1
 800709a:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800709e:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80070a2:	881b      	ldrh	r3, [r3, #0]
 80070a4:	b29a      	uxth	r2, r3
 80070a6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80070aa:	b29b      	uxth	r3, r3
 80070ac:	029b      	lsls	r3, r3, #10
 80070ae:	b29b      	uxth	r3, r3
 80070b0:	4313      	orrs	r3, r2
 80070b2:	b29a      	uxth	r2, r3
 80070b4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80070b8:	801a      	strh	r2, [r3, #0]
 80070ba:	e021      	b.n	8007100 <USB_EPStartXfer+0xeac>
 80070bc:	463b      	mov	r3, r7
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	785b      	ldrb	r3, [r3, #1]
 80070c2:	2b01      	cmp	r3, #1
 80070c4:	d11c      	bne.n	8007100 <USB_EPStartXfer+0xeac>
 80070c6:	1d3b      	adds	r3, r7, #4
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80070ce:	b29b      	uxth	r3, r3
 80070d0:	461a      	mov	r2, r3
 80070d2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80070d6:	4413      	add	r3, r2
 80070d8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 80070dc:	463b      	mov	r3, r7
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	781b      	ldrb	r3, [r3, #0]
 80070e2:	011a      	lsls	r2, r3, #4
 80070e4:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80070e8:	4413      	add	r3, r2
 80070ea:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80070ee:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80070f2:	463b      	mov	r3, r7
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	691b      	ldr	r3, [r3, #16]
 80070f8:	b29a      	uxth	r2, r3
 80070fa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80070fe:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8007100:	463b      	mov	r3, r7
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	69db      	ldr	r3, [r3, #28]
 8007106:	2b00      	cmp	r3, #0
 8007108:	f000 81bc 	beq.w	8007484 <USB_EPStartXfer+0x1230>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 800710c:	1d3b      	adds	r3, r7, #4
 800710e:	681a      	ldr	r2, [r3, #0]
 8007110:	463b      	mov	r3, r7
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	781b      	ldrb	r3, [r3, #0]
 8007116:	009b      	lsls	r3, r3, #2
 8007118:	4413      	add	r3, r2
 800711a:	881b      	ldrh	r3, [r3, #0]
 800711c:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8007120:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 8007124:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007128:	2b00      	cmp	r3, #0
 800712a:	d005      	beq.n	8007138 <USB_EPStartXfer+0xee4>
 800712c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 8007130:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007134:	2b00      	cmp	r3, #0
 8007136:	d10d      	bne.n	8007154 <USB_EPStartXfer+0xf00>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8007138:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 800713c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8007140:	2b00      	cmp	r3, #0
 8007142:	f040 819f 	bne.w	8007484 <USB_EPStartXfer+0x1230>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8007146:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 800714a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800714e:	2b00      	cmp	r3, #0
 8007150:	f040 8198 	bne.w	8007484 <USB_EPStartXfer+0x1230>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 8007154:	1d3b      	adds	r3, r7, #4
 8007156:	681a      	ldr	r2, [r3, #0]
 8007158:	463b      	mov	r3, r7
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	781b      	ldrb	r3, [r3, #0]
 800715e:	009b      	lsls	r3, r3, #2
 8007160:	4413      	add	r3, r2
 8007162:	881b      	ldrh	r3, [r3, #0]
 8007164:	b29b      	uxth	r3, r3
 8007166:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800716a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800716e:	f8a7 3094 	strh.w	r3, [r7, #148]	; 0x94
 8007172:	1d3b      	adds	r3, r7, #4
 8007174:	681a      	ldr	r2, [r3, #0]
 8007176:	463b      	mov	r3, r7
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	781b      	ldrb	r3, [r3, #0]
 800717c:	009b      	lsls	r3, r3, #2
 800717e:	441a      	add	r2, r3
 8007180:	f8b7 3094 	ldrh.w	r3, [r7, #148]	; 0x94
 8007184:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007188:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800718c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007190:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8007194:	b29b      	uxth	r3, r3
 8007196:	8013      	strh	r3, [r2, #0]
 8007198:	e174      	b.n	8007484 <USB_EPStartXfer+0x1230>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800719a:	463b      	mov	r3, r7
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	78db      	ldrb	r3, [r3, #3]
 80071a0:	2b01      	cmp	r3, #1
 80071a2:	f040 816d 	bne.w	8007480 <USB_EPStartXfer+0x122c>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 80071a6:	463b      	mov	r3, r7
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	699a      	ldr	r2, [r3, #24]
 80071ac:	463b      	mov	r3, r7
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	691b      	ldr	r3, [r3, #16]
 80071b2:	429a      	cmp	r2, r3
 80071b4:	d90e      	bls.n	80071d4 <USB_EPStartXfer+0xf80>
        {
          len = ep->maxpacket;
 80071b6:	463b      	mov	r3, r7
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	691b      	ldr	r3, [r3, #16]
 80071bc:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
          ep->xfer_len -= len;
 80071c0:	463b      	mov	r3, r7
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	699a      	ldr	r2, [r3, #24]
 80071c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80071ca:	1ad2      	subs	r2, r2, r3
 80071cc:	463b      	mov	r3, r7
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	619a      	str	r2, [r3, #24]
 80071d2:	e008      	b.n	80071e6 <USB_EPStartXfer+0xf92>
        }
        else
        {
          len = ep->xfer_len;
 80071d4:	463b      	mov	r3, r7
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	699b      	ldr	r3, [r3, #24]
 80071da:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
          ep->xfer_len = 0U;
 80071de:	463b      	mov	r3, r7
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	2200      	movs	r2, #0
 80071e4:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 80071e6:	463b      	mov	r3, r7
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	785b      	ldrb	r3, [r3, #1]
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d17b      	bne.n	80072e8 <USB_EPStartXfer+0x1094>
 80071f0:	1d3b      	adds	r3, r7, #4
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80071f8:	1d3b      	adds	r3, r7, #4
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007200:	b29b      	uxth	r3, r3
 8007202:	461a      	mov	r2, r3
 8007204:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8007208:	4413      	add	r3, r2
 800720a:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800720e:	463b      	mov	r3, r7
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	781b      	ldrb	r3, [r3, #0]
 8007214:	011a      	lsls	r2, r3, #4
 8007216:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800721a:	4413      	add	r3, r2
 800721c:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8007220:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007224:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8007228:	881b      	ldrh	r3, [r3, #0]
 800722a:	b29b      	uxth	r3, r3
 800722c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007230:	b29a      	uxth	r2, r3
 8007232:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8007236:	801a      	strh	r2, [r3, #0]
 8007238:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800723c:	2b3e      	cmp	r3, #62	; 0x3e
 800723e:	d923      	bls.n	8007288 <USB_EPStartXfer+0x1034>
 8007240:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007244:	095b      	lsrs	r3, r3, #5
 8007246:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800724a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800724e:	f003 031f 	and.w	r3, r3, #31
 8007252:	2b00      	cmp	r3, #0
 8007254:	d104      	bne.n	8007260 <USB_EPStartXfer+0x100c>
 8007256:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800725a:	3b01      	subs	r3, #1
 800725c:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8007260:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8007264:	881b      	ldrh	r3, [r3, #0]
 8007266:	b29a      	uxth	r2, r3
 8007268:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800726c:	b29b      	uxth	r3, r3
 800726e:	029b      	lsls	r3, r3, #10
 8007270:	b29b      	uxth	r3, r3
 8007272:	4313      	orrs	r3, r2
 8007274:	b29b      	uxth	r3, r3
 8007276:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800727a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800727e:	b29a      	uxth	r2, r3
 8007280:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8007284:	801a      	strh	r2, [r3, #0]
 8007286:	e054      	b.n	8007332 <USB_EPStartXfer+0x10de>
 8007288:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800728c:	2b00      	cmp	r3, #0
 800728e:	d10c      	bne.n	80072aa <USB_EPStartXfer+0x1056>
 8007290:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8007294:	881b      	ldrh	r3, [r3, #0]
 8007296:	b29b      	uxth	r3, r3
 8007298:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800729c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80072a0:	b29a      	uxth	r2, r3
 80072a2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80072a6:	801a      	strh	r2, [r3, #0]
 80072a8:	e043      	b.n	8007332 <USB_EPStartXfer+0x10de>
 80072aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80072ae:	085b      	lsrs	r3, r3, #1
 80072b0:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 80072b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80072b8:	f003 0301 	and.w	r3, r3, #1
 80072bc:	2b00      	cmp	r3, #0
 80072be:	d004      	beq.n	80072ca <USB_EPStartXfer+0x1076>
 80072c0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80072c4:	3301      	adds	r3, #1
 80072c6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 80072ca:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80072ce:	881b      	ldrh	r3, [r3, #0]
 80072d0:	b29a      	uxth	r2, r3
 80072d2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80072d6:	b29b      	uxth	r3, r3
 80072d8:	029b      	lsls	r3, r3, #10
 80072da:	b29b      	uxth	r3, r3
 80072dc:	4313      	orrs	r3, r2
 80072de:	b29a      	uxth	r2, r3
 80072e0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80072e4:	801a      	strh	r2, [r3, #0]
 80072e6:	e024      	b.n	8007332 <USB_EPStartXfer+0x10de>
 80072e8:	463b      	mov	r3, r7
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	785b      	ldrb	r3, [r3, #1]
 80072ee:	2b01      	cmp	r3, #1
 80072f0:	d11f      	bne.n	8007332 <USB_EPStartXfer+0x10de>
 80072f2:	1d3b      	adds	r3, r7, #4
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 80072fa:	1d3b      	adds	r3, r7, #4
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007302:	b29b      	uxth	r3, r3
 8007304:	461a      	mov	r2, r3
 8007306:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800730a:	4413      	add	r3, r2
 800730c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8007310:	463b      	mov	r3, r7
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	781b      	ldrb	r3, [r3, #0]
 8007316:	011a      	lsls	r2, r3, #4
 8007318:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800731c:	4413      	add	r3, r2
 800731e:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8007322:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007326:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800732a:	b29a      	uxth	r2, r3
 800732c:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8007330:	801a      	strh	r2, [r3, #0]
 8007332:	1d3b      	adds	r3, r7, #4
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800733a:	463b      	mov	r3, r7
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	785b      	ldrb	r3, [r3, #1]
 8007340:	2b00      	cmp	r3, #0
 8007342:	d17b      	bne.n	800743c <USB_EPStartXfer+0x11e8>
 8007344:	1d3b      	adds	r3, r7, #4
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800734c:	1d3b      	adds	r3, r7, #4
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007354:	b29b      	uxth	r3, r3
 8007356:	461a      	mov	r2, r3
 8007358:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800735c:	4413      	add	r3, r2
 800735e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8007362:	463b      	mov	r3, r7
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	781b      	ldrb	r3, [r3, #0]
 8007368:	011a      	lsls	r2, r3, #4
 800736a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800736e:	4413      	add	r3, r2
 8007370:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007374:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007378:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800737c:	881b      	ldrh	r3, [r3, #0]
 800737e:	b29b      	uxth	r3, r3
 8007380:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007384:	b29a      	uxth	r2, r3
 8007386:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800738a:	801a      	strh	r2, [r3, #0]
 800738c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007390:	2b3e      	cmp	r3, #62	; 0x3e
 8007392:	d923      	bls.n	80073dc <USB_EPStartXfer+0x1188>
 8007394:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007398:	095b      	lsrs	r3, r3, #5
 800739a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800739e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80073a2:	f003 031f 	and.w	r3, r3, #31
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d104      	bne.n	80073b4 <USB_EPStartXfer+0x1160>
 80073aa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80073ae:	3b01      	subs	r3, #1
 80073b0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80073b4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80073b8:	881b      	ldrh	r3, [r3, #0]
 80073ba:	b29a      	uxth	r2, r3
 80073bc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80073c0:	b29b      	uxth	r3, r3
 80073c2:	029b      	lsls	r3, r3, #10
 80073c4:	b29b      	uxth	r3, r3
 80073c6:	4313      	orrs	r3, r2
 80073c8:	b29b      	uxth	r3, r3
 80073ca:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80073ce:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80073d2:	b29a      	uxth	r2, r3
 80073d4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80073d8:	801a      	strh	r2, [r3, #0]
 80073da:	e053      	b.n	8007484 <USB_EPStartXfer+0x1230>
 80073dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	d10c      	bne.n	80073fe <USB_EPStartXfer+0x11aa>
 80073e4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80073e8:	881b      	ldrh	r3, [r3, #0]
 80073ea:	b29b      	uxth	r3, r3
 80073ec:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80073f0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80073f4:	b29a      	uxth	r2, r3
 80073f6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80073fa:	801a      	strh	r2, [r3, #0]
 80073fc:	e042      	b.n	8007484 <USB_EPStartXfer+0x1230>
 80073fe:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007402:	085b      	lsrs	r3, r3, #1
 8007404:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8007408:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800740c:	f003 0301 	and.w	r3, r3, #1
 8007410:	2b00      	cmp	r3, #0
 8007412:	d004      	beq.n	800741e <USB_EPStartXfer+0x11ca>
 8007414:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007418:	3301      	adds	r3, #1
 800741a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800741e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8007422:	881b      	ldrh	r3, [r3, #0]
 8007424:	b29a      	uxth	r2, r3
 8007426:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800742a:	b29b      	uxth	r3, r3
 800742c:	029b      	lsls	r3, r3, #10
 800742e:	b29b      	uxth	r3, r3
 8007430:	4313      	orrs	r3, r2
 8007432:	b29a      	uxth	r2, r3
 8007434:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8007438:	801a      	strh	r2, [r3, #0]
 800743a:	e023      	b.n	8007484 <USB_EPStartXfer+0x1230>
 800743c:	463b      	mov	r3, r7
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	785b      	ldrb	r3, [r3, #1]
 8007442:	2b01      	cmp	r3, #1
 8007444:	d11e      	bne.n	8007484 <USB_EPStartXfer+0x1230>
 8007446:	1d3b      	adds	r3, r7, #4
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800744e:	b29b      	uxth	r3, r3
 8007450:	461a      	mov	r2, r3
 8007452:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8007456:	4413      	add	r3, r2
 8007458:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800745c:	463b      	mov	r3, r7
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	781b      	ldrb	r3, [r3, #0]
 8007462:	011a      	lsls	r2, r3, #4
 8007464:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8007468:	4413      	add	r3, r2
 800746a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800746e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007472:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007476:	b29a      	uxth	r2, r3
 8007478:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800747c:	801a      	strh	r2, [r3, #0]
 800747e:	e001      	b.n	8007484 <USB_EPStartXfer+0x1230>
      }
      else
      {
        return HAL_ERROR;
 8007480:	2301      	movs	r3, #1
 8007482:	e02e      	b.n	80074e2 <USB_EPStartXfer+0x128e>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8007484:	1d3b      	adds	r3, r7, #4
 8007486:	681a      	ldr	r2, [r3, #0]
 8007488:	463b      	mov	r3, r7
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	781b      	ldrb	r3, [r3, #0]
 800748e:	009b      	lsls	r3, r3, #2
 8007490:	4413      	add	r3, r2
 8007492:	881b      	ldrh	r3, [r3, #0]
 8007494:	b29b      	uxth	r3, r3
 8007496:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800749a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800749e:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 80074a2:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 80074a6:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 80074aa:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 80074ae:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 80074b2:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80074b6:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 80074ba:	1d3b      	adds	r3, r7, #4
 80074bc:	681a      	ldr	r2, [r3, #0]
 80074be:	463b      	mov	r3, r7
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	781b      	ldrb	r3, [r3, #0]
 80074c4:	009b      	lsls	r3, r3, #2
 80074c6:	441a      	add	r2, r3
 80074c8:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 80074cc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80074d0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80074d4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80074d8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80074dc:	b29b      	uxth	r3, r3
 80074de:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 80074e0:	2300      	movs	r3, #0
}
 80074e2:	4618      	mov	r0, r3
 80074e4:	f507 7784 	add.w	r7, r7, #264	; 0x108
 80074e8:	46bd      	mov	sp, r7
 80074ea:	bd80      	pop	{r7, pc}

080074ec <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80074ec:	b480      	push	{r7}
 80074ee:	b085      	sub	sp, #20
 80074f0:	af00      	add	r7, sp, #0
 80074f2:	6078      	str	r0, [r7, #4]
 80074f4:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 80074f6:	683b      	ldr	r3, [r7, #0]
 80074f8:	785b      	ldrb	r3, [r3, #1]
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d020      	beq.n	8007540 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 80074fe:	687a      	ldr	r2, [r7, #4]
 8007500:	683b      	ldr	r3, [r7, #0]
 8007502:	781b      	ldrb	r3, [r3, #0]
 8007504:	009b      	lsls	r3, r3, #2
 8007506:	4413      	add	r3, r2
 8007508:	881b      	ldrh	r3, [r3, #0]
 800750a:	b29b      	uxth	r3, r3
 800750c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007510:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007514:	81bb      	strh	r3, [r7, #12]
 8007516:	89bb      	ldrh	r3, [r7, #12]
 8007518:	f083 0310 	eor.w	r3, r3, #16
 800751c:	81bb      	strh	r3, [r7, #12]
 800751e:	687a      	ldr	r2, [r7, #4]
 8007520:	683b      	ldr	r3, [r7, #0]
 8007522:	781b      	ldrb	r3, [r3, #0]
 8007524:	009b      	lsls	r3, r3, #2
 8007526:	441a      	add	r2, r3
 8007528:	89bb      	ldrh	r3, [r7, #12]
 800752a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800752e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007532:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007536:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800753a:	b29b      	uxth	r3, r3
 800753c:	8013      	strh	r3, [r2, #0]
 800753e:	e01f      	b.n	8007580 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8007540:	687a      	ldr	r2, [r7, #4]
 8007542:	683b      	ldr	r3, [r7, #0]
 8007544:	781b      	ldrb	r3, [r3, #0]
 8007546:	009b      	lsls	r3, r3, #2
 8007548:	4413      	add	r3, r2
 800754a:	881b      	ldrh	r3, [r3, #0]
 800754c:	b29b      	uxth	r3, r3
 800754e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007552:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007556:	81fb      	strh	r3, [r7, #14]
 8007558:	89fb      	ldrh	r3, [r7, #14]
 800755a:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800755e:	81fb      	strh	r3, [r7, #14]
 8007560:	687a      	ldr	r2, [r7, #4]
 8007562:	683b      	ldr	r3, [r7, #0]
 8007564:	781b      	ldrb	r3, [r3, #0]
 8007566:	009b      	lsls	r3, r3, #2
 8007568:	441a      	add	r2, r3
 800756a:	89fb      	ldrh	r3, [r7, #14]
 800756c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007570:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007574:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007578:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800757c:	b29b      	uxth	r3, r3
 800757e:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8007580:	2300      	movs	r3, #0
}
 8007582:	4618      	mov	r0, r3
 8007584:	3714      	adds	r7, #20
 8007586:	46bd      	mov	sp, r7
 8007588:	bc80      	pop	{r7}
 800758a:	4770      	bx	lr

0800758c <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800758c:	b480      	push	{r7}
 800758e:	b087      	sub	sp, #28
 8007590:	af00      	add	r7, sp, #0
 8007592:	6078      	str	r0, [r7, #4]
 8007594:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8007596:	683b      	ldr	r3, [r7, #0]
 8007598:	7b1b      	ldrb	r3, [r3, #12]
 800759a:	2b00      	cmp	r3, #0
 800759c:	f040 809d 	bne.w	80076da <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 80075a0:	683b      	ldr	r3, [r7, #0]
 80075a2:	785b      	ldrb	r3, [r3, #1]
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	d04c      	beq.n	8007642 <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80075a8:	687a      	ldr	r2, [r7, #4]
 80075aa:	683b      	ldr	r3, [r7, #0]
 80075ac:	781b      	ldrb	r3, [r3, #0]
 80075ae:	009b      	lsls	r3, r3, #2
 80075b0:	4413      	add	r3, r2
 80075b2:	881b      	ldrh	r3, [r3, #0]
 80075b4:	823b      	strh	r3, [r7, #16]
 80075b6:	8a3b      	ldrh	r3, [r7, #16]
 80075b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80075bc:	2b00      	cmp	r3, #0
 80075be:	d01b      	beq.n	80075f8 <USB_EPClearStall+0x6c>
 80075c0:	687a      	ldr	r2, [r7, #4]
 80075c2:	683b      	ldr	r3, [r7, #0]
 80075c4:	781b      	ldrb	r3, [r3, #0]
 80075c6:	009b      	lsls	r3, r3, #2
 80075c8:	4413      	add	r3, r2
 80075ca:	881b      	ldrh	r3, [r3, #0]
 80075cc:	b29b      	uxth	r3, r3
 80075ce:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80075d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80075d6:	81fb      	strh	r3, [r7, #14]
 80075d8:	687a      	ldr	r2, [r7, #4]
 80075da:	683b      	ldr	r3, [r7, #0]
 80075dc:	781b      	ldrb	r3, [r3, #0]
 80075de:	009b      	lsls	r3, r3, #2
 80075e0:	441a      	add	r2, r3
 80075e2:	89fb      	ldrh	r3, [r7, #14]
 80075e4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80075e8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80075ec:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80075f0:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80075f4:	b29b      	uxth	r3, r3
 80075f6:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80075f8:	683b      	ldr	r3, [r7, #0]
 80075fa:	78db      	ldrb	r3, [r3, #3]
 80075fc:	2b01      	cmp	r3, #1
 80075fe:	d06c      	beq.n	80076da <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8007600:	687a      	ldr	r2, [r7, #4]
 8007602:	683b      	ldr	r3, [r7, #0]
 8007604:	781b      	ldrb	r3, [r3, #0]
 8007606:	009b      	lsls	r3, r3, #2
 8007608:	4413      	add	r3, r2
 800760a:	881b      	ldrh	r3, [r3, #0]
 800760c:	b29b      	uxth	r3, r3
 800760e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007612:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007616:	81bb      	strh	r3, [r7, #12]
 8007618:	89bb      	ldrh	r3, [r7, #12]
 800761a:	f083 0320 	eor.w	r3, r3, #32
 800761e:	81bb      	strh	r3, [r7, #12]
 8007620:	687a      	ldr	r2, [r7, #4]
 8007622:	683b      	ldr	r3, [r7, #0]
 8007624:	781b      	ldrb	r3, [r3, #0]
 8007626:	009b      	lsls	r3, r3, #2
 8007628:	441a      	add	r2, r3
 800762a:	89bb      	ldrh	r3, [r7, #12]
 800762c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007630:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007634:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007638:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800763c:	b29b      	uxth	r3, r3
 800763e:	8013      	strh	r3, [r2, #0]
 8007640:	e04b      	b.n	80076da <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007642:	687a      	ldr	r2, [r7, #4]
 8007644:	683b      	ldr	r3, [r7, #0]
 8007646:	781b      	ldrb	r3, [r3, #0]
 8007648:	009b      	lsls	r3, r3, #2
 800764a:	4413      	add	r3, r2
 800764c:	881b      	ldrh	r3, [r3, #0]
 800764e:	82fb      	strh	r3, [r7, #22]
 8007650:	8afb      	ldrh	r3, [r7, #22]
 8007652:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007656:	2b00      	cmp	r3, #0
 8007658:	d01b      	beq.n	8007692 <USB_EPClearStall+0x106>
 800765a:	687a      	ldr	r2, [r7, #4]
 800765c:	683b      	ldr	r3, [r7, #0]
 800765e:	781b      	ldrb	r3, [r3, #0]
 8007660:	009b      	lsls	r3, r3, #2
 8007662:	4413      	add	r3, r2
 8007664:	881b      	ldrh	r3, [r3, #0]
 8007666:	b29b      	uxth	r3, r3
 8007668:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800766c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007670:	82bb      	strh	r3, [r7, #20]
 8007672:	687a      	ldr	r2, [r7, #4]
 8007674:	683b      	ldr	r3, [r7, #0]
 8007676:	781b      	ldrb	r3, [r3, #0]
 8007678:	009b      	lsls	r3, r3, #2
 800767a:	441a      	add	r2, r3
 800767c:	8abb      	ldrh	r3, [r7, #20]
 800767e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007682:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007686:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800768a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800768e:	b29b      	uxth	r3, r3
 8007690:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8007692:	687a      	ldr	r2, [r7, #4]
 8007694:	683b      	ldr	r3, [r7, #0]
 8007696:	781b      	ldrb	r3, [r3, #0]
 8007698:	009b      	lsls	r3, r3, #2
 800769a:	4413      	add	r3, r2
 800769c:	881b      	ldrh	r3, [r3, #0]
 800769e:	b29b      	uxth	r3, r3
 80076a0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80076a4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80076a8:	827b      	strh	r3, [r7, #18]
 80076aa:	8a7b      	ldrh	r3, [r7, #18]
 80076ac:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 80076b0:	827b      	strh	r3, [r7, #18]
 80076b2:	8a7b      	ldrh	r3, [r7, #18]
 80076b4:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80076b8:	827b      	strh	r3, [r7, #18]
 80076ba:	687a      	ldr	r2, [r7, #4]
 80076bc:	683b      	ldr	r3, [r7, #0]
 80076be:	781b      	ldrb	r3, [r3, #0]
 80076c0:	009b      	lsls	r3, r3, #2
 80076c2:	441a      	add	r2, r3
 80076c4:	8a7b      	ldrh	r3, [r7, #18]
 80076c6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80076ca:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80076ce:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80076d2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80076d6:	b29b      	uxth	r3, r3
 80076d8:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 80076da:	2300      	movs	r3, #0
}
 80076dc:	4618      	mov	r0, r3
 80076de:	371c      	adds	r7, #28
 80076e0:	46bd      	mov	sp, r7
 80076e2:	bc80      	pop	{r7}
 80076e4:	4770      	bx	lr

080076e6 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 80076e6:	b480      	push	{r7}
 80076e8:	b083      	sub	sp, #12
 80076ea:	af00      	add	r7, sp, #0
 80076ec:	6078      	str	r0, [r7, #4]
 80076ee:	460b      	mov	r3, r1
 80076f0:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 80076f2:	78fb      	ldrb	r3, [r7, #3]
 80076f4:	2b00      	cmp	r3, #0
 80076f6:	d103      	bne.n	8007700 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	2280      	movs	r2, #128	; 0x80
 80076fc:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8007700:	2300      	movs	r3, #0
}
 8007702:	4618      	mov	r0, r3
 8007704:	370c      	adds	r7, #12
 8007706:	46bd      	mov	sp, r7
 8007708:	bc80      	pop	{r7}
 800770a:	4770      	bx	lr

0800770c <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 800770c:	b480      	push	{r7}
 800770e:	b083      	sub	sp, #12
 8007710:	af00      	add	r7, sp, #0
 8007712:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8007714:	2300      	movs	r3, #0
}
 8007716:	4618      	mov	r0, r3
 8007718:	370c      	adds	r7, #12
 800771a:	46bd      	mov	sp, r7
 800771c:	bc80      	pop	{r7}
 800771e:	4770      	bx	lr

08007720 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 8007720:	b480      	push	{r7}
 8007722:	b083      	sub	sp, #12
 8007724:	af00      	add	r7, sp, #0
 8007726:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8007728:	2300      	movs	r3, #0
}
 800772a:	4618      	mov	r0, r3
 800772c:	370c      	adds	r7, #12
 800772e:	46bd      	mov	sp, r7
 8007730:	bc80      	pop	{r7}
 8007732:	4770      	bx	lr

08007734 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 8007734:	b480      	push	{r7}
 8007736:	b085      	sub	sp, #20
 8007738:	af00      	add	r7, sp, #0
 800773a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8007742:	b29b      	uxth	r3, r3
 8007744:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8007746:	68fb      	ldr	r3, [r7, #12]
}
 8007748:	4618      	mov	r0, r3
 800774a:	3714      	adds	r7, #20
 800774c:	46bd      	mov	sp, r7
 800774e:	bc80      	pop	{r7}
 8007750:	4770      	bx	lr

08007752 <USB_EP0_OutStart>:
  * @param  USBx Selected device
  * @param  psetup pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 8007752:	b480      	push	{r7}
 8007754:	b083      	sub	sp, #12
 8007756:	af00      	add	r7, sp, #0
 8007758:	6078      	str	r0, [r7, #4]
 800775a:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 800775c:	2300      	movs	r3, #0
}
 800775e:	4618      	mov	r0, r3
 8007760:	370c      	adds	r7, #12
 8007762:	46bd      	mov	sp, r7
 8007764:	bc80      	pop	{r7}
 8007766:	4770      	bx	lr

08007768 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8007768:	b480      	push	{r7}
 800776a:	b08b      	sub	sp, #44	; 0x2c
 800776c:	af00      	add	r7, sp, #0
 800776e:	60f8      	str	r0, [r7, #12]
 8007770:	60b9      	str	r1, [r7, #8]
 8007772:	4611      	mov	r1, r2
 8007774:	461a      	mov	r2, r3
 8007776:	460b      	mov	r3, r1
 8007778:	80fb      	strh	r3, [r7, #6]
 800777a:	4613      	mov	r3, r2
 800777c:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800777e:	88bb      	ldrh	r3, [r7, #4]
 8007780:	3301      	adds	r3, #1
 8007782:	085b      	lsrs	r3, r3, #1
 8007784:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800778a:	68bb      	ldr	r3, [r7, #8]
 800778c:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800778e:	88fb      	ldrh	r3, [r7, #6]
 8007790:	005a      	lsls	r2, r3, #1
 8007792:	697b      	ldr	r3, [r7, #20]
 8007794:	4413      	add	r3, r2
 8007796:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800779a:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800779c:	69bb      	ldr	r3, [r7, #24]
 800779e:	627b      	str	r3, [r7, #36]	; 0x24
 80077a0:	e01e      	b.n	80077e0 <USB_WritePMA+0x78>
  {
    WrVal = pBuf[0];
 80077a2:	69fb      	ldr	r3, [r7, #28]
 80077a4:	781b      	ldrb	r3, [r3, #0]
 80077a6:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 80077a8:	69fb      	ldr	r3, [r7, #28]
 80077aa:	3301      	adds	r3, #1
 80077ac:	781b      	ldrb	r3, [r3, #0]
 80077ae:	021b      	lsls	r3, r3, #8
 80077b0:	b21a      	sxth	r2, r3
 80077b2:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80077b6:	4313      	orrs	r3, r2
 80077b8:	b21b      	sxth	r3, r3
 80077ba:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 80077bc:	6a3b      	ldr	r3, [r7, #32]
 80077be:	8a7a      	ldrh	r2, [r7, #18]
 80077c0:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 80077c2:	6a3b      	ldr	r3, [r7, #32]
 80077c4:	3302      	adds	r3, #2
 80077c6:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
 80077c8:	6a3b      	ldr	r3, [r7, #32]
 80077ca:	3302      	adds	r3, #2
 80077cc:	623b      	str	r3, [r7, #32]
#endif /* PMA_ACCESS */

    pBuf++;
 80077ce:	69fb      	ldr	r3, [r7, #28]
 80077d0:	3301      	adds	r3, #1
 80077d2:	61fb      	str	r3, [r7, #28]
    pBuf++;
 80077d4:	69fb      	ldr	r3, [r7, #28]
 80077d6:	3301      	adds	r3, #1
 80077d8:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 80077da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077dc:	3b01      	subs	r3, #1
 80077de:	627b      	str	r3, [r7, #36]	; 0x24
 80077e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	d1dd      	bne.n	80077a2 <USB_WritePMA+0x3a>
  }
}
 80077e6:	bf00      	nop
 80077e8:	bf00      	nop
 80077ea:	372c      	adds	r7, #44	; 0x2c
 80077ec:	46bd      	mov	sp, r7
 80077ee:	bc80      	pop	{r7}
 80077f0:	4770      	bx	lr

080077f2 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 80077f2:	b480      	push	{r7}
 80077f4:	b08b      	sub	sp, #44	; 0x2c
 80077f6:	af00      	add	r7, sp, #0
 80077f8:	60f8      	str	r0, [r7, #12]
 80077fa:	60b9      	str	r1, [r7, #8]
 80077fc:	4611      	mov	r1, r2
 80077fe:	461a      	mov	r2, r3
 8007800:	460b      	mov	r3, r1
 8007802:	80fb      	strh	r3, [r7, #6]
 8007804:	4613      	mov	r3, r2
 8007806:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8007808:	88bb      	ldrh	r3, [r7, #4]
 800780a:	085b      	lsrs	r3, r3, #1
 800780c:	b29b      	uxth	r3, r3
 800780e:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8007814:	68bb      	ldr	r3, [r7, #8]
 8007816:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8007818:	88fb      	ldrh	r3, [r7, #6]
 800781a:	005a      	lsls	r2, r3, #1
 800781c:	697b      	ldr	r3, [r7, #20]
 800781e:	4413      	add	r3, r2
 8007820:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007824:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8007826:	69bb      	ldr	r3, [r7, #24]
 8007828:	627b      	str	r3, [r7, #36]	; 0x24
 800782a:	e01b      	b.n	8007864 <USB_ReadPMA+0x72>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 800782c:	6a3b      	ldr	r3, [r7, #32]
 800782e:	881b      	ldrh	r3, [r3, #0]
 8007830:	b29b      	uxth	r3, r3
 8007832:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8007834:	6a3b      	ldr	r3, [r7, #32]
 8007836:	3302      	adds	r3, #2
 8007838:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800783a:	693b      	ldr	r3, [r7, #16]
 800783c:	b2da      	uxtb	r2, r3
 800783e:	69fb      	ldr	r3, [r7, #28]
 8007840:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8007842:	69fb      	ldr	r3, [r7, #28]
 8007844:	3301      	adds	r3, #1
 8007846:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 8007848:	693b      	ldr	r3, [r7, #16]
 800784a:	0a1b      	lsrs	r3, r3, #8
 800784c:	b2da      	uxtb	r2, r3
 800784e:	69fb      	ldr	r3, [r7, #28]
 8007850:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8007852:	69fb      	ldr	r3, [r7, #28]
 8007854:	3301      	adds	r3, #1
 8007856:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 8007858:	6a3b      	ldr	r3, [r7, #32]
 800785a:	3302      	adds	r3, #2
 800785c:	623b      	str	r3, [r7, #32]
  for (count = n; count != 0U; count--)
 800785e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007860:	3b01      	subs	r3, #1
 8007862:	627b      	str	r3, [r7, #36]	; 0x24
 8007864:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007866:	2b00      	cmp	r3, #0
 8007868:	d1e0      	bne.n	800782c <USB_ReadPMA+0x3a>
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 800786a:	88bb      	ldrh	r3, [r7, #4]
 800786c:	f003 0301 	and.w	r3, r3, #1
 8007870:	b29b      	uxth	r3, r3
 8007872:	2b00      	cmp	r3, #0
 8007874:	d007      	beq.n	8007886 <USB_ReadPMA+0x94>
  {
    RdVal = *pdwVal;
 8007876:	6a3b      	ldr	r3, [r7, #32]
 8007878:	881b      	ldrh	r3, [r3, #0]
 800787a:	b29b      	uxth	r3, r3
 800787c:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800787e:	693b      	ldr	r3, [r7, #16]
 8007880:	b2da      	uxtb	r2, r3
 8007882:	69fb      	ldr	r3, [r7, #28]
 8007884:	701a      	strb	r2, [r3, #0]
  }
}
 8007886:	bf00      	nop
 8007888:	372c      	adds	r7, #44	; 0x2c
 800788a:	46bd      	mov	sp, r7
 800788c:	bc80      	pop	{r7}
 800788e:	4770      	bx	lr

08007890 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007890:	b580      	push	{r7, lr}
 8007892:	b084      	sub	sp, #16
 8007894:	af00      	add	r7, sp, #0
 8007896:	6078      	str	r0, [r7, #4]
 8007898:	460b      	mov	r3, r1
 800789a:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 800789c:	2300      	movs	r3, #0
 800789e:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	7c1b      	ldrb	r3, [r3, #16]
 80078a4:	2b00      	cmp	r3, #0
 80078a6:	d115      	bne.n	80078d4 <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80078a8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80078ac:	2202      	movs	r2, #2
 80078ae:	2181      	movs	r1, #129	; 0x81
 80078b0:	6878      	ldr	r0, [r7, #4]
 80078b2:	f001 fe30 	bl	8009516 <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	2201      	movs	r2, #1
 80078ba:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80078bc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80078c0:	2202      	movs	r2, #2
 80078c2:	2101      	movs	r1, #1
 80078c4:	6878      	ldr	r0, [r7, #4]
 80078c6:	f001 fe26 	bl	8009516 <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	2201      	movs	r2, #1
 80078ce:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
 80078d2:	e012      	b.n	80078fa <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80078d4:	2340      	movs	r3, #64	; 0x40
 80078d6:	2202      	movs	r2, #2
 80078d8:	2181      	movs	r1, #129	; 0x81
 80078da:	6878      	ldr	r0, [r7, #4]
 80078dc:	f001 fe1b 	bl	8009516 <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	2201      	movs	r2, #1
 80078e4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80078e6:	2340      	movs	r3, #64	; 0x40
 80078e8:	2202      	movs	r2, #2
 80078ea:	2101      	movs	r1, #1
 80078ec:	6878      	ldr	r0, [r7, #4]
 80078ee:	f001 fe12 	bl	8009516 <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	2201      	movs	r2, #1
 80078f6:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80078fa:	2308      	movs	r3, #8
 80078fc:	2203      	movs	r2, #3
 80078fe:	2182      	movs	r1, #130	; 0x82
 8007900:	6878      	ldr	r0, [r7, #4]
 8007902:	f001 fe08 	bl	8009516 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	2201      	movs	r2, #1
 800790a:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800790c:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8007910:	f001 ff28 	bl	8009764 <USBD_static_malloc>
 8007914:	4602      	mov	r2, r0
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  if (pdev->pClassData == NULL)
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007922:	2b00      	cmp	r3, #0
 8007924:	d102      	bne.n	800792c <USBD_CDC_Init+0x9c>
  {
    ret = 1U;
 8007926:	2301      	movs	r3, #1
 8007928:	73fb      	strb	r3, [r7, #15]
 800792a:	e026      	b.n	800797a <USBD_CDC_Init+0xea>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007932:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 800793e:	68bb      	ldr	r3, [r7, #8]
 8007940:	2200      	movs	r2, #0
 8007942:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState = 0U;
 8007946:	68bb      	ldr	r3, [r7, #8]
 8007948:	2200      	movs	r2, #0
 800794a:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	7c1b      	ldrb	r3, [r3, #16]
 8007952:	2b00      	cmp	r3, #0
 8007954:	d109      	bne.n	800796a <USBD_CDC_Init+0xda>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8007956:	68bb      	ldr	r3, [r7, #8]
 8007958:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800795c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007960:	2101      	movs	r1, #1
 8007962:	6878      	ldr	r0, [r7, #4]
 8007964:	f001 fec7 	bl	80096f6 <USBD_LL_PrepareReceive>
 8007968:	e007      	b.n	800797a <USBD_CDC_Init+0xea>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800796a:	68bb      	ldr	r3, [r7, #8]
 800796c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8007970:	2340      	movs	r3, #64	; 0x40
 8007972:	2101      	movs	r1, #1
 8007974:	6878      	ldr	r0, [r7, #4]
 8007976:	f001 febe 	bl	80096f6 <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 800797a:	7bfb      	ldrb	r3, [r7, #15]
}
 800797c:	4618      	mov	r0, r3
 800797e:	3710      	adds	r7, #16
 8007980:	46bd      	mov	sp, r7
 8007982:	bd80      	pop	{r7, pc}

08007984 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007984:	b580      	push	{r7, lr}
 8007986:	b084      	sub	sp, #16
 8007988:	af00      	add	r7, sp, #0
 800798a:	6078      	str	r0, [r7, #4]
 800798c:	460b      	mov	r3, r1
 800798e:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8007990:	2300      	movs	r3, #0
 8007992:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8007994:	2181      	movs	r1, #129	; 0x81
 8007996:	6878      	ldr	r0, [r7, #4]
 8007998:	f001 fde3 	bl	8009562 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	2200      	movs	r2, #0
 80079a0:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 80079a2:	2101      	movs	r1, #1
 80079a4:	6878      	ldr	r0, [r7, #4]
 80079a6:	f001 fddc 	bl	8009562 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	2200      	movs	r2, #0
 80079ae:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 80079b2:	2182      	movs	r1, #130	; 0x82
 80079b4:	6878      	ldr	r0, [r7, #4]
 80079b6:	f001 fdd4 	bl	8009562 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	2200      	movs	r2, #0
 80079be:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	d00e      	beq.n	80079e8 <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80079d0:	685b      	ldr	r3, [r3, #4]
 80079d2:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80079da:	4618      	mov	r0, r3
 80079dc:	f001 fece 	bl	800977c <USBD_static_free>
    pdev->pClassData = NULL;
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	2200      	movs	r2, #0
 80079e4:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  return ret;
 80079e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80079ea:	4618      	mov	r0, r3
 80079ec:	3710      	adds	r7, #16
 80079ee:	46bd      	mov	sp, r7
 80079f0:	bd80      	pop	{r7, pc}

080079f2 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 80079f2:	b580      	push	{r7, lr}
 80079f4:	b086      	sub	sp, #24
 80079f6:	af00      	add	r7, sp, #0
 80079f8:	6078      	str	r0, [r7, #4]
 80079fa:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007a02:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 8007a04:	2300      	movs	r3, #0
 8007a06:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 8007a08:	2300      	movs	r3, #0
 8007a0a:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 8007a0c:	2300      	movs	r3, #0
 8007a0e:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007a10:	683b      	ldr	r3, [r7, #0]
 8007a12:	781b      	ldrb	r3, [r3, #0]
 8007a14:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d039      	beq.n	8007a90 <USBD_CDC_Setup+0x9e>
 8007a1c:	2b20      	cmp	r3, #32
 8007a1e:	d17f      	bne.n	8007b20 <USBD_CDC_Setup+0x12e>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 8007a20:	683b      	ldr	r3, [r7, #0]
 8007a22:	88db      	ldrh	r3, [r3, #6]
 8007a24:	2b00      	cmp	r3, #0
 8007a26:	d029      	beq.n	8007a7c <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 8007a28:	683b      	ldr	r3, [r7, #0]
 8007a2a:	781b      	ldrb	r3, [r3, #0]
 8007a2c:	b25b      	sxtb	r3, r3
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	da11      	bge.n	8007a56 <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007a38:	689b      	ldr	r3, [r3, #8]
 8007a3a:	683a      	ldr	r2, [r7, #0]
 8007a3c:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 8007a3e:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8007a40:	683a      	ldr	r2, [r7, #0]
 8007a42:	88d2      	ldrh	r2, [r2, #6]
 8007a44:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8007a46:	6939      	ldr	r1, [r7, #16]
 8007a48:	683b      	ldr	r3, [r7, #0]
 8007a4a:	88db      	ldrh	r3, [r3, #6]
 8007a4c:	461a      	mov	r2, r3
 8007a4e:	6878      	ldr	r0, [r7, #4]
 8007a50:	f001 f9d9 	bl	8008e06 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 8007a54:	e06b      	b.n	8007b2e <USBD_CDC_Setup+0x13c>
          hcdc->CmdOpCode = req->bRequest;
 8007a56:	683b      	ldr	r3, [r7, #0]
 8007a58:	785a      	ldrb	r2, [r3, #1]
 8007a5a:	693b      	ldr	r3, [r7, #16]
 8007a5c:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8007a60:	683b      	ldr	r3, [r7, #0]
 8007a62:	88db      	ldrh	r3, [r3, #6]
 8007a64:	b2da      	uxtb	r2, r3
 8007a66:	693b      	ldr	r3, [r7, #16]
 8007a68:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8007a6c:	6939      	ldr	r1, [r7, #16]
 8007a6e:	683b      	ldr	r3, [r7, #0]
 8007a70:	88db      	ldrh	r3, [r3, #6]
 8007a72:	461a      	mov	r2, r3
 8007a74:	6878      	ldr	r0, [r7, #4]
 8007a76:	f001 f9f4 	bl	8008e62 <USBD_CtlPrepareRx>
      break;
 8007a7a:	e058      	b.n	8007b2e <USBD_CDC_Setup+0x13c>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007a82:	689b      	ldr	r3, [r3, #8]
 8007a84:	683a      	ldr	r2, [r7, #0]
 8007a86:	7850      	ldrb	r0, [r2, #1]
 8007a88:	2200      	movs	r2, #0
 8007a8a:	6839      	ldr	r1, [r7, #0]
 8007a8c:	4798      	blx	r3
      break;
 8007a8e:	e04e      	b.n	8007b2e <USBD_CDC_Setup+0x13c>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007a90:	683b      	ldr	r3, [r7, #0]
 8007a92:	785b      	ldrb	r3, [r3, #1]
 8007a94:	2b0b      	cmp	r3, #11
 8007a96:	d02e      	beq.n	8007af6 <USBD_CDC_Setup+0x104>
 8007a98:	2b0b      	cmp	r3, #11
 8007a9a:	dc38      	bgt.n	8007b0e <USBD_CDC_Setup+0x11c>
 8007a9c:	2b00      	cmp	r3, #0
 8007a9e:	d002      	beq.n	8007aa6 <USBD_CDC_Setup+0xb4>
 8007aa0:	2b0a      	cmp	r3, #10
 8007aa2:	d014      	beq.n	8007ace <USBD_CDC_Setup+0xdc>
 8007aa4:	e033      	b.n	8007b0e <USBD_CDC_Setup+0x11c>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007aac:	2b03      	cmp	r3, #3
 8007aae:	d107      	bne.n	8007ac0 <USBD_CDC_Setup+0xce>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 8007ab0:	f107 030c 	add.w	r3, r7, #12
 8007ab4:	2202      	movs	r2, #2
 8007ab6:	4619      	mov	r1, r3
 8007ab8:	6878      	ldr	r0, [r7, #4]
 8007aba:	f001 f9a4 	bl	8008e06 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007abe:	e02e      	b.n	8007b1e <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 8007ac0:	6839      	ldr	r1, [r7, #0]
 8007ac2:	6878      	ldr	r0, [r7, #4]
 8007ac4:	f001 f935 	bl	8008d32 <USBD_CtlError>
            ret = USBD_FAIL;
 8007ac8:	2302      	movs	r3, #2
 8007aca:	75fb      	strb	r3, [r7, #23]
          break;
 8007acc:	e027      	b.n	8007b1e <USBD_CDC_Setup+0x12c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007ad4:	2b03      	cmp	r3, #3
 8007ad6:	d107      	bne.n	8007ae8 <USBD_CDC_Setup+0xf6>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 8007ad8:	f107 030f 	add.w	r3, r7, #15
 8007adc:	2201      	movs	r2, #1
 8007ade:	4619      	mov	r1, r3
 8007ae0:	6878      	ldr	r0, [r7, #4]
 8007ae2:	f001 f990 	bl	8008e06 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007ae6:	e01a      	b.n	8007b1e <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 8007ae8:	6839      	ldr	r1, [r7, #0]
 8007aea:	6878      	ldr	r0, [r7, #4]
 8007aec:	f001 f921 	bl	8008d32 <USBD_CtlError>
            ret = USBD_FAIL;
 8007af0:	2302      	movs	r3, #2
 8007af2:	75fb      	strb	r3, [r7, #23]
          break;
 8007af4:	e013      	b.n	8007b1e <USBD_CDC_Setup+0x12c>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007afc:	2b03      	cmp	r3, #3
 8007afe:	d00d      	beq.n	8007b1c <USBD_CDC_Setup+0x12a>
          {
            USBD_CtlError(pdev, req);
 8007b00:	6839      	ldr	r1, [r7, #0]
 8007b02:	6878      	ldr	r0, [r7, #4]
 8007b04:	f001 f915 	bl	8008d32 <USBD_CtlError>
            ret = USBD_FAIL;
 8007b08:	2302      	movs	r3, #2
 8007b0a:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8007b0c:	e006      	b.n	8007b1c <USBD_CDC_Setup+0x12a>

        default:
          USBD_CtlError(pdev, req);
 8007b0e:	6839      	ldr	r1, [r7, #0]
 8007b10:	6878      	ldr	r0, [r7, #4]
 8007b12:	f001 f90e 	bl	8008d32 <USBD_CtlError>
          ret = USBD_FAIL;
 8007b16:	2302      	movs	r3, #2
 8007b18:	75fb      	strb	r3, [r7, #23]
          break;
 8007b1a:	e000      	b.n	8007b1e <USBD_CDC_Setup+0x12c>
          break;
 8007b1c:	bf00      	nop
      }
      break;
 8007b1e:	e006      	b.n	8007b2e <USBD_CDC_Setup+0x13c>

    default:
      USBD_CtlError(pdev, req);
 8007b20:	6839      	ldr	r1, [r7, #0]
 8007b22:	6878      	ldr	r0, [r7, #4]
 8007b24:	f001 f905 	bl	8008d32 <USBD_CtlError>
      ret = USBD_FAIL;
 8007b28:	2302      	movs	r3, #2
 8007b2a:	75fb      	strb	r3, [r7, #23]
      break;
 8007b2c:	bf00      	nop
  }

  return ret;
 8007b2e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007b30:	4618      	mov	r0, r3
 8007b32:	3718      	adds	r7, #24
 8007b34:	46bd      	mov	sp, r7
 8007b36:	bd80      	pop	{r7, pc}

08007b38 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007b38:	b580      	push	{r7, lr}
 8007b3a:	b084      	sub	sp, #16
 8007b3c:	af00      	add	r7, sp, #0
 8007b3e:	6078      	str	r0, [r7, #4]
 8007b40:	460b      	mov	r3, r1
 8007b42:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007b4a:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8007b52:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	d03a      	beq.n	8007bd4 <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8007b5e:	78fa      	ldrb	r2, [r7, #3]
 8007b60:	6879      	ldr	r1, [r7, #4]
 8007b62:	4613      	mov	r3, r2
 8007b64:	009b      	lsls	r3, r3, #2
 8007b66:	4413      	add	r3, r2
 8007b68:	009b      	lsls	r3, r3, #2
 8007b6a:	440b      	add	r3, r1
 8007b6c:	331c      	adds	r3, #28
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	2b00      	cmp	r3, #0
 8007b72:	d029      	beq.n	8007bc8 <USBD_CDC_DataIn+0x90>
 8007b74:	78fa      	ldrb	r2, [r7, #3]
 8007b76:	6879      	ldr	r1, [r7, #4]
 8007b78:	4613      	mov	r3, r2
 8007b7a:	009b      	lsls	r3, r3, #2
 8007b7c:	4413      	add	r3, r2
 8007b7e:	009b      	lsls	r3, r3, #2
 8007b80:	440b      	add	r3, r1
 8007b82:	331c      	adds	r3, #28
 8007b84:	681a      	ldr	r2, [r3, #0]
 8007b86:	78f9      	ldrb	r1, [r7, #3]
 8007b88:	68b8      	ldr	r0, [r7, #8]
 8007b8a:	460b      	mov	r3, r1
 8007b8c:	009b      	lsls	r3, r3, #2
 8007b8e:	440b      	add	r3, r1
 8007b90:	00db      	lsls	r3, r3, #3
 8007b92:	4403      	add	r3, r0
 8007b94:	3320      	adds	r3, #32
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	fbb2 f1f3 	udiv	r1, r2, r3
 8007b9c:	fb03 f301 	mul.w	r3, r3, r1
 8007ba0:	1ad3      	subs	r3, r2, r3
 8007ba2:	2b00      	cmp	r3, #0
 8007ba4:	d110      	bne.n	8007bc8 <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 8007ba6:	78fa      	ldrb	r2, [r7, #3]
 8007ba8:	6879      	ldr	r1, [r7, #4]
 8007baa:	4613      	mov	r3, r2
 8007bac:	009b      	lsls	r3, r3, #2
 8007bae:	4413      	add	r3, r2
 8007bb0:	009b      	lsls	r3, r3, #2
 8007bb2:	440b      	add	r3, r1
 8007bb4:	331c      	adds	r3, #28
 8007bb6:	2200      	movs	r2, #0
 8007bb8:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8007bba:	78f9      	ldrb	r1, [r7, #3]
 8007bbc:	2300      	movs	r3, #0
 8007bbe:	2200      	movs	r2, #0
 8007bc0:	6878      	ldr	r0, [r7, #4]
 8007bc2:	f001 fd75 	bl	80096b0 <USBD_LL_Transmit>
 8007bc6:	e003      	b.n	8007bd0 <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	2200      	movs	r2, #0
 8007bcc:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }
    return USBD_OK;
 8007bd0:	2300      	movs	r3, #0
 8007bd2:	e000      	b.n	8007bd6 <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 8007bd4:	2302      	movs	r3, #2
  }
}
 8007bd6:	4618      	mov	r0, r3
 8007bd8:	3710      	adds	r7, #16
 8007bda:	46bd      	mov	sp, r7
 8007bdc:	bd80      	pop	{r7, pc}

08007bde <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007bde:	b580      	push	{r7, lr}
 8007be0:	b084      	sub	sp, #16
 8007be2:	af00      	add	r7, sp, #0
 8007be4:	6078      	str	r0, [r7, #4]
 8007be6:	460b      	mov	r3, r1
 8007be8:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007bf0:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8007bf2:	78fb      	ldrb	r3, [r7, #3]
 8007bf4:	4619      	mov	r1, r3
 8007bf6:	6878      	ldr	r0, [r7, #4]
 8007bf8:	f001 fda0 	bl	800973c <USBD_LL_GetRxDataSize>
 8007bfc:	4602      	mov	r2, r0
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	d00d      	beq.n	8007c2a <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007c14:	68db      	ldr	r3, [r3, #12]
 8007c16:	68fa      	ldr	r2, [r7, #12]
 8007c18:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8007c1c:	68fa      	ldr	r2, [r7, #12]
 8007c1e:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8007c22:	4611      	mov	r1, r2
 8007c24:	4798      	blx	r3

    return USBD_OK;
 8007c26:	2300      	movs	r3, #0
 8007c28:	e000      	b.n	8007c2c <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 8007c2a:	2302      	movs	r3, #2
  }
}
 8007c2c:	4618      	mov	r0, r3
 8007c2e:	3710      	adds	r7, #16
 8007c30:	46bd      	mov	sp, r7
 8007c32:	bd80      	pop	{r7, pc}

08007c34 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8007c34:	b580      	push	{r7, lr}
 8007c36:	b084      	sub	sp, #16
 8007c38:	af00      	add	r7, sp, #0
 8007c3a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007c42:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007c4a:	2b00      	cmp	r3, #0
 8007c4c:	d015      	beq.n	8007c7a <USBD_CDC_EP0_RxReady+0x46>
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8007c54:	2bff      	cmp	r3, #255	; 0xff
 8007c56:	d010      	beq.n	8007c7a <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007c5e:	689b      	ldr	r3, [r3, #8]
 8007c60:	68fa      	ldr	r2, [r7, #12]
 8007c62:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 8007c66:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8007c68:	68fa      	ldr	r2, [r7, #12]
 8007c6a:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8007c6e:	b292      	uxth	r2, r2
 8007c70:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8007c72:	68fb      	ldr	r3, [r7, #12]
 8007c74:	22ff      	movs	r2, #255	; 0xff
 8007c76:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }
  return USBD_OK;
 8007c7a:	2300      	movs	r3, #0
}
 8007c7c:	4618      	mov	r0, r3
 8007c7e:	3710      	adds	r7, #16
 8007c80:	46bd      	mov	sp, r7
 8007c82:	bd80      	pop	{r7, pc}

08007c84 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8007c84:	b480      	push	{r7}
 8007c86:	b083      	sub	sp, #12
 8007c88:	af00      	add	r7, sp, #0
 8007c8a:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	2243      	movs	r2, #67	; 0x43
 8007c90:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 8007c92:	4b03      	ldr	r3, [pc, #12]	; (8007ca0 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8007c94:	4618      	mov	r0, r3
 8007c96:	370c      	adds	r7, #12
 8007c98:	46bd      	mov	sp, r7
 8007c9a:	bc80      	pop	{r7}
 8007c9c:	4770      	bx	lr
 8007c9e:	bf00      	nop
 8007ca0:	20000094 	.word	0x20000094

08007ca4 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8007ca4:	b480      	push	{r7}
 8007ca6:	b083      	sub	sp, #12
 8007ca8:	af00      	add	r7, sp, #0
 8007caa:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	2243      	movs	r2, #67	; 0x43
 8007cb0:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 8007cb2:	4b03      	ldr	r3, [pc, #12]	; (8007cc0 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8007cb4:	4618      	mov	r0, r3
 8007cb6:	370c      	adds	r7, #12
 8007cb8:	46bd      	mov	sp, r7
 8007cba:	bc80      	pop	{r7}
 8007cbc:	4770      	bx	lr
 8007cbe:	bf00      	nop
 8007cc0:	20000050 	.word	0x20000050

08007cc4 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8007cc4:	b480      	push	{r7}
 8007cc6:	b083      	sub	sp, #12
 8007cc8:	af00      	add	r7, sp, #0
 8007cca:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	2243      	movs	r2, #67	; 0x43
 8007cd0:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 8007cd2:	4b03      	ldr	r3, [pc, #12]	; (8007ce0 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8007cd4:	4618      	mov	r0, r3
 8007cd6:	370c      	adds	r7, #12
 8007cd8:	46bd      	mov	sp, r7
 8007cda:	bc80      	pop	{r7}
 8007cdc:	4770      	bx	lr
 8007cde:	bf00      	nop
 8007ce0:	200000d8 	.word	0x200000d8

08007ce4 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8007ce4:	b480      	push	{r7}
 8007ce6:	b083      	sub	sp, #12
 8007ce8:	af00      	add	r7, sp, #0
 8007cea:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	220a      	movs	r2, #10
 8007cf0:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 8007cf2:	4b03      	ldr	r3, [pc, #12]	; (8007d00 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8007cf4:	4618      	mov	r0, r3
 8007cf6:	370c      	adds	r7, #12
 8007cf8:	46bd      	mov	sp, r7
 8007cfa:	bc80      	pop	{r7}
 8007cfc:	4770      	bx	lr
 8007cfe:	bf00      	nop
 8007d00:	2000000c 	.word	0x2000000c

08007d04 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 8007d04:	b480      	push	{r7}
 8007d06:	b085      	sub	sp, #20
 8007d08:	af00      	add	r7, sp, #0
 8007d0a:	6078      	str	r0, [r7, #4]
 8007d0c:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 8007d0e:	2302      	movs	r3, #2
 8007d10:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 8007d12:	683b      	ldr	r3, [r7, #0]
 8007d14:	2b00      	cmp	r3, #0
 8007d16:	d005      	beq.n	8007d24 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	683a      	ldr	r2, [r7, #0]
 8007d1c:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    ret = USBD_OK;
 8007d20:	2300      	movs	r3, #0
 8007d22:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8007d24:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d26:	4618      	mov	r0, r3
 8007d28:	3714      	adds	r7, #20
 8007d2a:	46bd      	mov	sp, r7
 8007d2c:	bc80      	pop	{r7}
 8007d2e:	4770      	bx	lr

08007d30 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 8007d30:	b480      	push	{r7}
 8007d32:	b087      	sub	sp, #28
 8007d34:	af00      	add	r7, sp, #0
 8007d36:	60f8      	str	r0, [r7, #12]
 8007d38:	60b9      	str	r1, [r7, #8]
 8007d3a:	4613      	mov	r3, r2
 8007d3c:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007d44:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 8007d46:	697b      	ldr	r3, [r7, #20]
 8007d48:	68ba      	ldr	r2, [r7, #8]
 8007d4a:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8007d4e:	88fa      	ldrh	r2, [r7, #6]
 8007d50:	697b      	ldr	r3, [r7, #20]
 8007d52:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
 8007d56:	2300      	movs	r3, #0
}
 8007d58:	4618      	mov	r0, r3
 8007d5a:	371c      	adds	r7, #28
 8007d5c:	46bd      	mov	sp, r7
 8007d5e:	bc80      	pop	{r7}
 8007d60:	4770      	bx	lr

08007d62 <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 8007d62:	b480      	push	{r7}
 8007d64:	b085      	sub	sp, #20
 8007d66:	af00      	add	r7, sp, #0
 8007d68:	6078      	str	r0, [r7, #4]
 8007d6a:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007d72:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	683a      	ldr	r2, [r7, #0]
 8007d78:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return USBD_OK;
 8007d7c:	2300      	movs	r3, #0
}
 8007d7e:	4618      	mov	r0, r3
 8007d80:	3714      	adds	r7, #20
 8007d82:	46bd      	mov	sp, r7
 8007d84:	bc80      	pop	{r7}
 8007d86:	4770      	bx	lr

08007d88 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8007d88:	b580      	push	{r7, lr}
 8007d8a:	b084      	sub	sp, #16
 8007d8c:	af00      	add	r7, sp, #0
 8007d8e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007d96:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007d9e:	2b00      	cmp	r3, #0
 8007da0:	d017      	beq.n	8007dd2 <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	7c1b      	ldrb	r3, [r3, #16]
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	d109      	bne.n	8007dbe <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8007daa:	68fb      	ldr	r3, [r7, #12]
 8007dac:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8007db0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007db4:	2101      	movs	r1, #1
 8007db6:	6878      	ldr	r0, [r7, #4]
 8007db8:	f001 fc9d 	bl	80096f6 <USBD_LL_PrepareReceive>
 8007dbc:	e007      	b.n	8007dce <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8007dc4:	2340      	movs	r3, #64	; 0x40
 8007dc6:	2101      	movs	r1, #1
 8007dc8:	6878      	ldr	r0, [r7, #4]
 8007dca:	f001 fc94 	bl	80096f6 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 8007dce:	2300      	movs	r3, #0
 8007dd0:	e000      	b.n	8007dd4 <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 8007dd2:	2302      	movs	r3, #2
  }
}
 8007dd4:	4618      	mov	r0, r3
 8007dd6:	3710      	adds	r7, #16
 8007dd8:	46bd      	mov	sp, r7
 8007dda:	bd80      	pop	{r7, pc}

08007ddc <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8007ddc:	b580      	push	{r7, lr}
 8007dde:	b084      	sub	sp, #16
 8007de0:	af00      	add	r7, sp, #0
 8007de2:	60f8      	str	r0, [r7, #12]
 8007de4:	60b9      	str	r1, [r7, #8]
 8007de6:	4613      	mov	r3, r2
 8007de8:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d101      	bne.n	8007df4 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8007df0:	2302      	movs	r3, #2
 8007df2:	e01a      	b.n	8007e2a <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007dfa:	2b00      	cmp	r3, #0
 8007dfc:	d003      	beq.n	8007e06 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	2200      	movs	r2, #0
 8007e02:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8007e06:	68bb      	ldr	r3, [r7, #8]
 8007e08:	2b00      	cmp	r3, #0
 8007e0a:	d003      	beq.n	8007e14 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	68ba      	ldr	r2, [r7, #8]
 8007e10:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	2201      	movs	r2, #1
 8007e18:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	79fa      	ldrb	r2, [r7, #7]
 8007e20:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8007e22:	68f8      	ldr	r0, [r7, #12]
 8007e24:	f001 fb02 	bl	800942c <USBD_LL_Init>

  return USBD_OK;
 8007e28:	2300      	movs	r3, #0
}
 8007e2a:	4618      	mov	r0, r3
 8007e2c:	3710      	adds	r7, #16
 8007e2e:	46bd      	mov	sp, r7
 8007e30:	bd80      	pop	{r7, pc}

08007e32 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8007e32:	b480      	push	{r7}
 8007e34:	b085      	sub	sp, #20
 8007e36:	af00      	add	r7, sp, #0
 8007e38:	6078      	str	r0, [r7, #4]
 8007e3a:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 8007e3c:	2300      	movs	r3, #0
 8007e3e:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 8007e40:	683b      	ldr	r3, [r7, #0]
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	d006      	beq.n	8007e54 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	683a      	ldr	r2, [r7, #0]
 8007e4a:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 8007e4e:	2300      	movs	r3, #0
 8007e50:	73fb      	strb	r3, [r7, #15]
 8007e52:	e001      	b.n	8007e58 <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 8007e54:	2302      	movs	r3, #2
 8007e56:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8007e58:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e5a:	4618      	mov	r0, r3
 8007e5c:	3714      	adds	r7, #20
 8007e5e:	46bd      	mov	sp, r7
 8007e60:	bc80      	pop	{r7}
 8007e62:	4770      	bx	lr

08007e64 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 8007e64:	b580      	push	{r7, lr}
 8007e66:	b082      	sub	sp, #8
 8007e68:	af00      	add	r7, sp, #0
 8007e6a:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 8007e6c:	6878      	ldr	r0, [r7, #4]
 8007e6e:	f001 fb37 	bl	80094e0 <USBD_LL_Start>

  return USBD_OK;
 8007e72:	2300      	movs	r3, #0
}
 8007e74:	4618      	mov	r0, r3
 8007e76:	3708      	adds	r7, #8
 8007e78:	46bd      	mov	sp, r7
 8007e7a:	bd80      	pop	{r7, pc}

08007e7c <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8007e7c:	b480      	push	{r7}
 8007e7e:	b083      	sub	sp, #12
 8007e80:	af00      	add	r7, sp, #0
 8007e82:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007e84:	2300      	movs	r3, #0
}
 8007e86:	4618      	mov	r0, r3
 8007e88:	370c      	adds	r7, #12
 8007e8a:	46bd      	mov	sp, r7
 8007e8c:	bc80      	pop	{r7}
 8007e8e:	4770      	bx	lr

08007e90 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8007e90:	b580      	push	{r7, lr}
 8007e92:	b084      	sub	sp, #16
 8007e94:	af00      	add	r7, sp, #0
 8007e96:	6078      	str	r0, [r7, #4]
 8007e98:	460b      	mov	r3, r1
 8007e9a:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8007e9c:	2302      	movs	r3, #2
 8007e9e:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007ea6:	2b00      	cmp	r3, #0
 8007ea8:	d00c      	beq.n	8007ec4 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	78fa      	ldrb	r2, [r7, #3]
 8007eb4:	4611      	mov	r1, r2
 8007eb6:	6878      	ldr	r0, [r7, #4]
 8007eb8:	4798      	blx	r3
 8007eba:	4603      	mov	r3, r0
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d101      	bne.n	8007ec4 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 8007ec0:	2300      	movs	r3, #0
 8007ec2:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 8007ec4:	7bfb      	ldrb	r3, [r7, #15]
}
 8007ec6:	4618      	mov	r0, r3
 8007ec8:	3710      	adds	r7, #16
 8007eca:	46bd      	mov	sp, r7
 8007ecc:	bd80      	pop	{r7, pc}

08007ece <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8007ece:	b580      	push	{r7, lr}
 8007ed0:	b082      	sub	sp, #8
 8007ed2:	af00      	add	r7, sp, #0
 8007ed4:	6078      	str	r0, [r7, #4]
 8007ed6:	460b      	mov	r3, r1
 8007ed8:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007ee0:	685b      	ldr	r3, [r3, #4]
 8007ee2:	78fa      	ldrb	r2, [r7, #3]
 8007ee4:	4611      	mov	r1, r2
 8007ee6:	6878      	ldr	r0, [r7, #4]
 8007ee8:	4798      	blx	r3

  return USBD_OK;
 8007eea:	2300      	movs	r3, #0
}
 8007eec:	4618      	mov	r0, r3
 8007eee:	3708      	adds	r7, #8
 8007ef0:	46bd      	mov	sp, r7
 8007ef2:	bd80      	pop	{r7, pc}

08007ef4 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8007ef4:	b580      	push	{r7, lr}
 8007ef6:	b082      	sub	sp, #8
 8007ef8:	af00      	add	r7, sp, #0
 8007efa:	6078      	str	r0, [r7, #4]
 8007efc:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8007f04:	6839      	ldr	r1, [r7, #0]
 8007f06:	4618      	mov	r0, r3
 8007f08:	f000 fed7 	bl	8008cba <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	2201      	movs	r2, #1
 8007f10:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8007f1a:	461a      	mov	r2, r3
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8007f28:	f003 031f 	and.w	r3, r3, #31
 8007f2c:	2b02      	cmp	r3, #2
 8007f2e:	d016      	beq.n	8007f5e <USBD_LL_SetupStage+0x6a>
 8007f30:	2b02      	cmp	r3, #2
 8007f32:	d81c      	bhi.n	8007f6e <USBD_LL_SetupStage+0x7a>
 8007f34:	2b00      	cmp	r3, #0
 8007f36:	d002      	beq.n	8007f3e <USBD_LL_SetupStage+0x4a>
 8007f38:	2b01      	cmp	r3, #1
 8007f3a:	d008      	beq.n	8007f4e <USBD_LL_SetupStage+0x5a>
 8007f3c:	e017      	b.n	8007f6e <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8007f44:	4619      	mov	r1, r3
 8007f46:	6878      	ldr	r0, [r7, #4]
 8007f48:	f000 f9ca 	bl	80082e0 <USBD_StdDevReq>
      break;
 8007f4c:	e01a      	b.n	8007f84 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8007f54:	4619      	mov	r1, r3
 8007f56:	6878      	ldr	r0, [r7, #4]
 8007f58:	f000 fa2c 	bl	80083b4 <USBD_StdItfReq>
      break;
 8007f5c:	e012      	b.n	8007f84 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8007f64:	4619      	mov	r1, r3
 8007f66:	6878      	ldr	r0, [r7, #4]
 8007f68:	f000 fa6c 	bl	8008444 <USBD_StdEPReq>
      break;
 8007f6c:	e00a      	b.n	8007f84 <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8007f74:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8007f78:	b2db      	uxtb	r3, r3
 8007f7a:	4619      	mov	r1, r3
 8007f7c:	6878      	ldr	r0, [r7, #4]
 8007f7e:	f001 fb0f 	bl	80095a0 <USBD_LL_StallEP>
      break;
 8007f82:	bf00      	nop
  }

  return USBD_OK;
 8007f84:	2300      	movs	r3, #0
}
 8007f86:	4618      	mov	r0, r3
 8007f88:	3708      	adds	r7, #8
 8007f8a:	46bd      	mov	sp, r7
 8007f8c:	bd80      	pop	{r7, pc}

08007f8e <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8007f8e:	b580      	push	{r7, lr}
 8007f90:	b086      	sub	sp, #24
 8007f92:	af00      	add	r7, sp, #0
 8007f94:	60f8      	str	r0, [r7, #12]
 8007f96:	460b      	mov	r3, r1
 8007f98:	607a      	str	r2, [r7, #4]
 8007f9a:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8007f9c:	7afb      	ldrb	r3, [r7, #11]
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d14b      	bne.n	800803a <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8007fa8:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8007fb0:	2b03      	cmp	r3, #3
 8007fb2:	d134      	bne.n	800801e <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 8007fb4:	697b      	ldr	r3, [r7, #20]
 8007fb6:	68da      	ldr	r2, [r3, #12]
 8007fb8:	697b      	ldr	r3, [r7, #20]
 8007fba:	691b      	ldr	r3, [r3, #16]
 8007fbc:	429a      	cmp	r2, r3
 8007fbe:	d919      	bls.n	8007ff4 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 8007fc0:	697b      	ldr	r3, [r7, #20]
 8007fc2:	68da      	ldr	r2, [r3, #12]
 8007fc4:	697b      	ldr	r3, [r7, #20]
 8007fc6:	691b      	ldr	r3, [r3, #16]
 8007fc8:	1ad2      	subs	r2, r2, r3
 8007fca:	697b      	ldr	r3, [r7, #20]
 8007fcc:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8007fce:	697b      	ldr	r3, [r7, #20]
 8007fd0:	68da      	ldr	r2, [r3, #12]
 8007fd2:	697b      	ldr	r3, [r7, #20]
 8007fd4:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8007fd6:	429a      	cmp	r2, r3
 8007fd8:	d203      	bcs.n	8007fe2 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8007fda:	697b      	ldr	r3, [r7, #20]
 8007fdc:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 8007fde:	b29b      	uxth	r3, r3
 8007fe0:	e002      	b.n	8007fe8 <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8007fe2:	697b      	ldr	r3, [r7, #20]
 8007fe4:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8007fe6:	b29b      	uxth	r3, r3
 8007fe8:	461a      	mov	r2, r3
 8007fea:	6879      	ldr	r1, [r7, #4]
 8007fec:	68f8      	ldr	r0, [r7, #12]
 8007fee:	f000 ff56 	bl	8008e9e <USBD_CtlContinueRx>
 8007ff2:	e038      	b.n	8008066 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8007ff4:	68fb      	ldr	r3, [r7, #12]
 8007ff6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007ffa:	691b      	ldr	r3, [r3, #16]
 8007ffc:	2b00      	cmp	r3, #0
 8007ffe:	d00a      	beq.n	8008016 <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8008006:	2b03      	cmp	r3, #3
 8008008:	d105      	bne.n	8008016 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800800a:	68fb      	ldr	r3, [r7, #12]
 800800c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008010:	691b      	ldr	r3, [r3, #16]
 8008012:	68f8      	ldr	r0, [r7, #12]
 8008014:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8008016:	68f8      	ldr	r0, [r7, #12]
 8008018:	f000 ff53 	bl	8008ec2 <USBD_CtlSendStatus>
 800801c:	e023      	b.n	8008066 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 800801e:	68fb      	ldr	r3, [r7, #12]
 8008020:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8008024:	2b05      	cmp	r3, #5
 8008026:	d11e      	bne.n	8008066 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	2200      	movs	r2, #0
 800802c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 8008030:	2100      	movs	r1, #0
 8008032:	68f8      	ldr	r0, [r7, #12]
 8008034:	f001 fab4 	bl	80095a0 <USBD_LL_StallEP>
 8008038:	e015      	b.n	8008066 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800803a:	68fb      	ldr	r3, [r7, #12]
 800803c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008040:	699b      	ldr	r3, [r3, #24]
 8008042:	2b00      	cmp	r3, #0
 8008044:	d00d      	beq.n	8008062 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 800804c:	2b03      	cmp	r3, #3
 800804e:	d108      	bne.n	8008062 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 8008050:	68fb      	ldr	r3, [r7, #12]
 8008052:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008056:	699b      	ldr	r3, [r3, #24]
 8008058:	7afa      	ldrb	r2, [r7, #11]
 800805a:	4611      	mov	r1, r2
 800805c:	68f8      	ldr	r0, [r7, #12]
 800805e:	4798      	blx	r3
 8008060:	e001      	b.n	8008066 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8008062:	2302      	movs	r3, #2
 8008064:	e000      	b.n	8008068 <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 8008066:	2300      	movs	r3, #0
}
 8008068:	4618      	mov	r0, r3
 800806a:	3718      	adds	r7, #24
 800806c:	46bd      	mov	sp, r7
 800806e:	bd80      	pop	{r7, pc}

08008070 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8008070:	b580      	push	{r7, lr}
 8008072:	b086      	sub	sp, #24
 8008074:	af00      	add	r7, sp, #0
 8008076:	60f8      	str	r0, [r7, #12]
 8008078:	460b      	mov	r3, r1
 800807a:	607a      	str	r2, [r7, #4]
 800807c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800807e:	7afb      	ldrb	r3, [r7, #11]
 8008080:	2b00      	cmp	r3, #0
 8008082:	d17f      	bne.n	8008184 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	3314      	adds	r3, #20
 8008088:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800808a:	68fb      	ldr	r3, [r7, #12]
 800808c:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8008090:	2b02      	cmp	r3, #2
 8008092:	d15c      	bne.n	800814e <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 8008094:	697b      	ldr	r3, [r7, #20]
 8008096:	68da      	ldr	r2, [r3, #12]
 8008098:	697b      	ldr	r3, [r7, #20]
 800809a:	691b      	ldr	r3, [r3, #16]
 800809c:	429a      	cmp	r2, r3
 800809e:	d915      	bls.n	80080cc <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 80080a0:	697b      	ldr	r3, [r7, #20]
 80080a2:	68da      	ldr	r2, [r3, #12]
 80080a4:	697b      	ldr	r3, [r7, #20]
 80080a6:	691b      	ldr	r3, [r3, #16]
 80080a8:	1ad2      	subs	r2, r2, r3
 80080aa:	697b      	ldr	r3, [r7, #20]
 80080ac:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 80080ae:	697b      	ldr	r3, [r7, #20]
 80080b0:	68db      	ldr	r3, [r3, #12]
 80080b2:	b29b      	uxth	r3, r3
 80080b4:	461a      	mov	r2, r3
 80080b6:	6879      	ldr	r1, [r7, #4]
 80080b8:	68f8      	ldr	r0, [r7, #12]
 80080ba:	f000 fec0 	bl	8008e3e <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80080be:	2300      	movs	r3, #0
 80080c0:	2200      	movs	r2, #0
 80080c2:	2100      	movs	r1, #0
 80080c4:	68f8      	ldr	r0, [r7, #12]
 80080c6:	f001 fb16 	bl	80096f6 <USBD_LL_PrepareReceive>
 80080ca:	e04e      	b.n	800816a <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 80080cc:	697b      	ldr	r3, [r7, #20]
 80080ce:	689b      	ldr	r3, [r3, #8]
 80080d0:	697a      	ldr	r2, [r7, #20]
 80080d2:	6912      	ldr	r2, [r2, #16]
 80080d4:	fbb3 f1f2 	udiv	r1, r3, r2
 80080d8:	fb02 f201 	mul.w	r2, r2, r1
 80080dc:	1a9b      	subs	r3, r3, r2
 80080de:	2b00      	cmp	r3, #0
 80080e0:	d11c      	bne.n	800811c <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 80080e2:	697b      	ldr	r3, [r7, #20]
 80080e4:	689a      	ldr	r2, [r3, #8]
 80080e6:	697b      	ldr	r3, [r7, #20]
 80080e8:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 80080ea:	429a      	cmp	r2, r3
 80080ec:	d316      	bcc.n	800811c <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 80080ee:	697b      	ldr	r3, [r7, #20]
 80080f0:	689a      	ldr	r2, [r3, #8]
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 80080f8:	429a      	cmp	r2, r3
 80080fa:	d20f      	bcs.n	800811c <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 80080fc:	2200      	movs	r2, #0
 80080fe:	2100      	movs	r1, #0
 8008100:	68f8      	ldr	r0, [r7, #12]
 8008102:	f000 fe9c 	bl	8008e3e <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8008106:	68fb      	ldr	r3, [r7, #12]
 8008108:	2200      	movs	r2, #0
 800810a:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800810e:	2300      	movs	r3, #0
 8008110:	2200      	movs	r2, #0
 8008112:	2100      	movs	r1, #0
 8008114:	68f8      	ldr	r0, [r7, #12]
 8008116:	f001 faee 	bl	80096f6 <USBD_LL_PrepareReceive>
 800811a:	e026      	b.n	800816a <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008122:	68db      	ldr	r3, [r3, #12]
 8008124:	2b00      	cmp	r3, #0
 8008126:	d00a      	beq.n	800813e <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008128:	68fb      	ldr	r3, [r7, #12]
 800812a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800812e:	2b03      	cmp	r3, #3
 8008130:	d105      	bne.n	800813e <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 8008132:	68fb      	ldr	r3, [r7, #12]
 8008134:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008138:	68db      	ldr	r3, [r3, #12]
 800813a:	68f8      	ldr	r0, [r7, #12]
 800813c:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 800813e:	2180      	movs	r1, #128	; 0x80
 8008140:	68f8      	ldr	r0, [r7, #12]
 8008142:	f001 fa2d 	bl	80095a0 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 8008146:	68f8      	ldr	r0, [r7, #12]
 8008148:	f000 fece 	bl	8008ee8 <USBD_CtlReceiveStatus>
 800814c:	e00d      	b.n	800816a <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800814e:	68fb      	ldr	r3, [r7, #12]
 8008150:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8008154:	2b04      	cmp	r3, #4
 8008156:	d004      	beq.n	8008162 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800815e:	2b00      	cmp	r3, #0
 8008160:	d103      	bne.n	800816a <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 8008162:	2180      	movs	r1, #128	; 0x80
 8008164:	68f8      	ldr	r0, [r7, #12]
 8008166:	f001 fa1b 	bl	80095a0 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 800816a:	68fb      	ldr	r3, [r7, #12]
 800816c:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8008170:	2b01      	cmp	r3, #1
 8008172:	d11d      	bne.n	80081b0 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 8008174:	68f8      	ldr	r0, [r7, #12]
 8008176:	f7ff fe81 	bl	8007e7c <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800817a:	68fb      	ldr	r3, [r7, #12]
 800817c:	2200      	movs	r2, #0
 800817e:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8008182:	e015      	b.n	80081b0 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 8008184:	68fb      	ldr	r3, [r7, #12]
 8008186:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800818a:	695b      	ldr	r3, [r3, #20]
 800818c:	2b00      	cmp	r3, #0
 800818e:	d00d      	beq.n	80081ac <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008190:	68fb      	ldr	r3, [r7, #12]
 8008192:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 8008196:	2b03      	cmp	r3, #3
 8008198:	d108      	bne.n	80081ac <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 800819a:	68fb      	ldr	r3, [r7, #12]
 800819c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80081a0:	695b      	ldr	r3, [r3, #20]
 80081a2:	7afa      	ldrb	r2, [r7, #11]
 80081a4:	4611      	mov	r1, r2
 80081a6:	68f8      	ldr	r0, [r7, #12]
 80081a8:	4798      	blx	r3
 80081aa:	e001      	b.n	80081b0 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 80081ac:	2302      	movs	r3, #2
 80081ae:	e000      	b.n	80081b2 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 80081b0:	2300      	movs	r3, #0
}
 80081b2:	4618      	mov	r0, r3
 80081b4:	3718      	adds	r7, #24
 80081b6:	46bd      	mov	sp, r7
 80081b8:	bd80      	pop	{r7, pc}

080081ba <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80081ba:	b580      	push	{r7, lr}
 80081bc:	b082      	sub	sp, #8
 80081be:	af00      	add	r7, sp, #0
 80081c0:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80081c2:	2340      	movs	r3, #64	; 0x40
 80081c4:	2200      	movs	r2, #0
 80081c6:	2100      	movs	r1, #0
 80081c8:	6878      	ldr	r0, [r7, #4]
 80081ca:	f001 f9a4 	bl	8009516 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	2201      	movs	r2, #1
 80081d2:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	2240      	movs	r2, #64	; 0x40
 80081da:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80081de:	2340      	movs	r3, #64	; 0x40
 80081e0:	2200      	movs	r2, #0
 80081e2:	2180      	movs	r1, #128	; 0x80
 80081e4:	6878      	ldr	r0, [r7, #4]
 80081e6:	f001 f996 	bl	8009516 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	2201      	movs	r2, #1
 80081ee:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	2240      	movs	r2, #64	; 0x40
 80081f4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	2201      	movs	r2, #1
 80081fa:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	2200      	movs	r2, #0
 8008202:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	2200      	movs	r2, #0
 800820a:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	2200      	movs	r2, #0
 8008210:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800821a:	2b00      	cmp	r3, #0
 800821c:	d009      	beq.n	8008232 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008224:	685b      	ldr	r3, [r3, #4]
 8008226:	687a      	ldr	r2, [r7, #4]
 8008228:	6852      	ldr	r2, [r2, #4]
 800822a:	b2d2      	uxtb	r2, r2
 800822c:	4611      	mov	r1, r2
 800822e:	6878      	ldr	r0, [r7, #4]
 8008230:	4798      	blx	r3
  }

  return USBD_OK;
 8008232:	2300      	movs	r3, #0
}
 8008234:	4618      	mov	r0, r3
 8008236:	3708      	adds	r7, #8
 8008238:	46bd      	mov	sp, r7
 800823a:	bd80      	pop	{r7, pc}

0800823c <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800823c:	b480      	push	{r7}
 800823e:	b083      	sub	sp, #12
 8008240:	af00      	add	r7, sp, #0
 8008242:	6078      	str	r0, [r7, #4]
 8008244:	460b      	mov	r3, r1
 8008246:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	78fa      	ldrb	r2, [r7, #3]
 800824c:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800824e:	2300      	movs	r3, #0
}
 8008250:	4618      	mov	r0, r3
 8008252:	370c      	adds	r7, #12
 8008254:	46bd      	mov	sp, r7
 8008256:	bc80      	pop	{r7}
 8008258:	4770      	bx	lr

0800825a <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800825a:	b480      	push	{r7}
 800825c:	b083      	sub	sp, #12
 800825e:	af00      	add	r7, sp, #0
 8008260:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	2204      	movs	r2, #4
 8008272:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8008276:	2300      	movs	r3, #0
}
 8008278:	4618      	mov	r0, r3
 800827a:	370c      	adds	r7, #12
 800827c:	46bd      	mov	sp, r7
 800827e:	bc80      	pop	{r7}
 8008280:	4770      	bx	lr

08008282 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8008282:	b480      	push	{r7}
 8008284:	b083      	sub	sp, #12
 8008286:	af00      	add	r7, sp, #0
 8008288:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008290:	2b04      	cmp	r3, #4
 8008292:	d105      	bne.n	80082a0 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 80082a0:	2300      	movs	r3, #0
}
 80082a2:	4618      	mov	r0, r3
 80082a4:	370c      	adds	r7, #12
 80082a6:	46bd      	mov	sp, r7
 80082a8:	bc80      	pop	{r7}
 80082aa:	4770      	bx	lr

080082ac <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80082ac:	b580      	push	{r7, lr}
 80082ae:	b082      	sub	sp, #8
 80082b0:	af00      	add	r7, sp, #0
 80082b2:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80082ba:	2b03      	cmp	r3, #3
 80082bc:	d10b      	bne.n	80082d6 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80082c4:	69db      	ldr	r3, [r3, #28]
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	d005      	beq.n	80082d6 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80082d0:	69db      	ldr	r3, [r3, #28]
 80082d2:	6878      	ldr	r0, [r7, #4]
 80082d4:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80082d6:	2300      	movs	r3, #0
}
 80082d8:	4618      	mov	r0, r3
 80082da:	3708      	adds	r7, #8
 80082dc:	46bd      	mov	sp, r7
 80082de:	bd80      	pop	{r7, pc}

080082e0 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 80082e0:	b580      	push	{r7, lr}
 80082e2:	b084      	sub	sp, #16
 80082e4:	af00      	add	r7, sp, #0
 80082e6:	6078      	str	r0, [r7, #4]
 80082e8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80082ea:	2300      	movs	r3, #0
 80082ec:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80082ee:	683b      	ldr	r3, [r7, #0]
 80082f0:	781b      	ldrb	r3, [r3, #0]
 80082f2:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80082f6:	2b40      	cmp	r3, #64	; 0x40
 80082f8:	d005      	beq.n	8008306 <USBD_StdDevReq+0x26>
 80082fa:	2b40      	cmp	r3, #64	; 0x40
 80082fc:	d84f      	bhi.n	800839e <USBD_StdDevReq+0xbe>
 80082fe:	2b00      	cmp	r3, #0
 8008300:	d009      	beq.n	8008316 <USBD_StdDevReq+0x36>
 8008302:	2b20      	cmp	r3, #32
 8008304:	d14b      	bne.n	800839e <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800830c:	689b      	ldr	r3, [r3, #8]
 800830e:	6839      	ldr	r1, [r7, #0]
 8008310:	6878      	ldr	r0, [r7, #4]
 8008312:	4798      	blx	r3
      break;
 8008314:	e048      	b.n	80083a8 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008316:	683b      	ldr	r3, [r7, #0]
 8008318:	785b      	ldrb	r3, [r3, #1]
 800831a:	2b09      	cmp	r3, #9
 800831c:	d839      	bhi.n	8008392 <USBD_StdDevReq+0xb2>
 800831e:	a201      	add	r2, pc, #4	; (adr r2, 8008324 <USBD_StdDevReq+0x44>)
 8008320:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008324:	08008375 	.word	0x08008375
 8008328:	08008389 	.word	0x08008389
 800832c:	08008393 	.word	0x08008393
 8008330:	0800837f 	.word	0x0800837f
 8008334:	08008393 	.word	0x08008393
 8008338:	08008357 	.word	0x08008357
 800833c:	0800834d 	.word	0x0800834d
 8008340:	08008393 	.word	0x08008393
 8008344:	0800836b 	.word	0x0800836b
 8008348:	08008361 	.word	0x08008361
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800834c:	6839      	ldr	r1, [r7, #0]
 800834e:	6878      	ldr	r0, [r7, #4]
 8008350:	f000 f9dc 	bl	800870c <USBD_GetDescriptor>
          break;
 8008354:	e022      	b.n	800839c <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8008356:	6839      	ldr	r1, [r7, #0]
 8008358:	6878      	ldr	r0, [r7, #4]
 800835a:	f000 fb3f 	bl	80089dc <USBD_SetAddress>
          break;
 800835e:	e01d      	b.n	800839c <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 8008360:	6839      	ldr	r1, [r7, #0]
 8008362:	6878      	ldr	r0, [r7, #4]
 8008364:	f000 fb7e 	bl	8008a64 <USBD_SetConfig>
          break;
 8008368:	e018      	b.n	800839c <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800836a:	6839      	ldr	r1, [r7, #0]
 800836c:	6878      	ldr	r0, [r7, #4]
 800836e:	f000 fc07 	bl	8008b80 <USBD_GetConfig>
          break;
 8008372:	e013      	b.n	800839c <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8008374:	6839      	ldr	r1, [r7, #0]
 8008376:	6878      	ldr	r0, [r7, #4]
 8008378:	f000 fc37 	bl	8008bea <USBD_GetStatus>
          break;
 800837c:	e00e      	b.n	800839c <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800837e:	6839      	ldr	r1, [r7, #0]
 8008380:	6878      	ldr	r0, [r7, #4]
 8008382:	f000 fc65 	bl	8008c50 <USBD_SetFeature>
          break;
 8008386:	e009      	b.n	800839c <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8008388:	6839      	ldr	r1, [r7, #0]
 800838a:	6878      	ldr	r0, [r7, #4]
 800838c:	f000 fc74 	bl	8008c78 <USBD_ClrFeature>
          break;
 8008390:	e004      	b.n	800839c <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 8008392:	6839      	ldr	r1, [r7, #0]
 8008394:	6878      	ldr	r0, [r7, #4]
 8008396:	f000 fccc 	bl	8008d32 <USBD_CtlError>
          break;
 800839a:	bf00      	nop
      }
      break;
 800839c:	e004      	b.n	80083a8 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 800839e:	6839      	ldr	r1, [r7, #0]
 80083a0:	6878      	ldr	r0, [r7, #4]
 80083a2:	f000 fcc6 	bl	8008d32 <USBD_CtlError>
      break;
 80083a6:	bf00      	nop
  }

  return ret;
 80083a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80083aa:	4618      	mov	r0, r3
 80083ac:	3710      	adds	r7, #16
 80083ae:	46bd      	mov	sp, r7
 80083b0:	bd80      	pop	{r7, pc}
 80083b2:	bf00      	nop

080083b4 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 80083b4:	b580      	push	{r7, lr}
 80083b6:	b084      	sub	sp, #16
 80083b8:	af00      	add	r7, sp, #0
 80083ba:	6078      	str	r0, [r7, #4]
 80083bc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80083be:	2300      	movs	r3, #0
 80083c0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80083c2:	683b      	ldr	r3, [r7, #0]
 80083c4:	781b      	ldrb	r3, [r3, #0]
 80083c6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80083ca:	2b40      	cmp	r3, #64	; 0x40
 80083cc:	d005      	beq.n	80083da <USBD_StdItfReq+0x26>
 80083ce:	2b40      	cmp	r3, #64	; 0x40
 80083d0:	d82e      	bhi.n	8008430 <USBD_StdItfReq+0x7c>
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	d001      	beq.n	80083da <USBD_StdItfReq+0x26>
 80083d6:	2b20      	cmp	r3, #32
 80083d8:	d12a      	bne.n	8008430 <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80083e0:	3b01      	subs	r3, #1
 80083e2:	2b02      	cmp	r3, #2
 80083e4:	d81d      	bhi.n	8008422 <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80083e6:	683b      	ldr	r3, [r7, #0]
 80083e8:	889b      	ldrh	r3, [r3, #4]
 80083ea:	b2db      	uxtb	r3, r3
 80083ec:	2b01      	cmp	r3, #1
 80083ee:	d813      	bhi.n	8008418 <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80083f6:	689b      	ldr	r3, [r3, #8]
 80083f8:	6839      	ldr	r1, [r7, #0]
 80083fa:	6878      	ldr	r0, [r7, #4]
 80083fc:	4798      	blx	r3
 80083fe:	4603      	mov	r3, r0
 8008400:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8008402:	683b      	ldr	r3, [r7, #0]
 8008404:	88db      	ldrh	r3, [r3, #6]
 8008406:	2b00      	cmp	r3, #0
 8008408:	d110      	bne.n	800842c <USBD_StdItfReq+0x78>
 800840a:	7bfb      	ldrb	r3, [r7, #15]
 800840c:	2b00      	cmp	r3, #0
 800840e:	d10d      	bne.n	800842c <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 8008410:	6878      	ldr	r0, [r7, #4]
 8008412:	f000 fd56 	bl	8008ec2 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8008416:	e009      	b.n	800842c <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 8008418:	6839      	ldr	r1, [r7, #0]
 800841a:	6878      	ldr	r0, [r7, #4]
 800841c:	f000 fc89 	bl	8008d32 <USBD_CtlError>
          break;
 8008420:	e004      	b.n	800842c <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 8008422:	6839      	ldr	r1, [r7, #0]
 8008424:	6878      	ldr	r0, [r7, #4]
 8008426:	f000 fc84 	bl	8008d32 <USBD_CtlError>
          break;
 800842a:	e000      	b.n	800842e <USBD_StdItfReq+0x7a>
          break;
 800842c:	bf00      	nop
      }
      break;
 800842e:	e004      	b.n	800843a <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 8008430:	6839      	ldr	r1, [r7, #0]
 8008432:	6878      	ldr	r0, [r7, #4]
 8008434:	f000 fc7d 	bl	8008d32 <USBD_CtlError>
      break;
 8008438:	bf00      	nop
  }

  return USBD_OK;
 800843a:	2300      	movs	r3, #0
}
 800843c:	4618      	mov	r0, r3
 800843e:	3710      	adds	r7, #16
 8008440:	46bd      	mov	sp, r7
 8008442:	bd80      	pop	{r7, pc}

08008444 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 8008444:	b580      	push	{r7, lr}
 8008446:	b084      	sub	sp, #16
 8008448:	af00      	add	r7, sp, #0
 800844a:	6078      	str	r0, [r7, #4]
 800844c:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800844e:	2300      	movs	r3, #0
 8008450:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 8008452:	683b      	ldr	r3, [r7, #0]
 8008454:	889b      	ldrh	r3, [r3, #4]
 8008456:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008458:	683b      	ldr	r3, [r7, #0]
 800845a:	781b      	ldrb	r3, [r3, #0]
 800845c:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008460:	2b40      	cmp	r3, #64	; 0x40
 8008462:	d007      	beq.n	8008474 <USBD_StdEPReq+0x30>
 8008464:	2b40      	cmp	r3, #64	; 0x40
 8008466:	f200 8146 	bhi.w	80086f6 <USBD_StdEPReq+0x2b2>
 800846a:	2b00      	cmp	r3, #0
 800846c:	d00a      	beq.n	8008484 <USBD_StdEPReq+0x40>
 800846e:	2b20      	cmp	r3, #32
 8008470:	f040 8141 	bne.w	80086f6 <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800847a:	689b      	ldr	r3, [r3, #8]
 800847c:	6839      	ldr	r1, [r7, #0]
 800847e:	6878      	ldr	r0, [r7, #4]
 8008480:	4798      	blx	r3
      break;
 8008482:	e13d      	b.n	8008700 <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 8008484:	683b      	ldr	r3, [r7, #0]
 8008486:	781b      	ldrb	r3, [r3, #0]
 8008488:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800848c:	2b20      	cmp	r3, #32
 800848e:	d10a      	bne.n	80084a6 <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008496:	689b      	ldr	r3, [r3, #8]
 8008498:	6839      	ldr	r1, [r7, #0]
 800849a:	6878      	ldr	r0, [r7, #4]
 800849c:	4798      	blx	r3
 800849e:	4603      	mov	r3, r0
 80084a0:	73fb      	strb	r3, [r7, #15]

        return ret;
 80084a2:	7bfb      	ldrb	r3, [r7, #15]
 80084a4:	e12d      	b.n	8008702 <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 80084a6:	683b      	ldr	r3, [r7, #0]
 80084a8:	785b      	ldrb	r3, [r3, #1]
 80084aa:	2b03      	cmp	r3, #3
 80084ac:	d007      	beq.n	80084be <USBD_StdEPReq+0x7a>
 80084ae:	2b03      	cmp	r3, #3
 80084b0:	f300 811b 	bgt.w	80086ea <USBD_StdEPReq+0x2a6>
 80084b4:	2b00      	cmp	r3, #0
 80084b6:	d072      	beq.n	800859e <USBD_StdEPReq+0x15a>
 80084b8:	2b01      	cmp	r3, #1
 80084ba:	d03a      	beq.n	8008532 <USBD_StdEPReq+0xee>
 80084bc:	e115      	b.n	80086ea <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80084c4:	2b02      	cmp	r3, #2
 80084c6:	d002      	beq.n	80084ce <USBD_StdEPReq+0x8a>
 80084c8:	2b03      	cmp	r3, #3
 80084ca:	d015      	beq.n	80084f8 <USBD_StdEPReq+0xb4>
 80084cc:	e02b      	b.n	8008526 <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80084ce:	7bbb      	ldrb	r3, [r7, #14]
 80084d0:	2b00      	cmp	r3, #0
 80084d2:	d00c      	beq.n	80084ee <USBD_StdEPReq+0xaa>
 80084d4:	7bbb      	ldrb	r3, [r7, #14]
 80084d6:	2b80      	cmp	r3, #128	; 0x80
 80084d8:	d009      	beq.n	80084ee <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 80084da:	7bbb      	ldrb	r3, [r7, #14]
 80084dc:	4619      	mov	r1, r3
 80084de:	6878      	ldr	r0, [r7, #4]
 80084e0:	f001 f85e 	bl	80095a0 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 80084e4:	2180      	movs	r1, #128	; 0x80
 80084e6:	6878      	ldr	r0, [r7, #4]
 80084e8:	f001 f85a 	bl	80095a0 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80084ec:	e020      	b.n	8008530 <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 80084ee:	6839      	ldr	r1, [r7, #0]
 80084f0:	6878      	ldr	r0, [r7, #4]
 80084f2:	f000 fc1e 	bl	8008d32 <USBD_CtlError>
              break;
 80084f6:	e01b      	b.n	8008530 <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80084f8:	683b      	ldr	r3, [r7, #0]
 80084fa:	885b      	ldrh	r3, [r3, #2]
 80084fc:	2b00      	cmp	r3, #0
 80084fe:	d10e      	bne.n	800851e <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 8008500:	7bbb      	ldrb	r3, [r7, #14]
 8008502:	2b00      	cmp	r3, #0
 8008504:	d00b      	beq.n	800851e <USBD_StdEPReq+0xda>
 8008506:	7bbb      	ldrb	r3, [r7, #14]
 8008508:	2b80      	cmp	r3, #128	; 0x80
 800850a:	d008      	beq.n	800851e <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800850c:	683b      	ldr	r3, [r7, #0]
 800850e:	88db      	ldrh	r3, [r3, #6]
 8008510:	2b00      	cmp	r3, #0
 8008512:	d104      	bne.n	800851e <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 8008514:	7bbb      	ldrb	r3, [r7, #14]
 8008516:	4619      	mov	r1, r3
 8008518:	6878      	ldr	r0, [r7, #4]
 800851a:	f001 f841 	bl	80095a0 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 800851e:	6878      	ldr	r0, [r7, #4]
 8008520:	f000 fccf 	bl	8008ec2 <USBD_CtlSendStatus>

              break;
 8008524:	e004      	b.n	8008530 <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 8008526:	6839      	ldr	r1, [r7, #0]
 8008528:	6878      	ldr	r0, [r7, #4]
 800852a:	f000 fc02 	bl	8008d32 <USBD_CtlError>
              break;
 800852e:	bf00      	nop
          }
          break;
 8008530:	e0e0      	b.n	80086f4 <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008538:	2b02      	cmp	r3, #2
 800853a:	d002      	beq.n	8008542 <USBD_StdEPReq+0xfe>
 800853c:	2b03      	cmp	r3, #3
 800853e:	d015      	beq.n	800856c <USBD_StdEPReq+0x128>
 8008540:	e026      	b.n	8008590 <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008542:	7bbb      	ldrb	r3, [r7, #14]
 8008544:	2b00      	cmp	r3, #0
 8008546:	d00c      	beq.n	8008562 <USBD_StdEPReq+0x11e>
 8008548:	7bbb      	ldrb	r3, [r7, #14]
 800854a:	2b80      	cmp	r3, #128	; 0x80
 800854c:	d009      	beq.n	8008562 <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800854e:	7bbb      	ldrb	r3, [r7, #14]
 8008550:	4619      	mov	r1, r3
 8008552:	6878      	ldr	r0, [r7, #4]
 8008554:	f001 f824 	bl	80095a0 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8008558:	2180      	movs	r1, #128	; 0x80
 800855a:	6878      	ldr	r0, [r7, #4]
 800855c:	f001 f820 	bl	80095a0 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008560:	e01c      	b.n	800859c <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 8008562:	6839      	ldr	r1, [r7, #0]
 8008564:	6878      	ldr	r0, [r7, #4]
 8008566:	f000 fbe4 	bl	8008d32 <USBD_CtlError>
              break;
 800856a:	e017      	b.n	800859c <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800856c:	683b      	ldr	r3, [r7, #0]
 800856e:	885b      	ldrh	r3, [r3, #2]
 8008570:	2b00      	cmp	r3, #0
 8008572:	d112      	bne.n	800859a <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8008574:	7bbb      	ldrb	r3, [r7, #14]
 8008576:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800857a:	2b00      	cmp	r3, #0
 800857c:	d004      	beq.n	8008588 <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 800857e:	7bbb      	ldrb	r3, [r7, #14]
 8008580:	4619      	mov	r1, r3
 8008582:	6878      	ldr	r0, [r7, #4]
 8008584:	f001 f82b 	bl	80095de <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 8008588:	6878      	ldr	r0, [r7, #4]
 800858a:	f000 fc9a 	bl	8008ec2 <USBD_CtlSendStatus>
              }
              break;
 800858e:	e004      	b.n	800859a <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 8008590:	6839      	ldr	r1, [r7, #0]
 8008592:	6878      	ldr	r0, [r7, #4]
 8008594:	f000 fbcd 	bl	8008d32 <USBD_CtlError>
              break;
 8008598:	e000      	b.n	800859c <USBD_StdEPReq+0x158>
              break;
 800859a:	bf00      	nop
          }
          break;
 800859c:	e0aa      	b.n	80086f4 <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80085a4:	2b02      	cmp	r3, #2
 80085a6:	d002      	beq.n	80085ae <USBD_StdEPReq+0x16a>
 80085a8:	2b03      	cmp	r3, #3
 80085aa:	d032      	beq.n	8008612 <USBD_StdEPReq+0x1ce>
 80085ac:	e097      	b.n	80086de <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80085ae:	7bbb      	ldrb	r3, [r7, #14]
 80085b0:	2b00      	cmp	r3, #0
 80085b2:	d007      	beq.n	80085c4 <USBD_StdEPReq+0x180>
 80085b4:	7bbb      	ldrb	r3, [r7, #14]
 80085b6:	2b80      	cmp	r3, #128	; 0x80
 80085b8:	d004      	beq.n	80085c4 <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 80085ba:	6839      	ldr	r1, [r7, #0]
 80085bc:	6878      	ldr	r0, [r7, #4]
 80085be:	f000 fbb8 	bl	8008d32 <USBD_CtlError>
                break;
 80085c2:	e091      	b.n	80086e8 <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80085c4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80085c8:	2b00      	cmp	r3, #0
 80085ca:	da0b      	bge.n	80085e4 <USBD_StdEPReq+0x1a0>
 80085cc:	7bbb      	ldrb	r3, [r7, #14]
 80085ce:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80085d2:	4613      	mov	r3, r2
 80085d4:	009b      	lsls	r3, r3, #2
 80085d6:	4413      	add	r3, r2
 80085d8:	009b      	lsls	r3, r3, #2
 80085da:	3310      	adds	r3, #16
 80085dc:	687a      	ldr	r2, [r7, #4]
 80085de:	4413      	add	r3, r2
 80085e0:	3304      	adds	r3, #4
 80085e2:	e00b      	b.n	80085fc <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80085e4:	7bbb      	ldrb	r3, [r7, #14]
 80085e6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80085ea:	4613      	mov	r3, r2
 80085ec:	009b      	lsls	r3, r3, #2
 80085ee:	4413      	add	r3, r2
 80085f0:	009b      	lsls	r3, r3, #2
 80085f2:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 80085f6:	687a      	ldr	r2, [r7, #4]
 80085f8:	4413      	add	r3, r2
 80085fa:	3304      	adds	r3, #4
 80085fc:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 80085fe:	68bb      	ldr	r3, [r7, #8]
 8008600:	2200      	movs	r2, #0
 8008602:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8008604:	68bb      	ldr	r3, [r7, #8]
 8008606:	2202      	movs	r2, #2
 8008608:	4619      	mov	r1, r3
 800860a:	6878      	ldr	r0, [r7, #4]
 800860c:	f000 fbfb 	bl	8008e06 <USBD_CtlSendData>
              break;
 8008610:	e06a      	b.n	80086e8 <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8008612:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008616:	2b00      	cmp	r3, #0
 8008618:	da11      	bge.n	800863e <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800861a:	7bbb      	ldrb	r3, [r7, #14]
 800861c:	f003 020f 	and.w	r2, r3, #15
 8008620:	6879      	ldr	r1, [r7, #4]
 8008622:	4613      	mov	r3, r2
 8008624:	009b      	lsls	r3, r3, #2
 8008626:	4413      	add	r3, r2
 8008628:	009b      	lsls	r3, r3, #2
 800862a:	440b      	add	r3, r1
 800862c:	3318      	adds	r3, #24
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	2b00      	cmp	r3, #0
 8008632:	d117      	bne.n	8008664 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 8008634:	6839      	ldr	r1, [r7, #0]
 8008636:	6878      	ldr	r0, [r7, #4]
 8008638:	f000 fb7b 	bl	8008d32 <USBD_CtlError>
                  break;
 800863c:	e054      	b.n	80086e8 <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800863e:	7bbb      	ldrb	r3, [r7, #14]
 8008640:	f003 020f 	and.w	r2, r3, #15
 8008644:	6879      	ldr	r1, [r7, #4]
 8008646:	4613      	mov	r3, r2
 8008648:	009b      	lsls	r3, r3, #2
 800864a:	4413      	add	r3, r2
 800864c:	009b      	lsls	r3, r3, #2
 800864e:	440b      	add	r3, r1
 8008650:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 8008654:	681b      	ldr	r3, [r3, #0]
 8008656:	2b00      	cmp	r3, #0
 8008658:	d104      	bne.n	8008664 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 800865a:	6839      	ldr	r1, [r7, #0]
 800865c:	6878      	ldr	r0, [r7, #4]
 800865e:	f000 fb68 	bl	8008d32 <USBD_CtlError>
                  break;
 8008662:	e041      	b.n	80086e8 <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008664:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008668:	2b00      	cmp	r3, #0
 800866a:	da0b      	bge.n	8008684 <USBD_StdEPReq+0x240>
 800866c:	7bbb      	ldrb	r3, [r7, #14]
 800866e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008672:	4613      	mov	r3, r2
 8008674:	009b      	lsls	r3, r3, #2
 8008676:	4413      	add	r3, r2
 8008678:	009b      	lsls	r3, r3, #2
 800867a:	3310      	adds	r3, #16
 800867c:	687a      	ldr	r2, [r7, #4]
 800867e:	4413      	add	r3, r2
 8008680:	3304      	adds	r3, #4
 8008682:	e00b      	b.n	800869c <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008684:	7bbb      	ldrb	r3, [r7, #14]
 8008686:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800868a:	4613      	mov	r3, r2
 800868c:	009b      	lsls	r3, r3, #2
 800868e:	4413      	add	r3, r2
 8008690:	009b      	lsls	r3, r3, #2
 8008692:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8008696:	687a      	ldr	r2, [r7, #4]
 8008698:	4413      	add	r3, r2
 800869a:	3304      	adds	r3, #4
 800869c:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800869e:	7bbb      	ldrb	r3, [r7, #14]
 80086a0:	2b00      	cmp	r3, #0
 80086a2:	d002      	beq.n	80086aa <USBD_StdEPReq+0x266>
 80086a4:	7bbb      	ldrb	r3, [r7, #14]
 80086a6:	2b80      	cmp	r3, #128	; 0x80
 80086a8:	d103      	bne.n	80086b2 <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 80086aa:	68bb      	ldr	r3, [r7, #8]
 80086ac:	2200      	movs	r2, #0
 80086ae:	601a      	str	r2, [r3, #0]
 80086b0:	e00e      	b.n	80086d0 <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 80086b2:	7bbb      	ldrb	r3, [r7, #14]
 80086b4:	4619      	mov	r1, r3
 80086b6:	6878      	ldr	r0, [r7, #4]
 80086b8:	f000 ffb0 	bl	800961c <USBD_LL_IsStallEP>
 80086bc:	4603      	mov	r3, r0
 80086be:	2b00      	cmp	r3, #0
 80086c0:	d003      	beq.n	80086ca <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 80086c2:	68bb      	ldr	r3, [r7, #8]
 80086c4:	2201      	movs	r2, #1
 80086c6:	601a      	str	r2, [r3, #0]
 80086c8:	e002      	b.n	80086d0 <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 80086ca:	68bb      	ldr	r3, [r7, #8]
 80086cc:	2200      	movs	r2, #0
 80086ce:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 80086d0:	68bb      	ldr	r3, [r7, #8]
 80086d2:	2202      	movs	r2, #2
 80086d4:	4619      	mov	r1, r3
 80086d6:	6878      	ldr	r0, [r7, #4]
 80086d8:	f000 fb95 	bl	8008e06 <USBD_CtlSendData>
              break;
 80086dc:	e004      	b.n	80086e8 <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 80086de:	6839      	ldr	r1, [r7, #0]
 80086e0:	6878      	ldr	r0, [r7, #4]
 80086e2:	f000 fb26 	bl	8008d32 <USBD_CtlError>
              break;
 80086e6:	bf00      	nop
          }
          break;
 80086e8:	e004      	b.n	80086f4 <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 80086ea:	6839      	ldr	r1, [r7, #0]
 80086ec:	6878      	ldr	r0, [r7, #4]
 80086ee:	f000 fb20 	bl	8008d32 <USBD_CtlError>
          break;
 80086f2:	bf00      	nop
      }
      break;
 80086f4:	e004      	b.n	8008700 <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 80086f6:	6839      	ldr	r1, [r7, #0]
 80086f8:	6878      	ldr	r0, [r7, #4]
 80086fa:	f000 fb1a 	bl	8008d32 <USBD_CtlError>
      break;
 80086fe:	bf00      	nop
  }

  return ret;
 8008700:	7bfb      	ldrb	r3, [r7, #15]
}
 8008702:	4618      	mov	r0, r3
 8008704:	3710      	adds	r7, #16
 8008706:	46bd      	mov	sp, r7
 8008708:	bd80      	pop	{r7, pc}
	...

0800870c <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800870c:	b580      	push	{r7, lr}
 800870e:	b084      	sub	sp, #16
 8008710:	af00      	add	r7, sp, #0
 8008712:	6078      	str	r0, [r7, #4]
 8008714:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8008716:	2300      	movs	r3, #0
 8008718:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800871a:	2300      	movs	r3, #0
 800871c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800871e:	2300      	movs	r3, #0
 8008720:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8008722:	683b      	ldr	r3, [r7, #0]
 8008724:	885b      	ldrh	r3, [r3, #2]
 8008726:	0a1b      	lsrs	r3, r3, #8
 8008728:	b29b      	uxth	r3, r3
 800872a:	3b01      	subs	r3, #1
 800872c:	2b06      	cmp	r3, #6
 800872e:	f200 8128 	bhi.w	8008982 <USBD_GetDescriptor+0x276>
 8008732:	a201      	add	r2, pc, #4	; (adr r2, 8008738 <USBD_GetDescriptor+0x2c>)
 8008734:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008738:	08008755 	.word	0x08008755
 800873c:	0800876d 	.word	0x0800876d
 8008740:	080087ad 	.word	0x080087ad
 8008744:	08008983 	.word	0x08008983
 8008748:	08008983 	.word	0x08008983
 800874c:	08008923 	.word	0x08008923
 8008750:	0800894f 	.word	0x0800894f
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800875a:	681b      	ldr	r3, [r3, #0]
 800875c:	687a      	ldr	r2, [r7, #4]
 800875e:	7c12      	ldrb	r2, [r2, #16]
 8008760:	f107 0108 	add.w	r1, r7, #8
 8008764:	4610      	mov	r0, r2
 8008766:	4798      	blx	r3
 8008768:	60f8      	str	r0, [r7, #12]
      break;
 800876a:	e112      	b.n	8008992 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	7c1b      	ldrb	r3, [r3, #16]
 8008770:	2b00      	cmp	r3, #0
 8008772:	d10d      	bne.n	8008790 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800877a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800877c:	f107 0208 	add.w	r2, r7, #8
 8008780:	4610      	mov	r0, r2
 8008782:	4798      	blx	r3
 8008784:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008786:	68fb      	ldr	r3, [r7, #12]
 8008788:	3301      	adds	r3, #1
 800878a:	2202      	movs	r2, #2
 800878c:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800878e:	e100      	b.n	8008992 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008796:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008798:	f107 0208 	add.w	r2, r7, #8
 800879c:	4610      	mov	r0, r2
 800879e:	4798      	blx	r3
 80087a0:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80087a2:	68fb      	ldr	r3, [r7, #12]
 80087a4:	3301      	adds	r3, #1
 80087a6:	2202      	movs	r2, #2
 80087a8:	701a      	strb	r2, [r3, #0]
      break;
 80087aa:	e0f2      	b.n	8008992 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 80087ac:	683b      	ldr	r3, [r7, #0]
 80087ae:	885b      	ldrh	r3, [r3, #2]
 80087b0:	b2db      	uxtb	r3, r3
 80087b2:	2b05      	cmp	r3, #5
 80087b4:	f200 80ac 	bhi.w	8008910 <USBD_GetDescriptor+0x204>
 80087b8:	a201      	add	r2, pc, #4	; (adr r2, 80087c0 <USBD_GetDescriptor+0xb4>)
 80087ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80087be:	bf00      	nop
 80087c0:	080087d9 	.word	0x080087d9
 80087c4:	0800880d 	.word	0x0800880d
 80087c8:	08008841 	.word	0x08008841
 80087cc:	08008875 	.word	0x08008875
 80087d0:	080088a9 	.word	0x080088a9
 80087d4:	080088dd 	.word	0x080088dd
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80087de:	685b      	ldr	r3, [r3, #4]
 80087e0:	2b00      	cmp	r3, #0
 80087e2:	d00b      	beq.n	80087fc <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80087ea:	685b      	ldr	r3, [r3, #4]
 80087ec:	687a      	ldr	r2, [r7, #4]
 80087ee:	7c12      	ldrb	r2, [r2, #16]
 80087f0:	f107 0108 	add.w	r1, r7, #8
 80087f4:	4610      	mov	r0, r2
 80087f6:	4798      	blx	r3
 80087f8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80087fa:	e091      	b.n	8008920 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80087fc:	6839      	ldr	r1, [r7, #0]
 80087fe:	6878      	ldr	r0, [r7, #4]
 8008800:	f000 fa97 	bl	8008d32 <USBD_CtlError>
            err++;
 8008804:	7afb      	ldrb	r3, [r7, #11]
 8008806:	3301      	adds	r3, #1
 8008808:	72fb      	strb	r3, [r7, #11]
          break;
 800880a:	e089      	b.n	8008920 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008812:	689b      	ldr	r3, [r3, #8]
 8008814:	2b00      	cmp	r3, #0
 8008816:	d00b      	beq.n	8008830 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800881e:	689b      	ldr	r3, [r3, #8]
 8008820:	687a      	ldr	r2, [r7, #4]
 8008822:	7c12      	ldrb	r2, [r2, #16]
 8008824:	f107 0108 	add.w	r1, r7, #8
 8008828:	4610      	mov	r0, r2
 800882a:	4798      	blx	r3
 800882c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800882e:	e077      	b.n	8008920 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008830:	6839      	ldr	r1, [r7, #0]
 8008832:	6878      	ldr	r0, [r7, #4]
 8008834:	f000 fa7d 	bl	8008d32 <USBD_CtlError>
            err++;
 8008838:	7afb      	ldrb	r3, [r7, #11]
 800883a:	3301      	adds	r3, #1
 800883c:	72fb      	strb	r3, [r7, #11]
          break;
 800883e:	e06f      	b.n	8008920 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008846:	68db      	ldr	r3, [r3, #12]
 8008848:	2b00      	cmp	r3, #0
 800884a:	d00b      	beq.n	8008864 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008852:	68db      	ldr	r3, [r3, #12]
 8008854:	687a      	ldr	r2, [r7, #4]
 8008856:	7c12      	ldrb	r2, [r2, #16]
 8008858:	f107 0108 	add.w	r1, r7, #8
 800885c:	4610      	mov	r0, r2
 800885e:	4798      	blx	r3
 8008860:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008862:	e05d      	b.n	8008920 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008864:	6839      	ldr	r1, [r7, #0]
 8008866:	6878      	ldr	r0, [r7, #4]
 8008868:	f000 fa63 	bl	8008d32 <USBD_CtlError>
            err++;
 800886c:	7afb      	ldrb	r3, [r7, #11]
 800886e:	3301      	adds	r3, #1
 8008870:	72fb      	strb	r3, [r7, #11]
          break;
 8008872:	e055      	b.n	8008920 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800887a:	691b      	ldr	r3, [r3, #16]
 800887c:	2b00      	cmp	r3, #0
 800887e:	d00b      	beq.n	8008898 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008886:	691b      	ldr	r3, [r3, #16]
 8008888:	687a      	ldr	r2, [r7, #4]
 800888a:	7c12      	ldrb	r2, [r2, #16]
 800888c:	f107 0108 	add.w	r1, r7, #8
 8008890:	4610      	mov	r0, r2
 8008892:	4798      	blx	r3
 8008894:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008896:	e043      	b.n	8008920 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008898:	6839      	ldr	r1, [r7, #0]
 800889a:	6878      	ldr	r0, [r7, #4]
 800889c:	f000 fa49 	bl	8008d32 <USBD_CtlError>
            err++;
 80088a0:	7afb      	ldrb	r3, [r7, #11]
 80088a2:	3301      	adds	r3, #1
 80088a4:	72fb      	strb	r3, [r7, #11]
          break;
 80088a6:	e03b      	b.n	8008920 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80088ae:	695b      	ldr	r3, [r3, #20]
 80088b0:	2b00      	cmp	r3, #0
 80088b2:	d00b      	beq.n	80088cc <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80088ba:	695b      	ldr	r3, [r3, #20]
 80088bc:	687a      	ldr	r2, [r7, #4]
 80088be:	7c12      	ldrb	r2, [r2, #16]
 80088c0:	f107 0108 	add.w	r1, r7, #8
 80088c4:	4610      	mov	r0, r2
 80088c6:	4798      	blx	r3
 80088c8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80088ca:	e029      	b.n	8008920 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80088cc:	6839      	ldr	r1, [r7, #0]
 80088ce:	6878      	ldr	r0, [r7, #4]
 80088d0:	f000 fa2f 	bl	8008d32 <USBD_CtlError>
            err++;
 80088d4:	7afb      	ldrb	r3, [r7, #11]
 80088d6:	3301      	adds	r3, #1
 80088d8:	72fb      	strb	r3, [r7, #11]
          break;
 80088da:	e021      	b.n	8008920 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80088e2:	699b      	ldr	r3, [r3, #24]
 80088e4:	2b00      	cmp	r3, #0
 80088e6:	d00b      	beq.n	8008900 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80088ee:	699b      	ldr	r3, [r3, #24]
 80088f0:	687a      	ldr	r2, [r7, #4]
 80088f2:	7c12      	ldrb	r2, [r2, #16]
 80088f4:	f107 0108 	add.w	r1, r7, #8
 80088f8:	4610      	mov	r0, r2
 80088fa:	4798      	blx	r3
 80088fc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80088fe:	e00f      	b.n	8008920 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008900:	6839      	ldr	r1, [r7, #0]
 8008902:	6878      	ldr	r0, [r7, #4]
 8008904:	f000 fa15 	bl	8008d32 <USBD_CtlError>
            err++;
 8008908:	7afb      	ldrb	r3, [r7, #11]
 800890a:	3301      	adds	r3, #1
 800890c:	72fb      	strb	r3, [r7, #11]
          break;
 800890e:	e007      	b.n	8008920 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 8008910:	6839      	ldr	r1, [r7, #0]
 8008912:	6878      	ldr	r0, [r7, #4]
 8008914:	f000 fa0d 	bl	8008d32 <USBD_CtlError>
          err++;
 8008918:	7afb      	ldrb	r3, [r7, #11]
 800891a:	3301      	adds	r3, #1
 800891c:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 800891e:	e038      	b.n	8008992 <USBD_GetDescriptor+0x286>
 8008920:	e037      	b.n	8008992 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	7c1b      	ldrb	r3, [r3, #16]
 8008926:	2b00      	cmp	r3, #0
 8008928:	d109      	bne.n	800893e <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008930:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008932:	f107 0208 	add.w	r2, r7, #8
 8008936:	4610      	mov	r0, r2
 8008938:	4798      	blx	r3
 800893a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800893c:	e029      	b.n	8008992 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800893e:	6839      	ldr	r1, [r7, #0]
 8008940:	6878      	ldr	r0, [r7, #4]
 8008942:	f000 f9f6 	bl	8008d32 <USBD_CtlError>
        err++;
 8008946:	7afb      	ldrb	r3, [r7, #11]
 8008948:	3301      	adds	r3, #1
 800894a:	72fb      	strb	r3, [r7, #11]
      break;
 800894c:	e021      	b.n	8008992 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	7c1b      	ldrb	r3, [r3, #16]
 8008952:	2b00      	cmp	r3, #0
 8008954:	d10d      	bne.n	8008972 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800895c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800895e:	f107 0208 	add.w	r2, r7, #8
 8008962:	4610      	mov	r0, r2
 8008964:	4798      	blx	r3
 8008966:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8008968:	68fb      	ldr	r3, [r7, #12]
 800896a:	3301      	adds	r3, #1
 800896c:	2207      	movs	r2, #7
 800896e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008970:	e00f      	b.n	8008992 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8008972:	6839      	ldr	r1, [r7, #0]
 8008974:	6878      	ldr	r0, [r7, #4]
 8008976:	f000 f9dc 	bl	8008d32 <USBD_CtlError>
        err++;
 800897a:	7afb      	ldrb	r3, [r7, #11]
 800897c:	3301      	adds	r3, #1
 800897e:	72fb      	strb	r3, [r7, #11]
      break;
 8008980:	e007      	b.n	8008992 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8008982:	6839      	ldr	r1, [r7, #0]
 8008984:	6878      	ldr	r0, [r7, #4]
 8008986:	f000 f9d4 	bl	8008d32 <USBD_CtlError>
      err++;
 800898a:	7afb      	ldrb	r3, [r7, #11]
 800898c:	3301      	adds	r3, #1
 800898e:	72fb      	strb	r3, [r7, #11]
      break;
 8008990:	bf00      	nop
  }

  if (err != 0U)
 8008992:	7afb      	ldrb	r3, [r7, #11]
 8008994:	2b00      	cmp	r3, #0
 8008996:	d11c      	bne.n	80089d2 <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 8008998:	893b      	ldrh	r3, [r7, #8]
 800899a:	2b00      	cmp	r3, #0
 800899c:	d011      	beq.n	80089c2 <USBD_GetDescriptor+0x2b6>
 800899e:	683b      	ldr	r3, [r7, #0]
 80089a0:	88db      	ldrh	r3, [r3, #6]
 80089a2:	2b00      	cmp	r3, #0
 80089a4:	d00d      	beq.n	80089c2 <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 80089a6:	683b      	ldr	r3, [r7, #0]
 80089a8:	88da      	ldrh	r2, [r3, #6]
 80089aa:	893b      	ldrh	r3, [r7, #8]
 80089ac:	4293      	cmp	r3, r2
 80089ae:	bf28      	it	cs
 80089b0:	4613      	movcs	r3, r2
 80089b2:	b29b      	uxth	r3, r3
 80089b4:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80089b6:	893b      	ldrh	r3, [r7, #8]
 80089b8:	461a      	mov	r2, r3
 80089ba:	68f9      	ldr	r1, [r7, #12]
 80089bc:	6878      	ldr	r0, [r7, #4]
 80089be:	f000 fa22 	bl	8008e06 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 80089c2:	683b      	ldr	r3, [r7, #0]
 80089c4:	88db      	ldrh	r3, [r3, #6]
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d104      	bne.n	80089d4 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 80089ca:	6878      	ldr	r0, [r7, #4]
 80089cc:	f000 fa79 	bl	8008ec2 <USBD_CtlSendStatus>
 80089d0:	e000      	b.n	80089d4 <USBD_GetDescriptor+0x2c8>
    return;
 80089d2:	bf00      	nop
    }
  }
}
 80089d4:	3710      	adds	r7, #16
 80089d6:	46bd      	mov	sp, r7
 80089d8:	bd80      	pop	{r7, pc}
 80089da:	bf00      	nop

080089dc <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 80089dc:	b580      	push	{r7, lr}
 80089de:	b084      	sub	sp, #16
 80089e0:	af00      	add	r7, sp, #0
 80089e2:	6078      	str	r0, [r7, #4]
 80089e4:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 80089e6:	683b      	ldr	r3, [r7, #0]
 80089e8:	889b      	ldrh	r3, [r3, #4]
 80089ea:	2b00      	cmp	r3, #0
 80089ec:	d130      	bne.n	8008a50 <USBD_SetAddress+0x74>
 80089ee:	683b      	ldr	r3, [r7, #0]
 80089f0:	88db      	ldrh	r3, [r3, #6]
 80089f2:	2b00      	cmp	r3, #0
 80089f4:	d12c      	bne.n	8008a50 <USBD_SetAddress+0x74>
 80089f6:	683b      	ldr	r3, [r7, #0]
 80089f8:	885b      	ldrh	r3, [r3, #2]
 80089fa:	2b7f      	cmp	r3, #127	; 0x7f
 80089fc:	d828      	bhi.n	8008a50 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80089fe:	683b      	ldr	r3, [r7, #0]
 8008a00:	885b      	ldrh	r3, [r3, #2]
 8008a02:	b2db      	uxtb	r3, r3
 8008a04:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008a08:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008a10:	2b03      	cmp	r3, #3
 8008a12:	d104      	bne.n	8008a1e <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 8008a14:	6839      	ldr	r1, [r7, #0]
 8008a16:	6878      	ldr	r0, [r7, #4]
 8008a18:	f000 f98b 	bl	8008d32 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008a1c:	e01d      	b.n	8008a5a <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	7bfa      	ldrb	r2, [r7, #15]
 8008a22:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 8008a26:	7bfb      	ldrb	r3, [r7, #15]
 8008a28:	4619      	mov	r1, r3
 8008a2a:	6878      	ldr	r0, [r7, #4]
 8008a2c:	f000 fe21 	bl	8009672 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 8008a30:	6878      	ldr	r0, [r7, #4]
 8008a32:	f000 fa46 	bl	8008ec2 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8008a36:	7bfb      	ldrb	r3, [r7, #15]
 8008a38:	2b00      	cmp	r3, #0
 8008a3a:	d004      	beq.n	8008a46 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	2202      	movs	r2, #2
 8008a40:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008a44:	e009      	b.n	8008a5a <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	2201      	movs	r2, #1
 8008a4a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008a4e:	e004      	b.n	8008a5a <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8008a50:	6839      	ldr	r1, [r7, #0]
 8008a52:	6878      	ldr	r0, [r7, #4]
 8008a54:	f000 f96d 	bl	8008d32 <USBD_CtlError>
  }
}
 8008a58:	bf00      	nop
 8008a5a:	bf00      	nop
 8008a5c:	3710      	adds	r7, #16
 8008a5e:	46bd      	mov	sp, r7
 8008a60:	bd80      	pop	{r7, pc}
	...

08008a64 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008a64:	b580      	push	{r7, lr}
 8008a66:	b082      	sub	sp, #8
 8008a68:	af00      	add	r7, sp, #0
 8008a6a:	6078      	str	r0, [r7, #4]
 8008a6c:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8008a6e:	683b      	ldr	r3, [r7, #0]
 8008a70:	885b      	ldrh	r3, [r3, #2]
 8008a72:	b2da      	uxtb	r2, r3
 8008a74:	4b41      	ldr	r3, [pc, #260]	; (8008b7c <USBD_SetConfig+0x118>)
 8008a76:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8008a78:	4b40      	ldr	r3, [pc, #256]	; (8008b7c <USBD_SetConfig+0x118>)
 8008a7a:	781b      	ldrb	r3, [r3, #0]
 8008a7c:	2b01      	cmp	r3, #1
 8008a7e:	d904      	bls.n	8008a8a <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 8008a80:	6839      	ldr	r1, [r7, #0]
 8008a82:	6878      	ldr	r0, [r7, #4]
 8008a84:	f000 f955 	bl	8008d32 <USBD_CtlError>
 8008a88:	e075      	b.n	8008b76 <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008a90:	2b02      	cmp	r3, #2
 8008a92:	d002      	beq.n	8008a9a <USBD_SetConfig+0x36>
 8008a94:	2b03      	cmp	r3, #3
 8008a96:	d023      	beq.n	8008ae0 <USBD_SetConfig+0x7c>
 8008a98:	e062      	b.n	8008b60 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 8008a9a:	4b38      	ldr	r3, [pc, #224]	; (8008b7c <USBD_SetConfig+0x118>)
 8008a9c:	781b      	ldrb	r3, [r3, #0]
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	d01a      	beq.n	8008ad8 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 8008aa2:	4b36      	ldr	r3, [pc, #216]	; (8008b7c <USBD_SetConfig+0x118>)
 8008aa4:	781b      	ldrb	r3, [r3, #0]
 8008aa6:	461a      	mov	r2, r3
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	2203      	movs	r2, #3
 8008ab0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8008ab4:	4b31      	ldr	r3, [pc, #196]	; (8008b7c <USBD_SetConfig+0x118>)
 8008ab6:	781b      	ldrb	r3, [r3, #0]
 8008ab8:	4619      	mov	r1, r3
 8008aba:	6878      	ldr	r0, [r7, #4]
 8008abc:	f7ff f9e8 	bl	8007e90 <USBD_SetClassConfig>
 8008ac0:	4603      	mov	r3, r0
 8008ac2:	2b02      	cmp	r3, #2
 8008ac4:	d104      	bne.n	8008ad0 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 8008ac6:	6839      	ldr	r1, [r7, #0]
 8008ac8:	6878      	ldr	r0, [r7, #4]
 8008aca:	f000 f932 	bl	8008d32 <USBD_CtlError>
            return;
 8008ace:	e052      	b.n	8008b76 <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 8008ad0:	6878      	ldr	r0, [r7, #4]
 8008ad2:	f000 f9f6 	bl	8008ec2 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8008ad6:	e04e      	b.n	8008b76 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8008ad8:	6878      	ldr	r0, [r7, #4]
 8008ada:	f000 f9f2 	bl	8008ec2 <USBD_CtlSendStatus>
        break;
 8008ade:	e04a      	b.n	8008b76 <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 8008ae0:	4b26      	ldr	r3, [pc, #152]	; (8008b7c <USBD_SetConfig+0x118>)
 8008ae2:	781b      	ldrb	r3, [r3, #0]
 8008ae4:	2b00      	cmp	r3, #0
 8008ae6:	d112      	bne.n	8008b0e <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	2202      	movs	r2, #2
 8008aec:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 8008af0:	4b22      	ldr	r3, [pc, #136]	; (8008b7c <USBD_SetConfig+0x118>)
 8008af2:	781b      	ldrb	r3, [r3, #0]
 8008af4:	461a      	mov	r2, r3
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 8008afa:	4b20      	ldr	r3, [pc, #128]	; (8008b7c <USBD_SetConfig+0x118>)
 8008afc:	781b      	ldrb	r3, [r3, #0]
 8008afe:	4619      	mov	r1, r3
 8008b00:	6878      	ldr	r0, [r7, #4]
 8008b02:	f7ff f9e4 	bl	8007ece <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 8008b06:	6878      	ldr	r0, [r7, #4]
 8008b08:	f000 f9db 	bl	8008ec2 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8008b0c:	e033      	b.n	8008b76 <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 8008b0e:	4b1b      	ldr	r3, [pc, #108]	; (8008b7c <USBD_SetConfig+0x118>)
 8008b10:	781b      	ldrb	r3, [r3, #0]
 8008b12:	461a      	mov	r2, r3
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	685b      	ldr	r3, [r3, #4]
 8008b18:	429a      	cmp	r2, r3
 8008b1a:	d01d      	beq.n	8008b58 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	685b      	ldr	r3, [r3, #4]
 8008b20:	b2db      	uxtb	r3, r3
 8008b22:	4619      	mov	r1, r3
 8008b24:	6878      	ldr	r0, [r7, #4]
 8008b26:	f7ff f9d2 	bl	8007ece <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 8008b2a:	4b14      	ldr	r3, [pc, #80]	; (8008b7c <USBD_SetConfig+0x118>)
 8008b2c:	781b      	ldrb	r3, [r3, #0]
 8008b2e:	461a      	mov	r2, r3
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8008b34:	4b11      	ldr	r3, [pc, #68]	; (8008b7c <USBD_SetConfig+0x118>)
 8008b36:	781b      	ldrb	r3, [r3, #0]
 8008b38:	4619      	mov	r1, r3
 8008b3a:	6878      	ldr	r0, [r7, #4]
 8008b3c:	f7ff f9a8 	bl	8007e90 <USBD_SetClassConfig>
 8008b40:	4603      	mov	r3, r0
 8008b42:	2b02      	cmp	r3, #2
 8008b44:	d104      	bne.n	8008b50 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 8008b46:	6839      	ldr	r1, [r7, #0]
 8008b48:	6878      	ldr	r0, [r7, #4]
 8008b4a:	f000 f8f2 	bl	8008d32 <USBD_CtlError>
            return;
 8008b4e:	e012      	b.n	8008b76 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8008b50:	6878      	ldr	r0, [r7, #4]
 8008b52:	f000 f9b6 	bl	8008ec2 <USBD_CtlSendStatus>
        break;
 8008b56:	e00e      	b.n	8008b76 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8008b58:	6878      	ldr	r0, [r7, #4]
 8008b5a:	f000 f9b2 	bl	8008ec2 <USBD_CtlSendStatus>
        break;
 8008b5e:	e00a      	b.n	8008b76 <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 8008b60:	6839      	ldr	r1, [r7, #0]
 8008b62:	6878      	ldr	r0, [r7, #4]
 8008b64:	f000 f8e5 	bl	8008d32 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 8008b68:	4b04      	ldr	r3, [pc, #16]	; (8008b7c <USBD_SetConfig+0x118>)
 8008b6a:	781b      	ldrb	r3, [r3, #0]
 8008b6c:	4619      	mov	r1, r3
 8008b6e:	6878      	ldr	r0, [r7, #4]
 8008b70:	f7ff f9ad 	bl	8007ece <USBD_ClrClassConfig>
        break;
 8008b74:	bf00      	nop
    }
  }
}
 8008b76:	3708      	adds	r7, #8
 8008b78:	46bd      	mov	sp, r7
 8008b7a:	bd80      	pop	{r7, pc}
 8008b7c:	200004e4 	.word	0x200004e4

08008b80 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008b80:	b580      	push	{r7, lr}
 8008b82:	b082      	sub	sp, #8
 8008b84:	af00      	add	r7, sp, #0
 8008b86:	6078      	str	r0, [r7, #4]
 8008b88:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8008b8a:	683b      	ldr	r3, [r7, #0]
 8008b8c:	88db      	ldrh	r3, [r3, #6]
 8008b8e:	2b01      	cmp	r3, #1
 8008b90:	d004      	beq.n	8008b9c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8008b92:	6839      	ldr	r1, [r7, #0]
 8008b94:	6878      	ldr	r0, [r7, #4]
 8008b96:	f000 f8cc 	bl	8008d32 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8008b9a:	e022      	b.n	8008be2 <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008ba2:	2b02      	cmp	r3, #2
 8008ba4:	dc02      	bgt.n	8008bac <USBD_GetConfig+0x2c>
 8008ba6:	2b00      	cmp	r3, #0
 8008ba8:	dc03      	bgt.n	8008bb2 <USBD_GetConfig+0x32>
 8008baa:	e015      	b.n	8008bd8 <USBD_GetConfig+0x58>
 8008bac:	2b03      	cmp	r3, #3
 8008bae:	d00b      	beq.n	8008bc8 <USBD_GetConfig+0x48>
 8008bb0:	e012      	b.n	8008bd8 <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	2200      	movs	r2, #0
 8008bb6:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	3308      	adds	r3, #8
 8008bbc:	2201      	movs	r2, #1
 8008bbe:	4619      	mov	r1, r3
 8008bc0:	6878      	ldr	r0, [r7, #4]
 8008bc2:	f000 f920 	bl	8008e06 <USBD_CtlSendData>
        break;
 8008bc6:	e00c      	b.n	8008be2 <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	3304      	adds	r3, #4
 8008bcc:	2201      	movs	r2, #1
 8008bce:	4619      	mov	r1, r3
 8008bd0:	6878      	ldr	r0, [r7, #4]
 8008bd2:	f000 f918 	bl	8008e06 <USBD_CtlSendData>
        break;
 8008bd6:	e004      	b.n	8008be2 <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 8008bd8:	6839      	ldr	r1, [r7, #0]
 8008bda:	6878      	ldr	r0, [r7, #4]
 8008bdc:	f000 f8a9 	bl	8008d32 <USBD_CtlError>
        break;
 8008be0:	bf00      	nop
}
 8008be2:	bf00      	nop
 8008be4:	3708      	adds	r7, #8
 8008be6:	46bd      	mov	sp, r7
 8008be8:	bd80      	pop	{r7, pc}

08008bea <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008bea:	b580      	push	{r7, lr}
 8008bec:	b082      	sub	sp, #8
 8008bee:	af00      	add	r7, sp, #0
 8008bf0:	6078      	str	r0, [r7, #4]
 8008bf2:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008bfa:	3b01      	subs	r3, #1
 8008bfc:	2b02      	cmp	r3, #2
 8008bfe:	d81e      	bhi.n	8008c3e <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8008c00:	683b      	ldr	r3, [r7, #0]
 8008c02:	88db      	ldrh	r3, [r3, #6]
 8008c04:	2b02      	cmp	r3, #2
 8008c06:	d004      	beq.n	8008c12 <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 8008c08:	6839      	ldr	r1, [r7, #0]
 8008c0a:	6878      	ldr	r0, [r7, #4]
 8008c0c:	f000 f891 	bl	8008d32 <USBD_CtlError>
        break;
 8008c10:	e01a      	b.n	8008c48 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	2201      	movs	r2, #1
 8008c16:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8008c1e:	2b00      	cmp	r3, #0
 8008c20:	d005      	beq.n	8008c2e <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	68db      	ldr	r3, [r3, #12]
 8008c26:	f043 0202 	orr.w	r2, r3, #2
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	330c      	adds	r3, #12
 8008c32:	2202      	movs	r2, #2
 8008c34:	4619      	mov	r1, r3
 8008c36:	6878      	ldr	r0, [r7, #4]
 8008c38:	f000 f8e5 	bl	8008e06 <USBD_CtlSendData>
      break;
 8008c3c:	e004      	b.n	8008c48 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 8008c3e:	6839      	ldr	r1, [r7, #0]
 8008c40:	6878      	ldr	r0, [r7, #4]
 8008c42:	f000 f876 	bl	8008d32 <USBD_CtlError>
      break;
 8008c46:	bf00      	nop
  }
}
 8008c48:	bf00      	nop
 8008c4a:	3708      	adds	r7, #8
 8008c4c:	46bd      	mov	sp, r7
 8008c4e:	bd80      	pop	{r7, pc}

08008c50 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8008c50:	b580      	push	{r7, lr}
 8008c52:	b082      	sub	sp, #8
 8008c54:	af00      	add	r7, sp, #0
 8008c56:	6078      	str	r0, [r7, #4]
 8008c58:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008c5a:	683b      	ldr	r3, [r7, #0]
 8008c5c:	885b      	ldrh	r3, [r3, #2]
 8008c5e:	2b01      	cmp	r3, #1
 8008c60:	d106      	bne.n	8008c70 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	2201      	movs	r2, #1
 8008c66:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 8008c6a:	6878      	ldr	r0, [r7, #4]
 8008c6c:	f000 f929 	bl	8008ec2 <USBD_CtlSendStatus>
  }
}
 8008c70:	bf00      	nop
 8008c72:	3708      	adds	r7, #8
 8008c74:	46bd      	mov	sp, r7
 8008c76:	bd80      	pop	{r7, pc}

08008c78 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8008c78:	b580      	push	{r7, lr}
 8008c7a:	b082      	sub	sp, #8
 8008c7c:	af00      	add	r7, sp, #0
 8008c7e:	6078      	str	r0, [r7, #4]
 8008c80:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008c88:	3b01      	subs	r3, #1
 8008c8a:	2b02      	cmp	r3, #2
 8008c8c:	d80b      	bhi.n	8008ca6 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008c8e:	683b      	ldr	r3, [r7, #0]
 8008c90:	885b      	ldrh	r3, [r3, #2]
 8008c92:	2b01      	cmp	r3, #1
 8008c94:	d10c      	bne.n	8008cb0 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	2200      	movs	r2, #0
 8008c9a:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 8008c9e:	6878      	ldr	r0, [r7, #4]
 8008ca0:	f000 f90f 	bl	8008ec2 <USBD_CtlSendStatus>
      }
      break;
 8008ca4:	e004      	b.n	8008cb0 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 8008ca6:	6839      	ldr	r1, [r7, #0]
 8008ca8:	6878      	ldr	r0, [r7, #4]
 8008caa:	f000 f842 	bl	8008d32 <USBD_CtlError>
      break;
 8008cae:	e000      	b.n	8008cb2 <USBD_ClrFeature+0x3a>
      break;
 8008cb0:	bf00      	nop
  }
}
 8008cb2:	bf00      	nop
 8008cb4:	3708      	adds	r7, #8
 8008cb6:	46bd      	mov	sp, r7
 8008cb8:	bd80      	pop	{r7, pc}

08008cba <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8008cba:	b480      	push	{r7}
 8008cbc:	b083      	sub	sp, #12
 8008cbe:	af00      	add	r7, sp, #0
 8008cc0:	6078      	str	r0, [r7, #4]
 8008cc2:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 8008cc4:	683b      	ldr	r3, [r7, #0]
 8008cc6:	781a      	ldrb	r2, [r3, #0]
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 8008ccc:	683b      	ldr	r3, [r7, #0]
 8008cce:	785a      	ldrb	r2, [r3, #1]
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 8008cd4:	683b      	ldr	r3, [r7, #0]
 8008cd6:	3302      	adds	r3, #2
 8008cd8:	781b      	ldrb	r3, [r3, #0]
 8008cda:	b29a      	uxth	r2, r3
 8008cdc:	683b      	ldr	r3, [r7, #0]
 8008cde:	3303      	adds	r3, #3
 8008ce0:	781b      	ldrb	r3, [r3, #0]
 8008ce2:	b29b      	uxth	r3, r3
 8008ce4:	021b      	lsls	r3, r3, #8
 8008ce6:	b29b      	uxth	r3, r3
 8008ce8:	4413      	add	r3, r2
 8008cea:	b29a      	uxth	r2, r3
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 8008cf0:	683b      	ldr	r3, [r7, #0]
 8008cf2:	3304      	adds	r3, #4
 8008cf4:	781b      	ldrb	r3, [r3, #0]
 8008cf6:	b29a      	uxth	r2, r3
 8008cf8:	683b      	ldr	r3, [r7, #0]
 8008cfa:	3305      	adds	r3, #5
 8008cfc:	781b      	ldrb	r3, [r3, #0]
 8008cfe:	b29b      	uxth	r3, r3
 8008d00:	021b      	lsls	r3, r3, #8
 8008d02:	b29b      	uxth	r3, r3
 8008d04:	4413      	add	r3, r2
 8008d06:	b29a      	uxth	r2, r3
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 8008d0c:	683b      	ldr	r3, [r7, #0]
 8008d0e:	3306      	adds	r3, #6
 8008d10:	781b      	ldrb	r3, [r3, #0]
 8008d12:	b29a      	uxth	r2, r3
 8008d14:	683b      	ldr	r3, [r7, #0]
 8008d16:	3307      	adds	r3, #7
 8008d18:	781b      	ldrb	r3, [r3, #0]
 8008d1a:	b29b      	uxth	r3, r3
 8008d1c:	021b      	lsls	r3, r3, #8
 8008d1e:	b29b      	uxth	r3, r3
 8008d20:	4413      	add	r3, r2
 8008d22:	b29a      	uxth	r2, r3
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	80da      	strh	r2, [r3, #6]

}
 8008d28:	bf00      	nop
 8008d2a:	370c      	adds	r7, #12
 8008d2c:	46bd      	mov	sp, r7
 8008d2e:	bc80      	pop	{r7}
 8008d30:	4770      	bx	lr

08008d32 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 8008d32:	b580      	push	{r7, lr}
 8008d34:	b082      	sub	sp, #8
 8008d36:	af00      	add	r7, sp, #0
 8008d38:	6078      	str	r0, [r7, #4]
 8008d3a:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 8008d3c:	2180      	movs	r1, #128	; 0x80
 8008d3e:	6878      	ldr	r0, [r7, #4]
 8008d40:	f000 fc2e 	bl	80095a0 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 8008d44:	2100      	movs	r1, #0
 8008d46:	6878      	ldr	r0, [r7, #4]
 8008d48:	f000 fc2a 	bl	80095a0 <USBD_LL_StallEP>
}
 8008d4c:	bf00      	nop
 8008d4e:	3708      	adds	r7, #8
 8008d50:	46bd      	mov	sp, r7
 8008d52:	bd80      	pop	{r7, pc}

08008d54 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8008d54:	b580      	push	{r7, lr}
 8008d56:	b086      	sub	sp, #24
 8008d58:	af00      	add	r7, sp, #0
 8008d5a:	60f8      	str	r0, [r7, #12]
 8008d5c:	60b9      	str	r1, [r7, #8]
 8008d5e:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8008d60:	2300      	movs	r3, #0
 8008d62:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 8008d64:	68fb      	ldr	r3, [r7, #12]
 8008d66:	2b00      	cmp	r3, #0
 8008d68:	d032      	beq.n	8008dd0 <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 8008d6a:	68f8      	ldr	r0, [r7, #12]
 8008d6c:	f000 f834 	bl	8008dd8 <USBD_GetLen>
 8008d70:	4603      	mov	r3, r0
 8008d72:	3301      	adds	r3, #1
 8008d74:	b29b      	uxth	r3, r3
 8008d76:	005b      	lsls	r3, r3, #1
 8008d78:	b29a      	uxth	r2, r3
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 8008d7e:	7dfb      	ldrb	r3, [r7, #23]
 8008d80:	1c5a      	adds	r2, r3, #1
 8008d82:	75fa      	strb	r2, [r7, #23]
 8008d84:	461a      	mov	r2, r3
 8008d86:	68bb      	ldr	r3, [r7, #8]
 8008d88:	4413      	add	r3, r2
 8008d8a:	687a      	ldr	r2, [r7, #4]
 8008d8c:	7812      	ldrb	r2, [r2, #0]
 8008d8e:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 8008d90:	7dfb      	ldrb	r3, [r7, #23]
 8008d92:	1c5a      	adds	r2, r3, #1
 8008d94:	75fa      	strb	r2, [r7, #23]
 8008d96:	461a      	mov	r2, r3
 8008d98:	68bb      	ldr	r3, [r7, #8]
 8008d9a:	4413      	add	r3, r2
 8008d9c:	2203      	movs	r2, #3
 8008d9e:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 8008da0:	e012      	b.n	8008dc8 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 8008da2:	68fb      	ldr	r3, [r7, #12]
 8008da4:	1c5a      	adds	r2, r3, #1
 8008da6:	60fa      	str	r2, [r7, #12]
 8008da8:	7dfa      	ldrb	r2, [r7, #23]
 8008daa:	1c51      	adds	r1, r2, #1
 8008dac:	75f9      	strb	r1, [r7, #23]
 8008dae:	4611      	mov	r1, r2
 8008db0:	68ba      	ldr	r2, [r7, #8]
 8008db2:	440a      	add	r2, r1
 8008db4:	781b      	ldrb	r3, [r3, #0]
 8008db6:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 8008db8:	7dfb      	ldrb	r3, [r7, #23]
 8008dba:	1c5a      	adds	r2, r3, #1
 8008dbc:	75fa      	strb	r2, [r7, #23]
 8008dbe:	461a      	mov	r2, r3
 8008dc0:	68bb      	ldr	r3, [r7, #8]
 8008dc2:	4413      	add	r3, r2
 8008dc4:	2200      	movs	r2, #0
 8008dc6:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 8008dc8:	68fb      	ldr	r3, [r7, #12]
 8008dca:	781b      	ldrb	r3, [r3, #0]
 8008dcc:	2b00      	cmp	r3, #0
 8008dce:	d1e8      	bne.n	8008da2 <USBD_GetString+0x4e>
    }
  }
}
 8008dd0:	bf00      	nop
 8008dd2:	3718      	adds	r7, #24
 8008dd4:	46bd      	mov	sp, r7
 8008dd6:	bd80      	pop	{r7, pc}

08008dd8 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8008dd8:	b480      	push	{r7}
 8008dda:	b085      	sub	sp, #20
 8008ddc:	af00      	add	r7, sp, #0
 8008dde:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8008de0:	2300      	movs	r3, #0
 8008de2:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 8008de4:	e005      	b.n	8008df2 <USBD_GetLen+0x1a>
  {
    len++;
 8008de6:	7bfb      	ldrb	r3, [r7, #15]
 8008de8:	3301      	adds	r3, #1
 8008dea:	73fb      	strb	r3, [r7, #15]
    buf++;
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	3301      	adds	r3, #1
 8008df0:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	781b      	ldrb	r3, [r3, #0]
 8008df6:	2b00      	cmp	r3, #0
 8008df8:	d1f5      	bne.n	8008de6 <USBD_GetLen+0xe>
  }

  return len;
 8008dfa:	7bfb      	ldrb	r3, [r7, #15]
}
 8008dfc:	4618      	mov	r0, r3
 8008dfe:	3714      	adds	r7, #20
 8008e00:	46bd      	mov	sp, r7
 8008e02:	bc80      	pop	{r7}
 8008e04:	4770      	bx	lr

08008e06 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 8008e06:	b580      	push	{r7, lr}
 8008e08:	b084      	sub	sp, #16
 8008e0a:	af00      	add	r7, sp, #0
 8008e0c:	60f8      	str	r0, [r7, #12]
 8008e0e:	60b9      	str	r1, [r7, #8]
 8008e10:	4613      	mov	r3, r2
 8008e12:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8008e14:	68fb      	ldr	r3, [r7, #12]
 8008e16:	2202      	movs	r2, #2
 8008e18:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8008e1c:	88fa      	ldrh	r2, [r7, #6]
 8008e1e:	68fb      	ldr	r3, [r7, #12]
 8008e20:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 8008e22:	88fa      	ldrh	r2, [r7, #6]
 8008e24:	68fb      	ldr	r3, [r7, #12]
 8008e26:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008e28:	88fb      	ldrh	r3, [r7, #6]
 8008e2a:	68ba      	ldr	r2, [r7, #8]
 8008e2c:	2100      	movs	r1, #0
 8008e2e:	68f8      	ldr	r0, [r7, #12]
 8008e30:	f000 fc3e 	bl	80096b0 <USBD_LL_Transmit>

  return USBD_OK;
 8008e34:	2300      	movs	r3, #0
}
 8008e36:	4618      	mov	r0, r3
 8008e38:	3710      	adds	r7, #16
 8008e3a:	46bd      	mov	sp, r7
 8008e3c:	bd80      	pop	{r7, pc}

08008e3e <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 8008e3e:	b580      	push	{r7, lr}
 8008e40:	b084      	sub	sp, #16
 8008e42:	af00      	add	r7, sp, #0
 8008e44:	60f8      	str	r0, [r7, #12]
 8008e46:	60b9      	str	r1, [r7, #8]
 8008e48:	4613      	mov	r3, r2
 8008e4a:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008e4c:	88fb      	ldrh	r3, [r7, #6]
 8008e4e:	68ba      	ldr	r2, [r7, #8]
 8008e50:	2100      	movs	r1, #0
 8008e52:	68f8      	ldr	r0, [r7, #12]
 8008e54:	f000 fc2c 	bl	80096b0 <USBD_LL_Transmit>

  return USBD_OK;
 8008e58:	2300      	movs	r3, #0
}
 8008e5a:	4618      	mov	r0, r3
 8008e5c:	3710      	adds	r7, #16
 8008e5e:	46bd      	mov	sp, r7
 8008e60:	bd80      	pop	{r7, pc}

08008e62 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 8008e62:	b580      	push	{r7, lr}
 8008e64:	b084      	sub	sp, #16
 8008e66:	af00      	add	r7, sp, #0
 8008e68:	60f8      	str	r0, [r7, #12]
 8008e6a:	60b9      	str	r1, [r7, #8]
 8008e6c:	4613      	mov	r3, r2
 8008e6e:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8008e70:	68fb      	ldr	r3, [r7, #12]
 8008e72:	2203      	movs	r2, #3
 8008e74:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 8008e78:	88fa      	ldrh	r2, [r7, #6]
 8008e7a:	68fb      	ldr	r3, [r7, #12]
 8008e7c:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 8008e80:	88fa      	ldrh	r2, [r7, #6]
 8008e82:	68fb      	ldr	r3, [r7, #12]
 8008e84:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008e88:	88fb      	ldrh	r3, [r7, #6]
 8008e8a:	68ba      	ldr	r2, [r7, #8]
 8008e8c:	2100      	movs	r1, #0
 8008e8e:	68f8      	ldr	r0, [r7, #12]
 8008e90:	f000 fc31 	bl	80096f6 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008e94:	2300      	movs	r3, #0
}
 8008e96:	4618      	mov	r0, r3
 8008e98:	3710      	adds	r7, #16
 8008e9a:	46bd      	mov	sp, r7
 8008e9c:	bd80      	pop	{r7, pc}

08008e9e <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 8008e9e:	b580      	push	{r7, lr}
 8008ea0:	b084      	sub	sp, #16
 8008ea2:	af00      	add	r7, sp, #0
 8008ea4:	60f8      	str	r0, [r7, #12]
 8008ea6:	60b9      	str	r1, [r7, #8]
 8008ea8:	4613      	mov	r3, r2
 8008eaa:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008eac:	88fb      	ldrh	r3, [r7, #6]
 8008eae:	68ba      	ldr	r2, [r7, #8]
 8008eb0:	2100      	movs	r1, #0
 8008eb2:	68f8      	ldr	r0, [r7, #12]
 8008eb4:	f000 fc1f 	bl	80096f6 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008eb8:	2300      	movs	r3, #0
}
 8008eba:	4618      	mov	r0, r3
 8008ebc:	3710      	adds	r7, #16
 8008ebe:	46bd      	mov	sp, r7
 8008ec0:	bd80      	pop	{r7, pc}

08008ec2 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8008ec2:	b580      	push	{r7, lr}
 8008ec4:	b082      	sub	sp, #8
 8008ec6:	af00      	add	r7, sp, #0
 8008ec8:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	2204      	movs	r2, #4
 8008ece:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8008ed2:	2300      	movs	r3, #0
 8008ed4:	2200      	movs	r2, #0
 8008ed6:	2100      	movs	r1, #0
 8008ed8:	6878      	ldr	r0, [r7, #4]
 8008eda:	f000 fbe9 	bl	80096b0 <USBD_LL_Transmit>

  return USBD_OK;
 8008ede:	2300      	movs	r3, #0
}
 8008ee0:	4618      	mov	r0, r3
 8008ee2:	3708      	adds	r7, #8
 8008ee4:	46bd      	mov	sp, r7
 8008ee6:	bd80      	pop	{r7, pc}

08008ee8 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8008ee8:	b580      	push	{r7, lr}
 8008eea:	b082      	sub	sp, #8
 8008eec:	af00      	add	r7, sp, #0
 8008eee:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	2205      	movs	r2, #5
 8008ef4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008ef8:	2300      	movs	r3, #0
 8008efa:	2200      	movs	r2, #0
 8008efc:	2100      	movs	r1, #0
 8008efe:	6878      	ldr	r0, [r7, #4]
 8008f00:	f000 fbf9 	bl	80096f6 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008f04:	2300      	movs	r3, #0
}
 8008f06:	4618      	mov	r0, r3
 8008f08:	3708      	adds	r7, #8
 8008f0a:	46bd      	mov	sp, r7
 8008f0c:	bd80      	pop	{r7, pc}
	...

08008f10 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8008f10:	b580      	push	{r7, lr}
 8008f12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8008f14:	2200      	movs	r2, #0
 8008f16:	4912      	ldr	r1, [pc, #72]	; (8008f60 <MX_USB_DEVICE_Init+0x50>)
 8008f18:	4812      	ldr	r0, [pc, #72]	; (8008f64 <MX_USB_DEVICE_Init+0x54>)
 8008f1a:	f7fe ff5f 	bl	8007ddc <USBD_Init>
 8008f1e:	4603      	mov	r3, r0
 8008f20:	2b00      	cmp	r3, #0
 8008f22:	d001      	beq.n	8008f28 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8008f24:	f7f8 fada 	bl	80014dc <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8008f28:	490f      	ldr	r1, [pc, #60]	; (8008f68 <MX_USB_DEVICE_Init+0x58>)
 8008f2a:	480e      	ldr	r0, [pc, #56]	; (8008f64 <MX_USB_DEVICE_Init+0x54>)
 8008f2c:	f7fe ff81 	bl	8007e32 <USBD_RegisterClass>
 8008f30:	4603      	mov	r3, r0
 8008f32:	2b00      	cmp	r3, #0
 8008f34:	d001      	beq.n	8008f3a <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8008f36:	f7f8 fad1 	bl	80014dc <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8008f3a:	490c      	ldr	r1, [pc, #48]	; (8008f6c <MX_USB_DEVICE_Init+0x5c>)
 8008f3c:	4809      	ldr	r0, [pc, #36]	; (8008f64 <MX_USB_DEVICE_Init+0x54>)
 8008f3e:	f7fe fee1 	bl	8007d04 <USBD_CDC_RegisterInterface>
 8008f42:	4603      	mov	r3, r0
 8008f44:	2b00      	cmp	r3, #0
 8008f46:	d001      	beq.n	8008f4c <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8008f48:	f7f8 fac8 	bl	80014dc <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8008f4c:	4805      	ldr	r0, [pc, #20]	; (8008f64 <MX_USB_DEVICE_Init+0x54>)
 8008f4e:	f7fe ff89 	bl	8007e64 <USBD_Start>
 8008f52:	4603      	mov	r3, r0
 8008f54:	2b00      	cmp	r3, #0
 8008f56:	d001      	beq.n	8008f5c <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8008f58:	f7f8 fac0 	bl	80014dc <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8008f5c:	bf00      	nop
 8008f5e:	bd80      	pop	{r7, pc}
 8008f60:	2000012c 	.word	0x2000012c
 8008f64:	20000714 	.word	0x20000714
 8008f68:	20000018 	.word	0x20000018
 8008f6c:	2000011c 	.word	0x2000011c

08008f70 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8008f70:	b580      	push	{r7, lr}
 8008f72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8008f74:	2200      	movs	r2, #0
 8008f76:	4905      	ldr	r1, [pc, #20]	; (8008f8c <CDC_Init_FS+0x1c>)
 8008f78:	4805      	ldr	r0, [pc, #20]	; (8008f90 <CDC_Init_FS+0x20>)
 8008f7a:	f7fe fed9 	bl	8007d30 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8008f7e:	4905      	ldr	r1, [pc, #20]	; (8008f94 <CDC_Init_FS+0x24>)
 8008f80:	4803      	ldr	r0, [pc, #12]	; (8008f90 <CDC_Init_FS+0x20>)
 8008f82:	f7fe feee 	bl	8007d62 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8008f86:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8008f88:	4618      	mov	r0, r3
 8008f8a:	bd80      	pop	{r7, pc}
 8008f8c:	20000dc0 	.word	0x20000dc0
 8008f90:	20000714 	.word	0x20000714
 8008f94:	200009d8 	.word	0x200009d8

08008f98 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8008f98:	b480      	push	{r7}
 8008f9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8008f9c:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8008f9e:	4618      	mov	r0, r3
 8008fa0:	46bd      	mov	sp, r7
 8008fa2:	bc80      	pop	{r7}
 8008fa4:	4770      	bx	lr
	...

08008fa8 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8008fa8:	b480      	push	{r7}
 8008faa:	b083      	sub	sp, #12
 8008fac:	af00      	add	r7, sp, #0
 8008fae:	4603      	mov	r3, r0
 8008fb0:	6039      	str	r1, [r7, #0]
 8008fb2:	71fb      	strb	r3, [r7, #7]
 8008fb4:	4613      	mov	r3, r2
 8008fb6:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8008fb8:	79fb      	ldrb	r3, [r7, #7]
 8008fba:	2b23      	cmp	r3, #35	; 0x23
 8008fbc:	d84a      	bhi.n	8009054 <CDC_Control_FS+0xac>
 8008fbe:	a201      	add	r2, pc, #4	; (adr r2, 8008fc4 <CDC_Control_FS+0x1c>)
 8008fc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008fc4:	08009055 	.word	0x08009055
 8008fc8:	08009055 	.word	0x08009055
 8008fcc:	08009055 	.word	0x08009055
 8008fd0:	08009055 	.word	0x08009055
 8008fd4:	08009055 	.word	0x08009055
 8008fd8:	08009055 	.word	0x08009055
 8008fdc:	08009055 	.word	0x08009055
 8008fe0:	08009055 	.word	0x08009055
 8008fe4:	08009055 	.word	0x08009055
 8008fe8:	08009055 	.word	0x08009055
 8008fec:	08009055 	.word	0x08009055
 8008ff0:	08009055 	.word	0x08009055
 8008ff4:	08009055 	.word	0x08009055
 8008ff8:	08009055 	.word	0x08009055
 8008ffc:	08009055 	.word	0x08009055
 8009000:	08009055 	.word	0x08009055
 8009004:	08009055 	.word	0x08009055
 8009008:	08009055 	.word	0x08009055
 800900c:	08009055 	.word	0x08009055
 8009010:	08009055 	.word	0x08009055
 8009014:	08009055 	.word	0x08009055
 8009018:	08009055 	.word	0x08009055
 800901c:	08009055 	.word	0x08009055
 8009020:	08009055 	.word	0x08009055
 8009024:	08009055 	.word	0x08009055
 8009028:	08009055 	.word	0x08009055
 800902c:	08009055 	.word	0x08009055
 8009030:	08009055 	.word	0x08009055
 8009034:	08009055 	.word	0x08009055
 8009038:	08009055 	.word	0x08009055
 800903c:	08009055 	.word	0x08009055
 8009040:	08009055 	.word	0x08009055
 8009044:	08009055 	.word	0x08009055
 8009048:	08009055 	.word	0x08009055
 800904c:	08009055 	.word	0x08009055
 8009050:	08009055 	.word	0x08009055
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8009054:	bf00      	nop
  }

  return (USBD_OK);
 8009056:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8009058:	4618      	mov	r0, r3
 800905a:	370c      	adds	r7, #12
 800905c:	46bd      	mov	sp, r7
 800905e:	bc80      	pop	{r7}
 8009060:	4770      	bx	lr
 8009062:	bf00      	nop

08009064 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8009064:	b580      	push	{r7, lr}
 8009066:	b082      	sub	sp, #8
 8009068:	af00      	add	r7, sp, #0
 800906a:	6078      	str	r0, [r7, #4]
 800906c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800906e:	6879      	ldr	r1, [r7, #4]
 8009070:	4805      	ldr	r0, [pc, #20]	; (8009088 <CDC_Receive_FS+0x24>)
 8009072:	f7fe fe76 	bl	8007d62 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8009076:	4804      	ldr	r0, [pc, #16]	; (8009088 <CDC_Receive_FS+0x24>)
 8009078:	f7fe fe86 	bl	8007d88 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800907c:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800907e:	4618      	mov	r0, r3
 8009080:	3708      	adds	r7, #8
 8009082:	46bd      	mov	sp, r7
 8009084:	bd80      	pop	{r7, pc}
 8009086:	bf00      	nop
 8009088:	20000714 	.word	0x20000714

0800908c <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800908c:	b480      	push	{r7}
 800908e:	b083      	sub	sp, #12
 8009090:	af00      	add	r7, sp, #0
 8009092:	4603      	mov	r3, r0
 8009094:	6039      	str	r1, [r7, #0]
 8009096:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8009098:	683b      	ldr	r3, [r7, #0]
 800909a:	2212      	movs	r2, #18
 800909c:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800909e:	4b03      	ldr	r3, [pc, #12]	; (80090ac <USBD_FS_DeviceDescriptor+0x20>)
}
 80090a0:	4618      	mov	r0, r3
 80090a2:	370c      	adds	r7, #12
 80090a4:	46bd      	mov	sp, r7
 80090a6:	bc80      	pop	{r7}
 80090a8:	4770      	bx	lr
 80090aa:	bf00      	nop
 80090ac:	20000148 	.word	0x20000148

080090b0 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80090b0:	b480      	push	{r7}
 80090b2:	b083      	sub	sp, #12
 80090b4:	af00      	add	r7, sp, #0
 80090b6:	4603      	mov	r3, r0
 80090b8:	6039      	str	r1, [r7, #0]
 80090ba:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80090bc:	683b      	ldr	r3, [r7, #0]
 80090be:	2204      	movs	r2, #4
 80090c0:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 80090c2:	4b03      	ldr	r3, [pc, #12]	; (80090d0 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 80090c4:	4618      	mov	r0, r3
 80090c6:	370c      	adds	r7, #12
 80090c8:	46bd      	mov	sp, r7
 80090ca:	bc80      	pop	{r7}
 80090cc:	4770      	bx	lr
 80090ce:	bf00      	nop
 80090d0:	2000015c 	.word	0x2000015c

080090d4 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80090d4:	b580      	push	{r7, lr}
 80090d6:	b082      	sub	sp, #8
 80090d8:	af00      	add	r7, sp, #0
 80090da:	4603      	mov	r3, r0
 80090dc:	6039      	str	r1, [r7, #0]
 80090de:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80090e0:	79fb      	ldrb	r3, [r7, #7]
 80090e2:	2b00      	cmp	r3, #0
 80090e4:	d105      	bne.n	80090f2 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80090e6:	683a      	ldr	r2, [r7, #0]
 80090e8:	4907      	ldr	r1, [pc, #28]	; (8009108 <USBD_FS_ProductStrDescriptor+0x34>)
 80090ea:	4808      	ldr	r0, [pc, #32]	; (800910c <USBD_FS_ProductStrDescriptor+0x38>)
 80090ec:	f7ff fe32 	bl	8008d54 <USBD_GetString>
 80090f0:	e004      	b.n	80090fc <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80090f2:	683a      	ldr	r2, [r7, #0]
 80090f4:	4904      	ldr	r1, [pc, #16]	; (8009108 <USBD_FS_ProductStrDescriptor+0x34>)
 80090f6:	4805      	ldr	r0, [pc, #20]	; (800910c <USBD_FS_ProductStrDescriptor+0x38>)
 80090f8:	f7ff fe2c 	bl	8008d54 <USBD_GetString>
  }
  return USBD_StrDesc;
 80090fc:	4b02      	ldr	r3, [pc, #8]	; (8009108 <USBD_FS_ProductStrDescriptor+0x34>)
}
 80090fe:	4618      	mov	r0, r3
 8009100:	3708      	adds	r7, #8
 8009102:	46bd      	mov	sp, r7
 8009104:	bd80      	pop	{r7, pc}
 8009106:	bf00      	nop
 8009108:	200011a8 	.word	0x200011a8
 800910c:	0800a100 	.word	0x0800a100

08009110 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009110:	b580      	push	{r7, lr}
 8009112:	b082      	sub	sp, #8
 8009114:	af00      	add	r7, sp, #0
 8009116:	4603      	mov	r3, r0
 8009118:	6039      	str	r1, [r7, #0]
 800911a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800911c:	683a      	ldr	r2, [r7, #0]
 800911e:	4904      	ldr	r1, [pc, #16]	; (8009130 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8009120:	4804      	ldr	r0, [pc, #16]	; (8009134 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8009122:	f7ff fe17 	bl	8008d54 <USBD_GetString>
  return USBD_StrDesc;
 8009126:	4b02      	ldr	r3, [pc, #8]	; (8009130 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8009128:	4618      	mov	r0, r3
 800912a:	3708      	adds	r7, #8
 800912c:	46bd      	mov	sp, r7
 800912e:	bd80      	pop	{r7, pc}
 8009130:	200011a8 	.word	0x200011a8
 8009134:	0800a118 	.word	0x0800a118

08009138 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009138:	b580      	push	{r7, lr}
 800913a:	b082      	sub	sp, #8
 800913c:	af00      	add	r7, sp, #0
 800913e:	4603      	mov	r3, r0
 8009140:	6039      	str	r1, [r7, #0]
 8009142:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8009144:	683b      	ldr	r3, [r7, #0]
 8009146:	221a      	movs	r2, #26
 8009148:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800914a:	f000 f843 	bl	80091d4 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800914e:	4b02      	ldr	r3, [pc, #8]	; (8009158 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8009150:	4618      	mov	r0, r3
 8009152:	3708      	adds	r7, #8
 8009154:	46bd      	mov	sp, r7
 8009156:	bd80      	pop	{r7, pc}
 8009158:	20000160 	.word	0x20000160

0800915c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800915c:	b580      	push	{r7, lr}
 800915e:	b082      	sub	sp, #8
 8009160:	af00      	add	r7, sp, #0
 8009162:	4603      	mov	r3, r0
 8009164:	6039      	str	r1, [r7, #0]
 8009166:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8009168:	79fb      	ldrb	r3, [r7, #7]
 800916a:	2b00      	cmp	r3, #0
 800916c:	d105      	bne.n	800917a <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800916e:	683a      	ldr	r2, [r7, #0]
 8009170:	4907      	ldr	r1, [pc, #28]	; (8009190 <USBD_FS_ConfigStrDescriptor+0x34>)
 8009172:	4808      	ldr	r0, [pc, #32]	; (8009194 <USBD_FS_ConfigStrDescriptor+0x38>)
 8009174:	f7ff fdee 	bl	8008d54 <USBD_GetString>
 8009178:	e004      	b.n	8009184 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800917a:	683a      	ldr	r2, [r7, #0]
 800917c:	4904      	ldr	r1, [pc, #16]	; (8009190 <USBD_FS_ConfigStrDescriptor+0x34>)
 800917e:	4805      	ldr	r0, [pc, #20]	; (8009194 <USBD_FS_ConfigStrDescriptor+0x38>)
 8009180:	f7ff fde8 	bl	8008d54 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009184:	4b02      	ldr	r3, [pc, #8]	; (8009190 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8009186:	4618      	mov	r0, r3
 8009188:	3708      	adds	r7, #8
 800918a:	46bd      	mov	sp, r7
 800918c:	bd80      	pop	{r7, pc}
 800918e:	bf00      	nop
 8009190:	200011a8 	.word	0x200011a8
 8009194:	0800a12c 	.word	0x0800a12c

08009198 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009198:	b580      	push	{r7, lr}
 800919a:	b082      	sub	sp, #8
 800919c:	af00      	add	r7, sp, #0
 800919e:	4603      	mov	r3, r0
 80091a0:	6039      	str	r1, [r7, #0]
 80091a2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80091a4:	79fb      	ldrb	r3, [r7, #7]
 80091a6:	2b00      	cmp	r3, #0
 80091a8:	d105      	bne.n	80091b6 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80091aa:	683a      	ldr	r2, [r7, #0]
 80091ac:	4907      	ldr	r1, [pc, #28]	; (80091cc <USBD_FS_InterfaceStrDescriptor+0x34>)
 80091ae:	4808      	ldr	r0, [pc, #32]	; (80091d0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80091b0:	f7ff fdd0 	bl	8008d54 <USBD_GetString>
 80091b4:	e004      	b.n	80091c0 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80091b6:	683a      	ldr	r2, [r7, #0]
 80091b8:	4904      	ldr	r1, [pc, #16]	; (80091cc <USBD_FS_InterfaceStrDescriptor+0x34>)
 80091ba:	4805      	ldr	r0, [pc, #20]	; (80091d0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80091bc:	f7ff fdca 	bl	8008d54 <USBD_GetString>
  }
  return USBD_StrDesc;
 80091c0:	4b02      	ldr	r3, [pc, #8]	; (80091cc <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 80091c2:	4618      	mov	r0, r3
 80091c4:	3708      	adds	r7, #8
 80091c6:	46bd      	mov	sp, r7
 80091c8:	bd80      	pop	{r7, pc}
 80091ca:	bf00      	nop
 80091cc:	200011a8 	.word	0x200011a8
 80091d0:	0800a138 	.word	0x0800a138

080091d4 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 80091d4:	b580      	push	{r7, lr}
 80091d6:	b084      	sub	sp, #16
 80091d8:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80091da:	4b0f      	ldr	r3, [pc, #60]	; (8009218 <Get_SerialNum+0x44>)
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80091e0:	4b0e      	ldr	r3, [pc, #56]	; (800921c <Get_SerialNum+0x48>)
 80091e2:	681b      	ldr	r3, [r3, #0]
 80091e4:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80091e6:	4b0e      	ldr	r3, [pc, #56]	; (8009220 <Get_SerialNum+0x4c>)
 80091e8:	681b      	ldr	r3, [r3, #0]
 80091ea:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 80091ec:	68fa      	ldr	r2, [r7, #12]
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	4413      	add	r3, r2
 80091f2:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 80091f4:	68fb      	ldr	r3, [r7, #12]
 80091f6:	2b00      	cmp	r3, #0
 80091f8:	d009      	beq.n	800920e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80091fa:	2208      	movs	r2, #8
 80091fc:	4909      	ldr	r1, [pc, #36]	; (8009224 <Get_SerialNum+0x50>)
 80091fe:	68f8      	ldr	r0, [r7, #12]
 8009200:	f000 f814 	bl	800922c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8009204:	2204      	movs	r2, #4
 8009206:	4908      	ldr	r1, [pc, #32]	; (8009228 <Get_SerialNum+0x54>)
 8009208:	68b8      	ldr	r0, [r7, #8]
 800920a:	f000 f80f 	bl	800922c <IntToUnicode>
  }
}
 800920e:	bf00      	nop
 8009210:	3710      	adds	r7, #16
 8009212:	46bd      	mov	sp, r7
 8009214:	bd80      	pop	{r7, pc}
 8009216:	bf00      	nop
 8009218:	1ffff7e8 	.word	0x1ffff7e8
 800921c:	1ffff7ec 	.word	0x1ffff7ec
 8009220:	1ffff7f0 	.word	0x1ffff7f0
 8009224:	20000162 	.word	0x20000162
 8009228:	20000172 	.word	0x20000172

0800922c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800922c:	b480      	push	{r7}
 800922e:	b087      	sub	sp, #28
 8009230:	af00      	add	r7, sp, #0
 8009232:	60f8      	str	r0, [r7, #12]
 8009234:	60b9      	str	r1, [r7, #8]
 8009236:	4613      	mov	r3, r2
 8009238:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800923a:	2300      	movs	r3, #0
 800923c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800923e:	2300      	movs	r3, #0
 8009240:	75fb      	strb	r3, [r7, #23]
 8009242:	e027      	b.n	8009294 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8009244:	68fb      	ldr	r3, [r7, #12]
 8009246:	0f1b      	lsrs	r3, r3, #28
 8009248:	2b09      	cmp	r3, #9
 800924a:	d80b      	bhi.n	8009264 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800924c:	68fb      	ldr	r3, [r7, #12]
 800924e:	0f1b      	lsrs	r3, r3, #28
 8009250:	b2da      	uxtb	r2, r3
 8009252:	7dfb      	ldrb	r3, [r7, #23]
 8009254:	005b      	lsls	r3, r3, #1
 8009256:	4619      	mov	r1, r3
 8009258:	68bb      	ldr	r3, [r7, #8]
 800925a:	440b      	add	r3, r1
 800925c:	3230      	adds	r2, #48	; 0x30
 800925e:	b2d2      	uxtb	r2, r2
 8009260:	701a      	strb	r2, [r3, #0]
 8009262:	e00a      	b.n	800927a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8009264:	68fb      	ldr	r3, [r7, #12]
 8009266:	0f1b      	lsrs	r3, r3, #28
 8009268:	b2da      	uxtb	r2, r3
 800926a:	7dfb      	ldrb	r3, [r7, #23]
 800926c:	005b      	lsls	r3, r3, #1
 800926e:	4619      	mov	r1, r3
 8009270:	68bb      	ldr	r3, [r7, #8]
 8009272:	440b      	add	r3, r1
 8009274:	3237      	adds	r2, #55	; 0x37
 8009276:	b2d2      	uxtb	r2, r2
 8009278:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800927a:	68fb      	ldr	r3, [r7, #12]
 800927c:	011b      	lsls	r3, r3, #4
 800927e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8009280:	7dfb      	ldrb	r3, [r7, #23]
 8009282:	005b      	lsls	r3, r3, #1
 8009284:	3301      	adds	r3, #1
 8009286:	68ba      	ldr	r2, [r7, #8]
 8009288:	4413      	add	r3, r2
 800928a:	2200      	movs	r2, #0
 800928c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800928e:	7dfb      	ldrb	r3, [r7, #23]
 8009290:	3301      	adds	r3, #1
 8009292:	75fb      	strb	r3, [r7, #23]
 8009294:	7dfa      	ldrb	r2, [r7, #23]
 8009296:	79fb      	ldrb	r3, [r7, #7]
 8009298:	429a      	cmp	r2, r3
 800929a:	d3d3      	bcc.n	8009244 <IntToUnicode+0x18>
  }
}
 800929c:	bf00      	nop
 800929e:	bf00      	nop
 80092a0:	371c      	adds	r7, #28
 80092a2:	46bd      	mov	sp, r7
 80092a4:	bc80      	pop	{r7}
 80092a6:	4770      	bx	lr

080092a8 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80092a8:	b580      	push	{r7, lr}
 80092aa:	b084      	sub	sp, #16
 80092ac:	af00      	add	r7, sp, #0
 80092ae:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	681b      	ldr	r3, [r3, #0]
 80092b4:	4a0d      	ldr	r2, [pc, #52]	; (80092ec <HAL_PCD_MspInit+0x44>)
 80092b6:	4293      	cmp	r3, r2
 80092b8:	d113      	bne.n	80092e2 <HAL_PCD_MspInit+0x3a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 80092ba:	4b0d      	ldr	r3, [pc, #52]	; (80092f0 <HAL_PCD_MspInit+0x48>)
 80092bc:	69db      	ldr	r3, [r3, #28]
 80092be:	4a0c      	ldr	r2, [pc, #48]	; (80092f0 <HAL_PCD_MspInit+0x48>)
 80092c0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80092c4:	61d3      	str	r3, [r2, #28]
 80092c6:	4b0a      	ldr	r3, [pc, #40]	; (80092f0 <HAL_PCD_MspInit+0x48>)
 80092c8:	69db      	ldr	r3, [r3, #28]
 80092ca:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80092ce:	60fb      	str	r3, [r7, #12]
 80092d0:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 80092d2:	2200      	movs	r2, #0
 80092d4:	2100      	movs	r1, #0
 80092d6:	2014      	movs	r0, #20
 80092d8:	f7f8 fc91 	bl	8001bfe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 80092dc:	2014      	movs	r0, #20
 80092de:	f7f8 fcaa 	bl	8001c36 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 80092e2:	bf00      	nop
 80092e4:	3710      	adds	r7, #16
 80092e6:	46bd      	mov	sp, r7
 80092e8:	bd80      	pop	{r7, pc}
 80092ea:	bf00      	nop
 80092ec:	40005c00 	.word	0x40005c00
 80092f0:	40021000 	.word	0x40021000

080092f4 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80092f4:	b580      	push	{r7, lr}
 80092f6:	b082      	sub	sp, #8
 80092f8:	af00      	add	r7, sp, #0
 80092fa:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	f503 7326 	add.w	r3, r3, #664	; 0x298
 8009308:	4619      	mov	r1, r3
 800930a:	4610      	mov	r0, r2
 800930c:	f7fe fdf2 	bl	8007ef4 <USBD_LL_SetupStage>
}
 8009310:	bf00      	nop
 8009312:	3708      	adds	r7, #8
 8009314:	46bd      	mov	sp, r7
 8009316:	bd80      	pop	{r7, pc}

08009318 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009318:	b580      	push	{r7, lr}
 800931a:	b082      	sub	sp, #8
 800931c:	af00      	add	r7, sp, #0
 800931e:	6078      	str	r0, [r7, #4]
 8009320:	460b      	mov	r3, r1
 8009322:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	f8d3 02d4 	ldr.w	r0, [r3, #724]	; 0x2d4
 800932a:	78fa      	ldrb	r2, [r7, #3]
 800932c:	6879      	ldr	r1, [r7, #4]
 800932e:	4613      	mov	r3, r2
 8009330:	009b      	lsls	r3, r3, #2
 8009332:	4413      	add	r3, r2
 8009334:	00db      	lsls	r3, r3, #3
 8009336:	440b      	add	r3, r1
 8009338:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800933c:	681a      	ldr	r2, [r3, #0]
 800933e:	78fb      	ldrb	r3, [r7, #3]
 8009340:	4619      	mov	r1, r3
 8009342:	f7fe fe24 	bl	8007f8e <USBD_LL_DataOutStage>
}
 8009346:	bf00      	nop
 8009348:	3708      	adds	r7, #8
 800934a:	46bd      	mov	sp, r7
 800934c:	bd80      	pop	{r7, pc}

0800934e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800934e:	b580      	push	{r7, lr}
 8009350:	b082      	sub	sp, #8
 8009352:	af00      	add	r7, sp, #0
 8009354:	6078      	str	r0, [r7, #4]
 8009356:	460b      	mov	r3, r1
 8009358:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	f8d3 02d4 	ldr.w	r0, [r3, #724]	; 0x2d4
 8009360:	78fa      	ldrb	r2, [r7, #3]
 8009362:	6879      	ldr	r1, [r7, #4]
 8009364:	4613      	mov	r3, r2
 8009366:	009b      	lsls	r3, r3, #2
 8009368:	4413      	add	r3, r2
 800936a:	00db      	lsls	r3, r3, #3
 800936c:	440b      	add	r3, r1
 800936e:	3324      	adds	r3, #36	; 0x24
 8009370:	681a      	ldr	r2, [r3, #0]
 8009372:	78fb      	ldrb	r3, [r7, #3]
 8009374:	4619      	mov	r1, r3
 8009376:	f7fe fe7b 	bl	8008070 <USBD_LL_DataInStage>
}
 800937a:	bf00      	nop
 800937c:	3708      	adds	r7, #8
 800937e:	46bd      	mov	sp, r7
 8009380:	bd80      	pop	{r7, pc}

08009382 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009382:	b580      	push	{r7, lr}
 8009384:	b082      	sub	sp, #8
 8009386:	af00      	add	r7, sp, #0
 8009388:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8009390:	4618      	mov	r0, r3
 8009392:	f7fe ff8b 	bl	80082ac <USBD_LL_SOF>
}
 8009396:	bf00      	nop
 8009398:	3708      	adds	r7, #8
 800939a:	46bd      	mov	sp, r7
 800939c:	bd80      	pop	{r7, pc}

0800939e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800939e:	b580      	push	{r7, lr}
 80093a0:	b084      	sub	sp, #16
 80093a2:	af00      	add	r7, sp, #0
 80093a4:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 80093a6:	2301      	movs	r3, #1
 80093a8:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	799b      	ldrb	r3, [r3, #6]
 80093ae:	2b02      	cmp	r3, #2
 80093b0:	d001      	beq.n	80093b6 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 80093b2:	f7f8 f893 	bl	80014dc <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80093bc:	7bfa      	ldrb	r2, [r7, #15]
 80093be:	4611      	mov	r1, r2
 80093c0:	4618      	mov	r0, r3
 80093c2:	f7fe ff3b 	bl	800823c <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80093cc:	4618      	mov	r0, r3
 80093ce:	f7fe fef4 	bl	80081ba <USBD_LL_Reset>
}
 80093d2:	bf00      	nop
 80093d4:	3710      	adds	r7, #16
 80093d6:	46bd      	mov	sp, r7
 80093d8:	bd80      	pop	{r7, pc}
	...

080093dc <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80093dc:	b580      	push	{r7, lr}
 80093de:	b082      	sub	sp, #8
 80093e0:	af00      	add	r7, sp, #0
 80093e2:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80093ea:	4618      	mov	r0, r3
 80093ec:	f7fe ff35 	bl	800825a <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	7a9b      	ldrb	r3, [r3, #10]
 80093f4:	2b00      	cmp	r3, #0
 80093f6:	d005      	beq.n	8009404 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80093f8:	4b04      	ldr	r3, [pc, #16]	; (800940c <HAL_PCD_SuspendCallback+0x30>)
 80093fa:	691b      	ldr	r3, [r3, #16]
 80093fc:	4a03      	ldr	r2, [pc, #12]	; (800940c <HAL_PCD_SuspendCallback+0x30>)
 80093fe:	f043 0306 	orr.w	r3, r3, #6
 8009402:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8009404:	bf00      	nop
 8009406:	3708      	adds	r7, #8
 8009408:	46bd      	mov	sp, r7
 800940a:	bd80      	pop	{r7, pc}
 800940c:	e000ed00 	.word	0xe000ed00

08009410 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009410:	b580      	push	{r7, lr}
 8009412:	b082      	sub	sp, #8
 8009414:	af00      	add	r7, sp, #0
 8009416:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800941e:	4618      	mov	r0, r3
 8009420:	f7fe ff2f 	bl	8008282 <USBD_LL_Resume>
}
 8009424:	bf00      	nop
 8009426:	3708      	adds	r7, #8
 8009428:	46bd      	mov	sp, r7
 800942a:	bd80      	pop	{r7, pc}

0800942c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800942c:	b580      	push	{r7, lr}
 800942e:	b082      	sub	sp, #8
 8009430:	af00      	add	r7, sp, #0
 8009432:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 8009434:	4a28      	ldr	r2, [pc, #160]	; (80094d8 <USBD_LL_Init+0xac>)
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	f8c2 32d4 	str.w	r3, [r2, #724]	; 0x2d4
  pdev->pData = &hpcd_USB_FS;
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	4a26      	ldr	r2, [pc, #152]	; (80094d8 <USBD_LL_Init+0xac>)
 8009440:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_FS.Instance = USB;
 8009444:	4b24      	ldr	r3, [pc, #144]	; (80094d8 <USBD_LL_Init+0xac>)
 8009446:	4a25      	ldr	r2, [pc, #148]	; (80094dc <USBD_LL_Init+0xb0>)
 8009448:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800944a:	4b23      	ldr	r3, [pc, #140]	; (80094d8 <USBD_LL_Init+0xac>)
 800944c:	2208      	movs	r2, #8
 800944e:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8009450:	4b21      	ldr	r3, [pc, #132]	; (80094d8 <USBD_LL_Init+0xac>)
 8009452:	2202      	movs	r2, #2
 8009454:	719a      	strb	r2, [r3, #6]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8009456:	4b20      	ldr	r3, [pc, #128]	; (80094d8 <USBD_LL_Init+0xac>)
 8009458:	2200      	movs	r2, #0
 800945a:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800945c:	4b1e      	ldr	r3, [pc, #120]	; (80094d8 <USBD_LL_Init+0xac>)
 800945e:	2200      	movs	r2, #0
 8009460:	72da      	strb	r2, [r3, #11]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8009462:	4b1d      	ldr	r3, [pc, #116]	; (80094d8 <USBD_LL_Init+0xac>)
 8009464:	2200      	movs	r2, #0
 8009466:	731a      	strb	r2, [r3, #12]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8009468:	481b      	ldr	r0, [pc, #108]	; (80094d8 <USBD_LL_Init+0xac>)
 800946a:	f7f9 fa4f 	bl	800290c <HAL_PCD_Init>
 800946e:	4603      	mov	r3, r0
 8009470:	2b00      	cmp	r3, #0
 8009472:	d001      	beq.n	8009478 <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 8009474:	f7f8 f832 	bl	80014dc <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800947e:	2318      	movs	r3, #24
 8009480:	2200      	movs	r2, #0
 8009482:	2100      	movs	r1, #0
 8009484:	f7fa ff63 	bl	800434e <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800948e:	2358      	movs	r3, #88	; 0x58
 8009490:	2200      	movs	r2, #0
 8009492:	2180      	movs	r1, #128	; 0x80
 8009494:	f7fa ff5b 	bl	800434e <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800949e:	23c0      	movs	r3, #192	; 0xc0
 80094a0:	2200      	movs	r2, #0
 80094a2:	2181      	movs	r1, #129	; 0x81
 80094a4:	f7fa ff53 	bl	800434e <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 80094ae:	f44f 7388 	mov.w	r3, #272	; 0x110
 80094b2:	2200      	movs	r2, #0
 80094b4:	2101      	movs	r1, #1
 80094b6:	f7fa ff4a 	bl	800434e <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 80094c0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80094c4:	2200      	movs	r2, #0
 80094c6:	2182      	movs	r1, #130	; 0x82
 80094c8:	f7fa ff41 	bl	800434e <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 80094cc:	2300      	movs	r3, #0
}
 80094ce:	4618      	mov	r0, r3
 80094d0:	3708      	adds	r7, #8
 80094d2:	46bd      	mov	sp, r7
 80094d4:	bd80      	pop	{r7, pc}
 80094d6:	bf00      	nop
 80094d8:	200013a8 	.word	0x200013a8
 80094dc:	40005c00 	.word	0x40005c00

080094e0 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 80094e0:	b580      	push	{r7, lr}
 80094e2:	b084      	sub	sp, #16
 80094e4:	af00      	add	r7, sp, #0
 80094e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80094e8:	2300      	movs	r3, #0
 80094ea:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80094ec:	2300      	movs	r3, #0
 80094ee:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80094f6:	4618      	mov	r0, r3
 80094f8:	f7f9 fafe 	bl	8002af8 <HAL_PCD_Start>
 80094fc:	4603      	mov	r3, r0
 80094fe:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009500:	7bfb      	ldrb	r3, [r7, #15]
 8009502:	4618      	mov	r0, r3
 8009504:	f000 f94e 	bl	80097a4 <USBD_Get_USB_Status>
 8009508:	4603      	mov	r3, r0
 800950a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800950c:	7bbb      	ldrb	r3, [r7, #14]
}
 800950e:	4618      	mov	r0, r3
 8009510:	3710      	adds	r7, #16
 8009512:	46bd      	mov	sp, r7
 8009514:	bd80      	pop	{r7, pc}

08009516 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8009516:	b580      	push	{r7, lr}
 8009518:	b084      	sub	sp, #16
 800951a:	af00      	add	r7, sp, #0
 800951c:	6078      	str	r0, [r7, #4]
 800951e:	4608      	mov	r0, r1
 8009520:	4611      	mov	r1, r2
 8009522:	461a      	mov	r2, r3
 8009524:	4603      	mov	r3, r0
 8009526:	70fb      	strb	r3, [r7, #3]
 8009528:	460b      	mov	r3, r1
 800952a:	70bb      	strb	r3, [r7, #2]
 800952c:	4613      	mov	r3, r2
 800952e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009530:	2300      	movs	r3, #0
 8009532:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009534:	2300      	movs	r3, #0
 8009536:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800953e:	78bb      	ldrb	r3, [r7, #2]
 8009540:	883a      	ldrh	r2, [r7, #0]
 8009542:	78f9      	ldrb	r1, [r7, #3]
 8009544:	f7f9 fc54 	bl	8002df0 <HAL_PCD_EP_Open>
 8009548:	4603      	mov	r3, r0
 800954a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800954c:	7bfb      	ldrb	r3, [r7, #15]
 800954e:	4618      	mov	r0, r3
 8009550:	f000 f928 	bl	80097a4 <USBD_Get_USB_Status>
 8009554:	4603      	mov	r3, r0
 8009556:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009558:	7bbb      	ldrb	r3, [r7, #14]
}
 800955a:	4618      	mov	r0, r3
 800955c:	3710      	adds	r7, #16
 800955e:	46bd      	mov	sp, r7
 8009560:	bd80      	pop	{r7, pc}

08009562 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009562:	b580      	push	{r7, lr}
 8009564:	b084      	sub	sp, #16
 8009566:	af00      	add	r7, sp, #0
 8009568:	6078      	str	r0, [r7, #4]
 800956a:	460b      	mov	r3, r1
 800956c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800956e:	2300      	movs	r3, #0
 8009570:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009572:	2300      	movs	r3, #0
 8009574:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800957c:	78fa      	ldrb	r2, [r7, #3]
 800957e:	4611      	mov	r1, r2
 8009580:	4618      	mov	r0, r3
 8009582:	f7f9 fc92 	bl	8002eaa <HAL_PCD_EP_Close>
 8009586:	4603      	mov	r3, r0
 8009588:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800958a:	7bfb      	ldrb	r3, [r7, #15]
 800958c:	4618      	mov	r0, r3
 800958e:	f000 f909 	bl	80097a4 <USBD_Get_USB_Status>
 8009592:	4603      	mov	r3, r0
 8009594:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009596:	7bbb      	ldrb	r3, [r7, #14]
}
 8009598:	4618      	mov	r0, r3
 800959a:	3710      	adds	r7, #16
 800959c:	46bd      	mov	sp, r7
 800959e:	bd80      	pop	{r7, pc}

080095a0 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80095a0:	b580      	push	{r7, lr}
 80095a2:	b084      	sub	sp, #16
 80095a4:	af00      	add	r7, sp, #0
 80095a6:	6078      	str	r0, [r7, #4]
 80095a8:	460b      	mov	r3, r1
 80095aa:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80095ac:	2300      	movs	r3, #0
 80095ae:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80095b0:	2300      	movs	r3, #0
 80095b2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80095ba:	78fa      	ldrb	r2, [r7, #3]
 80095bc:	4611      	mov	r1, r2
 80095be:	4618      	mov	r0, r3
 80095c0:	f7f9 fd3a 	bl	8003038 <HAL_PCD_EP_SetStall>
 80095c4:	4603      	mov	r3, r0
 80095c6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80095c8:	7bfb      	ldrb	r3, [r7, #15]
 80095ca:	4618      	mov	r0, r3
 80095cc:	f000 f8ea 	bl	80097a4 <USBD_Get_USB_Status>
 80095d0:	4603      	mov	r3, r0
 80095d2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80095d4:	7bbb      	ldrb	r3, [r7, #14]
}
 80095d6:	4618      	mov	r0, r3
 80095d8:	3710      	adds	r7, #16
 80095da:	46bd      	mov	sp, r7
 80095dc:	bd80      	pop	{r7, pc}

080095de <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80095de:	b580      	push	{r7, lr}
 80095e0:	b084      	sub	sp, #16
 80095e2:	af00      	add	r7, sp, #0
 80095e4:	6078      	str	r0, [r7, #4]
 80095e6:	460b      	mov	r3, r1
 80095e8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80095ea:	2300      	movs	r3, #0
 80095ec:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80095ee:	2300      	movs	r3, #0
 80095f0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80095f8:	78fa      	ldrb	r2, [r7, #3]
 80095fa:	4611      	mov	r1, r2
 80095fc:	4618      	mov	r0, r3
 80095fe:	f7f9 fd7b 	bl	80030f8 <HAL_PCD_EP_ClrStall>
 8009602:	4603      	mov	r3, r0
 8009604:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009606:	7bfb      	ldrb	r3, [r7, #15]
 8009608:	4618      	mov	r0, r3
 800960a:	f000 f8cb 	bl	80097a4 <USBD_Get_USB_Status>
 800960e:	4603      	mov	r3, r0
 8009610:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009612:	7bbb      	ldrb	r3, [r7, #14]
}
 8009614:	4618      	mov	r0, r3
 8009616:	3710      	adds	r7, #16
 8009618:	46bd      	mov	sp, r7
 800961a:	bd80      	pop	{r7, pc}

0800961c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800961c:	b480      	push	{r7}
 800961e:	b085      	sub	sp, #20
 8009620:	af00      	add	r7, sp, #0
 8009622:	6078      	str	r0, [r7, #4]
 8009624:	460b      	mov	r3, r1
 8009626:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800962e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8009630:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009634:	2b00      	cmp	r3, #0
 8009636:	da0b      	bge.n	8009650 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8009638:	78fb      	ldrb	r3, [r7, #3]
 800963a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800963e:	68f9      	ldr	r1, [r7, #12]
 8009640:	4613      	mov	r3, r2
 8009642:	009b      	lsls	r3, r3, #2
 8009644:	4413      	add	r3, r2
 8009646:	00db      	lsls	r3, r3, #3
 8009648:	440b      	add	r3, r1
 800964a:	3312      	adds	r3, #18
 800964c:	781b      	ldrb	r3, [r3, #0]
 800964e:	e00b      	b.n	8009668 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8009650:	78fb      	ldrb	r3, [r7, #3]
 8009652:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8009656:	68f9      	ldr	r1, [r7, #12]
 8009658:	4613      	mov	r3, r2
 800965a:	009b      	lsls	r3, r3, #2
 800965c:	4413      	add	r3, r2
 800965e:	00db      	lsls	r3, r3, #3
 8009660:	440b      	add	r3, r1
 8009662:	f503 73a9 	add.w	r3, r3, #338	; 0x152
 8009666:	781b      	ldrb	r3, [r3, #0]
  }
}
 8009668:	4618      	mov	r0, r3
 800966a:	3714      	adds	r7, #20
 800966c:	46bd      	mov	sp, r7
 800966e:	bc80      	pop	{r7}
 8009670:	4770      	bx	lr

08009672 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8009672:	b580      	push	{r7, lr}
 8009674:	b084      	sub	sp, #16
 8009676:	af00      	add	r7, sp, #0
 8009678:	6078      	str	r0, [r7, #4]
 800967a:	460b      	mov	r3, r1
 800967c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800967e:	2300      	movs	r3, #0
 8009680:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009682:	2300      	movs	r3, #0
 8009684:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800968c:	78fa      	ldrb	r2, [r7, #3]
 800968e:	4611      	mov	r1, r2
 8009690:	4618      	mov	r0, r3
 8009692:	f7f9 fb89 	bl	8002da8 <HAL_PCD_SetAddress>
 8009696:	4603      	mov	r3, r0
 8009698:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800969a:	7bfb      	ldrb	r3, [r7, #15]
 800969c:	4618      	mov	r0, r3
 800969e:	f000 f881 	bl	80097a4 <USBD_Get_USB_Status>
 80096a2:	4603      	mov	r3, r0
 80096a4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80096a6:	7bbb      	ldrb	r3, [r7, #14]
}
 80096a8:	4618      	mov	r0, r3
 80096aa:	3710      	adds	r7, #16
 80096ac:	46bd      	mov	sp, r7
 80096ae:	bd80      	pop	{r7, pc}

080096b0 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 80096b0:	b580      	push	{r7, lr}
 80096b2:	b086      	sub	sp, #24
 80096b4:	af00      	add	r7, sp, #0
 80096b6:	60f8      	str	r0, [r7, #12]
 80096b8:	607a      	str	r2, [r7, #4]
 80096ba:	461a      	mov	r2, r3
 80096bc:	460b      	mov	r3, r1
 80096be:	72fb      	strb	r3, [r7, #11]
 80096c0:	4613      	mov	r3, r2
 80096c2:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80096c4:	2300      	movs	r3, #0
 80096c6:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80096c8:	2300      	movs	r3, #0
 80096ca:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80096cc:	68fb      	ldr	r3, [r7, #12]
 80096ce:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 80096d2:	893b      	ldrh	r3, [r7, #8]
 80096d4:	7af9      	ldrb	r1, [r7, #11]
 80096d6:	687a      	ldr	r2, [r7, #4]
 80096d8:	f7f9 fc77 	bl	8002fca <HAL_PCD_EP_Transmit>
 80096dc:	4603      	mov	r3, r0
 80096de:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80096e0:	7dfb      	ldrb	r3, [r7, #23]
 80096e2:	4618      	mov	r0, r3
 80096e4:	f000 f85e 	bl	80097a4 <USBD_Get_USB_Status>
 80096e8:	4603      	mov	r3, r0
 80096ea:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80096ec:	7dbb      	ldrb	r3, [r7, #22]
}
 80096ee:	4618      	mov	r0, r3
 80096f0:	3718      	adds	r7, #24
 80096f2:	46bd      	mov	sp, r7
 80096f4:	bd80      	pop	{r7, pc}

080096f6 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 80096f6:	b580      	push	{r7, lr}
 80096f8:	b086      	sub	sp, #24
 80096fa:	af00      	add	r7, sp, #0
 80096fc:	60f8      	str	r0, [r7, #12]
 80096fe:	607a      	str	r2, [r7, #4]
 8009700:	461a      	mov	r2, r3
 8009702:	460b      	mov	r3, r1
 8009704:	72fb      	strb	r3, [r7, #11]
 8009706:	4613      	mov	r3, r2
 8009708:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800970a:	2300      	movs	r3, #0
 800970c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800970e:	2300      	movs	r3, #0
 8009710:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8009712:	68fb      	ldr	r3, [r7, #12]
 8009714:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8009718:	893b      	ldrh	r3, [r7, #8]
 800971a:	7af9      	ldrb	r1, [r7, #11]
 800971c:	687a      	ldr	r2, [r7, #4]
 800971e:	f7f9 fc0c 	bl	8002f3a <HAL_PCD_EP_Receive>
 8009722:	4603      	mov	r3, r0
 8009724:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009726:	7dfb      	ldrb	r3, [r7, #23]
 8009728:	4618      	mov	r0, r3
 800972a:	f000 f83b 	bl	80097a4 <USBD_Get_USB_Status>
 800972e:	4603      	mov	r3, r0
 8009730:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8009732:	7dbb      	ldrb	r3, [r7, #22]
}
 8009734:	4618      	mov	r0, r3
 8009736:	3718      	adds	r7, #24
 8009738:	46bd      	mov	sp, r7
 800973a:	bd80      	pop	{r7, pc}

0800973c <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800973c:	b580      	push	{r7, lr}
 800973e:	b082      	sub	sp, #8
 8009740:	af00      	add	r7, sp, #0
 8009742:	6078      	str	r0, [r7, #4]
 8009744:	460b      	mov	r3, r1
 8009746:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800974e:	78fa      	ldrb	r2, [r7, #3]
 8009750:	4611      	mov	r1, r2
 8009752:	4618      	mov	r0, r3
 8009754:	f7f9 fc22 	bl	8002f9c <HAL_PCD_EP_GetRxCount>
 8009758:	4603      	mov	r3, r0
}
 800975a:	4618      	mov	r0, r3
 800975c:	3708      	adds	r7, #8
 800975e:	46bd      	mov	sp, r7
 8009760:	bd80      	pop	{r7, pc}
	...

08009764 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8009764:	b480      	push	{r7}
 8009766:	b083      	sub	sp, #12
 8009768:	af00      	add	r7, sp, #0
 800976a:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800976c:	4b02      	ldr	r3, [pc, #8]	; (8009778 <USBD_static_malloc+0x14>)
}
 800976e:	4618      	mov	r0, r3
 8009770:	370c      	adds	r7, #12
 8009772:	46bd      	mov	sp, r7
 8009774:	bc80      	pop	{r7}
 8009776:	4770      	bx	lr
 8009778:	200004e8 	.word	0x200004e8

0800977c <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800977c:	b480      	push	{r7}
 800977e:	b083      	sub	sp, #12
 8009780:	af00      	add	r7, sp, #0
 8009782:	6078      	str	r0, [r7, #4]

}
 8009784:	bf00      	nop
 8009786:	370c      	adds	r7, #12
 8009788:	46bd      	mov	sp, r7
 800978a:	bc80      	pop	{r7}
 800978c:	4770      	bx	lr

0800978e <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800978e:	b480      	push	{r7}
 8009790:	b083      	sub	sp, #12
 8009792:	af00      	add	r7, sp, #0
 8009794:	6078      	str	r0, [r7, #4]
 8009796:	460b      	mov	r3, r1
 8009798:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 800979a:	bf00      	nop
 800979c:	370c      	adds	r7, #12
 800979e:	46bd      	mov	sp, r7
 80097a0:	bc80      	pop	{r7}
 80097a2:	4770      	bx	lr

080097a4 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 80097a4:	b480      	push	{r7}
 80097a6:	b085      	sub	sp, #20
 80097a8:	af00      	add	r7, sp, #0
 80097aa:	4603      	mov	r3, r0
 80097ac:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80097ae:	2300      	movs	r3, #0
 80097b0:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80097b2:	79fb      	ldrb	r3, [r7, #7]
 80097b4:	2b03      	cmp	r3, #3
 80097b6:	d817      	bhi.n	80097e8 <USBD_Get_USB_Status+0x44>
 80097b8:	a201      	add	r2, pc, #4	; (adr r2, 80097c0 <USBD_Get_USB_Status+0x1c>)
 80097ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80097be:	bf00      	nop
 80097c0:	080097d1 	.word	0x080097d1
 80097c4:	080097d7 	.word	0x080097d7
 80097c8:	080097dd 	.word	0x080097dd
 80097cc:	080097e3 	.word	0x080097e3
  {
    case HAL_OK :
      usb_status = USBD_OK;
 80097d0:	2300      	movs	r3, #0
 80097d2:	73fb      	strb	r3, [r7, #15]
    break;
 80097d4:	e00b      	b.n	80097ee <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80097d6:	2302      	movs	r3, #2
 80097d8:	73fb      	strb	r3, [r7, #15]
    break;
 80097da:	e008      	b.n	80097ee <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80097dc:	2301      	movs	r3, #1
 80097de:	73fb      	strb	r3, [r7, #15]
    break;
 80097e0:	e005      	b.n	80097ee <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80097e2:	2302      	movs	r3, #2
 80097e4:	73fb      	strb	r3, [r7, #15]
    break;
 80097e6:	e002      	b.n	80097ee <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 80097e8:	2302      	movs	r3, #2
 80097ea:	73fb      	strb	r3, [r7, #15]
    break;
 80097ec:	bf00      	nop
  }
  return usb_status;
 80097ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80097f0:	4618      	mov	r0, r3
 80097f2:	3714      	adds	r7, #20
 80097f4:	46bd      	mov	sp, r7
 80097f6:	bc80      	pop	{r7}
 80097f8:	4770      	bx	lr
 80097fa:	bf00      	nop

080097fc <__errno>:
 80097fc:	4b01      	ldr	r3, [pc, #4]	; (8009804 <__errno+0x8>)
 80097fe:	6818      	ldr	r0, [r3, #0]
 8009800:	4770      	bx	lr
 8009802:	bf00      	nop
 8009804:	2000017c 	.word	0x2000017c

08009808 <__libc_init_array>:
 8009808:	b570      	push	{r4, r5, r6, lr}
 800980a:	2600      	movs	r6, #0
 800980c:	4d0c      	ldr	r5, [pc, #48]	; (8009840 <__libc_init_array+0x38>)
 800980e:	4c0d      	ldr	r4, [pc, #52]	; (8009844 <__libc_init_array+0x3c>)
 8009810:	1b64      	subs	r4, r4, r5
 8009812:	10a4      	asrs	r4, r4, #2
 8009814:	42a6      	cmp	r6, r4
 8009816:	d109      	bne.n	800982c <__libc_init_array+0x24>
 8009818:	f000 fc5c 	bl	800a0d4 <_init>
 800981c:	2600      	movs	r6, #0
 800981e:	4d0a      	ldr	r5, [pc, #40]	; (8009848 <__libc_init_array+0x40>)
 8009820:	4c0a      	ldr	r4, [pc, #40]	; (800984c <__libc_init_array+0x44>)
 8009822:	1b64      	subs	r4, r4, r5
 8009824:	10a4      	asrs	r4, r4, #2
 8009826:	42a6      	cmp	r6, r4
 8009828:	d105      	bne.n	8009836 <__libc_init_array+0x2e>
 800982a:	bd70      	pop	{r4, r5, r6, pc}
 800982c:	f855 3b04 	ldr.w	r3, [r5], #4
 8009830:	4798      	blx	r3
 8009832:	3601      	adds	r6, #1
 8009834:	e7ee      	b.n	8009814 <__libc_init_array+0xc>
 8009836:	f855 3b04 	ldr.w	r3, [r5], #4
 800983a:	4798      	blx	r3
 800983c:	3601      	adds	r6, #1
 800983e:	e7f2      	b.n	8009826 <__libc_init_array+0x1e>
 8009840:	0800a1ec 	.word	0x0800a1ec
 8009844:	0800a1ec 	.word	0x0800a1ec
 8009848:	0800a1ec 	.word	0x0800a1ec
 800984c:	0800a1f8 	.word	0x0800a1f8

08009850 <memset>:
 8009850:	4603      	mov	r3, r0
 8009852:	4402      	add	r2, r0
 8009854:	4293      	cmp	r3, r2
 8009856:	d100      	bne.n	800985a <memset+0xa>
 8009858:	4770      	bx	lr
 800985a:	f803 1b01 	strb.w	r1, [r3], #1
 800985e:	e7f9      	b.n	8009854 <memset+0x4>

08009860 <siprintf>:
 8009860:	b40e      	push	{r1, r2, r3}
 8009862:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009866:	b500      	push	{lr}
 8009868:	b09c      	sub	sp, #112	; 0x70
 800986a:	ab1d      	add	r3, sp, #116	; 0x74
 800986c:	9002      	str	r0, [sp, #8]
 800986e:	9006      	str	r0, [sp, #24]
 8009870:	9107      	str	r1, [sp, #28]
 8009872:	9104      	str	r1, [sp, #16]
 8009874:	4808      	ldr	r0, [pc, #32]	; (8009898 <siprintf+0x38>)
 8009876:	4909      	ldr	r1, [pc, #36]	; (800989c <siprintf+0x3c>)
 8009878:	f853 2b04 	ldr.w	r2, [r3], #4
 800987c:	9105      	str	r1, [sp, #20]
 800987e:	6800      	ldr	r0, [r0, #0]
 8009880:	a902      	add	r1, sp, #8
 8009882:	9301      	str	r3, [sp, #4]
 8009884:	f000 f868 	bl	8009958 <_svfiprintf_r>
 8009888:	2200      	movs	r2, #0
 800988a:	9b02      	ldr	r3, [sp, #8]
 800988c:	701a      	strb	r2, [r3, #0]
 800988e:	b01c      	add	sp, #112	; 0x70
 8009890:	f85d eb04 	ldr.w	lr, [sp], #4
 8009894:	b003      	add	sp, #12
 8009896:	4770      	bx	lr
 8009898:	2000017c 	.word	0x2000017c
 800989c:	ffff0208 	.word	0xffff0208

080098a0 <__ssputs_r>:
 80098a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80098a4:	688e      	ldr	r6, [r1, #8]
 80098a6:	4682      	mov	sl, r0
 80098a8:	429e      	cmp	r6, r3
 80098aa:	460c      	mov	r4, r1
 80098ac:	4690      	mov	r8, r2
 80098ae:	461f      	mov	r7, r3
 80098b0:	d838      	bhi.n	8009924 <__ssputs_r+0x84>
 80098b2:	898a      	ldrh	r2, [r1, #12]
 80098b4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80098b8:	d032      	beq.n	8009920 <__ssputs_r+0x80>
 80098ba:	6825      	ldr	r5, [r4, #0]
 80098bc:	6909      	ldr	r1, [r1, #16]
 80098be:	3301      	adds	r3, #1
 80098c0:	eba5 0901 	sub.w	r9, r5, r1
 80098c4:	6965      	ldr	r5, [r4, #20]
 80098c6:	444b      	add	r3, r9
 80098c8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80098cc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80098d0:	106d      	asrs	r5, r5, #1
 80098d2:	429d      	cmp	r5, r3
 80098d4:	bf38      	it	cc
 80098d6:	461d      	movcc	r5, r3
 80098d8:	0553      	lsls	r3, r2, #21
 80098da:	d531      	bpl.n	8009940 <__ssputs_r+0xa0>
 80098dc:	4629      	mov	r1, r5
 80098de:	f000 fb53 	bl	8009f88 <_malloc_r>
 80098e2:	4606      	mov	r6, r0
 80098e4:	b950      	cbnz	r0, 80098fc <__ssputs_r+0x5c>
 80098e6:	230c      	movs	r3, #12
 80098e8:	f04f 30ff 	mov.w	r0, #4294967295
 80098ec:	f8ca 3000 	str.w	r3, [sl]
 80098f0:	89a3      	ldrh	r3, [r4, #12]
 80098f2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80098f6:	81a3      	strh	r3, [r4, #12]
 80098f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80098fc:	464a      	mov	r2, r9
 80098fe:	6921      	ldr	r1, [r4, #16]
 8009900:	f000 face 	bl	8009ea0 <memcpy>
 8009904:	89a3      	ldrh	r3, [r4, #12]
 8009906:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800990a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800990e:	81a3      	strh	r3, [r4, #12]
 8009910:	6126      	str	r6, [r4, #16]
 8009912:	444e      	add	r6, r9
 8009914:	6026      	str	r6, [r4, #0]
 8009916:	463e      	mov	r6, r7
 8009918:	6165      	str	r5, [r4, #20]
 800991a:	eba5 0509 	sub.w	r5, r5, r9
 800991e:	60a5      	str	r5, [r4, #8]
 8009920:	42be      	cmp	r6, r7
 8009922:	d900      	bls.n	8009926 <__ssputs_r+0x86>
 8009924:	463e      	mov	r6, r7
 8009926:	4632      	mov	r2, r6
 8009928:	4641      	mov	r1, r8
 800992a:	6820      	ldr	r0, [r4, #0]
 800992c:	f000 fac6 	bl	8009ebc <memmove>
 8009930:	68a3      	ldr	r3, [r4, #8]
 8009932:	6822      	ldr	r2, [r4, #0]
 8009934:	1b9b      	subs	r3, r3, r6
 8009936:	4432      	add	r2, r6
 8009938:	2000      	movs	r0, #0
 800993a:	60a3      	str	r3, [r4, #8]
 800993c:	6022      	str	r2, [r4, #0]
 800993e:	e7db      	b.n	80098f8 <__ssputs_r+0x58>
 8009940:	462a      	mov	r2, r5
 8009942:	f000 fb7b 	bl	800a03c <_realloc_r>
 8009946:	4606      	mov	r6, r0
 8009948:	2800      	cmp	r0, #0
 800994a:	d1e1      	bne.n	8009910 <__ssputs_r+0x70>
 800994c:	4650      	mov	r0, sl
 800994e:	6921      	ldr	r1, [r4, #16]
 8009950:	f000 face 	bl	8009ef0 <_free_r>
 8009954:	e7c7      	b.n	80098e6 <__ssputs_r+0x46>
	...

08009958 <_svfiprintf_r>:
 8009958:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800995c:	4698      	mov	r8, r3
 800995e:	898b      	ldrh	r3, [r1, #12]
 8009960:	4607      	mov	r7, r0
 8009962:	061b      	lsls	r3, r3, #24
 8009964:	460d      	mov	r5, r1
 8009966:	4614      	mov	r4, r2
 8009968:	b09d      	sub	sp, #116	; 0x74
 800996a:	d50e      	bpl.n	800998a <_svfiprintf_r+0x32>
 800996c:	690b      	ldr	r3, [r1, #16]
 800996e:	b963      	cbnz	r3, 800998a <_svfiprintf_r+0x32>
 8009970:	2140      	movs	r1, #64	; 0x40
 8009972:	f000 fb09 	bl	8009f88 <_malloc_r>
 8009976:	6028      	str	r0, [r5, #0]
 8009978:	6128      	str	r0, [r5, #16]
 800997a:	b920      	cbnz	r0, 8009986 <_svfiprintf_r+0x2e>
 800997c:	230c      	movs	r3, #12
 800997e:	603b      	str	r3, [r7, #0]
 8009980:	f04f 30ff 	mov.w	r0, #4294967295
 8009984:	e0d1      	b.n	8009b2a <_svfiprintf_r+0x1d2>
 8009986:	2340      	movs	r3, #64	; 0x40
 8009988:	616b      	str	r3, [r5, #20]
 800998a:	2300      	movs	r3, #0
 800998c:	9309      	str	r3, [sp, #36]	; 0x24
 800998e:	2320      	movs	r3, #32
 8009990:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009994:	2330      	movs	r3, #48	; 0x30
 8009996:	f04f 0901 	mov.w	r9, #1
 800999a:	f8cd 800c 	str.w	r8, [sp, #12]
 800999e:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8009b44 <_svfiprintf_r+0x1ec>
 80099a2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80099a6:	4623      	mov	r3, r4
 80099a8:	469a      	mov	sl, r3
 80099aa:	f813 2b01 	ldrb.w	r2, [r3], #1
 80099ae:	b10a      	cbz	r2, 80099b4 <_svfiprintf_r+0x5c>
 80099b0:	2a25      	cmp	r2, #37	; 0x25
 80099b2:	d1f9      	bne.n	80099a8 <_svfiprintf_r+0x50>
 80099b4:	ebba 0b04 	subs.w	fp, sl, r4
 80099b8:	d00b      	beq.n	80099d2 <_svfiprintf_r+0x7a>
 80099ba:	465b      	mov	r3, fp
 80099bc:	4622      	mov	r2, r4
 80099be:	4629      	mov	r1, r5
 80099c0:	4638      	mov	r0, r7
 80099c2:	f7ff ff6d 	bl	80098a0 <__ssputs_r>
 80099c6:	3001      	adds	r0, #1
 80099c8:	f000 80aa 	beq.w	8009b20 <_svfiprintf_r+0x1c8>
 80099cc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80099ce:	445a      	add	r2, fp
 80099d0:	9209      	str	r2, [sp, #36]	; 0x24
 80099d2:	f89a 3000 	ldrb.w	r3, [sl]
 80099d6:	2b00      	cmp	r3, #0
 80099d8:	f000 80a2 	beq.w	8009b20 <_svfiprintf_r+0x1c8>
 80099dc:	2300      	movs	r3, #0
 80099de:	f04f 32ff 	mov.w	r2, #4294967295
 80099e2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80099e6:	f10a 0a01 	add.w	sl, sl, #1
 80099ea:	9304      	str	r3, [sp, #16]
 80099ec:	9307      	str	r3, [sp, #28]
 80099ee:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80099f2:	931a      	str	r3, [sp, #104]	; 0x68
 80099f4:	4654      	mov	r4, sl
 80099f6:	2205      	movs	r2, #5
 80099f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80099fc:	4851      	ldr	r0, [pc, #324]	; (8009b44 <_svfiprintf_r+0x1ec>)
 80099fe:	f000 fa41 	bl	8009e84 <memchr>
 8009a02:	9a04      	ldr	r2, [sp, #16]
 8009a04:	b9d8      	cbnz	r0, 8009a3e <_svfiprintf_r+0xe6>
 8009a06:	06d0      	lsls	r0, r2, #27
 8009a08:	bf44      	itt	mi
 8009a0a:	2320      	movmi	r3, #32
 8009a0c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009a10:	0711      	lsls	r1, r2, #28
 8009a12:	bf44      	itt	mi
 8009a14:	232b      	movmi	r3, #43	; 0x2b
 8009a16:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009a1a:	f89a 3000 	ldrb.w	r3, [sl]
 8009a1e:	2b2a      	cmp	r3, #42	; 0x2a
 8009a20:	d015      	beq.n	8009a4e <_svfiprintf_r+0xf6>
 8009a22:	4654      	mov	r4, sl
 8009a24:	2000      	movs	r0, #0
 8009a26:	f04f 0c0a 	mov.w	ip, #10
 8009a2a:	9a07      	ldr	r2, [sp, #28]
 8009a2c:	4621      	mov	r1, r4
 8009a2e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009a32:	3b30      	subs	r3, #48	; 0x30
 8009a34:	2b09      	cmp	r3, #9
 8009a36:	d94e      	bls.n	8009ad6 <_svfiprintf_r+0x17e>
 8009a38:	b1b0      	cbz	r0, 8009a68 <_svfiprintf_r+0x110>
 8009a3a:	9207      	str	r2, [sp, #28]
 8009a3c:	e014      	b.n	8009a68 <_svfiprintf_r+0x110>
 8009a3e:	eba0 0308 	sub.w	r3, r0, r8
 8009a42:	fa09 f303 	lsl.w	r3, r9, r3
 8009a46:	4313      	orrs	r3, r2
 8009a48:	46a2      	mov	sl, r4
 8009a4a:	9304      	str	r3, [sp, #16]
 8009a4c:	e7d2      	b.n	80099f4 <_svfiprintf_r+0x9c>
 8009a4e:	9b03      	ldr	r3, [sp, #12]
 8009a50:	1d19      	adds	r1, r3, #4
 8009a52:	681b      	ldr	r3, [r3, #0]
 8009a54:	9103      	str	r1, [sp, #12]
 8009a56:	2b00      	cmp	r3, #0
 8009a58:	bfbb      	ittet	lt
 8009a5a:	425b      	neglt	r3, r3
 8009a5c:	f042 0202 	orrlt.w	r2, r2, #2
 8009a60:	9307      	strge	r3, [sp, #28]
 8009a62:	9307      	strlt	r3, [sp, #28]
 8009a64:	bfb8      	it	lt
 8009a66:	9204      	strlt	r2, [sp, #16]
 8009a68:	7823      	ldrb	r3, [r4, #0]
 8009a6a:	2b2e      	cmp	r3, #46	; 0x2e
 8009a6c:	d10c      	bne.n	8009a88 <_svfiprintf_r+0x130>
 8009a6e:	7863      	ldrb	r3, [r4, #1]
 8009a70:	2b2a      	cmp	r3, #42	; 0x2a
 8009a72:	d135      	bne.n	8009ae0 <_svfiprintf_r+0x188>
 8009a74:	9b03      	ldr	r3, [sp, #12]
 8009a76:	3402      	adds	r4, #2
 8009a78:	1d1a      	adds	r2, r3, #4
 8009a7a:	681b      	ldr	r3, [r3, #0]
 8009a7c:	9203      	str	r2, [sp, #12]
 8009a7e:	2b00      	cmp	r3, #0
 8009a80:	bfb8      	it	lt
 8009a82:	f04f 33ff 	movlt.w	r3, #4294967295
 8009a86:	9305      	str	r3, [sp, #20]
 8009a88:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8009b54 <_svfiprintf_r+0x1fc>
 8009a8c:	2203      	movs	r2, #3
 8009a8e:	4650      	mov	r0, sl
 8009a90:	7821      	ldrb	r1, [r4, #0]
 8009a92:	f000 f9f7 	bl	8009e84 <memchr>
 8009a96:	b140      	cbz	r0, 8009aaa <_svfiprintf_r+0x152>
 8009a98:	2340      	movs	r3, #64	; 0x40
 8009a9a:	eba0 000a 	sub.w	r0, r0, sl
 8009a9e:	fa03 f000 	lsl.w	r0, r3, r0
 8009aa2:	9b04      	ldr	r3, [sp, #16]
 8009aa4:	3401      	adds	r4, #1
 8009aa6:	4303      	orrs	r3, r0
 8009aa8:	9304      	str	r3, [sp, #16]
 8009aaa:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009aae:	2206      	movs	r2, #6
 8009ab0:	4825      	ldr	r0, [pc, #148]	; (8009b48 <_svfiprintf_r+0x1f0>)
 8009ab2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009ab6:	f000 f9e5 	bl	8009e84 <memchr>
 8009aba:	2800      	cmp	r0, #0
 8009abc:	d038      	beq.n	8009b30 <_svfiprintf_r+0x1d8>
 8009abe:	4b23      	ldr	r3, [pc, #140]	; (8009b4c <_svfiprintf_r+0x1f4>)
 8009ac0:	bb1b      	cbnz	r3, 8009b0a <_svfiprintf_r+0x1b2>
 8009ac2:	9b03      	ldr	r3, [sp, #12]
 8009ac4:	3307      	adds	r3, #7
 8009ac6:	f023 0307 	bic.w	r3, r3, #7
 8009aca:	3308      	adds	r3, #8
 8009acc:	9303      	str	r3, [sp, #12]
 8009ace:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009ad0:	4433      	add	r3, r6
 8009ad2:	9309      	str	r3, [sp, #36]	; 0x24
 8009ad4:	e767      	b.n	80099a6 <_svfiprintf_r+0x4e>
 8009ad6:	460c      	mov	r4, r1
 8009ad8:	2001      	movs	r0, #1
 8009ada:	fb0c 3202 	mla	r2, ip, r2, r3
 8009ade:	e7a5      	b.n	8009a2c <_svfiprintf_r+0xd4>
 8009ae0:	2300      	movs	r3, #0
 8009ae2:	f04f 0c0a 	mov.w	ip, #10
 8009ae6:	4619      	mov	r1, r3
 8009ae8:	3401      	adds	r4, #1
 8009aea:	9305      	str	r3, [sp, #20]
 8009aec:	4620      	mov	r0, r4
 8009aee:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009af2:	3a30      	subs	r2, #48	; 0x30
 8009af4:	2a09      	cmp	r2, #9
 8009af6:	d903      	bls.n	8009b00 <_svfiprintf_r+0x1a8>
 8009af8:	2b00      	cmp	r3, #0
 8009afa:	d0c5      	beq.n	8009a88 <_svfiprintf_r+0x130>
 8009afc:	9105      	str	r1, [sp, #20]
 8009afe:	e7c3      	b.n	8009a88 <_svfiprintf_r+0x130>
 8009b00:	4604      	mov	r4, r0
 8009b02:	2301      	movs	r3, #1
 8009b04:	fb0c 2101 	mla	r1, ip, r1, r2
 8009b08:	e7f0      	b.n	8009aec <_svfiprintf_r+0x194>
 8009b0a:	ab03      	add	r3, sp, #12
 8009b0c:	9300      	str	r3, [sp, #0]
 8009b0e:	462a      	mov	r2, r5
 8009b10:	4638      	mov	r0, r7
 8009b12:	4b0f      	ldr	r3, [pc, #60]	; (8009b50 <_svfiprintf_r+0x1f8>)
 8009b14:	a904      	add	r1, sp, #16
 8009b16:	f3af 8000 	nop.w
 8009b1a:	1c42      	adds	r2, r0, #1
 8009b1c:	4606      	mov	r6, r0
 8009b1e:	d1d6      	bne.n	8009ace <_svfiprintf_r+0x176>
 8009b20:	89ab      	ldrh	r3, [r5, #12]
 8009b22:	065b      	lsls	r3, r3, #25
 8009b24:	f53f af2c 	bmi.w	8009980 <_svfiprintf_r+0x28>
 8009b28:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009b2a:	b01d      	add	sp, #116	; 0x74
 8009b2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b30:	ab03      	add	r3, sp, #12
 8009b32:	9300      	str	r3, [sp, #0]
 8009b34:	462a      	mov	r2, r5
 8009b36:	4638      	mov	r0, r7
 8009b38:	4b05      	ldr	r3, [pc, #20]	; (8009b50 <_svfiprintf_r+0x1f8>)
 8009b3a:	a904      	add	r1, sp, #16
 8009b3c:	f000 f87c 	bl	8009c38 <_printf_i>
 8009b40:	e7eb      	b.n	8009b1a <_svfiprintf_r+0x1c2>
 8009b42:	bf00      	nop
 8009b44:	0800a1b6 	.word	0x0800a1b6
 8009b48:	0800a1c0 	.word	0x0800a1c0
 8009b4c:	00000000 	.word	0x00000000
 8009b50:	080098a1 	.word	0x080098a1
 8009b54:	0800a1bc 	.word	0x0800a1bc

08009b58 <_printf_common>:
 8009b58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009b5c:	4616      	mov	r6, r2
 8009b5e:	4699      	mov	r9, r3
 8009b60:	688a      	ldr	r2, [r1, #8]
 8009b62:	690b      	ldr	r3, [r1, #16]
 8009b64:	4607      	mov	r7, r0
 8009b66:	4293      	cmp	r3, r2
 8009b68:	bfb8      	it	lt
 8009b6a:	4613      	movlt	r3, r2
 8009b6c:	6033      	str	r3, [r6, #0]
 8009b6e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009b72:	460c      	mov	r4, r1
 8009b74:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009b78:	b10a      	cbz	r2, 8009b7e <_printf_common+0x26>
 8009b7a:	3301      	adds	r3, #1
 8009b7c:	6033      	str	r3, [r6, #0]
 8009b7e:	6823      	ldr	r3, [r4, #0]
 8009b80:	0699      	lsls	r1, r3, #26
 8009b82:	bf42      	ittt	mi
 8009b84:	6833      	ldrmi	r3, [r6, #0]
 8009b86:	3302      	addmi	r3, #2
 8009b88:	6033      	strmi	r3, [r6, #0]
 8009b8a:	6825      	ldr	r5, [r4, #0]
 8009b8c:	f015 0506 	ands.w	r5, r5, #6
 8009b90:	d106      	bne.n	8009ba0 <_printf_common+0x48>
 8009b92:	f104 0a19 	add.w	sl, r4, #25
 8009b96:	68e3      	ldr	r3, [r4, #12]
 8009b98:	6832      	ldr	r2, [r6, #0]
 8009b9a:	1a9b      	subs	r3, r3, r2
 8009b9c:	42ab      	cmp	r3, r5
 8009b9e:	dc28      	bgt.n	8009bf2 <_printf_common+0x9a>
 8009ba0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009ba4:	1e13      	subs	r3, r2, #0
 8009ba6:	6822      	ldr	r2, [r4, #0]
 8009ba8:	bf18      	it	ne
 8009baa:	2301      	movne	r3, #1
 8009bac:	0692      	lsls	r2, r2, #26
 8009bae:	d42d      	bmi.n	8009c0c <_printf_common+0xb4>
 8009bb0:	4649      	mov	r1, r9
 8009bb2:	4638      	mov	r0, r7
 8009bb4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009bb8:	47c0      	blx	r8
 8009bba:	3001      	adds	r0, #1
 8009bbc:	d020      	beq.n	8009c00 <_printf_common+0xa8>
 8009bbe:	6823      	ldr	r3, [r4, #0]
 8009bc0:	68e5      	ldr	r5, [r4, #12]
 8009bc2:	f003 0306 	and.w	r3, r3, #6
 8009bc6:	2b04      	cmp	r3, #4
 8009bc8:	bf18      	it	ne
 8009bca:	2500      	movne	r5, #0
 8009bcc:	6832      	ldr	r2, [r6, #0]
 8009bce:	f04f 0600 	mov.w	r6, #0
 8009bd2:	68a3      	ldr	r3, [r4, #8]
 8009bd4:	bf08      	it	eq
 8009bd6:	1aad      	subeq	r5, r5, r2
 8009bd8:	6922      	ldr	r2, [r4, #16]
 8009bda:	bf08      	it	eq
 8009bdc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009be0:	4293      	cmp	r3, r2
 8009be2:	bfc4      	itt	gt
 8009be4:	1a9b      	subgt	r3, r3, r2
 8009be6:	18ed      	addgt	r5, r5, r3
 8009be8:	341a      	adds	r4, #26
 8009bea:	42b5      	cmp	r5, r6
 8009bec:	d11a      	bne.n	8009c24 <_printf_common+0xcc>
 8009bee:	2000      	movs	r0, #0
 8009bf0:	e008      	b.n	8009c04 <_printf_common+0xac>
 8009bf2:	2301      	movs	r3, #1
 8009bf4:	4652      	mov	r2, sl
 8009bf6:	4649      	mov	r1, r9
 8009bf8:	4638      	mov	r0, r7
 8009bfa:	47c0      	blx	r8
 8009bfc:	3001      	adds	r0, #1
 8009bfe:	d103      	bne.n	8009c08 <_printf_common+0xb0>
 8009c00:	f04f 30ff 	mov.w	r0, #4294967295
 8009c04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009c08:	3501      	adds	r5, #1
 8009c0a:	e7c4      	b.n	8009b96 <_printf_common+0x3e>
 8009c0c:	2030      	movs	r0, #48	; 0x30
 8009c0e:	18e1      	adds	r1, r4, r3
 8009c10:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009c14:	1c5a      	adds	r2, r3, #1
 8009c16:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009c1a:	4422      	add	r2, r4
 8009c1c:	3302      	adds	r3, #2
 8009c1e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009c22:	e7c5      	b.n	8009bb0 <_printf_common+0x58>
 8009c24:	2301      	movs	r3, #1
 8009c26:	4622      	mov	r2, r4
 8009c28:	4649      	mov	r1, r9
 8009c2a:	4638      	mov	r0, r7
 8009c2c:	47c0      	blx	r8
 8009c2e:	3001      	adds	r0, #1
 8009c30:	d0e6      	beq.n	8009c00 <_printf_common+0xa8>
 8009c32:	3601      	adds	r6, #1
 8009c34:	e7d9      	b.n	8009bea <_printf_common+0x92>
	...

08009c38 <_printf_i>:
 8009c38:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009c3c:	460c      	mov	r4, r1
 8009c3e:	7e27      	ldrb	r7, [r4, #24]
 8009c40:	4691      	mov	r9, r2
 8009c42:	2f78      	cmp	r7, #120	; 0x78
 8009c44:	4680      	mov	r8, r0
 8009c46:	469a      	mov	sl, r3
 8009c48:	990c      	ldr	r1, [sp, #48]	; 0x30
 8009c4a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009c4e:	d807      	bhi.n	8009c60 <_printf_i+0x28>
 8009c50:	2f62      	cmp	r7, #98	; 0x62
 8009c52:	d80a      	bhi.n	8009c6a <_printf_i+0x32>
 8009c54:	2f00      	cmp	r7, #0
 8009c56:	f000 80d9 	beq.w	8009e0c <_printf_i+0x1d4>
 8009c5a:	2f58      	cmp	r7, #88	; 0x58
 8009c5c:	f000 80a4 	beq.w	8009da8 <_printf_i+0x170>
 8009c60:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8009c64:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009c68:	e03a      	b.n	8009ce0 <_printf_i+0xa8>
 8009c6a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8009c6e:	2b15      	cmp	r3, #21
 8009c70:	d8f6      	bhi.n	8009c60 <_printf_i+0x28>
 8009c72:	a001      	add	r0, pc, #4	; (adr r0, 8009c78 <_printf_i+0x40>)
 8009c74:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8009c78:	08009cd1 	.word	0x08009cd1
 8009c7c:	08009ce5 	.word	0x08009ce5
 8009c80:	08009c61 	.word	0x08009c61
 8009c84:	08009c61 	.word	0x08009c61
 8009c88:	08009c61 	.word	0x08009c61
 8009c8c:	08009c61 	.word	0x08009c61
 8009c90:	08009ce5 	.word	0x08009ce5
 8009c94:	08009c61 	.word	0x08009c61
 8009c98:	08009c61 	.word	0x08009c61
 8009c9c:	08009c61 	.word	0x08009c61
 8009ca0:	08009c61 	.word	0x08009c61
 8009ca4:	08009df3 	.word	0x08009df3
 8009ca8:	08009d15 	.word	0x08009d15
 8009cac:	08009dd5 	.word	0x08009dd5
 8009cb0:	08009c61 	.word	0x08009c61
 8009cb4:	08009c61 	.word	0x08009c61
 8009cb8:	08009e15 	.word	0x08009e15
 8009cbc:	08009c61 	.word	0x08009c61
 8009cc0:	08009d15 	.word	0x08009d15
 8009cc4:	08009c61 	.word	0x08009c61
 8009cc8:	08009c61 	.word	0x08009c61
 8009ccc:	08009ddd 	.word	0x08009ddd
 8009cd0:	680b      	ldr	r3, [r1, #0]
 8009cd2:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8009cd6:	1d1a      	adds	r2, r3, #4
 8009cd8:	681b      	ldr	r3, [r3, #0]
 8009cda:	600a      	str	r2, [r1, #0]
 8009cdc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009ce0:	2301      	movs	r3, #1
 8009ce2:	e0a4      	b.n	8009e2e <_printf_i+0x1f6>
 8009ce4:	6825      	ldr	r5, [r4, #0]
 8009ce6:	6808      	ldr	r0, [r1, #0]
 8009ce8:	062e      	lsls	r6, r5, #24
 8009cea:	f100 0304 	add.w	r3, r0, #4
 8009cee:	d50a      	bpl.n	8009d06 <_printf_i+0xce>
 8009cf0:	6805      	ldr	r5, [r0, #0]
 8009cf2:	600b      	str	r3, [r1, #0]
 8009cf4:	2d00      	cmp	r5, #0
 8009cf6:	da03      	bge.n	8009d00 <_printf_i+0xc8>
 8009cf8:	232d      	movs	r3, #45	; 0x2d
 8009cfa:	426d      	negs	r5, r5
 8009cfc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009d00:	230a      	movs	r3, #10
 8009d02:	485e      	ldr	r0, [pc, #376]	; (8009e7c <_printf_i+0x244>)
 8009d04:	e019      	b.n	8009d3a <_printf_i+0x102>
 8009d06:	f015 0f40 	tst.w	r5, #64	; 0x40
 8009d0a:	6805      	ldr	r5, [r0, #0]
 8009d0c:	600b      	str	r3, [r1, #0]
 8009d0e:	bf18      	it	ne
 8009d10:	b22d      	sxthne	r5, r5
 8009d12:	e7ef      	b.n	8009cf4 <_printf_i+0xbc>
 8009d14:	680b      	ldr	r3, [r1, #0]
 8009d16:	6825      	ldr	r5, [r4, #0]
 8009d18:	1d18      	adds	r0, r3, #4
 8009d1a:	6008      	str	r0, [r1, #0]
 8009d1c:	0628      	lsls	r0, r5, #24
 8009d1e:	d501      	bpl.n	8009d24 <_printf_i+0xec>
 8009d20:	681d      	ldr	r5, [r3, #0]
 8009d22:	e002      	b.n	8009d2a <_printf_i+0xf2>
 8009d24:	0669      	lsls	r1, r5, #25
 8009d26:	d5fb      	bpl.n	8009d20 <_printf_i+0xe8>
 8009d28:	881d      	ldrh	r5, [r3, #0]
 8009d2a:	2f6f      	cmp	r7, #111	; 0x6f
 8009d2c:	bf0c      	ite	eq
 8009d2e:	2308      	moveq	r3, #8
 8009d30:	230a      	movne	r3, #10
 8009d32:	4852      	ldr	r0, [pc, #328]	; (8009e7c <_printf_i+0x244>)
 8009d34:	2100      	movs	r1, #0
 8009d36:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009d3a:	6866      	ldr	r6, [r4, #4]
 8009d3c:	2e00      	cmp	r6, #0
 8009d3e:	bfa8      	it	ge
 8009d40:	6821      	ldrge	r1, [r4, #0]
 8009d42:	60a6      	str	r6, [r4, #8]
 8009d44:	bfa4      	itt	ge
 8009d46:	f021 0104 	bicge.w	r1, r1, #4
 8009d4a:	6021      	strge	r1, [r4, #0]
 8009d4c:	b90d      	cbnz	r5, 8009d52 <_printf_i+0x11a>
 8009d4e:	2e00      	cmp	r6, #0
 8009d50:	d04d      	beq.n	8009dee <_printf_i+0x1b6>
 8009d52:	4616      	mov	r6, r2
 8009d54:	fbb5 f1f3 	udiv	r1, r5, r3
 8009d58:	fb03 5711 	mls	r7, r3, r1, r5
 8009d5c:	5dc7      	ldrb	r7, [r0, r7]
 8009d5e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009d62:	462f      	mov	r7, r5
 8009d64:	42bb      	cmp	r3, r7
 8009d66:	460d      	mov	r5, r1
 8009d68:	d9f4      	bls.n	8009d54 <_printf_i+0x11c>
 8009d6a:	2b08      	cmp	r3, #8
 8009d6c:	d10b      	bne.n	8009d86 <_printf_i+0x14e>
 8009d6e:	6823      	ldr	r3, [r4, #0]
 8009d70:	07df      	lsls	r7, r3, #31
 8009d72:	d508      	bpl.n	8009d86 <_printf_i+0x14e>
 8009d74:	6923      	ldr	r3, [r4, #16]
 8009d76:	6861      	ldr	r1, [r4, #4]
 8009d78:	4299      	cmp	r1, r3
 8009d7a:	bfde      	ittt	le
 8009d7c:	2330      	movle	r3, #48	; 0x30
 8009d7e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009d82:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009d86:	1b92      	subs	r2, r2, r6
 8009d88:	6122      	str	r2, [r4, #16]
 8009d8a:	464b      	mov	r3, r9
 8009d8c:	4621      	mov	r1, r4
 8009d8e:	4640      	mov	r0, r8
 8009d90:	f8cd a000 	str.w	sl, [sp]
 8009d94:	aa03      	add	r2, sp, #12
 8009d96:	f7ff fedf 	bl	8009b58 <_printf_common>
 8009d9a:	3001      	adds	r0, #1
 8009d9c:	d14c      	bne.n	8009e38 <_printf_i+0x200>
 8009d9e:	f04f 30ff 	mov.w	r0, #4294967295
 8009da2:	b004      	add	sp, #16
 8009da4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009da8:	4834      	ldr	r0, [pc, #208]	; (8009e7c <_printf_i+0x244>)
 8009daa:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8009dae:	680e      	ldr	r6, [r1, #0]
 8009db0:	6823      	ldr	r3, [r4, #0]
 8009db2:	f856 5b04 	ldr.w	r5, [r6], #4
 8009db6:	061f      	lsls	r7, r3, #24
 8009db8:	600e      	str	r6, [r1, #0]
 8009dba:	d514      	bpl.n	8009de6 <_printf_i+0x1ae>
 8009dbc:	07d9      	lsls	r1, r3, #31
 8009dbe:	bf44      	itt	mi
 8009dc0:	f043 0320 	orrmi.w	r3, r3, #32
 8009dc4:	6023      	strmi	r3, [r4, #0]
 8009dc6:	b91d      	cbnz	r5, 8009dd0 <_printf_i+0x198>
 8009dc8:	6823      	ldr	r3, [r4, #0]
 8009dca:	f023 0320 	bic.w	r3, r3, #32
 8009dce:	6023      	str	r3, [r4, #0]
 8009dd0:	2310      	movs	r3, #16
 8009dd2:	e7af      	b.n	8009d34 <_printf_i+0xfc>
 8009dd4:	6823      	ldr	r3, [r4, #0]
 8009dd6:	f043 0320 	orr.w	r3, r3, #32
 8009dda:	6023      	str	r3, [r4, #0]
 8009ddc:	2378      	movs	r3, #120	; 0x78
 8009dde:	4828      	ldr	r0, [pc, #160]	; (8009e80 <_printf_i+0x248>)
 8009de0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009de4:	e7e3      	b.n	8009dae <_printf_i+0x176>
 8009de6:	065e      	lsls	r6, r3, #25
 8009de8:	bf48      	it	mi
 8009dea:	b2ad      	uxthmi	r5, r5
 8009dec:	e7e6      	b.n	8009dbc <_printf_i+0x184>
 8009dee:	4616      	mov	r6, r2
 8009df0:	e7bb      	b.n	8009d6a <_printf_i+0x132>
 8009df2:	680b      	ldr	r3, [r1, #0]
 8009df4:	6826      	ldr	r6, [r4, #0]
 8009df6:	1d1d      	adds	r5, r3, #4
 8009df8:	6960      	ldr	r0, [r4, #20]
 8009dfa:	600d      	str	r5, [r1, #0]
 8009dfc:	0635      	lsls	r5, r6, #24
 8009dfe:	681b      	ldr	r3, [r3, #0]
 8009e00:	d501      	bpl.n	8009e06 <_printf_i+0x1ce>
 8009e02:	6018      	str	r0, [r3, #0]
 8009e04:	e002      	b.n	8009e0c <_printf_i+0x1d4>
 8009e06:	0671      	lsls	r1, r6, #25
 8009e08:	d5fb      	bpl.n	8009e02 <_printf_i+0x1ca>
 8009e0a:	8018      	strh	r0, [r3, #0]
 8009e0c:	2300      	movs	r3, #0
 8009e0e:	4616      	mov	r6, r2
 8009e10:	6123      	str	r3, [r4, #16]
 8009e12:	e7ba      	b.n	8009d8a <_printf_i+0x152>
 8009e14:	680b      	ldr	r3, [r1, #0]
 8009e16:	1d1a      	adds	r2, r3, #4
 8009e18:	600a      	str	r2, [r1, #0]
 8009e1a:	681e      	ldr	r6, [r3, #0]
 8009e1c:	2100      	movs	r1, #0
 8009e1e:	4630      	mov	r0, r6
 8009e20:	6862      	ldr	r2, [r4, #4]
 8009e22:	f000 f82f 	bl	8009e84 <memchr>
 8009e26:	b108      	cbz	r0, 8009e2c <_printf_i+0x1f4>
 8009e28:	1b80      	subs	r0, r0, r6
 8009e2a:	6060      	str	r0, [r4, #4]
 8009e2c:	6863      	ldr	r3, [r4, #4]
 8009e2e:	6123      	str	r3, [r4, #16]
 8009e30:	2300      	movs	r3, #0
 8009e32:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009e36:	e7a8      	b.n	8009d8a <_printf_i+0x152>
 8009e38:	4632      	mov	r2, r6
 8009e3a:	4649      	mov	r1, r9
 8009e3c:	4640      	mov	r0, r8
 8009e3e:	6923      	ldr	r3, [r4, #16]
 8009e40:	47d0      	blx	sl
 8009e42:	3001      	adds	r0, #1
 8009e44:	d0ab      	beq.n	8009d9e <_printf_i+0x166>
 8009e46:	6823      	ldr	r3, [r4, #0]
 8009e48:	079b      	lsls	r3, r3, #30
 8009e4a:	d413      	bmi.n	8009e74 <_printf_i+0x23c>
 8009e4c:	68e0      	ldr	r0, [r4, #12]
 8009e4e:	9b03      	ldr	r3, [sp, #12]
 8009e50:	4298      	cmp	r0, r3
 8009e52:	bfb8      	it	lt
 8009e54:	4618      	movlt	r0, r3
 8009e56:	e7a4      	b.n	8009da2 <_printf_i+0x16a>
 8009e58:	2301      	movs	r3, #1
 8009e5a:	4632      	mov	r2, r6
 8009e5c:	4649      	mov	r1, r9
 8009e5e:	4640      	mov	r0, r8
 8009e60:	47d0      	blx	sl
 8009e62:	3001      	adds	r0, #1
 8009e64:	d09b      	beq.n	8009d9e <_printf_i+0x166>
 8009e66:	3501      	adds	r5, #1
 8009e68:	68e3      	ldr	r3, [r4, #12]
 8009e6a:	9903      	ldr	r1, [sp, #12]
 8009e6c:	1a5b      	subs	r3, r3, r1
 8009e6e:	42ab      	cmp	r3, r5
 8009e70:	dcf2      	bgt.n	8009e58 <_printf_i+0x220>
 8009e72:	e7eb      	b.n	8009e4c <_printf_i+0x214>
 8009e74:	2500      	movs	r5, #0
 8009e76:	f104 0619 	add.w	r6, r4, #25
 8009e7a:	e7f5      	b.n	8009e68 <_printf_i+0x230>
 8009e7c:	0800a1c7 	.word	0x0800a1c7
 8009e80:	0800a1d8 	.word	0x0800a1d8

08009e84 <memchr>:
 8009e84:	4603      	mov	r3, r0
 8009e86:	b510      	push	{r4, lr}
 8009e88:	b2c9      	uxtb	r1, r1
 8009e8a:	4402      	add	r2, r0
 8009e8c:	4293      	cmp	r3, r2
 8009e8e:	4618      	mov	r0, r3
 8009e90:	d101      	bne.n	8009e96 <memchr+0x12>
 8009e92:	2000      	movs	r0, #0
 8009e94:	e003      	b.n	8009e9e <memchr+0x1a>
 8009e96:	7804      	ldrb	r4, [r0, #0]
 8009e98:	3301      	adds	r3, #1
 8009e9a:	428c      	cmp	r4, r1
 8009e9c:	d1f6      	bne.n	8009e8c <memchr+0x8>
 8009e9e:	bd10      	pop	{r4, pc}

08009ea0 <memcpy>:
 8009ea0:	440a      	add	r2, r1
 8009ea2:	4291      	cmp	r1, r2
 8009ea4:	f100 33ff 	add.w	r3, r0, #4294967295
 8009ea8:	d100      	bne.n	8009eac <memcpy+0xc>
 8009eaa:	4770      	bx	lr
 8009eac:	b510      	push	{r4, lr}
 8009eae:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009eb2:	4291      	cmp	r1, r2
 8009eb4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009eb8:	d1f9      	bne.n	8009eae <memcpy+0xe>
 8009eba:	bd10      	pop	{r4, pc}

08009ebc <memmove>:
 8009ebc:	4288      	cmp	r0, r1
 8009ebe:	b510      	push	{r4, lr}
 8009ec0:	eb01 0402 	add.w	r4, r1, r2
 8009ec4:	d902      	bls.n	8009ecc <memmove+0x10>
 8009ec6:	4284      	cmp	r4, r0
 8009ec8:	4623      	mov	r3, r4
 8009eca:	d807      	bhi.n	8009edc <memmove+0x20>
 8009ecc:	1e43      	subs	r3, r0, #1
 8009ece:	42a1      	cmp	r1, r4
 8009ed0:	d008      	beq.n	8009ee4 <memmove+0x28>
 8009ed2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009ed6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009eda:	e7f8      	b.n	8009ece <memmove+0x12>
 8009edc:	4601      	mov	r1, r0
 8009ede:	4402      	add	r2, r0
 8009ee0:	428a      	cmp	r2, r1
 8009ee2:	d100      	bne.n	8009ee6 <memmove+0x2a>
 8009ee4:	bd10      	pop	{r4, pc}
 8009ee6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009eea:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009eee:	e7f7      	b.n	8009ee0 <memmove+0x24>

08009ef0 <_free_r>:
 8009ef0:	b538      	push	{r3, r4, r5, lr}
 8009ef2:	4605      	mov	r5, r0
 8009ef4:	2900      	cmp	r1, #0
 8009ef6:	d043      	beq.n	8009f80 <_free_r+0x90>
 8009ef8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009efc:	1f0c      	subs	r4, r1, #4
 8009efe:	2b00      	cmp	r3, #0
 8009f00:	bfb8      	it	lt
 8009f02:	18e4      	addlt	r4, r4, r3
 8009f04:	f000 f8d0 	bl	800a0a8 <__malloc_lock>
 8009f08:	4a1e      	ldr	r2, [pc, #120]	; (8009f84 <_free_r+0x94>)
 8009f0a:	6813      	ldr	r3, [r2, #0]
 8009f0c:	4610      	mov	r0, r2
 8009f0e:	b933      	cbnz	r3, 8009f1e <_free_r+0x2e>
 8009f10:	6063      	str	r3, [r4, #4]
 8009f12:	6014      	str	r4, [r2, #0]
 8009f14:	4628      	mov	r0, r5
 8009f16:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009f1a:	f000 b8cb 	b.w	800a0b4 <__malloc_unlock>
 8009f1e:	42a3      	cmp	r3, r4
 8009f20:	d90a      	bls.n	8009f38 <_free_r+0x48>
 8009f22:	6821      	ldr	r1, [r4, #0]
 8009f24:	1862      	adds	r2, r4, r1
 8009f26:	4293      	cmp	r3, r2
 8009f28:	bf01      	itttt	eq
 8009f2a:	681a      	ldreq	r2, [r3, #0]
 8009f2c:	685b      	ldreq	r3, [r3, #4]
 8009f2e:	1852      	addeq	r2, r2, r1
 8009f30:	6022      	streq	r2, [r4, #0]
 8009f32:	6063      	str	r3, [r4, #4]
 8009f34:	6004      	str	r4, [r0, #0]
 8009f36:	e7ed      	b.n	8009f14 <_free_r+0x24>
 8009f38:	461a      	mov	r2, r3
 8009f3a:	685b      	ldr	r3, [r3, #4]
 8009f3c:	b10b      	cbz	r3, 8009f42 <_free_r+0x52>
 8009f3e:	42a3      	cmp	r3, r4
 8009f40:	d9fa      	bls.n	8009f38 <_free_r+0x48>
 8009f42:	6811      	ldr	r1, [r2, #0]
 8009f44:	1850      	adds	r0, r2, r1
 8009f46:	42a0      	cmp	r0, r4
 8009f48:	d10b      	bne.n	8009f62 <_free_r+0x72>
 8009f4a:	6820      	ldr	r0, [r4, #0]
 8009f4c:	4401      	add	r1, r0
 8009f4e:	1850      	adds	r0, r2, r1
 8009f50:	4283      	cmp	r3, r0
 8009f52:	6011      	str	r1, [r2, #0]
 8009f54:	d1de      	bne.n	8009f14 <_free_r+0x24>
 8009f56:	6818      	ldr	r0, [r3, #0]
 8009f58:	685b      	ldr	r3, [r3, #4]
 8009f5a:	4401      	add	r1, r0
 8009f5c:	6011      	str	r1, [r2, #0]
 8009f5e:	6053      	str	r3, [r2, #4]
 8009f60:	e7d8      	b.n	8009f14 <_free_r+0x24>
 8009f62:	d902      	bls.n	8009f6a <_free_r+0x7a>
 8009f64:	230c      	movs	r3, #12
 8009f66:	602b      	str	r3, [r5, #0]
 8009f68:	e7d4      	b.n	8009f14 <_free_r+0x24>
 8009f6a:	6820      	ldr	r0, [r4, #0]
 8009f6c:	1821      	adds	r1, r4, r0
 8009f6e:	428b      	cmp	r3, r1
 8009f70:	bf01      	itttt	eq
 8009f72:	6819      	ldreq	r1, [r3, #0]
 8009f74:	685b      	ldreq	r3, [r3, #4]
 8009f76:	1809      	addeq	r1, r1, r0
 8009f78:	6021      	streq	r1, [r4, #0]
 8009f7a:	6063      	str	r3, [r4, #4]
 8009f7c:	6054      	str	r4, [r2, #4]
 8009f7e:	e7c9      	b.n	8009f14 <_free_r+0x24>
 8009f80:	bd38      	pop	{r3, r4, r5, pc}
 8009f82:	bf00      	nop
 8009f84:	20000708 	.word	0x20000708

08009f88 <_malloc_r>:
 8009f88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f8a:	1ccd      	adds	r5, r1, #3
 8009f8c:	f025 0503 	bic.w	r5, r5, #3
 8009f90:	3508      	adds	r5, #8
 8009f92:	2d0c      	cmp	r5, #12
 8009f94:	bf38      	it	cc
 8009f96:	250c      	movcc	r5, #12
 8009f98:	2d00      	cmp	r5, #0
 8009f9a:	4606      	mov	r6, r0
 8009f9c:	db01      	blt.n	8009fa2 <_malloc_r+0x1a>
 8009f9e:	42a9      	cmp	r1, r5
 8009fa0:	d903      	bls.n	8009faa <_malloc_r+0x22>
 8009fa2:	230c      	movs	r3, #12
 8009fa4:	6033      	str	r3, [r6, #0]
 8009fa6:	2000      	movs	r0, #0
 8009fa8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009faa:	f000 f87d 	bl	800a0a8 <__malloc_lock>
 8009fae:	4921      	ldr	r1, [pc, #132]	; (800a034 <_malloc_r+0xac>)
 8009fb0:	680a      	ldr	r2, [r1, #0]
 8009fb2:	4614      	mov	r4, r2
 8009fb4:	b99c      	cbnz	r4, 8009fde <_malloc_r+0x56>
 8009fb6:	4f20      	ldr	r7, [pc, #128]	; (800a038 <_malloc_r+0xb0>)
 8009fb8:	683b      	ldr	r3, [r7, #0]
 8009fba:	b923      	cbnz	r3, 8009fc6 <_malloc_r+0x3e>
 8009fbc:	4621      	mov	r1, r4
 8009fbe:	4630      	mov	r0, r6
 8009fc0:	f000 f862 	bl	800a088 <_sbrk_r>
 8009fc4:	6038      	str	r0, [r7, #0]
 8009fc6:	4629      	mov	r1, r5
 8009fc8:	4630      	mov	r0, r6
 8009fca:	f000 f85d 	bl	800a088 <_sbrk_r>
 8009fce:	1c43      	adds	r3, r0, #1
 8009fd0:	d123      	bne.n	800a01a <_malloc_r+0x92>
 8009fd2:	230c      	movs	r3, #12
 8009fd4:	4630      	mov	r0, r6
 8009fd6:	6033      	str	r3, [r6, #0]
 8009fd8:	f000 f86c 	bl	800a0b4 <__malloc_unlock>
 8009fdc:	e7e3      	b.n	8009fa6 <_malloc_r+0x1e>
 8009fde:	6823      	ldr	r3, [r4, #0]
 8009fe0:	1b5b      	subs	r3, r3, r5
 8009fe2:	d417      	bmi.n	800a014 <_malloc_r+0x8c>
 8009fe4:	2b0b      	cmp	r3, #11
 8009fe6:	d903      	bls.n	8009ff0 <_malloc_r+0x68>
 8009fe8:	6023      	str	r3, [r4, #0]
 8009fea:	441c      	add	r4, r3
 8009fec:	6025      	str	r5, [r4, #0]
 8009fee:	e004      	b.n	8009ffa <_malloc_r+0x72>
 8009ff0:	6863      	ldr	r3, [r4, #4]
 8009ff2:	42a2      	cmp	r2, r4
 8009ff4:	bf0c      	ite	eq
 8009ff6:	600b      	streq	r3, [r1, #0]
 8009ff8:	6053      	strne	r3, [r2, #4]
 8009ffa:	4630      	mov	r0, r6
 8009ffc:	f000 f85a 	bl	800a0b4 <__malloc_unlock>
 800a000:	f104 000b 	add.w	r0, r4, #11
 800a004:	1d23      	adds	r3, r4, #4
 800a006:	f020 0007 	bic.w	r0, r0, #7
 800a00a:	1ac2      	subs	r2, r0, r3
 800a00c:	d0cc      	beq.n	8009fa8 <_malloc_r+0x20>
 800a00e:	1a1b      	subs	r3, r3, r0
 800a010:	50a3      	str	r3, [r4, r2]
 800a012:	e7c9      	b.n	8009fa8 <_malloc_r+0x20>
 800a014:	4622      	mov	r2, r4
 800a016:	6864      	ldr	r4, [r4, #4]
 800a018:	e7cc      	b.n	8009fb4 <_malloc_r+0x2c>
 800a01a:	1cc4      	adds	r4, r0, #3
 800a01c:	f024 0403 	bic.w	r4, r4, #3
 800a020:	42a0      	cmp	r0, r4
 800a022:	d0e3      	beq.n	8009fec <_malloc_r+0x64>
 800a024:	1a21      	subs	r1, r4, r0
 800a026:	4630      	mov	r0, r6
 800a028:	f000 f82e 	bl	800a088 <_sbrk_r>
 800a02c:	3001      	adds	r0, #1
 800a02e:	d1dd      	bne.n	8009fec <_malloc_r+0x64>
 800a030:	e7cf      	b.n	8009fd2 <_malloc_r+0x4a>
 800a032:	bf00      	nop
 800a034:	20000708 	.word	0x20000708
 800a038:	2000070c 	.word	0x2000070c

0800a03c <_realloc_r>:
 800a03c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a03e:	4607      	mov	r7, r0
 800a040:	4614      	mov	r4, r2
 800a042:	460e      	mov	r6, r1
 800a044:	b921      	cbnz	r1, 800a050 <_realloc_r+0x14>
 800a046:	4611      	mov	r1, r2
 800a048:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800a04c:	f7ff bf9c 	b.w	8009f88 <_malloc_r>
 800a050:	b922      	cbnz	r2, 800a05c <_realloc_r+0x20>
 800a052:	f7ff ff4d 	bl	8009ef0 <_free_r>
 800a056:	4625      	mov	r5, r4
 800a058:	4628      	mov	r0, r5
 800a05a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a05c:	f000 f830 	bl	800a0c0 <_malloc_usable_size_r>
 800a060:	42a0      	cmp	r0, r4
 800a062:	d20f      	bcs.n	800a084 <_realloc_r+0x48>
 800a064:	4621      	mov	r1, r4
 800a066:	4638      	mov	r0, r7
 800a068:	f7ff ff8e 	bl	8009f88 <_malloc_r>
 800a06c:	4605      	mov	r5, r0
 800a06e:	2800      	cmp	r0, #0
 800a070:	d0f2      	beq.n	800a058 <_realloc_r+0x1c>
 800a072:	4631      	mov	r1, r6
 800a074:	4622      	mov	r2, r4
 800a076:	f7ff ff13 	bl	8009ea0 <memcpy>
 800a07a:	4631      	mov	r1, r6
 800a07c:	4638      	mov	r0, r7
 800a07e:	f7ff ff37 	bl	8009ef0 <_free_r>
 800a082:	e7e9      	b.n	800a058 <_realloc_r+0x1c>
 800a084:	4635      	mov	r5, r6
 800a086:	e7e7      	b.n	800a058 <_realloc_r+0x1c>

0800a088 <_sbrk_r>:
 800a088:	b538      	push	{r3, r4, r5, lr}
 800a08a:	2300      	movs	r3, #0
 800a08c:	4d05      	ldr	r5, [pc, #20]	; (800a0a4 <_sbrk_r+0x1c>)
 800a08e:	4604      	mov	r4, r0
 800a090:	4608      	mov	r0, r1
 800a092:	602b      	str	r3, [r5, #0]
 800a094:	f7f7 fbf4 	bl	8001880 <_sbrk>
 800a098:	1c43      	adds	r3, r0, #1
 800a09a:	d102      	bne.n	800a0a2 <_sbrk_r+0x1a>
 800a09c:	682b      	ldr	r3, [r5, #0]
 800a09e:	b103      	cbz	r3, 800a0a2 <_sbrk_r+0x1a>
 800a0a0:	6023      	str	r3, [r4, #0]
 800a0a2:	bd38      	pop	{r3, r4, r5, pc}
 800a0a4:	20001680 	.word	0x20001680

0800a0a8 <__malloc_lock>:
 800a0a8:	4801      	ldr	r0, [pc, #4]	; (800a0b0 <__malloc_lock+0x8>)
 800a0aa:	f000 b811 	b.w	800a0d0 <__retarget_lock_acquire_recursive>
 800a0ae:	bf00      	nop
 800a0b0:	20001688 	.word	0x20001688

0800a0b4 <__malloc_unlock>:
 800a0b4:	4801      	ldr	r0, [pc, #4]	; (800a0bc <__malloc_unlock+0x8>)
 800a0b6:	f000 b80c 	b.w	800a0d2 <__retarget_lock_release_recursive>
 800a0ba:	bf00      	nop
 800a0bc:	20001688 	.word	0x20001688

0800a0c0 <_malloc_usable_size_r>:
 800a0c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a0c4:	1f18      	subs	r0, r3, #4
 800a0c6:	2b00      	cmp	r3, #0
 800a0c8:	bfbc      	itt	lt
 800a0ca:	580b      	ldrlt	r3, [r1, r0]
 800a0cc:	18c0      	addlt	r0, r0, r3
 800a0ce:	4770      	bx	lr

0800a0d0 <__retarget_lock_acquire_recursive>:
 800a0d0:	4770      	bx	lr

0800a0d2 <__retarget_lock_release_recursive>:
 800a0d2:	4770      	bx	lr

0800a0d4 <_init>:
 800a0d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a0d6:	bf00      	nop
 800a0d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a0da:	bc08      	pop	{r3}
 800a0dc:	469e      	mov	lr, r3
 800a0de:	4770      	bx	lr

0800a0e0 <_fini>:
 800a0e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a0e2:	bf00      	nop
 800a0e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a0e6:	bc08      	pop	{r3}
 800a0e8:	469e      	mov	lr, r3
 800a0ea:	4770      	bx	lr
