8:-out_dir
60:D:/sandbox/book_examples/synplify/project_1_impl_1//rtlc.out
10:-pipe_flow
4:-svf
77:D:/sandbox/book_examples/synplify/project_1_impl_1//hdlAnalyze_sysverilogfile
25:-comment_transoff_regions
13:-lib_map_file
60:D:/sandbox/book_examples/synplify/project_1_impl_1//.jaguarc
7:-sv2009
73:+incdir+D:/sandbox/dvcon_paper_examples+D:/sandbox/book_examples/synplify
17:+define+synthesis
