INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ga690/Desktop/HWpractice/Full_adder_ks/Full_adder_ks.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ga690/Desktop/HWpractice/Full_adder_ks/Full_adder_ks.srcs/sources_1/new/full_adder_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder_design
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ga690/Desktop/HWpractice/Full_adder_ks/Full_adder_ks.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ga690/Desktop/HWpractice/Full_adder_ks/Full_adder_ks.srcs/sim_1/new/full_adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder_tb
