# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Polyphase_Filter_FI.srcs/sources_1/new/Polyphase_filter.vhd" \
"../../../../Polyphase_Filter_FI.srcs/sim_1/new/Poly_Filter_TB.vhd" \

# Do not sort compile order
nosort
