// Seed: 177119959
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  input wire id_19;
  inout wire id_18;
  input wire id_17;
  input wire id_16;
  inout wire id_15;
  input wire id_14;
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_20;
  wire id_21;
  assign id_15 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_2[1] = 1;
  assign id_6 = id_2;
  always @(posedge 1'b0 or posedge id_4)
    if (1'b0 < (1)) id_7 = 1'd0;
    else id_5 <= 1'b0;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_4,
      id_1,
      id_4,
      id_4,
      id_1,
      id_4,
      id_4,
      id_4,
      id_1,
      id_8,
      id_4,
      id_4,
      id_4,
      id_3,
      id_1,
      id_4,
      id_4
  );
endmodule
