
                          IC Compiler (TM)
                         IC Compiler-PC (TM)
                         IC Compiler-XP (TM)
                         IC Compiler-DP (TM)

        Version G-2012.06-ICC-SP2 for RHEL64 -- Aug 24, 2012

Zroute is the default router for ICC, ICC-PC and ICC-DP in IC Compiler.
         Classic router will continue to be fully supported.

               Copyright (c) 1988-2012 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
Initializing gui preferences from file  /home/ahesham/.synopsys_icc_prefs.tcl
##############################################
########### 1. DESIGN SETUP ##################
##############################################
set design FPM_final
FPM_final
sh rm -rf $design
set sc_dir "/home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12"
/home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12
set_app_var search_path "/home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/lib/Front_End/Liberty/NLDM 			 /home/mohamed/Desktop/johnson/rtl"
/home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/lib/Front_End/Liberty/NLDM     /home/mohamed/Desktop/johnson/rtl
set_app_var link_library "* NangateOpenCellLibrary_ss0p95vn40c.db"
* NangateOpenCellLibrary_ss0p95vn40c.db
set_app_var target_library "NangateOpenCellLibrary_ss0p95vn40c.db"
NangateOpenCellLibrary_ss0p95vn40c.db
create_mw_lib   ./${design}                 -technology $sc_dir/tech/techfile/milkyway/FreePDK45_10m.tf 		-mw_reference_library $sc_dir/lib/Back_End/mdb 		-hier_separator {/} 		-bus_naming_style {[%d]} 		-open
Start to load technology file /home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/tech/techfile/milkyway/FreePDK45_10m.tf.
Warning: ContactCode 'VIA45' has undefined or zero enclosures. (line 1102). (TFCHK-073)
Warning: ContactCode 'VIA56' has undefined or zero enclosures. (line 1119). (TFCHK-073)
Warning: ContactCode 'VIA78' has undefined or zero enclosures. (line 1153). (TFCHK-073)
Warning: ContactCode 'VIA89' has undefined or zero enclosures. (line 1170). (TFCHK-073)
Warning: ContactCode 'VIA910' has undefined or zero enclosures. (line 1187). (TFCHK-073)
Warning: Layer 'metal1' has a pitch 0.14 that does not match the recommended wire-to-via pitch 0.13 or 0.165. (TFCHK-049)
Warning: Layer 'metal2' has a pitch 0.19 that does not match the recommended wire-to-via pitch 0.175 or 0.14. (TFCHK-049)
Warning: Layer 'metal3' has a pitch 0.38 that does not match the recommended wire-to-via pitch 0.14 or 0.175. (TFCHK-049)
Warning: Layer 'metal4' has a pitch 0.38 that does not match the recommended wire-to-via pitch 0.28. (TFCHK-049)
Warning: Layer 'metal5' has a pitch 0.76 that does not match the recommended wire-to-via pitch 0.28. (TFCHK-049)
Warning: Layer 'metal6' has a pitch 0.76 that does not match the recommended wire-to-via pitch 0.28. (TFCHK-049)
Warning: Layer 'metal7' has a pitch 1.52 that does not match the recommended wire-to-via pitch 0.8. (TFCHK-049)
Warning: Layer 'metal8' has a pitch 1.52 that does not match the recommended wire-to-via pitch 0.8. (TFCHK-049)
Warning: Layer 'metal9' has a pitch 3.04 that does not match the recommended wire-to-via pitch 1.6. (TFCHK-049)
Warning: Layer 'metal10' has a pitch 3.04 that does not match the recommended wire-to-via pitch 1.6. (TFCHK-049)
Warning: CapModel sections are missing. Capacitance models should be loaded with a TLU+ file later. (TFCHK-084)
Technology file /home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/tech/techfile/milkyway/FreePDK45_10m.tf has been loaded successfully.
{FPM_final}
set tlupmax "$sc_dir/tech/rcxt/FreePDK45_10m_Cmax.tlup"
/home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/tech/rcxt/FreePDK45_10m_Cmax.tlup
set tlupmin "$sc_dir/tech/rcxt/FreePDK45_10m_Cmin.tlup"
/home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/tech/rcxt/FreePDK45_10m_Cmin.tlup
set tech2itf "$sc_dir/tech/rcxt/FreePDK45_10m.map"
/home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/tech/rcxt/FreePDK45_10m.map
set_tlu_plus_files -max_tluplus $tlupmax                    -min_tluplus $tlupmin      		   -tech2itf_map $tech2itf
1
import_designs  ../syn/output/${design}.v                 -format verilog 		-top ${design} 		-cel ${design}
Loading db file '/home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/lib/Front_End/Liberty/NLDM/NangateOpenCellLibrary_ss0p95vn40c.db'
Warning: Conflict unit found: MW tech file resistance unit is kOhm; Main Library resistance unit is MOhm. (IFS-007)

*****  Verilog HDL translation! *****

*****    Start Pass 1 *****
Compiling source file /home/ahesham/Desktop/johnson/syn/output/FPM_final.v

*****  Pass 1 Complete *****
Elapsed =    0:00:01, CPU =    0:00:00

*****  Verilog HDL translation! *****

*****    Start Pass 2 *****
Compiling source file /home/ahesham/Desktop/johnson/syn/output/FPM_final.v

*****  Pass 2 Complete *****

*****   Verilog HDL translation completed! *****
Elapsed =    0:00:00, CPU =    0:00:00
Hierarchy Preservation is turned ON
The quick-attach skip-search mode has been turned on.
  Start axu naming escaping style change ...
  End axu naming escaping style change, status is 1
Checking single pin net for cell 'FPM_final.CEL' now...
Total number of cell instances: 2264
Total number of nets: 2848
Total number of ports: 98 (include 0 PG ports)
Total number of hierarchical cell instances: 10

The quick-attach skip-search mode has been turned off.
INFO:  total find 0 pg nets connected with tie net.
Elapsed =    0:00:00, CPU =    0:00:00
Information: Read verilog completed successfully.
1
source  ../syn/cons/cons.tcl
Loading db file '/usr/synopsys/IC_Compiler/libraries/syn/gtech.db'
Loading db file '/usr/synopsys/IC_Compiler/libraries/syn/standard.sldb'
Information: linking reference library : /home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/lib/Back_End/mdb. (PSYN-878)

  Linking design 'FPM_final'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (10 designs)              FPM_final.CEL, etc
  NangateOpenCellLibrary_ss0p95vn40c (library) /home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/lib/Front_End/Liberty/NLDM/NangateOpenCellLibrary_ss0p95vn40c.db

Load global CTS reference options from NID to stack
# GUI Debug: Building dc from empty. -- Time: 346ms
Warning: No port objects matched 'B1/product' (SEL-004)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
0
set_propagated_clock [get_clocks clk]
Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
1
save_mw_cel -as ${design}_1_imported
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named FPM_final_1_imported. (UIG-5)
1
##############################################
########### 2. Floorplan #####################
##############################################
create_floorplan -core_utilization 0.6 	-start_first_row -flip_first_row 	-left_io2core 2 -bottom_io2core 2 -right_io2core 2 -top_io2core 2
0 pads are constrained in TDF table
There are 0 IO pads 0 corner pads in total
Start to create wire tracks ...
Warning: Pin constraints not found for top block.  Default pin constraints are saved. (FPHSM-0010)
Warning: Cell instance operand1_reg/out_reg_0_ is not completely placed inside top block FPM_final (FPHSM-1800)
Warning: Current cell: cell placement is incomplete and will be ignored (FPHSM-1829)
Number of terminals created: 98.
=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
Name        Original Ports
FPM_final               98
=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
Completed pin assignment.
Elapsed =    0:00:00, CPU =    0:00:00
Planner Summary:
This floorplan is created by using tile name (unit).
	Row Direction = HORIZONTAL
	Control Parameter =  Aspect Ratio
	Core Utilization = 0.602
	Number Of Rows = 61
	Core Width = 85.5
	Core Height = 85.4
	Aspect Ratio = 0.999
	Double Back ON
	Flip First Row = YES
	Start From First Row = YES
Planner run through successfully.
1
#set_preferred_routing_direction -layers {metal1 metal3 metal5 metal7 metal9 } -direction vertical
#set_preferred_routing_direction -layers {metal2 metal4 metal6 metal8 metal10 } -direction horizontal
##################################################
########### 3. POWER NETWORK #####################
##################################################
set power                    "VDD"
VDD
set ground                   "VSS"
VSS
set powerPort                "VDD"
VDD
set groundPort               "VSS"
VSS
set mw_logic0_net 	     "VSS"
VSS
set mw_logic1_net 	     "VDD"
VDD
# DEFINING POWER/GROUND NETS AND PINS			 
derive_pg_connection 	 -power_net VDD					 -ground_net VSS				 -power_pin VDD					 -ground_pin VSS	
Information: connected 2264 power ports and 2264 ground ports
1
##//CREATING POWER RECTANGULAR RING		
create_rectangular_rings  -nets  {VDD VSS}  -left_offset 0.5 -left_segment_layer metal5 -left_segment_width 0.5 -right_offset 0.5 -right_segment_layer metal5 -right_segment_width 0.5 -bottom_offset 0.5 -bottom_segment_layer metal6 -bottom_segment_width 0.5 -extend_bh -top_offset 0.5 -top_segment_layer metal6 -top_segment_width 0.5

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
	Peak Memory =      232M Data =        0M
1
save_mw_cel -as ${design}_3_1_rings
Information: PG PORT PUNCHING: Number of top ports created/deleted:      2 (MW-336)
Information: PG PORT PUNCHING: Total number of changes:                  2 (MW-339)
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named FPM_final_3_1_rings. (UIG-5)
1
#create_power_straps  -direction horizontal  -nets  {VDD}  -layer metal6 -configure groups_and_step  -num_groups 112 -step 3  -width 0.5
#create_power_straps  -direction horizontal  -start_at 1.5 -nets  {VSS}  -layer metal6 -configure groups_and_step  -num_groups 112 -step 3  -width 0.5
create_power_straps  -direction vertical  -nets  {VDD}  -layer metal5 -configure groups_and_step  -num_groups 112 -step 3  -width 0.5

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
	Peak Memory =      232M Data =        0M
1
create_power_straps  -direction vertical  -start_at 1.5 -nets  {VSS}  -layer metal5 -configure groups_and_step  -num_groups 112 -step 3  -width 0.5

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
	Peak Memory =      232M Data =        0M
1
save_mw_cel -as ${design}_3_2_straps
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named FPM_final_3_2_straps. (UIG-5)
1
insert_stdcell_filler -cell_without_metal {FILLCELL_X32 FILLCELL_X16 FILLCELL_X8 FILLCELL_X4 FILLCELL_X2 FILLCELL_X1} 	-connect_to_power VDD -connect_to_ground VSS



=== Filler Cell Insertion ======
PARAM: respectMacroPadding = FALSE
PARAM: respectPlacementBlockage = TRUE

Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading netlist information from DB ...
    2264 placeable cells
    0 cover cells
    100 IO cells/pins
    2364 cell instances
  Sorting cells, nets, pins ...
    net pin threshold = 33
  Reading misc information ...
    array <unit> has 0 vertical and 61 horizontal rows
    65 pre-routes for placement blockage/checking
    187 pre-routes for map congestion calculation
    Auto Set : first cut = vertical
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Processing std cells for voltage threshold type...
  Preprocessing design ...
    processing macro cells (if any)
    processing preroute blockages (if any)
    processing hard placement blockages (if any)
    processing soft placement blockages (if any)
    Auto Set : first cut = vertical
    processing std cells
    Pass I: adjust placeable rows
NOTE: the following cells are either overlapped, 
      placed not exactly on row, or placed out of filling area:
>> output_reg/U38
>> output_reg/U37
>> output_reg/U36
>> output_reg/U35
>> output_reg/U34
>> output_reg/U33
>> output_reg/U32
>> output_reg/U31
>> output_reg/U30
>> output_reg/U29
    Pass II: mark placed cells
  Processing filler cells...
WARNING : cell <FILLCELL_X32> is not of std filler cell subtype
WARNING : cell <FILLCELL_X16> is not of std filler cell subtype
WARNING : cell <FILLCELL_X8> is not of std filler cell subtype
WARNING : cell <FILLCELL_X4> is not of std filler cell subtype
WARNING : cell <FILLCELL_X2> is not of std filler cell subtype
WARNING : cell <FILLCELL_X1> is not of std filler cell subtype
Hierarchical update for new filler cells

INFO: Fillers rules in use ...

  ** LR Filler Rules ** 

  ** VT Filler Rules ** 






Filling cell with master <FILLCELL_X32> and connecting PG nets...
    The first filler cell name is xofiller!FILLCELL_X32!1
    The last filler cell name is xofiller!FILLCELL_X32!854
    854 filler cells with master <FILLCELL_X32> were inserted
Filling cell with master <FILLCELL_X16> and connecting PG nets...
    0 filler cells with master <FILLCELL_X16> were inserted
Filling cell with master <FILLCELL_X8> and connecting PG nets...
    0 filler cells with master <FILLCELL_X8> were inserted
Filling cell with master <FILLCELL_X4> and connecting PG nets...
    0 filler cells with master <FILLCELL_X4> were inserted
Filling cell with master <FILLCELL_X2> and connecting PG nets...
    The first filler cell name is xofiller!FILLCELL_X2!1
    The last filler cell name is xofiller!FILLCELL_X2!122
    122 filler cells with master <FILLCELL_X2> were inserted
Filling cell with master <FILLCELL_X1> and connecting PG nets...
    0 filler cells with master <FILLCELL_X1> were inserted
=== End of Filler Cell Insertion ===


Information: PG PORT PUNCHING: Number of ports connected:                1952 (MW-337)
Information: PG PORT PUNCHING: Total number of changes:                  1952 (MW-339)
preroute_standard_cells -nets VDD -connect horizontal
Prerouting standard cells horizontally: 
 [11.48%]  
 [24.59%]  
 [37.70%]  
 [50.82%]  
 [63.93%]  
 [77.05%]  
 [90.16%]  
 [100.00%] [done] 

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
	Peak Memory =      232M Data =        1M
1
preroute_standard_cells -nets VSS -connect horizontal
Prerouting standard cells horizontally: 
 [13.11%]  
 [26.23%]  
 [39.34%]  
 [52.46%]  
 [65.57%]  
 [78.69%]  
 [91.80%]  
 [100.00%] [done] 

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
	Peak Memory =      232M Data =        1M
1
remove_cell [get_cells -all -filter {ref_name =~ "FILL*"}]
Removing cell 'xofiller!FILLCELL_X32!684'.
Removing cell 'xofiller!FILLCELL_X32!628'.
Removing cell 'xofiller!FILLCELL_X32!49'.
Removing cell 'xofiller!FILLCELL_X32!399'.
Removing cell 'xofiller!FILLCELL_X32!16'.
Removing cell 'xofiller!FILLCELL_X32!94'.
Removing cell 'xofiller!FILLCELL_X32!646'.
Removing cell 'xofiller!FILLCELL_X32!191'.
Removing cell 'xofiller!FILLCELL_X32!260'.
Removing cell 'xofiller!FILLCELL_X32!377'.
Removing cell 'xofiller!FILLCELL_X32!325'.
Removing cell 'xofiller!FILLCELL_X2!81'.
Removing cell 'xofiller!FILLCELL_X2!13'.
Removing cell 'xofiller!FILLCELL_X32!850'.
Removing cell 'xofiller!FILLCELL_X32!793'.
Removing cell 'xofiller!FILLCELL_X32!533'.
Removing cell 'xofiller!FILLCELL_X32!237'.
Removing cell 'xofiller!FILLCELL_X32!433'.
Removing cell 'xofiller!FILLCELL_X32!553'.
Removing cell 'xofiller!FILLCELL_X32!394'.
Removing cell 'xofiller!FILLCELL_X32!246'.
Removing cell 'xofiller!FILLCELL_X32!359'.
Removing cell 'xofiller!FILLCELL_X32!239'.
Removing cell 'xofiller!FILLCELL_X32!91'.
Removing cell 'xofiller!FILLCELL_X2!62'.
Removing cell 'xofiller!FILLCELL_X32!810'.
Removing cell 'xofiller!FILLCELL_X32!708'.
Removing cell 'xofiller!FILLCELL_X32!770'.
Removing cell 'xofiller!FILLCELL_X32!153'.
Removing cell 'xofiller!FILLCELL_X32!320'.
Removing cell 'xofiller!FILLCELL_X2!105'.
Removing cell 'xofiller!FILLCELL_X32!722'.
Removing cell 'xofiller!FILLCELL_X32!670'.
Removing cell 'xofiller!FILLCELL_X32!220'.
Removing cell 'xofiller!FILLCELL_X32!434'.
Removing cell 'xofiller!FILLCELL_X2!28'.
Removing cell 'xofiller!FILLCELL_X2!93'.
Removing cell 'xofiller!FILLCELL_X32!675'.
Removing cell 'xofiller!FILLCELL_X32!586'.
Removing cell 'xofiller!FILLCELL_X32!181'.
Removing cell 'xofiller!FILLCELL_X32!769'.
Removing cell 'xofiller!FILLCELL_X32!154'.
Removing cell 'xofiller!FILLCELL_X32!6'.
Removing cell 'xofiller!FILLCELL_X32!691'.
Removing cell 'xofiller!FILLCELL_X32!113'.
Removing cell 'xofiller!FILLCELL_X32!64'.
Removing cell 'xofiller!FILLCELL_X32!100'.
Removing cell 'xofiller!FILLCELL_X2!67'.
Removing cell 'xofiller!FILLCELL_X32!8'.
Removing cell 'xofiller!FILLCELL_X32!319'.
Removing cell 'xofiller!FILLCELL_X32!594'.
Removing cell 'xofiller!FILLCELL_X32!13'.
Removing cell 'xofiller!FILLCELL_X32!467'.
Removing cell 'xofiller!FILLCELL_X32!506'.
Removing cell 'xofiller!FILLCELL_X32!349'.
Removing cell 'xofiller!FILLCELL_X32!849'.
Removing cell 'xofiller!FILLCELL_X32!662'.
Removing cell 'xofiller!FILLCELL_X32!583'.
Removing cell 'xofiller!FILLCELL_X2!72'.
Removing cell 'xofiller!FILLCELL_X32!474'.
Removing cell 'xofiller!FILLCELL_X32!559'.
Removing cell 'xofiller!FILLCELL_X32!36'.
Removing cell 'xofiller!FILLCELL_X2!2'.
Removing cell 'xofiller!FILLCELL_X32!249'.
Removing cell 'xofiller!FILLCELL_X2!49'.
Removing cell 'xofiller!FILLCELL_X2!43'.
Removing cell 'xofiller!FILLCELL_X32!270'.
Removing cell 'xofiller!FILLCELL_X32!681'.
Removing cell 'xofiller!FILLCELL_X32!39'.
Removing cell 'xofiller!FILLCELL_X32!309'.
Removing cell 'xofiller!FILLCELL_X32!86'.
Removing cell 'xofiller!FILLCELL_X32!256'.
Removing cell 'xofiller!FILLCELL_X32!384'.
Removing cell 'xofiller!FILLCELL_X32!316'.
Removing cell 'xofiller!FILLCELL_X2!112'.
Removing cell 'xofiller!FILLCELL_X32!667'.
Removing cell 'xofiller!FILLCELL_X32!732'.
Removing cell 'xofiller!FILLCELL_X32!414'.
Removing cell 'xofiller!FILLCELL_X32!3'.
Removing cell 'xofiller!FILLCELL_X32!350'.
Removing cell 'xofiller!FILLCELL_X32!230'.
Removing cell 'xofiller!FILLCELL_X32!304'.
Removing cell 'xofiller!FILLCELL_X32!591'.
Removing cell 'xofiller!FILLCELL_X32!503'.
Removing cell 'xofiller!FILLCELL_X32!603'.
Removing cell 'xofiller!FILLCELL_X32!134'.
Removing cell 'xofiller!FILLCELL_X2!117'.
Removing cell 'xofiller!FILLCELL_X2!77'.
Removing cell 'xofiller!FILLCELL_X32!138'.
Removing cell 'xofiller!FILLCELL_X32!821'.
Removing cell 'xofiller!FILLCELL_X32!625'.
Removing cell 'xofiller!FILLCELL_X32!204'.
Removing cell 'xofiller!FILLCELL_X32!787'.
Removing cell 'xofiller!FILLCELL_X32!33'.
Removing cell 'xofiller!FILLCELL_X32!588'.
Removing cell 'xofiller!FILLCELL_X32!539'.
Removing cell 'xofiller!FILLCELL_X32!516'.
Removing cell 'xofiller!FILLCELL_X32!146'.
Removing cell 'xofiller!FILLCELL_X32!56'.
Removing cell 'xofiller!FILLCELL_X32!454'.
Removing cell 'xofiller!FILLCELL_X32!743'.
Removing cell 'xofiller!FILLCELL_X32!26'.
Removing cell 'xofiller!FILLCELL_X32!746'.
Removing cell 'xofiller!FILLCELL_X32!365'.
Removing cell 'xofiller!FILLCELL_X32!561'.
Removing cell 'xofiller!FILLCELL_X32!265'.
Removing cell 'xofiller!FILLCELL_X32!126'.
Removing cell 'xofiller!FILLCELL_X2!53'.
Removing cell 'xofiller!FILLCELL_X32!651'.
Removing cell 'xofiller!FILLCELL_X32!69'.
Removing cell 'xofiller!FILLCELL_X32!83'.
Removing cell 'xofiller!FILLCELL_X32!630'.
Removing cell 'xofiller!FILLCELL_X32!421'.
Removing cell 'xofiller!FILLCELL_X32!513'.
Removing cell 'xofiller!FILLCELL_X32!473'.
Removing cell 'xofiller!FILLCELL_X32!729'.
Removing cell 'xofiller!FILLCELL_X2!22'.
Removing cell 'xofiller!FILLCELL_X32!23'.
Removing cell 'xofiller!FILLCELL_X32!413'.
Removing cell 'xofiller!FILLCELL_X2!87'.
Removing cell 'xofiller!FILLCELL_X32!753'.
Removing cell 'xofiller!FILLCELL_X32!622'.
Removing cell 'xofiller!FILLCELL_X32!748'.
Removing cell 'xofiller!FILLCELL_X32!571'.
Removing cell 'xofiller!FILLCELL_X2!5'.
Removing cell 'xofiller!FILLCELL_X32!343'.
Removing cell 'xofiller!FILLCELL_X32!338'.
Removing cell 'xofiller!FILLCELL_X32!275'.
Removing cell 'xofiller!FILLCELL_X32!201'.
Removing cell 'xofiller!FILLCELL_X32!762'.
Removing cell 'xofiller!FILLCELL_X32!831'.
Removing cell 'xofiller!FILLCELL_X32!196'.
Removing cell 'xofiller!FILLCELL_X32!171'.
Removing cell 'xofiller!FILLCELL_X2!32'.
Removing cell 'xofiller!FILLCELL_X32!114'.
Removing cell 'xofiller!FILLCELL_X32!128'.
Removing cell 'xofiller!FILLCELL_X32!199'.
Removing cell 'xofiller!FILLCELL_X32!598'.
Removing cell 'xofiller!FILLCELL_X32!214'.
Removing cell 'xofiller!FILLCELL_X32!118'.
Removing cell 'xofiller!FILLCELL_X32!286'.
Removing cell 'xofiller!FILLCELL_X32!76'.
Removing cell 'xofiller!FILLCELL_X32!828'.
Removing cell 'xofiller!FILLCELL_X32!519'.
Removing cell 'xofiller!FILLCELL_X32!46'.
Removing cell 'xofiller!FILLCELL_X32!447'.
Removing cell 'xofiller!FILLCELL_X32!131'.
Removing cell 'xofiller!FILLCELL_X32!303'.
Removing cell 'xofiller!FILLCELL_X32!756'.
Removing cell 'xofiller!FILLCELL_X32!566'.
Removing cell 'xofiller!FILLCELL_X32!294'.
Removing cell 'xofiller!FILLCELL_X32!211'.
Removing cell 'xofiller!FILLCELL_X32!524'.
Removing cell 'xofiller!FILLCELL_X32!401'.
Removing cell 'xofiller!FILLCELL_X32!493'.
Removing cell 'xofiller!FILLCELL_X32!541'.
Removing cell 'xofiller!FILLCELL_X32!283'.
Removing cell 'xofiller!FILLCELL_X32!617'.
Removing cell 'xofiller!FILLCELL_X32!604'.
Removing cell 'xofiller!FILLCELL_X32!268'.
Removing cell 'xofiller!FILLCELL_X2!94'.
Removing cell 'xofiller!FILLCELL_X32!806'.
Removing cell 'xofiller!FILLCELL_X32!696'.
Removing cell 'xofiller!FILLCELL_X32!371'.
Removing cell 'xofiller!FILLCELL_X32!327'.
Removing cell 'xofiller!FILLCELL_X2!15'.
Removing cell 'xofiller!FILLCELL_X32!644'.
Removing cell 'xofiller!FILLCELL_X32!782'.
Removing cell 'xofiller!FILLCELL_X32!791'.
Removing cell 'xofiller!FILLCELL_X32!703'.
Removing cell 'xofiller!FILLCELL_X32!551'.
Removing cell 'xofiller!FILLCELL_X32!328'.
Removing cell 'xofiller!FILLCELL_X32!163'.
Removing cell 'xofiller!FILLCELL_X32!483'.
Removing cell 'xofiller!FILLCELL_X32!244'.
Removing cell 'xofiller!FILLCELL_X32!228'.
Removing cell 'xofiller!FILLCELL_X32!772'.
Removing cell 'xofiller!FILLCELL_X32!322'.
Removing cell 'xofiller!FILLCELL_X2!19'.
Removing cell 'xofiller!FILLCELL_X32!788'.
Removing cell 'xofiller!FILLCELL_X32!436'.
Removing cell 'xofiller!FILLCELL_X32!123'.
Removing cell 'xofiller!FILLCELL_X2!78'.
Removing cell 'xofiller!FILLCELL_X32!331'.
Removing cell 'xofiller!FILLCELL_X32!186'.
Removing cell 'xofiller!FILLCELL_X32!643'.
Removing cell 'xofiller!FILLCELL_X32!151'.
Removing cell 'xofiller!FILLCELL_X32!291'.
Removing cell 'xofiller!FILLCELL_X32!108'.
Removing cell 'xofiller!FILLCELL_X32!816'.
Removing cell 'xofiller!FILLCELL_X32!66'.
Removing cell 'xofiller!FILLCELL_X32!521'.
Removing cell 'xofiller!FILLCELL_X32!50'.
Removing cell 'xofiller!FILLCELL_X32!724'.
Removing cell 'xofiller!FILLCELL_X32!346'.
Removing cell 'xofiller!FILLCELL_X32!225'.
Removing cell 'xofiller!FILLCELL_X32!111'.
Removing cell 'xofiller!FILLCELL_X32!461'.
Removing cell 'xofiller!FILLCELL_X32!106'.
Removing cell 'xofiller!FILLCELL_X32!827'.
Removing cell 'xofiller!FILLCELL_X32!713'.
Removing cell 'xofiller!FILLCELL_X32!576'.
Removing cell 'xofiller!FILLCELL_X32!534'.
Removing cell 'xofiller!FILLCELL_X32!164'.
Removing cell 'xofiller!FILLCELL_X32!476'.
Removing cell 'xofiller!FILLCELL_X32!478'.
Removing cell 'xofiller!FILLCELL_X32!504'.
Removing cell 'xofiller!FILLCELL_X32!263'.
Removing cell 'xofiller!FILLCELL_X32!453'.
Removing cell 'xofiller!FILLCELL_X32!686'.
Removing cell 'xofiller!FILLCELL_X2!24'.
Removing cell 'xofiller!FILLCELL_X32!489'.
Removing cell 'xofiller!FILLCELL_X32!843'.
Removing cell 'xofiller!FILLCELL_X32!10'.
Removing cell 'xofiller!FILLCELL_X32!531'.
Removing cell 'xofiller!FILLCELL_X32!193'.
Removing cell 'xofiller!FILLCELL_X32!235'.
Removing cell 'xofiller!FILLCELL_X32!636'.
Removing cell 'xofiller!FILLCELL_X32!84'.
Removing cell 'xofiller!FILLCELL_X32!254'.
Removing cell 'xofiller!FILLCELL_X32!798'.
Removing cell 'xofiller!FILLCELL_X2!64'.
Removing cell 'xofiller!FILLCELL_X32!676'.
Removing cell 'xofiller!FILLCELL_X2!110'.
Removing cell 'xofiller!FILLCELL_X32!273'.
Removing cell 'xofiller!FILLCELL_X2!91'.
Removing cell 'xofiller!FILLCELL_X2!34'.
Removing cell 'xofiller!FILLCELL_X32!809'.
Removing cell 'xofiller!FILLCELL_X32!4'.
Removing cell 'xofiller!FILLCELL_X32!315'.
Removing cell 'xofiller!FILLCELL_X32!734'.
Removing cell 'xofiller!FILLCELL_X32!718'.
Removing cell 'xofiller!FILLCELL_X32!580'.
Removing cell 'xofiller!FILLCELL_X32!183'.
Removing cell 'xofiller!FILLCELL_X32!846'.
Removing cell 'xofiller!FILLCELL_X32!441'.
Removing cell 'xofiller!FILLCELL_X32!501'.
Removing cell 'xofiller!FILLCELL_X32!40'.
Removing cell 'xofiller!FILLCELL_X2!106'.
Removing cell 'xofiller!FILLCELL_X32!693'.
Removing cell 'xofiller!FILLCELL_X32!601'.
Removing cell 'xofiller!FILLCELL_X32!546'.
Removing cell 'xofiller!FILLCELL_X2!115'.
Removing cell 'xofiller!FILLCELL_X32!837'.
Removing cell 'xofiller!FILLCELL_X32!389'.
Removing cell 'xofiller!FILLCELL_X32!424'.
Removing cell 'xofiller!FILLCELL_X32!785'.
Removing cell 'xofiller!FILLCELL_X32!660'.
Removing cell 'xofiller!FILLCELL_X32!528'.
Removing cell 'xofiller!FILLCELL_X32!596'.
Removing cell 'xofiller!FILLCELL_X32!458'.
Removing cell 'xofiller!FILLCELL_X32!144'.
Removing cell 'xofiller!FILLCELL_X32!514'.
Removing cell 'xofiller!FILLCELL_X32!367'.
Removing cell 'xofiller!FILLCELL_X32!468'.
Removing cell 'xofiller!FILLCELL_X32!209'.
Removing cell 'xofiller!FILLCELL_X2!74'.
Removing cell 'xofiller!FILLCELL_X32!374'.
Removing cell 'xofiller!FILLCELL_X32!397'.
Removing cell 'xofiller!FILLCELL_X32!423'.
Removing cell 'xofiller!FILLCELL_X32!137'.
Removing cell 'xofiller!FILLCELL_X32!853'.
Removing cell 'xofiller!FILLCELL_X32!92'.
Removing cell 'xofiller!FILLCELL_X32!81'.
Removing cell 'xofiller!FILLCELL_X32!464'.
Removing cell 'xofiller!FILLCELL_X32!511'.
Removing cell 'xofiller!FILLCELL_X32!683'.
Removing cell 'xofiller!FILLCELL_X2!59'.
Removing cell 'xofiller!FILLCELL_X32!143'.
Removing cell 'xofiller!FILLCELL_X2!38'.
Removing cell 'xofiller!FILLCELL_X32!698'.
Removing cell 'xofiller!FILLCELL_X32!665'.
Removing cell 'xofiller!FILLCELL_X32!392'.
Removing cell 'xofiller!FILLCELL_X32!779'.
Removing cell 'xofiller!FILLCELL_X32!310'.
Removing cell 'xofiller!FILLCELL_X32!1'.
Removing cell 'xofiller!FILLCELL_X32!103'.
Removing cell 'xofiller!FILLCELL_X32!822'.
Removing cell 'xofiller!FILLCELL_X2!21'.
Removing cell 'xofiller!FILLCELL_X32!633'.
Removing cell 'xofiller!FILLCELL_X2!9'.
Removing cell 'xofiller!FILLCELL_X32!387'.
Removing cell 'xofiller!FILLCELL_X32!416'.
Removing cell 'xofiller!FILLCELL_X32!705'.
Removing cell 'xofiller!FILLCELL_X32!352'.
Removing cell 'xofiller!FILLCELL_X32!306'.
Removing cell 'xofiller!FILLCELL_X32!55'.
Removing cell 'xofiller!FILLCELL_X32!593'.
Removing cell 'xofiller!FILLCELL_X32!289'.
Removing cell 'xofiller!FILLCELL_X32!404'.
Removing cell 'xofiller!FILLCELL_X32!70'.
Removing cell 'xofiller!FILLCELL_X32!745'.
Removing cell 'xofiller!FILLCELL_X32!556'.
Removing cell 'xofiller!FILLCELL_X32!340'.
Removing cell 'xofiller!FILLCELL_X32!438'.
Removing cell 'xofiller!FILLCELL_X32!496'.
Removing cell 'xofiller!FILLCELL_X32!259'.
Removing cell 'xofiller!FILLCELL_X32!448'.
Removing cell 'xofiller!FILLCELL_X32!508'.
Removing cell 'xofiller!FILLCELL_X32!456'.
Removing cell 'xofiller!FILLCELL_X2!40'.
Removing cell 'xofiller!FILLCELL_X32!832'.
Removing cell 'xofiller!FILLCELL_X32!124'.
Removing cell 'xofiller!FILLCELL_X32!29'.
Removing cell 'xofiller!FILLCELL_X32!715'.
Removing cell 'xofiller!FILLCELL_X32!45'.
Removing cell 'xofiller!FILLCELL_X32!491'.
Removing cell 'xofiller!FILLCELL_X32!444'.
Removing cell 'xofiller!FILLCELL_X32!299'.
Removing cell 'xofiller!FILLCELL_X32!30'.
Removing cell 'xofiller!FILLCELL_X32!804'.
Removing cell 'xofiller!FILLCELL_X32!755'.
Removing cell 'xofiller!FILLCELL_X32!373'.
Removing cell 'xofiller!FILLCELL_X32!615'.
Removing cell 'xofiller!FILLCELL_X2!45'.
Removing cell 'xofiller!FILLCELL_X2!85'.
Removing cell 'xofiller!FILLCELL_X2!17'.
Removing cell 'xofiller!FILLCELL_X32!620'.
Removing cell 'xofiller!FILLCELL_X32!382'.
Removing cell 'xofiller!FILLCELL_X32!355'.
Removing cell 'xofiller!FILLCELL_X32!242'.
Removing cell 'xofiller!FILLCELL_X2!50'.
Removing cell 'xofiller!FILLCELL_X2!7'.
Removing cell 'xofiller!FILLCELL_X32!195'.
Removing cell 'xofiller!FILLCELL_X2!31'.
Removing cell 'xofiller!FILLCELL_X2!108'.
Removing cell 'xofiller!FILLCELL_X32!780'.
Removing cell 'xofiller!FILLCELL_X32!797'.
Removing cell 'xofiller!FILLCELL_X2!89'.
Removing cell 'xofiller!FILLCELL_X32!172'.
Removing cell 'xofiller!FILLCELL_X32!177'.
Removing cell 'xofiller!FILLCELL_X32!568'.
Removing cell 'xofiller!FILLCELL_X32!333'.
Removing cell 'xofiller!FILLCELL_X32!481'.
Removing cell 'xofiller!FILLCELL_X2!97'.
Removing cell 'xofiller!FILLCELL_X32!418'.
Removing cell 'xofiller!FILLCELL_X32!814'.
Removing cell 'xofiller!FILLCELL_X32!428'.
Removing cell 'xofiller!FILLCELL_X32!486'.
Removing cell 'xofiller!FILLCELL_X32!58'.
Removing cell 'xofiller!FILLCELL_X32!60'.
Removing cell 'xofiller!FILLCELL_X32!700'.
Removing cell 'xofiller!FILLCELL_X32!652'.
Removing cell 'xofiller!FILLCELL_X32!202'.
Removing cell 'xofiller!FILLCELL_X32!758'.
Removing cell 'xofiller!FILLCELL_X32!641'.
Removing cell 'xofiller!FILLCELL_X32!280'.
Removing cell 'xofiller!FILLCELL_X32!726'.
Removing cell 'xofiller!FILLCELL_X32!657'.
Removing cell 'xofiller!FILLCELL_X32!334'.
Removing cell 'xofiller!FILLCELL_X32!463'.
Removing cell 'xofiller!FILLCELL_X32!564'.
Removing cell 'xofiller!FILLCELL_X32!185'.
Removing cell 'xofiller!FILLCELL_X32!658'.
Removing cell 'xofiller!FILLCELL_X32!739'.
Removing cell 'xofiller!FILLCELL_X32!695'.
Removing cell 'xofiller!FILLCELL_X32!470'.
Removing cell 'xofiller!FILLCELL_X32!117'.
Removing cell 'xofiller!FILLCELL_X32!639'.
Removing cell 'xofiller!FILLCELL_X32!104'.
Removing cell 'xofiller!FILLCELL_X2!118'.
Removing cell 'xofiller!FILLCELL_X32!296'.
Removing cell 'xofiller!FILLCELL_X32!403'.
Removing cell 'xofiller!FILLCELL_X32!20'.
Removing cell 'xofiller!FILLCELL_X32!18'.
Removing cell 'xofiller!FILLCELL_X32!99'.
Removing cell 'xofiller!FILLCELL_X2!55'.
Removing cell 'xofiller!FILLCELL_X32!841'.
Removing cell 'xofiller!FILLCELL_X32!522'.
Removing cell 'xofiller!FILLCELL_X32!226'.
Removing cell 'xofiller!FILLCELL_X2!82'.
Removing cell 'xofiller!FILLCELL_X2!61'.
Removing cell 'xofiller!FILLCELL_X32!252'.
Removing cell 'xofiller!FILLCELL_X32!189'.
Removing cell 'xofiller!FILLCELL_X32!278'.
Removing cell 'xofiller!FILLCELL_X32!15'.
Removing cell 'xofiller!FILLCELL_X32!761'.
Removing cell 'xofiller!FILLCELL_X32!161'.
Removing cell 'xofiller!FILLCELL_X32!764'.
Removing cell 'xofiller!FILLCELL_X32!685'.
Removing cell 'xofiller!FILLCELL_X32!585'.
Removing cell 'xofiller!FILLCELL_X32!629'.
Removing cell 'xofiller!FILLCELL_X2!99'.
Removing cell 'xofiller!FILLCELL_X32!673'.
Removing cell 'xofiller!FILLCELL_X32!121'.
Removing cell 'xofiller!FILLCELL_X32!838'.
Removing cell 'xofiller!FILLCELL_X32!75'.
Removing cell 'xofiller!FILLCELL_X32!408'.
Removing cell 'xofiller!FILLCELL_X32!792'.
Removing cell 'xofiller!FILLCELL_X32!548'.
Removing cell 'xofiller!FILLCELL_X32!710'.
Removing cell 'xofiller!FILLCELL_X32!89'.
Removing cell 'xofiller!FILLCELL_X32!736'.
Removing cell 'xofiller!FILLCELL_X32!212'.
Removing cell 'xofiller!FILLCELL_X32!844'.
Removing cell 'xofiller!FILLCELL_X32!293'.
Removing cell 'xofiller!FILLCELL_X32!358'.
Removing cell 'xofiller!FILLCELL_X32!238'.
Removing cell 'xofiller!FILLCELL_X32!450'.
Removing cell 'xofiller!FILLCELL_X32!52'.
Removing cell 'xofiller!FILLCELL_X32!426'.
Removing cell 'xofiller!FILLCELL_X32!771'.
Removing cell 'xofiller!FILLCELL_X32!574'.
Removing cell 'xofiller!FILLCELL_X2!104'.
Removing cell 'xofiller!FILLCELL_X32!803'.
Removing cell 'xofiller!FILLCELL_X32!648'.
Removing cell 'xofiller!FILLCELL_X32!607'.
Removing cell 'xofiller!FILLCELL_X32!544'.
Removing cell 'xofiller!FILLCELL_X32!97'.
Removing cell 'xofiller!FILLCELL_X32!435'.
Removing cell 'xofiller!FILLCELL_X32!825'.
Removing cell 'xofiller!FILLCELL_X32!361'.
Removing cell 'xofiller!FILLCELL_X32!261'.
Removing cell 'xofiller!FILLCELL_X32!223'.
Removing cell 'xofiller!FILLCELL_X2!103'.
Removing cell 'xofiller!FILLCELL_X32!65'.
Removing cell 'xofiller!FILLCELL_X32!376'.
Removing cell 'xofiller!FILLCELL_X32!532'.
Removing cell 'xofiller!FILLCELL_X2!10'.
Removing cell 'xofiller!FILLCELL_X32!851'.
Removing cell 'xofiller!FILLCELL_X32!854'.
Removing cell 'xofiller!FILLCELL_X32!247'.
Removing cell 'xofiller!FILLCELL_X32!236'.
Removing cell 'xofiller!FILLCELL_X2!71'.
Removing cell 'xofiller!FILLCELL_X2!26'.
Removing cell 'xofiller!FILLCELL_X32!395'.
Removing cell 'xofiller!FILLCELL_X32!12'.
Removing cell 'xofiller!FILLCELL_X32!466'.
Removing cell 'xofiller!FILLCELL_X32!612'.
Removing cell 'xofiller!FILLCELL_X32!90'.
Removing cell 'xofiller!FILLCELL_X32!634'.
Removing cell 'xofiller!FILLCELL_X32!321'.
Removing cell 'xofiller!FILLCELL_X2!48'.
Removing cell 'xofiller!FILLCELL_X32!152'.
Removing cell 'xofiller!FILLCELL_X2!29'.
Removing cell 'xofiller!FILLCELL_X32!774'.
Removing cell 'xofiller!FILLCELL_X32!157'.
Removing cell 'xofiller!FILLCELL_X32!141'.
Removing cell 'xofiller!FILLCELL_X32!674'.
Removing cell 'xofiller!FILLCELL_X32!618'.
Removing cell 'xofiller!FILLCELL_X32!233'.
Removing cell 'xofiller!FILLCELL_X2!1'.
Removing cell 'xofiller!FILLCELL_X32!390'.
Removing cell 'xofiller!FILLCELL_X32!271'.
Removing cell 'xofiller!FILLCELL_X32!101'.
Removing cell 'xofiller!FILLCELL_X2!66'.
Removing cell 'xofiller!FILLCELL_X32!626'.
Removing cell 'xofiller!FILLCELL_X2!36'.
Removing cell 'xofiller!FILLCELL_X32!78'.
Removing cell 'xofiller!FILLCELL_X32!385'.
Removing cell 'xofiller!FILLCELL_X32!257'.
Removing cell 'xofiller!FILLCELL_X32!348'.
Removing cell 'xofiller!FILLCELL_X32!740'.
Removing cell 'xofiller!FILLCELL_X32!72'.
Removing cell 'xofiller!FILLCELL_X32!430'.
Removing cell 'xofiller!FILLCELL_X32!317'.
Removing cell 'xofiller!FILLCELL_X32!582'.
Removing cell 'xofiller!FILLCELL_X32!813'.
Removing cell 'xofiller!FILLCELL_X32!666'.
Removing cell 'xofiller!FILLCELL_X32!42'.
Removing cell 'xofiller!FILLCELL_X32!415'.
Removing cell 'xofiller!FILLCELL_X32!443'.
Removing cell 'xofiller!FILLCELL_X32!2'.
Removing cell 'xofiller!FILLCELL_X32!835'.
Removing cell 'xofiller!FILLCELL_X32!819'.
Removing cell 'xofiller!FILLCELL_X32!554'.
Removing cell 'xofiller!FILLCELL_X32!721'.
Removing cell 'xofiller!FILLCELL_X32!494'.
Removing cell 'xofiller!FILLCELL_X2!42'.
Removing cell 'xofiller!FILLCELL_X32!562'.
Removing cell 'xofiller!FILLCELL_X32!590'.
Removing cell 'xofiller!FILLCELL_X32!266'.
Removing cell 'xofiller!FILLCELL_X32!679'.
Removing cell 'xofiller!FILLCELL_X32!502'.
Removing cell 'xofiller!FILLCELL_X32!135'.
Removing cell 'xofiller!FILLCELL_X2!76'.
Removing cell 'xofiller!FILLCELL_X32!38'.
Removing cell 'xofiller!FILLCELL_X32!538'.
Removing cell 'xofiller!FILLCELL_X32!32'.
Removing cell 'xofiller!FILLCELL_X2!47'.
Removing cell 'xofiller!FILLCELL_X32!364'.
Removing cell 'xofiller!FILLCELL_X32!35'.
Removing cell 'xofiller!FILLCELL_X32!608'.
Removing cell 'xofiller!FILLCELL_X32!179'.
Removing cell 'xofiller!FILLCELL_X32!305'.
Removing cell 'xofiller!FILLCELL_X32!731'.
Removing cell 'xofiller!FILLCELL_X32!82'.
Removing cell 'xofiller!FILLCELL_X2!52'.
Removing cell 'xofiller!FILLCELL_X32!631'.
Removing cell 'xofiller!FILLCELL_X32!669'.
Removing cell 'xofiller!FILLCELL_X32!380'.
Removing cell 'xofiller!FILLCELL_X32!312'.
Removing cell 'xofiller!FILLCELL_X32!240'.
Removing cell 'xofiller!FILLCELL_X32!820'.
Removing cell 'xofiller!FILLCELL_X2!116'.
Removing cell 'xofiller!FILLCELL_X2!23'.
Removing cell 'xofiller!FILLCELL_X32!139'.
Removing cell 'xofiller!FILLCELL_X32!285'.
Removing cell 'xofiller!FILLCELL_X32!786'.
Removing cell 'xofiller!FILLCELL_X32!688'.
Removing cell 'xofiller!FILLCELL_X32!410'.
Removing cell 'xofiller!FILLCELL_X32!795'.
Removing cell 'xofiller!FILLCELL_X32!707'.
Removing cell 'xofiller!FILLCELL_X32!750'.
Removing cell 'xofiller!FILLCELL_X32!219'.
Removing cell 'xofiller!FILLCELL_X32!57'.
Removing cell 'xofiller!FILLCELL_X32!62'.
Removing cell 'xofiller!FILLCELL_X32!300'.
Removing cell 'xofiller!FILLCELL_X32!406'.
Removing cell 'xofiller!FILLCELL_X2!4'.
Removing cell 'xofiller!FILLCELL_X32!747'.
Removing cell 'xofiller!FILLCELL_X32!127'.
Removing cell 'xofiller!FILLCELL_X32!342'.
Removing cell 'xofiller!FILLCELL_X32!336'.
Removing cell 'xofiller!FILLCELL_X32!484'.
Removing cell 'xofiller!FILLCELL_X32!749'.
Removing cell 'xofiller!FILLCELL_X32!650'.
Removing cell 'xofiller!FILLCELL_X32!200'.
Removing cell 'xofiller!FILLCELL_X32!25'.
Removing cell 'xofiller!FILLCELL_X32!169'.
Removing cell 'xofiller!FILLCELL_X32!572'.
Removing cell 'xofiller!FILLCELL_X32!276'.
Removing cell 'xofiller!FILLCELL_X32!655'.
Removing cell 'xofiller!FILLCELL_X32!512'.
Removing cell 'xofiller!FILLCELL_X32!379'.
Removing cell 'xofiller!FILLCELL_X32!472'.
Removing cell 'xofiller!FILLCELL_X32!207'.
Removing cell 'xofiller!FILLCELL_X32!129'.
Removing cell 'xofiller!FILLCELL_X32!830'.
Removing cell 'xofiller!FILLCELL_X32!728'.
Removing cell 'xofiller!FILLCELL_X32!115'.
Removing cell 'xofiller!FILLCELL_X32!22'.
Removing cell 'xofiller!FILLCELL_X32!518'.
Removing cell 'xofiller!FILLCELL_X2!121'.
Removing cell 'xofiller!FILLCELL_X32!717'.
Removing cell 'xofiller!FILLCELL_X32!47'.
Removing cell 'xofiller!FILLCELL_X2!57'.
Removing cell 'xofiller!FILLCELL_X32!132'.
Removing cell 'xofiller!FILLCELL_X32!446'.
Removing cell 'xofiller!FILLCELL_X2!69'.
Removing cell 'xofiller!FILLCELL_X32!757'.
Removing cell 'xofiller!FILLCELL_X32!623'.
Removing cell 'xofiller!FILLCELL_X32!339'.
Removing cell 'xofiller!FILLCELL_X32!527'.
Removing cell 'xofiller!FILLCELL_X32!159'.
Removing cell 'xofiller!FILLCELL_X32!763'.
Removing cell 'xofiller!FILLCELL_X32!250'.
Removing cell 'xofiller!FILLCELL_X32!766'.
Removing cell 'xofiller!FILLCELL_X32!217'.
Removing cell 'xofiller!FILLCELL_X32!357'.
Removing cell 'xofiller!FILLCELL_X32!369'.
Removing cell 'xofiller!FILLCELL_X32!269'.
Removing cell 'xofiller!FILLCELL_X32!197'.
Removing cell 'xofiller!FILLCELL_X32!170'.
Removing cell 'xofiller!FILLCELL_X2!33'.
Removing cell 'xofiller!FILLCELL_X32!175'.
Removing cell 'xofiller!FILLCELL_X32!119'.
Removing cell 'xofiller!FILLCELL_X2!95'.
Removing cell 'xofiller!FILLCELL_X32!77'.
Removing cell 'xofiller!FILLCELL_X32!790'.
Removing cell 'xofiller!FILLCELL_X32!542'.
Removing cell 'xofiller!FILLCELL_X32!498'.
Removing cell 'xofiller!FILLCELL_X32!702'.
Removing cell 'xofiller!FILLCELL_X32!567'.
Removing cell 'xofiller!FILLCELL_X32!162'.
Removing cell 'xofiller!FILLCELL_X32!329'.
Removing cell 'xofiller!FILLCELL_X32!210'.
Removing cell 'xofiller!FILLCELL_X32!282'.
Removing cell 'xofiller!FILLCELL_X32!773'.
Removing cell 'xofiller!FILLCELL_X32!801'.
Removing cell 'xofiller!FILLCELL_X32!537'.
Removing cell 'xofiller!FILLCELL_X32!149'.
Removing cell 'xofiller!FILLCELL_X32!578'.
Removing cell 'xofiller!FILLCELL_X32!437'.
Removing cell 'xofiller!FILLCELL_X32!187'.
Removing cell 'xofiller!FILLCELL_X32!363'.
Removing cell 'xofiller!FILLCELL_X32!697'.
Removing cell 'xofiller!FILLCELL_X32!605'.
Removing cell 'xofiller!FILLCELL_X32!109'.
Removing cell 'xofiller!FILLCELL_X32!48'.
Removing cell 'xofiller!FILLCELL_X32!95'.
Removing cell 'xofiller!FILLCELL_X32!642'.
Removing cell 'xofiller!FILLCELL_X32!67'.
Removing cell 'xofiller!FILLCELL_X32!190'.
Removing cell 'xofiller!FILLCELL_X32!290'.
Removing cell 'xofiller!FILLCELL_X32!370'.
Removing cell 'xofiller!FILLCELL_X32!520'.
Removing cell 'xofiller!FILLCELL_X32!324'.
Removing cell 'xofiller!FILLCELL_X2!101'.
Removing cell 'xofiller!FILLCELL_X2!12'.
Removing cell 'xofiller!FILLCELL_X32!224'.
Removing cell 'xofiller!FILLCELL_X32!345'.
Removing cell 'xofiller!FILLCELL_X2!80'.
Removing cell 'xofiller!FILLCELL_X32!577'.
Removing cell 'xofiller!FILLCELL_X32!460'.
Removing cell 'xofiller!FILLCELL_X32!245'.
Removing cell 'xofiller!FILLCELL_X32!709'.
Removing cell 'xofiller!FILLCELL_X32!323'.
Removing cell 'xofiller!FILLCELL_X2!63'.
Removing cell 'xofiller!FILLCELL_X32!167'.
Removing cell 'xofiller!FILLCELL_X32!610'.
Removing cell 'xofiller!FILLCELL_X32!776'.
Removing cell 'xofiller!FILLCELL_X32!398'.
Removing cell 'xofiller!FILLCELL_X32!17'.
Removing cell 'xofiller!FILLCELL_X2!25'.
Removing cell 'xofiller!FILLCELL_X32!671'.
Removing cell 'xofiller!FILLCELL_X32!687'.
Removing cell 'xofiller!FILLCELL_X32!587'.
Removing cell 'xofiller!FILLCELL_X32!150'.
Removing cell 'xofiller!FILLCELL_X32!647'.
Removing cell 'xofiller!FILLCELL_X32!155'.
Removing cell 'xofiller!FILLCELL_X32!690'.
Removing cell 'xofiller!FILLCELL_X32!51'.
Removing cell 'xofiller!FILLCELL_X32!107'.
Removing cell 'xofiller!FILLCELL_X32!318'.
Removing cell 'xofiller!FILLCELL_X32!826'.
Removing cell 'xofiller!FILLCELL_X32!9'.
Removing cell 'xofiller!FILLCELL_X32!712'.
Removing cell 'xofiller!FILLCELL_X32!637'.
Removing cell 'xofiller!FILLCELL_X32!432'.
Removing cell 'xofiller!FILLCELL_X32!552'.
Removing cell 'xofiller!FILLCELL_X32!811'.
Removing cell 'xofiller!FILLCELL_X32!255'.
Removing cell 'xofiller!FILLCELL_X32!848'.
Removing cell 'xofiller!FILLCELL_X32!475'.
Removing cell 'xofiller!FILLCELL_X32!723'.
Removing cell 'xofiller!FILLCELL_X32!452'.
Removing cell 'xofiller!FILLCELL_X32!558'.
Removing cell 'xofiller!FILLCELL_X32!808'.
Removing cell 'xofiller!FILLCELL_X32!221'.
Removing cell 'xofiller!FILLCELL_X2!92'.
Removing cell 'xofiller!FILLCELL_X32!768'.
Removing cell 'xofiller!FILLCELL_X32!530'.
Removing cell 'xofiller!FILLCELL_X32!112'.
Removing cell 'xofiller!FILLCELL_X32!180'.
Removing cell 'xofiller!FILLCELL_X32!847'.
Removing cell 'xofiller!FILLCELL_X32!41'.
Removing cell 'xofiller!FILLCELL_X32!7'.
Removing cell 'xofiller!FILLCELL_X32!500'.
Removing cell 'xofiller!FILLCELL_X32!234'.
Removing cell 'xofiller!FILLCELL_X32!440'.
Removing cell 'xofiller!FILLCELL_X32!836'.
Removing cell 'xofiller!FILLCELL_X32!595'.
Removing cell 'xofiller!FILLCELL_X32!507'.
Removing cell 'xofiller!FILLCELL_X32!663'.
Removing cell 'xofiller!FILLCELL_X2!113'.
Removing cell 'xofiller!FILLCELL_X2!73'.
Removing cell 'xofiller!FILLCELL_X32!366'.
Removing cell 'xofiller!FILLCELL_X32!37'.
Removing cell 'xofiller!FILLCELL_X32!351'.
Removing cell 'xofiller!FILLCELL_X32!733'.
Removing cell 'xofiller!FILLCELL_X32!231'.
Removing cell 'xofiller!FILLCELL_X2!3'.
Removing cell 'xofiller!FILLCELL_X32!248'.
Removing cell 'xofiller!FILLCELL_X2!35'.
Removing cell 'xofiller!FILLCELL_X32!602'.
Removing cell 'xofiller!FILLCELL_X32!80'.
Removing cell 'xofiller!FILLCELL_X32!680'.
Removing cell 'xofiller!FILLCELL_X32!624'.
Removing cell 'xofiller!FILLCELL_X32!547'.
Removing cell 'xofiller!FILLCELL_X32!308'.
Removing cell 'xofiller!FILLCELL_X32!142'.
Removing cell 'xofiller!FILLCELL_X2!114'.
Removing cell 'xofiller!FILLCELL_X32!87'.
Removing cell 'xofiller!FILLCELL_X32!699'.
Removing cell 'xofiller!FILLCELL_X32!425'.
Removing cell 'xofiller!FILLCELL_X2!39'.
Removing cell 'xofiller!FILLCELL_X32!784'.
Removing cell 'xofiller!FILLCELL_X32!517'.
Removing cell 'xofiller!FILLCELL_X32!664'.
Removing cell 'xofiller!FILLCELL_X32!455'.
Removing cell 'xofiller!FILLCELL_X32!742'.
Removing cell 'xofiller!FILLCELL_X32!311'.
Removing cell 'xofiller!FILLCELL_X32!208'.
Removing cell 'xofiller!FILLCELL_X32!27'.
Removing cell 'xofiller!FILLCELL_X32!560'.
Removing cell 'xofiller!FILLCELL_X32!417'.
Removing cell 'xofiller!FILLCELL_X32!264'.
Removing cell 'xofiller!FILLCELL_X32!704'.
Removing cell 'xofiller!FILLCELL_X32!68'.
Removing cell 'xofiller!FILLCELL_X32!420'.
Removing cell 'xofiller!FILLCELL_X32!592'.
Removing cell 'xofiller!FILLCELL_X32!288'.
Removing cell 'xofiller!FILLCELL_X32!510'.
Removing cell 'xofiller!FILLCELL_X32!557'.
Removing cell 'xofiller!FILLCELL_X32!589'.
Removing cell 'xofiller!FILLCELL_X32!205'.
Removing cell 'xofiller!FILLCELL_X2!58'.
Removing cell 'xofiller!FILLCELL_X32!147'.
Removing cell 'xofiller!FILLCELL_X32!393'.
Removing cell 'xofiller!FILLCELL_X2!86'.
Removing cell 'xofiller!FILLCELL_X32!28'.
Removing cell 'xofiller!FILLCELL_X2!8'.
Removing cell 'xofiller!FILLCELL_X32!307'.
Removing cell 'xofiller!FILLCELL_X2!122'.
Removing cell 'xofiller!FILLCELL_X32!215'.
Removing cell 'xofiller!FILLCELL_X32!71'.
Removing cell 'xofiller!FILLCELL_X32!439'.
Removing cell 'xofiller!FILLCELL_X32!405'.
Removing cell 'xofiller!FILLCELL_X32!497'.
Removing cell 'xofiller!FILLCELL_X32!599'.
Removing cell 'xofiller!FILLCELL_X32!287'.
Removing cell 'xofiller!FILLCELL_X32!383'.
Removing cell 'xofiller!FILLCELL_X32!412'.
Removing cell 'xofiller!FILLCELL_X2!6'.
Removing cell 'xofiller!FILLCELL_X32!752'.
Removing cell 'xofiller!FILLCELL_X32!302'.
Removing cell 'xofiller!FILLCELL_X32!125'.
Removing cell 'xofiller!FILLCELL_X32!796'.
Removing cell 'xofiller!FILLCELL_X32!570'.
Removing cell 'xofiller!FILLCELL_X32!400'.
Removing cell 'xofiller!FILLCELL_X32!274'.
Removing cell 'xofiller!FILLCELL_X32!714'.
Removing cell 'xofiller!FILLCELL_X32!540'.
Removing cell 'xofiller!FILLCELL_X32!492'.
Removing cell 'xofiller!FILLCELL_X32!569'.
Removing cell 'xofiller!FILLCELL_X32!198'.
Removing cell 'xofiller!FILLCELL_X32!298'.
Removing cell 'xofiller!FILLCELL_X32!61'.
Removing cell 'xofiller!FILLCELL_X2!44'.
Removing cell 'xofiller!FILLCELL_X32!372'.
Removing cell 'xofiller!FILLCELL_X32!429'.
Removing cell 'xofiller!FILLCELL_X32!487'.
Removing cell 'xofiller!FILLCELL_X32!59'.
Removing cell 'xofiller!FILLCELL_X32!807'.
Removing cell 'xofiller!FILLCELL_X32!326'.
Removing cell 'xofiller!FILLCELL_X2!14'.
Removing cell 'xofiller!FILLCELL_X32!640'.
Removing cell 'xofiller!FILLCELL_X32!130'.
Removing cell 'xofiller!FILLCELL_X32!829'.
Removing cell 'xofiller!FILLCELL_X32!243'.
Removing cell 'xofiller!FILLCELL_X32!621'.
Removing cell 'xofiller!FILLCELL_X32!335'.
Removing cell 'xofiller!FILLCELL_X32!783'.
Removing cell 'xofiller!FILLCELL_X32!354'.
Removing cell 'xofiller!FILLCELL_X32!462'.
Removing cell 'xofiller!FILLCELL_X32!738'.
Removing cell 'xofiller!FILLCELL_X32!295'.
Removing cell 'xofiller!FILLCELL_X32!525'.
Removing cell 'xofiller!FILLCELL_X32!229'.
Removing cell 'xofiller!FILLCELL_X32!176'.
Removing cell 'xofiller!FILLCELL_X2!79'.
Removing cell 'xofiller!FILLCELL_X32!419'.
Removing cell 'xofiller!FILLCELL_X32!616'.
Removing cell 'xofiller!FILLCELL_X32!122'.
Removing cell 'xofiller!FILLCELL_X32!98'.
Removing cell 'xofiller!FILLCELL_X2!54'.
Removing cell 'xofiller!FILLCELL_X32!759'.
Removing cell 'xofiller!FILLCELL_X32!656'.
Removing cell 'xofiller!FILLCELL_X32!645'.
Removing cell 'xofiller!FILLCELL_X32!253'.
Removing cell 'xofiller!FILLCELL_X32!565'.
Removing cell 'xofiller!FILLCELL_X32!160'.
Removing cell 'xofiller!FILLCELL_X32!105'.
Removing cell 'xofiller!FILLCELL_X32!14'.
Removing cell 'xofiller!FILLCELL_X32!535'.
Removing cell 'xofiller!FILLCELL_X32!482'.
Removing cell 'xofiller!FILLCELL_X32!550'.
Removing cell 'xofiller!FILLCELL_X32!477'.
Removing cell 'xofiller!FILLCELL_X2!18'.
Removing cell 'xofiller!FILLCELL_X32!789'.
Removing cell 'xofiller!FILLCELL_X32!330'.
Removing cell 'xofiller!FILLCELL_X32!409'.
Removing cell 'xofiller!FILLCELL_X32!262'.
Removing cell 'xofiller!FILLCELL_X32!549'.
Removing cell 'xofiller!FILLCELL_X32!488'.
Removing cell 'xofiller!FILLCELL_X32!817'.
Removing cell 'xofiller!FILLCELL_X2!83'.
Removing cell 'xofiller!FILLCELL_X32!845'.
Removing cell 'xofiller!FILLCELL_X2!60'.
Removing cell 'xofiller!FILLCELL_X32!725'.
Removing cell 'xofiller!FILLCELL_X32!192'.
Removing cell 'xofiller!FILLCELL_X32!292'.
Removing cell 'xofiller!FILLCELL_X32!110'.
Removing cell 'xofiller!FILLCELL_X32!575'.
Removing cell 'xofiller!FILLCELL_X32!347'.
Removing cell 'xofiller!FILLCELL_X32!279'.
Removing cell 'xofiller!FILLCELL_X32!765'.
Removing cell 'xofiller!FILLCELL_X32!584'.
Removing cell 'xofiller!FILLCELL_X32!360'.
Removing cell 'xofiller!FILLCELL_X32!165'.
Removing cell 'xofiller!FILLCELL_X32!672'.
Removing cell 'xofiller!FILLCELL_X32!222'.
Removing cell 'xofiller!FILLCELL_X32!505'.
Removing cell 'xofiller!FILLCELL_X2!102'.
Removing cell 'xofiller!FILLCELL_X2!111'.
Removing cell 'xofiller!FILLCELL_X32!799'.
Removing cell 'xofiller!FILLCELL_X32!479'.
Removing cell 'xofiller!FILLCELL_X2!65'.
Removing cell 'xofiller!FILLCELL_X32!677'.
Removing cell 'xofiller!FILLCELL_X32!88'.
Removing cell 'xofiller!FILLCELL_X32!11'.
Removing cell 'xofiller!FILLCELL_X2!27'.
Removing cell 'xofiller!FILLCELL_X32!842'.
Removing cell 'xofiller!FILLCELL_X32!581'.
Removing cell 'xofiller!FILLCELL_X2!70'.
Removing cell 'xofiller!FILLCELL_X32!613'.
Removing cell 'xofiller!FILLCELL_X32!735'.
Removing cell 'xofiller!FILLCELL_X32!600'.
Removing cell 'xofiller!FILLCELL_X32!635'.
Removing cell 'xofiller!FILLCELL_X32!802'.
Removing cell 'xofiller!FILLCELL_X32!692'.
Removing cell 'xofiller!FILLCELL_X32!427'.
Removing cell 'xofiller!FILLCELL_X32!53'.
Removing cell 'xofiller!FILLCELL_X32!529'.
Removing cell 'xofiller!FILLCELL_X32!388'.
Removing cell 'xofiller!FILLCELL_X32!824'.
Removing cell 'xofiller!FILLCELL_X32!775'.
Removing cell 'xofiller!FILLCELL_X32!545'.
Removing cell 'xofiller!FILLCELL_X32!140'.
Removing cell 'xofiller!FILLCELL_X32!96'.
Removing cell 'xofiller!FILLCELL_X32!85'.
Removing cell 'xofiller!FILLCELL_X32!469'.
Removing cell 'xofiller!FILLCELL_X32!515'.
Removing cell 'xofiller!FILLCELL_X32!272'.
Removing cell 'xofiller!FILLCELL_X2!90'.
Removing cell 'xofiller!FILLCELL_X32!375'.
Removing cell 'xofiller!FILLCELL_X32!422'.
Removing cell 'xofiller!FILLCELL_X32!396'.
Removing cell 'xofiller!FILLCELL_X32!314'.
Removing cell 'xofiller!FILLCELL_X2!11'.
Removing cell 'xofiller!FILLCELL_X32!852'.
Removing cell 'xofiller!FILLCELL_X32!5'.
Removing cell 'xofiller!FILLCELL_X32!93'.
Removing cell 'xofiller!FILLCELL_X32!431'.
Removing cell 'xofiller!FILLCELL_X32!79'.
Removing cell 'xofiller!FILLCELL_X32!719'.
Removing cell 'xofiller!FILLCELL_X32!182'.
Removing cell 'xofiller!FILLCELL_X32!43'.
Removing cell 'xofiller!FILLCELL_X2!107'.
Removing cell 'xofiller!FILLCELL_X32!812'.
Removing cell 'xofiller!FILLCELL_X32!661'.
Removing cell 'xofiller!FILLCELL_X32!555'.
Removing cell 'xofiller!FILLCELL_X32!442'.
Removing cell 'xofiller!FILLCELL_X32!834'.
Removing cell 'xofiller!FILLCELL_X32!619'.
Removing cell 'xofiller!FILLCELL_X32!720'.
Removing cell 'xofiller!FILLCELL_X32!597'.
Removing cell 'xofiller!FILLCELL_X32!459'.
Removing cell 'xofiller!FILLCELL_X32!156'.
Removing cell 'xofiller!FILLCELL_X32!778'.
Removing cell 'xofiller!FILLCELL_X32!145'.
Removing cell 'xofiller!FILLCELL_X32!232'.
Removing cell 'xofiller!FILLCELL_X2!75'.
Removing cell 'xofiller!FILLCELL_X32!678'.
Removing cell 'xofiller!FILLCELL_X32!102'.
Removing cell 'xofiller!FILLCELL_X32!391'.
Removing cell 'xofiller!FILLCELL_X32!823'.
Removing cell 'xofiller!FILLCELL_X32!136'.
Removing cell 'xofiller!FILLCELL_X32!353'.
Removing cell 'xofiller!FILLCELL_X32!627'.
Removing cell 'xofiller!FILLCELL_X32!54'.
Removing cell 'xofiller!FILLCELL_X2!37'.
Removing cell 'xofiller!FILLCELL_X32!741'.
Removing cell 'xofiller!FILLCELL_X32!465'.
Removing cell 'xofiller!FILLCELL_X32!73'.
Removing cell 'xofiller!FILLCELL_X32!744'.
Removing cell 'xofiller!FILLCELL_X32!682'.
Removing cell 'xofiller!FILLCELL_X32!258'.
Removing cell 'xofiller!FILLCELL_X32!495'.
Removing cell 'xofiller!FILLCELL_X32!818'.
Removing cell 'xofiller!FILLCELL_X32!449'.
Removing cell 'xofiller!FILLCELL_X32!509'.
Removing cell 'xofiller!FILLCELL_X32!34'.
Removing cell 'xofiller!FILLCELL_X32!609'.
Removing cell 'xofiller!FILLCELL_X32!178'.
Removing cell 'xofiller!FILLCELL_X32!563'.
Removing cell 'xofiller!FILLCELL_X32!267'.
Removing cell 'xofiller!FILLCELL_X32!381'.
Removing cell 'xofiller!FILLCELL_X32!457'.
Removing cell 'xofiller!FILLCELL_X2!41'.
Removing cell 'xofiller!FILLCELL_X32!313'.
Removing cell 'xofiller!FILLCELL_X2!20'.
Removing cell 'xofiller!FILLCELL_X32!632'.
Removing cell 'xofiller!FILLCELL_X32!386'.
Removing cell 'xofiller!FILLCELL_X32!411'.
Removing cell 'xofiller!FILLCELL_X32!794'.
Removing cell 'xofiller!FILLCELL_X32!751'.
Removing cell 'xofiller!FILLCELL_X32!706'.
Removing cell 'xofiller!FILLCELL_X32!490'.
Removing cell 'xofiller!FILLCELL_X32!63'.
Removing cell 'xofiller!FILLCELL_X2!46'.
Removing cell 'xofiller!FILLCELL_X32!218'.
Removing cell 'xofiller!FILLCELL_X32!805'.
Removing cell 'xofiller!FILLCELL_X2!16'.
Removing cell 'xofiller!FILLCELL_X32!341'.
Removing cell 'xofiller!FILLCELL_X2!84'.
Removing cell 'xofiller!FILLCELL_X32!730'.
Removing cell 'xofiller!FILLCELL_X32!485'.
Removing cell 'xofiller!FILLCELL_X32!337'.
Removing cell 'xofiller!FILLCELL_X32!573'.
Removing cell 'xofiller!FILLCELL_X32!833'.
Removing cell 'xofiller!FILLCELL_X32!194'.
Removing cell 'xofiller!FILLCELL_X32!241'.
Removing cell 'xofiller!FILLCELL_X32!277'.
Removing cell 'xofiller!FILLCELL_X2!30'.
Removing cell 'xofiller!FILLCELL_X32!668'.
Removing cell 'xofiller!FILLCELL_X32!206'.
Removing cell 'xofiller!FILLCELL_X32!378'.
Removing cell 'xofiller!FILLCELL_X32!781'.
Removing cell 'xofiller!FILLCELL_X32!284'.
Removing cell 'xofiller!FILLCELL_X2!109'.
Removing cell 'xofiller!FILLCELL_X32!173'.
Removing cell 'xofiller!FILLCELL_X2!120'.
Removing cell 'xofiller!FILLCELL_X32!689'.
Removing cell 'xofiller!FILLCELL_X32!445'.
Removing cell 'xofiller!FILLCELL_X32!44'.
Removing cell 'xofiller!FILLCELL_X32!31'.
Removing cell 'xofiller!FILLCELL_X32!301'.
Removing cell 'xofiller!FILLCELL_X2!68'.
Removing cell 'xofiller!FILLCELL_X2!56'.
Removing cell 'xofiller!FILLCELL_X32!754'.
Removing cell 'xofiller!FILLCELL_X32!133'.
Removing cell 'xofiller!FILLCELL_X32!614'.
Removing cell 'xofiller!FILLCELL_X32!653'.
Removing cell 'xofiller!FILLCELL_X32!24'.
Removing cell 'xofiller!FILLCELL_X32!407'.
Removing cell 'xofiller!FILLCELL_X32!168'.
Removing cell 'xofiller!FILLCELL_X32!281'.
Removing cell 'xofiller!FILLCELL_X32!654'.
Removing cell 'xofiller!FILLCELL_X2!51'.
Removing cell 'xofiller!FILLCELL_X32!526'.
Removing cell 'xofiller!FILLCELL_X32!158'.
Removing cell 'xofiller!FILLCELL_X32!251'.
Removing cell 'xofiller!FILLCELL_X32!694'.
Removing cell 'xofiller!FILLCELL_X32!471'.
Removing cell 'xofiller!FILLCELL_X32!638'.
Removing cell 'xofiller!FILLCELL_X32!402'.
Removing cell 'xofiller!FILLCELL_X2!88'.
Removing cell 'xofiller!FILLCELL_X32!716'.
Removing cell 'xofiller!FILLCELL_X32!480'.
Removing cell 'xofiller!FILLCELL_X32!332'.
Removing cell 'xofiller!FILLCELL_X2!96'.
Removing cell 'xofiller!FILLCELL_X32!19'.
Removing cell 'xofiller!FILLCELL_X32!21'.
Removing cell 'xofiller!FILLCELL_X32!815'.
Removing cell 'xofiller!FILLCELL_X32!701'.
Removing cell 'xofiller!FILLCELL_X32!499'.
Removing cell 'xofiller!FILLCELL_X32!727'.
Removing cell 'xofiller!FILLCELL_X32!203'.
Removing cell 'xofiller!FILLCELL_X32!368'.
Removing cell 'xofiller!FILLCELL_X32!760'.
Removing cell 'xofiller!FILLCELL_X32!184'.
Removing cell 'xofiller!FILLCELL_X32!116'.
Removing cell 'xofiller!FILLCELL_X32!767'.
Removing cell 'xofiller!FILLCELL_X32!659'.
Removing cell 'xofiller!FILLCELL_X32!188'.
Removing cell 'xofiller!FILLCELL_X32!216'.
Removing cell 'xofiller!FILLCELL_X32!356'.
Removing cell 'xofiller!FILLCELL_X32!362'.
Removing cell 'xofiller!FILLCELL_X2!119'.
Removing cell 'xofiller!FILLCELL_X32!297'.
Removing cell 'xofiller!FILLCELL_X2!98'.
Removing cell 'xofiller!FILLCELL_X32!174'.
Removing cell 'xofiller!FILLCELL_X32!839'.
Removing cell 'xofiller!FILLCELL_X32!120'.
Removing cell 'xofiller!FILLCELL_X32!74'.
Removing cell 'xofiller!FILLCELL_X2!100'.
Removing cell 'xofiller!FILLCELL_X32!344'.
Removing cell 'xofiller!FILLCELL_X32!523'.
Removing cell 'xofiller!FILLCELL_X32!840'.
Removing cell 'xofiller!FILLCELL_X32!711'.
Removing cell 'xofiller!FILLCELL_X32!213'.
Removing cell 'xofiller!FILLCELL_X32!227'.
Removing cell 'xofiller!FILLCELL_X32!737'.
Removing cell 'xofiller!FILLCELL_X32!543'.
Removing cell 'xofiller!FILLCELL_X32!800'.
Removing cell 'xofiller!FILLCELL_X32!536'.
Removing cell 'xofiller!FILLCELL_X32!166'.
Removing cell 'xofiller!FILLCELL_X32!148'.
Removing cell 'xofiller!FILLCELL_X32!611'.
Removing cell 'xofiller!FILLCELL_X32!579'.
Removing cell 'xofiller!FILLCELL_X32!777'.
Removing cell 'xofiller!FILLCELL_X32!649'.
Removing cell 'xofiller!FILLCELL_X32!606'.
Removing cell 'xofiller!FILLCELL_X32!451'.
1
##############################################
########### 4. Placement #####################
##############################################
puts "start_place"
start_place
place_opt -effort high -congestion -continue_on_missing_scandef 
Information: linking reference library : /home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/lib/Back_End/mdb. (PSYN-878)

  Linking design 'FPM_final'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (10 designs)              FPM_final.CEL, etc
  NangateOpenCellLibrary_ss0p95vn40c (library) /home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/lib/Front_End/Liberty/NLDM/NangateOpenCellLibrary_ss0p95vn40c.db

Load global CTS reference options from NID to stack
# GUI Debug: Building dc from empty. -- Time: 236ms
Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.

The options for place_opt:
--------------------------
POPT:  place_opt effort level               : high
POPT:  Congestion removal                   : Yes
POPT:  Area recovery                        : No
POPT:  Optimize dft                         : No
POPT:  Clock Tree Synthesis                 : No
POPT:  Optimize power                       : No
---------------------------------------------------

Settings of some common used Tcl variables for place_opt:
---------------------------------------------------------
---------------------------------------------------------

  Loading design 'FPM_final'




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 

TLU+ File = /home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/tech/rcxt/FreePDK45_10m_Cmax.tlup
TLU+ File = /home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/tech/rcxt/FreePDK45_10m_Cmin.tlup

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
[ Passed! ]
----------------- Check Ends ------------------
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer metal1 : 0.15 0.14 (RCEX-011)
Information: Library Derived Res for layer metal1 : 5.8e-06 5.8e-06 (RCEX-011)
Information: Library Derived Cap for layer metal2 : 0.097 0.089 (RCEX-011)
Information: Library Derived Res for layer metal2 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal3 : 0.068 0.063 (RCEX-011)
Information: Library Derived Res for layer metal3 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal4 : 0.084 0.078 (RCEX-011)
Information: Library Derived Res for layer metal4 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal5 : 0.072 0.067 (RCEX-011)
Information: Library Derived Res for layer metal5 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal6 : 0.072 0.067 (RCEX-011)
Information: Library Derived Res for layer metal6 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal7 : 0.1 0.096 (RCEX-011)
Information: Library Derived Res for layer metal7 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal8 : 0.1 0.096 (RCEX-011)
Information: Library Derived Res for layer metal8 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal9 : 0.19 0.17 (RCEX-011)
Information: Library Derived Res for layer metal9 : 3.8e-08 3.8e-08 (RCEX-011)
Information: Library Derived Cap for layer metal10 : 0.11 0.1 (RCEX-011)
Information: Library Derived Res for layer metal10 : 3.7e-08 3.7e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.12 0.11 (RCEX-011)
Information: Library Derived Horizontal Res : 2.2e-06 2.2e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.094 0.086 (RCEX-011)
Information: Library Derived Vertical Res : 1.4e-06 1.4e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 3.1e-06 3.1e-06 (RCEX-011)

 Beginning Coarse Placement
  --------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Information: Executable name is '/usr/synopsys/IC_Compiler/amd64/syn/bin/rpsa_exec'.  (PSYN-877)
Warning: Scan DEF information is required. (PSYN-1099)
...25%...50%...75%...100% done.
Memory usage for placement task 34 Mbytes -- main task 233 Mbytes.

  Coarse Placement Complete
  --------------------------

Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)

 Beginning Buffering Optimizations
 ---------------------------------

 Estimating Design ...... 
 Done

 Updating Timing ........ 
 Done

 Collecting Buffer Trees ... Skipped NV clk driver clk
Found 96

 Processing Buffer Trees ... 

    [10]  10% ...
    [20]  20% ...
    [30]  30% ...
    [40]  40% ...
    [50]  50% ...
    [60]  60% ...
    [70]  70% ...
    [80]  80% ...
    [90]  90% ...
    [96] 100% Done ...


Information: Automatic high-fanout synthesis deletes 145 cells. (HFS-802)
Information: Automatic high-fanout synthesis adds 97 new cells. (PSYN-864)






  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0
  Nets with DRC Violations: 0
  Total moveable cell area: 4401.5
  Total fixed cell area: 0.0
  Total physical cell area: 4401.5
  Core area: (20000 20000 875000 874000)


  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:06    4401.5      0.00       0.0       0.0                          

  Optimization Complete
  ---------------------


  Beginning Timing Optimizations
  ------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:06    4401.5      0.00       0.0       0.0                          

  Optimization Complete
  ---------------------

  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0
  Nets with DRC Violations: 0
  Total moveable cell area: 4401.5
  Total fixed cell area: 0.0
  Total physical cell area: 4401.5
  Core area: (20000 20000 875000 874000)






 Beginning Coarse Placement
  --------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Information: Executable name is '/usr/synopsys/IC_Compiler/amd64/syn/bin/rpsa_exec'.  (PSYN-877)
Warning: Scan DEF information is required. (PSYN-1099)
...20%...40%...60%...80%...100% done.
Memory usage for placement task 36 Mbytes -- main task 233 Mbytes.

  Coarse Placement Complete
  --------------------------






  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0
  Nets with DRC Violations: 0
  Total moveable cell area: 4401.5
  Total fixed cell area: 0.0
  Total physical cell area: 4401.5
  Core area: (20000 20000 875000 874000)


  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:12    4401.5      0.00       0.0       0.0                          
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
    0:00:13    4368.8      0.00       0.0       0.0                          

  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1)
  ---------------------------------

[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 61 horizontal rows
    65 pre-routes for placement blockage/checking
    7813 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : FPM_final
  Version: G-2012.06-ICC-SP2
  Date   : Fri Dec 29 03:54:22 2017
****************************************
Std cell utilization: 59.83%  (16424/(27450-0))
(Non-fixed + Fixed)
Std cell utilization: 59.83%  (16424/(27450-0))
(Non-fixed only)
Chip area:            27450    sites, bbox (2.00 2.00 87.50 87.40) um
Std cell area:        16424    sites, (non-fixed:16424  fixed:0)
                      2215     cells, (non-fixed:2215   fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       30 
Avg. std cell width:  1.16 um 
Site array:           unit     (width: 0.19 um, height: 1.40 um, rows: 61)
Physical DB scale:    10000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : FPM_final
  Version: G-2012.06-ICC-SP2
  Date   : Fri Dec 29 03:54:22 2017
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
metal4     none          ---         ---       via additive      ---
metal5     none          ---         ---       via additive      ---
metal6     none          ---         ---       via additive      ---
metal7     none          ---         ---       via additive      ---
metal8     none          ---         ---       via additive      ---
metal9     none          ---         ---       via additive      ---
metal10    none          ---         ---       via additive      ---
Legalizing 2215 illegal cells...
Starting legalizer.
Initial legalization:  100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : FPM_final
  Version: G-2012.06-ICC-SP2
  Date   : Fri Dec 29 03:54:23 2017
****************************************

avg cell displacement:    0.398 um ( 0.28 row height)
max cell displacement:    1.235 um ( 0.88 row height)
std deviation:            0.207 um ( 0.15 row height)
number of cell moved:      2215 cells (out of 2215 cells)

Total 0 cells has large displacement (e.g. > 4.200 um or 3 row height)


  Placement Optimization Complete
  -------------------------------


  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0
  Nets with DRC Violations: 0
  Total moveable cell area: 4368.8
  Total fixed cell area: 0.0
  Total physical cell area: 4368.8
  Core area: (20000 20000 875000 874000)

[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 61 horizontal rows
    65 pre-routes for placement blockage/checking
    7813 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (14000), object's width and height(895000,894000). (PSYN-523)
Warning: Die area is not integer multiples of min site width (1900), object's width and height(895000,894000). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 





  Beginning Coarse Placement (Congestion Driven)
  ---------------------------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Information: Executable name is '/usr/synopsys/IC_Compiler/amd64/syn/bin/rpsa_exec'.  (PSYN-877)
Warning: Scan DEF information is required. (PSYN-1099)
100% done.
Memory usage for placement task 9 Mbytes -- main task 233 Mbytes.
40%...60%...80%...100% done.
Memory usage for placement task 10 Mbytes -- main task 233 Mbytes.

  Coarse Placement Complete
  --------------------------






  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0
  Nets with DRC Violations: 0
  Total moveable cell area: 4368.8
  Total fixed cell area: 0.0
  Total physical cell area: 4368.8
  Core area: (20000 20000 875000 874000)


  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:19    4368.8      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:19    4368.8      0.00       0.0       0.0                          
    0:00:19    4368.8      0.00       0.0       0.0                          
    0:00:19    4368.8      0.00       0.0       0.0                          
    0:00:19    4368.8      0.00       0.0       0.0                          
    0:00:19    4368.8      0.00       0.0       0.0                          
    0:00:19    4368.8      0.00       0.0       0.0                          
    0:00:19    4368.8      0.00       0.0       0.0                          
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)

  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1) (Congestion Driven)
  -----------------------------------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Information: Executable name is '/usr/synopsys/IC_Compiler/amd64/syn/bin/rpsa_exec'.  (PSYN-877)
100% done.
Memory usage for placement task 28 Mbytes -- main task 233 Mbytes.
29%...43%...57%...71%...86%...100% done.
Memory usage for placement task 29 Mbytes -- main task 233 Mbytes.
[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 61 horizontal rows
    65 pre-routes for placement blockage/checking
    7813 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : FPM_final
  Version: G-2012.06-ICC-SP2
  Date   : Fri Dec 29 03:54:33 2017
****************************************
Std cell utilization: 59.83%  (16424/(27450-0))
(Non-fixed + Fixed)
Std cell utilization: 59.83%  (16424/(27450-0))
(Non-fixed only)
Chip area:            27450    sites, bbox (2.00 2.00 87.50 87.40) um
Std cell area:        16424    sites, (non-fixed:16424  fixed:0)
                      2215     cells, (non-fixed:2215   fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       30 
Avg. std cell width:  1.16 um 
Site array:           unit     (width: 0.19 um, height: 1.40 um, rows: 61)
Physical DB scale:    10000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : FPM_final
  Version: G-2012.06-ICC-SP2
  Date   : Fri Dec 29 03:54:33 2017
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
metal4     none          ---         ---       via additive      ---
metal5     none          ---         ---       via additive      ---
metal6     none          ---         ---       via additive      ---
metal7     none          ---         ---       via additive      ---
metal8     none          ---         ---       via additive      ---
metal9     none          ---         ---       via additive      ---
metal10    none          ---         ---       via additive      ---
Legalizing 2215 illegal cells...
Starting legalizer.
Initial legalization:  100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.1 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : FPM_final
  Version: G-2012.06-ICC-SP2
  Date   : Fri Dec 29 03:54:33 2017
****************************************

avg cell displacement:    0.363 um ( 0.26 row height)
max cell displacement:    1.506 um ( 1.08 row height)
std deviation:            0.225 um ( 0.16 row height)
number of cell moved:      2215 cells (out of 2215 cells)

Total 0 cells has large displacement (e.g. > 4.200 um or 3 row height)


  Placement Optimization Complete
  -------------------------------


  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0
  Nets with DRC Violations: 0
  Total moveable cell area: 4368.8
  Total fixed cell area: 0.0
  Total physical cell area: 4368.8
  Core area: (20000 20000 875000 874000)


  Timing and DRC Optimization (Stage 2)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:24    4368.8      0.00       0.0       0.0                          
    0:00:25    4368.8      0.00       0.0       0.0                          
    0:00:25    4368.8      0.00       0.0       0.0                          
    0:00:25    4368.8      0.00       0.0       0.0                          
    0:00:25    4368.8      0.00       0.0       0.0                          
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)

  Optimization Complete
  ---------------------

  Placement Optimization (Stage 2) (Congestion Driven)
  -----------------------------------------------------

[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 61 horizontal rows
    65 pre-routes for placement blockage/checking
    7813 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : FPM_final
  Version: G-2012.06-ICC-SP2
  Date   : Fri Dec 29 03:54:34 2017
****************************************
Std cell utilization: 59.83%  (16424/(27450-0))
(Non-fixed + Fixed)
Std cell utilization: 59.83%  (16424/(27450-0))
(Non-fixed only)
Chip area:            27450    sites, bbox (2.00 2.00 87.50 87.40) um
Std cell area:        16424    sites, (non-fixed:16424  fixed:0)
                      2215     cells, (non-fixed:2215   fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       30 
Avg. std cell width:  1.16 um 
Site array:           unit     (width: 0.19 um, height: 1.40 um, rows: 61)
Physical DB scale:    10000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : FPM_final
  Version: G-2012.06-ICC-SP2
  Date   : Fri Dec 29 03:54:34 2017
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
metal4     none          ---         ---       via additive      ---
metal5     none          ---         ---       via additive      ---
metal6     none          ---         ---       via additive      ---
metal7     none          ---         ---       via additive      ---
metal8     none          ---         ---       via additive      ---
metal9     none          ---         ---       via additive      ---
metal10    none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : FPM_final
  Version: G-2012.06-ICC-SP2
  Date   : Fri Dec 29 03:54:34 2017
****************************************

No cell displacement.


  Placement Optimization Complete
  -------------------------------


  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0
  Nets with DRC Violations: 0
  Total moveable cell area: 4368.8
  Total fixed cell area: 0.0
  Total physical cell area: 4368.8
  Core area: (20000 20000 875000 874000)


  Timing and DRC Optimization (Stage 3)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:25    4368.8      0.00       0.0       0.0                          
    0:00:25    4368.8      0.00       0.0       0.0                          
    0:00:25    4368.8      0.00       0.0       0.0                          
    0:00:25    4368.8      0.00       0.0       0.0                          
    0:00:25    4368.8      0.00       0.0       0.0                          
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)

  Optimization Complete
  ---------------------

  Placement Optimization (Stage 3) (Congestion Driven)
  -----------------------------------------------------

[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 61 horizontal rows
    65 pre-routes for placement blockage/checking
    7813 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : FPM_final
  Version: G-2012.06-ICC-SP2
  Date   : Fri Dec 29 03:54:34 2017
****************************************
Std cell utilization: 59.83%  (16424/(27450-0))
(Non-fixed + Fixed)
Std cell utilization: 59.83%  (16424/(27450-0))
(Non-fixed only)
Chip area:            27450    sites, bbox (2.00 2.00 87.50 87.40) um
Std cell area:        16424    sites, (non-fixed:16424  fixed:0)
                      2215     cells, (non-fixed:2215   fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       30 
Avg. std cell width:  1.16 um 
Site array:           unit     (width: 0.19 um, height: 1.40 um, rows: 61)
Physical DB scale:    10000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : FPM_final
  Version: G-2012.06-ICC-SP2
  Date   : Fri Dec 29 03:54:34 2017
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
metal4     none          ---         ---       via additive      ---
metal5     none          ---         ---       via additive      ---
metal6     none          ---         ---       via additive      ---
metal7     none          ---         ---       via additive      ---
metal8     none          ---         ---       via additive      ---
metal9     none          ---         ---       via additive      ---
metal10    none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : FPM_final
  Version: G-2012.06-ICC-SP2
  Date   : Fri Dec 29 03:54:34 2017
****************************************

No cell displacement.


  Placement Optimization Complete
  -------------------------------


  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0
  Nets with DRC Violations: 0
  Total moveable cell area: 4368.8
  Total fixed cell area: 0.0
  Total physical cell area: 4368.8
  Core area: (20000 20000 875000 874000)

[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 61 horizontal rows
    65 pre-routes for placement blockage/checking
    7813 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (14000), object's width and height(895000,894000). (PSYN-523)
Warning: Die area is not integer multiples of min site width (1900), object's width and height(895000,894000). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 





  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0
  Nets with DRC Violations: 0
  Total moveable cell area: 4368.8
  Total fixed cell area: 0.0
  Total physical cell area: 4368.8
  Core area: (20000 20000 875000 874000)


  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:26    4368.8      0.00       0.0       0.0                          
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
    0:00:27    4368.5      0.00       0.0       0.0                          

  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1) (Congestion Driven)
  -----------------------------------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Information: Executable name is '/usr/synopsys/IC_Compiler/amd64/syn/bin/rpsa_exec'.  (PSYN-877)
100% done.
Memory usage for placement task 37 Mbytes -- main task 233 Mbytes.
17%...33%...50%...67%...83%...100% done.
Memory usage for placement task 37 Mbytes -- main task 233 Mbytes.
[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 61 horizontal rows
    65 pre-routes for placement blockage/checking
    7813 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : FPM_final
  Version: G-2012.06-ICC-SP2
  Date   : Fri Dec 29 03:54:40 2017
****************************************
Std cell utilization: 59.83%  (16423/(27450-0))
(Non-fixed + Fixed)
Std cell utilization: 59.83%  (16423/(27450-0))
(Non-fixed only)
Chip area:            27450    sites, bbox (2.00 2.00 87.50 87.40) um
Std cell area:        16423    sites, (non-fixed:16423  fixed:0)
                      2215     cells, (non-fixed:2215   fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       30 
Avg. std cell width:  1.16 um 
Site array:           unit     (width: 0.19 um, height: 1.40 um, rows: 61)
Physical DB scale:    10000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : FPM_final
  Version: G-2012.06-ICC-SP2
  Date   : Fri Dec 29 03:54:40 2017
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
metal4     none          ---         ---       via additive      ---
metal5     none          ---         ---       via additive      ---
metal6     none          ---         ---       via additive      ---
metal7     none          ---         ---       via additive      ---
metal8     none          ---         ---       via additive      ---
metal9     none          ---         ---       via additive      ---
metal10    none          ---         ---       via additive      ---
Legalizing 2215 illegal cells...
Starting legalizer.
Initial legalization:  100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.1 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.1 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : FPM_final
  Version: G-2012.06-ICC-SP2
  Date   : Fri Dec 29 03:54:40 2017
****************************************

avg cell displacement:    0.386 um ( 0.28 row height)
max cell displacement:    1.811 um ( 1.29 row height)
std deviation:            0.220 um ( 0.16 row height)
number of cell moved:      2215 cells (out of 2215 cells)

Total 0 cells has large displacement (e.g. > 4.200 um or 3 row height)


  Placement Optimization Complete
  -------------------------------


  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0
  Nets with DRC Violations: 1
  Total moveable cell area: 4368.5
  Total fixed cell area: 0.0
  Total physical cell area: 4368.5
  Core area: (20000 20000 875000 874000)


  Timing and DRC Optimization (Stage 2)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:32    4368.5      0.00       0.0       0.9                          


  Beginning Phase 1 Design Rule Fixing  (max_capacitance)
  ------------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:32    4368.5      0.00       0.0       0.9                          
    0:00:32    4368.8      0.00       0.0       0.0                          
    0:00:32    4368.8      0.00       0.0       0.0                          
    0:00:32    4368.8      0.00       0.0       0.0                          
    0:00:32    4368.8      0.00       0.0       0.0                          
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)

  Optimization Complete
  ---------------------

  Placement Optimization (Stage 2) (Congestion Driven)
  -----------------------------------------------------

[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 61 horizontal rows
    65 pre-routes for placement blockage/checking
    7813 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : FPM_final
  Version: G-2012.06-ICC-SP2
  Date   : Fri Dec 29 03:54:41 2017
****************************************
Std cell utilization: 59.83%  (16424/(27450-0))
(Non-fixed + Fixed)
Std cell utilization: 59.83%  (16424/(27450-0))
(Non-fixed only)
Chip area:            27450    sites, bbox (2.00 2.00 87.50 87.40) um
Std cell area:        16424    sites, (non-fixed:16424  fixed:0)
                      2215     cells, (non-fixed:2215   fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       30 
Avg. std cell width:  1.16 um 
Site array:           unit     (width: 0.19 um, height: 1.40 um, rows: 61)
Physical DB scale:    10000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : FPM_final
  Version: G-2012.06-ICC-SP2
  Date   : Fri Dec 29 03:54:41 2017
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
metal4     none          ---         ---       via additive      ---
metal5     none          ---         ---       via additive      ---
metal6     none          ---         ---       via additive      ---
metal7     none          ---         ---       via additive      ---
metal8     none          ---         ---       via additive      ---
metal9     none          ---         ---       via additive      ---
metal10    none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : FPM_final
  Version: G-2012.06-ICC-SP2
  Date   : Fri Dec 29 03:54:41 2017
****************************************

No cell displacement.


  Placement Optimization Complete
  -------------------------------


  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0
  Nets with DRC Violations: 0
  Total moveable cell area: 4368.8
  Total fixed cell area: 0.0
  Total physical cell area: 4368.8
  Core area: (20000 20000 875000 874000)

[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 61 horizontal rows
    65 pre-routes for placement blockage/checking
    7813 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (14000), object's width and height(895000,894000). (PSYN-523)
Warning: Die area is not integer multiples of min site width (1900), object's width and height(895000,894000). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
--------------------------------------------------
QoR Report for physical synthesis (Final Placement)
--------------------------------------------------
CPU: 29, MEM: 244592640


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              75.00
  Critical Path Length:          4.21
  Critical Path Slack:           0.94
  Critical Path Clk Period:      5.54
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          9
  Hierarchical Port Count:        656
  Leaf Cell Count:               2215
  Buf/Inv Cell Count:             175
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      2119
  Sequential Cell Count:           96
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:         3934.67
  Noncombinational Area:       434.11
  Buf/Inv Area:                 95.23
  Net Area:                      0.00
  Net XLength        :       11985.78
  Net YLength        :       14067.06
  -----------------------------------
  Cell Area:                  4368.78
  Design Area:                4368.78
  Net Length        :        26052.84


  Design Rules
  -----------------------------------
  Total Number of Nets:          2830
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: localhost.localdomain

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                2.05
  -----------------------------------------
  Overall Compile Time:                2.17
  Overall Compile Wall Clock Time:     2.22



Information: Updating database...
1
check_legality

  Loading design 'FPM_final'


[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 61 horizontal rows
    65 pre-routes for placement blockage/checking
    7813 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (14000), object's width and height(895000,894000). (PSYN-523)
Warning: Die area is not integer multiples of min site width (1900), object's width and height(895000,894000). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 

  Total moveable cell area: 4368.8
  Total fixed cell area: 0.0
  Total physical cell area: 4368.8
  Core area: (20000 20000 875000 874000)
1
legalize_placement -effort high -incremental 

  Loading design 'FPM_final'




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer metal1 : 0.15 0.14 (RCEX-011)
Information: Library Derived Res for layer metal1 : 5.8e-06 5.8e-06 (RCEX-011)
Information: Library Derived Cap for layer metal2 : 0.097 0.089 (RCEX-011)
Information: Library Derived Res for layer metal2 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal3 : 0.068 0.063 (RCEX-011)
Information: Library Derived Res for layer metal3 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal4 : 0.084 0.078 (RCEX-011)
Information: Library Derived Res for layer metal4 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal5 : 0.072 0.067 (RCEX-011)
Information: Library Derived Res for layer metal5 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal6 : 0.072 0.067 (RCEX-011)
Information: Library Derived Res for layer metal6 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal7 : 0.1 0.096 (RCEX-011)
Information: Library Derived Res for layer metal7 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal8 : 0.1 0.096 (RCEX-011)
Information: Library Derived Res for layer metal8 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal9 : 0.19 0.17 (RCEX-011)
Information: Library Derived Res for layer metal9 : 3.8e-08 3.8e-08 (RCEX-011)
Information: Library Derived Cap for layer metal10 : 0.11 0.1 (RCEX-011)
Information: Library Derived Res for layer metal10 : 3.7e-08 3.7e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.12 0.11 (RCEX-011)
Information: Library Derived Horizontal Res : 2.2e-06 2.2e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.094 0.086 (RCEX-011)
Information: Library Derived Vertical Res : 1.4e-06 1.4e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 3.1e-06 3.1e-06 (RCEX-011)

  Legalizing Placement
  --------------------

[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 61 horizontal rows
    65 pre-routes for placement blockage/checking
    7813 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : FPM_final
  Version: G-2012.06-ICC-SP2
  Date   : Fri Dec 29 03:54:43 2017
****************************************
Std cell utilization: 59.83%  (16424/(27450-0))
(Non-fixed + Fixed)
Std cell utilization: 59.83%  (16424/(27450-0))
(Non-fixed only)
Chip area:            27450    sites, bbox (2.00 2.00 87.50 87.40) um
Std cell area:        16424    sites, (non-fixed:16424  fixed:0)
                      2215     cells, (non-fixed:2215   fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       30 
Avg. std cell width:  1.16 um 
Site array:           unit     (width: 0.19 um, height: 1.40 um, rows: 61)
Physical DB scale:    10000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : FPM_final
  Version: G-2012.06-ICC-SP2
  Date   : Fri Dec 29 03:54:43 2017
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
metal4     none          ---         ---       via additive      ---
metal5     none          ---         ---       via additive      ---
metal6     none          ---         ---       via additive      ---
metal7     none          ---         ---       via additive      ---
metal8     none          ---         ---       via additive      ---
metal9     none          ---         ---       via additive      ---
metal10    none          ---         ---       via additive      ---

Total 0 (out of 2215) illegal cells need to be legalized.

No cells needs to be legalized.
 
****************************************
  Report : Legalize Displacement
  Design : FPM_final
  Version: G-2012.06-ICC-SP2
  Date   : Fri Dec 29 03:54:43 2017
****************************************

No cell displacement.


  Placement Legalization Complete
  -------------------------------

[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 61 horizontal rows
    65 pre-routes for placement blockage/checking
    7813 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (14000), object's width and height(895000,894000). (PSYN-523)
Warning: Die area is not integer multiples of min site width (1900), object's width and height(895000,894000). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Updating database...
1
set_fix_multiple_port_nets -all -buffer_constants
1
save_mw_cel -as ${design}_4_palced
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named FPM_final_4_palced. (UIG-5)
1
puts "finish_place"
finish_place
##############################################
########### 5. CTS       #####################
##############################################
puts "start_cts"
start_cts
set_clock_tree_options -clock_trees clk 		-insert_boundary_cell true 		-ocv_clustering true 		-buffer_relocation true 		-buffer_sizing true 		-gate_relocation true 		-gate_sizing true 
clock: clk
Warning: Boundary cell insertion will be applied on all clocks. (CTS-589)
Warning: OCV-aware clustering will be applied on all clocks. (CTS-602)
Setting CTS options for clock tree 'clk' rooted from pin clk (net clk)...
1
set cts_use_debug_mode true
true
set cts_do_characterization true
true
#set_ignored_layers -min_routing_layer metal2 -max_routing_layer metal5
clock_opt -fix_hold_all_clocks -continue_on_missing_scandef
Warning: Starting from the 2011.09-SP4 release, clock_opt will NOT perform congestion-driven placement by default. (PSYN-1111)

The options for clock_opt:
--------------------------
COPT:  Clock Tree Synthesis                 : Yes
COPT:  Post CTS Optimization                : Yes
COPT:  Operation Condition                  : max
COPT:  Balance Inter Clock Delay            : No
COPT:  Route Clock Nets                     : Yes
COPT:  Update Clock Latency                 : No
COPT:  Optimize Hold for All Clocks         : Yes
COPT:  Optimize Hold Timing Only            : No
COPT:  Optimize DFT                         : No
COPT:  Area Recovery                        : No
COPT:  Size Only                            : No
COPT:  In Place Size Only                   : No
COPT:  Optimize Power                       : No
---------------------------------------------------

Executing ICC clock_opt...
medium
*
Building clock tree...
Operating Condition is max
CTS Operating Condition(s): MAX(Worst) 

  Loading design 'FPM_final'
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Setting the GR Options
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer metal1 : 0.14 0.13 (RCEX-011)
Information: Library Derived Res for layer metal1 : 5.6e-06 5.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal2 : 0.093 0.085 (RCEX-011)
Information: Library Derived Res for layer metal2 : 3.4e-06 3.4e-06 (RCEX-011)
Information: Library Derived Cap for layer metal3 : 0.065 0.06 (RCEX-011)
Information: Library Derived Res for layer metal3 : 3.4e-06 3.4e-06 (RCEX-011)
Information: Library Derived Cap for layer metal4 : 0.08 0.075 (RCEX-011)
Information: Library Derived Res for layer metal4 : 1.4e-06 1.4e-06 (RCEX-011)
Information: Library Derived Cap for layer metal5 : 0.069 0.064 (RCEX-011)
Information: Library Derived Res for layer metal5 : 1.4e-06 1.4e-06 (RCEX-011)
Information: Library Derived Cap for layer metal6 : 0.069 0.064 (RCEX-011)
Information: Library Derived Res for layer metal6 : 1.4e-06 1.4e-06 (RCEX-011)
Information: Library Derived Cap for layer metal7 : 0.099 0.092 (RCEX-011)
Information: Library Derived Res for layer metal7 : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Cap for layer metal8 : 0.099 0.092 (RCEX-011)
Information: Library Derived Res for layer metal8 : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Cap for layer metal9 : 0.18 0.16 (RCEX-011)
Information: Library Derived Res for layer metal9 : 3.6e-08 3.6e-08 (RCEX-011)
Information: Library Derived Cap for layer metal10 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer metal10 : 3.6e-08 3.6e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.1 (RCEX-011)
Information: Library Derived Horizontal Res : 2.1e-06 2.1e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.089 0.082 (RCEX-011)
Information: Library Derived Vertical Res : 1.3e-06 1.3e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 3.1e-06 3.1e-06 (RCEX-011)
LR: Layer 3 utilization is 0.00
LR: Layer 3 gcell size is 4
LR: Layer 4 utilization is 0.00
LR: Layer 4 gcell size is 3
LR: Layer 5 utilization is 0.95
LR: Layer 5 gcell size is 2
LR: Layer 6 utilization is 0.00
LR: Layer 6 gcell size is 2
LR: Layer 7 utilization is 0.07
LR: Layer 7 gcell size is 1
LR: Layer 8 utilization is 0.08
LR: Layer 8 gcell size is 1
LR: Layer 9 utilization is 0.52
LR: Layer 9 gcell size is 1
LR: Layer 10 utilization is 0.54
LR: Layer 10 gcell size is 0
LR: Clock routing service standing by
Using cts integrated global router
[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 61 horizontal rows
    65 pre-routes for placement blockage/checking
    7813 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
CTS: Blockage Aware Algorithm
OCV-aware clustering being initialized...

Marking Ignore Pins....
[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 61 horizontal rows
    65 pre-routes for placement blockage/checking
    7813 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
current memory usage 0 bytes
CTS: #+++++++++ BEGIN UNIT INFO +++++++++++#
CTS:  derived scale factor to ns, pf, ohm, um: 
CTS: timeScale: 1ns  = 1.000e+00 libTimeUnit
CTS: capScale:  1pf  = 1.000e+03 libCapUnit
CTS: resScale:  1ohm = 1.000e-06 libResUnit
CTS: distScale: 1um  = 1.000e+04 libDistUnit
CTS: #+++++++++ END UNIT INFO +++++++++++#
CTS: all inverters have too large rise/fall delay skew
CTS: inverter INV_X8: rise/fall delay skew = 0.351063 (> 0.200000) 
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: CPU time=0(s) for timer initialization
CTS: all inverters have too large rise/fall delay skew
CTS: inverter INV_X8: rise/fall delay skew = 0.351063 (> 0.200000) 
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: Prepare sources for clock domain clk
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain clk
CTS: Marking Net clk as cts Ignore : It is a net between clock port and boundary cell
CTS: CTS buffer spreading on. Buffers will be slightly moved to improve congestion
CTS: Prepare sources for clock domain clk
clean drc fixing cell first...
In all, 0 drc fixing cell(s) are cleaned
In all, 0 drc fixing cell(s) beyond exception pins are cleaned

CTS: Prepare sources for clock domain clk
CTS: Skipping net <clk_BC_1> for sizing, It has already been synthesized
CTS: Prepare sources for clock domain clk
CTS: Marking Net clk as cts Ignore : It is a net between clock port and boundary cell
CTS:  Info: will use target transition value for initial CTS stages

Pruning library cells (r/f, pwr)
    Min drive = 0.24399.
    Pruning CLKBUF_X3 because it is inferior (w/ power-considered) to BUF_X2.
    Final pruned buffer set (8 buffers):
	CLKBUF_X1
	BUF_X1
	CLKBUF_X2
	BUF_X2
	BUF_X4
	BUF_X8
	BUF_X16
	BUF_X32

Pruning library cells (r/f, pwr)
    Min drive = 0.24399.
    Final pruned buffer set (6 buffers):
	INV_X1
	INV_X2
	INV_X4
	INV_X8
	INV_X16
	INV_X32
CTDN strong inv (INV_X32): cap_in = 0.045598; 	sutherland_gain = 3.810000 (r: 3.810000, f: 3.820000); sutherland_pwr =  81.814407 (r: 81.814407, f: 81.814224); 	sutherland_pwr_ratio = 0.638529 (r: 0.638529, f: 0.636263); 
CTDN strong buf (BUF_X32): cap_in = 0.024126; 	sutherland_gain = 8.130000 (r: 7.180000, f: 9.370000); sutherland_pwr =  122.778709 (r: 121.884125, f: 123.944435); 	sutherland_pwr_ratio = 0.713745 (r: 0.817463, f: 0.613777); 
CTDN lib estimation: inverters should result in better clock power.
CTS: BA: Net 'clk_BC'
CTS: BA: Root net includes 1 sinks.
CTS: BA: Max delay at toplevel pins = 0.026654
CTS: BA: Max skew at toplevel pins = 0.014699

CTS: Starting clock tree synthesis ...
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS:   Conditions       = worst(1)
CTS: Global design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]     GUI = worst[0.500 0.500]     SDC = undefined/ignored
CTS:   max capacitance  = worst[600.000 600.000]     GUI = worst[600.000 600.000]     SDC = undefined/ignored
CTS:   max fanout       = 2000                   GUI = 2000                   SDC = undefined/ignored
CTS: Global timing/clock tree constraints
CTS:   clock skew       = worst[0.000]
CTS:   insertion delay  = worst[0.000]
CTS:   levels per net   = 200
CTS: Global target spec [rise fall]
CTS:   transition       = worst[0.250 0.250]
CTS:   capacitance      = worst[300.000 300.000]
CTS:   fanout           = 32
CTS: Design infomation
CTS:  total gate levels = 3
CTS: Root clock net clk
CTS:  clock gate levels = 3 (gate levels excluding guide buffers = 1)
CTS:    clock sink pins = 96
CTS:    level  3: gates = 1 (no real gates, guide buffers only)
CTS:    level  2: gates = 1 (no real gates, guide buffers only)
CTS:    level  1: gates = 1
CTS: Buffer/Inverter list for CTS for clock net clk:
CTS:   BUF_X32
CTS:   BUF_X16
CTS:   INV_X32
CTS:   INV_X16
CTS:   INV_X8
CTS:   BUF_X8
CTS: Buffer/Inverter list for DelayInsertion for clock net clk:
CTS:   INV_X32
CTS:   BUF_X32
CTS:   INV_X16
CTS:   BUF_X16
CTS:   INV_X8
CTS:   BUF_X8
CTS:   INV_X1
CTS:   INV_X2
CTS:   INV_X4
CTS:   BUF_X4
CTS:   BUF_X2
CTS:   BUF_X1
CTS:   CLKBUF_X2
CTS:   CLKBUF_X1
CTS:   CLKBUF_X3
Information: Removing clock transition on clock clk ... (CTS-103)
Information: Removing clock transition on clock clk ... (CTS-103)

CTS: gate level 3 clock tree synthesis
CTS:          clock net = clk_BC_1
CTS:        driving pin = INV_X32_BC_1/ZN
CTS: gate level 3 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 3 target spec [rise fall]
CTS:   transition       = worst[0.250 0.250]
CTS:   capacitance      = worst[300.000 300.000]
CTS:   driver cap.      = worst[600.000 600.000]
CTS:   fanout           = 32
CTS: gate level 3 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 200
CTS: -----------------------------------------------

CTS: gate level 3 clock tree synthesis results
CTS:   clock net  : clk_BC_1
CTS:   driving pin: INV_X32_BC_1/ZN
CTS:   load pins  : 96 sink pins, 0 gates/macros pins, 0 ignore pins
CTS:   clock tree skew     = worst[0.015]
CTS:   longest path delay  = worst[0.015](rise)
CTS:   shortest path delay = worst[0.000](rise)
CTS:   total capacitance   = worst[115.570 115.570]
CTS:   buffer level output transition delays [rise fall]
CTS:     level 0: worst[0.012 0.010] worst[0.012 0.010]
CTS:      load 0: worst[0.016 0.014] worst[0.012 0.010]
CTS:   buffer level total load capacitance
CTS:     level 0: worst[115.570 115.570]
CTS: drc violations: 0 0

CTS: gate level 2 clock tree synthesis
CTS:          clock net = clk_BC
CTS:        driving pin = INV_X32_BC/ZN
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 2 target spec [rise fall]
CTS:   transition       = worst[0.250 0.250]
CTS:   capacitance      = worst[300.000 300.000]
CTS:   driver cap.      = worst[600.000 600.000]
CTS:   fanout           = 32
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 200
CTS: -----------------------------------------------
CTS: DI IMPROVE: delay_target CTS:   smallest CTS: 
CTS: DI IMPROVE: best buffer: NangateOpenCellLibrary_ss0p95vn40c/BUF_X32  worst[0.057]CTS: 
CTS: Starting clustering for BUF_X32 with target load = worst[300.000 300.000]
CTS: BA: Relocate: (2 45)  1> (2 45) 
CTS: Completed 1 to 1 clustering
CTS: Starting clustering for BUF_X32 with target load = worst[300.000 300.000]
CTS: BA: Relocate: (3 46)  1> (3 45)  2> (2 45) 
CTS: Completed 1 to 1 clustering
CTS:  BA: this delay [max min] (skew) = worst[0.016 0.016] (0.000)
CTS:  BA: next delay [max min] (skew) = worst[0.036 0.036] (0.000)
CTS: BA: target cap = 0.046 pf
CTS: Pin 1: INV_X32_BC_1/A is selected for next level
CTS:   delay [max min] (skew) = worst[0.029 0.015] (0.015)
CTS: -----------------------------------------------

CTS: gate level 2 clock tree synthesis results
CTS:   clock net  : clk_BC
CTS:   driving pin: INV_X32_BC/ZN
CTS:   load pins  : 0 sink pins, 1 gates/macros pins, 0 ignore pins
CTS:   clock tree skew     = worst[0.015]
CTS:   longest path delay  = worst[0.045](fall)
CTS:   shortest path delay = worst[0.030](fall)
CTS:   total capacitance   = worst[45.747 45.747]
CTS:   gate/macro pin's phase delay
CTS:    1: worst[0.044](fall), worst[0.030](fall): INV_X32_BC_1/A
CTS:   buffer level output transition delays [rise fall]
CTS:     level 0: worst[0.029 0.029] worst[0.004 0.003]
CTS:      load 0: worst[0.029 0.029] worst[0.029 0.029]
CTS:   buffer level total load capacitance
CTS:     level 0: worst[45.747 45.747]
CTS: drc violations: 0 0

CTS: gate level 1 clock tree synthesis
CTS:          clock net = clk
CTS:        driving pin = clk
CTS: gate level 1 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 1 target spec [rise fall]
CTS:   transition       = worst[0.250 0.250]
CTS:   capacitance      = worst[300.000 300.000]
CTS:   driver cap.      = worst[300.000 300.000]
CTS:   fanout           = 32
CTS: gate level 1 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   insertion delay  = worst[0.000]
CTS:   levels per net   = 200
Information: no clock tree synthesis on don't touch net clk. (CTS-614)

CTS: gate level 1 clock tree synthesis results
CTS:   clock net  : clk
CTS:   driving pin: clk
CTS:   load pins  : 0 sink pins, 1 gates/macros pins, 0 ignore pins
CTS:   clock tree skew     = worst[0.015]
CTS:   longest path delay  = worst[0.051](rise)
CTS:   shortest path delay = worst[0.036](rise)
CTS:   total capacitance   = worst[46.130 46.130]
CTS:   gate/macro pin's phase delay
CTS:    1: worst[0.050](rise), worst[0.035](rise): INV_X32_BC/A
CTS:   buffer level output transition delays [rise fall]
CTS:     level 0: worst[0.000 0.000] worst[0.000 0.000]
CTS:      load 0: worst[0.001 0.001] worst[0.000 0.000]
CTS:   buffer level total load capacitance
CTS:     level 0: worst[46.130 46.130]
CTS: Marking Net clk as cts Ignore : It is a net between clock port and boundary cell
CTS: drc violations: 0 0

CTS: Clock tree synthesis completed successfully
CTS:   CPU time:     0 seconds
CTS: Reporting clock tree violations ...
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS:   Global design rules:
CTS:     maximum transition delay [rise,fall] = [0.5,0.5]
CTS:     maximum capacitance = 600
CTS:     maximum fanout = 2000
CTS:     maximum buffer levels per net = 200
CTS: Marking Net clk as cts Ignore : It is a net between clock port and boundary cell
CTS:  
CTS: Summary of clock tree violations: 
CTS:  Total number of transition violations  = 0 
CTS:  Total number of capacitance violations = 0 
CTS: ------------------------------------------------
CTS: Clock Tree Synthesis Summary
CTS: ------------------------------------------------
CTS:       1 clock domain synthesized
CTS:       3 gated clock nets synthesized
CTS:       0 buffer trees inserted
CTS:       0 buffers used (total size = 0)
CTS:       3 clock nets total capacitance = worst[207.448 207.448]
CTS: ------------------------------------------------
CTS: Clock-by-Clock Summary
CTS: ------------------------------------------------
CTS: Root clock net clk
CTS:       3 gated clock nets synthesized
CTS:       0 buffer trees inserted
CTS:       0 buffers used (total size = 0)
CTS:       3 clock nets total capacitance = worst[207.448 207.448]
CTS:   clock tree skew     = worst[0.015]
CTS:   longest path delay  = worst[0.035](rise)
CTS:   shortest path delay = worst[0.021](rise)

CTS: ==================================================
CTS:   Elapsed time: 0 seconds
CTS:   CPU time:     0 seconds on localhost.localdomain
CTS: ==================================================
CTS: Reporting clock tree violations ...
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS:   Global design rules:
CTS:     maximum transition delay [rise,fall] = [0.5,0.5]
CTS:     maximum capacitance = 600
CTS:     maximum fanout = 2000
CTS:     maximum buffer levels per net = 200
CTS: Marking Net clk as cts Ignore : It is a net between clock port and boundary cell
CTS:  
CTS: Summary of clock tree violations: 
CTS:  Total number of transition violations  = 0 
CTS:  Total number of capacitance violations = 0 
CTS: ==================================================
CTS: Start DRC fixing beyond exceptions
CTS: Blockage Aware Algorithm
CTS: Marking Ignore Pins....
[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 61 horizontal rows
    65 pre-routes for placement blockage/checking
    7813 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
CTS: current memory usage 0 bytes
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: CPU time=0(s) for timer initialization
CTS: all inverters have too large rise/fall delay skew
CTS: inverter INV_X8: rise/fall delay skew = 0.351063 (> 0.200000) 
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: Prepare sources for clock domain clk
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: CTS buffer spreading on. Buffers will be slightly moved to improve congestion
CTS: Prepare sources for clock domain clk
CTS: Prepare sources for clock domain clk
CTS: Marking Net clk as cts Ignore : It is a net between clock port and boundary cell

Pruning library cells (r/f, pwr)
    Min drive = 0.24399.
    Pruning CLKBUF_X3 because it is inferior (w/ power-considered) to BUF_X2.
    Final pruned buffer set (8 buffers):
	CLKBUF_X1
	BUF_X1
	CLKBUF_X2
	BUF_X2
	BUF_X4
	BUF_X8
	BUF_X16
	BUF_X32

Pruning library cells (r/f, pwr)
    Min drive = 0.24399.
    Final pruned buffer set (6 buffers):
	INV_X1
	INV_X2
	INV_X4
	INV_X8
	INV_X16
	INV_X32
CTDN strong inv (INV_X32): cap_in = 0.045598; 	sutherland_gain = 3.810000 (r: 3.810000, f: 3.820000); sutherland_pwr =  81.814407 (r: 81.814407, f: 81.814224); 	sutherland_pwr_ratio = 0.638529 (r: 0.638529, f: 0.636263); 
CTDN strong buf (BUF_X32): cap_in = 0.024126; 	sutherland_gain = 8.130000 (r: 7.180000, f: 9.370000); sutherland_pwr =  122.778709 (r: 121.884125, f: 123.944435); 	sutherland_pwr_ratio = 0.713745 (r: 0.817463, f: 0.613777); 
CTDN lib estimation: inverters should result in better clock power.
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: Prepare sources for clock domain clk

CTS: ==================================================
CTS: DRC fixing beyond exceptions completed successfully
CTS:   Elapsed time: 0 seconds
CTS:   CPU time:     0 seconds on localhost.localdomain
CTS: ==================================================
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer metal1 : 0.15 0.14 (RCEX-011)
Information: Library Derived Res for layer metal1 : 5.8e-06 5.8e-06 (RCEX-011)
Information: Library Derived Cap for layer metal2 : 0.097 0.089 (RCEX-011)
Information: Library Derived Res for layer metal2 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal3 : 0.068 0.063 (RCEX-011)
Information: Library Derived Res for layer metal3 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal4 : 0.084 0.078 (RCEX-011)
Information: Library Derived Res for layer metal4 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal5 : 0.072 0.067 (RCEX-011)
Information: Library Derived Res for layer metal5 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal6 : 0.072 0.067 (RCEX-011)
Information: Library Derived Res for layer metal6 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal7 : 0.1 0.096 (RCEX-011)
Information: Library Derived Res for layer metal7 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal8 : 0.1 0.096 (RCEX-011)
Information: Library Derived Res for layer metal8 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal9 : 0.19 0.17 (RCEX-011)
Information: Library Derived Res for layer metal9 : 3.8e-08 3.8e-08 (RCEX-011)
Information: Library Derived Cap for layer metal10 : 0.11 0.1 (RCEX-011)
Information: Library Derived Res for layer metal10 : 3.7e-08 3.7e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.12 0.11 (RCEX-011)
Information: Library Derived Horizontal Res : 2.2e-06 2.2e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.094 0.086 (RCEX-011)
Information: Library Derived Vertical Res : 1.4e-06 1.4e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 3.1e-06 3.1e-06 (RCEX-011)
 CTS Successful 
Optimizing clock tree...
Operating Condition is max
Load global CTS reference options from NID to stack
No valid clocks specified, all clocks will be optimized
CTS: CTS Operating Condition(s): MAX(Worst) 
Clock name : clk 
CTS: Marking Ignore Pins....
[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 61 horizontal rows
    65 pre-routes for placement blockage/checking
    7813 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
CTS: current memory usage 0 bytes
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: CPU time=0(s) for timer initialization
CTS: all inverters have too large rise/fall delay skew
CTS: inverter INV_X8: rise/fall delay skew = 0.351063 (> 0.200000) 
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: Prepare sources for clock domain clk
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: CTS buffer spreading on. Buffers will be slightly moved to improve congestion
CTS: Prepare sources for clock domain clk
CTS: Prepare sources for clock domain clk
CTS: Prepare sources for clock domain clk
CTS: Marking Net clk as cts Ignore : It is a net between clock port and boundary cell

Pruning library cells (r/f, pwr)
    Min drive = 0.25619.
    Pruning CLKBUF_X3 because it is inferior (w/ power-considered) to BUF_X2.
    Final pruned buffer set (8 buffers):
	CLKBUF_X1
	BUF_X1
	CLKBUF_X2
	BUF_X2
	BUF_X4
	BUF_X8
	BUF_X16
	BUF_X32

Pruning library cells (r/f, pwr)
    Min drive = 0.25619.
    Final pruned buffer set (6 buffers):
	INV_X1
	INV_X2
	INV_X4
	INV_X8
	INV_X16
	INV_X32
CTDN strong inv (INV_X32): cap_in = 0.045598; 	sutherland_gain = 3.810000 (r: 3.810000, f: 3.820000); sutherland_pwr =  81.814407 (r: 81.814407, f: 81.814224); 	sutherland_pwr_ratio = 0.638529 (r: 0.638529, f: 0.636263); 
CTDN strong buf (BUF_X32): cap_in = 0.024126; 	sutherland_gain = 8.130000 (r: 7.180000, f: 9.370000); sutherland_pwr =  122.778709 (r: 121.884125, f: 123.944435); 	sutherland_pwr_ratio = 0.713745 (r: 0.817463, f: 0.613777); 
CTDN lib estimation: inverters should result in better clock power.
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTO-ID:    
Choosing the following cells for CTO Delay Insertion and ICDB: 
CTO-  :     BUF_X1, 
CTO-  :     BUF_X2, 
CTO-  :     BUF_X4, 
CTO-  :     BUF_X8, 
CTO-  :     BUF_X16, 
CTO-  :     BUF_X32, 
CTO-  :     CLKBUF_X1, 
CTO-  :     CLKBUF_X2, 
CTO-  :     CLKBUF_X3, 
CTO-  :     INV_X1, 
CTO-  :     INV_X2, 
CTO-  :     INV_X4, 
CTO-  :     INV_X8, 
CTO-  :     INV_X16, 
CTO-  :     INV_X32, 
CTO-  :     

Initializing multicorner optimizer...
Using primary buffers equivalent to 'BUF_X1'.
Using primary inverters equivalent to 'INV_X1'.
Warning: set_delay_calculation is currently set to 'elmore'.  'clock_arnoldi' is suggested. (CTS-352)
Technology-based gate delay scale factors (normalized to the highest):
  Corner 'default:max##ELMORE': 1.000
Technology-based wire delay scale factors (normalized to the highest):
  Corner 'default:max##ELMORE': 1.000
Information: Float pin scale factor for the 'max' operating condition of scenario 'default' is set to 1.000 (CTS-375)
Information: Float pin scale factor for the 'min' operating condition of scenario 'default' is set to 1.000 (CTS-375)
Using the following scale factors for float pins:
  Corner 'default:max##ELMORE': 1.000
Worst clock corner:  default:max##ELMORE
Worst RC delay corner:  default:max##ELMORE
Using normal effort optimization
Using pre-route mode
Using non-mv_mode
Target max transition = 0.021761
Using the CTS integrated router

Selecting library cells for optimization
    Final pruned buffer set (9 buffers):
	CLKBUF_X1
	BUF_X1
	CLKBUF_X2
	BUF_X2
	CLKBUF_X3
	BUF_X4
	BUF_X8
	BUF_X16
	BUF_X32

    Final pruned inverter set (6 inverters):
	INV_X1
	INV_X2
	INV_X4
	INV_X8
	INV_X16
	INV_X32
CTS: Marking Net clk as cts Ignore : It is a net between clock port and boundary cell
CTS: Marking Net clk as cts Ignore : It is a net between clock port and boundary cell


Initializing parameters for clock clk:
Root pin: clk
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
Using max_transition: 0.500 ns
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
Using the following target skews for global optimization:
  Corner 'default:max##ELMORE': 0.018 ns
Using the following target skews for incremental optimization:
  Corner 'default:max##ELMORE': 0.000 ns
Using the following optimization options:
  gate sizing                   :  on
  gate relocation               :  on
  preserve levels               :  off
  area recovery                 :  on
  relax insertion delay         :  off
  balance rc                    :  off
Information: The -balance_rc option is set to false by default, because there are single CTS corner(s). (CTS-1121)
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
Using max_transition 0.500 ns


Starting optimization for clock clk.
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
Using max_transition 0.500 ns

****************************************
* Preoptimization report (clock 'clk') *
****************************************
  Corner 'default:max##ELMORE'
    Estimated Skew (r/f/b) = (0.015 0.000 0.015)
    Estimated Insertion Delay (r/f/b) = (0.039  -inf 0.039)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.012 0.000 0.012)
    Estimated Insertion Delay (r/f/b) = (0.015  -inf 0.015)
  Wire capacitance =  0.0 pf
  Total capacitance = 0.2 pf
  Max transition = 0.015 ns
  Cells = 3 (area=17.556000)
  Inverters = 2 (area=17.556000)
  Inverter Types
  ==============
    INV_X32: 2

Report DRC violations for clock clk (initial)
Total 0 DRC violations for clock clk (initial)
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
 Start (0.024, 0.039), End (0.024, 0.039) 

RC optimization for clock 'clk'
Corner sensitivity to RC skew (normalized to the first corner):
  Corner 'default:max##ELMORE': +0.000
33%   66%   100%   
33%   66%   100%   
Coarse optimization for clock 'clk'
33%   66%   100%   
33%   66%   100%   
33%   66%   100%   
33%   66%   100%   
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
 Start (0.026, 0.037), End (0.026, 0.037) 

Detailed optimization for clock 'clk'
33%   66%   100%   
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
Using max_transition 0.500 ns
Starting optimization pass for clock clk:
Start path based optimization 
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
 Start (0.026, 0.037), End (0.026, 0.037) 

CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
 Start (0.026, 0.037), End (0.026, 0.037) 

33%   66%   100%   
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
 Start (0.026, 0.037), End (0.026, 0.037) 

CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
 Start (0.026, 0.037), End (0.026, 0.037) 

CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
 Start (0.026, 0.037), End (0.026, 0.037) 

CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
 Start (0.026, 0.037), End (0.026, 0.037) 

CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
 Start (0.026, 0.037), End (0.026, 0.037) 

CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
 Start (0.026, 0.037), End (0.026, 0.037) 

CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
Using max_transition 0.500 ns
Switch to low metal layer for clock 'clk':

 Total 0 out of 3 nets switched to low metal layer for clock 'clk' with largest cap change 0.00 percent
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
 Start (0.026, 0.037), End (0.026, 0.037) 

Area recovery optimization for clock 'clk':
33%   66%   100%   

 Total 0 buffers removed (all paths) for clock 'clk'

*************************************************
* Multicorner optimization report (clock 'clk') *
*************************************************
  Corner 'default:max##ELMORE'
    Estimated Skew (r/f/b) = (0.011 0.000 0.011)
    Estimated Insertion Delay (r/f/b) = (0.037  -inf 0.037)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.009 0.000 0.009)
    Estimated Insertion Delay (r/f/b) = (0.013  -inf 0.013)
  Wire capacitance =  0.0 pf
  Total capacitance = 0.2 pf
  Max transition = 0.012 ns
  Cells = 3 (area=17.556000)
  Inverters = 2 (area=17.556000)
  Inverter Types
  ==============
    INV_X32: 2


++ Longest path for clock clk in corner 'default:max##ELMORE':
 object                               fan cap  trn inc  arr r location
 clk (port)                                      3   0    0 r (   0  798) 
 clk (port)                                      0   0    0 r (   0  798) 
 clk (net)                              1  46                 
 INV_X32_BC/A (INV_X32)                          2   2    2 r (  53  810) 
 INV_X32_BC/ZN (INV_X32)                         3   6    8 f (  51  813) 
 clk_BC (net)                           1  43                 
 INV_X32_BC_1/A (INV_X32)                        3   2   10 f (  74  769) 
 INV_X32_BC_1/ZN (INV_X32)                       8  13   23 r (  75  766) 
 clk_BC_1 (net)                        96 118                 
 operand1_reg/out_reg_24_/CK (DFF_X1)           12  13   37 r ( 592   27) 


++ Shortest path for clock clk in corner 'default:max##ELMORE':
 object                               fan cap  trn inc  arr r location
 clk (port)                                      3   0    0 r (   0  798) 
 clk (port)                                      0   0    0 r (   0  798) 
 clk (net)                              1  46                 
 INV_X32_BC/A (INV_X32)                          2   2    2 r (  53  810) 
 INV_X32_BC/ZN (INV_X32)                         3   6    8 f (  51  813) 
 clk_BC (net)                           1  43                 
 INV_X32_BC_1/A (INV_X32)                        3   2   10 f (  74  769) 
 INV_X32_BC_1/ZN (INV_X32)                       8  13   23 r (  75  766) 
 clk_BC_1 (net)                        96 118                 
 output_reg/out_reg_31_/CK (DFF_X1)              8   2   26 r (  36  811) 


++ Longest path for clock clk in corner 'RC-ONLY':
 object                               fan cap  trn inc  arr r location
 clk (port)                                      3   0    0 r (   0  798) 
 clk (port)                                      0   0    0 r (   0  798) 
 clk (net)                              1  46                 
 INV_X32_BC/A (INV_X32)                          2   1    1 r (  53  810) 
 INV_X32_BC/ZN (INV_X32)                         0   0    1 f (  51  813) 
 clk_BC (net)                           1  43                 
 INV_X32_BC_1/A (INV_X32)                        2   1    3 f (  74  769) 
 INV_X32_BC_1/ZN (INV_X32)                       0   0    3 r (  75  766) 
 clk_BC_1 (net)                        96 118                 
 operand1_reg/out_reg_24_/CK (DFF_X1)           12  10   13 r ( 592   27) 


++ Shortest path for clock clk in corner 'RC-ONLY':
 object                               fan cap  trn inc  arr r location
 clk (port)                                      3   0    0 r (   0  798) 
 clk (port)                                      0   0    0 r (   0  798) 
 clk (net)                              1  46                 
 INV_X32_BC/A (INV_X32)                          2   1    1 r (  53  810) 
 INV_X32_BC/ZN (INV_X32)                         0   0    1 f (  51  813) 
 clk_BC (net)                           1  43                 
 INV_X32_BC_1/A (INV_X32)                        2   1    3 f (  74  769) 
 INV_X32_BC_1/ZN (INV_X32)                       0   0    3 r (  75  766) 
 clk_BC_1 (net)                        96 118                 
 output_reg/out_reg_31_/CK (DFF_X1)              1   1    4 r (  36  811) 

Report DRC violations for clock clk (final)
Total 0 DRC violations for clock clk (final)

  Legalizing Placement
  --------------------

[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 61 horizontal rows
    65 pre-routes for placement blockage/checking
    7813 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : FPM_final
  Version: G-2012.06-ICC-SP2
  Date   : Fri Dec 29 03:54:49 2017
****************************************
Std cell utilization: 60.07%  (16490/(27450-0))
(Non-fixed + Fixed)
Std cell utilization: 59.98%  (16424/(27450-66))
(Non-fixed only)
Chip area:            27450    sites, bbox (2.00 2.00 87.50 87.40) um
Std cell area:        16490    sites, (non-fixed:16424  fixed:66)
                      2217     cells, (non-fixed:2215   fixed:2)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      66       sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       30 
Avg. std cell width:  1.16 um 
Site array:           unit     (width: 0.19 um, height: 1.40 um, rows: 61)
Physical DB scale:    10000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : FPM_final
  Version: G-2012.06-ICC-SP2
  Date   : Fri Dec 29 03:54:49 2017
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
metal4     none          ---         ---       via additive      ---
metal5     none          ---         ---       via additive      ---
metal6     none          ---         ---       via additive      ---
metal7     none          ---         ---       via additive      ---
metal8     none          ---         ---       via additive      ---
metal9     none          ---         ---       via additive      ---
metal10    none          ---         ---       via additive      ---
Legalizing 9 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : FPM_final
  Version: G-2012.06-ICC-SP2
  Date   : Fri Dec 29 03:54:49 2017
****************************************

avg cell displacement:    0.986 um ( 0.70 row height)
max cell displacement:    1.451 um ( 1.04 row height)
std deviation:            0.532 um ( 0.38 row height)
number of cell moved:        18 cells (out of 2215 cells)

Total 0 cells has large displacement (e.g. > 4.200 um or 3 row height)


  Placement Legalization Complete
  -------------------------------

Information: Updating database...
Unsetting the GR Options
LR: 1 out of 3 clock nets rerouted
LR: Clock routing service terminated
Invalidate design extracted status
Optimize clock tree Successful...
Setting hold fix requirement...
Performing optimization...

  Loading design 'FPM_final'
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer metal1 : 0.15 0.14 (RCEX-011)
Information: Library Derived Res for layer metal1 : 5.8e-06 5.8e-06 (RCEX-011)
Information: Library Derived Cap for layer metal2 : 0.097 0.089 (RCEX-011)
Information: Library Derived Res for layer metal2 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal3 : 0.068 0.063 (RCEX-011)
Information: Library Derived Res for layer metal3 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal4 : 0.084 0.078 (RCEX-011)
Information: Library Derived Res for layer metal4 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal5 : 0.072 0.067 (RCEX-011)
Information: Library Derived Res for layer metal5 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal6 : 0.072 0.067 (RCEX-011)
Information: Library Derived Res for layer metal6 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal7 : 0.1 0.096 (RCEX-011)
Information: Library Derived Res for layer metal7 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal8 : 0.1 0.096 (RCEX-011)
Information: Library Derived Res for layer metal8 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal9 : 0.19 0.17 (RCEX-011)
Information: Library Derived Res for layer metal9 : 3.8e-08 3.8e-08 (RCEX-011)
Information: Library Derived Cap for layer metal10 : 0.11 0.1 (RCEX-011)
Information: Library Derived Res for layer metal10 : 3.7e-08 3.7e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.12 0.11 (RCEX-011)
Information: Library Derived Horizontal Res : 2.2e-06 2.2e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.094 0.086 (RCEX-011)
Information: Library Derived Vertical Res : 1.4e-06 1.4e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 3.1e-06 3.1e-06 (RCEX-011)

                  Incremental high fanout optimization starts
================================================================

 Collecting Buffer Trees ... Found 0

                  Incremental high fanout optimization completes
================================================================


  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0
  Nets with DRC Violations: 0
  Total moveable cell area: 4368.8
  Total fixed cell area: 17.6
  Total physical cell area: 4386.3
  Core area: (20000 20000 875000 874000)


  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                             MIN DELAY
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01    4386.3      0.00       0.0       0.0                               -1.32
    0:00:02    4388.2      0.00       0.0       0.0                               -1.23


  Beginning Phase 1 Design Rule Fixing  (min_path)
  ------------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                             MIN DELAY
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02    4388.2      0.00       0.0       0.0                               -1.23
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
    0:00:06    4461.4      0.00       0.0       0.0                                0.00

  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1)
  -----------------------------------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Information: Executable name is '/usr/synopsys/IC_Compiler/amd64/syn/bin/rpsa_exec'.  (PSYN-877)
20%...40%...60%...80%...100% done.
Memory usage for placement task 25 Mbytes -- main task 233 Mbytes.
[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 61 horizontal rows
    65 pre-routes for placement blockage/checking
    7813 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : FPM_final
  Version: G-2012.06-ICC-SP2
  Date   : Fri Dec 29 03:54:59 2017
****************************************
Std cell utilization: 61.10%  (16772/(27450-0))
(Non-fixed + Fixed)
Std cell utilization: 61.01%  (16706/(27450-66))
(Non-fixed only)
Chip area:            27450    sites, bbox (2.00 2.00 87.50 87.40) um
Std cell area:        16772    sites, (non-fixed:16706  fixed:66)
                      2245     cells, (non-fixed:2243   fixed:2)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      66       sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       35 
Avg. std cell width:  1.32 um 
Site array:           unit     (width: 0.19 um, height: 1.40 um, rows: 61)
Physical DB scale:    10000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : FPM_final
  Version: G-2012.06-ICC-SP2
  Date   : Fri Dec 29 03:54:59 2017
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
metal4     none          ---         ---       via additive      ---
metal5     none          ---         ---       via additive      ---
metal6     none          ---         ---       via additive      ---
metal7     none          ---         ---       via additive      ---
metal8     none          ---         ---       via additive      ---
metal9     none          ---         ---       via additive      ---
metal10    none          ---         ---       via additive      ---
Legalizing 2172 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.1 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : FPM_final
  Version: G-2012.06-ICC-SP2
  Date   : Fri Dec 29 03:54:59 2017
****************************************

avg cell displacement:    0.354 um ( 0.25 row height)
max cell displacement:    1.889 um ( 1.35 row height)
std deviation:            0.212 um ( 0.15 row height)
number of cell moved:      2149 cells (out of 2243 cells)

Total 0 cells has large displacement (e.g. > 4.200 um or 3 row height)


  Placement Optimization Complete
  -------------------------------


  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0
  Nets with DRC Violations: 0
  Total moveable cell area: 4443.8
  Total fixed cell area: 17.6
  Total physical cell area: 4461.4
  Core area: (20000 20000 875000 874000)


  Timing and DRC Optimization (Stage 2)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                             MIN DELAY
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:11    4461.4      0.00       0.0       0.0                               -0.00


  Beginning Phase 1 Design Rule Fixing  (min_path)
  ------------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                             MIN DELAY
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:11    4461.4      0.00       0.0       0.0                               -0.00
    0:00:11    4462.9      0.00       0.0       0.0                                0.00
    0:00:11    4462.9      0.00       0.0       0.0                                0.00
    0:00:11    4462.9      0.00       0.0       0.0                                0.00
    0:00:11    4462.9      0.00       0.0       0.0                                0.00
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)

  Optimization Complete
  ---------------------

  Placement Optimization (Stage 2)
  -----------------------------------------------------

[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 61 horizontal rows
    65 pre-routes for placement blockage/checking
    7813 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : FPM_final
  Version: G-2012.06-ICC-SP2
  Date   : Fri Dec 29 03:55:00 2017
****************************************
Std cell utilization: 61.12%  (16778/(27450-0))
(Non-fixed + Fixed)
Std cell utilization: 61.03%  (16712/(27450-66))
(Non-fixed only)
Chip area:            27450    sites, bbox (2.00 2.00 87.50 87.40) um
Std cell area:        16778    sites, (non-fixed:16712  fixed:66)
                      2247     cells, (non-fixed:2245   fixed:2)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      66       sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       35 
Avg. std cell width:  1.32 um 
Site array:           unit     (width: 0.19 um, height: 1.40 um, rows: 61)
Physical DB scale:    10000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : FPM_final
  Version: G-2012.06-ICC-SP2
  Date   : Fri Dec 29 03:55:00 2017
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
metal4     none          ---         ---       via additive      ---
metal5     none          ---         ---       via additive      ---
metal6     none          ---         ---       via additive      ---
metal7     none          ---         ---       via additive      ---
metal8     none          ---         ---       via additive      ---
metal9     none          ---         ---       via additive      ---
metal10    none          ---         ---       via additive      ---
Legalizing 4 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : FPM_final
  Version: G-2012.06-ICC-SP2
  Date   : Fri Dec 29 03:55:00 2017
****************************************

avg cell displacement:    0.324 um ( 0.23 row height)
max cell displacement:    1.400 um ( 1.00 row height)
std deviation:            0.345 um ( 0.25 row height)
number of cell moved:         4 cells (out of 2245 cells)

Total 0 cells has large displacement (e.g. > 4.200 um or 3 row height)


  Placement Optimization Complete
  -------------------------------


  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0
  Nets with DRC Violations: 0
  Total moveable cell area: 4445.4
  Total fixed cell area: 17.6
  Total physical cell area: 4463.0
  Core area: (20000 20000 875000 874000)

[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 61 horizontal rows
    65 pre-routes for placement blockage/checking
    7813 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (14000), object's width and height(895000,894000). (PSYN-523)
Warning: Die area is not integer multiples of min site width (1900), object's width and height(895000,894000). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
--------------------------------------------------
QoR Report for physical synthesis (Final Placement)
--------------------------------------------------
CPU: 45, MEM: 244592640


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              77.00
  Critical Path Length:          4.28
  Critical Path Slack:           0.87
  Critical Path Clk Period:      5.54
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.00
  Total Hold Violation:         -0.00
  No. of Hold Violations:        1.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          9
  Hierarchical Port Count:        656
  Leaf Cell Count:               2247
  Buf/Inv Cell Count:             207
  CT Buf/Inv Cell Count:            2
  Combinational Cell Count:      2151
  Sequential Cell Count:           96
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:         4028.84
  Noncombinational Area:       434.11
  Buf/Inv Area:                189.66
  Net Area:                      0.00
  Net XLength        :       10876.03
  Net YLength        :       12120.24
  -----------------------------------
  Cell Area:                  4462.95
  Design Area:                4462.95
  Net Length        :        22996.28


  Design Rules
  -----------------------------------
  Total Number of Nets:          2862
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: localhost.localdomain

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                7.32
  -----------------------------------------
  Overall Compile Time:                7.50
  Overall Compile Wall Clock Time:     7.59



Information: Updating database...
Routing clock nets...
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = metal1
Cell Max-Routing-Layer = metal10
Via on layer (via1) needs more than one tracks
Warning: Layer metal1 pitch 0.140 may be too small: wire/via-down 0.140, wire/via-up 0.165. (ZRT-026)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   12  Alloctr   12  Proc  757 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_global_options'

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,89.50,89.40)
Number of routing layers = 10
layer metal1, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.14
layer metal2, dir Ver, min width = 0.07, min space = 0.07 pitch = 0.19
layer metal3, dir Hor, min width = 0.07, min space = 0.07 pitch = 0.38
layer metal4, dir Ver, min width = 0.14, min space = 0.14 pitch = 0.38
layer metal5, dir Hor, min width = 0.14, min space = 0.14 pitch = 0.76
layer metal6, dir Ver, min width = 0.14, min space = 0.14 pitch = 0.76
layer metal7, dir Hor, min width = 0.40, min space = 0.40 pitch = 1.52
layer metal8, dir Ver, min width = 0.40, min space = 0.40 pitch = 1.52
layer metal9, dir Hor, min width = 0.80, min space = 0.80 pitch = 3.04
layer metal10, dir Ver, min width = 0.80, min space = 0.80 pitch = 3.04
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   12  Alloctr   13  Proc  757 
Net statistics:
Total number of nets     = 2812
Number of nets to route  = 3
1 nets are partially connected,
 of which 0 are detail routed and 1 are global routed.
4 nets are fully connected,
 of which 2 are detail routed and 2 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   13  Alloctr   13  Proc  757 
Average gCell capacity  2.53	 on layer (1)	 metal1
Average gCell capacity  5.82	 on layer (2)	 metal2
Average gCell capacity  3.16	 on layer (3)	 metal3
Average gCell capacity  2.60	 on layer (4)	 metal4
Average gCell capacity  0.12	 on layer (5)	 metal5
Average gCell capacity  1.80	 on layer (6)	 metal6
Average gCell capacity  0.90	 on layer (7)	 metal7
Average gCell capacity  0.92	 on layer (8)	 metal8
Average gCell capacity  0.46	 on layer (9)	 metal9
Average gCell capacity  0.44	 on layer (10)	 metal10
Average number of tracks per gCell 10.16	 on layer (1)	 metal1
Average number of tracks per gCell 7.49	 on layer (2)	 metal2
Average number of tracks per gCell 3.76	 on layer (3)	 metal3
Average number of tracks per gCell 3.75	 on layer (4)	 metal4
Average number of tracks per gCell 1.89	 on layer (5)	 metal5
Average number of tracks per gCell 1.90	 on layer (6)	 metal6
Average number of tracks per gCell 0.95	 on layer (7)	 metal7
Average number of tracks per gCell 0.95	 on layer (8)	 metal8
Average number of tracks per gCell 0.49	 on layer (9)	 metal9
Average number of tracks per gCell 0.49	 on layer (10)	 metal10
Number of gCells = 39690
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   13  Alloctr   13  Proc  757 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   13  Alloctr   13  Proc  757 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   13  Alloctr   13  Proc  758 
Information: Using 1 threads for routing. (ZRT-444)

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   13  Alloctr   13  Proc  758 
Initial. Routing result:
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal1     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal2     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal3     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal4     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal7     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal9     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal10    Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 425.90
Initial. Layer metal1 wire length = 0.00
Initial. Layer metal2 wire length = 0.00
Initial. Layer metal3 wire length = 182.30
Initial. Layer metal4 wire length = 243.60
Initial. Layer metal5 wire length = 0.00
Initial. Layer metal6 wire length = 0.00
Initial. Layer metal7 wire length = 0.00
Initial. Layer metal8 wire length = 0.00
Initial. Layer metal9 wire length = 0.00
Initial. Layer metal10 wire length = 0.00
Initial. Total Number of Contacts = 316
Initial. Via VIA12 count = 100
Initial. Via VIA23 count = 100
Initial. Via VIA34 count = 116
Initial. Via VIA45 count = 0
Initial. Via VIA56 count = 0
Initial. Via VIA67 count = 0
Initial. Via VIA78 count = 0
Initial. Via VIA89 count = 0
Initial. Via VIA910 count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   13  Alloctr   13  Proc  758 
phase1. Routing result:
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal1     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal2     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal3     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal4     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal7     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal9     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal10    Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 425.90
phase1. Layer metal1 wire length = 0.00
phase1. Layer metal2 wire length = 0.00
phase1. Layer metal3 wire length = 182.30
phase1. Layer metal4 wire length = 243.60
phase1. Layer metal5 wire length = 0.00
phase1. Layer metal6 wire length = 0.00
phase1. Layer metal7 wire length = 0.00
phase1. Layer metal8 wire length = 0.00
phase1. Layer metal9 wire length = 0.00
phase1. Layer metal10 wire length = 0.00
phase1. Total Number of Contacts = 316
phase1. Via VIA12 count = 100
phase1. Via VIA23 count = 100
phase1. Via VIA34 count = 116
phase1. Via VIA45 count = 0
phase1. Via VIA56 count = 0
phase1. Via VIA67 count = 0
phase1. Via VIA78 count = 0
phase1. Via VIA89 count = 0
phase1. Via VIA910 count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used   13  Alloctr   13  Proc  758 
phase2. Routing result:
phase2. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal1     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal2     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal3     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal4     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal7     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal9     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal10    Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 425.90
phase2. Layer metal1 wire length = 0.00
phase2. Layer metal2 wire length = 0.00
phase2. Layer metal3 wire length = 182.30
phase2. Layer metal4 wire length = 243.60
phase2. Layer metal5 wire length = 0.00
phase2. Layer metal6 wire length = 0.00
phase2. Layer metal7 wire length = 0.00
phase2. Layer metal8 wire length = 0.00
phase2. Layer metal9 wire length = 0.00
phase2. Layer metal10 wire length = 0.00
phase2. Total Number of Contacts = 316
phase2. Via VIA12 count = 100
phase2. Via VIA23 count = 100
phase2. Via VIA34 count = 116
phase2. Via VIA45 count = 0
phase2. Via VIA56 count = 0
phase2. Via VIA67 count = 0
phase2. Via VIA78 count = 0
phase2. Via VIA89 count = 0
phase2. Via VIA910 count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   13  Alloctr   13  Proc  758 

Information: Global Routing terminated early: true (ZRT-103)

Congestion utilization per direction:
Average vertical track utilization   =  0.48 %
Peak    vertical track utilization   = 20.00 %
Average horizontal track utilization =  0.73 %
Peak    horizontal track utilization = 50.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used   13  Alloctr   13  Proc  758 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    1  Alloctr    1  Proc    0 
[GR: Done] Total (MB): Used   13  Alloctr   13  Proc  758 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used   12  Alloctr   12  Proc  758 

Start track assignment

Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_track_options'

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Read routes] Total (MB): Used   12  Alloctr   13  Proc  758 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 135 of 440


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   12  Alloctr   13  Proc  758 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   12  Alloctr   13  Proc  758 

Number of wires with overlap after iteration 1 = 5 of 294


Wire length and via report:
---------------------------
Number of metal1 wires: 0 		  : 0
Number of metal2 wires: 88 		 VIA12: 100
Number of metal3 wires: 119 		 VIA23: 100
Number of metal4 wires: 87 		 VIA34: 120
Number of metal5 wires: 0 		 VIA45: 0
Number of metal6 wires: 0 		 VIA56: 0
Number of metal7 wires: 0 		 VIA67: 0
Number of metal8 wires: 0 		 VIA78: 0
Number of metal9 wires: 0 		 VIA89: 0
Number of metal10 wires: 0 		 VIA910: 0
Total number of wires: 294 		 vias: 320

Total metal1 wire length: 0.0
Total metal2 wire length: 13.8
Total metal3 wire length: 191.2
Total metal4 wire length: 238.7
Total metal5 wire length: 0.0
Total metal6 wire length: 0.0
Total metal7 wire length: 0.0
Total metal8 wire length: 0.0
Total metal9 wire length: 0.0
Total metal10 wire length: 0.0
Total wire length: 443.7

Longest metal1 wire length: 0.0
Longest metal2 wire length: 0.6
Longest metal3 wire length: 17.9
Longest metal4 wire length: 64.6
Longest metal5 wire length: 0.0
Longest metal6 wire length: 0.0
Longest metal7 wire length: 0.0
Longest metal8 wire length: 0.0
Longest metal9 wire length: 0.0
Longest metal10 wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   12  Alloctr   13  Proc  758 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_detail_options'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Dr init] Total (MB): Used   12  Alloctr   13  Proc  758 
Total number of nets = 2812, of which 0 are not extracted
Total number of open nets = 2807, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed	1/49 Partitions, Violations =	0
Routed	2/49 Partitions, Violations =	0
Routed	3/49 Partitions, Violations =	0
Routed	4/49 Partitions, Violations =	0
Routed	5/49 Partitions, Violations =	0
Routed	6/49 Partitions, Violations =	0
Routed	7/49 Partitions, Violations =	0
Routed	8/49 Partitions, Violations =	0
Routed	9/49 Partitions, Violations =	0
Routed	10/49 Partitions, Violations =	0
Routed	11/49 Partitions, Violations =	0
Routed	12/49 Partitions, Violations =	0
Routed	13/49 Partitions, Violations =	0
Routed	14/49 Partitions, Violations =	0
Routed	15/49 Partitions, Violations =	0
Routed	16/49 Partitions, Violations =	0
Routed	17/49 Partitions, Violations =	0
Routed	18/49 Partitions, Violations =	0
Routed	19/49 Partitions, Violations =	0
Routed	20/49 Partitions, Violations =	0
Routed	21/49 Partitions, Violations =	0
Routed	22/49 Partitions, Violations =	0
Routed	23/49 Partitions, Violations =	0
Routed	24/49 Partitions, Violations =	0
Routed	25/49 Partitions, Violations =	0
Routed	26/49 Partitions, Violations =	0
Routed	27/49 Partitions, Violations =	0
Routed	28/49 Partitions, Violations =	0
Routed	29/49 Partitions, Violations =	0
Routed	30/49 Partitions, Violations =	0
Routed	31/49 Partitions, Violations =	0
Routed	32/49 Partitions, Violations =	0
Routed	33/49 Partitions, Violations =	0
Routed	34/49 Partitions, Violations =	0
Routed	35/49 Partitions, Violations =	0
Routed	36/49 Partitions, Violations =	0
Routed	37/49 Partitions, Violations =	0
Routed	38/49 Partitions, Violations =	0
Routed	39/49 Partitions, Violations =	0
Routed	40/49 Partitions, Violations =	0
Routed	41/49 Partitions, Violations =	0
Routed	42/49 Partitions, Violations =	0
Routed	43/49 Partitions, Violations =	0
Routed	44/49 Partitions, Violations =	0
Routed	45/49 Partitions, Violations =	0
Routed	46/49 Partitions, Violations =	0
Routed	47/49 Partitions, Violations =	0
Routed	48/49 Partitions, Violations =	0
Routed	49/49 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0

[Iter 0] Elapsed real time: 0:00:00 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 0] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Iter 0] Total (MB): Used   13  Alloctr   14  Proc  758 

End DR iteration 0 with 49 parts

Finish DR since reached 0 DRC

Information: Detail Routing terminated early because DRCs were not converging: false (ZRT-312)
[DR] Elapsed real time: 0:00:00 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   12  Alloctr   13  Proc  758 
[DR: Done] Elapsed real time: 0:00:00 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   12  Alloctr   13  Proc  758 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0



Total Wire Length =                    447 micron
Total Number of Contacts =             312
Total Number of Wires =                247
Total Number of PtConns =              152
Total Number of Routable Wires =       247
Total Routable Wire Length =           441 micron
	Layer     metal1 :          0 micron
	Layer     metal2 :         16 micron
	Layer     metal3 :        196 micron
	Layer     metal4 :        236 micron
	Layer     metal5 :          0 micron
	Layer     metal6 :          0 micron
	Layer     metal7 :          0 micron
	Layer     metal8 :          0 micron
	Layer     metal9 :          0 micron
	Layer    metal10 :          0 micron
	Via        VIA34 :        112
	Via        VIA23 :        100
	Via        VIA12 :          9
	Via   VIA12(rot) :         91

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 312 vias)
 
    Layer via1       =  0.00% (0      / 100     vias)
        Un-optimized = 100.00% (100     vias)
    Layer via2       =  0.00% (0      / 100     vias)
        Un-optimized = 100.00% (100     vias)
    Layer via3       =  0.00% (0      / 112     vias)
        Un-optimized = 100.00% (112     vias)
 
  Total double via conversion rate    =  0.00% (0 / 312 vias)
 
    Layer via1       =  0.00% (0      / 100     vias)
    Layer via2       =  0.00% (0      / 100     vias)
    Layer via3       =  0.00% (0      / 112     vias)
 

Total number of nets = 2812
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined

Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
Routing of clock nets Successful.
RC Extraction...

  Loading design 'FPM_final'




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Warning: Not enough nets are routed (3/2810 < 0.66667); will do extraction by using placement congestion map as background. (RCEX-047)
Memory usage for extraction task 104 Mbytes -- main task 233 Mbytes.
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRVirtualC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is -40/-40/-40. (RCEX-043)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer metal1 : 0.15 0.14 (RCEX-011)
Information: Library Derived Res for layer metal1 : 5.8e-06 5.8e-06 (RCEX-011)
Information: Library Derived Cap for layer metal2 : 0.097 0.089 (RCEX-011)
Information: Library Derived Res for layer metal2 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal3 : 0.068 0.063 (RCEX-011)
Information: Library Derived Res for layer metal3 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal4 : 0.084 0.078 (RCEX-011)
Information: Library Derived Res for layer metal4 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal5 : 0.072 0.067 (RCEX-011)
Information: Library Derived Res for layer metal5 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal6 : 0.072 0.067 (RCEX-011)
Information: Library Derived Res for layer metal6 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal7 : 0.1 0.096 (RCEX-011)
Information: Library Derived Res for layer metal7 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal8 : 0.1 0.096 (RCEX-011)
Information: Library Derived Res for layer metal8 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal9 : 0.19 0.17 (RCEX-011)
Information: Library Derived Res for layer metal9 : 3.8e-08 3.8e-08 (RCEX-011)
Information: Library Derived Cap for layer metal10 : 0.11 0.1 (RCEX-011)
Information: Library Derived Res for layer metal10 : 3.7e-08 3.7e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.12 0.11 (RCEX-011)
Information: Library Derived Horizontal Res : 2.2e-06 2.2e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.094 0.086 (RCEX-011)
Information: Library Derived Vertical Res : 1.4e-06 1.4e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 3.1e-06 3.1e-06 (RCEX-011)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
Report clock tree summary results after clock routing and extraction
Information: Updating graph... (UID-83)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : clock tree
Design : FPM_final
Version: G-2012.06-ICC-SP2
Date   : Fri Dec 29 03:55:05 2017
****************************************

Information: Float pin scale factor for the 'max' operating condition of scenario 'default' is set to 1.000 (CTS-375)

============= Clock Tree Summary ==============
Clock                Sinks     CTBuffers ClkCells  Skew      LongestPath TotalDRC   BufferArea
-----------------------------------------------------------------------------------------------
clk                  96        2         2         0.0098    0.0344      0             17.5560
 
****************************************
Report : qor
Design : FPM_final
Version: G-2012.06-ICC-SP2
Date   : Fri Dec 29 03:55:05 2017
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              77.00
  Critical Path Length:          4.28
  Critical Path Slack:           0.87
  Critical Path Clk Period:      5.54
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.00
  Total Hold Violation:         -0.00
  No. of Hold Violations:        2.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          9
  Hierarchical Port Count:        656
  Leaf Cell Count:               2247
  Buf/Inv Cell Count:             207
  CT Buf/Inv Cell Count:            2
  Combinational Cell Count:      2151
  Sequential Cell Count:           96
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     4028.836007
  Noncombinational Area:   434.111984
  Buf/Inv Area:            189.657999
  Net Area:                  0.000000
  Net XLength        :       11076.53
  Net YLength        :       12375.39
  -----------------------------------
  Cell Area:              4462.947991
  Design Area:            4462.947991
  Net Length        :        23451.91


  Design Rules
  -----------------------------------
  Total Number of Nets:          2862
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: localhost.localdomain

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                7.32
  -----------------------------------------
  Overall Compile Time:                7.50
  Overall Compile Wall Clock Time:     7.59

Unsetting hold fix requirement...
Information: Removing attribute 'fix_hold' from clock 'clk'. (MWUI-032)
clock_opt completed Successfully
1
# DEFINING POWER/GROUND NETS AND PINS			 
derive_pg_connection -power_net VDD					 -ground_net VSS				 -power_pin VDD					 -ground_pin VSS	
Information: connected 46 power ports and 46 ground ports
1
save_mw_cel -as ${design}_5_cts
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named FPM_final_5_cts. (UIG-5)
1
puts "finish_cts"
finish_cts
##############################################
########### 6. Routing   #####################
##############################################
puts "start_route"
start_route
check_routeability

Create error cell FPM_final.err ...

============================================
==        Check Pin-Spot Min-Grid         ==
============================================


============================================
==         Check Pin out of bound         ==
============================================


No out-of-bound error found

============================================
==             Check Min-Grid             ==
============================================

No min-grid error found

============================================
==        Check for blocked ports         ==
============================================

No blocked port was detected

[        CHECK DESIGN] CPU = 0:00:00, Elapsed = 0:00:00

[        CHECK DESIGN] Peak Memory =    232M Data =      9M

Update error cell ...
1
set_delay_calculation_options -arnoldi_effort low
1
set_net_routing_layer_constraints 	-max_layer_name metal5 -min_layer_name metal1 {*}
Warning: Net 'clk_BC_1' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'clk' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'clk_BC' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
1
set_si_options -route_xtalk_prevention true	 -delta_delay true 	 -min_delta_delay true 	 -static_noise true	 -max_transition_mode normal_slew 	 -timing_window true 
Information: Existing back annotation will be deleted.   (UID-1006)
1
set_route_options -groute_timing_driven true 	-groute_incremental true 	-track_assign_timing_driven true 	-same_net_notch check_and_fix 
1
route_opt -effort high 	-stage track 	-xtalk_reduction 	-incremental 
Information: Running detail route with timing driven mode save after iteration 1 (route_opt default). (ROPT-020)
ROPT:    route_opt strategy for the design:
ROPT:    Stage                                 : track
ROPT:    Effort                                : high
ROPT:    Power mode                            : none
ROPT:    Incremental                           : Yes
ROPT:    Crosstalk reduction                   : Yes
ROPT:    Search-Repair loops                   : 10 
ROPT:    ECO Search-Repair loops               : 4 
ROPT:    Crosstalk Optimization loops          : 1 
ROPT:    Fix Hold Mode                         : route_based 
ROPT:    Route Violation threshold             : 3000 
 Routeopt: Using zrt router
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running global route with crosstalk driven mode true (user_define). (ROPT-021)
Information: Running track assign with crosstalk driven mode true (user_define). (ROPT-021)

  Loading design 'FPM_final'




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Warning: Not enough nets are routed (3/2810 < 0.66667); will do extraction by using placement congestion map as background. (RCEX-047)
Memory usage for extraction task 107 Mbytes -- main task 233 Mbytes.
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRVirtualC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is -40/-40/-40. (RCEX-043)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer metal1 : 0.15 0.14 (RCEX-011)
Information: Library Derived Res for layer metal1 : 5.8e-06 5.8e-06 (RCEX-011)
Information: Library Derived Cap for layer metal2 : 0.097 0.089 (RCEX-011)
Information: Library Derived Res for layer metal2 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal3 : 0.068 0.063 (RCEX-011)
Information: Library Derived Res for layer metal3 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal4 : 0.084 0.078 (RCEX-011)
Information: Library Derived Res for layer metal4 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal5 : 0.072 0.067 (RCEX-011)
Information: Library Derived Res for layer metal5 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal6 : 0.072 0.067 (RCEX-011)
Information: Library Derived Res for layer metal6 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal7 : 0.1 0.096 (RCEX-011)
Information: Library Derived Res for layer metal7 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal8 : 0.1 0.096 (RCEX-011)
Information: Library Derived Res for layer metal8 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal9 : 0.19 0.17 (RCEX-011)
Information: Library Derived Res for layer metal9 : 3.8e-08 3.8e-08 (RCEX-011)
Information: Library Derived Cap for layer metal10 : 0.11 0.1 (RCEX-011)
Information: Library Derived Res for layer metal10 : 3.7e-08 3.7e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.12 0.11 (RCEX-011)
Information: Library Derived Horizontal Res : 2.2e-06 2.2e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.094 0.086 (RCEX-011)
Information: Library Derived Vertical Res : 1.4e-06 1.4e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 3.1e-06 3.1e-06 (RCEX-011)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     true
Reselection in timing window:      false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.33V) above low
                                   0.35 (0.33V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.35
************************************************************

Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     true
Reselection in timing window:      false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.33V) above low
                                   0.35 (0.33V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.35
************************************************************

Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Total 2862 nets in the design, 2810 nets have timing window. (TIM-180)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : FPM_final
Version: G-2012.06-ICC-SP2
Date   : Fri Dec 29 03:55:08 2017
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              77.00
  Critical Path Length:          4.29
  Critical Path Slack:           0.87
  Critical Path Clk Period:      5.54
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          9
  Hierarchical Port Count:        656
  Leaf Cell Count:               2247
  Buf/Inv Cell Count:             207
  CT Buf/Inv Cell Count:            2
  Combinational Cell Count:      2151
  Sequential Cell Count:           96
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     4028.836007
  Noncombinational Area:   434.111984
  Buf/Inv Area:            189.657999
  Net Area:                  0.000000
  Net XLength        :       11076.53
  Net YLength        :       12375.39
  -----------------------------------
  Cell Area:              4462.947991
  Design Area:            4462.947991
  Net Length        :        23451.91


  Design Rules
  -----------------------------------
  Total Number of Nets:          2862
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: localhost.localdomain

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                7.32
  -----------------------------------------
  Overall Compile Time:                7.50
  Overall Compile Wall Clock Time:     7.59

ROPT:    (SETUP) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 0
ROPT:    Number of Route Violation: 0 
ROPT:    Running Xtalk Reduction             Fri Dec 29 03:55:08 2017

  Beginning Crosstalk Reduction 
  ------------------------------

ROPT:    Running Crosstalk Reduction to improve TNS             Fri Dec 29 03:55:08 2017
Too few nets violating (0) -- terminate crosstalk reduction stage.
ROPT:    Xtalk Reduction Done             Fri Dec 29 03:55:08 2017
 
****************************************
Report : qor
Design : FPM_final
Version: G-2012.06-ICC-SP2
Date   : Fri Dec 29 03:55:08 2017
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              77.00
  Critical Path Length:          4.29
  Critical Path Slack:           0.87
  Critical Path Clk Period:      5.54
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          9
  Hierarchical Port Count:        656
  Leaf Cell Count:               2247
  Buf/Inv Cell Count:             207
  CT Buf/Inv Cell Count:            2
  Combinational Cell Count:      2151
  Sequential Cell Count:           96
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     4028.836007
  Noncombinational Area:   434.111984
  Buf/Inv Area:            189.657999
  Net Area:                  0.000000
  Net XLength        :       11076.53
  Net YLength        :       12375.39
  -----------------------------------
  Cell Area:              4462.947991
  Design Area:            4462.947991
  Net Length        :        23451.91


  Design Rules
  -----------------------------------
  Total Number of Nets:          2862
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: localhost.localdomain

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                7.32
  -----------------------------------------
  Overall Compile Time:                7.50
  Overall Compile Wall Clock Time:     7.59

ROPT:    (SETUP) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 0
ROPT:    Number of Route Violation: 0 

  Beginning Main Optimization for High Effort
  -------------------------------------------

ROPT:    Running Main Optimization             Fri Dec 29 03:55:08 2017

  Loading design 'FPM_final'




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 

  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0  (with Crosstalk delta delays)
  Nets with DRC Violations: 0
  Total moveable cell area: 4445.4
  Total fixed cell area: 17.6
  Total physical cell area: 4463.0
  Core area: (20000 20000 875000 874000)


  Beginning On-Route Optimization 
  --------------------------------

  Crosstalk fixing is ON . Delta-delay: ON, Delta-Slew: ON, Static-Noise: ON.


  Beginning Timing Optimization
  ------------------------------


  Beginning Phase 1 Design Rule Fixing
  ------------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00    4454.7      0.00       0.0       0.0                          
    0:00:00    4450.7      0.00       0.0       0.0                          
    0:00:00    4446.7      0.00       0.0       0.0                          
    0:00:00    4442.7      0.00       0.0       0.0                          
    0:00:00    4430.5      0.00       0.0       0.0                          
    0:00:00    4430.5      0.00       0.0       0.0                          
    0:00:00    4422.2      0.00       0.0       0.0                          
    0:00:00    4421.5      0.00       0.0       0.0                          
    0:00:00    4413.2      0.00       0.0       0.0                          
    0:00:00    4405.0      0.00       0.0       0.0                          

  Beginning Post-DRC Delay Recovery
  ----------------------------------

  Optimization Complete
  ---------------------
[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 61 horizontal rows
    65 pre-routes for placement blockage/checking
    7813 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : FPM_final
  Version: G-2012.06-ICC-SP2
  Date   : Fri Dec 29 03:55:08 2017
****************************************
Std cell utilization: 60.33%  (16560/(27450-0))
(Non-fixed + Fixed)
Std cell utilization: 60.23%  (16494/(27450-66))
(Non-fixed only)
Chip area:            27450    sites, bbox (2.00 2.00 87.50 87.40) um
Std cell area:        16560    sites, (non-fixed:16494  fixed:66)
                      2247     cells, (non-fixed:2245   fixed:2)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      66       sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       32 
Avg. std cell width:  1.12 um 
Site array:           unit     (width: 0.19 um, height: 1.40 um, rows: 61)
Physical DB scale:    10000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : FPM_final
  Version: G-2012.06-ICC-SP2
  Date   : Fri Dec 29 03:55:08 2017
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
metal4     none          ---         ---       via additive      ---
metal5     none          ---         ---       via additive      ---
metal6     none          ---         ---       via additive      ---
metal7     none          ---         ---       via additive      ---
metal8     none          ---         ---       via additive      ---
metal9     none          ---         ---       via additive      ---
metal10    none          ---         ---       via additive      ---

Total 0 (out of 2245) illegal cells need to be legalized.

No cells needs to be legalized.
 
****************************************
  Report : Legalize Displacement
  Design : FPM_final
  Version: G-2012.06-ICC-SP2
  Date   : Fri Dec 29 03:55:08 2017
****************************************

No cell displacement.


  On-Route Optimization Complete
  ------------------------------

[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 61 horizontal rows
    65 pre-routes for placement blockage/checking
    7813 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (14000), object's width and height(895000,894000). (PSYN-523)
Warning: Die area is not integer multiples of min site width (1900), object's width and height(895000,894000). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Route preservation is disabled. (ROPT-034)
Information: Updating database...
ROPT:    Main Optimization Done             Fri Dec 29 03:55:08 2017
GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
ROPT:    Running Main Eco Route             Fri Dec 29 03:55:08 2017
Successfully removed route by type
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = metal1
Cell Max-Routing-Layer = metal10
Via on layer (via1) needs more than one tracks
Warning: Layer metal1 pitch 0.140 may be too small: wire/via-down 0.140, wire/via-up 0.165. (ZRT-026)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   12  Alloctr   12  Proc  758 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_global_options'
-crosstalk_driven                                       :	 true                
-timing_driven                                          :	 true                

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,89.50,89.40)
Number of routing layers = 10
layer metal1, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.14
layer metal2, dir Ver, min width = 0.07, min space = 0.07 pitch = 0.19
layer metal3, dir Hor, min width = 0.07, min space = 0.07 pitch = 0.38
layer metal4, dir Ver, min width = 0.14, min space = 0.14 pitch = 0.38
layer metal5, dir Hor, min width = 0.14, min space = 0.14 pitch = 0.76
layer metal6, dir Ver, min width = 0.14, min space = 0.14 pitch = 0.76
layer metal7, dir Hor, min width = 0.40, min space = 0.40 pitch = 1.52
layer metal8, dir Ver, min width = 0.40, min space = 0.40 pitch = 1.52
layer metal9, dir Hor, min width = 0.80, min space = 0.80 pitch = 3.04
layer metal10, dir Ver, min width = 0.80, min space = 0.80 pitch = 3.04
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   13  Alloctr   13  Proc  758 
Net statistics:
Total number of nets     = 2812
Number of nets to route  = 2807
5 nets are fully connected,
 of which 5 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   13  Alloctr   14  Proc  758 
Average gCell capacity  2.58	 on layer (1)	 metal1
Average gCell capacity  5.82	 on layer (2)	 metal2
Average gCell capacity  3.16	 on layer (3)	 metal3
Average gCell capacity  2.60	 on layer (4)	 metal4
Average gCell capacity  0.12	 on layer (5)	 metal5
Average gCell capacity  1.80	 on layer (6)	 metal6
Average gCell capacity  0.90	 on layer (7)	 metal7
Average gCell capacity  0.92	 on layer (8)	 metal8
Average gCell capacity  0.46	 on layer (9)	 metal9
Average gCell capacity  0.44	 on layer (10)	 metal10
Average number of tracks per gCell 10.16	 on layer (1)	 metal1
Average number of tracks per gCell 7.49	 on layer (2)	 metal2
Average number of tracks per gCell 3.76	 on layer (3)	 metal3
Average number of tracks per gCell 3.75	 on layer (4)	 metal4
Average number of tracks per gCell 1.89	 on layer (5)	 metal5
Average number of tracks per gCell 1.90	 on layer (6)	 metal6
Average number of tracks per gCell 0.95	 on layer (7)	 metal7
Average number of tracks per gCell 0.95	 on layer (8)	 metal8
Average number of tracks per gCell 0.49	 on layer (9)	 metal9
Average number of tracks per gCell 0.49	 on layer (10)	 metal10
Number of gCells = 39690
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   13  Alloctr   14  Proc  758 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   13  Alloctr   14  Proc  758 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   13  Alloctr   14  Proc  758 
Information: Using 1 threads for routing. (ZRT-444)

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Initial Routing] Total (MB): Used   15  Alloctr   15  Proc  758 
Initial. Routing result:
Initial. Both Dirs: Overflow =  2546 Max = 11 GRCs =  1610 (19.65%)
Initial. H routing: Overflow =  1121 Max = 7 (GRCs =  1) GRCs =   864 (21.09%)
Initial. V routing: Overflow =  1425 Max = 11 (GRCs =  1) GRCs =   746 (18.21%)
Initial. metal1     Overflow =    43 Max = 2 (GRCs =  1) GRCs =    50 (1.22%)
Initial. metal2     Overflow =  1274 Max = 11 (GRCs =  1) GRCs =   615 (15.01%)
Initial. metal3     Overflow =  1078 Max = 7 (GRCs =  1) GRCs =   814 (19.87%)
Initial. metal4     Overflow =   151 Max = 3 (GRCs =  2) GRCs =   131 (3.20%)
Initial. metal5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal7     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal9     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal10    Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
metal1   88.2 6.10 1.74 0.40 0.53 0.45 0.13 0.73 0.35 0.00 0.50 0.00 0.00 0.86
metal2   13.5 13.1 11.1 9.12 4.79 12.0 7.05 6.98 5.69 0.00 6.93 0.93 2.77 5.82
metal3   10.6 0.28 3.75 14.4 0.00 6.45 21.3 5.62 0.00 0.00 22.7 0.00 0.76 13.9
metal4   37.2 0.05 7.33 10.7 0.00 18.5 5.72 1.41 0.00 0.00 15.5 0.00 0.03 3.28
metal5   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal6   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal7   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal8   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal9   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal10  100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    73.2 2.10 2.56 3.72 0.57 4.01 3.66 1.58 0.65 0.00 4.88 0.10 0.38 2.56


Initial. Total Wire Length = 23238.24
Initial. Layer metal1 wire length = 1301.90
Initial. Layer metal2 wire length = 8952.68
Initial. Layer metal3 wire length = 8837.41
Initial. Layer metal4 wire length = 4146.26
Initial. Layer metal5 wire length = 0.00
Initial. Layer metal6 wire length = 0.00
Initial. Layer metal7 wire length = 0.00
Initial. Layer metal8 wire length = 0.00
Initial. Layer metal9 wire length = 0.00
Initial. Layer metal10 wire length = 0.00
Initial. Total Number of Contacts = 14378
Initial. Via VIA12 count = 7996
Initial. Via VIA23 count = 4906
Initial. Via VIA34 count = 1476
Initial. Via VIA45 count = 0
Initial. Via VIA56 count = 0
Initial. Via VIA67 count = 0
Initial. Via VIA78 count = 0
Initial. Via VIA89 count = 0
Initial. Via VIA910 count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   15  Alloctr   15  Proc  758 
phase1. Routing result:
phase1. Both Dirs: Overflow =  2153 Max = 10 GRCs =  1516 (18.51%)
phase1. H routing: Overflow =   831 Max = 4 (GRCs = 18) GRCs =   757 (18.48%)
phase1. V routing: Overflow =  1322 Max = 10 (GRCs =  1) GRCs =   759 (18.53%)
phase1. metal1     Overflow =    39 Max = 2 (GRCs =  1) GRCs =    47 (1.15%)
phase1. metal2     Overflow =  1166 Max = 10 (GRCs =  1) GRCs =   622 (15.19%)
phase1. metal3     Overflow =   792 Max = 4 (GRCs = 18) GRCs =   710 (17.33%)
phase1. metal4     Overflow =   156 Max = 3 (GRCs =  2) GRCs =   137 (3.34%)
phase1. metal5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal7     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal9     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal10    Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
metal1   83.6 7.18 3.73 0.58 1.49 0.71 0.05 0.60 0.38 0.28 0.71 0.00 0.00 0.71
metal2   11.0 12.0 11.9 9.50 4.99 11.8 7.11 8.19 6.30 0.00 7.51 1.18 2.82 5.42
metal3   9.88 0.28 3.50 13.6 0.00 7.33 21.6 5.37 0.00 0.00 26.8 0.00 0.76 10.7
metal4   31.1 0.03 7.91 11.4 0.00 18.2 5.44 2.04 0.00 0.00 20.2 0.00 0.03 3.43
metal5   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal6   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal7   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal8   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal9   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal10  100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    71.7 2.09 2.90 3.77 0.69 4.08 3.66 1.73 0.71 0.03 5.92 0.13 0.39 2.17


phase1. Total Wire Length = 24230.60
phase1. Layer metal1 wire length = 1820.31
phase1. Layer metal2 wire length = 9184.80
phase1. Layer metal3 wire length = 8498.07
phase1. Layer metal4 wire length = 4727.42
phase1. Layer metal5 wire length = 0.00
phase1. Layer metal6 wire length = 0.00
phase1. Layer metal7 wire length = 0.00
phase1. Layer metal8 wire length = 0.00
phase1. Layer metal9 wire length = 0.00
phase1. Layer metal10 wire length = 0.00
phase1. Total Number of Contacts = 14850
phase1. Via VIA12 count = 8154
phase1. Via VIA23 count = 4946
phase1. Via VIA34 count = 1750
phase1. Via VIA45 count = 0
phase1. Via VIA56 count = 0
phase1. Via VIA67 count = 0
phase1. Via VIA78 count = 0
phase1. Via VIA89 count = 0
phase1. Via VIA910 count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used   15  Alloctr   15  Proc  758 
phase2. Routing result:
phase2. Both Dirs: Overflow =  1474 Max = 6 GRCs =  1005 (12.27%)
phase2. H routing: Overflow =   623 Max = 4 (GRCs =  1) GRCs =   450 (10.99%)
phase2. V routing: Overflow =   851 Max = 6 (GRCs =  1) GRCs =   555 (13.55%)
phase2. metal1     Overflow =    34 Max = 1 (GRCs = 23) GRCs =    46 (1.12%)
phase2. metal2     Overflow =   782 Max = 6 (GRCs =  1) GRCs =   491 (11.99%)
phase2. metal3     Overflow =   588 Max = 4 (GRCs =  1) GRCs =   404 (9.86%)
phase2. metal4     Overflow =    69 Max = 2 (GRCs =  5) GRCs =    64 (1.56%)
phase2. metal5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal7     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal9     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal10    Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
metal1   82.3 7.46 3.48 0.53 2.32 1.11 0.10 0.55 0.50 0.18 0.86 0.00 0.00 0.58
metal2   9.02 11.1 12.4 9.47 5.47 13.1 7.91 9.10 6.45 0.00 8.44 1.06 2.92 3.43
metal3   9.47 0.28 3.55 14.3 0.00 7.36 21.1 4.91 0.00 0.00 29.0 0.00 0.83 9.10
metal4   32.2 0.03 8.89 11.8 0.00 18.7 5.22 1.28 0.00 0.00 20.1 0.00 0.00 1.61
metal5   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal6   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal7   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal8   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal9   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal10  100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    73.3 1.89 2.84 3.62 0.78 4.03 3.44 1.58 0.70 0.02 5.85 0.11 0.38 1.47


phase2. Total Wire Length = 25232.93
phase2. Layer metal1 wire length = 2105.93
phase2. Layer metal2 wire length = 10525.25
phase2. Layer metal3 wire length = 8265.48
phase2. Layer metal4 wire length = 4336.28
phase2. Layer metal5 wire length = 0.00
phase2. Layer metal6 wire length = 0.00
phase2. Layer metal7 wire length = 0.00
phase2. Layer metal8 wire length = 0.00
phase2. Layer metal9 wire length = 0.00
phase2. Layer metal10 wire length = 0.00
phase2. Total Number of Contacts = 14863
phase2. Via VIA12 count = 8230
phase2. Via VIA23 count = 4968
phase2. Via VIA34 count = 1665
phase2. Via VIA45 count = 0
phase2. Via VIA56 count = 0
phase2. Via VIA67 count = 0
phase2. Via VIA78 count = 0
phase2. Via VIA89 count = 0
phase2. Via VIA910 count = 0
phase2. completed.

Start GR phase 3
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used   15  Alloctr   15  Proc  758 
phase3. Routing result:
phase3. Both Dirs: Overflow =  1625 Max = 5 GRCs =  1160 (14.16%)
phase3. H routing: Overflow =   705 Max = 4 (GRCs =  7) GRCs =   516 (12.60%)
phase3. V routing: Overflow =   919 Max = 5 (GRCs =  8) GRCs =   644 (15.72%)
phase3. metal1     Overflow =    36 Max = 1 (GRCs = 24) GRCs =    48 (1.17%)
phase3. metal2     Overflow =   783 Max = 5 (GRCs =  8) GRCs =   514 (12.55%)
phase3. metal3     Overflow =   669 Max = 4 (GRCs =  7) GRCs =   468 (11.43%)
phase3. metal4     Overflow =   136 Max = 2 (GRCs =  6) GRCs =   130 (3.17%)
phase3. metal5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. metal6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. metal7     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. metal8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. metal9     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. metal10    Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
metal1   81.1 7.86 4.26 0.71 2.24 1.21 0.08 0.40 0.43 0.20 0.93 0.00 0.00 0.53
metal2   8.82 11.1 11.6 8.99 5.49 12.5 7.84 9.32 7.11 0.00 9.30 1.23 2.90 3.68
metal3   10.0 0.28 3.30 14.1 0.00 7.21 19.8 4.71 0.00 0.00 28.7 0.00 0.86 10.8
metal4   31.5 0.03 8.64 11.1 0.00 17.7 5.42 2.22 0.00 0.00 19.9 0.00 0.00 3.28
metal5   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal6   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal7   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal8   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal9   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal10  100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    73.1 1.93 2.78 3.50 0.77 3.88 3.32 1.67 0.75 0.02 5.90 0.12 0.38 1.83


phase3. Total Wire Length = 25431.60
phase3. Layer metal1 wire length = 2198.40
phase3. Layer metal2 wire length = 10634.24
phase3. Layer metal3 wire length = 8221.63
phase3. Layer metal4 wire length = 4377.33
phase3. Layer metal5 wire length = 0.00
phase3. Layer metal6 wire length = 0.00
phase3. Layer metal7 wire length = 0.00
phase3. Layer metal8 wire length = 0.00
phase3. Layer metal9 wire length = 0.00
phase3. Layer metal10 wire length = 0.00
phase3. Total Number of Contacts = 14909
phase3. Via VIA12 count = 8248
phase3. Via VIA23 count = 4991
phase3. Via VIA34 count = 1670
phase3. Via VIA45 count = 0
phase3. Via VIA56 count = 0
phase3. Via VIA67 count = 0
phase3. Via VIA78 count = 0
phase3. Via VIA89 count = 0
phase3. Via VIA910 count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:02 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Whole Chip Routing] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   15  Alloctr   15  Proc  758 

Information: Global Routing terminated early: false (ZRT-103)

Congestion utilization per direction:
Average vertical track utilization   = 35.00 %
Peak    vertical track utilization   = 150.00 %
Average horizontal track utilization = 37.25 %
Peak    horizontal track utilization = 200.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used   15  Alloctr   16  Proc  758 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:02 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[GR: Done] Stage (MB): Used    2  Alloctr    3  Proc    0 
[GR: Done] Total (MB): Used   15  Alloctr   16  Proc  758 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:02 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Global Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Global Routing] Total (MB): Used   13  Alloctr   14  Proc  758 

Start track assignment

Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_track_options'
-crosstalk_driven                                       :	 true                
-timing_driven                                          :	 true                

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Read routes] Total (MB): Used   14  Alloctr   15  Proc  758 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 22882 of 26813


[Track Assign: Iteration 0] Elapsed real time: 0:00:01 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Iteration 0] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   14  Alloctr   15  Proc  758 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:03 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Track Assign: Iteration 1] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   14  Alloctr   15  Proc  758 

Number of wires with overlap after iteration 1 = 13217 of 18745


Wire length and via report:
---------------------------
Number of metal1 wires: 1098 		  : 0
Number of metal2 wires: 10950 		 VIA12: 8716
Number of metal3 wires: 5411 		 VIA23: 7233
Number of metal4 wires: 1286 		 VIA34: 1769
Number of metal5 wires: 0 		 VIA45: 0
Number of metal6 wires: 0 		 VIA56: 0
Number of metal7 wires: 0 		 VIA67: 0
Number of metal8 wires: 0 		 VIA78: 0
Number of metal9 wires: 0 		 VIA89: 0
Number of metal10 wires: 0 		 VIA910: 0
Total number of wires: 18745 		 vias: 17718

Total metal1 wire length: 2063.0
Total metal2 wire length: 11077.9
Total metal3 wire length: 9322.0
Total metal4 wire length: 4258.1
Total metal5 wire length: 0.0
Total metal6 wire length: 0.0
Total metal7 wire length: 0.0
Total metal8 wire length: 0.0
Total metal9 wire length: 0.0
Total metal10 wire length: 0.0
Total wire length: 26721.0

Longest metal1 wire length: 58.2
Longest metal2 wire length: 87.2
Longest metal3 wire length: 49.7
Longest metal4 wire length: 56.6
Longest metal5 wire length: 0.0
Longest metal6 wire length: 0.0
Longest metal7 wire length: 0.0
Longest metal8 wire length: 0.0
Longest metal9 wire length: 0.0
Longest metal10 wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:04 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Track Assign: Done] Stage (MB): Used    0  Alloctr    1  Proc    0 
[Track Assign: Done] Total (MB): Used   14  Alloctr   15  Proc  758 
Updating the database ...
No data to save.
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Main Eco Route Done             Fri Dec 29 03:55:16 2017

  Loading design 'FPM_final'




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Memory usage for extraction task 105 Mbytes -- main task 233 Mbytes.
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is -40/-40/-40. (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     true
Reselection in timing window:      false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.33V) above low
                                   0.35 (0.33V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.35
************************************************************

Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     true
Reselection in timing window:      false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.33V) above low
                                   0.35 (0.33V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.35
************************************************************

Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Total 2862 nets in the design, 2810 nets have timing window. (TIM-180)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : FPM_final
Version: G-2012.06-ICC-SP2
Date   : Fri Dec 29 03:55:20 2017
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              75.00
  Critical Path Length:          4.27
  Critical Path Slack:           0.89
  Critical Path Clk Period:      5.54
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.15
  Total Hold Violation:         -0.77
  No. of Hold Violations:       21.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          9
  Hierarchical Port Count:        656
  Leaf Cell Count:               2247
  Buf/Inv Cell Count:             207
  CT Buf/Inv Cell Count:            2
  Combinational Cell Count:      2151
  Sequential Cell Count:           96
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     3970.848008
  Noncombinational Area:   434.111984
  Buf/Inv Area:            131.670000
  Net Area:                  0.000000
  Net XLength        :       12425.49
  Net YLength        :       15672.24
  -----------------------------------
  Cell Area:              4404.959993
  Design Area:            4404.959993
  Net Length        :        28097.73


  Design Rules
  -----------------------------------
  Total Number of Nets:          2862
  Nets With Violations:             2
  Max Trans Violations:             0
  Max Cap Violations:               2
  -----------------------------------


  Hostname: localhost.localdomain

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                7.48
  -----------------------------------------
  Overall Compile Time:                7.68
  Overall Compile Wall Clock Time:     7.77

ROPT:    (SETUP) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 2
ROPT:    Number of Route Violation: 0 

  Beginning Postface Optimization for High Effort
  -----------------------------------------------

ROPT:    Running Postface Optimization             Fri Dec 29 03:55:20 2017

  Loading design 'FPM_final'




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 

  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0  (with Crosstalk delta delays)
  Nets with DRC Violations: 2
  Total moveable cell area: 4387.4
  Total fixed cell area: 17.6
  Total physical cell area: 4405.0
  Core area: (20000 20000 875000 874000)


  Beginning On-Route Optimization 
  --------------------------------

  Crosstalk fixing is ON . Delta-delay: ON, Delta-Slew: ON, Static-Noise: ON.



  Beginning Phase 1 Design Rule Fixing  (max_capacitance)
  ------------------------------------

  Beginning Post-DRC Delay Recovery
  ----------------------------------

  Optimization Complete
  ---------------------
[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 61 horizontal rows
    65 pre-routes for placement blockage/checking
    7813 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : FPM_final
  Version: G-2012.06-ICC-SP2
  Date   : Fri Dec 29 03:55:21 2017
****************************************
Std cell utilization: 60.33%  (16560/(27450-0))
(Non-fixed + Fixed)
Std cell utilization: 60.23%  (16494/(27450-66))
(Non-fixed only)
Chip area:            27450    sites, bbox (2.00 2.00 87.50 87.40) um
Std cell area:        16560    sites, (non-fixed:16494  fixed:66)
                      2247     cells, (non-fixed:2245   fixed:2)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      66       sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       32 
Avg. std cell width:  1.12 um 
Site array:           unit     (width: 0.19 um, height: 1.40 um, rows: 61)
Physical DB scale:    10000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : FPM_final
  Version: G-2012.06-ICC-SP2
  Date   : Fri Dec 29 03:55:21 2017
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
metal4     none          ---         ---       via additive      ---
metal5     none          ---         ---       via additive      ---
metal6     none          ---         ---       via additive      ---
metal7     none          ---         ---       via additive      ---
metal8     none          ---         ---       via additive      ---
metal9     none          ---         ---       via additive      ---
metal10    none          ---         ---       via additive      ---

Total 0 (out of 2245) illegal cells need to be legalized.

No cells needs to be legalized.
 
****************************************
  Report : Legalize Displacement
  Design : FPM_final
  Version: G-2012.06-ICC-SP2
  Date   : Fri Dec 29 03:55:21 2017
****************************************

No cell displacement.


  On-Route Optimization Complete
  ------------------------------

[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 61 horizontal rows
    65 pre-routes for placement blockage/checking
    7813 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (14000), object's width and height(895000,894000). (PSYN-523)
Warning: Die area is not integer multiples of min site width (1900), object's width and height(895000,894000). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Route preservation is disabled. (ROPT-034)
Information: Updating database...
ROPT:    Postface Optimization Done             Fri Dec 29 03:55:22 2017
GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
ROPT:    Running Postface Eco Route             Fri Dec 29 03:55:22 2017
Successfully removed route by type
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = metal1
Cell Max-Routing-Layer = metal10
Via on layer (via1) needs more than one tracks
Warning: Layer metal1 pitch 0.140 may be too small: wire/via-down 0.140, wire/via-up 0.165. (ZRT-026)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   12  Alloctr   13  Proc  758 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_global_options'
-crosstalk_driven                                       :	 true                
-timing_driven                                          :	 true                

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,89.50,89.40)
Number of routing layers = 10
layer metal1, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.14
layer metal2, dir Ver, min width = 0.07, min space = 0.07 pitch = 0.19
layer metal3, dir Hor, min width = 0.07, min space = 0.07 pitch = 0.38
layer metal4, dir Ver, min width = 0.14, min space = 0.14 pitch = 0.38
layer metal5, dir Hor, min width = 0.14, min space = 0.14 pitch = 0.76
layer metal6, dir Ver, min width = 0.14, min space = 0.14 pitch = 0.76
layer metal7, dir Hor, min width = 0.40, min space = 0.40 pitch = 1.52
layer metal8, dir Ver, min width = 0.40, min space = 0.40 pitch = 1.52
layer metal9, dir Hor, min width = 0.80, min space = 0.80 pitch = 3.04
layer metal10, dir Ver, min width = 0.80, min space = 0.80 pitch = 3.04
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   13  Alloctr   14  Proc  758 
Net statistics:
Total number of nets     = 2812
Number of nets to route  = 2807
5 nets are fully connected,
 of which 5 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   13  Alloctr   14  Proc  758 
Average gCell capacity  2.58	 on layer (1)	 metal1
Average gCell capacity  5.82	 on layer (2)	 metal2
Average gCell capacity  3.16	 on layer (3)	 metal3
Average gCell capacity  2.60	 on layer (4)	 metal4
Average gCell capacity  0.12	 on layer (5)	 metal5
Average gCell capacity  1.80	 on layer (6)	 metal6
Average gCell capacity  0.90	 on layer (7)	 metal7
Average gCell capacity  0.92	 on layer (8)	 metal8
Average gCell capacity  0.46	 on layer (9)	 metal9
Average gCell capacity  0.44	 on layer (10)	 metal10
Average number of tracks per gCell 10.16	 on layer (1)	 metal1
Average number of tracks per gCell 7.49	 on layer (2)	 metal2
Average number of tracks per gCell 3.76	 on layer (3)	 metal3
Average number of tracks per gCell 3.75	 on layer (4)	 metal4
Average number of tracks per gCell 1.89	 on layer (5)	 metal5
Average number of tracks per gCell 1.90	 on layer (6)	 metal6
Average number of tracks per gCell 0.95	 on layer (7)	 metal7
Average number of tracks per gCell 0.95	 on layer (8)	 metal8
Average number of tracks per gCell 0.49	 on layer (9)	 metal9
Average number of tracks per gCell 0.49	 on layer (10)	 metal10
Number of gCells = 39690
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   13  Alloctr   14  Proc  758 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    0  Proc    0 
[End of Build Data] Total (MB): Used   13  Alloctr   14  Proc  758 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   13  Alloctr   14  Proc  758 
Information: Using 1 threads for routing. (ZRT-444)

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Initial Routing] Total (MB): Used   14  Alloctr   15  Proc  758 
Initial. Routing result:
Initial. Both Dirs: Overflow =  2405 Max = 10 GRCs =  1445 (17.64%)
Initial. H routing: Overflow =   825 Max = 8 (GRCs =  1) GRCs =   643 (15.70%)
Initial. V routing: Overflow =  1580 Max = 10 (GRCs =  1) GRCs =   802 (19.58%)
Initial. metal1     Overflow =    46 Max = 1 (GRCs = 33) GRCs =    59 (1.44%)
Initial. metal2     Overflow =  1486 Max = 10 (GRCs =  1) GRCs =   726 (17.72%)
Initial. metal3     Overflow =   779 Max = 8 (GRCs =  1) GRCs =   584 (14.26%)
Initial. metal4     Overflow =    94 Max = 3 (GRCs =  1) GRCs =    76 (1.86%)
Initial. metal5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal7     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal9     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal10    Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
metal1   86.6 7.99 2.44 0.33 0.53 0.48 0.20 0.20 0.13 0.00 0.23 0.00 0.00 0.83
metal2   13.9 10.9 9.60 8.74 4.13 11.2 6.63 8.21 6.70 0.00 8.31 1.34 2.90 7.28
metal3   11.1 0.15 4.08 19.7 0.00 7.81 23.0 4.89 0.00 0.00 19.3 0.00 0.48 9.25
metal4   57.5 0.05 6.02 7.46 0.00 12.9 3.53 0.66 0.00 0.00 9.88 0.00 0.03 1.89
metal5   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal6   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal7   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal8   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal9   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal10  100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    75.3 2.05 2.37 3.87 0.50 3.48 3.57 1.49 0.73 0.00 4.04 0.14 0.36 2.06


Initial. Total Wire Length = 22070.85
Initial. Layer metal1 wire length = 1382.94
Initial. Layer metal2 wire length = 10016.33
Initial. Layer metal3 wire length = 8002.15
Initial. Layer metal4 wire length = 2669.42
Initial. Layer metal5 wire length = 0.00
Initial. Layer metal6 wire length = 0.00
Initial. Layer metal7 wire length = 0.00
Initial. Layer metal8 wire length = 0.00
Initial. Layer metal9 wire length = 0.00
Initial. Layer metal10 wire length = 0.00
Initial. Total Number of Contacts = 13379
Initial. Via VIA12 count = 8083
Initial. Via VIA23 count = 4686
Initial. Via VIA34 count = 610
Initial. Via VIA45 count = 0
Initial. Via VIA56 count = 0
Initial. Via VIA67 count = 0
Initial. Via VIA78 count = 0
Initial. Via VIA89 count = 0
Initial. Via VIA910 count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   15  Alloctr   15  Proc  758 
phase1. Routing result:
phase1. Both Dirs: Overflow =  1866 Max = 8 GRCs =  1279 (15.61%)
phase1. H routing: Overflow =   537 Max = 4 (GRCs =  9) GRCs =   538 (13.13%)
phase1. V routing: Overflow =  1328 Max = 8 (GRCs =  1) GRCs =   741 (18.09%)
phase1. metal1     Overflow =    35 Max = 1 (GRCs = 21) GRCs =    50 (1.22%)
phase1. metal2     Overflow =  1223 Max = 8 (GRCs =  1) GRCs =   647 (15.80%)
phase1. metal3     Overflow =   502 Max = 4 (GRCs =  9) GRCs =   488 (11.91%)
phase1. metal4     Overflow =   105 Max = 2 (GRCs = 11) GRCs =    94 (2.29%)
phase1. metal5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal7     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal9     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal10    Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
metal1   83.2 9.05 2.95 0.53 1.41 0.81 0.08 0.63 0.13 0.15 0.48 0.00 0.00 0.53
metal2   11.3 10.8 9.65 8.31 4.79 11.1 7.18 9.25 8.72 0.00 8.69 1.16 2.97 5.95
metal3   9.55 0.15 3.33 14.7 0.00 7.71 24.2 5.79 0.00 0.00 27.7 0.00 0.50 6.25
metal4   40.4 0.05 7.13 9.75 0.00 15.2 4.74 1.46 0.00 0.00 18.8 0.00 0.00 2.37
metal5   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal6   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal7   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal8   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal9   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal10  100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    72.7 2.15 2.46 3.57 0.66 3.73 3.87 1.83 0.95 0.02 5.95 0.12 0.37 1.61


phase1. Total Wire Length = 23929.42
phase1. Layer metal1 wire length = 1830.51
phase1. Layer metal2 wire length = 9900.31
phase1. Layer metal3 wire length = 8145.55
phase1. Layer metal4 wire length = 4053.05
phase1. Layer metal5 wire length = 0.00
phase1. Layer metal6 wire length = 0.00
phase1. Layer metal7 wire length = 0.00
phase1. Layer metal8 wire length = 0.00
phase1. Layer metal9 wire length = 0.00
phase1. Layer metal10 wire length = 0.00
phase1. Total Number of Contacts = 14130
phase1. Via VIA12 count = 8214
phase1. Via VIA23 count = 4843
phase1. Via VIA34 count = 1073
phase1. Via VIA45 count = 0
phase1. Via VIA56 count = 0
phase1. Via VIA67 count = 0
phase1. Via VIA78 count = 0
phase1. Via VIA89 count = 0
phase1. Via VIA910 count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used   15  Alloctr   15  Proc  758 
phase2. Routing result:
phase2. Both Dirs: Overflow =  1166 Max = 5 GRCs =   776 (9.47%)
phase2. H routing: Overflow =   434 Max = 4 (GRCs =  4) GRCs =   311 (7.59%)
phase2. V routing: Overflow =   732 Max = 5 (GRCs =  8) GRCs =   465 (11.35%)
phase2. metal1     Overflow =    31 Max = 1 (GRCs = 18) GRCs =    44 (1.07%)
phase2. metal2     Overflow =   680 Max = 5 (GRCs =  8) GRCs =   414 (10.11%)
phase2. metal3     Overflow =   403 Max = 4 (GRCs =  4) GRCs =   267 (6.52%)
phase2. metal4     Overflow =    52 Max = 2 (GRCs =  1) GRCs =    51 (1.25%)
phase2. metal5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal7     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal9     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal10    Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
metal1   82.5 9.22 3.25 0.40 1.01 1.18 0.13 0.48 0.40 0.23 0.71 0.00 0.00 0.45
metal2   10.4 10.1 10.3 9.07 6.05 12.8 8.72 9.52 7.00 0.00 9.32 1.11 2.17 3.25
metal3   8.19 0.15 3.30 14.4 0.00 7.26 21.0 5.42 0.00 0.00 33.5 0.00 0.68 6.05
metal4   39.1 0.05 6.90 9.55 0.00 16.2 5.69 1.49 0.00 0.00 19.5 0.00 0.00 1.28
metal5   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal6   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal7   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal8   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal9   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal10  100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    73.2 2.02 2.45 3.45 0.73 3.87 3.66 1.74 0.76 0.02 6.50 0.11 0.29 1.14


phase2. Total Wire Length = 25257.31
phase2. Layer metal1 wire length = 1992.99
phase2. Layer metal2 wire length = 10741.89
phase2. Layer metal3 wire length = 8429.17
phase2. Layer metal4 wire length = 4093.26
phase2. Layer metal5 wire length = 0.00
phase2. Layer metal6 wire length = 0.00
phase2. Layer metal7 wire length = 0.00
phase2. Layer metal8 wire length = 0.00
phase2. Layer metal9 wire length = 0.00
phase2. Layer metal10 wire length = 0.00
phase2. Total Number of Contacts = 14282
phase2. Via VIA12 count = 8259
phase2. Via VIA23 count = 4916
phase2. Via VIA34 count = 1107
phase2. Via VIA45 count = 0
phase2. Via VIA56 count = 0
phase2. Via VIA67 count = 0
phase2. Via VIA78 count = 0
phase2. Via VIA89 count = 0
phase2. Via VIA910 count = 0
phase2. completed.

Start GR phase 3
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used   15  Alloctr   15  Proc  758 
phase3. Routing result:
phase3. Both Dirs: Overflow =  1171 Max = 6 GRCs =   785 (9.58%)
phase3. H routing: Overflow =   432 Max = 4 (GRCs =  2) GRCs =   313 (7.64%)
phase3. V routing: Overflow =   739 Max = 6 (GRCs =  1) GRCs =   472 (11.52%)
phase3. metal1     Overflow =    31 Max = 1 (GRCs = 18) GRCs =    44 (1.07%)
phase3. metal2     Overflow =   682 Max = 6 (GRCs =  1) GRCs =   417 (10.18%)
phase3. metal3     Overflow =   401 Max = 4 (GRCs =  2) GRCs =   269 (6.57%)
phase3. metal4     Overflow =    57 Max = 2 (GRCs =  2) GRCs =    55 (1.34%)
phase3. metal5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. metal6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. metal7     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. metal8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. metal9     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. metal10    Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
metal1   82.3 9.30 3.35 0.45 1.08 1.08 0.13 0.48 0.43 0.10 0.83 0.00 0.00 0.45
metal2   10.3 10.2 10.4 9.07 6.05 12.7 8.74 9.65 6.93 0.00 9.32 0.86 2.34 3.30
metal3   8.24 0.15 3.17 14.4 0.00 7.43 21.4 5.37 0.00 0.00 32.9 0.00 0.78 6.00
metal4   38.8 0.05 6.93 9.70 0.00 16.1 5.67 1.49 0.00 0.00 19.7 0.00 0.00 1.39
metal5   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal6   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal7   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal8   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal9   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal10  100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    73.9 1.98 2.39 3.37 0.71 3.74 3.60 1.70 0.74 0.01 6.30 0.09 0.31 1.11


phase3. Total Wire Length = 25247.86
phase3. Layer metal1 wire length = 2017.28
phase3. Layer metal2 wire length = 10721.66
phase3. Layer metal3 wire length = 8388.63
phase3. Layer metal4 wire length = 4120.30
phase3. Layer metal5 wire length = 0.00
phase3. Layer metal6 wire length = 0.00
phase3. Layer metal7 wire length = 0.00
phase3. Layer metal8 wire length = 0.00
phase3. Layer metal9 wire length = 0.00
phase3. Layer metal10 wire length = 0.00
phase3. Total Number of Contacts = 14281
phase3. Via VIA12 count = 8263
phase3. Via VIA23 count = 4900
phase3. Via VIA34 count = 1118
phase3. Via VIA45 count = 0
phase3. Via VIA56 count = 0
phase3. Via VIA67 count = 0
phase3. Via VIA78 count = 0
phase3. Via VIA89 count = 0
phase3. Via VIA910 count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:02 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Whole Chip Routing] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   15  Alloctr   15  Proc  758 

Information: Global Routing terminated early: false (ZRT-103)

Congestion utilization per direction:
Average vertical track utilization   = 33.44 %
Peak    vertical track utilization   = 137.50 %
Average horizontal track utilization = 35.93 %
Peak    horizontal track utilization = 200.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used   15  Alloctr   15  Proc  758 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:02 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[GR: Done] Stage (MB): Used    2  Alloctr    2  Proc    0 
[GR: Done] Total (MB): Used   15  Alloctr   15  Proc  758 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:02 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Global Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Global Routing] Total (MB): Used   13  Alloctr   14  Proc  758 

Start track assignment

Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_track_options'
-crosstalk_driven                                       :	 true                
-timing_driven                                          :	 true                

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Read routes] Total (MB): Used   14  Alloctr   15  Proc  758 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 22994 of 26908


[Track Assign: Iteration 0] Elapsed real time: 0:00:01 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Iteration 0] Stage (MB): Used    1  Alloctr    0  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   14  Alloctr   15  Proc  758 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:03 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Track Assign: Iteration 1] Stage (MB): Used    1  Alloctr    0  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   14  Alloctr   15  Proc  758 

Number of wires with overlap after iteration 1 = 13276 of 18671


Wire length and via report:
---------------------------
Number of metal1 wires: 1140 		  : 0
Number of metal2 wires: 11614 		 VIA12: 8825
Number of metal3 wires: 5133 		 VIA23: 7518
Number of metal4 wires: 784 		 VIA34: 1234
Number of metal5 wires: 0 		 VIA45: 0
Number of metal6 wires: 0 		 VIA56: 0
Number of metal7 wires: 0 		 VIA67: 0
Number of metal8 wires: 0 		 VIA78: 0
Number of metal9 wires: 0 		 VIA89: 0
Number of metal10 wires: 0 		 VIA910: 0
Total number of wires: 18671 		 vias: 17577

Total metal1 wire length: 1822.9
Total metal2 wire length: 11152.6
Total metal3 wire length: 9491.2
Total metal4 wire length: 3949.1
Total metal5 wire length: 0.0
Total metal6 wire length: 0.0
Total metal7 wire length: 0.0
Total metal8 wire length: 0.0
Total metal9 wire length: 0.0
Total metal10 wire length: 0.0
Total wire length: 26415.8

Longest metal1 wire length: 58.2
Longest metal2 wire length: 45.6
Longest metal3 wire length: 44.7
Longest metal4 wire length: 71.0
Longest metal5 wire length: 0.0
Longest metal6 wire length: 0.0
Longest metal7 wire length: 0.0
Longest metal8 wire length: 0.0
Longest metal9 wire length: 0.0
Longest metal10 wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:04 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   14  Alloctr   15  Proc  758 
Updating the database ...
No data to save.
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Postface Eco Route Done             Fri Dec 29 03:55:29 2017

  Loading design 'FPM_final'




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Memory usage for extraction task 105 Mbytes -- main task 233 Mbytes.
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is -40/-40/-40. (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     true
Reselection in timing window:      false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.33V) above low
                                   0.35 (0.33V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.35
************************************************************

Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     true
Reselection in timing window:      false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.33V) above low
                                   0.35 (0.33V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.35
************************************************************

Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Total 2862 nets in the design, 2810 nets have timing window. (TIM-180)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : FPM_final
Version: G-2012.06-ICC-SP2
Date   : Fri Dec 29 03:55:34 2017
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              78.00
  Critical Path Length:          4.29
  Critical Path Slack:           0.87
  Critical Path Clk Period:      5.54
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.15
  Total Hold Violation:         -0.78
  No. of Hold Violations:       20.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          9
  Hierarchical Port Count:        656
  Leaf Cell Count:               2247
  Buf/Inv Cell Count:             207
  CT Buf/Inv Cell Count:            2
  Combinational Cell Count:      2151
  Sequential Cell Count:           96
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     3970.848008
  Noncombinational Area:   434.111984
  Buf/Inv Area:            131.670000
  Net Area:                  0.000000
  Net XLength        :       12361.78
  Net YLength        :       15390.63
  -----------------------------------
  Cell Area:              4404.959993
  Design Area:            4404.959993
  Net Length        :        27752.41


  Design Rules
  -----------------------------------
  Total Number of Nets:          2862
  Nets With Violations:             3
  Max Trans Violations:             0
  Max Cap Violations:               3
  -----------------------------------


  Hostname: localhost.localdomain

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                7.82
  -----------------------------------------
  Overall Compile Time:                8.10
  Overall Compile Wall Clock Time:     8.19

ROPT:    (SETUP) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 3
ROPT:    Number of Route Violation: 0 
1
save_mw_cel -as ${design}_6_routed
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named FPM_final_6_routed. (UIG-5)
1
puts "finish_route"
finish_route
##############################################
########### 7. Finishing #####################
##############################################
insert_zrt_redundant_vias 
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = metal1
Cell Max-Routing-Layer = metal10
Via on layer (via1) needs more than one tracks
Warning: Layer metal1 pitch 0.140 may be too small: wire/via-down 0.140, wire/via-up 0.165. (ZRT-026)
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_detail_options'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   13  Alloctr   12  Proc    0 
[Dr init] Total (MB): Used   14  Alloctr   15  Proc  758 

Redundant via optimization will attempt to replace the following vias: 

       VIA12    ->  VIA12_2x1(r)  VIA12_2x1     VIA12_1x2(r)  VIA12_1x2   

       VIA12(r) ->  VIA12_2x1(r)  VIA12_2x1     VIA12_1x2(r)  VIA12_1x2   

       VIA23    ->  VIA23_1x2(r)  VIA23_1x2     VIA23_2x1(r)  VIA23_2x1   

       VIA23(r) ->  VIA23_1x2(r)  VIA23_1x2     VIA23_2x1(r)  VIA23_2x1   

       VIA34    ->  VIA34_2x1(r)  VIA34_2x1     VIA34_1x2(r)  VIA34_1x2   

       VIA34(r) ->  VIA34_2x1(r)  VIA34_2x1     VIA34_1x2(r)  VIA34_1x2   

       VIA45    ->  VIA45_1x2     VIA45_2x1   

       VIA56    ->  VIA56_2x1     VIA56_1x2   

       VIA67    ->  VIA67_1x2     VIA67_2x1   

       VIA78    ->  VIA78_2x1     VIA78_1x2   

       VIA89    ->  VIA89_1x2     VIA89_2x1   

      VIA910    -> VIA910_2x1    VIA910_1x2   



	There were 274 out of 8388 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used   14  Alloctr   12  Proc    0 
[Technology Processing] Total (MB): Used   14  Alloctr   15  Proc  758 

Begin Redundant via insertion ...

Routed	1/4 Partitions, Violations =	3485
Routed	2/4 Partitions, Violations =	4043
Routed	3/4 Partitions, Violations =	6368
Routed	4/4 Partitions, Violations =	6723

RedundantVia finished with 6723 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	6723
	Diff net spacing : 1210
	Same net spacing : 39
	Diff net via-cut spacing : 2
	Less than minimum width : 343
	Less than minimum enclosed area : 1
	Short : 5128


Total Wire Length =                    26873 micron
Total Number of Contacts =             17299
Total Number of Wires =                18580
Total Number of PtConns =              4245
Total Number of Routable Wires =       18580
Total Routable Wire Length =           26583 micron
	Layer         metal1 :       1882 micron
	Layer         metal2 :      11204 micron
	Layer         metal3 :       9565 micron
	Layer         metal4 :       4222 micron
	Layer         metal5 :          0 micron
	Layer         metal6 :          0 micron
	Layer         metal7 :          0 micron
	Layer         metal8 :          0 micron
	Layer         metal9 :          0 micron
	Layer        metal10 :          0 micron
	Via            VIA34 :        385
	Via       VIA34(rot) :          8
	Via        VIA34_1x2 :         24
	Via   VIA34(rot)_2x1 :        710
	Via   VIA34(rot)_1x2 :         19
	Via        VIA34_2x1 :        192
	Via            VIA23 :       2328
	Via       VIA23(rot) :         90
	Via        VIA23_1x2 :        743
	Via   VIA23(rot)_2x1 :        433
	Via   VIA23(rot)_1x2 :       3659
	Via        VIA23_2x1 :         27
	Via            VIA12 :        352
	Via       VIA12(rot) :       2372
	Via        VIA12_1x2 :       1048
	Via   VIA12(rot)_2x1 :       3056
	Via   VIA12(rot)_1x2 :       1473
	Via        VIA12_2x1 :        380

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 68.00% (11764 / 17299 vias)
 
    Layer via1       = 68.62% (5957   / 8681    vias)
        Weight 1     = 68.62% (5957    vias)
        Un-optimized = 31.38% (2724    vias)
    Layer via2       = 66.79% (4862   / 7280    vias)
        Weight 1     = 66.79% (4862    vias)
        Un-optimized = 33.21% (2418    vias)
    Layer via3       = 70.63% (945    / 1338    vias)
        Weight 1     = 70.63% (945     vias)
        Un-optimized = 29.37% (393     vias)
 
  Total double via conversion rate    = 68.00% (11764 / 17299 vias)
 
    Layer via1       = 68.62% (5957   / 8681    vias)
    Layer via2       = 66.79% (4862   / 7280    vias)
    Layer via3       = 70.63% (945    / 1338    vias)
 

[RedundantVia] Elapsed real time: 0:00:09 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[RedundantVia] Stage (MB): Used   16  Alloctr   14  Proc    0 
[RedundantVia] Total (MB): Used   16  Alloctr   17  Proc  758 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:09 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[Dr init] Stage (MB): Used   16  Alloctr   14  Proc    0 
[Dr init] Total (MB): Used   16  Alloctr   17  Proc  758 
Total number of nets = 2812, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 1: uniform partition
Routed	1/49 Partitions, Violations =	6708
Routed	2/49 Partitions, Violations =	6694
Routed	3/49 Partitions, Violations =	6563
Routed	4/49 Partitions, Violations =	6466
Routed	5/49 Partitions, Violations =	6350
Routed	6/49 Partitions, Violations =	6093
Routed	7/49 Partitions, Violations =	6011
Routed	8/49 Partitions, Violations =	5853
Routed	9/49 Partitions, Violations =	5555
Routed	10/49 Partitions, Violations =	5246
Routed	11/49 Partitions, Violations =	5202
Routed	12/49 Partitions, Violations =	5138
Routed	13/49 Partitions, Violations =	4994
Routed	14/49 Partitions, Violations =	4830
Routed	15/49 Partitions, Violations =	4691
Routed	16/49 Partitions, Violations =	4688
Routed	17/49 Partitions, Violations =	4600
Routed	18/49 Partitions, Violations =	4503
Routed	19/49 Partitions, Violations =	4291
Routed	20/49 Partitions, Violations =	4057
Routed	21/49 Partitions, Violations =	4036
Routed	22/49 Partitions, Violations =	4032
Routed	23/49 Partitions, Violations =	3971
Routed	24/49 Partitions, Violations =	3875
Routed	25/49 Partitions, Violations =	3736
Routed	26/49 Partitions, Violations =	3540
Routed	27/49 Partitions, Violations =	3370
Routed	28/49 Partitions, Violations =	3371
Routed	29/49 Partitions, Violations =	3371
Routed	30/49 Partitions, Violations =	3326
Routed	31/49 Partitions, Violations =	3250
Routed	32/49 Partitions, Violations =	3139
Routed	33/49 Partitions, Violations =	3088
Routed	34/49 Partitions, Violations =	3085
Routed	35/49 Partitions, Violations =	3085
Routed	36/49 Partitions, Violations =	2998
Routed	37/49 Partitions, Violations =	2930
Routed	38/49 Partitions, Violations =	2837
Routed	39/49 Partitions, Violations =	2835
Routed	40/49 Partitions, Violations =	2835
Routed	41/49 Partitions, Violations =	2705
Routed	42/49 Partitions, Violations =	2656
Routed	43/49 Partitions, Violations =	2656
Routed	44/49 Partitions, Violations =	2656
Routed	45/49 Partitions, Violations =	2602
Routed	46/49 Partitions, Violations =	2602
Routed	47/49 Partitions, Violations =	2602
Routed	48/49 Partitions, Violations =	2602
Routed	49/49 Partitions, Violations =	2602

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	2602
	Diff net spacing : 1001
	Same net spacing : 29
	Diff net via-cut spacing : 15
	Less than minimum width : 33
	Short : 1472
	Internal-only types : 52

[Iter 1] Elapsed real time: 0:01:01 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:01:00 total=0:01:00
[Iter 1] Stage (MB): Used   17  Alloctr   15  Proc    0 
[Iter 1] Total (MB): Used   17  Alloctr   18  Proc  758 

End DR iteration 1 with 49 parts

Start DR iteration 2: non-uniform partition
Routed	1/50 Partitions, Violations =	2479
Routed	2/50 Partitions, Violations =	2157
Routed	3/50 Partitions, Violations =	1993
Routed	4/50 Partitions, Violations =	1847
Routed	5/50 Partitions, Violations =	1777
Routed	6/50 Partitions, Violations =	1663
Routed	7/50 Partitions, Violations =	1638
Routed	8/50 Partitions, Violations =	1584
Routed	9/50 Partitions, Violations =	1563
Routed	10/50 Partitions, Violations =	1470
Routed	11/50 Partitions, Violations =	1432
Routed	12/50 Partitions, Violations =	1395
Routed	13/50 Partitions, Violations =	1384
Routed	14/50 Partitions, Violations =	1378
Routed	15/50 Partitions, Violations =	1324
Routed	16/50 Partitions, Violations =	1287
Routed	17/50 Partitions, Violations =	1278
Routed	18/50 Partitions, Violations =	1269
Routed	19/50 Partitions, Violations =	1240
Routed	20/50 Partitions, Violations =	1231
Routed	21/50 Partitions, Violations =	1230
Routed	22/50 Partitions, Violations =	1217
Routed	23/50 Partitions, Violations =	1204
Routed	24/50 Partitions, Violations =	1183
Routed	25/50 Partitions, Violations =	1183
Routed	26/50 Partitions, Violations =	1184
Routed	27/50 Partitions, Violations =	1178
Routed	28/50 Partitions, Violations =	1171
Routed	29/50 Partitions, Violations =	1164
Routed	30/50 Partitions, Violations =	1151
Routed	31/50 Partitions, Violations =	1147
Routed	32/50 Partitions, Violations =	1143
Routed	33/50 Partitions, Violations =	1132
Routed	34/50 Partitions, Violations =	1117
Routed	35/50 Partitions, Violations =	1111
Routed	36/50 Partitions, Violations =	1107
Routed	37/50 Partitions, Violations =	1104
Routed	38/50 Partitions, Violations =	1101
Routed	39/50 Partitions, Violations =	1095
Routed	40/50 Partitions, Violations =	1092
Routed	41/50 Partitions, Violations =	1090
Routed	42/50 Partitions, Violations =	1088
Routed	43/50 Partitions, Violations =	1086
Routed	44/50 Partitions, Violations =	1084
Routed	45/50 Partitions, Violations =	1082
Routed	46/50 Partitions, Violations =	1080
Routed	47/50 Partitions, Violations =	1078
Routed	48/50 Partitions, Violations =	1077
Routed	49/50 Partitions, Violations =	1076
Routed	50/50 Partitions, Violations =	1075

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	1075
	Diff net spacing : 443
	Same net spacing : 19
	Less than minimum width : 10
	Short : 590
	Internal-only types : 13

[Iter 2] Elapsed real time: 0:01:41 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:01:41 total=0:01:41
[Iter 2] Stage (MB): Used   17  Alloctr   15  Proc    0 
[Iter 2] Total (MB): Used   17  Alloctr   18  Proc  758 

End DR iteration 2 with 50 parts

Start DR iteration 3: non-uniform partition
Routed	1/16 Partitions, Violations =	1023
Routed	2/16 Partitions, Violations =	911
Routed	3/16 Partitions, Violations =	941
Routed	4/16 Partitions, Violations =	1003
Routed	5/16 Partitions, Violations =	975
Routed	6/16 Partitions, Violations =	939
Routed	7/16 Partitions, Violations =	934
Routed	8/16 Partitions, Violations =	927
Routed	9/16 Partitions, Violations =	917
Routed	10/16 Partitions, Violations =	902
Routed	11/16 Partitions, Violations =	899
Routed	12/16 Partitions, Violations =	895
Routed	13/16 Partitions, Violations =	896
Routed	14/16 Partitions, Violations =	895
Routed	15/16 Partitions, Violations =	894
Routed	16/16 Partitions, Violations =	897

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	897
	Diff net spacing : 381
	Same net spacing : 16
	Less than minimum width : 4
	Short : 493
	Internal-only types : 3

[Iter 3] Elapsed real time: 0:02:02 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:02:02 total=0:02:02
[Iter 3] Stage (MB): Used   17  Alloctr   15  Proc    0 
[Iter 3] Total (MB): Used   17  Alloctr   18  Proc  758 

End DR iteration 3 with 16 parts

Start DR iteration 4: non-uniform partition
Routed	1/11 Partitions, Violations =	820
Routed	2/11 Partitions, Violations =	785
Routed	3/11 Partitions, Violations =	798
Routed	4/11 Partitions, Violations =	767
Routed	5/11 Partitions, Violations =	789
Routed	6/11 Partitions, Violations =	777
Routed	7/11 Partitions, Violations =	778
Routed	8/11 Partitions, Violations =	764
Routed	9/11 Partitions, Violations =	773
Routed	10/11 Partitions, Violations =	790
Routed	11/11 Partitions, Violations =	787

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	787
	Diff net spacing : 374
	Same net spacing : 9
	Less than minimum width : 2
	Less than minimum enclosed area : 1
	Short : 388
	Internal-only types : 13

[Iter 4] Elapsed real time: 0:02:25 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:02:24 total=0:02:25
[Iter 4] Stage (MB): Used   17  Alloctr   15  Proc    0 
[Iter 4] Total (MB): Used   17  Alloctr   18  Proc  758 

End DR iteration 4 with 11 parts

Start DR iteration 5: non-uniform partition
Routed	1/11 Partitions, Violations =	799
Routed	2/11 Partitions, Violations =	811
Routed	3/11 Partitions, Violations =	756
Routed	4/11 Partitions, Violations =	745
Routed	5/11 Partitions, Violations =	707
Routed	6/11 Partitions, Violations =	728
Routed	7/11 Partitions, Violations =	720
Routed	8/11 Partitions, Violations =	693
Routed	9/11 Partitions, Violations =	671
Routed	10/11 Partitions, Violations =	679
Routed	11/11 Partitions, Violations =	685

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	685
	Diff net spacing : 311
	Same net spacing : 15
	Less than minimum width : 3
	Short : 344
	Internal-only types : 12

[Iter 5] Elapsed real time: 0:02:47 
[Iter 5] Elapsed cpu  time: sys=0:00:00 usr=0:02:46 total=0:02:46
[Iter 5] Stage (MB): Used   17  Alloctr   15  Proc    0 
[Iter 5] Total (MB): Used   17  Alloctr   18  Proc  758 

End DR iteration 5 with 11 parts

Stop DR since reached max number of iterations

Information: Detail Routing terminated early because DRCs were not converging: false (ZRT-312)

Begin revisit internal-only type DRCs ...

Checked	1/2 Partitions, Violations =	679
Checked	2/2 Partitions, Violations =	673

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	673

[REVISIT DRC] Elapsed real time: 0:00:00 
[REVISIT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[REVISIT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[REVISIT DRC] Total (MB): Used   17  Alloctr   18  Proc  758 
[DR] Elapsed real time: 0:02:47 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:02:46 total=0:02:47
[DR] Stage (MB): Used   16  Alloctr   14  Proc    0 
[DR] Total (MB): Used   16  Alloctr   17  Proc  758 

Redundant via insertion finished with 0 open nets, of which 0 are frozen
Information: Merged away 403 aligned/redundant DRCs. (ZRT-305)

Redundant via insertion finished with 270 violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	270
	Diff net spacing : 97
	Same net spacing : 9
	Less than minimum width : 2
	Short : 162



Total Wire Length =                    27607 micron
Total Number of Contacts =             17690
Total Number of Wires =                22890
Total Number of PtConns =              6672
Total Number of Routable Wires =       22890
Total Routable Wire Length =           27232 micron
	Layer         metal1 :       2016 micron
	Layer         metal2 :      10905 micron
	Layer         metal3 :       9478 micron
	Layer         metal4 :       4540 micron
	Layer         metal5 :        318 micron
	Layer         metal6 :        293 micron
	Layer         metal7 :         38 micron
	Layer         metal8 :         20 micron
	Layer         metal9 :          0 micron
	Layer        metal10 :          0 micron
	Via            VIA78 :          4
	Via            VIA67 :         10
	Via        VIA67_1x2 :          8
	Via            VIA56 :         42
	Via        VIA56_1x2 :          2
	Via        VIA56_2x1 :         29
	Via            VIA45 :        160
	Via        VIA45_2x1 :          1
	Via        VIA45_1x2 :         66
	Via            VIA34 :        528
	Via       VIA34(rot) :          7
	Via        VIA34_1x2 :         38
	Via   VIA34(rot)_2x1 :        947
	Via   VIA34(rot)_1x2 :         40
	Via        VIA34_2x1 :        148
	Via            VIA23 :       1609
	Via       VIA23(rot) :        150
	Via        VIA23_1x2 :        782
	Via   VIA23(rot)_2x1 :        303
	Via   VIA23(rot)_1x2 :       4053
	Via        VIA23_2x1 :         24
	Via            VIA12 :        805
	Via       VIA12(rot) :       2209
	Via        VIA12_1x2 :        846
	Via   VIA12(rot)_2x1 :       3004
	Via   VIA12(rot)_1x2 :       1431
	Via        VIA12_2x1 :        444

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 68.77% (12166 / 17690 vias)
 
    Layer via1       = 65.51% (5725   / 8739    vias)
        Weight 1     = 65.51% (5725    vias)
        Un-optimized = 34.49% (3014    vias)
    Layer via2       = 74.58% (5162   / 6921    vias)
        Weight 1     = 74.58% (5162    vias)
        Un-optimized = 25.42% (1759    vias)
    Layer via3       = 68.68% (1173   / 1708    vias)
        Weight 1     = 68.68% (1173    vias)
        Un-optimized = 31.32% (535     vias)
    Layer via4       = 29.52% (67     / 227     vias)
        Weight 1     = 29.52% (67      vias)
        Un-optimized = 70.48% (160     vias)
    Layer via5       = 42.47% (31     / 73      vias)
        Weight 1     = 42.47% (31      vias)
        Un-optimized = 57.53% (42      vias)
    Layer via6       = 44.44% (8      / 18      vias)
        Weight 1     = 44.44% (8       vias)
        Un-optimized = 55.56% (10      vias)
    Layer via7       =  0.00% (0      / 4       vias)
        Un-optimized = 100.00% (4       vias)
 
  Total double via conversion rate    = 68.77% (12166 / 17690 vias)
 
    Layer via1       = 65.51% (5725   / 8739    vias)
    Layer via2       = 74.58% (5162   / 6921    vias)
    Layer via3       = 68.68% (1173   / 1708    vias)
    Layer via4       = 29.52% (67     / 227     vias)
    Layer via5       = 42.47% (31     / 73      vias)
    Layer via6       = 44.44% (8      / 18      vias)
    Layer via7       =  0.00% (0      / 4       vias)
 

Total number of nets = 2812
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 270
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined

Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
1
insert_stdcell_filler -cell_without_metal {FILLCELL_X32 FILLCELL_X16 FILLCELL_X8 FILLCELL_X4 FILLCELL_X2 FILLCELL_X1} 	-connect_to_power VDD -connect_to_ground VSS



=== Filler Cell Insertion ======
PARAM: respectMacroPadding = FALSE
PARAM: respectPlacementBlockage = TRUE

Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading netlist information from DB ...
    2247 placeable cells
    0 cover cells
    100 IO cells/pins
    2347 cell instances
  Sorting cells, nets, pins ...
    net pin threshold = 33
  Reading misc information ...
    array <unit> has 0 vertical and 61 horizontal rows
    65 pre-routes for placement blockage/checking
    7813 pre-routes for map congestion calculation
    Auto Set : first cut = vertical
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Processing std cells for voltage threshold type...
  Preprocessing design ...
    processing macro cells (if any)
    processing preroute blockages (if any)
    processing hard placement blockages (if any)
    processing soft placement blockages (if any)
    Auto Set : first cut = vertical
    processing std cells
    Pass I: adjust placeable rows
    Pass II: mark placed cells
  Processing filler cells...
WARNING : cell <FILLCELL_X32> is not of std filler cell subtype
WARNING : cell <FILLCELL_X16> is not of std filler cell subtype
WARNING : cell <FILLCELL_X8> is not of std filler cell subtype
WARNING : cell <FILLCELL_X4> is not of std filler cell subtype
WARNING : cell <FILLCELL_X2> is not of std filler cell subtype
WARNING : cell <FILLCELL_X1> is not of std filler cell subtype
Hierarchical update for new filler cells

INFO: Fillers rules in use ...

  ** LR Filler Rules ** 

  ** VT Filler Rules ** 






Filling cell with master <FILLCELL_X32> and connecting PG nets...
    The first filler cell name is xofiller!FILLCELL_X32!1
    The last filler cell name is xofiller!FILLCELL_X32!114
    114 filler cells with master <FILLCELL_X32> were inserted
Filling cell with master <FILLCELL_X16> and connecting PG nets...
    The first filler cell name is xofiller!FILLCELL_X16!1
    The last filler cell name is xofiller!FILLCELL_X16!95
    95 filler cells with master <FILLCELL_X16> were inserted
Filling cell with master <FILLCELL_X8> and connecting PG nets...
    The first filler cell name is xofiller!FILLCELL_X8!1
    The last filler cell name is xofiller!FILLCELL_X8!233
    233 filler cells with master <FILLCELL_X8> were inserted
Filling cell with master <FILLCELL_X4> and connecting PG nets...
    The first filler cell name is xofiller!FILLCELL_X4!1
    The last filler cell name is xofiller!FILLCELL_X4!380
    380 filler cells with master <FILLCELL_X4> were inserted
Filling cell with master <FILLCELL_X2> and connecting PG nets...
    The first filler cell name is xofiller!FILLCELL_X2!1
    The last filler cell name is xofiller!FILLCELL_X2!2338
    2338 filler cells with master <FILLCELL_X2> were inserted
Filling cell with master <FILLCELL_X1> and connecting PG nets...
    0 filler cells with master <FILLCELL_X1> were inserted
=== End of Filler Cell Insertion ===


Information: PG PORT PUNCHING: Number of ports connected:                6320 (MW-337)
Information: PG PORT PUNCHING: Total number of changes:                  6320 (MW-339)
save_mw_cel -as ${design}_7_finished
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: linking reference library : /home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/lib/Back_End/mdb. (PSYN-878)
Information: Loading local_link_library attribute {NangateOpenCellLibrary_ss0p95vn40c.db}. (MWDC-290)

  Linking design 'FPM_final'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (10 designs)              FPM_final.CEL, etc
  NangateOpenCellLibrary_ss0p95vn40c (library)
                              /home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/lib/Front_End/Liberty/NLDM/NangateOpenCellLibrary_ss0p95vn40c.db

Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.
Load global CTS reference options from NID to stack
# GUI Debug: Building dc for netlist invalid. -- Time: 1sec 97ms
Information: Saved design named FPM_final_7_finished. (UIG-5)
1
##############################################
########### 8. Checks and Outputs ############
##############################################
verify_pg_nets  -pad_pin_connection all
Cell FPM_final.err existed already. Delete it ...
Checking [VSS]:
	There are no floating shapes
	All the pins are connected.
	No errors are found.
Checking [VDD]:
	There are no floating shapes
	All the pins are connected.
	No errors are found.
Checked 2 nets, 0 have Errors
Update error cell ...
1
verify_lvs -ignore_floating_port -ignore_floating_net            -check_open_locator -check_short_locator
Create error cell FPM_final_lvs.err ...

-- LVS START : --
	B1/N_instance/n97 (103173).
	B1/N_instance/n100 (103175).
Short at [(21.630,51.528),(21.637,51.593)] in metal1.
	B1/N_instance/n104 (103177).
	B1/N_instance/n108 (103180).
Short at [(15.043,36.407),(15.557,48.900)] in metal1.
	B1/N_instance/n107 (103179).
	B1/N_instance/n109 (103181).
Short at [(6.795,36.407),(7.008,44.873)] in metal1.
	B1/N_instance/n67 (102432).
	B1/N_instance/n71 (102435).
Short at [(9.723,68.328),(9.730,68.392)] in metal1.
	VSS (87817).
	B1/n57 (82433).
Short at [(13.265,51.367),(13.277,51.425)] in metal1.
	VDD (87816).
	B1/n32 (82444).
Short at [(27.350,46.487),(27.420,46.553)] in metal1.
	B1/n11 (87821).
	B1/n36 (82446).
Short at [(26.253,54.468),(26.315,54.500)] in metal1.
	B1/n46 (82437).
	B1/n36 (82446).
Short at [(26.755,50.267),(26.767,50.333)] in metal1.
	n2 (87819).
	in2[31] (82465).
Short at [(57.485,19.500),(57.547,19.532)] in metal1.
	B[28] (80640).
	B[27] (80642).
Short at [(39.245,11.100),(39.307,11.133)] in metal1.
	B1/n68 (80656).
	B1/n69 (80657).
Short at [(43.733,6.728),(43.867,6.900)] in metal1.
	B1/n63 (80652).
	B1/n64 (80659).
Short at [(27.962,12.220),(28.098,12.393)] in metal1.
	B1/n46 (82437).
	B1/n59 (80676).
Short at [(26.325,26.468),(26.387,26.500)] in metal1.
	B1/N_instance/n108 (103180).
	B1/N_instance/n266 (76034).
Short at [(15.685,32.068),(15.748,32.133)] in metal1.
	B1/N_instance/n114 (103182).
	B1/N_instance/n254 (76038).
Short at [(11.623,26.468),(11.685,26.532)] in metal1.
	B1/N_instance/n76 (102438).
	B1/N_instance/n1810 (76065).
Short at [(16.690,58.807),(16.698,58.873)] in metal1.
	B1/n4 (87820).
	B1/O_temp_mantissa[21] (75034).
Short at [(24.860,45.928),(24.867,45.992)] in metal1.
	VDD (87816).
	B1/O_temp_mantissa[20] (75035).
Short at [(23.782,49.847),(23.810,49.913)] in metal1.
	B1/n4 (87820).
	B1/O_temp_mantissa[20] (75035).
Short at [(24.733,47.468),(24.740,47.532)] in metal1.
	B1/n11 (87821).
	B1/O_temp_mantissa[20] (75035).
Short at [(24.670,47.468),(24.677,47.532)] in metal1.

-- LVS END : --
Elapsed =    0:00:01, CPU =    0:00:00

-- LVS START : --
Total area error in layer 0 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 1 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
ERROR : area  [(3.355,23.245), (3.495,23.315)]	0.0098 um sqr.
ERROR : area  [(21.973,28.185), (22.113,28.255)]	0.0098 um sqr.
ERROR : area  [(28.113,31.985), (28.253,32.055)]	0.0098 um sqr.
Total area error in layer 2 is 3.  Elapsed =    0:00:00, CPU =    0:00:00
ERROR : area  [(34.835,11.050), (34.905,11.190)]	0.0098 um sqr.
ERROR : area  [(42.435,11.170), (42.505,11.310)]	0.0098 um sqr.
ERROR : area  [(45.475,28.950), (45.545,29.090)]	0.0098 um sqr.
ERROR : area  [(58.015,31.890), (58.085,32.030)]	0.0098 um sqr.
ERROR : area  [(56.115,46.450), (56.185,46.590)]	0.0098 um sqr.
ERROR : area  [(36.735,55.410), (36.805,55.550)]	0.0098 um sqr.
ERROR : area  [(62.195,56.250), (62.265,56.390)]	0.0098 um sqr.
ERROR : area  [(60.675,61.710), (60.745,61.850)]	0.0098 um sqr.
ERROR : area  [(73.975,64.650), (74.045,64.790)]	0.0098 um sqr.
ERROR : area  [(70.935,74.170), (71.005,74.310)]	0.0098 um sqr.
ERROR : area  [(51.555,83.550), (51.625,83.690)]	0.0098 um sqr.
Total area error in layer 3 is 11.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 4 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 5 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 6 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 7 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 8 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 9 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 10 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 11 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 12 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 13 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 14 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 15 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
** Total OPEN Nets are 0.
** Total Electrical Equivalent Error are 0.
** Total Must Joint Error are 0.

-- LVS END : --
Elapsed =    0:00:00, CPU =    0:00:00
Update error cell ...
1
set_write_stream_options -map_layer $sc_dir/tech/strmout/FreePDK45_10m_gdsout.map                          -output_filling fill 			 -child_depth 20 			 -output_outdated_fill  			 -output_pin  {text geometry}
1
write_stream -lib $design                   -format gds		  -cells $design		  ./output/${design}.gds
The layer map file </home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/tech/strmout/FreePDK45_10m_gdsout.map> specified through -map_layer is used during stream out!
Outputting Cell FILLCELL_X16.CEL
Outputting Cell HA_X1.CEL
Outputting Cell DFF_X1.CEL
Outputting Cell BUF_X1.CEL
Outputting Cell AND2_X1.CEL
Outputting Cell AND3_X1.CEL
Outputting Cell AND4_X1.CEL
Outputting Cell INV_X1.CEL
Outputting Cell INV_X2.CEL
Outputting Cell OR2_X1.CEL
Outputting Cell OR4_X1.CEL
Outputting Cell AOI21_X1.CEL
Outputting Cell AOI22_X1.CEL
Outputting Cell AOI22_X2.CEL
Outputting Cell INV_X32.CEL
Outputting Cell AOI211_X1.CEL
Outputting Cell AOI221_X1.CEL
Outputting Cell AOI222_X1.CEL
Outputting Cell NOR2_X1.CEL
Outputting Cell NOR3_X1.CEL
Outputting Cell NOR4_X1.CEL
Outputting Cell OAI21_X1.CEL
Outputting Cell OAI22_X1.CEL
Outputting Cell OAI22_X2.CEL
Outputting Cell NAND2_X1.CEL
Outputting Cell NAND3_X1.CEL
Outputting Cell NAND4_X1.CEL
Outputting Cell XOR2_X1.CEL
Outputting Cell OAI211_X1.CEL
Outputting Cell OAI221_X1.CEL
Outputting Cell OAI222_X1.CEL
Outputting Cell CLKBUF_X1.CEL
Outputting Cell XNOR2_X1.CEL
Outputting Cell FILLCELL_X2.CEL
Outputting Cell FILLCELL_X4.CEL
Outputting Cell FILLCELL_X8.CEL
Won't output FPM_final's fill cell, since FILL view is non-existent.
Outputting Cell FPM_final.CEL
Warning: Please close or open the cell (FPM_final) in read-only mode. (MWSTRM-023)
Outputting Cell FA_X1.CEL
Outputting Cell FILLCELL_X32.CEL
====> TOTAL CELLS OUTPUT: 39 <====
Outputting Contact $$VIA12
Outputting Contact $$VIA23
Outputting Contact $$VIA34
Outputting Contact $$VIA45
Outputting Contact $$VIA56
Outputting Contact $$VIA67
Outputting Contact $$VIA78
Outputting Contact $$VIA56_3000_3000_2_2
Outputting Contact $$VIA34_1550_1550_3_1
Outputting Contact $$VIA23_1550_1550_3_1
Outputting Contact $$VIA12_1400_1400_3_1
Outputting Contact $$VIA45_3000_3000_2_1
Outputting Contact $$VIA67_3000_3000_1_2
Outputting Contact $$VIA56_3000_3000_1_2
Outputting Contact $$VIA56_3000_3000_2_1
Outputting Contact $$VIA45_3000_3000_1_2
Outputting Contact $$VIA12_1400_1400_1_2
Outputting Contact $$VIA34_1550_1550_2_1
Outputting Contact $$VIA34_1550_1550_1_2
Outputting Contact $$VIA23_1550_1550_1_2
Outputting Contact $$VIA23_1550_1550_2_1
Outputting Contact $$VIA12_1400_1400_2_1
write_gds completed successfully!
1
extract_rc

  Loading design 'FPM_final'




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Warning: Running SI flow without coupling capacitances. (RCEX-039)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Memory usage for extraction task 103 Mbytes -- main task 233 Mbytes.
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is -40/-40/-40. (RCEX-043)
Information: Coupling capacitances are lumped to ground. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
1
write_parasitics -output ./output/${design}.spef
Information: design is either fully routed or in placement stage.
Writing SPEF to ./output/FPM_final.spef.max ...
Writing SPEF to ./output/FPM_final.spef.min ...
1
write_verilog -pg -no_physical_only_cells ./output/${design}_icc.v
Generating description for top level cell.
Processing module Registers_1
Processing module FPM_DW01_add_0
Processing module FPM_DW02_mult_0
Processing module FPM_DW01_add_1
Processing module FPM_DW01_inc_0
Processing module normalizer
Processing module FPM
Processing module Registers_2
Processing module Registers_0
Processing module FPM_final
Elapsed =    0:00:00, CPU =    0:00:00
Write verilog completed successfully.
1
write_verilog -no_physical_only_cells ./output/${design}_icc_nopg.v
Generating description for top level cell.
Processing module Registers_1
Processing module FPM_DW01_add_0
Processing module FPM_DW02_mult_0
Processing module FPM_DW01_add_1
Processing module FPM_DW01_inc_0
Processing module normalizer
Processing module FPM
Processing module Registers_2
Processing module Registers_0
Processing module FPM_final
Elapsed =    0:00:00, CPU =    0:00:00
Write verilog completed successfully.
1
save_mw_cel -as ${design}_complete
Information: Saved design named FPM_final_complete. (UIG-5)
1
save_mw_cel
Information: Saved design named FPM_final. (UIG-5)
1
close_mw_cel
Removing physical design 'FPM_final'
1
close_mw_lib
1
exit

Memory usage for main task 233 Mbytes.
Memory usage for this session 233 Mbytes.
CPU usage for this session 252 seconds ( 0.07 hours ).

Thank you...
Exit IC Compiler!
