// Seed: 3437890639
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
endmodule
module module_1 (
    input tri1 id_0,
    output tri0 id_1,
    input tri0 id_2,
    input supply1 id_3,
    input supply0 id_4,
    input supply1 id_5,
    input tri0 id_6,
    output tri id_7,
    output tri0 id_8,
    output tri id_9,
    input uwire id_10,
    output uwire id_11,
    input wire id_12,
    output supply1 id_13,
    input supply1 id_14,
    input supply0 id_15,
    output wire id_16,
    output wire id_17,
    input wor id_18
    , id_23,
    input wand id_19,
    input supply0 id_20,
    input wand id_21
);
  assign id_17 = 1;
  always @* @(negedge id_4);
  module_0(
      id_23, id_23
  );
  assign id_17 = id_15;
  wire id_24;
  id_25(
      id_18 ? 1 : id_25 - 1 ? id_20 : id_21 & 1, id_0
  );
endmodule
