[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  13164       tick       3072410       1329359       1280437       3072410 
      2  13164       tick       5231101       2383193       2364487       5231101 
      3  13164       tick       5233582       2385397       2356770       5233582 
      4  13164       tick       5239352       2388278       2369572       5239352 
      5  13164       tick       5240870       2388415       2366382       5240870 
      6  13164       tick       5243268       2391659       2372518       5243268 
      7  13164       tick       5234406       2388850       2372995       5234406 
      8  13164       tick       5240914       2387152       2370903       5240914 
      9  13164       tick       5243756       2389684       2371021       5243756 
     10  13164       tick       5247197       2389981       2372994       5247197 
     11  13164       tick       5241466       2389345       2371949       5241466 
     12  13164       tick       5241152       2387330       2371108       5241152 
     13  13164       tick       5244087       2387898       2370534       5244087 
     14  13164       tick       5248559       2390351       2373107       5248559 
     15  13164       tick       5239044       2388129       2365201       5239044 
     16  13164       tick       5235692       2387739       2367998       5235692 
     17  13164       tick       5239475       2388357       2372262       5239475 
     18  13164       tick       5250033       2390136       2373942       5250033 
     19  13164       tick       5243947       2390031       2372483       5243947 
     20  13164       exit       1695164        771966        763984       1695164 
