// Seed: 404516663
module module_0;
  always_latch id_1 <= -1;
  assign id_2 = id_2 && 1;
  tri1 id_3;
  assign module_2.id_6 = 0;
  wire id_4;
  assign id_3 = -1;
  wire id_5;
endmodule
module module_1 (
    output uwire void id_0,
    output tri1 id_1,
    input wor id_2,
    input wor id_3,
    input tri0 id_4,
    input wor id_5,
    output uwire id_6,
    output uwire id_7,
    id_9
);
  assign id_6 = -1;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  parameter id_10 = id_9;
endmodule
module module_2 (
    output wor id_0,
    input supply1 id_1,
    input wor void id_2,
    input wire id_3,
    output uwire id_4,
    output supply0 id_5,
    output tri0 id_6
);
  assign id_6 = -1;
  nor primCall (id_0, id_1, id_2, id_3);
  module_0 modCall_1 ();
endmodule
