{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1742874023352 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742874023353 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 25 11:40:22 2025 " "Processing started: Tue Mar 25 11:40:22 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742874023353 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1742874023353 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta top -c topv2 " "Command: quartus_sta top -c topv2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1742874023353 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1742874023922 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_packets_to_master 12 " "Ignored 12 assignments for entity \"altera_avalon_packets_to_master\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1742874024131 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_sc_fifo 23 " "Ignored 23 assignments for entity \"altera_avalon_sc_fifo\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1742874024131 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_st_bytes_to_packets 12 " "Ignored 12 assignments for entity \"altera_avalon_st_bytes_to_packets\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1742874024131 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_st_jtag_interface 18 " "Ignored 18 assignments for entity \"altera_avalon_st_jtag_interface\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1742874024131 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_st_packets_to_bytes 12 " "Ignored 12 assignments for entity \"altera_avalon_st_packets_to_bytes\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1742874024131 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_agent 64 " "Ignored 64 assignments for entity \"altera_merlin_master_agent\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1742874024131 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_translator 55 " "Ignored 55 assignments for entity \"altera_merlin_master_translator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1742874024131 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_agent 53 " "Ignored 53 assignments for entity \"altera_merlin_slave_agent\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1742874024131 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_translator 68 " "Ignored 68 assignments for entity \"altera_merlin_slave_translator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1742874024131 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_traffic_limiter 34 " "Ignored 34 assignments for entity \"altera_merlin_traffic_limiter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1742874024132 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_reset_controller 35 " "Ignored 35 assignments for entity \"altera_reset_controller\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1742874024132 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "controller 19 " "Ignored 19 assignments for entity \"controller\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1742874024132 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "controller_master_0 16 " "Ignored 16 assignments for entity \"controller_master_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1742874024132 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "controller_master_0_b2p_adapter 21 " "Ignored 21 assignments for entity \"controller_master_0_b2p_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1742874024132 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "controller_master_0_p2b_adapter 21 " "Ignored 21 assignments for entity \"controller_master_0_p2b_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1742874024132 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "controller_master_0_timing_adt 21 " "Ignored 21 assignments for entity \"controller_master_0_timing_adt\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1742874024132 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "controller_mm_interconnect_0 12 " "Ignored 12 assignments for entity \"controller_mm_interconnect_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1742874024132 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "controller_mm_interconnect_0_avalon_st_adapter 32 " "Ignored 32 assignments for entity \"controller_mm_interconnect_0_avalon_st_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1742874024132 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "controller_mm_interconnect_0_avalon_st_adapter_error_adapter_0 19 " "Ignored 19 assignments for entity \"controller_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1742874024132 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "controller_mm_interconnect_0_cmd_demux 17 " "Ignored 17 assignments for entity \"controller_mm_interconnect_0_cmd_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1742874024132 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "controller_mm_interconnect_0_cmd_mux 19 " "Ignored 19 assignments for entity \"controller_mm_interconnect_0_cmd_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1742874024132 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "controller_mm_interconnect_0_router 36 " "Ignored 36 assignments for entity \"controller_mm_interconnect_0_router\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1742874024132 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "controller_mm_interconnect_0_router_001 36 " "Ignored 36 assignments for entity \"controller_mm_interconnect_0_router_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1742874024132 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "controller_mm_interconnect_0_rsp_demux 17 " "Ignored 17 assignments for entity \"controller_mm_interconnect_0_rsp_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1742874024132 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "controller_mm_interconnect_0_rsp_mux 19 " "Ignored 19 assignments for entity \"controller_mm_interconnect_0_rsp_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1742874024132 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "issp 16 " "Ignored 16 assignments for entity \"issp\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1742874024132 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1742874024211 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1742874024211 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742874024262 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742874024262 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1742874024640 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1742874024640 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1742874024640 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1742874024640 ""}
{ "Info" "ISTA_SDC_FOUND" "top.out.sdc " "Reading SDC File: 'top.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1742874024663 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Timing Analyzer" 0 -1 1742874024671 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.out.sdc 54 pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] pin " "Ignored filter at top.out.sdc(54): pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] could not be matched with a pin" {  } { { "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1742874024672 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.out.sdc 54 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] pin " "Ignored filter at top.out.sdc(54): pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] could not be matched with a pin" {  } { { "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1742874024673 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock top.out.sdc 54 Argument <targets> is an empty collection " "Ignored create_generated_clock at top.out.sdc(54): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{pll_clk\} -source \[get_pins \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] -duty_cycle 50/1 -multiply_by 10 -divide_by 3 -master_clock \{refclk\} \[get_pins \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  " "create_generated_clock -name \{pll_clk\} -source \[get_pins \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] -duty_cycle 50/1 -multiply_by 10 -divide_by 3 -master_clock \{refclk\} \[get_pins \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " {  } { { "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1742874024673 ""}  } { { "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" 54 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1742874024673 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock top.out.sdc 54 Argument -source is an empty collection " "Ignored create_generated_clock at top.out.sdc(54): Argument -source is an empty collection" {  } { { "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1742874024673 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.out.sdc 77 clock clock " "Ignored filter at top.out.sdc(77): clock could not be matched with a clock" {  } { { "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1742874024673 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay top.out.sdc 77 Argument -clock is an empty collection " "Ignored set_output_delay at top.out.sdc(77): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{clock\}\]  1.000 \[get_ports \{csn\}\] " "set_output_delay -add_delay -rise -max -clock \[get_clocks \{clock\}\]  1.000 \[get_ports \{csn\}\]" {  } { { "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1742874024673 ""}  } { { "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1742874024673 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay top.out.sdc 78 Argument -clock is an empty collection " "Ignored set_output_delay at top.out.sdc(78): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{clock\}\]  1.000 \[get_ports \{dq\[0\]\}\] " "set_output_delay -add_delay -rise -max -clock \[get_clocks \{clock\}\]  1.000 \[get_ports \{dq\[0\]\}\]" {  } { { "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1742874024673 ""}  } { { "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1742874024673 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay top.out.sdc 79 Argument -clock is an empty collection " "Ignored set_output_delay at top.out.sdc(79): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{clock\}\]  1.000 \[get_ports \{dq\[1\]\}\] " "set_output_delay -add_delay -rise -max -clock \[get_clocks \{clock\}\]  1.000 \[get_ports \{dq\[1\]\}\]" {  } { { "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1742874024674 ""}  } { { "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1742874024674 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay top.out.sdc 80 Argument -clock is an empty collection " "Ignored set_output_delay at top.out.sdc(80): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{clock\}\]  1.000 \[get_ports \{dq\[2\]\}\] " "set_output_delay -add_delay -rise -max -clock \[get_clocks \{clock\}\]  1.000 \[get_ports \{dq\[2\]\}\]" {  } { { "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1742874024674 ""}  } { { "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1742874024674 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay top.out.sdc 81 Argument -clock is an empty collection " "Ignored set_output_delay at top.out.sdc(81): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{clock\}\]  1.000 \[get_ports \{dq\[3\]\}\] " "set_output_delay -add_delay -rise -max -clock \[get_clocks \{clock\}\]  1.000 \[get_ports \{dq\[3\]\}\]" {  } { { "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1742874024674 ""}  } { { "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1742874024674 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay top.out.sdc 82 Argument -clock is an empty collection " "Ignored set_output_delay at top.out.sdc(82): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{clock\}\]  1.000 \[get_ports \{dq\[4\]\}\] " "set_output_delay -add_delay -rise -max -clock \[get_clocks \{clock\}\]  1.000 \[get_ports \{dq\[4\]\}\]" {  } { { "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1742874024674 ""}  } { { "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1742874024674 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay top.out.sdc 83 Argument -clock is an empty collection " "Ignored set_output_delay at top.out.sdc(83): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{clock\}\]  1.000 \[get_ports \{dq\[5\]\}\] " "set_output_delay -add_delay -rise -max -clock \[get_clocks \{clock\}\]  1.000 \[get_ports \{dq\[5\]\}\]" {  } { { "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1742874024674 ""}  } { { "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1742874024674 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay top.out.sdc 84 Argument -clock is an empty collection " "Ignored set_output_delay at top.out.sdc(84): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{clock\}\]  1.000 \[get_ports \{dq\[6\]\}\] " "set_output_delay -add_delay -rise -max -clock \[get_clocks \{clock\}\]  1.000 \[get_ports \{dq\[6\]\}\]" {  } { { "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1742874024674 ""}  } { { "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1742874024674 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay top.out.sdc 85 Argument -clock is an empty collection " "Ignored set_output_delay at top.out.sdc(85): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{clock\}\]  1.000 \[get_ports \{dq\[7\]\}\] " "set_output_delay -add_delay -rise -max -clock \[get_clocks \{clock\}\]  1.000 \[get_ports \{dq\[7\]\}\]" {  } { { "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1742874024674 ""}  } { { "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1742874024674 ""}
{ "Info" "ISTA_SDC_FOUND" "controller/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'controller/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1742874024680 ""}
{ "Info" "ISTA_SDC_FOUND" "controller/synthesis/submodules/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: 'controller/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1742874024704 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_avalon_st_jtag_interface.sdc 14 *altera_jtag_src_crosser:*\|sink_data_buffer* register " "Ignored filter at altera_avalon_st_jtag_interface.sdc(14): *altera_jtag_src_crosser:*\|sink_data_buffer* could not be matched with a register" {  } { { "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/controller/synthesis/submodules/altera_avalon_st_jtag_interface.sdc" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/controller/synthesis/submodules/altera_avalon_st_jtag_interface.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1742874024710 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_avalon_st_jtag_interface.sdc 14 *altera_jtag_src_crosser:*\|src_data* register " "Ignored filter at altera_avalon_st_jtag_interface.sdc(14): *altera_jtag_src_crosser:*\|src_data* could not be matched with a register" {  } { { "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/controller/synthesis/submodules/altera_avalon_st_jtag_interface.sdc" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/controller/synthesis/submodules/altera_avalon_st_jtag_interface.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1742874024712 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_avalon_st_jtag_interface.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at altera_avalon_st_jtag_interface.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers *altera_jtag_src_crosser:*\|sink_data_buffer*\] -to \[get_registers *altera_jtag_src_crosser:*\|src_data*\] " "set_false_path -from \[get_registers *altera_jtag_src_crosser:*\|sink_data_buffer*\] -to \[get_registers *altera_jtag_src_crosser:*\|src_data*\]" {  } { { "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/controller/synthesis/submodules/altera_avalon_st_jtag_interface.sdc" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/controller/synthesis/submodules/altera_avalon_st_jtag_interface.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1742874024712 ""}  } { { "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/controller/synthesis/submodules/altera_avalon_st_jtag_interface.sdc" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/controller/synthesis/submodules/altera_avalon_st_jtag_interface.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1742874024712 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_avalon_st_jtag_interface.sdc 14 Argument <to> is an empty collection " "Ignored set_false_path at altera_avalon_st_jtag_interface.sdc(14): Argument <to> is an empty collection" {  } { { "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/controller/synthesis/submodules/altera_avalon_st_jtag_interface.sdc" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/controller/synthesis/submodules/altera_avalon_st_jtag_interface.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1742874024712 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: pll_clk was found on node: pll2_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications: " "Clock: pll_clk was found on node: pll2_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 1, found: 10), -divide_by (expected: 1, found: 3) " "-multiply_by (expected: 1, found: 10), -divide_by (expected: 1, found: 3)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1742874024770 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1742874024770 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1742874024770 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1742874024771 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1742874024771 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "rwds (Fall) rwds (Rise) setup and hold " "From rwds (Fall) to rwds (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1742874024771 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "rwds (Rise) pll_clk (Rise) setup and hold " "From rwds (Rise) to pll_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1742874024771 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "rwds (Fall) pll_clk (Rise) setup and hold " "From rwds (Fall) to pll_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1742874024771 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pll_clk (Rise) pll_clk (Rise) setup and hold " "From pll_clk (Rise) to pll_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1742874024771 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1742874024771 ""}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "ck ckout " "No paths exist between clock target \"ckout\" of clock \"ck\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "Timing Analyzer" 0 -1 1742874024771 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1742874024795 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 100C Model" 0 0 "Timing Analyzer" 0 0 1742874024811 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1742874024867 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1742874024867 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.212 " "Worst-case setup slack is -0.212" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742874024872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742874024872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.212              -1.060 pll_clk  " "   -0.212              -1.060 pll_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742874024872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.219               0.000 rwds  " "    2.219               0.000 rwds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742874024872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.258               0.000 altera_reserved_tck  " "   43.258               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742874024872 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742874024872 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.343 " "Worst-case hold slack is 0.343" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742874024882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742874024882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 pll_clk  " "    0.343               0.000 pll_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742874024882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 altera_reserved_tck  " "    0.416               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742874024882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.230               0.000 rwds  " "    3.230               0.000 rwds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742874024882 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742874024882 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.981 " "Worst-case recovery slack is 3.981" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742874024891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742874024891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.981               0.000 pll_clk  " "    3.981               0.000 pll_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742874024891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.995               0.000 altera_reserved_tck  " "   95.995               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742874024891 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742874024891 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.187 " "Worst-case removal slack is 1.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742874024900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742874024900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.187               0.000 altera_reserved_tck  " "    1.187               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742874024900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.481               0.000 pll_clk  " "    1.481               0.000 pll_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742874024900 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742874024900 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.000 " "Worst-case minimum pulse width slack is 2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742874024920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742874024920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 pll_clk  " "    2.000               0.000 pll_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742874024920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 rwds  " "    2.000               0.000 rwds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742874024920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.492               0.000 ck  " "    2.492               0.000 ck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742874024920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.784               0.000 refclk  " "    9.784               0.000 refclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742874024920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.534               0.000 altera_reserved_tck  " "   49.534               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742874024920 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742874024920 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 20 synchronizer chains. " "Report Metastability: Found 20 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1742874025026 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 20 " "Number of Synchronizer Chains Found: 20" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1742874025026 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1742874025026 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1742874025026 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 9.173 ns " "Worst Case Available Settling Time: 9.173 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1742874025026 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1742874025026 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1742874025026 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1742874025036 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1742874025067 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1742874025580 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: pll_clk was found on node: pll2_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications: " "Clock: pll_clk was found on node: pll2_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 1, found: 10), -divide_by (expected: 1, found: 3) " "-multiply_by (expected: 1, found: 10), -divide_by (expected: 1, found: 3)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1742874025774 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1742874025774 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1742874025774 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1742874025774 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1742874025774 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "rwds (Fall) rwds (Rise) setup and hold " "From rwds (Fall) to rwds (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1742874025774 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "rwds (Rise) pll_clk (Rise) setup and hold " "From rwds (Rise) to pll_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1742874025774 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "rwds (Fall) pll_clk (Rise) setup and hold " "From rwds (Fall) to pll_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1742874025774 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pll_clk (Rise) pll_clk (Rise) setup and hold " "From pll_clk (Rise) to pll_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1742874025774 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1742874025774 ""}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "ck ckout " "No paths exist between clock target \"ckout\" of clock \"ck\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "Timing Analyzer" 0 -1 1742874025774 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.370 " "Worst-case setup slack is 0.370" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742874025847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742874025847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.370               0.000 pll_clk  " "    0.370               0.000 pll_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742874025847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.499               0.000 rwds  " "    2.499               0.000 rwds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742874025847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.142               0.000 altera_reserved_tck  " "   44.142               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742874025847 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742874025847 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.343 " "Worst-case hold slack is 0.343" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742874025857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742874025857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 pll_clk  " "    0.343               0.000 pll_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742874025857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.344               0.000 altera_reserved_tck  " "    0.344               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742874025857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.045               0.000 rwds  " "    3.045               0.000 rwds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742874025857 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742874025857 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 4.214 " "Worst-case recovery slack is 4.214" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742874025867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742874025867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.214               0.000 pll_clk  " "    4.214               0.000 pll_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742874025867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.430               0.000 altera_reserved_tck  " "   96.430               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742874025867 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742874025867 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.052 " "Worst-case removal slack is 1.052" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742874025877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742874025877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.052               0.000 altera_reserved_tck  " "    1.052               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742874025877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.291               0.000 pll_clk  " "    1.291               0.000 pll_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742874025877 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742874025877 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.000 " "Worst-case minimum pulse width slack is 2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742874025896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742874025896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 pll_clk  " "    2.000               0.000 pll_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742874025896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 rwds  " "    2.000               0.000 rwds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742874025896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.492               0.000 ck  " "    2.492               0.000 ck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742874025896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.785               0.000 refclk  " "    9.785               0.000 refclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742874025896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.408               0.000 altera_reserved_tck  " "   49.408               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742874025896 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742874025896 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 20 synchronizer chains. " "Report Metastability: Found 20 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1742874026014 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 20 " "Number of Synchronizer Chains Found: 20" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1742874026014 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1742874026014 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1742874026014 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 9.533 ns " "Worst Case Available Settling Time: 9.533 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1742874026014 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1742874026014 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1742874026014 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1742874026024 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: pll_clk was found on node: pll2_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications: " "Clock: pll_clk was found on node: pll2_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 1, found: 10), -divide_by (expected: 1, found: 3) " "-multiply_by (expected: 1, found: 10), -divide_by (expected: 1, found: 3)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1742874026226 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1742874026226 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1742874026226 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1742874026227 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1742874026227 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "rwds (Fall) rwds (Rise) setup and hold " "From rwds (Fall) to rwds (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1742874026227 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "rwds (Rise) pll_clk (Rise) setup and hold " "From rwds (Rise) to pll_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1742874026227 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "rwds (Fall) pll_clk (Rise) setup and hold " "From rwds (Fall) to pll_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1742874026227 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pll_clk (Rise) pll_clk (Rise) setup and hold " "From pll_clk (Rise) to pll_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1742874026227 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1742874026227 ""}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "ck ckout " "No paths exist between clock target \"ckout\" of clock \"ck\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "Timing Analyzer" 0 -1 1742874026227 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.141 " "Worst-case setup slack is 1.141" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742874026271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742874026271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.141               0.000 pll_clk  " "    1.141               0.000 pll_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742874026271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.480               0.000 rwds  " "    2.480               0.000 rwds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742874026271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.972               0.000 altera_reserved_tck  " "   46.972               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742874026271 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742874026271 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.127 " "Worst-case hold slack is 0.127" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742874026282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742874026282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.127               0.000 pll_clk  " "    0.127               0.000 pll_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742874026282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 altera_reserved_tck  " "    0.178               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742874026282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.249               0.000 rwds  " "    3.249               0.000 rwds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742874026282 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742874026282 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.054 " "Worst-case recovery slack is 5.054" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742874026293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742874026293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.054               0.000 pll_clk  " "    5.054               0.000 pll_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742874026293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.021               0.000 altera_reserved_tck  " "   98.021               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742874026293 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742874026293 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.540 " "Worst-case removal slack is 0.540" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742874026304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742874026304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.540               0.000 altera_reserved_tck  " "    0.540               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742874026304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.672               0.000 pll_clk  " "    0.672               0.000 pll_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742874026304 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742874026304 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.000 " "Worst-case minimum pulse width slack is 2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742874026323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742874026323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 pll_clk  " "    2.000               0.000 pll_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742874026323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 rwds  " "    2.000               0.000 rwds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742874026323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.667               0.000 ck  " "    2.667               0.000 ck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742874026323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.424               0.000 refclk  " "    9.424               0.000 refclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742874026323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.439               0.000 altera_reserved_tck  " "   49.439               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742874026323 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742874026323 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 20 synchronizer chains. " "Report Metastability: Found 20 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1742874026449 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 20 " "Number of Synchronizer Chains Found: 20" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1742874026449 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1742874026449 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1742874026449 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 10.640 ns " "Worst Case Available Settling Time: 10.640 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1742874026449 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1742874026449 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1742874026449 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1742874026852 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1742874026853 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 80 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 80 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4868 " "Peak virtual memory: 4868 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742874027003 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 25 11:40:26 2025 " "Processing ended: Tue Mar 25 11:40:26 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742874027003 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742874027003 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742874027003 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1742874027003 ""}
