MIPS A
"SyncdRWANa RfeNaA PodRWANa RfeNaA"
Prefetch=0:x=F,0:y=W,1:y=F,1:x=W
Com=Rf Rf
Orig=SyncdRWANa RfeNaA PodRWANa RfeNaA

{

0:rx=x; 0:ry=y;
1:ry=y; 1:rx=x;

}

 P0                | P1                ;
 Loop00:           | Loop01:           ;
 ll r2,0( rx)      | ll r2,0( ry)      ;
 ori r9992,r2,0      | ori r9992,r2,0      ;
 sc r9992,0( rx)     | sc r9992,0( ry)     ;
 beq r9992,0,Loop00 | beq r9992,0,Loop01 ;
 sync              | li r3,1           ;
 li r3,1           | sw r3,0( rx)      ;
 sw r3,0( ry)      |                   ;
exists
(x=1 /\ y=1 /\ 0:r2=1 /\ 1:r2=1)

