# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../detector_de_secventa.srcs/sources_1/new/detector_secv.vhd" \
"../../../../detector_de_secventa.srcs/sim_1/new/detect_sim.vhd" \

# Do not sort compile order
nosort
