
# Program: Catapult University Version
# Version: 2011a.126
#    File: Nlview netlist

module new "mean_vga:core" "orig"
load port {clk} input -attr xrf 60824 -attr oid 1 -attr vt d -attr @path {/mean_vga/mean_vga:core/clk}
load port {en} input -attr xrf 60825 -attr oid 2 -attr vt d -attr @path {/mean_vga/mean_vga:core/en}
load port {arst_n} input -attr xrf 60826 -attr oid 3 -attr vt d -attr @path {/mean_vga/mean_vga:core/arst_n}
load portBus {vin:rsc:mgc_in_wire.d(89:0)} input 90 {vin:rsc:mgc_in_wire.d(89)} {vin:rsc:mgc_in_wire.d(88)} {vin:rsc:mgc_in_wire.d(87)} {vin:rsc:mgc_in_wire.d(86)} {vin:rsc:mgc_in_wire.d(85)} {vin:rsc:mgc_in_wire.d(84)} {vin:rsc:mgc_in_wire.d(83)} {vin:rsc:mgc_in_wire.d(82)} {vin:rsc:mgc_in_wire.d(81)} {vin:rsc:mgc_in_wire.d(80)} {vin:rsc:mgc_in_wire.d(79)} {vin:rsc:mgc_in_wire.d(78)} {vin:rsc:mgc_in_wire.d(77)} {vin:rsc:mgc_in_wire.d(76)} {vin:rsc:mgc_in_wire.d(75)} {vin:rsc:mgc_in_wire.d(74)} {vin:rsc:mgc_in_wire.d(73)} {vin:rsc:mgc_in_wire.d(72)} {vin:rsc:mgc_in_wire.d(71)} {vin:rsc:mgc_in_wire.d(70)} {vin:rsc:mgc_in_wire.d(69)} {vin:rsc:mgc_in_wire.d(68)} {vin:rsc:mgc_in_wire.d(67)} {vin:rsc:mgc_in_wire.d(66)} {vin:rsc:mgc_in_wire.d(65)} {vin:rsc:mgc_in_wire.d(64)} {vin:rsc:mgc_in_wire.d(63)} {vin:rsc:mgc_in_wire.d(62)} {vin:rsc:mgc_in_wire.d(61)} {vin:rsc:mgc_in_wire.d(60)} {vin:rsc:mgc_in_wire.d(59)} {vin:rsc:mgc_in_wire.d(58)} {vin:rsc:mgc_in_wire.d(57)} {vin:rsc:mgc_in_wire.d(56)} {vin:rsc:mgc_in_wire.d(55)} {vin:rsc:mgc_in_wire.d(54)} {vin:rsc:mgc_in_wire.d(53)} {vin:rsc:mgc_in_wire.d(52)} {vin:rsc:mgc_in_wire.d(51)} {vin:rsc:mgc_in_wire.d(50)} {vin:rsc:mgc_in_wire.d(49)} {vin:rsc:mgc_in_wire.d(48)} {vin:rsc:mgc_in_wire.d(47)} {vin:rsc:mgc_in_wire.d(46)} {vin:rsc:mgc_in_wire.d(45)} {vin:rsc:mgc_in_wire.d(44)} {vin:rsc:mgc_in_wire.d(43)} {vin:rsc:mgc_in_wire.d(42)} {vin:rsc:mgc_in_wire.d(41)} {vin:rsc:mgc_in_wire.d(40)} {vin:rsc:mgc_in_wire.d(39)} {vin:rsc:mgc_in_wire.d(38)} {vin:rsc:mgc_in_wire.d(37)} {vin:rsc:mgc_in_wire.d(36)} {vin:rsc:mgc_in_wire.d(35)} {vin:rsc:mgc_in_wire.d(34)} {vin:rsc:mgc_in_wire.d(33)} {vin:rsc:mgc_in_wire.d(32)} {vin:rsc:mgc_in_wire.d(31)} {vin:rsc:mgc_in_wire.d(30)} {vin:rsc:mgc_in_wire.d(29)} {vin:rsc:mgc_in_wire.d(28)} {vin:rsc:mgc_in_wire.d(27)} {vin:rsc:mgc_in_wire.d(26)} {vin:rsc:mgc_in_wire.d(25)} {vin:rsc:mgc_in_wire.d(24)} {vin:rsc:mgc_in_wire.d(23)} {vin:rsc:mgc_in_wire.d(22)} {vin:rsc:mgc_in_wire.d(21)} {vin:rsc:mgc_in_wire.d(20)} {vin:rsc:mgc_in_wire.d(19)} {vin:rsc:mgc_in_wire.d(18)} {vin:rsc:mgc_in_wire.d(17)} {vin:rsc:mgc_in_wire.d(16)} {vin:rsc:mgc_in_wire.d(15)} {vin:rsc:mgc_in_wire.d(14)} {vin:rsc:mgc_in_wire.d(13)} {vin:rsc:mgc_in_wire.d(12)} {vin:rsc:mgc_in_wire.d(11)} {vin:rsc:mgc_in_wire.d(10)} {vin:rsc:mgc_in_wire.d(9)} {vin:rsc:mgc_in_wire.d(8)} {vin:rsc:mgc_in_wire.d(7)} {vin:rsc:mgc_in_wire.d(6)} {vin:rsc:mgc_in_wire.d(5)} {vin:rsc:mgc_in_wire.d(4)} {vin:rsc:mgc_in_wire.d(3)} {vin:rsc:mgc_in_wire.d(2)} {vin:rsc:mgc_in_wire.d(1)} {vin:rsc:mgc_in_wire.d(0)} -attr xrf 60827 -attr oid 4 -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load portBus {vout:rsc:mgc_out_stdreg.d(29:0)} output 30 {vout:rsc:mgc_out_stdreg.d(29)} {vout:rsc:mgc_out_stdreg.d(28)} {vout:rsc:mgc_out_stdreg.d(27)} {vout:rsc:mgc_out_stdreg.d(26)} {vout:rsc:mgc_out_stdreg.d(25)} {vout:rsc:mgc_out_stdreg.d(24)} {vout:rsc:mgc_out_stdreg.d(23)} {vout:rsc:mgc_out_stdreg.d(22)} {vout:rsc:mgc_out_stdreg.d(21)} {vout:rsc:mgc_out_stdreg.d(20)} {vout:rsc:mgc_out_stdreg.d(19)} {vout:rsc:mgc_out_stdreg.d(18)} {vout:rsc:mgc_out_stdreg.d(17)} {vout:rsc:mgc_out_stdreg.d(16)} {vout:rsc:mgc_out_stdreg.d(15)} {vout:rsc:mgc_out_stdreg.d(14)} {vout:rsc:mgc_out_stdreg.d(13)} {vout:rsc:mgc_out_stdreg.d(12)} {vout:rsc:mgc_out_stdreg.d(11)} {vout:rsc:mgc_out_stdreg.d(10)} {vout:rsc:mgc_out_stdreg.d(9)} {vout:rsc:mgc_out_stdreg.d(8)} {vout:rsc:mgc_out_stdreg.d(7)} {vout:rsc:mgc_out_stdreg.d(6)} {vout:rsc:mgc_out_stdreg.d(5)} {vout:rsc:mgc_out_stdreg.d(4)} {vout:rsc:mgc_out_stdreg.d(3)} {vout:rsc:mgc_out_stdreg.d(2)} {vout:rsc:mgc_out_stdreg.d(1)} {vout:rsc:mgc_out_stdreg.d(0)} -attr xrf 60828 -attr oid 5 -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load symbol "or(2,10)" "INTERFACE" OR boxcolor 0 \
     portBus {A0(9:0)} input 10 {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus {A1(9:0)} input 10 {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus {Z(9:0)} output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "or(2,6)" "INTERFACE" OR boxcolor 0 \
     portBus {A0(5:0)} input 6 {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus {A1(5:0)} input 6 {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus {Z(5:0)} output 6 {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(2,30)" "INTERFACE" MUX boxcolor 0 \
     portBus {A0(29:0)} input 30 {A0(29)} {A0(28)} {A0(27)} {A0(26)} {A0(25)} {A0(24)} {A0(23)} {A0(22)} {A0(21)} {A0(20)} {A0(19)} {A0(18)} {A0(17)} {A0(16)} {A0(15)} {A0(14)} {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus {A1(29:0)} input 30 {A1(29)} {A1(28)} {A1(27)} {A1(26)} {A1(25)} {A1(24)} {A1(23)} {A1(22)} {A1(21)} {A1(20)} {A1(19)} {A1(18)} {A1(17)} {A1(16)} {A1(15)} {A1(14)} {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus {S(0:0)} input.top 1 {S(0)} \
     portBus {Z(29:0)} output 30 {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(30,1,1,-1,0)" "INTERFACE" GEN boxcolor 1 \
     portBus {D(29:0)} input 30 {D(29)} {D(28)} {D(27)} {D(26)} {D(25)} {D(24)} {D(23)} {D(22)} {D(21)} {D(20)} {D(19)} {D(18)} {D(17)} {D(16)} {D(15)} {D(14)} {D(13)} {D(12)} {D(11)} {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     portBus {DRa(29:0)} input 30 {DRa(29)} {DRa(28)} {DRa(27)} {DRa(26)} {DRa(25)} {DRa(24)} {DRa(23)} {DRa(22)} {DRa(21)} {DRa(20)} {DRa(19)} {DRa(18)} {DRa(17)} {DRa(16)} {DRa(15)} {DRa(14)} {DRa(13)} {DRa(12)} {DRa(11)} {DRa(10)} {DRa(9)} {DRa(8)} {DRa(7)} {DRa(6)} {DRa(5)} {DRa(4)} {DRa(3)} {DRa(2)} {DRa(1)} {DRa(0)} \
     port {clk} input.clk \
     portBus {en(0:0)} input 1 {en(0)} \
     portBus {Ra(0:0)} input 1 {Ra(0)} \
     portBus {Z(29:0)} output 30 {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(1,1,1,0,2)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(0:0)} input 1 {A(0)} \
     portBus {B(0:0)} input 1 {B(0)} \
     portBus {Z(1:0)} output 2 {Z(1)} {Z(0)} \

load symbol "mul(2,1,7,0,8)" "INTERFACE" RTL(*) boxcolor 0 \
     portBus {A(1:0)} input 2 {A(1)} {A(0)} \
     portBus {B(6:0)} input 7 {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(7:0)} output 8 {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "not(11)" "INTERFACE" INV boxcolor 0 \
     portBus {A(10:0)} input 11 {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {Z(10:0)} output 11 {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(11,1,11,1,12)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(10:0)} input 11 {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(10:0)} input 11 {B(10)} {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(11:0)} output 12 {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus {A(0:0)} input 1 {A(0)} \
     portBus {Z(0:0)} output 1 {Z(0)} \

load symbol "add(12,-1,12,-1,12)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(11:0)} input 12 {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(11:0)} input 12 {B(11)} {B(10)} {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(11:0)} output 12 {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(13,-1,12,1,13)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(12:0)} input 13 {A(12)} {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(11:0)} input 12 {B(11)} {B(10)} {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(12:0)} output 13 {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(13,1,1,-1,0)" "INTERFACE" GEN boxcolor 1 \
     portBus {D(12:0)} input 13 {D(12)} {D(11)} {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     portBus {DRa(12:0)} input 13 {DRa(12)} {DRa(11)} {DRa(10)} {DRa(9)} {DRa(8)} {DRa(7)} {DRa(6)} {DRa(5)} {DRa(4)} {DRa(3)} {DRa(2)} {DRa(1)} {DRa(0)} \
     port {clk} input.clk \
     portBus {en(0:0)} input 1 {en(0)} \
     portBus {Ra(0:0)} input 1 {Ra(0)} \
     portBus {Z(12:0)} output 13 {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mul(2,1,5,0,6)" "INTERFACE" RTL(*) boxcolor 0 \
     portBus {A(1:0)} input 2 {A(1)} {A(0)} \
     portBus {B(4:0)} input 5 {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(5:0)} output 6 {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(6,1,6,0,7)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(5:0)} input 6 {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(5:0)} input 6 {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(6:0)} output 7 {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(7,-1,6,0,7)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(6:0)} input 7 {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(5:0)} input 6 {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(6:0)} output 7 {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(9,1,8,1,10)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(8:0)} input 9 {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(7:0)} input 8 {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(9:0)} output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(10,1,11,-1,11)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(9:0)} input 10 {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(10:0)} input 11 {B(10)} {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(10:0)} output 11 {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(3,0,3,0,4)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(2:0)} input 3 {A(2)} {A(1)} {A(0)} \
     portBus {B(2:0)} input 3 {B(2)} {B(1)} {B(0)} \
     portBus {Z(3:0)} output 4 {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(3,-1,2,0,3)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(2:0)} input 3 {A(2)} {A(1)} {A(0)} \
     portBus {B(1:0)} input 2 {B(1)} {B(0)} \
     portBus {Z(2:0)} output 3 {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(4,0,3,1,6)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(3:0)} input 4 {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(2:0)} input 3 {B(2)} {B(1)} {B(0)} \
     portBus {Z(5:0)} output 6 {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(2,0,2,0,3)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(1:0)} input 2 {A(1)} {A(0)} \
     portBus {B(1:0)} input 2 {B(1)} {B(0)} \
     portBus {Z(2:0)} output 3 {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(6,1,4,0,7)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(5:0)} input 6 {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(3:0)} input 4 {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(6:0)} output 7 {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "not(2)" "INTERFACE" INV boxcolor 0 \
     portBus {A(1:0)} input 2 {A(1)} {A(0)} \
     portBus {Z(1:0)} output 2 {Z(1)} {Z(0)} \

load symbol "add(7,1,7,0,8)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(6:0)} input 7 {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(6:0)} input 7 {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(7:0)} output 8 {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(3,1,3,1,4)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(2:0)} input 3 {A(2)} {A(1)} {A(0)} \
     portBus {B(2:0)} input 3 {B(2)} {B(1)} {B(0)} \
     portBus {Z(3:0)} output 4 {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(3,1,3,0,5)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(2:0)} input 3 {A(2)} {A(1)} {A(0)} \
     portBus {B(2:0)} input 3 {B(2)} {B(1)} {B(0)} \
     portBus {Z(4:0)} output 5 {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(5,0,5,1,7)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(4:0)} input 5 {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(4:0)} input 5 {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(6:0)} output 7 {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(7,-1,7,-1,7)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(6:0)} input 7 {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(6:0)} input 7 {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(6:0)} output 7 {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(8,1,7,0,9)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(7:0)} input 8 {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(6:0)} input 7 {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(8:0)} output 9 {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mul(2,1,9,0,10)" "INTERFACE" RTL(*) boxcolor 0 \
     portBus {A(1:0)} input 2 {A(1)} {A(0)} \
     portBus {B(8:0)} input 9 {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(9:0)} output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(9,1,10,1,11)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(8:0)} input 9 {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(9:0)} input 10 {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(10:0)} output 11 {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(12,1,12,1,13)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(11:0)} input 12 {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(11:0)} input 12 {B(11)} {B(10)} {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(12:0)} output 13 {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "not(12)" "INTERFACE" INV boxcolor 0 \
     portBus {A(11:0)} input 12 {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {Z(11:0)} output 12 {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(2,1,2,0,4)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(1:0)} input 2 {A(1)} {A(0)} \
     portBus {B(1:0)} input 2 {B(1)} {B(0)} \
     portBus {Z(3:0)} output 4 {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(4,1,4,0,6)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(3:0)} input 4 {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(3:0)} input 4 {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(5:0)} output 6 {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(6,1,6,1,7)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(5:0)} input 6 {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(5:0)} input 6 {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(6:0)} output 7 {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(8,-1,7,1,8)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(7:0)} input 8 {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(6:0)} input 7 {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(7:0)} output 8 {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(3,0,2,0,4)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(2:0)} input 3 {A(2)} {A(1)} {A(0)} \
     portBus {B(1:0)} input 2 {B(1)} {B(0)} \
     portBus {Z(3:0)} output 4 {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(4,0,3,0,5)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(3:0)} input 4 {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(2:0)} input 3 {B(2)} {B(1)} {B(0)} \
     portBus {Z(4:0)} output 5 {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(5,0,5,1,6)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(4:0)} input 5 {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(4:0)} input 5 {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(5:0)} output 6 {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(6,1,7,0,8)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(5:0)} input 6 {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(6:0)} input 7 {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(7:0)} output 8 {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(5,0,4,0,6)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(4:0)} input 5 {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(3:0)} input 4 {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(5:0)} output 6 {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(7,0,6,0,8)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(6:0)} input 7 {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(5:0)} input 6 {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(7:0)} output 8 {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(8,-1,8,-1,8)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(7:0)} input 8 {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(7:0)} input 8 {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(7:0)} output 8 {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(8,1,8,1,9)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(7:0)} input 8 {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(7:0)} input 8 {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(8:0)} output 9 {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(9,1,9,1,10)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(8:0)} input 9 {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(8:0)} input 9 {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(9:0)} output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(10,1,1,-1,0)" "INTERFACE" GEN boxcolor 1 \
     portBus {D(9:0)} input 10 {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     portBus {DRa(9:0)} input 10 {DRa(9)} {DRa(8)} {DRa(7)} {DRa(6)} {DRa(5)} {DRa(4)} {DRa(3)} {DRa(2)} {DRa(1)} {DRa(0)} \
     port {clk} input.clk \
     portBus {en(0:0)} input 1 {en(0)} \
     portBus {Ra(0:0)} input 1 {Ra(0)} \
     portBus {Z(9:0)} output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(8,1,1,-1,0)" "INTERFACE" GEN boxcolor 1 \
     portBus {D(7:0)} input 8 {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     portBus {DRa(7:0)} input 8 {DRa(7)} {DRa(6)} {DRa(5)} {DRa(4)} {DRa(3)} {DRa(2)} {DRa(1)} {DRa(0)} \
     port {clk} input.clk \
     portBus {en(0:0)} input 1 {en(0)} \
     portBus {Ra(0:0)} input 1 {Ra(0)} \
     portBus {Z(7:0)} output 8 {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(1,1,1,-1,0)" "INTERFACE" GEN boxcolor 1 \
     portBus {D(0:0)} input 1 {D(0)} \
     portBus {DRa(0:0)} input 1 {DRa(0)} \
     port {clk} input.clk \
     portBus {en(0:0)} input 1 {en(0)} \
     portBus {Ra(0:0)} input 1 {Ra(0)} \
     portBus {Z(0:0)} output 1 {Z(0)} \

load symbol "reg(90,1,1,-1,0)" "INTERFACE" GEN boxcolor 1 \
     portBus {D(89:0)} input 90 {D(89)} {D(88)} {D(87)} {D(86)} {D(85)} {D(84)} {D(83)} {D(82)} {D(81)} {D(80)} {D(79)} {D(78)} {D(77)} {D(76)} {D(75)} {D(74)} {D(73)} {D(72)} {D(71)} {D(70)} {D(69)} {D(68)} {D(67)} {D(66)} {D(65)} {D(64)} {D(63)} {D(62)} {D(61)} {D(60)} {D(59)} {D(58)} {D(57)} {D(56)} {D(55)} {D(54)} {D(53)} {D(52)} {D(51)} {D(50)} {D(49)} {D(48)} {D(47)} {D(46)} {D(45)} {D(44)} {D(43)} {D(42)} {D(41)} {D(40)} {D(39)} {D(38)} {D(37)} {D(36)} {D(35)} {D(34)} {D(33)} {D(32)} {D(31)} {D(30)} {D(29)} {D(28)} {D(27)} {D(26)} {D(25)} {D(24)} {D(23)} {D(22)} {D(21)} {D(20)} {D(19)} {D(18)} {D(17)} {D(16)} {D(15)} {D(14)} {D(13)} {D(12)} {D(11)} {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     portBus {DRa(89:0)} input 90 {DRa(89)} {DRa(88)} {DRa(87)} {DRa(86)} {DRa(85)} {DRa(84)} {DRa(83)} {DRa(82)} {DRa(81)} {DRa(80)} {DRa(79)} {DRa(78)} {DRa(77)} {DRa(76)} {DRa(75)} {DRa(74)} {DRa(73)} {DRa(72)} {DRa(71)} {DRa(70)} {DRa(69)} {DRa(68)} {DRa(67)} {DRa(66)} {DRa(65)} {DRa(64)} {DRa(63)} {DRa(62)} {DRa(61)} {DRa(60)} {DRa(59)} {DRa(58)} {DRa(57)} {DRa(56)} {DRa(55)} {DRa(54)} {DRa(53)} {DRa(52)} {DRa(51)} {DRa(50)} {DRa(49)} {DRa(48)} {DRa(47)} {DRa(46)} {DRa(45)} {DRa(44)} {DRa(43)} {DRa(42)} {DRa(41)} {DRa(40)} {DRa(39)} {DRa(38)} {DRa(37)} {DRa(36)} {DRa(35)} {DRa(34)} {DRa(33)} {DRa(32)} {DRa(31)} {DRa(30)} {DRa(29)} {DRa(28)} {DRa(27)} {DRa(26)} {DRa(25)} {DRa(24)} {DRa(23)} {DRa(22)} {DRa(21)} {DRa(20)} {DRa(19)} {DRa(18)} {DRa(17)} {DRa(16)} {DRa(15)} {DRa(14)} {DRa(13)} {DRa(12)} {DRa(11)} {DRa(10)} {DRa(9)} {DRa(8)} {DRa(7)} {DRa(6)} {DRa(5)} {DRa(4)} {DRa(3)} {DRa(2)} {DRa(1)} {DRa(0)} \
     port {clk} input.clk \
     portBus {en(0:0)} input 1 {en(0)} \
     portBus {Ra(0:0)} input 1 {Ra(0)} \
     portBus {Z(89:0)} output 90 {Z(89)} {Z(88)} {Z(87)} {Z(86)} {Z(85)} {Z(84)} {Z(83)} {Z(82)} {Z(81)} {Z(80)} {Z(79)} {Z(78)} {Z(77)} {Z(76)} {Z(75)} {Z(74)} {Z(73)} {Z(72)} {Z(71)} {Z(70)} {Z(69)} {Z(68)} {Z(67)} {Z(66)} {Z(65)} {Z(64)} {Z(63)} {Z(62)} {Z(61)} {Z(60)} {Z(59)} {Z(58)} {Z(57)} {Z(56)} {Z(55)} {Z(54)} {Z(53)} {Z(52)} {Z(51)} {Z(50)} {Z(49)} {Z(48)} {Z(47)} {Z(46)} {Z(45)} {Z(44)} {Z(43)} {Z(42)} {Z(41)} {Z(40)} {Z(39)} {Z(38)} {Z(37)} {Z(36)} {Z(35)} {Z(34)} {Z(33)} {Z(32)} {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(10,1,10,1,11)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(9:0)} input 10 {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(9:0)} input 10 {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(10:0)} output 11 {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(13,1,13,1,14)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(12:0)} input 13 {A(12)} {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(12:0)} input 13 {B(12)} {B(11)} {B(10)} {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(13:0)} output 14 {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "not(13)" "INTERFACE" INV boxcolor 0 \
     portBus {A(12:0)} input 13 {A(12)} {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {Z(12:0)} output 13 {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(13,-1,1,0,13)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(12:0)} input 13 {A(12)} {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(0:0)} input 1 {B(0)} \
     portBus {Z(12:0)} output 13 {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(2,13)" "INTERFACE" MUX boxcolor 0 \
     portBus {A0(12:0)} input 13 {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus {A1(12:0)} input 13 {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus {S(0:0)} input.top 1 {S(0)} \
     portBus {Z(12:0)} output 13 {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(13,0,13,0,14)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(12:0)} input 13 {A(12)} {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(12:0)} input 13 {B(12)} {B(11)} {B(10)} {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(13:0)} output 14 {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(10,0,10,0,11)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(9:0)} input 10 {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(9:0)} input 10 {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(10:0)} output 11 {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(11,0,10,0,12)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(10:0)} input 11 {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(9:0)} input 10 {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(11:0)} output 12 {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(9,-1,8,0,9)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(8:0)} input 9 {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(7:0)} input 8 {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(8:0)} output 9 {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(8,0,8,0,9)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(7:0)} input 8 {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(7:0)} input 8 {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(8:0)} output 9 {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(3,0,3,1,4)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(2:0)} input 3 {A(2)} {A(1)} {A(0)} \
     portBus {B(2:0)} input 3 {B(2)} {B(1)} {B(0)} \
     portBus {Z(3:0)} output 4 {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(4,1,3,1,5)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(3:0)} input 4 {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(2:0)} input 3 {B(2)} {B(1)} {B(0)} \
     portBus {Z(4:0)} output 5 {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(5,1,5,0,7)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(4:0)} input 5 {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(4:0)} input 5 {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(6:0)} output 7 {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(8,0,7,1,9)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(7:0)} input 8 {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(6:0)} input 7 {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(8:0)} output 9 {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(9,0,8,1,10)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(8:0)} input 9 {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(7:0)} input 8 {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(9:0)} output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(10,0,10,1,12)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(9:0)} input 10 {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(9:0)} input 10 {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(11:0)} output 12 {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(4,-1,4,-1,4)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(3:0)} input 4 {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(3:0)} input 4 {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(3:0)} output 4 {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(2,1,2,1,3)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(1:0)} input 2 {A(1)} {A(0)} \
     portBus {B(1:0)} input 2 {B(1)} {B(0)} \
     portBus {Z(2:0)} output 3 {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(7,0,7,1,8)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(6:0)} input 7 {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(6:0)} input 7 {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(7:0)} output 8 {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(10,-1,9,1,10)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(9:0)} input 10 {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(8:0)} input 9 {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(9:0)} output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(9,0,10,-1,10)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(8:0)} input 9 {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(9:0)} input 10 {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(9:0)} output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(7,1,7,0,9)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(6:0)} input 7 {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(6:0)} input 7 {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(8:0)} output 9 {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(9,-1,9,-1,9)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(8:0)} input 9 {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(8:0)} input 9 {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(8:0)} output 9 {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(10,-1,8,1,10)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(9:0)} input 10 {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(7:0)} input 8 {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(9:0)} output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(11,1,10,1,12)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(10:0)} input 11 {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(9:0)} input 10 {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(11:0)} output 12 {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load net {ACC1:if:acc.tmp(0)} -attr vt d
load net {ACC1:if:acc.tmp(1)} -attr vt d
load net {ACC1:if:acc.tmp(2)} -attr vt d
load net {ACC1:if:acc.tmp(3)} -attr vt d
load net {ACC1:if:acc.tmp(4)} -attr vt d
load net {ACC1:if:acc.tmp(5)} -attr vt d
load net {ACC1:if:acc.tmp(6)} -attr vt d
load net {ACC1:if:acc.tmp(7)} -attr vt d
load net {ACC1:if:acc.tmp(8)} -attr vt d
load net {ACC1:if:acc.tmp(9)} -attr vt d
load net {ACC1:if:acc.tmp(10)} -attr vt d
load net {ACC1:if:acc.tmp(11)} -attr vt d
load net {ACC1:if:acc.tmp(12)} -attr vt d
load net {ACC1:if:acc.tmp(13)} -attr vt d
load netBundle {ACC1:if:acc.tmp} 14 {ACC1:if:acc.tmp(0)} {ACC1:if:acc.tmp(1)} {ACC1:if:acc.tmp(2)} {ACC1:if:acc.tmp(3)} {ACC1:if:acc.tmp(4)} {ACC1:if:acc.tmp(5)} {ACC1:if:acc.tmp(6)} {ACC1:if:acc.tmp(7)} {ACC1:if:acc.tmp(8)} {ACC1:if:acc.tmp(9)} {ACC1:if:acc.tmp(10)} {ACC1:if:acc.tmp(11)} {ACC1:if:acc.tmp(12)} {ACC1:if:acc.tmp(13)} -attr xrf 60829 -attr oid 6 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc.tmp}
load net {regs.regs:slc(regs.regs(2))#1.itm(0)} -attr vt d
load net {regs.regs:slc(regs.regs(2))#1.itm(1)} -attr vt d
load net {regs.regs:slc(regs.regs(2))#1.itm(2)} -attr vt d
load net {regs.regs:slc(regs.regs(2))#1.itm(3)} -attr vt d
load net {regs.regs:slc(regs.regs(2))#1.itm(4)} -attr vt d
load net {regs.regs:slc(regs.regs(2))#1.itm(5)} -attr vt d
load net {regs.regs:slc(regs.regs(2))#1.itm(6)} -attr vt d
load net {regs.regs:slc(regs.regs(2))#1.itm(7)} -attr vt d
load net {regs.regs:slc(regs.regs(2))#1.itm(8)} -attr vt d
load net {regs.regs:slc(regs.regs(2))#1.itm(9)} -attr vt d
load netBundle {regs.regs:slc(regs.regs(2))#1.itm} 10 {regs.regs:slc(regs.regs(2))#1.itm(0)} {regs.regs:slc(regs.regs(2))#1.itm(1)} {regs.regs:slc(regs.regs(2))#1.itm(2)} {regs.regs:slc(regs.regs(2))#1.itm(3)} {regs.regs:slc(regs.regs(2))#1.itm(4)} {regs.regs:slc(regs.regs(2))#1.itm(5)} {regs.regs:slc(regs.regs(2))#1.itm(6)} {regs.regs:slc(regs.regs(2))#1.itm(7)} {regs.regs:slc(regs.regs(2))#1.itm(8)} {regs.regs:slc(regs.regs(2))#1.itm(9)} -attr xrf 60830 -attr oid 7 -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#1.itm}
load net {regs.regs:slc(regs.regs(2))#2.itm(0)} -attr vt d
load net {regs.regs:slc(regs.regs(2))#2.itm(1)} -attr vt d
load net {regs.regs:slc(regs.regs(2))#2.itm(2)} -attr vt d
load net {regs.regs:slc(regs.regs(2))#2.itm(3)} -attr vt d
load net {regs.regs:slc(regs.regs(2))#2.itm(4)} -attr vt d
load net {regs.regs:slc(regs.regs(2))#2.itm(5)} -attr vt d
load net {regs.regs:slc(regs.regs(2))#2.itm(6)} -attr vt d
load net {regs.regs:slc(regs.regs(2))#2.itm(7)} -attr vt d
load net {regs.regs:slc(regs.regs(2))#2.itm(8)} -attr vt d
load net {regs.regs:slc(regs.regs(2))#2.itm(9)} -attr vt d
load netBundle {regs.regs:slc(regs.regs(2))#2.itm} 10 {regs.regs:slc(regs.regs(2))#2.itm(0)} {regs.regs:slc(regs.regs(2))#2.itm(1)} {regs.regs:slc(regs.regs(2))#2.itm(2)} {regs.regs:slc(regs.regs(2))#2.itm(3)} {regs.regs:slc(regs.regs(2))#2.itm(4)} {regs.regs:slc(regs.regs(2))#2.itm(5)} {regs.regs:slc(regs.regs(2))#2.itm(6)} {regs.regs:slc(regs.regs(2))#2.itm(7)} {regs.regs:slc(regs.regs(2))#2.itm(8)} {regs.regs:slc(regs.regs(2))#2.itm(9)} -attr xrf 60831 -attr oid 8 -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#2.itm}
load net {regs.regs:slc(regs.regs(2)).itm(0)} -attr vt d
load net {regs.regs:slc(regs.regs(2)).itm(1)} -attr vt d
load net {regs.regs:slc(regs.regs(2)).itm(2)} -attr vt d
load net {regs.regs:slc(regs.regs(2)).itm(3)} -attr vt d
load net {regs.regs:slc(regs.regs(2)).itm(4)} -attr vt d
load net {regs.regs:slc(regs.regs(2)).itm(5)} -attr vt d
load net {regs.regs:slc(regs.regs(2)).itm(6)} -attr vt d
load net {regs.regs:slc(regs.regs(2)).itm(7)} -attr vt d
load net {regs.regs:slc(regs.regs(2)).itm(8)} -attr vt d
load net {regs.regs:slc(regs.regs(2)).itm(9)} -attr vt d
load netBundle {regs.regs:slc(regs.regs(2)).itm} 10 {regs.regs:slc(regs.regs(2)).itm(0)} {regs.regs:slc(regs.regs(2)).itm(1)} {regs.regs:slc(regs.regs(2)).itm(2)} {regs.regs:slc(regs.regs(2)).itm(3)} {regs.regs:slc(regs.regs(2)).itm(4)} {regs.regs:slc(regs.regs(2)).itm(5)} {regs.regs:slc(regs.regs(2)).itm(6)} {regs.regs:slc(regs.regs(2)).itm(7)} {regs.regs:slc(regs.regs(2)).itm(8)} {regs.regs:slc(regs.regs(2)).itm(9)} -attr xrf 60832 -attr oid 9 -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2)).itm}
load net {regs.regs:slc(regs.regs(2))#4.itm(0)} -attr vt d
load net {regs.regs:slc(regs.regs(2))#4.itm(1)} -attr vt d
load net {regs.regs:slc(regs.regs(2))#4.itm(2)} -attr vt d
load net {regs.regs:slc(regs.regs(2))#4.itm(3)} -attr vt d
load net {regs.regs:slc(regs.regs(2))#4.itm(4)} -attr vt d
load net {regs.regs:slc(regs.regs(2))#4.itm(5)} -attr vt d
load net {regs.regs:slc(regs.regs(2))#4.itm(6)} -attr vt d
load net {regs.regs:slc(regs.regs(2))#4.itm(7)} -attr vt d
load net {regs.regs:slc(regs.regs(2))#4.itm(8)} -attr vt d
load net {regs.regs:slc(regs.regs(2))#4.itm(9)} -attr vt d
load netBundle {regs.regs:slc(regs.regs(2))#4.itm} 10 {regs.regs:slc(regs.regs(2))#4.itm(0)} {regs.regs:slc(regs.regs(2))#4.itm(1)} {regs.regs:slc(regs.regs(2))#4.itm(2)} {regs.regs:slc(regs.regs(2))#4.itm(3)} {regs.regs:slc(regs.regs(2))#4.itm(4)} {regs.regs:slc(regs.regs(2))#4.itm(5)} {regs.regs:slc(regs.regs(2))#4.itm(6)} {regs.regs:slc(regs.regs(2))#4.itm(7)} {regs.regs:slc(regs.regs(2))#4.itm(8)} {regs.regs:slc(regs.regs(2))#4.itm(9)} -attr xrf 60833 -attr oid 10 -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#4.itm}
load net {regs.regs:slc(regs.regs(2))#5.itm(0)} -attr vt d
load net {regs.regs:slc(regs.regs(2))#5.itm(1)} -attr vt d
load net {regs.regs:slc(regs.regs(2))#5.itm(2)} -attr vt d
load net {regs.regs:slc(regs.regs(2))#5.itm(3)} -attr vt d
load net {regs.regs:slc(regs.regs(2))#5.itm(4)} -attr vt d
load net {regs.regs:slc(regs.regs(2))#5.itm(5)} -attr vt d
load net {regs.regs:slc(regs.regs(2))#5.itm(6)} -attr vt d
load net {regs.regs:slc(regs.regs(2))#5.itm(7)} -attr vt d
load net {regs.regs:slc(regs.regs(2))#5.itm(8)} -attr vt d
load net {regs.regs:slc(regs.regs(2))#5.itm(9)} -attr vt d
load netBundle {regs.regs:slc(regs.regs(2))#5.itm} 10 {regs.regs:slc(regs.regs(2))#5.itm(0)} {regs.regs:slc(regs.regs(2))#5.itm(1)} {regs.regs:slc(regs.regs(2))#5.itm(2)} {regs.regs:slc(regs.regs(2))#5.itm(3)} {regs.regs:slc(regs.regs(2))#5.itm(4)} {regs.regs:slc(regs.regs(2))#5.itm(5)} {regs.regs:slc(regs.regs(2))#5.itm(6)} {regs.regs:slc(regs.regs(2))#5.itm(7)} {regs.regs:slc(regs.regs(2))#5.itm(8)} {regs.regs:slc(regs.regs(2))#5.itm(9)} -attr xrf 60834 -attr oid 11 -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#5.itm}
load net {regs.regs:slc(regs.regs(2))#3.itm(0)} -attr vt d
load net {regs.regs:slc(regs.regs(2))#3.itm(1)} -attr vt d
load net {regs.regs:slc(regs.regs(2))#3.itm(2)} -attr vt d
load net {regs.regs:slc(regs.regs(2))#3.itm(3)} -attr vt d
load net {regs.regs:slc(regs.regs(2))#3.itm(4)} -attr vt d
load net {regs.regs:slc(regs.regs(2))#3.itm(5)} -attr vt d
load net {regs.regs:slc(regs.regs(2))#3.itm(6)} -attr vt d
load net {regs.regs:slc(regs.regs(2))#3.itm(7)} -attr vt d
load net {regs.regs:slc(regs.regs(2))#3.itm(8)} -attr vt d
load net {regs.regs:slc(regs.regs(2))#3.itm(9)} -attr vt d
load netBundle {regs.regs:slc(regs.regs(2))#3.itm} 10 {regs.regs:slc(regs.regs(2))#3.itm(0)} {regs.regs:slc(regs.regs(2))#3.itm(1)} {regs.regs:slc(regs.regs(2))#3.itm(2)} {regs.regs:slc(regs.regs(2))#3.itm(3)} {regs.regs:slc(regs.regs(2))#3.itm(4)} {regs.regs:slc(regs.regs(2))#3.itm(5)} {regs.regs:slc(regs.regs(2))#3.itm(6)} {regs.regs:slc(regs.regs(2))#3.itm(7)} {regs.regs:slc(regs.regs(2))#3.itm(8)} {regs.regs:slc(regs.regs(2))#3.itm(9)} -attr xrf 60835 -attr oid 12 -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#3.itm}
load net {regs.regs:slc(regs.regs(2))#7.itm(0)} -attr vt d
load net {regs.regs:slc(regs.regs(2))#7.itm(1)} -attr vt d
load net {regs.regs:slc(regs.regs(2))#7.itm(2)} -attr vt d
load net {regs.regs:slc(regs.regs(2))#7.itm(3)} -attr vt d
load net {regs.regs:slc(regs.regs(2))#7.itm(4)} -attr vt d
load net {regs.regs:slc(regs.regs(2))#7.itm(5)} -attr vt d
load net {regs.regs:slc(regs.regs(2))#7.itm(6)} -attr vt d
load net {regs.regs:slc(regs.regs(2))#7.itm(7)} -attr vt d
load net {regs.regs:slc(regs.regs(2))#7.itm(8)} -attr vt d
load net {regs.regs:slc(regs.regs(2))#7.itm(9)} -attr vt d
load netBundle {regs.regs:slc(regs.regs(2))#7.itm} 10 {regs.regs:slc(regs.regs(2))#7.itm(0)} {regs.regs:slc(regs.regs(2))#7.itm(1)} {regs.regs:slc(regs.regs(2))#7.itm(2)} {regs.regs:slc(regs.regs(2))#7.itm(3)} {regs.regs:slc(regs.regs(2))#7.itm(4)} {regs.regs:slc(regs.regs(2))#7.itm(5)} {regs.regs:slc(regs.regs(2))#7.itm(6)} {regs.regs:slc(regs.regs(2))#7.itm(7)} {regs.regs:slc(regs.regs(2))#7.itm(8)} {regs.regs:slc(regs.regs(2))#7.itm(9)} -attr xrf 60836 -attr oid 13 -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#7.itm}
load net {regs.regs:slc(regs.regs(2))#8.itm(0)} -attr vt d
load net {regs.regs:slc(regs.regs(2))#8.itm(1)} -attr vt d
load net {regs.regs:slc(regs.regs(2))#8.itm(2)} -attr vt d
load net {regs.regs:slc(regs.regs(2))#8.itm(3)} -attr vt d
load net {regs.regs:slc(regs.regs(2))#8.itm(4)} -attr vt d
load net {regs.regs:slc(regs.regs(2))#8.itm(5)} -attr vt d
load net {regs.regs:slc(regs.regs(2))#8.itm(6)} -attr vt d
load net {regs.regs:slc(regs.regs(2))#8.itm(7)} -attr vt d
load net {regs.regs:slc(regs.regs(2))#8.itm(8)} -attr vt d
load net {regs.regs:slc(regs.regs(2))#8.itm(9)} -attr vt d
load netBundle {regs.regs:slc(regs.regs(2))#8.itm} 10 {regs.regs:slc(regs.regs(2))#8.itm(0)} {regs.regs:slc(regs.regs(2))#8.itm(1)} {regs.regs:slc(regs.regs(2))#8.itm(2)} {regs.regs:slc(regs.regs(2))#8.itm(3)} {regs.regs:slc(regs.regs(2))#8.itm(4)} {regs.regs:slc(regs.regs(2))#8.itm(5)} {regs.regs:slc(regs.regs(2))#8.itm(6)} {regs.regs:slc(regs.regs(2))#8.itm(7)} {regs.regs:slc(regs.regs(2))#8.itm(8)} {regs.regs:slc(regs.regs(2))#8.itm(9)} -attr xrf 60837 -attr oid 14 -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#8.itm}
load net {regs.regs:slc(regs.regs(2))#6.itm(0)} -attr vt d
load net {regs.regs:slc(regs.regs(2))#6.itm(1)} -attr vt d
load net {regs.regs:slc(regs.regs(2))#6.itm(2)} -attr vt d
load net {regs.regs:slc(regs.regs(2))#6.itm(3)} -attr vt d
load net {regs.regs:slc(regs.regs(2))#6.itm(4)} -attr vt d
load net {regs.regs:slc(regs.regs(2))#6.itm(5)} -attr vt d
load net {regs.regs:slc(regs.regs(2))#6.itm(6)} -attr vt d
load net {regs.regs:slc(regs.regs(2))#6.itm(7)} -attr vt d
load net {regs.regs:slc(regs.regs(2))#6.itm(8)} -attr vt d
load net {regs.regs:slc(regs.regs(2))#6.itm(9)} -attr vt d
load netBundle {regs.regs:slc(regs.regs(2))#6.itm} 10 {regs.regs:slc(regs.regs(2))#6.itm(0)} {regs.regs:slc(regs.regs(2))#6.itm(1)} {regs.regs:slc(regs.regs(2))#6.itm(2)} {regs.regs:slc(regs.regs(2))#6.itm(3)} {regs.regs:slc(regs.regs(2))#6.itm(4)} {regs.regs:slc(regs.regs(2))#6.itm(5)} {regs.regs:slc(regs.regs(2))#6.itm(6)} {regs.regs:slc(regs.regs(2))#6.itm(7)} {regs.regs:slc(regs.regs(2))#6.itm(8)} {regs.regs:slc(regs.regs(2))#6.itm(9)} -attr xrf 60838 -attr oid 15 -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#6.itm}
load net {ACC1:if#2:acc#45.itm#1(0)} -attr vt d
load net {ACC1:if#2:acc#45.itm#1(1)} -attr vt d
load net {ACC1:if#2:acc#45.itm#1(2)} -attr vt d
load net {ACC1:if#2:acc#45.itm#1(3)} -attr vt d
load net {ACC1:if#2:acc#45.itm#1(4)} -attr vt d
load net {ACC1:if#2:acc#45.itm#1(5)} -attr vt d
load net {ACC1:if#2:acc#45.itm#1(6)} -attr vt d
load net {ACC1:if#2:acc#45.itm#1(7)} -attr vt d
load net {ACC1:if#2:acc#45.itm#1(8)} -attr vt d
load net {ACC1:if#2:acc#45.itm#1(9)} -attr vt d
load net {ACC1:if#2:acc#45.itm#1(10)} -attr vt d
load net {ACC1:if#2:acc#45.itm#1(11)} -attr vt d
load net {ACC1:if#2:acc#45.itm#1(12)} -attr vt d
load netBundle {ACC1:if#2:acc#45.itm#1} 13 {ACC1:if#2:acc#45.itm#1(0)} {ACC1:if#2:acc#45.itm#1(1)} {ACC1:if#2:acc#45.itm#1(2)} {ACC1:if#2:acc#45.itm#1(3)} {ACC1:if#2:acc#45.itm#1(4)} {ACC1:if#2:acc#45.itm#1(5)} {ACC1:if#2:acc#45.itm#1(6)} {ACC1:if#2:acc#45.itm#1(7)} {ACC1:if#2:acc#45.itm#1(8)} {ACC1:if#2:acc#45.itm#1(9)} {ACC1:if#2:acc#45.itm#1(10)} {ACC1:if#2:acc#45.itm#1(11)} {ACC1:if#2:acc#45.itm#1(12)} -attr xrf 60839 -attr oid 16 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#45.itm#1}
load net {ACC1:if#2:mul#2.itm#1(0)} -attr vt d
load net {ACC1:if#2:mul#2.itm#1(1)} -attr vt d
load net {ACC1:if#2:mul#2.itm#1(2)} -attr vt d
load net {ACC1:if#2:mul#2.itm#1(3)} -attr vt d
load net {ACC1:if#2:mul#2.itm#1(4)} -attr vt d
load net {ACC1:if#2:mul#2.itm#1(5)} -attr vt d
load net {ACC1:if#2:mul#2.itm#1(6)} -attr vt d
load net {ACC1:if#2:mul#2.itm#1(7)} -attr vt d
load net {ACC1:if#2:mul#2.itm#1(8)} -attr vt d
load net {ACC1:if#2:mul#2.itm#1(9)} -attr vt d
load netBundle {ACC1:if#2:mul#2.itm#1} 10 {ACC1:if#2:mul#2.itm#1(0)} {ACC1:if#2:mul#2.itm#1(1)} {ACC1:if#2:mul#2.itm#1(2)} {ACC1:if#2:mul#2.itm#1(3)} {ACC1:if#2:mul#2.itm#1(4)} {ACC1:if#2:mul#2.itm#1(5)} {ACC1:if#2:mul#2.itm#1(6)} {ACC1:if#2:mul#2.itm#1(7)} {ACC1:if#2:mul#2.itm#1(8)} {ACC1:if#2:mul#2.itm#1(9)} -attr xrf 60840 -attr oid 17 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:mul#2.itm#1}
load net {ACC1:if#2:mul#4.itm#1(0)} -attr vt d
load net {ACC1:if#2:mul#4.itm#1(1)} -attr vt d
load net {ACC1:if#2:mul#4.itm#1(2)} -attr vt d
load net {ACC1:if#2:mul#4.itm#1(3)} -attr vt d
load net {ACC1:if#2:mul#4.itm#1(4)} -attr vt d
load net {ACC1:if#2:mul#4.itm#1(5)} -attr vt d
load net {ACC1:if#2:mul#4.itm#1(6)} -attr vt d
load net {ACC1:if#2:mul#4.itm#1(7)} -attr vt d
load netBundle {ACC1:if#2:mul#4.itm#1} 8 {ACC1:if#2:mul#4.itm#1(0)} {ACC1:if#2:mul#4.itm#1(1)} {ACC1:if#2:mul#4.itm#1(2)} {ACC1:if#2:mul#4.itm#1(3)} {ACC1:if#2:mul#4.itm#1(4)} {ACC1:if#2:mul#4.itm#1(5)} {ACC1:if#2:mul#4.itm#1(6)} {ACC1:if#2:mul#4.itm#1(7)} -attr xrf 60841 -attr oid 18 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:mul#4.itm#1}
load net {ACC1:if:acc#52.itm#1(0)} -attr vt d
load net {ACC1:if:acc#52.itm#1(1)} -attr vt d
load net {ACC1:if:acc#52.itm#1(2)} -attr vt d
load net {ACC1:if:acc#52.itm#1(3)} -attr vt d
load net {ACC1:if:acc#52.itm#1(4)} -attr vt d
load net {ACC1:if:acc#52.itm#1(5)} -attr vt d
load net {ACC1:if:acc#52.itm#1(6)} -attr vt d
load net {ACC1:if:acc#52.itm#1(7)} -attr vt d
load net {ACC1:if:acc#52.itm#1(8)} -attr vt d
load net {ACC1:if:acc#52.itm#1(9)} -attr vt d
load net {ACC1:if:acc#52.itm#1(10)} -attr vt d
load net {ACC1:if:acc#52.itm#1(11)} -attr vt d
load net {ACC1:if:acc#52.itm#1(12)} -attr vt d
load netBundle {ACC1:if:acc#52.itm#1} 13 {ACC1:if:acc#52.itm#1(0)} {ACC1:if:acc#52.itm#1(1)} {ACC1:if:acc#52.itm#1(2)} {ACC1:if:acc#52.itm#1(3)} {ACC1:if:acc#52.itm#1(4)} {ACC1:if:acc#52.itm#1(5)} {ACC1:if:acc#52.itm#1(6)} {ACC1:if:acc#52.itm#1(7)} {ACC1:if:acc#52.itm#1(8)} {ACC1:if:acc#52.itm#1(9)} {ACC1:if:acc#52.itm#1(10)} {ACC1:if:acc#52.itm#1(11)} {ACC1:if:acc#52.itm#1(12)} -attr xrf 60842 -attr oid 19 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#52.itm#1}
load net {ACC1:if:acc#51.itm#1(0)} -attr vt d
load net {ACC1:if:acc#51.itm#1(1)} -attr vt d
load net {ACC1:if:acc#51.itm#1(2)} -attr vt d
load net {ACC1:if:acc#51.itm#1(3)} -attr vt d
load net {ACC1:if:acc#51.itm#1(4)} -attr vt d
load net {ACC1:if:acc#51.itm#1(5)} -attr vt d
load net {ACC1:if:acc#51.itm#1(6)} -attr vt d
load net {ACC1:if:acc#51.itm#1(7)} -attr vt d
load net {ACC1:if:acc#51.itm#1(8)} -attr vt d
load net {ACC1:if:acc#51.itm#1(9)} -attr vt d
load net {ACC1:if:acc#51.itm#1(10)} -attr vt d
load net {ACC1:if:acc#51.itm#1(11)} -attr vt d
load net {ACC1:if:acc#51.itm#1(12)} -attr vt d
load netBundle {ACC1:if:acc#51.itm#1} 13 {ACC1:if:acc#51.itm#1(0)} {ACC1:if:acc#51.itm#1(1)} {ACC1:if:acc#51.itm#1(2)} {ACC1:if:acc#51.itm#1(3)} {ACC1:if:acc#51.itm#1(4)} {ACC1:if:acc#51.itm#1(5)} {ACC1:if:acc#51.itm#1(6)} {ACC1:if:acc#51.itm#1(7)} {ACC1:if:acc#51.itm#1(8)} {ACC1:if:acc#51.itm#1(9)} {ACC1:if:acc#51.itm#1(10)} {ACC1:if:acc#51.itm#1(11)} {ACC1:if:acc#51.itm#1(12)} -attr xrf 60843 -attr oid 20 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#51.itm#1}
load net {ACC1:if#2:acc#40.itm#1.sg1(0)} -attr vt d
load net {ACC1:if#2:acc#40.itm#1.sg1(1)} -attr vt d
load net {ACC1:if#2:acc#40.itm#1.sg1(2)} -attr vt d
load net {ACC1:if#2:acc#40.itm#1.sg1(3)} -attr vt d
load net {ACC1:if#2:acc#40.itm#1.sg1(4)} -attr vt d
load net {ACC1:if#2:acc#40.itm#1.sg1(5)} -attr vt d
load net {ACC1:if#2:acc#40.itm#1.sg1(6)} -attr vt d
load net {ACC1:if#2:acc#40.itm#1.sg1(7)} -attr vt d
load net {ACC1:if#2:acc#40.itm#1.sg1(8)} -attr vt d
load net {ACC1:if#2:acc#40.itm#1.sg1(9)} -attr vt d
load netBundle {ACC1:if#2:acc#40.itm#1.sg1} 10 {ACC1:if#2:acc#40.itm#1.sg1(0)} {ACC1:if#2:acc#40.itm#1.sg1(1)} {ACC1:if#2:acc#40.itm#1.sg1(2)} {ACC1:if#2:acc#40.itm#1.sg1(3)} {ACC1:if#2:acc#40.itm#1.sg1(4)} {ACC1:if#2:acc#40.itm#1.sg1(5)} {ACC1:if#2:acc#40.itm#1.sg1(6)} {ACC1:if#2:acc#40.itm#1.sg1(7)} {ACC1:if#2:acc#40.itm#1.sg1(8)} {ACC1:if#2:acc#40.itm#1.sg1(9)} -attr xrf 60844 -attr oid 21 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#40.itm#1.sg1}
load net {reg(regs.regs(0).sva).cse(0)} -attr vt d
load net {reg(regs.regs(0).sva).cse(1)} -attr vt d
load net {reg(regs.regs(0).sva).cse(2)} -attr vt d
load net {reg(regs.regs(0).sva).cse(3)} -attr vt d
load net {reg(regs.regs(0).sva).cse(4)} -attr vt d
load net {reg(regs.regs(0).sva).cse(5)} -attr vt d
load net {reg(regs.regs(0).sva).cse(6)} -attr vt d
load net {reg(regs.regs(0).sva).cse(7)} -attr vt d
load net {reg(regs.regs(0).sva).cse(8)} -attr vt d
load net {reg(regs.regs(0).sva).cse(9)} -attr vt d
load net {reg(regs.regs(0).sva).cse(10)} -attr vt d
load net {reg(regs.regs(0).sva).cse(11)} -attr vt d
load net {reg(regs.regs(0).sva).cse(12)} -attr vt d
load net {reg(regs.regs(0).sva).cse(13)} -attr vt d
load net {reg(regs.regs(0).sva).cse(14)} -attr vt d
load net {reg(regs.regs(0).sva).cse(15)} -attr vt d
load net {reg(regs.regs(0).sva).cse(16)} -attr vt d
load net {reg(regs.regs(0).sva).cse(17)} -attr vt d
load net {reg(regs.regs(0).sva).cse(18)} -attr vt d
load net {reg(regs.regs(0).sva).cse(19)} -attr vt d
load net {reg(regs.regs(0).sva).cse(20)} -attr vt d
load net {reg(regs.regs(0).sva).cse(21)} -attr vt d
load net {reg(regs.regs(0).sva).cse(22)} -attr vt d
load net {reg(regs.regs(0).sva).cse(23)} -attr vt d
load net {reg(regs.regs(0).sva).cse(24)} -attr vt d
load net {reg(regs.regs(0).sva).cse(25)} -attr vt d
load net {reg(regs.regs(0).sva).cse(26)} -attr vt d
load net {reg(regs.regs(0).sva).cse(27)} -attr vt d
load net {reg(regs.regs(0).sva).cse(28)} -attr vt d
load net {reg(regs.regs(0).sva).cse(29)} -attr vt d
load net {reg(regs.regs(0).sva).cse(30)} -attr vt d
load net {reg(regs.regs(0).sva).cse(31)} -attr vt d
load net {reg(regs.regs(0).sva).cse(32)} -attr vt d
load net {reg(regs.regs(0).sva).cse(33)} -attr vt d
load net {reg(regs.regs(0).sva).cse(34)} -attr vt d
load net {reg(regs.regs(0).sva).cse(35)} -attr vt d
load net {reg(regs.regs(0).sva).cse(36)} -attr vt d
load net {reg(regs.regs(0).sva).cse(37)} -attr vt d
load net {reg(regs.regs(0).sva).cse(38)} -attr vt d
load net {reg(regs.regs(0).sva).cse(39)} -attr vt d
load net {reg(regs.regs(0).sva).cse(40)} -attr vt d
load net {reg(regs.regs(0).sva).cse(41)} -attr vt d
load net {reg(regs.regs(0).sva).cse(42)} -attr vt d
load net {reg(regs.regs(0).sva).cse(43)} -attr vt d
load net {reg(regs.regs(0).sva).cse(44)} -attr vt d
load net {reg(regs.regs(0).sva).cse(45)} -attr vt d
load net {reg(regs.regs(0).sva).cse(46)} -attr vt d
load net {reg(regs.regs(0).sva).cse(47)} -attr vt d
load net {reg(regs.regs(0).sva).cse(48)} -attr vt d
load net {reg(regs.regs(0).sva).cse(49)} -attr vt d
load net {reg(regs.regs(0).sva).cse(50)} -attr vt d
load net {reg(regs.regs(0).sva).cse(51)} -attr vt d
load net {reg(regs.regs(0).sva).cse(52)} -attr vt d
load net {reg(regs.regs(0).sva).cse(53)} -attr vt d
load net {reg(regs.regs(0).sva).cse(54)} -attr vt d
load net {reg(regs.regs(0).sva).cse(55)} -attr vt d
load net {reg(regs.regs(0).sva).cse(56)} -attr vt d
load net {reg(regs.regs(0).sva).cse(57)} -attr vt d
load net {reg(regs.regs(0).sva).cse(58)} -attr vt d
load net {reg(regs.regs(0).sva).cse(59)} -attr vt d
load net {reg(regs.regs(0).sva).cse(60)} -attr vt d
load net {reg(regs.regs(0).sva).cse(61)} -attr vt d
load net {reg(regs.regs(0).sva).cse(62)} -attr vt d
load net {reg(regs.regs(0).sva).cse(63)} -attr vt d
load net {reg(regs.regs(0).sva).cse(64)} -attr vt d
load net {reg(regs.regs(0).sva).cse(65)} -attr vt d
load net {reg(regs.regs(0).sva).cse(66)} -attr vt d
load net {reg(regs.regs(0).sva).cse(67)} -attr vt d
load net {reg(regs.regs(0).sva).cse(68)} -attr vt d
load net {reg(regs.regs(0).sva).cse(69)} -attr vt d
load net {reg(regs.regs(0).sva).cse(70)} -attr vt d
load net {reg(regs.regs(0).sva).cse(71)} -attr vt d
load net {reg(regs.regs(0).sva).cse(72)} -attr vt d
load net {reg(regs.regs(0).sva).cse(73)} -attr vt d
load net {reg(regs.regs(0).sva).cse(74)} -attr vt d
load net {reg(regs.regs(0).sva).cse(75)} -attr vt d
load net {reg(regs.regs(0).sva).cse(76)} -attr vt d
load net {reg(regs.regs(0).sva).cse(77)} -attr vt d
load net {reg(regs.regs(0).sva).cse(78)} -attr vt d
load net {reg(regs.regs(0).sva).cse(79)} -attr vt d
load net {reg(regs.regs(0).sva).cse(80)} -attr vt d
load net {reg(regs.regs(0).sva).cse(81)} -attr vt d
load net {reg(regs.regs(0).sva).cse(82)} -attr vt d
load net {reg(regs.regs(0).sva).cse(83)} -attr vt d
load net {reg(regs.regs(0).sva).cse(84)} -attr vt d
load net {reg(regs.regs(0).sva).cse(85)} -attr vt d
load net {reg(regs.regs(0).sva).cse(86)} -attr vt d
load net {reg(regs.regs(0).sva).cse(87)} -attr vt d
load net {reg(regs.regs(0).sva).cse(88)} -attr vt d
load net {reg(regs.regs(0).sva).cse(89)} -attr vt d
load netBundle {reg(regs.regs(0).sva).cse} 90 {reg(regs.regs(0).sva).cse(0)} {reg(regs.regs(0).sva).cse(1)} {reg(regs.regs(0).sva).cse(2)} {reg(regs.regs(0).sva).cse(3)} {reg(regs.regs(0).sva).cse(4)} {reg(regs.regs(0).sva).cse(5)} {reg(regs.regs(0).sva).cse(6)} {reg(regs.regs(0).sva).cse(7)} {reg(regs.regs(0).sva).cse(8)} {reg(regs.regs(0).sva).cse(9)} {reg(regs.regs(0).sva).cse(10)} {reg(regs.regs(0).sva).cse(11)} {reg(regs.regs(0).sva).cse(12)} {reg(regs.regs(0).sva).cse(13)} {reg(regs.regs(0).sva).cse(14)} {reg(regs.regs(0).sva).cse(15)} {reg(regs.regs(0).sva).cse(16)} {reg(regs.regs(0).sva).cse(17)} {reg(regs.regs(0).sva).cse(18)} {reg(regs.regs(0).sva).cse(19)} {reg(regs.regs(0).sva).cse(20)} {reg(regs.regs(0).sva).cse(21)} {reg(regs.regs(0).sva).cse(22)} {reg(regs.regs(0).sva).cse(23)} {reg(regs.regs(0).sva).cse(24)} {reg(regs.regs(0).sva).cse(25)} {reg(regs.regs(0).sva).cse(26)} {reg(regs.regs(0).sva).cse(27)} {reg(regs.regs(0).sva).cse(28)} {reg(regs.regs(0).sva).cse(29)} {reg(regs.regs(0).sva).cse(30)} {reg(regs.regs(0).sva).cse(31)} {reg(regs.regs(0).sva).cse(32)} {reg(regs.regs(0).sva).cse(33)} {reg(regs.regs(0).sva).cse(34)} {reg(regs.regs(0).sva).cse(35)} {reg(regs.regs(0).sva).cse(36)} {reg(regs.regs(0).sva).cse(37)} {reg(regs.regs(0).sva).cse(38)} {reg(regs.regs(0).sva).cse(39)} {reg(regs.regs(0).sva).cse(40)} {reg(regs.regs(0).sva).cse(41)} {reg(regs.regs(0).sva).cse(42)} {reg(regs.regs(0).sva).cse(43)} {reg(regs.regs(0).sva).cse(44)} {reg(regs.regs(0).sva).cse(45)} {reg(regs.regs(0).sva).cse(46)} {reg(regs.regs(0).sva).cse(47)} {reg(regs.regs(0).sva).cse(48)} {reg(regs.regs(0).sva).cse(49)} {reg(regs.regs(0).sva).cse(50)} {reg(regs.regs(0).sva).cse(51)} {reg(regs.regs(0).sva).cse(52)} {reg(regs.regs(0).sva).cse(53)} {reg(regs.regs(0).sva).cse(54)} {reg(regs.regs(0).sva).cse(55)} {reg(regs.regs(0).sva).cse(56)} {reg(regs.regs(0).sva).cse(57)} {reg(regs.regs(0).sva).cse(58)} {reg(regs.regs(0).sva).cse(59)} {reg(regs.regs(0).sva).cse(60)} {reg(regs.regs(0).sva).cse(61)} {reg(regs.regs(0).sva).cse(62)} {reg(regs.regs(0).sva).cse(63)} {reg(regs.regs(0).sva).cse(64)} {reg(regs.regs(0).sva).cse(65)} {reg(regs.regs(0).sva).cse(66)} {reg(regs.regs(0).sva).cse(67)} {reg(regs.regs(0).sva).cse(68)} {reg(regs.regs(0).sva).cse(69)} {reg(regs.regs(0).sva).cse(70)} {reg(regs.regs(0).sva).cse(71)} {reg(regs.regs(0).sva).cse(72)} {reg(regs.regs(0).sva).cse(73)} {reg(regs.regs(0).sva).cse(74)} {reg(regs.regs(0).sva).cse(75)} {reg(regs.regs(0).sva).cse(76)} {reg(regs.regs(0).sva).cse(77)} {reg(regs.regs(0).sva).cse(78)} {reg(regs.regs(0).sva).cse(79)} {reg(regs.regs(0).sva).cse(80)} {reg(regs.regs(0).sva).cse(81)} {reg(regs.regs(0).sva).cse(82)} {reg(regs.regs(0).sva).cse(83)} {reg(regs.regs(0).sva).cse(84)} {reg(regs.regs(0).sva).cse(85)} {reg(regs.regs(0).sva).cse(86)} {reg(regs.regs(0).sva).cse(87)} {reg(regs.regs(0).sva).cse(88)} {reg(regs.regs(0).sva).cse(89)} -attr xrf 60845 -attr oid 22 -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {ACC1:if#2:acc.psp.sva(0)} -attr vt d
load net {ACC1:if#2:acc.psp.sva(1)} -attr vt d
load net {ACC1:if#2:acc.psp.sva(2)} -attr vt d
load net {ACC1:if#2:acc.psp.sva(3)} -attr vt d
load net {ACC1:if#2:acc.psp.sva(4)} -attr vt d
load net {ACC1:if#2:acc.psp.sva(5)} -attr vt d
load net {ACC1:if#2:acc.psp.sva(6)} -attr vt d
load net {ACC1:if#2:acc.psp.sva(7)} -attr vt d
load net {ACC1:if#2:acc.psp.sva(8)} -attr vt d
load net {ACC1:if#2:acc.psp.sva(9)} -attr vt d
load net {ACC1:if#2:acc.psp.sva(10)} -attr vt d
load net {ACC1:if#2:acc.psp.sva(11)} -attr vt d
load net {ACC1:if#2:acc.psp.sva(12)} -attr vt d
load net {ACC1:if#2:acc.psp.sva(13)} -attr vt d
load netBundle {ACC1:if#2:acc.psp.sva} 14 {ACC1:if#2:acc.psp.sva(0)} {ACC1:if#2:acc.psp.sva(1)} {ACC1:if#2:acc.psp.sva(2)} {ACC1:if#2:acc.psp.sva(3)} {ACC1:if#2:acc.psp.sva(4)} {ACC1:if#2:acc.psp.sva(5)} {ACC1:if#2:acc.psp.sva(6)} {ACC1:if#2:acc.psp.sva(7)} {ACC1:if#2:acc.psp.sva(8)} {ACC1:if#2:acc.psp.sva(9)} {ACC1:if#2:acc.psp.sva(10)} {ACC1:if#2:acc.psp.sva(11)} {ACC1:if#2:acc.psp.sva(12)} {ACC1:if#2:acc.psp.sva(13)} -attr xrf 60846 -attr oid 23 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc.psp.sva}
load net {ACC1-3:acc#16.psp(0)} -attr vt d
load net {ACC1-3:acc#16.psp(1)} -attr vt d
load net {ACC1-3:acc#16.psp(2)} -attr vt d
load net {ACC1-3:acc#16.psp(3)} -attr vt d
load net {ACC1-3:acc#16.psp(4)} -attr vt d
load net {ACC1-3:acc#16.psp(5)} -attr vt d
load net {ACC1-3:acc#16.psp(6)} -attr vt d
load net {ACC1-3:acc#16.psp(7)} -attr vt d
load net {ACC1-3:acc#16.psp(8)} -attr vt d
load net {ACC1-3:acc#16.psp(9)} -attr vt d
load net {ACC1-3:acc#16.psp(10)} -attr vt d
load net {ACC1-3:acc#16.psp(11)} -attr vt d
load net {ACC1-3:acc#16.psp(12)} -attr vt d
load net {ACC1-3:acc#16.psp(13)} -attr vt d
load netBundle {ACC1-3:acc#16.psp} 14 {ACC1-3:acc#16.psp(0)} {ACC1-3:acc#16.psp(1)} {ACC1-3:acc#16.psp(2)} {ACC1-3:acc#16.psp(3)} {ACC1-3:acc#16.psp(4)} {ACC1-3:acc#16.psp(5)} {ACC1-3:acc#16.psp(6)} {ACC1-3:acc#16.psp(7)} {ACC1-3:acc#16.psp(8)} {ACC1-3:acc#16.psp(9)} {ACC1-3:acc#16.psp(10)} {ACC1-3:acc#16.psp(11)} {ACC1-3:acc#16.psp(12)} {ACC1-3:acc#16.psp(13)} -attr xrf 60847 -attr oid 24 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:acc#16.psp}
load net {acc#5.psp#1.sva(0)} -attr vt d
load net {acc#5.psp#1.sva(1)} -attr vt d
load net {acc#5.psp#1.sva(2)} -attr vt d
load net {acc#5.psp#1.sva(3)} -attr vt d
load net {acc#5.psp#1.sva(4)} -attr vt d
load net {acc#5.psp#1.sva(5)} -attr vt d
load net {acc#5.psp#1.sva(6)} -attr vt d
load net {acc#5.psp#1.sva(7)} -attr vt d
load net {acc#5.psp#1.sva(8)} -attr vt d
load net {acc#5.psp#1.sva(9)} -attr vt d
load net {acc#5.psp#1.sva(10)} -attr vt d
load net {acc#5.psp#1.sva(11)} -attr vt d
load netBundle {acc#5.psp#1.sva} 12 {acc#5.psp#1.sva(0)} {acc#5.psp#1.sva(1)} {acc#5.psp#1.sva(2)} {acc#5.psp#1.sva(3)} {acc#5.psp#1.sva(4)} {acc#5.psp#1.sva(5)} {acc#5.psp#1.sva(6)} {acc#5.psp#1.sva(7)} {acc#5.psp#1.sva(8)} {acc#5.psp#1.sva(9)} {acc#5.psp#1.sva(10)} {acc#5.psp#1.sva(11)} -attr xrf 60848 -attr oid 25 -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#5.psp#1.sva}
load net {ACC1:acc#12.psp.sva(0)} -attr vt d
load net {ACC1:acc#12.psp.sva(1)} -attr vt d
load net {ACC1:acc#12.psp.sva(2)} -attr vt d
load net {ACC1:acc#12.psp.sva(3)} -attr vt d
load net {ACC1:acc#12.psp.sva(4)} -attr vt d
load net {ACC1:acc#12.psp.sva(5)} -attr vt d
load net {ACC1:acc#12.psp.sva(6)} -attr vt d
load net {ACC1:acc#12.psp.sva(7)} -attr vt d
load net {ACC1:acc#12.psp.sva(8)} -attr vt d
load net {ACC1:acc#12.psp.sva(9)} -attr vt d
load net {ACC1:acc#12.psp.sva(10)} -attr vt d
load net {ACC1:acc#12.psp.sva(11)} -attr vt d
load netBundle {ACC1:acc#12.psp.sva} 12 {ACC1:acc#12.psp.sva(0)} {ACC1:acc#12.psp.sva(1)} {ACC1:acc#12.psp.sva(2)} {ACC1:acc#12.psp.sva(3)} {ACC1:acc#12.psp.sva(4)} {ACC1:acc#12.psp.sva(5)} {ACC1:acc#12.psp.sva(6)} {ACC1:acc#12.psp.sva(7)} {ACC1:acc#12.psp.sva(8)} {ACC1:acc#12.psp.sva(9)} {ACC1:acc#12.psp.sva(10)} {ACC1:acc#12.psp.sva(11)} -attr xrf 60849 -attr oid 26 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#12.psp.sva}
load net {acc#6.psp.sva(0)} -attr vt d
load net {acc#6.psp.sva(1)} -attr vt d
load net {acc#6.psp.sva(2)} -attr vt d
load net {acc#6.psp.sva(3)} -attr vt d
load netBundle {acc#6.psp.sva} 4 {acc#6.psp.sva(0)} {acc#6.psp.sva(1)} {acc#6.psp.sva(2)} {acc#6.psp.sva(3)} -attr xrf 60850 -attr oid 27 -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#6.psp.sva}
load net {acc#6.psp#1.sva(0)} -attr vt d
load net {acc#6.psp#1.sva(1)} -attr vt d
load net {acc#6.psp#1.sva(2)} -attr vt d
load net {acc#6.psp#1.sva(3)} -attr vt d
load netBundle {acc#6.psp#1.sva} 4 {acc#6.psp#1.sva(0)} {acc#6.psp#1.sva(1)} {acc#6.psp#1.sva(2)} {acc#6.psp#1.sva(3)} -attr xrf 60851 -attr oid 28 -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#6.psp#1.sva}
load net {ACC1:acc#10.psp#1.sva(0)} -attr vt d
load net {ACC1:acc#10.psp#1.sva(1)} -attr vt d
load net {ACC1:acc#10.psp#1.sva(2)} -attr vt d
load net {ACC1:acc#10.psp#1.sva(3)} -attr vt d
load net {ACC1:acc#10.psp#1.sva(4)} -attr vt d
load net {ACC1:acc#10.psp#1.sva(5)} -attr vt d
load net {ACC1:acc#10.psp#1.sva(6)} -attr vt d
load net {ACC1:acc#10.psp#1.sva(7)} -attr vt d
load net {ACC1:acc#10.psp#1.sva(8)} -attr vt d
load net {ACC1:acc#10.psp#1.sva(9)} -attr vt d
load net {ACC1:acc#10.psp#1.sva(10)} -attr vt d
load net {ACC1:acc#10.psp#1.sva(11)} -attr vt d
load netBundle {ACC1:acc#10.psp#1.sva} 12 {ACC1:acc#10.psp#1.sva(0)} {ACC1:acc#10.psp#1.sva(1)} {ACC1:acc#10.psp#1.sva(2)} {ACC1:acc#10.psp#1.sva(3)} {ACC1:acc#10.psp#1.sva(4)} {ACC1:acc#10.psp#1.sva(5)} {ACC1:acc#10.psp#1.sva(6)} {ACC1:acc#10.psp#1.sva(7)} {ACC1:acc#10.psp#1.sva(8)} {ACC1:acc#10.psp#1.sva(9)} {ACC1:acc#10.psp#1.sva(10)} {ACC1:acc#10.psp#1.sva(11)} -attr xrf 60852 -attr oid 29 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#10.psp#1.sva}
load net {ACC1:if:acc#2.psp#1.sva(0)} -attr vt d
load net {ACC1:if:acc#2.psp#1.sva(1)} -attr vt d
load net {ACC1:if:acc#2.psp#1.sva(2)} -attr vt d
load net {ACC1:if:acc#2.psp#1.sva(3)} -attr vt d
load net {ACC1:if:acc#2.psp#1.sva(4)} -attr vt d
load net {ACC1:if:acc#2.psp#1.sva(5)} -attr vt d
load net {ACC1:if:acc#2.psp#1.sva(6)} -attr vt d
load net {ACC1:if:acc#2.psp#1.sva(7)} -attr vt d
load net {ACC1:if:acc#2.psp#1.sva(8)} -attr vt d
load net {ACC1:if:acc#2.psp#1.sva(9)} -attr vt d
load net {ACC1:if:acc#2.psp#1.sva(10)} -attr vt d
load net {ACC1:if:acc#2.psp#1.sva(11)} -attr vt d
load netBundle {ACC1:if:acc#2.psp#1.sva} 12 {ACC1:if:acc#2.psp#1.sva(0)} {ACC1:if:acc#2.psp#1.sva(1)} {ACC1:if:acc#2.psp#1.sva(2)} {ACC1:if:acc#2.psp#1.sva(3)} {ACC1:if:acc#2.psp#1.sva(4)} {ACC1:if:acc#2.psp#1.sva(5)} {ACC1:if:acc#2.psp#1.sva(6)} {ACC1:if:acc#2.psp#1.sva(7)} {ACC1:if:acc#2.psp#1.sva(8)} {ACC1:if:acc#2.psp#1.sva(9)} {ACC1:if:acc#2.psp#1.sva(10)} {ACC1:if:acc#2.psp#1.sva(11)} -attr xrf 60853 -attr oid 30 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#2.psp#1.sva}
load net {ACC1:acc#10.psp.sva(0)} -attr vt d
load net {ACC1:acc#10.psp.sva(1)} -attr vt d
load net {ACC1:acc#10.psp.sva(2)} -attr vt d
load net {ACC1:acc#10.psp.sva(3)} -attr vt d
load net {ACC1:acc#10.psp.sva(4)} -attr vt d
load net {ACC1:acc#10.psp.sva(5)} -attr vt d
load net {ACC1:acc#10.psp.sva(6)} -attr vt d
load net {ACC1:acc#10.psp.sva(7)} -attr vt d
load net {ACC1:acc#10.psp.sva(8)} -attr vt d
load net {ACC1:acc#10.psp.sva(9)} -attr vt d
load net {ACC1:acc#10.psp.sva(10)} -attr vt d
load net {ACC1:acc#10.psp.sva(11)} -attr vt d
load netBundle {ACC1:acc#10.psp.sva} 12 {ACC1:acc#10.psp.sva(0)} {ACC1:acc#10.psp.sva(1)} {ACC1:acc#10.psp.sva(2)} {ACC1:acc#10.psp.sva(3)} {ACC1:acc#10.psp.sva(4)} {ACC1:acc#10.psp.sva(5)} {ACC1:acc#10.psp.sva(6)} {ACC1:acc#10.psp.sva(7)} {ACC1:acc#10.psp.sva(8)} {ACC1:acc#10.psp.sva(9)} {ACC1:acc#10.psp.sva(10)} {ACC1:acc#10.psp.sva(11)} -attr xrf 60854 -attr oid 31 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#10.psp.sva}
load net {acc#9.psp#2.sva(0)} -attr vt d
load net {acc#9.psp#2.sva(1)} -attr vt d
load net {acc#9.psp#2.sva(2)} -attr vt d
load net {acc#9.psp#2.sva(3)} -attr vt d
load net {acc#9.psp#2.sva(4)} -attr vt d
load net {acc#9.psp#2.sva(5)} -attr vt d
load net {acc#9.psp#2.sva(6)} -attr vt d
load net {acc#9.psp#2.sva(7)} -attr vt d
load net {acc#9.psp#2.sva(8)} -attr vt d
load net {acc#9.psp#2.sva(9)} -attr vt d
load net {acc#9.psp#2.sva(10)} -attr vt d
load net {acc#9.psp#2.sva(11)} -attr vt d
load netBundle {acc#9.psp#2.sva} 12 {acc#9.psp#2.sva(0)} {acc#9.psp#2.sva(1)} {acc#9.psp#2.sva(2)} {acc#9.psp#2.sva(3)} {acc#9.psp#2.sva(4)} {acc#9.psp#2.sva(5)} {acc#9.psp#2.sva(6)} {acc#9.psp#2.sva(7)} {acc#9.psp#2.sva(8)} {acc#9.psp#2.sva(9)} {acc#9.psp#2.sva(10)} {acc#9.psp#2.sva(11)} -attr xrf 60855 -attr oid 32 -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#9.psp#2.sva}
load net {acc#10.psp#2.sva(0)} -attr vt d
load net {acc#10.psp#2.sva(1)} -attr vt d
load net {acc#10.psp#2.sva(2)} -attr vt d
load net {acc#10.psp#2.sva(3)} -attr vt d
load netBundle {acc#10.psp#2.sva} 4 {acc#10.psp#2.sva(0)} {acc#10.psp#2.sva(1)} {acc#10.psp#2.sva(2)} {acc#10.psp#2.sva(3)} -attr xrf 60856 -attr oid 33 -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#10.psp#2.sva}
load net {acc#2.psp#2.sva(0)} -attr vt d
load net {acc#2.psp#2.sva(1)} -attr vt d
load net {acc#2.psp#2.sva(2)} -attr vt d
load net {acc#2.psp#2.sva(3)} -attr vt d
load netBundle {acc#2.psp#2.sva} 4 {acc#2.psp#2.sva(0)} {acc#2.psp#2.sva(1)} {acc#2.psp#2.sva(2)} {acc#2.psp#2.sva(3)} -attr xrf 60857 -attr oid 34 -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#2.psp#2.sva}
load net {acc#10.psp.sva(0)} -attr vt d
load net {acc#10.psp.sva(1)} -attr vt d
load net {acc#10.psp.sva(2)} -attr vt d
load net {acc#10.psp.sva(3)} -attr vt d
load netBundle {acc#10.psp.sva} 4 {acc#10.psp.sva(0)} {acc#10.psp.sva(1)} {acc#10.psp.sva(2)} {acc#10.psp.sva(3)} -attr xrf 60858 -attr oid 35 -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#10.psp.sva}
load net {acc#2.psp.sva(0)} -attr vt d
load net {acc#2.psp.sva(1)} -attr vt d
load net {acc#2.psp.sva(2)} -attr vt d
load net {acc#2.psp.sva(3)} -attr vt d
load netBundle {acc#2.psp.sva} 4 {acc#2.psp.sva(0)} {acc#2.psp.sva(1)} {acc#2.psp.sva(2)} {acc#2.psp.sva(3)} -attr xrf 60859 -attr oid 36 -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#2.psp.sva}
load net {acc#9.psp#1.sva(0)} -attr vt d
load net {acc#9.psp#1.sva(1)} -attr vt d
load net {acc#9.psp#1.sva(2)} -attr vt d
load net {acc#9.psp#1.sva(3)} -attr vt d
load net {acc#9.psp#1.sva(4)} -attr vt d
load net {acc#9.psp#1.sva(5)} -attr vt d
load net {acc#9.psp#1.sva(6)} -attr vt d
load net {acc#9.psp#1.sva(7)} -attr vt d
load net {acc#9.psp#1.sva(8)} -attr vt d
load net {acc#9.psp#1.sva(9)} -attr vt d
load net {acc#9.psp#1.sva(10)} -attr vt d
load net {acc#9.psp#1.sva(11)} -attr vt d
load netBundle {acc#9.psp#1.sva} 12 {acc#9.psp#1.sva(0)} {acc#9.psp#1.sva(1)} {acc#9.psp#1.sva(2)} {acc#9.psp#1.sva(3)} {acc#9.psp#1.sva(4)} {acc#9.psp#1.sva(5)} {acc#9.psp#1.sva(6)} {acc#9.psp#1.sva(7)} {acc#9.psp#1.sva(8)} {acc#9.psp#1.sva(9)} {acc#9.psp#1.sva(10)} {acc#9.psp#1.sva(11)} -attr xrf 60860 -attr oid 37 -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#9.psp#1.sva}
load net {acc#10.psp#1.sva(0)} -attr vt d
load net {acc#10.psp#1.sva(1)} -attr vt d
load net {acc#10.psp#1.sva(2)} -attr vt d
load net {acc#10.psp#1.sva(3)} -attr vt d
load netBundle {acc#10.psp#1.sva} 4 {acc#10.psp#1.sva(0)} {acc#10.psp#1.sva(1)} {acc#10.psp#1.sva(2)} {acc#10.psp#1.sva(3)} -attr xrf 60861 -attr oid 38 -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#10.psp#1.sva}
load net {acc#2.psp#1.sva(0)} -attr vt d
load net {acc#2.psp#1.sva(1)} -attr vt d
load net {acc#2.psp#1.sva(2)} -attr vt d
load net {acc#2.psp#1.sva(3)} -attr vt d
load netBundle {acc#2.psp#1.sva} 4 {acc#2.psp#1.sva(0)} {acc#2.psp#1.sva(1)} {acc#2.psp#1.sva(2)} {acc#2.psp#1.sva(3)} -attr xrf 60862 -attr oid 39 -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#2.psp#1.sva}
load net {mux.itm(0)} -attr vt d
load net {mux.itm(1)} -attr vt d
load net {mux.itm(2)} -attr vt d
load net {mux.itm(3)} -attr vt d
load net {mux.itm(4)} -attr vt d
load net {mux.itm(5)} -attr vt d
load net {mux.itm(6)} -attr vt d
load net {mux.itm(7)} -attr vt d
load net {mux.itm(8)} -attr vt d
load net {mux.itm(9)} -attr vt d
load net {mux.itm(10)} -attr vt d
load net {mux.itm(11)} -attr vt d
load net {mux.itm(12)} -attr vt d
load net {mux.itm(13)} -attr vt d
load net {mux.itm(14)} -attr vt d
load net {mux.itm(15)} -attr vt d
load net {mux.itm(16)} -attr vt d
load net {mux.itm(17)} -attr vt d
load net {mux.itm(18)} -attr vt d
load net {mux.itm(19)} -attr vt d
load net {mux.itm(20)} -attr vt d
load net {mux.itm(21)} -attr vt d
load net {mux.itm(22)} -attr vt d
load net {mux.itm(23)} -attr vt d
load net {mux.itm(24)} -attr vt d
load net {mux.itm(25)} -attr vt d
load net {mux.itm(26)} -attr vt d
load net {mux.itm(27)} -attr vt d
load net {mux.itm(28)} -attr vt d
load net {mux.itm(29)} -attr vt d
load netBundle {mux.itm} 30 {mux.itm(0)} {mux.itm(1)} {mux.itm(2)} {mux.itm(3)} {mux.itm(4)} {mux.itm(5)} {mux.itm(6)} {mux.itm(7)} {mux.itm(8)} {mux.itm(9)} {mux.itm(10)} {mux.itm(11)} {mux.itm(12)} {mux.itm(13)} {mux.itm(14)} {mux.itm(15)} {mux.itm(16)} {mux.itm(17)} {mux.itm(18)} {mux.itm(19)} {mux.itm(20)} {mux.itm(21)} {mux.itm(22)} {mux.itm(23)} {mux.itm(24)} {mux.itm(25)} {mux.itm(26)} {mux.itm(27)} {mux.itm(28)} {mux.itm(29)} -attr xrf 60863 -attr oid 40 -attr vt d -attr @path {/mean_vga/mean_vga:core/mux.itm}
load net {ACC1-3:conc#59.itm(0)} -attr vt d
load net {ACC1-3:conc#59.itm(1)} -attr vt d
load net {ACC1-3:conc#59.itm(2)} -attr vt d
load net {ACC1-3:conc#59.itm(3)} -attr vt d
load net {ACC1-3:conc#59.itm(4)} -attr vt d
load net {ACC1-3:conc#59.itm(5)} -attr vt d
load net {ACC1-3:conc#59.itm(6)} -attr vt d
load net {ACC1-3:conc#59.itm(7)} -attr vt d
load net {ACC1-3:conc#59.itm(8)} -attr vt d
load net {ACC1-3:conc#59.itm(9)} -attr vt d
load net {ACC1-3:conc#59.itm(10)} -attr vt d
load net {ACC1-3:conc#59.itm(11)} -attr vt d
load net {ACC1-3:conc#59.itm(12)} -attr vt d
load net {ACC1-3:conc#59.itm(13)} -attr vt d
load net {ACC1-3:conc#59.itm(14)} -attr vt d
load net {ACC1-3:conc#59.itm(15)} -attr vt d
load net {ACC1-3:conc#59.itm(16)} -attr vt d
load net {ACC1-3:conc#59.itm(17)} -attr vt d
load net {ACC1-3:conc#59.itm(18)} -attr vt d
load net {ACC1-3:conc#59.itm(19)} -attr vt d
load net {ACC1-3:conc#59.itm(20)} -attr vt d
load net {ACC1-3:conc#59.itm(21)} -attr vt d
load net {ACC1-3:conc#59.itm(22)} -attr vt d
load net {ACC1-3:conc#59.itm(23)} -attr vt d
load net {ACC1-3:conc#59.itm(24)} -attr vt d
load net {ACC1-3:conc#59.itm(25)} -attr vt d
load net {ACC1-3:conc#59.itm(26)} -attr vt d
load net {ACC1-3:conc#59.itm(27)} -attr vt d
load net {ACC1-3:conc#59.itm(28)} -attr vt d
load net {ACC1-3:conc#59.itm(29)} -attr vt d
load netBundle {ACC1-3:conc#59.itm} 30 {ACC1-3:conc#59.itm(0)} {ACC1-3:conc#59.itm(1)} {ACC1-3:conc#59.itm(2)} {ACC1-3:conc#59.itm(3)} {ACC1-3:conc#59.itm(4)} {ACC1-3:conc#59.itm(5)} {ACC1-3:conc#59.itm(6)} {ACC1-3:conc#59.itm(7)} {ACC1-3:conc#59.itm(8)} {ACC1-3:conc#59.itm(9)} {ACC1-3:conc#59.itm(10)} {ACC1-3:conc#59.itm(11)} {ACC1-3:conc#59.itm(12)} {ACC1-3:conc#59.itm(13)} {ACC1-3:conc#59.itm(14)} {ACC1-3:conc#59.itm(15)} {ACC1-3:conc#59.itm(16)} {ACC1-3:conc#59.itm(17)} {ACC1-3:conc#59.itm(18)} {ACC1-3:conc#59.itm(19)} {ACC1-3:conc#59.itm(20)} {ACC1-3:conc#59.itm(21)} {ACC1-3:conc#59.itm(22)} {ACC1-3:conc#59.itm(23)} {ACC1-3:conc#59.itm(24)} {ACC1-3:conc#59.itm(25)} {ACC1-3:conc#59.itm(26)} {ACC1-3:conc#59.itm(27)} {ACC1-3:conc#59.itm(28)} {ACC1-3:conc#59.itm(29)} -attr xrf 60864 -attr oid 41 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:conc#59.itm}
load net {ACC1-3:or.itm(0)} -attr vt d
load net {ACC1-3:or.itm(1)} -attr vt d
load net {ACC1-3:or.itm(2)} -attr vt d
load net {ACC1-3:or.itm(3)} -attr vt d
load net {ACC1-3:or.itm(4)} -attr vt d
load net {ACC1-3:or.itm(5)} -attr vt d
load net {ACC1-3:or.itm(6)} -attr vt d
load net {ACC1-3:or.itm(7)} -attr vt d
load net {ACC1-3:or.itm(8)} -attr vt d
load net {ACC1-3:or.itm(9)} -attr vt d
load netBundle {ACC1-3:or.itm} 10 {ACC1-3:or.itm(0)} {ACC1-3:or.itm(1)} {ACC1-3:or.itm(2)} {ACC1-3:or.itm(3)} {ACC1-3:or.itm(4)} {ACC1-3:or.itm(5)} {ACC1-3:or.itm(6)} {ACC1-3:or.itm(7)} {ACC1-3:or.itm(8)} {ACC1-3:or.itm(9)} -attr xrf 60865 -attr oid 42 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:or.itm}
load net {slc(ACC1-3:acc#16.psp)#5.itm(0)} -attr vt d
load net {slc(ACC1-3:acc#16.psp)#5.itm(1)} -attr vt d
load net {slc(ACC1-3:acc#16.psp)#5.itm(2)} -attr vt d
load net {slc(ACC1-3:acc#16.psp)#5.itm(3)} -attr vt d
load net {slc(ACC1-3:acc#16.psp)#5.itm(4)} -attr vt d
load net {slc(ACC1-3:acc#16.psp)#5.itm(5)} -attr vt d
load net {slc(ACC1-3:acc#16.psp)#5.itm(6)} -attr vt d
load net {slc(ACC1-3:acc#16.psp)#5.itm(7)} -attr vt d
load net {slc(ACC1-3:acc#16.psp)#5.itm(8)} -attr vt d
load net {slc(ACC1-3:acc#16.psp)#5.itm(9)} -attr vt d
load netBundle {slc(ACC1-3:acc#16.psp)#5.itm} 10 {slc(ACC1-3:acc#16.psp)#5.itm(0)} {slc(ACC1-3:acc#16.psp)#5.itm(1)} {slc(ACC1-3:acc#16.psp)#5.itm(2)} {slc(ACC1-3:acc#16.psp)#5.itm(3)} {slc(ACC1-3:acc#16.psp)#5.itm(4)} {slc(ACC1-3:acc#16.psp)#5.itm(5)} {slc(ACC1-3:acc#16.psp)#5.itm(6)} {slc(ACC1-3:acc#16.psp)#5.itm(7)} {slc(ACC1-3:acc#16.psp)#5.itm(8)} {slc(ACC1-3:acc#16.psp)#5.itm(9)} -attr xrf 60866 -attr oid 43 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC1-3:acc#16.psp)#5.itm}
load net {conc#451.itm(0)} -attr vt d
load net {conc#451.itm(1)} -attr vt d
load net {conc#451.itm(2)} -attr vt d
load net {conc#451.itm(3)} -attr vt d
load net {conc#451.itm(4)} -attr vt d
load net {conc#451.itm(5)} -attr vt d
load net {conc#451.itm(6)} -attr vt d
load net {conc#451.itm(7)} -attr vt d
load net {conc#451.itm(8)} -attr vt d
load net {conc#451.itm(9)} -attr vt d
load netBundle {conc#451.itm} 10 {conc#451.itm(0)} {conc#451.itm(1)} {conc#451.itm(2)} {conc#451.itm(3)} {conc#451.itm(4)} {conc#451.itm(5)} {conc#451.itm(6)} {conc#451.itm(7)} {conc#451.itm(8)} {conc#451.itm(9)} -attr xrf 60867 -attr oid 44 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#451.itm}
load net {slc(ACC1-3:acc#16.psp)#4.itm(0)} -attr vt d
load net {slc(ACC1-3:acc#16.psp)#4.itm(1)} -attr vt d
load net {slc(ACC1-3:acc#16.psp)#4.itm(2)} -attr vt d
load net {slc(ACC1-3:acc#16.psp)#4.itm(3)} -attr vt d
load netBundle {slc(ACC1-3:acc#16.psp)#4.itm} 4 {slc(ACC1-3:acc#16.psp)#4.itm(0)} {slc(ACC1-3:acc#16.psp)#4.itm(1)} {slc(ACC1-3:acc#16.psp)#4.itm(2)} {slc(ACC1-3:acc#16.psp)#4.itm(3)} -attr xrf 60868 -attr oid 45 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC1-3:acc#16.psp)#4.itm}
load net {slc(ACC1-3:acc#16.psp)#2.itm(0)} -attr vt d
load net {slc(ACC1-3:acc#16.psp)#2.itm(1)} -attr vt d
load net {slc(ACC1-3:acc#16.psp)#2.itm(2)} -attr vt d
load net {slc(ACC1-3:acc#16.psp)#2.itm(3)} -attr vt d
load netBundle {slc(ACC1-3:acc#16.psp)#2.itm} 4 {slc(ACC1-3:acc#16.psp)#2.itm(0)} {slc(ACC1-3:acc#16.psp)#2.itm(1)} {slc(ACC1-3:acc#16.psp)#2.itm(2)} {slc(ACC1-3:acc#16.psp)#2.itm(3)} -attr xrf 60869 -attr oid 46 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC1-3:acc#16.psp)#2.itm}
load net {ACC1-3:or#3.itm(0)} -attr vt d
load net {ACC1-3:or#3.itm(1)} -attr vt d
load net {ACC1-3:or#3.itm(2)} -attr vt d
load net {ACC1-3:or#3.itm(3)} -attr vt d
load net {ACC1-3:or#3.itm(4)} -attr vt d
load net {ACC1-3:or#3.itm(5)} -attr vt d
load netBundle {ACC1-3:or#3.itm} 6 {ACC1-3:or#3.itm(0)} {ACC1-3:or#3.itm(1)} {ACC1-3:or#3.itm(2)} {ACC1-3:or#3.itm(3)} {ACC1-3:or#3.itm(4)} {ACC1-3:or#3.itm(5)} -attr xrf 60870 -attr oid 47 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:or#3.itm}
load net {slc(ACC1-3:acc#16.psp)#3.itm(0)} -attr vt d
load net {slc(ACC1-3:acc#16.psp)#3.itm(1)} -attr vt d
load net {slc(ACC1-3:acc#16.psp)#3.itm(2)} -attr vt d
load net {slc(ACC1-3:acc#16.psp)#3.itm(3)} -attr vt d
load net {slc(ACC1-3:acc#16.psp)#3.itm(4)} -attr vt d
load net {slc(ACC1-3:acc#16.psp)#3.itm(5)} -attr vt d
load netBundle {slc(ACC1-3:acc#16.psp)#3.itm} 6 {slc(ACC1-3:acc#16.psp)#3.itm(0)} {slc(ACC1-3:acc#16.psp)#3.itm(1)} {slc(ACC1-3:acc#16.psp)#3.itm(2)} {slc(ACC1-3:acc#16.psp)#3.itm(3)} {slc(ACC1-3:acc#16.psp)#3.itm(4)} {slc(ACC1-3:acc#16.psp)#3.itm(5)} -attr xrf 60871 -attr oid 48 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC1-3:acc#16.psp)#3.itm}
load net {conc#453.itm(0)} -attr vt d
load net {conc#453.itm(1)} -attr vt d
load net {conc#453.itm(2)} -attr vt d
load net {conc#453.itm(3)} -attr vt d
load net {conc#453.itm(4)} -attr vt d
load net {conc#453.itm(5)} -attr vt d
load netBundle {conc#453.itm} 6 {conc#453.itm(0)} {conc#453.itm(1)} {conc#453.itm(2)} {conc#453.itm(3)} {conc#453.itm(4)} {conc#453.itm(5)} -attr xrf 60872 -attr oid 49 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#453.itm}
load net {slc(ACC1-3:acc#16.psp)#1.itm(0)} -attr vt d
load net {slc(ACC1-3:acc#16.psp)#1.itm(1)} -attr vt d
load net {slc(ACC1-3:acc#16.psp)#1.itm(2)} -attr vt d
load net {slc(ACC1-3:acc#16.psp)#1.itm(3)} -attr vt d
load netBundle {slc(ACC1-3:acc#16.psp)#1.itm} 4 {slc(ACC1-3:acc#16.psp)#1.itm(0)} {slc(ACC1-3:acc#16.psp)#1.itm(1)} {slc(ACC1-3:acc#16.psp)#1.itm(2)} {slc(ACC1-3:acc#16.psp)#1.itm(3)} -attr xrf 60873 -attr oid 50 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC1-3:acc#16.psp)#1.itm}
load net {slc(ACC1-3:acc#16.psp).itm(0)} -attr vt d
load net {slc(ACC1-3:acc#16.psp).itm(1)} -attr vt d
load net {slc(ACC1-3:acc#16.psp).itm(2)} -attr vt d
load net {slc(ACC1-3:acc#16.psp).itm(3)} -attr vt d
load net {slc(ACC1-3:acc#16.psp).itm(4)} -attr vt d
load net {slc(ACC1-3:acc#16.psp).itm(5)} -attr vt d
load net {slc(ACC1-3:acc#16.psp).itm(6)} -attr vt d
load net {slc(ACC1-3:acc#16.psp).itm(7)} -attr vt d
load net {slc(ACC1-3:acc#16.psp).itm(8)} -attr vt d
load net {slc(ACC1-3:acc#16.psp).itm(9)} -attr vt d
load netBundle {slc(ACC1-3:acc#16.psp).itm} 10 {slc(ACC1-3:acc#16.psp).itm(0)} {slc(ACC1-3:acc#16.psp).itm(1)} {slc(ACC1-3:acc#16.psp).itm(2)} {slc(ACC1-3:acc#16.psp).itm(3)} {slc(ACC1-3:acc#16.psp).itm(4)} {slc(ACC1-3:acc#16.psp).itm(5)} {slc(ACC1-3:acc#16.psp).itm(6)} {slc(ACC1-3:acc#16.psp).itm(7)} {slc(ACC1-3:acc#16.psp).itm(8)} {slc(ACC1-3:acc#16.psp).itm(9)} -attr xrf 60874 -attr oid 51 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC1-3:acc#16.psp).itm}
load net {ACC1:if:acc#52.itm(0)} -attr vt d
load net {ACC1:if:acc#52.itm(1)} -attr vt d
load net {ACC1:if:acc#52.itm(2)} -attr vt d
load net {ACC1:if:acc#52.itm(3)} -attr vt d
load net {ACC1:if:acc#52.itm(4)} -attr vt d
load net {ACC1:if:acc#52.itm(5)} -attr vt d
load net {ACC1:if:acc#52.itm(6)} -attr vt d
load net {ACC1:if:acc#52.itm(7)} -attr vt d
load net {ACC1:if:acc#52.itm(8)} -attr vt d
load net {ACC1:if:acc#52.itm(9)} -attr vt d
load net {ACC1:if:acc#52.itm(10)} -attr vt d
load net {ACC1:if:acc#52.itm(11)} -attr vt d
load net {ACC1:if:acc#52.itm(12)} -attr vt d
load netBundle {ACC1:if:acc#52.itm} 13 {ACC1:if:acc#52.itm(0)} {ACC1:if:acc#52.itm(1)} {ACC1:if:acc#52.itm(2)} {ACC1:if:acc#52.itm(3)} {ACC1:if:acc#52.itm(4)} {ACC1:if:acc#52.itm(5)} {ACC1:if:acc#52.itm(6)} {ACC1:if:acc#52.itm(7)} {ACC1:if:acc#52.itm(8)} {ACC1:if:acc#52.itm(9)} {ACC1:if:acc#52.itm(10)} {ACC1:if:acc#52.itm(11)} {ACC1:if:acc#52.itm(12)} -attr xrf 60875 -attr oid 52 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#52.itm}
load net {ACC1:if:conc#60.itm(0)} -attr vt d
load net {ACC1:if:conc#60.itm(1)} -attr vt d
load net {ACC1:if:conc#60.itm(2)} -attr vt d
load net {ACC1:if:conc#60.itm(3)} -attr vt d
load net {ACC1:if:conc#60.itm(4)} -attr vt d
load net {ACC1:if:conc#60.itm(5)} -attr vt d
load net {ACC1:if:conc#60.itm(6)} -attr vt d
load net {ACC1:if:conc#60.itm(7)} -attr vt d
load net {ACC1:if:conc#60.itm(8)} -attr vt d
load net {ACC1:if:conc#60.itm(9)} -attr vt d
load net {ACC1:if:conc#60.itm(10)} -attr vt d
load net {ACC1:if:conc#60.itm(11)} -attr vt d
load net {ACC1:if:conc#60.itm(12)} -attr vt d
load netBundle {ACC1:if:conc#60.itm} 13 {ACC1:if:conc#60.itm(0)} {ACC1:if:conc#60.itm(1)} {ACC1:if:conc#60.itm(2)} {ACC1:if:conc#60.itm(3)} {ACC1:if:conc#60.itm(4)} {ACC1:if:conc#60.itm(5)} {ACC1:if:conc#60.itm(6)} {ACC1:if:conc#60.itm(7)} {ACC1:if:conc#60.itm(8)} {ACC1:if:conc#60.itm(9)} {ACC1:if:conc#60.itm(10)} {ACC1:if:conc#60.itm(11)} {ACC1:if:conc#60.itm(12)} -attr xrf 60876 -attr oid 53 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:conc#60.itm}
load net {ACC1:if:acc#53.itm(0)} -attr vt d
load net {ACC1:if:acc#53.itm(1)} -attr vt d
load net {ACC1:if:acc#53.itm(2)} -attr vt d
load net {ACC1:if:acc#53.itm(3)} -attr vt d
load net {ACC1:if:acc#53.itm(4)} -attr vt d
load net {ACC1:if:acc#53.itm(5)} -attr vt d
load net {ACC1:if:acc#53.itm(6)} -attr vt d
load net {ACC1:if:acc#53.itm(7)} -attr vt d
load net {ACC1:if:acc#53.itm(8)} -attr vt d
load net {ACC1:if:acc#53.itm(9)} -attr vt d
load net {ACC1:if:acc#53.itm(10)} -attr vt d
load net {ACC1:if:acc#53.itm(11)} -attr vt d
load netBundle {ACC1:if:acc#53.itm} 12 {ACC1:if:acc#53.itm(0)} {ACC1:if:acc#53.itm(1)} {ACC1:if:acc#53.itm(2)} {ACC1:if:acc#53.itm(3)} {ACC1:if:acc#53.itm(4)} {ACC1:if:acc#53.itm(5)} {ACC1:if:acc#53.itm(6)} {ACC1:if:acc#53.itm(7)} {ACC1:if:acc#53.itm(8)} {ACC1:if:acc#53.itm(9)} {ACC1:if:acc#53.itm(10)} {ACC1:if:acc#53.itm(11)} -attr xrf 60877 -attr oid 54 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#53.itm}
load net {conc#454.itm(0)} -attr vt d
load net {conc#454.itm(1)} -attr vt d
load net {conc#454.itm(2)} -attr vt d
load net {conc#454.itm(3)} -attr vt d
load net {conc#454.itm(4)} -attr vt d
load net {conc#454.itm(5)} -attr vt d
load net {conc#454.itm(6)} -attr vt d
load net {conc#454.itm(7)} -attr vt d
load net {conc#454.itm(8)} -attr vt d
load net {conc#454.itm(9)} -attr vt d
load net {conc#454.itm(10)} -attr vt d
load netBundle {conc#454.itm} 11 {conc#454.itm(0)} {conc#454.itm(1)} {conc#454.itm(2)} {conc#454.itm(3)} {conc#454.itm(4)} {conc#454.itm(5)} {conc#454.itm(6)} {conc#454.itm(7)} {conc#454.itm(8)} {conc#454.itm(9)} {conc#454.itm(10)} -attr xrf 60878 -attr oid 55 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#454.itm}
load net {ACC1:if:mul#4.itm(0)} -attr vt d
load net {ACC1:if:mul#4.itm(1)} -attr vt d
load net {ACC1:if:mul#4.itm(2)} -attr vt d
load net {ACC1:if:mul#4.itm(3)} -attr vt d
load net {ACC1:if:mul#4.itm(4)} -attr vt d
load net {ACC1:if:mul#4.itm(5)} -attr vt d
load net {ACC1:if:mul#4.itm(6)} -attr vt d
load net {ACC1:if:mul#4.itm(7)} -attr vt d
load netBundle {ACC1:if:mul#4.itm} 8 {ACC1:if:mul#4.itm(0)} {ACC1:if:mul#4.itm(1)} {ACC1:if:mul#4.itm(2)} {ACC1:if:mul#4.itm(3)} {ACC1:if:mul#4.itm(4)} {ACC1:if:mul#4.itm(5)} {ACC1:if:mul#4.itm(6)} {ACC1:if:mul#4.itm(7)} -attr xrf 60879 -attr oid 56 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:mul#4.itm}
load net {ACC1:if:acc#13.itm(0)} -attr vt d
load net {ACC1:if:acc#13.itm(1)} -attr vt d
load netBundle {ACC1:if:acc#13.itm} 2 {ACC1:if:acc#13.itm(0)} {ACC1:if:acc#13.itm(1)} -attr xrf 60880 -attr oid 57 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#13.itm}
load net {ACC1-3:exs#34.itm(0)} -attr vt d
load net {ACC1-3:exs#34.itm(1)} -attr vt d
load netBundle {ACC1-3:exs#34.itm} 2 {ACC1-3:exs#34.itm(0)} {ACC1-3:exs#34.itm(1)} -attr xrf 60881 -attr oid 58 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:exs#34.itm}
load net {ACC1:not#85.itm(0)} -attr vt d
load net {ACC1:not#85.itm(1)} -attr vt d
load net {ACC1:not#85.itm(2)} -attr vt d
load net {ACC1:not#85.itm(3)} -attr vt d
load net {ACC1:not#85.itm(4)} -attr vt d
load net {ACC1:not#85.itm(5)} -attr vt d
load net {ACC1:not#85.itm(6)} -attr vt d
load net {ACC1:not#85.itm(7)} -attr vt d
load net {ACC1:not#85.itm(8)} -attr vt d
load net {ACC1:not#85.itm(9)} -attr vt d
load net {ACC1:not#85.itm(10)} -attr vt d
load netBundle {ACC1:not#85.itm} 11 {ACC1:not#85.itm(0)} {ACC1:not#85.itm(1)} {ACC1:not#85.itm(2)} {ACC1:not#85.itm(3)} {ACC1:not#85.itm(4)} {ACC1:not#85.itm(5)} {ACC1:not#85.itm(6)} {ACC1:not#85.itm(7)} {ACC1:not#85.itm(8)} {ACC1:not#85.itm(9)} {ACC1:not#85.itm(10)} -attr xrf 60882 -attr oid 59 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:not#85.itm}
load net {slc(ACC1:acc#10.psp#1.sva).itm(0)} -attr vt d
load net {slc(ACC1:acc#10.psp#1.sva).itm(1)} -attr vt d
load net {slc(ACC1:acc#10.psp#1.sva).itm(2)} -attr vt d
load net {slc(ACC1:acc#10.psp#1.sva).itm(3)} -attr vt d
load net {slc(ACC1:acc#10.psp#1.sva).itm(4)} -attr vt d
load net {slc(ACC1:acc#10.psp#1.sva).itm(5)} -attr vt d
load net {slc(ACC1:acc#10.psp#1.sva).itm(6)} -attr vt d
load net {slc(ACC1:acc#10.psp#1.sva).itm(7)} -attr vt d
load net {slc(ACC1:acc#10.psp#1.sva).itm(8)} -attr vt d
load net {slc(ACC1:acc#10.psp#1.sva).itm(9)} -attr vt d
load net {slc(ACC1:acc#10.psp#1.sva).itm(10)} -attr vt d
load netBundle {slc(ACC1:acc#10.psp#1.sva).itm} 11 {slc(ACC1:acc#10.psp#1.sva).itm(0)} {slc(ACC1:acc#10.psp#1.sva).itm(1)} {slc(ACC1:acc#10.psp#1.sva).itm(2)} {slc(ACC1:acc#10.psp#1.sva).itm(3)} {slc(ACC1:acc#10.psp#1.sva).itm(4)} {slc(ACC1:acc#10.psp#1.sva).itm(5)} {slc(ACC1:acc#10.psp#1.sva).itm(6)} {slc(ACC1:acc#10.psp#1.sva).itm(7)} {slc(ACC1:acc#10.psp#1.sva).itm(8)} {slc(ACC1:acc#10.psp#1.sva).itm(9)} {slc(ACC1:acc#10.psp#1.sva).itm(10)} -attr xrf 60883 -attr oid 60 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC1:acc#10.psp#1.sva).itm}
load net {ACC1:if:acc#49.itm(0)} -attr vt d
load net {ACC1:if:acc#49.itm(1)} -attr vt d
load net {ACC1:if:acc#49.itm(2)} -attr vt d
load net {ACC1:if:acc#49.itm(3)} -attr vt d
load net {ACC1:if:acc#49.itm(4)} -attr vt d
load net {ACC1:if:acc#49.itm(5)} -attr vt d
load net {ACC1:if:acc#49.itm(6)} -attr vt d
load net {ACC1:if:acc#49.itm(7)} -attr vt d
load net {ACC1:if:acc#49.itm(8)} -attr vt d
load net {ACC1:if:acc#49.itm(9)} -attr vt d
load net {ACC1:if:acc#49.itm(10)} -attr vt d
load net {ACC1:if:acc#49.itm(11)} -attr vt d
load netBundle {ACC1:if:acc#49.itm} 12 {ACC1:if:acc#49.itm(0)} {ACC1:if:acc#49.itm(1)} {ACC1:if:acc#49.itm(2)} {ACC1:if:acc#49.itm(3)} {ACC1:if:acc#49.itm(4)} {ACC1:if:acc#49.itm(5)} {ACC1:if:acc#49.itm(6)} {ACC1:if:acc#49.itm(7)} {ACC1:if:acc#49.itm(8)} {ACC1:if:acc#49.itm(9)} {ACC1:if:acc#49.itm(10)} {ACC1:if:acc#49.itm(11)} -attr xrf 60884 -attr oid 61 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#49.itm}
load net {ACC1:if:acc#51.itm(0)} -attr vt d
load net {ACC1:if:acc#51.itm(1)} -attr vt d
load net {ACC1:if:acc#51.itm(2)} -attr vt d
load net {ACC1:if:acc#51.itm(3)} -attr vt d
load net {ACC1:if:acc#51.itm(4)} -attr vt d
load net {ACC1:if:acc#51.itm(5)} -attr vt d
load net {ACC1:if:acc#51.itm(6)} -attr vt d
load net {ACC1:if:acc#51.itm(7)} -attr vt d
load net {ACC1:if:acc#51.itm(8)} -attr vt d
load net {ACC1:if:acc#51.itm(9)} -attr vt d
load net {ACC1:if:acc#51.itm(10)} -attr vt d
load net {ACC1:if:acc#51.itm(11)} -attr vt d
load net {ACC1:if:acc#51.itm(12)} -attr vt d
load netBundle {ACC1:if:acc#51.itm} 13 {ACC1:if:acc#51.itm(0)} {ACC1:if:acc#51.itm(1)} {ACC1:if:acc#51.itm(2)} {ACC1:if:acc#51.itm(3)} {ACC1:if:acc#51.itm(4)} {ACC1:if:acc#51.itm(5)} {ACC1:if:acc#51.itm(6)} {ACC1:if:acc#51.itm(7)} {ACC1:if:acc#51.itm(8)} {ACC1:if:acc#51.itm(9)} {ACC1:if:acc#51.itm(10)} {ACC1:if:acc#51.itm(11)} {ACC1:if:acc#51.itm(12)} -attr xrf 60885 -attr oid 62 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#51.itm}
load net {ACC1:if:conc#64.itm(0)} -attr vt d
load net {ACC1:if:conc#64.itm(1)} -attr vt d
load net {ACC1:if:conc#64.itm(2)} -attr vt d
load net {ACC1:if:conc#64.itm(3)} -attr vt d
load net {ACC1:if:conc#64.itm(4)} -attr vt d
load net {ACC1:if:conc#64.itm(5)} -attr vt d
load net {ACC1:if:conc#64.itm(6)} -attr vt d
load net {ACC1:if:conc#64.itm(7)} -attr vt d
load net {ACC1:if:conc#64.itm(8)} -attr vt d
load net {ACC1:if:conc#64.itm(9)} -attr vt d
load net {ACC1:if:conc#64.itm(10)} -attr vt d
load net {ACC1:if:conc#64.itm(11)} -attr vt d
load netBundle {ACC1:if:conc#64.itm} 12 {ACC1:if:conc#64.itm(0)} {ACC1:if:conc#64.itm(1)} {ACC1:if:conc#64.itm(2)} {ACC1:if:conc#64.itm(3)} {ACC1:if:conc#64.itm(4)} {ACC1:if:conc#64.itm(5)} {ACC1:if:conc#64.itm(6)} {ACC1:if:conc#64.itm(7)} {ACC1:if:conc#64.itm(8)} {ACC1:if:conc#64.itm(9)} {ACC1:if:conc#64.itm(10)} {ACC1:if:conc#64.itm(11)} -attr xrf 60886 -attr oid 63 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:conc#64.itm}
load net {ACC1:if:acc#81.itm(0)} -attr vt d
load net {ACC1:if:acc#81.itm(1)} -attr vt d
load net {ACC1:if:acc#81.itm(2)} -attr vt d
load net {ACC1:if:acc#81.itm(3)} -attr vt d
load net {ACC1:if:acc#81.itm(4)} -attr vt d
load net {ACC1:if:acc#81.itm(5)} -attr vt d
load net {ACC1:if:acc#81.itm(6)} -attr vt d
load net {ACC1:if:acc#81.itm(7)} -attr vt d
load net {ACC1:if:acc#81.itm(8)} -attr vt d
load net {ACC1:if:acc#81.itm(9)} -attr vt d
load net {ACC1:if:acc#81.itm(10)} -attr vt d
load netBundle {ACC1:if:acc#81.itm} 11 {ACC1:if:acc#81.itm(0)} {ACC1:if:acc#81.itm(1)} {ACC1:if:acc#81.itm(2)} {ACC1:if:acc#81.itm(3)} {ACC1:if:acc#81.itm(4)} {ACC1:if:acc#81.itm(5)} {ACC1:if:acc#81.itm(6)} {ACC1:if:acc#81.itm(7)} {ACC1:if:acc#81.itm(8)} {ACC1:if:acc#81.itm(9)} {ACC1:if:acc#81.itm(10)} -attr xrf 60887 -attr oid 64 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#81.itm}
load net {acc.itm(0)} -attr vt d
load net {acc.itm(1)} -attr vt d
load net {acc.itm(2)} -attr vt d
load net {acc.itm(3)} -attr vt d
load net {acc.itm(4)} -attr vt d
load net {acc.itm(5)} -attr vt d
load net {acc.itm(6)} -attr vt d
load net {acc.itm(7)} -attr vt d
load net {acc.itm(8)} -attr vt d
load net {acc.itm(9)} -attr vt d
load netBundle {acc.itm} 10 {acc.itm(0)} {acc.itm(1)} {acc.itm(2)} {acc.itm(3)} {acc.itm(4)} {acc.itm(5)} {acc.itm(6)} {acc.itm(7)} {acc.itm(8)} {acc.itm(9)} -attr xrf 60888 -attr oid 65 -attr vt d -attr @path {/mean_vga/mean_vga:core/acc.itm}
load net {conc#455.itm(0)} -attr vt d
load net {conc#455.itm(1)} -attr vt d
load net {conc#455.itm(2)} -attr vt d
load net {conc#455.itm(3)} -attr vt d
load net {conc#455.itm(4)} -attr vt d
load net {conc#455.itm(5)} -attr vt d
load net {conc#455.itm(6)} -attr vt d
load net {conc#455.itm(7)} -attr vt d
load net {conc#455.itm(8)} -attr vt d
load netBundle {conc#455.itm} 9 {conc#455.itm(0)} {conc#455.itm(1)} {conc#455.itm(2)} {conc#455.itm(3)} {conc#455.itm(4)} {conc#455.itm(5)} {conc#455.itm(6)} {conc#455.itm(7)} {conc#455.itm(8)} -attr xrf 60889 -attr oid 66 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#455.itm}
load net {ACC1:if:mul#3.itm(0)} -attr vt d
load net {ACC1:if:mul#3.itm(1)} -attr vt d
load net {ACC1:if:mul#3.itm(2)} -attr vt d
load net {ACC1:if:mul#3.itm(3)} -attr vt d
load net {ACC1:if:mul#3.itm(4)} -attr vt d
load net {ACC1:if:mul#3.itm(5)} -attr vt d
load netBundle {ACC1:if:mul#3.itm} 6 {ACC1:if:mul#3.itm(0)} {ACC1:if:mul#3.itm(1)} {ACC1:if:mul#3.itm(2)} {ACC1:if:mul#3.itm(3)} {ACC1:if:mul#3.itm(4)} {ACC1:if:mul#3.itm(5)} -attr xrf 60890 -attr oid 67 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:mul#3.itm}
load net {ACC1:if:acc#12.itm(0)} -attr vt d
load net {ACC1:if:acc#12.itm(1)} -attr vt d
load netBundle {ACC1:if:acc#12.itm} 2 {ACC1:if:acc#12.itm(0)} {ACC1:if:acc#12.itm(1)} -attr xrf 60891 -attr oid 68 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#12.itm}
load net {ACC1-3:exs#35.itm(0)} -attr vt d
load net {ACC1-3:exs#35.itm(1)} -attr vt d
load netBundle {ACC1-3:exs#35.itm} 2 {ACC1-3:exs#35.itm(0)} {ACC1-3:exs#35.itm(1)} -attr xrf 60892 -attr oid 69 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:exs#35.itm}
load net {conc#456.itm(0)} -attr vt d
load net {conc#456.itm(1)} -attr vt d
load net {conc#456.itm(2)} -attr vt d
load net {conc#456.itm(3)} -attr vt d
load net {conc#456.itm(4)} -attr vt d
load net {conc#456.itm(5)} -attr vt d
load net {conc#456.itm(6)} -attr vt d
load net {conc#456.itm(7)} -attr vt d
load netBundle {conc#456.itm} 8 {conc#456.itm(0)} {conc#456.itm(1)} {conc#456.itm(2)} {conc#456.itm(3)} {conc#456.itm(4)} {conc#456.itm(5)} {conc#456.itm(6)} {conc#456.itm(7)} -attr xrf 60893 -attr oid 70 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#456.itm}
load net {acc#2.itm(0)} -attr vt d
load net {acc#2.itm(1)} -attr vt d
load net {acc#2.itm(2)} -attr vt d
load net {acc#2.itm(3)} -attr vt d
load net {acc#2.itm(4)} -attr vt d
load net {acc#2.itm(5)} -attr vt d
load net {acc#2.itm(6)} -attr vt d
load netBundle {acc#2.itm} 7 {acc#2.itm(0)} {acc#2.itm(1)} {acc#2.itm(2)} {acc#2.itm(3)} {acc#2.itm(4)} {acc#2.itm(5)} {acc#2.itm(6)} -attr xrf 60894 -attr oid 71 -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#2.itm}
load net {acc#1.itm(0)} -attr vt d
load net {acc#1.itm(1)} -attr vt d
load net {acc#1.itm(2)} -attr vt d
load net {acc#1.itm(3)} -attr vt d
load net {acc#1.itm(4)} -attr vt d
load net {acc#1.itm(5)} -attr vt d
load net {acc#1.itm(6)} -attr vt d
load netBundle {acc#1.itm} 7 {acc#1.itm(0)} {acc#1.itm(1)} {acc#1.itm(2)} {acc#1.itm(3)} {acc#1.itm(4)} {acc#1.itm(5)} {acc#1.itm(6)} -attr xrf 60895 -attr oid 72 -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#1.itm}
load net {ACC1:if:mul.itm(0)} -attr vt d
load net {ACC1:if:mul.itm(1)} -attr vt d
load net {ACC1:if:mul.itm(2)} -attr vt d
load net {ACC1:if:mul.itm(3)} -attr vt d
load net {ACC1:if:mul.itm(4)} -attr vt d
load net {ACC1:if:mul.itm(5)} -attr vt d
load netBundle {ACC1:if:mul.itm} 6 {ACC1:if:mul.itm(0)} {ACC1:if:mul.itm(1)} {ACC1:if:mul.itm(2)} {ACC1:if:mul.itm(3)} {ACC1:if:mul.itm(4)} {ACC1:if:mul.itm(5)} -attr xrf 60896 -attr oid 73 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:mul.itm}
load net {ACC1:if:acc#9.itm(0)} -attr vt d
load net {ACC1:if:acc#9.itm(1)} -attr vt d
load netBundle {ACC1:if:acc#9.itm} 2 {ACC1:if:acc#9.itm(0)} {ACC1:if:acc#9.itm(1)} -attr xrf 60897 -attr oid 74 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#9.itm}
load net {conc#457.itm(0)} -attr vt d
load net {conc#457.itm(1)} -attr vt d
load net {conc#457.itm(2)} -attr vt d
load net {conc#457.itm(3)} -attr vt d
load net {conc#457.itm(4)} -attr vt d
load net {conc#457.itm(5)} -attr vt d
load netBundle {conc#457.itm} 6 {conc#457.itm(0)} {conc#457.itm(1)} {conc#457.itm(2)} {conc#457.itm(3)} {conc#457.itm(4)} {conc#457.itm(5)} -attr xrf 60898 -attr oid 75 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#457.itm}
load net {ACC1-3:exs#36.itm(0)} -attr vt d
load net {ACC1-3:exs#36.itm(1)} -attr vt d
load netBundle {ACC1-3:exs#36.itm} 2 {ACC1-3:exs#36.itm(0)} {ACC1-3:exs#36.itm(1)} -attr xrf 60899 -attr oid 76 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:exs#36.itm}
load net {conc#458.itm(0)} -attr vt d
load net {conc#458.itm(1)} -attr vt d
load net {conc#458.itm(2)} -attr vt d
load net {conc#458.itm(3)} -attr vt d
load net {conc#458.itm(4)} -attr vt d
load net {conc#458.itm(5)} -attr vt d
load netBundle {conc#458.itm} 6 {conc#458.itm(0)} {conc#458.itm(1)} {conc#458.itm(2)} {conc#458.itm(3)} {conc#458.itm(4)} {conc#458.itm(5)} -attr xrf 60900 -attr oid 77 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#458.itm}
load net {slc(ACC1:acc#12.psp.sva).itm(0)} -attr vt d
load net {slc(ACC1:acc#12.psp.sva).itm(1)} -attr vt d
load net {slc(ACC1:acc#12.psp.sva).itm(2)} -attr vt d
load net {slc(ACC1:acc#12.psp.sva).itm(3)} -attr vt d
load net {slc(ACC1:acc#12.psp.sva).itm(4)} -attr vt d
load net {slc(ACC1:acc#12.psp.sva).itm(5)} -attr vt d
load net {slc(ACC1:acc#12.psp.sva).itm(6)} -attr vt d
load net {slc(ACC1:acc#12.psp.sva).itm(7)} -attr vt d
load net {slc(ACC1:acc#12.psp.sva).itm(8)} -attr vt d
load net {slc(ACC1:acc#12.psp.sva).itm(9)} -attr vt d
load net {slc(ACC1:acc#12.psp.sva).itm(10)} -attr vt d
load netBundle {slc(ACC1:acc#12.psp.sva).itm} 11 {slc(ACC1:acc#12.psp.sva).itm(0)} {slc(ACC1:acc#12.psp.sva).itm(1)} {slc(ACC1:acc#12.psp.sva).itm(2)} {slc(ACC1:acc#12.psp.sva).itm(3)} {slc(ACC1:acc#12.psp.sva).itm(4)} {slc(ACC1:acc#12.psp.sva).itm(5)} {slc(ACC1:acc#12.psp.sva).itm(6)} {slc(ACC1:acc#12.psp.sva).itm(7)} {slc(ACC1:acc#12.psp.sva).itm(8)} {slc(ACC1:acc#12.psp.sva).itm(9)} {slc(ACC1:acc#12.psp.sva).itm(10)} -attr xrf 60901 -attr oid 78 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC1:acc#12.psp.sva).itm}
load net {conc#459.itm(0)} -attr vt d
load net {conc#459.itm(1)} -attr vt d
load net {conc#459.itm(2)} -attr vt d
load net {conc#459.itm(3)} -attr vt d
load net {conc#459.itm(4)} -attr vt d
load net {conc#459.itm(5)} -attr vt d
load net {conc#459.itm(6)} -attr vt d
load net {conc#459.itm(7)} -attr vt d
load net {conc#459.itm(8)} -attr vt d
load net {conc#459.itm(9)} -attr vt d
load net {conc#459.itm(10)} -attr vt d
load net {conc#459.itm(11)} -attr vt d
load netBundle {conc#459.itm} 12 {conc#459.itm(0)} {conc#459.itm(1)} {conc#459.itm(2)} {conc#459.itm(3)} {conc#459.itm(4)} {conc#459.itm(5)} {conc#459.itm(6)} {conc#459.itm(7)} {conc#459.itm(8)} {conc#459.itm(9)} {conc#459.itm(10)} {conc#459.itm(11)} -attr xrf 60902 -attr oid 79 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#459.itm}
load net {ACC1:if:acc#85.itm(0)} -attr vt d
load net {ACC1:if:acc#85.itm(1)} -attr vt d
load net {ACC1:if:acc#85.itm(2)} -attr vt d
load net {ACC1:if:acc#85.itm(3)} -attr vt d
load net {ACC1:if:acc#85.itm(4)} -attr vt d
load net {ACC1:if:acc#85.itm(5)} -attr vt d
load net {ACC1:if:acc#85.itm(6)} -attr vt d
load net {ACC1:if:acc#85.itm(7)} -attr vt d
load net {ACC1:if:acc#85.itm(8)} -attr vt d
load net {ACC1:if:acc#85.itm(9)} -attr vt d
load net {ACC1:if:acc#85.itm(10)} -attr vt d
load netBundle {ACC1:if:acc#85.itm} 11 {ACC1:if:acc#85.itm(0)} {ACC1:if:acc#85.itm(1)} {ACC1:if:acc#85.itm(2)} {ACC1:if:acc#85.itm(3)} {ACC1:if:acc#85.itm(4)} {ACC1:if:acc#85.itm(5)} {ACC1:if:acc#85.itm(6)} {ACC1:if:acc#85.itm(7)} {ACC1:if:acc#85.itm(8)} {ACC1:if:acc#85.itm(9)} {ACC1:if:acc#85.itm(10)} -attr xrf 60903 -attr oid 80 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#85.itm}
load net {acc#14.itm(0)} -attr vt d
load net {acc#14.itm(1)} -attr vt d
load net {acc#14.itm(2)} -attr vt d
load net {acc#14.itm(3)} -attr vt d
load net {acc#14.itm(4)} -attr vt d
load net {acc#14.itm(5)} -attr vt d
load net {acc#14.itm(6)} -attr vt d
load net {acc#14.itm(7)} -attr vt d
load net {acc#14.itm(8)} -attr vt d
load netBundle {acc#14.itm} 9 {acc#14.itm(0)} {acc#14.itm(1)} {acc#14.itm(2)} {acc#14.itm(3)} {acc#14.itm(4)} {acc#14.itm(5)} {acc#14.itm(6)} {acc#14.itm(7)} {acc#14.itm(8)} -attr xrf 60904 -attr oid 81 -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#14.itm}
load net {ACC1:if:mul#1.itm(0)} -attr vt d
load net {ACC1:if:mul#1.itm(1)} -attr vt d
load net {ACC1:if:mul#1.itm(2)} -attr vt d
load net {ACC1:if:mul#1.itm(3)} -attr vt d
load net {ACC1:if:mul#1.itm(4)} -attr vt d
load net {ACC1:if:mul#1.itm(5)} -attr vt d
load net {ACC1:if:mul#1.itm(6)} -attr vt d
load net {ACC1:if:mul#1.itm(7)} -attr vt d
load netBundle {ACC1:if:mul#1.itm} 8 {ACC1:if:mul#1.itm(0)} {ACC1:if:mul#1.itm(1)} {ACC1:if:mul#1.itm(2)} {ACC1:if:mul#1.itm(3)} {ACC1:if:mul#1.itm(4)} {ACC1:if:mul#1.itm(5)} {ACC1:if:mul#1.itm(6)} {ACC1:if:mul#1.itm(7)} -attr xrf 60905 -attr oid 82 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:mul#1.itm}
load net {ACC1:if:acc#10.itm(0)} -attr vt d
load net {ACC1:if:acc#10.itm(1)} -attr vt d
load netBundle {ACC1:if:acc#10.itm} 2 {ACC1:if:acc#10.itm(0)} {ACC1:if:acc#10.itm(1)} -attr xrf 60906 -attr oid 83 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#10.itm}
load net {ACC1:if:acc#78.itm(0)} -attr vt d
load net {ACC1:if:acc#78.itm(1)} -attr vt d
load net {ACC1:if:acc#78.itm(2)} -attr vt d
load net {ACC1:if:acc#78.itm(3)} -attr vt d
load net {ACC1:if:acc#78.itm(4)} -attr vt d
load net {ACC1:if:acc#78.itm(5)} -attr vt d
load net {ACC1:if:acc#78.itm(6)} -attr vt d
load netBundle {ACC1:if:acc#78.itm} 7 {ACC1:if:acc#78.itm(0)} {ACC1:if:acc#78.itm(1)} {ACC1:if:acc#78.itm(2)} {ACC1:if:acc#78.itm(3)} {ACC1:if:acc#78.itm(4)} {ACC1:if:acc#78.itm(5)} {ACC1:if:acc#78.itm(6)} -attr xrf 60907 -attr oid 84 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#78.itm}
load net {slc.itm(0)} -attr vt d
load net {slc.itm(1)} -attr vt d
load net {slc.itm(2)} -attr vt d
load net {slc.itm(3)} -attr vt d
load net {slc.itm(4)} -attr vt d
load net {slc.itm(5)} -attr vt d
load net {slc.itm(6)} -attr vt d
load netBundle {slc.itm} 7 {slc.itm(0)} {slc.itm(1)} {slc.itm(2)} {slc.itm(3)} {slc.itm(4)} {slc.itm(5)} {slc.itm(6)} -attr xrf 60908 -attr oid 85 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc.itm}
load net {acc#9.itm(0)} -attr vt d
load net {acc#9.itm(1)} -attr vt d
load net {acc#9.itm(2)} -attr vt d
load net {acc#9.itm(3)} -attr vt d
load net {acc#9.itm(4)} -attr vt d
load net {acc#9.itm(5)} -attr vt d
load net {acc#9.itm(6)} -attr vt d
load net {acc#9.itm(7)} -attr vt d
load netBundle {acc#9.itm} 8 {acc#9.itm(0)} {acc#9.itm(1)} {acc#9.itm(2)} {acc#9.itm(3)} {acc#9.itm(4)} {acc#9.itm(5)} {acc#9.itm(6)} {acc#9.itm(7)} -attr xrf 60909 -attr oid 86 -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#9.itm}
load net {conc#460.itm(0)} -attr vt d
load net {conc#460.itm(1)} -attr vt d
load net {conc#460.itm(2)} -attr vt d
load net {conc#460.itm(3)} -attr vt d
load net {conc#460.itm(4)} -attr vt d
load net {conc#460.itm(5)} -attr vt d
load net {conc#460.itm(6)} -attr vt d
load netBundle {conc#460.itm} 7 {conc#460.itm(0)} {conc#460.itm(1)} {conc#460.itm(2)} {conc#460.itm(3)} {conc#460.itm(4)} {conc#460.itm(5)} {conc#460.itm(6)} -attr xrf 60910 -attr oid 87 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#460.itm}
load net {slc#6.itm(0)} -attr vt d
load net {slc#6.itm(1)} -attr vt d
load net {slc#6.itm(2)} -attr vt d
load net {slc#6.itm(3)} -attr vt d
load net {slc#6.itm(4)} -attr vt d
load net {slc#6.itm(5)} -attr vt d
load netBundle {slc#6.itm} 6 {slc#6.itm(0)} {slc#6.itm(1)} {slc#6.itm(2)} {slc#6.itm(3)} {slc#6.itm(4)} {slc#6.itm(5)} -attr xrf 60911 -attr oid 88 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc#6.itm}
load net {acc#8.itm(0)} -attr vt d
load net {acc#8.itm(1)} -attr vt d
load net {acc#8.itm(2)} -attr vt d
load net {acc#8.itm(3)} -attr vt d
load net {acc#8.itm(4)} -attr vt d
load net {acc#8.itm(5)} -attr vt d
load net {acc#8.itm(6)} -attr vt d
load netBundle {acc#8.itm} 7 {acc#8.itm(0)} {acc#8.itm(1)} {acc#8.itm(2)} {acc#8.itm(3)} {acc#8.itm(4)} {acc#8.itm(5)} {acc#8.itm(6)} -attr xrf 60912 -attr oid 89 -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#8.itm}
load net {conc#461.itm(0)} -attr vt d
load net {conc#461.itm(1)} -attr vt d
load net {conc#461.itm(2)} -attr vt d
load net {conc#461.itm(3)} -attr vt d
load net {conc#461.itm(4)} -attr vt d
load net {conc#461.itm(5)} -attr vt d
load netBundle {conc#461.itm} 6 {conc#461.itm(0)} {conc#461.itm(1)} {conc#461.itm(2)} {conc#461.itm(3)} {conc#461.itm(4)} {conc#461.itm(5)} -attr xrf 60913 -attr oid 90 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#461.itm}
load net {slc#4.itm(0)} -attr vt d
load net {slc#4.itm(1)} -attr vt d
load net {slc#4.itm(2)} -attr vt d
load net {slc#4.itm(3)} -attr vt d
load net {slc#4.itm(4)} -attr vt d
load netBundle {slc#4.itm} 5 {slc#4.itm(0)} {slc#4.itm(1)} {slc#4.itm(2)} {slc#4.itm(3)} {slc#4.itm(4)} -attr xrf 60914 -attr oid 91 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc#4.itm}
load net {acc#7.itm(0)} -attr vt d
load net {acc#7.itm(1)} -attr vt d
load net {acc#7.itm(2)} -attr vt d
load net {acc#7.itm(3)} -attr vt d
load net {acc#7.itm(4)} -attr vt d
load net {acc#7.itm(5)} -attr vt d
load netBundle {acc#7.itm} 6 {acc#7.itm(0)} {acc#7.itm(1)} {acc#7.itm(2)} {acc#7.itm(3)} {acc#7.itm(4)} {acc#7.itm(5)} -attr xrf 60915 -attr oid 92 -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#7.itm}
load net {conc#462.itm(0)} -attr vt d
load net {conc#462.itm(1)} -attr vt d
load net {conc#462.itm(2)} -attr vt d
load net {conc#462.itm(3)} -attr vt d
load netBundle {conc#462.itm} 4 {conc#462.itm(0)} {conc#462.itm(1)} {conc#462.itm(2)} {conc#462.itm(3)} -attr xrf 60916 -attr oid 93 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#462.itm}
load net {slc#2.itm(0)} -attr vt d
load net {slc#2.itm(1)} -attr vt d
load net {slc#2.itm(2)} -attr vt d
load netBundle {slc#2.itm} 3 {slc#2.itm(0)} {slc#2.itm(1)} {slc#2.itm(2)} -attr xrf 60917 -attr oid 94 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc#2.itm}
load net {acc#5.itm(0)} -attr vt d
load net {acc#5.itm(1)} -attr vt d
load net {acc#5.itm(2)} -attr vt d
load net {acc#5.itm(3)} -attr vt d
load netBundle {acc#5.itm} 4 {acc#5.itm(0)} {acc#5.itm(1)} {acc#5.itm(2)} {acc#5.itm(3)} -attr xrf 60918 -attr oid 95 -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#5.itm}
load net {exs.itm(0)} -attr vt d
load net {exs.itm(1)} -attr vt d
load net {exs.itm(2)} -attr vt d
load netBundle {exs.itm} 3 {exs.itm(0)} {exs.itm(1)} {exs.itm(2)} -attr xrf 60919 -attr oid 96 -attr vt d -attr @path {/mean_vga/mean_vga:core/exs.itm}
load net {conc#463.itm(0)} -attr vt d
load net {conc#463.itm(1)} -attr vt d
load netBundle {conc#463.itm} 2 {conc#463.itm(0)} {conc#463.itm(1)} -attr xrf 60920 -attr oid 97 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#463.itm}
load net {conc#420.itm(0)} -attr vt d
load net {conc#420.itm(1)} -attr vt d
load net {conc#420.itm(2)} -attr vt d
load netBundle {conc#420.itm} 3 {conc#420.itm(0)} {conc#420.itm(1)} {conc#420.itm(2)} -attr xrf 60921 -attr oid 98 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#420.itm}
load net {conc#424.itm(0)} -attr vt d
load net {conc#424.itm(1)} -attr vt d
load net {conc#424.itm(2)} -attr vt d
load netBundle {conc#424.itm} 3 {conc#424.itm(0)} {conc#424.itm(1)} {conc#424.itm(2)} -attr xrf 60922 -attr oid 99 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#424.itm}
load net {slc#1.itm(0)} -attr vt d
load net {slc#1.itm(1)} -attr vt d
load netBundle {slc#1.itm} 2 {slc#1.itm(0)} {slc#1.itm(1)} -attr xrf 60923 -attr oid 100 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc#1.itm}
load net {acc#4.itm(0)} -attr vt d
load net {acc#4.itm(1)} -attr vt d
load net {acc#4.itm(2)} -attr vt d
load netBundle {acc#4.itm} 3 {acc#4.itm(0)} {acc#4.itm(1)} {acc#4.itm(2)} -attr xrf 60924 -attr oid 101 -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#4.itm}
load net {conc#464.itm(0)} -attr vt d
load net {conc#464.itm(1)} -attr vt d
load net {conc#464.itm(2)} -attr vt d
load netBundle {conc#464.itm} 3 {conc#464.itm(0)} {conc#464.itm(1)} {conc#464.itm(2)} -attr xrf 60925 -attr oid 102 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#464.itm}
load net {conc#418.itm(0)} -attr vt d
load net {conc#418.itm(1)} -attr vt d
load netBundle {conc#418.itm} 2 {conc#418.itm(0)} {conc#418.itm(1)} -attr xrf 60926 -attr oid 103 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#418.itm}
load net {conc#466.itm(0)} -attr vt d
load net {conc#466.itm(1)} -attr vt d
load net {conc#466.itm(2)} -attr vt d
load netBundle {conc#466.itm} 3 {conc#466.itm(0)} {conc#466.itm(1)} {conc#466.itm(2)} -attr xrf 60927 -attr oid 104 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#466.itm}
load net {ACC1:conc#363.itm(0)} -attr vt d
load net {ACC1:conc#363.itm(1)} -attr vt d
load netBundle {ACC1:conc#363.itm} 2 {ACC1:conc#363.itm(0)} {ACC1:conc#363.itm(1)} -attr xrf 60928 -attr oid 105 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#363.itm}
load net {conc#426.itm(0)} -attr vt d
load net {conc#426.itm(1)} -attr vt d
load net {conc#426.itm(2)} -attr vt d
load net {conc#426.itm(3)} -attr vt d
load netBundle {conc#426.itm} 4 {conc#426.itm(0)} {conc#426.itm(1)} {conc#426.itm(2)} {conc#426.itm(3)} -attr xrf 60929 -attr oid 106 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#426.itm}
load net {slc#5.itm(0)} -attr vt d
load net {slc#5.itm(1)} -attr vt d
load net {slc#5.itm(2)} -attr vt d
load netBundle {slc#5.itm} 3 {slc#5.itm(0)} {slc#5.itm(1)} {slc#5.itm(2)} -attr xrf 60930 -attr oid 107 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc#5.itm}
load net {acc#6.itm(0)} -attr vt d
load net {acc#6.itm(1)} -attr vt d
load net {acc#6.itm(2)} -attr vt d
load net {acc#6.itm(3)} -attr vt d
load netBundle {acc#6.itm} 4 {acc#6.itm(0)} {acc#6.itm(1)} {acc#6.itm(2)} {acc#6.itm(3)} -attr xrf 60931 -attr oid 108 -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#6.itm}
load net {conc#467.itm(0)} -attr vt d
load net {conc#467.itm(1)} -attr vt d
load net {conc#467.itm(2)} -attr vt d
load netBundle {conc#467.itm} 3 {conc#467.itm(0)} {conc#467.itm(1)} {conc#467.itm(2)} -attr xrf 60932 -attr oid 109 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#467.itm}
load net {slc#3.itm(0)} -attr vt d
load net {slc#3.itm(1)} -attr vt d
load netBundle {slc#3.itm} 2 {slc#3.itm(0)} {slc#3.itm(1)} -attr xrf 60933 -attr oid 110 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc#3.itm}
load net {acc#3.itm(0)} -attr vt d
load net {acc#3.itm(1)} -attr vt d
load net {acc#3.itm(2)} -attr vt d
load netBundle {acc#3.itm} 3 {acc#3.itm(0)} {acc#3.itm(1)} {acc#3.itm(2)} -attr xrf 60934 -attr oid 111 -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#3.itm}
load net {conc#468.itm(0)} -attr vt d
load net {conc#468.itm(1)} -attr vt d
load netBundle {conc#468.itm} 2 {conc#468.itm(0)} {conc#468.itm(1)} -attr xrf 60935 -attr oid 112 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#468.itm}
load net {conc#416.itm(0)} -attr vt d
load net {conc#416.itm(1)} -attr vt d
load netBundle {conc#416.itm} 2 {conc#416.itm(0)} {conc#416.itm(1)} -attr xrf 60936 -attr oid 113 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#416.itm}
load net {exs#1.itm(0)} -attr vt d
load net {exs#1.itm(1)} -attr vt d
load net {exs#1.itm(2)} -attr vt d
load netBundle {exs#1.itm} 3 {exs#1.itm(0)} {exs#1.itm(1)} {exs#1.itm(2)} -attr xrf 60937 -attr oid 114 -attr vt d -attr @path {/mean_vga/mean_vga:core/exs#1.itm}
load net {conc#422.itm(0)} -attr vt d
load net {conc#422.itm(1)} -attr vt d
load netBundle {conc#422.itm} 2 {conc#422.itm(0)} {conc#422.itm(1)} -attr xrf 60938 -attr oid 115 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#422.itm}
load net {conc#469.itm(0)} -attr vt d
load net {conc#469.itm(1)} -attr vt d
load net {conc#469.itm(2)} -attr vt d
load net {conc#469.itm(3)} -attr vt d
load net {conc#469.itm(4)} -attr vt d
load net {conc#469.itm(5)} -attr vt d
load net {conc#469.itm(6)} -attr vt d
load netBundle {conc#469.itm} 7 {conc#469.itm(0)} {conc#469.itm(1)} {conc#469.itm(2)} {conc#469.itm(3)} {conc#469.itm(4)} {conc#469.itm(5)} {conc#469.itm(6)} -attr xrf 60939 -attr oid 116 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#469.itm}
load net {ACC1:if:not#74.itm(0)} -attr vt d
load net {ACC1:if:not#74.itm(1)} -attr vt d
load netBundle {ACC1:if:not#74.itm} 2 {ACC1:if:not#74.itm(0)} {ACC1:if:not#74.itm(1)} -attr xrf 60940 -attr oid 117 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:not#74.itm}
load net {slc(acc#5.psp#1.sva)#37.itm(0)} -attr vt d
load net {slc(acc#5.psp#1.sva)#37.itm(1)} -attr vt d
load netBundle {slc(acc#5.psp#1.sva)#37.itm} 2 {slc(acc#5.psp#1.sva)#37.itm(0)} {slc(acc#5.psp#1.sva)#37.itm(1)} -attr xrf 60941 -attr oid 118 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(acc#5.psp#1.sva)#37.itm}
load net {ACC1:if:acc#84.itm(0)} -attr vt d
load net {ACC1:if:acc#84.itm(1)} -attr vt d
load net {ACC1:if:acc#84.itm(2)} -attr vt d
load net {ACC1:if:acc#84.itm(3)} -attr vt d
load net {ACC1:if:acc#84.itm(4)} -attr vt d
load net {ACC1:if:acc#84.itm(5)} -attr vt d
load net {ACC1:if:acc#84.itm(6)} -attr vt d
load netBundle {ACC1:if:acc#84.itm} 7 {ACC1:if:acc#84.itm(0)} {ACC1:if:acc#84.itm(1)} {ACC1:if:acc#84.itm(2)} {ACC1:if:acc#84.itm(3)} {ACC1:if:acc#84.itm(4)} {ACC1:if:acc#84.itm(5)} {ACC1:if:acc#84.itm(6)} -attr xrf 60942 -attr oid 119 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#84.itm}
load net {conc.itm(0)} -attr vt d
load net {conc.itm(1)} -attr vt d
load net {conc.itm(2)} -attr vt d
load net {conc.itm(3)} -attr vt d
load net {conc.itm(4)} -attr vt d
load netBundle {conc.itm} 5 {conc.itm(0)} {conc.itm(1)} {conc.itm(2)} {conc.itm(3)} {conc.itm(4)} -attr xrf 60943 -attr oid 120 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc.itm}
load net {acc#30.itm(0)} -attr vt d
load net {acc#30.itm(1)} -attr vt d
load net {acc#30.itm(2)} -attr vt d
load netBundle {acc#30.itm} 3 {acc#30.itm(0)} {acc#30.itm(1)} {acc#30.itm(2)} -attr xrf 60944 -attr oid 121 -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#30.itm}
load net {ACC1:if:conc#92.itm(0)} -attr vt d
load net {ACC1:if:conc#92.itm(1)} -attr vt d
load netBundle {ACC1:if:conc#92.itm} 2 {ACC1:if:conc#92.itm(0)} {ACC1:if:conc#92.itm(1)} -attr xrf 60945 -attr oid 122 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:conc#92.itm}
load net {conc#471.itm(0)} -attr vt d
load net {conc#471.itm(1)} -attr vt d
load netBundle {conc#471.itm} 2 {conc#471.itm(0)} {conc#471.itm(1)} -attr xrf 60946 -attr oid 123 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#471.itm}
load net {acc#12.itm(0)} -attr vt d
load net {acc#12.itm(1)} -attr vt d
load net {acc#12.itm(2)} -attr vt d
load net {acc#12.itm(3)} -attr vt d
load net {acc#12.itm(4)} -attr vt d
load netBundle {acc#12.itm} 5 {acc#12.itm(0)} {acc#12.itm(1)} {acc#12.itm(2)} {acc#12.itm(3)} {acc#12.itm(4)} -attr xrf 60947 -attr oid 124 -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#12.itm}
load net {slc#8.itm(0)} -attr vt d
load net {slc#8.itm(1)} -attr vt d
load net {slc#8.itm(2)} -attr vt d
load netBundle {slc#8.itm} 3 {slc#8.itm(0)} {slc#8.itm(1)} {slc#8.itm(2)} -attr xrf 60948 -attr oid 125 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc#8.itm}
load net {acc#11.itm(0)} -attr vt d
load net {acc#11.itm(1)} -attr vt d
load net {acc#11.itm(2)} -attr vt d
load net {acc#11.itm(3)} -attr vt d
load netBundle {acc#11.itm} 4 {acc#11.itm(0)} {acc#11.itm(1)} {acc#11.itm(2)} {acc#11.itm(3)} -attr xrf 60949 -attr oid 126 -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#11.itm}
load net {conc#472.itm(0)} -attr vt d
load net {conc#472.itm(1)} -attr vt d
load net {conc#472.itm(2)} -attr vt d
load netBundle {conc#472.itm} 3 {conc#472.itm(0)} {conc#472.itm(1)} {conc#472.itm(2)} -attr xrf 60950 -attr oid 127 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#472.itm}
load net {slc(acc#6.psp.sva)#4.itm(0)} -attr vt d
load net {slc(acc#6.psp.sva)#4.itm(1)} -attr vt d
load netBundle {slc(acc#6.psp.sva)#4.itm} 2 {slc(acc#6.psp.sva)#4.itm(0)} {slc(acc#6.psp.sva)#4.itm(1)} -attr xrf 60951 -attr oid 128 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(acc#6.psp.sva)#4.itm}
load net {conc#432.itm(0)} -attr vt d
load net {conc#432.itm(1)} -attr vt d
load net {conc#432.itm(2)} -attr vt d
load netBundle {conc#432.itm} 3 {conc#432.itm(0)} {conc#432.itm(1)} {conc#432.itm(2)} -attr xrf 60952 -attr oid 129 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#432.itm}
load net {ACC1:if:not#40.itm(0)} -attr vt d
load net {ACC1:if:not#40.itm(1)} -attr vt d
load netBundle {ACC1:if:not#40.itm} 2 {ACC1:if:not#40.itm(0)} {ACC1:if:not#40.itm(1)} -attr xrf 60953 -attr oid 130 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:not#40.itm}
load net {slc(acc#6.psp#1.sva)#3.itm(0)} -attr vt d
load net {slc(acc#6.psp#1.sva)#3.itm(1)} -attr vt d
load netBundle {slc(acc#6.psp#1.sva)#3.itm} 2 {slc(acc#6.psp#1.sva)#3.itm(0)} {slc(acc#6.psp#1.sva)#3.itm(1)} -attr xrf 60954 -attr oid 131 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(acc#6.psp#1.sva)#3.itm}
load net {conc#473.itm(0)} -attr vt d
load net {conc#473.itm(1)} -attr vt d
load net {conc#473.itm(2)} -attr vt d
load netBundle {conc#473.itm} 3 {conc#473.itm(0)} {conc#473.itm(1)} {conc#473.itm(2)} -attr xrf 60955 -attr oid 132 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#473.itm}
load net {ACC1:conc#366.itm(0)} -attr vt d
load net {ACC1:conc#366.itm(1)} -attr vt d
load netBundle {ACC1:conc#366.itm} 2 {ACC1:conc#366.itm(0)} {ACC1:conc#366.itm(1)} -attr xrf 60956 -attr oid 133 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#366.itm}
load net {slc#7.itm(0)} -attr vt d
load net {slc#7.itm(1)} -attr vt d
load net {slc#7.itm(2)} -attr vt d
load netBundle {slc#7.itm} 3 {slc#7.itm(0)} {slc#7.itm(1)} {slc#7.itm(2)} -attr xrf 60957 -attr oid 134 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc#7.itm}
load net {acc#10.itm(0)} -attr vt d
load net {acc#10.itm(1)} -attr vt d
load net {acc#10.itm(2)} -attr vt d
load net {acc#10.itm(3)} -attr vt d
load netBundle {acc#10.itm} 4 {acc#10.itm(0)} {acc#10.itm(1)} {acc#10.itm(2)} {acc#10.itm(3)} -attr xrf 60958 -attr oid 135 -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#10.itm}
load net {exs#2.itm(0)} -attr vt d
load net {exs#2.itm(1)} -attr vt d
load net {exs#2.itm(2)} -attr vt d
load netBundle {exs#2.itm} 3 {exs#2.itm(0)} {exs#2.itm(1)} {exs#2.itm(2)} -attr xrf 60959 -attr oid 136 -attr vt d -attr @path {/mean_vga/mean_vga:core/exs#2.itm}
load net {conc#474.itm(0)} -attr vt d
load net {conc#474.itm(1)} -attr vt d
load netBundle {conc#474.itm} 2 {conc#474.itm(0)} {conc#474.itm(1)} -attr xrf 60960 -attr oid 137 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#474.itm}
load net {exs#3.itm(0)} -attr vt d
load net {exs#3.itm(1)} -attr vt d
load net {exs#3.itm(2)} -attr vt d
load netBundle {exs#3.itm} 3 {exs#3.itm(0)} {exs#3.itm(1)} {exs#3.itm(2)} -attr xrf 60961 -attr oid 138 -attr vt d -attr @path {/mean_vga/mean_vga:core/exs#3.itm}
load net {conc#430.itm(0)} -attr vt d
load net {conc#430.itm(1)} -attr vt d
load netBundle {conc#430.itm} 2 {conc#430.itm(0)} {conc#430.itm(1)} -attr xrf 60962 -attr oid 139 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#430.itm}
load net {ACC1:if:mul#2.itm(0)} -attr vt d
load net {ACC1:if:mul#2.itm(1)} -attr vt d
load net {ACC1:if:mul#2.itm(2)} -attr vt d
load net {ACC1:if:mul#2.itm(3)} -attr vt d
load net {ACC1:if:mul#2.itm(4)} -attr vt d
load net {ACC1:if:mul#2.itm(5)} -attr vt d
load net {ACC1:if:mul#2.itm(6)} -attr vt d
load net {ACC1:if:mul#2.itm(7)} -attr vt d
load net {ACC1:if:mul#2.itm(8)} -attr vt d
load net {ACC1:if:mul#2.itm(9)} -attr vt d
load netBundle {ACC1:if:mul#2.itm} 10 {ACC1:if:mul#2.itm(0)} {ACC1:if:mul#2.itm(1)} {ACC1:if:mul#2.itm(2)} {ACC1:if:mul#2.itm(3)} {ACC1:if:mul#2.itm(4)} {ACC1:if:mul#2.itm(5)} {ACC1:if:mul#2.itm(6)} {ACC1:if:mul#2.itm(7)} {ACC1:if:mul#2.itm(8)} {ACC1:if:mul#2.itm(9)} -attr xrf 60963 -attr oid 140 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:mul#2.itm}
load net {ACC1:if:acc#11.itm(0)} -attr vt d
load net {ACC1:if:acc#11.itm(1)} -attr vt d
load netBundle {ACC1:if:acc#11.itm} 2 {ACC1:if:acc#11.itm(0)} {ACC1:if:acc#11.itm(1)} -attr xrf 60964 -attr oid 141 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#11.itm}
load net {ACC1:if#2:acc#45.itm(0)} -attr vt d
load net {ACC1:if#2:acc#45.itm(1)} -attr vt d
load net {ACC1:if#2:acc#45.itm(2)} -attr vt d
load net {ACC1:if#2:acc#45.itm(3)} -attr vt d
load net {ACC1:if#2:acc#45.itm(4)} -attr vt d
load net {ACC1:if#2:acc#45.itm(5)} -attr vt d
load net {ACC1:if#2:acc#45.itm(6)} -attr vt d
load net {ACC1:if#2:acc#45.itm(7)} -attr vt d
load net {ACC1:if#2:acc#45.itm(8)} -attr vt d
load net {ACC1:if#2:acc#45.itm(9)} -attr vt d
load net {ACC1:if#2:acc#45.itm(10)} -attr vt d
load net {ACC1:if#2:acc#45.itm(11)} -attr vt d
load net {ACC1:if#2:acc#45.itm(12)} -attr vt d
load netBundle {ACC1:if#2:acc#45.itm} 13 {ACC1:if#2:acc#45.itm(0)} {ACC1:if#2:acc#45.itm(1)} {ACC1:if#2:acc#45.itm(2)} {ACC1:if#2:acc#45.itm(3)} {ACC1:if#2:acc#45.itm(4)} {ACC1:if#2:acc#45.itm(5)} {ACC1:if#2:acc#45.itm(6)} {ACC1:if#2:acc#45.itm(7)} {ACC1:if#2:acc#45.itm(8)} {ACC1:if#2:acc#45.itm(9)} {ACC1:if#2:acc#45.itm(10)} {ACC1:if#2:acc#45.itm(11)} {ACC1:if#2:acc#45.itm(12)} -attr xrf 60965 -attr oid 142 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#45.itm}
load net {ACC1:if#2:acc#43.itm(0)} -attr vt d
load net {ACC1:if#2:acc#43.itm(1)} -attr vt d
load net {ACC1:if#2:acc#43.itm(2)} -attr vt d
load net {ACC1:if#2:acc#43.itm(3)} -attr vt d
load net {ACC1:if#2:acc#43.itm(4)} -attr vt d
load net {ACC1:if#2:acc#43.itm(5)} -attr vt d
load net {ACC1:if#2:acc#43.itm(6)} -attr vt d
load net {ACC1:if#2:acc#43.itm(7)} -attr vt d
load net {ACC1:if#2:acc#43.itm(8)} -attr vt d
load net {ACC1:if#2:acc#43.itm(9)} -attr vt d
load net {ACC1:if#2:acc#43.itm(10)} -attr vt d
load net {ACC1:if#2:acc#43.itm(11)} -attr vt d
load netBundle {ACC1:if#2:acc#43.itm} 12 {ACC1:if#2:acc#43.itm(0)} {ACC1:if#2:acc#43.itm(1)} {ACC1:if#2:acc#43.itm(2)} {ACC1:if#2:acc#43.itm(3)} {ACC1:if#2:acc#43.itm(4)} {ACC1:if#2:acc#43.itm(5)} {ACC1:if#2:acc#43.itm(6)} {ACC1:if#2:acc#43.itm(7)} {ACC1:if#2:acc#43.itm(8)} {ACC1:if#2:acc#43.itm(9)} {ACC1:if#2:acc#43.itm(10)} {ACC1:if#2:acc#43.itm(11)} -attr xrf 60966 -attr oid 143 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#43.itm}
load net {ACC1:if#2:acc#42.itm(0)} -attr vt d
load net {ACC1:if#2:acc#42.itm(1)} -attr vt d
load net {ACC1:if#2:acc#42.itm(2)} -attr vt d
load net {ACC1:if#2:acc#42.itm(3)} -attr vt d
load net {ACC1:if#2:acc#42.itm(4)} -attr vt d
load net {ACC1:if#2:acc#42.itm(5)} -attr vt d
load net {ACC1:if#2:acc#42.itm(6)} -attr vt d
load net {ACC1:if#2:acc#42.itm(7)} -attr vt d
load net {ACC1:if#2:acc#42.itm(8)} -attr vt d
load net {ACC1:if#2:acc#42.itm(9)} -attr vt d
load net {ACC1:if#2:acc#42.itm(10)} -attr vt d
load net {ACC1:if#2:acc#42.itm(11)} -attr vt d
load netBundle {ACC1:if#2:acc#42.itm} 12 {ACC1:if#2:acc#42.itm(0)} {ACC1:if#2:acc#42.itm(1)} {ACC1:if#2:acc#42.itm(2)} {ACC1:if#2:acc#42.itm(3)} {ACC1:if#2:acc#42.itm(4)} {ACC1:if#2:acc#42.itm(5)} {ACC1:if#2:acc#42.itm(6)} {ACC1:if#2:acc#42.itm(7)} {ACC1:if#2:acc#42.itm(8)} {ACC1:if#2:acc#42.itm(9)} {ACC1:if#2:acc#42.itm(10)} {ACC1:if#2:acc#42.itm(11)} -attr xrf 60967 -attr oid 144 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#42.itm}
load net {ACC1:not#78.itm(0)} -attr vt d
load net {ACC1:not#78.itm(1)} -attr vt d
load net {ACC1:not#78.itm(2)} -attr vt d
load net {ACC1:not#78.itm(3)} -attr vt d
load net {ACC1:not#78.itm(4)} -attr vt d
load net {ACC1:not#78.itm(5)} -attr vt d
load net {ACC1:not#78.itm(6)} -attr vt d
load net {ACC1:not#78.itm(7)} -attr vt d
load net {ACC1:not#78.itm(8)} -attr vt d
load net {ACC1:not#78.itm(9)} -attr vt d
load net {ACC1:not#78.itm(10)} -attr vt d
load net {ACC1:not#78.itm(11)} -attr vt d
load netBundle {ACC1:not#78.itm} 12 {ACC1:not#78.itm(0)} {ACC1:not#78.itm(1)} {ACC1:not#78.itm(2)} {ACC1:not#78.itm(3)} {ACC1:not#78.itm(4)} {ACC1:not#78.itm(5)} {ACC1:not#78.itm(6)} {ACC1:not#78.itm(7)} {ACC1:not#78.itm(8)} {ACC1:not#78.itm(9)} {ACC1:not#78.itm(10)} {ACC1:not#78.itm(11)} -attr xrf 60968 -attr oid 145 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:not#78.itm}
load net {ACC1:if#2:acc#78.itm(0)} -attr vt d
load net {ACC1:if#2:acc#78.itm(1)} -attr vt d
load net {ACC1:if#2:acc#78.itm(2)} -attr vt d
load net {ACC1:if#2:acc#78.itm(3)} -attr vt d
load net {ACC1:if#2:acc#78.itm(4)} -attr vt d
load net {ACC1:if#2:acc#78.itm(5)} -attr vt d
load net {ACC1:if#2:acc#78.itm(6)} -attr vt d
load net {ACC1:if#2:acc#78.itm(7)} -attr vt d
load net {ACC1:if#2:acc#78.itm(8)} -attr vt d
load net {ACC1:if#2:acc#78.itm(9)} -attr vt d
load netBundle {ACC1:if#2:acc#78.itm} 10 {ACC1:if#2:acc#78.itm(0)} {ACC1:if#2:acc#78.itm(1)} {ACC1:if#2:acc#78.itm(2)} {ACC1:if#2:acc#78.itm(3)} {ACC1:if#2:acc#78.itm(4)} {ACC1:if#2:acc#78.itm(5)} {ACC1:if#2:acc#78.itm(6)} {ACC1:if#2:acc#78.itm(7)} {ACC1:if#2:acc#78.itm(8)} {ACC1:if#2:acc#78.itm(9)} -attr xrf 60969 -attr oid 146 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#78.itm}
load net {acc#28.itm(0)} -attr vt d
load net {acc#28.itm(1)} -attr vt d
load net {acc#28.itm(2)} -attr vt d
load net {acc#28.itm(3)} -attr vt d
load net {acc#28.itm(4)} -attr vt d
load net {acc#28.itm(5)} -attr vt d
load net {acc#28.itm(6)} -attr vt d
load net {acc#28.itm(7)} -attr vt d
load net {acc#28.itm(8)} -attr vt d
load netBundle {acc#28.itm} 9 {acc#28.itm(0)} {acc#28.itm(1)} {acc#28.itm(2)} {acc#28.itm(3)} {acc#28.itm(4)} {acc#28.itm(5)} {acc#28.itm(6)} {acc#28.itm(7)} {acc#28.itm(8)} -attr xrf 60970 -attr oid 147 -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#28.itm}
load net {acc#27.itm(0)} -attr vt d
load net {acc#27.itm(1)} -attr vt d
load net {acc#27.itm(2)} -attr vt d
load net {acc#27.itm(3)} -attr vt d
load net {acc#27.itm(4)} -attr vt d
load net {acc#27.itm(5)} -attr vt d
load net {acc#27.itm(6)} -attr vt d
load net {acc#27.itm(7)} -attr vt d
load netBundle {acc#27.itm} 8 {acc#27.itm(0)} {acc#27.itm(1)} {acc#27.itm(2)} {acc#27.itm(3)} {acc#27.itm(4)} {acc#27.itm(5)} {acc#27.itm(6)} {acc#27.itm(7)} -attr xrf 60971 -attr oid 148 -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#27.itm}
load net {ACC1:if#2:mul#1.itm(0)} -attr vt d
load net {ACC1:if#2:mul#1.itm(1)} -attr vt d
load net {ACC1:if#2:mul#1.itm(2)} -attr vt d
load net {ACC1:if#2:mul#1.itm(3)} -attr vt d
load net {ACC1:if#2:mul#1.itm(4)} -attr vt d
load net {ACC1:if#2:mul#1.itm(5)} -attr vt d
load net {ACC1:if#2:mul#1.itm(6)} -attr vt d
load net {ACC1:if#2:mul#1.itm(7)} -attr vt d
load netBundle {ACC1:if#2:mul#1.itm} 8 {ACC1:if#2:mul#1.itm(0)} {ACC1:if#2:mul#1.itm(1)} {ACC1:if#2:mul#1.itm(2)} {ACC1:if#2:mul#1.itm(3)} {ACC1:if#2:mul#1.itm(4)} {ACC1:if#2:mul#1.itm(5)} {ACC1:if#2:mul#1.itm(6)} {ACC1:if#2:mul#1.itm(7)} -attr xrf 60972 -attr oid 149 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:mul#1.itm}
load net {ACC1:if#2:acc#11.itm(0)} -attr vt d
load net {ACC1:if#2:acc#11.itm(1)} -attr vt d
load netBundle {ACC1:if#2:acc#11.itm} 2 {ACC1:if#2:acc#11.itm(0)} {ACC1:if#2:acc#11.itm(1)} -attr xrf 60973 -attr oid 150 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#11.itm}
load net {acc#26.itm(0)} -attr vt d
load net {acc#26.itm(1)} -attr vt d
load net {acc#26.itm(2)} -attr vt d
load net {acc#26.itm(3)} -attr vt d
load net {acc#26.itm(4)} -attr vt d
load net {acc#26.itm(5)} -attr vt d
load net {acc#26.itm(6)} -attr vt d
load netBundle {acc#26.itm} 7 {acc#26.itm(0)} {acc#26.itm(1)} {acc#26.itm(2)} {acc#26.itm(3)} {acc#26.itm(4)} {acc#26.itm(5)} {acc#26.itm(6)} -attr xrf 60974 -attr oid 151 -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#26.itm}
load net {acc#25.itm(0)} -attr vt d
load net {acc#25.itm(1)} -attr vt d
load net {acc#25.itm(2)} -attr vt d
load net {acc#25.itm(3)} -attr vt d
load net {acc#25.itm(4)} -attr vt d
load net {acc#25.itm(5)} -attr vt d
load netBundle {acc#25.itm} 6 {acc#25.itm(0)} {acc#25.itm(1)} {acc#25.itm(2)} {acc#25.itm(3)} {acc#25.itm(4)} {acc#25.itm(5)} -attr xrf 60975 -attr oid 152 -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#25.itm}
load net {acc#24.itm(0)} -attr vt d
load net {acc#24.itm(1)} -attr vt d
load net {acc#24.itm(2)} -attr vt d
load net {acc#24.itm(3)} -attr vt d
load netBundle {acc#24.itm} 4 {acc#24.itm(0)} {acc#24.itm(1)} {acc#24.itm(2)} {acc#24.itm(3)} -attr xrf 60976 -attr oid 153 -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#24.itm}
load net {ACC1:if#2:not.itm(0)} -attr vt d
load net {ACC1:if#2:not.itm(1)} -attr vt d
load netBundle {ACC1:if#2:not.itm} 2 {ACC1:if#2:not.itm(0)} {ACC1:if#2:not.itm(1)} -attr xrf 60977 -attr oid 154 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:not.itm}
load net {slc(acc#10.psp#2.sva)#3.itm(0)} -attr vt d
load net {slc(acc#10.psp#2.sva)#3.itm(1)} -attr vt d
load netBundle {slc(acc#10.psp#2.sva)#3.itm} 2 {slc(acc#10.psp#2.sva)#3.itm(0)} {slc(acc#10.psp#2.sva)#3.itm(1)} -attr xrf 60978 -attr oid 155 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(acc#10.psp#2.sva)#3.itm}
load net {ACC1:exs#61.itm(0)} -attr vt d
load net {ACC1:exs#61.itm(1)} -attr vt d
load netBundle {ACC1:exs#61.itm} 2 {ACC1:exs#61.itm(0)} {ACC1:exs#61.itm(1)} -attr xrf 60979 -attr oid 156 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:exs#61.itm}
load net {ACC1:if#2:conc#93.itm(0)} -attr vt d
load net {ACC1:if#2:conc#93.itm(1)} -attr vt d
load net {ACC1:if#2:conc#93.itm(2)} -attr vt d
load net {ACC1:if#2:conc#93.itm(3)} -attr vt d
load netBundle {ACC1:if#2:conc#93.itm} 4 {ACC1:if#2:conc#93.itm(0)} {ACC1:if#2:conc#93.itm(1)} {ACC1:if#2:conc#93.itm(2)} {ACC1:if#2:conc#93.itm(3)} -attr xrf 60980 -attr oid 157 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:conc#93.itm}
load net {ACC1:if#2:exs#13.itm(0)} -attr vt d
load net {ACC1:if#2:exs#13.itm(1)} -attr vt d
load netBundle {ACC1:if#2:exs#13.itm} 2 {ACC1:if#2:exs#13.itm(0)} {ACC1:if#2:exs#13.itm(1)} -attr xrf 60981 -attr oid 158 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:exs#13.itm}
load net {ACC1:if#2:mul.itm(0)} -attr vt d
load net {ACC1:if#2:mul.itm(1)} -attr vt d
load net {ACC1:if#2:mul.itm(2)} -attr vt d
load net {ACC1:if#2:mul.itm(3)} -attr vt d
load net {ACC1:if#2:mul.itm(4)} -attr vt d
load net {ACC1:if#2:mul.itm(5)} -attr vt d
load netBundle {ACC1:if#2:mul.itm} 6 {ACC1:if#2:mul.itm(0)} {ACC1:if#2:mul.itm(1)} {ACC1:if#2:mul.itm(2)} {ACC1:if#2:mul.itm(3)} {ACC1:if#2:mul.itm(4)} {ACC1:if#2:mul.itm(5)} -attr xrf 60982 -attr oid 159 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:mul.itm}
load net {ACC1:if#2:acc#10.itm(0)} -attr vt d
load net {ACC1:if#2:acc#10.itm(1)} -attr vt d
load netBundle {ACC1:if#2:acc#10.itm} 2 {ACC1:if#2:acc#10.itm(0)} {ACC1:if#2:acc#10.itm(1)} -attr xrf 60983 -attr oid 160 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#10.itm}
load net {ACC1:if#2:acc#68.itm(0)} -attr vt d
load net {ACC1:if#2:acc#68.itm(1)} -attr vt d
load net {ACC1:if#2:acc#68.itm(2)} -attr vt d
load net {ACC1:if#2:acc#68.itm(3)} -attr vt d
load net {ACC1:if#2:acc#68.itm(4)} -attr vt d
load net {ACC1:if#2:acc#68.itm(5)} -attr vt d
load net {ACC1:if#2:acc#68.itm(6)} -attr vt d
load net {ACC1:if#2:acc#68.itm(7)} -attr vt d
load netBundle {ACC1:if#2:acc#68.itm} 8 {ACC1:if#2:acc#68.itm(0)} {ACC1:if#2:acc#68.itm(1)} {ACC1:if#2:acc#68.itm(2)} {ACC1:if#2:acc#68.itm(3)} {ACC1:if#2:acc#68.itm(4)} {ACC1:if#2:acc#68.itm(5)} {ACC1:if#2:acc#68.itm(6)} {ACC1:if#2:acc#68.itm(7)} -attr xrf 60984 -attr oid 161 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#68.itm}
load net {ACC1:if#2:acc#75.itm(0)} -attr vt d
load net {ACC1:if#2:acc#75.itm(1)} -attr vt d
load net {ACC1:if#2:acc#75.itm(2)} -attr vt d
load net {ACC1:if#2:acc#75.itm(3)} -attr vt d
load net {ACC1:if#2:acc#75.itm(4)} -attr vt d
load net {ACC1:if#2:acc#75.itm(5)} -attr vt d
load net {ACC1:if#2:acc#75.itm(6)} -attr vt d
load net {ACC1:if#2:acc#75.itm(7)} -attr vt d
load netBundle {ACC1:if#2:acc#75.itm} 8 {ACC1:if#2:acc#75.itm(0)} {ACC1:if#2:acc#75.itm(1)} {ACC1:if#2:acc#75.itm(2)} {ACC1:if#2:acc#75.itm(3)} {ACC1:if#2:acc#75.itm(4)} {ACC1:if#2:acc#75.itm(5)} {ACC1:if#2:acc#75.itm(6)} {ACC1:if#2:acc#75.itm(7)} -attr xrf 60985 -attr oid 162 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#75.itm}
load net {slc#19.itm(0)} -attr vt d
load net {slc#19.itm(1)} -attr vt d
load net {slc#19.itm(2)} -attr vt d
load net {slc#19.itm(3)} -attr vt d
load net {slc#19.itm(4)} -attr vt d
load net {slc#19.itm(5)} -attr vt d
load net {slc#19.itm(6)} -attr vt d
load netBundle {slc#19.itm} 7 {slc#19.itm(0)} {slc#19.itm(1)} {slc#19.itm(2)} {slc#19.itm(3)} {slc#19.itm(4)} {slc#19.itm(5)} {slc#19.itm(6)} -attr xrf 60986 -attr oid 163 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc#19.itm}
load net {acc#23.itm(0)} -attr vt d
load net {acc#23.itm(1)} -attr vt d
load net {acc#23.itm(2)} -attr vt d
load net {acc#23.itm(3)} -attr vt d
load net {acc#23.itm(4)} -attr vt d
load net {acc#23.itm(5)} -attr vt d
load net {acc#23.itm(6)} -attr vt d
load net {acc#23.itm(7)} -attr vt d
load netBundle {acc#23.itm} 8 {acc#23.itm(0)} {acc#23.itm(1)} {acc#23.itm(2)} {acc#23.itm(3)} {acc#23.itm(4)} {acc#23.itm(5)} {acc#23.itm(6)} {acc#23.itm(7)} -attr xrf 60987 -attr oid 164 -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#23.itm}
load net {conc#475.itm(0)} -attr vt d
load net {conc#475.itm(1)} -attr vt d
load net {conc#475.itm(2)} -attr vt d
load net {conc#475.itm(3)} -attr vt d
load net {conc#475.itm(4)} -attr vt d
load net {conc#475.itm(5)} -attr vt d
load netBundle {conc#475.itm} 6 {conc#475.itm(0)} {conc#475.itm(1)} {conc#475.itm(2)} {conc#475.itm(3)} {conc#475.itm(4)} {conc#475.itm(5)} -attr xrf 60988 -attr oid 165 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#475.itm}
load net {slc#18.itm(0)} -attr vt d
load net {slc#18.itm(1)} -attr vt d
load net {slc#18.itm(2)} -attr vt d
load net {slc#18.itm(3)} -attr vt d
load net {slc#18.itm(4)} -attr vt d
load netBundle {slc#18.itm} 5 {slc#18.itm(0)} {slc#18.itm(1)} {slc#18.itm(2)} {slc#18.itm(3)} {slc#18.itm(4)} -attr xrf 60989 -attr oid 166 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc#18.itm}
load net {acc#21.itm(0)} -attr vt d
load net {acc#21.itm(1)} -attr vt d
load net {acc#21.itm(2)} -attr vt d
load net {acc#21.itm(3)} -attr vt d
load net {acc#21.itm(4)} -attr vt d
load net {acc#21.itm(5)} -attr vt d
load netBundle {acc#21.itm} 6 {acc#21.itm(0)} {acc#21.itm(1)} {acc#21.itm(2)} {acc#21.itm(3)} {acc#21.itm(4)} {acc#21.itm(5)} -attr xrf 60990 -attr oid 167 -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#21.itm}
load net {conc#476.itm(0)} -attr vt d
load net {conc#476.itm(1)} -attr vt d
load net {conc#476.itm(2)} -attr vt d
load net {conc#476.itm(3)} -attr vt d
load net {conc#476.itm(4)} -attr vt d
load netBundle {conc#476.itm} 5 {conc#476.itm(0)} {conc#476.itm(1)} {conc#476.itm(2)} {conc#476.itm(3)} {conc#476.itm(4)} -attr xrf 60991 -attr oid 168 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#476.itm}
load net {slc#13.itm(0)} -attr vt d
load net {slc#13.itm(1)} -attr vt d
load net {slc#13.itm(2)} -attr vt d
load net {slc#13.itm(3)} -attr vt d
load netBundle {slc#13.itm} 4 {slc#13.itm(0)} {slc#13.itm(1)} {slc#13.itm(2)} {slc#13.itm(3)} -attr xrf 60992 -attr oid 169 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc#13.itm}
load net {acc#19.itm(0)} -attr vt d
load net {acc#19.itm(1)} -attr vt d
load net {acc#19.itm(2)} -attr vt d
load net {acc#19.itm(3)} -attr vt d
load net {acc#19.itm(4)} -attr vt d
load netBundle {acc#19.itm} 5 {acc#19.itm(0)} {acc#19.itm(1)} {acc#19.itm(2)} {acc#19.itm(3)} {acc#19.itm(4)} -attr xrf 60993 -attr oid 170 -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#19.itm}
load net {conc#477.itm(0)} -attr vt d
load net {conc#477.itm(1)} -attr vt d
load net {conc#477.itm(2)} -attr vt d
load net {conc#477.itm(3)} -attr vt d
load netBundle {conc#477.itm} 4 {conc#477.itm(0)} {conc#477.itm(1)} {conc#477.itm(2)} {conc#477.itm(3)} -attr xrf 60994 -attr oid 171 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#477.itm}
load net {slc#10.itm(0)} -attr vt d
load net {slc#10.itm(1)} -attr vt d
load net {slc#10.itm(2)} -attr vt d
load netBundle {slc#10.itm} 3 {slc#10.itm(0)} {slc#10.itm(1)} {slc#10.itm(2)} -attr xrf 60995 -attr oid 172 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc#10.itm}
load net {acc#16.itm(0)} -attr vt d
load net {acc#16.itm(1)} -attr vt d
load net {acc#16.itm(2)} -attr vt d
load net {acc#16.itm(3)} -attr vt d
load netBundle {acc#16.itm} 4 {acc#16.itm(0)} {acc#16.itm(1)} {acc#16.itm(2)} {acc#16.itm(3)} -attr xrf 60996 -attr oid 173 -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#16.itm}
load net {conc#478.itm(0)} -attr vt d
load net {conc#478.itm(1)} -attr vt d
load net {conc#478.itm(2)} -attr vt d
load netBundle {conc#478.itm} 3 {conc#478.itm(0)} {conc#478.itm(1)} {conc#478.itm(2)} -attr xrf 60997 -attr oid 174 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#478.itm}
load net {conc#436.itm(0)} -attr vt d
load net {conc#436.itm(1)} -attr vt d
load netBundle {conc#436.itm} 2 {conc#436.itm(0)} {conc#436.itm(1)} -attr xrf 60998 -attr oid 175 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#436.itm}
load net {conc#442.itm(0)} -attr vt d
load net {conc#442.itm(1)} -attr vt d
load net {conc#442.itm(2)} -attr vt d
load netBundle {conc#442.itm} 3 {conc#442.itm(0)} {conc#442.itm(1)} {conc#442.itm(2)} -attr xrf 60999 -attr oid 176 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#442.itm}
load net {slc#9.itm(0)} -attr vt d
load net {slc#9.itm(1)} -attr vt d
load netBundle {slc#9.itm} 2 {slc#9.itm(0)} {slc#9.itm(1)} -attr xrf 61000 -attr oid 177 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc#9.itm}
load net {acc#15.itm(0)} -attr vt d
load net {acc#15.itm(1)} -attr vt d
load net {acc#15.itm(2)} -attr vt d
load netBundle {acc#15.itm} 3 {acc#15.itm(0)} {acc#15.itm(1)} {acc#15.itm(2)} -attr xrf 61001 -attr oid 178 -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#15.itm}
load net {conc#479.itm(0)} -attr vt d
load net {conc#479.itm(1)} -attr vt d
load netBundle {conc#479.itm} 2 {conc#479.itm(0)} {conc#479.itm(1)} -attr xrf 61002 -attr oid 179 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#479.itm}
load net {conc#434.itm(0)} -attr vt d
load net {conc#434.itm(1)} -attr vt d
load netBundle {conc#434.itm} 2 {conc#434.itm(0)} {conc#434.itm(1)} -attr xrf 61003 -attr oid 180 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#434.itm}
load net {conc#480.itm(0)} -attr vt d
load net {conc#480.itm(1)} -attr vt d
load net {conc#480.itm(2)} -attr vt d
load netBundle {conc#480.itm} 3 {conc#480.itm(0)} {conc#480.itm(1)} {conc#480.itm(2)} -attr xrf 61004 -attr oid 181 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#480.itm}
load net {ACC1:conc#357.itm(0)} -attr vt d
load net {ACC1:conc#357.itm(1)} -attr vt d
load netBundle {ACC1:conc#357.itm} 2 {ACC1:conc#357.itm(0)} {ACC1:conc#357.itm(1)} -attr xrf 61005 -attr oid 182 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#357.itm}
load net {conc#446.itm(0)} -attr vt d
load net {conc#446.itm(1)} -attr vt d
load net {conc#446.itm(2)} -attr vt d
load net {conc#446.itm(3)} -attr vt d
load net {conc#446.itm(4)} -attr vt d
load netBundle {conc#446.itm} 5 {conc#446.itm(0)} {conc#446.itm(1)} {conc#446.itm(2)} {conc#446.itm(3)} {conc#446.itm(4)} -attr xrf 61006 -attr oid 183 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#446.itm}
load net {slc#12.itm(0)} -attr vt d
load net {slc#12.itm(1)} -attr vt d
load net {slc#12.itm(2)} -attr vt d
load net {slc#12.itm(3)} -attr vt d
load netBundle {slc#12.itm} 4 {slc#12.itm(0)} {slc#12.itm(1)} {slc#12.itm(2)} {slc#12.itm(3)} -attr xrf 61007 -attr oid 184 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc#12.itm}
load net {acc#18.itm(0)} -attr vt d
load net {acc#18.itm(1)} -attr vt d
load net {acc#18.itm(2)} -attr vt d
load net {acc#18.itm(3)} -attr vt d
load net {acc#18.itm(4)} -attr vt d
load netBundle {acc#18.itm} 5 {acc#18.itm(0)} {acc#18.itm(1)} {acc#18.itm(2)} {acc#18.itm(3)} {acc#18.itm(4)} -attr xrf 61008 -attr oid 185 -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#18.itm}
load net {conc#481.itm(0)} -attr vt d
load net {conc#481.itm(1)} -attr vt d
load net {conc#481.itm(2)} -attr vt d
load netBundle {conc#481.itm} 3 {conc#481.itm(0)} {conc#481.itm(1)} {conc#481.itm(2)} -attr xrf 61009 -attr oid 186 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#481.itm}
load net {slc(acc#2.psp#2.sva)#4.itm(0)} -attr vt d
load net {slc(acc#2.psp#2.sva)#4.itm(1)} -attr vt d
load netBundle {slc(acc#2.psp#2.sva)#4.itm} 2 {slc(acc#2.psp#2.sva)#4.itm(0)} {slc(acc#2.psp#2.sva)#4.itm(1)} -attr xrf 61010 -attr oid 187 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(acc#2.psp#2.sva)#4.itm}
load net {exs#4.itm(0)} -attr vt d
load net {exs#4.itm(1)} -attr vt d
load net {exs#4.itm(2)} -attr vt d
load netBundle {exs#4.itm} 3 {exs#4.itm(0)} {exs#4.itm(1)} {exs#4.itm(2)} -attr xrf 61011 -attr oid 188 -attr vt d -attr @path {/mean_vga/mean_vga:core/exs#4.itm}
load net {conc#440.itm(0)} -attr vt d
load net {conc#440.itm(1)} -attr vt d
load netBundle {conc#440.itm} 2 {conc#440.itm(0)} {conc#440.itm(1)} -attr xrf 61012 -attr oid 189 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#440.itm}
load net {conc#482.itm(0)} -attr vt d
load net {conc#482.itm(1)} -attr vt d
load net {conc#482.itm(2)} -attr vt d
load net {conc#482.itm(3)} -attr vt d
load net {conc#482.itm(4)} -attr vt d
load net {conc#482.itm(5)} -attr vt d
load net {conc#482.itm(6)} -attr vt d
load netBundle {conc#482.itm} 7 {conc#482.itm(0)} {conc#482.itm(1)} {conc#482.itm(2)} {conc#482.itm(3)} {conc#482.itm(4)} {conc#482.itm(5)} {conc#482.itm(6)} -attr xrf 61013 -attr oid 190 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#482.itm}
load net {ACC1:exs#68.itm(0)} -attr vt d
load net {ACC1:exs#68.itm(1)} -attr vt d
load netBundle {ACC1:exs#68.itm} 2 {ACC1:exs#68.itm(0)} {ACC1:exs#68.itm(1)} -attr xrf 61014 -attr oid 191 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:exs#68.itm}
load net {conc#484.itm(0)} -attr vt d
load net {conc#484.itm(1)} -attr vt d
load net {conc#484.itm(2)} -attr vt d
load netBundle {conc#484.itm} 3 {conc#484.itm(0)} {conc#484.itm(1)} {conc#484.itm(2)} -attr xrf 61015 -attr oid 192 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#484.itm}
load net {ACC1:conc#360.itm(0)} -attr vt d
load net {ACC1:conc#360.itm(1)} -attr vt d
load netBundle {ACC1:conc#360.itm} 2 {ACC1:conc#360.itm(0)} {ACC1:conc#360.itm(1)} -attr xrf 61016 -attr oid 193 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#360.itm}
load net {slc#16.itm(0)} -attr vt d
load net {slc#16.itm(1)} -attr vt d
load net {slc#16.itm(2)} -attr vt d
load net {slc#16.itm(3)} -attr vt d
load net {slc#16.itm(4)} -attr vt d
load net {slc#16.itm(5)} -attr vt d
load net {slc#16.itm(6)} -attr vt d
load netBundle {slc#16.itm} 7 {slc#16.itm(0)} {slc#16.itm(1)} {slc#16.itm(2)} {slc#16.itm(3)} {slc#16.itm(4)} {slc#16.itm(5)} {slc#16.itm(6)} -attr xrf 61017 -attr oid 194 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc#16.itm}
load net {acc#22.itm(0)} -attr vt d
load net {acc#22.itm(1)} -attr vt d
load net {acc#22.itm(2)} -attr vt d
load net {acc#22.itm(3)} -attr vt d
load net {acc#22.itm(4)} -attr vt d
load net {acc#22.itm(5)} -attr vt d
load net {acc#22.itm(6)} -attr vt d
load net {acc#22.itm(7)} -attr vt d
load netBundle {acc#22.itm} 8 {acc#22.itm(0)} {acc#22.itm(1)} {acc#22.itm(2)} {acc#22.itm(3)} {acc#22.itm(4)} {acc#22.itm(5)} {acc#22.itm(6)} {acc#22.itm(7)} -attr xrf 61018 -attr oid 195 -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#22.itm}
load net {conc#485.itm(0)} -attr vt d
load net {conc#485.itm(1)} -attr vt d
load net {conc#485.itm(2)} -attr vt d
load net {conc#485.itm(3)} -attr vt d
load net {conc#485.itm(4)} -attr vt d
load net {conc#485.itm(5)} -attr vt d
load net {conc#485.itm(6)} -attr vt d
load netBundle {conc#485.itm} 7 {conc#485.itm(0)} {conc#485.itm(1)} {conc#485.itm(2)} {conc#485.itm(3)} {conc#485.itm(4)} {conc#485.itm(5)} {conc#485.itm(6)} -attr xrf 61019 -attr oid 196 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#485.itm}
load net {ACC1:if#2:not#72.itm(0)} -attr vt d
load net {ACC1:if#2:not#72.itm(1)} -attr vt d
load netBundle {ACC1:if#2:not#72.itm} 2 {ACC1:if#2:not#72.itm(0)} {ACC1:if#2:not#72.itm(1)} -attr xrf 61020 -attr oid 197 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:not#72.itm}
load net {slc(acc#9.psp#2.sva)#37.itm(0)} -attr vt d
load net {slc(acc#9.psp#2.sva)#37.itm(1)} -attr vt d
load netBundle {slc(acc#9.psp#2.sva)#37.itm} 2 {slc(acc#9.psp#2.sva)#37.itm(0)} {slc(acc#9.psp#2.sva)#37.itm(1)} -attr xrf 61021 -attr oid 198 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(acc#9.psp#2.sva)#37.itm}
load net {conc#448.itm(0)} -attr vt d
load net {conc#448.itm(1)} -attr vt d
load net {conc#448.itm(2)} -attr vt d
load net {conc#448.itm(3)} -attr vt d
load net {conc#448.itm(4)} -attr vt d
load net {conc#448.itm(5)} -attr vt d
load netBundle {conc#448.itm} 6 {conc#448.itm(0)} {conc#448.itm(1)} {conc#448.itm(2)} {conc#448.itm(3)} {conc#448.itm(4)} {conc#448.itm(5)} -attr xrf 61022 -attr oid 199 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#448.itm}
load net {slc#14.itm(0)} -attr vt d
load net {slc#14.itm(1)} -attr vt d
load net {slc#14.itm(2)} -attr vt d
load net {slc#14.itm(3)} -attr vt d
load net {slc#14.itm(4)} -attr vt d
load netBundle {slc#14.itm} 5 {slc#14.itm(0)} {slc#14.itm(1)} {slc#14.itm(2)} {slc#14.itm(3)} {slc#14.itm(4)} -attr xrf 61023 -attr oid 200 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc#14.itm}
load net {acc#20.itm(0)} -attr vt d
load net {acc#20.itm(1)} -attr vt d
load net {acc#20.itm(2)} -attr vt d
load net {acc#20.itm(3)} -attr vt d
load net {acc#20.itm(4)} -attr vt d
load net {acc#20.itm(5)} -attr vt d
load netBundle {acc#20.itm} 6 {acc#20.itm(0)} {acc#20.itm(1)} {acc#20.itm(2)} {acc#20.itm(3)} {acc#20.itm(4)} {acc#20.itm(5)} -attr xrf 61024 -attr oid 201 -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#20.itm}
load net {conc#487.itm(0)} -attr vt d
load net {conc#487.itm(1)} -attr vt d
load net {conc#487.itm(2)} -attr vt d
load net {conc#487.itm(3)} -attr vt d
load net {conc#487.itm(4)} -attr vt d
load netBundle {conc#487.itm} 5 {conc#487.itm(0)} {conc#487.itm(1)} {conc#487.itm(2)} {conc#487.itm(3)} {conc#487.itm(4)} -attr xrf 61025 -attr oid 202 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#487.itm}
load net {conc#444.itm(0)} -attr vt d
load net {conc#444.itm(1)} -attr vt d
load net {conc#444.itm(2)} -attr vt d
load net {conc#444.itm(3)} -attr vt d
load netBundle {conc#444.itm} 4 {conc#444.itm(0)} {conc#444.itm(1)} {conc#444.itm(2)} {conc#444.itm(3)} -attr xrf 61026 -attr oid 203 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#444.itm}
load net {slc#11.itm(0)} -attr vt d
load net {slc#11.itm(1)} -attr vt d
load net {slc#11.itm(2)} -attr vt d
load netBundle {slc#11.itm} 3 {slc#11.itm(0)} {slc#11.itm(1)} {slc#11.itm(2)} -attr xrf 61027 -attr oid 204 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc#11.itm}
load net {acc#17.itm(0)} -attr vt d
load net {acc#17.itm(1)} -attr vt d
load net {acc#17.itm(2)} -attr vt d
load net {acc#17.itm(3)} -attr vt d
load netBundle {acc#17.itm} 4 {acc#17.itm(0)} {acc#17.itm(1)} {acc#17.itm(2)} {acc#17.itm(3)} -attr xrf 61028 -attr oid 205 -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#17.itm}
load net {exs#8.itm(0)} -attr vt d
load net {exs#8.itm(1)} -attr vt d
load net {exs#8.itm(2)} -attr vt d
load netBundle {exs#8.itm} 3 {exs#8.itm(0)} {exs#8.itm(1)} {exs#8.itm(2)} -attr xrf 61029 -attr oid 206 -attr vt d -attr @path {/mean_vga/mean_vga:core/exs#8.itm}
load net {conc#489.itm(0)} -attr vt d
load net {conc#489.itm(1)} -attr vt d
load netBundle {conc#489.itm} 2 {conc#489.itm(0)} {conc#489.itm(1)} -attr xrf 61030 -attr oid 207 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#489.itm}
load net {exs#9.itm(0)} -attr vt d
load net {exs#9.itm(1)} -attr vt d
load net {exs#9.itm(2)} -attr vt d
load netBundle {exs#9.itm} 3 {exs#9.itm(0)} {exs#9.itm(1)} {exs#9.itm(2)} -attr xrf 61031 -attr oid 208 -attr vt d -attr @path {/mean_vga/mean_vga:core/exs#9.itm}
load net {conc#438.itm(0)} -attr vt d
load net {conc#438.itm(1)} -attr vt d
load netBundle {conc#438.itm} 2 {conc#438.itm(0)} {conc#438.itm(1)} -attr xrf 61032 -attr oid 209 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#438.itm}
load net {conc#490.itm(0)} -attr vt d
load net {conc#490.itm(1)} -attr vt d
load net {conc#490.itm(2)} -attr vt d
load net {conc#490.itm(3)} -attr vt d
load net {conc#490.itm(4)} -attr vt d
load net {conc#490.itm(5)} -attr vt d
load net {conc#490.itm(6)} -attr vt d
load net {conc#490.itm(7)} -attr vt d
load netBundle {conc#490.itm} 8 {conc#490.itm(0)} {conc#490.itm(1)} {conc#490.itm(2)} {conc#490.itm(3)} {conc#490.itm(4)} {conc#490.itm(5)} {conc#490.itm(6)} {conc#490.itm(7)} -attr xrf 61033 -attr oid 210 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#490.itm}
load net {conc#491.itm(0)} -attr vt d
load net {conc#491.itm(1)} -attr vt d
load net {conc#491.itm(2)} -attr vt d
load net {conc#491.itm(3)} -attr vt d
load net {conc#491.itm(4)} -attr vt d
load net {conc#491.itm(5)} -attr vt d
load net {conc#491.itm(6)} -attr vt d
load net {conc#491.itm(7)} -attr vt d
load net {conc#491.itm(8)} -attr vt d
load netBundle {conc#491.itm} 9 {conc#491.itm(0)} {conc#491.itm(1)} {conc#491.itm(2)} {conc#491.itm(3)} {conc#491.itm(4)} {conc#491.itm(5)} {conc#491.itm(6)} {conc#491.itm(7)} {conc#491.itm(8)} -attr xrf 61034 -attr oid 211 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#491.itm}
load net {ACC1:if#2:mul#3.itm(0)} -attr vt d
load net {ACC1:if#2:mul#3.itm(1)} -attr vt d
load net {ACC1:if#2:mul#3.itm(2)} -attr vt d
load net {ACC1:if#2:mul#3.itm(3)} -attr vt d
load net {ACC1:if#2:mul#3.itm(4)} -attr vt d
load net {ACC1:if#2:mul#3.itm(5)} -attr vt d
load netBundle {ACC1:if#2:mul#3.itm} 6 {ACC1:if#2:mul#3.itm(0)} {ACC1:if#2:mul#3.itm(1)} {ACC1:if#2:mul#3.itm(2)} {ACC1:if#2:mul#3.itm(3)} {ACC1:if#2:mul#3.itm(4)} {ACC1:if#2:mul#3.itm(5)} -attr xrf 61035 -attr oid 212 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:mul#3.itm}
load net {ACC1:if#2:acc#13.itm(0)} -attr vt d
load net {ACC1:if#2:acc#13.itm(1)} -attr vt d
load netBundle {ACC1:if#2:acc#13.itm} 2 {ACC1:if#2:acc#13.itm(0)} {ACC1:if#2:acc#13.itm(1)} -attr xrf 61036 -attr oid 213 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#13.itm}
load net {ACC1:exs#70.itm(0)} -attr vt d
load net {ACC1:exs#70.itm(1)} -attr vt d
load netBundle {ACC1:exs#70.itm} 2 {ACC1:exs#70.itm(0)} {ACC1:exs#70.itm(1)} -attr xrf 61037 -attr oid 214 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:exs#70.itm}
load net {ACC1:if#2:mul#2.itm(0)} -attr vt d
load net {ACC1:if#2:mul#2.itm(1)} -attr vt d
load net {ACC1:if#2:mul#2.itm(2)} -attr vt d
load net {ACC1:if#2:mul#2.itm(3)} -attr vt d
load net {ACC1:if#2:mul#2.itm(4)} -attr vt d
load net {ACC1:if#2:mul#2.itm(5)} -attr vt d
load net {ACC1:if#2:mul#2.itm(6)} -attr vt d
load net {ACC1:if#2:mul#2.itm(7)} -attr vt d
load net {ACC1:if#2:mul#2.itm(8)} -attr vt d
load net {ACC1:if#2:mul#2.itm(9)} -attr vt d
load netBundle {ACC1:if#2:mul#2.itm} 10 {ACC1:if#2:mul#2.itm(0)} {ACC1:if#2:mul#2.itm(1)} {ACC1:if#2:mul#2.itm(2)} {ACC1:if#2:mul#2.itm(3)} {ACC1:if#2:mul#2.itm(4)} {ACC1:if#2:mul#2.itm(5)} {ACC1:if#2:mul#2.itm(6)} {ACC1:if#2:mul#2.itm(7)} {ACC1:if#2:mul#2.itm(8)} {ACC1:if#2:mul#2.itm(9)} -attr xrf 61038 -attr oid 215 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:mul#2.itm}
load net {ACC1:if#2:acc#12.itm(0)} -attr vt d
load net {ACC1:if#2:acc#12.itm(1)} -attr vt d
load netBundle {ACC1:if#2:acc#12.itm} 2 {ACC1:if#2:acc#12.itm(0)} {ACC1:if#2:acc#12.itm(1)} -attr xrf 61039 -attr oid 216 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#12.itm}
load net {ACC1:if#2:mul#4.itm(0)} -attr vt d
load net {ACC1:if#2:mul#4.itm(1)} -attr vt d
load net {ACC1:if#2:mul#4.itm(2)} -attr vt d
load net {ACC1:if#2:mul#4.itm(3)} -attr vt d
load net {ACC1:if#2:mul#4.itm(4)} -attr vt d
load net {ACC1:if#2:mul#4.itm(5)} -attr vt d
load net {ACC1:if#2:mul#4.itm(6)} -attr vt d
load net {ACC1:if#2:mul#4.itm(7)} -attr vt d
load netBundle {ACC1:if#2:mul#4.itm} 8 {ACC1:if#2:mul#4.itm(0)} {ACC1:if#2:mul#4.itm(1)} {ACC1:if#2:mul#4.itm(2)} {ACC1:if#2:mul#4.itm(3)} {ACC1:if#2:mul#4.itm(4)} {ACC1:if#2:mul#4.itm(5)} {ACC1:if#2:mul#4.itm(6)} {ACC1:if#2:mul#4.itm(7)} -attr xrf 61040 -attr oid 217 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:mul#4.itm}
load net {ACC1:if#2:acc#14.itm(0)} -attr vt d
load net {ACC1:if#2:acc#14.itm(1)} -attr vt d
load netBundle {ACC1:if#2:acc#14.itm} 2 {ACC1:if#2:acc#14.itm(0)} {ACC1:if#2:acc#14.itm(1)} -attr xrf 61041 -attr oid 218 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#14.itm}
load net {slc(regs.regs(1).sva)#2.itm(0)} -attr vt d
load net {slc(regs.regs(1).sva)#2.itm(1)} -attr vt d
load net {slc(regs.regs(1).sva)#2.itm(2)} -attr vt d
load net {slc(regs.regs(1).sva)#2.itm(3)} -attr vt d
load net {slc(regs.regs(1).sva)#2.itm(4)} -attr vt d
load net {slc(regs.regs(1).sva)#2.itm(5)} -attr vt d
load net {slc(regs.regs(1).sva)#2.itm(6)} -attr vt d
load net {slc(regs.regs(1).sva)#2.itm(7)} -attr vt d
load net {slc(regs.regs(1).sva)#2.itm(8)} -attr vt d
load net {slc(regs.regs(1).sva)#2.itm(9)} -attr vt d
load netBundle {slc(regs.regs(1).sva)#2.itm} 10 {slc(regs.regs(1).sva)#2.itm(0)} {slc(regs.regs(1).sva)#2.itm(1)} {slc(regs.regs(1).sva)#2.itm(2)} {slc(regs.regs(1).sva)#2.itm(3)} {slc(regs.regs(1).sva)#2.itm(4)} {slc(regs.regs(1).sva)#2.itm(5)} {slc(regs.regs(1).sva)#2.itm(6)} {slc(regs.regs(1).sva)#2.itm(7)} {slc(regs.regs(1).sva)#2.itm(8)} {slc(regs.regs(1).sva)#2.itm(9)} -attr xrf 61042 -attr oid 219 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(1).sva)#2.itm}
load net {slc(regs.regs(1).sva)#1.itm(0)} -attr vt d
load net {slc(regs.regs(1).sva)#1.itm(1)} -attr vt d
load net {slc(regs.regs(1).sva)#1.itm(2)} -attr vt d
load net {slc(regs.regs(1).sva)#1.itm(3)} -attr vt d
load net {slc(regs.regs(1).sva)#1.itm(4)} -attr vt d
load net {slc(regs.regs(1).sva)#1.itm(5)} -attr vt d
load net {slc(regs.regs(1).sva)#1.itm(6)} -attr vt d
load net {slc(regs.regs(1).sva)#1.itm(7)} -attr vt d
load net {slc(regs.regs(1).sva)#1.itm(8)} -attr vt d
load net {slc(regs.regs(1).sva)#1.itm(9)} -attr vt d
load netBundle {slc(regs.regs(1).sva)#1.itm} 10 {slc(regs.regs(1).sva)#1.itm(0)} {slc(regs.regs(1).sva)#1.itm(1)} {slc(regs.regs(1).sva)#1.itm(2)} {slc(regs.regs(1).sva)#1.itm(3)} {slc(regs.regs(1).sva)#1.itm(4)} {slc(regs.regs(1).sva)#1.itm(5)} {slc(regs.regs(1).sva)#1.itm(6)} {slc(regs.regs(1).sva)#1.itm(7)} {slc(regs.regs(1).sva)#1.itm(8)} {slc(regs.regs(1).sva)#1.itm(9)} -attr xrf 61043 -attr oid 220 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(1).sva)#1.itm}
load net {slc(regs.regs(1).sva).itm(0)} -attr vt d
load net {slc(regs.regs(1).sva).itm(1)} -attr vt d
load net {slc(regs.regs(1).sva).itm(2)} -attr vt d
load net {slc(regs.regs(1).sva).itm(3)} -attr vt d
load net {slc(regs.regs(1).sva).itm(4)} -attr vt d
load net {slc(regs.regs(1).sva).itm(5)} -attr vt d
load net {slc(regs.regs(1).sva).itm(6)} -attr vt d
load net {slc(regs.regs(1).sva).itm(7)} -attr vt d
load net {slc(regs.regs(1).sva).itm(8)} -attr vt d
load net {slc(regs.regs(1).sva).itm(9)} -attr vt d
load netBundle {slc(regs.regs(1).sva).itm} 10 {slc(regs.regs(1).sva).itm(0)} {slc(regs.regs(1).sva).itm(1)} {slc(regs.regs(1).sva).itm(2)} {slc(regs.regs(1).sva).itm(3)} {slc(regs.regs(1).sva).itm(4)} {slc(regs.regs(1).sva).itm(5)} {slc(regs.regs(1).sva).itm(6)} {slc(regs.regs(1).sva).itm(7)} {slc(regs.regs(1).sva).itm(8)} {slc(regs.regs(1).sva).itm(9)} -attr xrf 61044 -attr oid 221 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(1).sva).itm}
load net {slc(regs.regs(1).sva)#5.itm(0)} -attr vt d
load net {slc(regs.regs(1).sva)#5.itm(1)} -attr vt d
load net {slc(regs.regs(1).sva)#5.itm(2)} -attr vt d
load net {slc(regs.regs(1).sva)#5.itm(3)} -attr vt d
load net {slc(regs.regs(1).sva)#5.itm(4)} -attr vt d
load net {slc(regs.regs(1).sva)#5.itm(5)} -attr vt d
load net {slc(regs.regs(1).sva)#5.itm(6)} -attr vt d
load net {slc(regs.regs(1).sva)#5.itm(7)} -attr vt d
load net {slc(regs.regs(1).sva)#5.itm(8)} -attr vt d
load net {slc(regs.regs(1).sva)#5.itm(9)} -attr vt d
load netBundle {slc(regs.regs(1).sva)#5.itm} 10 {slc(regs.regs(1).sva)#5.itm(0)} {slc(regs.regs(1).sva)#5.itm(1)} {slc(regs.regs(1).sva)#5.itm(2)} {slc(regs.regs(1).sva)#5.itm(3)} {slc(regs.regs(1).sva)#5.itm(4)} {slc(regs.regs(1).sva)#5.itm(5)} {slc(regs.regs(1).sva)#5.itm(6)} {slc(regs.regs(1).sva)#5.itm(7)} {slc(regs.regs(1).sva)#5.itm(8)} {slc(regs.regs(1).sva)#5.itm(9)} -attr xrf 61045 -attr oid 222 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(1).sva)#5.itm}
load net {slc(regs.regs(1).sva)#4.itm(0)} -attr vt d
load net {slc(regs.regs(1).sva)#4.itm(1)} -attr vt d
load net {slc(regs.regs(1).sva)#4.itm(2)} -attr vt d
load net {slc(regs.regs(1).sva)#4.itm(3)} -attr vt d
load net {slc(regs.regs(1).sva)#4.itm(4)} -attr vt d
load net {slc(regs.regs(1).sva)#4.itm(5)} -attr vt d
load net {slc(regs.regs(1).sva)#4.itm(6)} -attr vt d
load net {slc(regs.regs(1).sva)#4.itm(7)} -attr vt d
load net {slc(regs.regs(1).sva)#4.itm(8)} -attr vt d
load net {slc(regs.regs(1).sva)#4.itm(9)} -attr vt d
load netBundle {slc(regs.regs(1).sva)#4.itm} 10 {slc(regs.regs(1).sva)#4.itm(0)} {slc(regs.regs(1).sva)#4.itm(1)} {slc(regs.regs(1).sva)#4.itm(2)} {slc(regs.regs(1).sva)#4.itm(3)} {slc(regs.regs(1).sva)#4.itm(4)} {slc(regs.regs(1).sva)#4.itm(5)} {slc(regs.regs(1).sva)#4.itm(6)} {slc(regs.regs(1).sva)#4.itm(7)} {slc(regs.regs(1).sva)#4.itm(8)} {slc(regs.regs(1).sva)#4.itm(9)} -attr xrf 61046 -attr oid 223 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(1).sva)#4.itm}
load net {slc(regs.regs(1).sva)#3.itm(0)} -attr vt d
load net {slc(regs.regs(1).sva)#3.itm(1)} -attr vt d
load net {slc(regs.regs(1).sva)#3.itm(2)} -attr vt d
load net {slc(regs.regs(1).sva)#3.itm(3)} -attr vt d
load net {slc(regs.regs(1).sva)#3.itm(4)} -attr vt d
load net {slc(regs.regs(1).sva)#3.itm(5)} -attr vt d
load net {slc(regs.regs(1).sva)#3.itm(6)} -attr vt d
load net {slc(regs.regs(1).sva)#3.itm(7)} -attr vt d
load net {slc(regs.regs(1).sva)#3.itm(8)} -attr vt d
load net {slc(regs.regs(1).sva)#3.itm(9)} -attr vt d
load netBundle {slc(regs.regs(1).sva)#3.itm} 10 {slc(regs.regs(1).sva)#3.itm(0)} {slc(regs.regs(1).sva)#3.itm(1)} {slc(regs.regs(1).sva)#3.itm(2)} {slc(regs.regs(1).sva)#3.itm(3)} {slc(regs.regs(1).sva)#3.itm(4)} {slc(regs.regs(1).sva)#3.itm(5)} {slc(regs.regs(1).sva)#3.itm(6)} {slc(regs.regs(1).sva)#3.itm(7)} {slc(regs.regs(1).sva)#3.itm(8)} {slc(regs.regs(1).sva)#3.itm(9)} -attr xrf 61047 -attr oid 224 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(1).sva)#3.itm}
load net {slc(regs.regs(1).sva)#8.itm(0)} -attr vt d
load net {slc(regs.regs(1).sva)#8.itm(1)} -attr vt d
load net {slc(regs.regs(1).sva)#8.itm(2)} -attr vt d
load net {slc(regs.regs(1).sva)#8.itm(3)} -attr vt d
load net {slc(regs.regs(1).sva)#8.itm(4)} -attr vt d
load net {slc(regs.regs(1).sva)#8.itm(5)} -attr vt d
load net {slc(regs.regs(1).sva)#8.itm(6)} -attr vt d
load net {slc(regs.regs(1).sva)#8.itm(7)} -attr vt d
load net {slc(regs.regs(1).sva)#8.itm(8)} -attr vt d
load net {slc(regs.regs(1).sva)#8.itm(9)} -attr vt d
load netBundle {slc(regs.regs(1).sva)#8.itm} 10 {slc(regs.regs(1).sva)#8.itm(0)} {slc(regs.regs(1).sva)#8.itm(1)} {slc(regs.regs(1).sva)#8.itm(2)} {slc(regs.regs(1).sva)#8.itm(3)} {slc(regs.regs(1).sva)#8.itm(4)} {slc(regs.regs(1).sva)#8.itm(5)} {slc(regs.regs(1).sva)#8.itm(6)} {slc(regs.regs(1).sva)#8.itm(7)} {slc(regs.regs(1).sva)#8.itm(8)} {slc(regs.regs(1).sva)#8.itm(9)} -attr xrf 61048 -attr oid 225 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(1).sva)#8.itm}
load net {slc(regs.regs(1).sva)#7.itm(0)} -attr vt d
load net {slc(regs.regs(1).sva)#7.itm(1)} -attr vt d
load net {slc(regs.regs(1).sva)#7.itm(2)} -attr vt d
load net {slc(regs.regs(1).sva)#7.itm(3)} -attr vt d
load net {slc(regs.regs(1).sva)#7.itm(4)} -attr vt d
load net {slc(regs.regs(1).sva)#7.itm(5)} -attr vt d
load net {slc(regs.regs(1).sva)#7.itm(6)} -attr vt d
load net {slc(regs.regs(1).sva)#7.itm(7)} -attr vt d
load net {slc(regs.regs(1).sva)#7.itm(8)} -attr vt d
load net {slc(regs.regs(1).sva)#7.itm(9)} -attr vt d
load netBundle {slc(regs.regs(1).sva)#7.itm} 10 {slc(regs.regs(1).sva)#7.itm(0)} {slc(regs.regs(1).sva)#7.itm(1)} {slc(regs.regs(1).sva)#7.itm(2)} {slc(regs.regs(1).sva)#7.itm(3)} {slc(regs.regs(1).sva)#7.itm(4)} {slc(regs.regs(1).sva)#7.itm(5)} {slc(regs.regs(1).sva)#7.itm(6)} {slc(regs.regs(1).sva)#7.itm(7)} {slc(regs.regs(1).sva)#7.itm(8)} {slc(regs.regs(1).sva)#7.itm(9)} -attr xrf 61049 -attr oid 226 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(1).sva)#7.itm}
load net {slc(regs.regs(1).sva)#6.itm(0)} -attr vt d
load net {slc(regs.regs(1).sva)#6.itm(1)} -attr vt d
load net {slc(regs.regs(1).sva)#6.itm(2)} -attr vt d
load net {slc(regs.regs(1).sva)#6.itm(3)} -attr vt d
load net {slc(regs.regs(1).sva)#6.itm(4)} -attr vt d
load net {slc(regs.regs(1).sva)#6.itm(5)} -attr vt d
load net {slc(regs.regs(1).sva)#6.itm(6)} -attr vt d
load net {slc(regs.regs(1).sva)#6.itm(7)} -attr vt d
load net {slc(regs.regs(1).sva)#6.itm(8)} -attr vt d
load net {slc(regs.regs(1).sva)#6.itm(9)} -attr vt d
load netBundle {slc(regs.regs(1).sva)#6.itm} 10 {slc(regs.regs(1).sva)#6.itm(0)} {slc(regs.regs(1).sva)#6.itm(1)} {slc(regs.regs(1).sva)#6.itm(2)} {slc(regs.regs(1).sva)#6.itm(3)} {slc(regs.regs(1).sva)#6.itm(4)} {slc(regs.regs(1).sva)#6.itm(5)} {slc(regs.regs(1).sva)#6.itm(6)} {slc(regs.regs(1).sva)#6.itm(7)} {slc(regs.regs(1).sva)#6.itm(8)} {slc(regs.regs(1).sva)#6.itm(9)} -attr xrf 61050 -attr oid 227 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(1).sva)#6.itm}
load net {conc#492.itm(0)} -attr vt d
load net {conc#492.itm(1)} -attr vt d
load net {conc#492.itm(2)} -attr vt d
load net {conc#492.itm(3)} -attr vt d
load net {conc#492.itm(4)} -attr vt d
load net {conc#492.itm(5)} -attr vt d
load net {conc#492.itm(6)} -attr vt d
load net {conc#492.itm(7)} -attr vt d
load net {conc#492.itm(8)} -attr vt d
load net {conc#492.itm(9)} -attr vt d
load net {conc#492.itm(10)} -attr vt d
load net {conc#492.itm(11)} -attr vt d
load net {conc#492.itm(12)} -attr vt d
load netBundle {conc#492.itm} 13 {conc#492.itm(0)} {conc#492.itm(1)} {conc#492.itm(2)} {conc#492.itm(3)} {conc#492.itm(4)} {conc#492.itm(5)} {conc#492.itm(6)} {conc#492.itm(7)} {conc#492.itm(8)} {conc#492.itm(9)} {conc#492.itm(10)} {conc#492.itm(11)} {conc#492.itm(12)} -attr xrf 61051 -attr oid 228 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#492.itm}
load net {ACC1:if#2:acc#48.itm(0)} -attr vt d
load net {ACC1:if#2:acc#48.itm(1)} -attr vt d
load net {ACC1:if#2:acc#48.itm(2)} -attr vt d
load net {ACC1:if#2:acc#48.itm(3)} -attr vt d
load net {ACC1:if#2:acc#48.itm(4)} -attr vt d
load net {ACC1:if#2:acc#48.itm(5)} -attr vt d
load net {ACC1:if#2:acc#48.itm(6)} -attr vt d
load net {ACC1:if#2:acc#48.itm(7)} -attr vt d
load net {ACC1:if#2:acc#48.itm(8)} -attr vt d
load net {ACC1:if#2:acc#48.itm(9)} -attr vt d
load net {ACC1:if#2:acc#48.itm(10)} -attr vt d
load net {ACC1:if#2:acc#48.itm(11)} -attr vt d
load netBundle {ACC1:if#2:acc#48.itm} 12 {ACC1:if#2:acc#48.itm(0)} {ACC1:if#2:acc#48.itm(1)} {ACC1:if#2:acc#48.itm(2)} {ACC1:if#2:acc#48.itm(3)} {ACC1:if#2:acc#48.itm(4)} {ACC1:if#2:acc#48.itm(5)} {ACC1:if#2:acc#48.itm(6)} {ACC1:if#2:acc#48.itm(7)} {ACC1:if#2:acc#48.itm(8)} {ACC1:if#2:acc#48.itm(9)} {ACC1:if#2:acc#48.itm(10)} {ACC1:if#2:acc#48.itm(11)} -attr xrf 61052 -attr oid 229 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#48.itm}
load net {acc#29.itm(0)} -attr vt d
load net {acc#29.itm(1)} -attr vt d
load net {acc#29.itm(2)} -attr vt d
load net {acc#29.itm(3)} -attr vt d
load net {acc#29.itm(4)} -attr vt d
load net {acc#29.itm(5)} -attr vt d
load net {acc#29.itm(6)} -attr vt d
load net {acc#29.itm(7)} -attr vt d
load net {acc#29.itm(8)} -attr vt d
load net {acc#29.itm(9)} -attr vt d
load net {acc#29.itm(10)} -attr vt d
load netBundle {acc#29.itm} 11 {acc#29.itm(0)} {acc#29.itm(1)} {acc#29.itm(2)} {acc#29.itm(3)} {acc#29.itm(4)} {acc#29.itm(5)} {acc#29.itm(6)} {acc#29.itm(7)} {acc#29.itm(8)} {acc#29.itm(9)} {acc#29.itm(10)} -attr xrf 61053 -attr oid 230 -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#29.itm}
load net {conc#493.itm(0)} -attr vt d
load net {conc#493.itm(1)} -attr vt d
load net {conc#493.itm(2)} -attr vt d
load net {conc#493.itm(3)} -attr vt d
load net {conc#493.itm(4)} -attr vt d
load net {conc#493.itm(5)} -attr vt d
load net {conc#493.itm(6)} -attr vt d
load net {conc#493.itm(7)} -attr vt d
load net {conc#493.itm(8)} -attr vt d
load net {conc#493.itm(9)} -attr vt d
load net {conc#493.itm(10)} -attr vt d
load netBundle {conc#493.itm} 11 {conc#493.itm(0)} {conc#493.itm(1)} {conc#493.itm(2)} {conc#493.itm(3)} {conc#493.itm(4)} {conc#493.itm(5)} {conc#493.itm(6)} {conc#493.itm(7)} {conc#493.itm(8)} {conc#493.itm(9)} {conc#493.itm(10)} -attr xrf 61054 -attr oid 231 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#493.itm}
load net {ACC1:exs#71.itm(0)} -attr vt d
load net {ACC1:exs#71.itm(1)} -attr vt d
load netBundle {ACC1:exs#71.itm} 2 {ACC1:exs#71.itm(0)} {ACC1:exs#71.itm(1)} -attr xrf 61055 -attr oid 232 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:exs#71.itm}
load net {abs:mux#1.itm(0)} -attr vt d
load net {abs:mux#1.itm(1)} -attr vt d
load net {abs:mux#1.itm(2)} -attr vt d
load net {abs:mux#1.itm(3)} -attr vt d
load net {abs:mux#1.itm(4)} -attr vt d
load net {abs:mux#1.itm(5)} -attr vt d
load net {abs:mux#1.itm(6)} -attr vt d
load net {abs:mux#1.itm(7)} -attr vt d
load net {abs:mux#1.itm(8)} -attr vt d
load net {abs:mux#1.itm(9)} -attr vt d
load net {abs:mux#1.itm(10)} -attr vt d
load net {abs:mux#1.itm(11)} -attr vt d
load net {abs:mux#1.itm(12)} -attr vt d
load netBundle {abs:mux#1.itm} 13 {abs:mux#1.itm(0)} {abs:mux#1.itm(1)} {abs:mux#1.itm(2)} {abs:mux#1.itm(3)} {abs:mux#1.itm(4)} {abs:mux#1.itm(5)} {abs:mux#1.itm(6)} {abs:mux#1.itm(7)} {abs:mux#1.itm(8)} {abs:mux#1.itm(9)} {abs:mux#1.itm(10)} {abs:mux#1.itm(11)} {abs:mux#1.itm(12)} -attr xrf 61056 -attr oid 233 -attr vt d -attr @path {/mean_vga/mean_vga:core/abs:mux#1.itm}
load net {ACC1-3:abs:if:acc.itm(0)} -attr vt d
load net {ACC1-3:abs:if:acc.itm(1)} -attr vt d
load net {ACC1-3:abs:if:acc.itm(2)} -attr vt d
load net {ACC1-3:abs:if:acc.itm(3)} -attr vt d
load net {ACC1-3:abs:if:acc.itm(4)} -attr vt d
load net {ACC1-3:abs:if:acc.itm(5)} -attr vt d
load net {ACC1-3:abs:if:acc.itm(6)} -attr vt d
load net {ACC1-3:abs:if:acc.itm(7)} -attr vt d
load net {ACC1-3:abs:if:acc.itm(8)} -attr vt d
load net {ACC1-3:abs:if:acc.itm(9)} -attr vt d
load net {ACC1-3:abs:if:acc.itm(10)} -attr vt d
load net {ACC1-3:abs:if:acc.itm(11)} -attr vt d
load net {ACC1-3:abs:if:acc.itm(12)} -attr vt d
load netBundle {ACC1-3:abs:if:acc.itm} 13 {ACC1-3:abs:if:acc.itm(0)} {ACC1-3:abs:if:acc.itm(1)} {ACC1-3:abs:if:acc.itm(2)} {ACC1-3:abs:if:acc.itm(3)} {ACC1-3:abs:if:acc.itm(4)} {ACC1-3:abs:if:acc.itm(5)} {ACC1-3:abs:if:acc.itm(6)} {ACC1-3:abs:if:acc.itm(7)} {ACC1-3:abs:if:acc.itm(8)} {ACC1-3:abs:if:acc.itm(9)} {ACC1-3:abs:if:acc.itm(10)} {ACC1-3:abs:if:acc.itm(11)} {ACC1-3:abs:if:acc.itm(12)} -attr xrf 61057 -attr oid 234 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:abs:if:acc.itm}
load net {greyx:not.itm(0)} -attr vt d
load net {greyx:not.itm(1)} -attr vt d
load net {greyx:not.itm(2)} -attr vt d
load net {greyx:not.itm(3)} -attr vt d
load net {greyx:not.itm(4)} -attr vt d
load net {greyx:not.itm(5)} -attr vt d
load net {greyx:not.itm(6)} -attr vt d
load net {greyx:not.itm(7)} -attr vt d
load net {greyx:not.itm(8)} -attr vt d
load net {greyx:not.itm(9)} -attr vt d
load net {greyx:not.itm(10)} -attr vt d
load net {greyx:not.itm(11)} -attr vt d
load net {greyx:not.itm(12)} -attr vt d
load netBundle {greyx:not.itm} 13 {greyx:not.itm(0)} {greyx:not.itm(1)} {greyx:not.itm(2)} {greyx:not.itm(3)} {greyx:not.itm(4)} {greyx:not.itm(5)} {greyx:not.itm(6)} {greyx:not.itm(7)} {greyx:not.itm(8)} {greyx:not.itm(9)} {greyx:not.itm(10)} {greyx:not.itm(11)} {greyx:not.itm(12)} -attr xrf 61058 -attr oid 235 -attr vt d -attr @path {/mean_vga/mean_vga:core/greyx:not.itm}
load net {slc(ACC1:if#2:acc.psp.sva)#2.itm(0)} -attr vt d
load net {slc(ACC1:if#2:acc.psp.sva)#2.itm(1)} -attr vt d
load net {slc(ACC1:if#2:acc.psp.sva)#2.itm(2)} -attr vt d
load net {slc(ACC1:if#2:acc.psp.sva)#2.itm(3)} -attr vt d
load net {slc(ACC1:if#2:acc.psp.sva)#2.itm(4)} -attr vt d
load net {slc(ACC1:if#2:acc.psp.sva)#2.itm(5)} -attr vt d
load net {slc(ACC1:if#2:acc.psp.sva)#2.itm(6)} -attr vt d
load net {slc(ACC1:if#2:acc.psp.sva)#2.itm(7)} -attr vt d
load net {slc(ACC1:if#2:acc.psp.sva)#2.itm(8)} -attr vt d
load net {slc(ACC1:if#2:acc.psp.sva)#2.itm(9)} -attr vt d
load net {slc(ACC1:if#2:acc.psp.sva)#2.itm(10)} -attr vt d
load net {slc(ACC1:if#2:acc.psp.sva)#2.itm(11)} -attr vt d
load net {slc(ACC1:if#2:acc.psp.sva)#2.itm(12)} -attr vt d
load netBundle {slc(ACC1:if#2:acc.psp.sva)#2.itm} 13 {slc(ACC1:if#2:acc.psp.sva)#2.itm(0)} {slc(ACC1:if#2:acc.psp.sva)#2.itm(1)} {slc(ACC1:if#2:acc.psp.sva)#2.itm(2)} {slc(ACC1:if#2:acc.psp.sva)#2.itm(3)} {slc(ACC1:if#2:acc.psp.sva)#2.itm(4)} {slc(ACC1:if#2:acc.psp.sva)#2.itm(5)} {slc(ACC1:if#2:acc.psp.sva)#2.itm(6)} {slc(ACC1:if#2:acc.psp.sva)#2.itm(7)} {slc(ACC1:if#2:acc.psp.sva)#2.itm(8)} {slc(ACC1:if#2:acc.psp.sva)#2.itm(9)} {slc(ACC1:if#2:acc.psp.sva)#2.itm(10)} {slc(ACC1:if#2:acc.psp.sva)#2.itm(11)} {slc(ACC1:if#2:acc.psp.sva)#2.itm(12)} -attr xrf 61059 -attr oid 236 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC1:if#2:acc.psp.sva)#2.itm}
load net {slc(ACC1:if#2:acc.psp.sva).itm(0)} -attr vt d
load net {slc(ACC1:if#2:acc.psp.sva).itm(1)} -attr vt d
load net {slc(ACC1:if#2:acc.psp.sva).itm(2)} -attr vt d
load net {slc(ACC1:if#2:acc.psp.sva).itm(3)} -attr vt d
load net {slc(ACC1:if#2:acc.psp.sva).itm(4)} -attr vt d
load net {slc(ACC1:if#2:acc.psp.sva).itm(5)} -attr vt d
load net {slc(ACC1:if#2:acc.psp.sva).itm(6)} -attr vt d
load net {slc(ACC1:if#2:acc.psp.sva).itm(7)} -attr vt d
load net {slc(ACC1:if#2:acc.psp.sva).itm(8)} -attr vt d
load net {slc(ACC1:if#2:acc.psp.sva).itm(9)} -attr vt d
load net {slc(ACC1:if#2:acc.psp.sva).itm(10)} -attr vt d
load net {slc(ACC1:if#2:acc.psp.sva).itm(11)} -attr vt d
load net {slc(ACC1:if#2:acc.psp.sva).itm(12)} -attr vt d
load netBundle {slc(ACC1:if#2:acc.psp.sva).itm} 13 {slc(ACC1:if#2:acc.psp.sva).itm(0)} {slc(ACC1:if#2:acc.psp.sva).itm(1)} {slc(ACC1:if#2:acc.psp.sva).itm(2)} {slc(ACC1:if#2:acc.psp.sva).itm(3)} {slc(ACC1:if#2:acc.psp.sva).itm(4)} {slc(ACC1:if#2:acc.psp.sva).itm(5)} {slc(ACC1:if#2:acc.psp.sva).itm(6)} {slc(ACC1:if#2:acc.psp.sva).itm(7)} {slc(ACC1:if#2:acc.psp.sva).itm(8)} {slc(ACC1:if#2:acc.psp.sva).itm(9)} {slc(ACC1:if#2:acc.psp.sva).itm(10)} {slc(ACC1:if#2:acc.psp.sva).itm(11)} {slc(ACC1:if#2:acc.psp.sva).itm(12)} -attr xrf 61060 -attr oid 237 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC1:if#2:acc.psp.sva).itm}
load net {mux#1.itm(0)} -attr vt d
load net {mux#1.itm(1)} -attr vt d
load net {mux#1.itm(2)} -attr vt d
load net {mux#1.itm(3)} -attr vt d
load net {mux#1.itm(4)} -attr vt d
load net {mux#1.itm(5)} -attr vt d
load net {mux#1.itm(6)} -attr vt d
load net {mux#1.itm(7)} -attr vt d
load net {mux#1.itm(8)} -attr vt d
load net {mux#1.itm(9)} -attr vt d
load net {mux#1.itm(10)} -attr vt d
load net {mux#1.itm(11)} -attr vt d
load net {mux#1.itm(12)} -attr vt d
load netBundle {mux#1.itm} 13 {mux#1.itm(0)} {mux#1.itm(1)} {mux#1.itm(2)} {mux#1.itm(3)} {mux#1.itm(4)} {mux#1.itm(5)} {mux#1.itm(6)} {mux#1.itm(7)} {mux#1.itm(8)} {mux#1.itm(9)} {mux#1.itm(10)} {mux#1.itm(11)} {mux#1.itm(12)} -attr xrf 61061 -attr oid 238 -attr vt d -attr @path {/mean_vga/mean_vga:core/mux#1.itm}
load net {ACC1-3:abs#1:if:acc.itm(0)} -attr vt d
load net {ACC1-3:abs#1:if:acc.itm(1)} -attr vt d
load net {ACC1-3:abs#1:if:acc.itm(2)} -attr vt d
load net {ACC1-3:abs#1:if:acc.itm(3)} -attr vt d
load net {ACC1-3:abs#1:if:acc.itm(4)} -attr vt d
load net {ACC1-3:abs#1:if:acc.itm(5)} -attr vt d
load net {ACC1-3:abs#1:if:acc.itm(6)} -attr vt d
load net {ACC1-3:abs#1:if:acc.itm(7)} -attr vt d
load net {ACC1-3:abs#1:if:acc.itm(8)} -attr vt d
load net {ACC1-3:abs#1:if:acc.itm(9)} -attr vt d
load net {ACC1-3:abs#1:if:acc.itm(10)} -attr vt d
load net {ACC1-3:abs#1:if:acc.itm(11)} -attr vt d
load net {ACC1-3:abs#1:if:acc.itm(12)} -attr vt d
load netBundle {ACC1-3:abs#1:if:acc.itm} 13 {ACC1-3:abs#1:if:acc.itm(0)} {ACC1-3:abs#1:if:acc.itm(1)} {ACC1-3:abs#1:if:acc.itm(2)} {ACC1-3:abs#1:if:acc.itm(3)} {ACC1-3:abs#1:if:acc.itm(4)} {ACC1-3:abs#1:if:acc.itm(5)} {ACC1-3:abs#1:if:acc.itm(6)} {ACC1-3:abs#1:if:acc.itm(7)} {ACC1-3:abs#1:if:acc.itm(8)} {ACC1-3:abs#1:if:acc.itm(9)} {ACC1-3:abs#1:if:acc.itm(10)} {ACC1-3:abs#1:if:acc.itm(11)} {ACC1-3:abs#1:if:acc.itm(12)} -attr xrf 61062 -attr oid 239 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:abs#1:if:acc.itm}
load net {greyy:not.itm(0)} -attr vt d
load net {greyy:not.itm(1)} -attr vt d
load net {greyy:not.itm(2)} -attr vt d
load net {greyy:not.itm(3)} -attr vt d
load net {greyy:not.itm(4)} -attr vt d
load net {greyy:not.itm(5)} -attr vt d
load net {greyy:not.itm(6)} -attr vt d
load net {greyy:not.itm(7)} -attr vt d
load net {greyy:not.itm(8)} -attr vt d
load net {greyy:not.itm(9)} -attr vt d
load net {greyy:not.itm(10)} -attr vt d
load net {greyy:not.itm(11)} -attr vt d
load net {greyy:not.itm(12)} -attr vt d
load netBundle {greyy:not.itm} 13 {greyy:not.itm(0)} {greyy:not.itm(1)} {greyy:not.itm(2)} {greyy:not.itm(3)} {greyy:not.itm(4)} {greyy:not.itm(5)} {greyy:not.itm(6)} {greyy:not.itm(7)} {greyy:not.itm(8)} {greyy:not.itm(9)} {greyy:not.itm(10)} {greyy:not.itm(11)} {greyy:not.itm(12)} -attr xrf 61063 -attr oid 240 -attr vt d -attr @path {/mean_vga/mean_vga:core/greyy:not.itm}
load net {slc(ACC1:if:acc.psp.sva)#1.itm(0)} -attr vt d
load net {slc(ACC1:if:acc.psp.sva)#1.itm(1)} -attr vt d
load net {slc(ACC1:if:acc.psp.sva)#1.itm(2)} -attr vt d
load net {slc(ACC1:if:acc.psp.sva)#1.itm(3)} -attr vt d
load net {slc(ACC1:if:acc.psp.sva)#1.itm(4)} -attr vt d
load net {slc(ACC1:if:acc.psp.sva)#1.itm(5)} -attr vt d
load net {slc(ACC1:if:acc.psp.sva)#1.itm(6)} -attr vt d
load net {slc(ACC1:if:acc.psp.sva)#1.itm(7)} -attr vt d
load net {slc(ACC1:if:acc.psp.sva)#1.itm(8)} -attr vt d
load net {slc(ACC1:if:acc.psp.sva)#1.itm(9)} -attr vt d
load net {slc(ACC1:if:acc.psp.sva)#1.itm(10)} -attr vt d
load net {slc(ACC1:if:acc.psp.sva)#1.itm(11)} -attr vt d
load net {slc(ACC1:if:acc.psp.sva)#1.itm(12)} -attr vt d
load netBundle {slc(ACC1:if:acc.psp.sva)#1.itm} 13 {slc(ACC1:if:acc.psp.sva)#1.itm(0)} {slc(ACC1:if:acc.psp.sva)#1.itm(1)} {slc(ACC1:if:acc.psp.sva)#1.itm(2)} {slc(ACC1:if:acc.psp.sva)#1.itm(3)} {slc(ACC1:if:acc.psp.sva)#1.itm(4)} {slc(ACC1:if:acc.psp.sva)#1.itm(5)} {slc(ACC1:if:acc.psp.sva)#1.itm(6)} {slc(ACC1:if:acc.psp.sva)#1.itm(7)} {slc(ACC1:if:acc.psp.sva)#1.itm(8)} {slc(ACC1:if:acc.psp.sva)#1.itm(9)} {slc(ACC1:if:acc.psp.sva)#1.itm(10)} {slc(ACC1:if:acc.psp.sva)#1.itm(11)} {slc(ACC1:if:acc.psp.sva)#1.itm(12)} -attr xrf 61064 -attr oid 241 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC1:if:acc.psp.sva)#1.itm}
load net {slc(ACC1:if:acc.psp.sva).itm(0)} -attr vt d
load net {slc(ACC1:if:acc.psp.sva).itm(1)} -attr vt d
load net {slc(ACC1:if:acc.psp.sva).itm(2)} -attr vt d
load net {slc(ACC1:if:acc.psp.sva).itm(3)} -attr vt d
load net {slc(ACC1:if:acc.psp.sva).itm(4)} -attr vt d
load net {slc(ACC1:if:acc.psp.sva).itm(5)} -attr vt d
load net {slc(ACC1:if:acc.psp.sva).itm(6)} -attr vt d
load net {slc(ACC1:if:acc.psp.sva).itm(7)} -attr vt d
load net {slc(ACC1:if:acc.psp.sva).itm(8)} -attr vt d
load net {slc(ACC1:if:acc.psp.sva).itm(9)} -attr vt d
load net {slc(ACC1:if:acc.psp.sva).itm(10)} -attr vt d
load net {slc(ACC1:if:acc.psp.sva).itm(11)} -attr vt d
load net {slc(ACC1:if:acc.psp.sva).itm(12)} -attr vt d
load netBundle {slc(ACC1:if:acc.psp.sva).itm} 13 {slc(ACC1:if:acc.psp.sva).itm(0)} {slc(ACC1:if:acc.psp.sva).itm(1)} {slc(ACC1:if:acc.psp.sva).itm(2)} {slc(ACC1:if:acc.psp.sva).itm(3)} {slc(ACC1:if:acc.psp.sva).itm(4)} {slc(ACC1:if:acc.psp.sva).itm(5)} {slc(ACC1:if:acc.psp.sva).itm(6)} {slc(ACC1:if:acc.psp.sva).itm(7)} {slc(ACC1:if:acc.psp.sva).itm(8)} {slc(ACC1:if:acc.psp.sva).itm(9)} {slc(ACC1:if:acc.psp.sva).itm(10)} {slc(ACC1:if:acc.psp.sva).itm(11)} {slc(ACC1:if:acc.psp.sva).itm(12)} -attr xrf 61065 -attr oid 242 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC1:if:acc.psp.sva).itm}
load net {ACC1:acc#73.itm(0)} -attr vt d
load net {ACC1:acc#73.itm(1)} -attr vt d
load net {ACC1:acc#73.itm(2)} -attr vt d
load net {ACC1:acc#73.itm(3)} -attr vt d
load net {ACC1:acc#73.itm(4)} -attr vt d
load net {ACC1:acc#73.itm(5)} -attr vt d
load net {ACC1:acc#73.itm(6)} -attr vt d
load net {ACC1:acc#73.itm(7)} -attr vt d
load net {ACC1:acc#73.itm(8)} -attr vt d
load net {ACC1:acc#73.itm(9)} -attr vt d
load net {ACC1:acc#73.itm(10)} -attr vt d
load netBundle {ACC1:acc#73.itm} 11 {ACC1:acc#73.itm(0)} {ACC1:acc#73.itm(1)} {ACC1:acc#73.itm(2)} {ACC1:acc#73.itm(3)} {ACC1:acc#73.itm(4)} {ACC1:acc#73.itm(5)} {ACC1:acc#73.itm(6)} {ACC1:acc#73.itm(7)} {ACC1:acc#73.itm(8)} {ACC1:acc#73.itm(9)} {ACC1:acc#73.itm(10)} -attr xrf 61066 -attr oid 243 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#73.itm}
load net {ACC1:acc#28.itm(0)} -attr vt d
load net {ACC1:acc#28.itm(1)} -attr vt d
load net {ACC1:acc#28.itm(2)} -attr vt d
load net {ACC1:acc#28.itm(3)} -attr vt d
load net {ACC1:acc#28.itm(4)} -attr vt d
load net {ACC1:acc#28.itm(5)} -attr vt d
load net {ACC1:acc#28.itm(6)} -attr vt d
load net {ACC1:acc#28.itm(7)} -attr vt d
load net {ACC1:acc#28.itm(8)} -attr vt d
load net {ACC1:acc#28.itm(9)} -attr vt d
load net {ACC1:acc#28.itm(10)} -attr vt d
load netBundle {ACC1:acc#28.itm} 11 {ACC1:acc#28.itm(0)} {ACC1:acc#28.itm(1)} {ACC1:acc#28.itm(2)} {ACC1:acc#28.itm(3)} {ACC1:acc#28.itm(4)} {ACC1:acc#28.itm(5)} {ACC1:acc#28.itm(6)} {ACC1:acc#28.itm(7)} {ACC1:acc#28.itm(8)} {ACC1:acc#28.itm(9)} {ACC1:acc#28.itm(10)} -attr xrf 61067 -attr oid 244 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#28.itm}
load net {slc(vin:rsc:mgc_in_wire.d)#3.itm(0)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#3.itm(1)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#3.itm(2)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#3.itm(3)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#3.itm(4)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#3.itm(5)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#3.itm(6)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#3.itm(7)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#3.itm(8)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#3.itm(9)} -attr vt d
load netBundle {slc(vin:rsc:mgc_in_wire.d)#3.itm} 10 {slc(vin:rsc:mgc_in_wire.d)#3.itm(0)} {slc(vin:rsc:mgc_in_wire.d)#3.itm(1)} {slc(vin:rsc:mgc_in_wire.d)#3.itm(2)} {slc(vin:rsc:mgc_in_wire.d)#3.itm(3)} {slc(vin:rsc:mgc_in_wire.d)#3.itm(4)} {slc(vin:rsc:mgc_in_wire.d)#3.itm(5)} {slc(vin:rsc:mgc_in_wire.d)#3.itm(6)} {slc(vin:rsc:mgc_in_wire.d)#3.itm(7)} {slc(vin:rsc:mgc_in_wire.d)#3.itm(8)} {slc(vin:rsc:mgc_in_wire.d)#3.itm(9)} -attr xrf 61068 -attr oid 245 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#3.itm}
load net {slc(vin:rsc:mgc_in_wire.d)#4.itm(0)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#4.itm(1)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#4.itm(2)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#4.itm(3)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#4.itm(4)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#4.itm(5)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#4.itm(6)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#4.itm(7)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#4.itm(8)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#4.itm(9)} -attr vt d
load netBundle {slc(vin:rsc:mgc_in_wire.d)#4.itm} 10 {slc(vin:rsc:mgc_in_wire.d)#4.itm(0)} {slc(vin:rsc:mgc_in_wire.d)#4.itm(1)} {slc(vin:rsc:mgc_in_wire.d)#4.itm(2)} {slc(vin:rsc:mgc_in_wire.d)#4.itm(3)} {slc(vin:rsc:mgc_in_wire.d)#4.itm(4)} {slc(vin:rsc:mgc_in_wire.d)#4.itm(5)} {slc(vin:rsc:mgc_in_wire.d)#4.itm(6)} {slc(vin:rsc:mgc_in_wire.d)#4.itm(7)} {slc(vin:rsc:mgc_in_wire.d)#4.itm(8)} {slc(vin:rsc:mgc_in_wire.d)#4.itm(9)} -attr xrf 61069 -attr oid 246 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#4.itm}
load net {slc(vin:rsc:mgc_in_wire.d)#5.itm(0)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#5.itm(1)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#5.itm(2)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#5.itm(3)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#5.itm(4)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#5.itm(5)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#5.itm(6)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#5.itm(7)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#5.itm(8)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#5.itm(9)} -attr vt d
load netBundle {slc(vin:rsc:mgc_in_wire.d)#5.itm} 10 {slc(vin:rsc:mgc_in_wire.d)#5.itm(0)} {slc(vin:rsc:mgc_in_wire.d)#5.itm(1)} {slc(vin:rsc:mgc_in_wire.d)#5.itm(2)} {slc(vin:rsc:mgc_in_wire.d)#5.itm(3)} {slc(vin:rsc:mgc_in_wire.d)#5.itm(4)} {slc(vin:rsc:mgc_in_wire.d)#5.itm(5)} {slc(vin:rsc:mgc_in_wire.d)#5.itm(6)} {slc(vin:rsc:mgc_in_wire.d)#5.itm(7)} {slc(vin:rsc:mgc_in_wire.d)#5.itm(8)} {slc(vin:rsc:mgc_in_wire.d)#5.itm(9)} -attr xrf 61070 -attr oid 247 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#5.itm}
load net {ACC1:conc#369.itm(0)} -attr vt d
load net {ACC1:conc#369.itm(1)} -attr vt d
load net {ACC1:conc#369.itm(2)} -attr vt d
load net {ACC1:conc#369.itm(3)} -attr vt d
load net {ACC1:conc#369.itm(4)} -attr vt d
load net {ACC1:conc#369.itm(5)} -attr vt d
load net {ACC1:conc#369.itm(6)} -attr vt d
load net {ACC1:conc#369.itm(7)} -attr vt d
load net {ACC1:conc#369.itm(8)} -attr vt d
load net {ACC1:conc#369.itm(9)} -attr vt d
load netBundle {ACC1:conc#369.itm} 10 {ACC1:conc#369.itm(0)} {ACC1:conc#369.itm(1)} {ACC1:conc#369.itm(2)} {ACC1:conc#369.itm(3)} {ACC1:conc#369.itm(4)} {ACC1:conc#369.itm(5)} {ACC1:conc#369.itm(6)} {ACC1:conc#369.itm(7)} {ACC1:conc#369.itm(8)} {ACC1:conc#369.itm(9)} -attr xrf 61071 -attr oid 248 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#369.itm}
load net {ACC1:acc#102.itm(0)} -attr vt d
load net {ACC1:acc#102.itm(1)} -attr vt d
load net {ACC1:acc#102.itm(2)} -attr vt d
load net {ACC1:acc#102.itm(3)} -attr vt d
load net {ACC1:acc#102.itm(4)} -attr vt d
load net {ACC1:acc#102.itm(5)} -attr vt d
load net {ACC1:acc#102.itm(6)} -attr vt d
load net {ACC1:acc#102.itm(7)} -attr vt d
load net {ACC1:acc#102.itm(8)} -attr vt d
load netBundle {ACC1:acc#102.itm} 9 {ACC1:acc#102.itm(0)} {ACC1:acc#102.itm(1)} {ACC1:acc#102.itm(2)} {ACC1:acc#102.itm(3)} {ACC1:acc#102.itm(4)} {ACC1:acc#102.itm(5)} {ACC1:acc#102.itm(6)} {ACC1:acc#102.itm(7)} {ACC1:acc#102.itm(8)} -attr xrf 61072 -attr oid 249 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#102.itm}
load net {conc#494.itm(0)} -attr vt d
load net {conc#494.itm(1)} -attr vt d
load net {conc#494.itm(2)} -attr vt d
load net {conc#494.itm(3)} -attr vt d
load net {conc#494.itm(4)} -attr vt d
load net {conc#494.itm(5)} -attr vt d
load net {conc#494.itm(6)} -attr vt d
load net {conc#494.itm(7)} -attr vt d
load netBundle {conc#494.itm} 8 {conc#494.itm(0)} {conc#494.itm(1)} {conc#494.itm(2)} {conc#494.itm(3)} {conc#494.itm(4)} {conc#494.itm(5)} {conc#494.itm(6)} {conc#494.itm(7)} -attr xrf 61073 -attr oid 250 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#494.itm}
load net {ACC1-3:exs#38.itm(0)} -attr vt d
load net {ACC1-3:exs#38.itm(1)} -attr vt d
load netBundle {ACC1-3:exs#38.itm} 2 {ACC1-3:exs#38.itm(0)} {ACC1-3:exs#38.itm(1)} -attr xrf 61074 -attr oid 251 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:exs#38.itm}
load net {ACC1:slc#72.itm(0)} -attr vt d
load net {ACC1:slc#72.itm(1)} -attr vt d
load net {ACC1:slc#72.itm(2)} -attr vt d
load net {ACC1:slc#72.itm(3)} -attr vt d
load net {ACC1:slc#72.itm(4)} -attr vt d
load net {ACC1:slc#72.itm(5)} -attr vt d
load net {ACC1:slc#72.itm(6)} -attr vt d
load net {ACC1:slc#72.itm(7)} -attr vt d
load netBundle {ACC1:slc#72.itm} 8 {ACC1:slc#72.itm(0)} {ACC1:slc#72.itm(1)} {ACC1:slc#72.itm(2)} {ACC1:slc#72.itm(3)} {ACC1:slc#72.itm(4)} {ACC1:slc#72.itm(5)} {ACC1:slc#72.itm(6)} {ACC1:slc#72.itm(7)} -attr xrf 61075 -attr oid 252 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#72.itm}
load net {ACC1:acc#92.itm(0)} -attr vt d
load net {ACC1:acc#92.itm(1)} -attr vt d
load net {ACC1:acc#92.itm(2)} -attr vt d
load net {ACC1:acc#92.itm(3)} -attr vt d
load net {ACC1:acc#92.itm(4)} -attr vt d
load net {ACC1:acc#92.itm(5)} -attr vt d
load net {ACC1:acc#92.itm(6)} -attr vt d
load net {ACC1:acc#92.itm(7)} -attr vt d
load net {ACC1:acc#92.itm(8)} -attr vt d
load netBundle {ACC1:acc#92.itm} 9 {ACC1:acc#92.itm(0)} {ACC1:acc#92.itm(1)} {ACC1:acc#92.itm(2)} {ACC1:acc#92.itm(3)} {ACC1:acc#92.itm(4)} {ACC1:acc#92.itm(5)} {ACC1:acc#92.itm(6)} {ACC1:acc#92.itm(7)} {ACC1:acc#92.itm(8)} -attr xrf 61076 -attr oid 253 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#92.itm}
load net {conc#495.itm(0)} -attr vt d
load net {conc#495.itm(1)} -attr vt d
load net {conc#495.itm(2)} -attr vt d
load net {conc#495.itm(3)} -attr vt d
load net {conc#495.itm(4)} -attr vt d
load net {conc#495.itm(5)} -attr vt d
load net {conc#495.itm(6)} -attr vt d
load net {conc#495.itm(7)} -attr vt d
load net {conc#495.itm(8)} -attr vt d
load netBundle {conc#495.itm} 9 {conc#495.itm(0)} {conc#495.itm(1)} {conc#495.itm(2)} {conc#495.itm(3)} {conc#495.itm(4)} {conc#495.itm(5)} {conc#495.itm(6)} {conc#495.itm(7)} {conc#495.itm(8)} -attr xrf 61077 -attr oid 254 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#495.itm}
load net {ACC1-3:exs#41.itm(0)} -attr vt d
load net {ACC1-3:exs#41.itm(1)} -attr vt d
load netBundle {ACC1-3:exs#41.itm} 2 {ACC1-3:exs#41.itm(0)} {ACC1-3:exs#41.itm(1)} -attr xrf 61078 -attr oid 255 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:exs#41.itm}
load net {ACC1:conc#351.itm(0)} -attr vt d
load net {ACC1:conc#351.itm(1)} -attr vt d
load net {ACC1:conc#351.itm(2)} -attr vt d
load net {ACC1:conc#351.itm(3)} -attr vt d
load net {ACC1:conc#351.itm(4)} -attr vt d
load net {ACC1:conc#351.itm(5)} -attr vt d
load net {ACC1:conc#351.itm(6)} -attr vt d
load net {ACC1:conc#351.itm(7)} -attr vt d
load netBundle {ACC1:conc#351.itm} 8 {ACC1:conc#351.itm(0)} {ACC1:conc#351.itm(1)} {ACC1:conc#351.itm(2)} {ACC1:conc#351.itm(3)} {ACC1:conc#351.itm(4)} {ACC1:conc#351.itm(5)} {ACC1:conc#351.itm(6)} {ACC1:conc#351.itm(7)} -attr xrf 61079 -attr oid 256 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#351.itm}
load net {ACC1:slc#62.itm(0)} -attr vt d
load net {ACC1:slc#62.itm(1)} -attr vt d
load net {ACC1:slc#62.itm(2)} -attr vt d
load net {ACC1:slc#62.itm(3)} -attr vt d
load net {ACC1:slc#62.itm(4)} -attr vt d
load net {ACC1:slc#62.itm(5)} -attr vt d
load net {ACC1:slc#62.itm(6)} -attr vt d
load netBundle {ACC1:slc#62.itm} 7 {ACC1:slc#62.itm(0)} {ACC1:slc#62.itm(1)} {ACC1:slc#62.itm(2)} {ACC1:slc#62.itm(3)} {ACC1:slc#62.itm(4)} {ACC1:slc#62.itm(5)} {ACC1:slc#62.itm(6)} -attr xrf 61080 -attr oid 257 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#62.itm}
load net {ACC1:acc#90.itm(0)} -attr vt d
load net {ACC1:acc#90.itm(1)} -attr vt d
load net {ACC1:acc#90.itm(2)} -attr vt d
load net {ACC1:acc#90.itm(3)} -attr vt d
load net {ACC1:acc#90.itm(4)} -attr vt d
load net {ACC1:acc#90.itm(5)} -attr vt d
load net {ACC1:acc#90.itm(6)} -attr vt d
load net {ACC1:acc#90.itm(7)} -attr vt d
load netBundle {ACC1:acc#90.itm} 8 {ACC1:acc#90.itm(0)} {ACC1:acc#90.itm(1)} {ACC1:acc#90.itm(2)} {ACC1:acc#90.itm(3)} {ACC1:acc#90.itm(4)} {ACC1:acc#90.itm(5)} {ACC1:acc#90.itm(6)} {ACC1:acc#90.itm(7)} -attr xrf 61081 -attr oid 258 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#90.itm}
load net {conc#496.itm(0)} -attr vt d
load net {conc#496.itm(1)} -attr vt d
load net {conc#496.itm(2)} -attr vt d
load net {conc#496.itm(3)} -attr vt d
load net {conc#496.itm(4)} -attr vt d
load net {conc#496.itm(5)} -attr vt d
load net {conc#496.itm(6)} -attr vt d
load netBundle {conc#496.itm} 7 {conc#496.itm(0)} {conc#496.itm(1)} {conc#496.itm(2)} {conc#496.itm(3)} {conc#496.itm(4)} {conc#496.itm(5)} {conc#496.itm(6)} -attr xrf 61082 -attr oid 259 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#496.itm}
load net {ACC1-3:exs#44.itm(0)} -attr vt d
load net {ACC1-3:exs#44.itm(1)} -attr vt d
load netBundle {ACC1-3:exs#44.itm} 2 {ACC1-3:exs#44.itm(0)} {ACC1-3:exs#44.itm(1)} -attr xrf 61083 -attr oid 260 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:exs#44.itm}
load net {conc#497.itm(0)} -attr vt d
load net {conc#497.itm(1)} -attr vt d
load net {conc#497.itm(2)} -attr vt d
load net {conc#497.itm(3)} -attr vt d
load net {conc#497.itm(4)} -attr vt d
load net {conc#497.itm(5)} -attr vt d
load netBundle {conc#497.itm} 6 {conc#497.itm(0)} {conc#497.itm(1)} {conc#497.itm(2)} {conc#497.itm(3)} {conc#497.itm(4)} {conc#497.itm(5)} -attr xrf 61084 -attr oid 261 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#497.itm}
load net {conc#498.itm(0)} -attr vt d
load net {conc#498.itm(1)} -attr vt d
load net {conc#498.itm(2)} -attr vt d
load netBundle {conc#498.itm} 3 {conc#498.itm(0)} {conc#498.itm(1)} {conc#498.itm(2)} -attr xrf 61085 -attr oid 262 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#498.itm}
load net {ACC1:conc#354.itm(0)} -attr vt d
load net {ACC1:conc#354.itm(1)} -attr vt d
load netBundle {ACC1:conc#354.itm} 2 {ACC1:conc#354.itm(0)} {ACC1:conc#354.itm(1)} -attr xrf 61086 -attr oid 263 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#354.itm}
load net {ACC1:acc#93.itm(0)} -attr vt d
load net {ACC1:acc#93.itm(1)} -attr vt d
load net {ACC1:acc#93.itm(2)} -attr vt d
load net {ACC1:acc#93.itm(3)} -attr vt d
load net {ACC1:acc#93.itm(4)} -attr vt d
load net {ACC1:acc#93.itm(5)} -attr vt d
load net {ACC1:acc#93.itm(6)} -attr vt d
load net {ACC1:acc#93.itm(7)} -attr vt d
load net {ACC1:acc#93.itm(8)} -attr vt d
load net {ACC1:acc#93.itm(9)} -attr vt d
load netBundle {ACC1:acc#93.itm} 10 {ACC1:acc#93.itm(0)} {ACC1:acc#93.itm(1)} {ACC1:acc#93.itm(2)} {ACC1:acc#93.itm(3)} {ACC1:acc#93.itm(4)} {ACC1:acc#93.itm(5)} {ACC1:acc#93.itm(6)} {ACC1:acc#93.itm(7)} {ACC1:acc#93.itm(8)} {ACC1:acc#93.itm(9)} -attr xrf 61087 -attr oid 264 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#93.itm}
load net {conc#499.itm(0)} -attr vt d
load net {conc#499.itm(1)} -attr vt d
load net {conc#499.itm(2)} -attr vt d
load net {conc#499.itm(3)} -attr vt d
load net {conc#499.itm(4)} -attr vt d
load net {conc#499.itm(5)} -attr vt d
load net {conc#499.itm(6)} -attr vt d
load net {conc#499.itm(7)} -attr vt d
load net {conc#499.itm(8)} -attr vt d
load netBundle {conc#499.itm} 9 {conc#499.itm(0)} {conc#499.itm(1)} {conc#499.itm(2)} {conc#499.itm(3)} {conc#499.itm(4)} {conc#499.itm(5)} {conc#499.itm(6)} {conc#499.itm(7)} {conc#499.itm(8)} -attr xrf 61088 -attr oid 265 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#499.itm}
load net {ACC1:slc#63.itm(0)} -attr vt d
load net {ACC1:slc#63.itm(1)} -attr vt d
load net {ACC1:slc#63.itm(2)} -attr vt d
load net {ACC1:slc#63.itm(3)} -attr vt d
load net {ACC1:slc#63.itm(4)} -attr vt d
load net {ACC1:slc#63.itm(5)} -attr vt d
load net {ACC1:slc#63.itm(6)} -attr vt d
load net {ACC1:slc#63.itm(7)} -attr vt d
load netBundle {ACC1:slc#63.itm} 8 {ACC1:slc#63.itm(0)} {ACC1:slc#63.itm(1)} {ACC1:slc#63.itm(2)} {ACC1:slc#63.itm(3)} {ACC1:slc#63.itm(4)} {ACC1:slc#63.itm(5)} {ACC1:slc#63.itm(6)} {ACC1:slc#63.itm(7)} -attr xrf 61089 -attr oid 266 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#63.itm}
load net {ACC1:acc#91.itm(0)} -attr vt d
load net {ACC1:acc#91.itm(1)} -attr vt d
load net {ACC1:acc#91.itm(2)} -attr vt d
load net {ACC1:acc#91.itm(3)} -attr vt d
load net {ACC1:acc#91.itm(4)} -attr vt d
load net {ACC1:acc#91.itm(5)} -attr vt d
load net {ACC1:acc#91.itm(6)} -attr vt d
load net {ACC1:acc#91.itm(7)} -attr vt d
load net {ACC1:acc#91.itm(8)} -attr vt d
load netBundle {ACC1:acc#91.itm} 9 {ACC1:acc#91.itm(0)} {ACC1:acc#91.itm(1)} {ACC1:acc#91.itm(2)} {ACC1:acc#91.itm(3)} {ACC1:acc#91.itm(4)} {ACC1:acc#91.itm(5)} {ACC1:acc#91.itm(6)} {ACC1:acc#91.itm(7)} {ACC1:acc#91.itm(8)} -attr xrf 61090 -attr oid 267 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#91.itm}
load net {conc#500.itm(0)} -attr vt d
load net {conc#500.itm(1)} -attr vt d
load net {conc#500.itm(2)} -attr vt d
load net {conc#500.itm(3)} -attr vt d
load net {conc#500.itm(4)} -attr vt d
load net {conc#500.itm(5)} -attr vt d
load net {conc#500.itm(6)} -attr vt d
load net {conc#500.itm(7)} -attr vt d
load netBundle {conc#500.itm} 8 {conc#500.itm(0)} {conc#500.itm(1)} {conc#500.itm(2)} {conc#500.itm(3)} {conc#500.itm(4)} {conc#500.itm(5)} {conc#500.itm(6)} {conc#500.itm(7)} -attr xrf 61091 -attr oid 268 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#500.itm}
load net {ACC1:conc#349.itm(0)} -attr vt d
load net {ACC1:conc#349.itm(1)} -attr vt d
load net {ACC1:conc#349.itm(2)} -attr vt d
load net {ACC1:conc#349.itm(3)} -attr vt d
load net {ACC1:conc#349.itm(4)} -attr vt d
load net {ACC1:conc#349.itm(5)} -attr vt d
load net {ACC1:conc#349.itm(6)} -attr vt d
load netBundle {ACC1:conc#349.itm} 7 {ACC1:conc#349.itm(0)} {ACC1:conc#349.itm(1)} {ACC1:conc#349.itm(2)} {ACC1:conc#349.itm(3)} {ACC1:conc#349.itm(4)} {ACC1:conc#349.itm(5)} {ACC1:conc#349.itm(6)} -attr xrf 61092 -attr oid 269 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#349.itm}
load net {ACC1:slc#61.itm(0)} -attr vt d
load net {ACC1:slc#61.itm(1)} -attr vt d
load net {ACC1:slc#61.itm(2)} -attr vt d
load net {ACC1:slc#61.itm(3)} -attr vt d
load net {ACC1:slc#61.itm(4)} -attr vt d
load net {ACC1:slc#61.itm(5)} -attr vt d
load netBundle {ACC1:slc#61.itm} 6 {ACC1:slc#61.itm(0)} {ACC1:slc#61.itm(1)} {ACC1:slc#61.itm(2)} {ACC1:slc#61.itm(3)} {ACC1:slc#61.itm(4)} {ACC1:slc#61.itm(5)} -attr xrf 61093 -attr oid 270 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#61.itm}
load net {ACC1:acc#89.itm(0)} -attr vt d
load net {ACC1:acc#89.itm(1)} -attr vt d
load net {ACC1:acc#89.itm(2)} -attr vt d
load net {ACC1:acc#89.itm(3)} -attr vt d
load net {ACC1:acc#89.itm(4)} -attr vt d
load net {ACC1:acc#89.itm(5)} -attr vt d
load net {ACC1:acc#89.itm(6)} -attr vt d
load netBundle {ACC1:acc#89.itm} 7 {ACC1:acc#89.itm(0)} {ACC1:acc#89.itm(1)} {ACC1:acc#89.itm(2)} {ACC1:acc#89.itm(3)} {ACC1:acc#89.itm(4)} {ACC1:acc#89.itm(5)} {ACC1:acc#89.itm(6)} -attr xrf 61094 -attr oid 271 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#89.itm}
load net {conc#501.itm(0)} -attr vt d
load net {conc#501.itm(1)} -attr vt d
load net {conc#501.itm(2)} -attr vt d
load net {conc#501.itm(3)} -attr vt d
load net {conc#501.itm(4)} -attr vt d
load netBundle {conc#501.itm} 5 {conc#501.itm(0)} {conc#501.itm(1)} {conc#501.itm(2)} {conc#501.itm(3)} {conc#501.itm(4)} -attr xrf 61095 -attr oid 272 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#501.itm}
load net {ACC1:slc#60.itm(0)} -attr vt d
load net {ACC1:slc#60.itm(1)} -attr vt d
load net {ACC1:slc#60.itm(2)} -attr vt d
load net {ACC1:slc#60.itm(3)} -attr vt d
load netBundle {ACC1:slc#60.itm} 4 {ACC1:slc#60.itm(0)} {ACC1:slc#60.itm(1)} {ACC1:slc#60.itm(2)} {ACC1:slc#60.itm(3)} -attr xrf 61096 -attr oid 273 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#60.itm}
load net {ACC1:acc#88.itm(0)} -attr vt d
load net {ACC1:acc#88.itm(1)} -attr vt d
load net {ACC1:acc#88.itm(2)} -attr vt d
load net {ACC1:acc#88.itm(3)} -attr vt d
load net {ACC1:acc#88.itm(4)} -attr vt d
load netBundle {ACC1:acc#88.itm} 5 {ACC1:acc#88.itm(0)} {ACC1:acc#88.itm(1)} {ACC1:acc#88.itm(2)} {ACC1:acc#88.itm(3)} {ACC1:acc#88.itm(4)} -attr xrf 61097 -attr oid 274 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#88.itm}
load net {conc#502.itm(0)} -attr vt d
load net {conc#502.itm(1)} -attr vt d
load net {conc#502.itm(2)} -attr vt d
load net {conc#502.itm(3)} -attr vt d
load netBundle {conc#502.itm} 4 {conc#502.itm(0)} {conc#502.itm(1)} {conc#502.itm(2)} {conc#502.itm(3)} -attr xrf 61098 -attr oid 275 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#502.itm}
load net {ACC1:slc#59.itm(0)} -attr vt d
load net {ACC1:slc#59.itm(1)} -attr vt d
load net {ACC1:slc#59.itm(2)} -attr vt d
load netBundle {ACC1:slc#59.itm} 3 {ACC1:slc#59.itm(0)} {ACC1:slc#59.itm(1)} {ACC1:slc#59.itm(2)} -attr xrf 61099 -attr oid 276 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#59.itm}
load net {ACC1:acc#87.itm(0)} -attr vt d
load net {ACC1:acc#87.itm(1)} -attr vt d
load net {ACC1:acc#87.itm(2)} -attr vt d
load net {ACC1:acc#87.itm(3)} -attr vt d
load netBundle {ACC1:acc#87.itm} 4 {ACC1:acc#87.itm(0)} {ACC1:acc#87.itm(1)} {ACC1:acc#87.itm(2)} {ACC1:acc#87.itm(3)} -attr xrf 61100 -attr oid 277 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#87.itm}
load net {conc#503.itm(0)} -attr vt d
load net {conc#503.itm(1)} -attr vt d
load net {conc#503.itm(2)} -attr vt d
load netBundle {conc#503.itm} 3 {conc#503.itm(0)} {conc#503.itm(1)} {conc#503.itm(2)} -attr xrf 61101 -attr oid 278 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#503.itm}
load net {conc#504.itm(0)} -attr vt d
load net {conc#504.itm(1)} -attr vt d
load net {conc#504.itm(2)} -attr vt d
load netBundle {conc#504.itm} 3 {conc#504.itm(0)} {conc#504.itm(1)} {conc#504.itm(2)} -attr xrf 61102 -attr oid 279 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#504.itm}
load net {ACC1:conc#343.itm(0)} -attr vt d
load net {ACC1:conc#343.itm(1)} -attr vt d
load net {ACC1:conc#343.itm(2)} -attr vt d
load netBundle {ACC1:conc#343.itm} 3 {ACC1:conc#343.itm(0)} {ACC1:conc#343.itm(1)} {ACC1:conc#343.itm(2)} -attr xrf 61103 -attr oid 280 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#343.itm}
load net {slc(acc#10.psp.sva)#4.itm(0)} -attr vt d
load net {slc(acc#10.psp.sva)#4.itm(1)} -attr vt d
load netBundle {slc(acc#10.psp.sva)#4.itm} 2 {slc(acc#10.psp.sva)#4.itm(0)} {slc(acc#10.psp.sva)#4.itm(1)} -attr xrf 61104 -attr oid 281 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(acc#10.psp.sva)#4.itm}
load net {ACC1:conc#345.itm(0)} -attr vt d
load net {ACC1:conc#345.itm(1)} -attr vt d
load net {ACC1:conc#345.itm(2)} -attr vt d
load net {ACC1:conc#345.itm(3)} -attr vt d
load net {ACC1:conc#345.itm(4)} -attr vt d
load netBundle {ACC1:conc#345.itm} 5 {ACC1:conc#345.itm(0)} {ACC1:conc#345.itm(1)} {ACC1:conc#345.itm(2)} {ACC1:conc#345.itm(3)} {ACC1:conc#345.itm(4)} -attr xrf 61105 -attr oid 282 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#345.itm}
load net {ACC1-3:exs#17.itm(0)} -attr vt d
load net {ACC1-3:exs#17.itm(1)} -attr vt d
load netBundle {ACC1-3:exs#17.itm} 2 {ACC1-3:exs#17.itm(0)} {ACC1-3:exs#17.itm(1)} -attr xrf 61106 -attr oid 283 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:exs#17.itm}
load net {ACC1:slc#53.itm(0)} -attr vt d
load net {ACC1:slc#53.itm(1)} -attr vt d
load net {ACC1:slc#53.itm(2)} -attr vt d
load net {ACC1:slc#53.itm(3)} -attr vt d
load netBundle {ACC1:slc#53.itm} 4 {ACC1:slc#53.itm(0)} {ACC1:slc#53.itm(1)} {ACC1:slc#53.itm(2)} {ACC1:slc#53.itm(3)} -attr xrf 61107 -attr oid 284 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#53.itm}
load net {ACC1:acc#78.itm(0)} -attr vt d
load net {ACC1:acc#78.itm(1)} -attr vt d
load net {ACC1:acc#78.itm(2)} -attr vt d
load net {ACC1:acc#78.itm(3)} -attr vt d
load net {ACC1:acc#78.itm(4)} -attr vt d
load netBundle {ACC1:acc#78.itm} 5 {ACC1:acc#78.itm(0)} {ACC1:acc#78.itm(1)} {ACC1:acc#78.itm(2)} {ACC1:acc#78.itm(3)} {ACC1:acc#78.itm(4)} -attr xrf 61108 -attr oid 285 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#78.itm}
load net {conc#505.itm(0)} -attr vt d
load net {conc#505.itm(1)} -attr vt d
load net {conc#505.itm(2)} -attr vt d
load net {conc#505.itm(3)} -attr vt d
load netBundle {conc#505.itm} 4 {conc#505.itm(0)} {conc#505.itm(1)} {conc#505.itm(2)} {conc#505.itm(3)} -attr xrf 61109 -attr oid 286 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#505.itm}
load net {ACC1:slc#52.itm(0)} -attr vt d
load net {ACC1:slc#52.itm(1)} -attr vt d
load net {ACC1:slc#52.itm(2)} -attr vt d
load netBundle {ACC1:slc#52.itm} 3 {ACC1:slc#52.itm(0)} {ACC1:slc#52.itm(1)} {ACC1:slc#52.itm(2)} -attr xrf 61110 -attr oid 287 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#52.itm}
load net {ACC1:acc#77.itm(0)} -attr vt d
load net {ACC1:acc#77.itm(1)} -attr vt d
load net {ACC1:acc#77.itm(2)} -attr vt d
load net {ACC1:acc#77.itm(3)} -attr vt d
load netBundle {ACC1:acc#77.itm} 4 {ACC1:acc#77.itm(0)} {ACC1:acc#77.itm(1)} {ACC1:acc#77.itm(2)} {ACC1:acc#77.itm(3)} -attr xrf 61111 -attr oid 288 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#77.itm}
load net {conc#506.itm(0)} -attr vt d
load net {conc#506.itm(1)} -attr vt d
load net {conc#506.itm(2)} -attr vt d
load netBundle {conc#506.itm} 3 {conc#506.itm(0)} {conc#506.itm(1)} {conc#506.itm(2)} -attr xrf 61112 -attr oid 289 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#506.itm}
load net {ACC1:slc#50.itm(0)} -attr vt d
load net {ACC1:slc#50.itm(1)} -attr vt d
load netBundle {ACC1:slc#50.itm} 2 {ACC1:slc#50.itm(0)} {ACC1:slc#50.itm(1)} -attr xrf 61113 -attr oid 290 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#50.itm}
load net {ACC1:acc#75.itm(0)} -attr vt d
load net {ACC1:acc#75.itm(1)} -attr vt d
load net {ACC1:acc#75.itm(2)} -attr vt d
load netBundle {ACC1:acc#75.itm} 3 {ACC1:acc#75.itm(0)} {ACC1:acc#75.itm(1)} {ACC1:acc#75.itm(2)} -attr xrf 61114 -attr oid 291 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#75.itm}
load net {conc#507.itm(0)} -attr vt d
load net {conc#507.itm(1)} -attr vt d
load netBundle {conc#507.itm} 2 {conc#507.itm(0)} {conc#507.itm(1)} -attr xrf 61115 -attr oid 292 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#507.itm}
load net {ACC1:conc#321.itm(0)} -attr vt d
load net {ACC1:conc#321.itm(1)} -attr vt d
load netBundle {ACC1:conc#321.itm} 2 {ACC1:conc#321.itm(0)} {ACC1:conc#321.itm(1)} -attr xrf 61116 -attr oid 293 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#321.itm}
load net {ACC1:conc#325.itm(0)} -attr vt d
load net {ACC1:conc#325.itm(1)} -attr vt d
load net {ACC1:conc#325.itm(2)} -attr vt d
load netBundle {ACC1:conc#325.itm} 3 {ACC1:conc#325.itm(0)} {ACC1:conc#325.itm(1)} {ACC1:conc#325.itm(2)} -attr xrf 61117 -attr oid 294 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#325.itm}
load net {ACC1:slc#49.itm(0)} -attr vt d
load net {ACC1:slc#49.itm(1)} -attr vt d
load netBundle {ACC1:slc#49.itm} 2 {ACC1:slc#49.itm(0)} {ACC1:slc#49.itm(1)} -attr xrf 61118 -attr oid 295 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#49.itm}
load net {ACC1:acc#74.itm(0)} -attr vt d
load net {ACC1:acc#74.itm(1)} -attr vt d
load net {ACC1:acc#74.itm(2)} -attr vt d
load netBundle {ACC1:acc#74.itm} 3 {ACC1:acc#74.itm(0)} {ACC1:acc#74.itm(1)} {ACC1:acc#74.itm(2)} -attr xrf 61119 -attr oid 296 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#74.itm}
load net {conc#508.itm(0)} -attr vt d
load net {conc#508.itm(1)} -attr vt d
load netBundle {conc#508.itm} 2 {conc#508.itm(0)} {conc#508.itm(1)} -attr xrf 61120 -attr oid 297 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#508.itm}
load net {ACC1:conc#319.itm(0)} -attr vt d
load net {ACC1:conc#319.itm(1)} -attr vt d
load netBundle {ACC1:conc#319.itm} 2 {ACC1:conc#319.itm(0)} {ACC1:conc#319.itm(1)} -attr xrf 61121 -attr oid 298 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#319.itm}
load net {ACC1:conc#327.itm(0)} -attr vt d
load net {ACC1:conc#327.itm(1)} -attr vt d
load net {ACC1:conc#327.itm(2)} -attr vt d
load netBundle {ACC1:conc#327.itm} 3 {ACC1:conc#327.itm(0)} {ACC1:conc#327.itm(1)} {ACC1:conc#327.itm(2)} -attr xrf 61122 -attr oid 299 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#327.itm}
load net {ACC1:slc#51.itm(0)} -attr vt d
load net {ACC1:slc#51.itm(1)} -attr vt d
load netBundle {ACC1:slc#51.itm} 2 {ACC1:slc#51.itm(0)} {ACC1:slc#51.itm(1)} -attr xrf 61123 -attr oid 300 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#51.itm}
load net {ACC1:acc#76.itm(0)} -attr vt d
load net {ACC1:acc#76.itm(1)} -attr vt d
load net {ACC1:acc#76.itm(2)} -attr vt d
load netBundle {ACC1:acc#76.itm} 3 {ACC1:acc#76.itm(0)} {ACC1:acc#76.itm(1)} {ACC1:acc#76.itm(2)} -attr xrf 61124 -attr oid 301 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#76.itm}
load net {conc#509.itm(0)} -attr vt d
load net {conc#509.itm(1)} -attr vt d
load netBundle {conc#509.itm} 2 {conc#509.itm(0)} {conc#509.itm(1)} -attr xrf 61125 -attr oid 302 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#509.itm}
load net {ACC1:conc#323.itm(0)} -attr vt d
load net {ACC1:conc#323.itm(1)} -attr vt d
load netBundle {ACC1:conc#323.itm} 2 {ACC1:conc#323.itm(0)} {ACC1:conc#323.itm(1)} -attr xrf 61126 -attr oid 303 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#323.itm}
load net {conc#510.itm(0)} -attr vt d
load net {conc#510.itm(1)} -attr vt d
load net {conc#510.itm(2)} -attr vt d
load net {conc#510.itm(3)} -attr vt d
load netBundle {conc#510.itm} 4 {conc#510.itm(0)} {conc#510.itm(1)} {conc#510.itm(2)} {conc#510.itm(3)} -attr xrf 61127 -attr oid 304 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#510.itm}
load net {ACC1:acc#79.itm(0)} -attr vt d
load net {ACC1:acc#79.itm(1)} -attr vt d
load netBundle {ACC1:acc#79.itm} 2 {ACC1:acc#79.itm(0)} {ACC1:acc#79.itm(1)} -attr xrf 61128 -attr oid 305 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#79.itm}
load net {slc(acc#6.psp.sva)#1.itm(0)} -attr vt d
load net {slc(acc#6.psp.sva)#1.itm(1)} -attr vt d
load netBundle {slc(acc#6.psp.sva)#1.itm} 2 {slc(acc#6.psp.sva)#1.itm(0)} {slc(acc#6.psp.sva)#1.itm(1)} -attr xrf 61129 -attr oid 306 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(acc#6.psp.sva)#1.itm}
load net {ACC1:slc#20.itm(0)} -attr vt d
load net {ACC1:slc#20.itm(1)} -attr vt d
load net {ACC1:slc#20.itm(2)} -attr vt d
load net {ACC1:slc#20.itm(3)} -attr vt d
load netBundle {ACC1:slc#20.itm} 4 {ACC1:slc#20.itm(0)} {ACC1:slc#20.itm(1)} {ACC1:slc#20.itm(2)} {ACC1:slc#20.itm(3)} -attr xrf 61130 -attr oid 307 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#20.itm}
load net {ACC1:acc#33.itm(0)} -attr vt d
load net {ACC1:acc#33.itm(1)} -attr vt d
load net {ACC1:acc#33.itm(2)} -attr vt d
load net {ACC1:acc#33.itm(3)} -attr vt d
load net {ACC1:acc#33.itm(4)} -attr vt d
load netBundle {ACC1:acc#33.itm} 5 {ACC1:acc#33.itm(0)} {ACC1:acc#33.itm(1)} {ACC1:acc#33.itm(2)} {ACC1:acc#33.itm(3)} {ACC1:acc#33.itm(4)} -attr xrf 61131 -attr oid 308 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#33.itm}
load net {conc#511.itm(0)} -attr vt d
load net {conc#511.itm(1)} -attr vt d
load net {conc#511.itm(2)} -attr vt d
load net {conc#511.itm(3)} -attr vt d
load netBundle {conc#511.itm} 4 {conc#511.itm(0)} {conc#511.itm(1)} {conc#511.itm(2)} {conc#511.itm(3)} -attr xrf 61132 -attr oid 309 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#511.itm}
load net {ACC1:slc#19.itm(0)} -attr vt d
load net {ACC1:slc#19.itm(1)} -attr vt d
load net {ACC1:slc#19.itm(2)} -attr vt d
load netBundle {ACC1:slc#19.itm} 3 {ACC1:slc#19.itm(0)} {ACC1:slc#19.itm(1)} {ACC1:slc#19.itm(2)} -attr xrf 61133 -attr oid 310 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#19.itm}
load net {ACC1:acc#32.itm(0)} -attr vt d
load net {ACC1:acc#32.itm(1)} -attr vt d
load net {ACC1:acc#32.itm(2)} -attr vt d
load net {ACC1:acc#32.itm(3)} -attr vt d
load netBundle {ACC1:acc#32.itm} 4 {ACC1:acc#32.itm(0)} {ACC1:acc#32.itm(1)} {ACC1:acc#32.itm(2)} {ACC1:acc#32.itm(3)} -attr xrf 61134 -attr oid 311 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#32.itm}
load net {conc#512.itm(0)} -attr vt d
load net {conc#512.itm(1)} -attr vt d
load net {conc#512.itm(2)} -attr vt d
load netBundle {conc#512.itm} 3 {conc#512.itm(0)} {conc#512.itm(1)} {conc#512.itm(2)} -attr xrf 61135 -attr oid 312 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#512.itm}
load net {ACC1:slc#17.itm(0)} -attr vt d
load net {ACC1:slc#17.itm(1)} -attr vt d
load netBundle {ACC1:slc#17.itm} 2 {ACC1:slc#17.itm(0)} {ACC1:slc#17.itm(1)} -attr xrf 61136 -attr oid 313 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#17.itm}
load net {ACC1:acc#30.itm(0)} -attr vt d
load net {ACC1:acc#30.itm(1)} -attr vt d
load net {ACC1:acc#30.itm(2)} -attr vt d
load netBundle {ACC1:acc#30.itm} 3 {ACC1:acc#30.itm(0)} {ACC1:acc#30.itm(1)} {ACC1:acc#30.itm(2)} -attr xrf 61137 -attr oid 314 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#30.itm}
load net {conc#513.itm(0)} -attr vt d
load net {conc#513.itm(1)} -attr vt d
load netBundle {conc#513.itm} 2 {conc#513.itm(0)} {conc#513.itm(1)} -attr xrf 61138 -attr oid 315 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#513.itm}
load net {ACC1:conc#247.itm(0)} -attr vt d
load net {ACC1:conc#247.itm(1)} -attr vt d
load netBundle {ACC1:conc#247.itm} 2 {ACC1:conc#247.itm(0)} {ACC1:conc#247.itm(1)} -attr xrf 61139 -attr oid 316 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#247.itm}
load net {ACC1:conc#251.itm(0)} -attr vt d
load net {ACC1:conc#251.itm(1)} -attr vt d
load net {ACC1:conc#251.itm(2)} -attr vt d
load netBundle {ACC1:conc#251.itm} 3 {ACC1:conc#251.itm(0)} {ACC1:conc#251.itm(1)} {ACC1:conc#251.itm(2)} -attr xrf 61140 -attr oid 317 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#251.itm}
load net {ACC1:slc#16.itm(0)} -attr vt d
load net {ACC1:slc#16.itm(1)} -attr vt d
load netBundle {ACC1:slc#16.itm} 2 {ACC1:slc#16.itm(0)} {ACC1:slc#16.itm(1)} -attr xrf 61141 -attr oid 318 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#16.itm}
load net {ACC1:acc#29.itm(0)} -attr vt d
load net {ACC1:acc#29.itm(1)} -attr vt d
load net {ACC1:acc#29.itm(2)} -attr vt d
load netBundle {ACC1:acc#29.itm} 3 {ACC1:acc#29.itm(0)} {ACC1:acc#29.itm(1)} {ACC1:acc#29.itm(2)} -attr xrf 61142 -attr oid 319 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#29.itm}
load net {conc#514.itm(0)} -attr vt d
load net {conc#514.itm(1)} -attr vt d
load netBundle {conc#514.itm} 2 {conc#514.itm(0)} {conc#514.itm(1)} -attr xrf 61143 -attr oid 320 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#514.itm}
load net {ACC1:conc#245.itm(0)} -attr vt d
load net {ACC1:conc#245.itm(1)} -attr vt d
load netBundle {ACC1:conc#245.itm} 2 {ACC1:conc#245.itm(0)} {ACC1:conc#245.itm(1)} -attr xrf 61144 -attr oid 321 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#245.itm}
load net {ACC1:conc#253.itm(0)} -attr vt d
load net {ACC1:conc#253.itm(1)} -attr vt d
load net {ACC1:conc#253.itm(2)} -attr vt d
load netBundle {ACC1:conc#253.itm} 3 {ACC1:conc#253.itm(0)} {ACC1:conc#253.itm(1)} {ACC1:conc#253.itm(2)} -attr xrf 61145 -attr oid 322 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#253.itm}
load net {ACC1:slc#18.itm(0)} -attr vt d
load net {ACC1:slc#18.itm(1)} -attr vt d
load netBundle {ACC1:slc#18.itm} 2 {ACC1:slc#18.itm(0)} {ACC1:slc#18.itm(1)} -attr xrf 61146 -attr oid 323 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#18.itm}
load net {ACC1:acc#31.itm(0)} -attr vt d
load net {ACC1:acc#31.itm(1)} -attr vt d
load net {ACC1:acc#31.itm(2)} -attr vt d
load netBundle {ACC1:acc#31.itm} 3 {ACC1:acc#31.itm(0)} {ACC1:acc#31.itm(1)} {ACC1:acc#31.itm(2)} -attr xrf 61147 -attr oid 324 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#31.itm}
load net {conc#515.itm(0)} -attr vt d
load net {conc#515.itm(1)} -attr vt d
load netBundle {conc#515.itm} 2 {conc#515.itm(0)} {conc#515.itm(1)} -attr xrf 61148 -attr oid 325 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#515.itm}
load net {ACC1:conc#249.itm(0)} -attr vt d
load net {ACC1:conc#249.itm(1)} -attr vt d
load netBundle {ACC1:conc#249.itm} 2 {ACC1:conc#249.itm(0)} {ACC1:conc#249.itm(1)} -attr xrf 61149 -attr oid 326 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#249.itm}
load net {conc#516.itm(0)} -attr vt d
load net {conc#516.itm(1)} -attr vt d
load net {conc#516.itm(2)} -attr vt d
load net {conc#516.itm(3)} -attr vt d
load netBundle {conc#516.itm} 4 {conc#516.itm(0)} {conc#516.itm(1)} {conc#516.itm(2)} {conc#516.itm(3)} -attr xrf 61150 -attr oid 327 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#516.itm}
load net {ACC1:acc#34.itm(0)} -attr vt d
load net {ACC1:acc#34.itm(1)} -attr vt d
load netBundle {ACC1:acc#34.itm} 2 {ACC1:acc#34.itm(0)} {ACC1:acc#34.itm(1)} -attr xrf 61151 -attr oid 328 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#34.itm}
load net {slc(acc#6.psp#1.sva)#1.itm(0)} -attr vt d
load net {slc(acc#6.psp#1.sva)#1.itm(1)} -attr vt d
load netBundle {slc(acc#6.psp#1.sva)#1.itm} 2 {slc(acc#6.psp#1.sva)#1.itm(0)} {slc(acc#6.psp#1.sva)#1.itm(1)} -attr xrf 61152 -attr oid 329 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(acc#6.psp#1.sva)#1.itm}
load net {ACC1:conc#367.itm(0)} -attr vt d
load net {ACC1:conc#367.itm(1)} -attr vt d
load net {ACC1:conc#367.itm(2)} -attr vt d
load net {ACC1:conc#367.itm(3)} -attr vt d
load net {ACC1:conc#367.itm(4)} -attr vt d
load net {ACC1:conc#367.itm(5)} -attr vt d
load net {ACC1:conc#367.itm(6)} -attr vt d
load net {ACC1:conc#367.itm(7)} -attr vt d
load net {ACC1:conc#367.itm(8)} -attr vt d
load net {ACC1:conc#367.itm(9)} -attr vt d
load netBundle {ACC1:conc#367.itm} 10 {ACC1:conc#367.itm(0)} {ACC1:conc#367.itm(1)} {ACC1:conc#367.itm(2)} {ACC1:conc#367.itm(3)} {ACC1:conc#367.itm(4)} {ACC1:conc#367.itm(5)} {ACC1:conc#367.itm(6)} {ACC1:conc#367.itm(7)} {ACC1:conc#367.itm(8)} {ACC1:conc#367.itm(9)} -attr xrf 61153 -attr oid 330 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#367.itm}
load net {ACC1:acc#100.itm(0)} -attr vt d
load net {ACC1:acc#100.itm(1)} -attr vt d
load net {ACC1:acc#100.itm(2)} -attr vt d
load net {ACC1:acc#100.itm(3)} -attr vt d
load net {ACC1:acc#100.itm(4)} -attr vt d
load net {ACC1:acc#100.itm(5)} -attr vt d
load net {ACC1:acc#100.itm(6)} -attr vt d
load net {ACC1:acc#100.itm(7)} -attr vt d
load net {ACC1:acc#100.itm(8)} -attr vt d
load netBundle {ACC1:acc#100.itm} 9 {ACC1:acc#100.itm(0)} {ACC1:acc#100.itm(1)} {ACC1:acc#100.itm(2)} {ACC1:acc#100.itm(3)} {ACC1:acc#100.itm(4)} {ACC1:acc#100.itm(5)} {ACC1:acc#100.itm(6)} {ACC1:acc#100.itm(7)} {ACC1:acc#100.itm(8)} -attr xrf 61154 -attr oid 331 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#100.itm}
load net {conc#517.itm(0)} -attr vt d
load net {conc#517.itm(1)} -attr vt d
load net {conc#517.itm(2)} -attr vt d
load net {conc#517.itm(3)} -attr vt d
load net {conc#517.itm(4)} -attr vt d
load net {conc#517.itm(5)} -attr vt d
load net {conc#517.itm(6)} -attr vt d
load net {conc#517.itm(7)} -attr vt d
load netBundle {conc#517.itm} 8 {conc#517.itm(0)} {conc#517.itm(1)} {conc#517.itm(2)} {conc#517.itm(3)} {conc#517.itm(4)} {conc#517.itm(5)} {conc#517.itm(6)} {conc#517.itm(7)} -attr xrf 61155 -attr oid 332 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#517.itm}
load net {ACC1-1:exs#34.itm(0)} -attr vt d
load net {ACC1-1:exs#34.itm(1)} -attr vt d
load netBundle {ACC1-1:exs#34.itm} 2 {ACC1-1:exs#34.itm(0)} {ACC1-1:exs#34.itm(1)} -attr xrf 61156 -attr oid 333 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-1:exs#34.itm}
load net {ACC1:slc#70.itm(0)} -attr vt d
load net {ACC1:slc#70.itm(1)} -attr vt d
load net {ACC1:slc#70.itm(2)} -attr vt d
load net {ACC1:slc#70.itm(3)} -attr vt d
load net {ACC1:slc#70.itm(4)} -attr vt d
load net {ACC1:slc#70.itm(5)} -attr vt d
load net {ACC1:slc#70.itm(6)} -attr vt d
load net {ACC1:slc#70.itm(7)} -attr vt d
load netBundle {ACC1:slc#70.itm} 8 {ACC1:slc#70.itm(0)} {ACC1:slc#70.itm(1)} {ACC1:slc#70.itm(2)} {ACC1:slc#70.itm(3)} {ACC1:slc#70.itm(4)} {ACC1:slc#70.itm(5)} {ACC1:slc#70.itm(6)} {ACC1:slc#70.itm(7)} -attr xrf 61157 -attr oid 334 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#70.itm}
load net {ACC1:acc#24.itm(0)} -attr vt d
load net {ACC1:acc#24.itm(1)} -attr vt d
load net {ACC1:acc#24.itm(2)} -attr vt d
load net {ACC1:acc#24.itm(3)} -attr vt d
load net {ACC1:acc#24.itm(4)} -attr vt d
load net {ACC1:acc#24.itm(5)} -attr vt d
load net {ACC1:acc#24.itm(6)} -attr vt d
load net {ACC1:acc#24.itm(7)} -attr vt d
load net {ACC1:acc#24.itm(8)} -attr vt d
load netBundle {ACC1:acc#24.itm} 9 {ACC1:acc#24.itm(0)} {ACC1:acc#24.itm(1)} {ACC1:acc#24.itm(2)} {ACC1:acc#24.itm(3)} {ACC1:acc#24.itm(4)} {ACC1:acc#24.itm(5)} {ACC1:acc#24.itm(6)} {ACC1:acc#24.itm(7)} {ACC1:acc#24.itm(8)} -attr xrf 61158 -attr oid 335 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#24.itm}
load net {conc#518.itm(0)} -attr vt d
load net {conc#518.itm(1)} -attr vt d
load net {conc#518.itm(2)} -attr vt d
load net {conc#518.itm(3)} -attr vt d
load net {conc#518.itm(4)} -attr vt d
load net {conc#518.itm(5)} -attr vt d
load net {conc#518.itm(6)} -attr vt d
load net {conc#518.itm(7)} -attr vt d
load net {conc#518.itm(8)} -attr vt d
load netBundle {conc#518.itm} 9 {conc#518.itm(0)} {conc#518.itm(1)} {conc#518.itm(2)} {conc#518.itm(3)} {conc#518.itm(4)} {conc#518.itm(5)} {conc#518.itm(6)} {conc#518.itm(7)} {conc#518.itm(8)} -attr xrf 61159 -attr oid 336 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#518.itm}
load net {ACC1-1:exs#37.itm(0)} -attr vt d
load net {ACC1-1:exs#37.itm(1)} -attr vt d
load netBundle {ACC1-1:exs#37.itm} 2 {ACC1-1:exs#37.itm(0)} {ACC1-1:exs#37.itm(1)} -attr xrf 61160 -attr oid 337 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-1:exs#37.itm}
load net {ACC1:conc#239.itm(0)} -attr vt d
load net {ACC1:conc#239.itm(1)} -attr vt d
load net {ACC1:conc#239.itm(2)} -attr vt d
load net {ACC1:conc#239.itm(3)} -attr vt d
load net {ACC1:conc#239.itm(4)} -attr vt d
load net {ACC1:conc#239.itm(5)} -attr vt d
load net {ACC1:conc#239.itm(6)} -attr vt d
load net {ACC1:conc#239.itm(7)} -attr vt d
load netBundle {ACC1:conc#239.itm} 8 {ACC1:conc#239.itm(0)} {ACC1:conc#239.itm(1)} {ACC1:conc#239.itm(2)} {ACC1:conc#239.itm(3)} {ACC1:conc#239.itm(4)} {ACC1:conc#239.itm(5)} {ACC1:conc#239.itm(6)} {ACC1:conc#239.itm(7)} -attr xrf 61161 -attr oid 338 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#239.itm}
load net {ACC1:slc#12.itm(0)} -attr vt d
load net {ACC1:slc#12.itm(1)} -attr vt d
load net {ACC1:slc#12.itm(2)} -attr vt d
load net {ACC1:slc#12.itm(3)} -attr vt d
load net {ACC1:slc#12.itm(4)} -attr vt d
load net {ACC1:slc#12.itm(5)} -attr vt d
load net {ACC1:slc#12.itm(6)} -attr vt d
load netBundle {ACC1:slc#12.itm} 7 {ACC1:slc#12.itm(0)} {ACC1:slc#12.itm(1)} {ACC1:slc#12.itm(2)} {ACC1:slc#12.itm(3)} {ACC1:slc#12.itm(4)} {ACC1:slc#12.itm(5)} {ACC1:slc#12.itm(6)} -attr xrf 61162 -attr oid 339 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#12.itm}
load net {ACC1:acc#22.itm(0)} -attr vt d
load net {ACC1:acc#22.itm(1)} -attr vt d
load net {ACC1:acc#22.itm(2)} -attr vt d
load net {ACC1:acc#22.itm(3)} -attr vt d
load net {ACC1:acc#22.itm(4)} -attr vt d
load net {ACC1:acc#22.itm(5)} -attr vt d
load net {ACC1:acc#22.itm(6)} -attr vt d
load net {ACC1:acc#22.itm(7)} -attr vt d
load netBundle {ACC1:acc#22.itm} 8 {ACC1:acc#22.itm(0)} {ACC1:acc#22.itm(1)} {ACC1:acc#22.itm(2)} {ACC1:acc#22.itm(3)} {ACC1:acc#22.itm(4)} {ACC1:acc#22.itm(5)} {ACC1:acc#22.itm(6)} {ACC1:acc#22.itm(7)} -attr xrf 61163 -attr oid 340 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#22.itm}
load net {conc#519.itm(0)} -attr vt d
load net {conc#519.itm(1)} -attr vt d
load net {conc#519.itm(2)} -attr vt d
load net {conc#519.itm(3)} -attr vt d
load net {conc#519.itm(4)} -attr vt d
load net {conc#519.itm(5)} -attr vt d
load net {conc#519.itm(6)} -attr vt d
load netBundle {conc#519.itm} 7 {conc#519.itm(0)} {conc#519.itm(1)} {conc#519.itm(2)} {conc#519.itm(3)} {conc#519.itm(4)} {conc#519.itm(5)} {conc#519.itm(6)} -attr xrf 61164 -attr oid 341 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#519.itm}
load net {ACC1-1:exs#40.itm(0)} -attr vt d
load net {ACC1-1:exs#40.itm(1)} -attr vt d
load netBundle {ACC1-1:exs#40.itm} 2 {ACC1-1:exs#40.itm(0)} {ACC1-1:exs#40.itm(1)} -attr xrf 61165 -attr oid 342 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-1:exs#40.itm}
load net {conc#520.itm(0)} -attr vt d
load net {conc#520.itm(1)} -attr vt d
load net {conc#520.itm(2)} -attr vt d
load net {conc#520.itm(3)} -attr vt d
load net {conc#520.itm(4)} -attr vt d
load net {conc#520.itm(5)} -attr vt d
load netBundle {conc#520.itm} 6 {conc#520.itm(0)} {conc#520.itm(1)} {conc#520.itm(2)} {conc#520.itm(3)} {conc#520.itm(4)} {conc#520.itm(5)} -attr xrf 61166 -attr oid 343 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#520.itm}
load net {conc#521.itm(0)} -attr vt d
load net {conc#521.itm(1)} -attr vt d
load net {conc#521.itm(2)} -attr vt d
load netBundle {conc#521.itm} 3 {conc#521.itm(0)} {conc#521.itm(1)} {conc#521.itm(2)} -attr xrf 61167 -attr oid 344 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#521.itm}
load net {ACC1:conc#242.itm(0)} -attr vt d
load net {ACC1:conc#242.itm(1)} -attr vt d
load netBundle {ACC1:conc#242.itm} 2 {ACC1:conc#242.itm(0)} {ACC1:conc#242.itm(1)} -attr xrf 61168 -attr oid 345 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#242.itm}
load net {ACC1:acc#25.itm(0)} -attr vt d
load net {ACC1:acc#25.itm(1)} -attr vt d
load net {ACC1:acc#25.itm(2)} -attr vt d
load net {ACC1:acc#25.itm(3)} -attr vt d
load net {ACC1:acc#25.itm(4)} -attr vt d
load net {ACC1:acc#25.itm(5)} -attr vt d
load net {ACC1:acc#25.itm(6)} -attr vt d
load net {ACC1:acc#25.itm(7)} -attr vt d
load net {ACC1:acc#25.itm(8)} -attr vt d
load net {ACC1:acc#25.itm(9)} -attr vt d
load netBundle {ACC1:acc#25.itm} 10 {ACC1:acc#25.itm(0)} {ACC1:acc#25.itm(1)} {ACC1:acc#25.itm(2)} {ACC1:acc#25.itm(3)} {ACC1:acc#25.itm(4)} {ACC1:acc#25.itm(5)} {ACC1:acc#25.itm(6)} {ACC1:acc#25.itm(7)} {ACC1:acc#25.itm(8)} {ACC1:acc#25.itm(9)} -attr xrf 61169 -attr oid 346 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#25.itm}
load net {conc#522.itm(0)} -attr vt d
load net {conc#522.itm(1)} -attr vt d
load net {conc#522.itm(2)} -attr vt d
load net {conc#522.itm(3)} -attr vt d
load net {conc#522.itm(4)} -attr vt d
load net {conc#522.itm(5)} -attr vt d
load net {conc#522.itm(6)} -attr vt d
load net {conc#522.itm(7)} -attr vt d
load net {conc#522.itm(8)} -attr vt d
load netBundle {conc#522.itm} 9 {conc#522.itm(0)} {conc#522.itm(1)} {conc#522.itm(2)} {conc#522.itm(3)} {conc#522.itm(4)} {conc#522.itm(5)} {conc#522.itm(6)} {conc#522.itm(7)} {conc#522.itm(8)} -attr xrf 61170 -attr oid 347 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#522.itm}
load net {ACC1:slc#13.itm(0)} -attr vt d
load net {ACC1:slc#13.itm(1)} -attr vt d
load net {ACC1:slc#13.itm(2)} -attr vt d
load net {ACC1:slc#13.itm(3)} -attr vt d
load net {ACC1:slc#13.itm(4)} -attr vt d
load net {ACC1:slc#13.itm(5)} -attr vt d
load net {ACC1:slc#13.itm(6)} -attr vt d
load net {ACC1:slc#13.itm(7)} -attr vt d
load netBundle {ACC1:slc#13.itm} 8 {ACC1:slc#13.itm(0)} {ACC1:slc#13.itm(1)} {ACC1:slc#13.itm(2)} {ACC1:slc#13.itm(3)} {ACC1:slc#13.itm(4)} {ACC1:slc#13.itm(5)} {ACC1:slc#13.itm(6)} {ACC1:slc#13.itm(7)} -attr xrf 61171 -attr oid 348 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#13.itm}
load net {ACC1:acc#23.itm(0)} -attr vt d
load net {ACC1:acc#23.itm(1)} -attr vt d
load net {ACC1:acc#23.itm(2)} -attr vt d
load net {ACC1:acc#23.itm(3)} -attr vt d
load net {ACC1:acc#23.itm(4)} -attr vt d
load net {ACC1:acc#23.itm(5)} -attr vt d
load net {ACC1:acc#23.itm(6)} -attr vt d
load net {ACC1:acc#23.itm(7)} -attr vt d
load net {ACC1:acc#23.itm(8)} -attr vt d
load netBundle {ACC1:acc#23.itm} 9 {ACC1:acc#23.itm(0)} {ACC1:acc#23.itm(1)} {ACC1:acc#23.itm(2)} {ACC1:acc#23.itm(3)} {ACC1:acc#23.itm(4)} {ACC1:acc#23.itm(5)} {ACC1:acc#23.itm(6)} {ACC1:acc#23.itm(7)} {ACC1:acc#23.itm(8)} -attr xrf 61172 -attr oid 349 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#23.itm}
load net {conc#523.itm(0)} -attr vt d
load net {conc#523.itm(1)} -attr vt d
load net {conc#523.itm(2)} -attr vt d
load net {conc#523.itm(3)} -attr vt d
load net {conc#523.itm(4)} -attr vt d
load net {conc#523.itm(5)} -attr vt d
load net {conc#523.itm(6)} -attr vt d
load net {conc#523.itm(7)} -attr vt d
load netBundle {conc#523.itm} 8 {conc#523.itm(0)} {conc#523.itm(1)} {conc#523.itm(2)} {conc#523.itm(3)} {conc#523.itm(4)} {conc#523.itm(5)} {conc#523.itm(6)} {conc#523.itm(7)} -attr xrf 61173 -attr oid 350 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#523.itm}
load net {ACC1:conc#237.itm(0)} -attr vt d
load net {ACC1:conc#237.itm(1)} -attr vt d
load net {ACC1:conc#237.itm(2)} -attr vt d
load net {ACC1:conc#237.itm(3)} -attr vt d
load net {ACC1:conc#237.itm(4)} -attr vt d
load net {ACC1:conc#237.itm(5)} -attr vt d
load net {ACC1:conc#237.itm(6)} -attr vt d
load netBundle {ACC1:conc#237.itm} 7 {ACC1:conc#237.itm(0)} {ACC1:conc#237.itm(1)} {ACC1:conc#237.itm(2)} {ACC1:conc#237.itm(3)} {ACC1:conc#237.itm(4)} {ACC1:conc#237.itm(5)} {ACC1:conc#237.itm(6)} -attr xrf 61174 -attr oid 351 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#237.itm}
load net {ACC1:slc#11.itm(0)} -attr vt d
load net {ACC1:slc#11.itm(1)} -attr vt d
load net {ACC1:slc#11.itm(2)} -attr vt d
load net {ACC1:slc#11.itm(3)} -attr vt d
load net {ACC1:slc#11.itm(4)} -attr vt d
load net {ACC1:slc#11.itm(5)} -attr vt d
load netBundle {ACC1:slc#11.itm} 6 {ACC1:slc#11.itm(0)} {ACC1:slc#11.itm(1)} {ACC1:slc#11.itm(2)} {ACC1:slc#11.itm(3)} {ACC1:slc#11.itm(4)} {ACC1:slc#11.itm(5)} -attr xrf 61175 -attr oid 352 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#11.itm}
load net {ACC1:acc#21.itm(0)} -attr vt d
load net {ACC1:acc#21.itm(1)} -attr vt d
load net {ACC1:acc#21.itm(2)} -attr vt d
load net {ACC1:acc#21.itm(3)} -attr vt d
load net {ACC1:acc#21.itm(4)} -attr vt d
load net {ACC1:acc#21.itm(5)} -attr vt d
load net {ACC1:acc#21.itm(6)} -attr vt d
load netBundle {ACC1:acc#21.itm} 7 {ACC1:acc#21.itm(0)} {ACC1:acc#21.itm(1)} {ACC1:acc#21.itm(2)} {ACC1:acc#21.itm(3)} {ACC1:acc#21.itm(4)} {ACC1:acc#21.itm(5)} {ACC1:acc#21.itm(6)} -attr xrf 61176 -attr oid 353 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#21.itm}
load net {conc#524.itm(0)} -attr vt d
load net {conc#524.itm(1)} -attr vt d
load net {conc#524.itm(2)} -attr vt d
load net {conc#524.itm(3)} -attr vt d
load net {conc#524.itm(4)} -attr vt d
load netBundle {conc#524.itm} 5 {conc#524.itm(0)} {conc#524.itm(1)} {conc#524.itm(2)} {conc#524.itm(3)} {conc#524.itm(4)} -attr xrf 61177 -attr oid 354 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#524.itm}
load net {ACC1:slc#10.itm(0)} -attr vt d
load net {ACC1:slc#10.itm(1)} -attr vt d
load net {ACC1:slc#10.itm(2)} -attr vt d
load net {ACC1:slc#10.itm(3)} -attr vt d
load netBundle {ACC1:slc#10.itm} 4 {ACC1:slc#10.itm(0)} {ACC1:slc#10.itm(1)} {ACC1:slc#10.itm(2)} {ACC1:slc#10.itm(3)} -attr xrf 61178 -attr oid 355 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#10.itm}
load net {ACC1:acc#20.itm(0)} -attr vt d
load net {ACC1:acc#20.itm(1)} -attr vt d
load net {ACC1:acc#20.itm(2)} -attr vt d
load net {ACC1:acc#20.itm(3)} -attr vt d
load net {ACC1:acc#20.itm(4)} -attr vt d
load netBundle {ACC1:acc#20.itm} 5 {ACC1:acc#20.itm(0)} {ACC1:acc#20.itm(1)} {ACC1:acc#20.itm(2)} {ACC1:acc#20.itm(3)} {ACC1:acc#20.itm(4)} -attr xrf 61179 -attr oid 356 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#20.itm}
load net {conc#525.itm(0)} -attr vt d
load net {conc#525.itm(1)} -attr vt d
load net {conc#525.itm(2)} -attr vt d
load net {conc#525.itm(3)} -attr vt d
load netBundle {conc#525.itm} 4 {conc#525.itm(0)} {conc#525.itm(1)} {conc#525.itm(2)} {conc#525.itm(3)} -attr xrf 61180 -attr oid 357 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#525.itm}
load net {ACC1:slc#9.itm(0)} -attr vt d
load net {ACC1:slc#9.itm(1)} -attr vt d
load net {ACC1:slc#9.itm(2)} -attr vt d
load netBundle {ACC1:slc#9.itm} 3 {ACC1:slc#9.itm(0)} {ACC1:slc#9.itm(1)} {ACC1:slc#9.itm(2)} -attr xrf 61181 -attr oid 358 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#9.itm}
load net {ACC1:acc#19.itm(0)} -attr vt d
load net {ACC1:acc#19.itm(1)} -attr vt d
load net {ACC1:acc#19.itm(2)} -attr vt d
load net {ACC1:acc#19.itm(3)} -attr vt d
load netBundle {ACC1:acc#19.itm} 4 {ACC1:acc#19.itm(0)} {ACC1:acc#19.itm(1)} {ACC1:acc#19.itm(2)} {ACC1:acc#19.itm(3)} -attr xrf 61182 -attr oid 359 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#19.itm}
load net {conc#526.itm(0)} -attr vt d
load net {conc#526.itm(1)} -attr vt d
load net {conc#526.itm(2)} -attr vt d
load netBundle {conc#526.itm} 3 {conc#526.itm(0)} {conc#526.itm(1)} {conc#526.itm(2)} -attr xrf 61183 -attr oid 360 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#526.itm}
load net {conc#527.itm(0)} -attr vt d
load net {conc#527.itm(1)} -attr vt d
load net {conc#527.itm(2)} -attr vt d
load netBundle {conc#527.itm} 3 {conc#527.itm(0)} {conc#527.itm(1)} {conc#527.itm(2)} -attr xrf 61184 -attr oid 361 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#527.itm}
load net {ACC1:conc#231.itm(0)} -attr vt d
load net {ACC1:conc#231.itm(1)} -attr vt d
load net {ACC1:conc#231.itm(2)} -attr vt d
load netBundle {ACC1:conc#231.itm} 3 {ACC1:conc#231.itm(0)} {ACC1:conc#231.itm(1)} {ACC1:conc#231.itm(2)} -attr xrf 61185 -attr oid 362 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#231.itm}
load net {slc(acc#2.psp#1.sva)#4.itm(0)} -attr vt d
load net {slc(acc#2.psp#1.sva)#4.itm(1)} -attr vt d
load netBundle {slc(acc#2.psp#1.sva)#4.itm} 2 {slc(acc#2.psp#1.sva)#4.itm(0)} {slc(acc#2.psp#1.sva)#4.itm(1)} -attr xrf 61186 -attr oid 363 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(acc#2.psp#1.sva)#4.itm}
load net {ACC1:conc#233.itm(0)} -attr vt d
load net {ACC1:conc#233.itm(1)} -attr vt d
load net {ACC1:conc#233.itm(2)} -attr vt d
load net {ACC1:conc#233.itm(3)} -attr vt d
load net {ACC1:conc#233.itm(4)} -attr vt d
load netBundle {ACC1:conc#233.itm} 5 {ACC1:conc#233.itm(0)} {ACC1:conc#233.itm(1)} {ACC1:conc#233.itm(2)} {ACC1:conc#233.itm(3)} {ACC1:conc#233.itm(4)} -attr xrf 61187 -attr oid 364 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#233.itm}
load net {ACC1-1:exs#3.itm(0)} -attr vt d
load net {ACC1-1:exs#3.itm(1)} -attr vt d
load netBundle {ACC1-1:exs#3.itm} 2 {ACC1-1:exs#3.itm(0)} {ACC1-1:exs#3.itm(1)} -attr xrf 61188 -attr oid 365 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-1:exs#3.itm}
load net {conc#528.itm(0)} -attr vt d
load net {conc#528.itm(1)} -attr vt d
load net {conc#528.itm(2)} -attr vt d
load net {conc#528.itm(3)} -attr vt d
load net {conc#528.itm(4)} -attr vt d
load net {conc#528.itm(5)} -attr vt d
load net {conc#528.itm(6)} -attr vt d
load net {conc#528.itm(7)} -attr vt d
load net {conc#528.itm(8)} -attr vt d
load net {conc#528.itm(9)} -attr vt d
load net {conc#528.itm(10)} -attr vt d
load netBundle {conc#528.itm} 11 {conc#528.itm(0)} {conc#528.itm(1)} {conc#528.itm(2)} {conc#528.itm(3)} {conc#528.itm(4)} {conc#528.itm(5)} {conc#528.itm(6)} {conc#528.itm(7)} {conc#528.itm(8)} {conc#528.itm(9)} {conc#528.itm(10)} -attr xrf 61189 -attr oid 366 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#528.itm}
load net {ACC1:if:acc#21.itm(0)} -attr vt d
load net {ACC1:if:acc#21.itm(1)} -attr vt d
load net {ACC1:if:acc#21.itm(2)} -attr vt d
load net {ACC1:if:acc#21.itm(3)} -attr vt d
load net {ACC1:if:acc#21.itm(4)} -attr vt d
load net {ACC1:if:acc#21.itm(5)} -attr vt d
load net {ACC1:if:acc#21.itm(6)} -attr vt d
load net {ACC1:if:acc#21.itm(7)} -attr vt d
load net {ACC1:if:acc#21.itm(8)} -attr vt d
load net {ACC1:if:acc#21.itm(9)} -attr vt d
load netBundle {ACC1:if:acc#21.itm} 10 {ACC1:if:acc#21.itm(0)} {ACC1:if:acc#21.itm(1)} {ACC1:if:acc#21.itm(2)} {ACC1:if:acc#21.itm(3)} {ACC1:if:acc#21.itm(4)} {ACC1:if:acc#21.itm(5)} {ACC1:if:acc#21.itm(6)} {ACC1:if:acc#21.itm(7)} {ACC1:if:acc#21.itm(8)} {ACC1:if:acc#21.itm(9)} -attr xrf 61190 -attr oid 367 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#21.itm}
load net {conc#529.itm(0)} -attr vt d
load net {conc#529.itm(1)} -attr vt d
load net {conc#529.itm(2)} -attr vt d
load net {conc#529.itm(3)} -attr vt d
load net {conc#529.itm(4)} -attr vt d
load net {conc#529.itm(5)} -attr vt d
load net {conc#529.itm(6)} -attr vt d
load net {conc#529.itm(7)} -attr vt d
load net {conc#529.itm(8)} -attr vt d
load netBundle {conc#529.itm} 9 {conc#529.itm(0)} {conc#529.itm(1)} {conc#529.itm(2)} {conc#529.itm(3)} {conc#529.itm(4)} {conc#529.itm(5)} {conc#529.itm(6)} {conc#529.itm(7)} {conc#529.itm(8)} -attr xrf 61191 -attr oid 368 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#529.itm}
load net {ACC1:if:exs#19.itm(0)} -attr vt d
load net {ACC1:if:exs#19.itm(1)} -attr vt d
load netBundle {ACC1:if:exs#19.itm} 2 {ACC1:if:exs#19.itm(0)} {ACC1:if:exs#19.itm(1)} -attr xrf 61192 -attr oid 369 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:exs#19.itm}
load net {conc#530.itm(0)} -attr vt d
load net {conc#530.itm(1)} -attr vt d
load net {conc#530.itm(2)} -attr vt d
load net {conc#530.itm(3)} -attr vt d
load net {conc#530.itm(4)} -attr vt d
load net {conc#530.itm(5)} -attr vt d
load net {conc#530.itm(6)} -attr vt d
load net {conc#530.itm(7)} -attr vt d
load net {conc#530.itm(8)} -attr vt d
load net {conc#530.itm(9)} -attr vt d
load netBundle {conc#530.itm} 10 {conc#530.itm(0)} {conc#530.itm(1)} {conc#530.itm(2)} {conc#530.itm(3)} {conc#530.itm(4)} {conc#530.itm(5)} {conc#530.itm(6)} {conc#530.itm(7)} {conc#530.itm(8)} {conc#530.itm(9)} -attr xrf 61193 -attr oid 370 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#530.itm}
load net {slc(ACC1:if:acc#19.itm).itm(0)} -attr vt d
load net {slc(ACC1:if:acc#19.itm).itm(1)} -attr vt d
load net {slc(ACC1:if:acc#19.itm).itm(2)} -attr vt d
load net {slc(ACC1:if:acc#19.itm).itm(3)} -attr vt d
load net {slc(ACC1:if:acc#19.itm).itm(4)} -attr vt d
load net {slc(ACC1:if:acc#19.itm).itm(5)} -attr vt d
load net {slc(ACC1:if:acc#19.itm).itm(6)} -attr vt d
load net {slc(ACC1:if:acc#19.itm).itm(7)} -attr vt d
load net {slc(ACC1:if:acc#19.itm).itm(8)} -attr vt d
load netBundle {slc(ACC1:if:acc#19.itm).itm} 9 {slc(ACC1:if:acc#19.itm).itm(0)} {slc(ACC1:if:acc#19.itm).itm(1)} {slc(ACC1:if:acc#19.itm).itm(2)} {slc(ACC1:if:acc#19.itm).itm(3)} {slc(ACC1:if:acc#19.itm).itm(4)} {slc(ACC1:if:acc#19.itm).itm(5)} {slc(ACC1:if:acc#19.itm).itm(6)} {slc(ACC1:if:acc#19.itm).itm(7)} {slc(ACC1:if:acc#19.itm).itm(8)} -attr xrf 61194 -attr oid 371 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC1:if:acc#19.itm).itm}
load net {ACC1:if:acc#19.itm(0)} -attr vt d
load net {ACC1:if:acc#19.itm(1)} -attr vt d
load net {ACC1:if:acc#19.itm(2)} -attr vt d
load net {ACC1:if:acc#19.itm(3)} -attr vt d
load net {ACC1:if:acc#19.itm(4)} -attr vt d
load net {ACC1:if:acc#19.itm(5)} -attr vt d
load net {ACC1:if:acc#19.itm(6)} -attr vt d
load net {ACC1:if:acc#19.itm(7)} -attr vt d
load net {ACC1:if:acc#19.itm(8)} -attr vt d
load net {ACC1:if:acc#19.itm(9)} -attr vt d
load netBundle {ACC1:if:acc#19.itm} 10 {ACC1:if:acc#19.itm(0)} {ACC1:if:acc#19.itm(1)} {ACC1:if:acc#19.itm(2)} {ACC1:if:acc#19.itm(3)} {ACC1:if:acc#19.itm(4)} {ACC1:if:acc#19.itm(5)} {ACC1:if:acc#19.itm(6)} {ACC1:if:acc#19.itm(7)} {ACC1:if:acc#19.itm(8)} {ACC1:if:acc#19.itm(9)} -attr xrf 61195 -attr oid 372 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#19.itm}
load net {conc#532.itm(0)} -attr vt d
load net {conc#532.itm(1)} -attr vt d
load net {conc#532.itm(2)} -attr vt d
load net {conc#532.itm(3)} -attr vt d
load net {conc#532.itm(4)} -attr vt d
load net {conc#532.itm(5)} -attr vt d
load net {conc#532.itm(6)} -attr vt d
load net {conc#532.itm(7)} -attr vt d
load net {conc#532.itm(8)} -attr vt d
load net {conc#532.itm(9)} -attr vt d
load netBundle {conc#532.itm} 10 {conc#532.itm(0)} {conc#532.itm(1)} {conc#532.itm(2)} {conc#532.itm(3)} {conc#532.itm(4)} {conc#532.itm(5)} {conc#532.itm(6)} {conc#532.itm(7)} {conc#532.itm(8)} {conc#532.itm(9)} -attr xrf 61196 -attr oid 373 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#532.itm}
load net {ACC1:if:exs#17.itm(0)} -attr vt d
load net {ACC1:if:exs#17.itm(1)} -attr vt d
load netBundle {ACC1:if:exs#17.itm} 2 {ACC1:if:exs#17.itm(0)} {ACC1:if:exs#17.itm(1)} -attr xrf 61197 -attr oid 374 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:exs#17.itm}
load net {conc#533.itm(0)} -attr vt d
load net {conc#533.itm(1)} -attr vt d
load net {conc#533.itm(2)} -attr vt d
load net {conc#533.itm(3)} -attr vt d
load net {conc#533.itm(4)} -attr vt d
load net {conc#533.itm(5)} -attr vt d
load net {conc#533.itm(6)} -attr vt d
load net {conc#533.itm(7)} -attr vt d
load net {conc#533.itm(8)} -attr vt d
load netBundle {conc#533.itm} 9 {conc#533.itm(0)} {conc#533.itm(1)} {conc#533.itm(2)} {conc#533.itm(3)} {conc#533.itm(4)} {conc#533.itm(5)} {conc#533.itm(6)} {conc#533.itm(7)} {conc#533.itm(8)} -attr xrf 61198 -attr oid 375 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#533.itm}
load net {slc(ACC1:if:acc#17.itm).itm(0)} -attr vt d
load net {slc(ACC1:if:acc#17.itm).itm(1)} -attr vt d
load net {slc(ACC1:if:acc#17.itm).itm(2)} -attr vt d
load net {slc(ACC1:if:acc#17.itm).itm(3)} -attr vt d
load net {slc(ACC1:if:acc#17.itm).itm(4)} -attr vt d
load net {slc(ACC1:if:acc#17.itm).itm(5)} -attr vt d
load net {slc(ACC1:if:acc#17.itm).itm(6)} -attr vt d
load netBundle {slc(ACC1:if:acc#17.itm).itm} 7 {slc(ACC1:if:acc#17.itm).itm(0)} {slc(ACC1:if:acc#17.itm).itm(1)} {slc(ACC1:if:acc#17.itm).itm(2)} {slc(ACC1:if:acc#17.itm).itm(3)} {slc(ACC1:if:acc#17.itm).itm(4)} {slc(ACC1:if:acc#17.itm).itm(5)} {slc(ACC1:if:acc#17.itm).itm(6)} -attr xrf 61199 -attr oid 376 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC1:if:acc#17.itm).itm}
load net {ACC1:if:acc#17.itm(0)} -attr vt d
load net {ACC1:if:acc#17.itm(1)} -attr vt d
load net {ACC1:if:acc#17.itm(2)} -attr vt d
load net {ACC1:if:acc#17.itm(3)} -attr vt d
load net {ACC1:if:acc#17.itm(4)} -attr vt d
load net {ACC1:if:acc#17.itm(5)} -attr vt d
load net {ACC1:if:acc#17.itm(6)} -attr vt d
load net {ACC1:if:acc#17.itm(7)} -attr vt d
load netBundle {ACC1:if:acc#17.itm} 8 {ACC1:if:acc#17.itm(0)} {ACC1:if:acc#17.itm(1)} {ACC1:if:acc#17.itm(2)} {ACC1:if:acc#17.itm(3)} {ACC1:if:acc#17.itm(4)} {ACC1:if:acc#17.itm(5)} {ACC1:if:acc#17.itm(6)} {ACC1:if:acc#17.itm(7)} -attr xrf 61200 -attr oid 377 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#17.itm}
load net {conc#536.itm(0)} -attr vt d
load net {conc#536.itm(1)} -attr vt d
load net {conc#536.itm(2)} -attr vt d
load net {conc#536.itm(3)} -attr vt d
load net {conc#536.itm(4)} -attr vt d
load net {conc#536.itm(5)} -attr vt d
load net {conc#536.itm(6)} -attr vt d
load netBundle {conc#536.itm} 7 {conc#536.itm(0)} {conc#536.itm(1)} {conc#536.itm(2)} {conc#536.itm(3)} {conc#536.itm(4)} {conc#536.itm(5)} {conc#536.itm(6)} -attr xrf 61201 -attr oid 378 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#536.itm}
load net {ACC1-1:exs#15.itm(0)} -attr vt d
load net {ACC1-1:exs#15.itm(1)} -attr vt d
load netBundle {ACC1-1:exs#15.itm} 2 {ACC1-1:exs#15.itm(0)} {ACC1-1:exs#15.itm(1)} -attr xrf 61202 -attr oid 379 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-1:exs#15.itm}
load net {ACC1:if:conc#52.itm(0)} -attr vt d
load net {ACC1:if:conc#52.itm(1)} -attr vt d
load net {ACC1:if:conc#52.itm(2)} -attr vt d
load net {ACC1:if:conc#52.itm(3)} -attr vt d
load net {ACC1:if:conc#52.itm(4)} -attr vt d
load net {ACC1:if:conc#52.itm(5)} -attr vt d
load net {ACC1:if:conc#52.itm(6)} -attr vt d
load netBundle {ACC1:if:conc#52.itm} 7 {ACC1:if:conc#52.itm(0)} {ACC1:if:conc#52.itm(1)} {ACC1:if:conc#52.itm(2)} {ACC1:if:conc#52.itm(3)} {ACC1:if:conc#52.itm(4)} {ACC1:if:conc#52.itm(5)} {ACC1:if:conc#52.itm(6)} -attr xrf 61203 -attr oid 380 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:conc#52.itm}
load net {ACC1:if:slc#3.itm(0)} -attr vt d
load net {ACC1:if:slc#3.itm(1)} -attr vt d
load net {ACC1:if:slc#3.itm(2)} -attr vt d
load net {ACC1:if:slc#3.itm(3)} -attr vt d
load net {ACC1:if:slc#3.itm(4)} -attr vt d
load net {ACC1:if:slc#3.itm(5)} -attr vt d
load netBundle {ACC1:if:slc#3.itm} 6 {ACC1:if:slc#3.itm(0)} {ACC1:if:slc#3.itm(1)} {ACC1:if:slc#3.itm(2)} {ACC1:if:slc#3.itm(3)} {ACC1:if:slc#3.itm(4)} {ACC1:if:slc#3.itm(5)} -attr xrf 61204 -attr oid 381 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:slc#3.itm}
load net {ACC1:if:acc#15.itm(0)} -attr vt d
load net {ACC1:if:acc#15.itm(1)} -attr vt d
load net {ACC1:if:acc#15.itm(2)} -attr vt d
load net {ACC1:if:acc#15.itm(3)} -attr vt d
load net {ACC1:if:acc#15.itm(4)} -attr vt d
load net {ACC1:if:acc#15.itm(5)} -attr vt d
load net {ACC1:if:acc#15.itm(6)} -attr vt d
load netBundle {ACC1:if:acc#15.itm} 7 {ACC1:if:acc#15.itm(0)} {ACC1:if:acc#15.itm(1)} {ACC1:if:acc#15.itm(2)} {ACC1:if:acc#15.itm(3)} {ACC1:if:acc#15.itm(4)} {ACC1:if:acc#15.itm(5)} {ACC1:if:acc#15.itm(6)} -attr xrf 61205 -attr oid 382 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#15.itm}
load net {conc#537.itm(0)} -attr vt d
load net {conc#537.itm(1)} -attr vt d
load net {conc#537.itm(2)} -attr vt d
load net {conc#537.itm(3)} -attr vt d
load net {conc#537.itm(4)} -attr vt d
load netBundle {conc#537.itm} 5 {conc#537.itm(0)} {conc#537.itm(1)} {conc#537.itm(2)} {conc#537.itm(3)} {conc#537.itm(4)} -attr xrf 61206 -attr oid 383 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#537.itm}
load net {ACC1:if:slc#1.itm(0)} -attr vt d
load net {ACC1:if:slc#1.itm(1)} -attr vt d
load net {ACC1:if:slc#1.itm(2)} -attr vt d
load net {ACC1:if:slc#1.itm(3)} -attr vt d
load netBundle {ACC1:if:slc#1.itm} 4 {ACC1:if:slc#1.itm(0)} {ACC1:if:slc#1.itm(1)} {ACC1:if:slc#1.itm(2)} {ACC1:if:slc#1.itm(3)} -attr xrf 61207 -attr oid 384 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:slc#1.itm}
load net {ACC1:if:acc#14.itm(0)} -attr vt d
load net {ACC1:if:acc#14.itm(1)} -attr vt d
load net {ACC1:if:acc#14.itm(2)} -attr vt d
load net {ACC1:if:acc#14.itm(3)} -attr vt d
load net {ACC1:if:acc#14.itm(4)} -attr vt d
load netBundle {ACC1:if:acc#14.itm} 5 {ACC1:if:acc#14.itm(0)} {ACC1:if:acc#14.itm(1)} {ACC1:if:acc#14.itm(2)} {ACC1:if:acc#14.itm(3)} {ACC1:if:acc#14.itm(4)} -attr xrf 61208 -attr oid 385 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#14.itm}
load net {conc#538.itm(0)} -attr vt d
load net {conc#538.itm(1)} -attr vt d
load net {conc#538.itm(2)} -attr vt d
load netBundle {conc#538.itm} 3 {conc#538.itm(0)} {conc#538.itm(1)} {conc#538.itm(2)} -attr xrf 61209 -attr oid 386 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#538.itm}
load net {ACC1:if:not#12.itm(0)} -attr vt d
load net {ACC1:if:not#12.itm(1)} -attr vt d
load netBundle {ACC1:if:not#12.itm} 2 {ACC1:if:not#12.itm(0)} {ACC1:if:not#12.itm(1)} -attr xrf 61210 -attr oid 387 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:not#12.itm}
load net {slc(acc#10.psp#1.sva)#3.itm(0)} -attr vt d
load net {slc(acc#10.psp#1.sva)#3.itm(1)} -attr vt d
load netBundle {slc(acc#10.psp#1.sva)#3.itm} 2 {slc(acc#10.psp#1.sva)#3.itm(0)} {slc(acc#10.psp#1.sva)#3.itm(1)} -attr xrf 61211 -attr oid 388 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(acc#10.psp#1.sva)#3.itm}
load net {ACC1:if:exs#20.itm(0)} -attr vt d
load net {ACC1:if:exs#20.itm(1)} -attr vt d
load net {ACC1:if:exs#20.itm(2)} -attr vt d
load netBundle {ACC1:if:exs#20.itm} 3 {ACC1:if:exs#20.itm(0)} {ACC1:if:exs#20.itm(1)} {ACC1:if:exs#20.itm(2)} -attr xrf 61212 -attr oid 389 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:exs#20.itm}
load net {ACC1:if:conc#46.itm(0)} -attr vt d
load net {ACC1:if:conc#46.itm(1)} -attr vt d
load netBundle {ACC1:if:conc#46.itm} 2 {ACC1:if:conc#46.itm(0)} {ACC1:if:conc#46.itm(1)} -attr xrf 61213 -attr oid 390 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:conc#46.itm}
load net {ACC1:if:conc#48.itm(0)} -attr vt d
load net {ACC1:if:conc#48.itm(1)} -attr vt d
load net {ACC1:if:conc#48.itm(2)} -attr vt d
load net {ACC1:if:conc#48.itm(3)} -attr vt d
load net {ACC1:if:conc#48.itm(4)} -attr vt d
load netBundle {ACC1:if:conc#48.itm} 5 {ACC1:if:conc#48.itm(0)} {ACC1:if:conc#48.itm(1)} {ACC1:if:conc#48.itm(2)} {ACC1:if:conc#48.itm(3)} {ACC1:if:conc#48.itm(4)} -attr xrf 61214 -attr oid 391 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:conc#48.itm}
load net {ACC1-1:exs#17.itm(0)} -attr vt d
load net {ACC1-1:exs#17.itm(1)} -attr vt d
load netBundle {ACC1-1:exs#17.itm} 2 {ACC1-1:exs#17.itm(0)} {ACC1-1:exs#17.itm(1)} -attr xrf 61215 -attr oid 392 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-1:exs#17.itm}
load net {conc#539.itm(0)} -attr vt d
load net {conc#539.itm(1)} -attr vt d
load net {conc#539.itm(2)} -attr vt d
load netBundle {conc#539.itm} 3 {conc#539.itm(0)} {conc#539.itm(1)} {conc#539.itm(2)} -attr xrf 61216 -attr oid 393 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#539.itm}
load net {ACC1:conc#267.itm(0)} -attr vt d
load net {ACC1:conc#267.itm(1)} -attr vt d
load netBundle {ACC1:conc#267.itm} 2 {ACC1:conc#267.itm(0)} {ACC1:conc#267.itm(1)} -attr xrf 61217 -attr oid 394 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#267.itm}
load net {ACC1:if:acc#20.itm(0)} -attr vt d
load net {ACC1:if:acc#20.itm(1)} -attr vt d
load net {ACC1:if:acc#20.itm(2)} -attr vt d
load net {ACC1:if:acc#20.itm(3)} -attr vt d
load net {ACC1:if:acc#20.itm(4)} -attr vt d
load net {ACC1:if:acc#20.itm(5)} -attr vt d
load net {ACC1:if:acc#20.itm(6)} -attr vt d
load net {ACC1:if:acc#20.itm(7)} -attr vt d
load net {ACC1:if:acc#20.itm(8)} -attr vt d
load net {ACC1:if:acc#20.itm(9)} -attr vt d
load netBundle {ACC1:if:acc#20.itm} 10 {ACC1:if:acc#20.itm(0)} {ACC1:if:acc#20.itm(1)} {ACC1:if:acc#20.itm(2)} {ACC1:if:acc#20.itm(3)} {ACC1:if:acc#20.itm(4)} {ACC1:if:acc#20.itm(5)} {ACC1:if:acc#20.itm(6)} {ACC1:if:acc#20.itm(7)} {ACC1:if:acc#20.itm(8)} {ACC1:if:acc#20.itm(9)} -attr xrf 61218 -attr oid 395 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#20.itm}
load net {conc#540.itm(0)} -attr vt d
load net {conc#540.itm(1)} -attr vt d
load net {conc#540.itm(2)} -attr vt d
load net {conc#540.itm(3)} -attr vt d
load net {conc#540.itm(4)} -attr vt d
load net {conc#540.itm(5)} -attr vt d
load net {conc#540.itm(6)} -attr vt d
load net {conc#540.itm(7)} -attr vt d
load net {conc#540.itm(8)} -attr vt d
load net {conc#540.itm(9)} -attr vt d
load netBundle {conc#540.itm} 10 {conc#540.itm(0)} {conc#540.itm(1)} {conc#540.itm(2)} {conc#540.itm(3)} {conc#540.itm(4)} {conc#540.itm(5)} {conc#540.itm(6)} {conc#540.itm(7)} {conc#540.itm(8)} {conc#540.itm(9)} -attr xrf 61219 -attr oid 396 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#540.itm}
load net {ACC1:if:exs#30.itm(0)} -attr vt d
load net {ACC1:if:exs#30.itm(1)} -attr vt d
load netBundle {ACC1:if:exs#30.itm} 2 {ACC1:if:exs#30.itm(0)} {ACC1:if:exs#30.itm(1)} -attr xrf 61220 -attr oid 397 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:exs#30.itm}
load net {ACC1:if:slc#7.itm(0)} -attr vt d
load net {ACC1:if:slc#7.itm(1)} -attr vt d
load net {ACC1:if:slc#7.itm(2)} -attr vt d
load net {ACC1:if:slc#7.itm(3)} -attr vt d
load net {ACC1:if:slc#7.itm(4)} -attr vt d
load net {ACC1:if:slc#7.itm(5)} -attr vt d
load net {ACC1:if:slc#7.itm(6)} -attr vt d
load net {ACC1:if:slc#7.itm(7)} -attr vt d
load netBundle {ACC1:if:slc#7.itm} 8 {ACC1:if:slc#7.itm(0)} {ACC1:if:slc#7.itm(1)} {ACC1:if:slc#7.itm(2)} {ACC1:if:slc#7.itm(3)} {ACC1:if:slc#7.itm(4)} {ACC1:if:slc#7.itm(5)} {ACC1:if:slc#7.itm(6)} {ACC1:if:slc#7.itm(7)} -attr xrf 61221 -attr oid 398 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:slc#7.itm}
load net {ACC1:if:acc#18.itm(0)} -attr vt d
load net {ACC1:if:acc#18.itm(1)} -attr vt d
load net {ACC1:if:acc#18.itm(2)} -attr vt d
load net {ACC1:if:acc#18.itm(3)} -attr vt d
load net {ACC1:if:acc#18.itm(4)} -attr vt d
load net {ACC1:if:acc#18.itm(5)} -attr vt d
load net {ACC1:if:acc#18.itm(6)} -attr vt d
load net {ACC1:if:acc#18.itm(7)} -attr vt d
load net {ACC1:if:acc#18.itm(8)} -attr vt d
load netBundle {ACC1:if:acc#18.itm} 9 {ACC1:if:acc#18.itm(0)} {ACC1:if:acc#18.itm(1)} {ACC1:if:acc#18.itm(2)} {ACC1:if:acc#18.itm(3)} {ACC1:if:acc#18.itm(4)} {ACC1:if:acc#18.itm(5)} {ACC1:if:acc#18.itm(6)} {ACC1:if:acc#18.itm(7)} {ACC1:if:acc#18.itm(8)} -attr xrf 61222 -attr oid 399 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#18.itm}
load net {conc#541.itm(0)} -attr vt d
load net {conc#541.itm(1)} -attr vt d
load net {conc#541.itm(2)} -attr vt d
load net {conc#541.itm(3)} -attr vt d
load net {conc#541.itm(4)} -attr vt d
load net {conc#541.itm(5)} -attr vt d
load net {conc#541.itm(6)} -attr vt d
load net {conc#541.itm(7)} -attr vt d
load net {conc#541.itm(8)} -attr vt d
load netBundle {conc#541.itm} 9 {conc#541.itm(0)} {conc#541.itm(1)} {conc#541.itm(2)} {conc#541.itm(3)} {conc#541.itm(4)} {conc#541.itm(5)} {conc#541.itm(6)} {conc#541.itm(7)} {conc#541.itm(8)} -attr xrf 61223 -attr oid 400 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#541.itm}
load net {ACC1:if:slc#2.itm(0)} -attr vt d
load net {ACC1:if:slc#2.itm(1)} -attr vt d
load net {ACC1:if:slc#2.itm(2)} -attr vt d
load net {ACC1:if:slc#2.itm(3)} -attr vt d
load net {ACC1:if:slc#2.itm(4)} -attr vt d
load net {ACC1:if:slc#2.itm(5)} -attr vt d
load net {ACC1:if:slc#2.itm(6)} -attr vt d
load net {ACC1:if:slc#2.itm(7)} -attr vt d
load netBundle {ACC1:if:slc#2.itm} 8 {ACC1:if:slc#2.itm(0)} {ACC1:if:slc#2.itm(1)} {ACC1:if:slc#2.itm(2)} {ACC1:if:slc#2.itm(3)} {ACC1:if:slc#2.itm(4)} {ACC1:if:slc#2.itm(5)} {ACC1:if:slc#2.itm(6)} {ACC1:if:slc#2.itm(7)} -attr xrf 61224 -attr oid 401 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:slc#2.itm}
load net {ACC1:if:acc#16.itm(0)} -attr vt d
load net {ACC1:if:acc#16.itm(1)} -attr vt d
load net {ACC1:if:acc#16.itm(2)} -attr vt d
load net {ACC1:if:acc#16.itm(3)} -attr vt d
load net {ACC1:if:acc#16.itm(4)} -attr vt d
load net {ACC1:if:acc#16.itm(5)} -attr vt d
load net {ACC1:if:acc#16.itm(6)} -attr vt d
load net {ACC1:if:acc#16.itm(7)} -attr vt d
load net {ACC1:if:acc#16.itm(8)} -attr vt d
load netBundle {ACC1:if:acc#16.itm} 9 {ACC1:if:acc#16.itm(0)} {ACC1:if:acc#16.itm(1)} {ACC1:if:acc#16.itm(2)} {ACC1:if:acc#16.itm(3)} {ACC1:if:acc#16.itm(4)} {ACC1:if:acc#16.itm(5)} {ACC1:if:acc#16.itm(6)} {ACC1:if:acc#16.itm(7)} {ACC1:if:acc#16.itm(8)} -attr xrf 61225 -attr oid 402 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#16.itm}
load net {conc#542.itm(0)} -attr vt d
load net {conc#542.itm(1)} -attr vt d
load net {conc#542.itm(2)} -attr vt d
load net {conc#542.itm(3)} -attr vt d
load net {conc#542.itm(4)} -attr vt d
load net {conc#542.itm(5)} -attr vt d
load net {conc#542.itm(6)} -attr vt d
load netBundle {conc#542.itm} 7 {conc#542.itm(0)} {conc#542.itm(1)} {conc#542.itm(2)} {conc#542.itm(3)} {conc#542.itm(4)} {conc#542.itm(5)} {conc#542.itm(6)} -attr xrf 61226 -attr oid 403 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#542.itm}
load net {ACC1:if:exs#34.itm(0)} -attr vt d
load net {ACC1:if:exs#34.itm(1)} -attr vt d
load netBundle {ACC1:if:exs#34.itm} 2 {ACC1:if:exs#34.itm(0)} {ACC1:if:exs#34.itm(1)} -attr xrf 61227 -attr oid 404 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:exs#34.itm}
load net {conc#543.itm(0)} -attr vt d
load net {conc#543.itm(1)} -attr vt d
load net {conc#543.itm(2)} -attr vt d
load net {conc#543.itm(3)} -attr vt d
load net {conc#543.itm(4)} -attr vt d
load net {conc#543.itm(5)} -attr vt d
load net {conc#543.itm(6)} -attr vt d
load netBundle {conc#543.itm} 7 {conc#543.itm(0)} {conc#543.itm(1)} {conc#543.itm(2)} {conc#543.itm(3)} {conc#543.itm(4)} {conc#543.itm(5)} {conc#543.itm(6)} -attr xrf 61228 -attr oid 405 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#543.itm}
load net {ACC1:if:not#83.itm(0)} -attr vt d
load net {ACC1:if:not#83.itm(1)} -attr vt d
load netBundle {ACC1:if:not#83.itm} 2 {ACC1:if:not#83.itm(0)} {ACC1:if:not#83.itm(1)} -attr xrf 61229 -attr oid 406 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:not#83.itm}
load net {slc(acc#9.psp#1.sva)#8.itm(0)} -attr vt d
load net {slc(acc#9.psp#1.sva)#8.itm(1)} -attr vt d
load netBundle {slc(acc#9.psp#1.sva)#8.itm} 2 {slc(acc#9.psp#1.sva)#8.itm(0)} {slc(acc#9.psp#1.sva)#8.itm(1)} -attr xrf 61230 -attr oid 407 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(acc#9.psp#1.sva)#8.itm}
load net {ACC1-1:exs#42.itm(0)} -attr vt d
load net {ACC1-1:exs#42.itm(1)} -attr vt d
load netBundle {ACC1-1:exs#42.itm} 2 {ACC1-1:exs#42.itm(0)} {ACC1-1:exs#42.itm(1)} -attr xrf 61231 -attr oid 408 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-1:exs#42.itm}
load net {conc#544.itm(0)} -attr vt d
load net {conc#544.itm(1)} -attr vt d
load net {conc#544.itm(2)} -attr vt d
load net {conc#544.itm(3)} -attr vt d
load net {conc#544.itm(4)} -attr vt d
load net {conc#544.itm(5)} -attr vt d
load net {conc#544.itm(6)} -attr vt d
load net {conc#544.itm(7)} -attr vt d
load net {conc#544.itm(8)} -attr vt d
load netBundle {conc#544.itm} 9 {conc#544.itm(0)} {conc#544.itm(1)} {conc#544.itm(2)} {conc#544.itm(3)} {conc#544.itm(4)} {conc#544.itm(5)} {conc#544.itm(6)} {conc#544.itm(7)} {conc#544.itm(8)} -attr xrf 61232 -attr oid 409 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#544.itm}
load net {ACC1:if:exs#36.itm(0)} -attr vt d
load net {ACC1:if:exs#36.itm(1)} -attr vt d
load netBundle {ACC1:if:exs#36.itm} 2 {ACC1:if:exs#36.itm(0)} {ACC1:if:exs#36.itm(1)} -attr xrf 61233 -attr oid 410 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:exs#36.itm}
load net {ACC1:conc#368.itm(0)} -attr vt d
load net {ACC1:conc#368.itm(1)} -attr vt d
load net {ACC1:conc#368.itm(2)} -attr vt d
load net {ACC1:conc#368.itm(3)} -attr vt d
load net {ACC1:conc#368.itm(4)} -attr vt d
load net {ACC1:conc#368.itm(5)} -attr vt d
load net {ACC1:conc#368.itm(6)} -attr vt d
load net {ACC1:conc#368.itm(7)} -attr vt d
load net {ACC1:conc#368.itm(8)} -attr vt d
load net {ACC1:conc#368.itm(9)} -attr vt d
load netBundle {ACC1:conc#368.itm} 10 {ACC1:conc#368.itm(0)} {ACC1:conc#368.itm(1)} {ACC1:conc#368.itm(2)} {ACC1:conc#368.itm(3)} {ACC1:conc#368.itm(4)} {ACC1:conc#368.itm(5)} {ACC1:conc#368.itm(6)} {ACC1:conc#368.itm(7)} {ACC1:conc#368.itm(8)} {ACC1:conc#368.itm(9)} -attr xrf 61234 -attr oid 411 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#368.itm}
load net {ACC1:acc#101.itm(0)} -attr vt d
load net {ACC1:acc#101.itm(1)} -attr vt d
load net {ACC1:acc#101.itm(2)} -attr vt d
load net {ACC1:acc#101.itm(3)} -attr vt d
load net {ACC1:acc#101.itm(4)} -attr vt d
load net {ACC1:acc#101.itm(5)} -attr vt d
load net {ACC1:acc#101.itm(6)} -attr vt d
load net {ACC1:acc#101.itm(7)} -attr vt d
load net {ACC1:acc#101.itm(8)} -attr vt d
load netBundle {ACC1:acc#101.itm} 9 {ACC1:acc#101.itm(0)} {ACC1:acc#101.itm(1)} {ACC1:acc#101.itm(2)} {ACC1:acc#101.itm(3)} {ACC1:acc#101.itm(4)} {ACC1:acc#101.itm(5)} {ACC1:acc#101.itm(6)} {ACC1:acc#101.itm(7)} {ACC1:acc#101.itm(8)} -attr xrf 61235 -attr oid 412 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#101.itm}
load net {conc#545.itm(0)} -attr vt d
load net {conc#545.itm(1)} -attr vt d
load net {conc#545.itm(2)} -attr vt d
load net {conc#545.itm(3)} -attr vt d
load net {conc#545.itm(4)} -attr vt d
load net {conc#545.itm(5)} -attr vt d
load net {conc#545.itm(6)} -attr vt d
load net {conc#545.itm(7)} -attr vt d
load netBundle {conc#545.itm} 8 {conc#545.itm(0)} {conc#545.itm(1)} {conc#545.itm(2)} {conc#545.itm(3)} {conc#545.itm(4)} {conc#545.itm(5)} {conc#545.itm(6)} {conc#545.itm(7)} -attr xrf 61236 -attr oid 413 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#545.itm}
load net {ACC1-3:exs#46.itm(0)} -attr vt d
load net {ACC1-3:exs#46.itm(1)} -attr vt d
load netBundle {ACC1-3:exs#46.itm} 2 {ACC1-3:exs#46.itm(0)} {ACC1-3:exs#46.itm(1)} -attr xrf 61237 -attr oid 414 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:exs#46.itm}
load net {ACC1:slc#71.itm(0)} -attr vt d
load net {ACC1:slc#71.itm(1)} -attr vt d
load net {ACC1:slc#71.itm(2)} -attr vt d
load net {ACC1:slc#71.itm(3)} -attr vt d
load net {ACC1:slc#71.itm(4)} -attr vt d
load net {ACC1:slc#71.itm(5)} -attr vt d
load net {ACC1:slc#71.itm(6)} -attr vt d
load net {ACC1:slc#71.itm(7)} -attr vt d
load netBundle {ACC1:slc#71.itm} 8 {ACC1:slc#71.itm(0)} {ACC1:slc#71.itm(1)} {ACC1:slc#71.itm(2)} {ACC1:slc#71.itm(3)} {ACC1:slc#71.itm(4)} {ACC1:slc#71.itm(5)} {ACC1:slc#71.itm(6)} {ACC1:slc#71.itm(7)} -attr xrf 61238 -attr oid 415 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#71.itm}
load net {ACC1:acc#69.itm(0)} -attr vt d
load net {ACC1:acc#69.itm(1)} -attr vt d
load net {ACC1:acc#69.itm(2)} -attr vt d
load net {ACC1:acc#69.itm(3)} -attr vt d
load net {ACC1:acc#69.itm(4)} -attr vt d
load net {ACC1:acc#69.itm(5)} -attr vt d
load net {ACC1:acc#69.itm(6)} -attr vt d
load net {ACC1:acc#69.itm(7)} -attr vt d
load net {ACC1:acc#69.itm(8)} -attr vt d
load netBundle {ACC1:acc#69.itm} 9 {ACC1:acc#69.itm(0)} {ACC1:acc#69.itm(1)} {ACC1:acc#69.itm(2)} {ACC1:acc#69.itm(3)} {ACC1:acc#69.itm(4)} {ACC1:acc#69.itm(5)} {ACC1:acc#69.itm(6)} {ACC1:acc#69.itm(7)} {ACC1:acc#69.itm(8)} -attr xrf 61239 -attr oid 416 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#69.itm}
load net {conc#546.itm(0)} -attr vt d
load net {conc#546.itm(1)} -attr vt d
load net {conc#546.itm(2)} -attr vt d
load net {conc#546.itm(3)} -attr vt d
load net {conc#546.itm(4)} -attr vt d
load net {conc#546.itm(5)} -attr vt d
load net {conc#546.itm(6)} -attr vt d
load net {conc#546.itm(7)} -attr vt d
load net {conc#546.itm(8)} -attr vt d
load netBundle {conc#546.itm} 9 {conc#546.itm(0)} {conc#546.itm(1)} {conc#546.itm(2)} {conc#546.itm(3)} {conc#546.itm(4)} {conc#546.itm(5)} {conc#546.itm(6)} {conc#546.itm(7)} {conc#546.itm(8)} -attr xrf 61240 -attr oid 417 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#546.itm}
load net {ACC1-3:exs#49.itm(0)} -attr vt d
load net {ACC1-3:exs#49.itm(1)} -attr vt d
load netBundle {ACC1-3:exs#49.itm} 2 {ACC1-3:exs#49.itm(0)} {ACC1-3:exs#49.itm(1)} -attr xrf 61241 -attr oid 418 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:exs#49.itm}
load net {ACC1:conc#313.itm(0)} -attr vt d
load net {ACC1:conc#313.itm(1)} -attr vt d
load net {ACC1:conc#313.itm(2)} -attr vt d
load net {ACC1:conc#313.itm(3)} -attr vt d
load net {ACC1:conc#313.itm(4)} -attr vt d
load net {ACC1:conc#313.itm(5)} -attr vt d
load net {ACC1:conc#313.itm(6)} -attr vt d
load net {ACC1:conc#313.itm(7)} -attr vt d
load netBundle {ACC1:conc#313.itm} 8 {ACC1:conc#313.itm(0)} {ACC1:conc#313.itm(1)} {ACC1:conc#313.itm(2)} {ACC1:conc#313.itm(3)} {ACC1:conc#313.itm(4)} {ACC1:conc#313.itm(5)} {ACC1:conc#313.itm(6)} {ACC1:conc#313.itm(7)} -attr xrf 61242 -attr oid 419 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#313.itm}
load net {ACC1:slc#45.itm(0)} -attr vt d
load net {ACC1:slc#45.itm(1)} -attr vt d
load net {ACC1:slc#45.itm(2)} -attr vt d
load net {ACC1:slc#45.itm(3)} -attr vt d
load net {ACC1:slc#45.itm(4)} -attr vt d
load net {ACC1:slc#45.itm(5)} -attr vt d
load net {ACC1:slc#45.itm(6)} -attr vt d
load netBundle {ACC1:slc#45.itm} 7 {ACC1:slc#45.itm(0)} {ACC1:slc#45.itm(1)} {ACC1:slc#45.itm(2)} {ACC1:slc#45.itm(3)} {ACC1:slc#45.itm(4)} {ACC1:slc#45.itm(5)} {ACC1:slc#45.itm(6)} -attr xrf 61243 -attr oid 420 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#45.itm}
load net {ACC1:acc#67.itm(0)} -attr vt d
load net {ACC1:acc#67.itm(1)} -attr vt d
load net {ACC1:acc#67.itm(2)} -attr vt d
load net {ACC1:acc#67.itm(3)} -attr vt d
load net {ACC1:acc#67.itm(4)} -attr vt d
load net {ACC1:acc#67.itm(5)} -attr vt d
load net {ACC1:acc#67.itm(6)} -attr vt d
load net {ACC1:acc#67.itm(7)} -attr vt d
load netBundle {ACC1:acc#67.itm} 8 {ACC1:acc#67.itm(0)} {ACC1:acc#67.itm(1)} {ACC1:acc#67.itm(2)} {ACC1:acc#67.itm(3)} {ACC1:acc#67.itm(4)} {ACC1:acc#67.itm(5)} {ACC1:acc#67.itm(6)} {ACC1:acc#67.itm(7)} -attr xrf 61244 -attr oid 421 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#67.itm}
load net {conc#547.itm(0)} -attr vt d
load net {conc#547.itm(1)} -attr vt d
load net {conc#547.itm(2)} -attr vt d
load net {conc#547.itm(3)} -attr vt d
load net {conc#547.itm(4)} -attr vt d
load net {conc#547.itm(5)} -attr vt d
load net {conc#547.itm(6)} -attr vt d
load netBundle {conc#547.itm} 7 {conc#547.itm(0)} {conc#547.itm(1)} {conc#547.itm(2)} {conc#547.itm(3)} {conc#547.itm(4)} {conc#547.itm(5)} {conc#547.itm(6)} -attr xrf 61245 -attr oid 422 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#547.itm}
load net {ACC1-3:exs#52.itm(0)} -attr vt d
load net {ACC1-3:exs#52.itm(1)} -attr vt d
load netBundle {ACC1-3:exs#52.itm} 2 {ACC1-3:exs#52.itm(0)} {ACC1-3:exs#52.itm(1)} -attr xrf 61246 -attr oid 423 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:exs#52.itm}
load net {conc#548.itm(0)} -attr vt d
load net {conc#548.itm(1)} -attr vt d
load net {conc#548.itm(2)} -attr vt d
load net {conc#548.itm(3)} -attr vt d
load net {conc#548.itm(4)} -attr vt d
load net {conc#548.itm(5)} -attr vt d
load netBundle {conc#548.itm} 6 {conc#548.itm(0)} {conc#548.itm(1)} {conc#548.itm(2)} {conc#548.itm(3)} {conc#548.itm(4)} {conc#548.itm(5)} -attr xrf 61247 -attr oid 424 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#548.itm}
load net {conc#549.itm(0)} -attr vt d
load net {conc#549.itm(1)} -attr vt d
load net {conc#549.itm(2)} -attr vt d
load netBundle {conc#549.itm} 3 {conc#549.itm(0)} {conc#549.itm(1)} {conc#549.itm(2)} -attr xrf 61248 -attr oid 425 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#549.itm}
load net {ACC1:conc#316.itm(0)} -attr vt d
load net {ACC1:conc#316.itm(1)} -attr vt d
load netBundle {ACC1:conc#316.itm} 2 {ACC1:conc#316.itm(0)} {ACC1:conc#316.itm(1)} -attr xrf 61249 -attr oid 426 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#316.itm}
load net {ACC1:acc#70.itm(0)} -attr vt d
load net {ACC1:acc#70.itm(1)} -attr vt d
load net {ACC1:acc#70.itm(2)} -attr vt d
load net {ACC1:acc#70.itm(3)} -attr vt d
load net {ACC1:acc#70.itm(4)} -attr vt d
load net {ACC1:acc#70.itm(5)} -attr vt d
load net {ACC1:acc#70.itm(6)} -attr vt d
load net {ACC1:acc#70.itm(7)} -attr vt d
load net {ACC1:acc#70.itm(8)} -attr vt d
load net {ACC1:acc#70.itm(9)} -attr vt d
load netBundle {ACC1:acc#70.itm} 10 {ACC1:acc#70.itm(0)} {ACC1:acc#70.itm(1)} {ACC1:acc#70.itm(2)} {ACC1:acc#70.itm(3)} {ACC1:acc#70.itm(4)} {ACC1:acc#70.itm(5)} {ACC1:acc#70.itm(6)} {ACC1:acc#70.itm(7)} {ACC1:acc#70.itm(8)} {ACC1:acc#70.itm(9)} -attr xrf 61250 -attr oid 427 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#70.itm}
load net {conc#550.itm(0)} -attr vt d
load net {conc#550.itm(1)} -attr vt d
load net {conc#550.itm(2)} -attr vt d
load net {conc#550.itm(3)} -attr vt d
load net {conc#550.itm(4)} -attr vt d
load net {conc#550.itm(5)} -attr vt d
load net {conc#550.itm(6)} -attr vt d
load net {conc#550.itm(7)} -attr vt d
load net {conc#550.itm(8)} -attr vt d
load netBundle {conc#550.itm} 9 {conc#550.itm(0)} {conc#550.itm(1)} {conc#550.itm(2)} {conc#550.itm(3)} {conc#550.itm(4)} {conc#550.itm(5)} {conc#550.itm(6)} {conc#550.itm(7)} {conc#550.itm(8)} -attr xrf 61251 -attr oid 428 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#550.itm}
load net {ACC1:slc#46.itm(0)} -attr vt d
load net {ACC1:slc#46.itm(1)} -attr vt d
load net {ACC1:slc#46.itm(2)} -attr vt d
load net {ACC1:slc#46.itm(3)} -attr vt d
load net {ACC1:slc#46.itm(4)} -attr vt d
load net {ACC1:slc#46.itm(5)} -attr vt d
load net {ACC1:slc#46.itm(6)} -attr vt d
load net {ACC1:slc#46.itm(7)} -attr vt d
load netBundle {ACC1:slc#46.itm} 8 {ACC1:slc#46.itm(0)} {ACC1:slc#46.itm(1)} {ACC1:slc#46.itm(2)} {ACC1:slc#46.itm(3)} {ACC1:slc#46.itm(4)} {ACC1:slc#46.itm(5)} {ACC1:slc#46.itm(6)} {ACC1:slc#46.itm(7)} -attr xrf 61252 -attr oid 429 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#46.itm}
load net {ACC1:acc#68.itm(0)} -attr vt d
load net {ACC1:acc#68.itm(1)} -attr vt d
load net {ACC1:acc#68.itm(2)} -attr vt d
load net {ACC1:acc#68.itm(3)} -attr vt d
load net {ACC1:acc#68.itm(4)} -attr vt d
load net {ACC1:acc#68.itm(5)} -attr vt d
load net {ACC1:acc#68.itm(6)} -attr vt d
load net {ACC1:acc#68.itm(7)} -attr vt d
load net {ACC1:acc#68.itm(8)} -attr vt d
load netBundle {ACC1:acc#68.itm} 9 {ACC1:acc#68.itm(0)} {ACC1:acc#68.itm(1)} {ACC1:acc#68.itm(2)} {ACC1:acc#68.itm(3)} {ACC1:acc#68.itm(4)} {ACC1:acc#68.itm(5)} {ACC1:acc#68.itm(6)} {ACC1:acc#68.itm(7)} {ACC1:acc#68.itm(8)} -attr xrf 61253 -attr oid 430 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#68.itm}
load net {conc#551.itm(0)} -attr vt d
load net {conc#551.itm(1)} -attr vt d
load net {conc#551.itm(2)} -attr vt d
load net {conc#551.itm(3)} -attr vt d
load net {conc#551.itm(4)} -attr vt d
load net {conc#551.itm(5)} -attr vt d
load net {conc#551.itm(6)} -attr vt d
load net {conc#551.itm(7)} -attr vt d
load netBundle {conc#551.itm} 8 {conc#551.itm(0)} {conc#551.itm(1)} {conc#551.itm(2)} {conc#551.itm(3)} {conc#551.itm(4)} {conc#551.itm(5)} {conc#551.itm(6)} {conc#551.itm(7)} -attr xrf 61254 -attr oid 431 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#551.itm}
load net {ACC1:conc#311.itm(0)} -attr vt d
load net {ACC1:conc#311.itm(1)} -attr vt d
load net {ACC1:conc#311.itm(2)} -attr vt d
load net {ACC1:conc#311.itm(3)} -attr vt d
load net {ACC1:conc#311.itm(4)} -attr vt d
load net {ACC1:conc#311.itm(5)} -attr vt d
load net {ACC1:conc#311.itm(6)} -attr vt d
load netBundle {ACC1:conc#311.itm} 7 {ACC1:conc#311.itm(0)} {ACC1:conc#311.itm(1)} {ACC1:conc#311.itm(2)} {ACC1:conc#311.itm(3)} {ACC1:conc#311.itm(4)} {ACC1:conc#311.itm(5)} {ACC1:conc#311.itm(6)} -attr xrf 61255 -attr oid 432 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#311.itm}
load net {ACC1:slc#44.itm(0)} -attr vt d
load net {ACC1:slc#44.itm(1)} -attr vt d
load net {ACC1:slc#44.itm(2)} -attr vt d
load net {ACC1:slc#44.itm(3)} -attr vt d
load net {ACC1:slc#44.itm(4)} -attr vt d
load net {ACC1:slc#44.itm(5)} -attr vt d
load netBundle {ACC1:slc#44.itm} 6 {ACC1:slc#44.itm(0)} {ACC1:slc#44.itm(1)} {ACC1:slc#44.itm(2)} {ACC1:slc#44.itm(3)} {ACC1:slc#44.itm(4)} {ACC1:slc#44.itm(5)} -attr xrf 61256 -attr oid 433 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#44.itm}
load net {ACC1:acc#66.itm(0)} -attr vt d
load net {ACC1:acc#66.itm(1)} -attr vt d
load net {ACC1:acc#66.itm(2)} -attr vt d
load net {ACC1:acc#66.itm(3)} -attr vt d
load net {ACC1:acc#66.itm(4)} -attr vt d
load net {ACC1:acc#66.itm(5)} -attr vt d
load net {ACC1:acc#66.itm(6)} -attr vt d
load netBundle {ACC1:acc#66.itm} 7 {ACC1:acc#66.itm(0)} {ACC1:acc#66.itm(1)} {ACC1:acc#66.itm(2)} {ACC1:acc#66.itm(3)} {ACC1:acc#66.itm(4)} {ACC1:acc#66.itm(5)} {ACC1:acc#66.itm(6)} -attr xrf 61257 -attr oid 434 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#66.itm}
load net {conc#552.itm(0)} -attr vt d
load net {conc#552.itm(1)} -attr vt d
load net {conc#552.itm(2)} -attr vt d
load net {conc#552.itm(3)} -attr vt d
load net {conc#552.itm(4)} -attr vt d
load netBundle {conc#552.itm} 5 {conc#552.itm(0)} {conc#552.itm(1)} {conc#552.itm(2)} {conc#552.itm(3)} {conc#552.itm(4)} -attr xrf 61258 -attr oid 435 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#552.itm}
load net {ACC1:slc#43.itm(0)} -attr vt d
load net {ACC1:slc#43.itm(1)} -attr vt d
load net {ACC1:slc#43.itm(2)} -attr vt d
load net {ACC1:slc#43.itm(3)} -attr vt d
load netBundle {ACC1:slc#43.itm} 4 {ACC1:slc#43.itm(0)} {ACC1:slc#43.itm(1)} {ACC1:slc#43.itm(2)} {ACC1:slc#43.itm(3)} -attr xrf 61259 -attr oid 436 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#43.itm}
load net {ACC1:acc#65.itm(0)} -attr vt d
load net {ACC1:acc#65.itm(1)} -attr vt d
load net {ACC1:acc#65.itm(2)} -attr vt d
load net {ACC1:acc#65.itm(3)} -attr vt d
load net {ACC1:acc#65.itm(4)} -attr vt d
load netBundle {ACC1:acc#65.itm} 5 {ACC1:acc#65.itm(0)} {ACC1:acc#65.itm(1)} {ACC1:acc#65.itm(2)} {ACC1:acc#65.itm(3)} {ACC1:acc#65.itm(4)} -attr xrf 61260 -attr oid 437 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#65.itm}
load net {conc#553.itm(0)} -attr vt d
load net {conc#553.itm(1)} -attr vt d
load net {conc#553.itm(2)} -attr vt d
load net {conc#553.itm(3)} -attr vt d
load netBundle {conc#553.itm} 4 {conc#553.itm(0)} {conc#553.itm(1)} {conc#553.itm(2)} {conc#553.itm(3)} -attr xrf 61261 -attr oid 438 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#553.itm}
load net {ACC1:slc#42.itm(0)} -attr vt d
load net {ACC1:slc#42.itm(1)} -attr vt d
load net {ACC1:slc#42.itm(2)} -attr vt d
load netBundle {ACC1:slc#42.itm} 3 {ACC1:slc#42.itm(0)} {ACC1:slc#42.itm(1)} {ACC1:slc#42.itm(2)} -attr xrf 61262 -attr oid 439 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#42.itm}
load net {ACC1:acc#64.itm(0)} -attr vt d
load net {ACC1:acc#64.itm(1)} -attr vt d
load net {ACC1:acc#64.itm(2)} -attr vt d
load net {ACC1:acc#64.itm(3)} -attr vt d
load netBundle {ACC1:acc#64.itm} 4 {ACC1:acc#64.itm(0)} {ACC1:acc#64.itm(1)} {ACC1:acc#64.itm(2)} {ACC1:acc#64.itm(3)} -attr xrf 61263 -attr oid 440 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#64.itm}
load net {conc#554.itm(0)} -attr vt d
load net {conc#554.itm(1)} -attr vt d
load net {conc#554.itm(2)} -attr vt d
load netBundle {conc#554.itm} 3 {conc#554.itm(0)} {conc#554.itm(1)} {conc#554.itm(2)} -attr xrf 61264 -attr oid 441 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#554.itm}
load net {conc#555.itm(0)} -attr vt d
load net {conc#555.itm(1)} -attr vt d
load net {conc#555.itm(2)} -attr vt d
load netBundle {conc#555.itm} 3 {conc#555.itm(0)} {conc#555.itm(1)} {conc#555.itm(2)} -attr xrf 61265 -attr oid 442 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#555.itm}
load net {ACC1:conc#305.itm(0)} -attr vt d
load net {ACC1:conc#305.itm(1)} -attr vt d
load net {ACC1:conc#305.itm(2)} -attr vt d
load netBundle {ACC1:conc#305.itm} 3 {ACC1:conc#305.itm(0)} {ACC1:conc#305.itm(1)} {ACC1:conc#305.itm(2)} -attr xrf 61266 -attr oid 443 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#305.itm}
load net {slc(acc#2.psp.sva)#4.itm(0)} -attr vt d
load net {slc(acc#2.psp.sva)#4.itm(1)} -attr vt d
load netBundle {slc(acc#2.psp.sva)#4.itm} 2 {slc(acc#2.psp.sva)#4.itm(0)} {slc(acc#2.psp.sva)#4.itm(1)} -attr xrf 61267 -attr oid 444 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(acc#2.psp.sva)#4.itm}
load net {ACC1:conc#307.itm(0)} -attr vt d
load net {ACC1:conc#307.itm(1)} -attr vt d
load net {ACC1:conc#307.itm(2)} -attr vt d
load net {ACC1:conc#307.itm(3)} -attr vt d
load net {ACC1:conc#307.itm(4)} -attr vt d
load netBundle {ACC1:conc#307.itm} 5 {ACC1:conc#307.itm(0)} {ACC1:conc#307.itm(1)} {ACC1:conc#307.itm(2)} {ACC1:conc#307.itm(3)} {ACC1:conc#307.itm(4)} -attr xrf 61268 -attr oid 445 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#307.itm}
load net {ACC1-3:exs#3.itm(0)} -attr vt d
load net {ACC1-3:exs#3.itm(1)} -attr vt d
load netBundle {ACC1-3:exs#3.itm} 2 {ACC1-3:exs#3.itm(0)} {ACC1-3:exs#3.itm(1)} -attr xrf 61269 -attr oid 446 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:exs#3.itm}
load net {ACC1:acc#50.itm(0)} -attr vt d
load net {ACC1:acc#50.itm(1)} -attr vt d
load net {ACC1:acc#50.itm(2)} -attr vt d
load net {ACC1:acc#50.itm(3)} -attr vt d
load net {ACC1:acc#50.itm(4)} -attr vt d
load net {ACC1:acc#50.itm(5)} -attr vt d
load net {ACC1:acc#50.itm(6)} -attr vt d
load net {ACC1:acc#50.itm(7)} -attr vt d
load net {ACC1:acc#50.itm(8)} -attr vt d
load net {ACC1:acc#50.itm(9)} -attr vt d
load net {ACC1:acc#50.itm(10)} -attr vt d
load netBundle {ACC1:acc#50.itm} 11 {ACC1:acc#50.itm(0)} {ACC1:acc#50.itm(1)} {ACC1:acc#50.itm(2)} {ACC1:acc#50.itm(3)} {ACC1:acc#50.itm(4)} {ACC1:acc#50.itm(5)} {ACC1:acc#50.itm(6)} {ACC1:acc#50.itm(7)} {ACC1:acc#50.itm(8)} {ACC1:acc#50.itm(9)} {ACC1:acc#50.itm(10)} -attr xrf 61270 -attr oid 447 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#50.itm}
load net {slc(regs.regs(0).sva).itm(0)} -attr vt d
load net {slc(regs.regs(0).sva).itm(1)} -attr vt d
load net {slc(regs.regs(0).sva).itm(2)} -attr vt d
load net {slc(regs.regs(0).sva).itm(3)} -attr vt d
load net {slc(regs.regs(0).sva).itm(4)} -attr vt d
load net {slc(regs.regs(0).sva).itm(5)} -attr vt d
load net {slc(regs.regs(0).sva).itm(6)} -attr vt d
load net {slc(regs.regs(0).sva).itm(7)} -attr vt d
load net {slc(regs.regs(0).sva).itm(8)} -attr vt d
load net {slc(regs.regs(0).sva).itm(9)} -attr vt d
load netBundle {slc(regs.regs(0).sva).itm} 10 {slc(regs.regs(0).sva).itm(0)} {slc(regs.regs(0).sva).itm(1)} {slc(regs.regs(0).sva).itm(2)} {slc(regs.regs(0).sva).itm(3)} {slc(regs.regs(0).sva).itm(4)} {slc(regs.regs(0).sva).itm(5)} {slc(regs.regs(0).sva).itm(6)} {slc(regs.regs(0).sva).itm(7)} {slc(regs.regs(0).sva).itm(8)} {slc(regs.regs(0).sva).itm(9)} -attr xrf 61271 -attr oid 448 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva).itm}
load net {slc(regs.regs(0).sva)#1.itm(0)} -attr vt d
load net {slc(regs.regs(0).sva)#1.itm(1)} -attr vt d
load net {slc(regs.regs(0).sva)#1.itm(2)} -attr vt d
load net {slc(regs.regs(0).sva)#1.itm(3)} -attr vt d
load net {slc(regs.regs(0).sva)#1.itm(4)} -attr vt d
load net {slc(regs.regs(0).sva)#1.itm(5)} -attr vt d
load net {slc(regs.regs(0).sva)#1.itm(6)} -attr vt d
load net {slc(regs.regs(0).sva)#1.itm(7)} -attr vt d
load net {slc(regs.regs(0).sva)#1.itm(8)} -attr vt d
load net {slc(regs.regs(0).sva)#1.itm(9)} -attr vt d
load netBundle {slc(regs.regs(0).sva)#1.itm} 10 {slc(regs.regs(0).sva)#1.itm(0)} {slc(regs.regs(0).sva)#1.itm(1)} {slc(regs.regs(0).sva)#1.itm(2)} {slc(regs.regs(0).sva)#1.itm(3)} {slc(regs.regs(0).sva)#1.itm(4)} {slc(regs.regs(0).sva)#1.itm(5)} {slc(regs.regs(0).sva)#1.itm(6)} {slc(regs.regs(0).sva)#1.itm(7)} {slc(regs.regs(0).sva)#1.itm(8)} {slc(regs.regs(0).sva)#1.itm(9)} -attr xrf 61272 -attr oid 449 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#1.itm}
load net {slc(regs.regs(0).sva)#2.itm(0)} -attr vt d
load net {slc(regs.regs(0).sva)#2.itm(1)} -attr vt d
load net {slc(regs.regs(0).sva)#2.itm(2)} -attr vt d
load net {slc(regs.regs(0).sva)#2.itm(3)} -attr vt d
load net {slc(regs.regs(0).sva)#2.itm(4)} -attr vt d
load net {slc(regs.regs(0).sva)#2.itm(5)} -attr vt d
load net {slc(regs.regs(0).sva)#2.itm(6)} -attr vt d
load net {slc(regs.regs(0).sva)#2.itm(7)} -attr vt d
load net {slc(regs.regs(0).sva)#2.itm(8)} -attr vt d
load net {slc(regs.regs(0).sva)#2.itm(9)} -attr vt d
load netBundle {slc(regs.regs(0).sva)#2.itm} 10 {slc(regs.regs(0).sva)#2.itm(0)} {slc(regs.regs(0).sva)#2.itm(1)} {slc(regs.regs(0).sva)#2.itm(2)} {slc(regs.regs(0).sva)#2.itm(3)} {slc(regs.regs(0).sva)#2.itm(4)} {slc(regs.regs(0).sva)#2.itm(5)} {slc(regs.regs(0).sva)#2.itm(6)} {slc(regs.regs(0).sva)#2.itm(7)} {slc(regs.regs(0).sva)#2.itm(8)} {slc(regs.regs(0).sva)#2.itm(9)} -attr xrf 61273 -attr oid 450 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#2.itm}
load net {ACC1:acc#43.itm(0)} -attr vt d
load net {ACC1:acc#43.itm(1)} -attr vt d
load net {ACC1:acc#43.itm(2)} -attr vt d
load net {ACC1:acc#43.itm(3)} -attr vt d
load net {ACC1:acc#43.itm(4)} -attr vt d
load net {ACC1:acc#43.itm(5)} -attr vt d
load net {ACC1:acc#43.itm(6)} -attr vt d
load net {ACC1:acc#43.itm(7)} -attr vt d
load net {ACC1:acc#43.itm(8)} -attr vt d
load net {ACC1:acc#43.itm(9)} -attr vt d
load net {ACC1:acc#43.itm(10)} -attr vt d
load netBundle {ACC1:acc#43.itm} 11 {ACC1:acc#43.itm(0)} {ACC1:acc#43.itm(1)} {ACC1:acc#43.itm(2)} {ACC1:acc#43.itm(3)} {ACC1:acc#43.itm(4)} {ACC1:acc#43.itm(5)} {ACC1:acc#43.itm(6)} {ACC1:acc#43.itm(7)} {ACC1:acc#43.itm(8)} {ACC1:acc#43.itm(9)} {ACC1:acc#43.itm(10)} -attr xrf 61274 -attr oid 451 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#43.itm}
load net {slc(regs.regs(0).sva)#3.itm(0)} -attr vt d
load net {slc(regs.regs(0).sva)#3.itm(1)} -attr vt d
load net {slc(regs.regs(0).sva)#3.itm(2)} -attr vt d
load net {slc(regs.regs(0).sva)#3.itm(3)} -attr vt d
load net {slc(regs.regs(0).sva)#3.itm(4)} -attr vt d
load net {slc(regs.regs(0).sva)#3.itm(5)} -attr vt d
load net {slc(regs.regs(0).sva)#3.itm(6)} -attr vt d
load net {slc(regs.regs(0).sva)#3.itm(7)} -attr vt d
load net {slc(regs.regs(0).sva)#3.itm(8)} -attr vt d
load net {slc(regs.regs(0).sva)#3.itm(9)} -attr vt d
load netBundle {slc(regs.regs(0).sva)#3.itm} 10 {slc(regs.regs(0).sva)#3.itm(0)} {slc(regs.regs(0).sva)#3.itm(1)} {slc(regs.regs(0).sva)#3.itm(2)} {slc(regs.regs(0).sva)#3.itm(3)} {slc(regs.regs(0).sva)#3.itm(4)} {slc(regs.regs(0).sva)#3.itm(5)} {slc(regs.regs(0).sva)#3.itm(6)} {slc(regs.regs(0).sva)#3.itm(7)} {slc(regs.regs(0).sva)#3.itm(8)} {slc(regs.regs(0).sva)#3.itm(9)} -attr xrf 61275 -attr oid 452 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#3.itm}
load net {slc(regs.regs(0).sva)#4.itm(0)} -attr vt d
load net {slc(regs.regs(0).sva)#4.itm(1)} -attr vt d
load net {slc(regs.regs(0).sva)#4.itm(2)} -attr vt d
load net {slc(regs.regs(0).sva)#4.itm(3)} -attr vt d
load net {slc(regs.regs(0).sva)#4.itm(4)} -attr vt d
load net {slc(regs.regs(0).sva)#4.itm(5)} -attr vt d
load net {slc(regs.regs(0).sva)#4.itm(6)} -attr vt d
load net {slc(regs.regs(0).sva)#4.itm(7)} -attr vt d
load net {slc(regs.regs(0).sva)#4.itm(8)} -attr vt d
load net {slc(regs.regs(0).sva)#4.itm(9)} -attr vt d
load netBundle {slc(regs.regs(0).sva)#4.itm} 10 {slc(regs.regs(0).sva)#4.itm(0)} {slc(regs.regs(0).sva)#4.itm(1)} {slc(regs.regs(0).sva)#4.itm(2)} {slc(regs.regs(0).sva)#4.itm(3)} {slc(regs.regs(0).sva)#4.itm(4)} {slc(regs.regs(0).sva)#4.itm(5)} {slc(regs.regs(0).sva)#4.itm(6)} {slc(regs.regs(0).sva)#4.itm(7)} {slc(regs.regs(0).sva)#4.itm(8)} {slc(regs.regs(0).sva)#4.itm(9)} -attr xrf 61276 -attr oid 453 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#4.itm}
load net {slc(regs.regs(0).sva)#5.itm(0)} -attr vt d
load net {slc(regs.regs(0).sva)#5.itm(1)} -attr vt d
load net {slc(regs.regs(0).sva)#5.itm(2)} -attr vt d
load net {slc(regs.regs(0).sva)#5.itm(3)} -attr vt d
load net {slc(regs.regs(0).sva)#5.itm(4)} -attr vt d
load net {slc(regs.regs(0).sva)#5.itm(5)} -attr vt d
load net {slc(regs.regs(0).sva)#5.itm(6)} -attr vt d
load net {slc(regs.regs(0).sva)#5.itm(7)} -attr vt d
load net {slc(regs.regs(0).sva)#5.itm(8)} -attr vt d
load net {slc(regs.regs(0).sva)#5.itm(9)} -attr vt d
load netBundle {slc(regs.regs(0).sva)#5.itm} 10 {slc(regs.regs(0).sva)#5.itm(0)} {slc(regs.regs(0).sva)#5.itm(1)} {slc(regs.regs(0).sva)#5.itm(2)} {slc(regs.regs(0).sva)#5.itm(3)} {slc(regs.regs(0).sva)#5.itm(4)} {slc(regs.regs(0).sva)#5.itm(5)} {slc(regs.regs(0).sva)#5.itm(6)} {slc(regs.regs(0).sva)#5.itm(7)} {slc(regs.regs(0).sva)#5.itm(8)} {slc(regs.regs(0).sva)#5.itm(9)} -attr xrf 61277 -attr oid 454 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#5.itm}
load net {ACC1:slc#36.itm(0)} -attr vt d
load net {ACC1:slc#36.itm(1)} -attr vt d
load net {ACC1:slc#36.itm(2)} -attr vt d
load net {ACC1:slc#36.itm(3)} -attr vt d
load netBundle {ACC1:slc#36.itm} 4 {ACC1:slc#36.itm(0)} {ACC1:slc#36.itm(1)} {ACC1:slc#36.itm(2)} {ACC1:slc#36.itm(3)} -attr xrf 61278 -attr oid 455 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#36.itm}
load net {ACC1:acc#55.itm(0)} -attr vt d
load net {ACC1:acc#55.itm(1)} -attr vt d
load net {ACC1:acc#55.itm(2)} -attr vt d
load net {ACC1:acc#55.itm(3)} -attr vt d
load net {ACC1:acc#55.itm(4)} -attr vt d
load netBundle {ACC1:acc#55.itm} 5 {ACC1:acc#55.itm(0)} {ACC1:acc#55.itm(1)} {ACC1:acc#55.itm(2)} {ACC1:acc#55.itm(3)} {ACC1:acc#55.itm(4)} -attr xrf 61279 -attr oid 456 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#55.itm}
load net {conc#556.itm(0)} -attr vt d
load net {conc#556.itm(1)} -attr vt d
load net {conc#556.itm(2)} -attr vt d
load net {conc#556.itm(3)} -attr vt d
load netBundle {conc#556.itm} 4 {conc#556.itm(0)} {conc#556.itm(1)} {conc#556.itm(2)} {conc#556.itm(3)} -attr xrf 61280 -attr oid 457 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#556.itm}
load net {ACC1:slc#35.itm(0)} -attr vt d
load net {ACC1:slc#35.itm(1)} -attr vt d
load net {ACC1:slc#35.itm(2)} -attr vt d
load netBundle {ACC1:slc#35.itm} 3 {ACC1:slc#35.itm(0)} {ACC1:slc#35.itm(1)} {ACC1:slc#35.itm(2)} -attr xrf 61281 -attr oid 458 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#35.itm}
load net {ACC1:acc#54.itm(0)} -attr vt d
load net {ACC1:acc#54.itm(1)} -attr vt d
load net {ACC1:acc#54.itm(2)} -attr vt d
load net {ACC1:acc#54.itm(3)} -attr vt d
load netBundle {ACC1:acc#54.itm} 4 {ACC1:acc#54.itm(0)} {ACC1:acc#54.itm(1)} {ACC1:acc#54.itm(2)} {ACC1:acc#54.itm(3)} -attr xrf 61282 -attr oid 459 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#54.itm}
load net {conc#557.itm(0)} -attr vt d
load net {conc#557.itm(1)} -attr vt d
load net {conc#557.itm(2)} -attr vt d
load netBundle {conc#557.itm} 3 {conc#557.itm(0)} {conc#557.itm(1)} {conc#557.itm(2)} -attr xrf 61283 -attr oid 460 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#557.itm}
load net {ACC1:slc#33.itm(0)} -attr vt d
load net {ACC1:slc#33.itm(1)} -attr vt d
load netBundle {ACC1:slc#33.itm} 2 {ACC1:slc#33.itm(0)} {ACC1:slc#33.itm(1)} -attr xrf 61284 -attr oid 461 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#33.itm}
load net {ACC1:acc#52.itm(0)} -attr vt d
load net {ACC1:acc#52.itm(1)} -attr vt d
load net {ACC1:acc#52.itm(2)} -attr vt d
load netBundle {ACC1:acc#52.itm} 3 {ACC1:acc#52.itm(0)} {ACC1:acc#52.itm(1)} {ACC1:acc#52.itm(2)} -attr xrf 61285 -attr oid 462 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#52.itm}
load net {conc#558.itm(0)} -attr vt d
load net {conc#558.itm(1)} -attr vt d
load netBundle {conc#558.itm} 2 {conc#558.itm(0)} {conc#558.itm(1)} -attr xrf 61286 -attr oid 463 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#558.itm}
load net {ACC1:conc#283.itm(0)} -attr vt d
load net {ACC1:conc#283.itm(1)} -attr vt d
load netBundle {ACC1:conc#283.itm} 2 {ACC1:conc#283.itm(0)} {ACC1:conc#283.itm(1)} -attr xrf 61287 -attr oid 464 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#283.itm}
load net {ACC1:conc#287.itm(0)} -attr vt d
load net {ACC1:conc#287.itm(1)} -attr vt d
load net {ACC1:conc#287.itm(2)} -attr vt d
load netBundle {ACC1:conc#287.itm} 3 {ACC1:conc#287.itm(0)} {ACC1:conc#287.itm(1)} {ACC1:conc#287.itm(2)} -attr xrf 61288 -attr oid 465 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#287.itm}
load net {ACC1:slc#32.itm(0)} -attr vt d
load net {ACC1:slc#32.itm(1)} -attr vt d
load netBundle {ACC1:slc#32.itm} 2 {ACC1:slc#32.itm(0)} {ACC1:slc#32.itm(1)} -attr xrf 61289 -attr oid 466 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#32.itm}
load net {ACC1:acc#51.itm(0)} -attr vt d
load net {ACC1:acc#51.itm(1)} -attr vt d
load net {ACC1:acc#51.itm(2)} -attr vt d
load netBundle {ACC1:acc#51.itm} 3 {ACC1:acc#51.itm(0)} {ACC1:acc#51.itm(1)} {ACC1:acc#51.itm(2)} -attr xrf 61290 -attr oid 467 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#51.itm}
load net {conc#559.itm(0)} -attr vt d
load net {conc#559.itm(1)} -attr vt d
load netBundle {conc#559.itm} 2 {conc#559.itm(0)} {conc#559.itm(1)} -attr xrf 61291 -attr oid 468 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#559.itm}
load net {ACC1:conc#281.itm(0)} -attr vt d
load net {ACC1:conc#281.itm(1)} -attr vt d
load netBundle {ACC1:conc#281.itm} 2 {ACC1:conc#281.itm(0)} {ACC1:conc#281.itm(1)} -attr xrf 61292 -attr oid 469 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#281.itm}
load net {ACC1:conc#289.itm(0)} -attr vt d
load net {ACC1:conc#289.itm(1)} -attr vt d
load net {ACC1:conc#289.itm(2)} -attr vt d
load netBundle {ACC1:conc#289.itm} 3 {ACC1:conc#289.itm(0)} {ACC1:conc#289.itm(1)} {ACC1:conc#289.itm(2)} -attr xrf 61293 -attr oid 470 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#289.itm}
load net {ACC1:slc#34.itm(0)} -attr vt d
load net {ACC1:slc#34.itm(1)} -attr vt d
load netBundle {ACC1:slc#34.itm} 2 {ACC1:slc#34.itm(0)} {ACC1:slc#34.itm(1)} -attr xrf 61294 -attr oid 471 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#34.itm}
load net {ACC1:acc#53.itm(0)} -attr vt d
load net {ACC1:acc#53.itm(1)} -attr vt d
load net {ACC1:acc#53.itm(2)} -attr vt d
load netBundle {ACC1:acc#53.itm} 3 {ACC1:acc#53.itm(0)} {ACC1:acc#53.itm(1)} {ACC1:acc#53.itm(2)} -attr xrf 61295 -attr oid 472 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#53.itm}
load net {conc#560.itm(0)} -attr vt d
load net {conc#560.itm(1)} -attr vt d
load netBundle {conc#560.itm} 2 {conc#560.itm(0)} {conc#560.itm(1)} -attr xrf 61296 -attr oid 473 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#560.itm}
load net {ACC1:conc#285.itm(0)} -attr vt d
load net {ACC1:conc#285.itm(1)} -attr vt d
load netBundle {ACC1:conc#285.itm} 2 {ACC1:conc#285.itm(0)} {ACC1:conc#285.itm(1)} -attr xrf 61297 -attr oid 474 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#285.itm}
load net {conc#561.itm(0)} -attr vt d
load net {conc#561.itm(1)} -attr vt d
load net {conc#561.itm(2)} -attr vt d
load net {conc#561.itm(3)} -attr vt d
load netBundle {conc#561.itm} 4 {conc#561.itm(0)} {conc#561.itm(1)} {conc#561.itm(2)} {conc#561.itm(3)} -attr xrf 61298 -attr oid 475 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#561.itm}
load net {ACC1:slc#31.itm(0)} -attr vt d
load net {ACC1:slc#31.itm(1)} -attr vt d
load net {ACC1:slc#31.itm(2)} -attr vt d
load net {ACC1:slc#31.itm(3)} -attr vt d
load netBundle {ACC1:slc#31.itm} 4 {ACC1:slc#31.itm(0)} {ACC1:slc#31.itm(1)} {ACC1:slc#31.itm(2)} {ACC1:slc#31.itm(3)} -attr xrf 61299 -attr oid 476 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#31.itm}
load net {ACC1:acc#48.itm(0)} -attr vt d
load net {ACC1:acc#48.itm(1)} -attr vt d
load net {ACC1:acc#48.itm(2)} -attr vt d
load net {ACC1:acc#48.itm(3)} -attr vt d
load net {ACC1:acc#48.itm(4)} -attr vt d
load netBundle {ACC1:acc#48.itm} 5 {ACC1:acc#48.itm(0)} {ACC1:acc#48.itm(1)} {ACC1:acc#48.itm(2)} {ACC1:acc#48.itm(3)} {ACC1:acc#48.itm(4)} -attr xrf 61300 -attr oid 477 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#48.itm}
load net {conc#562.itm(0)} -attr vt d
load net {conc#562.itm(1)} -attr vt d
load net {conc#562.itm(2)} -attr vt d
load net {conc#562.itm(3)} -attr vt d
load netBundle {conc#562.itm} 4 {conc#562.itm(0)} {conc#562.itm(1)} {conc#562.itm(2)} {conc#562.itm(3)} -attr xrf 61301 -attr oid 478 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#562.itm}
load net {ACC1:slc#30.itm(0)} -attr vt d
load net {ACC1:slc#30.itm(1)} -attr vt d
load net {ACC1:slc#30.itm(2)} -attr vt d
load netBundle {ACC1:slc#30.itm} 3 {ACC1:slc#30.itm(0)} {ACC1:slc#30.itm(1)} {ACC1:slc#30.itm(2)} -attr xrf 61302 -attr oid 479 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#30.itm}
load net {ACC1:acc#47.itm(0)} -attr vt d
load net {ACC1:acc#47.itm(1)} -attr vt d
load net {ACC1:acc#47.itm(2)} -attr vt d
load net {ACC1:acc#47.itm(3)} -attr vt d
load netBundle {ACC1:acc#47.itm} 4 {ACC1:acc#47.itm(0)} {ACC1:acc#47.itm(1)} {ACC1:acc#47.itm(2)} {ACC1:acc#47.itm(3)} -attr xrf 61303 -attr oid 480 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#47.itm}
load net {conc#563.itm(0)} -attr vt d
load net {conc#563.itm(1)} -attr vt d
load net {conc#563.itm(2)} -attr vt d
load netBundle {conc#563.itm} 3 {conc#563.itm(0)} {conc#563.itm(1)} {conc#563.itm(2)} -attr xrf 61304 -attr oid 481 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#563.itm}
load net {ACC1:slc#28.itm(0)} -attr vt d
load net {ACC1:slc#28.itm(1)} -attr vt d
load netBundle {ACC1:slc#28.itm} 2 {ACC1:slc#28.itm(0)} {ACC1:slc#28.itm(1)} -attr xrf 61305 -attr oid 482 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#28.itm}
load net {ACC1:acc#45.itm(0)} -attr vt d
load net {ACC1:acc#45.itm(1)} -attr vt d
load net {ACC1:acc#45.itm(2)} -attr vt d
load netBundle {ACC1:acc#45.itm} 3 {ACC1:acc#45.itm(0)} {ACC1:acc#45.itm(1)} {ACC1:acc#45.itm(2)} -attr xrf 61306 -attr oid 483 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#45.itm}
load net {conc#564.itm(0)} -attr vt d
load net {conc#564.itm(1)} -attr vt d
load netBundle {conc#564.itm} 2 {conc#564.itm(0)} {conc#564.itm(1)} -attr xrf 61307 -attr oid 484 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#564.itm}
load net {ACC1:conc#272.itm(0)} -attr vt d
load net {ACC1:conc#272.itm(1)} -attr vt d
load netBundle {ACC1:conc#272.itm} 2 {ACC1:conc#272.itm(0)} {ACC1:conc#272.itm(1)} -attr xrf 61308 -attr oid 485 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#272.itm}
load net {ACC1:conc#276.itm(0)} -attr vt d
load net {ACC1:conc#276.itm(1)} -attr vt d
load net {ACC1:conc#276.itm(2)} -attr vt d
load netBundle {ACC1:conc#276.itm} 3 {ACC1:conc#276.itm(0)} {ACC1:conc#276.itm(1)} {ACC1:conc#276.itm(2)} -attr xrf 61309 -attr oid 486 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#276.itm}
load net {ACC1:slc#27.itm(0)} -attr vt d
load net {ACC1:slc#27.itm(1)} -attr vt d
load netBundle {ACC1:slc#27.itm} 2 {ACC1:slc#27.itm(0)} {ACC1:slc#27.itm(1)} -attr xrf 61310 -attr oid 487 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#27.itm}
load net {ACC1:acc#44.itm(0)} -attr vt d
load net {ACC1:acc#44.itm(1)} -attr vt d
load net {ACC1:acc#44.itm(2)} -attr vt d
load netBundle {ACC1:acc#44.itm} 3 {ACC1:acc#44.itm(0)} {ACC1:acc#44.itm(1)} {ACC1:acc#44.itm(2)} -attr xrf 61311 -attr oid 488 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#44.itm}
load net {conc#565.itm(0)} -attr vt d
load net {conc#565.itm(1)} -attr vt d
load netBundle {conc#565.itm} 2 {conc#565.itm(0)} {conc#565.itm(1)} -attr xrf 61312 -attr oid 489 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#565.itm}
load net {ACC1:conc#270.itm(0)} -attr vt d
load net {ACC1:conc#270.itm(1)} -attr vt d
load netBundle {ACC1:conc#270.itm} 2 {ACC1:conc#270.itm(0)} {ACC1:conc#270.itm(1)} -attr xrf 61313 -attr oid 490 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#270.itm}
load net {ACC1:conc#278.itm(0)} -attr vt d
load net {ACC1:conc#278.itm(1)} -attr vt d
load net {ACC1:conc#278.itm(2)} -attr vt d
load netBundle {ACC1:conc#278.itm} 3 {ACC1:conc#278.itm(0)} {ACC1:conc#278.itm(1)} {ACC1:conc#278.itm(2)} -attr xrf 61314 -attr oid 491 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#278.itm}
load net {ACC1:slc#29.itm(0)} -attr vt d
load net {ACC1:slc#29.itm(1)} -attr vt d
load netBundle {ACC1:slc#29.itm} 2 {ACC1:slc#29.itm(0)} {ACC1:slc#29.itm(1)} -attr xrf 61315 -attr oid 492 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#29.itm}
load net {ACC1:acc#46.itm(0)} -attr vt d
load net {ACC1:acc#46.itm(1)} -attr vt d
load net {ACC1:acc#46.itm(2)} -attr vt d
load netBundle {ACC1:acc#46.itm} 3 {ACC1:acc#46.itm(0)} {ACC1:acc#46.itm(1)} {ACC1:acc#46.itm(2)} -attr xrf 61316 -attr oid 493 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#46.itm}
load net {conc#566.itm(0)} -attr vt d
load net {conc#566.itm(1)} -attr vt d
load netBundle {conc#566.itm} 2 {conc#566.itm(0)} {conc#566.itm(1)} -attr xrf 61317 -attr oid 494 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#566.itm}
load net {ACC1:conc#274.itm(0)} -attr vt d
load net {ACC1:conc#274.itm(1)} -attr vt d
load netBundle {ACC1:conc#274.itm} 2 {ACC1:conc#274.itm(0)} {ACC1:conc#274.itm(1)} -attr xrf 61318 -attr oid 495 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#274.itm}
load net {conc#567.itm(0)} -attr vt d
load net {conc#567.itm(1)} -attr vt d
load net {conc#567.itm(2)} -attr vt d
load net {conc#567.itm(3)} -attr vt d
load netBundle {conc#567.itm} 4 {conc#567.itm(0)} {conc#567.itm(1)} {conc#567.itm(2)} {conc#567.itm(3)} -attr xrf 61319 -attr oid 496 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#567.itm}
load net {ACC1:acc#49.itm(0)} -attr vt d
load net {ACC1:acc#49.itm(1)} -attr vt d
load netBundle {ACC1:acc#49.itm} 2 {ACC1:acc#49.itm(0)} {ACC1:acc#49.itm(1)} -attr xrf 61320 -attr oid 497 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#49.itm}
load net {slc(acc#2.psp#2.sva)#1.itm(0)} -attr vt d
load net {slc(acc#2.psp#2.sva)#1.itm(1)} -attr vt d
load netBundle {slc(acc#2.psp#2.sva)#1.itm} 2 {slc(acc#2.psp#2.sva)#1.itm(0)} {slc(acc#2.psp#2.sva)#1.itm(1)} -attr xrf 61321 -attr oid 498 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(acc#2.psp#2.sva)#1.itm}
load net {ACC1:acc#56.itm(0)} -attr vt d
load net {ACC1:acc#56.itm(1)} -attr vt d
load netBundle {ACC1:acc#56.itm} 2 {ACC1:acc#56.itm(0)} {ACC1:acc#56.itm(1)} -attr xrf 61322 -attr oid 499 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#56.itm}
load net {slc(acc#10.psp#2.sva).itm(0)} -attr vt d
load net {slc(acc#10.psp#2.sva).itm(1)} -attr vt d
load netBundle {slc(acc#10.psp#2.sva).itm} 2 {slc(acc#10.psp#2.sva).itm(0)} {slc(acc#10.psp#2.sva).itm(1)} -attr xrf 61323 -attr oid 500 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(acc#10.psp#2.sva).itm}
load net {ACC1:acc#80.itm(0)} -attr vt d
load net {ACC1:acc#80.itm(1)} -attr vt d
load net {ACC1:acc#80.itm(2)} -attr vt d
load net {ACC1:acc#80.itm(3)} -attr vt d
load net {ACC1:acc#80.itm(4)} -attr vt d
load net {ACC1:acc#80.itm(5)} -attr vt d
load net {ACC1:acc#80.itm(6)} -attr vt d
load net {ACC1:acc#80.itm(7)} -attr vt d
load net {ACC1:acc#80.itm(8)} -attr vt d
load net {ACC1:acc#80.itm(9)} -attr vt d
load net {ACC1:acc#80.itm(10)} -attr vt d
load netBundle {ACC1:acc#80.itm} 11 {ACC1:acc#80.itm(0)} {ACC1:acc#80.itm(1)} {ACC1:acc#80.itm(2)} {ACC1:acc#80.itm(3)} {ACC1:acc#80.itm(4)} {ACC1:acc#80.itm(5)} {ACC1:acc#80.itm(6)} {ACC1:acc#80.itm(7)} {ACC1:acc#80.itm(8)} {ACC1:acc#80.itm(9)} {ACC1:acc#80.itm(10)} -attr xrf 61324 -attr oid 501 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#80.itm}
load net {ACC1:acc#86.itm(0)} -attr vt d
load net {ACC1:acc#86.itm(1)} -attr vt d
load netBundle {ACC1:acc#86.itm} 2 {ACC1:acc#86.itm(0)} {ACC1:acc#86.itm(1)} -attr xrf 61325 -attr oid 502 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#86.itm}
load net {slc(acc#10.psp.sva).itm(0)} -attr vt d
load net {slc(acc#10.psp.sva).itm(1)} -attr vt d
load netBundle {slc(acc#10.psp.sva).itm} 2 {slc(acc#10.psp.sva).itm(0)} {slc(acc#10.psp.sva).itm(1)} -attr xrf 61326 -attr oid 503 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(acc#10.psp.sva).itm}
load net {ACC1:slc#58.itm(0)} -attr vt d
load net {ACC1:slc#58.itm(1)} -attr vt d
load net {ACC1:slc#58.itm(2)} -attr vt d
load net {ACC1:slc#58.itm(3)} -attr vt d
load netBundle {ACC1:slc#58.itm} 4 {ACC1:slc#58.itm(0)} {ACC1:slc#58.itm(1)} {ACC1:slc#58.itm(2)} {ACC1:slc#58.itm(3)} -attr xrf 61327 -attr oid 504 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#58.itm}
load net {ACC1:acc#85.itm(0)} -attr vt d
load net {ACC1:acc#85.itm(1)} -attr vt d
load net {ACC1:acc#85.itm(2)} -attr vt d
load net {ACC1:acc#85.itm(3)} -attr vt d
load net {ACC1:acc#85.itm(4)} -attr vt d
load netBundle {ACC1:acc#85.itm} 5 {ACC1:acc#85.itm(0)} {ACC1:acc#85.itm(1)} {ACC1:acc#85.itm(2)} {ACC1:acc#85.itm(3)} {ACC1:acc#85.itm(4)} -attr xrf 61328 -attr oid 505 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#85.itm}
load net {conc#568.itm(0)} -attr vt d
load net {conc#568.itm(1)} -attr vt d
load net {conc#568.itm(2)} -attr vt d
load net {conc#568.itm(3)} -attr vt d
load netBundle {conc#568.itm} 4 {conc#568.itm(0)} {conc#568.itm(1)} {conc#568.itm(2)} {conc#568.itm(3)} -attr xrf 61329 -attr oid 506 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#568.itm}
load net {ACC1:slc#57.itm(0)} -attr vt d
load net {ACC1:slc#57.itm(1)} -attr vt d
load net {ACC1:slc#57.itm(2)} -attr vt d
load netBundle {ACC1:slc#57.itm} 3 {ACC1:slc#57.itm(0)} {ACC1:slc#57.itm(1)} {ACC1:slc#57.itm(2)} -attr xrf 61330 -attr oid 507 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#57.itm}
load net {ACC1:acc#84.itm(0)} -attr vt d
load net {ACC1:acc#84.itm(1)} -attr vt d
load net {ACC1:acc#84.itm(2)} -attr vt d
load net {ACC1:acc#84.itm(3)} -attr vt d
load netBundle {ACC1:acc#84.itm} 4 {ACC1:acc#84.itm(0)} {ACC1:acc#84.itm(1)} {ACC1:acc#84.itm(2)} {ACC1:acc#84.itm(3)} -attr xrf 61331 -attr oid 508 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#84.itm}
load net {conc#569.itm(0)} -attr vt d
load net {conc#569.itm(1)} -attr vt d
load net {conc#569.itm(2)} -attr vt d
load netBundle {conc#569.itm} 3 {conc#569.itm(0)} {conc#569.itm(1)} {conc#569.itm(2)} -attr xrf 61332 -attr oid 509 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#569.itm}
load net {ACC1:slc#55.itm(0)} -attr vt d
load net {ACC1:slc#55.itm(1)} -attr vt d
load netBundle {ACC1:slc#55.itm} 2 {ACC1:slc#55.itm(0)} {ACC1:slc#55.itm(1)} -attr xrf 61333 -attr oid 510 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#55.itm}
load net {ACC1:acc#82.itm(0)} -attr vt d
load net {ACC1:acc#82.itm(1)} -attr vt d
load net {ACC1:acc#82.itm(2)} -attr vt d
load netBundle {ACC1:acc#82.itm} 3 {ACC1:acc#82.itm(0)} {ACC1:acc#82.itm(1)} {ACC1:acc#82.itm(2)} -attr xrf 61334 -attr oid 511 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#82.itm}
load net {conc#570.itm(0)} -attr vt d
load net {conc#570.itm(1)} -attr vt d
load netBundle {conc#570.itm} 2 {conc#570.itm(0)} {conc#570.itm(1)} -attr xrf 61335 -attr oid 512 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#570.itm}
load net {ACC1:conc#332.itm(0)} -attr vt d
load net {ACC1:conc#332.itm(1)} -attr vt d
load netBundle {ACC1:conc#332.itm} 2 {ACC1:conc#332.itm(0)} {ACC1:conc#332.itm(1)} -attr xrf 61336 -attr oid 513 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#332.itm}
load net {ACC1:conc#336.itm(0)} -attr vt d
load net {ACC1:conc#336.itm(1)} -attr vt d
load net {ACC1:conc#336.itm(2)} -attr vt d
load netBundle {ACC1:conc#336.itm} 3 {ACC1:conc#336.itm(0)} {ACC1:conc#336.itm(1)} {ACC1:conc#336.itm(2)} -attr xrf 61337 -attr oid 514 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#336.itm}
load net {ACC1:slc#54.itm(0)} -attr vt d
load net {ACC1:slc#54.itm(1)} -attr vt d
load netBundle {ACC1:slc#54.itm} 2 {ACC1:slc#54.itm(0)} {ACC1:slc#54.itm(1)} -attr xrf 61338 -attr oid 515 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#54.itm}
load net {ACC1:acc#81.itm(0)} -attr vt d
load net {ACC1:acc#81.itm(1)} -attr vt d
load net {ACC1:acc#81.itm(2)} -attr vt d
load netBundle {ACC1:acc#81.itm} 3 {ACC1:acc#81.itm(0)} {ACC1:acc#81.itm(1)} {ACC1:acc#81.itm(2)} -attr xrf 61339 -attr oid 516 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#81.itm}
load net {conc#571.itm(0)} -attr vt d
load net {conc#571.itm(1)} -attr vt d
load netBundle {conc#571.itm} 2 {conc#571.itm(0)} {conc#571.itm(1)} -attr xrf 61340 -attr oid 517 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#571.itm}
load net {ACC1:conc#330.itm(0)} -attr vt d
load net {ACC1:conc#330.itm(1)} -attr vt d
load netBundle {ACC1:conc#330.itm} 2 {ACC1:conc#330.itm(0)} {ACC1:conc#330.itm(1)} -attr xrf 61341 -attr oid 518 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#330.itm}
load net {ACC1:conc#338.itm(0)} -attr vt d
load net {ACC1:conc#338.itm(1)} -attr vt d
load net {ACC1:conc#338.itm(2)} -attr vt d
load netBundle {ACC1:conc#338.itm} 3 {ACC1:conc#338.itm(0)} {ACC1:conc#338.itm(1)} {ACC1:conc#338.itm(2)} -attr xrf 61342 -attr oid 519 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#338.itm}
load net {ACC1:slc#56.itm(0)} -attr vt d
load net {ACC1:slc#56.itm(1)} -attr vt d
load netBundle {ACC1:slc#56.itm} 2 {ACC1:slc#56.itm(0)} {ACC1:slc#56.itm(1)} -attr xrf 61343 -attr oid 520 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#56.itm}
load net {ACC1:acc#83.itm(0)} -attr vt d
load net {ACC1:acc#83.itm(1)} -attr vt d
load net {ACC1:acc#83.itm(2)} -attr vt d
load netBundle {ACC1:acc#83.itm} 3 {ACC1:acc#83.itm(0)} {ACC1:acc#83.itm(1)} {ACC1:acc#83.itm(2)} -attr xrf 61344 -attr oid 521 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#83.itm}
load net {conc#572.itm(0)} -attr vt d
load net {conc#572.itm(1)} -attr vt d
load netBundle {conc#572.itm} 2 {conc#572.itm(0)} {conc#572.itm(1)} -attr xrf 61345 -attr oid 522 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#572.itm}
load net {ACC1:conc#334.itm(0)} -attr vt d
load net {ACC1:conc#334.itm(1)} -attr vt d
load netBundle {ACC1:conc#334.itm} 2 {ACC1:conc#334.itm(0)} {ACC1:conc#334.itm(1)} -attr xrf 61346 -attr oid 523 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#334.itm}
load net {conc#573.itm(0)} -attr vt d
load net {conc#573.itm(1)} -attr vt d
load net {conc#573.itm(2)} -attr vt d
load net {conc#573.itm(3)} -attr vt d
load netBundle {conc#573.itm} 4 {conc#573.itm(0)} {conc#573.itm(1)} {conc#573.itm(2)} {conc#573.itm(3)} -attr xrf 61347 -attr oid 524 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#573.itm}
load net {ACC1:acc#57.itm(0)} -attr vt d
load net {ACC1:acc#57.itm(1)} -attr vt d
load net {ACC1:acc#57.itm(2)} -attr vt d
load net {ACC1:acc#57.itm(3)} -attr vt d
load net {ACC1:acc#57.itm(4)} -attr vt d
load net {ACC1:acc#57.itm(5)} -attr vt d
load net {ACC1:acc#57.itm(6)} -attr vt d
load net {ACC1:acc#57.itm(7)} -attr vt d
load net {ACC1:acc#57.itm(8)} -attr vt d
load net {ACC1:acc#57.itm(9)} -attr vt d
load net {ACC1:acc#57.itm(10)} -attr vt d
load netBundle {ACC1:acc#57.itm} 11 {ACC1:acc#57.itm(0)} {ACC1:acc#57.itm(1)} {ACC1:acc#57.itm(2)} {ACC1:acc#57.itm(3)} {ACC1:acc#57.itm(4)} {ACC1:acc#57.itm(5)} {ACC1:acc#57.itm(6)} {ACC1:acc#57.itm(7)} {ACC1:acc#57.itm(8)} {ACC1:acc#57.itm(9)} {ACC1:acc#57.itm(10)} -attr xrf 61348 -attr oid 525 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#57.itm}
load net {ACC1:acc#63.itm(0)} -attr vt d
load net {ACC1:acc#63.itm(1)} -attr vt d
load netBundle {ACC1:acc#63.itm} 2 {ACC1:acc#63.itm(0)} {ACC1:acc#63.itm(1)} -attr xrf 61349 -attr oid 526 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#63.itm}
load net {slc(acc#2.psp.sva).itm(0)} -attr vt d
load net {slc(acc#2.psp.sva).itm(1)} -attr vt d
load netBundle {slc(acc#2.psp.sva).itm} 2 {slc(acc#2.psp.sva).itm(0)} {slc(acc#2.psp.sva).itm(1)} -attr xrf 61350 -attr oid 527 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(acc#2.psp.sva).itm}
load net {ACC1:slc#41.itm(0)} -attr vt d
load net {ACC1:slc#41.itm(1)} -attr vt d
load net {ACC1:slc#41.itm(2)} -attr vt d
load net {ACC1:slc#41.itm(3)} -attr vt d
load netBundle {ACC1:slc#41.itm} 4 {ACC1:slc#41.itm(0)} {ACC1:slc#41.itm(1)} {ACC1:slc#41.itm(2)} {ACC1:slc#41.itm(3)} -attr xrf 61351 -attr oid 528 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#41.itm}
load net {ACC1:acc#62.itm(0)} -attr vt d
load net {ACC1:acc#62.itm(1)} -attr vt d
load net {ACC1:acc#62.itm(2)} -attr vt d
load net {ACC1:acc#62.itm(3)} -attr vt d
load net {ACC1:acc#62.itm(4)} -attr vt d
load netBundle {ACC1:acc#62.itm} 5 {ACC1:acc#62.itm(0)} {ACC1:acc#62.itm(1)} {ACC1:acc#62.itm(2)} {ACC1:acc#62.itm(3)} {ACC1:acc#62.itm(4)} -attr xrf 61352 -attr oid 529 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#62.itm}
load net {conc#574.itm(0)} -attr vt d
load net {conc#574.itm(1)} -attr vt d
load net {conc#574.itm(2)} -attr vt d
load net {conc#574.itm(3)} -attr vt d
load netBundle {conc#574.itm} 4 {conc#574.itm(0)} {conc#574.itm(1)} {conc#574.itm(2)} {conc#574.itm(3)} -attr xrf 61353 -attr oid 530 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#574.itm}
load net {ACC1:slc#40.itm(0)} -attr vt d
load net {ACC1:slc#40.itm(1)} -attr vt d
load net {ACC1:slc#40.itm(2)} -attr vt d
load netBundle {ACC1:slc#40.itm} 3 {ACC1:slc#40.itm(0)} {ACC1:slc#40.itm(1)} {ACC1:slc#40.itm(2)} -attr xrf 61354 -attr oid 531 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#40.itm}
load net {ACC1:acc#61.itm(0)} -attr vt d
load net {ACC1:acc#61.itm(1)} -attr vt d
load net {ACC1:acc#61.itm(2)} -attr vt d
load net {ACC1:acc#61.itm(3)} -attr vt d
load netBundle {ACC1:acc#61.itm} 4 {ACC1:acc#61.itm(0)} {ACC1:acc#61.itm(1)} {ACC1:acc#61.itm(2)} {ACC1:acc#61.itm(3)} -attr xrf 61355 -attr oid 532 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#61.itm}
load net {conc#575.itm(0)} -attr vt d
load net {conc#575.itm(1)} -attr vt d
load net {conc#575.itm(2)} -attr vt d
load netBundle {conc#575.itm} 3 {conc#575.itm(0)} {conc#575.itm(1)} {conc#575.itm(2)} -attr xrf 61356 -attr oid 533 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#575.itm}
load net {ACC1:slc#38.itm(0)} -attr vt d
load net {ACC1:slc#38.itm(1)} -attr vt d
load netBundle {ACC1:slc#38.itm} 2 {ACC1:slc#38.itm(0)} {ACC1:slc#38.itm(1)} -attr xrf 61357 -attr oid 534 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#38.itm}
load net {ACC1:acc#59.itm(0)} -attr vt d
load net {ACC1:acc#59.itm(1)} -attr vt d
load net {ACC1:acc#59.itm(2)} -attr vt d
load netBundle {ACC1:acc#59.itm} 3 {ACC1:acc#59.itm(0)} {ACC1:acc#59.itm(1)} {ACC1:acc#59.itm(2)} -attr xrf 61358 -attr oid 535 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#59.itm}
load net {conc#576.itm(0)} -attr vt d
load net {conc#576.itm(1)} -attr vt d
load netBundle {conc#576.itm} 2 {conc#576.itm(0)} {conc#576.itm(1)} -attr xrf 61359 -attr oid 536 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#576.itm}
load net {ACC1:conc#294.itm(0)} -attr vt d
load net {ACC1:conc#294.itm(1)} -attr vt d
load netBundle {ACC1:conc#294.itm} 2 {ACC1:conc#294.itm(0)} {ACC1:conc#294.itm(1)} -attr xrf 61360 -attr oid 537 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#294.itm}
load net {ACC1:conc#298.itm(0)} -attr vt d
load net {ACC1:conc#298.itm(1)} -attr vt d
load net {ACC1:conc#298.itm(2)} -attr vt d
load netBundle {ACC1:conc#298.itm} 3 {ACC1:conc#298.itm(0)} {ACC1:conc#298.itm(1)} {ACC1:conc#298.itm(2)} -attr xrf 61361 -attr oid 538 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#298.itm}
load net {ACC1:slc#37.itm(0)} -attr vt d
load net {ACC1:slc#37.itm(1)} -attr vt d
load netBundle {ACC1:slc#37.itm} 2 {ACC1:slc#37.itm(0)} {ACC1:slc#37.itm(1)} -attr xrf 61362 -attr oid 539 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#37.itm}
load net {ACC1:acc#58.itm(0)} -attr vt d
load net {ACC1:acc#58.itm(1)} -attr vt d
load net {ACC1:acc#58.itm(2)} -attr vt d
load netBundle {ACC1:acc#58.itm} 3 {ACC1:acc#58.itm(0)} {ACC1:acc#58.itm(1)} {ACC1:acc#58.itm(2)} -attr xrf 61363 -attr oid 540 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#58.itm}
load net {conc#577.itm(0)} -attr vt d
load net {conc#577.itm(1)} -attr vt d
load netBundle {conc#577.itm} 2 {conc#577.itm(0)} {conc#577.itm(1)} -attr xrf 61364 -attr oid 541 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#577.itm}
load net {ACC1:conc#292.itm(0)} -attr vt d
load net {ACC1:conc#292.itm(1)} -attr vt d
load netBundle {ACC1:conc#292.itm} 2 {ACC1:conc#292.itm(0)} {ACC1:conc#292.itm(1)} -attr xrf 61365 -attr oid 542 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#292.itm}
load net {ACC1:conc#300.itm(0)} -attr vt d
load net {ACC1:conc#300.itm(1)} -attr vt d
load net {ACC1:conc#300.itm(2)} -attr vt d
load netBundle {ACC1:conc#300.itm} 3 {ACC1:conc#300.itm(0)} {ACC1:conc#300.itm(1)} {ACC1:conc#300.itm(2)} -attr xrf 61366 -attr oid 543 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#300.itm}
load net {ACC1:slc#39.itm(0)} -attr vt d
load net {ACC1:slc#39.itm(1)} -attr vt d
load netBundle {ACC1:slc#39.itm} 2 {ACC1:slc#39.itm(0)} {ACC1:slc#39.itm(1)} -attr xrf 61367 -attr oid 544 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#39.itm}
load net {ACC1:acc#60.itm(0)} -attr vt d
load net {ACC1:acc#60.itm(1)} -attr vt d
load net {ACC1:acc#60.itm(2)} -attr vt d
load netBundle {ACC1:acc#60.itm} 3 {ACC1:acc#60.itm(0)} {ACC1:acc#60.itm(1)} {ACC1:acc#60.itm(2)} -attr xrf 61368 -attr oid 545 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#60.itm}
load net {conc#578.itm(0)} -attr vt d
load net {conc#578.itm(1)} -attr vt d
load netBundle {conc#578.itm} 2 {conc#578.itm(0)} {conc#578.itm(1)} -attr xrf 61369 -attr oid 546 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#578.itm}
load net {ACC1:conc#296.itm(0)} -attr vt d
load net {ACC1:conc#296.itm(1)} -attr vt d
load netBundle {ACC1:conc#296.itm} 2 {ACC1:conc#296.itm(0)} {ACC1:conc#296.itm(1)} -attr xrf 61370 -attr oid 547 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#296.itm}
load net {conc#579.itm(0)} -attr vt d
load net {conc#579.itm(1)} -attr vt d
load net {conc#579.itm(2)} -attr vt d
load net {conc#579.itm(3)} -attr vt d
load netBundle {conc#579.itm} 4 {conc#579.itm(0)} {conc#579.itm(1)} {conc#579.itm(2)} {conc#579.itm(3)} -attr xrf 61371 -attr oid 548 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#579.itm}
load net {ACC1:acc#35.itm(0)} -attr vt d
load net {ACC1:acc#35.itm(1)} -attr vt d
load net {ACC1:acc#35.itm(2)} -attr vt d
load net {ACC1:acc#35.itm(3)} -attr vt d
load net {ACC1:acc#35.itm(4)} -attr vt d
load net {ACC1:acc#35.itm(5)} -attr vt d
load net {ACC1:acc#35.itm(6)} -attr vt d
load net {ACC1:acc#35.itm(7)} -attr vt d
load net {ACC1:acc#35.itm(8)} -attr vt d
load net {ACC1:acc#35.itm(9)} -attr vt d
load net {ACC1:acc#35.itm(10)} -attr vt d
load netBundle {ACC1:acc#35.itm} 11 {ACC1:acc#35.itm(0)} {ACC1:acc#35.itm(1)} {ACC1:acc#35.itm(2)} {ACC1:acc#35.itm(3)} {ACC1:acc#35.itm(4)} {ACC1:acc#35.itm(5)} {ACC1:acc#35.itm(6)} {ACC1:acc#35.itm(7)} {ACC1:acc#35.itm(8)} {ACC1:acc#35.itm(9)} {ACC1:acc#35.itm(10)} -attr xrf 61372 -attr oid 549 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#35.itm}
load net {slc(vin:rsc:mgc_in_wire.d).itm(0)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d).itm(1)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d).itm(2)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d).itm(3)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d).itm(4)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d).itm(5)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d).itm(6)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d).itm(7)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d).itm(8)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d).itm(9)} -attr vt d
load netBundle {slc(vin:rsc:mgc_in_wire.d).itm} 10 {slc(vin:rsc:mgc_in_wire.d).itm(0)} {slc(vin:rsc:mgc_in_wire.d).itm(1)} {slc(vin:rsc:mgc_in_wire.d).itm(2)} {slc(vin:rsc:mgc_in_wire.d).itm(3)} {slc(vin:rsc:mgc_in_wire.d).itm(4)} {slc(vin:rsc:mgc_in_wire.d).itm(5)} {slc(vin:rsc:mgc_in_wire.d).itm(6)} {slc(vin:rsc:mgc_in_wire.d).itm(7)} {slc(vin:rsc:mgc_in_wire.d).itm(8)} {slc(vin:rsc:mgc_in_wire.d).itm(9)} -attr xrf 61373 -attr oid 550 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d).itm}
load net {slc(vin:rsc:mgc_in_wire.d)#1.itm(0)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#1.itm(1)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#1.itm(2)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#1.itm(3)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#1.itm(4)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#1.itm(5)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#1.itm(6)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#1.itm(7)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#1.itm(8)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#1.itm(9)} -attr vt d
load netBundle {slc(vin:rsc:mgc_in_wire.d)#1.itm} 10 {slc(vin:rsc:mgc_in_wire.d)#1.itm(0)} {slc(vin:rsc:mgc_in_wire.d)#1.itm(1)} {slc(vin:rsc:mgc_in_wire.d)#1.itm(2)} {slc(vin:rsc:mgc_in_wire.d)#1.itm(3)} {slc(vin:rsc:mgc_in_wire.d)#1.itm(4)} {slc(vin:rsc:mgc_in_wire.d)#1.itm(5)} {slc(vin:rsc:mgc_in_wire.d)#1.itm(6)} {slc(vin:rsc:mgc_in_wire.d)#1.itm(7)} {slc(vin:rsc:mgc_in_wire.d)#1.itm(8)} {slc(vin:rsc:mgc_in_wire.d)#1.itm(9)} -attr xrf 61374 -attr oid 551 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#1.itm}
load net {slc(vin:rsc:mgc_in_wire.d)#2.itm(0)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#2.itm(1)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#2.itm(2)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#2.itm(3)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#2.itm(4)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#2.itm(5)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#2.itm(6)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#2.itm(7)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#2.itm(8)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#2.itm(9)} -attr vt d
load netBundle {slc(vin:rsc:mgc_in_wire.d)#2.itm} 10 {slc(vin:rsc:mgc_in_wire.d)#2.itm(0)} {slc(vin:rsc:mgc_in_wire.d)#2.itm(1)} {slc(vin:rsc:mgc_in_wire.d)#2.itm(2)} {slc(vin:rsc:mgc_in_wire.d)#2.itm(3)} {slc(vin:rsc:mgc_in_wire.d)#2.itm(4)} {slc(vin:rsc:mgc_in_wire.d)#2.itm(5)} {slc(vin:rsc:mgc_in_wire.d)#2.itm(6)} {slc(vin:rsc:mgc_in_wire.d)#2.itm(7)} {slc(vin:rsc:mgc_in_wire.d)#2.itm(8)} {slc(vin:rsc:mgc_in_wire.d)#2.itm(9)} -attr xrf 61375 -attr oid 552 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#2.itm}
load net {ACC1:acc#41.itm(0)} -attr vt d
load net {ACC1:acc#41.itm(1)} -attr vt d
load netBundle {ACC1:acc#41.itm} 2 {ACC1:acc#41.itm(0)} {ACC1:acc#41.itm(1)} -attr xrf 61376 -attr oid 553 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#41.itm}
load net {slc(acc#10.psp#1.sva).itm(0)} -attr vt d
load net {slc(acc#10.psp#1.sva).itm(1)} -attr vt d
load netBundle {slc(acc#10.psp#1.sva).itm} 2 {slc(acc#10.psp#1.sva).itm(0)} {slc(acc#10.psp#1.sva).itm(1)} -attr xrf 61377 -attr oid 554 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(acc#10.psp#1.sva).itm}
load net {ACC1:slc#25.itm(0)} -attr vt d
load net {ACC1:slc#25.itm(1)} -attr vt d
load net {ACC1:slc#25.itm(2)} -attr vt d
load net {ACC1:slc#25.itm(3)} -attr vt d
load netBundle {ACC1:slc#25.itm} 4 {ACC1:slc#25.itm(0)} {ACC1:slc#25.itm(1)} {ACC1:slc#25.itm(2)} {ACC1:slc#25.itm(3)} -attr xrf 61378 -attr oid 555 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#25.itm}
load net {ACC1:acc#40.itm(0)} -attr vt d
load net {ACC1:acc#40.itm(1)} -attr vt d
load net {ACC1:acc#40.itm(2)} -attr vt d
load net {ACC1:acc#40.itm(3)} -attr vt d
load net {ACC1:acc#40.itm(4)} -attr vt d
load netBundle {ACC1:acc#40.itm} 5 {ACC1:acc#40.itm(0)} {ACC1:acc#40.itm(1)} {ACC1:acc#40.itm(2)} {ACC1:acc#40.itm(3)} {ACC1:acc#40.itm(4)} -attr xrf 61379 -attr oid 556 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#40.itm}
load net {conc#580.itm(0)} -attr vt d
load net {conc#580.itm(1)} -attr vt d
load net {conc#580.itm(2)} -attr vt d
load net {conc#580.itm(3)} -attr vt d
load netBundle {conc#580.itm} 4 {conc#580.itm(0)} {conc#580.itm(1)} {conc#580.itm(2)} {conc#580.itm(3)} -attr xrf 61380 -attr oid 557 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#580.itm}
load net {ACC1:slc#24.itm(0)} -attr vt d
load net {ACC1:slc#24.itm(1)} -attr vt d
load net {ACC1:slc#24.itm(2)} -attr vt d
load netBundle {ACC1:slc#24.itm} 3 {ACC1:slc#24.itm(0)} {ACC1:slc#24.itm(1)} {ACC1:slc#24.itm(2)} -attr xrf 61381 -attr oid 558 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#24.itm}
load net {ACC1:acc#39.itm(0)} -attr vt d
load net {ACC1:acc#39.itm(1)} -attr vt d
load net {ACC1:acc#39.itm(2)} -attr vt d
load net {ACC1:acc#39.itm(3)} -attr vt d
load netBundle {ACC1:acc#39.itm} 4 {ACC1:acc#39.itm(0)} {ACC1:acc#39.itm(1)} {ACC1:acc#39.itm(2)} {ACC1:acc#39.itm(3)} -attr xrf 61382 -attr oid 559 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#39.itm}
load net {conc#581.itm(0)} -attr vt d
load net {conc#581.itm(1)} -attr vt d
load net {conc#581.itm(2)} -attr vt d
load netBundle {conc#581.itm} 3 {conc#581.itm(0)} {conc#581.itm(1)} {conc#581.itm(2)} -attr xrf 61383 -attr oid 560 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#581.itm}
load net {ACC1:slc#22.itm(0)} -attr vt d
load net {ACC1:slc#22.itm(1)} -attr vt d
load netBundle {ACC1:slc#22.itm} 2 {ACC1:slc#22.itm(0)} {ACC1:slc#22.itm(1)} -attr xrf 61384 -attr oid 561 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#22.itm}
load net {ACC1:acc#37.itm(0)} -attr vt d
load net {ACC1:acc#37.itm(1)} -attr vt d
load net {ACC1:acc#37.itm(2)} -attr vt d
load netBundle {ACC1:acc#37.itm} 3 {ACC1:acc#37.itm(0)} {ACC1:acc#37.itm(1)} {ACC1:acc#37.itm(2)} -attr xrf 61385 -attr oid 562 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#37.itm}
load net {conc#582.itm(0)} -attr vt d
load net {conc#582.itm(1)} -attr vt d
load netBundle {conc#582.itm} 2 {conc#582.itm(0)} {conc#582.itm(1)} -attr xrf 61386 -attr oid 563 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#582.itm}
load net {ACC1:conc#258.itm(0)} -attr vt d
load net {ACC1:conc#258.itm(1)} -attr vt d
load netBundle {ACC1:conc#258.itm} 2 {ACC1:conc#258.itm(0)} {ACC1:conc#258.itm(1)} -attr xrf 61387 -attr oid 564 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#258.itm}
load net {ACC1:conc#262.itm(0)} -attr vt d
load net {ACC1:conc#262.itm(1)} -attr vt d
load net {ACC1:conc#262.itm(2)} -attr vt d
load netBundle {ACC1:conc#262.itm} 3 {ACC1:conc#262.itm(0)} {ACC1:conc#262.itm(1)} {ACC1:conc#262.itm(2)} -attr xrf 61388 -attr oid 565 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#262.itm}
load net {ACC1:slc#21.itm(0)} -attr vt d
load net {ACC1:slc#21.itm(1)} -attr vt d
load netBundle {ACC1:slc#21.itm} 2 {ACC1:slc#21.itm(0)} {ACC1:slc#21.itm(1)} -attr xrf 61389 -attr oid 566 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#21.itm}
load net {ACC1:acc#36.itm(0)} -attr vt d
load net {ACC1:acc#36.itm(1)} -attr vt d
load net {ACC1:acc#36.itm(2)} -attr vt d
load netBundle {ACC1:acc#36.itm} 3 {ACC1:acc#36.itm(0)} {ACC1:acc#36.itm(1)} {ACC1:acc#36.itm(2)} -attr xrf 61390 -attr oid 567 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#36.itm}
load net {conc#583.itm(0)} -attr vt d
load net {conc#583.itm(1)} -attr vt d
load netBundle {conc#583.itm} 2 {conc#583.itm(0)} {conc#583.itm(1)} -attr xrf 61391 -attr oid 568 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#583.itm}
load net {ACC1:conc#256.itm(0)} -attr vt d
load net {ACC1:conc#256.itm(1)} -attr vt d
load netBundle {ACC1:conc#256.itm} 2 {ACC1:conc#256.itm(0)} {ACC1:conc#256.itm(1)} -attr xrf 61392 -attr oid 569 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#256.itm}
load net {ACC1:conc#264.itm(0)} -attr vt d
load net {ACC1:conc#264.itm(1)} -attr vt d
load net {ACC1:conc#264.itm(2)} -attr vt d
load netBundle {ACC1:conc#264.itm} 3 {ACC1:conc#264.itm(0)} {ACC1:conc#264.itm(1)} {ACC1:conc#264.itm(2)} -attr xrf 61393 -attr oid 570 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#264.itm}
load net {ACC1:slc#23.itm(0)} -attr vt d
load net {ACC1:slc#23.itm(1)} -attr vt d
load netBundle {ACC1:slc#23.itm} 2 {ACC1:slc#23.itm(0)} {ACC1:slc#23.itm(1)} -attr xrf 61394 -attr oid 571 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#23.itm}
load net {ACC1:acc#38.itm(0)} -attr vt d
load net {ACC1:acc#38.itm(1)} -attr vt d
load net {ACC1:acc#38.itm(2)} -attr vt d
load netBundle {ACC1:acc#38.itm} 3 {ACC1:acc#38.itm(0)} {ACC1:acc#38.itm(1)} {ACC1:acc#38.itm(2)} -attr xrf 61395 -attr oid 572 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#38.itm}
load net {conc#584.itm(0)} -attr vt d
load net {conc#584.itm(1)} -attr vt d
load netBundle {conc#584.itm} 2 {conc#584.itm(0)} {conc#584.itm(1)} -attr xrf 61396 -attr oid 573 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#584.itm}
load net {ACC1:conc#260.itm(0)} -attr vt d
load net {ACC1:conc#260.itm(1)} -attr vt d
load netBundle {ACC1:conc#260.itm} 2 {ACC1:conc#260.itm(0)} {ACC1:conc#260.itm(1)} -attr xrf 61397 -attr oid 574 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#260.itm}
load net {conc#585.itm(0)} -attr vt d
load net {conc#585.itm(1)} -attr vt d
load net {conc#585.itm(2)} -attr vt d
load net {conc#585.itm(3)} -attr vt d
load netBundle {conc#585.itm} 4 {conc#585.itm(0)} {conc#585.itm(1)} {conc#585.itm(2)} {conc#585.itm(3)} -attr xrf 61398 -attr oid 575 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#585.itm}
load net {ACC1:acc.itm(0)} -attr vt d
load net {ACC1:acc.itm(1)} -attr vt d
load net {ACC1:acc.itm(2)} -attr vt d
load net {ACC1:acc.itm(3)} -attr vt d
load net {ACC1:acc.itm(4)} -attr vt d
load net {ACC1:acc.itm(5)} -attr vt d
load net {ACC1:acc.itm(6)} -attr vt d
load net {ACC1:acc.itm(7)} -attr vt d
load net {ACC1:acc.itm(8)} -attr vt d
load net {ACC1:acc.itm(9)} -attr vt d
load net {ACC1:acc.itm(10)} -attr vt d
load netBundle {ACC1:acc.itm} 11 {ACC1:acc.itm(0)} {ACC1:acc.itm(1)} {ACC1:acc.itm(2)} {ACC1:acc.itm(3)} {ACC1:acc.itm(4)} {ACC1:acc.itm(5)} {ACC1:acc.itm(6)} {ACC1:acc.itm(7)} {ACC1:acc.itm(8)} {ACC1:acc.itm(9)} {ACC1:acc.itm(10)} -attr xrf 61399 -attr oid 576 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc.itm}
load net {slc(vin:rsc:mgc_in_wire.d)#6.itm(0)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#6.itm(1)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#6.itm(2)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#6.itm(3)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#6.itm(4)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#6.itm(5)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#6.itm(6)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#6.itm(7)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#6.itm(8)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#6.itm(9)} -attr vt d
load netBundle {slc(vin:rsc:mgc_in_wire.d)#6.itm} 10 {slc(vin:rsc:mgc_in_wire.d)#6.itm(0)} {slc(vin:rsc:mgc_in_wire.d)#6.itm(1)} {slc(vin:rsc:mgc_in_wire.d)#6.itm(2)} {slc(vin:rsc:mgc_in_wire.d)#6.itm(3)} {slc(vin:rsc:mgc_in_wire.d)#6.itm(4)} {slc(vin:rsc:mgc_in_wire.d)#6.itm(5)} {slc(vin:rsc:mgc_in_wire.d)#6.itm(6)} {slc(vin:rsc:mgc_in_wire.d)#6.itm(7)} {slc(vin:rsc:mgc_in_wire.d)#6.itm(8)} {slc(vin:rsc:mgc_in_wire.d)#6.itm(9)} -attr xrf 61400 -attr oid 577 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#6.itm}
load net {slc(vin:rsc:mgc_in_wire.d)#7.itm(0)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#7.itm(1)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#7.itm(2)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#7.itm(3)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#7.itm(4)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#7.itm(5)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#7.itm(6)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#7.itm(7)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#7.itm(8)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#7.itm(9)} -attr vt d
load netBundle {slc(vin:rsc:mgc_in_wire.d)#7.itm} 10 {slc(vin:rsc:mgc_in_wire.d)#7.itm(0)} {slc(vin:rsc:mgc_in_wire.d)#7.itm(1)} {slc(vin:rsc:mgc_in_wire.d)#7.itm(2)} {slc(vin:rsc:mgc_in_wire.d)#7.itm(3)} {slc(vin:rsc:mgc_in_wire.d)#7.itm(4)} {slc(vin:rsc:mgc_in_wire.d)#7.itm(5)} {slc(vin:rsc:mgc_in_wire.d)#7.itm(6)} {slc(vin:rsc:mgc_in_wire.d)#7.itm(7)} {slc(vin:rsc:mgc_in_wire.d)#7.itm(8)} {slc(vin:rsc:mgc_in_wire.d)#7.itm(9)} -attr xrf 61401 -attr oid 578 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#7.itm}
load net {slc(vin:rsc:mgc_in_wire.d)#8.itm(0)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#8.itm(1)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#8.itm(2)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#8.itm(3)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#8.itm(4)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#8.itm(5)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#8.itm(6)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#8.itm(7)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#8.itm(8)} -attr vt d
load net {slc(vin:rsc:mgc_in_wire.d)#8.itm(9)} -attr vt d
load netBundle {slc(vin:rsc:mgc_in_wire.d)#8.itm} 10 {slc(vin:rsc:mgc_in_wire.d)#8.itm(0)} {slc(vin:rsc:mgc_in_wire.d)#8.itm(1)} {slc(vin:rsc:mgc_in_wire.d)#8.itm(2)} {slc(vin:rsc:mgc_in_wire.d)#8.itm(3)} {slc(vin:rsc:mgc_in_wire.d)#8.itm(4)} {slc(vin:rsc:mgc_in_wire.d)#8.itm(5)} {slc(vin:rsc:mgc_in_wire.d)#8.itm(6)} {slc(vin:rsc:mgc_in_wire.d)#8.itm(7)} {slc(vin:rsc:mgc_in_wire.d)#8.itm(8)} {slc(vin:rsc:mgc_in_wire.d)#8.itm(9)} -attr xrf 61402 -attr oid 579 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#8.itm}
load net {ACC1:acc#18.itm(0)} -attr vt d
load net {ACC1:acc#18.itm(1)} -attr vt d
load netBundle {ACC1:acc#18.itm} 2 {ACC1:acc#18.itm(0)} {ACC1:acc#18.itm(1)} -attr xrf 61403 -attr oid 580 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#18.itm}
load net {slc(acc#2.psp#1.sva).itm(0)} -attr vt d
load net {slc(acc#2.psp#1.sva).itm(1)} -attr vt d
load netBundle {slc(acc#2.psp#1.sva).itm} 2 {slc(acc#2.psp#1.sva).itm(0)} {slc(acc#2.psp#1.sva).itm(1)} -attr xrf 61404 -attr oid 581 -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(acc#2.psp#1.sva).itm}
load net {ACC1:slc.itm(0)} -attr vt d
load net {ACC1:slc.itm(1)} -attr vt d
load net {ACC1:slc.itm(2)} -attr vt d
load net {ACC1:slc.itm(3)} -attr vt d
load netBundle {ACC1:slc.itm} 4 {ACC1:slc.itm(0)} {ACC1:slc.itm(1)} {ACC1:slc.itm(2)} {ACC1:slc.itm(3)} -attr xrf 61405 -attr oid 582 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc.itm}
load net {ACC1:acc#17.itm(0)} -attr vt d
load net {ACC1:acc#17.itm(1)} -attr vt d
load net {ACC1:acc#17.itm(2)} -attr vt d
load net {ACC1:acc#17.itm(3)} -attr vt d
load net {ACC1:acc#17.itm(4)} -attr vt d
load netBundle {ACC1:acc#17.itm} 5 {ACC1:acc#17.itm(0)} {ACC1:acc#17.itm(1)} {ACC1:acc#17.itm(2)} {ACC1:acc#17.itm(3)} {ACC1:acc#17.itm(4)} -attr xrf 61406 -attr oid 583 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#17.itm}
load net {conc#586.itm(0)} -attr vt d
load net {conc#586.itm(1)} -attr vt d
load net {conc#586.itm(2)} -attr vt d
load net {conc#586.itm(3)} -attr vt d
load netBundle {conc#586.itm} 4 {conc#586.itm(0)} {conc#586.itm(1)} {conc#586.itm(2)} {conc#586.itm(3)} -attr xrf 61407 -attr oid 584 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#586.itm}
load net {ACC1:slc#8.itm(0)} -attr vt d
load net {ACC1:slc#8.itm(1)} -attr vt d
load net {ACC1:slc#8.itm(2)} -attr vt d
load netBundle {ACC1:slc#8.itm} 3 {ACC1:slc#8.itm(0)} {ACC1:slc#8.itm(1)} {ACC1:slc#8.itm(2)} -attr xrf 61408 -attr oid 585 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#8.itm}
load net {ACC1:acc#16.itm(0)} -attr vt d
load net {ACC1:acc#16.itm(1)} -attr vt d
load net {ACC1:acc#16.itm(2)} -attr vt d
load net {ACC1:acc#16.itm(3)} -attr vt d
load netBundle {ACC1:acc#16.itm} 4 {ACC1:acc#16.itm(0)} {ACC1:acc#16.itm(1)} {ACC1:acc#16.itm(2)} {ACC1:acc#16.itm(3)} -attr xrf 61409 -attr oid 586 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#16.itm}
load net {conc#587.itm(0)} -attr vt d
load net {conc#587.itm(1)} -attr vt d
load net {conc#587.itm(2)} -attr vt d
load netBundle {conc#587.itm} 3 {conc#587.itm(0)} {conc#587.itm(1)} {conc#587.itm(2)} -attr xrf 61410 -attr oid 587 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#587.itm}
load net {ACC1:slc#5.itm(0)} -attr vt d
load net {ACC1:slc#5.itm(1)} -attr vt d
load netBundle {ACC1:slc#5.itm} 2 {ACC1:slc#5.itm(0)} {ACC1:slc#5.itm(1)} -attr xrf 61411 -attr oid 588 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#5.itm}
load net {ACC1:acc#14.itm(0)} -attr vt d
load net {ACC1:acc#14.itm(1)} -attr vt d
load net {ACC1:acc#14.itm(2)} -attr vt d
load netBundle {ACC1:acc#14.itm} 3 {ACC1:acc#14.itm(0)} {ACC1:acc#14.itm(1)} {ACC1:acc#14.itm(2)} -attr xrf 61412 -attr oid 589 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#14.itm}
load net {conc#588.itm(0)} -attr vt d
load net {conc#588.itm(1)} -attr vt d
load netBundle {conc#588.itm} 2 {conc#588.itm(0)} {conc#588.itm(1)} -attr xrf 61413 -attr oid 590 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#588.itm}
load net {ACC1:conc#220.itm(0)} -attr vt d
load net {ACC1:conc#220.itm(1)} -attr vt d
load netBundle {ACC1:conc#220.itm} 2 {ACC1:conc#220.itm(0)} {ACC1:conc#220.itm(1)} -attr xrf 61414 -attr oid 591 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#220.itm}
load net {ACC1:conc#224.itm(0)} -attr vt d
load net {ACC1:conc#224.itm(1)} -attr vt d
load net {ACC1:conc#224.itm(2)} -attr vt d
load netBundle {ACC1:conc#224.itm} 3 {ACC1:conc#224.itm(0)} {ACC1:conc#224.itm(1)} {ACC1:conc#224.itm(2)} -attr xrf 61415 -attr oid 592 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#224.itm}
load net {ACC1:slc#7.itm(0)} -attr vt d
load net {ACC1:slc#7.itm(1)} -attr vt d
load netBundle {ACC1:slc#7.itm} 2 {ACC1:slc#7.itm(0)} {ACC1:slc#7.itm(1)} -attr xrf 61416 -attr oid 593 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#7.itm}
load net {ACC1:acc#13.itm(0)} -attr vt d
load net {ACC1:acc#13.itm(1)} -attr vt d
load net {ACC1:acc#13.itm(2)} -attr vt d
load netBundle {ACC1:acc#13.itm} 3 {ACC1:acc#13.itm(0)} {ACC1:acc#13.itm(1)} {ACC1:acc#13.itm(2)} -attr xrf 61417 -attr oid 594 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#13.itm}
load net {conc#589.itm(0)} -attr vt d
load net {conc#589.itm(1)} -attr vt d
load netBundle {conc#589.itm} 2 {conc#589.itm(0)} {conc#589.itm(1)} -attr xrf 61418 -attr oid 595 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#589.itm}
load net {ACC1:conc#218.itm(0)} -attr vt d
load net {ACC1:conc#218.itm(1)} -attr vt d
load netBundle {ACC1:conc#218.itm} 2 {ACC1:conc#218.itm(0)} {ACC1:conc#218.itm(1)} -attr xrf 61419 -attr oid 596 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#218.itm}
load net {ACC1:conc#226.itm(0)} -attr vt d
load net {ACC1:conc#226.itm(1)} -attr vt d
load net {ACC1:conc#226.itm(2)} -attr vt d
load netBundle {ACC1:conc#226.itm} 3 {ACC1:conc#226.itm(0)} {ACC1:conc#226.itm(1)} {ACC1:conc#226.itm(2)} -attr xrf 61420 -attr oid 597 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#226.itm}
load net {ACC1:slc#6.itm(0)} -attr vt d
load net {ACC1:slc#6.itm(1)} -attr vt d
load netBundle {ACC1:slc#6.itm} 2 {ACC1:slc#6.itm(0)} {ACC1:slc#6.itm(1)} -attr xrf 61421 -attr oid 598 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#6.itm}
load net {ACC1:acc#15.itm(0)} -attr vt d
load net {ACC1:acc#15.itm(1)} -attr vt d
load net {ACC1:acc#15.itm(2)} -attr vt d
load netBundle {ACC1:acc#15.itm} 3 {ACC1:acc#15.itm(0)} {ACC1:acc#15.itm(1)} {ACC1:acc#15.itm(2)} -attr xrf 61422 -attr oid 599 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#15.itm}
load net {conc#590.itm(0)} -attr vt d
load net {conc#590.itm(1)} -attr vt d
load netBundle {conc#590.itm} 2 {conc#590.itm(0)} {conc#590.itm(1)} -attr xrf 61423 -attr oid 600 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#590.itm}
load net {ACC1:conc#222.itm(0)} -attr vt d
load net {ACC1:conc#222.itm(1)} -attr vt d
load netBundle {ACC1:conc#222.itm} 2 {ACC1:conc#222.itm(0)} {ACC1:conc#222.itm(1)} -attr xrf 61424 -attr oid 601 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#222.itm}
load net {conc#591.itm(0)} -attr vt d
load net {conc#591.itm(1)} -attr vt d
load net {conc#591.itm(2)} -attr vt d
load net {conc#591.itm(3)} -attr vt d
load netBundle {conc#591.itm} 4 {conc#591.itm(0)} {conc#591.itm(1)} {conc#591.itm(2)} {conc#591.itm(3)} -attr xrf 61425 -attr oid 602 -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#591.itm}
load net {clk} -attr xrf 61426 -attr oid 603
load net {clk} -port {clk} -attr xrf 61427 -attr oid 604
load net {en} -attr xrf 61428 -attr oid 605
load net {en} -port {en} -attr xrf 61429 -attr oid 606
load net {arst_n} -attr xrf 61430 -attr oid 607
load net {arst_n} -port {arst_n} -attr xrf 61431 -attr oid 608
load net {vin:rsc:mgc_in_wire.d(0)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(1)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(2)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(3)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(4)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(5)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(6)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(7)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(8)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(9)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(10)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(11)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(12)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(13)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(14)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(15)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(16)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(17)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(18)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(19)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(20)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(21)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(22)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(23)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(24)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(25)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(26)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(27)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(28)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(29)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(30)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(31)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(32)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(33)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(34)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(35)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(36)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(37)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(38)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(39)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(40)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(41)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(42)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(43)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(44)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(45)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(46)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(47)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(48)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(49)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(50)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(51)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(52)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(53)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(54)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(55)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(56)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(57)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(58)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(59)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(60)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(61)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(62)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(63)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(64)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(65)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(66)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(67)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(68)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(69)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(70)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(71)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(72)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(73)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(74)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(75)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(76)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(77)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(78)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(79)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(80)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(81)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(82)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(83)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(84)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(85)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(86)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(87)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(88)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(89)} -attr vt d
load netBundle {vin:rsc:mgc_in_wire.d} 90 {vin:rsc:mgc_in_wire.d(0)} {vin:rsc:mgc_in_wire.d(1)} {vin:rsc:mgc_in_wire.d(2)} {vin:rsc:mgc_in_wire.d(3)} {vin:rsc:mgc_in_wire.d(4)} {vin:rsc:mgc_in_wire.d(5)} {vin:rsc:mgc_in_wire.d(6)} {vin:rsc:mgc_in_wire.d(7)} {vin:rsc:mgc_in_wire.d(8)} {vin:rsc:mgc_in_wire.d(9)} {vin:rsc:mgc_in_wire.d(10)} {vin:rsc:mgc_in_wire.d(11)} {vin:rsc:mgc_in_wire.d(12)} {vin:rsc:mgc_in_wire.d(13)} {vin:rsc:mgc_in_wire.d(14)} {vin:rsc:mgc_in_wire.d(15)} {vin:rsc:mgc_in_wire.d(16)} {vin:rsc:mgc_in_wire.d(17)} {vin:rsc:mgc_in_wire.d(18)} {vin:rsc:mgc_in_wire.d(19)} {vin:rsc:mgc_in_wire.d(20)} {vin:rsc:mgc_in_wire.d(21)} {vin:rsc:mgc_in_wire.d(22)} {vin:rsc:mgc_in_wire.d(23)} {vin:rsc:mgc_in_wire.d(24)} {vin:rsc:mgc_in_wire.d(25)} {vin:rsc:mgc_in_wire.d(26)} {vin:rsc:mgc_in_wire.d(27)} {vin:rsc:mgc_in_wire.d(28)} {vin:rsc:mgc_in_wire.d(29)} {vin:rsc:mgc_in_wire.d(30)} {vin:rsc:mgc_in_wire.d(31)} {vin:rsc:mgc_in_wire.d(32)} {vin:rsc:mgc_in_wire.d(33)} {vin:rsc:mgc_in_wire.d(34)} {vin:rsc:mgc_in_wire.d(35)} {vin:rsc:mgc_in_wire.d(36)} {vin:rsc:mgc_in_wire.d(37)} {vin:rsc:mgc_in_wire.d(38)} {vin:rsc:mgc_in_wire.d(39)} {vin:rsc:mgc_in_wire.d(40)} {vin:rsc:mgc_in_wire.d(41)} {vin:rsc:mgc_in_wire.d(42)} {vin:rsc:mgc_in_wire.d(43)} {vin:rsc:mgc_in_wire.d(44)} {vin:rsc:mgc_in_wire.d(45)} {vin:rsc:mgc_in_wire.d(46)} {vin:rsc:mgc_in_wire.d(47)} {vin:rsc:mgc_in_wire.d(48)} {vin:rsc:mgc_in_wire.d(49)} {vin:rsc:mgc_in_wire.d(50)} {vin:rsc:mgc_in_wire.d(51)} {vin:rsc:mgc_in_wire.d(52)} {vin:rsc:mgc_in_wire.d(53)} {vin:rsc:mgc_in_wire.d(54)} {vin:rsc:mgc_in_wire.d(55)} {vin:rsc:mgc_in_wire.d(56)} {vin:rsc:mgc_in_wire.d(57)} {vin:rsc:mgc_in_wire.d(58)} {vin:rsc:mgc_in_wire.d(59)} {vin:rsc:mgc_in_wire.d(60)} {vin:rsc:mgc_in_wire.d(61)} {vin:rsc:mgc_in_wire.d(62)} {vin:rsc:mgc_in_wire.d(63)} {vin:rsc:mgc_in_wire.d(64)} {vin:rsc:mgc_in_wire.d(65)} {vin:rsc:mgc_in_wire.d(66)} {vin:rsc:mgc_in_wire.d(67)} {vin:rsc:mgc_in_wire.d(68)} {vin:rsc:mgc_in_wire.d(69)} {vin:rsc:mgc_in_wire.d(70)} {vin:rsc:mgc_in_wire.d(71)} {vin:rsc:mgc_in_wire.d(72)} {vin:rsc:mgc_in_wire.d(73)} {vin:rsc:mgc_in_wire.d(74)} {vin:rsc:mgc_in_wire.d(75)} {vin:rsc:mgc_in_wire.d(76)} {vin:rsc:mgc_in_wire.d(77)} {vin:rsc:mgc_in_wire.d(78)} {vin:rsc:mgc_in_wire.d(79)} {vin:rsc:mgc_in_wire.d(80)} {vin:rsc:mgc_in_wire.d(81)} {vin:rsc:mgc_in_wire.d(82)} {vin:rsc:mgc_in_wire.d(83)} {vin:rsc:mgc_in_wire.d(84)} {vin:rsc:mgc_in_wire.d(85)} {vin:rsc:mgc_in_wire.d(86)} {vin:rsc:mgc_in_wire.d(87)} {vin:rsc:mgc_in_wire.d(88)} {vin:rsc:mgc_in_wire.d(89)} -attr xrf 61432 -attr oid 609 -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(0)} -port {vin:rsc:mgc_in_wire.d(0)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(1)} -port {vin:rsc:mgc_in_wire.d(1)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(2)} -port {vin:rsc:mgc_in_wire.d(2)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(3)} -port {vin:rsc:mgc_in_wire.d(3)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(4)} -port {vin:rsc:mgc_in_wire.d(4)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(5)} -port {vin:rsc:mgc_in_wire.d(5)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(6)} -port {vin:rsc:mgc_in_wire.d(6)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(7)} -port {vin:rsc:mgc_in_wire.d(7)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(8)} -port {vin:rsc:mgc_in_wire.d(8)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(9)} -port {vin:rsc:mgc_in_wire.d(9)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(10)} -port {vin:rsc:mgc_in_wire.d(10)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(11)} -port {vin:rsc:mgc_in_wire.d(11)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(12)} -port {vin:rsc:mgc_in_wire.d(12)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(13)} -port {vin:rsc:mgc_in_wire.d(13)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(14)} -port {vin:rsc:mgc_in_wire.d(14)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(15)} -port {vin:rsc:mgc_in_wire.d(15)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(16)} -port {vin:rsc:mgc_in_wire.d(16)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(17)} -port {vin:rsc:mgc_in_wire.d(17)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(18)} -port {vin:rsc:mgc_in_wire.d(18)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(19)} -port {vin:rsc:mgc_in_wire.d(19)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(20)} -port {vin:rsc:mgc_in_wire.d(20)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(21)} -port {vin:rsc:mgc_in_wire.d(21)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(22)} -port {vin:rsc:mgc_in_wire.d(22)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(23)} -port {vin:rsc:mgc_in_wire.d(23)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(24)} -port {vin:rsc:mgc_in_wire.d(24)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(25)} -port {vin:rsc:mgc_in_wire.d(25)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(26)} -port {vin:rsc:mgc_in_wire.d(26)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(27)} -port {vin:rsc:mgc_in_wire.d(27)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(28)} -port {vin:rsc:mgc_in_wire.d(28)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(29)} -port {vin:rsc:mgc_in_wire.d(29)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(30)} -port {vin:rsc:mgc_in_wire.d(30)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(31)} -port {vin:rsc:mgc_in_wire.d(31)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(32)} -port {vin:rsc:mgc_in_wire.d(32)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(33)} -port {vin:rsc:mgc_in_wire.d(33)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(34)} -port {vin:rsc:mgc_in_wire.d(34)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(35)} -port {vin:rsc:mgc_in_wire.d(35)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(36)} -port {vin:rsc:mgc_in_wire.d(36)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(37)} -port {vin:rsc:mgc_in_wire.d(37)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(38)} -port {vin:rsc:mgc_in_wire.d(38)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(39)} -port {vin:rsc:mgc_in_wire.d(39)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(40)} -port {vin:rsc:mgc_in_wire.d(40)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(41)} -port {vin:rsc:mgc_in_wire.d(41)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(42)} -port {vin:rsc:mgc_in_wire.d(42)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(43)} -port {vin:rsc:mgc_in_wire.d(43)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(44)} -port {vin:rsc:mgc_in_wire.d(44)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(45)} -port {vin:rsc:mgc_in_wire.d(45)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(46)} -port {vin:rsc:mgc_in_wire.d(46)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(47)} -port {vin:rsc:mgc_in_wire.d(47)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(48)} -port {vin:rsc:mgc_in_wire.d(48)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(49)} -port {vin:rsc:mgc_in_wire.d(49)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(50)} -port {vin:rsc:mgc_in_wire.d(50)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(51)} -port {vin:rsc:mgc_in_wire.d(51)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(52)} -port {vin:rsc:mgc_in_wire.d(52)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(53)} -port {vin:rsc:mgc_in_wire.d(53)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(54)} -port {vin:rsc:mgc_in_wire.d(54)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(55)} -port {vin:rsc:mgc_in_wire.d(55)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(56)} -port {vin:rsc:mgc_in_wire.d(56)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(57)} -port {vin:rsc:mgc_in_wire.d(57)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(58)} -port {vin:rsc:mgc_in_wire.d(58)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(59)} -port {vin:rsc:mgc_in_wire.d(59)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(60)} -port {vin:rsc:mgc_in_wire.d(60)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(61)} -port {vin:rsc:mgc_in_wire.d(61)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(62)} -port {vin:rsc:mgc_in_wire.d(62)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(63)} -port {vin:rsc:mgc_in_wire.d(63)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(64)} -port {vin:rsc:mgc_in_wire.d(64)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(65)} -port {vin:rsc:mgc_in_wire.d(65)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(66)} -port {vin:rsc:mgc_in_wire.d(66)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(67)} -port {vin:rsc:mgc_in_wire.d(67)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(68)} -port {vin:rsc:mgc_in_wire.d(68)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(69)} -port {vin:rsc:mgc_in_wire.d(69)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(70)} -port {vin:rsc:mgc_in_wire.d(70)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(71)} -port {vin:rsc:mgc_in_wire.d(71)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(72)} -port {vin:rsc:mgc_in_wire.d(72)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(73)} -port {vin:rsc:mgc_in_wire.d(73)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(74)} -port {vin:rsc:mgc_in_wire.d(74)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(75)} -port {vin:rsc:mgc_in_wire.d(75)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(76)} -port {vin:rsc:mgc_in_wire.d(76)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(77)} -port {vin:rsc:mgc_in_wire.d(77)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(78)} -port {vin:rsc:mgc_in_wire.d(78)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(79)} -port {vin:rsc:mgc_in_wire.d(79)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(80)} -port {vin:rsc:mgc_in_wire.d(80)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(81)} -port {vin:rsc:mgc_in_wire.d(81)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(82)} -port {vin:rsc:mgc_in_wire.d(82)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(83)} -port {vin:rsc:mgc_in_wire.d(83)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(84)} -port {vin:rsc:mgc_in_wire.d(84)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(85)} -port {vin:rsc:mgc_in_wire.d(85)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(86)} -port {vin:rsc:mgc_in_wire.d(86)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(87)} -port {vin:rsc:mgc_in_wire.d(87)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(88)} -port {vin:rsc:mgc_in_wire.d(88)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(89)} -port {vin:rsc:mgc_in_wire.d(89)} -attr vt d
load netBundle {vin:rsc:mgc_in_wire.d} 90 {vin:rsc:mgc_in_wire.d(0)} {vin:rsc:mgc_in_wire.d(1)} {vin:rsc:mgc_in_wire.d(2)} {vin:rsc:mgc_in_wire.d(3)} {vin:rsc:mgc_in_wire.d(4)} {vin:rsc:mgc_in_wire.d(5)} {vin:rsc:mgc_in_wire.d(6)} {vin:rsc:mgc_in_wire.d(7)} {vin:rsc:mgc_in_wire.d(8)} {vin:rsc:mgc_in_wire.d(9)} {vin:rsc:mgc_in_wire.d(10)} {vin:rsc:mgc_in_wire.d(11)} {vin:rsc:mgc_in_wire.d(12)} {vin:rsc:mgc_in_wire.d(13)} {vin:rsc:mgc_in_wire.d(14)} {vin:rsc:mgc_in_wire.d(15)} {vin:rsc:mgc_in_wire.d(16)} {vin:rsc:mgc_in_wire.d(17)} {vin:rsc:mgc_in_wire.d(18)} {vin:rsc:mgc_in_wire.d(19)} {vin:rsc:mgc_in_wire.d(20)} {vin:rsc:mgc_in_wire.d(21)} {vin:rsc:mgc_in_wire.d(22)} {vin:rsc:mgc_in_wire.d(23)} {vin:rsc:mgc_in_wire.d(24)} {vin:rsc:mgc_in_wire.d(25)} {vin:rsc:mgc_in_wire.d(26)} {vin:rsc:mgc_in_wire.d(27)} {vin:rsc:mgc_in_wire.d(28)} {vin:rsc:mgc_in_wire.d(29)} {vin:rsc:mgc_in_wire.d(30)} {vin:rsc:mgc_in_wire.d(31)} {vin:rsc:mgc_in_wire.d(32)} {vin:rsc:mgc_in_wire.d(33)} {vin:rsc:mgc_in_wire.d(34)} {vin:rsc:mgc_in_wire.d(35)} {vin:rsc:mgc_in_wire.d(36)} {vin:rsc:mgc_in_wire.d(37)} {vin:rsc:mgc_in_wire.d(38)} {vin:rsc:mgc_in_wire.d(39)} {vin:rsc:mgc_in_wire.d(40)} {vin:rsc:mgc_in_wire.d(41)} {vin:rsc:mgc_in_wire.d(42)} {vin:rsc:mgc_in_wire.d(43)} {vin:rsc:mgc_in_wire.d(44)} {vin:rsc:mgc_in_wire.d(45)} {vin:rsc:mgc_in_wire.d(46)} {vin:rsc:mgc_in_wire.d(47)} {vin:rsc:mgc_in_wire.d(48)} {vin:rsc:mgc_in_wire.d(49)} {vin:rsc:mgc_in_wire.d(50)} {vin:rsc:mgc_in_wire.d(51)} {vin:rsc:mgc_in_wire.d(52)} {vin:rsc:mgc_in_wire.d(53)} {vin:rsc:mgc_in_wire.d(54)} {vin:rsc:mgc_in_wire.d(55)} {vin:rsc:mgc_in_wire.d(56)} {vin:rsc:mgc_in_wire.d(57)} {vin:rsc:mgc_in_wire.d(58)} {vin:rsc:mgc_in_wire.d(59)} {vin:rsc:mgc_in_wire.d(60)} {vin:rsc:mgc_in_wire.d(61)} {vin:rsc:mgc_in_wire.d(62)} {vin:rsc:mgc_in_wire.d(63)} {vin:rsc:mgc_in_wire.d(64)} {vin:rsc:mgc_in_wire.d(65)} {vin:rsc:mgc_in_wire.d(66)} {vin:rsc:mgc_in_wire.d(67)} {vin:rsc:mgc_in_wire.d(68)} {vin:rsc:mgc_in_wire.d(69)} {vin:rsc:mgc_in_wire.d(70)} {vin:rsc:mgc_in_wire.d(71)} {vin:rsc:mgc_in_wire.d(72)} {vin:rsc:mgc_in_wire.d(73)} {vin:rsc:mgc_in_wire.d(74)} {vin:rsc:mgc_in_wire.d(75)} {vin:rsc:mgc_in_wire.d(76)} {vin:rsc:mgc_in_wire.d(77)} {vin:rsc:mgc_in_wire.d(78)} {vin:rsc:mgc_in_wire.d(79)} {vin:rsc:mgc_in_wire.d(80)} {vin:rsc:mgc_in_wire.d(81)} {vin:rsc:mgc_in_wire.d(82)} {vin:rsc:mgc_in_wire.d(83)} {vin:rsc:mgc_in_wire.d(84)} {vin:rsc:mgc_in_wire.d(85)} {vin:rsc:mgc_in_wire.d(86)} {vin:rsc:mgc_in_wire.d(87)} {vin:rsc:mgc_in_wire.d(88)} {vin:rsc:mgc_in_wire.d(89)} -attr xrf 61433 -attr oid 610 -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vout:rsc:mgc_out_stdreg.d(0)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(1)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(2)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(3)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(4)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(5)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(6)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(7)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(8)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(9)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(10)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(11)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(12)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(13)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(14)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(15)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(16)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(17)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(18)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(19)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(20)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(21)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(22)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(23)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(24)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(25)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(26)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(27)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(28)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(29)} -attr vt d
load netBundle {vout:rsc:mgc_out_stdreg.d} 30 {vout:rsc:mgc_out_stdreg.d(0)} {vout:rsc:mgc_out_stdreg.d(1)} {vout:rsc:mgc_out_stdreg.d(2)} {vout:rsc:mgc_out_stdreg.d(3)} {vout:rsc:mgc_out_stdreg.d(4)} {vout:rsc:mgc_out_stdreg.d(5)} {vout:rsc:mgc_out_stdreg.d(6)} {vout:rsc:mgc_out_stdreg.d(7)} {vout:rsc:mgc_out_stdreg.d(8)} {vout:rsc:mgc_out_stdreg.d(9)} {vout:rsc:mgc_out_stdreg.d(10)} {vout:rsc:mgc_out_stdreg.d(11)} {vout:rsc:mgc_out_stdreg.d(12)} {vout:rsc:mgc_out_stdreg.d(13)} {vout:rsc:mgc_out_stdreg.d(14)} {vout:rsc:mgc_out_stdreg.d(15)} {vout:rsc:mgc_out_stdreg.d(16)} {vout:rsc:mgc_out_stdreg.d(17)} {vout:rsc:mgc_out_stdreg.d(18)} {vout:rsc:mgc_out_stdreg.d(19)} {vout:rsc:mgc_out_stdreg.d(20)} {vout:rsc:mgc_out_stdreg.d(21)} {vout:rsc:mgc_out_stdreg.d(22)} {vout:rsc:mgc_out_stdreg.d(23)} {vout:rsc:mgc_out_stdreg.d(24)} {vout:rsc:mgc_out_stdreg.d(25)} {vout:rsc:mgc_out_stdreg.d(26)} {vout:rsc:mgc_out_stdreg.d(27)} {vout:rsc:mgc_out_stdreg.d(28)} {vout:rsc:mgc_out_stdreg.d(29)} -attr xrf 61434 -attr oid 611 -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(0)} -port {vout:rsc:mgc_out_stdreg.d(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(1)} -port {vout:rsc:mgc_out_stdreg.d(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(2)} -port {vout:rsc:mgc_out_stdreg.d(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(3)} -port {vout:rsc:mgc_out_stdreg.d(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(4)} -port {vout:rsc:mgc_out_stdreg.d(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(5)} -port {vout:rsc:mgc_out_stdreg.d(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(6)} -port {vout:rsc:mgc_out_stdreg.d(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(7)} -port {vout:rsc:mgc_out_stdreg.d(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(8)} -port {vout:rsc:mgc_out_stdreg.d(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(9)} -port {vout:rsc:mgc_out_stdreg.d(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(10)} -port {vout:rsc:mgc_out_stdreg.d(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(11)} -port {vout:rsc:mgc_out_stdreg.d(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(12)} -port {vout:rsc:mgc_out_stdreg.d(12)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(13)} -port {vout:rsc:mgc_out_stdreg.d(13)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(14)} -port {vout:rsc:mgc_out_stdreg.d(14)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(15)} -port {vout:rsc:mgc_out_stdreg.d(15)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(16)} -port {vout:rsc:mgc_out_stdreg.d(16)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(17)} -port {vout:rsc:mgc_out_stdreg.d(17)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(18)} -port {vout:rsc:mgc_out_stdreg.d(18)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(19)} -port {vout:rsc:mgc_out_stdreg.d(19)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(20)} -port {vout:rsc:mgc_out_stdreg.d(20)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(21)} -port {vout:rsc:mgc_out_stdreg.d(21)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(22)} -port {vout:rsc:mgc_out_stdreg.d(22)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(23)} -port {vout:rsc:mgc_out_stdreg.d(23)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(24)} -port {vout:rsc:mgc_out_stdreg.d(24)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(25)} -port {vout:rsc:mgc_out_stdreg.d(25)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(26)} -port {vout:rsc:mgc_out_stdreg.d(26)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(27)} -port {vout:rsc:mgc_out_stdreg.d(27)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(28)} -port {vout:rsc:mgc_out_stdreg.d(28)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(29)} -port {vout:rsc:mgc_out_stdreg.d(29)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load inst "ACC1-3:or" "or(2,10)" "INTERFACE" -attr xrf 61435 -attr oid 612 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:or} -attr area 7.298324 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_or(10,2)"
load net {ACC1-3:acc#16.psp(0)} -pin  "ACC1-3:or" {A0(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC1-3:acc#16.psp)#5.itm}
load net {ACC1-3:acc#16.psp(1)} -pin  "ACC1-3:or" {A0(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC1-3:acc#16.psp)#5.itm}
load net {ACC1-3:acc#16.psp(2)} -pin  "ACC1-3:or" {A0(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC1-3:acc#16.psp)#5.itm}
load net {ACC1-3:acc#16.psp(3)} -pin  "ACC1-3:or" {A0(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC1-3:acc#16.psp)#5.itm}
load net {ACC1-3:acc#16.psp(4)} -pin  "ACC1-3:or" {A0(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC1-3:acc#16.psp)#5.itm}
load net {ACC1-3:acc#16.psp(5)} -pin  "ACC1-3:or" {A0(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC1-3:acc#16.psp)#5.itm}
load net {ACC1-3:acc#16.psp(6)} -pin  "ACC1-3:or" {A0(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC1-3:acc#16.psp)#5.itm}
load net {ACC1-3:acc#16.psp(7)} -pin  "ACC1-3:or" {A0(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC1-3:acc#16.psp)#5.itm}
load net {ACC1-3:acc#16.psp(8)} -pin  "ACC1-3:or" {A0(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC1-3:acc#16.psp)#5.itm}
load net {ACC1-3:acc#16.psp(9)} -pin  "ACC1-3:or" {A0(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC1-3:acc#16.psp)#5.itm}
load net {ACC1-3:acc#16.psp(10)} -pin  "ACC1-3:or" {A1(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#451.itm}
load net {ACC1-3:acc#16.psp(11)} -pin  "ACC1-3:or" {A1(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#451.itm}
load net {ACC1-3:acc#16.psp(12)} -pin  "ACC1-3:or" {A1(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#451.itm}
load net {ACC1-3:acc#16.psp(13)} -pin  "ACC1-3:or" {A1(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#451.itm}
load net {GND} -pin  "ACC1-3:or" {A1(4)} -attr @path {/mean_vga/mean_vga:core/conc#451.itm}
load net {GND} -pin  "ACC1-3:or" {A1(5)} -attr @path {/mean_vga/mean_vga:core/conc#451.itm}
load net {GND} -pin  "ACC1-3:or" {A1(6)} -attr @path {/mean_vga/mean_vga:core/conc#451.itm}
load net {GND} -pin  "ACC1-3:or" {A1(7)} -attr @path {/mean_vga/mean_vga:core/conc#451.itm}
load net {GND} -pin  "ACC1-3:or" {A1(8)} -attr @path {/mean_vga/mean_vga:core/conc#451.itm}
load net {GND} -pin  "ACC1-3:or" {A1(9)} -attr @path {/mean_vga/mean_vga:core/conc#451.itm}
load net {ACC1-3:or.itm(0)} -pin  "ACC1-3:or" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:or.itm}
load net {ACC1-3:or.itm(1)} -pin  "ACC1-3:or" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:or.itm}
load net {ACC1-3:or.itm(2)} -pin  "ACC1-3:or" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:or.itm}
load net {ACC1-3:or.itm(3)} -pin  "ACC1-3:or" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:or.itm}
load net {ACC1-3:or.itm(4)} -pin  "ACC1-3:or" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:or.itm}
load net {ACC1-3:or.itm(5)} -pin  "ACC1-3:or" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:or.itm}
load net {ACC1-3:or.itm(6)} -pin  "ACC1-3:or" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:or.itm}
load net {ACC1-3:or.itm(7)} -pin  "ACC1-3:or" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:or.itm}
load net {ACC1-3:or.itm(8)} -pin  "ACC1-3:or" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:or.itm}
load net {ACC1-3:or.itm(9)} -pin  "ACC1-3:or" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:or.itm}
load inst "ACC1-3:or#3" "or(2,6)" "INTERFACE" -attr xrf 61436 -attr oid 613 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:or#3} -attr area 4.378994 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_or(6,2)"
load net {ACC1-3:acc#16.psp(0)} -pin  "ACC1-3:or#3" {A0(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC1-3:acc#16.psp)#3.itm}
load net {ACC1-3:acc#16.psp(1)} -pin  "ACC1-3:or#3" {A0(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC1-3:acc#16.psp)#3.itm}
load net {ACC1-3:acc#16.psp(2)} -pin  "ACC1-3:or#3" {A0(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC1-3:acc#16.psp)#3.itm}
load net {ACC1-3:acc#16.psp(3)} -pin  "ACC1-3:or#3" {A0(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC1-3:acc#16.psp)#3.itm}
load net {ACC1-3:acc#16.psp(4)} -pin  "ACC1-3:or#3" {A0(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC1-3:acc#16.psp)#3.itm}
load net {ACC1-3:acc#16.psp(5)} -pin  "ACC1-3:or#3" {A0(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC1-3:acc#16.psp)#3.itm}
load net {ACC1-3:acc#16.psp(10)} -pin  "ACC1-3:or#3" {A1(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#453.itm}
load net {ACC1-3:acc#16.psp(11)} -pin  "ACC1-3:or#3" {A1(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#453.itm}
load net {ACC1-3:acc#16.psp(12)} -pin  "ACC1-3:or#3" {A1(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#453.itm}
load net {ACC1-3:acc#16.psp(13)} -pin  "ACC1-3:or#3" {A1(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#453.itm}
load net {GND} -pin  "ACC1-3:or#3" {A1(4)} -attr @path {/mean_vga/mean_vga:core/conc#453.itm}
load net {GND} -pin  "ACC1-3:or#3" {A1(5)} -attr @path {/mean_vga/mean_vga:core/conc#453.itm}
load net {ACC1-3:or#3.itm(0)} -pin  "ACC1-3:or#3" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:or#3.itm}
load net {ACC1-3:or#3.itm(1)} -pin  "ACC1-3:or#3" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:or#3.itm}
load net {ACC1-3:or#3.itm(2)} -pin  "ACC1-3:or#3" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:or#3.itm}
load net {ACC1-3:or#3.itm(3)} -pin  "ACC1-3:or#3" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:or#3.itm}
load net {ACC1-3:or#3.itm(4)} -pin  "ACC1-3:or#3" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:or#3.itm}
load net {ACC1-3:or#3.itm(5)} -pin  "ACC1-3:or#3" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:or#3.itm}
load inst "mux" "mux(2,30)" "INTERFACE" -attr xrf 61437 -attr oid 614 -attr vt d -attr @path {/mean_vga/mean_vga:core/mux} -attr area 27.583690 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(30,1,2)"
load net {ACC1-3:acc#16.psp(0)} -pin  "mux" {A0(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:conc#59.itm}
load net {ACC1-3:acc#16.psp(1)} -pin  "mux" {A0(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:conc#59.itm}
load net {ACC1-3:acc#16.psp(2)} -pin  "mux" {A0(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:conc#59.itm}
load net {ACC1-3:acc#16.psp(3)} -pin  "mux" {A0(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:conc#59.itm}
load net {ACC1-3:acc#16.psp(4)} -pin  "mux" {A0(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:conc#59.itm}
load net {ACC1-3:acc#16.psp(5)} -pin  "mux" {A0(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:conc#59.itm}
load net {ACC1-3:acc#16.psp(6)} -pin  "mux" {A0(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:conc#59.itm}
load net {ACC1-3:acc#16.psp(7)} -pin  "mux" {A0(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:conc#59.itm}
load net {ACC1-3:acc#16.psp(8)} -pin  "mux" {A0(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:conc#59.itm}
load net {ACC1-3:acc#16.psp(9)} -pin  "mux" {A0(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:conc#59.itm}
load net {ACC1-3:or#3.itm(0)} -pin  "mux" {A0(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:conc#59.itm}
load net {ACC1-3:or#3.itm(1)} -pin  "mux" {A0(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:conc#59.itm}
load net {ACC1-3:or#3.itm(2)} -pin  "mux" {A0(12)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:conc#59.itm}
load net {ACC1-3:or#3.itm(3)} -pin  "mux" {A0(13)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:conc#59.itm}
load net {ACC1-3:or#3.itm(4)} -pin  "mux" {A0(14)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:conc#59.itm}
load net {ACC1-3:or#3.itm(5)} -pin  "mux" {A0(15)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:conc#59.itm}
load net {ACC1-3:acc#16.psp(6)} -pin  "mux" {A0(16)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:conc#59.itm}
load net {ACC1-3:acc#16.psp(7)} -pin  "mux" {A0(17)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:conc#59.itm}
load net {ACC1-3:acc#16.psp(8)} -pin  "mux" {A0(18)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:conc#59.itm}
load net {ACC1-3:acc#16.psp(9)} -pin  "mux" {A0(19)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:conc#59.itm}
load net {ACC1-3:or.itm(0)} -pin  "mux" {A0(20)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:conc#59.itm}
load net {ACC1-3:or.itm(1)} -pin  "mux" {A0(21)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:conc#59.itm}
load net {ACC1-3:or.itm(2)} -pin  "mux" {A0(22)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:conc#59.itm}
load net {ACC1-3:or.itm(3)} -pin  "mux" {A0(23)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:conc#59.itm}
load net {ACC1-3:or.itm(4)} -pin  "mux" {A0(24)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:conc#59.itm}
load net {ACC1-3:or.itm(5)} -pin  "mux" {A0(25)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:conc#59.itm}
load net {ACC1-3:or.itm(6)} -pin  "mux" {A0(26)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:conc#59.itm}
load net {ACC1-3:or.itm(7)} -pin  "mux" {A0(27)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:conc#59.itm}
load net {ACC1-3:or.itm(8)} -pin  "mux" {A0(28)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:conc#59.itm}
load net {ACC1-3:or.itm(9)} -pin  "mux" {A0(29)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:conc#59.itm}
load net {vout:rsc:mgc_out_stdreg.d(0)} -pin  "mux" {A1(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(1)} -pin  "mux" {A1(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(2)} -pin  "mux" {A1(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(3)} -pin  "mux" {A1(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(4)} -pin  "mux" {A1(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(5)} -pin  "mux" {A1(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(6)} -pin  "mux" {A1(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(7)} -pin  "mux" {A1(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(8)} -pin  "mux" {A1(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(9)} -pin  "mux" {A1(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(10)} -pin  "mux" {A1(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(11)} -pin  "mux" {A1(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(12)} -pin  "mux" {A1(12)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(13)} -pin  "mux" {A1(13)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(14)} -pin  "mux" {A1(14)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(15)} -pin  "mux" {A1(15)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(16)} -pin  "mux" {A1(16)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(17)} -pin  "mux" {A1(17)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(18)} -pin  "mux" {A1(18)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(19)} -pin  "mux" {A1(19)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(20)} -pin  "mux" {A1(20)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(21)} -pin  "mux" {A1(21)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(22)} -pin  "mux" {A1(22)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(23)} -pin  "mux" {A1(23)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(24)} -pin  "mux" {A1(24)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(25)} -pin  "mux" {A1(25)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(26)} -pin  "mux" {A1(26)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(27)} -pin  "mux" {A1(27)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(28)} -pin  "mux" {A1(28)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(29)} -pin  "mux" {A1(29)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {main.stage_0#2} -pin  "mux" {S(0)} -attr @path {/mean_vga/mean_vga:core/main.stage_0#2}
load net {mux.itm(0)} -pin  "mux" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/mux.itm}
load net {mux.itm(1)} -pin  "mux" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/mux.itm}
load net {mux.itm(2)} -pin  "mux" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/mux.itm}
load net {mux.itm(3)} -pin  "mux" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/mux.itm}
load net {mux.itm(4)} -pin  "mux" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/mux.itm}
load net {mux.itm(5)} -pin  "mux" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/mux.itm}
load net {mux.itm(6)} -pin  "mux" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/mux.itm}
load net {mux.itm(7)} -pin  "mux" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/mux.itm}
load net {mux.itm(8)} -pin  "mux" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/mux.itm}
load net {mux.itm(9)} -pin  "mux" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/mux.itm}
load net {mux.itm(10)} -pin  "mux" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/mux.itm}
load net {mux.itm(11)} -pin  "mux" {Z(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/mux.itm}
load net {mux.itm(12)} -pin  "mux" {Z(12)} -attr vt d -attr @path {/mean_vga/mean_vga:core/mux.itm}
load net {mux.itm(13)} -pin  "mux" {Z(13)} -attr vt d -attr @path {/mean_vga/mean_vga:core/mux.itm}
load net {mux.itm(14)} -pin  "mux" {Z(14)} -attr vt d -attr @path {/mean_vga/mean_vga:core/mux.itm}
load net {mux.itm(15)} -pin  "mux" {Z(15)} -attr vt d -attr @path {/mean_vga/mean_vga:core/mux.itm}
load net {mux.itm(16)} -pin  "mux" {Z(16)} -attr vt d -attr @path {/mean_vga/mean_vga:core/mux.itm}
load net {mux.itm(17)} -pin  "mux" {Z(17)} -attr vt d -attr @path {/mean_vga/mean_vga:core/mux.itm}
load net {mux.itm(18)} -pin  "mux" {Z(18)} -attr vt d -attr @path {/mean_vga/mean_vga:core/mux.itm}
load net {mux.itm(19)} -pin  "mux" {Z(19)} -attr vt d -attr @path {/mean_vga/mean_vga:core/mux.itm}
load net {mux.itm(20)} -pin  "mux" {Z(20)} -attr vt d -attr @path {/mean_vga/mean_vga:core/mux.itm}
load net {mux.itm(21)} -pin  "mux" {Z(21)} -attr vt d -attr @path {/mean_vga/mean_vga:core/mux.itm}
load net {mux.itm(22)} -pin  "mux" {Z(22)} -attr vt d -attr @path {/mean_vga/mean_vga:core/mux.itm}
load net {mux.itm(23)} -pin  "mux" {Z(23)} -attr vt d -attr @path {/mean_vga/mean_vga:core/mux.itm}
load net {mux.itm(24)} -pin  "mux" {Z(24)} -attr vt d -attr @path {/mean_vga/mean_vga:core/mux.itm}
load net {mux.itm(25)} -pin  "mux" {Z(25)} -attr vt d -attr @path {/mean_vga/mean_vga:core/mux.itm}
load net {mux.itm(26)} -pin  "mux" {Z(26)} -attr vt d -attr @path {/mean_vga/mean_vga:core/mux.itm}
load net {mux.itm(27)} -pin  "mux" {Z(27)} -attr vt d -attr @path {/mean_vga/mean_vga:core/mux.itm}
load net {mux.itm(28)} -pin  "mux" {Z(28)} -attr vt d -attr @path {/mean_vga/mean_vga:core/mux.itm}
load net {mux.itm(29)} -pin  "mux" {Z(29)} -attr vt d -attr @path {/mean_vga/mean_vga:core/mux.itm}
load inst "reg(vout:rsc:mgc_out_stdreg.d)" "reg(30,1,1,-1,0)" "INTERFACE" -attr xrf 61438 -attr oid 615 -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(vout:rsc:mgc_out_stdreg.d)}
load net {mux.itm(0)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/mux.itm}
load net {mux.itm(1)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/mux.itm}
load net {mux.itm(2)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/mux.itm}
load net {mux.itm(3)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/mux.itm}
load net {mux.itm(4)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/mux.itm}
load net {mux.itm(5)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/mux.itm}
load net {mux.itm(6)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/mux.itm}
load net {mux.itm(7)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/mux.itm}
load net {mux.itm(8)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/mux.itm}
load net {mux.itm(9)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/mux.itm}
load net {mux.itm(10)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/mux.itm}
load net {mux.itm(11)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/mux.itm}
load net {mux.itm(12)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(12)} -attr vt d -attr @path {/mean_vga/mean_vga:core/mux.itm}
load net {mux.itm(13)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(13)} -attr vt d -attr @path {/mean_vga/mean_vga:core/mux.itm}
load net {mux.itm(14)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(14)} -attr vt d -attr @path {/mean_vga/mean_vga:core/mux.itm}
load net {mux.itm(15)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(15)} -attr vt d -attr @path {/mean_vga/mean_vga:core/mux.itm}
load net {mux.itm(16)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(16)} -attr vt d -attr @path {/mean_vga/mean_vga:core/mux.itm}
load net {mux.itm(17)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(17)} -attr vt d -attr @path {/mean_vga/mean_vga:core/mux.itm}
load net {mux.itm(18)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(18)} -attr vt d -attr @path {/mean_vga/mean_vga:core/mux.itm}
load net {mux.itm(19)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(19)} -attr vt d -attr @path {/mean_vga/mean_vga:core/mux.itm}
load net {mux.itm(20)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(20)} -attr vt d -attr @path {/mean_vga/mean_vga:core/mux.itm}
load net {mux.itm(21)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(21)} -attr vt d -attr @path {/mean_vga/mean_vga:core/mux.itm}
load net {mux.itm(22)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(22)} -attr vt d -attr @path {/mean_vga/mean_vga:core/mux.itm}
load net {mux.itm(23)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(23)} -attr vt d -attr @path {/mean_vga/mean_vga:core/mux.itm}
load net {mux.itm(24)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(24)} -attr vt d -attr @path {/mean_vga/mean_vga:core/mux.itm}
load net {mux.itm(25)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(25)} -attr vt d -attr @path {/mean_vga/mean_vga:core/mux.itm}
load net {mux.itm(26)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(26)} -attr vt d -attr @path {/mean_vga/mean_vga:core/mux.itm}
load net {mux.itm(27)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(27)} -attr vt d -attr @path {/mean_vga/mean_vga:core/mux.itm}
load net {mux.itm(28)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(28)} -attr vt d -attr @path {/mean_vga/mean_vga:core/mux.itm}
load net {mux.itm(29)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(29)} -attr vt d -attr @path {/mean_vga/mean_vga:core/mux.itm}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(0)} -attr @path {/mean_vga/mean_vga:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(1)} -attr @path {/mean_vga/mean_vga:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(2)} -attr @path {/mean_vga/mean_vga:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(3)} -attr @path {/mean_vga/mean_vga:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(4)} -attr @path {/mean_vga/mean_vga:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(5)} -attr @path {/mean_vga/mean_vga:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(6)} -attr @path {/mean_vga/mean_vga:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(7)} -attr @path {/mean_vga/mean_vga:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(8)} -attr @path {/mean_vga/mean_vga:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(9)} -attr @path {/mean_vga/mean_vga:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(10)} -attr @path {/mean_vga/mean_vga:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(11)} -attr @path {/mean_vga/mean_vga:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(12)} -attr @path {/mean_vga/mean_vga:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(13)} -attr @path {/mean_vga/mean_vga:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(14)} -attr @path {/mean_vga/mean_vga:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(15)} -attr @path {/mean_vga/mean_vga:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(16)} -attr @path {/mean_vga/mean_vga:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(17)} -attr @path {/mean_vga/mean_vga:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(18)} -attr @path {/mean_vga/mean_vga:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(19)} -attr @path {/mean_vga/mean_vga:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(20)} -attr @path {/mean_vga/mean_vga:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(21)} -attr @path {/mean_vga/mean_vga:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(22)} -attr @path {/mean_vga/mean_vga:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(23)} -attr @path {/mean_vga/mean_vga:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(24)} -attr @path {/mean_vga/mean_vga:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(25)} -attr @path {/mean_vga/mean_vga:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(26)} -attr @path {/mean_vga/mean_vga:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(27)} -attr @path {/mean_vga/mean_vga:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(28)} -attr @path {/mean_vga/mean_vga:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(29)} -attr @path {/mean_vga/mean_vga:core/C0_30}
load net {clk} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {clk} -attr xrf 61439 -attr oid 616 -attr @path {/mean_vga/mean_vga:core/clk}
load net {en} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {en(0)} -attr @path {/mean_vga/mean_vga:core/en}
load net {arst_n} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Ra(0)} -attr @path {/mean_vga/mean_vga:core/arst_n}
load net {vout:rsc:mgc_out_stdreg.d(0)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(1)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(2)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(3)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(4)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(5)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(6)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(7)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(8)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(9)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(10)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(11)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(12)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(12)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(13)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(13)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(14)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(14)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(15)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(15)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(16)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(16)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(17)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(17)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(18)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(18)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(19)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(19)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(20)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(20)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(21)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(21)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(22)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(22)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(23)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(23)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(24)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(24)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(25)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(25)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(26)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(26)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(27)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(27)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(28)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(28)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(29)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(29)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vout:rsc:mgc_out_stdreg.d}
load inst "ACC1:if:acc#13" "add(1,1,1,0,2)" "INTERFACE" -attr xrf 61440 -attr oid 617 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#13} -attr area 2.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(1,0,1,1,2)"
load net {acc#5.psp#1.sva(11)} -pin  "ACC1:if:acc#13" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(acc#5.psp#1.sva)#13.itm}
load net {acc#5.psp.sva(11)} -pin  "ACC1:if:acc#13" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(acc#5.psp.sva)#28.itm}
load net {ACC1:if:acc#13.itm(0)} -pin  "ACC1:if:acc#13" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#13.itm}
load net {ACC1:if:acc#13.itm(1)} -pin  "ACC1:if:acc#13" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#13.itm}
load inst "ACC1:if:mul#4" "mul(2,1,7,0,8)" "INTERFACE" -attr xrf 61441 -attr oid 618 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:mul#4} -attr area 331.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mul(2,1,7,0,8)"
load net {ACC1:if:acc#13.itm(0)} -pin  "ACC1:if:mul#4" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#13.itm}
load net {ACC1:if:acc#13.itm(1)} -pin  "ACC1:if:mul#4" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#13.itm}
load net {PWR} -pin  "ACC1:if:mul#4" {B(0)} -attr @path {/mean_vga/mean_vga:core/C85_7}
load net {GND} -pin  "ACC1:if:mul#4" {B(1)} -attr @path {/mean_vga/mean_vga:core/C85_7}
load net {PWR} -pin  "ACC1:if:mul#4" {B(2)} -attr @path {/mean_vga/mean_vga:core/C85_7}
load net {GND} -pin  "ACC1:if:mul#4" {B(3)} -attr @path {/mean_vga/mean_vga:core/C85_7}
load net {PWR} -pin  "ACC1:if:mul#4" {B(4)} -attr @path {/mean_vga/mean_vga:core/C85_7}
load net {GND} -pin  "ACC1:if:mul#4" {B(5)} -attr @path {/mean_vga/mean_vga:core/C85_7}
load net {PWR} -pin  "ACC1:if:mul#4" {B(6)} -attr @path {/mean_vga/mean_vga:core/C85_7}
load net {ACC1:if:mul#4.itm(0)} -pin  "ACC1:if:mul#4" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:mul#4.itm}
load net {ACC1:if:mul#4.itm(1)} -pin  "ACC1:if:mul#4" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:mul#4.itm}
load net {ACC1:if:mul#4.itm(2)} -pin  "ACC1:if:mul#4" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:mul#4.itm}
load net {ACC1:if:mul#4.itm(3)} -pin  "ACC1:if:mul#4" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:mul#4.itm}
load net {ACC1:if:mul#4.itm(4)} -pin  "ACC1:if:mul#4" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:mul#4.itm}
load net {ACC1:if:mul#4.itm(5)} -pin  "ACC1:if:mul#4" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:mul#4.itm}
load net {ACC1:if:mul#4.itm(6)} -pin  "ACC1:if:mul#4" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:mul#4.itm}
load net {ACC1:if:mul#4.itm(7)} -pin  "ACC1:if:mul#4" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:mul#4.itm}
load inst "ACC1:not#85" "not(11)" "INTERFACE" -attr xrf 61442 -attr oid 619 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:not#85} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(11)"
load net {ACC1:acc#10.psp#1.sva(1)} -pin  "ACC1:not#85" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC1:acc#10.psp#1.sva).itm}
load net {ACC1:acc#10.psp#1.sva(2)} -pin  "ACC1:not#85" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC1:acc#10.psp#1.sva).itm}
load net {ACC1:acc#10.psp#1.sva(3)} -pin  "ACC1:not#85" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC1:acc#10.psp#1.sva).itm}
load net {ACC1:acc#10.psp#1.sva(4)} -pin  "ACC1:not#85" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC1:acc#10.psp#1.sva).itm}
load net {ACC1:acc#10.psp#1.sva(5)} -pin  "ACC1:not#85" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC1:acc#10.psp#1.sva).itm}
load net {ACC1:acc#10.psp#1.sva(6)} -pin  "ACC1:not#85" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC1:acc#10.psp#1.sva).itm}
load net {ACC1:acc#10.psp#1.sva(7)} -pin  "ACC1:not#85" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC1:acc#10.psp#1.sva).itm}
load net {ACC1:acc#10.psp#1.sva(8)} -pin  "ACC1:not#85" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC1:acc#10.psp#1.sva).itm}
load net {ACC1:acc#10.psp#1.sva(9)} -pin  "ACC1:not#85" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC1:acc#10.psp#1.sva).itm}
load net {ACC1:acc#10.psp#1.sva(10)} -pin  "ACC1:not#85" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC1:acc#10.psp#1.sva).itm}
load net {ACC1:acc#10.psp#1.sva(11)} -pin  "ACC1:not#85" {A(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC1:acc#10.psp#1.sva).itm}
load net {ACC1:not#85.itm(0)} -pin  "ACC1:not#85" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:not#85.itm}
load net {ACC1:not#85.itm(1)} -pin  "ACC1:not#85" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:not#85.itm}
load net {ACC1:not#85.itm(2)} -pin  "ACC1:not#85" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:not#85.itm}
load net {ACC1:not#85.itm(3)} -pin  "ACC1:not#85" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:not#85.itm}
load net {ACC1:not#85.itm(4)} -pin  "ACC1:not#85" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:not#85.itm}
load net {ACC1:not#85.itm(5)} -pin  "ACC1:not#85" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:not#85.itm}
load net {ACC1:not#85.itm(6)} -pin  "ACC1:not#85" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:not#85.itm}
load net {ACC1:not#85.itm(7)} -pin  "ACC1:not#85" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:not#85.itm}
load net {ACC1:not#85.itm(8)} -pin  "ACC1:not#85" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:not#85.itm}
load net {ACC1:not#85.itm(9)} -pin  "ACC1:not#85" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:not#85.itm}
load net {ACC1:not#85.itm(10)} -pin  "ACC1:not#85" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:not#85.itm}
load inst "ACC1:if:acc#53" "add(11,1,11,1,12)" "INTERFACE" -attr xrf 61443 -attr oid 620 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#53} -attr area 12.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,1,11,1,12)"
load net {acc#5.psp.sva(11)} -pin  "ACC1:if:acc#53" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#454.itm}
load net {acc#5.psp.sva(11)} -pin  "ACC1:if:acc#53" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#454.itm}
load net {GND} -pin  "ACC1:if:acc#53" {A(2)} -attr @path {/mean_vga/mean_vga:core/conc#454.itm}
load net {ACC1:if:mul#4.itm(0)} -pin  "ACC1:if:acc#53" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#454.itm}
load net {ACC1:if:mul#4.itm(1)} -pin  "ACC1:if:acc#53" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#454.itm}
load net {ACC1:if:mul#4.itm(2)} -pin  "ACC1:if:acc#53" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#454.itm}
load net {ACC1:if:mul#4.itm(3)} -pin  "ACC1:if:acc#53" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#454.itm}
load net {ACC1:if:mul#4.itm(4)} -pin  "ACC1:if:acc#53" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#454.itm}
load net {ACC1:if:mul#4.itm(5)} -pin  "ACC1:if:acc#53" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#454.itm}
load net {ACC1:if:mul#4.itm(6)} -pin  "ACC1:if:acc#53" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#454.itm}
load net {ACC1:if:mul#4.itm(7)} -pin  "ACC1:if:acc#53" {A(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#454.itm}
load net {ACC1:not#85.itm(0)} -pin  "ACC1:if:acc#53" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:not#85.itm}
load net {ACC1:not#85.itm(1)} -pin  "ACC1:if:acc#53" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:not#85.itm}
load net {ACC1:not#85.itm(2)} -pin  "ACC1:if:acc#53" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:not#85.itm}
load net {ACC1:not#85.itm(3)} -pin  "ACC1:if:acc#53" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:not#85.itm}
load net {ACC1:not#85.itm(4)} -pin  "ACC1:if:acc#53" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:not#85.itm}
load net {ACC1:not#85.itm(5)} -pin  "ACC1:if:acc#53" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:not#85.itm}
load net {ACC1:not#85.itm(6)} -pin  "ACC1:if:acc#53" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:not#85.itm}
load net {ACC1:not#85.itm(7)} -pin  "ACC1:if:acc#53" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:not#85.itm}
load net {ACC1:not#85.itm(8)} -pin  "ACC1:if:acc#53" {B(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:not#85.itm}
load net {ACC1:not#85.itm(9)} -pin  "ACC1:if:acc#53" {B(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:not#85.itm}
load net {ACC1:not#85.itm(10)} -pin  "ACC1:if:acc#53" {B(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:not#85.itm}
load net {ACC1:if:acc#53.itm(0)} -pin  "ACC1:if:acc#53" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#53.itm}
load net {ACC1:if:acc#53.itm(1)} -pin  "ACC1:if:acc#53" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#53.itm}
load net {ACC1:if:acc#53.itm(2)} -pin  "ACC1:if:acc#53" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#53.itm}
load net {ACC1:if:acc#53.itm(3)} -pin  "ACC1:if:acc#53" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#53.itm}
load net {ACC1:if:acc#53.itm(4)} -pin  "ACC1:if:acc#53" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#53.itm}
load net {ACC1:if:acc#53.itm(5)} -pin  "ACC1:if:acc#53" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#53.itm}
load net {ACC1:if:acc#53.itm(6)} -pin  "ACC1:if:acc#53" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#53.itm}
load net {ACC1:if:acc#53.itm(7)} -pin  "ACC1:if:acc#53" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#53.itm}
load net {ACC1:if:acc#53.itm(8)} -pin  "ACC1:if:acc#53" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#53.itm}
load net {ACC1:if:acc#53.itm(9)} -pin  "ACC1:if:acc#53" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#53.itm}
load net {ACC1:if:acc#53.itm(10)} -pin  "ACC1:if:acc#53" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#53.itm}
load net {ACC1:if:acc#53.itm(11)} -pin  "ACC1:if:acc#53" {Z(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#53.itm}
load inst "ACC1:not#88" "not(1)" "INTERFACE" -attr xrf 61444 -attr oid 621 -attr @path {/mean_vga/mean_vga:core/ACC1:not#88} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {ACC1:acc#10.psp#1.sva(0)} -pin  "ACC1:not#88" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(ACC1:acc#10.psp#1.sva)#1.itm}
load net {ACC1:not#88.itm} -pin  "ACC1:not#88" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1:not#88.itm}
load inst "ACC1:if:acc#49" "add(12,-1,12,-1,12)" "INTERFACE" -attr xrf 61445 -attr oid 622 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#49} -attr area 13.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,1,12,1,13)"
load net {ACC1:if:acc#2.psp#1.sva(0)} -pin  "ACC1:if:acc#49" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#2.psp#1.sva}
load net {ACC1:if:acc#2.psp#1.sva(1)} -pin  "ACC1:if:acc#49" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#2.psp#1.sva}
load net {ACC1:if:acc#2.psp#1.sva(2)} -pin  "ACC1:if:acc#49" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#2.psp#1.sva}
load net {ACC1:if:acc#2.psp#1.sva(3)} -pin  "ACC1:if:acc#49" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#2.psp#1.sva}
load net {ACC1:if:acc#2.psp#1.sva(4)} -pin  "ACC1:if:acc#49" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#2.psp#1.sva}
load net {ACC1:if:acc#2.psp#1.sva(5)} -pin  "ACC1:if:acc#49" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#2.psp#1.sva}
load net {ACC1:if:acc#2.psp#1.sva(6)} -pin  "ACC1:if:acc#49" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#2.psp#1.sva}
load net {ACC1:if:acc#2.psp#1.sva(7)} -pin  "ACC1:if:acc#49" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#2.psp#1.sva}
load net {ACC1:if:acc#2.psp#1.sva(8)} -pin  "ACC1:if:acc#49" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#2.psp#1.sva}
load net {ACC1:if:acc#2.psp#1.sva(9)} -pin  "ACC1:if:acc#49" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#2.psp#1.sva}
load net {ACC1:if:acc#2.psp#1.sva(10)} -pin  "ACC1:if:acc#49" {A(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#2.psp#1.sva}
load net {ACC1:if:acc#2.psp#1.sva(11)} -pin  "ACC1:if:acc#49" {A(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#2.psp#1.sva}
load net {ACC1:acc#10.psp.sva(0)} -pin  "ACC1:if:acc#49" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#10.psp.sva}
load net {ACC1:acc#10.psp.sva(1)} -pin  "ACC1:if:acc#49" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#10.psp.sva}
load net {ACC1:acc#10.psp.sva(2)} -pin  "ACC1:if:acc#49" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#10.psp.sva}
load net {ACC1:acc#10.psp.sva(3)} -pin  "ACC1:if:acc#49" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#10.psp.sva}
load net {ACC1:acc#10.psp.sva(4)} -pin  "ACC1:if:acc#49" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#10.psp.sva}
load net {ACC1:acc#10.psp.sva(5)} -pin  "ACC1:if:acc#49" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#10.psp.sva}
load net {ACC1:acc#10.psp.sva(6)} -pin  "ACC1:if:acc#49" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#10.psp.sva}
load net {ACC1:acc#10.psp.sva(7)} -pin  "ACC1:if:acc#49" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#10.psp.sva}
load net {ACC1:acc#10.psp.sva(8)} -pin  "ACC1:if:acc#49" {B(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#10.psp.sva}
load net {ACC1:acc#10.psp.sva(9)} -pin  "ACC1:if:acc#49" {B(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#10.psp.sva}
load net {ACC1:acc#10.psp.sva(10)} -pin  "ACC1:if:acc#49" {B(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#10.psp.sva}
load net {ACC1:acc#10.psp.sva(11)} -pin  "ACC1:if:acc#49" {B(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#10.psp.sva}
load net {ACC1:if:acc#49.itm(0)} -pin  "ACC1:if:acc#49" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#49.itm}
load net {ACC1:if:acc#49.itm(1)} -pin  "ACC1:if:acc#49" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#49.itm}
load net {ACC1:if:acc#49.itm(2)} -pin  "ACC1:if:acc#49" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#49.itm}
load net {ACC1:if:acc#49.itm(3)} -pin  "ACC1:if:acc#49" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#49.itm}
load net {ACC1:if:acc#49.itm(4)} -pin  "ACC1:if:acc#49" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#49.itm}
load net {ACC1:if:acc#49.itm(5)} -pin  "ACC1:if:acc#49" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#49.itm}
load net {ACC1:if:acc#49.itm(6)} -pin  "ACC1:if:acc#49" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#49.itm}
load net {ACC1:if:acc#49.itm(7)} -pin  "ACC1:if:acc#49" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#49.itm}
load net {ACC1:if:acc#49.itm(8)} -pin  "ACC1:if:acc#49" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#49.itm}
load net {ACC1:if:acc#49.itm(9)} -pin  "ACC1:if:acc#49" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#49.itm}
load net {ACC1:if:acc#49.itm(10)} -pin  "ACC1:if:acc#49" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#49.itm}
load net {ACC1:if:acc#49.itm(11)} -pin  "ACC1:if:acc#49" {Z(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#49.itm}
load inst "ACC1:if:acc#52" "add(13,-1,12,1,13)" "INTERFACE" -attr xrf 61446 -attr oid 623 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#52} -attr area 14.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(13,1,13,1,14)"
load net {ACC1:not#88.itm} -pin  "ACC1:if:acc#52" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:conc#60.itm}
load net {ACC1:if:acc#53.itm(0)} -pin  "ACC1:if:acc#52" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:conc#60.itm}
load net {ACC1:if:acc#53.itm(1)} -pin  "ACC1:if:acc#52" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:conc#60.itm}
load net {ACC1:if:acc#53.itm(2)} -pin  "ACC1:if:acc#52" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:conc#60.itm}
load net {ACC1:if:acc#53.itm(3)} -pin  "ACC1:if:acc#52" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:conc#60.itm}
load net {ACC1:if:acc#53.itm(4)} -pin  "ACC1:if:acc#52" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:conc#60.itm}
load net {ACC1:if:acc#53.itm(5)} -pin  "ACC1:if:acc#52" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:conc#60.itm}
load net {ACC1:if:acc#53.itm(6)} -pin  "ACC1:if:acc#52" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:conc#60.itm}
load net {ACC1:if:acc#53.itm(7)} -pin  "ACC1:if:acc#52" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:conc#60.itm}
load net {ACC1:if:acc#53.itm(8)} -pin  "ACC1:if:acc#52" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:conc#60.itm}
load net {ACC1:if:acc#53.itm(9)} -pin  "ACC1:if:acc#52" {A(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:conc#60.itm}
load net {ACC1:if:acc#53.itm(10)} -pin  "ACC1:if:acc#52" {A(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:conc#60.itm}
load net {ACC1:if:acc#53.itm(11)} -pin  "ACC1:if:acc#52" {A(12)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:conc#60.itm}
load net {ACC1:if:acc#49.itm(0)} -pin  "ACC1:if:acc#52" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#49.itm}
load net {ACC1:if:acc#49.itm(1)} -pin  "ACC1:if:acc#52" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#49.itm}
load net {ACC1:if:acc#49.itm(2)} -pin  "ACC1:if:acc#52" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#49.itm}
load net {ACC1:if:acc#49.itm(3)} -pin  "ACC1:if:acc#52" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#49.itm}
load net {ACC1:if:acc#49.itm(4)} -pin  "ACC1:if:acc#52" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#49.itm}
load net {ACC1:if:acc#49.itm(5)} -pin  "ACC1:if:acc#52" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#49.itm}
load net {ACC1:if:acc#49.itm(6)} -pin  "ACC1:if:acc#52" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#49.itm}
load net {ACC1:if:acc#49.itm(7)} -pin  "ACC1:if:acc#52" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#49.itm}
load net {ACC1:if:acc#49.itm(8)} -pin  "ACC1:if:acc#52" {B(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#49.itm}
load net {ACC1:if:acc#49.itm(9)} -pin  "ACC1:if:acc#52" {B(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#49.itm}
load net {ACC1:if:acc#49.itm(10)} -pin  "ACC1:if:acc#52" {B(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#49.itm}
load net {ACC1:if:acc#49.itm(11)} -pin  "ACC1:if:acc#52" {B(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#49.itm}
load net {ACC1:if:acc#52.itm(0)} -pin  "ACC1:if:acc#52" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#52.itm}
load net {ACC1:if:acc#52.itm(1)} -pin  "ACC1:if:acc#52" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#52.itm}
load net {ACC1:if:acc#52.itm(2)} -pin  "ACC1:if:acc#52" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#52.itm}
load net {ACC1:if:acc#52.itm(3)} -pin  "ACC1:if:acc#52" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#52.itm}
load net {ACC1:if:acc#52.itm(4)} -pin  "ACC1:if:acc#52" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#52.itm}
load net {ACC1:if:acc#52.itm(5)} -pin  "ACC1:if:acc#52" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#52.itm}
load net {ACC1:if:acc#52.itm(6)} -pin  "ACC1:if:acc#52" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#52.itm}
load net {ACC1:if:acc#52.itm(7)} -pin  "ACC1:if:acc#52" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#52.itm}
load net {ACC1:if:acc#52.itm(8)} -pin  "ACC1:if:acc#52" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#52.itm}
load net {ACC1:if:acc#52.itm(9)} -pin  "ACC1:if:acc#52" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#52.itm}
load net {ACC1:if:acc#52.itm(10)} -pin  "ACC1:if:acc#52" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#52.itm}
load net {ACC1:if:acc#52.itm(11)} -pin  "ACC1:if:acc#52" {Z(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#52.itm}
load net {ACC1:if:acc#52.itm(12)} -pin  "ACC1:if:acc#52" {Z(12)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#52.itm}
load inst "reg(ACC1:if:acc#52.itm#1)" "reg(13,1,1,-1,0)" "INTERFACE" -attr xrf 61447 -attr oid 624 -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(ACC1:if:acc#52.itm#1)}
load net {ACC1:if:acc#52.itm(0)} -pin  "reg(ACC1:if:acc#52.itm#1)" {D(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#52.itm}
load net {ACC1:if:acc#52.itm(1)} -pin  "reg(ACC1:if:acc#52.itm#1)" {D(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#52.itm}
load net {ACC1:if:acc#52.itm(2)} -pin  "reg(ACC1:if:acc#52.itm#1)" {D(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#52.itm}
load net {ACC1:if:acc#52.itm(3)} -pin  "reg(ACC1:if:acc#52.itm#1)" {D(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#52.itm}
load net {ACC1:if:acc#52.itm(4)} -pin  "reg(ACC1:if:acc#52.itm#1)" {D(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#52.itm}
load net {ACC1:if:acc#52.itm(5)} -pin  "reg(ACC1:if:acc#52.itm#1)" {D(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#52.itm}
load net {ACC1:if:acc#52.itm(6)} -pin  "reg(ACC1:if:acc#52.itm#1)" {D(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#52.itm}
load net {ACC1:if:acc#52.itm(7)} -pin  "reg(ACC1:if:acc#52.itm#1)" {D(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#52.itm}
load net {ACC1:if:acc#52.itm(8)} -pin  "reg(ACC1:if:acc#52.itm#1)" {D(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#52.itm}
load net {ACC1:if:acc#52.itm(9)} -pin  "reg(ACC1:if:acc#52.itm#1)" {D(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#52.itm}
load net {ACC1:if:acc#52.itm(10)} -pin  "reg(ACC1:if:acc#52.itm#1)" {D(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#52.itm}
load net {ACC1:if:acc#52.itm(11)} -pin  "reg(ACC1:if:acc#52.itm#1)" {D(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#52.itm}
load net {ACC1:if:acc#52.itm(12)} -pin  "reg(ACC1:if:acc#52.itm#1)" {D(12)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#52.itm}
load net {GND} -pin  "reg(ACC1:if:acc#52.itm#1)" {DRa(0)} -attr @path {/mean_vga/mean_vga:core/C0_13}
load net {GND} -pin  "reg(ACC1:if:acc#52.itm#1)" {DRa(1)} -attr @path {/mean_vga/mean_vga:core/C0_13}
load net {GND} -pin  "reg(ACC1:if:acc#52.itm#1)" {DRa(2)} -attr @path {/mean_vga/mean_vga:core/C0_13}
load net {GND} -pin  "reg(ACC1:if:acc#52.itm#1)" {DRa(3)} -attr @path {/mean_vga/mean_vga:core/C0_13}
load net {GND} -pin  "reg(ACC1:if:acc#52.itm#1)" {DRa(4)} -attr @path {/mean_vga/mean_vga:core/C0_13}
load net {GND} -pin  "reg(ACC1:if:acc#52.itm#1)" {DRa(5)} -attr @path {/mean_vga/mean_vga:core/C0_13}
load net {GND} -pin  "reg(ACC1:if:acc#52.itm#1)" {DRa(6)} -attr @path {/mean_vga/mean_vga:core/C0_13}
load net {GND} -pin  "reg(ACC1:if:acc#52.itm#1)" {DRa(7)} -attr @path {/mean_vga/mean_vga:core/C0_13}
load net {GND} -pin  "reg(ACC1:if:acc#52.itm#1)" {DRa(8)} -attr @path {/mean_vga/mean_vga:core/C0_13}
load net {GND} -pin  "reg(ACC1:if:acc#52.itm#1)" {DRa(9)} -attr @path {/mean_vga/mean_vga:core/C0_13}
load net {GND} -pin  "reg(ACC1:if:acc#52.itm#1)" {DRa(10)} -attr @path {/mean_vga/mean_vga:core/C0_13}
load net {GND} -pin  "reg(ACC1:if:acc#52.itm#1)" {DRa(11)} -attr @path {/mean_vga/mean_vga:core/C0_13}
load net {GND} -pin  "reg(ACC1:if:acc#52.itm#1)" {DRa(12)} -attr @path {/mean_vga/mean_vga:core/C0_13}
load net {clk} -pin  "reg(ACC1:if:acc#52.itm#1)" {clk} -attr xrf 61448 -attr oid 625 -attr @path {/mean_vga/mean_vga:core/clk}
load net {en} -pin  "reg(ACC1:if:acc#52.itm#1)" {en(0)} -attr @path {/mean_vga/mean_vga:core/en}
load net {arst_n} -pin  "reg(ACC1:if:acc#52.itm#1)" {Ra(0)} -attr @path {/mean_vga/mean_vga:core/arst_n}
load net {ACC1:if:acc#52.itm#1(0)} -pin  "reg(ACC1:if:acc#52.itm#1)" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#52.itm#1}
load net {ACC1:if:acc#52.itm#1(1)} -pin  "reg(ACC1:if:acc#52.itm#1)" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#52.itm#1}
load net {ACC1:if:acc#52.itm#1(2)} -pin  "reg(ACC1:if:acc#52.itm#1)" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#52.itm#1}
load net {ACC1:if:acc#52.itm#1(3)} -pin  "reg(ACC1:if:acc#52.itm#1)" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#52.itm#1}
load net {ACC1:if:acc#52.itm#1(4)} -pin  "reg(ACC1:if:acc#52.itm#1)" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#52.itm#1}
load net {ACC1:if:acc#52.itm#1(5)} -pin  "reg(ACC1:if:acc#52.itm#1)" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#52.itm#1}
load net {ACC1:if:acc#52.itm#1(6)} -pin  "reg(ACC1:if:acc#52.itm#1)" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#52.itm#1}
load net {ACC1:if:acc#52.itm#1(7)} -pin  "reg(ACC1:if:acc#52.itm#1)" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#52.itm#1}
load net {ACC1:if:acc#52.itm#1(8)} -pin  "reg(ACC1:if:acc#52.itm#1)" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#52.itm#1}
load net {ACC1:if:acc#52.itm#1(9)} -pin  "reg(ACC1:if:acc#52.itm#1)" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#52.itm#1}
load net {ACC1:if:acc#52.itm#1(10)} -pin  "reg(ACC1:if:acc#52.itm#1)" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#52.itm#1}
load net {ACC1:if:acc#52.itm#1(11)} -pin  "reg(ACC1:if:acc#52.itm#1)" {Z(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#52.itm#1}
load net {ACC1:if:acc#52.itm#1(12)} -pin  "reg(ACC1:if:acc#52.itm#1)" {Z(12)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#52.itm#1}
load inst "ACC1:if:acc#12" "add(1,1,1,0,2)" "INTERFACE" -attr xrf 61449 -attr oid 626 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#12} -attr area 2.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(1,0,1,1,2)"
load net {acc#5.psp#1.sva(9)} -pin  "ACC1:if:acc#12" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(acc#5.psp#1.sva)#1.itm}
load net {acc#5.psp.sva(9)} -pin  "ACC1:if:acc#12" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(acc#5.psp.sva)#27.itm}
load net {ACC1:if:acc#12.itm(0)} -pin  "ACC1:if:acc#12" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#12.itm}
load net {ACC1:if:acc#12.itm(1)} -pin  "ACC1:if:acc#12" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#12.itm}
load inst "ACC1:if:mul#3" "mul(2,1,5,0,6)" "INTERFACE" -attr xrf 61450 -attr oid 627 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:mul#3} -attr area 331.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mul(2,1,7,0,8)"
load net {ACC1:if:acc#12.itm(0)} -pin  "ACC1:if:mul#3" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#12.itm}
load net {ACC1:if:acc#12.itm(1)} -pin  "ACC1:if:mul#3" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#12.itm}
load net {PWR} -pin  "ACC1:if:mul#3" {B(0)} -attr @path {/mean_vga/mean_vga:core/C21_5}
load net {GND} -pin  "ACC1:if:mul#3" {B(1)} -attr @path {/mean_vga/mean_vga:core/C21_5}
load net {PWR} -pin  "ACC1:if:mul#3" {B(2)} -attr @path {/mean_vga/mean_vga:core/C21_5}
load net {GND} -pin  "ACC1:if:mul#3" {B(3)} -attr @path {/mean_vga/mean_vga:core/C21_5}
load net {PWR} -pin  "ACC1:if:mul#3" {B(4)} -attr @path {/mean_vga/mean_vga:core/C21_5}
load net {ACC1:if:mul#3.itm(0)} -pin  "ACC1:if:mul#3" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:mul#3.itm}
load net {ACC1:if:mul#3.itm(1)} -pin  "ACC1:if:mul#3" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:mul#3.itm}
load net {ACC1:if:mul#3.itm(2)} -pin  "ACC1:if:mul#3" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:mul#3.itm}
load net {ACC1:if:mul#3.itm(3)} -pin  "ACC1:if:mul#3" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:mul#3.itm}
load net {ACC1:if:mul#3.itm(4)} -pin  "ACC1:if:mul#3" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:mul#3.itm}
load net {ACC1:if:mul#3.itm(5)} -pin  "ACC1:if:mul#3" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:mul#3.itm}
load inst "ACC1:if:acc#9" "add(1,1,1,0,2)" "INTERFACE" -attr xrf 61451 -attr oid 628 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#9} -attr area 2.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(1,0,1,1,2)"
load net {acc#5.psp#1.sva(6)} -pin  "ACC1:if:acc#9" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(acc#5.psp#1.sva).itm}
load net {acc#5.psp.sva(6)} -pin  "ACC1:if:acc#9" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(acc#5.psp.sva)#15.itm}
load net {ACC1:if:acc#9.itm(0)} -pin  "ACC1:if:acc#9" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#9.itm}
load net {ACC1:if:acc#9.itm(1)} -pin  "ACC1:if:acc#9" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#9.itm}
load inst "ACC1:if:mul" "mul(2,1,5,0,6)" "INTERFACE" -attr xrf 61452 -attr oid 629 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:mul} -attr area 331.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mul(2,1,7,0,8)"
load net {ACC1:if:acc#9.itm(0)} -pin  "ACC1:if:mul" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#9.itm}
load net {ACC1:if:acc#9.itm(1)} -pin  "ACC1:if:mul" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#9.itm}
load net {PWR} -pin  "ACC1:if:mul" {B(0)} -attr @path {/mean_vga/mean_vga:core/C21_5}
load net {GND} -pin  "ACC1:if:mul" {B(1)} -attr @path {/mean_vga/mean_vga:core/C21_5}
load net {PWR} -pin  "ACC1:if:mul" {B(2)} -attr @path {/mean_vga/mean_vga:core/C21_5}
load net {GND} -pin  "ACC1:if:mul" {B(3)} -attr @path {/mean_vga/mean_vga:core/C21_5}
load net {PWR} -pin  "ACC1:if:mul" {B(4)} -attr @path {/mean_vga/mean_vga:core/C21_5}
load net {ACC1:if:mul.itm(0)} -pin  "ACC1:if:mul" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:mul.itm}
load net {ACC1:if:mul.itm(1)} -pin  "ACC1:if:mul" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:mul.itm}
load net {ACC1:if:mul.itm(2)} -pin  "ACC1:if:mul" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:mul.itm}
load net {ACC1:if:mul.itm(3)} -pin  "ACC1:if:mul" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:mul.itm}
load net {ACC1:if:mul.itm(4)} -pin  "ACC1:if:mul" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:mul.itm}
load net {ACC1:if:mul.itm(5)} -pin  "ACC1:if:mul" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:mul.itm}
load inst "acc#1" "add(6,1,6,0,7)" "INTERFACE" -attr xrf 61453 -attr oid 630 -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#1} -attr area 7.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(6,0,6,1,8)"
load net {ACC1:if:mul.itm(0)} -pin  "acc#1" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:mul.itm}
load net {ACC1:if:mul.itm(1)} -pin  "acc#1" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:mul.itm}
load net {ACC1:if:mul.itm(2)} -pin  "acc#1" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:mul.itm}
load net {ACC1:if:mul.itm(3)} -pin  "acc#1" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:mul.itm}
load net {ACC1:if:mul.itm(4)} -pin  "acc#1" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:mul.itm}
load net {ACC1:if:mul.itm(5)} -pin  "acc#1" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:mul.itm}
load net {acc#5.psp.sva(9)} -pin  "acc#1" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#457.itm}
load net {acc#5.psp.sva(9)} -pin  "acc#1" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#457.itm}
load net {GND} -pin  "acc#1" {B(2)} -attr @path {/mean_vga/mean_vga:core/conc#457.itm}
load net {acc#5.psp.sva(5)} -pin  "acc#1" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#457.itm}
load net {GND} -pin  "acc#1" {B(4)} -attr @path {/mean_vga/mean_vga:core/conc#457.itm}
load net {acc#5.psp.sva(7)} -pin  "acc#1" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#457.itm}
load net {acc#1.itm(0)} -pin  "acc#1" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#1.itm}
load net {acc#1.itm(1)} -pin  "acc#1" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#1.itm}
load net {acc#1.itm(2)} -pin  "acc#1" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#1.itm}
load net {acc#1.itm(3)} -pin  "acc#1" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#1.itm}
load net {acc#1.itm(4)} -pin  "acc#1" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#1.itm}
load net {acc#1.itm(5)} -pin  "acc#1" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#1.itm}
load net {acc#1.itm(6)} -pin  "acc#1" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#1.itm}
load inst "acc#2" "add(7,-1,6,0,7)" "INTERFACE" -attr xrf 61454 -attr oid 631 -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#2} -attr area 9.259614 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(8,0,8,0,8)"
load net {acc#1.itm(0)} -pin  "acc#2" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#1.itm}
load net {acc#1.itm(1)} -pin  "acc#2" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#1.itm}
load net {acc#1.itm(2)} -pin  "acc#2" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#1.itm}
load net {acc#1.itm(3)} -pin  "acc#2" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#1.itm}
load net {acc#1.itm(4)} -pin  "acc#2" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#1.itm}
load net {acc#1.itm(5)} -pin  "acc#2" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#1.itm}
load net {acc#1.itm(6)} -pin  "acc#2" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#1.itm}
load net {acc#5.psp.sva(2)} -pin  "acc#2" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#458.itm}
load net {PWR} -pin  "acc#2" {B(1)} -attr @path {/mean_vga/mean_vga:core/conc#458.itm}
load net {PWR} -pin  "acc#2" {B(2)} -attr @path {/mean_vga/mean_vga:core/conc#458.itm}
load net {GND} -pin  "acc#2" {B(3)} -attr @path {/mean_vga/mean_vga:core/conc#458.itm}
load net {GND} -pin  "acc#2" {B(4)} -attr @path {/mean_vga/mean_vga:core/conc#458.itm}
load net {PWR} -pin  "acc#2" {B(5)} -attr @path {/mean_vga/mean_vga:core/conc#458.itm}
load net {acc#2.itm(0)} -pin  "acc#2" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#2.itm}
load net {acc#2.itm(1)} -pin  "acc#2" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#2.itm}
load net {acc#2.itm(2)} -pin  "acc#2" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#2.itm}
load net {acc#2.itm(3)} -pin  "acc#2" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#2.itm}
load net {acc#2.itm(4)} -pin  "acc#2" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#2.itm}
load net {acc#2.itm(5)} -pin  "acc#2" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#2.itm}
load net {acc#2.itm(6)} -pin  "acc#2" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#2.itm}
load inst "acc" "add(9,1,8,1,10)" "INTERFACE" -attr xrf 61455 -attr oid 632 -attr vt d -attr @path {/mean_vga/mean_vga:core/acc} -attr area 10.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(9,1,8,1,10)"
load net {acc#5.psp.sva(5)} -pin  "acc" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#455.itm}
load net {acc#5.psp.sva(5)} -pin  "acc" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#455.itm}
load net {GND} -pin  "acc" {A(2)} -attr @path {/mean_vga/mean_vga:core/conc#455.itm}
load net {ACC1:if:mul#3.itm(0)} -pin  "acc" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#455.itm}
load net {ACC1:if:mul#3.itm(1)} -pin  "acc" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#455.itm}
load net {ACC1:if:mul#3.itm(2)} -pin  "acc" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#455.itm}
load net {ACC1:if:mul#3.itm(3)} -pin  "acc" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#455.itm}
load net {ACC1:if:mul#3.itm(4)} -pin  "acc" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#455.itm}
load net {ACC1:if:mul#3.itm(5)} -pin  "acc" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#455.itm}
load net {acc#2.itm(0)} -pin  "acc" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#456.itm}
load net {acc#2.itm(1)} -pin  "acc" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#456.itm}
load net {acc#2.itm(2)} -pin  "acc" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#456.itm}
load net {acc#2.itm(3)} -pin  "acc" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#456.itm}
load net {acc#2.itm(4)} -pin  "acc" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#456.itm}
load net {acc#2.itm(5)} -pin  "acc" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#456.itm}
load net {acc#2.itm(6)} -pin  "acc" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#456.itm}
load net {PWR} -pin  "acc" {B(7)} -attr @path {/mean_vga/mean_vga:core/conc#456.itm}
load net {acc.itm(0)} -pin  "acc" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc.itm}
load net {acc.itm(1)} -pin  "acc" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc.itm}
load net {acc.itm(2)} -pin  "acc" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc.itm}
load net {acc.itm(3)} -pin  "acc" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc.itm}
load net {acc.itm(4)} -pin  "acc" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc.itm}
load net {acc.itm(5)} -pin  "acc" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc.itm}
load net {acc.itm(6)} -pin  "acc" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc.itm}
load net {acc.itm(7)} -pin  "acc" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc.itm}
load net {acc.itm(8)} -pin  "acc" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc.itm}
load net {acc.itm(9)} -pin  "acc" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc.itm}
load inst "ACC1:if:acc#81" "add(10,1,11,-1,11)" "INTERFACE" -attr xrf 61456 -attr oid 633 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#81} -attr area 12.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,11)"
load net {acc.itm(0)} -pin  "ACC1:if:acc#81" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc.itm}
load net {acc.itm(1)} -pin  "ACC1:if:acc#81" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc.itm}
load net {acc.itm(2)} -pin  "ACC1:if:acc#81" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc.itm}
load net {acc.itm(3)} -pin  "ACC1:if:acc#81" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc.itm}
load net {acc.itm(4)} -pin  "ACC1:if:acc#81" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc.itm}
load net {acc.itm(5)} -pin  "ACC1:if:acc#81" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc.itm}
load net {acc.itm(6)} -pin  "ACC1:if:acc#81" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc.itm}
load net {acc.itm(7)} -pin  "ACC1:if:acc#81" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc.itm}
load net {acc.itm(8)} -pin  "ACC1:if:acc#81" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc.itm}
load net {acc.itm(9)} -pin  "ACC1:if:acc#81" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc.itm}
load net {ACC1:acc#12.psp.sva(1)} -pin  "ACC1:if:acc#81" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC1:acc#12.psp.sva).itm}
load net {ACC1:acc#12.psp.sva(2)} -pin  "ACC1:if:acc#81" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC1:acc#12.psp.sva).itm}
load net {ACC1:acc#12.psp.sva(3)} -pin  "ACC1:if:acc#81" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC1:acc#12.psp.sva).itm}
load net {ACC1:acc#12.psp.sva(4)} -pin  "ACC1:if:acc#81" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC1:acc#12.psp.sva).itm}
load net {ACC1:acc#12.psp.sva(5)} -pin  "ACC1:if:acc#81" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC1:acc#12.psp.sva).itm}
load net {ACC1:acc#12.psp.sva(6)} -pin  "ACC1:if:acc#81" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC1:acc#12.psp.sva).itm}
load net {ACC1:acc#12.psp.sva(7)} -pin  "ACC1:if:acc#81" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC1:acc#12.psp.sva).itm}
load net {ACC1:acc#12.psp.sva(8)} -pin  "ACC1:if:acc#81" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC1:acc#12.psp.sva).itm}
load net {ACC1:acc#12.psp.sva(9)} -pin  "ACC1:if:acc#81" {B(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC1:acc#12.psp.sva).itm}
load net {ACC1:acc#12.psp.sva(10)} -pin  "ACC1:if:acc#81" {B(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC1:acc#12.psp.sva).itm}
load net {ACC1:acc#12.psp.sva(11)} -pin  "ACC1:if:acc#81" {B(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC1:acc#12.psp.sva).itm}
load net {ACC1:if:acc#81.itm(0)} -pin  "ACC1:if:acc#81" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#81.itm}
load net {ACC1:if:acc#81.itm(1)} -pin  "ACC1:if:acc#81" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#81.itm}
load net {ACC1:if:acc#81.itm(2)} -pin  "ACC1:if:acc#81" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#81.itm}
load net {ACC1:if:acc#81.itm(3)} -pin  "ACC1:if:acc#81" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#81.itm}
load net {ACC1:if:acc#81.itm(4)} -pin  "ACC1:if:acc#81" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#81.itm}
load net {ACC1:if:acc#81.itm(5)} -pin  "ACC1:if:acc#81" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#81.itm}
load net {ACC1:if:acc#81.itm(6)} -pin  "ACC1:if:acc#81" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#81.itm}
load net {ACC1:if:acc#81.itm(7)} -pin  "ACC1:if:acc#81" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#81.itm}
load net {ACC1:if:acc#81.itm(8)} -pin  "ACC1:if:acc#81" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#81.itm}
load net {ACC1:if:acc#81.itm(9)} -pin  "ACC1:if:acc#81" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#81.itm}
load net {ACC1:if:acc#81.itm(10)} -pin  "ACC1:if:acc#81" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#81.itm}
load inst "ACC1:if:acc#10" "add(1,1,1,0,2)" "INTERFACE" -attr xrf 61457 -attr oid 634 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#10} -attr area 2.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(1,0,1,1,2)"
load net {acc#5.psp#1.sva(8)} -pin  "ACC1:if:acc#10" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(acc#5.psp#1.sva)#11.itm}
load net {acc#5.psp.sva(8)} -pin  "ACC1:if:acc#10" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(acc#5.psp.sva)#16.itm}
load net {ACC1:if:acc#10.itm(0)} -pin  "ACC1:if:acc#10" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#10.itm}
load net {ACC1:if:acc#10.itm(1)} -pin  "ACC1:if:acc#10" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#10.itm}
load inst "ACC1:if:mul#1" "mul(2,1,7,0,8)" "INTERFACE" -attr xrf 61458 -attr oid 635 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:mul#1} -attr area 331.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mul(2,1,7,0,8)"
load net {ACC1:if:acc#10.itm(0)} -pin  "ACC1:if:mul#1" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#10.itm}
load net {ACC1:if:acc#10.itm(1)} -pin  "ACC1:if:mul#1" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#10.itm}
load net {PWR} -pin  "ACC1:if:mul#1" {B(0)} -attr @path {/mean_vga/mean_vga:core/C85_7}
load net {GND} -pin  "ACC1:if:mul#1" {B(1)} -attr @path {/mean_vga/mean_vga:core/C85_7}
load net {PWR} -pin  "ACC1:if:mul#1" {B(2)} -attr @path {/mean_vga/mean_vga:core/C85_7}
load net {GND} -pin  "ACC1:if:mul#1" {B(3)} -attr @path {/mean_vga/mean_vga:core/C85_7}
load net {PWR} -pin  "ACC1:if:mul#1" {B(4)} -attr @path {/mean_vga/mean_vga:core/C85_7}
load net {GND} -pin  "ACC1:if:mul#1" {B(5)} -attr @path {/mean_vga/mean_vga:core/C85_7}
load net {PWR} -pin  "ACC1:if:mul#1" {B(6)} -attr @path {/mean_vga/mean_vga:core/C85_7}
load net {ACC1:if:mul#1.itm(0)} -pin  "ACC1:if:mul#1" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:mul#1.itm}
load net {ACC1:if:mul#1.itm(1)} -pin  "ACC1:if:mul#1" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:mul#1.itm}
load net {ACC1:if:mul#1.itm(2)} -pin  "ACC1:if:mul#1" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:mul#1.itm}
load net {ACC1:if:mul#1.itm(3)} -pin  "ACC1:if:mul#1" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:mul#1.itm}
load net {ACC1:if:mul#1.itm(4)} -pin  "ACC1:if:mul#1" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:mul#1.itm}
load net {ACC1:if:mul#1.itm(5)} -pin  "ACC1:if:mul#1" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:mul#1.itm}
load net {ACC1:if:mul#1.itm(6)} -pin  "ACC1:if:mul#1" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:mul#1.itm}
load net {ACC1:if:mul#1.itm(7)} -pin  "ACC1:if:mul#1" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:mul#1.itm}
load inst "ACC1:not#82" "not(1)" "INTERFACE" -attr xrf 61459 -attr oid 636 -attr @path {/mean_vga/mean_vga:core/ACC1:not#82} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc#5.psp#1.sva(9)} -pin  "ACC1:not#82" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(acc#5.psp#1.sva)#22.itm}
load net {ACC1:not#82.itm} -pin  "ACC1:not#82" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1:not#82.itm}
load inst "acc#5" "add(3,0,3,0,4)" "INTERFACE" -attr xrf 61460 -attr oid 637 -attr vt dc -attr @path {/mean_vga/mean_vga:core/acc#5} -attr area 4.303074 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,0,4)"
load net {PWR} -pin  "acc#5" {A(0)} -attr @path {/mean_vga/mean_vga:core/exs.itm}
load net {ACC1:not#82.itm} -pin  "acc#5" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/exs.itm}
load net {ACC1:not#82.itm} -pin  "acc#5" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/exs.itm}
load net {acc.imod#4.sva(1)} -pin  "acc#5" {B(0)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/conc#420.itm}
load net {acc#5.psp#1.sva(3)} -pin  "acc#5" {B(1)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/conc#420.itm}
load net {acc#5.psp.sva(3)} -pin  "acc#5" {B(2)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/conc#420.itm}
load net {acc#5.itm(0)} -pin  "acc#5" {Z(0)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/acc#5.itm}
load net {acc#5.itm(1)} -pin  "acc#5" {Z(1)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/acc#5.itm}
load net {acc#5.itm(2)} -pin  "acc#5" {Z(2)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/acc#5.itm}
load net {acc#5.itm(3)} -pin  "acc#5" {Z(3)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/acc#5.itm}
load inst "ACC1:if:not#34" "not(1)" "INTERFACE" -attr xrf 61461 -attr oid 638 -attr @path {/mean_vga/mean_vga:core/ACC1:if:not#34} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc#5.psp#1.sva(2)} -pin  "ACC1:if:not#34" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(acc#5.psp#1.sva)#24.itm}
load net {ACC1:if:not#34.itm} -pin  "ACC1:if:not#34" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1:if:not#34.itm}
load inst "ACC1:if:not#35" "not(1)" "INTERFACE" -attr xrf 61462 -attr oid 639 -attr @path {/mean_vga/mean_vga:core/ACC1:if:not#35} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc#5.psp#1.sva(4)} -pin  "ACC1:if:not#35" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(acc#5.psp#1.sva)#25.itm}
load net {ACC1:if:not#35.itm} -pin  "ACC1:if:not#35" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1:if:not#35.itm}
load inst "acc#4" "add(3,-1,2,0,3)" "INTERFACE" -attr xrf 61463 -attr oid 640 -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#4} -attr area 4.306828 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,2,0,3)"
load net {PWR} -pin  "acc#4" {A(0)} -attr @path {/mean_vga/mean_vga:core/conc#464.itm}
load net {ACC1:if:not#34.itm} -pin  "acc#4" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#464.itm}
load net {PWR} -pin  "acc#4" {A(2)} -attr @path {/mean_vga/mean_vga:core/conc#464.itm}
load net {acc#6.psp.sva(1)} -pin  "acc#4" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#418.itm}
load net {ACC1:if:not#35.itm} -pin  "acc#4" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#418.itm}
load net {acc#4.itm(0)} -pin  "acc#4" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#4.itm}
load net {acc#4.itm(1)} -pin  "acc#4" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#4.itm}
load net {acc#4.itm(2)} -pin  "acc#4" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#4.itm}
load inst "ACC1-3:not#31" "not(1)" "INTERFACE" -attr xrf 61464 -attr oid 641 -attr @path {/mean_vga/mean_vga:core/ACC1-3:not#31} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc.imod#4.sva(1)} -pin  "ACC1-3:not#31" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(acc.imod#4.sva)#3.itm}
load net {ACC1-3:not#31.itm} -pin  "ACC1-3:not#31" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1-3:not#31.itm}
load inst "ACC1:if:not#51" "not(1)" "INTERFACE" -attr xrf 61465 -attr oid 642 -attr @path {/mean_vga/mean_vga:core/ACC1:if:not#51} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc.imod#4.sva(2)} -pin  "ACC1:if:not#51" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(acc.imod#4.sva)#1.itm}
load net {ACC1:if:not#51.itm} -pin  "ACC1:if:not#51" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1:if:not#51.itm}
load inst "ACC1:acc#98" "add(3,-1,2,0,3)" "INTERFACE" -attr xrf 61466 -attr oid 643 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#98} -attr area 4.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,1,5)"
load net {PWR} -pin  "ACC1:acc#98" {A(0)} -attr @path {/mean_vga/mean_vga:core/conc#466.itm}
load net {acc.imod#4.sva(0)} -pin  "ACC1:acc#98" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#466.itm}
load net {PWR} -pin  "ACC1:acc#98" {A(2)} -attr @path {/mean_vga/mean_vga:core/conc#466.itm}
load net {ACC1:if:not#51.itm} -pin  "ACC1:acc#98" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#363.itm}
load net {ACC1-3:not#31.itm} -pin  "ACC1:acc#98" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#363.itm}
load net {ACC1:acc#98.itm(0)} -pin  "ACC1:acc#98" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#98.itm}
load net {ACC1:acc#98.itm(1)} -pin  "ACC1:acc#98" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#98.itm}
load net {ACC1:acc#98.itm(2)} -pin  "ACC1:acc#98" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#98.itm}
load inst "ACC1:not#89" "not(1)" "INTERFACE" -attr xrf 61467 -attr oid 644 -attr @path {/mean_vga/mean_vga:core/ACC1:not#89} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {ACC1:acc#98.itm(2)} -pin  "ACC1:not#89" {A(0)} -attr @path {/mean_vga/mean_vga:core/ACC1:slc#68.itm}
load net {ACC1:not#89.itm} -pin  "ACC1:not#89" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1:not#89.itm}
load inst "acc#7" "add(4,0,3,1,6)" "INTERFACE" -attr xrf 61468 -attr oid 645 -attr vt dc -attr @path {/mean_vga/mean_vga:core/acc#7} -attr area 5.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,3,1,6)"
load net {PWR} -pin  "acc#7" {A(0)} -attr @path {/mean_vga/mean_vga:core/conc#462.itm}
load net {acc#5.itm(1)} -pin  "acc#7" {A(1)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/conc#462.itm}
load net {acc#5.itm(2)} -pin  "acc#7" {A(2)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/conc#462.itm}
load net {acc#5.itm(3)} -pin  "acc#7" {A(3)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/conc#462.itm}
load net {ACC1:not#89.itm} -pin  "acc#7" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#424.itm}
load net {acc#4.itm(1)} -pin  "acc#7" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#424.itm}
load net {acc#4.itm(2)} -pin  "acc#7" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#424.itm}
load net {acc#7.itm(0)} -pin  "acc#7" {Z(0)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/acc#7.itm}
load net {acc#7.itm(1)} -pin  "acc#7" {Z(1)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/acc#7.itm}
load net {acc#7.itm(2)} -pin  "acc#7" {Z(2)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/acc#7.itm}
load net {acc#7.itm(3)} -pin  "acc#7" {Z(3)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/acc#7.itm}
load net {acc#7.itm(4)} -pin  "acc#7" {Z(4)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/acc#7.itm}
load net {acc#7.itm(5)} -pin  "acc#7" {Z(5)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/acc#7.itm}
load inst "acc#3" "add(2,0,2,0,3)" "INTERFACE" -attr xrf 61469 -attr oid 646 -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#3} -attr area 3.311766 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,2,0,3)"
load net {PWR} -pin  "acc#3" {A(0)} -attr @path {/mean_vga/mean_vga:core/conc#468.itm}
load net {acc#5.psp.sva(1)} -pin  "acc#3" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#468.itm}
load net {acc#5.psp.sva(4)} -pin  "acc#3" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#416.itm}
load net {acc#5.psp.sva(3)} -pin  "acc#3" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#416.itm}
load net {acc#3.itm(0)} -pin  "acc#3" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#3.itm}
load net {acc#3.itm(1)} -pin  "acc#3" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#3.itm}
load net {acc#3.itm(2)} -pin  "acc#3" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#3.itm}
load inst "ACC1:not#104" "not(1)" "INTERFACE" -attr xrf 61470 -attr oid 647 -attr @path {/mean_vga/mean_vga:core/ACC1:not#104} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc#5.psp#1.sva(5)} -pin  "ACC1:not#104" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(acc#5.psp#1.sva)#18.itm}
load net {ACC1:not#104.itm} -pin  "ACC1:not#104" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1:not#104.itm}
load inst "ACC1:if:not#63" "not(1)" "INTERFACE" -attr xrf 61471 -attr oid 648 -attr @path {/mean_vga/mean_vga:core/ACC1:if:not#63} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc.imod#4.sva(2)} -pin  "ACC1:if:not#63" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(acc.imod#4.sva)#4.itm}
load net {ACC1:if:not#63.itm} -pin  "ACC1:if:not#63" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1:if:not#63.itm}
load inst "acc#6" "add(3,0,3,0,4)" "INTERFACE" -attr xrf 61472 -attr oid 649 -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#6} -attr area 4.303074 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,0,4)"
load net {PWR} -pin  "acc#6" {A(0)} -attr @path {/mean_vga/mean_vga:core/conc#467.itm}
load net {acc#3.itm(1)} -pin  "acc#6" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#467.itm}
load net {acc#3.itm(2)} -pin  "acc#6" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#467.itm}
load net {ACC1:if:not#63.itm} -pin  "acc#6" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/exs#1.itm}
load net {ACC1:not#104.itm} -pin  "acc#6" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/exs#1.itm}
load net {ACC1:not#104.itm} -pin  "acc#6" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/exs#1.itm}
load net {acc#6.itm(0)} -pin  "acc#6" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#6.itm}
load net {acc#6.itm(1)} -pin  "acc#6" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#6.itm}
load net {acc#6.itm(2)} -pin  "acc#6" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#6.itm}
load net {acc#6.itm(3)} -pin  "acc#6" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#6.itm}
load inst "ACC1:if:not#37" "not(1)" "INTERFACE" -attr xrf 61473 -attr oid 650 -attr @path {/mean_vga/mean_vga:core/ACC1:if:not#37} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc#6.psp#1.sva(1)} -pin  "ACC1:if:not#37" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(acc#6.psp#1.sva)#4.itm}
load net {ACC1:if:not#37.itm} -pin  "ACC1:if:not#37" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1:if:not#37.itm}
load inst "acc#8" "add(6,1,4,0,7)" "INTERFACE" -attr xrf 61474 -attr oid 651 -attr vt dc -attr @path {/mean_vga/mean_vga:core/acc#8} -attr area 8.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(6,1,4,0,7)"
load net {PWR} -pin  "acc#8" {A(0)} -attr @path {/mean_vga/mean_vga:core/conc#461.itm}
load net {acc#7.itm(1)} -pin  "acc#8" {A(1)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/conc#461.itm}
load net {acc#7.itm(2)} -pin  "acc#8" {A(2)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/conc#461.itm}
load net {acc#7.itm(3)} -pin  "acc#8" {A(3)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/conc#461.itm}
load net {acc#7.itm(4)} -pin  "acc#8" {A(4)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/conc#461.itm}
load net {acc#7.itm(5)} -pin  "acc#8" {A(5)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/conc#461.itm}
load net {ACC1:if:not#37.itm} -pin  "acc#8" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#426.itm}
load net {acc#6.itm(1)} -pin  "acc#8" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#426.itm}
load net {acc#6.itm(2)} -pin  "acc#8" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#426.itm}
load net {acc#6.itm(3)} -pin  "acc#8" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#426.itm}
load net {acc#8.itm(0)} -pin  "acc#8" {Z(0)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/acc#8.itm}
load net {acc#8.itm(1)} -pin  "acc#8" {Z(1)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/acc#8.itm}
load net {acc#8.itm(2)} -pin  "acc#8" {Z(2)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/acc#8.itm}
load net {acc#8.itm(3)} -pin  "acc#8" {Z(3)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/acc#8.itm}
load net {acc#8.itm(4)} -pin  "acc#8" {Z(4)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/acc#8.itm}
load net {acc#8.itm(5)} -pin  "acc#8" {Z(5)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/acc#8.itm}
load net {acc#8.itm(6)} -pin  "acc#8" {Z(6)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/acc#8.itm}
load inst "ACC1:if:not#71" "not(1)" "INTERFACE" -attr xrf 61475 -attr oid 652 -attr @path {/mean_vga/mean_vga:core/ACC1:if:not#71} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc#5.psp#1.sva(7)} -pin  "ACC1:if:not#71" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(acc#5.psp#1.sva)#20.itm}
load net {ACC1:if:not#71.itm} -pin  "ACC1:if:not#71" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1:if:not#71.itm}
load inst "ACC1:if:not#74" "not(2)" "INTERFACE" -attr xrf 61476 -attr oid 653 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:not#74} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(2)"
load net {acc#5.psp#1.sva(4)} -pin  "ACC1:if:not#74" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(acc#5.psp#1.sva)#37.itm}
load net {acc#5.psp#1.sva(5)} -pin  "ACC1:if:not#74" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(acc#5.psp#1.sva)#37.itm}
load net {ACC1:if:not#74.itm(0)} -pin  "ACC1:if:not#74" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:not#74.itm}
load net {ACC1:if:not#74.itm(1)} -pin  "ACC1:if:not#74" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:not#74.itm}
load inst "ACC1:if:not#80" "not(1)" "INTERFACE" -attr xrf 61477 -attr oid 654 -attr @path {/mean_vga/mean_vga:core/ACC1:if:not#80} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc#5.psp#1.sva(1)} -pin  "ACC1:if:not#80" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(acc#5.psp#1.sva)#43.itm}
load net {ACC1:if:not#80.itm} -pin  "ACC1:if:not#80" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1:if:not#80.itm}
load inst "ACC1:if:not#82" "not(1)" "INTERFACE" -attr xrf 61478 -attr oid 655 -attr @path {/mean_vga/mean_vga:core/ACC1:if:not#82} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc.imod#11.sva(1)} -pin  "ACC1:if:not#82" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(acc.imod#11.sva)#4.itm}
load net {ACC1:if:not#82.itm} -pin  "ACC1:if:not#82" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1:if:not#82.itm}
load inst "acc#9" "add(7,1,7,0,8)" "INTERFACE" -attr xrf 61479 -attr oid 656 -attr vt dc -attr @path {/mean_vga/mean_vga:core/acc#9} -attr area 8.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(7,0,7,1,8)"
load net {PWR} -pin  "acc#9" {A(0)} -attr @path {/mean_vga/mean_vga:core/conc#460.itm}
load net {acc#8.itm(1)} -pin  "acc#9" {A(1)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/conc#460.itm}
load net {acc#8.itm(2)} -pin  "acc#9" {A(2)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/conc#460.itm}
load net {acc#8.itm(3)} -pin  "acc#9" {A(3)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/conc#460.itm}
load net {acc#8.itm(4)} -pin  "acc#9" {A(4)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/conc#460.itm}
load net {acc#8.itm(5)} -pin  "acc#9" {A(5)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/conc#460.itm}
load net {acc#8.itm(6)} -pin  "acc#9" {A(6)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/conc#460.itm}
load net {ACC1:if:not#82.itm} -pin  "acc#9" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#469.itm}
load net {ACC1:if:not#80.itm} -pin  "acc#9" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#469.itm}
load net {PWR} -pin  "acc#9" {B(2)} -attr @path {/mean_vga/mean_vga:core/conc#469.itm}
load net {ACC1:if:not#74.itm(0)} -pin  "acc#9" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#469.itm}
load net {ACC1:if:not#74.itm(1)} -pin  "acc#9" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#469.itm}
load net {PWR} -pin  "acc#9" {B(5)} -attr @path {/mean_vga/mean_vga:core/conc#469.itm}
load net {ACC1:if:not#71.itm} -pin  "acc#9" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#469.itm}
load net {acc#9.itm(0)} -pin  "acc#9" {Z(0)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/acc#9.itm}
load net {acc#9.itm(1)} -pin  "acc#9" {Z(1)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/acc#9.itm}
load net {acc#9.itm(2)} -pin  "acc#9" {Z(2)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/acc#9.itm}
load net {acc#9.itm(3)} -pin  "acc#9" {Z(3)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/acc#9.itm}
load net {acc#9.itm(4)} -pin  "acc#9" {Z(4)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/acc#9.itm}
load net {acc#9.itm(5)} -pin  "acc#9" {Z(5)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/acc#9.itm}
load net {acc#9.itm(6)} -pin  "acc#9" {Z(6)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/acc#9.itm}
load net {acc#9.itm(7)} -pin  "acc#9" {Z(7)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/acc#9.itm}
load inst "ACC1:if:not#60" "not(1)" "INTERFACE" -attr xrf 61480 -attr oid 657 -attr @path {/mean_vga/mean_vga:core/ACC1:if:not#60} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc#5.psp#1.sva(7)} -pin  "ACC1:if:not#60" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(acc#5.psp#1.sva)#21.itm}
load net {ACC1:if:not#60.itm} -pin  "ACC1:if:not#60" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1:if:not#60.itm}
load inst "ACC1:if:not#62" "not(1)" "INTERFACE" -attr xrf 61481 -attr oid 658 -attr @path {/mean_vga/mean_vga:core/ACC1:if:not#62} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc#5.psp#1.sva(3)} -pin  "ACC1:if:not#62" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(acc#5.psp#1.sva)#28.itm}
load net {ACC1:if:not#62.itm} -pin  "ACC1:if:not#62" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1:if:not#62.itm}
load inst "acc#30" "add(2,0,2,0,3)" "INTERFACE" -attr xrf 61482 -attr oid 659 -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#30} -attr area 3.311766 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,2,0,3)"
load net {acc#5.psp.sva(4)} -pin  "acc#30" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:conc#92.itm}
load net {acc#5.psp.sva(7)} -pin  "acc#30" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:conc#92.itm}
load net {ACC1:if:not#62.itm} -pin  "acc#30" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#471.itm}
load net {ACC1:if:not#60.itm} -pin  "acc#30" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#471.itm}
load net {acc#30.itm(0)} -pin  "acc#30" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#30.itm}
load net {acc#30.itm(1)} -pin  "acc#30" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#30.itm}
load net {acc#30.itm(2)} -pin  "acc#30" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#30.itm}
load inst "ACC1:not#117" "not(1)" "INTERFACE" -attr xrf 61483 -attr oid 660 -attr @path {/mean_vga/mean_vga:core/ACC1:not#117} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc#5.psp#1.sva(7)} -pin  "ACC1:not#117" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(acc#5.psp#1.sva)#44.itm}
load net {ACC1:not#117.itm} -pin  "ACC1:not#117" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1:not#117.itm}
load inst "ACC1:not#81" "not(1)" "INTERFACE" -attr xrf 61484 -attr oid 661 -attr @path {/mean_vga/mean_vga:core/ACC1:not#81} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc#5.psp#1.sva(7)} -pin  "ACC1:not#81" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(acc#5.psp#1.sva)#7.itm}
load net {ACC1:not#81.itm} -pin  "ACC1:not#81" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1:not#81.itm}
load inst "ACC1:if:not#40" "not(2)" "INTERFACE" -attr xrf 61485 -attr oid 662 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:not#40} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(2)"
load net {acc#6.psp#1.sva(2)} -pin  "ACC1:if:not#40" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(acc#6.psp#1.sva)#3.itm}
load net {acc#6.psp#1.sva(3)} -pin  "ACC1:if:not#40" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(acc#6.psp#1.sva)#3.itm}
load net {ACC1:if:not#40.itm(0)} -pin  "ACC1:if:not#40" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:not#40.itm}
load net {ACC1:if:not#40.itm(1)} -pin  "ACC1:if:not#40" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:not#40.itm}
load inst "ACC1:if:not#53" "not(1)" "INTERFACE" -attr xrf 61486 -attr oid 663 -attr @path {/mean_vga/mean_vga:core/ACC1:if:not#53} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc.imod#11.sva(1)} -pin  "ACC1:if:not#53" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(acc.imod#11.sva).itm}
load net {ACC1:if:not#53.itm} -pin  "ACC1:if:not#53" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1:if:not#53.itm}
load inst "ACC1-1:not#32" "not(1)" "INTERFACE" -attr xrf 61487 -attr oid 664 -attr @path {/mean_vga/mean_vga:core/ACC1-1:not#32} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc.imod#11.sva(2)} -pin  "ACC1-1:not#32" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(acc.imod#11.sva)#3.itm}
load net {ACC1-1:not#32.itm} -pin  "ACC1-1:not#32" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1-1:not#32.itm}
load inst "ACC1:acc#99" "add(3,-1,2,0,3)" "INTERFACE" -attr xrf 61488 -attr oid 665 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#99} -attr area 4.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,1,5)"
load net {PWR} -pin  "ACC1:acc#99" {A(0)} -attr @path {/mean_vga/mean_vga:core/conc#473.itm}
load net {acc.imod#11.sva(0)} -pin  "ACC1:acc#99" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#473.itm}
load net {PWR} -pin  "ACC1:acc#99" {A(2)} -attr @path {/mean_vga/mean_vga:core/conc#473.itm}
load net {ACC1-1:not#32.itm} -pin  "ACC1:acc#99" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#366.itm}
load net {ACC1:if:not#53.itm} -pin  "ACC1:acc#99" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#366.itm}
load net {ACC1:acc#99.itm(0)} -pin  "ACC1:acc#99" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#99.itm}
load net {ACC1:acc#99.itm(1)} -pin  "ACC1:acc#99" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#99.itm}
load net {ACC1:acc#99.itm(2)} -pin  "ACC1:acc#99" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#99.itm}
load inst "acc#11" "add(3,1,3,1,4)" "INTERFACE" -attr xrf 61489 -attr oid 666 -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#11} -attr area 4.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,1,3,1,4)"
load net {PWR} -pin  "acc#11" {A(0)} -attr @path {/mean_vga/mean_vga:core/conc#472.itm}
load net {acc#6.psp.sva(2)} -pin  "acc#11" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#472.itm}
load net {acc#6.psp.sva(3)} -pin  "acc#11" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#472.itm}
load net {ACC1:acc#99.itm(2)} -pin  "acc#11" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#432.itm}
load net {ACC1:if:not#40.itm(0)} -pin  "acc#11" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#432.itm}
load net {ACC1:if:not#40.itm(1)} -pin  "acc#11" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#432.itm}
load net {acc#11.itm(0)} -pin  "acc#11" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#11.itm}
load net {acc#11.itm(1)} -pin  "acc#11" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#11.itm}
load net {acc#11.itm(2)} -pin  "acc#11" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#11.itm}
load net {acc#11.itm(3)} -pin  "acc#11" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#11.itm}
load inst "ACC1:not#105" "not(1)" "INTERFACE" -attr xrf 61490 -attr oid 667 -attr @path {/mean_vga/mean_vga:core/ACC1:not#105} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc#5.psp#1.sva(11)} -pin  "ACC1:not#105" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(acc#5.psp#1.sva)#23.itm}
load net {ACC1:not#105.itm} -pin  "ACC1:not#105" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1:not#105.itm}
load inst "acc#10" "add(3,0,3,0,4)" "INTERFACE" -attr xrf 61491 -attr oid 668 -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#10} -attr area 4.303074 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,0,4)"
load net {PWR} -pin  "acc#10" {A(0)} -attr @path {/mean_vga/mean_vga:core/exs#2.itm}
load net {acc#5.psp.sva(7)} -pin  "acc#10" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/exs#2.itm}
load net {acc#5.psp.sva(7)} -pin  "acc#10" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/exs#2.itm}
load net {acc.imod#11.sva(2)} -pin  "acc#10" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/exs#3.itm}
load net {ACC1:not#105.itm} -pin  "acc#10" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/exs#3.itm}
load net {ACC1:not#105.itm} -pin  "acc#10" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/exs#3.itm}
load net {acc#10.itm(0)} -pin  "acc#10" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#10.itm}
load net {acc#10.itm(1)} -pin  "acc#10" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#10.itm}
load net {acc#10.itm(2)} -pin  "acc#10" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#10.itm}
load net {acc#10.itm(3)} -pin  "acc#10" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#10.itm}
load inst "acc#12" "add(3,1,3,0,5)" "INTERFACE" -attr xrf 61492 -attr oid 669 -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#12} -attr area 4.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,1,5)"
load net {acc#11.itm(1)} -pin  "acc#12" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc#8.itm}
load net {acc#11.itm(2)} -pin  "acc#12" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc#8.itm}
load net {acc#11.itm(3)} -pin  "acc#12" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc#8.itm}
load net {acc#10.itm(1)} -pin  "acc#12" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc#7.itm}
load net {acc#10.itm(2)} -pin  "acc#12" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc#7.itm}
load net {acc#10.itm(3)} -pin  "acc#12" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc#7.itm}
load net {acc#12.itm(0)} -pin  "acc#12" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#12.itm}
load net {acc#12.itm(1)} -pin  "acc#12" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#12.itm}
load net {acc#12.itm(2)} -pin  "acc#12" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#12.itm}
load net {acc#12.itm(3)} -pin  "acc#12" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#12.itm}
load net {acc#12.itm(4)} -pin  "acc#12" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#12.itm}
load inst "ACC1:if:acc#84" "add(5,0,5,1,7)" "INTERFACE" -attr xrf 61493 -attr oid 670 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#84} -attr area 6.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,1,7)"
load net {ACC1:not#81.itm} -pin  "ACC1:if:acc#84" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc.itm}
load net {ACC1:not#117.itm} -pin  "ACC1:if:acc#84" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc.itm}
load net {acc#30.itm(0)} -pin  "ACC1:if:acc#84" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc.itm}
load net {acc#30.itm(1)} -pin  "ACC1:if:acc#84" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc.itm}
load net {acc#30.itm(2)} -pin  "ACC1:if:acc#84" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc.itm}
load net {acc#12.itm(0)} -pin  "ACC1:if:acc#84" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#12.itm}
load net {acc#12.itm(1)} -pin  "ACC1:if:acc#84" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#12.itm}
load net {acc#12.itm(2)} -pin  "ACC1:if:acc#84" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#12.itm}
load net {acc#12.itm(3)} -pin  "ACC1:if:acc#84" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#12.itm}
load net {acc#12.itm(4)} -pin  "ACC1:if:acc#84" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#12.itm}
load net {ACC1:if:acc#84.itm(0)} -pin  "ACC1:if:acc#84" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#84.itm}
load net {ACC1:if:acc#84.itm(1)} -pin  "ACC1:if:acc#84" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#84.itm}
load net {ACC1:if:acc#84.itm(2)} -pin  "ACC1:if:acc#84" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#84.itm}
load net {ACC1:if:acc#84.itm(3)} -pin  "ACC1:if:acc#84" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#84.itm}
load net {ACC1:if:acc#84.itm(4)} -pin  "ACC1:if:acc#84" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#84.itm}
load net {ACC1:if:acc#84.itm(5)} -pin  "ACC1:if:acc#84" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#84.itm}
load net {ACC1:if:acc#84.itm(6)} -pin  "ACC1:if:acc#84" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#84.itm}
load inst "ACC1:if:acc#78" "add(7,-1,7,-1,7)" "INTERFACE" -attr xrf 61494 -attr oid 671 -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#78} -attr area 8.268306 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(7,0,7,0,7)"
load net {acc#9.itm(1)} -pin  "ACC1:if:acc#78" {A(0)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/slc.itm}
load net {acc#9.itm(2)} -pin  "ACC1:if:acc#78" {A(1)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/slc.itm}
load net {acc#9.itm(3)} -pin  "ACC1:if:acc#78" {A(2)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/slc.itm}
load net {acc#9.itm(4)} -pin  "ACC1:if:acc#78" {A(3)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/slc.itm}
load net {acc#9.itm(5)} -pin  "ACC1:if:acc#78" {A(4)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/slc.itm}
load net {acc#9.itm(6)} -pin  "ACC1:if:acc#78" {A(5)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/slc.itm}
load net {acc#9.itm(7)} -pin  "ACC1:if:acc#78" {A(6)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/slc.itm}
load net {ACC1:if:acc#84.itm(0)} -pin  "ACC1:if:acc#78" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#84.itm}
load net {ACC1:if:acc#84.itm(1)} -pin  "ACC1:if:acc#78" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#84.itm}
load net {ACC1:if:acc#84.itm(2)} -pin  "ACC1:if:acc#78" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#84.itm}
load net {ACC1:if:acc#84.itm(3)} -pin  "ACC1:if:acc#78" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#84.itm}
load net {ACC1:if:acc#84.itm(4)} -pin  "ACC1:if:acc#78" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#84.itm}
load net {ACC1:if:acc#84.itm(5)} -pin  "ACC1:if:acc#78" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#84.itm}
load net {ACC1:if:acc#84.itm(6)} -pin  "ACC1:if:acc#78" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#84.itm}
load net {ACC1:if:acc#78.itm(0)} -pin  "ACC1:if:acc#78" {Z(0)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#78.itm}
load net {ACC1:if:acc#78.itm(1)} -pin  "ACC1:if:acc#78" {Z(1)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#78.itm}
load net {ACC1:if:acc#78.itm(2)} -pin  "ACC1:if:acc#78" {Z(2)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#78.itm}
load net {ACC1:if:acc#78.itm(3)} -pin  "ACC1:if:acc#78" {Z(3)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#78.itm}
load net {ACC1:if:acc#78.itm(4)} -pin  "ACC1:if:acc#78" {Z(4)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#78.itm}
load net {ACC1:if:acc#78.itm(5)} -pin  "ACC1:if:acc#78" {Z(5)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#78.itm}
load net {ACC1:if:acc#78.itm(6)} -pin  "ACC1:if:acc#78" {Z(6)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#78.itm}
load inst "acc#14" "add(8,1,7,0,9)" "INTERFACE" -attr xrf 61495 -attr oid 672 -attr vt dc -attr @path {/mean_vga/mean_vga:core/acc#14} -attr area 10.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(8,1,7,0,9)"
load net {ACC1:if:mul#1.itm(0)} -pin  "acc#14" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:mul#1.itm}
load net {ACC1:if:mul#1.itm(1)} -pin  "acc#14" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:mul#1.itm}
load net {ACC1:if:mul#1.itm(2)} -pin  "acc#14" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:mul#1.itm}
load net {ACC1:if:mul#1.itm(3)} -pin  "acc#14" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:mul#1.itm}
load net {ACC1:if:mul#1.itm(4)} -pin  "acc#14" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:mul#1.itm}
load net {ACC1:if:mul#1.itm(5)} -pin  "acc#14" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:mul#1.itm}
load net {ACC1:if:mul#1.itm(6)} -pin  "acc#14" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:mul#1.itm}
load net {ACC1:if:mul#1.itm(7)} -pin  "acc#14" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:mul#1.itm}
load net {ACC1:if:acc#78.itm(0)} -pin  "acc#14" {B(0)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#78.itm}
load net {ACC1:if:acc#78.itm(1)} -pin  "acc#14" {B(1)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#78.itm}
load net {ACC1:if:acc#78.itm(2)} -pin  "acc#14" {B(2)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#78.itm}
load net {ACC1:if:acc#78.itm(3)} -pin  "acc#14" {B(3)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#78.itm}
load net {ACC1:if:acc#78.itm(4)} -pin  "acc#14" {B(4)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#78.itm}
load net {ACC1:if:acc#78.itm(5)} -pin  "acc#14" {B(5)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#78.itm}
load net {ACC1:if:acc#78.itm(6)} -pin  "acc#14" {B(6)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#78.itm}
load net {acc#14.itm(0)} -pin  "acc#14" {Z(0)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/acc#14.itm}
load net {acc#14.itm(1)} -pin  "acc#14" {Z(1)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/acc#14.itm}
load net {acc#14.itm(2)} -pin  "acc#14" {Z(2)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/acc#14.itm}
load net {acc#14.itm(3)} -pin  "acc#14" {Z(3)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/acc#14.itm}
load net {acc#14.itm(4)} -pin  "acc#14" {Z(4)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/acc#14.itm}
load net {acc#14.itm(5)} -pin  "acc#14" {Z(5)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/acc#14.itm}
load net {acc#14.itm(6)} -pin  "acc#14" {Z(6)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/acc#14.itm}
load net {acc#14.itm(7)} -pin  "acc#14" {Z(7)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/acc#14.itm}
load net {acc#14.itm(8)} -pin  "acc#14" {Z(8)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/acc#14.itm}
load inst "ACC1:if:acc#11" "add(1,1,1,0,2)" "INTERFACE" -attr xrf 61496 -attr oid 673 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#11} -attr area 2.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(1,0,1,1,2)"
load net {acc#5.psp#1.sva(10)} -pin  "ACC1:if:acc#11" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(acc#5.psp#1.sva)#12.itm}
load net {acc#5.psp.sva(10)} -pin  "ACC1:if:acc#11" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(acc#5.psp.sva)#17.itm}
load net {ACC1:if:acc#11.itm(0)} -pin  "ACC1:if:acc#11" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#11.itm}
load net {ACC1:if:acc#11.itm(1)} -pin  "ACC1:if:acc#11" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#11.itm}
load inst "ACC1:if:mul#2" "mul(2,1,9,0,10)" "INTERFACE" -attr xrf 61497 -attr oid 674 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:mul#2} -attr area 331.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mul(2,1,9,0,10)"
load net {ACC1:if:acc#11.itm(0)} -pin  "ACC1:if:mul#2" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#11.itm}
load net {ACC1:if:acc#11.itm(1)} -pin  "ACC1:if:mul#2" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#11.itm}
load net {PWR} -pin  "ACC1:if:mul#2" {B(0)} -attr @path {/mean_vga/mean_vga:core/C341_9}
load net {GND} -pin  "ACC1:if:mul#2" {B(1)} -attr @path {/mean_vga/mean_vga:core/C341_9}
load net {PWR} -pin  "ACC1:if:mul#2" {B(2)} -attr @path {/mean_vga/mean_vga:core/C341_9}
load net {GND} -pin  "ACC1:if:mul#2" {B(3)} -attr @path {/mean_vga/mean_vga:core/C341_9}
load net {PWR} -pin  "ACC1:if:mul#2" {B(4)} -attr @path {/mean_vga/mean_vga:core/C341_9}
load net {GND} -pin  "ACC1:if:mul#2" {B(5)} -attr @path {/mean_vga/mean_vga:core/C341_9}
load net {PWR} -pin  "ACC1:if:mul#2" {B(6)} -attr @path {/mean_vga/mean_vga:core/C341_9}
load net {GND} -pin  "ACC1:if:mul#2" {B(7)} -attr @path {/mean_vga/mean_vga:core/C341_9}
load net {PWR} -pin  "ACC1:if:mul#2" {B(8)} -attr @path {/mean_vga/mean_vga:core/C341_9}
load net {ACC1:if:mul#2.itm(0)} -pin  "ACC1:if:mul#2" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:mul#2.itm}
load net {ACC1:if:mul#2.itm(1)} -pin  "ACC1:if:mul#2" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:mul#2.itm}
load net {ACC1:if:mul#2.itm(2)} -pin  "ACC1:if:mul#2" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:mul#2.itm}
load net {ACC1:if:mul#2.itm(3)} -pin  "ACC1:if:mul#2" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:mul#2.itm}
load net {ACC1:if:mul#2.itm(4)} -pin  "ACC1:if:mul#2" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:mul#2.itm}
load net {ACC1:if:mul#2.itm(5)} -pin  "ACC1:if:mul#2" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:mul#2.itm}
load net {ACC1:if:mul#2.itm(6)} -pin  "ACC1:if:mul#2" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:mul#2.itm}
load net {ACC1:if:mul#2.itm(7)} -pin  "ACC1:if:mul#2" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:mul#2.itm}
load net {ACC1:if:mul#2.itm(8)} -pin  "ACC1:if:mul#2" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:mul#2.itm}
load net {ACC1:if:mul#2.itm(9)} -pin  "ACC1:if:mul#2" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:mul#2.itm}
load inst "ACC1:if:acc#85" "add(9,1,10,1,11)" "INTERFACE" -attr xrf 61498 -attr oid 675 -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#85} -attr area 11.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,1,9,1,11)"
load net {acc#14.itm(0)} -pin  "ACC1:if:acc#85" {A(0)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/acc#14.itm}
load net {acc#14.itm(1)} -pin  "ACC1:if:acc#85" {A(1)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/acc#14.itm}
load net {acc#14.itm(2)} -pin  "ACC1:if:acc#85" {A(2)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/acc#14.itm}
load net {acc#14.itm(3)} -pin  "ACC1:if:acc#85" {A(3)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/acc#14.itm}
load net {acc#14.itm(4)} -pin  "ACC1:if:acc#85" {A(4)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/acc#14.itm}
load net {acc#14.itm(5)} -pin  "ACC1:if:acc#85" {A(5)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/acc#14.itm}
load net {acc#14.itm(6)} -pin  "ACC1:if:acc#85" {A(6)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/acc#14.itm}
load net {acc#14.itm(7)} -pin  "ACC1:if:acc#85" {A(7)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/acc#14.itm}
load net {acc#14.itm(8)} -pin  "ACC1:if:acc#85" {A(8)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/acc#14.itm}
load net {ACC1:if:mul#2.itm(0)} -pin  "ACC1:if:acc#85" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:mul#2.itm}
load net {ACC1:if:mul#2.itm(1)} -pin  "ACC1:if:acc#85" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:mul#2.itm}
load net {ACC1:if:mul#2.itm(2)} -pin  "ACC1:if:acc#85" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:mul#2.itm}
load net {ACC1:if:mul#2.itm(3)} -pin  "ACC1:if:acc#85" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:mul#2.itm}
load net {ACC1:if:mul#2.itm(4)} -pin  "ACC1:if:acc#85" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:mul#2.itm}
load net {ACC1:if:mul#2.itm(5)} -pin  "ACC1:if:acc#85" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:mul#2.itm}
load net {ACC1:if:mul#2.itm(6)} -pin  "ACC1:if:acc#85" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:mul#2.itm}
load net {ACC1:if:mul#2.itm(7)} -pin  "ACC1:if:acc#85" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:mul#2.itm}
load net {ACC1:if:mul#2.itm(8)} -pin  "ACC1:if:acc#85" {B(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:mul#2.itm}
load net {ACC1:if:mul#2.itm(9)} -pin  "ACC1:if:acc#85" {B(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:mul#2.itm}
load net {ACC1:if:acc#85.itm(0)} -pin  "ACC1:if:acc#85" {Z(0)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#85.itm}
load net {ACC1:if:acc#85.itm(1)} -pin  "ACC1:if:acc#85" {Z(1)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#85.itm}
load net {ACC1:if:acc#85.itm(2)} -pin  "ACC1:if:acc#85" {Z(2)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#85.itm}
load net {ACC1:if:acc#85.itm(3)} -pin  "ACC1:if:acc#85" {Z(3)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#85.itm}
load net {ACC1:if:acc#85.itm(4)} -pin  "ACC1:if:acc#85" {Z(4)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#85.itm}
load net {ACC1:if:acc#85.itm(5)} -pin  "ACC1:if:acc#85" {Z(5)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#85.itm}
load net {ACC1:if:acc#85.itm(6)} -pin  "ACC1:if:acc#85" {Z(6)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#85.itm}
load net {ACC1:if:acc#85.itm(7)} -pin  "ACC1:if:acc#85" {Z(7)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#85.itm}
load net {ACC1:if:acc#85.itm(8)} -pin  "ACC1:if:acc#85" {Z(8)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#85.itm}
load net {ACC1:if:acc#85.itm(9)} -pin  "ACC1:if:acc#85" {Z(9)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#85.itm}
load net {ACC1:if:acc#85.itm(10)} -pin  "ACC1:if:acc#85" {Z(10)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#85.itm}
load inst "ACC1:if:acc#51" "add(12,1,12,1,13)" "INTERFACE" -attr xrf 61499 -attr oid 676 -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#51} -attr area 13.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,1,12,1,13)"
load net {ACC1:acc#12.psp.sva(0)} -pin  "ACC1:if:acc#51" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:conc#64.itm}
load net {ACC1:if:acc#81.itm(0)} -pin  "ACC1:if:acc#51" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:conc#64.itm}
load net {ACC1:if:acc#81.itm(1)} -pin  "ACC1:if:acc#51" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:conc#64.itm}
load net {ACC1:if:acc#81.itm(2)} -pin  "ACC1:if:acc#51" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:conc#64.itm}
load net {ACC1:if:acc#81.itm(3)} -pin  "ACC1:if:acc#51" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:conc#64.itm}
load net {ACC1:if:acc#81.itm(4)} -pin  "ACC1:if:acc#51" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:conc#64.itm}
load net {ACC1:if:acc#81.itm(5)} -pin  "ACC1:if:acc#51" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:conc#64.itm}
load net {ACC1:if:acc#81.itm(6)} -pin  "ACC1:if:acc#51" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:conc#64.itm}
load net {ACC1:if:acc#81.itm(7)} -pin  "ACC1:if:acc#51" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:conc#64.itm}
load net {ACC1:if:acc#81.itm(8)} -pin  "ACC1:if:acc#51" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:conc#64.itm}
load net {ACC1:if:acc#81.itm(9)} -pin  "ACC1:if:acc#51" {A(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:conc#64.itm}
load net {ACC1:if:acc#81.itm(10)} -pin  "ACC1:if:acc#51" {A(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:conc#64.itm}
load net {PWR} -pin  "ACC1:if:acc#51" {B(0)} -attr @path {/mean_vga/mean_vga:core/conc#459.itm}
load net {ACC1:if:acc#85.itm(0)} -pin  "ACC1:if:acc#51" {B(1)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/conc#459.itm}
load net {ACC1:if:acc#85.itm(1)} -pin  "ACC1:if:acc#51" {B(2)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/conc#459.itm}
load net {ACC1:if:acc#85.itm(2)} -pin  "ACC1:if:acc#51" {B(3)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/conc#459.itm}
load net {ACC1:if:acc#85.itm(3)} -pin  "ACC1:if:acc#51" {B(4)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/conc#459.itm}
load net {ACC1:if:acc#85.itm(4)} -pin  "ACC1:if:acc#51" {B(5)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/conc#459.itm}
load net {ACC1:if:acc#85.itm(5)} -pin  "ACC1:if:acc#51" {B(6)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/conc#459.itm}
load net {ACC1:if:acc#85.itm(6)} -pin  "ACC1:if:acc#51" {B(7)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/conc#459.itm}
load net {ACC1:if:acc#85.itm(7)} -pin  "ACC1:if:acc#51" {B(8)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/conc#459.itm}
load net {ACC1:if:acc#85.itm(8)} -pin  "ACC1:if:acc#51" {B(9)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/conc#459.itm}
load net {ACC1:if:acc#85.itm(9)} -pin  "ACC1:if:acc#51" {B(10)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/conc#459.itm}
load net {ACC1:if:acc#85.itm(10)} -pin  "ACC1:if:acc#51" {B(11)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/conc#459.itm}
load net {ACC1:if:acc#51.itm(0)} -pin  "ACC1:if:acc#51" {Z(0)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#51.itm}
load net {ACC1:if:acc#51.itm(1)} -pin  "ACC1:if:acc#51" {Z(1)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#51.itm}
load net {ACC1:if:acc#51.itm(2)} -pin  "ACC1:if:acc#51" {Z(2)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#51.itm}
load net {ACC1:if:acc#51.itm(3)} -pin  "ACC1:if:acc#51" {Z(3)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#51.itm}
load net {ACC1:if:acc#51.itm(4)} -pin  "ACC1:if:acc#51" {Z(4)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#51.itm}
load net {ACC1:if:acc#51.itm(5)} -pin  "ACC1:if:acc#51" {Z(5)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#51.itm}
load net {ACC1:if:acc#51.itm(6)} -pin  "ACC1:if:acc#51" {Z(6)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#51.itm}
load net {ACC1:if:acc#51.itm(7)} -pin  "ACC1:if:acc#51" {Z(7)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#51.itm}
load net {ACC1:if:acc#51.itm(8)} -pin  "ACC1:if:acc#51" {Z(8)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#51.itm}
load net {ACC1:if:acc#51.itm(9)} -pin  "ACC1:if:acc#51" {Z(9)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#51.itm}
load net {ACC1:if:acc#51.itm(10)} -pin  "ACC1:if:acc#51" {Z(10)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#51.itm}
load net {ACC1:if:acc#51.itm(11)} -pin  "ACC1:if:acc#51" {Z(11)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#51.itm}
load net {ACC1:if:acc#51.itm(12)} -pin  "ACC1:if:acc#51" {Z(12)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#51.itm}
load inst "reg(ACC1:if:acc#51.itm#1)" "reg(13,1,1,-1,0)" "INTERFACE" -attr xrf 61500 -attr oid 677 -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(ACC1:if:acc#51.itm#1)}
load net {ACC1:if:acc#51.itm(0)} -pin  "reg(ACC1:if:acc#51.itm#1)" {D(0)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#51.itm}
load net {ACC1:if:acc#51.itm(1)} -pin  "reg(ACC1:if:acc#51.itm#1)" {D(1)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#51.itm}
load net {ACC1:if:acc#51.itm(2)} -pin  "reg(ACC1:if:acc#51.itm#1)" {D(2)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#51.itm}
load net {ACC1:if:acc#51.itm(3)} -pin  "reg(ACC1:if:acc#51.itm#1)" {D(3)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#51.itm}
load net {ACC1:if:acc#51.itm(4)} -pin  "reg(ACC1:if:acc#51.itm#1)" {D(4)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#51.itm}
load net {ACC1:if:acc#51.itm(5)} -pin  "reg(ACC1:if:acc#51.itm#1)" {D(5)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#51.itm}
load net {ACC1:if:acc#51.itm(6)} -pin  "reg(ACC1:if:acc#51.itm#1)" {D(6)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#51.itm}
load net {ACC1:if:acc#51.itm(7)} -pin  "reg(ACC1:if:acc#51.itm#1)" {D(7)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#51.itm}
load net {ACC1:if:acc#51.itm(8)} -pin  "reg(ACC1:if:acc#51.itm#1)" {D(8)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#51.itm}
load net {ACC1:if:acc#51.itm(9)} -pin  "reg(ACC1:if:acc#51.itm#1)" {D(9)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#51.itm}
load net {ACC1:if:acc#51.itm(10)} -pin  "reg(ACC1:if:acc#51.itm#1)" {D(10)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#51.itm}
load net {ACC1:if:acc#51.itm(11)} -pin  "reg(ACC1:if:acc#51.itm#1)" {D(11)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#51.itm}
load net {ACC1:if:acc#51.itm(12)} -pin  "reg(ACC1:if:acc#51.itm#1)" {D(12)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#51.itm}
load net {GND} -pin  "reg(ACC1:if:acc#51.itm#1)" {DRa(0)} -attr @path {/mean_vga/mean_vga:core/C0_13}
load net {GND} -pin  "reg(ACC1:if:acc#51.itm#1)" {DRa(1)} -attr @path {/mean_vga/mean_vga:core/C0_13}
load net {GND} -pin  "reg(ACC1:if:acc#51.itm#1)" {DRa(2)} -attr @path {/mean_vga/mean_vga:core/C0_13}
load net {GND} -pin  "reg(ACC1:if:acc#51.itm#1)" {DRa(3)} -attr @path {/mean_vga/mean_vga:core/C0_13}
load net {GND} -pin  "reg(ACC1:if:acc#51.itm#1)" {DRa(4)} -attr @path {/mean_vga/mean_vga:core/C0_13}
load net {GND} -pin  "reg(ACC1:if:acc#51.itm#1)" {DRa(5)} -attr @path {/mean_vga/mean_vga:core/C0_13}
load net {GND} -pin  "reg(ACC1:if:acc#51.itm#1)" {DRa(6)} -attr @path {/mean_vga/mean_vga:core/C0_13}
load net {GND} -pin  "reg(ACC1:if:acc#51.itm#1)" {DRa(7)} -attr @path {/mean_vga/mean_vga:core/C0_13}
load net {GND} -pin  "reg(ACC1:if:acc#51.itm#1)" {DRa(8)} -attr @path {/mean_vga/mean_vga:core/C0_13}
load net {GND} -pin  "reg(ACC1:if:acc#51.itm#1)" {DRa(9)} -attr @path {/mean_vga/mean_vga:core/C0_13}
load net {GND} -pin  "reg(ACC1:if:acc#51.itm#1)" {DRa(10)} -attr @path {/mean_vga/mean_vga:core/C0_13}
load net {GND} -pin  "reg(ACC1:if:acc#51.itm#1)" {DRa(11)} -attr @path {/mean_vga/mean_vga:core/C0_13}
load net {GND} -pin  "reg(ACC1:if:acc#51.itm#1)" {DRa(12)} -attr @path {/mean_vga/mean_vga:core/C0_13}
load net {clk} -pin  "reg(ACC1:if:acc#51.itm#1)" {clk} -attr xrf 61501 -attr oid 678 -attr @path {/mean_vga/mean_vga:core/clk}
load net {en} -pin  "reg(ACC1:if:acc#51.itm#1)" {en(0)} -attr @path {/mean_vga/mean_vga:core/en}
load net {arst_n} -pin  "reg(ACC1:if:acc#51.itm#1)" {Ra(0)} -attr @path {/mean_vga/mean_vga:core/arst_n}
load net {ACC1:if:acc#51.itm#1(0)} -pin  "reg(ACC1:if:acc#51.itm#1)" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#51.itm#1}
load net {ACC1:if:acc#51.itm#1(1)} -pin  "reg(ACC1:if:acc#51.itm#1)" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#51.itm#1}
load net {ACC1:if:acc#51.itm#1(2)} -pin  "reg(ACC1:if:acc#51.itm#1)" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#51.itm#1}
load net {ACC1:if:acc#51.itm#1(3)} -pin  "reg(ACC1:if:acc#51.itm#1)" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#51.itm#1}
load net {ACC1:if:acc#51.itm#1(4)} -pin  "reg(ACC1:if:acc#51.itm#1)" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#51.itm#1}
load net {ACC1:if:acc#51.itm#1(5)} -pin  "reg(ACC1:if:acc#51.itm#1)" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#51.itm#1}
load net {ACC1:if:acc#51.itm#1(6)} -pin  "reg(ACC1:if:acc#51.itm#1)" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#51.itm#1}
load net {ACC1:if:acc#51.itm#1(7)} -pin  "reg(ACC1:if:acc#51.itm#1)" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#51.itm#1}
load net {ACC1:if:acc#51.itm#1(8)} -pin  "reg(ACC1:if:acc#51.itm#1)" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#51.itm#1}
load net {ACC1:if:acc#51.itm#1(9)} -pin  "reg(ACC1:if:acc#51.itm#1)" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#51.itm#1}
load net {ACC1:if:acc#51.itm#1(10)} -pin  "reg(ACC1:if:acc#51.itm#1)" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#51.itm#1}
load net {ACC1:if:acc#51.itm#1(11)} -pin  "reg(ACC1:if:acc#51.itm#1)" {Z(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#51.itm#1}
load net {ACC1:if:acc#51.itm#1(12)} -pin  "reg(ACC1:if:acc#51.itm#1)" {Z(12)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#51.itm#1}
load inst "ACC1:if#2:acc#43" "add(12,-1,12,-1,12)" "INTERFACE" -attr xrf 61502 -attr oid 679 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#43} -attr area 13.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,1,12,1,13)"
load net {ACC1:acc#10.psp#1.sva(0)} -pin  "ACC1:if#2:acc#43" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#10.psp#1.sva}
load net {ACC1:acc#10.psp#1.sva(1)} -pin  "ACC1:if#2:acc#43" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#10.psp#1.sva}
load net {ACC1:acc#10.psp#1.sva(2)} -pin  "ACC1:if#2:acc#43" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#10.psp#1.sva}
load net {ACC1:acc#10.psp#1.sva(3)} -pin  "ACC1:if#2:acc#43" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#10.psp#1.sva}
load net {ACC1:acc#10.psp#1.sva(4)} -pin  "ACC1:if#2:acc#43" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#10.psp#1.sva}
load net {ACC1:acc#10.psp#1.sva(5)} -pin  "ACC1:if#2:acc#43" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#10.psp#1.sva}
load net {ACC1:acc#10.psp#1.sva(6)} -pin  "ACC1:if#2:acc#43" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#10.psp#1.sva}
load net {ACC1:acc#10.psp#1.sva(7)} -pin  "ACC1:if#2:acc#43" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#10.psp#1.sva}
load net {ACC1:acc#10.psp#1.sva(8)} -pin  "ACC1:if#2:acc#43" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#10.psp#1.sva}
load net {ACC1:acc#10.psp#1.sva(9)} -pin  "ACC1:if#2:acc#43" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#10.psp#1.sva}
load net {ACC1:acc#10.psp#1.sva(10)} -pin  "ACC1:if#2:acc#43" {A(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#10.psp#1.sva}
load net {ACC1:acc#10.psp#1.sva(11)} -pin  "ACC1:if#2:acc#43" {A(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#10.psp#1.sva}
load net {ACC1:if:acc#2.psp#1.sva(0)} -pin  "ACC1:if#2:acc#43" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#2.psp#1.sva}
load net {ACC1:if:acc#2.psp#1.sva(1)} -pin  "ACC1:if#2:acc#43" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#2.psp#1.sva}
load net {ACC1:if:acc#2.psp#1.sva(2)} -pin  "ACC1:if#2:acc#43" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#2.psp#1.sva}
load net {ACC1:if:acc#2.psp#1.sva(3)} -pin  "ACC1:if#2:acc#43" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#2.psp#1.sva}
load net {ACC1:if:acc#2.psp#1.sva(4)} -pin  "ACC1:if#2:acc#43" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#2.psp#1.sva}
load net {ACC1:if:acc#2.psp#1.sva(5)} -pin  "ACC1:if#2:acc#43" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#2.psp#1.sva}
load net {ACC1:if:acc#2.psp#1.sva(6)} -pin  "ACC1:if#2:acc#43" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#2.psp#1.sva}
load net {ACC1:if:acc#2.psp#1.sva(7)} -pin  "ACC1:if#2:acc#43" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#2.psp#1.sva}
load net {ACC1:if:acc#2.psp#1.sva(8)} -pin  "ACC1:if#2:acc#43" {B(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#2.psp#1.sva}
load net {ACC1:if:acc#2.psp#1.sva(9)} -pin  "ACC1:if#2:acc#43" {B(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#2.psp#1.sva}
load net {ACC1:if:acc#2.psp#1.sva(10)} -pin  "ACC1:if#2:acc#43" {B(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#2.psp#1.sva}
load net {ACC1:if:acc#2.psp#1.sva(11)} -pin  "ACC1:if#2:acc#43" {B(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#2.psp#1.sva}
load net {ACC1:if#2:acc#43.itm(0)} -pin  "ACC1:if#2:acc#43" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#43.itm}
load net {ACC1:if#2:acc#43.itm(1)} -pin  "ACC1:if#2:acc#43" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#43.itm}
load net {ACC1:if#2:acc#43.itm(2)} -pin  "ACC1:if#2:acc#43" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#43.itm}
load net {ACC1:if#2:acc#43.itm(3)} -pin  "ACC1:if#2:acc#43" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#43.itm}
load net {ACC1:if#2:acc#43.itm(4)} -pin  "ACC1:if#2:acc#43" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#43.itm}
load net {ACC1:if#2:acc#43.itm(5)} -pin  "ACC1:if#2:acc#43" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#43.itm}
load net {ACC1:if#2:acc#43.itm(6)} -pin  "ACC1:if#2:acc#43" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#43.itm}
load net {ACC1:if#2:acc#43.itm(7)} -pin  "ACC1:if#2:acc#43" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#43.itm}
load net {ACC1:if#2:acc#43.itm(8)} -pin  "ACC1:if#2:acc#43" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#43.itm}
load net {ACC1:if#2:acc#43.itm(9)} -pin  "ACC1:if#2:acc#43" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#43.itm}
load net {ACC1:if#2:acc#43.itm(10)} -pin  "ACC1:if#2:acc#43" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#43.itm}
load net {ACC1:if#2:acc#43.itm(11)} -pin  "ACC1:if#2:acc#43" {Z(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#43.itm}
load inst "ACC1:not#78" "not(12)" "INTERFACE" -attr xrf 61503 -attr oid 680 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:not#78} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(12)"
load net {ACC1:acc#12.psp.sva(0)} -pin  "ACC1:not#78" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#12.psp.sva}
load net {ACC1:acc#12.psp.sva(1)} -pin  "ACC1:not#78" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#12.psp.sva}
load net {ACC1:acc#12.psp.sva(2)} -pin  "ACC1:not#78" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#12.psp.sva}
load net {ACC1:acc#12.psp.sva(3)} -pin  "ACC1:not#78" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#12.psp.sva}
load net {ACC1:acc#12.psp.sva(4)} -pin  "ACC1:not#78" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#12.psp.sva}
load net {ACC1:acc#12.psp.sva(5)} -pin  "ACC1:not#78" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#12.psp.sva}
load net {ACC1:acc#12.psp.sva(6)} -pin  "ACC1:not#78" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#12.psp.sva}
load net {ACC1:acc#12.psp.sva(7)} -pin  "ACC1:not#78" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#12.psp.sva}
load net {ACC1:acc#12.psp.sva(8)} -pin  "ACC1:not#78" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#12.psp.sva}
load net {ACC1:acc#12.psp.sva(9)} -pin  "ACC1:not#78" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#12.psp.sva}
load net {ACC1:acc#12.psp.sva(10)} -pin  "ACC1:not#78" {A(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#12.psp.sva}
load net {ACC1:acc#12.psp.sva(11)} -pin  "ACC1:not#78" {A(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#12.psp.sva}
load net {ACC1:not#78.itm(0)} -pin  "ACC1:not#78" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:not#78.itm}
load net {ACC1:not#78.itm(1)} -pin  "ACC1:not#78" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:not#78.itm}
load net {ACC1:not#78.itm(2)} -pin  "ACC1:not#78" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:not#78.itm}
load net {ACC1:not#78.itm(3)} -pin  "ACC1:not#78" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:not#78.itm}
load net {ACC1:not#78.itm(4)} -pin  "ACC1:not#78" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:not#78.itm}
load net {ACC1:not#78.itm(5)} -pin  "ACC1:not#78" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:not#78.itm}
load net {ACC1:not#78.itm(6)} -pin  "ACC1:not#78" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:not#78.itm}
load net {ACC1:not#78.itm(7)} -pin  "ACC1:not#78" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:not#78.itm}
load net {ACC1:not#78.itm(8)} -pin  "ACC1:not#78" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:not#78.itm}
load net {ACC1:not#78.itm(9)} -pin  "ACC1:not#78" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:not#78.itm}
load net {ACC1:not#78.itm(10)} -pin  "ACC1:not#78" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:not#78.itm}
load net {ACC1:not#78.itm(11)} -pin  "ACC1:not#78" {Z(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:not#78.itm}
load inst "ACC1:if#2:acc#42" "add(12,-1,12,-1,12)" "INTERFACE" -attr xrf 61504 -attr oid 681 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#42} -attr area 13.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,1,12,1,13)"
load net {ACC1:acc#10.psp.sva(0)} -pin  "ACC1:if#2:acc#42" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#10.psp.sva}
load net {ACC1:acc#10.psp.sva(1)} -pin  "ACC1:if#2:acc#42" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#10.psp.sva}
load net {ACC1:acc#10.psp.sva(2)} -pin  "ACC1:if#2:acc#42" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#10.psp.sva}
load net {ACC1:acc#10.psp.sva(3)} -pin  "ACC1:if#2:acc#42" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#10.psp.sva}
load net {ACC1:acc#10.psp.sva(4)} -pin  "ACC1:if#2:acc#42" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#10.psp.sva}
load net {ACC1:acc#10.psp.sva(5)} -pin  "ACC1:if#2:acc#42" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#10.psp.sva}
load net {ACC1:acc#10.psp.sva(6)} -pin  "ACC1:if#2:acc#42" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#10.psp.sva}
load net {ACC1:acc#10.psp.sva(7)} -pin  "ACC1:if#2:acc#42" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#10.psp.sva}
load net {ACC1:acc#10.psp.sva(8)} -pin  "ACC1:if#2:acc#42" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#10.psp.sva}
load net {ACC1:acc#10.psp.sva(9)} -pin  "ACC1:if#2:acc#42" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#10.psp.sva}
load net {ACC1:acc#10.psp.sva(10)} -pin  "ACC1:if#2:acc#42" {A(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#10.psp.sva}
load net {ACC1:acc#10.psp.sva(11)} -pin  "ACC1:if#2:acc#42" {A(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#10.psp.sva}
load net {ACC1:not#78.itm(0)} -pin  "ACC1:if#2:acc#42" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:not#78.itm}
load net {ACC1:not#78.itm(1)} -pin  "ACC1:if#2:acc#42" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:not#78.itm}
load net {ACC1:not#78.itm(2)} -pin  "ACC1:if#2:acc#42" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:not#78.itm}
load net {ACC1:not#78.itm(3)} -pin  "ACC1:if#2:acc#42" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:not#78.itm}
load net {ACC1:not#78.itm(4)} -pin  "ACC1:if#2:acc#42" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:not#78.itm}
load net {ACC1:not#78.itm(5)} -pin  "ACC1:if#2:acc#42" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:not#78.itm}
load net {ACC1:not#78.itm(6)} -pin  "ACC1:if#2:acc#42" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:not#78.itm}
load net {ACC1:not#78.itm(7)} -pin  "ACC1:if#2:acc#42" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:not#78.itm}
load net {ACC1:not#78.itm(8)} -pin  "ACC1:if#2:acc#42" {B(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:not#78.itm}
load net {ACC1:not#78.itm(9)} -pin  "ACC1:if#2:acc#42" {B(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:not#78.itm}
load net {ACC1:not#78.itm(10)} -pin  "ACC1:if#2:acc#42" {B(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:not#78.itm}
load net {ACC1:not#78.itm(11)} -pin  "ACC1:if#2:acc#42" {B(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:not#78.itm}
load net {ACC1:if#2:acc#42.itm(0)} -pin  "ACC1:if#2:acc#42" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#42.itm}
load net {ACC1:if#2:acc#42.itm(1)} -pin  "ACC1:if#2:acc#42" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#42.itm}
load net {ACC1:if#2:acc#42.itm(2)} -pin  "ACC1:if#2:acc#42" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#42.itm}
load net {ACC1:if#2:acc#42.itm(3)} -pin  "ACC1:if#2:acc#42" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#42.itm}
load net {ACC1:if#2:acc#42.itm(4)} -pin  "ACC1:if#2:acc#42" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#42.itm}
load net {ACC1:if#2:acc#42.itm(5)} -pin  "ACC1:if#2:acc#42" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#42.itm}
load net {ACC1:if#2:acc#42.itm(6)} -pin  "ACC1:if#2:acc#42" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#42.itm}
load net {ACC1:if#2:acc#42.itm(7)} -pin  "ACC1:if#2:acc#42" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#42.itm}
load net {ACC1:if#2:acc#42.itm(8)} -pin  "ACC1:if#2:acc#42" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#42.itm}
load net {ACC1:if#2:acc#42.itm(9)} -pin  "ACC1:if#2:acc#42" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#42.itm}
load net {ACC1:if#2:acc#42.itm(10)} -pin  "ACC1:if#2:acc#42" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#42.itm}
load net {ACC1:if#2:acc#42.itm(11)} -pin  "ACC1:if#2:acc#42" {Z(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#42.itm}
load inst "ACC1:if#2:acc#45" "add(12,1,12,1,13)" "INTERFACE" -attr xrf 61505 -attr oid 682 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#45} -attr area 13.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,1,12,1,13)"
load net {ACC1:if#2:acc#43.itm(0)} -pin  "ACC1:if#2:acc#45" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#43.itm}
load net {ACC1:if#2:acc#43.itm(1)} -pin  "ACC1:if#2:acc#45" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#43.itm}
load net {ACC1:if#2:acc#43.itm(2)} -pin  "ACC1:if#2:acc#45" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#43.itm}
load net {ACC1:if#2:acc#43.itm(3)} -pin  "ACC1:if#2:acc#45" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#43.itm}
load net {ACC1:if#2:acc#43.itm(4)} -pin  "ACC1:if#2:acc#45" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#43.itm}
load net {ACC1:if#2:acc#43.itm(5)} -pin  "ACC1:if#2:acc#45" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#43.itm}
load net {ACC1:if#2:acc#43.itm(6)} -pin  "ACC1:if#2:acc#45" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#43.itm}
load net {ACC1:if#2:acc#43.itm(7)} -pin  "ACC1:if#2:acc#45" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#43.itm}
load net {ACC1:if#2:acc#43.itm(8)} -pin  "ACC1:if#2:acc#45" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#43.itm}
load net {ACC1:if#2:acc#43.itm(9)} -pin  "ACC1:if#2:acc#45" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#43.itm}
load net {ACC1:if#2:acc#43.itm(10)} -pin  "ACC1:if#2:acc#45" {A(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#43.itm}
load net {ACC1:if#2:acc#43.itm(11)} -pin  "ACC1:if#2:acc#45" {A(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#43.itm}
load net {ACC1:if#2:acc#42.itm(0)} -pin  "ACC1:if#2:acc#45" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#42.itm}
load net {ACC1:if#2:acc#42.itm(1)} -pin  "ACC1:if#2:acc#45" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#42.itm}
load net {ACC1:if#2:acc#42.itm(2)} -pin  "ACC1:if#2:acc#45" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#42.itm}
load net {ACC1:if#2:acc#42.itm(3)} -pin  "ACC1:if#2:acc#45" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#42.itm}
load net {ACC1:if#2:acc#42.itm(4)} -pin  "ACC1:if#2:acc#45" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#42.itm}
load net {ACC1:if#2:acc#42.itm(5)} -pin  "ACC1:if#2:acc#45" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#42.itm}
load net {ACC1:if#2:acc#42.itm(6)} -pin  "ACC1:if#2:acc#45" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#42.itm}
load net {ACC1:if#2:acc#42.itm(7)} -pin  "ACC1:if#2:acc#45" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#42.itm}
load net {ACC1:if#2:acc#42.itm(8)} -pin  "ACC1:if#2:acc#45" {B(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#42.itm}
load net {ACC1:if#2:acc#42.itm(9)} -pin  "ACC1:if#2:acc#45" {B(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#42.itm}
load net {ACC1:if#2:acc#42.itm(10)} -pin  "ACC1:if#2:acc#45" {B(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#42.itm}
load net {ACC1:if#2:acc#42.itm(11)} -pin  "ACC1:if#2:acc#45" {B(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#42.itm}
load net {ACC1:if#2:acc#45.itm(0)} -pin  "ACC1:if#2:acc#45" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#45.itm}
load net {ACC1:if#2:acc#45.itm(1)} -pin  "ACC1:if#2:acc#45" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#45.itm}
load net {ACC1:if#2:acc#45.itm(2)} -pin  "ACC1:if#2:acc#45" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#45.itm}
load net {ACC1:if#2:acc#45.itm(3)} -pin  "ACC1:if#2:acc#45" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#45.itm}
load net {ACC1:if#2:acc#45.itm(4)} -pin  "ACC1:if#2:acc#45" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#45.itm}
load net {ACC1:if#2:acc#45.itm(5)} -pin  "ACC1:if#2:acc#45" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#45.itm}
load net {ACC1:if#2:acc#45.itm(6)} -pin  "ACC1:if#2:acc#45" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#45.itm}
load net {ACC1:if#2:acc#45.itm(7)} -pin  "ACC1:if#2:acc#45" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#45.itm}
load net {ACC1:if#2:acc#45.itm(8)} -pin  "ACC1:if#2:acc#45" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#45.itm}
load net {ACC1:if#2:acc#45.itm(9)} -pin  "ACC1:if#2:acc#45" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#45.itm}
load net {ACC1:if#2:acc#45.itm(10)} -pin  "ACC1:if#2:acc#45" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#45.itm}
load net {ACC1:if#2:acc#45.itm(11)} -pin  "ACC1:if#2:acc#45" {Z(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#45.itm}
load net {ACC1:if#2:acc#45.itm(12)} -pin  "ACC1:if#2:acc#45" {Z(12)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#45.itm}
load inst "reg(ACC1:if#2:acc#45.itm#1)" "reg(13,1,1,-1,0)" "INTERFACE" -attr xrf 61506 -attr oid 683 -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(ACC1:if#2:acc#45.itm#1)}
load net {ACC1:if#2:acc#45.itm(0)} -pin  "reg(ACC1:if#2:acc#45.itm#1)" {D(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#45.itm}
load net {ACC1:if#2:acc#45.itm(1)} -pin  "reg(ACC1:if#2:acc#45.itm#1)" {D(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#45.itm}
load net {ACC1:if#2:acc#45.itm(2)} -pin  "reg(ACC1:if#2:acc#45.itm#1)" {D(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#45.itm}
load net {ACC1:if#2:acc#45.itm(3)} -pin  "reg(ACC1:if#2:acc#45.itm#1)" {D(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#45.itm}
load net {ACC1:if#2:acc#45.itm(4)} -pin  "reg(ACC1:if#2:acc#45.itm#1)" {D(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#45.itm}
load net {ACC1:if#2:acc#45.itm(5)} -pin  "reg(ACC1:if#2:acc#45.itm#1)" {D(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#45.itm}
load net {ACC1:if#2:acc#45.itm(6)} -pin  "reg(ACC1:if#2:acc#45.itm#1)" {D(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#45.itm}
load net {ACC1:if#2:acc#45.itm(7)} -pin  "reg(ACC1:if#2:acc#45.itm#1)" {D(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#45.itm}
load net {ACC1:if#2:acc#45.itm(8)} -pin  "reg(ACC1:if#2:acc#45.itm#1)" {D(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#45.itm}
load net {ACC1:if#2:acc#45.itm(9)} -pin  "reg(ACC1:if#2:acc#45.itm#1)" {D(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#45.itm}
load net {ACC1:if#2:acc#45.itm(10)} -pin  "reg(ACC1:if#2:acc#45.itm#1)" {D(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#45.itm}
load net {ACC1:if#2:acc#45.itm(11)} -pin  "reg(ACC1:if#2:acc#45.itm#1)" {D(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#45.itm}
load net {ACC1:if#2:acc#45.itm(12)} -pin  "reg(ACC1:if#2:acc#45.itm#1)" {D(12)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#45.itm}
load net {GND} -pin  "reg(ACC1:if#2:acc#45.itm#1)" {DRa(0)} -attr @path {/mean_vga/mean_vga:core/C0_13}
load net {GND} -pin  "reg(ACC1:if#2:acc#45.itm#1)" {DRa(1)} -attr @path {/mean_vga/mean_vga:core/C0_13}
load net {GND} -pin  "reg(ACC1:if#2:acc#45.itm#1)" {DRa(2)} -attr @path {/mean_vga/mean_vga:core/C0_13}
load net {GND} -pin  "reg(ACC1:if#2:acc#45.itm#1)" {DRa(3)} -attr @path {/mean_vga/mean_vga:core/C0_13}
load net {GND} -pin  "reg(ACC1:if#2:acc#45.itm#1)" {DRa(4)} -attr @path {/mean_vga/mean_vga:core/C0_13}
load net {GND} -pin  "reg(ACC1:if#2:acc#45.itm#1)" {DRa(5)} -attr @path {/mean_vga/mean_vga:core/C0_13}
load net {GND} -pin  "reg(ACC1:if#2:acc#45.itm#1)" {DRa(6)} -attr @path {/mean_vga/mean_vga:core/C0_13}
load net {GND} -pin  "reg(ACC1:if#2:acc#45.itm#1)" {DRa(7)} -attr @path {/mean_vga/mean_vga:core/C0_13}
load net {GND} -pin  "reg(ACC1:if#2:acc#45.itm#1)" {DRa(8)} -attr @path {/mean_vga/mean_vga:core/C0_13}
load net {GND} -pin  "reg(ACC1:if#2:acc#45.itm#1)" {DRa(9)} -attr @path {/mean_vga/mean_vga:core/C0_13}
load net {GND} -pin  "reg(ACC1:if#2:acc#45.itm#1)" {DRa(10)} -attr @path {/mean_vga/mean_vga:core/C0_13}
load net {GND} -pin  "reg(ACC1:if#2:acc#45.itm#1)" {DRa(11)} -attr @path {/mean_vga/mean_vga:core/C0_13}
load net {GND} -pin  "reg(ACC1:if#2:acc#45.itm#1)" {DRa(12)} -attr @path {/mean_vga/mean_vga:core/C0_13}
load net {clk} -pin  "reg(ACC1:if#2:acc#45.itm#1)" {clk} -attr xrf 61507 -attr oid 684 -attr @path {/mean_vga/mean_vga:core/clk}
load net {en} -pin  "reg(ACC1:if#2:acc#45.itm#1)" {en(0)} -attr @path {/mean_vga/mean_vga:core/en}
load net {arst_n} -pin  "reg(ACC1:if#2:acc#45.itm#1)" {Ra(0)} -attr @path {/mean_vga/mean_vga:core/arst_n}
load net {ACC1:if#2:acc#45.itm#1(0)} -pin  "reg(ACC1:if#2:acc#45.itm#1)" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#45.itm#1}
load net {ACC1:if#2:acc#45.itm#1(1)} -pin  "reg(ACC1:if#2:acc#45.itm#1)" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#45.itm#1}
load net {ACC1:if#2:acc#45.itm#1(2)} -pin  "reg(ACC1:if#2:acc#45.itm#1)" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#45.itm#1}
load net {ACC1:if#2:acc#45.itm#1(3)} -pin  "reg(ACC1:if#2:acc#45.itm#1)" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#45.itm#1}
load net {ACC1:if#2:acc#45.itm#1(4)} -pin  "reg(ACC1:if#2:acc#45.itm#1)" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#45.itm#1}
load net {ACC1:if#2:acc#45.itm#1(5)} -pin  "reg(ACC1:if#2:acc#45.itm#1)" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#45.itm#1}
load net {ACC1:if#2:acc#45.itm#1(6)} -pin  "reg(ACC1:if#2:acc#45.itm#1)" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#45.itm#1}
load net {ACC1:if#2:acc#45.itm#1(7)} -pin  "reg(ACC1:if#2:acc#45.itm#1)" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#45.itm#1}
load net {ACC1:if#2:acc#45.itm#1(8)} -pin  "reg(ACC1:if#2:acc#45.itm#1)" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#45.itm#1}
load net {ACC1:if#2:acc#45.itm#1(9)} -pin  "reg(ACC1:if#2:acc#45.itm#1)" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#45.itm#1}
load net {ACC1:if#2:acc#45.itm#1(10)} -pin  "reg(ACC1:if#2:acc#45.itm#1)" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#45.itm#1}
load net {ACC1:if#2:acc#45.itm#1(11)} -pin  "reg(ACC1:if#2:acc#45.itm#1)" {Z(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#45.itm#1}
load net {ACC1:if#2:acc#45.itm#1(12)} -pin  "reg(ACC1:if#2:acc#45.itm#1)" {Z(12)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#45.itm#1}
load inst "ACC1:if#2:acc#11" "add(1,1,1,0,2)" "INTERFACE" -attr xrf 61508 -attr oid 685 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#11} -attr area 2.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(1,0,1,1,2)"
load net {acc#9.psp#2.sva(8)} -pin  "ACC1:if#2:acc#11" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(acc#9.psp#2.sva)#11.itm}
load net {acc#1.psp#2.sva(8)} -pin  "ACC1:if#2:acc#11" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(acc#1.psp#2.sva)#18.itm}
load net {ACC1:if#2:acc#11.itm(0)} -pin  "ACC1:if#2:acc#11" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#11.itm}
load net {ACC1:if#2:acc#11.itm(1)} -pin  "ACC1:if#2:acc#11" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#11.itm}
load inst "ACC1:if#2:mul#1" "mul(2,1,7,0,8)" "INTERFACE" -attr xrf 61509 -attr oid 686 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:mul#1} -attr area 331.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mul(2,1,7,0,8)"
load net {ACC1:if#2:acc#11.itm(0)} -pin  "ACC1:if#2:mul#1" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#11.itm}
load net {ACC1:if#2:acc#11.itm(1)} -pin  "ACC1:if#2:mul#1" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#11.itm}
load net {PWR} -pin  "ACC1:if#2:mul#1" {B(0)} -attr @path {/mean_vga/mean_vga:core/C85_7}
load net {GND} -pin  "ACC1:if#2:mul#1" {B(1)} -attr @path {/mean_vga/mean_vga:core/C85_7}
load net {PWR} -pin  "ACC1:if#2:mul#1" {B(2)} -attr @path {/mean_vga/mean_vga:core/C85_7}
load net {GND} -pin  "ACC1:if#2:mul#1" {B(3)} -attr @path {/mean_vga/mean_vga:core/C85_7}
load net {PWR} -pin  "ACC1:if#2:mul#1" {B(4)} -attr @path {/mean_vga/mean_vga:core/C85_7}
load net {GND} -pin  "ACC1:if#2:mul#1" {B(5)} -attr @path {/mean_vga/mean_vga:core/C85_7}
load net {PWR} -pin  "ACC1:if#2:mul#1" {B(6)} -attr @path {/mean_vga/mean_vga:core/C85_7}
load net {ACC1:if#2:mul#1.itm(0)} -pin  "ACC1:if#2:mul#1" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:mul#1.itm}
load net {ACC1:if#2:mul#1.itm(1)} -pin  "ACC1:if#2:mul#1" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:mul#1.itm}
load net {ACC1:if#2:mul#1.itm(2)} -pin  "ACC1:if#2:mul#1" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:mul#1.itm}
load net {ACC1:if#2:mul#1.itm(3)} -pin  "ACC1:if#2:mul#1" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:mul#1.itm}
load net {ACC1:if#2:mul#1.itm(4)} -pin  "ACC1:if#2:mul#1" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:mul#1.itm}
load net {ACC1:if#2:mul#1.itm(5)} -pin  "ACC1:if#2:mul#1" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:mul#1.itm}
load net {ACC1:if#2:mul#1.itm(6)} -pin  "ACC1:if#2:mul#1" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:mul#1.itm}
load net {ACC1:if#2:mul#1.itm(7)} -pin  "ACC1:if#2:mul#1" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:mul#1.itm}
load inst "ACC1:if#2:not" "not(2)" "INTERFACE" -attr xrf 61510 -attr oid 687 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:not} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(2)"
load net {acc#10.psp#2.sva(2)} -pin  "ACC1:if#2:not" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(acc#10.psp#2.sva)#3.itm}
load net {acc#10.psp#2.sva(3)} -pin  "ACC1:if#2:not" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(acc#10.psp#2.sva)#3.itm}
load net {ACC1:if#2:not.itm(0)} -pin  "ACC1:if#2:not" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:not.itm}
load net {ACC1:if#2:not.itm(1)} -pin  "ACC1:if#2:not" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:not.itm}
load inst "acc#24" "add(2,1,2,0,4)" "INTERFACE" -attr xrf 61511 -attr oid 688 -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#24} -attr area 3.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,2,1,4)"
load net {ACC1:if#2:not.itm(0)} -pin  "acc#24" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:not.itm}
load net {ACC1:if#2:not.itm(1)} -pin  "acc#24" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:not.itm}
load net {acc#1.psp#2.sva(5)} -pin  "acc#24" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:exs#61.itm}
load net {acc#1.psp#2.sva(5)} -pin  "acc#24" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:exs#61.itm}
load net {acc#24.itm(0)} -pin  "acc#24" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#24.itm}
load net {acc#24.itm(1)} -pin  "acc#24" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#24.itm}
load net {acc#24.itm(2)} -pin  "acc#24" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#24.itm}
load net {acc#24.itm(3)} -pin  "acc#24" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#24.itm}
load inst "acc#25" "add(4,1,4,0,6)" "INTERFACE" -attr xrf 61512 -attr oid 689 -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#25} -attr area 5.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,4,1,6)"
load net {acc#24.itm(0)} -pin  "acc#25" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#24.itm}
load net {acc#24.itm(1)} -pin  "acc#25" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#24.itm}
load net {acc#24.itm(2)} -pin  "acc#25" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#24.itm}
load net {acc#24.itm(3)} -pin  "acc#25" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#24.itm}
load net {acc#1.psp#2.sva(11)} -pin  "acc#25" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:conc#93.itm}
load net {acc#1.psp#2.sva(11)} -pin  "acc#25" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:conc#93.itm}
load net {acc#1.psp#2.sva(4)} -pin  "acc#25" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:conc#93.itm}
load net {acc#1.psp#2.sva(7)} -pin  "acc#25" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:conc#93.itm}
load net {acc#25.itm(0)} -pin  "acc#25" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#25.itm}
load net {acc#25.itm(1)} -pin  "acc#25" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#25.itm}
load net {acc#25.itm(2)} -pin  "acc#25" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#25.itm}
load net {acc#25.itm(3)} -pin  "acc#25" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#25.itm}
load net {acc#25.itm(4)} -pin  "acc#25" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#25.itm}
load net {acc#25.itm(5)} -pin  "acc#25" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#25.itm}
load inst "ACC1:if#2:acc#10" "add(1,1,1,0,2)" "INTERFACE" -attr xrf 61513 -attr oid 690 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#10} -attr area 2.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(1,0,1,1,2)"
load net {acc#9.psp#2.sva(6)} -pin  "ACC1:if#2:acc#10" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(acc#9.psp#2.sva)#3.itm}
load net {acc#1.psp#2.sva(6)} -pin  "ACC1:if#2:acc#10" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(acc#1.psp#2.sva)#17.itm}
load net {ACC1:if#2:acc#10.itm(0)} -pin  "ACC1:if#2:acc#10" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#10.itm}
load net {ACC1:if#2:acc#10.itm(1)} -pin  "ACC1:if#2:acc#10" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#10.itm}
load inst "ACC1:if#2:mul" "mul(2,1,5,0,6)" "INTERFACE" -attr xrf 61514 -attr oid 691 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:mul} -attr area 331.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mul(2,1,7,0,8)"
load net {ACC1:if#2:acc#10.itm(0)} -pin  "ACC1:if#2:mul" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#10.itm}
load net {ACC1:if#2:acc#10.itm(1)} -pin  "ACC1:if#2:mul" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#10.itm}
load net {PWR} -pin  "ACC1:if#2:mul" {B(0)} -attr @path {/mean_vga/mean_vga:core/C21_5}
load net {GND} -pin  "ACC1:if#2:mul" {B(1)} -attr @path {/mean_vga/mean_vga:core/C21_5}
load net {PWR} -pin  "ACC1:if#2:mul" {B(2)} -attr @path {/mean_vga/mean_vga:core/C21_5}
load net {GND} -pin  "ACC1:if#2:mul" {B(3)} -attr @path {/mean_vga/mean_vga:core/C21_5}
load net {PWR} -pin  "ACC1:if#2:mul" {B(4)} -attr @path {/mean_vga/mean_vga:core/C21_5}
load net {ACC1:if#2:mul.itm(0)} -pin  "ACC1:if#2:mul" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:mul.itm}
load net {ACC1:if#2:mul.itm(1)} -pin  "ACC1:if#2:mul" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:mul.itm}
load net {ACC1:if#2:mul.itm(2)} -pin  "ACC1:if#2:mul" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:mul.itm}
load net {ACC1:if#2:mul.itm(3)} -pin  "ACC1:if#2:mul" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:mul.itm}
load net {ACC1:if#2:mul.itm(4)} -pin  "ACC1:if#2:mul" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:mul.itm}
load net {ACC1:if#2:mul.itm(5)} -pin  "ACC1:if#2:mul" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:mul.itm}
load inst "acc#26" "add(6,1,6,1,7)" "INTERFACE" -attr xrf 61515 -attr oid 692 -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#26} -attr area 7.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(6,1,6,1,7)"
load net {acc#25.itm(0)} -pin  "acc#26" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#25.itm}
load net {acc#25.itm(1)} -pin  "acc#26" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#25.itm}
load net {acc#25.itm(2)} -pin  "acc#26" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#25.itm}
load net {acc#25.itm(3)} -pin  "acc#26" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#25.itm}
load net {acc#25.itm(4)} -pin  "acc#26" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#25.itm}
load net {acc#25.itm(5)} -pin  "acc#26" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#25.itm}
load net {ACC1:if#2:mul.itm(0)} -pin  "acc#26" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:mul.itm}
load net {ACC1:if#2:mul.itm(1)} -pin  "acc#26" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:mul.itm}
load net {ACC1:if#2:mul.itm(2)} -pin  "acc#26" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:mul.itm}
load net {ACC1:if#2:mul.itm(3)} -pin  "acc#26" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:mul.itm}
load net {ACC1:if#2:mul.itm(4)} -pin  "acc#26" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:mul.itm}
load net {ACC1:if#2:mul.itm(5)} -pin  "acc#26" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:mul.itm}
load net {acc#26.itm(0)} -pin  "acc#26" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#26.itm}
load net {acc#26.itm(1)} -pin  "acc#26" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#26.itm}
load net {acc#26.itm(2)} -pin  "acc#26" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#26.itm}
load net {acc#26.itm(3)} -pin  "acc#26" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#26.itm}
load net {acc#26.itm(4)} -pin  "acc#26" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#26.itm}
load net {acc#26.itm(5)} -pin  "acc#26" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#26.itm}
load net {acc#26.itm(6)} -pin  "acc#26" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#26.itm}
load inst "acc#27" "add(8,-1,7,1,8)" "INTERFACE" -attr xrf 61516 -attr oid 693 -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#27} -attr area 9.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(8,0,7,1,8)"
load net {ACC1:if#2:mul#1.itm(0)} -pin  "acc#27" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:mul#1.itm}
load net {ACC1:if#2:mul#1.itm(1)} -pin  "acc#27" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:mul#1.itm}
load net {ACC1:if#2:mul#1.itm(2)} -pin  "acc#27" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:mul#1.itm}
load net {ACC1:if#2:mul#1.itm(3)} -pin  "acc#27" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:mul#1.itm}
load net {ACC1:if#2:mul#1.itm(4)} -pin  "acc#27" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:mul#1.itm}
load net {ACC1:if#2:mul#1.itm(5)} -pin  "acc#27" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:mul#1.itm}
load net {ACC1:if#2:mul#1.itm(6)} -pin  "acc#27" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:mul#1.itm}
load net {ACC1:if#2:mul#1.itm(7)} -pin  "acc#27" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:mul#1.itm}
load net {acc#26.itm(0)} -pin  "acc#27" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#26.itm}
load net {acc#26.itm(1)} -pin  "acc#27" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#26.itm}
load net {acc#26.itm(2)} -pin  "acc#27" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#26.itm}
load net {acc#26.itm(3)} -pin  "acc#27" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#26.itm}
load net {acc#26.itm(4)} -pin  "acc#27" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#26.itm}
load net {acc#26.itm(5)} -pin  "acc#27" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#26.itm}
load net {acc#26.itm(6)} -pin  "acc#27" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#26.itm}
load net {acc#27.itm(0)} -pin  "acc#27" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#27.itm}
load net {acc#27.itm(1)} -pin  "acc#27" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#27.itm}
load net {acc#27.itm(2)} -pin  "acc#27" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#27.itm}
load net {acc#27.itm(3)} -pin  "acc#27" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#27.itm}
load net {acc#27.itm(4)} -pin  "acc#27" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#27.itm}
load net {acc#27.itm(5)} -pin  "acc#27" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#27.itm}
load net {acc#27.itm(6)} -pin  "acc#27" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#27.itm}
load net {acc#27.itm(7)} -pin  "acc#27" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#27.itm}
load inst "acc#16" "add(3,0,2,0,4)" "INTERFACE" -attr xrf 61517 -attr oid 694 -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#16} -attr area 4.306828 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,2,0,4)"
load net {PWR} -pin  "acc#16" {A(0)} -attr @path {/mean_vga/mean_vga:core/conc#478.itm}
load net {acc#1.psp#2.sva(1)} -pin  "acc#16" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#478.itm}
load net {acc#1.psp#2.sva(3)} -pin  "acc#16" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#478.itm}
load net {acc#2.psp#2.sva(1)} -pin  "acc#16" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#436.itm}
load net {acc#1.psp#2.sva(3)} -pin  "acc#16" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#436.itm}
load net {acc#16.itm(0)} -pin  "acc#16" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#16.itm}
load net {acc#16.itm(1)} -pin  "acc#16" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#16.itm}
load net {acc#16.itm(2)} -pin  "acc#16" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#16.itm}
load net {acc#16.itm(3)} -pin  "acc#16" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#16.itm}
load inst "ACC1:if#2:not#44" "not(1)" "INTERFACE" -attr xrf 61518 -attr oid 695 -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:not#44} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc#9.psp#2.sva(4)} -pin  "ACC1:if#2:not#44" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(acc#9.psp#2.sva)#25.itm}
load net {ACC1:if#2:not#44.itm} -pin  "ACC1:if#2:not#44" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:not#44.itm}
load inst "acc#15" "add(2,0,2,0,3)" "INTERFACE" -attr xrf 61519 -attr oid 696 -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#15} -attr area 3.311766 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,2,0,3)"
load net {PWR} -pin  "acc#15" {A(0)} -attr @path {/mean_vga/mean_vga:core/conc#479.itm}
load net {acc#1.psp#2.sva(4)} -pin  "acc#15" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#479.itm}
load net {ACC1:if#2:not#44.itm} -pin  "acc#15" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#434.itm}
load net {acc#9.psp#2.sva(3)} -pin  "acc#15" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#434.itm}
load net {acc#15.itm(0)} -pin  "acc#15" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#15.itm}
load net {acc#15.itm(1)} -pin  "acc#15" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#15.itm}
load net {acc#15.itm(2)} -pin  "acc#15" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#15.itm}
load inst "ACC1-2:not#13" "not(1)" "INTERFACE" -attr xrf 61520 -attr oid 697 -attr @path {/mean_vga/mean_vga:core/ACC1-2:not#13} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc.imod#10.sva(1)} -pin  "ACC1-2:not#13" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(acc.imod#10.sva)#3.itm}
load net {ACC1-2:not#13.itm} -pin  "ACC1-2:not#13" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1-2:not#13.itm}
load inst "ACC1:if#2:not#55" "not(1)" "INTERFACE" -attr xrf 61521 -attr oid 698 -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:not#55} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc.imod#10.sva(2)} -pin  "ACC1:if#2:not#55" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(acc.imod#10.sva)#1.itm}
load net {ACC1:if#2:not#55.itm} -pin  "ACC1:if#2:not#55" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:not#55.itm}
load inst "ACC1:acc#96" "add(3,-1,2,0,3)" "INTERFACE" -attr xrf 61522 -attr oid 699 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#96} -attr area 4.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,1,5)"
load net {PWR} -pin  "ACC1:acc#96" {A(0)} -attr @path {/mean_vga/mean_vga:core/conc#480.itm}
load net {acc.imod#10.sva(0)} -pin  "ACC1:acc#96" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#480.itm}
load net {PWR} -pin  "ACC1:acc#96" {A(2)} -attr @path {/mean_vga/mean_vga:core/conc#480.itm}
load net {ACC1:if#2:not#55.itm} -pin  "ACC1:acc#96" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#357.itm}
load net {ACC1-2:not#13.itm} -pin  "ACC1:acc#96" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#357.itm}
load net {ACC1:acc#96.itm(0)} -pin  "ACC1:acc#96" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#96.itm}
load net {ACC1:acc#96.itm(1)} -pin  "ACC1:acc#96" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#96.itm}
load net {ACC1:acc#96.itm(2)} -pin  "ACC1:acc#96" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#96.itm}
load inst "ACC1:not#87" "not(1)" "INTERFACE" -attr xrf 61523 -attr oid 700 -attr @path {/mean_vga/mean_vga:core/ACC1:not#87} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {ACC1:acc#96.itm(2)} -pin  "ACC1:not#87" {A(0)} -attr @path {/mean_vga/mean_vga:core/ACC1:slc#66.itm}
load net {ACC1:not#87.itm} -pin  "ACC1:not#87" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1:not#87.itm}
load inst "acc#19" "add(4,0,3,0,5)" "INTERFACE" -attr xrf 61524 -attr oid 701 -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#19} -attr area 5.298136 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,3,0,5)"
load net {PWR} -pin  "acc#19" {A(0)} -attr @path {/mean_vga/mean_vga:core/conc#477.itm}
load net {acc#16.itm(1)} -pin  "acc#19" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#477.itm}
load net {acc#16.itm(2)} -pin  "acc#19" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#477.itm}
load net {acc#16.itm(3)} -pin  "acc#19" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#477.itm}
load net {ACC1:not#87.itm} -pin  "acc#19" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#442.itm}
load net {acc#15.itm(1)} -pin  "acc#19" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#442.itm}
load net {acc#15.itm(2)} -pin  "acc#19" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#442.itm}
load net {acc#19.itm(0)} -pin  "acc#19" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#19.itm}
load net {acc#19.itm(1)} -pin  "acc#19" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#19.itm}
load net {acc#19.itm(2)} -pin  "acc#19" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#19.itm}
load net {acc#19.itm(3)} -pin  "acc#19" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#19.itm}
load net {acc#19.itm(4)} -pin  "acc#19" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#19.itm}
load inst "ACC1:not#69" "not(1)" "INTERFACE" -attr xrf 61525 -attr oid 702 -attr @path {/mean_vga/mean_vga:core/ACC1:not#69} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc#9.psp#2.sva(7)} -pin  "ACC1:not#69" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(acc#9.psp#2.sva)#20.itm}
load net {ACC1:not#69.itm} -pin  "ACC1:not#69" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1:not#69.itm}
load inst "ACC1:if#2:not#63" "not(1)" "INTERFACE" -attr xrf 61526 -attr oid 703 -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:not#63} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc.imod#10.sva(2)} -pin  "ACC1:if#2:not#63" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(acc.imod#10.sva)#4.itm}
load net {ACC1:if#2:not#63.itm} -pin  "ACC1:if#2:not#63" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:not#63.itm}
load inst "acc#18" "add(3,1,3,0,5)" "INTERFACE" -attr xrf 61527 -attr oid 704 -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#18} -attr area 4.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,1,5)"
load net {PWR} -pin  "acc#18" {A(0)} -attr @path {/mean_vga/mean_vga:core/conc#481.itm}
load net {acc#2.psp#2.sva(2)} -pin  "acc#18" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#481.itm}
load net {acc#2.psp#2.sva(3)} -pin  "acc#18" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#481.itm}
load net {ACC1:if#2:not#63.itm} -pin  "acc#18" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/exs#4.itm}
load net {ACC1:not#69.itm} -pin  "acc#18" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/exs#4.itm}
load net {ACC1:not#69.itm} -pin  "acc#18" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/exs#4.itm}
load net {acc#18.itm(0)} -pin  "acc#18" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#18.itm}
load net {acc#18.itm(1)} -pin  "acc#18" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#18.itm}
load net {acc#18.itm(2)} -pin  "acc#18" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#18.itm}
load net {acc#18.itm(3)} -pin  "acc#18" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#18.itm}
load net {acc#18.itm(4)} -pin  "acc#18" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#18.itm}
load inst "ACC1:if#2:not#64" "not(1)" "INTERFACE" -attr xrf 61528 -attr oid 705 -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:not#64} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc.imod#14.sva(1)} -pin  "ACC1:if#2:not#64" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(acc.imod#14.sva)#4.itm}
load net {ACC1:if#2:not#64.itm} -pin  "ACC1:if#2:not#64" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:not#64.itm}
load inst "acc#21" "add(5,0,5,1,6)" "INTERFACE" -attr xrf 61529 -attr oid 706 -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#21} -attr area 6.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,1,7)"
load net {PWR} -pin  "acc#21" {A(0)} -attr @path {/mean_vga/mean_vga:core/conc#476.itm}
load net {acc#19.itm(1)} -pin  "acc#21" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#476.itm}
load net {acc#19.itm(2)} -pin  "acc#21" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#476.itm}
load net {acc#19.itm(3)} -pin  "acc#21" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#476.itm}
load net {acc#19.itm(4)} -pin  "acc#21" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#476.itm}
load net {ACC1:if#2:not#64.itm} -pin  "acc#21" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#446.itm}
load net {acc#18.itm(1)} -pin  "acc#21" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#446.itm}
load net {acc#18.itm(2)} -pin  "acc#21" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#446.itm}
load net {acc#18.itm(3)} -pin  "acc#21" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#446.itm}
load net {acc#18.itm(4)} -pin  "acc#21" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#446.itm}
load net {acc#21.itm(0)} -pin  "acc#21" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#21.itm}
load net {acc#21.itm(1)} -pin  "acc#21" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#21.itm}
load net {acc#21.itm(2)} -pin  "acc#21" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#21.itm}
load net {acc#21.itm(3)} -pin  "acc#21" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#21.itm}
load net {acc#21.itm(4)} -pin  "acc#21" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#21.itm}
load net {acc#21.itm(5)} -pin  "acc#21" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#21.itm}
load inst "ACC1:if#2:not#57" "not(1)" "INTERFACE" -attr xrf 61530 -attr oid 707 -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:not#57} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc.imod#14.sva(1)} -pin  "ACC1:if#2:not#57" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(acc.imod#14.sva).itm}
load net {ACC1:if#2:not#57.itm} -pin  "ACC1:if#2:not#57" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:not#57.itm}
load inst "ACC1-2:not#50" "not(1)" "INTERFACE" -attr xrf 61531 -attr oid 708 -attr @path {/mean_vga/mean_vga:core/ACC1-2:not#50} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc.imod#14.sva(2)} -pin  "ACC1-2:not#50" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(acc.imod#14.sva)#3.itm}
load net {ACC1-2:not#50.itm} -pin  "ACC1-2:not#50" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1-2:not#50.itm}
load inst "ACC1:acc#97" "add(3,-1,2,0,3)" "INTERFACE" -attr xrf 61532 -attr oid 709 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#97} -attr area 4.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,1,5)"
load net {PWR} -pin  "ACC1:acc#97" {A(0)} -attr @path {/mean_vga/mean_vga:core/conc#484.itm}
load net {acc.imod#14.sva(0)} -pin  "ACC1:acc#97" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#484.itm}
load net {PWR} -pin  "ACC1:acc#97" {A(2)} -attr @path {/mean_vga/mean_vga:core/conc#484.itm}
load net {ACC1-2:not#50.itm} -pin  "ACC1:acc#97" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#360.itm}
load net {ACC1:if#2:not#57.itm} -pin  "ACC1:acc#97" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#360.itm}
load net {ACC1:acc#97.itm(0)} -pin  "ACC1:acc#97" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#97.itm}
load net {ACC1:acc#97.itm(1)} -pin  "ACC1:acc#97" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#97.itm}
load net {ACC1:acc#97.itm(2)} -pin  "ACC1:acc#97" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#97.itm}
load inst "acc#23" "add(6,1,7,0,8)" "INTERFACE" -attr xrf 61533 -attr oid 710 -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#23} -attr area 8.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(7,0,7,1,9)"
load net {PWR} -pin  "acc#23" {A(0)} -attr @path {/mean_vga/mean_vga:core/conc#475.itm}
load net {acc#21.itm(1)} -pin  "acc#23" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#475.itm}
load net {acc#21.itm(2)} -pin  "acc#23" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#475.itm}
load net {acc#21.itm(3)} -pin  "acc#23" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#475.itm}
load net {acc#21.itm(4)} -pin  "acc#23" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#475.itm}
load net {acc#21.itm(5)} -pin  "acc#23" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#475.itm}
load net {ACC1:acc#97.itm(2)} -pin  "acc#23" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#482.itm}
load net {acc#1.psp#2.sva(7)} -pin  "acc#23" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#482.itm}
load net {acc#1.psp#2.sva(7)} -pin  "acc#23" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#482.itm}
load net {GND} -pin  "acc#23" {B(3)} -attr @path {/mean_vga/mean_vga:core/conc#482.itm}
load net {acc#1.psp#2.sva(5)} -pin  "acc#23" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#482.itm}
load net {GND} -pin  "acc#23" {B(5)} -attr @path {/mean_vga/mean_vga:core/conc#482.itm}
load net {acc#1.psp#2.sva(7)} -pin  "acc#23" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#482.itm}
load net {acc#23.itm(0)} -pin  "acc#23" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#23.itm}
load net {acc#23.itm(1)} -pin  "acc#23" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#23.itm}
load net {acc#23.itm(2)} -pin  "acc#23" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#23.itm}
load net {acc#23.itm(3)} -pin  "acc#23" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#23.itm}
load net {acc#23.itm(4)} -pin  "acc#23" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#23.itm}
load net {acc#23.itm(5)} -pin  "acc#23" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#23.itm}
load net {acc#23.itm(6)} -pin  "acc#23" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#23.itm}
load net {acc#23.itm(7)} -pin  "acc#23" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#23.itm}
load inst "ACC1:if#2:not#69" "not(1)" "INTERFACE" -attr xrf 61534 -attr oid 711 -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:not#69} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc#9.psp#2.sva(7)} -pin  "ACC1:if#2:not#69" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(acc#9.psp#2.sva)#22.itm}
load net {ACC1:if#2:not#69.itm} -pin  "ACC1:if#2:not#69" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:not#69.itm}
load inst "ACC1:if#2:not#72" "not(2)" "INTERFACE" -attr xrf 61535 -attr oid 712 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:not#72} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(2)"
load net {acc#9.psp#2.sva(4)} -pin  "ACC1:if#2:not#72" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(acc#9.psp#2.sva)#37.itm}
load net {acc#9.psp#2.sva(5)} -pin  "ACC1:if#2:not#72" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(acc#9.psp#2.sva)#37.itm}
load net {ACC1:if#2:not#72.itm(0)} -pin  "ACC1:if#2:not#72" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:not#72.itm}
load net {ACC1:if#2:not#72.itm(1)} -pin  "ACC1:if#2:not#72" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:not#72.itm}
load inst "ACC1:if#2:not#78" "not(1)" "INTERFACE" -attr xrf 61536 -attr oid 713 -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:not#78} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc#9.psp#2.sva(2)} -pin  "ACC1:if#2:not#78" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(acc#9.psp#2.sva)#43.itm}
load net {ACC1:if#2:not#78.itm} -pin  "ACC1:if#2:not#78" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:not#78.itm}
load inst "ACC1:if#2:not#59" "not(1)" "INTERFACE" -attr xrf 61537 -attr oid 714 -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:not#59} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc#9.psp#2.sva(7)} -pin  "ACC1:if#2:not#59" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(acc#9.psp#2.sva)#44.itm}
load net {ACC1:if#2:not#59.itm} -pin  "ACC1:if#2:not#59" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:not#59.itm}
load inst "ACC1:if#2:not#62" "not(1)" "INTERFACE" -attr xrf 61538 -attr oid 715 -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:not#62} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc#9.psp#2.sva(3)} -pin  "ACC1:if#2:not#62" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(acc#9.psp#2.sva)#45.itm}
load net {ACC1:if#2:not#62.itm} -pin  "ACC1:if#2:not#62" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:not#62.itm}
load inst "ACC1:if#2:not#82" "not(1)" "INTERFACE" -attr xrf 61539 -attr oid 716 -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:not#82} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc#9.psp#2.sva(1)} -pin  "ACC1:if#2:not#82" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(acc#9.psp#2.sva)#26.itm}
load net {ACC1:if#2:not#82.itm} -pin  "ACC1:if#2:not#82" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:not#82.itm}
load inst "ACC1:not#70" "not(1)" "INTERFACE" -attr xrf 61540 -attr oid 717 -attr @path {/mean_vga/mean_vga:core/ACC1:not#70} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc#9.psp#2.sva(9)} -pin  "ACC1:not#70" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(acc#9.psp#2.sva)#23.itm}
load net {ACC1:not#70.itm} -pin  "ACC1:not#70" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1:not#70.itm}
load inst "acc#17" "add(3,0,3,0,4)" "INTERFACE" -attr xrf 61541 -attr oid 718 -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#17} -attr area 4.303074 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,0,4)"
load net {PWR} -pin  "acc#17" {A(0)} -attr @path {/mean_vga/mean_vga:core/exs#8.itm}
load net {ACC1:not#70.itm} -pin  "acc#17" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/exs#8.itm}
load net {ACC1:not#70.itm} -pin  "acc#17" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/exs#8.itm}
load net {acc.imod#10.sva(1)} -pin  "acc#17" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/exs#9.itm}
load net {acc#1.psp#2.sva(9)} -pin  "acc#17" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/exs#9.itm}
load net {acc#1.psp#2.sva(9)} -pin  "acc#17" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/exs#9.itm}
load net {acc#17.itm(0)} -pin  "acc#17" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#17.itm}
load net {acc#17.itm(1)} -pin  "acc#17" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#17.itm}
load net {acc#17.itm(2)} -pin  "acc#17" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#17.itm}
load net {acc#17.itm(3)} -pin  "acc#17" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#17.itm}
load inst "ACC1:if#2:not#40" "not(1)" "INTERFACE" -attr xrf 61542 -attr oid 719 -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:not#40} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc#10.psp#2.sva(1)} -pin  "ACC1:if#2:not#40" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(acc#10.psp#2.sva)#4.itm}
load net {ACC1:if#2:not#40.itm} -pin  "ACC1:if#2:not#40" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:not#40.itm}
load inst "acc#20" "add(5,0,4,0,6)" "INTERFACE" -attr xrf 61543 -attr oid 720 -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#20} -attr area 6.289444 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,4,0,6)"
load net {PWR} -pin  "acc#20" {A(0)} -attr @path {/mean_vga/mean_vga:core/conc#487.itm}
load net {ACC1:if#2:not#82.itm} -pin  "acc#20" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#487.itm}
load net {PWR} -pin  "acc#20" {A(2)} -attr @path {/mean_vga/mean_vga:core/conc#487.itm}
load net {ACC1:if#2:not#62.itm} -pin  "acc#20" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#487.itm}
load net {ACC1:if#2:not#59.itm} -pin  "acc#20" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#487.itm}
load net {ACC1:if#2:not#40.itm} -pin  "acc#20" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#444.itm}
load net {acc#17.itm(1)} -pin  "acc#20" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#444.itm}
load net {acc#17.itm(2)} -pin  "acc#20" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#444.itm}
load net {acc#17.itm(3)} -pin  "acc#20" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#444.itm}
load net {acc#20.itm(0)} -pin  "acc#20" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#20.itm}
load net {acc#20.itm(1)} -pin  "acc#20" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#20.itm}
load net {acc#20.itm(2)} -pin  "acc#20" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#20.itm}
load net {acc#20.itm(3)} -pin  "acc#20" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#20.itm}
load net {acc#20.itm(4)} -pin  "acc#20" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#20.itm}
load net {acc#20.itm(5)} -pin  "acc#20" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#20.itm}
load inst "acc#22" "add(7,0,6,0,8)" "INTERFACE" -attr xrf 61544 -attr oid 721 -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#22} -attr area 8.272060 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(7,0,6,0,8)"
load net {PWR} -pin  "acc#22" {A(0)} -attr @path {/mean_vga/mean_vga:core/conc#485.itm}
load net {ACC1:if#2:not#78.itm} -pin  "acc#22" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#485.itm}
load net {PWR} -pin  "acc#22" {A(2)} -attr @path {/mean_vga/mean_vga:core/conc#485.itm}
load net {ACC1:if#2:not#72.itm(0)} -pin  "acc#22" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#485.itm}
load net {ACC1:if#2:not#72.itm(1)} -pin  "acc#22" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#485.itm}
load net {PWR} -pin  "acc#22" {A(5)} -attr @path {/mean_vga/mean_vga:core/conc#485.itm}
load net {ACC1:if#2:not#69.itm} -pin  "acc#22" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#485.itm}
load net {acc.imod#14.sva(2)} -pin  "acc#22" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#448.itm}
load net {acc#20.itm(1)} -pin  "acc#22" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#448.itm}
load net {acc#20.itm(2)} -pin  "acc#22" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#448.itm}
load net {acc#20.itm(3)} -pin  "acc#22" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#448.itm}
load net {acc#20.itm(4)} -pin  "acc#22" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#448.itm}
load net {acc#20.itm(5)} -pin  "acc#22" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#448.itm}
load net {acc#22.itm(0)} -pin  "acc#22" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#22.itm}
load net {acc#22.itm(1)} -pin  "acc#22" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#22.itm}
load net {acc#22.itm(2)} -pin  "acc#22" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#22.itm}
load net {acc#22.itm(3)} -pin  "acc#22" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#22.itm}
load net {acc#22.itm(4)} -pin  "acc#22" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#22.itm}
load net {acc#22.itm(5)} -pin  "acc#22" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#22.itm}
load net {acc#22.itm(6)} -pin  "acc#22" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#22.itm}
load net {acc#22.itm(7)} -pin  "acc#22" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#22.itm}
load inst "ACC1:if#2:acc#75" "add(7,1,7,0,8)" "INTERFACE" -attr xrf 61545 -attr oid 722 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#75} -attr area 8.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(7,0,7,1,8)"
load net {acc#23.itm(1)} -pin  "ACC1:if#2:acc#75" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc#19.itm}
load net {acc#23.itm(2)} -pin  "ACC1:if#2:acc#75" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc#19.itm}
load net {acc#23.itm(3)} -pin  "ACC1:if#2:acc#75" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc#19.itm}
load net {acc#23.itm(4)} -pin  "ACC1:if#2:acc#75" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc#19.itm}
load net {acc#23.itm(5)} -pin  "ACC1:if#2:acc#75" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc#19.itm}
load net {acc#23.itm(6)} -pin  "ACC1:if#2:acc#75" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc#19.itm}
load net {acc#23.itm(7)} -pin  "ACC1:if#2:acc#75" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc#19.itm}
load net {acc#22.itm(1)} -pin  "ACC1:if#2:acc#75" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc#16.itm}
load net {acc#22.itm(2)} -pin  "ACC1:if#2:acc#75" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc#16.itm}
load net {acc#22.itm(3)} -pin  "ACC1:if#2:acc#75" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc#16.itm}
load net {acc#22.itm(4)} -pin  "ACC1:if#2:acc#75" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc#16.itm}
load net {acc#22.itm(5)} -pin  "ACC1:if#2:acc#75" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc#16.itm}
load net {acc#22.itm(6)} -pin  "ACC1:if#2:acc#75" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc#16.itm}
load net {acc#22.itm(7)} -pin  "ACC1:if#2:acc#75" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc#16.itm}
load net {ACC1:if#2:acc#75.itm(0)} -pin  "ACC1:if#2:acc#75" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#75.itm}
load net {ACC1:if#2:acc#75.itm(1)} -pin  "ACC1:if#2:acc#75" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#75.itm}
load net {ACC1:if#2:acc#75.itm(2)} -pin  "ACC1:if#2:acc#75" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#75.itm}
load net {ACC1:if#2:acc#75.itm(3)} -pin  "ACC1:if#2:acc#75" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#75.itm}
load net {ACC1:if#2:acc#75.itm(4)} -pin  "ACC1:if#2:acc#75" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#75.itm}
load net {ACC1:if#2:acc#75.itm(5)} -pin  "ACC1:if#2:acc#75" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#75.itm}
load net {ACC1:if#2:acc#75.itm(6)} -pin  "ACC1:if#2:acc#75" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#75.itm}
load net {ACC1:if#2:acc#75.itm(7)} -pin  "ACC1:if#2:acc#75" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#75.itm}
load inst "ACC1:if#2:acc#68" "add(8,-1,8,-1,8)" "INTERFACE" -attr xrf 61546 -attr oid 723 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#68} -attr area 9.259614 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(8,0,8,0,8)"
load net {ACC1:if#2:acc#75.itm(0)} -pin  "ACC1:if#2:acc#68" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#75.itm}
load net {ACC1:if#2:acc#75.itm(1)} -pin  "ACC1:if#2:acc#68" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#75.itm}
load net {ACC1:if#2:acc#75.itm(2)} -pin  "ACC1:if#2:acc#68" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#75.itm}
load net {ACC1:if#2:acc#75.itm(3)} -pin  "ACC1:if#2:acc#68" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#75.itm}
load net {ACC1:if#2:acc#75.itm(4)} -pin  "ACC1:if#2:acc#68" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#75.itm}
load net {ACC1:if#2:acc#75.itm(5)} -pin  "ACC1:if#2:acc#68" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#75.itm}
load net {ACC1:if#2:acc#75.itm(6)} -pin  "ACC1:if#2:acc#68" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#75.itm}
load net {ACC1:if#2:acc#75.itm(7)} -pin  "ACC1:if#2:acc#68" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#75.itm}
load net {acc#1.psp#2.sva(2)} -pin  "ACC1:if#2:acc#68" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#490.itm}
load net {PWR} -pin  "ACC1:if#2:acc#68" {B(1)} -attr @path {/mean_vga/mean_vga:core/conc#490.itm}
load net {GND} -pin  "ACC1:if#2:acc#68" {B(2)} -attr @path {/mean_vga/mean_vga:core/conc#490.itm}
load net {GND} -pin  "ACC1:if#2:acc#68" {B(3)} -attr @path {/mean_vga/mean_vga:core/conc#490.itm}
load net {GND} -pin  "ACC1:if#2:acc#68" {B(4)} -attr @path {/mean_vga/mean_vga:core/conc#490.itm}
load net {PWR} -pin  "ACC1:if#2:acc#68" {B(5)} -attr @path {/mean_vga/mean_vga:core/conc#490.itm}
load net {GND} -pin  "ACC1:if#2:acc#68" {B(6)} -attr @path {/mean_vga/mean_vga:core/conc#490.itm}
load net {PWR} -pin  "ACC1:if#2:acc#68" {B(7)} -attr @path {/mean_vga/mean_vga:core/conc#490.itm}
load net {ACC1:if#2:acc#68.itm(0)} -pin  "ACC1:if#2:acc#68" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#68.itm}
load net {ACC1:if#2:acc#68.itm(1)} -pin  "ACC1:if#2:acc#68" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#68.itm}
load net {ACC1:if#2:acc#68.itm(2)} -pin  "ACC1:if#2:acc#68" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#68.itm}
load net {ACC1:if#2:acc#68.itm(3)} -pin  "ACC1:if#2:acc#68" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#68.itm}
load net {ACC1:if#2:acc#68.itm(4)} -pin  "ACC1:if#2:acc#68" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#68.itm}
load net {ACC1:if#2:acc#68.itm(5)} -pin  "ACC1:if#2:acc#68" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#68.itm}
load net {ACC1:if#2:acc#68.itm(6)} -pin  "ACC1:if#2:acc#68" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#68.itm}
load net {ACC1:if#2:acc#68.itm(7)} -pin  "ACC1:if#2:acc#68" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#68.itm}
load inst "acc#28" "add(8,1,8,1,9)" "INTERFACE" -attr xrf 61547 -attr oid 724 -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#28} -attr area 9.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(8,1,8,1,9)"
load net {acc#27.itm(0)} -pin  "acc#28" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#27.itm}
load net {acc#27.itm(1)} -pin  "acc#28" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#27.itm}
load net {acc#27.itm(2)} -pin  "acc#28" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#27.itm}
load net {acc#27.itm(3)} -pin  "acc#28" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#27.itm}
load net {acc#27.itm(4)} -pin  "acc#28" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#27.itm}
load net {acc#27.itm(5)} -pin  "acc#28" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#27.itm}
load net {acc#27.itm(6)} -pin  "acc#28" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#27.itm}
load net {acc#27.itm(7)} -pin  "acc#28" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#27.itm}
load net {ACC1:if#2:acc#68.itm(0)} -pin  "acc#28" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#68.itm}
load net {ACC1:if#2:acc#68.itm(1)} -pin  "acc#28" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#68.itm}
load net {ACC1:if#2:acc#68.itm(2)} -pin  "acc#28" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#68.itm}
load net {ACC1:if#2:acc#68.itm(3)} -pin  "acc#28" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#68.itm}
load net {ACC1:if#2:acc#68.itm(4)} -pin  "acc#28" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#68.itm}
load net {ACC1:if#2:acc#68.itm(5)} -pin  "acc#28" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#68.itm}
load net {ACC1:if#2:acc#68.itm(6)} -pin  "acc#28" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#68.itm}
load net {ACC1:if#2:acc#68.itm(7)} -pin  "acc#28" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#68.itm}
load net {acc#28.itm(0)} -pin  "acc#28" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#28.itm}
load net {acc#28.itm(1)} -pin  "acc#28" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#28.itm}
load net {acc#28.itm(2)} -pin  "acc#28" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#28.itm}
load net {acc#28.itm(3)} -pin  "acc#28" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#28.itm}
load net {acc#28.itm(4)} -pin  "acc#28" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#28.itm}
load net {acc#28.itm(5)} -pin  "acc#28" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#28.itm}
load net {acc#28.itm(6)} -pin  "acc#28" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#28.itm}
load net {acc#28.itm(7)} -pin  "acc#28" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#28.itm}
load net {acc#28.itm(8)} -pin  "acc#28" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#28.itm}
load inst "ACC1:if#2:acc#13" "add(1,1,1,0,2)" "INTERFACE" -attr xrf 61548 -attr oid 725 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#13} -attr area 2.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(1,0,1,1,2)"
load net {acc#9.psp#2.sva(9)} -pin  "ACC1:if#2:acc#13" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(acc#9.psp#2.sva)#12.itm}
load net {acc#1.psp#2.sva(9)} -pin  "ACC1:if#2:acc#13" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(acc#1.psp#2.sva)#28.itm}
load net {ACC1:if#2:acc#13.itm(0)} -pin  "ACC1:if#2:acc#13" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#13.itm}
load net {ACC1:if#2:acc#13.itm(1)} -pin  "ACC1:if#2:acc#13" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#13.itm}
load inst "ACC1:if#2:mul#3" "mul(2,1,5,0,6)" "INTERFACE" -attr xrf 61549 -attr oid 726 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:mul#3} -attr area 331.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mul(2,1,7,0,8)"
load net {ACC1:if#2:acc#13.itm(0)} -pin  "ACC1:if#2:mul#3" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#13.itm}
load net {ACC1:if#2:acc#13.itm(1)} -pin  "ACC1:if#2:mul#3" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#13.itm}
load net {PWR} -pin  "ACC1:if#2:mul#3" {B(0)} -attr @path {/mean_vga/mean_vga:core/C21_5}
load net {GND} -pin  "ACC1:if#2:mul#3" {B(1)} -attr @path {/mean_vga/mean_vga:core/C21_5}
load net {PWR} -pin  "ACC1:if#2:mul#3" {B(2)} -attr @path {/mean_vga/mean_vga:core/C21_5}
load net {GND} -pin  "ACC1:if#2:mul#3" {B(3)} -attr @path {/mean_vga/mean_vga:core/C21_5}
load net {PWR} -pin  "ACC1:if#2:mul#3" {B(4)} -attr @path {/mean_vga/mean_vga:core/C21_5}
load net {ACC1:if#2:mul#3.itm(0)} -pin  "ACC1:if#2:mul#3" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:mul#3.itm}
load net {ACC1:if#2:mul#3.itm(1)} -pin  "ACC1:if#2:mul#3" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:mul#3.itm}
load net {ACC1:if#2:mul#3.itm(2)} -pin  "ACC1:if#2:mul#3" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:mul#3.itm}
load net {ACC1:if#2:mul#3.itm(3)} -pin  "ACC1:if#2:mul#3" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:mul#3.itm}
load net {ACC1:if#2:mul#3.itm(4)} -pin  "ACC1:if#2:mul#3" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:mul#3.itm}
load net {ACC1:if#2:mul#3.itm(5)} -pin  "ACC1:if#2:mul#3" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:mul#3.itm}
load inst "ACC1:not#106" "not(1)" "INTERFACE" -attr xrf 61550 -attr oid 727 -attr @path {/mean_vga/mean_vga:core/ACC1:not#106} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc#9.psp#2.sva(5)} -pin  "ACC1:not#106" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(acc#9.psp#2.sva)#47.itm}
load net {ACC1:not#106.itm} -pin  "ACC1:not#106" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1:not#106.itm}
load inst "ACC1:if#2:acc#78" "add(9,1,9,1,10)" "INTERFACE" -attr xrf 61551 -attr oid 728 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#78} -attr area 10.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(9,1,9,1,10)"
load net {acc#28.itm(0)} -pin  "ACC1:if#2:acc#78" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#28.itm}
load net {acc#28.itm(1)} -pin  "ACC1:if#2:acc#78" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#28.itm}
load net {acc#28.itm(2)} -pin  "ACC1:if#2:acc#78" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#28.itm}
load net {acc#28.itm(3)} -pin  "ACC1:if#2:acc#78" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#28.itm}
load net {acc#28.itm(4)} -pin  "ACC1:if#2:acc#78" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#28.itm}
load net {acc#28.itm(5)} -pin  "ACC1:if#2:acc#78" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#28.itm}
load net {acc#28.itm(6)} -pin  "ACC1:if#2:acc#78" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#28.itm}
load net {acc#28.itm(7)} -pin  "ACC1:if#2:acc#78" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#28.itm}
load net {acc#28.itm(8)} -pin  "ACC1:if#2:acc#78" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#28.itm}
load net {ACC1:not#106.itm} -pin  "ACC1:if#2:acc#78" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#491.itm}
load net {ACC1:not#106.itm} -pin  "ACC1:if#2:acc#78" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#491.itm}
load net {GND} -pin  "ACC1:if#2:acc#78" {B(2)} -attr @path {/mean_vga/mean_vga:core/conc#491.itm}
load net {ACC1:if#2:mul#3.itm(0)} -pin  "ACC1:if#2:acc#78" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#491.itm}
load net {ACC1:if#2:mul#3.itm(1)} -pin  "ACC1:if#2:acc#78" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#491.itm}
load net {ACC1:if#2:mul#3.itm(2)} -pin  "ACC1:if#2:acc#78" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#491.itm}
load net {ACC1:if#2:mul#3.itm(3)} -pin  "ACC1:if#2:acc#78" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#491.itm}
load net {ACC1:if#2:mul#3.itm(4)} -pin  "ACC1:if#2:acc#78" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#491.itm}
load net {ACC1:if#2:mul#3.itm(5)} -pin  "ACC1:if#2:acc#78" {B(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#491.itm}
load net {ACC1:if#2:acc#78.itm(0)} -pin  "ACC1:if#2:acc#78" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#78.itm}
load net {ACC1:if#2:acc#78.itm(1)} -pin  "ACC1:if#2:acc#78" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#78.itm}
load net {ACC1:if#2:acc#78.itm(2)} -pin  "ACC1:if#2:acc#78" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#78.itm}
load net {ACC1:if#2:acc#78.itm(3)} -pin  "ACC1:if#2:acc#78" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#78.itm}
load net {ACC1:if#2:acc#78.itm(4)} -pin  "ACC1:if#2:acc#78" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#78.itm}
load net {ACC1:if#2:acc#78.itm(5)} -pin  "ACC1:if#2:acc#78" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#78.itm}
load net {ACC1:if#2:acc#78.itm(6)} -pin  "ACC1:if#2:acc#78" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#78.itm}
load net {ACC1:if#2:acc#78.itm(7)} -pin  "ACC1:if#2:acc#78" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#78.itm}
load net {ACC1:if#2:acc#78.itm(8)} -pin  "ACC1:if#2:acc#78" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#78.itm}
load net {ACC1:if#2:acc#78.itm(9)} -pin  "ACC1:if#2:acc#78" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#78.itm}
load inst "reg(ACC1:if#2:acc#40.itm#1.sg1)" "reg(10,1,1,-1,0)" "INTERFACE" -attr xrf 61552 -attr oid 729 -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(ACC1:if#2:acc#40.itm#1.sg1)}
load net {ACC1:if#2:acc#78.itm(0)} -pin  "reg(ACC1:if#2:acc#40.itm#1.sg1)" {D(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#78.itm}
load net {ACC1:if#2:acc#78.itm(1)} -pin  "reg(ACC1:if#2:acc#40.itm#1.sg1)" {D(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#78.itm}
load net {ACC1:if#2:acc#78.itm(2)} -pin  "reg(ACC1:if#2:acc#40.itm#1.sg1)" {D(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#78.itm}
load net {ACC1:if#2:acc#78.itm(3)} -pin  "reg(ACC1:if#2:acc#40.itm#1.sg1)" {D(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#78.itm}
load net {ACC1:if#2:acc#78.itm(4)} -pin  "reg(ACC1:if#2:acc#40.itm#1.sg1)" {D(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#78.itm}
load net {ACC1:if#2:acc#78.itm(5)} -pin  "reg(ACC1:if#2:acc#40.itm#1.sg1)" {D(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#78.itm}
load net {ACC1:if#2:acc#78.itm(6)} -pin  "reg(ACC1:if#2:acc#40.itm#1.sg1)" {D(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#78.itm}
load net {ACC1:if#2:acc#78.itm(7)} -pin  "reg(ACC1:if#2:acc#40.itm#1.sg1)" {D(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#78.itm}
load net {ACC1:if#2:acc#78.itm(8)} -pin  "reg(ACC1:if#2:acc#40.itm#1.sg1)" {D(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#78.itm}
load net {ACC1:if#2:acc#78.itm(9)} -pin  "reg(ACC1:if#2:acc#40.itm#1.sg1)" {D(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#78.itm}
load net {GND} -pin  "reg(ACC1:if#2:acc#40.itm#1.sg1)" {DRa(0)} -attr @path {/mean_vga/mean_vga:core/C0_10}
load net {GND} -pin  "reg(ACC1:if#2:acc#40.itm#1.sg1)" {DRa(1)} -attr @path {/mean_vga/mean_vga:core/C0_10}
load net {GND} -pin  "reg(ACC1:if#2:acc#40.itm#1.sg1)" {DRa(2)} -attr @path {/mean_vga/mean_vga:core/C0_10}
load net {GND} -pin  "reg(ACC1:if#2:acc#40.itm#1.sg1)" {DRa(3)} -attr @path {/mean_vga/mean_vga:core/C0_10}
load net {GND} -pin  "reg(ACC1:if#2:acc#40.itm#1.sg1)" {DRa(4)} -attr @path {/mean_vga/mean_vga:core/C0_10}
load net {GND} -pin  "reg(ACC1:if#2:acc#40.itm#1.sg1)" {DRa(5)} -attr @path {/mean_vga/mean_vga:core/C0_10}
load net {GND} -pin  "reg(ACC1:if#2:acc#40.itm#1.sg1)" {DRa(6)} -attr @path {/mean_vga/mean_vga:core/C0_10}
load net {GND} -pin  "reg(ACC1:if#2:acc#40.itm#1.sg1)" {DRa(7)} -attr @path {/mean_vga/mean_vga:core/C0_10}
load net {GND} -pin  "reg(ACC1:if#2:acc#40.itm#1.sg1)" {DRa(8)} -attr @path {/mean_vga/mean_vga:core/C0_10}
load net {GND} -pin  "reg(ACC1:if#2:acc#40.itm#1.sg1)" {DRa(9)} -attr @path {/mean_vga/mean_vga:core/C0_10}
load net {clk} -pin  "reg(ACC1:if#2:acc#40.itm#1.sg1)" {clk} -attr xrf 61553 -attr oid 730 -attr @path {/mean_vga/mean_vga:core/clk}
load net {en} -pin  "reg(ACC1:if#2:acc#40.itm#1.sg1)" {en(0)} -attr @path {/mean_vga/mean_vga:core/en}
load net {arst_n} -pin  "reg(ACC1:if#2:acc#40.itm#1.sg1)" {Ra(0)} -attr @path {/mean_vga/mean_vga:core/arst_n}
load net {ACC1:if#2:acc#40.itm#1.sg1(0)} -pin  "reg(ACC1:if#2:acc#40.itm#1.sg1)" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#40.itm#1.sg1}
load net {ACC1:if#2:acc#40.itm#1.sg1(1)} -pin  "reg(ACC1:if#2:acc#40.itm#1.sg1)" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#40.itm#1.sg1}
load net {ACC1:if#2:acc#40.itm#1.sg1(2)} -pin  "reg(ACC1:if#2:acc#40.itm#1.sg1)" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#40.itm#1.sg1}
load net {ACC1:if#2:acc#40.itm#1.sg1(3)} -pin  "reg(ACC1:if#2:acc#40.itm#1.sg1)" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#40.itm#1.sg1}
load net {ACC1:if#2:acc#40.itm#1.sg1(4)} -pin  "reg(ACC1:if#2:acc#40.itm#1.sg1)" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#40.itm#1.sg1}
load net {ACC1:if#2:acc#40.itm#1.sg1(5)} -pin  "reg(ACC1:if#2:acc#40.itm#1.sg1)" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#40.itm#1.sg1}
load net {ACC1:if#2:acc#40.itm#1.sg1(6)} -pin  "reg(ACC1:if#2:acc#40.itm#1.sg1)" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#40.itm#1.sg1}
load net {ACC1:if#2:acc#40.itm#1.sg1(7)} -pin  "reg(ACC1:if#2:acc#40.itm#1.sg1)" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#40.itm#1.sg1}
load net {ACC1:if#2:acc#40.itm#1.sg1(8)} -pin  "reg(ACC1:if#2:acc#40.itm#1.sg1)" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#40.itm#1.sg1}
load net {ACC1:if#2:acc#40.itm#1.sg1(9)} -pin  "reg(ACC1:if#2:acc#40.itm#1.sg1)" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#40.itm#1.sg1}
load inst "ACC1:if#2:acc#12" "add(1,1,1,0,2)" "INTERFACE" -attr xrf 61554 -attr oid 731 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#12} -attr area 2.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(1,0,1,1,2)"
load net {acc#9.psp#2.sva(10)} -pin  "ACC1:if#2:acc#12" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(acc#9.psp#2.sva)#2.itm}
load net {acc#1.psp#2.sva(10)} -pin  "ACC1:if#2:acc#12" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(acc#1.psp#2.sva)#19.itm}
load net {ACC1:if#2:acc#12.itm(0)} -pin  "ACC1:if#2:acc#12" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#12.itm}
load net {ACC1:if#2:acc#12.itm(1)} -pin  "ACC1:if#2:acc#12" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#12.itm}
load inst "ACC1:if#2:mul#2" "mul(2,1,9,0,10)" "INTERFACE" -attr xrf 61555 -attr oid 732 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:mul#2} -attr area 331.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mul(2,1,9,0,10)"
load net {ACC1:if#2:acc#12.itm(0)} -pin  "ACC1:if#2:mul#2" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#12.itm}
load net {ACC1:if#2:acc#12.itm(1)} -pin  "ACC1:if#2:mul#2" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#12.itm}
load net {PWR} -pin  "ACC1:if#2:mul#2" {B(0)} -attr @path {/mean_vga/mean_vga:core/C341_9}
load net {GND} -pin  "ACC1:if#2:mul#2" {B(1)} -attr @path {/mean_vga/mean_vga:core/C341_9}
load net {PWR} -pin  "ACC1:if#2:mul#2" {B(2)} -attr @path {/mean_vga/mean_vga:core/C341_9}
load net {GND} -pin  "ACC1:if#2:mul#2" {B(3)} -attr @path {/mean_vga/mean_vga:core/C341_9}
load net {PWR} -pin  "ACC1:if#2:mul#2" {B(4)} -attr @path {/mean_vga/mean_vga:core/C341_9}
load net {GND} -pin  "ACC1:if#2:mul#2" {B(5)} -attr @path {/mean_vga/mean_vga:core/C341_9}
load net {PWR} -pin  "ACC1:if#2:mul#2" {B(6)} -attr @path {/mean_vga/mean_vga:core/C341_9}
load net {GND} -pin  "ACC1:if#2:mul#2" {B(7)} -attr @path {/mean_vga/mean_vga:core/C341_9}
load net {PWR} -pin  "ACC1:if#2:mul#2" {B(8)} -attr @path {/mean_vga/mean_vga:core/C341_9}
load net {ACC1:if#2:mul#2.itm(0)} -pin  "ACC1:if#2:mul#2" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:mul#2.itm}
load net {ACC1:if#2:mul#2.itm(1)} -pin  "ACC1:if#2:mul#2" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:mul#2.itm}
load net {ACC1:if#2:mul#2.itm(2)} -pin  "ACC1:if#2:mul#2" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:mul#2.itm}
load net {ACC1:if#2:mul#2.itm(3)} -pin  "ACC1:if#2:mul#2" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:mul#2.itm}
load net {ACC1:if#2:mul#2.itm(4)} -pin  "ACC1:if#2:mul#2" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:mul#2.itm}
load net {ACC1:if#2:mul#2.itm(5)} -pin  "ACC1:if#2:mul#2" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:mul#2.itm}
load net {ACC1:if#2:mul#2.itm(6)} -pin  "ACC1:if#2:mul#2" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:mul#2.itm}
load net {ACC1:if#2:mul#2.itm(7)} -pin  "ACC1:if#2:mul#2" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:mul#2.itm}
load net {ACC1:if#2:mul#2.itm(8)} -pin  "ACC1:if#2:mul#2" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:mul#2.itm}
load net {ACC1:if#2:mul#2.itm(9)} -pin  "ACC1:if#2:mul#2" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:mul#2.itm}
load inst "reg(ACC1:if#2:mul#2.itm#1)" "reg(10,1,1,-1,0)" "INTERFACE" -attr xrf 61556 -attr oid 733 -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(ACC1:if#2:mul#2.itm#1)}
load net {ACC1:if#2:mul#2.itm(0)} -pin  "reg(ACC1:if#2:mul#2.itm#1)" {D(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:mul#2.itm}
load net {ACC1:if#2:mul#2.itm(1)} -pin  "reg(ACC1:if#2:mul#2.itm#1)" {D(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:mul#2.itm}
load net {ACC1:if#2:mul#2.itm(2)} -pin  "reg(ACC1:if#2:mul#2.itm#1)" {D(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:mul#2.itm}
load net {ACC1:if#2:mul#2.itm(3)} -pin  "reg(ACC1:if#2:mul#2.itm#1)" {D(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:mul#2.itm}
load net {ACC1:if#2:mul#2.itm(4)} -pin  "reg(ACC1:if#2:mul#2.itm#1)" {D(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:mul#2.itm}
load net {ACC1:if#2:mul#2.itm(5)} -pin  "reg(ACC1:if#2:mul#2.itm#1)" {D(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:mul#2.itm}
load net {ACC1:if#2:mul#2.itm(6)} -pin  "reg(ACC1:if#2:mul#2.itm#1)" {D(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:mul#2.itm}
load net {ACC1:if#2:mul#2.itm(7)} -pin  "reg(ACC1:if#2:mul#2.itm#1)" {D(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:mul#2.itm}
load net {ACC1:if#2:mul#2.itm(8)} -pin  "reg(ACC1:if#2:mul#2.itm#1)" {D(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:mul#2.itm}
load net {ACC1:if#2:mul#2.itm(9)} -pin  "reg(ACC1:if#2:mul#2.itm#1)" {D(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:mul#2.itm}
load net {GND} -pin  "reg(ACC1:if#2:mul#2.itm#1)" {DRa(0)} -attr @path {/mean_vga/mean_vga:core/C0_10}
load net {GND} -pin  "reg(ACC1:if#2:mul#2.itm#1)" {DRa(1)} -attr @path {/mean_vga/mean_vga:core/C0_10}
load net {GND} -pin  "reg(ACC1:if#2:mul#2.itm#1)" {DRa(2)} -attr @path {/mean_vga/mean_vga:core/C0_10}
load net {GND} -pin  "reg(ACC1:if#2:mul#2.itm#1)" {DRa(3)} -attr @path {/mean_vga/mean_vga:core/C0_10}
load net {GND} -pin  "reg(ACC1:if#2:mul#2.itm#1)" {DRa(4)} -attr @path {/mean_vga/mean_vga:core/C0_10}
load net {GND} -pin  "reg(ACC1:if#2:mul#2.itm#1)" {DRa(5)} -attr @path {/mean_vga/mean_vga:core/C0_10}
load net {GND} -pin  "reg(ACC1:if#2:mul#2.itm#1)" {DRa(6)} -attr @path {/mean_vga/mean_vga:core/C0_10}
load net {GND} -pin  "reg(ACC1:if#2:mul#2.itm#1)" {DRa(7)} -attr @path {/mean_vga/mean_vga:core/C0_10}
load net {GND} -pin  "reg(ACC1:if#2:mul#2.itm#1)" {DRa(8)} -attr @path {/mean_vga/mean_vga:core/C0_10}
load net {GND} -pin  "reg(ACC1:if#2:mul#2.itm#1)" {DRa(9)} -attr @path {/mean_vga/mean_vga:core/C0_10}
load net {clk} -pin  "reg(ACC1:if#2:mul#2.itm#1)" {clk} -attr xrf 61557 -attr oid 734 -attr @path {/mean_vga/mean_vga:core/clk}
load net {en} -pin  "reg(ACC1:if#2:mul#2.itm#1)" {en(0)} -attr @path {/mean_vga/mean_vga:core/en}
load net {arst_n} -pin  "reg(ACC1:if#2:mul#2.itm#1)" {Ra(0)} -attr @path {/mean_vga/mean_vga:core/arst_n}
load net {ACC1:if#2:mul#2.itm#1(0)} -pin  "reg(ACC1:if#2:mul#2.itm#1)" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:mul#2.itm#1}
load net {ACC1:if#2:mul#2.itm#1(1)} -pin  "reg(ACC1:if#2:mul#2.itm#1)" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:mul#2.itm#1}
load net {ACC1:if#2:mul#2.itm#1(2)} -pin  "reg(ACC1:if#2:mul#2.itm#1)" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:mul#2.itm#1}
load net {ACC1:if#2:mul#2.itm#1(3)} -pin  "reg(ACC1:if#2:mul#2.itm#1)" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:mul#2.itm#1}
load net {ACC1:if#2:mul#2.itm#1(4)} -pin  "reg(ACC1:if#2:mul#2.itm#1)" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:mul#2.itm#1}
load net {ACC1:if#2:mul#2.itm#1(5)} -pin  "reg(ACC1:if#2:mul#2.itm#1)" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:mul#2.itm#1}
load net {ACC1:if#2:mul#2.itm#1(6)} -pin  "reg(ACC1:if#2:mul#2.itm#1)" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:mul#2.itm#1}
load net {ACC1:if#2:mul#2.itm#1(7)} -pin  "reg(ACC1:if#2:mul#2.itm#1)" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:mul#2.itm#1}
load net {ACC1:if#2:mul#2.itm#1(8)} -pin  "reg(ACC1:if#2:mul#2.itm#1)" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:mul#2.itm#1}
load net {ACC1:if#2:mul#2.itm#1(9)} -pin  "reg(ACC1:if#2:mul#2.itm#1)" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:mul#2.itm#1}
load inst "ACC1:if#2:acc#14" "add(1,1,1,0,2)" "INTERFACE" -attr xrf 61558 -attr oid 735 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#14} -attr area 2.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(1,0,1,1,2)"
load net {acc#9.psp#2.sva(11)} -pin  "ACC1:if#2:acc#14" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(acc#9.psp#2.sva)#1.itm}
load net {acc#1.psp#2.sva(11)} -pin  "ACC1:if#2:acc#14" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(acc#1.psp#2.sva)#29.itm}
load net {ACC1:if#2:acc#14.itm(0)} -pin  "ACC1:if#2:acc#14" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#14.itm}
load net {ACC1:if#2:acc#14.itm(1)} -pin  "ACC1:if#2:acc#14" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#14.itm}
load inst "ACC1:if#2:mul#4" "mul(2,1,7,0,8)" "INTERFACE" -attr xrf 61559 -attr oid 736 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:mul#4} -attr area 331.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mul(2,1,7,0,8)"
load net {ACC1:if#2:acc#14.itm(0)} -pin  "ACC1:if#2:mul#4" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#14.itm}
load net {ACC1:if#2:acc#14.itm(1)} -pin  "ACC1:if#2:mul#4" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#14.itm}
load net {PWR} -pin  "ACC1:if#2:mul#4" {B(0)} -attr @path {/mean_vga/mean_vga:core/C85_7}
load net {GND} -pin  "ACC1:if#2:mul#4" {B(1)} -attr @path {/mean_vga/mean_vga:core/C85_7}
load net {PWR} -pin  "ACC1:if#2:mul#4" {B(2)} -attr @path {/mean_vga/mean_vga:core/C85_7}
load net {GND} -pin  "ACC1:if#2:mul#4" {B(3)} -attr @path {/mean_vga/mean_vga:core/C85_7}
load net {PWR} -pin  "ACC1:if#2:mul#4" {B(4)} -attr @path {/mean_vga/mean_vga:core/C85_7}
load net {GND} -pin  "ACC1:if#2:mul#4" {B(5)} -attr @path {/mean_vga/mean_vga:core/C85_7}
load net {PWR} -pin  "ACC1:if#2:mul#4" {B(6)} -attr @path {/mean_vga/mean_vga:core/C85_7}
load net {ACC1:if#2:mul#4.itm(0)} -pin  "ACC1:if#2:mul#4" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:mul#4.itm}
load net {ACC1:if#2:mul#4.itm(1)} -pin  "ACC1:if#2:mul#4" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:mul#4.itm}
load net {ACC1:if#2:mul#4.itm(2)} -pin  "ACC1:if#2:mul#4" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:mul#4.itm}
load net {ACC1:if#2:mul#4.itm(3)} -pin  "ACC1:if#2:mul#4" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:mul#4.itm}
load net {ACC1:if#2:mul#4.itm(4)} -pin  "ACC1:if#2:mul#4" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:mul#4.itm}
load net {ACC1:if#2:mul#4.itm(5)} -pin  "ACC1:if#2:mul#4" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:mul#4.itm}
load net {ACC1:if#2:mul#4.itm(6)} -pin  "ACC1:if#2:mul#4" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:mul#4.itm}
load net {ACC1:if#2:mul#4.itm(7)} -pin  "ACC1:if#2:mul#4" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:mul#4.itm}
load inst "reg(ACC1:if#2:mul#4.itm#1)" "reg(8,1,1,-1,0)" "INTERFACE" -attr xrf 61560 -attr oid 737 -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(ACC1:if#2:mul#4.itm#1)}
load net {ACC1:if#2:mul#4.itm(0)} -pin  "reg(ACC1:if#2:mul#4.itm#1)" {D(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:mul#4.itm}
load net {ACC1:if#2:mul#4.itm(1)} -pin  "reg(ACC1:if#2:mul#4.itm#1)" {D(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:mul#4.itm}
load net {ACC1:if#2:mul#4.itm(2)} -pin  "reg(ACC1:if#2:mul#4.itm#1)" {D(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:mul#4.itm}
load net {ACC1:if#2:mul#4.itm(3)} -pin  "reg(ACC1:if#2:mul#4.itm#1)" {D(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:mul#4.itm}
load net {ACC1:if#2:mul#4.itm(4)} -pin  "reg(ACC1:if#2:mul#4.itm#1)" {D(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:mul#4.itm}
load net {ACC1:if#2:mul#4.itm(5)} -pin  "reg(ACC1:if#2:mul#4.itm#1)" {D(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:mul#4.itm}
load net {ACC1:if#2:mul#4.itm(6)} -pin  "reg(ACC1:if#2:mul#4.itm#1)" {D(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:mul#4.itm}
load net {ACC1:if#2:mul#4.itm(7)} -pin  "reg(ACC1:if#2:mul#4.itm#1)" {D(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:mul#4.itm}
load net {GND} -pin  "reg(ACC1:if#2:mul#4.itm#1)" {DRa(0)} -attr @path {/mean_vga/mean_vga:core/C0_8}
load net {GND} -pin  "reg(ACC1:if#2:mul#4.itm#1)" {DRa(1)} -attr @path {/mean_vga/mean_vga:core/C0_8}
load net {GND} -pin  "reg(ACC1:if#2:mul#4.itm#1)" {DRa(2)} -attr @path {/mean_vga/mean_vga:core/C0_8}
load net {GND} -pin  "reg(ACC1:if#2:mul#4.itm#1)" {DRa(3)} -attr @path {/mean_vga/mean_vga:core/C0_8}
load net {GND} -pin  "reg(ACC1:if#2:mul#4.itm#1)" {DRa(4)} -attr @path {/mean_vga/mean_vga:core/C0_8}
load net {GND} -pin  "reg(ACC1:if#2:mul#4.itm#1)" {DRa(5)} -attr @path {/mean_vga/mean_vga:core/C0_8}
load net {GND} -pin  "reg(ACC1:if#2:mul#4.itm#1)" {DRa(6)} -attr @path {/mean_vga/mean_vga:core/C0_8}
load net {GND} -pin  "reg(ACC1:if#2:mul#4.itm#1)" {DRa(7)} -attr @path {/mean_vga/mean_vga:core/C0_8}
load net {clk} -pin  "reg(ACC1:if#2:mul#4.itm#1)" {clk} -attr xrf 61561 -attr oid 738 -attr @path {/mean_vga/mean_vga:core/clk}
load net {en} -pin  "reg(ACC1:if#2:mul#4.itm#1)" {en(0)} -attr @path {/mean_vga/mean_vga:core/en}
load net {arst_n} -pin  "reg(ACC1:if#2:mul#4.itm#1)" {Ra(0)} -attr @path {/mean_vga/mean_vga:core/arst_n}
load net {ACC1:if#2:mul#4.itm#1(0)} -pin  "reg(ACC1:if#2:mul#4.itm#1)" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:mul#4.itm#1}
load net {ACC1:if#2:mul#4.itm#1(1)} -pin  "reg(ACC1:if#2:mul#4.itm#1)" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:mul#4.itm#1}
load net {ACC1:if#2:mul#4.itm#1(2)} -pin  "reg(ACC1:if#2:mul#4.itm#1)" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:mul#4.itm#1}
load net {ACC1:if#2:mul#4.itm#1(3)} -pin  "reg(ACC1:if#2:mul#4.itm#1)" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:mul#4.itm#1}
load net {ACC1:if#2:mul#4.itm#1(4)} -pin  "reg(ACC1:if#2:mul#4.itm#1)" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:mul#4.itm#1}
load net {ACC1:if#2:mul#4.itm#1(5)} -pin  "reg(ACC1:if#2:mul#4.itm#1)" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:mul#4.itm#1}
load net {ACC1:if#2:mul#4.itm#1(6)} -pin  "reg(ACC1:if#2:mul#4.itm#1)" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:mul#4.itm#1}
load net {ACC1:if#2:mul#4.itm#1(7)} -pin  "reg(ACC1:if#2:mul#4.itm#1)" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:mul#4.itm#1}
load inst "reg(ACC1-2:slc(acc.idiv#2)#45.itm#1)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 61562 -attr oid 739 -attr @path {/mean_vga/mean_vga:core/reg(ACC1-2:slc(acc.idiv#2)#45.itm#1)}
load net {acc#9.psp#2.sva(11)} -pin  "reg(ACC1-2:slc(acc.idiv#2)#45.itm#1)" {D(0)} -attr @path {/mean_vga/mean_vga:core/slc(acc#9.psp#2.sva).itm}
load net {GND} -pin  "reg(ACC1-2:slc(acc.idiv#2)#45.itm#1)" {DRa(0)} -attr @path {/mean_vga/mean_vga:core/C0_1}
load net {clk} -pin  "reg(ACC1-2:slc(acc.idiv#2)#45.itm#1)" {clk} -attr xrf 61563 -attr oid 740 -attr @path {/mean_vga/mean_vga:core/clk}
load net {en} -pin  "reg(ACC1-2:slc(acc.idiv#2)#45.itm#1)" {en(0)} -attr @path {/mean_vga/mean_vga:core/en}
load net {arst_n} -pin  "reg(ACC1-2:slc(acc.idiv#2)#45.itm#1)" {Ra(0)} -attr @path {/mean_vga/mean_vga:core/arst_n}
load net {ACC1-2:slc(acc.idiv#2)#45.itm#1} -pin  "reg(ACC1-2:slc(acc.idiv#2)#45.itm#1)" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1-2:slc(acc.idiv#2)#45.itm#1}
load inst "reg(main.stage_0#2)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 61564 -attr oid 741 -attr @path {/mean_vga/mean_vga:core/reg(main.stage_0#2)}
load net {PWR} -pin  "reg(main.stage_0#2)" {D(0)} -attr @path {/mean_vga/mean_vga:core/C0_3#2_Not}
load net {GND} -pin  "reg(main.stage_0#2)" {DRa(0)} -attr @path {/mean_vga/mean_vga:core/C0_3#3}
load net {clk} -pin  "reg(main.stage_0#2)" {clk} -attr xrf 61565 -attr oid 742 -attr @path {/mean_vga/mean_vga:core/clk}
load net {en} -pin  "reg(main.stage_0#2)" {en(0)} -attr @path {/mean_vga/mean_vga:core/en}
load net {arst_n} -pin  "reg(main.stage_0#2)" {Ra(0)} -attr @path {/mean_vga/mean_vga:core/arst_n}
load net {main.stage_0#2} -pin  "reg(main.stage_0#2)" {Z(0)} -attr @path {/mean_vga/mean_vga:core/main.stage_0#2}
load inst "reg(regs.regs:slc(regs.regs(2))#7.itm)" "reg(10,1,1,-1,0)" "INTERFACE" -attr xrf 61566 -attr oid 743 -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs:slc(regs.regs(2))#7.itm)}
load net {reg(regs.regs(0).sva).cse(70)} -pin  "reg(regs.regs:slc(regs.regs(2))#7.itm)" {D(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(1).sva)#2.itm}
load net {reg(regs.regs(0).sva).cse(71)} -pin  "reg(regs.regs:slc(regs.regs(2))#7.itm)" {D(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(1).sva)#2.itm}
load net {reg(regs.regs(0).sva).cse(72)} -pin  "reg(regs.regs:slc(regs.regs(2))#7.itm)" {D(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(1).sva)#2.itm}
load net {reg(regs.regs(0).sva).cse(73)} -pin  "reg(regs.regs:slc(regs.regs(2))#7.itm)" {D(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(1).sva)#2.itm}
load net {reg(regs.regs(0).sva).cse(74)} -pin  "reg(regs.regs:slc(regs.regs(2))#7.itm)" {D(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(1).sva)#2.itm}
load net {reg(regs.regs(0).sva).cse(75)} -pin  "reg(regs.regs:slc(regs.regs(2))#7.itm)" {D(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(1).sva)#2.itm}
load net {reg(regs.regs(0).sva).cse(76)} -pin  "reg(regs.regs:slc(regs.regs(2))#7.itm)" {D(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(1).sva)#2.itm}
load net {reg(regs.regs(0).sva).cse(77)} -pin  "reg(regs.regs:slc(regs.regs(2))#7.itm)" {D(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(1).sva)#2.itm}
load net {reg(regs.regs(0).sva).cse(78)} -pin  "reg(regs.regs:slc(regs.regs(2))#7.itm)" {D(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(1).sva)#2.itm}
load net {reg(regs.regs(0).sva).cse(79)} -pin  "reg(regs.regs:slc(regs.regs(2))#7.itm)" {D(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(1).sva)#2.itm}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(2))#7.itm)" {DRa(0)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(2))#7.itm)" {DRa(1)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(2))#7.itm)" {DRa(2)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(2))#7.itm)" {DRa(3)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(2))#7.itm)" {DRa(4)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(2))#7.itm)" {DRa(5)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(2))#7.itm)" {DRa(6)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(2))#7.itm)" {DRa(7)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(2))#7.itm)" {DRa(8)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(2))#7.itm)" {DRa(9)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {clk} -pin  "reg(regs.regs:slc(regs.regs(2))#7.itm)" {clk} -attr xrf 61567 -attr oid 744 -attr @path {/mean_vga/mean_vga:core/clk}
load net {en} -pin  "reg(regs.regs:slc(regs.regs(2))#7.itm)" {en(0)} -attr @path {/mean_vga/mean_vga:core/en}
load net {arst_n} -pin  "reg(regs.regs:slc(regs.regs(2))#7.itm)" {Ra(0)} -attr @path {/mean_vga/mean_vga:core/arst_n}
load net {regs.regs:slc(regs.regs(2))#7.itm(0)} -pin  "reg(regs.regs:slc(regs.regs(2))#7.itm)" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#7.itm}
load net {regs.regs:slc(regs.regs(2))#7.itm(1)} -pin  "reg(regs.regs:slc(regs.regs(2))#7.itm)" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#7.itm}
load net {regs.regs:slc(regs.regs(2))#7.itm(2)} -pin  "reg(regs.regs:slc(regs.regs(2))#7.itm)" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#7.itm}
load net {regs.regs:slc(regs.regs(2))#7.itm(3)} -pin  "reg(regs.regs:slc(regs.regs(2))#7.itm)" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#7.itm}
load net {regs.regs:slc(regs.regs(2))#7.itm(4)} -pin  "reg(regs.regs:slc(regs.regs(2))#7.itm)" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#7.itm}
load net {regs.regs:slc(regs.regs(2))#7.itm(5)} -pin  "reg(regs.regs:slc(regs.regs(2))#7.itm)" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#7.itm}
load net {regs.regs:slc(regs.regs(2))#7.itm(6)} -pin  "reg(regs.regs:slc(regs.regs(2))#7.itm)" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#7.itm}
load net {regs.regs:slc(regs.regs(2))#7.itm(7)} -pin  "reg(regs.regs:slc(regs.regs(2))#7.itm)" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#7.itm}
load net {regs.regs:slc(regs.regs(2))#7.itm(8)} -pin  "reg(regs.regs:slc(regs.regs(2))#7.itm)" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#7.itm}
load net {regs.regs:slc(regs.regs(2))#7.itm(9)} -pin  "reg(regs.regs:slc(regs.regs(2))#7.itm)" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#7.itm}
load inst "reg(regs.regs:slc(regs.regs(2))#8.itm)" "reg(10,1,1,-1,0)" "INTERFACE" -attr xrf 61568 -attr oid 745 -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs:slc(regs.regs(2))#8.itm)}
load net {reg(regs.regs(0).sva).cse(60)} -pin  "reg(regs.regs:slc(regs.regs(2))#8.itm)" {D(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(1).sva)#1.itm}
load net {reg(regs.regs(0).sva).cse(61)} -pin  "reg(regs.regs:slc(regs.regs(2))#8.itm)" {D(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(1).sva)#1.itm}
load net {reg(regs.regs(0).sva).cse(62)} -pin  "reg(regs.regs:slc(regs.regs(2))#8.itm)" {D(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(1).sva)#1.itm}
load net {reg(regs.regs(0).sva).cse(63)} -pin  "reg(regs.regs:slc(regs.regs(2))#8.itm)" {D(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(1).sva)#1.itm}
load net {reg(regs.regs(0).sva).cse(64)} -pin  "reg(regs.regs:slc(regs.regs(2))#8.itm)" {D(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(1).sva)#1.itm}
load net {reg(regs.regs(0).sva).cse(65)} -pin  "reg(regs.regs:slc(regs.regs(2))#8.itm)" {D(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(1).sva)#1.itm}
load net {reg(regs.regs(0).sva).cse(66)} -pin  "reg(regs.regs:slc(regs.regs(2))#8.itm)" {D(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(1).sva)#1.itm}
load net {reg(regs.regs(0).sva).cse(67)} -pin  "reg(regs.regs:slc(regs.regs(2))#8.itm)" {D(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(1).sva)#1.itm}
load net {reg(regs.regs(0).sva).cse(68)} -pin  "reg(regs.regs:slc(regs.regs(2))#8.itm)" {D(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(1).sva)#1.itm}
load net {reg(regs.regs(0).sva).cse(69)} -pin  "reg(regs.regs:slc(regs.regs(2))#8.itm)" {D(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(1).sva)#1.itm}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(2))#8.itm)" {DRa(0)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(2))#8.itm)" {DRa(1)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(2))#8.itm)" {DRa(2)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(2))#8.itm)" {DRa(3)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(2))#8.itm)" {DRa(4)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(2))#8.itm)" {DRa(5)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(2))#8.itm)" {DRa(6)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(2))#8.itm)" {DRa(7)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(2))#8.itm)" {DRa(8)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(2))#8.itm)" {DRa(9)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {clk} -pin  "reg(regs.regs:slc(regs.regs(2))#8.itm)" {clk} -attr xrf 61569 -attr oid 746 -attr @path {/mean_vga/mean_vga:core/clk}
load net {en} -pin  "reg(regs.regs:slc(regs.regs(2))#8.itm)" {en(0)} -attr @path {/mean_vga/mean_vga:core/en}
load net {arst_n} -pin  "reg(regs.regs:slc(regs.regs(2))#8.itm)" {Ra(0)} -attr @path {/mean_vga/mean_vga:core/arst_n}
load net {regs.regs:slc(regs.regs(2))#8.itm(0)} -pin  "reg(regs.regs:slc(regs.regs(2))#8.itm)" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#8.itm}
load net {regs.regs:slc(regs.regs(2))#8.itm(1)} -pin  "reg(regs.regs:slc(regs.regs(2))#8.itm)" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#8.itm}
load net {regs.regs:slc(regs.regs(2))#8.itm(2)} -pin  "reg(regs.regs:slc(regs.regs(2))#8.itm)" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#8.itm}
load net {regs.regs:slc(regs.regs(2))#8.itm(3)} -pin  "reg(regs.regs:slc(regs.regs(2))#8.itm)" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#8.itm}
load net {regs.regs:slc(regs.regs(2))#8.itm(4)} -pin  "reg(regs.regs:slc(regs.regs(2))#8.itm)" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#8.itm}
load net {regs.regs:slc(regs.regs(2))#8.itm(5)} -pin  "reg(regs.regs:slc(regs.regs(2))#8.itm)" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#8.itm}
load net {regs.regs:slc(regs.regs(2))#8.itm(6)} -pin  "reg(regs.regs:slc(regs.regs(2))#8.itm)" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#8.itm}
load net {regs.regs:slc(regs.regs(2))#8.itm(7)} -pin  "reg(regs.regs:slc(regs.regs(2))#8.itm)" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#8.itm}
load net {regs.regs:slc(regs.regs(2))#8.itm(8)} -pin  "reg(regs.regs:slc(regs.regs(2))#8.itm)" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#8.itm}
load net {regs.regs:slc(regs.regs(2))#8.itm(9)} -pin  "reg(regs.regs:slc(regs.regs(2))#8.itm)" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#8.itm}
load inst "reg(regs.regs:slc(regs.regs(2))#6.itm)" "reg(10,1,1,-1,0)" "INTERFACE" -attr xrf 61570 -attr oid 747 -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs:slc(regs.regs(2))#6.itm)}
load net {reg(regs.regs(0).sva).cse(80)} -pin  "reg(regs.regs:slc(regs.regs(2))#6.itm)" {D(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(1).sva).itm}
load net {reg(regs.regs(0).sva).cse(81)} -pin  "reg(regs.regs:slc(regs.regs(2))#6.itm)" {D(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(1).sva).itm}
load net {reg(regs.regs(0).sva).cse(82)} -pin  "reg(regs.regs:slc(regs.regs(2))#6.itm)" {D(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(1).sva).itm}
load net {reg(regs.regs(0).sva).cse(83)} -pin  "reg(regs.regs:slc(regs.regs(2))#6.itm)" {D(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(1).sva).itm}
load net {reg(regs.regs(0).sva).cse(84)} -pin  "reg(regs.regs:slc(regs.regs(2))#6.itm)" {D(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(1).sva).itm}
load net {reg(regs.regs(0).sva).cse(85)} -pin  "reg(regs.regs:slc(regs.regs(2))#6.itm)" {D(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(1).sva).itm}
load net {reg(regs.regs(0).sva).cse(86)} -pin  "reg(regs.regs:slc(regs.regs(2))#6.itm)" {D(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(1).sva).itm}
load net {reg(regs.regs(0).sva).cse(87)} -pin  "reg(regs.regs:slc(regs.regs(2))#6.itm)" {D(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(1).sva).itm}
load net {reg(regs.regs(0).sva).cse(88)} -pin  "reg(regs.regs:slc(regs.regs(2))#6.itm)" {D(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(1).sva).itm}
load net {reg(regs.regs(0).sva).cse(89)} -pin  "reg(regs.regs:slc(regs.regs(2))#6.itm)" {D(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(1).sva).itm}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(2))#6.itm)" {DRa(0)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(2))#6.itm)" {DRa(1)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(2))#6.itm)" {DRa(2)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(2))#6.itm)" {DRa(3)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(2))#6.itm)" {DRa(4)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(2))#6.itm)" {DRa(5)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(2))#6.itm)" {DRa(6)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(2))#6.itm)" {DRa(7)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(2))#6.itm)" {DRa(8)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(2))#6.itm)" {DRa(9)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {clk} -pin  "reg(regs.regs:slc(regs.regs(2))#6.itm)" {clk} -attr xrf 61571 -attr oid 748 -attr @path {/mean_vga/mean_vga:core/clk}
load net {en} -pin  "reg(regs.regs:slc(regs.regs(2))#6.itm)" {en(0)} -attr @path {/mean_vga/mean_vga:core/en}
load net {arst_n} -pin  "reg(regs.regs:slc(regs.regs(2))#6.itm)" {Ra(0)} -attr @path {/mean_vga/mean_vga:core/arst_n}
load net {regs.regs:slc(regs.regs(2))#6.itm(0)} -pin  "reg(regs.regs:slc(regs.regs(2))#6.itm)" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#6.itm}
load net {regs.regs:slc(regs.regs(2))#6.itm(1)} -pin  "reg(regs.regs:slc(regs.regs(2))#6.itm)" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#6.itm}
load net {regs.regs:slc(regs.regs(2))#6.itm(2)} -pin  "reg(regs.regs:slc(regs.regs(2))#6.itm)" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#6.itm}
load net {regs.regs:slc(regs.regs(2))#6.itm(3)} -pin  "reg(regs.regs:slc(regs.regs(2))#6.itm)" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#6.itm}
load net {regs.regs:slc(regs.regs(2))#6.itm(4)} -pin  "reg(regs.regs:slc(regs.regs(2))#6.itm)" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#6.itm}
load net {regs.regs:slc(regs.regs(2))#6.itm(5)} -pin  "reg(regs.regs:slc(regs.regs(2))#6.itm)" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#6.itm}
load net {regs.regs:slc(regs.regs(2))#6.itm(6)} -pin  "reg(regs.regs:slc(regs.regs(2))#6.itm)" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#6.itm}
load net {regs.regs:slc(regs.regs(2))#6.itm(7)} -pin  "reg(regs.regs:slc(regs.regs(2))#6.itm)" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#6.itm}
load net {regs.regs:slc(regs.regs(2))#6.itm(8)} -pin  "reg(regs.regs:slc(regs.regs(2))#6.itm)" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#6.itm}
load net {regs.regs:slc(regs.regs(2))#6.itm(9)} -pin  "reg(regs.regs:slc(regs.regs(2))#6.itm)" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#6.itm}
load inst "reg(regs.regs:slc(regs.regs(2))#4.itm)" "reg(10,1,1,-1,0)" "INTERFACE" -attr xrf 61572 -attr oid 749 -attr vt dc -attr @path {/mean_vga/mean_vga:core/reg(regs.regs:slc(regs.regs(2))#4.itm)}
load net {reg(regs.regs(0).sva).cse(40)} -pin  "reg(regs.regs:slc(regs.regs(2))#4.itm)" {D(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(1).sva)#5.itm}
load net {reg(regs.regs(0).sva).cse(41)} -pin  "reg(regs.regs:slc(regs.regs(2))#4.itm)" {D(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(1).sva)#5.itm}
load net {reg(regs.regs(0).sva).cse(42)} -pin  "reg(regs.regs:slc(regs.regs(2))#4.itm)" {D(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(1).sva)#5.itm}
load net {reg(regs.regs(0).sva).cse(43)} -pin  "reg(regs.regs:slc(regs.regs(2))#4.itm)" {D(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(1).sva)#5.itm}
load net {reg(regs.regs(0).sva).cse(44)} -pin  "reg(regs.regs:slc(regs.regs(2))#4.itm)" {D(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(1).sva)#5.itm}
load net {reg(regs.regs(0).sva).cse(45)} -pin  "reg(regs.regs:slc(regs.regs(2))#4.itm)" {D(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(1).sva)#5.itm}
load net {reg(regs.regs(0).sva).cse(46)} -pin  "reg(regs.regs:slc(regs.regs(2))#4.itm)" {D(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(1).sva)#5.itm}
load net {reg(regs.regs(0).sva).cse(47)} -pin  "reg(regs.regs:slc(regs.regs(2))#4.itm)" {D(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(1).sva)#5.itm}
load net {reg(regs.regs(0).sva).cse(48)} -pin  "reg(regs.regs:slc(regs.regs(2))#4.itm)" {D(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(1).sva)#5.itm}
load net {reg(regs.regs(0).sva).cse(49)} -pin  "reg(regs.regs:slc(regs.regs(2))#4.itm)" {D(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(1).sva)#5.itm}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(2))#4.itm)" {DRa(0)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(2))#4.itm)" {DRa(1)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(2))#4.itm)" {DRa(2)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(2))#4.itm)" {DRa(3)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(2))#4.itm)" {DRa(4)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(2))#4.itm)" {DRa(5)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(2))#4.itm)" {DRa(6)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(2))#4.itm)" {DRa(7)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(2))#4.itm)" {DRa(8)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(2))#4.itm)" {DRa(9)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {clk} -pin  "reg(regs.regs:slc(regs.regs(2))#4.itm)" {clk} -attr xrf 61573 -attr oid 750 -attr @path {/mean_vga/mean_vga:core/clk}
load net {en} -pin  "reg(regs.regs:slc(regs.regs(2))#4.itm)" {en(0)} -attr @path {/mean_vga/mean_vga:core/en}
load net {arst_n} -pin  "reg(regs.regs:slc(regs.regs(2))#4.itm)" {Ra(0)} -attr @path {/mean_vga/mean_vga:core/arst_n}
load net {regs.regs:slc(regs.regs(2))#4.itm(0)} -pin  "reg(regs.regs:slc(regs.regs(2))#4.itm)" {Z(0)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#4.itm}
load net {regs.regs:slc(regs.regs(2))#4.itm(1)} -pin  "reg(regs.regs:slc(regs.regs(2))#4.itm)" {Z(1)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#4.itm}
load net {regs.regs:slc(regs.regs(2))#4.itm(2)} -pin  "reg(regs.regs:slc(regs.regs(2))#4.itm)" {Z(2)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#4.itm}
load net {regs.regs:slc(regs.regs(2))#4.itm(3)} -pin  "reg(regs.regs:slc(regs.regs(2))#4.itm)" {Z(3)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#4.itm}
load net {regs.regs:slc(regs.regs(2))#4.itm(4)} -pin  "reg(regs.regs:slc(regs.regs(2))#4.itm)" {Z(4)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#4.itm}
load net {regs.regs:slc(regs.regs(2))#4.itm(5)} -pin  "reg(regs.regs:slc(regs.regs(2))#4.itm)" {Z(5)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#4.itm}
load net {regs.regs:slc(regs.regs(2))#4.itm(6)} -pin  "reg(regs.regs:slc(regs.regs(2))#4.itm)" {Z(6)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#4.itm}
load net {regs.regs:slc(regs.regs(2))#4.itm(7)} -pin  "reg(regs.regs:slc(regs.regs(2))#4.itm)" {Z(7)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#4.itm}
load net {regs.regs:slc(regs.regs(2))#4.itm(8)} -pin  "reg(regs.regs:slc(regs.regs(2))#4.itm)" {Z(8)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#4.itm}
load net {regs.regs:slc(regs.regs(2))#4.itm(9)} -pin  "reg(regs.regs:slc(regs.regs(2))#4.itm)" {Z(9)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#4.itm}
load inst "reg(regs.regs:slc(regs.regs(2))#5.itm)" "reg(10,1,1,-1,0)" "INTERFACE" -attr xrf 61574 -attr oid 751 -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs:slc(regs.regs(2))#5.itm)}
load net {reg(regs.regs(0).sva).cse(30)} -pin  "reg(regs.regs:slc(regs.regs(2))#5.itm)" {D(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(1).sva)#4.itm}
load net {reg(regs.regs(0).sva).cse(31)} -pin  "reg(regs.regs:slc(regs.regs(2))#5.itm)" {D(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(1).sva)#4.itm}
load net {reg(regs.regs(0).sva).cse(32)} -pin  "reg(regs.regs:slc(regs.regs(2))#5.itm)" {D(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(1).sva)#4.itm}
load net {reg(regs.regs(0).sva).cse(33)} -pin  "reg(regs.regs:slc(regs.regs(2))#5.itm)" {D(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(1).sva)#4.itm}
load net {reg(regs.regs(0).sva).cse(34)} -pin  "reg(regs.regs:slc(regs.regs(2))#5.itm)" {D(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(1).sva)#4.itm}
load net {reg(regs.regs(0).sva).cse(35)} -pin  "reg(regs.regs:slc(regs.regs(2))#5.itm)" {D(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(1).sva)#4.itm}
load net {reg(regs.regs(0).sva).cse(36)} -pin  "reg(regs.regs:slc(regs.regs(2))#5.itm)" {D(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(1).sva)#4.itm}
load net {reg(regs.regs(0).sva).cse(37)} -pin  "reg(regs.regs:slc(regs.regs(2))#5.itm)" {D(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(1).sva)#4.itm}
load net {reg(regs.regs(0).sva).cse(38)} -pin  "reg(regs.regs:slc(regs.regs(2))#5.itm)" {D(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(1).sva)#4.itm}
load net {reg(regs.regs(0).sva).cse(39)} -pin  "reg(regs.regs:slc(regs.regs(2))#5.itm)" {D(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(1).sva)#4.itm}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(2))#5.itm)" {DRa(0)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(2))#5.itm)" {DRa(1)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(2))#5.itm)" {DRa(2)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(2))#5.itm)" {DRa(3)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(2))#5.itm)" {DRa(4)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(2))#5.itm)" {DRa(5)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(2))#5.itm)" {DRa(6)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(2))#5.itm)" {DRa(7)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(2))#5.itm)" {DRa(8)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(2))#5.itm)" {DRa(9)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {clk} -pin  "reg(regs.regs:slc(regs.regs(2))#5.itm)" {clk} -attr xrf 61575 -attr oid 752 -attr @path {/mean_vga/mean_vga:core/clk}
load net {en} -pin  "reg(regs.regs:slc(regs.regs(2))#5.itm)" {en(0)} -attr @path {/mean_vga/mean_vga:core/en}
load net {arst_n} -pin  "reg(regs.regs:slc(regs.regs(2))#5.itm)" {Ra(0)} -attr @path {/mean_vga/mean_vga:core/arst_n}
load net {regs.regs:slc(regs.regs(2))#5.itm(0)} -pin  "reg(regs.regs:slc(regs.regs(2))#5.itm)" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#5.itm}
load net {regs.regs:slc(regs.regs(2))#5.itm(1)} -pin  "reg(regs.regs:slc(regs.regs(2))#5.itm)" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#5.itm}
load net {regs.regs:slc(regs.regs(2))#5.itm(2)} -pin  "reg(regs.regs:slc(regs.regs(2))#5.itm)" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#5.itm}
load net {regs.regs:slc(regs.regs(2))#5.itm(3)} -pin  "reg(regs.regs:slc(regs.regs(2))#5.itm)" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#5.itm}
load net {regs.regs:slc(regs.regs(2))#5.itm(4)} -pin  "reg(regs.regs:slc(regs.regs(2))#5.itm)" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#5.itm}
load net {regs.regs:slc(regs.regs(2))#5.itm(5)} -pin  "reg(regs.regs:slc(regs.regs(2))#5.itm)" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#5.itm}
load net {regs.regs:slc(regs.regs(2))#5.itm(6)} -pin  "reg(regs.regs:slc(regs.regs(2))#5.itm)" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#5.itm}
load net {regs.regs:slc(regs.regs(2))#5.itm(7)} -pin  "reg(regs.regs:slc(regs.regs(2))#5.itm)" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#5.itm}
load net {regs.regs:slc(regs.regs(2))#5.itm(8)} -pin  "reg(regs.regs:slc(regs.regs(2))#5.itm)" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#5.itm}
load net {regs.regs:slc(regs.regs(2))#5.itm(9)} -pin  "reg(regs.regs:slc(regs.regs(2))#5.itm)" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#5.itm}
load inst "reg(regs.regs:slc(regs.regs(2))#3.itm)" "reg(10,1,1,-1,0)" "INTERFACE" -attr xrf 61576 -attr oid 753 -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs:slc(regs.regs(2))#3.itm)}
load net {reg(regs.regs(0).sva).cse(50)} -pin  "reg(regs.regs:slc(regs.regs(2))#3.itm)" {D(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(1).sva)#3.itm}
load net {reg(regs.regs(0).sva).cse(51)} -pin  "reg(regs.regs:slc(regs.regs(2))#3.itm)" {D(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(1).sva)#3.itm}
load net {reg(regs.regs(0).sva).cse(52)} -pin  "reg(regs.regs:slc(regs.regs(2))#3.itm)" {D(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(1).sva)#3.itm}
load net {reg(regs.regs(0).sva).cse(53)} -pin  "reg(regs.regs:slc(regs.regs(2))#3.itm)" {D(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(1).sva)#3.itm}
load net {reg(regs.regs(0).sva).cse(54)} -pin  "reg(regs.regs:slc(regs.regs(2))#3.itm)" {D(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(1).sva)#3.itm}
load net {reg(regs.regs(0).sva).cse(55)} -pin  "reg(regs.regs:slc(regs.regs(2))#3.itm)" {D(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(1).sva)#3.itm}
load net {reg(regs.regs(0).sva).cse(56)} -pin  "reg(regs.regs:slc(regs.regs(2))#3.itm)" {D(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(1).sva)#3.itm}
load net {reg(regs.regs(0).sva).cse(57)} -pin  "reg(regs.regs:slc(regs.regs(2))#3.itm)" {D(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(1).sva)#3.itm}
load net {reg(regs.regs(0).sva).cse(58)} -pin  "reg(regs.regs:slc(regs.regs(2))#3.itm)" {D(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(1).sva)#3.itm}
load net {reg(regs.regs(0).sva).cse(59)} -pin  "reg(regs.regs:slc(regs.regs(2))#3.itm)" {D(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(1).sva)#3.itm}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(2))#3.itm)" {DRa(0)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(2))#3.itm)" {DRa(1)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(2))#3.itm)" {DRa(2)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(2))#3.itm)" {DRa(3)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(2))#3.itm)" {DRa(4)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(2))#3.itm)" {DRa(5)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(2))#3.itm)" {DRa(6)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(2))#3.itm)" {DRa(7)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(2))#3.itm)" {DRa(8)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(2))#3.itm)" {DRa(9)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {clk} -pin  "reg(regs.regs:slc(regs.regs(2))#3.itm)" {clk} -attr xrf 61577 -attr oid 754 -attr @path {/mean_vga/mean_vga:core/clk}
load net {en} -pin  "reg(regs.regs:slc(regs.regs(2))#3.itm)" {en(0)} -attr @path {/mean_vga/mean_vga:core/en}
load net {arst_n} -pin  "reg(regs.regs:slc(regs.regs(2))#3.itm)" {Ra(0)} -attr @path {/mean_vga/mean_vga:core/arst_n}
load net {regs.regs:slc(regs.regs(2))#3.itm(0)} -pin  "reg(regs.regs:slc(regs.regs(2))#3.itm)" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#3.itm}
load net {regs.regs:slc(regs.regs(2))#3.itm(1)} -pin  "reg(regs.regs:slc(regs.regs(2))#3.itm)" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#3.itm}
load net {regs.regs:slc(regs.regs(2))#3.itm(2)} -pin  "reg(regs.regs:slc(regs.regs(2))#3.itm)" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#3.itm}
load net {regs.regs:slc(regs.regs(2))#3.itm(3)} -pin  "reg(regs.regs:slc(regs.regs(2))#3.itm)" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#3.itm}
load net {regs.regs:slc(regs.regs(2))#3.itm(4)} -pin  "reg(regs.regs:slc(regs.regs(2))#3.itm)" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#3.itm}
load net {regs.regs:slc(regs.regs(2))#3.itm(5)} -pin  "reg(regs.regs:slc(regs.regs(2))#3.itm)" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#3.itm}
load net {regs.regs:slc(regs.regs(2))#3.itm(6)} -pin  "reg(regs.regs:slc(regs.regs(2))#3.itm)" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#3.itm}
load net {regs.regs:slc(regs.regs(2))#3.itm(7)} -pin  "reg(regs.regs:slc(regs.regs(2))#3.itm)" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#3.itm}
load net {regs.regs:slc(regs.regs(2))#3.itm(8)} -pin  "reg(regs.regs:slc(regs.regs(2))#3.itm)" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#3.itm}
load net {regs.regs:slc(regs.regs(2))#3.itm(9)} -pin  "reg(regs.regs:slc(regs.regs(2))#3.itm)" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#3.itm}
load inst "reg(regs.regs:slc(regs.regs(2))#1.itm)" "reg(10,1,1,-1,0)" "INTERFACE" -attr xrf 61578 -attr oid 755 -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs:slc(regs.regs(2))#1.itm)}
load net {reg(regs.regs(0).sva).cse(10)} -pin  "reg(regs.regs:slc(regs.regs(2))#1.itm)" {D(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(1).sva)#8.itm}
load net {reg(regs.regs(0).sva).cse(11)} -pin  "reg(regs.regs:slc(regs.regs(2))#1.itm)" {D(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(1).sva)#8.itm}
load net {reg(regs.regs(0).sva).cse(12)} -pin  "reg(regs.regs:slc(regs.regs(2))#1.itm)" {D(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(1).sva)#8.itm}
load net {reg(regs.regs(0).sva).cse(13)} -pin  "reg(regs.regs:slc(regs.regs(2))#1.itm)" {D(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(1).sva)#8.itm}
load net {reg(regs.regs(0).sva).cse(14)} -pin  "reg(regs.regs:slc(regs.regs(2))#1.itm)" {D(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(1).sva)#8.itm}
load net {reg(regs.regs(0).sva).cse(15)} -pin  "reg(regs.regs:slc(regs.regs(2))#1.itm)" {D(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(1).sva)#8.itm}
load net {reg(regs.regs(0).sva).cse(16)} -pin  "reg(regs.regs:slc(regs.regs(2))#1.itm)" {D(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(1).sva)#8.itm}
load net {reg(regs.regs(0).sva).cse(17)} -pin  "reg(regs.regs:slc(regs.regs(2))#1.itm)" {D(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(1).sva)#8.itm}
load net {reg(regs.regs(0).sva).cse(18)} -pin  "reg(regs.regs:slc(regs.regs(2))#1.itm)" {D(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(1).sva)#8.itm}
load net {reg(regs.regs(0).sva).cse(19)} -pin  "reg(regs.regs:slc(regs.regs(2))#1.itm)" {D(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(1).sva)#8.itm}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(2))#1.itm)" {DRa(0)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(2))#1.itm)" {DRa(1)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(2))#1.itm)" {DRa(2)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(2))#1.itm)" {DRa(3)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(2))#1.itm)" {DRa(4)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(2))#1.itm)" {DRa(5)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(2))#1.itm)" {DRa(6)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(2))#1.itm)" {DRa(7)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(2))#1.itm)" {DRa(8)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(2))#1.itm)" {DRa(9)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {clk} -pin  "reg(regs.regs:slc(regs.regs(2))#1.itm)" {clk} -attr xrf 61579 -attr oid 756 -attr @path {/mean_vga/mean_vga:core/clk}
load net {en} -pin  "reg(regs.regs:slc(regs.regs(2))#1.itm)" {en(0)} -attr @path {/mean_vga/mean_vga:core/en}
load net {arst_n} -pin  "reg(regs.regs:slc(regs.regs(2))#1.itm)" {Ra(0)} -attr @path {/mean_vga/mean_vga:core/arst_n}
load net {regs.regs:slc(regs.regs(2))#1.itm(0)} -pin  "reg(regs.regs:slc(regs.regs(2))#1.itm)" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#1.itm}
load net {regs.regs:slc(regs.regs(2))#1.itm(1)} -pin  "reg(regs.regs:slc(regs.regs(2))#1.itm)" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#1.itm}
load net {regs.regs:slc(regs.regs(2))#1.itm(2)} -pin  "reg(regs.regs:slc(regs.regs(2))#1.itm)" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#1.itm}
load net {regs.regs:slc(regs.regs(2))#1.itm(3)} -pin  "reg(regs.regs:slc(regs.regs(2))#1.itm)" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#1.itm}
load net {regs.regs:slc(regs.regs(2))#1.itm(4)} -pin  "reg(regs.regs:slc(regs.regs(2))#1.itm)" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#1.itm}
load net {regs.regs:slc(regs.regs(2))#1.itm(5)} -pin  "reg(regs.regs:slc(regs.regs(2))#1.itm)" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#1.itm}
load net {regs.regs:slc(regs.regs(2))#1.itm(6)} -pin  "reg(regs.regs:slc(regs.regs(2))#1.itm)" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#1.itm}
load net {regs.regs:slc(regs.regs(2))#1.itm(7)} -pin  "reg(regs.regs:slc(regs.regs(2))#1.itm)" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#1.itm}
load net {regs.regs:slc(regs.regs(2))#1.itm(8)} -pin  "reg(regs.regs:slc(regs.regs(2))#1.itm)" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#1.itm}
load net {regs.regs:slc(regs.regs(2))#1.itm(9)} -pin  "reg(regs.regs:slc(regs.regs(2))#1.itm)" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#1.itm}
load inst "reg(regs.regs:slc(regs.regs(2))#2.itm)" "reg(10,1,1,-1,0)" "INTERFACE" -attr xrf 61580 -attr oid 757 -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs:slc(regs.regs(2))#2.itm)}
load net {reg(regs.regs(0).sva).cse(0)} -pin  "reg(regs.regs:slc(regs.regs(2))#2.itm)" {D(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(1).sva)#7.itm}
load net {reg(regs.regs(0).sva).cse(1)} -pin  "reg(regs.regs:slc(regs.regs(2))#2.itm)" {D(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(1).sva)#7.itm}
load net {reg(regs.regs(0).sva).cse(2)} -pin  "reg(regs.regs:slc(regs.regs(2))#2.itm)" {D(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(1).sva)#7.itm}
load net {reg(regs.regs(0).sva).cse(3)} -pin  "reg(regs.regs:slc(regs.regs(2))#2.itm)" {D(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(1).sva)#7.itm}
load net {reg(regs.regs(0).sva).cse(4)} -pin  "reg(regs.regs:slc(regs.regs(2))#2.itm)" {D(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(1).sva)#7.itm}
load net {reg(regs.regs(0).sva).cse(5)} -pin  "reg(regs.regs:slc(regs.regs(2))#2.itm)" {D(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(1).sva)#7.itm}
load net {reg(regs.regs(0).sva).cse(6)} -pin  "reg(regs.regs:slc(regs.regs(2))#2.itm)" {D(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(1).sva)#7.itm}
load net {reg(regs.regs(0).sva).cse(7)} -pin  "reg(regs.regs:slc(regs.regs(2))#2.itm)" {D(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(1).sva)#7.itm}
load net {reg(regs.regs(0).sva).cse(8)} -pin  "reg(regs.regs:slc(regs.regs(2))#2.itm)" {D(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(1).sva)#7.itm}
load net {reg(regs.regs(0).sva).cse(9)} -pin  "reg(regs.regs:slc(regs.regs(2))#2.itm)" {D(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(1).sva)#7.itm}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(2))#2.itm)" {DRa(0)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(2))#2.itm)" {DRa(1)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(2))#2.itm)" {DRa(2)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(2))#2.itm)" {DRa(3)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(2))#2.itm)" {DRa(4)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(2))#2.itm)" {DRa(5)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(2))#2.itm)" {DRa(6)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(2))#2.itm)" {DRa(7)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(2))#2.itm)" {DRa(8)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(2))#2.itm)" {DRa(9)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {clk} -pin  "reg(regs.regs:slc(regs.regs(2))#2.itm)" {clk} -attr xrf 61581 -attr oid 758 -attr @path {/mean_vga/mean_vga:core/clk}
load net {en} -pin  "reg(regs.regs:slc(regs.regs(2))#2.itm)" {en(0)} -attr @path {/mean_vga/mean_vga:core/en}
load net {arst_n} -pin  "reg(regs.regs:slc(regs.regs(2))#2.itm)" {Ra(0)} -attr @path {/mean_vga/mean_vga:core/arst_n}
load net {regs.regs:slc(regs.regs(2))#2.itm(0)} -pin  "reg(regs.regs:slc(regs.regs(2))#2.itm)" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#2.itm}
load net {regs.regs:slc(regs.regs(2))#2.itm(1)} -pin  "reg(regs.regs:slc(regs.regs(2))#2.itm)" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#2.itm}
load net {regs.regs:slc(regs.regs(2))#2.itm(2)} -pin  "reg(regs.regs:slc(regs.regs(2))#2.itm)" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#2.itm}
load net {regs.regs:slc(regs.regs(2))#2.itm(3)} -pin  "reg(regs.regs:slc(regs.regs(2))#2.itm)" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#2.itm}
load net {regs.regs:slc(regs.regs(2))#2.itm(4)} -pin  "reg(regs.regs:slc(regs.regs(2))#2.itm)" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#2.itm}
load net {regs.regs:slc(regs.regs(2))#2.itm(5)} -pin  "reg(regs.regs:slc(regs.regs(2))#2.itm)" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#2.itm}
load net {regs.regs:slc(regs.regs(2))#2.itm(6)} -pin  "reg(regs.regs:slc(regs.regs(2))#2.itm)" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#2.itm}
load net {regs.regs:slc(regs.regs(2))#2.itm(7)} -pin  "reg(regs.regs:slc(regs.regs(2))#2.itm)" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#2.itm}
load net {regs.regs:slc(regs.regs(2))#2.itm(8)} -pin  "reg(regs.regs:slc(regs.regs(2))#2.itm)" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#2.itm}
load net {regs.regs:slc(regs.regs(2))#2.itm(9)} -pin  "reg(regs.regs:slc(regs.regs(2))#2.itm)" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#2.itm}
load inst "reg(regs.regs:slc(regs.regs(2)).itm)" "reg(10,1,1,-1,0)" "INTERFACE" -attr xrf 61582 -attr oid 759 -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs:slc(regs.regs(2)).itm)}
load net {reg(regs.regs(0).sva).cse(20)} -pin  "reg(regs.regs:slc(regs.regs(2)).itm)" {D(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(1).sva)#6.itm}
load net {reg(regs.regs(0).sva).cse(21)} -pin  "reg(regs.regs:slc(regs.regs(2)).itm)" {D(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(1).sva)#6.itm}
load net {reg(regs.regs(0).sva).cse(22)} -pin  "reg(regs.regs:slc(regs.regs(2)).itm)" {D(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(1).sva)#6.itm}
load net {reg(regs.regs(0).sva).cse(23)} -pin  "reg(regs.regs:slc(regs.regs(2)).itm)" {D(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(1).sva)#6.itm}
load net {reg(regs.regs(0).sva).cse(24)} -pin  "reg(regs.regs:slc(regs.regs(2)).itm)" {D(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(1).sva)#6.itm}
load net {reg(regs.regs(0).sva).cse(25)} -pin  "reg(regs.regs:slc(regs.regs(2)).itm)" {D(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(1).sva)#6.itm}
load net {reg(regs.regs(0).sva).cse(26)} -pin  "reg(regs.regs:slc(regs.regs(2)).itm)" {D(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(1).sva)#6.itm}
load net {reg(regs.regs(0).sva).cse(27)} -pin  "reg(regs.regs:slc(regs.regs(2)).itm)" {D(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(1).sva)#6.itm}
load net {reg(regs.regs(0).sva).cse(28)} -pin  "reg(regs.regs:slc(regs.regs(2)).itm)" {D(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(1).sva)#6.itm}
load net {reg(regs.regs(0).sva).cse(29)} -pin  "reg(regs.regs:slc(regs.regs(2)).itm)" {D(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(1).sva)#6.itm}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(2)).itm)" {DRa(0)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(2)).itm)" {DRa(1)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(2)).itm)" {DRa(2)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(2)).itm)" {DRa(3)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(2)).itm)" {DRa(4)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(2)).itm)" {DRa(5)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(2)).itm)" {DRa(6)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(2)).itm)" {DRa(7)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(2)).itm)" {DRa(8)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {GND} -pin  "reg(regs.regs:slc(regs.regs(2)).itm)" {DRa(9)} -attr @path {/mean_vga/mean_vga:core/C0_10#1}
load net {clk} -pin  "reg(regs.regs:slc(regs.regs(2)).itm)" {clk} -attr xrf 61583 -attr oid 760 -attr @path {/mean_vga/mean_vga:core/clk}
load net {en} -pin  "reg(regs.regs:slc(regs.regs(2)).itm)" {en(0)} -attr @path {/mean_vga/mean_vga:core/en}
load net {arst_n} -pin  "reg(regs.regs:slc(regs.regs(2)).itm)" {Ra(0)} -attr @path {/mean_vga/mean_vga:core/arst_n}
load net {regs.regs:slc(regs.regs(2)).itm(0)} -pin  "reg(regs.regs:slc(regs.regs(2)).itm)" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2)).itm}
load net {regs.regs:slc(regs.regs(2)).itm(1)} -pin  "reg(regs.regs:slc(regs.regs(2)).itm)" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2)).itm}
load net {regs.regs:slc(regs.regs(2)).itm(2)} -pin  "reg(regs.regs:slc(regs.regs(2)).itm)" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2)).itm}
load net {regs.regs:slc(regs.regs(2)).itm(3)} -pin  "reg(regs.regs:slc(regs.regs(2)).itm)" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2)).itm}
load net {regs.regs:slc(regs.regs(2)).itm(4)} -pin  "reg(regs.regs:slc(regs.regs(2)).itm)" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2)).itm}
load net {regs.regs:slc(regs.regs(2)).itm(5)} -pin  "reg(regs.regs:slc(regs.regs(2)).itm)" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2)).itm}
load net {regs.regs:slc(regs.regs(2)).itm(6)} -pin  "reg(regs.regs:slc(regs.regs(2)).itm)" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2)).itm}
load net {regs.regs:slc(regs.regs(2)).itm(7)} -pin  "reg(regs.regs:slc(regs.regs(2)).itm)" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2)).itm}
load net {regs.regs:slc(regs.regs(2)).itm(8)} -pin  "reg(regs.regs:slc(regs.regs(2)).itm)" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2)).itm}
load net {regs.regs:slc(regs.regs(2)).itm(9)} -pin  "reg(regs.regs:slc(regs.regs(2)).itm)" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2)).itm}
load inst "reg(regs.regs(0).sva)" "reg(90,1,1,-1,0)" "INTERFACE" -attr xrf 61584 -attr oid 761 -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva)}
load net {vin:rsc:mgc_in_wire.d(0)} -pin  "reg(regs.regs(0).sva)" {D(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(1)} -pin  "reg(regs.regs(0).sva)" {D(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(2)} -pin  "reg(regs.regs(0).sva)" {D(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(3)} -pin  "reg(regs.regs(0).sva)" {D(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(4)} -pin  "reg(regs.regs(0).sva)" {D(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(5)} -pin  "reg(regs.regs(0).sva)" {D(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(6)} -pin  "reg(regs.regs(0).sva)" {D(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(7)} -pin  "reg(regs.regs(0).sva)" {D(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(8)} -pin  "reg(regs.regs(0).sva)" {D(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(9)} -pin  "reg(regs.regs(0).sva)" {D(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(10)} -pin  "reg(regs.regs(0).sva)" {D(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(11)} -pin  "reg(regs.regs(0).sva)" {D(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(12)} -pin  "reg(regs.regs(0).sva)" {D(12)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(13)} -pin  "reg(regs.regs(0).sva)" {D(13)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(14)} -pin  "reg(regs.regs(0).sva)" {D(14)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(15)} -pin  "reg(regs.regs(0).sva)" {D(15)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(16)} -pin  "reg(regs.regs(0).sva)" {D(16)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(17)} -pin  "reg(regs.regs(0).sva)" {D(17)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(18)} -pin  "reg(regs.regs(0).sva)" {D(18)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(19)} -pin  "reg(regs.regs(0).sva)" {D(19)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(20)} -pin  "reg(regs.regs(0).sva)" {D(20)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(21)} -pin  "reg(regs.regs(0).sva)" {D(21)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(22)} -pin  "reg(regs.regs(0).sva)" {D(22)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(23)} -pin  "reg(regs.regs(0).sva)" {D(23)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(24)} -pin  "reg(regs.regs(0).sva)" {D(24)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(25)} -pin  "reg(regs.regs(0).sva)" {D(25)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(26)} -pin  "reg(regs.regs(0).sva)" {D(26)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(27)} -pin  "reg(regs.regs(0).sva)" {D(27)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(28)} -pin  "reg(regs.regs(0).sva)" {D(28)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(29)} -pin  "reg(regs.regs(0).sva)" {D(29)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(30)} -pin  "reg(regs.regs(0).sva)" {D(30)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(31)} -pin  "reg(regs.regs(0).sva)" {D(31)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(32)} -pin  "reg(regs.regs(0).sva)" {D(32)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(33)} -pin  "reg(regs.regs(0).sva)" {D(33)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(34)} -pin  "reg(regs.regs(0).sva)" {D(34)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(35)} -pin  "reg(regs.regs(0).sva)" {D(35)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(36)} -pin  "reg(regs.regs(0).sva)" {D(36)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(37)} -pin  "reg(regs.regs(0).sva)" {D(37)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(38)} -pin  "reg(regs.regs(0).sva)" {D(38)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(39)} -pin  "reg(regs.regs(0).sva)" {D(39)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(40)} -pin  "reg(regs.regs(0).sva)" {D(40)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(41)} -pin  "reg(regs.regs(0).sva)" {D(41)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(42)} -pin  "reg(regs.regs(0).sva)" {D(42)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(43)} -pin  "reg(regs.regs(0).sva)" {D(43)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(44)} -pin  "reg(regs.regs(0).sva)" {D(44)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(45)} -pin  "reg(regs.regs(0).sva)" {D(45)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(46)} -pin  "reg(regs.regs(0).sva)" {D(46)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(47)} -pin  "reg(regs.regs(0).sva)" {D(47)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(48)} -pin  "reg(regs.regs(0).sva)" {D(48)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(49)} -pin  "reg(regs.regs(0).sva)" {D(49)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(50)} -pin  "reg(regs.regs(0).sva)" {D(50)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(51)} -pin  "reg(regs.regs(0).sva)" {D(51)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(52)} -pin  "reg(regs.regs(0).sva)" {D(52)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(53)} -pin  "reg(regs.regs(0).sva)" {D(53)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(54)} -pin  "reg(regs.regs(0).sva)" {D(54)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(55)} -pin  "reg(regs.regs(0).sva)" {D(55)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(56)} -pin  "reg(regs.regs(0).sva)" {D(56)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(57)} -pin  "reg(regs.regs(0).sva)" {D(57)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(58)} -pin  "reg(regs.regs(0).sva)" {D(58)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(59)} -pin  "reg(regs.regs(0).sva)" {D(59)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(60)} -pin  "reg(regs.regs(0).sva)" {D(60)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(61)} -pin  "reg(regs.regs(0).sva)" {D(61)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(62)} -pin  "reg(regs.regs(0).sva)" {D(62)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(63)} -pin  "reg(regs.regs(0).sva)" {D(63)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(64)} -pin  "reg(regs.regs(0).sva)" {D(64)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(65)} -pin  "reg(regs.regs(0).sva)" {D(65)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(66)} -pin  "reg(regs.regs(0).sva)" {D(66)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(67)} -pin  "reg(regs.regs(0).sva)" {D(67)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(68)} -pin  "reg(regs.regs(0).sva)" {D(68)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(69)} -pin  "reg(regs.regs(0).sva)" {D(69)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(70)} -pin  "reg(regs.regs(0).sva)" {D(70)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(71)} -pin  "reg(regs.regs(0).sva)" {D(71)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(72)} -pin  "reg(regs.regs(0).sva)" {D(72)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(73)} -pin  "reg(regs.regs(0).sva)" {D(73)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(74)} -pin  "reg(regs.regs(0).sva)" {D(74)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(75)} -pin  "reg(regs.regs(0).sva)" {D(75)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(76)} -pin  "reg(regs.regs(0).sva)" {D(76)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(77)} -pin  "reg(regs.regs(0).sva)" {D(77)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(78)} -pin  "reg(regs.regs(0).sva)" {D(78)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(79)} -pin  "reg(regs.regs(0).sva)" {D(79)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(80)} -pin  "reg(regs.regs(0).sva)" {D(80)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(81)} -pin  "reg(regs.regs(0).sva)" {D(81)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(82)} -pin  "reg(regs.regs(0).sva)" {D(82)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(83)} -pin  "reg(regs.regs(0).sva)" {D(83)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(84)} -pin  "reg(regs.regs(0).sva)" {D(84)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(85)} -pin  "reg(regs.regs(0).sva)" {D(85)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(86)} -pin  "reg(regs.regs(0).sva)" {D(86)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(87)} -pin  "reg(regs.regs(0).sva)" {D(87)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(88)} -pin  "reg(regs.regs(0).sva)" {D(88)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(89)} -pin  "reg(regs.regs(0).sva)" {D(89)} -attr vt d -attr @path {/mean_vga/mean_vga:core/vin:rsc:mgc_in_wire.d}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(0)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(1)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(2)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(3)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(4)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(5)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(6)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(7)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(8)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(9)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(10)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(11)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(12)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(13)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(14)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(15)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(16)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(17)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(18)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(19)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(20)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(21)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(22)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(23)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(24)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(25)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(26)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(27)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(28)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(29)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(30)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(31)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(32)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(33)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(34)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(35)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(36)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(37)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(38)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(39)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(40)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(41)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(42)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(43)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(44)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(45)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(46)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(47)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(48)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(49)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(50)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(51)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(52)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(53)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(54)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(55)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(56)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(57)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(58)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(59)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(60)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(61)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(62)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(63)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(64)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(65)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(66)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(67)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(68)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(69)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(70)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(71)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(72)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(73)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(74)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(75)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(76)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(77)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(78)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(79)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(80)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(81)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(82)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(83)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(84)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(85)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(86)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(87)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(88)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(89)} -attr @path {/mean_vga/mean_vga:core/regs.regs_decl#3}
load net {clk} -pin  "reg(regs.regs(0).sva)" {clk} -attr xrf 61585 -attr oid 762 -attr @path {/mean_vga/mean_vga:core/clk}
load net {en} -pin  "reg(regs.regs(0).sva)" {en(0)} -attr @path {/mean_vga/mean_vga:core/en}
load net {arst_n} -pin  "reg(regs.regs(0).sva)" {Ra(0)} -attr @path {/mean_vga/mean_vga:core/arst_n}
load net {reg(regs.regs(0).sva).cse(0)} -pin  "reg(regs.regs(0).sva)" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(1)} -pin  "reg(regs.regs(0).sva)" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(2)} -pin  "reg(regs.regs(0).sva)" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(3)} -pin  "reg(regs.regs(0).sva)" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(4)} -pin  "reg(regs.regs(0).sva)" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(5)} -pin  "reg(regs.regs(0).sva)" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(6)} -pin  "reg(regs.regs(0).sva)" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(7)} -pin  "reg(regs.regs(0).sva)" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(8)} -pin  "reg(regs.regs(0).sva)" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(9)} -pin  "reg(regs.regs(0).sva)" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(10)} -pin  "reg(regs.regs(0).sva)" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(11)} -pin  "reg(regs.regs(0).sva)" {Z(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(12)} -pin  "reg(regs.regs(0).sva)" {Z(12)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(13)} -pin  "reg(regs.regs(0).sva)" {Z(13)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(14)} -pin  "reg(regs.regs(0).sva)" {Z(14)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(15)} -pin  "reg(regs.regs(0).sva)" {Z(15)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(16)} -pin  "reg(regs.regs(0).sva)" {Z(16)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(17)} -pin  "reg(regs.regs(0).sva)" {Z(17)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(18)} -pin  "reg(regs.regs(0).sva)" {Z(18)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(19)} -pin  "reg(regs.regs(0).sva)" {Z(19)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(20)} -pin  "reg(regs.regs(0).sva)" {Z(20)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(21)} -pin  "reg(regs.regs(0).sva)" {Z(21)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(22)} -pin  "reg(regs.regs(0).sva)" {Z(22)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(23)} -pin  "reg(regs.regs(0).sva)" {Z(23)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(24)} -pin  "reg(regs.regs(0).sva)" {Z(24)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(25)} -pin  "reg(regs.regs(0).sva)" {Z(25)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(26)} -pin  "reg(regs.regs(0).sva)" {Z(26)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(27)} -pin  "reg(regs.regs(0).sva)" {Z(27)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(28)} -pin  "reg(regs.regs(0).sva)" {Z(28)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(29)} -pin  "reg(regs.regs(0).sva)" {Z(29)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(30)} -pin  "reg(regs.regs(0).sva)" {Z(30)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(31)} -pin  "reg(regs.regs(0).sva)" {Z(31)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(32)} -pin  "reg(regs.regs(0).sva)" {Z(32)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(33)} -pin  "reg(regs.regs(0).sva)" {Z(33)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(34)} -pin  "reg(regs.regs(0).sva)" {Z(34)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(35)} -pin  "reg(regs.regs(0).sva)" {Z(35)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(36)} -pin  "reg(regs.regs(0).sva)" {Z(36)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(37)} -pin  "reg(regs.regs(0).sva)" {Z(37)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(38)} -pin  "reg(regs.regs(0).sva)" {Z(38)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(39)} -pin  "reg(regs.regs(0).sva)" {Z(39)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(40)} -pin  "reg(regs.regs(0).sva)" {Z(40)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(41)} -pin  "reg(regs.regs(0).sva)" {Z(41)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(42)} -pin  "reg(regs.regs(0).sva)" {Z(42)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(43)} -pin  "reg(regs.regs(0).sva)" {Z(43)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(44)} -pin  "reg(regs.regs(0).sva)" {Z(44)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(45)} -pin  "reg(regs.regs(0).sva)" {Z(45)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(46)} -pin  "reg(regs.regs(0).sva)" {Z(46)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(47)} -pin  "reg(regs.regs(0).sva)" {Z(47)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(48)} -pin  "reg(regs.regs(0).sva)" {Z(48)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(49)} -pin  "reg(regs.regs(0).sva)" {Z(49)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(50)} -pin  "reg(regs.regs(0).sva)" {Z(50)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(51)} -pin  "reg(regs.regs(0).sva)" {Z(51)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(52)} -pin  "reg(regs.regs(0).sva)" {Z(52)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(53)} -pin  "reg(regs.regs(0).sva)" {Z(53)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(54)} -pin  "reg(regs.regs(0).sva)" {Z(54)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(55)} -pin  "reg(regs.regs(0).sva)" {Z(55)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(56)} -pin  "reg(regs.regs(0).sva)" {Z(56)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(57)} -pin  "reg(regs.regs(0).sva)" {Z(57)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(58)} -pin  "reg(regs.regs(0).sva)" {Z(58)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(59)} -pin  "reg(regs.regs(0).sva)" {Z(59)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(60)} -pin  "reg(regs.regs(0).sva)" {Z(60)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(61)} -pin  "reg(regs.regs(0).sva)" {Z(61)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(62)} -pin  "reg(regs.regs(0).sva)" {Z(62)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(63)} -pin  "reg(regs.regs(0).sva)" {Z(63)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(64)} -pin  "reg(regs.regs(0).sva)" {Z(64)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(65)} -pin  "reg(regs.regs(0).sva)" {Z(65)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(66)} -pin  "reg(regs.regs(0).sva)" {Z(66)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(67)} -pin  "reg(regs.regs(0).sva)" {Z(67)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(68)} -pin  "reg(regs.regs(0).sva)" {Z(68)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(69)} -pin  "reg(regs.regs(0).sva)" {Z(69)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(70)} -pin  "reg(regs.regs(0).sva)" {Z(70)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(71)} -pin  "reg(regs.regs(0).sva)" {Z(71)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(72)} -pin  "reg(regs.regs(0).sva)" {Z(72)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(73)} -pin  "reg(regs.regs(0).sva)" {Z(73)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(74)} -pin  "reg(regs.regs(0).sva)" {Z(74)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(75)} -pin  "reg(regs.regs(0).sva)" {Z(75)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(76)} -pin  "reg(regs.regs(0).sva)" {Z(76)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(77)} -pin  "reg(regs.regs(0).sva)" {Z(77)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(78)} -pin  "reg(regs.regs(0).sva)" {Z(78)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(79)} -pin  "reg(regs.regs(0).sva)" {Z(79)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(80)} -pin  "reg(regs.regs(0).sva)" {Z(80)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(81)} -pin  "reg(regs.regs(0).sva)" {Z(81)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(82)} -pin  "reg(regs.regs(0).sva)" {Z(82)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(83)} -pin  "reg(regs.regs(0).sva)" {Z(83)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(84)} -pin  "reg(regs.regs(0).sva)" {Z(84)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(85)} -pin  "reg(regs.regs(0).sva)" {Z(85)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(86)} -pin  "reg(regs.regs(0).sva)" {Z(86)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(87)} -pin  "reg(regs.regs(0).sva)" {Z(87)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(88)} -pin  "reg(regs.regs(0).sva)" {Z(88)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load net {reg(regs.regs(0).sva).cse(89)} -pin  "reg(regs.regs(0).sva)" {Z(89)} -attr vt d -attr @path {/mean_vga/mean_vga:core/reg(regs.regs(0).sva).cse}
load inst "acc#29" "add(10,1,10,1,11)" "INTERFACE" -attr xrf 61586 -attr oid 763 -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#29} -attr area 11.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,1,10,1,11)"
load net {ACC1:if#2:acc#40.itm#1.sg1(0)} -pin  "acc#29" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#40.itm#1.sg1}
load net {ACC1:if#2:acc#40.itm#1.sg1(1)} -pin  "acc#29" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#40.itm#1.sg1}
load net {ACC1:if#2:acc#40.itm#1.sg1(2)} -pin  "acc#29" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#40.itm#1.sg1}
load net {ACC1:if#2:acc#40.itm#1.sg1(3)} -pin  "acc#29" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#40.itm#1.sg1}
load net {ACC1:if#2:acc#40.itm#1.sg1(4)} -pin  "acc#29" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#40.itm#1.sg1}
load net {ACC1:if#2:acc#40.itm#1.sg1(5)} -pin  "acc#29" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#40.itm#1.sg1}
load net {ACC1:if#2:acc#40.itm#1.sg1(6)} -pin  "acc#29" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#40.itm#1.sg1}
load net {ACC1:if#2:acc#40.itm#1.sg1(7)} -pin  "acc#29" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#40.itm#1.sg1}
load net {ACC1:if#2:acc#40.itm#1.sg1(8)} -pin  "acc#29" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#40.itm#1.sg1}
load net {ACC1:if#2:acc#40.itm#1.sg1(9)} -pin  "acc#29" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#40.itm#1.sg1}
load net {ACC1:if#2:mul#2.itm#1(0)} -pin  "acc#29" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:mul#2.itm#1}
load net {ACC1:if#2:mul#2.itm#1(1)} -pin  "acc#29" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:mul#2.itm#1}
load net {ACC1:if#2:mul#2.itm#1(2)} -pin  "acc#29" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:mul#2.itm#1}
load net {ACC1:if#2:mul#2.itm#1(3)} -pin  "acc#29" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:mul#2.itm#1}
load net {ACC1:if#2:mul#2.itm#1(4)} -pin  "acc#29" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:mul#2.itm#1}
load net {ACC1:if#2:mul#2.itm#1(5)} -pin  "acc#29" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:mul#2.itm#1}
load net {ACC1:if#2:mul#2.itm#1(6)} -pin  "acc#29" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:mul#2.itm#1}
load net {ACC1:if#2:mul#2.itm#1(7)} -pin  "acc#29" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:mul#2.itm#1}
load net {ACC1:if#2:mul#2.itm#1(8)} -pin  "acc#29" {B(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:mul#2.itm#1}
load net {ACC1:if#2:mul#2.itm#1(9)} -pin  "acc#29" {B(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:mul#2.itm#1}
load net {acc#29.itm(0)} -pin  "acc#29" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#29.itm}
load net {acc#29.itm(1)} -pin  "acc#29" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#29.itm}
load net {acc#29.itm(2)} -pin  "acc#29" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#29.itm}
load net {acc#29.itm(3)} -pin  "acc#29" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#29.itm}
load net {acc#29.itm(4)} -pin  "acc#29" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#29.itm}
load net {acc#29.itm(5)} -pin  "acc#29" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#29.itm}
load net {acc#29.itm(6)} -pin  "acc#29" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#29.itm}
load net {acc#29.itm(7)} -pin  "acc#29" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#29.itm}
load net {acc#29.itm(8)} -pin  "acc#29" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#29.itm}
load net {acc#29.itm(9)} -pin  "acc#29" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#29.itm}
load net {acc#29.itm(10)} -pin  "acc#29" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#29.itm}
load inst "ACC1:not#71" "not(1)" "INTERFACE" -attr xrf 61587 -attr oid 764 -attr @path {/mean_vga/mean_vga:core/ACC1:not#71} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {ACC1-2:slc(acc.idiv#2)#45.itm#1} -pin  "ACC1:not#71" {A(0)} -attr @path {/mean_vga/mean_vga:core/ACC1-2:slc(acc.idiv#2)#45.itm#1}
load net {ACC1:not#71.itm} -pin  "ACC1:not#71" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1:not#71.itm}
load inst "ACC1:if#2:acc#48" "add(11,1,11,1,12)" "INTERFACE" -attr xrf 61588 -attr oid 765 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#48} -attr area 12.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,1,11,1,12)"
load net {acc#29.itm(0)} -pin  "ACC1:if#2:acc#48" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#29.itm}
load net {acc#29.itm(1)} -pin  "ACC1:if#2:acc#48" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#29.itm}
load net {acc#29.itm(2)} -pin  "ACC1:if#2:acc#48" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#29.itm}
load net {acc#29.itm(3)} -pin  "ACC1:if#2:acc#48" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#29.itm}
load net {acc#29.itm(4)} -pin  "ACC1:if#2:acc#48" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#29.itm}
load net {acc#29.itm(5)} -pin  "ACC1:if#2:acc#48" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#29.itm}
load net {acc#29.itm(6)} -pin  "ACC1:if#2:acc#48" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#29.itm}
load net {acc#29.itm(7)} -pin  "ACC1:if#2:acc#48" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#29.itm}
load net {acc#29.itm(8)} -pin  "ACC1:if#2:acc#48" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#29.itm}
load net {acc#29.itm(9)} -pin  "ACC1:if#2:acc#48" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#29.itm}
load net {acc#29.itm(10)} -pin  "ACC1:if#2:acc#48" {A(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#29.itm}
load net {ACC1:not#71.itm} -pin  "ACC1:if#2:acc#48" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#493.itm}
load net {ACC1:not#71.itm} -pin  "ACC1:if#2:acc#48" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#493.itm}
load net {GND} -pin  "ACC1:if#2:acc#48" {B(2)} -attr @path {/mean_vga/mean_vga:core/conc#493.itm}
load net {ACC1:if#2:mul#4.itm#1(0)} -pin  "ACC1:if#2:acc#48" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#493.itm}
load net {ACC1:if#2:mul#4.itm#1(1)} -pin  "ACC1:if#2:acc#48" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#493.itm}
load net {ACC1:if#2:mul#4.itm#1(2)} -pin  "ACC1:if#2:acc#48" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#493.itm}
load net {ACC1:if#2:mul#4.itm#1(3)} -pin  "ACC1:if#2:acc#48" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#493.itm}
load net {ACC1:if#2:mul#4.itm#1(4)} -pin  "ACC1:if#2:acc#48" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#493.itm}
load net {ACC1:if#2:mul#4.itm#1(5)} -pin  "ACC1:if#2:acc#48" {B(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#493.itm}
load net {ACC1:if#2:mul#4.itm#1(6)} -pin  "ACC1:if#2:acc#48" {B(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#493.itm}
load net {ACC1:if#2:mul#4.itm#1(7)} -pin  "ACC1:if#2:acc#48" {B(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#493.itm}
load net {ACC1:if#2:acc#48.itm(0)} -pin  "ACC1:if#2:acc#48" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#48.itm}
load net {ACC1:if#2:acc#48.itm(1)} -pin  "ACC1:if#2:acc#48" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#48.itm}
load net {ACC1:if#2:acc#48.itm(2)} -pin  "ACC1:if#2:acc#48" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#48.itm}
load net {ACC1:if#2:acc#48.itm(3)} -pin  "ACC1:if#2:acc#48" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#48.itm}
load net {ACC1:if#2:acc#48.itm(4)} -pin  "ACC1:if#2:acc#48" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#48.itm}
load net {ACC1:if#2:acc#48.itm(5)} -pin  "ACC1:if#2:acc#48" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#48.itm}
load net {ACC1:if#2:acc#48.itm(6)} -pin  "ACC1:if#2:acc#48" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#48.itm}
load net {ACC1:if#2:acc#48.itm(7)} -pin  "ACC1:if#2:acc#48" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#48.itm}
load net {ACC1:if#2:acc#48.itm(8)} -pin  "ACC1:if#2:acc#48" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#48.itm}
load net {ACC1:if#2:acc#48.itm(9)} -pin  "ACC1:if#2:acc#48" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#48.itm}
load net {ACC1:if#2:acc#48.itm(10)} -pin  "ACC1:if#2:acc#48" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#48.itm}
load net {ACC1:if#2:acc#48.itm(11)} -pin  "ACC1:if#2:acc#48" {Z(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#48.itm}
load inst "ACC1:if#2:acc" "add(13,1,13,1,14)" "INTERFACE" -attr xrf 61589 -attr oid 766 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc} -attr area 14.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(13,1,13,1,14)"
load net {ACC1:if#2:acc#45.itm#1(0)} -pin  "ACC1:if#2:acc" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#45.itm#1}
load net {ACC1:if#2:acc#45.itm#1(1)} -pin  "ACC1:if#2:acc" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#45.itm#1}
load net {ACC1:if#2:acc#45.itm#1(2)} -pin  "ACC1:if#2:acc" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#45.itm#1}
load net {ACC1:if#2:acc#45.itm#1(3)} -pin  "ACC1:if#2:acc" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#45.itm#1}
load net {ACC1:if#2:acc#45.itm#1(4)} -pin  "ACC1:if#2:acc" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#45.itm#1}
load net {ACC1:if#2:acc#45.itm#1(5)} -pin  "ACC1:if#2:acc" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#45.itm#1}
load net {ACC1:if#2:acc#45.itm#1(6)} -pin  "ACC1:if#2:acc" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#45.itm#1}
load net {ACC1:if#2:acc#45.itm#1(7)} -pin  "ACC1:if#2:acc" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#45.itm#1}
load net {ACC1:if#2:acc#45.itm#1(8)} -pin  "ACC1:if#2:acc" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#45.itm#1}
load net {ACC1:if#2:acc#45.itm#1(9)} -pin  "ACC1:if#2:acc" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#45.itm#1}
load net {ACC1:if#2:acc#45.itm#1(10)} -pin  "ACC1:if#2:acc" {A(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#45.itm#1}
load net {ACC1:if#2:acc#45.itm#1(11)} -pin  "ACC1:if#2:acc" {A(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#45.itm#1}
load net {ACC1:if#2:acc#45.itm#1(12)} -pin  "ACC1:if#2:acc" {A(12)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc#45.itm#1}
load net {PWR} -pin  "ACC1:if#2:acc" {B(0)} -attr @path {/mean_vga/mean_vga:core/conc#492.itm}
load net {ACC1:if#2:acc#48.itm(0)} -pin  "ACC1:if#2:acc" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#492.itm}
load net {ACC1:if#2:acc#48.itm(1)} -pin  "ACC1:if#2:acc" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#492.itm}
load net {ACC1:if#2:acc#48.itm(2)} -pin  "ACC1:if#2:acc" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#492.itm}
load net {ACC1:if#2:acc#48.itm(3)} -pin  "ACC1:if#2:acc" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#492.itm}
load net {ACC1:if#2:acc#48.itm(4)} -pin  "ACC1:if#2:acc" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#492.itm}
load net {ACC1:if#2:acc#48.itm(5)} -pin  "ACC1:if#2:acc" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#492.itm}
load net {ACC1:if#2:acc#48.itm(6)} -pin  "ACC1:if#2:acc" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#492.itm}
load net {ACC1:if#2:acc#48.itm(7)} -pin  "ACC1:if#2:acc" {B(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#492.itm}
load net {ACC1:if#2:acc#48.itm(8)} -pin  "ACC1:if#2:acc" {B(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#492.itm}
load net {ACC1:if#2:acc#48.itm(9)} -pin  "ACC1:if#2:acc" {B(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#492.itm}
load net {ACC1:if#2:acc#48.itm(10)} -pin  "ACC1:if#2:acc" {B(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#492.itm}
load net {ACC1:if#2:acc#48.itm(11)} -pin  "ACC1:if#2:acc" {B(12)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#492.itm}
load net {ACC1:if#2:acc.psp.sva(0)} -pin  "ACC1:if#2:acc" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc.psp.sva}
load net {ACC1:if#2:acc.psp.sva(1)} -pin  "ACC1:if#2:acc" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc.psp.sva}
load net {ACC1:if#2:acc.psp.sva(2)} -pin  "ACC1:if#2:acc" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc.psp.sva}
load net {ACC1:if#2:acc.psp.sva(3)} -pin  "ACC1:if#2:acc" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc.psp.sva}
load net {ACC1:if#2:acc.psp.sva(4)} -pin  "ACC1:if#2:acc" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc.psp.sva}
load net {ACC1:if#2:acc.psp.sva(5)} -pin  "ACC1:if#2:acc" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc.psp.sva}
load net {ACC1:if#2:acc.psp.sva(6)} -pin  "ACC1:if#2:acc" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc.psp.sva}
load net {ACC1:if#2:acc.psp.sva(7)} -pin  "ACC1:if#2:acc" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc.psp.sva}
load net {ACC1:if#2:acc.psp.sva(8)} -pin  "ACC1:if#2:acc" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc.psp.sva}
load net {ACC1:if#2:acc.psp.sva(9)} -pin  "ACC1:if#2:acc" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc.psp.sva}
load net {ACC1:if#2:acc.psp.sva(10)} -pin  "ACC1:if#2:acc" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc.psp.sva}
load net {ACC1:if#2:acc.psp.sva(11)} -pin  "ACC1:if#2:acc" {Z(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc.psp.sva}
load net {ACC1:if#2:acc.psp.sva(12)} -pin  "ACC1:if#2:acc" {Z(12)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc.psp.sva}
load net {ACC1:if#2:acc.psp.sva(13)} -pin  "ACC1:if#2:acc" {Z(13)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:acc.psp.sva}
load inst "ACC1:if:acc" "add(13,1,13,1,14)" "INTERFACE" -attr xrf 61590 -attr oid 767 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc} -attr area 14.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(13,1,13,1,14)"
load net {ACC1:if:acc#52.itm#1(0)} -pin  "ACC1:if:acc" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#52.itm#1}
load net {ACC1:if:acc#52.itm#1(1)} -pin  "ACC1:if:acc" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#52.itm#1}
load net {ACC1:if:acc#52.itm#1(2)} -pin  "ACC1:if:acc" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#52.itm#1}
load net {ACC1:if:acc#52.itm#1(3)} -pin  "ACC1:if:acc" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#52.itm#1}
load net {ACC1:if:acc#52.itm#1(4)} -pin  "ACC1:if:acc" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#52.itm#1}
load net {ACC1:if:acc#52.itm#1(5)} -pin  "ACC1:if:acc" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#52.itm#1}
load net {ACC1:if:acc#52.itm#1(6)} -pin  "ACC1:if:acc" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#52.itm#1}
load net {ACC1:if:acc#52.itm#1(7)} -pin  "ACC1:if:acc" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#52.itm#1}
load net {ACC1:if:acc#52.itm#1(8)} -pin  "ACC1:if:acc" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#52.itm#1}
load net {ACC1:if:acc#52.itm#1(9)} -pin  "ACC1:if:acc" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#52.itm#1}
load net {ACC1:if:acc#52.itm#1(10)} -pin  "ACC1:if:acc" {A(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#52.itm#1}
load net {ACC1:if:acc#52.itm#1(11)} -pin  "ACC1:if:acc" {A(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#52.itm#1}
load net {ACC1:if:acc#52.itm#1(12)} -pin  "ACC1:if:acc" {A(12)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#52.itm#1}
load net {ACC1:if:acc#51.itm#1(0)} -pin  "ACC1:if:acc" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#51.itm#1}
load net {ACC1:if:acc#51.itm#1(1)} -pin  "ACC1:if:acc" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#51.itm#1}
load net {ACC1:if:acc#51.itm#1(2)} -pin  "ACC1:if:acc" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#51.itm#1}
load net {ACC1:if:acc#51.itm#1(3)} -pin  "ACC1:if:acc" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#51.itm#1}
load net {ACC1:if:acc#51.itm#1(4)} -pin  "ACC1:if:acc" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#51.itm#1}
load net {ACC1:if:acc#51.itm#1(5)} -pin  "ACC1:if:acc" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#51.itm#1}
load net {ACC1:if:acc#51.itm#1(6)} -pin  "ACC1:if:acc" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#51.itm#1}
load net {ACC1:if:acc#51.itm#1(7)} -pin  "ACC1:if:acc" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#51.itm#1}
load net {ACC1:if:acc#51.itm#1(8)} -pin  "ACC1:if:acc" {B(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#51.itm#1}
load net {ACC1:if:acc#51.itm#1(9)} -pin  "ACC1:if:acc" {B(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#51.itm#1}
load net {ACC1:if:acc#51.itm#1(10)} -pin  "ACC1:if:acc" {B(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#51.itm#1}
load net {ACC1:if:acc#51.itm#1(11)} -pin  "ACC1:if:acc" {B(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#51.itm#1}
load net {ACC1:if:acc#51.itm#1(12)} -pin  "ACC1:if:acc" {B(12)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#51.itm#1}
load net {ACC1:if:acc.tmp(0)} -pin  "ACC1:if:acc" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc.tmp}
load net {ACC1:if:acc.tmp(1)} -pin  "ACC1:if:acc" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc.tmp}
load net {ACC1:if:acc.tmp(2)} -pin  "ACC1:if:acc" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc.tmp}
load net {ACC1:if:acc.tmp(3)} -pin  "ACC1:if:acc" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc.tmp}
load net {ACC1:if:acc.tmp(4)} -pin  "ACC1:if:acc" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc.tmp}
load net {ACC1:if:acc.tmp(5)} -pin  "ACC1:if:acc" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc.tmp}
load net {ACC1:if:acc.tmp(6)} -pin  "ACC1:if:acc" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc.tmp}
load net {ACC1:if:acc.tmp(7)} -pin  "ACC1:if:acc" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc.tmp}
load net {ACC1:if:acc.tmp(8)} -pin  "ACC1:if:acc" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc.tmp}
load net {ACC1:if:acc.tmp(9)} -pin  "ACC1:if:acc" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc.tmp}
load net {ACC1:if:acc.tmp(10)} -pin  "ACC1:if:acc" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc.tmp}
load net {ACC1:if:acc.tmp(11)} -pin  "ACC1:if:acc" {Z(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc.tmp}
load net {ACC1:if:acc.tmp(12)} -pin  "ACC1:if:acc" {Z(12)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc.tmp}
load net {ACC1:if:acc.tmp(13)} -pin  "ACC1:if:acc" {Z(13)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc.tmp}
load inst "greyx:not" "not(13)" "INTERFACE" -attr xrf 61591 -attr oid 768 -attr vt d -attr @path {/mean_vga/mean_vga:core/greyx:not} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(13)"
load net {ACC1:if#2:acc.psp.sva(0)} -pin  "greyx:not" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC1:if#2:acc.psp.sva)#2.itm}
load net {ACC1:if#2:acc.psp.sva(1)} -pin  "greyx:not" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC1:if#2:acc.psp.sva)#2.itm}
load net {ACC1:if#2:acc.psp.sva(2)} -pin  "greyx:not" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC1:if#2:acc.psp.sva)#2.itm}
load net {ACC1:if#2:acc.psp.sva(3)} -pin  "greyx:not" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC1:if#2:acc.psp.sva)#2.itm}
load net {ACC1:if#2:acc.psp.sva(4)} -pin  "greyx:not" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC1:if#2:acc.psp.sva)#2.itm}
load net {ACC1:if#2:acc.psp.sva(5)} -pin  "greyx:not" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC1:if#2:acc.psp.sva)#2.itm}
load net {ACC1:if#2:acc.psp.sva(6)} -pin  "greyx:not" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC1:if#2:acc.psp.sva)#2.itm}
load net {ACC1:if#2:acc.psp.sva(7)} -pin  "greyx:not" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC1:if#2:acc.psp.sva)#2.itm}
load net {ACC1:if#2:acc.psp.sva(8)} -pin  "greyx:not" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC1:if#2:acc.psp.sva)#2.itm}
load net {ACC1:if#2:acc.psp.sva(9)} -pin  "greyx:not" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC1:if#2:acc.psp.sva)#2.itm}
load net {ACC1:if#2:acc.psp.sva(10)} -pin  "greyx:not" {A(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC1:if#2:acc.psp.sva)#2.itm}
load net {ACC1:if#2:acc.psp.sva(11)} -pin  "greyx:not" {A(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC1:if#2:acc.psp.sva)#2.itm}
load net {ACC1:if#2:acc.psp.sva(12)} -pin  "greyx:not" {A(12)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC1:if#2:acc.psp.sva)#2.itm}
load net {greyx:not.itm(0)} -pin  "greyx:not" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/greyx:not.itm}
load net {greyx:not.itm(1)} -pin  "greyx:not" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/greyx:not.itm}
load net {greyx:not.itm(2)} -pin  "greyx:not" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/greyx:not.itm}
load net {greyx:not.itm(3)} -pin  "greyx:not" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/greyx:not.itm}
load net {greyx:not.itm(4)} -pin  "greyx:not" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/greyx:not.itm}
load net {greyx:not.itm(5)} -pin  "greyx:not" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/greyx:not.itm}
load net {greyx:not.itm(6)} -pin  "greyx:not" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/greyx:not.itm}
load net {greyx:not.itm(7)} -pin  "greyx:not" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/greyx:not.itm}
load net {greyx:not.itm(8)} -pin  "greyx:not" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/greyx:not.itm}
load net {greyx:not.itm(9)} -pin  "greyx:not" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/greyx:not.itm}
load net {greyx:not.itm(10)} -pin  "greyx:not" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/greyx:not.itm}
load net {greyx:not.itm(11)} -pin  "greyx:not" {Z(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/greyx:not.itm}
load net {greyx:not.itm(12)} -pin  "greyx:not" {Z(12)} -attr vt d -attr @path {/mean_vga/mean_vga:core/greyx:not.itm}
load inst "ACC1-3:abs:if:acc" "add(13,-1,1,0,13)" "INTERFACE" -attr xrf 61592 -attr oid 769 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:abs:if:acc} -attr area 14.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(13,1,13,1,14)"
load net {greyx:not.itm(0)} -pin  "ACC1-3:abs:if:acc" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/greyx:not.itm}
load net {greyx:not.itm(1)} -pin  "ACC1-3:abs:if:acc" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/greyx:not.itm}
load net {greyx:not.itm(2)} -pin  "ACC1-3:abs:if:acc" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/greyx:not.itm}
load net {greyx:not.itm(3)} -pin  "ACC1-3:abs:if:acc" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/greyx:not.itm}
load net {greyx:not.itm(4)} -pin  "ACC1-3:abs:if:acc" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/greyx:not.itm}
load net {greyx:not.itm(5)} -pin  "ACC1-3:abs:if:acc" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/greyx:not.itm}
load net {greyx:not.itm(6)} -pin  "ACC1-3:abs:if:acc" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/greyx:not.itm}
load net {greyx:not.itm(7)} -pin  "ACC1-3:abs:if:acc" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/greyx:not.itm}
load net {greyx:not.itm(8)} -pin  "ACC1-3:abs:if:acc" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/greyx:not.itm}
load net {greyx:not.itm(9)} -pin  "ACC1-3:abs:if:acc" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/greyx:not.itm}
load net {greyx:not.itm(10)} -pin  "ACC1-3:abs:if:acc" {A(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/greyx:not.itm}
load net {greyx:not.itm(11)} -pin  "ACC1-3:abs:if:acc" {A(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/greyx:not.itm}
load net {greyx:not.itm(12)} -pin  "ACC1-3:abs:if:acc" {A(12)} -attr vt d -attr @path {/mean_vga/mean_vga:core/greyx:not.itm}
load net {PWR} -pin  "ACC1-3:abs:if:acc" {B(0)} -attr @path {/mean_vga/mean_vga:core/C1_1#1}
load net {ACC1-3:abs:if:acc.itm(0)} -pin  "ACC1-3:abs:if:acc" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:abs:if:acc.itm}
load net {ACC1-3:abs:if:acc.itm(1)} -pin  "ACC1-3:abs:if:acc" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:abs:if:acc.itm}
load net {ACC1-3:abs:if:acc.itm(2)} -pin  "ACC1-3:abs:if:acc" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:abs:if:acc.itm}
load net {ACC1-3:abs:if:acc.itm(3)} -pin  "ACC1-3:abs:if:acc" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:abs:if:acc.itm}
load net {ACC1-3:abs:if:acc.itm(4)} -pin  "ACC1-3:abs:if:acc" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:abs:if:acc.itm}
load net {ACC1-3:abs:if:acc.itm(5)} -pin  "ACC1-3:abs:if:acc" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:abs:if:acc.itm}
load net {ACC1-3:abs:if:acc.itm(6)} -pin  "ACC1-3:abs:if:acc" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:abs:if:acc.itm}
load net {ACC1-3:abs:if:acc.itm(7)} -pin  "ACC1-3:abs:if:acc" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:abs:if:acc.itm}
load net {ACC1-3:abs:if:acc.itm(8)} -pin  "ACC1-3:abs:if:acc" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:abs:if:acc.itm}
load net {ACC1-3:abs:if:acc.itm(9)} -pin  "ACC1-3:abs:if:acc" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:abs:if:acc.itm}
load net {ACC1-3:abs:if:acc.itm(10)} -pin  "ACC1-3:abs:if:acc" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:abs:if:acc.itm}
load net {ACC1-3:abs:if:acc.itm(11)} -pin  "ACC1-3:abs:if:acc" {Z(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:abs:if:acc.itm}
load net {ACC1-3:abs:if:acc.itm(12)} -pin  "ACC1-3:abs:if:acc" {Z(12)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:abs:if:acc.itm}
load inst "abs:mux#1" "mux(2,13)" "INTERFACE" -attr xrf 61593 -attr oid 770 -attr vt d -attr @path {/mean_vga/mean_vga:core/abs:mux#1} -attr area 11.952499 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(13,1,2)"
load net {ACC1-3:abs:if:acc.itm(0)} -pin  "abs:mux#1" {A0(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:abs:if:acc.itm}
load net {ACC1-3:abs:if:acc.itm(1)} -pin  "abs:mux#1" {A0(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:abs:if:acc.itm}
load net {ACC1-3:abs:if:acc.itm(2)} -pin  "abs:mux#1" {A0(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:abs:if:acc.itm}
load net {ACC1-3:abs:if:acc.itm(3)} -pin  "abs:mux#1" {A0(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:abs:if:acc.itm}
load net {ACC1-3:abs:if:acc.itm(4)} -pin  "abs:mux#1" {A0(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:abs:if:acc.itm}
load net {ACC1-3:abs:if:acc.itm(5)} -pin  "abs:mux#1" {A0(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:abs:if:acc.itm}
load net {ACC1-3:abs:if:acc.itm(6)} -pin  "abs:mux#1" {A0(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:abs:if:acc.itm}
load net {ACC1-3:abs:if:acc.itm(7)} -pin  "abs:mux#1" {A0(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:abs:if:acc.itm}
load net {ACC1-3:abs:if:acc.itm(8)} -pin  "abs:mux#1" {A0(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:abs:if:acc.itm}
load net {ACC1-3:abs:if:acc.itm(9)} -pin  "abs:mux#1" {A0(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:abs:if:acc.itm}
load net {ACC1-3:abs:if:acc.itm(10)} -pin  "abs:mux#1" {A0(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:abs:if:acc.itm}
load net {ACC1-3:abs:if:acc.itm(11)} -pin  "abs:mux#1" {A0(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:abs:if:acc.itm}
load net {ACC1-3:abs:if:acc.itm(12)} -pin  "abs:mux#1" {A0(12)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:abs:if:acc.itm}
load net {ACC1:if#2:acc.psp.sva(0)} -pin  "abs:mux#1" {A1(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC1:if#2:acc.psp.sva).itm}
load net {ACC1:if#2:acc.psp.sva(1)} -pin  "abs:mux#1" {A1(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC1:if#2:acc.psp.sva).itm}
load net {ACC1:if#2:acc.psp.sva(2)} -pin  "abs:mux#1" {A1(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC1:if#2:acc.psp.sva).itm}
load net {ACC1:if#2:acc.psp.sva(3)} -pin  "abs:mux#1" {A1(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC1:if#2:acc.psp.sva).itm}
load net {ACC1:if#2:acc.psp.sva(4)} -pin  "abs:mux#1" {A1(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC1:if#2:acc.psp.sva).itm}
load net {ACC1:if#2:acc.psp.sva(5)} -pin  "abs:mux#1" {A1(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC1:if#2:acc.psp.sva).itm}
load net {ACC1:if#2:acc.psp.sva(6)} -pin  "abs:mux#1" {A1(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC1:if#2:acc.psp.sva).itm}
load net {ACC1:if#2:acc.psp.sva(7)} -pin  "abs:mux#1" {A1(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC1:if#2:acc.psp.sva).itm}
load net {ACC1:if#2:acc.psp.sva(8)} -pin  "abs:mux#1" {A1(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC1:if#2:acc.psp.sva).itm}
load net {ACC1:if#2:acc.psp.sva(9)} -pin  "abs:mux#1" {A1(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC1:if#2:acc.psp.sva).itm}
load net {ACC1:if#2:acc.psp.sva(10)} -pin  "abs:mux#1" {A1(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC1:if#2:acc.psp.sva).itm}
load net {ACC1:if#2:acc.psp.sva(11)} -pin  "abs:mux#1" {A1(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC1:if#2:acc.psp.sva).itm}
load net {ACC1:if#2:acc.psp.sva(12)} -pin  "abs:mux#1" {A1(12)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC1:if#2:acc.psp.sva).itm}
load net {ACC1:if#2:acc.psp.sva(13)} -pin  "abs:mux#1" {S(0)} -attr @path {/mean_vga/mean_vga:core/slc(ACC1:if#2:acc.psp.sva)#1.itm}
load net {abs:mux#1.itm(0)} -pin  "abs:mux#1" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/abs:mux#1.itm}
load net {abs:mux#1.itm(1)} -pin  "abs:mux#1" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/abs:mux#1.itm}
load net {abs:mux#1.itm(2)} -pin  "abs:mux#1" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/abs:mux#1.itm}
load net {abs:mux#1.itm(3)} -pin  "abs:mux#1" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/abs:mux#1.itm}
load net {abs:mux#1.itm(4)} -pin  "abs:mux#1" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/abs:mux#1.itm}
load net {abs:mux#1.itm(5)} -pin  "abs:mux#1" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/abs:mux#1.itm}
load net {abs:mux#1.itm(6)} -pin  "abs:mux#1" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/abs:mux#1.itm}
load net {abs:mux#1.itm(7)} -pin  "abs:mux#1" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/abs:mux#1.itm}
load net {abs:mux#1.itm(8)} -pin  "abs:mux#1" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/abs:mux#1.itm}
load net {abs:mux#1.itm(9)} -pin  "abs:mux#1" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/abs:mux#1.itm}
load net {abs:mux#1.itm(10)} -pin  "abs:mux#1" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/abs:mux#1.itm}
load net {abs:mux#1.itm(11)} -pin  "abs:mux#1" {Z(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/abs:mux#1.itm}
load net {abs:mux#1.itm(12)} -pin  "abs:mux#1" {Z(12)} -attr vt d -attr @path {/mean_vga/mean_vga:core/abs:mux#1.itm}
load inst "greyy:not" "not(13)" "INTERFACE" -attr xrf 61594 -attr oid 771 -attr vt d -attr @path {/mean_vga/mean_vga:core/greyy:not} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(13)"
load net {ACC1:if:acc.tmp(0)} -pin  "greyy:not" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC1:if:acc.psp.sva)#1.itm}
load net {ACC1:if:acc.tmp(1)} -pin  "greyy:not" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC1:if:acc.psp.sva)#1.itm}
load net {ACC1:if:acc.tmp(2)} -pin  "greyy:not" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC1:if:acc.psp.sva)#1.itm}
load net {ACC1:if:acc.tmp(3)} -pin  "greyy:not" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC1:if:acc.psp.sva)#1.itm}
load net {ACC1:if:acc.tmp(4)} -pin  "greyy:not" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC1:if:acc.psp.sva)#1.itm}
load net {ACC1:if:acc.tmp(5)} -pin  "greyy:not" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC1:if:acc.psp.sva)#1.itm}
load net {ACC1:if:acc.tmp(6)} -pin  "greyy:not" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC1:if:acc.psp.sva)#1.itm}
load net {ACC1:if:acc.tmp(7)} -pin  "greyy:not" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC1:if:acc.psp.sva)#1.itm}
load net {ACC1:if:acc.tmp(8)} -pin  "greyy:not" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC1:if:acc.psp.sva)#1.itm}
load net {ACC1:if:acc.tmp(9)} -pin  "greyy:not" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC1:if:acc.psp.sva)#1.itm}
load net {ACC1:if:acc.tmp(10)} -pin  "greyy:not" {A(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC1:if:acc.psp.sva)#1.itm}
load net {ACC1:if:acc.tmp(11)} -pin  "greyy:not" {A(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC1:if:acc.psp.sva)#1.itm}
load net {ACC1:if:acc.tmp(12)} -pin  "greyy:not" {A(12)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC1:if:acc.psp.sva)#1.itm}
load net {greyy:not.itm(0)} -pin  "greyy:not" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/greyy:not.itm}
load net {greyy:not.itm(1)} -pin  "greyy:not" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/greyy:not.itm}
load net {greyy:not.itm(2)} -pin  "greyy:not" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/greyy:not.itm}
load net {greyy:not.itm(3)} -pin  "greyy:not" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/greyy:not.itm}
load net {greyy:not.itm(4)} -pin  "greyy:not" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/greyy:not.itm}
load net {greyy:not.itm(5)} -pin  "greyy:not" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/greyy:not.itm}
load net {greyy:not.itm(6)} -pin  "greyy:not" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/greyy:not.itm}
load net {greyy:not.itm(7)} -pin  "greyy:not" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/greyy:not.itm}
load net {greyy:not.itm(8)} -pin  "greyy:not" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/greyy:not.itm}
load net {greyy:not.itm(9)} -pin  "greyy:not" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/greyy:not.itm}
load net {greyy:not.itm(10)} -pin  "greyy:not" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/greyy:not.itm}
load net {greyy:not.itm(11)} -pin  "greyy:not" {Z(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/greyy:not.itm}
load net {greyy:not.itm(12)} -pin  "greyy:not" {Z(12)} -attr vt d -attr @path {/mean_vga/mean_vga:core/greyy:not.itm}
load inst "ACC1-3:abs#1:if:acc" "add(13,-1,1,0,13)" "INTERFACE" -attr xrf 61595 -attr oid 772 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:abs#1:if:acc} -attr area 14.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(13,1,13,1,14)"
load net {greyy:not.itm(0)} -pin  "ACC1-3:abs#1:if:acc" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/greyy:not.itm}
load net {greyy:not.itm(1)} -pin  "ACC1-3:abs#1:if:acc" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/greyy:not.itm}
load net {greyy:not.itm(2)} -pin  "ACC1-3:abs#1:if:acc" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/greyy:not.itm}
load net {greyy:not.itm(3)} -pin  "ACC1-3:abs#1:if:acc" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/greyy:not.itm}
load net {greyy:not.itm(4)} -pin  "ACC1-3:abs#1:if:acc" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/greyy:not.itm}
load net {greyy:not.itm(5)} -pin  "ACC1-3:abs#1:if:acc" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/greyy:not.itm}
load net {greyy:not.itm(6)} -pin  "ACC1-3:abs#1:if:acc" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/greyy:not.itm}
load net {greyy:not.itm(7)} -pin  "ACC1-3:abs#1:if:acc" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/greyy:not.itm}
load net {greyy:not.itm(8)} -pin  "ACC1-3:abs#1:if:acc" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/greyy:not.itm}
load net {greyy:not.itm(9)} -pin  "ACC1-3:abs#1:if:acc" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/greyy:not.itm}
load net {greyy:not.itm(10)} -pin  "ACC1-3:abs#1:if:acc" {A(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/greyy:not.itm}
load net {greyy:not.itm(11)} -pin  "ACC1-3:abs#1:if:acc" {A(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/greyy:not.itm}
load net {greyy:not.itm(12)} -pin  "ACC1-3:abs#1:if:acc" {A(12)} -attr vt d -attr @path {/mean_vga/mean_vga:core/greyy:not.itm}
load net {PWR} -pin  "ACC1-3:abs#1:if:acc" {B(0)} -attr @path {/mean_vga/mean_vga:core/C1_1#1}
load net {ACC1-3:abs#1:if:acc.itm(0)} -pin  "ACC1-3:abs#1:if:acc" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:abs#1:if:acc.itm}
load net {ACC1-3:abs#1:if:acc.itm(1)} -pin  "ACC1-3:abs#1:if:acc" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:abs#1:if:acc.itm}
load net {ACC1-3:abs#1:if:acc.itm(2)} -pin  "ACC1-3:abs#1:if:acc" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:abs#1:if:acc.itm}
load net {ACC1-3:abs#1:if:acc.itm(3)} -pin  "ACC1-3:abs#1:if:acc" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:abs#1:if:acc.itm}
load net {ACC1-3:abs#1:if:acc.itm(4)} -pin  "ACC1-3:abs#1:if:acc" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:abs#1:if:acc.itm}
load net {ACC1-3:abs#1:if:acc.itm(5)} -pin  "ACC1-3:abs#1:if:acc" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:abs#1:if:acc.itm}
load net {ACC1-3:abs#1:if:acc.itm(6)} -pin  "ACC1-3:abs#1:if:acc" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:abs#1:if:acc.itm}
load net {ACC1-3:abs#1:if:acc.itm(7)} -pin  "ACC1-3:abs#1:if:acc" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:abs#1:if:acc.itm}
load net {ACC1-3:abs#1:if:acc.itm(8)} -pin  "ACC1-3:abs#1:if:acc" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:abs#1:if:acc.itm}
load net {ACC1-3:abs#1:if:acc.itm(9)} -pin  "ACC1-3:abs#1:if:acc" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:abs#1:if:acc.itm}
load net {ACC1-3:abs#1:if:acc.itm(10)} -pin  "ACC1-3:abs#1:if:acc" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:abs#1:if:acc.itm}
load net {ACC1-3:abs#1:if:acc.itm(11)} -pin  "ACC1-3:abs#1:if:acc" {Z(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:abs#1:if:acc.itm}
load net {ACC1-3:abs#1:if:acc.itm(12)} -pin  "ACC1-3:abs#1:if:acc" {Z(12)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:abs#1:if:acc.itm}
load inst "mux#1" "mux(2,13)" "INTERFACE" -attr xrf 61596 -attr oid 773 -attr vt d -attr @path {/mean_vga/mean_vga:core/mux#1} -attr area 11.953499 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(13,1,2)"
load net {ACC1-3:abs#1:if:acc.itm(0)} -pin  "mux#1" {A0(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:abs#1:if:acc.itm}
load net {ACC1-3:abs#1:if:acc.itm(1)} -pin  "mux#1" {A0(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:abs#1:if:acc.itm}
load net {ACC1-3:abs#1:if:acc.itm(2)} -pin  "mux#1" {A0(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:abs#1:if:acc.itm}
load net {ACC1-3:abs#1:if:acc.itm(3)} -pin  "mux#1" {A0(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:abs#1:if:acc.itm}
load net {ACC1-3:abs#1:if:acc.itm(4)} -pin  "mux#1" {A0(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:abs#1:if:acc.itm}
load net {ACC1-3:abs#1:if:acc.itm(5)} -pin  "mux#1" {A0(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:abs#1:if:acc.itm}
load net {ACC1-3:abs#1:if:acc.itm(6)} -pin  "mux#1" {A0(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:abs#1:if:acc.itm}
load net {ACC1-3:abs#1:if:acc.itm(7)} -pin  "mux#1" {A0(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:abs#1:if:acc.itm}
load net {ACC1-3:abs#1:if:acc.itm(8)} -pin  "mux#1" {A0(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:abs#1:if:acc.itm}
load net {ACC1-3:abs#1:if:acc.itm(9)} -pin  "mux#1" {A0(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:abs#1:if:acc.itm}
load net {ACC1-3:abs#1:if:acc.itm(10)} -pin  "mux#1" {A0(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:abs#1:if:acc.itm}
load net {ACC1-3:abs#1:if:acc.itm(11)} -pin  "mux#1" {A0(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:abs#1:if:acc.itm}
load net {ACC1-3:abs#1:if:acc.itm(12)} -pin  "mux#1" {A0(12)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:abs#1:if:acc.itm}
load net {ACC1:if:acc.tmp(0)} -pin  "mux#1" {A1(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC1:if:acc.psp.sva).itm}
load net {ACC1:if:acc.tmp(1)} -pin  "mux#1" {A1(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC1:if:acc.psp.sva).itm}
load net {ACC1:if:acc.tmp(2)} -pin  "mux#1" {A1(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC1:if:acc.psp.sva).itm}
load net {ACC1:if:acc.tmp(3)} -pin  "mux#1" {A1(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC1:if:acc.psp.sva).itm}
load net {ACC1:if:acc.tmp(4)} -pin  "mux#1" {A1(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC1:if:acc.psp.sva).itm}
load net {ACC1:if:acc.tmp(5)} -pin  "mux#1" {A1(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC1:if:acc.psp.sva).itm}
load net {ACC1:if:acc.tmp(6)} -pin  "mux#1" {A1(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC1:if:acc.psp.sva).itm}
load net {ACC1:if:acc.tmp(7)} -pin  "mux#1" {A1(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC1:if:acc.psp.sva).itm}
load net {ACC1:if:acc.tmp(8)} -pin  "mux#1" {A1(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC1:if:acc.psp.sva).itm}
load net {ACC1:if:acc.tmp(9)} -pin  "mux#1" {A1(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC1:if:acc.psp.sva).itm}
load net {ACC1:if:acc.tmp(10)} -pin  "mux#1" {A1(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC1:if:acc.psp.sva).itm}
load net {ACC1:if:acc.tmp(11)} -pin  "mux#1" {A1(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC1:if:acc.psp.sva).itm}
load net {ACC1:if:acc.tmp(12)} -pin  "mux#1" {A1(12)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(ACC1:if:acc.psp.sva).itm}
load net {ACC1:if:acc.tmp(13)} -pin  "mux#1" {S(0)} -attr @path {/mean_vga/mean_vga:core/slc(ACC1:if:acc.tmp).itm}
load net {mux#1.itm(0)} -pin  "mux#1" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/mux#1.itm}
load net {mux#1.itm(1)} -pin  "mux#1" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/mux#1.itm}
load net {mux#1.itm(2)} -pin  "mux#1" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/mux#1.itm}
load net {mux#1.itm(3)} -pin  "mux#1" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/mux#1.itm}
load net {mux#1.itm(4)} -pin  "mux#1" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/mux#1.itm}
load net {mux#1.itm(5)} -pin  "mux#1" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/mux#1.itm}
load net {mux#1.itm(6)} -pin  "mux#1" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/mux#1.itm}
load net {mux#1.itm(7)} -pin  "mux#1" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/mux#1.itm}
load net {mux#1.itm(8)} -pin  "mux#1" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/mux#1.itm}
load net {mux#1.itm(9)} -pin  "mux#1" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/mux#1.itm}
load net {mux#1.itm(10)} -pin  "mux#1" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/mux#1.itm}
load net {mux#1.itm(11)} -pin  "mux#1" {Z(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/mux#1.itm}
load net {mux#1.itm(12)} -pin  "mux#1" {Z(12)} -attr vt d -attr @path {/mean_vga/mean_vga:core/mux#1.itm}
load inst "ACC1-3:acc#16" "add(13,0,13,0,14)" "INTERFACE" -attr xrf 61597 -attr oid 774 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:acc#16} -attr area 14.215154 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(13,0,13,0,14)"
load net {abs:mux#1.itm(0)} -pin  "ACC1-3:acc#16" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/abs:mux#1.itm}
load net {abs:mux#1.itm(1)} -pin  "ACC1-3:acc#16" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/abs:mux#1.itm}
load net {abs:mux#1.itm(2)} -pin  "ACC1-3:acc#16" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/abs:mux#1.itm}
load net {abs:mux#1.itm(3)} -pin  "ACC1-3:acc#16" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/abs:mux#1.itm}
load net {abs:mux#1.itm(4)} -pin  "ACC1-3:acc#16" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/abs:mux#1.itm}
load net {abs:mux#1.itm(5)} -pin  "ACC1-3:acc#16" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/abs:mux#1.itm}
load net {abs:mux#1.itm(6)} -pin  "ACC1-3:acc#16" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/abs:mux#1.itm}
load net {abs:mux#1.itm(7)} -pin  "ACC1-3:acc#16" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/abs:mux#1.itm}
load net {abs:mux#1.itm(8)} -pin  "ACC1-3:acc#16" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/abs:mux#1.itm}
load net {abs:mux#1.itm(9)} -pin  "ACC1-3:acc#16" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/abs:mux#1.itm}
load net {abs:mux#1.itm(10)} -pin  "ACC1-3:acc#16" {A(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/abs:mux#1.itm}
load net {abs:mux#1.itm(11)} -pin  "ACC1-3:acc#16" {A(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/abs:mux#1.itm}
load net {abs:mux#1.itm(12)} -pin  "ACC1-3:acc#16" {A(12)} -attr vt d -attr @path {/mean_vga/mean_vga:core/abs:mux#1.itm}
load net {mux#1.itm(0)} -pin  "ACC1-3:acc#16" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/mux#1.itm}
load net {mux#1.itm(1)} -pin  "ACC1-3:acc#16" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/mux#1.itm}
load net {mux#1.itm(2)} -pin  "ACC1-3:acc#16" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/mux#1.itm}
load net {mux#1.itm(3)} -pin  "ACC1-3:acc#16" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/mux#1.itm}
load net {mux#1.itm(4)} -pin  "ACC1-3:acc#16" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/mux#1.itm}
load net {mux#1.itm(5)} -pin  "ACC1-3:acc#16" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/mux#1.itm}
load net {mux#1.itm(6)} -pin  "ACC1-3:acc#16" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/mux#1.itm}
load net {mux#1.itm(7)} -pin  "ACC1-3:acc#16" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/mux#1.itm}
load net {mux#1.itm(8)} -pin  "ACC1-3:acc#16" {B(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/mux#1.itm}
load net {mux#1.itm(9)} -pin  "ACC1-3:acc#16" {B(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/mux#1.itm}
load net {mux#1.itm(10)} -pin  "ACC1-3:acc#16" {B(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/mux#1.itm}
load net {mux#1.itm(11)} -pin  "ACC1-3:acc#16" {B(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/mux#1.itm}
load net {mux#1.itm(12)} -pin  "ACC1-3:acc#16" {B(12)} -attr vt d -attr @path {/mean_vga/mean_vga:core/mux#1.itm}
load net {ACC1-3:acc#16.psp(0)} -pin  "ACC1-3:acc#16" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:acc#16.psp}
load net {ACC1-3:acc#16.psp(1)} -pin  "ACC1-3:acc#16" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:acc#16.psp}
load net {ACC1-3:acc#16.psp(2)} -pin  "ACC1-3:acc#16" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:acc#16.psp}
load net {ACC1-3:acc#16.psp(3)} -pin  "ACC1-3:acc#16" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:acc#16.psp}
load net {ACC1-3:acc#16.psp(4)} -pin  "ACC1-3:acc#16" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:acc#16.psp}
load net {ACC1-3:acc#16.psp(5)} -pin  "ACC1-3:acc#16" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:acc#16.psp}
load net {ACC1-3:acc#16.psp(6)} -pin  "ACC1-3:acc#16" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:acc#16.psp}
load net {ACC1-3:acc#16.psp(7)} -pin  "ACC1-3:acc#16" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:acc#16.psp}
load net {ACC1-3:acc#16.psp(8)} -pin  "ACC1-3:acc#16" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:acc#16.psp}
load net {ACC1-3:acc#16.psp(9)} -pin  "ACC1-3:acc#16" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:acc#16.psp}
load net {ACC1-3:acc#16.psp(10)} -pin  "ACC1-3:acc#16" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:acc#16.psp}
load net {ACC1-3:acc#16.psp(11)} -pin  "ACC1-3:acc#16" {Z(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:acc#16.psp}
load net {ACC1-3:acc#16.psp(12)} -pin  "ACC1-3:acc#16" {Z(12)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:acc#16.psp}
load net {ACC1-3:acc#16.psp(13)} -pin  "ACC1-3:acc#16" {Z(13)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:acc#16.psp}
load inst "ACC1:acc#73" "add(10,0,10,0,11)" "INTERFACE" -attr xrf 61598 -attr oid 775 -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#73} -attr area 11.241230 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,0,11)"
load net {regs.regs:slc(regs.regs(2))#4.itm(0)} -pin  "ACC1:acc#73" {A(0)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#4.itm}
load net {regs.regs:slc(regs.regs(2))#4.itm(1)} -pin  "ACC1:acc#73" {A(1)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#4.itm}
load net {regs.regs:slc(regs.regs(2))#4.itm(2)} -pin  "ACC1:acc#73" {A(2)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#4.itm}
load net {regs.regs:slc(regs.regs(2))#4.itm(3)} -pin  "ACC1:acc#73" {A(3)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#4.itm}
load net {regs.regs:slc(regs.regs(2))#4.itm(4)} -pin  "ACC1:acc#73" {A(4)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#4.itm}
load net {regs.regs:slc(regs.regs(2))#4.itm(5)} -pin  "ACC1:acc#73" {A(5)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#4.itm}
load net {regs.regs:slc(regs.regs(2))#4.itm(6)} -pin  "ACC1:acc#73" {A(6)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#4.itm}
load net {regs.regs:slc(regs.regs(2))#4.itm(7)} -pin  "ACC1:acc#73" {A(7)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#4.itm}
load net {regs.regs:slc(regs.regs(2))#4.itm(8)} -pin  "ACC1:acc#73" {A(8)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#4.itm}
load net {regs.regs:slc(regs.regs(2))#4.itm(9)} -pin  "ACC1:acc#73" {A(9)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#4.itm}
load net {regs.regs:slc(regs.regs(2))#5.itm(0)} -pin  "ACC1:acc#73" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#5.itm}
load net {regs.regs:slc(regs.regs(2))#5.itm(1)} -pin  "ACC1:acc#73" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#5.itm}
load net {regs.regs:slc(regs.regs(2))#5.itm(2)} -pin  "ACC1:acc#73" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#5.itm}
load net {regs.regs:slc(regs.regs(2))#5.itm(3)} -pin  "ACC1:acc#73" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#5.itm}
load net {regs.regs:slc(regs.regs(2))#5.itm(4)} -pin  "ACC1:acc#73" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#5.itm}
load net {regs.regs:slc(regs.regs(2))#5.itm(5)} -pin  "ACC1:acc#73" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#5.itm}
load net {regs.regs:slc(regs.regs(2))#5.itm(6)} -pin  "ACC1:acc#73" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#5.itm}
load net {regs.regs:slc(regs.regs(2))#5.itm(7)} -pin  "ACC1:acc#73" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#5.itm}
load net {regs.regs:slc(regs.regs(2))#5.itm(8)} -pin  "ACC1:acc#73" {B(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#5.itm}
load net {regs.regs:slc(regs.regs(2))#5.itm(9)} -pin  "ACC1:acc#73" {B(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#5.itm}
load net {ACC1:acc#73.itm(0)} -pin  "ACC1:acc#73" {Z(0)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#73.itm}
load net {ACC1:acc#73.itm(1)} -pin  "ACC1:acc#73" {Z(1)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#73.itm}
load net {ACC1:acc#73.itm(2)} -pin  "ACC1:acc#73" {Z(2)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#73.itm}
load net {ACC1:acc#73.itm(3)} -pin  "ACC1:acc#73" {Z(3)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#73.itm}
load net {ACC1:acc#73.itm(4)} -pin  "ACC1:acc#73" {Z(4)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#73.itm}
load net {ACC1:acc#73.itm(5)} -pin  "ACC1:acc#73" {Z(5)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#73.itm}
load net {ACC1:acc#73.itm(6)} -pin  "ACC1:acc#73" {Z(6)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#73.itm}
load net {ACC1:acc#73.itm(7)} -pin  "ACC1:acc#73" {Z(7)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#73.itm}
load net {ACC1:acc#73.itm(8)} -pin  "ACC1:acc#73" {Z(8)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#73.itm}
load net {ACC1:acc#73.itm(9)} -pin  "ACC1:acc#73" {Z(9)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#73.itm}
load net {ACC1:acc#73.itm(10)} -pin  "ACC1:acc#73" {Z(10)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#73.itm}
load inst "ACC1-3:acc#5" "add(11,0,10,0,12)" "INTERFACE" -attr xrf 61599 -attr oid 776 -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1-3:acc#5} -attr area 12.236292 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,0,12)"
load net {ACC1:acc#73.itm(0)} -pin  "ACC1-3:acc#5" {A(0)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#73.itm}
load net {ACC1:acc#73.itm(1)} -pin  "ACC1-3:acc#5" {A(1)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#73.itm}
load net {ACC1:acc#73.itm(2)} -pin  "ACC1-3:acc#5" {A(2)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#73.itm}
load net {ACC1:acc#73.itm(3)} -pin  "ACC1-3:acc#5" {A(3)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#73.itm}
load net {ACC1:acc#73.itm(4)} -pin  "ACC1-3:acc#5" {A(4)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#73.itm}
load net {ACC1:acc#73.itm(5)} -pin  "ACC1-3:acc#5" {A(5)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#73.itm}
load net {ACC1:acc#73.itm(6)} -pin  "ACC1-3:acc#5" {A(6)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#73.itm}
load net {ACC1:acc#73.itm(7)} -pin  "ACC1-3:acc#5" {A(7)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#73.itm}
load net {ACC1:acc#73.itm(8)} -pin  "ACC1-3:acc#5" {A(8)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#73.itm}
load net {ACC1:acc#73.itm(9)} -pin  "ACC1-3:acc#5" {A(9)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#73.itm}
load net {ACC1:acc#73.itm(10)} -pin  "ACC1-3:acc#5" {A(10)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#73.itm}
load net {regs.regs:slc(regs.regs(2))#3.itm(0)} -pin  "ACC1-3:acc#5" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#3.itm}
load net {regs.regs:slc(regs.regs(2))#3.itm(1)} -pin  "ACC1-3:acc#5" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#3.itm}
load net {regs.regs:slc(regs.regs(2))#3.itm(2)} -pin  "ACC1-3:acc#5" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#3.itm}
load net {regs.regs:slc(regs.regs(2))#3.itm(3)} -pin  "ACC1-3:acc#5" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#3.itm}
load net {regs.regs:slc(regs.regs(2))#3.itm(4)} -pin  "ACC1-3:acc#5" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#3.itm}
load net {regs.regs:slc(regs.regs(2))#3.itm(5)} -pin  "ACC1-3:acc#5" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#3.itm}
load net {regs.regs:slc(regs.regs(2))#3.itm(6)} -pin  "ACC1-3:acc#5" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#3.itm}
load net {regs.regs:slc(regs.regs(2))#3.itm(7)} -pin  "ACC1-3:acc#5" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#3.itm}
load net {regs.regs:slc(regs.regs(2))#3.itm(8)} -pin  "ACC1-3:acc#5" {B(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#3.itm}
load net {regs.regs:slc(regs.regs(2))#3.itm(9)} -pin  "ACC1-3:acc#5" {B(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#3.itm}
load net {acc#5.psp.sva(0)} -pin  "ACC1-3:acc#5" {Z(0)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/acc#5.psp.sva}
load net {acc#5.psp.sva(1)} -pin  "ACC1-3:acc#5" {Z(1)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/acc#5.psp.sva}
load net {acc#5.psp.sva(2)} -pin  "ACC1-3:acc#5" {Z(2)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/acc#5.psp.sva}
load net {acc#5.psp.sva(3)} -pin  "ACC1-3:acc#5" {Z(3)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/acc#5.psp.sva}
load net {acc#5.psp.sva(4)} -pin  "ACC1-3:acc#5" {Z(4)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/acc#5.psp.sva}
load net {acc#5.psp.sva(5)} -pin  "ACC1-3:acc#5" {Z(5)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/acc#5.psp.sva}
load net {acc#5.psp.sva(6)} -pin  "ACC1-3:acc#5" {Z(6)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/acc#5.psp.sva}
load net {acc#5.psp.sva(7)} -pin  "ACC1-3:acc#5" {Z(7)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/acc#5.psp.sva}
load net {acc#5.psp.sva(8)} -pin  "ACC1-3:acc#5" {Z(8)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/acc#5.psp.sva}
load net {acc#5.psp.sva(9)} -pin  "ACC1-3:acc#5" {Z(9)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/acc#5.psp.sva}
load net {acc#5.psp.sva(10)} -pin  "ACC1-3:acc#5" {Z(10)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/acc#5.psp.sva}
load net {acc#5.psp.sva(11)} -pin  "ACC1-3:acc#5" {Z(11)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/acc#5.psp.sva}
load inst "ACC1:acc#28" "add(10,0,10,0,11)" "INTERFACE" -attr xrf 61600 -attr oid 777 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#28} -attr area 11.241230 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,0,11)"
load net {vin:rsc:mgc_in_wire.d(40)} -pin  "ACC1:acc#28" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#3.itm}
load net {vin:rsc:mgc_in_wire.d(41)} -pin  "ACC1:acc#28" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#3.itm}
load net {vin:rsc:mgc_in_wire.d(42)} -pin  "ACC1:acc#28" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#3.itm}
load net {vin:rsc:mgc_in_wire.d(43)} -pin  "ACC1:acc#28" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#3.itm}
load net {vin:rsc:mgc_in_wire.d(44)} -pin  "ACC1:acc#28" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#3.itm}
load net {vin:rsc:mgc_in_wire.d(45)} -pin  "ACC1:acc#28" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#3.itm}
load net {vin:rsc:mgc_in_wire.d(46)} -pin  "ACC1:acc#28" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#3.itm}
load net {vin:rsc:mgc_in_wire.d(47)} -pin  "ACC1:acc#28" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#3.itm}
load net {vin:rsc:mgc_in_wire.d(48)} -pin  "ACC1:acc#28" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#3.itm}
load net {vin:rsc:mgc_in_wire.d(49)} -pin  "ACC1:acc#28" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#3.itm}
load net {vin:rsc:mgc_in_wire.d(30)} -pin  "ACC1:acc#28" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#4.itm}
load net {vin:rsc:mgc_in_wire.d(31)} -pin  "ACC1:acc#28" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#4.itm}
load net {vin:rsc:mgc_in_wire.d(32)} -pin  "ACC1:acc#28" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#4.itm}
load net {vin:rsc:mgc_in_wire.d(33)} -pin  "ACC1:acc#28" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#4.itm}
load net {vin:rsc:mgc_in_wire.d(34)} -pin  "ACC1:acc#28" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#4.itm}
load net {vin:rsc:mgc_in_wire.d(35)} -pin  "ACC1:acc#28" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#4.itm}
load net {vin:rsc:mgc_in_wire.d(36)} -pin  "ACC1:acc#28" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#4.itm}
load net {vin:rsc:mgc_in_wire.d(37)} -pin  "ACC1:acc#28" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#4.itm}
load net {vin:rsc:mgc_in_wire.d(38)} -pin  "ACC1:acc#28" {B(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#4.itm}
load net {vin:rsc:mgc_in_wire.d(39)} -pin  "ACC1:acc#28" {B(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#4.itm}
load net {ACC1:acc#28.itm(0)} -pin  "ACC1:acc#28" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#28.itm}
load net {ACC1:acc#28.itm(1)} -pin  "ACC1:acc#28" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#28.itm}
load net {ACC1:acc#28.itm(2)} -pin  "ACC1:acc#28" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#28.itm}
load net {ACC1:acc#28.itm(3)} -pin  "ACC1:acc#28" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#28.itm}
load net {ACC1:acc#28.itm(4)} -pin  "ACC1:acc#28" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#28.itm}
load net {ACC1:acc#28.itm(5)} -pin  "ACC1:acc#28" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#28.itm}
load net {ACC1:acc#28.itm(6)} -pin  "ACC1:acc#28" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#28.itm}
load net {ACC1:acc#28.itm(7)} -pin  "ACC1:acc#28" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#28.itm}
load net {ACC1:acc#28.itm(8)} -pin  "ACC1:acc#28" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#28.itm}
load net {ACC1:acc#28.itm(9)} -pin  "ACC1:acc#28" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#28.itm}
load net {ACC1:acc#28.itm(10)} -pin  "ACC1:acc#28" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#28.itm}
load inst "ACC1-1:acc#5" "add(11,0,10,0,12)" "INTERFACE" -attr xrf 61601 -attr oid 778 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-1:acc#5} -attr area 12.236292 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,0,12)"
load net {ACC1:acc#28.itm(0)} -pin  "ACC1-1:acc#5" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#28.itm}
load net {ACC1:acc#28.itm(1)} -pin  "ACC1-1:acc#5" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#28.itm}
load net {ACC1:acc#28.itm(2)} -pin  "ACC1-1:acc#5" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#28.itm}
load net {ACC1:acc#28.itm(3)} -pin  "ACC1-1:acc#5" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#28.itm}
load net {ACC1:acc#28.itm(4)} -pin  "ACC1-1:acc#5" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#28.itm}
load net {ACC1:acc#28.itm(5)} -pin  "ACC1-1:acc#5" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#28.itm}
load net {ACC1:acc#28.itm(6)} -pin  "ACC1-1:acc#5" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#28.itm}
load net {ACC1:acc#28.itm(7)} -pin  "ACC1-1:acc#5" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#28.itm}
load net {ACC1:acc#28.itm(8)} -pin  "ACC1-1:acc#5" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#28.itm}
load net {ACC1:acc#28.itm(9)} -pin  "ACC1-1:acc#5" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#28.itm}
load net {ACC1:acc#28.itm(10)} -pin  "ACC1-1:acc#5" {A(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#28.itm}
load net {vin:rsc:mgc_in_wire.d(50)} -pin  "ACC1-1:acc#5" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#5.itm}
load net {vin:rsc:mgc_in_wire.d(51)} -pin  "ACC1-1:acc#5" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#5.itm}
load net {vin:rsc:mgc_in_wire.d(52)} -pin  "ACC1-1:acc#5" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#5.itm}
load net {vin:rsc:mgc_in_wire.d(53)} -pin  "ACC1-1:acc#5" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#5.itm}
load net {vin:rsc:mgc_in_wire.d(54)} -pin  "ACC1-1:acc#5" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#5.itm}
load net {vin:rsc:mgc_in_wire.d(55)} -pin  "ACC1-1:acc#5" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#5.itm}
load net {vin:rsc:mgc_in_wire.d(56)} -pin  "ACC1-1:acc#5" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#5.itm}
load net {vin:rsc:mgc_in_wire.d(57)} -pin  "ACC1-1:acc#5" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#5.itm}
load net {vin:rsc:mgc_in_wire.d(58)} -pin  "ACC1-1:acc#5" {B(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#5.itm}
load net {vin:rsc:mgc_in_wire.d(59)} -pin  "ACC1-1:acc#5" {B(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#5.itm}
load net {acc#5.psp#1.sva(0)} -pin  "ACC1-1:acc#5" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#5.psp#1.sva}
load net {acc#5.psp#1.sva(1)} -pin  "ACC1-1:acc#5" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#5.psp#1.sva}
load net {acc#5.psp#1.sva(2)} -pin  "ACC1-1:acc#5" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#5.psp#1.sva}
load net {acc#5.psp#1.sva(3)} -pin  "ACC1-1:acc#5" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#5.psp#1.sva}
load net {acc#5.psp#1.sva(4)} -pin  "ACC1-1:acc#5" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#5.psp#1.sva}
load net {acc#5.psp#1.sva(5)} -pin  "ACC1-1:acc#5" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#5.psp#1.sva}
load net {acc#5.psp#1.sva(6)} -pin  "ACC1-1:acc#5" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#5.psp#1.sva}
load net {acc#5.psp#1.sva(7)} -pin  "ACC1-1:acc#5" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#5.psp#1.sva}
load net {acc#5.psp#1.sva(8)} -pin  "ACC1-1:acc#5" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#5.psp#1.sva}
load net {acc#5.psp#1.sva(9)} -pin  "ACC1-1:acc#5" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#5.psp#1.sva}
load net {acc#5.psp#1.sva(10)} -pin  "ACC1-1:acc#5" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#5.psp#1.sva}
load net {acc#5.psp#1.sva(11)} -pin  "ACC1-1:acc#5" {Z(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#5.psp#1.sva}
load inst "ACC1:acc#90" "add(7,0,6,0,8)" "INTERFACE" -attr xrf 61602 -attr oid 779 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#90} -attr area 8.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(7,0,7,1,9)"
load net {PWR} -pin  "ACC1:acc#90" {A(0)} -attr @path {/mean_vga/mean_vga:core/conc#496.itm}
load net {acc#9.psp.sva(9)} -pin  "ACC1:acc#90" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#496.itm}
load net {acc#9.psp.sva(9)} -pin  "ACC1:acc#90" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#496.itm}
load net {GND} -pin  "ACC1:acc#90" {A(3)} -attr @path {/mean_vga/mean_vga:core/conc#496.itm}
load net {acc#9.psp.sva(5)} -pin  "ACC1:acc#90" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#496.itm}
load net {GND} -pin  "ACC1:acc#90" {A(5)} -attr @path {/mean_vga/mean_vga:core/conc#496.itm}
load net {acc#9.psp.sva(7)} -pin  "ACC1:acc#90" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#496.itm}
load net {acc.imod#7.sva(1)} -pin  "ACC1:acc#90" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#497.itm}
load net {acc#9.psp.sva(6)} -pin  "ACC1:acc#90" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#497.itm}
load net {GND} -pin  "ACC1:acc#90" {B(2)} -attr @path {/mean_vga/mean_vga:core/conc#497.itm}
load net {acc#9.psp.sva(6)} -pin  "ACC1:acc#90" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#497.itm}
load net {GND} -pin  "ACC1:acc#90" {B(4)} -attr @path {/mean_vga/mean_vga:core/conc#497.itm}
load net {acc#9.psp.sva(6)} -pin  "ACC1:acc#90" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#497.itm}
load net {ACC1:acc#90.itm(0)} -pin  "ACC1:acc#90" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#90.itm}
load net {ACC1:acc#90.itm(1)} -pin  "ACC1:acc#90" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#90.itm}
load net {ACC1:acc#90.itm(2)} -pin  "ACC1:acc#90" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#90.itm}
load net {ACC1:acc#90.itm(3)} -pin  "ACC1:acc#90" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#90.itm}
load net {ACC1:acc#90.itm(4)} -pin  "ACC1:acc#90" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#90.itm}
load net {ACC1:acc#90.itm(5)} -pin  "ACC1:acc#90" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#90.itm}
load net {ACC1:acc#90.itm(6)} -pin  "ACC1:acc#90" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#90.itm}
load net {ACC1:acc#90.itm(7)} -pin  "ACC1:acc#90" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#90.itm}
load inst "ACC1-3:not#49" "not(1)" "INTERFACE" -attr xrf 61603 -attr oid 780 -attr @path {/mean_vga/mean_vga:core/ACC1-3:not#49} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc.imod#7.sva(1)} -pin  "ACC1-3:not#49" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(acc.imod#7.sva)#2.itm}
load net {ACC1-3:not#49.itm} -pin  "ACC1-3:not#49" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1-3:not#49.itm}
load inst "ACC1-3:not#68" "not(1)" "INTERFACE" -attr xrf 61604 -attr oid 781 -attr @path {/mean_vga/mean_vga:core/ACC1-3:not#68} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc.imod#7.sva(2)} -pin  "ACC1-3:not#68" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(acc.imod#7.sva)#4.itm}
load net {ACC1-3:not#68.itm} -pin  "ACC1-3:not#68" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1-3:not#68.itm}
load inst "ACC1:acc#95" "add(3,-1,2,0,3)" "INTERFACE" -attr xrf 61605 -attr oid 782 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#95} -attr area 4.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,1,5)"
load net {PWR} -pin  "ACC1:acc#95" {A(0)} -attr @path {/mean_vga/mean_vga:core/conc#498.itm}
load net {acc.imod#7.sva(0)} -pin  "ACC1:acc#95" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#498.itm}
load net {PWR} -pin  "ACC1:acc#95" {A(2)} -attr @path {/mean_vga/mean_vga:core/conc#498.itm}
load net {ACC1-3:not#68.itm} -pin  "ACC1:acc#95" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#354.itm}
load net {ACC1-3:not#49.itm} -pin  "ACC1:acc#95" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#354.itm}
load net {ACC1:acc#95.itm(0)} -pin  "ACC1:acc#95" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#95.itm}
load net {ACC1:acc#95.itm(1)} -pin  "ACC1:acc#95" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#95.itm}
load net {ACC1:acc#95.itm(2)} -pin  "ACC1:acc#95" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#95.itm}
load inst "ACC1-3:not#63" "not(1)" "INTERFACE" -attr xrf 61606 -attr oid 783 -attr @path {/mean_vga/mean_vga:core/ACC1-3:not#63} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {ACC1:acc#95.itm(2)} -pin  "ACC1-3:not#63" {A(0)} -attr @path {/mean_vga/mean_vga:core/ACC1:slc#65.itm}
load net {ACC1-3:not#63.itm} -pin  "ACC1-3:not#63" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1-3:not#63.itm}
load inst "ACC1:acc#92" "add(9,-1,8,0,9)" "INTERFACE" -attr xrf 61607 -attr oid 784 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#92} -attr area 10.253676 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(9,0,8,0,10)"
load net {PWR} -pin  "ACC1:acc#92" {A(0)} -attr @path {/mean_vga/mean_vga:core/conc#495.itm}
load net {acc#9.psp.sva(5)} -pin  "ACC1:acc#92" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#495.itm}
load net {acc#9.psp.sva(5)} -pin  "ACC1:acc#92" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#495.itm}
load net {GND} -pin  "ACC1:acc#92" {A(3)} -attr @path {/mean_vga/mean_vga:core/conc#495.itm}
load net {acc#9.psp.sva(9)} -pin  "ACC1:acc#92" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#495.itm}
load net {GND} -pin  "ACC1:acc#92" {A(5)} -attr @path {/mean_vga/mean_vga:core/conc#495.itm}
load net {acc#9.psp.sva(9)} -pin  "ACC1:acc#92" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#495.itm}
load net {GND} -pin  "ACC1:acc#92" {A(7)} -attr @path {/mean_vga/mean_vga:core/conc#495.itm}
load net {acc#9.psp.sva(9)} -pin  "ACC1:acc#92" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#495.itm}
load net {ACC1-3:not#63.itm} -pin  "ACC1:acc#92" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#351.itm}
load net {ACC1:acc#90.itm(1)} -pin  "ACC1:acc#92" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#351.itm}
load net {ACC1:acc#90.itm(2)} -pin  "ACC1:acc#92" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#351.itm}
load net {ACC1:acc#90.itm(3)} -pin  "ACC1:acc#92" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#351.itm}
load net {ACC1:acc#90.itm(4)} -pin  "ACC1:acc#92" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#351.itm}
load net {ACC1:acc#90.itm(5)} -pin  "ACC1:acc#92" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#351.itm}
load net {ACC1:acc#90.itm(6)} -pin  "ACC1:acc#92" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#351.itm}
load net {ACC1:acc#90.itm(7)} -pin  "ACC1:acc#92" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#351.itm}
load net {ACC1:acc#92.itm(0)} -pin  "ACC1:acc#92" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#92.itm}
load net {ACC1:acc#92.itm(1)} -pin  "ACC1:acc#92" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#92.itm}
load net {ACC1:acc#92.itm(2)} -pin  "ACC1:acc#92" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#92.itm}
load net {ACC1:acc#92.itm(3)} -pin  "ACC1:acc#92" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#92.itm}
load net {ACC1:acc#92.itm(4)} -pin  "ACC1:acc#92" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#92.itm}
load net {ACC1:acc#92.itm(5)} -pin  "ACC1:acc#92" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#92.itm}
load net {ACC1:acc#92.itm(6)} -pin  "ACC1:acc#92" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#92.itm}
load net {ACC1:acc#92.itm(7)} -pin  "ACC1:acc#92" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#92.itm}
load net {ACC1:acc#92.itm(8)} -pin  "ACC1:acc#92" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#92.itm}
load inst "ACC1:acc#102" "add(8,0,8,0,9)" "INTERFACE" -attr xrf 61608 -attr oid 785 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#102} -attr area 9.259614 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(8,0,8,0,9)"
load net {acc#9.psp.sva(7)} -pin  "ACC1:acc#102" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#494.itm}
load net {acc#9.psp.sva(7)} -pin  "ACC1:acc#102" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#494.itm}
load net {GND} -pin  "ACC1:acc#102" {A(2)} -attr @path {/mean_vga/mean_vga:core/conc#494.itm}
load net {acc#9.psp.sva(11)} -pin  "ACC1:acc#102" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#494.itm}
load net {GND} -pin  "ACC1:acc#102" {A(4)} -attr @path {/mean_vga/mean_vga:core/conc#494.itm}
load net {acc#9.psp.sva(11)} -pin  "ACC1:acc#102" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#494.itm}
load net {GND} -pin  "ACC1:acc#102" {A(6)} -attr @path {/mean_vga/mean_vga:core/conc#494.itm}
load net {acc#9.psp.sva(11)} -pin  "ACC1:acc#102" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#494.itm}
load net {ACC1:acc#92.itm(1)} -pin  "ACC1:acc#102" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#72.itm}
load net {ACC1:acc#92.itm(2)} -pin  "ACC1:acc#102" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#72.itm}
load net {ACC1:acc#92.itm(3)} -pin  "ACC1:acc#102" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#72.itm}
load net {ACC1:acc#92.itm(4)} -pin  "ACC1:acc#102" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#72.itm}
load net {ACC1:acc#92.itm(5)} -pin  "ACC1:acc#102" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#72.itm}
load net {ACC1:acc#92.itm(6)} -pin  "ACC1:acc#102" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#72.itm}
load net {ACC1:acc#92.itm(7)} -pin  "ACC1:acc#102" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#72.itm}
load net {ACC1:acc#92.itm(8)} -pin  "ACC1:acc#102" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#72.itm}
load net {ACC1:acc#102.itm(0)} -pin  "ACC1:acc#102" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#102.itm}
load net {ACC1:acc#102.itm(1)} -pin  "ACC1:acc#102" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#102.itm}
load net {ACC1:acc#102.itm(2)} -pin  "ACC1:acc#102" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#102.itm}
load net {ACC1:acc#102.itm(3)} -pin  "ACC1:acc#102" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#102.itm}
load net {ACC1:acc#102.itm(4)} -pin  "ACC1:acc#102" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#102.itm}
load net {ACC1:acc#102.itm(5)} -pin  "ACC1:acc#102" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#102.itm}
load net {ACC1:acc#102.itm(6)} -pin  "ACC1:acc#102" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#102.itm}
load net {ACC1:acc#102.itm(7)} -pin  "ACC1:acc#102" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#102.itm}
load net {ACC1:acc#102.itm(8)} -pin  "ACC1:acc#102" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#102.itm}
load inst "ACC1:acc#87" "add(3,0,3,1,4)" "INTERFACE" -attr xrf 61609 -attr oid 786 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#87} -attr area 4.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,1,5)"
load net {PWR} -pin  "ACC1:acc#87" {A(0)} -attr @path {/mean_vga/mean_vga:core/conc#503.itm}
load net {acc#9.psp.sva(1)} -pin  "ACC1:acc#87" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#503.itm}
load net {acc#9.psp.sva(3)} -pin  "ACC1:acc#87" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#503.itm}
load net {acc#9.psp.sva(3)} -pin  "ACC1:acc#87" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#504.itm}
load net {acc#9.psp.sva(2)} -pin  "ACC1:acc#87" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#504.itm}
load net {PWR} -pin  "ACC1:acc#87" {B(2)} -attr @path {/mean_vga/mean_vga:core/conc#504.itm}
load net {ACC1:acc#87.itm(0)} -pin  "ACC1:acc#87" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#87.itm}
load net {ACC1:acc#87.itm(1)} -pin  "ACC1:acc#87" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#87.itm}
load net {ACC1:acc#87.itm(2)} -pin  "ACC1:acc#87" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#87.itm}
load net {ACC1:acc#87.itm(3)} -pin  "ACC1:acc#87" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#87.itm}
load inst "ACC1:acc#88" "add(4,1,3,1,5)" "INTERFACE" -attr xrf 61610 -attr oid 787 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#88} -attr area 5.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,1,3,1,5)"
load net {PWR} -pin  "ACC1:acc#88" {A(0)} -attr @path {/mean_vga/mean_vga:core/conc#502.itm}
load net {ACC1:acc#87.itm(1)} -pin  "ACC1:acc#88" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#502.itm}
load net {ACC1:acc#87.itm(2)} -pin  "ACC1:acc#88" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#502.itm}
load net {ACC1:acc#87.itm(3)} -pin  "ACC1:acc#88" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#502.itm}
load net {acc#9.psp.sva(4)} -pin  "ACC1:acc#88" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#343.itm}
load net {acc#10.psp.sva(2)} -pin  "ACC1:acc#88" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#343.itm}
load net {acc#10.psp.sva(3)} -pin  "ACC1:acc#88" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#343.itm}
load net {ACC1:acc#88.itm(0)} -pin  "ACC1:acc#88" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#88.itm}
load net {ACC1:acc#88.itm(1)} -pin  "ACC1:acc#88" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#88.itm}
load net {ACC1:acc#88.itm(2)} -pin  "ACC1:acc#88" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#88.itm}
load net {ACC1:acc#88.itm(3)} -pin  "ACC1:acc#88" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#88.itm}
load net {ACC1:acc#88.itm(4)} -pin  "ACC1:acc#88" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#88.itm}
load inst "ACC1:acc#89" "add(5,1,5,0,7)" "INTERFACE" -attr xrf 61611 -attr oid 788 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#89} -attr area 6.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,1,7)"
load net {PWR} -pin  "ACC1:acc#89" {A(0)} -attr @path {/mean_vga/mean_vga:core/conc#501.itm}
load net {ACC1:acc#88.itm(1)} -pin  "ACC1:acc#89" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#501.itm}
load net {ACC1:acc#88.itm(2)} -pin  "ACC1:acc#89" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#501.itm}
load net {ACC1:acc#88.itm(3)} -pin  "ACC1:acc#89" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#501.itm}
load net {ACC1:acc#88.itm(4)} -pin  "ACC1:acc#89" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#501.itm}
load net {acc#10.psp.sva(1)} -pin  "ACC1:acc#89" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#345.itm}
load net {acc#9.psp.sva(11)} -pin  "ACC1:acc#89" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#345.itm}
load net {acc#9.psp.sva(11)} -pin  "ACC1:acc#89" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#345.itm}
load net {acc#9.psp.sva(4)} -pin  "ACC1:acc#89" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#345.itm}
load net {acc#9.psp.sva(7)} -pin  "ACC1:acc#89" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#345.itm}
load net {ACC1:acc#89.itm(0)} -pin  "ACC1:acc#89" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#89.itm}
load net {ACC1:acc#89.itm(1)} -pin  "ACC1:acc#89" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#89.itm}
load net {ACC1:acc#89.itm(2)} -pin  "ACC1:acc#89" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#89.itm}
load net {ACC1:acc#89.itm(3)} -pin  "ACC1:acc#89" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#89.itm}
load net {ACC1:acc#89.itm(4)} -pin  "ACC1:acc#89" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#89.itm}
load net {ACC1:acc#89.itm(5)} -pin  "ACC1:acc#89" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#89.itm}
load net {ACC1:acc#89.itm(6)} -pin  "ACC1:acc#89" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#89.itm}
load inst "ACC1-3:not#64" "not(1)" "INTERFACE" -attr xrf 61612 -attr oid 789 -attr @path {/mean_vga/mean_vga:core/ACC1-3:not#64} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc.imod#7.sva(2)} -pin  "ACC1-3:not#64" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(acc.imod#7.sva)#3.itm}
load net {ACC1-3:not#64.itm} -pin  "ACC1-3:not#64" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1-3:not#64.itm}
load inst "ACC1:acc#91" "add(8,0,7,1,9)" "INTERFACE" -attr xrf 61613 -attr oid 790 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#91} -attr area 9.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(8,0,7,1,9)"
load net {PWR} -pin  "ACC1:acc#91" {A(0)} -attr @path {/mean_vga/mean_vga:core/conc#500.itm}
load net {acc#9.psp.sva(8)} -pin  "ACC1:acc#91" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#500.itm}
load net {GND} -pin  "ACC1:acc#91" {A(2)} -attr @path {/mean_vga/mean_vga:core/conc#500.itm}
load net {acc#9.psp.sva(8)} -pin  "ACC1:acc#91" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#500.itm}
load net {GND} -pin  "ACC1:acc#91" {A(4)} -attr @path {/mean_vga/mean_vga:core/conc#500.itm}
load net {acc#9.psp.sva(8)} -pin  "ACC1:acc#91" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#500.itm}
load net {GND} -pin  "ACC1:acc#91" {A(6)} -attr @path {/mean_vga/mean_vga:core/conc#500.itm}
load net {acc#9.psp.sva(8)} -pin  "ACC1:acc#91" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#500.itm}
load net {ACC1-3:not#64.itm} -pin  "ACC1:acc#91" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#349.itm}
load net {ACC1:acc#89.itm(1)} -pin  "ACC1:acc#91" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#349.itm}
load net {ACC1:acc#89.itm(2)} -pin  "ACC1:acc#91" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#349.itm}
load net {ACC1:acc#89.itm(3)} -pin  "ACC1:acc#91" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#349.itm}
load net {ACC1:acc#89.itm(4)} -pin  "ACC1:acc#91" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#349.itm}
load net {ACC1:acc#89.itm(5)} -pin  "ACC1:acc#91" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#349.itm}
load net {ACC1:acc#89.itm(6)} -pin  "ACC1:acc#91" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#349.itm}
load net {ACC1:acc#91.itm(0)} -pin  "ACC1:acc#91" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#91.itm}
load net {ACC1:acc#91.itm(1)} -pin  "ACC1:acc#91" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#91.itm}
load net {ACC1:acc#91.itm(2)} -pin  "ACC1:acc#91" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#91.itm}
load net {ACC1:acc#91.itm(3)} -pin  "ACC1:acc#91" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#91.itm}
load net {ACC1:acc#91.itm(4)} -pin  "ACC1:acc#91" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#91.itm}
load net {ACC1:acc#91.itm(5)} -pin  "ACC1:acc#91" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#91.itm}
load net {ACC1:acc#91.itm(6)} -pin  "ACC1:acc#91" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#91.itm}
load net {ACC1:acc#91.itm(7)} -pin  "ACC1:acc#91" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#91.itm}
load net {ACC1:acc#91.itm(8)} -pin  "ACC1:acc#91" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#91.itm}
load inst "ACC1:acc#93" "add(9,0,8,1,10)" "INTERFACE" -attr xrf 61614 -attr oid 791 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#93} -attr area 10.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(9,0,8,1,10)"
load net {acc#9.psp.sva(10)} -pin  "ACC1:acc#93" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#499.itm}
load net {GND} -pin  "ACC1:acc#93" {A(1)} -attr @path {/mean_vga/mean_vga:core/conc#499.itm}
load net {acc#9.psp.sva(10)} -pin  "ACC1:acc#93" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#499.itm}
load net {GND} -pin  "ACC1:acc#93" {A(3)} -attr @path {/mean_vga/mean_vga:core/conc#499.itm}
load net {acc#9.psp.sva(10)} -pin  "ACC1:acc#93" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#499.itm}
load net {GND} -pin  "ACC1:acc#93" {A(5)} -attr @path {/mean_vga/mean_vga:core/conc#499.itm}
load net {acc#9.psp.sva(10)} -pin  "ACC1:acc#93" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#499.itm}
load net {GND} -pin  "ACC1:acc#93" {A(7)} -attr @path {/mean_vga/mean_vga:core/conc#499.itm}
load net {acc#9.psp.sva(10)} -pin  "ACC1:acc#93" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#499.itm}
load net {ACC1:acc#91.itm(1)} -pin  "ACC1:acc#93" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#63.itm}
load net {ACC1:acc#91.itm(2)} -pin  "ACC1:acc#93" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#63.itm}
load net {ACC1:acc#91.itm(3)} -pin  "ACC1:acc#93" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#63.itm}
load net {ACC1:acc#91.itm(4)} -pin  "ACC1:acc#93" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#63.itm}
load net {ACC1:acc#91.itm(5)} -pin  "ACC1:acc#93" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#63.itm}
load net {ACC1:acc#91.itm(6)} -pin  "ACC1:acc#93" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#63.itm}
load net {ACC1:acc#91.itm(7)} -pin  "ACC1:acc#93" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#63.itm}
load net {ACC1:acc#91.itm(8)} -pin  "ACC1:acc#93" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#63.itm}
load net {ACC1:acc#93.itm(0)} -pin  "ACC1:acc#93" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#93.itm}
load net {ACC1:acc#93.itm(1)} -pin  "ACC1:acc#93" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#93.itm}
load net {ACC1:acc#93.itm(2)} -pin  "ACC1:acc#93" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#93.itm}
load net {ACC1:acc#93.itm(3)} -pin  "ACC1:acc#93" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#93.itm}
load net {ACC1:acc#93.itm(4)} -pin  "ACC1:acc#93" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#93.itm}
load net {ACC1:acc#93.itm(5)} -pin  "ACC1:acc#93" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#93.itm}
load net {ACC1:acc#93.itm(6)} -pin  "ACC1:acc#93" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#93.itm}
load net {ACC1:acc#93.itm(7)} -pin  "ACC1:acc#93" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#93.itm}
load net {ACC1:acc#93.itm(8)} -pin  "ACC1:acc#93" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#93.itm}
load net {ACC1:acc#93.itm(9)} -pin  "ACC1:acc#93" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#93.itm}
load inst "ACC1-3:acc#14" "add(10,0,10,1,12)" "INTERFACE" -attr xrf 61615 -attr oid 792 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:acc#14} -attr area 11.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12)"
load net {ACC1:acc#102.itm(0)} -pin  "ACC1-3:acc#14" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#369.itm}
load net {ACC1:acc#102.itm(1)} -pin  "ACC1-3:acc#14" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#369.itm}
load net {ACC1:acc#102.itm(2)} -pin  "ACC1-3:acc#14" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#369.itm}
load net {ACC1:acc#102.itm(3)} -pin  "ACC1-3:acc#14" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#369.itm}
load net {ACC1:acc#102.itm(4)} -pin  "ACC1-3:acc#14" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#369.itm}
load net {ACC1:acc#102.itm(5)} -pin  "ACC1-3:acc#14" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#369.itm}
load net {ACC1:acc#102.itm(6)} -pin  "ACC1-3:acc#14" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#369.itm}
load net {ACC1:acc#102.itm(7)} -pin  "ACC1-3:acc#14" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#369.itm}
load net {ACC1:acc#102.itm(8)} -pin  "ACC1-3:acc#14" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#369.itm}
load net {acc#9.psp.sva(11)} -pin  "ACC1-3:acc#14" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#369.itm}
load net {ACC1:acc#93.itm(0)} -pin  "ACC1-3:acc#14" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#93.itm}
load net {ACC1:acc#93.itm(1)} -pin  "ACC1-3:acc#14" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#93.itm}
load net {ACC1:acc#93.itm(2)} -pin  "ACC1-3:acc#14" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#93.itm}
load net {ACC1:acc#93.itm(3)} -pin  "ACC1-3:acc#14" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#93.itm}
load net {ACC1:acc#93.itm(4)} -pin  "ACC1-3:acc#14" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#93.itm}
load net {ACC1:acc#93.itm(5)} -pin  "ACC1-3:acc#14" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#93.itm}
load net {ACC1:acc#93.itm(6)} -pin  "ACC1-3:acc#14" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#93.itm}
load net {ACC1:acc#93.itm(7)} -pin  "ACC1-3:acc#14" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#93.itm}
load net {ACC1:acc#93.itm(8)} -pin  "ACC1-3:acc#14" {B(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#93.itm}
load net {ACC1:acc#93.itm(9)} -pin  "ACC1-3:acc#14" {B(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#93.itm}
load net {ACC1:acc#12.psp.sva(0)} -pin  "ACC1-3:acc#14" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#12.psp.sva}
load net {ACC1:acc#12.psp.sva(1)} -pin  "ACC1-3:acc#14" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#12.psp.sva}
load net {ACC1:acc#12.psp.sva(2)} -pin  "ACC1-3:acc#14" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#12.psp.sva}
load net {ACC1:acc#12.psp.sva(3)} -pin  "ACC1-3:acc#14" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#12.psp.sva}
load net {ACC1:acc#12.psp.sva(4)} -pin  "ACC1-3:acc#14" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#12.psp.sva}
load net {ACC1:acc#12.psp.sva(5)} -pin  "ACC1-3:acc#14" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#12.psp.sva}
load net {ACC1:acc#12.psp.sva(6)} -pin  "ACC1-3:acc#14" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#12.psp.sva}
load net {ACC1:acc#12.psp.sva(7)} -pin  "ACC1-3:acc#14" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#12.psp.sva}
load net {ACC1:acc#12.psp.sva(8)} -pin  "ACC1-3:acc#14" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#12.psp.sva}
load net {ACC1:acc#12.psp.sva(9)} -pin  "ACC1-3:acc#14" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#12.psp.sva}
load net {ACC1:acc#12.psp.sva(10)} -pin  "ACC1-3:acc#14" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#12.psp.sva}
load net {ACC1:acc#12.psp.sva(11)} -pin  "ACC1-3:acc#14" {Z(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#12.psp.sva}
load inst "ACC1-3:not#20" "not(1)" "INTERFACE" -attr xrf 61616 -attr oid 793 -attr vt c -attr @path {/mean_vga/mean_vga:core/ACC1-3:not#20} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc#5.psp.sva(3)} -pin  "ACC1-3:not#20" {A(0)} -attr vt c -attr @path {/mean_vga/mean_vga:core/slc(acc#5.psp.sva)#6.itm}
load net {ACC1-3:not#20.itm} -pin  "ACC1-3:not#20" {Z(0)} -attr vt c -attr @path {/mean_vga/mean_vga:core/ACC1-3:not#20.itm}
load inst "ACC1:acc#75" "add(2,0,2,0,3)" "INTERFACE" -attr xrf 61617 -attr oid 794 -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#75} -attr area 3.310766 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,2,0,3)"
load net {PWR} -pin  "ACC1:acc#75" {A(0)} -attr @path {/mean_vga/mean_vga:core/conc#507.itm}
load net {ACC1-3:not#20.itm} -pin  "ACC1:acc#75" {A(1)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/conc#507.itm}
load net {acc#5.psp.sva(8)} -pin  "ACC1:acc#75" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#321.itm}
load net {acc#5.psp.sva(4)} -pin  "ACC1:acc#75" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#321.itm}
load net {ACC1:acc#75.itm(0)} -pin  "ACC1:acc#75" {Z(0)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#75.itm}
load net {ACC1:acc#75.itm(1)} -pin  "ACC1:acc#75" {Z(1)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#75.itm}
load net {ACC1:acc#75.itm(2)} -pin  "ACC1:acc#75" {Z(2)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#75.itm}
load inst "ACC1-3:not#21" "not(1)" "INTERFACE" -attr xrf 61618 -attr oid 795 -attr @path {/mean_vga/mean_vga:core/ACC1-3:not#21} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc#5.psp.sva(5)} -pin  "ACC1-3:not#21" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(acc#5.psp.sva)#3.itm}
load net {ACC1-3:not#21.itm} -pin  "ACC1-3:not#21" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1-3:not#21.itm}
load inst "ACC1-3:not#22" "not(1)" "INTERFACE" -attr xrf 61619 -attr oid 796 -attr @path {/mean_vga/mean_vga:core/ACC1-3:not#22} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc#5.psp.sva(7)} -pin  "ACC1-3:not#22" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(acc#5.psp.sva)#2.itm}
load net {ACC1-3:not#22.itm} -pin  "ACC1-3:not#22" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1-3:not#22.itm}
load inst "ACC1:acc#74" "add(2,0,2,0,3)" "INTERFACE" -attr xrf 61620 -attr oid 797 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#74} -attr area 3.310766 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,2,0,3)"
load net {PWR} -pin  "ACC1:acc#74" {A(0)} -attr @path {/mean_vga/mean_vga:core/conc#508.itm}
load net {ACC1-3:not#21.itm} -pin  "ACC1:acc#74" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#508.itm}
load net {ACC1-3:not#22.itm} -pin  "ACC1:acc#74" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#319.itm}
load net {acc#5.psp.sva(6)} -pin  "ACC1:acc#74" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#319.itm}
load net {ACC1:acc#74.itm(0)} -pin  "ACC1:acc#74" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#74.itm}
load net {ACC1:acc#74.itm(1)} -pin  "ACC1:acc#74" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#74.itm}
load net {ACC1:acc#74.itm(2)} -pin  "ACC1:acc#74" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#74.itm}
load inst "ACC1:acc#77" "add(3,0,3,0,4)" "INTERFACE" -attr xrf 61621 -attr oid 798 -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#77} -attr area 4.302074 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,0,4)"
load net {PWR} -pin  "ACC1:acc#77" {A(0)} -attr @path {/mean_vga/mean_vga:core/conc#506.itm}
load net {ACC1:acc#75.itm(1)} -pin  "ACC1:acc#77" {A(1)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/conc#506.itm}
load net {ACC1:acc#75.itm(2)} -pin  "ACC1:acc#77" {A(2)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/conc#506.itm}
load net {acc#5.psp.sva(10)} -pin  "ACC1:acc#77" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#325.itm}
load net {ACC1:acc#74.itm(1)} -pin  "ACC1:acc#77" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#325.itm}
load net {ACC1:acc#74.itm(2)} -pin  "ACC1:acc#77" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#325.itm}
load net {ACC1:acc#77.itm(0)} -pin  "ACC1:acc#77" {Z(0)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#77.itm}
load net {ACC1:acc#77.itm(1)} -pin  "ACC1:acc#77" {Z(1)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#77.itm}
load net {ACC1:acc#77.itm(2)} -pin  "ACC1:acc#77" {Z(2)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#77.itm}
load net {ACC1:acc#77.itm(3)} -pin  "ACC1:acc#77" {Z(3)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#77.itm}
load inst "ACC1-3:not#19" "not(1)" "INTERFACE" -attr xrf 61622 -attr oid 799 -attr @path {/mean_vga/mean_vga:core/ACC1-3:not#19} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc#5.psp.sva(1)} -pin  "ACC1-3:not#19" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(acc#5.psp.sva)#5.itm}
load net {ACC1-3:not#19.itm} -pin  "ACC1-3:not#19" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1-3:not#19.itm}
load inst "ACC1-3:not#23" "not(1)" "INTERFACE" -attr xrf 61623 -attr oid 800 -attr @path {/mean_vga/mean_vga:core/ACC1-3:not#23} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc#5.psp.sva(9)} -pin  "ACC1-3:not#23" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(acc#5.psp.sva)#4.itm}
load net {ACC1-3:not#23.itm} -pin  "ACC1-3:not#23" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1-3:not#23.itm}
load inst "ACC1:acc#76" "add(2,0,2,0,3)" "INTERFACE" -attr xrf 61624 -attr oid 801 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#76} -attr area 3.310766 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,2,0,3)"
load net {PWR} -pin  "ACC1:acc#76" {A(0)} -attr @path {/mean_vga/mean_vga:core/conc#509.itm}
load net {ACC1-3:not#19.itm} -pin  "ACC1:acc#76" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#509.itm}
load net {ACC1-3:not#23.itm} -pin  "ACC1:acc#76" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#323.itm}
load net {acc#5.psp.sva(2)} -pin  "ACC1:acc#76" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#323.itm}
load net {ACC1:acc#76.itm(0)} -pin  "ACC1:acc#76" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#76.itm}
load net {ACC1:acc#76.itm(1)} -pin  "ACC1:acc#76" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#76.itm}
load net {ACC1:acc#76.itm(2)} -pin  "ACC1:acc#76" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#76.itm}
load inst "ACC1-3:not#24" "not(1)" "INTERFACE" -attr xrf 61625 -attr oid 802 -attr @path {/mean_vga/mean_vga:core/ACC1-3:not#24} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc#5.psp.sva(11)} -pin  "ACC1-3:not#24" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(acc#5.psp.sva)#10.itm}
load net {ACC1-3:not#24.itm} -pin  "ACC1-3:not#24" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1-3:not#24.itm}
load inst "ACC1:acc#78" "add(4,0,3,0,5)" "INTERFACE" -attr xrf 61626 -attr oid 803 -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#78} -attr area 5.293382 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,4,0,5)"
load net {PWR} -pin  "ACC1:acc#78" {A(0)} -attr @path {/mean_vga/mean_vga:core/conc#505.itm}
load net {ACC1:acc#77.itm(1)} -pin  "ACC1:acc#78" {A(1)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/conc#505.itm}
load net {ACC1:acc#77.itm(2)} -pin  "ACC1:acc#78" {A(2)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/conc#505.itm}
load net {ACC1:acc#77.itm(3)} -pin  "ACC1:acc#78" {A(3)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/conc#505.itm}
load net {ACC1-3:not#24.itm} -pin  "ACC1:acc#78" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#327.itm}
load net {ACC1:acc#76.itm(1)} -pin  "ACC1:acc#78" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#327.itm}
load net {ACC1:acc#76.itm(2)} -pin  "ACC1:acc#78" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#327.itm}
load net {ACC1:acc#78.itm(0)} -pin  "ACC1:acc#78" {Z(0)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#78.itm}
load net {ACC1:acc#78.itm(1)} -pin  "ACC1:acc#78" {Z(1)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#78.itm}
load net {ACC1:acc#78.itm(2)} -pin  "ACC1:acc#78" {Z(2)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#78.itm}
load net {ACC1:acc#78.itm(3)} -pin  "ACC1:acc#78" {Z(3)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#78.itm}
load net {ACC1:acc#78.itm(4)} -pin  "ACC1:acc#78" {Z(4)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#78.itm}
load inst "ACC1-3:acc#6" "add(4,-1,4,-1,4)" "INTERFACE" -attr xrf 61627 -attr oid 804 -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1-3:acc#6} -attr area 5.293382 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,4,0,4)"
load net {ACC1:acc#78.itm(1)} -pin  "ACC1-3:acc#6" {A(0)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:slc#53.itm}
load net {ACC1:acc#78.itm(2)} -pin  "ACC1-3:acc#6" {A(1)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:slc#53.itm}
load net {ACC1:acc#78.itm(3)} -pin  "ACC1-3:acc#6" {A(2)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:slc#53.itm}
load net {ACC1:acc#78.itm(4)} -pin  "ACC1-3:acc#6" {A(3)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:slc#53.itm}
load net {acc#5.psp.sva(0)} -pin  "ACC1-3:acc#6" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#510.itm}
load net {PWR} -pin  "ACC1-3:acc#6" {B(1)} -attr @path {/mean_vga/mean_vga:core/conc#510.itm}
load net {GND} -pin  "ACC1-3:acc#6" {B(2)} -attr @path {/mean_vga/mean_vga:core/conc#510.itm}
load net {PWR} -pin  "ACC1-3:acc#6" {B(3)} -attr @path {/mean_vga/mean_vga:core/conc#510.itm}
load net {acc#6.psp.sva(0)} -pin  "ACC1-3:acc#6" {Z(0)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/acc#6.psp.sva}
load net {acc#6.psp.sva(1)} -pin  "ACC1-3:acc#6" {Z(1)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/acc#6.psp.sva}
load net {acc#6.psp.sva(2)} -pin  "ACC1-3:acc#6" {Z(2)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/acc#6.psp.sva}
load net {acc#6.psp.sva(3)} -pin  "ACC1-3:acc#6" {Z(3)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/acc#6.psp.sva}
load inst "ACC1:acc#79" "add(1,1,1,0,2)" "INTERFACE" -attr xrf 61628 -attr oid 805 -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#79} -attr area 2.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(1,0,1,1,2)"
load net {acc#6.psp.sva(1)} -pin  "ACC1:acc#79" {A(0)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/slc(acc#6.psp.sva)#2.itm}
load net {acc#6.psp.sva(0)} -pin  "ACC1:acc#79" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(acc#6.psp.sva)#3.itm}
load net {ACC1:acc#79.itm(0)} -pin  "ACC1:acc#79" {Z(0)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#79.itm}
load net {ACC1:acc#79.itm(1)} -pin  "ACC1:acc#79" {Z(1)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#79.itm}
load inst "ACC1-3:acc#7" "add(2,1,2,1,3)" "INTERFACE" -attr xrf 61629 -attr oid 806 -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1-3:acc#7} -attr area 3.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,1,2,1,3)"
load net {ACC1:acc#79.itm(0)} -pin  "ACC1-3:acc#7" {A(0)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#79.itm}
load net {ACC1:acc#79.itm(1)} -pin  "ACC1-3:acc#7" {A(1)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/ACC1:acc#79.itm}
load net {acc#6.psp.sva(2)} -pin  "ACC1-3:acc#7" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(acc#6.psp.sva)#1.itm}
load net {acc#6.psp.sva(3)} -pin  "ACC1-3:acc#7" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(acc#6.psp.sva)#1.itm}
load net {acc.imod#4.sva(0)} -pin  "ACC1-3:acc#7" {Z(0)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/acc.imod#4.sva}
load net {acc.imod#4.sva(1)} -pin  "ACC1-3:acc#7" {Z(1)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/acc.imod#4.sva}
load net {acc.imod#4.sva(2)} -pin  "ACC1-3:acc#7" {Z(2)} -attr vt dc -attr @path {/mean_vga/mean_vga:core/acc.imod#4.sva}
load inst "ACC1:if:not#49" "not(1)" "INTERFACE" -attr xrf 61630 -attr oid 807 -attr @path {/mean_vga/mean_vga:core/ACC1:if:not#49} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc#5.psp#1.sva(3)} -pin  "ACC1:if:not#49" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(acc#5.psp#1.sva)#6.itm}
load net {ACC1:if:not#49.itm} -pin  "ACC1:if:not#49" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1:if:not#49.itm}
load inst "ACC1:acc#30" "add(2,0,2,0,3)" "INTERFACE" -attr xrf 61631 -attr oid 808 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#30} -attr area 3.310766 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,2,0,3)"
load net {PWR} -pin  "ACC1:acc#30" {A(0)} -attr @path {/mean_vga/mean_vga:core/conc#513.itm}
load net {ACC1:if:not#49.itm} -pin  "ACC1:acc#30" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#513.itm}
load net {acc#5.psp#1.sva(8)} -pin  "ACC1:acc#30" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#247.itm}
load net {acc#5.psp#1.sva(4)} -pin  "ACC1:acc#30" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#247.itm}
load net {ACC1:acc#30.itm(0)} -pin  "ACC1:acc#30" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#30.itm}
load net {ACC1:acc#30.itm(1)} -pin  "ACC1:acc#30" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#30.itm}
load net {ACC1:acc#30.itm(2)} -pin  "ACC1:acc#30" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#30.itm}
load inst "ACC1:not#90" "not(1)" "INTERFACE" -attr xrf 61632 -attr oid 809 -attr @path {/mean_vga/mean_vga:core/ACC1:not#90} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc#5.psp#1.sva(5)} -pin  "ACC1:not#90" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(acc#5.psp#1.sva)#4.itm}
load net {ACC1:not#90.itm} -pin  "ACC1:not#90" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1:not#90.itm}
load inst "ACC1:if:not#45" "not(1)" "INTERFACE" -attr xrf 61633 -attr oid 810 -attr @path {/mean_vga/mean_vga:core/ACC1:if:not#45} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc#5.psp#1.sva(7)} -pin  "ACC1:if:not#45" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(acc#5.psp#1.sva)#19.itm}
load net {ACC1:if:not#45.itm} -pin  "ACC1:if:not#45" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1:if:not#45.itm}
load inst "ACC1:acc#29" "add(2,0,2,0,3)" "INTERFACE" -attr xrf 61634 -attr oid 811 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#29} -attr area 3.310766 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,2,0,3)"
load net {PWR} -pin  "ACC1:acc#29" {A(0)} -attr @path {/mean_vga/mean_vga:core/conc#514.itm}
load net {ACC1:not#90.itm} -pin  "ACC1:acc#29" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#514.itm}
load net {ACC1:if:not#45.itm} -pin  "ACC1:acc#29" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#245.itm}
load net {acc#5.psp#1.sva(6)} -pin  "ACC1:acc#29" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#245.itm}
load net {ACC1:acc#29.itm(0)} -pin  "ACC1:acc#29" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#29.itm}
load net {ACC1:acc#29.itm(1)} -pin  "ACC1:acc#29" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#29.itm}
load net {ACC1:acc#29.itm(2)} -pin  "ACC1:acc#29" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#29.itm}
load inst "ACC1:acc#32" "add(3,0,3,0,4)" "INTERFACE" -attr xrf 61635 -attr oid 812 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#32} -attr area 4.302074 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,0,4)"
load net {PWR} -pin  "ACC1:acc#32" {A(0)} -attr @path {/mean_vga/mean_vga:core/conc#512.itm}
load net {ACC1:acc#30.itm(1)} -pin  "ACC1:acc#32" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#512.itm}
load net {ACC1:acc#30.itm(2)} -pin  "ACC1:acc#32" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#512.itm}
load net {acc#5.psp#1.sva(10)} -pin  "ACC1:acc#32" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#251.itm}
load net {ACC1:acc#29.itm(1)} -pin  "ACC1:acc#32" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#251.itm}
load net {ACC1:acc#29.itm(2)} -pin  "ACC1:acc#32" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#251.itm}
load net {ACC1:acc#32.itm(0)} -pin  "ACC1:acc#32" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#32.itm}
load net {ACC1:acc#32.itm(1)} -pin  "ACC1:acc#32" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#32.itm}
load net {ACC1:acc#32.itm(2)} -pin  "ACC1:acc#32" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#32.itm}
load net {ACC1:acc#32.itm(3)} -pin  "ACC1:acc#32" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#32.itm}
load inst "ACC1:if:not#47" "not(1)" "INTERFACE" -attr xrf 61636 -attr oid 813 -attr @path {/mean_vga/mean_vga:core/ACC1:if:not#47} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc#5.psp#1.sva(1)} -pin  "ACC1:if:not#47" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(acc#5.psp#1.sva)#9.itm}
load net {ACC1:if:not#47.itm} -pin  "ACC1:if:not#47" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1:if:not#47.itm}
load inst "ACC1-1:not#23" "not(1)" "INTERFACE" -attr xrf 61637 -attr oid 814 -attr @path {/mean_vga/mean_vga:core/ACC1-1:not#23} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc#5.psp#1.sva(9)} -pin  "ACC1-1:not#23" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(acc#5.psp#1.sva)#5.itm}
load net {ACC1-1:not#23.itm} -pin  "ACC1-1:not#23" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1-1:not#23.itm}
load inst "ACC1:acc#31" "add(2,0,2,0,3)" "INTERFACE" -attr xrf 61638 -attr oid 815 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#31} -attr area 3.310766 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,2,0,3)"
load net {PWR} -pin  "ACC1:acc#31" {A(0)} -attr @path {/mean_vga/mean_vga:core/conc#515.itm}
load net {ACC1:if:not#47.itm} -pin  "ACC1:acc#31" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#515.itm}
load net {ACC1-1:not#23.itm} -pin  "ACC1:acc#31" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#249.itm}
load net {acc#5.psp#1.sva(2)} -pin  "ACC1:acc#31" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#249.itm}
load net {ACC1:acc#31.itm(0)} -pin  "ACC1:acc#31" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#31.itm}
load net {ACC1:acc#31.itm(1)} -pin  "ACC1:acc#31" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#31.itm}
load net {ACC1:acc#31.itm(2)} -pin  "ACC1:acc#31" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#31.itm}
load inst "ACC1:not#92" "not(1)" "INTERFACE" -attr xrf 61639 -attr oid 816 -attr @path {/mean_vga/mean_vga:core/ACC1:not#92} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc#5.psp#1.sva(11)} -pin  "ACC1:not#92" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(acc#5.psp#1.sva)#10.itm}
load net {ACC1:not#92.itm} -pin  "ACC1:not#92" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1:not#92.itm}
load inst "ACC1:acc#33" "add(4,0,3,0,5)" "INTERFACE" -attr xrf 61640 -attr oid 817 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#33} -attr area 5.293382 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,4,0,5)"
load net {PWR} -pin  "ACC1:acc#33" {A(0)} -attr @path {/mean_vga/mean_vga:core/conc#511.itm}
load net {ACC1:acc#32.itm(1)} -pin  "ACC1:acc#33" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#511.itm}
load net {ACC1:acc#32.itm(2)} -pin  "ACC1:acc#33" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#511.itm}
load net {ACC1:acc#32.itm(3)} -pin  "ACC1:acc#33" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#511.itm}
load net {ACC1:not#92.itm} -pin  "ACC1:acc#33" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#253.itm}
load net {ACC1:acc#31.itm(1)} -pin  "ACC1:acc#33" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#253.itm}
load net {ACC1:acc#31.itm(2)} -pin  "ACC1:acc#33" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#253.itm}
load net {ACC1:acc#33.itm(0)} -pin  "ACC1:acc#33" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#33.itm}
load net {ACC1:acc#33.itm(1)} -pin  "ACC1:acc#33" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#33.itm}
load net {ACC1:acc#33.itm(2)} -pin  "ACC1:acc#33" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#33.itm}
load net {ACC1:acc#33.itm(3)} -pin  "ACC1:acc#33" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#33.itm}
load net {ACC1:acc#33.itm(4)} -pin  "ACC1:acc#33" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#33.itm}
load inst "ACC1-1:acc#6" "add(4,-1,4,-1,4)" "INTERFACE" -attr xrf 61641 -attr oid 818 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-1:acc#6} -attr area 5.293382 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,4,0,4)"
load net {ACC1:acc#33.itm(1)} -pin  "ACC1-1:acc#6" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#20.itm}
load net {ACC1:acc#33.itm(2)} -pin  "ACC1-1:acc#6" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#20.itm}
load net {ACC1:acc#33.itm(3)} -pin  "ACC1-1:acc#6" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#20.itm}
load net {ACC1:acc#33.itm(4)} -pin  "ACC1-1:acc#6" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#20.itm}
load net {acc#5.psp#1.sva(0)} -pin  "ACC1-1:acc#6" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#516.itm}
load net {PWR} -pin  "ACC1-1:acc#6" {B(1)} -attr @path {/mean_vga/mean_vga:core/conc#516.itm}
load net {GND} -pin  "ACC1-1:acc#6" {B(2)} -attr @path {/mean_vga/mean_vga:core/conc#516.itm}
load net {PWR} -pin  "ACC1-1:acc#6" {B(3)} -attr @path {/mean_vga/mean_vga:core/conc#516.itm}
load net {acc#6.psp#1.sva(0)} -pin  "ACC1-1:acc#6" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#6.psp#1.sva}
load net {acc#6.psp#1.sva(1)} -pin  "ACC1-1:acc#6" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#6.psp#1.sva}
load net {acc#6.psp#1.sva(2)} -pin  "ACC1-1:acc#6" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#6.psp#1.sva}
load net {acc#6.psp#1.sva(3)} -pin  "ACC1-1:acc#6" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#6.psp#1.sva}
load inst "ACC1:acc#34" "add(1,1,1,0,2)" "INTERFACE" -attr xrf 61642 -attr oid 819 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#34} -attr area 2.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(1,0,1,1,2)"
load net {acc#6.psp#1.sva(1)} -pin  "ACC1:acc#34" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(acc#6.psp#1.sva).itm}
load net {acc#6.psp#1.sva(0)} -pin  "ACC1:acc#34" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(acc#6.psp#1.sva)#2.itm}
load net {ACC1:acc#34.itm(0)} -pin  "ACC1:acc#34" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#34.itm}
load net {ACC1:acc#34.itm(1)} -pin  "ACC1:acc#34" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#34.itm}
load inst "ACC1-1:acc#7" "add(2,1,2,1,3)" "INTERFACE" -attr xrf 61643 -attr oid 820 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-1:acc#7} -attr area 3.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,1,2,1,3)"
load net {ACC1:acc#34.itm(0)} -pin  "ACC1-1:acc#7" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#34.itm}
load net {ACC1:acc#34.itm(1)} -pin  "ACC1-1:acc#7" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#34.itm}
load net {acc#6.psp#1.sva(2)} -pin  "ACC1-1:acc#7" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(acc#6.psp#1.sva)#1.itm}
load net {acc#6.psp#1.sva(3)} -pin  "ACC1-1:acc#7" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(acc#6.psp#1.sva)#1.itm}
load net {acc.imod#11.sva(0)} -pin  "ACC1-1:acc#7" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc.imod#11.sva}
load net {acc.imod#11.sva(1)} -pin  "ACC1-1:acc#7" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc.imod#11.sva}
load net {acc.imod#11.sva(2)} -pin  "ACC1-1:acc#7" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc.imod#11.sva}
load inst "ACC1:acc#22" "add(7,0,6,0,8)" "INTERFACE" -attr xrf 61644 -attr oid 821 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#22} -attr area 8.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(7,0,7,1,9)"
load net {PWR} -pin  "ACC1:acc#22" {A(0)} -attr @path {/mean_vga/mean_vga:core/conc#519.itm}
load net {acc#1.psp#1.sva(9)} -pin  "ACC1:acc#22" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#519.itm}
load net {acc#1.psp#1.sva(9)} -pin  "ACC1:acc#22" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#519.itm}
load net {GND} -pin  "ACC1:acc#22" {A(3)} -attr @path {/mean_vga/mean_vga:core/conc#519.itm}
load net {acc#1.psp#1.sva(5)} -pin  "ACC1:acc#22" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#519.itm}
load net {GND} -pin  "ACC1:acc#22" {A(5)} -attr @path {/mean_vga/mean_vga:core/conc#519.itm}
load net {acc#1.psp#1.sva(7)} -pin  "ACC1:acc#22" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#519.itm}
load net {acc.imod#9.sva(1)} -pin  "ACC1:acc#22" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#520.itm}
load net {acc#1.psp#1.sva(6)} -pin  "ACC1:acc#22" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#520.itm}
load net {GND} -pin  "ACC1:acc#22" {B(2)} -attr @path {/mean_vga/mean_vga:core/conc#520.itm}
load net {acc#1.psp#1.sva(6)} -pin  "ACC1:acc#22" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#520.itm}
load net {GND} -pin  "ACC1:acc#22" {B(4)} -attr @path {/mean_vga/mean_vga:core/conc#520.itm}
load net {acc#1.psp#1.sva(6)} -pin  "ACC1:acc#22" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#520.itm}
load net {ACC1:acc#22.itm(0)} -pin  "ACC1:acc#22" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#22.itm}
load net {ACC1:acc#22.itm(1)} -pin  "ACC1:acc#22" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#22.itm}
load net {ACC1:acc#22.itm(2)} -pin  "ACC1:acc#22" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#22.itm}
load net {ACC1:acc#22.itm(3)} -pin  "ACC1:acc#22" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#22.itm}
load net {ACC1:acc#22.itm(4)} -pin  "ACC1:acc#22" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#22.itm}
load net {ACC1:acc#22.itm(5)} -pin  "ACC1:acc#22" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#22.itm}
load net {ACC1:acc#22.itm(6)} -pin  "ACC1:acc#22" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#22.itm}
load net {ACC1:acc#22.itm(7)} -pin  "ACC1:acc#22" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#22.itm}
load inst "ACC1-1:not#13" "not(1)" "INTERFACE" -attr xrf 61645 -attr oid 822 -attr @path {/mean_vga/mean_vga:core/ACC1-1:not#13} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc.imod#9.sva(1)} -pin  "ACC1-1:not#13" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(acc.imod#9.sva)#2.itm}
load net {ACC1-1:not#13.itm} -pin  "ACC1-1:not#13" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1-1:not#13.itm}
load inst "ACC1-1:not#63" "not(1)" "INTERFACE" -attr xrf 61646 -attr oid 823 -attr @path {/mean_vga/mean_vga:core/ACC1-1:not#63} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc.imod#9.sva(2)} -pin  "ACC1-1:not#63" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(acc.imod#9.sva)#4.itm}
load net {ACC1-1:not#63.itm} -pin  "ACC1-1:not#63" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1-1:not#63.itm}
load inst "ACC1:acc#27" "add(3,-1,2,0,3)" "INTERFACE" -attr xrf 61647 -attr oid 824 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#27} -attr area 4.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,1,5)"
load net {PWR} -pin  "ACC1:acc#27" {A(0)} -attr @path {/mean_vga/mean_vga:core/conc#521.itm}
load net {acc.imod#9.sva(0)} -pin  "ACC1:acc#27" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#521.itm}
load net {PWR} -pin  "ACC1:acc#27" {A(2)} -attr @path {/mean_vga/mean_vga:core/conc#521.itm}
load net {ACC1-1:not#63.itm} -pin  "ACC1:acc#27" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#242.itm}
load net {ACC1-1:not#13.itm} -pin  "ACC1:acc#27" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#242.itm}
load net {ACC1:acc#27.itm(0)} -pin  "ACC1:acc#27" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#27.itm}
load net {ACC1:acc#27.itm(1)} -pin  "ACC1:acc#27" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#27.itm}
load net {ACC1:acc#27.itm(2)} -pin  "ACC1:acc#27" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#27.itm}
load inst "ACC1-1:not#57" "not(1)" "INTERFACE" -attr xrf 61648 -attr oid 825 -attr @path {/mean_vga/mean_vga:core/ACC1-1:not#57} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {ACC1:acc#27.itm(2)} -pin  "ACC1-1:not#57" {A(0)} -attr @path {/mean_vga/mean_vga:core/ACC1:slc#15.itm}
load net {ACC1-1:not#57.itm} -pin  "ACC1-1:not#57" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1-1:not#57.itm}
load inst "ACC1:acc#24" "add(9,-1,8,0,9)" "INTERFACE" -attr xrf 61649 -attr oid 826 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#24} -attr area 10.253676 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(9,0,8,0,10)"
load net {PWR} -pin  "ACC1:acc#24" {A(0)} -attr @path {/mean_vga/mean_vga:core/conc#518.itm}
load net {acc#1.psp#1.sva(5)} -pin  "ACC1:acc#24" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#518.itm}
load net {acc#1.psp#1.sva(5)} -pin  "ACC1:acc#24" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#518.itm}
load net {GND} -pin  "ACC1:acc#24" {A(3)} -attr @path {/mean_vga/mean_vga:core/conc#518.itm}
load net {acc#1.psp#1.sva(9)} -pin  "ACC1:acc#24" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#518.itm}
load net {GND} -pin  "ACC1:acc#24" {A(5)} -attr @path {/mean_vga/mean_vga:core/conc#518.itm}
load net {acc#1.psp#1.sva(9)} -pin  "ACC1:acc#24" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#518.itm}
load net {GND} -pin  "ACC1:acc#24" {A(7)} -attr @path {/mean_vga/mean_vga:core/conc#518.itm}
load net {acc#1.psp#1.sva(9)} -pin  "ACC1:acc#24" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#518.itm}
load net {ACC1-1:not#57.itm} -pin  "ACC1:acc#24" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#239.itm}
load net {ACC1:acc#22.itm(1)} -pin  "ACC1:acc#24" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#239.itm}
load net {ACC1:acc#22.itm(2)} -pin  "ACC1:acc#24" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#239.itm}
load net {ACC1:acc#22.itm(3)} -pin  "ACC1:acc#24" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#239.itm}
load net {ACC1:acc#22.itm(4)} -pin  "ACC1:acc#24" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#239.itm}
load net {ACC1:acc#22.itm(5)} -pin  "ACC1:acc#24" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#239.itm}
load net {ACC1:acc#22.itm(6)} -pin  "ACC1:acc#24" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#239.itm}
load net {ACC1:acc#22.itm(7)} -pin  "ACC1:acc#24" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#239.itm}
load net {ACC1:acc#24.itm(0)} -pin  "ACC1:acc#24" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#24.itm}
load net {ACC1:acc#24.itm(1)} -pin  "ACC1:acc#24" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#24.itm}
load net {ACC1:acc#24.itm(2)} -pin  "ACC1:acc#24" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#24.itm}
load net {ACC1:acc#24.itm(3)} -pin  "ACC1:acc#24" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#24.itm}
load net {ACC1:acc#24.itm(4)} -pin  "ACC1:acc#24" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#24.itm}
load net {ACC1:acc#24.itm(5)} -pin  "ACC1:acc#24" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#24.itm}
load net {ACC1:acc#24.itm(6)} -pin  "ACC1:acc#24" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#24.itm}
load net {ACC1:acc#24.itm(7)} -pin  "ACC1:acc#24" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#24.itm}
load net {ACC1:acc#24.itm(8)} -pin  "ACC1:acc#24" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#24.itm}
load inst "ACC1:acc#100" "add(8,0,8,0,9)" "INTERFACE" -attr xrf 61650 -attr oid 827 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#100} -attr area 9.259614 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(8,0,8,0,9)"
load net {acc#1.psp#1.sva(7)} -pin  "ACC1:acc#100" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#517.itm}
load net {acc#1.psp#1.sva(7)} -pin  "ACC1:acc#100" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#517.itm}
load net {GND} -pin  "ACC1:acc#100" {A(2)} -attr @path {/mean_vga/mean_vga:core/conc#517.itm}
load net {acc#1.psp#1.sva(11)} -pin  "ACC1:acc#100" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#517.itm}
load net {GND} -pin  "ACC1:acc#100" {A(4)} -attr @path {/mean_vga/mean_vga:core/conc#517.itm}
load net {acc#1.psp#1.sva(11)} -pin  "ACC1:acc#100" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#517.itm}
load net {GND} -pin  "ACC1:acc#100" {A(6)} -attr @path {/mean_vga/mean_vga:core/conc#517.itm}
load net {acc#1.psp#1.sva(11)} -pin  "ACC1:acc#100" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#517.itm}
load net {ACC1:acc#24.itm(1)} -pin  "ACC1:acc#100" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#70.itm}
load net {ACC1:acc#24.itm(2)} -pin  "ACC1:acc#100" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#70.itm}
load net {ACC1:acc#24.itm(3)} -pin  "ACC1:acc#100" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#70.itm}
load net {ACC1:acc#24.itm(4)} -pin  "ACC1:acc#100" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#70.itm}
load net {ACC1:acc#24.itm(5)} -pin  "ACC1:acc#100" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#70.itm}
load net {ACC1:acc#24.itm(6)} -pin  "ACC1:acc#100" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#70.itm}
load net {ACC1:acc#24.itm(7)} -pin  "ACC1:acc#100" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#70.itm}
load net {ACC1:acc#24.itm(8)} -pin  "ACC1:acc#100" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#70.itm}
load net {ACC1:acc#100.itm(0)} -pin  "ACC1:acc#100" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#100.itm}
load net {ACC1:acc#100.itm(1)} -pin  "ACC1:acc#100" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#100.itm}
load net {ACC1:acc#100.itm(2)} -pin  "ACC1:acc#100" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#100.itm}
load net {ACC1:acc#100.itm(3)} -pin  "ACC1:acc#100" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#100.itm}
load net {ACC1:acc#100.itm(4)} -pin  "ACC1:acc#100" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#100.itm}
load net {ACC1:acc#100.itm(5)} -pin  "ACC1:acc#100" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#100.itm}
load net {ACC1:acc#100.itm(6)} -pin  "ACC1:acc#100" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#100.itm}
load net {ACC1:acc#100.itm(7)} -pin  "ACC1:acc#100" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#100.itm}
load net {ACC1:acc#100.itm(8)} -pin  "ACC1:acc#100" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#100.itm}
load inst "ACC1:acc#19" "add(3,0,3,1,4)" "INTERFACE" -attr xrf 61651 -attr oid 828 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#19} -attr area 4.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,1,5)"
load net {PWR} -pin  "ACC1:acc#19" {A(0)} -attr @path {/mean_vga/mean_vga:core/conc#526.itm}
load net {acc#1.psp#1.sva(1)} -pin  "ACC1:acc#19" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#526.itm}
load net {acc#1.psp#1.sva(3)} -pin  "ACC1:acc#19" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#526.itm}
load net {acc#1.psp#1.sva(3)} -pin  "ACC1:acc#19" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#527.itm}
load net {acc#1.psp#1.sva(2)} -pin  "ACC1:acc#19" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#527.itm}
load net {PWR} -pin  "ACC1:acc#19" {B(2)} -attr @path {/mean_vga/mean_vga:core/conc#527.itm}
load net {ACC1:acc#19.itm(0)} -pin  "ACC1:acc#19" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#19.itm}
load net {ACC1:acc#19.itm(1)} -pin  "ACC1:acc#19" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#19.itm}
load net {ACC1:acc#19.itm(2)} -pin  "ACC1:acc#19" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#19.itm}
load net {ACC1:acc#19.itm(3)} -pin  "ACC1:acc#19" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#19.itm}
load inst "ACC1:acc#20" "add(4,1,3,1,5)" "INTERFACE" -attr xrf 61652 -attr oid 829 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#20} -attr area 5.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,1,3,1,5)"
load net {PWR} -pin  "ACC1:acc#20" {A(0)} -attr @path {/mean_vga/mean_vga:core/conc#525.itm}
load net {ACC1:acc#19.itm(1)} -pin  "ACC1:acc#20" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#525.itm}
load net {ACC1:acc#19.itm(2)} -pin  "ACC1:acc#20" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#525.itm}
load net {ACC1:acc#19.itm(3)} -pin  "ACC1:acc#20" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#525.itm}
load net {acc#1.psp#1.sva(4)} -pin  "ACC1:acc#20" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#231.itm}
load net {acc#2.psp#1.sva(2)} -pin  "ACC1:acc#20" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#231.itm}
load net {acc#2.psp#1.sva(3)} -pin  "ACC1:acc#20" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#231.itm}
load net {ACC1:acc#20.itm(0)} -pin  "ACC1:acc#20" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#20.itm}
load net {ACC1:acc#20.itm(1)} -pin  "ACC1:acc#20" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#20.itm}
load net {ACC1:acc#20.itm(2)} -pin  "ACC1:acc#20" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#20.itm}
load net {ACC1:acc#20.itm(3)} -pin  "ACC1:acc#20" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#20.itm}
load net {ACC1:acc#20.itm(4)} -pin  "ACC1:acc#20" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#20.itm}
load inst "ACC1:acc#21" "add(5,1,5,0,7)" "INTERFACE" -attr xrf 61653 -attr oid 830 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#21} -attr area 6.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,1,7)"
load net {PWR} -pin  "ACC1:acc#21" {A(0)} -attr @path {/mean_vga/mean_vga:core/conc#524.itm}
load net {ACC1:acc#20.itm(1)} -pin  "ACC1:acc#21" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#524.itm}
load net {ACC1:acc#20.itm(2)} -pin  "ACC1:acc#21" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#524.itm}
load net {ACC1:acc#20.itm(3)} -pin  "ACC1:acc#21" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#524.itm}
load net {ACC1:acc#20.itm(4)} -pin  "ACC1:acc#21" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#524.itm}
load net {acc#2.psp#1.sva(1)} -pin  "ACC1:acc#21" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#233.itm}
load net {acc#1.psp#1.sva(11)} -pin  "ACC1:acc#21" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#233.itm}
load net {acc#1.psp#1.sva(11)} -pin  "ACC1:acc#21" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#233.itm}
load net {acc#1.psp#1.sva(4)} -pin  "ACC1:acc#21" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#233.itm}
load net {acc#1.psp#1.sva(7)} -pin  "ACC1:acc#21" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#233.itm}
load net {ACC1:acc#21.itm(0)} -pin  "ACC1:acc#21" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#21.itm}
load net {ACC1:acc#21.itm(1)} -pin  "ACC1:acc#21" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#21.itm}
load net {ACC1:acc#21.itm(2)} -pin  "ACC1:acc#21" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#21.itm}
load net {ACC1:acc#21.itm(3)} -pin  "ACC1:acc#21" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#21.itm}
load net {ACC1:acc#21.itm(4)} -pin  "ACC1:acc#21" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#21.itm}
load net {ACC1:acc#21.itm(5)} -pin  "ACC1:acc#21" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#21.itm}
load net {ACC1:acc#21.itm(6)} -pin  "ACC1:acc#21" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#21.itm}
load inst "ACC1-1:not#60" "not(1)" "INTERFACE" -attr xrf 61654 -attr oid 831 -attr @path {/mean_vga/mean_vga:core/ACC1-1:not#60} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc.imod#9.sva(2)} -pin  "ACC1-1:not#60" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(acc.imod#9.sva)#3.itm}
load net {ACC1-1:not#60.itm} -pin  "ACC1-1:not#60" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1-1:not#60.itm}
load inst "ACC1:acc#23" "add(8,0,7,1,9)" "INTERFACE" -attr xrf 61655 -attr oid 832 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#23} -attr area 9.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(8,0,7,1,9)"
load net {PWR} -pin  "ACC1:acc#23" {A(0)} -attr @path {/mean_vga/mean_vga:core/conc#523.itm}
load net {acc#1.psp#1.sva(8)} -pin  "ACC1:acc#23" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#523.itm}
load net {GND} -pin  "ACC1:acc#23" {A(2)} -attr @path {/mean_vga/mean_vga:core/conc#523.itm}
load net {acc#1.psp#1.sva(8)} -pin  "ACC1:acc#23" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#523.itm}
load net {GND} -pin  "ACC1:acc#23" {A(4)} -attr @path {/mean_vga/mean_vga:core/conc#523.itm}
load net {acc#1.psp#1.sva(8)} -pin  "ACC1:acc#23" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#523.itm}
load net {GND} -pin  "ACC1:acc#23" {A(6)} -attr @path {/mean_vga/mean_vga:core/conc#523.itm}
load net {acc#1.psp#1.sva(8)} -pin  "ACC1:acc#23" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#523.itm}
load net {ACC1-1:not#60.itm} -pin  "ACC1:acc#23" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#237.itm}
load net {ACC1:acc#21.itm(1)} -pin  "ACC1:acc#23" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#237.itm}
load net {ACC1:acc#21.itm(2)} -pin  "ACC1:acc#23" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#237.itm}
load net {ACC1:acc#21.itm(3)} -pin  "ACC1:acc#23" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#237.itm}
load net {ACC1:acc#21.itm(4)} -pin  "ACC1:acc#23" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#237.itm}
load net {ACC1:acc#21.itm(5)} -pin  "ACC1:acc#23" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#237.itm}
load net {ACC1:acc#21.itm(6)} -pin  "ACC1:acc#23" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#237.itm}
load net {ACC1:acc#23.itm(0)} -pin  "ACC1:acc#23" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#23.itm}
load net {ACC1:acc#23.itm(1)} -pin  "ACC1:acc#23" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#23.itm}
load net {ACC1:acc#23.itm(2)} -pin  "ACC1:acc#23" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#23.itm}
load net {ACC1:acc#23.itm(3)} -pin  "ACC1:acc#23" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#23.itm}
load net {ACC1:acc#23.itm(4)} -pin  "ACC1:acc#23" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#23.itm}
load net {ACC1:acc#23.itm(5)} -pin  "ACC1:acc#23" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#23.itm}
load net {ACC1:acc#23.itm(6)} -pin  "ACC1:acc#23" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#23.itm}
load net {ACC1:acc#23.itm(7)} -pin  "ACC1:acc#23" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#23.itm}
load net {ACC1:acc#23.itm(8)} -pin  "ACC1:acc#23" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#23.itm}
load inst "ACC1:acc#25" "add(9,0,8,1,10)" "INTERFACE" -attr xrf 61656 -attr oid 833 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#25} -attr area 10.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(9,0,8,1,10)"
load net {acc#1.psp#1.sva(10)} -pin  "ACC1:acc#25" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#522.itm}
load net {GND} -pin  "ACC1:acc#25" {A(1)} -attr @path {/mean_vga/mean_vga:core/conc#522.itm}
load net {acc#1.psp#1.sva(10)} -pin  "ACC1:acc#25" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#522.itm}
load net {GND} -pin  "ACC1:acc#25" {A(3)} -attr @path {/mean_vga/mean_vga:core/conc#522.itm}
load net {acc#1.psp#1.sva(10)} -pin  "ACC1:acc#25" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#522.itm}
load net {GND} -pin  "ACC1:acc#25" {A(5)} -attr @path {/mean_vga/mean_vga:core/conc#522.itm}
load net {acc#1.psp#1.sva(10)} -pin  "ACC1:acc#25" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#522.itm}
load net {GND} -pin  "ACC1:acc#25" {A(7)} -attr @path {/mean_vga/mean_vga:core/conc#522.itm}
load net {acc#1.psp#1.sva(10)} -pin  "ACC1:acc#25" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#522.itm}
load net {ACC1:acc#23.itm(1)} -pin  "ACC1:acc#25" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#13.itm}
load net {ACC1:acc#23.itm(2)} -pin  "ACC1:acc#25" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#13.itm}
load net {ACC1:acc#23.itm(3)} -pin  "ACC1:acc#25" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#13.itm}
load net {ACC1:acc#23.itm(4)} -pin  "ACC1:acc#25" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#13.itm}
load net {ACC1:acc#23.itm(5)} -pin  "ACC1:acc#25" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#13.itm}
load net {ACC1:acc#23.itm(6)} -pin  "ACC1:acc#25" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#13.itm}
load net {ACC1:acc#23.itm(7)} -pin  "ACC1:acc#25" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#13.itm}
load net {ACC1:acc#23.itm(8)} -pin  "ACC1:acc#25" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#13.itm}
load net {ACC1:acc#25.itm(0)} -pin  "ACC1:acc#25" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#25.itm}
load net {ACC1:acc#25.itm(1)} -pin  "ACC1:acc#25" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#25.itm}
load net {ACC1:acc#25.itm(2)} -pin  "ACC1:acc#25" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#25.itm}
load net {ACC1:acc#25.itm(3)} -pin  "ACC1:acc#25" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#25.itm}
load net {ACC1:acc#25.itm(4)} -pin  "ACC1:acc#25" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#25.itm}
load net {ACC1:acc#25.itm(5)} -pin  "ACC1:acc#25" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#25.itm}
load net {ACC1:acc#25.itm(6)} -pin  "ACC1:acc#25" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#25.itm}
load net {ACC1:acc#25.itm(7)} -pin  "ACC1:acc#25" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#25.itm}
load net {ACC1:acc#25.itm(8)} -pin  "ACC1:acc#25" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#25.itm}
load net {ACC1:acc#25.itm(9)} -pin  "ACC1:acc#25" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#25.itm}
load inst "ACC1-1:acc#10" "add(10,0,10,1,12)" "INTERFACE" -attr xrf 61657 -attr oid 834 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-1:acc#10} -attr area 11.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12)"
load net {ACC1:acc#100.itm(0)} -pin  "ACC1-1:acc#10" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#367.itm}
load net {ACC1:acc#100.itm(1)} -pin  "ACC1-1:acc#10" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#367.itm}
load net {ACC1:acc#100.itm(2)} -pin  "ACC1-1:acc#10" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#367.itm}
load net {ACC1:acc#100.itm(3)} -pin  "ACC1-1:acc#10" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#367.itm}
load net {ACC1:acc#100.itm(4)} -pin  "ACC1-1:acc#10" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#367.itm}
load net {ACC1:acc#100.itm(5)} -pin  "ACC1-1:acc#10" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#367.itm}
load net {ACC1:acc#100.itm(6)} -pin  "ACC1-1:acc#10" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#367.itm}
load net {ACC1:acc#100.itm(7)} -pin  "ACC1-1:acc#10" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#367.itm}
load net {ACC1:acc#100.itm(8)} -pin  "ACC1-1:acc#10" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#367.itm}
load net {acc#1.psp#1.sva(11)} -pin  "ACC1-1:acc#10" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#367.itm}
load net {ACC1:acc#25.itm(0)} -pin  "ACC1-1:acc#10" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#25.itm}
load net {ACC1:acc#25.itm(1)} -pin  "ACC1-1:acc#10" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#25.itm}
load net {ACC1:acc#25.itm(2)} -pin  "ACC1-1:acc#10" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#25.itm}
load net {ACC1:acc#25.itm(3)} -pin  "ACC1-1:acc#10" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#25.itm}
load net {ACC1:acc#25.itm(4)} -pin  "ACC1-1:acc#10" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#25.itm}
load net {ACC1:acc#25.itm(5)} -pin  "ACC1-1:acc#10" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#25.itm}
load net {ACC1:acc#25.itm(6)} -pin  "ACC1-1:acc#10" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#25.itm}
load net {ACC1:acc#25.itm(7)} -pin  "ACC1-1:acc#10" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#25.itm}
load net {ACC1:acc#25.itm(8)} -pin  "ACC1-1:acc#10" {B(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#25.itm}
load net {ACC1:acc#25.itm(9)} -pin  "ACC1-1:acc#10" {B(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#25.itm}
load net {ACC1:acc#10.psp#1.sva(0)} -pin  "ACC1-1:acc#10" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#10.psp#1.sva}
load net {ACC1:acc#10.psp#1.sva(1)} -pin  "ACC1-1:acc#10" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#10.psp#1.sva}
load net {ACC1:acc#10.psp#1.sva(2)} -pin  "ACC1-1:acc#10" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#10.psp#1.sva}
load net {ACC1:acc#10.psp#1.sva(3)} -pin  "ACC1-1:acc#10" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#10.psp#1.sva}
load net {ACC1:acc#10.psp#1.sva(4)} -pin  "ACC1-1:acc#10" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#10.psp#1.sva}
load net {ACC1:acc#10.psp#1.sva(5)} -pin  "ACC1-1:acc#10" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#10.psp#1.sva}
load net {ACC1:acc#10.psp#1.sva(6)} -pin  "ACC1-1:acc#10" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#10.psp#1.sva}
load net {ACC1:acc#10.psp#1.sva(7)} -pin  "ACC1-1:acc#10" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#10.psp#1.sva}
load net {ACC1:acc#10.psp#1.sva(8)} -pin  "ACC1-1:acc#10" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#10.psp#1.sva}
load net {ACC1:acc#10.psp#1.sva(9)} -pin  "ACC1-1:acc#10" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#10.psp#1.sva}
load net {ACC1:acc#10.psp#1.sva(10)} -pin  "ACC1-1:acc#10" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#10.psp#1.sva}
load net {ACC1:acc#10.psp#1.sva(11)} -pin  "ACC1-1:acc#10" {Z(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#10.psp#1.sva}
load inst "ACC1:not#109" "not(1)" "INTERFACE" -attr xrf 61658 -attr oid 835 -attr @path {/mean_vga/mean_vga:core/ACC1:not#109} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc#9.psp#1.sva(7)} -pin  "ACC1:not#109" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(acc#9.psp#1.sva)#33.itm}
load net {ACC1:not#109.itm} -pin  "ACC1:not#109" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1:not#109.itm}
load inst "ACC1:if:not#12" "not(2)" "INTERFACE" -attr xrf 61659 -attr oid 836 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:not#12} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(2)"
load net {acc#10.psp#1.sva(2)} -pin  "ACC1:if:not#12" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(acc#10.psp#1.sva)#3.itm}
load net {acc#10.psp#1.sva(3)} -pin  "ACC1:if:not#12" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(acc#10.psp#1.sva)#3.itm}
load net {ACC1:if:not#12.itm(0)} -pin  "ACC1:if:not#12" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:not#12.itm}
load net {ACC1:if:not#12.itm(1)} -pin  "ACC1:if:not#12" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:not#12.itm}
load inst "ACC1:not#108" "not(1)" "INTERFACE" -attr xrf 61660 -attr oid 837 -attr @path {/mean_vga/mean_vga:core/ACC1:not#108} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc#9.psp#1.sva(9)} -pin  "ACC1:not#108" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(acc#9.psp#1.sva)#30.itm}
load net {ACC1:not#108.itm} -pin  "ACC1:not#108" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1:not#108.itm}
load inst "ACC1:if:not#66" "not(1)" "INTERFACE" -attr xrf 61661 -attr oid 838 -attr @path {/mean_vga/mean_vga:core/ACC1:if:not#66} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc#9.psp#1.sva(1)} -pin  "ACC1:if:not#66" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(acc#9.psp#1.sva)#31.itm}
load net {ACC1:if:not#66.itm} -pin  "ACC1:if:not#66" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1:if:not#66.itm}
load inst "ACC1:if:acc#14" "add(3,1,3,0,5)" "INTERFACE" -attr xrf 61662 -attr oid 839 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#14} -attr area 4.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,1,5)"
load net {PWR} -pin  "ACC1:if:acc#14" {A(0)} -attr @path {/mean_vga/mean_vga:core/conc#538.itm}
load net {ACC1:if:not#12.itm(0)} -pin  "ACC1:if:acc#14" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#538.itm}
load net {ACC1:if:not#12.itm(1)} -pin  "ACC1:if:acc#14" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#538.itm}
load net {ACC1:if:not#66.itm} -pin  "ACC1:if:acc#14" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:exs#20.itm}
load net {ACC1:not#108.itm} -pin  "ACC1:if:acc#14" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:exs#20.itm}
load net {ACC1:not#108.itm} -pin  "ACC1:if:acc#14" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:exs#20.itm}
load net {ACC1:if:acc#14.itm(0)} -pin  "ACC1:if:acc#14" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#14.itm}
load net {ACC1:if:acc#14.itm(1)} -pin  "ACC1:if:acc#14" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#14.itm}
load net {ACC1:if:acc#14.itm(2)} -pin  "ACC1:if:acc#14" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#14.itm}
load net {ACC1:if:acc#14.itm(3)} -pin  "ACC1:if:acc#14" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#14.itm}
load net {ACC1:if:acc#14.itm(4)} -pin  "ACC1:if:acc#14" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#14.itm}
load inst "ACC1:not#110" "not(1)" "INTERFACE" -attr xrf 61663 -attr oid 840 -attr @path {/mean_vga/mean_vga:core/ACC1:not#110} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc#9.psp#1.sva(7)} -pin  "ACC1:not#110" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(acc#9.psp#1.sva)#34.itm}
load net {ACC1:not#110.itm} -pin  "ACC1:not#110" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1:not#110.itm}
load inst "ACC1:if:not#65" "not(1)" "INTERFACE" -attr xrf 61664 -attr oid 841 -attr @path {/mean_vga/mean_vga:core/ACC1:if:not#65} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc#9.psp#1.sva(3)} -pin  "ACC1:if:not#65" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(acc#9.psp#1.sva)#23.itm}
load net {ACC1:if:not#65.itm} -pin  "ACC1:if:not#65" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1:if:not#65.itm}
load inst "ACC1:not#107" "not(1)" "INTERFACE" -attr xrf 61665 -attr oid 842 -attr @path {/mean_vga/mean_vga:core/ACC1:not#107} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc#9.psp#1.sva(11)} -pin  "ACC1:not#107" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(acc#9.psp#1.sva)#21.itm}
load net {ACC1:not#107.itm} -pin  "ACC1:not#107" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1:not#107.itm}
load inst "ACC1:if:not#8" "not(1)" "INTERFACE" -attr xrf 61666 -attr oid 843 -attr @path {/mean_vga/mean_vga:core/ACC1:if:not#8} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc#9.psp#1.sva(2)} -pin  "ACC1:if:not#8" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(acc#9.psp#1.sva)#41.itm}
load net {ACC1:if:not#8.itm} -pin  "ACC1:if:not#8" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1:if:not#8.itm}
load inst "ACC1:if:acc#15" "add(5,1,5,0,7)" "INTERFACE" -attr xrf 61667 -attr oid 844 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#15} -attr area 6.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,1,7)"
load net {PWR} -pin  "ACC1:if:acc#15" {A(0)} -attr @path {/mean_vga/mean_vga:core/conc#537.itm}
load net {ACC1:if:acc#14.itm(1)} -pin  "ACC1:if:acc#15" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#537.itm}
load net {ACC1:if:acc#14.itm(2)} -pin  "ACC1:if:acc#15" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#537.itm}
load net {ACC1:if:acc#14.itm(3)} -pin  "ACC1:if:acc#15" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#537.itm}
load net {ACC1:if:acc#14.itm(4)} -pin  "ACC1:if:acc#15" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#537.itm}
load net {ACC1:if:not#8.itm} -pin  "ACC1:if:acc#15" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:conc#48.itm}
load net {ACC1:not#107.itm} -pin  "ACC1:if:acc#15" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:conc#48.itm}
load net {ACC1:not#107.itm} -pin  "ACC1:if:acc#15" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:conc#48.itm}
load net {ACC1:if:not#65.itm} -pin  "ACC1:if:acc#15" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:conc#48.itm}
load net {ACC1:not#110.itm} -pin  "ACC1:if:acc#15" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:conc#48.itm}
load net {ACC1:if:acc#15.itm(0)} -pin  "ACC1:if:acc#15" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#15.itm}
load net {ACC1:if:acc#15.itm(1)} -pin  "ACC1:if:acc#15" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#15.itm}
load net {ACC1:if:acc#15.itm(2)} -pin  "ACC1:if:acc#15" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#15.itm}
load net {ACC1:if:acc#15.itm(3)} -pin  "ACC1:if:acc#15" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#15.itm}
load net {ACC1:if:acc#15.itm(4)} -pin  "ACC1:if:acc#15" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#15.itm}
load net {ACC1:if:acc#15.itm(5)} -pin  "ACC1:if:acc#15" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#15.itm}
load net {ACC1:if:acc#15.itm(6)} -pin  "ACC1:if:acc#15" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#15.itm}
load inst "ACC1:if:not#10" "not(1)" "INTERFACE" -attr xrf 61668 -attr oid 845 -attr @path {/mean_vga/mean_vga:core/ACC1:if:not#10} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc#10.psp#1.sva(1)} -pin  "ACC1:if:not#10" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(acc#10.psp#1.sva)#4.itm}
load net {ACC1:if:not#10.itm} -pin  "ACC1:if:not#10" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1:if:not#10.itm}
load inst "ACC1:if:acc#17" "add(7,0,7,1,8)" "INTERFACE" -attr xrf 61669 -attr oid 846 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#17} -attr area 10.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(9,1,9,1,10)"
load net {PWR} -pin  "ACC1:if:acc#17" {A(0)} -attr @path {/mean_vga/mean_vga:core/conc#536.itm}
load net {ACC1:not#109.itm} -pin  "ACC1:if:acc#17" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#536.itm}
load net {ACC1:not#109.itm} -pin  "ACC1:if:acc#17" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#536.itm}
load net {GND} -pin  "ACC1:if:acc#17" {A(3)} -attr @path {/mean_vga/mean_vga:core/conc#536.itm}
load net {PWR} -pin  "ACC1:if:acc#17" {A(4)} -attr @path {/mean_vga/mean_vga:core/conc#536.itm}
load net {GND} -pin  "ACC1:if:acc#17" {A(5)} -attr @path {/mean_vga/mean_vga:core/conc#536.itm}
load net {PWR} -pin  "ACC1:if:acc#17" {A(6)} -attr @path {/mean_vga/mean_vga:core/conc#536.itm}
load net {ACC1:if:not#10.itm} -pin  "ACC1:if:acc#17" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:conc#52.itm}
load net {ACC1:if:acc#15.itm(1)} -pin  "ACC1:if:acc#17" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:conc#52.itm}
load net {ACC1:if:acc#15.itm(2)} -pin  "ACC1:if:acc#17" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:conc#52.itm}
load net {ACC1:if:acc#15.itm(3)} -pin  "ACC1:if:acc#17" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:conc#52.itm}
load net {ACC1:if:acc#15.itm(4)} -pin  "ACC1:if:acc#17" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:conc#52.itm}
load net {ACC1:if:acc#15.itm(5)} -pin  "ACC1:if:acc#17" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:conc#52.itm}
load net {ACC1:if:acc#15.itm(6)} -pin  "ACC1:if:acc#17" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:conc#52.itm}
load net {ACC1:if:acc#17.itm(0)} -pin  "ACC1:if:acc#17" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#17.itm}
load net {ACC1:if:acc#17.itm(1)} -pin  "ACC1:if:acc#17" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#17.itm}
load net {ACC1:if:acc#17.itm(2)} -pin  "ACC1:if:acc#17" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#17.itm}
load net {ACC1:if:acc#17.itm(3)} -pin  "ACC1:if:acc#17" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#17.itm}
load net {ACC1:if:acc#17.itm(4)} -pin  "ACC1:if:acc#17" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#17.itm}
load net {ACC1:if:acc#17.itm(5)} -pin  "ACC1:if:acc#17" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#17.itm}
load net {ACC1:if:acc#17.itm(6)} -pin  "ACC1:if:acc#17" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#17.itm}
load net {ACC1:if:acc#17.itm(7)} -pin  "ACC1:if:acc#17" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#17.itm}
load inst "ACC1-1:not#62" "not(1)" "INTERFACE" -attr xrf 61670 -attr oid 847 -attr @path {/mean_vga/mean_vga:core/ACC1-1:not#62} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc.imod#13.sva(1)} -pin  "ACC1-1:not#62" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(acc.imod#13.sva)#4.itm}
load net {ACC1-1:not#62.itm} -pin  "ACC1-1:not#62" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1-1:not#62.itm}
load inst "ACC1-1:not#50" "not(1)" "INTERFACE" -attr xrf 61671 -attr oid 848 -attr @path {/mean_vga/mean_vga:core/ACC1-1:not#50} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc.imod#13.sva(2)} -pin  "ACC1-1:not#50" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(acc.imod#13.sva).itm}
load net {ACC1-1:not#50.itm} -pin  "ACC1-1:not#50" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1-1:not#50.itm}
load inst "ACC1:acc#42" "add(3,-1,2,0,3)" "INTERFACE" -attr xrf 61672 -attr oid 849 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#42} -attr area 4.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,1,5)"
load net {PWR} -pin  "ACC1:acc#42" {A(0)} -attr @path {/mean_vga/mean_vga:core/conc#539.itm}
load net {acc.imod#13.sva(0)} -pin  "ACC1:acc#42" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#539.itm}
load net {PWR} -pin  "ACC1:acc#42" {A(2)} -attr @path {/mean_vga/mean_vga:core/conc#539.itm}
load net {ACC1-1:not#50.itm} -pin  "ACC1:acc#42" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#267.itm}
load net {ACC1-1:not#62.itm} -pin  "ACC1:acc#42" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#267.itm}
load net {ACC1:acc#42.itm(0)} -pin  "ACC1:acc#42" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#42.itm}
load net {ACC1:acc#42.itm(1)} -pin  "ACC1:acc#42" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#42.itm}
load net {ACC1:acc#42.itm(2)} -pin  "ACC1:acc#42" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#42.itm}
load inst "ACC1:if:acc#19" "add(10,-1,9,1,10)" "INTERFACE" -attr xrf 61673 -attr oid 850 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#19} -attr area 11.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,1,10,1,11)"
load net {PWR} -pin  "ACC1:if:acc#19" {A(0)} -attr @path {/mean_vga/mean_vga:core/conc#532.itm}
load net {acc#9.psp#1.sva(3)} -pin  "ACC1:if:acc#19" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#532.itm}
load net {GND} -pin  "ACC1:if:acc#19" {A(2)} -attr @path {/mean_vga/mean_vga:core/conc#532.itm}
load net {GND} -pin  "ACC1:if:acc#19" {A(3)} -attr @path {/mean_vga/mean_vga:core/conc#532.itm}
load net {acc#9.psp#1.sva(9)} -pin  "ACC1:if:acc#19" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#532.itm}
load net {acc#9.psp#1.sva(9)} -pin  "ACC1:if:acc#19" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#532.itm}
load net {GND} -pin  "ACC1:if:acc#19" {A(6)} -attr @path {/mean_vga/mean_vga:core/conc#532.itm}
load net {acc#9.psp#1.sva(9)} -pin  "ACC1:if:acc#19" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#532.itm}
load net {GND} -pin  "ACC1:if:acc#19" {A(8)} -attr @path {/mean_vga/mean_vga:core/conc#532.itm}
load net {acc#9.psp#1.sva(9)} -pin  "ACC1:if:acc#19" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#532.itm}
load net {ACC1:acc#42.itm(2)} -pin  "ACC1:if:acc#19" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#533.itm}
load net {ACC1:if:acc#17.itm(1)} -pin  "ACC1:if:acc#19" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#533.itm}
load net {ACC1:if:acc#17.itm(2)} -pin  "ACC1:if:acc#19" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#533.itm}
load net {ACC1:if:acc#17.itm(3)} -pin  "ACC1:if:acc#19" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#533.itm}
load net {ACC1:if:acc#17.itm(4)} -pin  "ACC1:if:acc#19" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#533.itm}
load net {ACC1:if:acc#17.itm(5)} -pin  "ACC1:if:acc#19" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#533.itm}
load net {ACC1:if:acc#17.itm(6)} -pin  "ACC1:if:acc#19" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#533.itm}
load net {ACC1:if:acc#17.itm(7)} -pin  "ACC1:if:acc#19" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#533.itm}
load net {PWR} -pin  "ACC1:if:acc#19" {B(8)} -attr @path {/mean_vga/mean_vga:core/conc#533.itm}
load net {ACC1:if:acc#19.itm(0)} -pin  "ACC1:if:acc#19" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#19.itm}
load net {ACC1:if:acc#19.itm(1)} -pin  "ACC1:if:acc#19" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#19.itm}
load net {ACC1:if:acc#19.itm(2)} -pin  "ACC1:if:acc#19" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#19.itm}
load net {ACC1:if:acc#19.itm(3)} -pin  "ACC1:if:acc#19" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#19.itm}
load net {ACC1:if:acc#19.itm(4)} -pin  "ACC1:if:acc#19" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#19.itm}
load net {ACC1:if:acc#19.itm(5)} -pin  "ACC1:if:acc#19" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#19.itm}
load net {ACC1:if:acc#19.itm(6)} -pin  "ACC1:if:acc#19" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#19.itm}
load net {ACC1:if:acc#19.itm(7)} -pin  "ACC1:if:acc#19" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#19.itm}
load net {ACC1:if:acc#19.itm(8)} -pin  "ACC1:if:acc#19" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#19.itm}
load net {ACC1:if:acc#19.itm(9)} -pin  "ACC1:if:acc#19" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#19.itm}
load inst "ACC1:if:acc#21" "add(9,0,10,-1,10)" "INTERFACE" -attr xrf 61674 -attr oid 851 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#21} -attr area 12.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,1,11,1,12)"
load net {acc.imod#13.sva(2)} -pin  "ACC1:if:acc#21" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#529.itm}
load net {GND} -pin  "ACC1:if:acc#21" {A(1)} -attr @path {/mean_vga/mean_vga:core/conc#529.itm}
load net {GND} -pin  "ACC1:if:acc#21" {A(2)} -attr @path {/mean_vga/mean_vga:core/conc#529.itm}
load net {acc#9.psp#1.sva(11)} -pin  "ACC1:if:acc#21" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#529.itm}
load net {acc#9.psp#1.sva(11)} -pin  "ACC1:if:acc#21" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#529.itm}
load net {GND} -pin  "ACC1:if:acc#21" {A(5)} -attr @path {/mean_vga/mean_vga:core/conc#529.itm}
load net {acc#9.psp#1.sva(11)} -pin  "ACC1:if:acc#21" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#529.itm}
load net {GND} -pin  "ACC1:if:acc#21" {A(7)} -attr @path {/mean_vga/mean_vga:core/conc#529.itm}
load net {acc#9.psp#1.sva(11)} -pin  "ACC1:if:acc#21" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#529.itm}
load net {ACC1:if:acc#19.itm(1)} -pin  "ACC1:if:acc#21" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#530.itm}
load net {ACC1:if:acc#19.itm(2)} -pin  "ACC1:if:acc#21" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#530.itm}
load net {ACC1:if:acc#19.itm(3)} -pin  "ACC1:if:acc#21" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#530.itm}
load net {ACC1:if:acc#19.itm(4)} -pin  "ACC1:if:acc#21" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#530.itm}
load net {ACC1:if:acc#19.itm(5)} -pin  "ACC1:if:acc#21" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#530.itm}
load net {ACC1:if:acc#19.itm(6)} -pin  "ACC1:if:acc#21" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#530.itm}
load net {ACC1:if:acc#19.itm(7)} -pin  "ACC1:if:acc#21" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#530.itm}
load net {ACC1:if:acc#19.itm(8)} -pin  "ACC1:if:acc#21" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#530.itm}
load net {ACC1:if:acc#19.itm(9)} -pin  "ACC1:if:acc#21" {B(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#530.itm}
load net {PWR} -pin  "ACC1:if:acc#21" {B(9)} -attr @path {/mean_vga/mean_vga:core/conc#530.itm}
load net {ACC1:if:acc#21.itm(0)} -pin  "ACC1:if:acc#21" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#21.itm}
load net {ACC1:if:acc#21.itm(1)} -pin  "ACC1:if:acc#21" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#21.itm}
load net {ACC1:if:acc#21.itm(2)} -pin  "ACC1:if:acc#21" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#21.itm}
load net {ACC1:if:acc#21.itm(3)} -pin  "ACC1:if:acc#21" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#21.itm}
load net {ACC1:if:acc#21.itm(4)} -pin  "ACC1:if:acc#21" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#21.itm}
load net {ACC1:if:acc#21.itm(5)} -pin  "ACC1:if:acc#21" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#21.itm}
load net {ACC1:if:acc#21.itm(6)} -pin  "ACC1:if:acc#21" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#21.itm}
load net {ACC1:if:acc#21.itm(7)} -pin  "ACC1:if:acc#21" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#21.itm}
load net {ACC1:if:acc#21.itm(8)} -pin  "ACC1:if:acc#21" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#21.itm}
load net {ACC1:if:acc#21.itm(9)} -pin  "ACC1:if:acc#21" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#21.itm}
load inst "ACC1:not#111" "not(1)" "INTERFACE" -attr xrf 61675 -attr oid 852 -attr @path {/mean_vga/mean_vga:core/ACC1:not#111} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc#9.psp#1.sva(7)} -pin  "ACC1:not#111" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(acc#9.psp#1.sva)#97.itm}
load net {ACC1:not#111.itm} -pin  "ACC1:not#111" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1:not#111.itm}
load inst "ACC1:if:not#83" "not(2)" "INTERFACE" -attr xrf 61676 -attr oid 853 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:not#83} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(2)"
load net {acc#9.psp#1.sva(4)} -pin  "ACC1:if:not#83" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(acc#9.psp#1.sva)#8.itm}
load net {acc#9.psp#1.sva(5)} -pin  "ACC1:if:not#83" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(acc#9.psp#1.sva)#8.itm}
load net {ACC1:if:not#83.itm(0)} -pin  "ACC1:if:not#83" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:not#83.itm}
load net {ACC1:if:not#83.itm(1)} -pin  "ACC1:if:not#83" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:not#83.itm}
load inst "ACC1:not#112" "not(1)" "INTERFACE" -attr xrf 61677 -attr oid 854 -attr @path {/mean_vga/mean_vga:core/ACC1:not#112} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc#9.psp#1.sva(5)} -pin  "ACC1:not#112" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(acc#9.psp#1.sva)#99.itm}
load net {ACC1:not#112.itm} -pin  "ACC1:not#112" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1:not#112.itm}
load inst "ACC1:if:not#84" "not(1)" "INTERFACE" -attr xrf 61678 -attr oid 855 -attr @path {/mean_vga/mean_vga:core/ACC1:if:not#84} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc#9.psp#1.sva(4)} -pin  "ACC1:if:not#84" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(acc#9.psp#1.sva)#32.itm}
load net {ACC1:if:not#84.itm} -pin  "ACC1:if:not#84" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1:if:not#84.itm}
load inst "ACC1:if:acc#16" "add(7,1,7,0,9)" "INTERFACE" -attr xrf 61679 -attr oid 856 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#16} -attr area 8.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(7,0,7,1,9)"
load net {PWR} -pin  "ACC1:if:acc#16" {A(0)} -attr @path {/mean_vga/mean_vga:core/conc#542.itm}
load net {acc#9.psp#1.sva(6)} -pin  "ACC1:if:acc#16" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#542.itm}
load net {acc#9.psp#1.sva(6)} -pin  "ACC1:if:acc#16" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#542.itm}
load net {GND} -pin  "ACC1:if:acc#16" {A(3)} -attr @path {/mean_vga/mean_vga:core/conc#542.itm}
load net {acc#9.psp#1.sva(6)} -pin  "ACC1:if:acc#16" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#542.itm}
load net {GND} -pin  "ACC1:if:acc#16" {A(5)} -attr @path {/mean_vga/mean_vga:core/conc#542.itm}
load net {acc#9.psp#1.sva(6)} -pin  "ACC1:if:acc#16" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#542.itm}
load net {ACC1:if:not#84.itm} -pin  "ACC1:if:acc#16" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#543.itm}
load net {ACC1:not#112.itm} -pin  "ACC1:if:acc#16" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#543.itm}
load net {ACC1:not#112.itm} -pin  "ACC1:if:acc#16" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#543.itm}
load net {ACC1:if:not#83.itm(0)} -pin  "ACC1:if:acc#16" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#543.itm}
load net {ACC1:if:not#83.itm(1)} -pin  "ACC1:if:acc#16" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#543.itm}
load net {PWR} -pin  "ACC1:if:acc#16" {B(5)} -attr @path {/mean_vga/mean_vga:core/conc#543.itm}
load net {ACC1:not#111.itm} -pin  "ACC1:if:acc#16" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#543.itm}
load net {ACC1:if:acc#16.itm(0)} -pin  "ACC1:if:acc#16" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#16.itm}
load net {ACC1:if:acc#16.itm(1)} -pin  "ACC1:if:acc#16" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#16.itm}
load net {ACC1:if:acc#16.itm(2)} -pin  "ACC1:if:acc#16" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#16.itm}
load net {ACC1:if:acc#16.itm(3)} -pin  "ACC1:if:acc#16" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#16.itm}
load net {ACC1:if:acc#16.itm(4)} -pin  "ACC1:if:acc#16" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#16.itm}
load net {ACC1:if:acc#16.itm(5)} -pin  "ACC1:if:acc#16" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#16.itm}
load net {ACC1:if:acc#16.itm(6)} -pin  "ACC1:if:acc#16" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#16.itm}
load net {ACC1:if:acc#16.itm(7)} -pin  "ACC1:if:acc#16" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#16.itm}
load net {ACC1:if:acc#16.itm(8)} -pin  "ACC1:if:acc#16" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#16.itm}
load inst "ACC1-1:not#64" "not(1)" "INTERFACE" -attr xrf 61680 -attr oid 857 -attr @path {/mean_vga/mean_vga:core/ACC1-1:not#64} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc.imod#13.sva(1)} -pin  "ACC1-1:not#64" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(acc.imod#13.sva)#10.itm}
load net {ACC1-1:not#64.itm} -pin  "ACC1-1:not#64" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1-1:not#64.itm}
load inst "ACC1:if:acc#18" "add(9,-1,9,-1,9)" "INTERFACE" -attr xrf 61681 -attr oid 858 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#18} -attr area 10.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(9,1,9,1,10)"
load net {PWR} -pin  "ACC1:if:acc#18" {A(0)} -attr @path {/mean_vga/mean_vga:core/conc#541.itm}
load net {ACC1:if:acc#16.itm(1)} -pin  "ACC1:if:acc#18" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#541.itm}
load net {ACC1:if:acc#16.itm(2)} -pin  "ACC1:if:acc#18" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#541.itm}
load net {ACC1:if:acc#16.itm(3)} -pin  "ACC1:if:acc#18" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#541.itm}
load net {ACC1:if:acc#16.itm(4)} -pin  "ACC1:if:acc#18" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#541.itm}
load net {ACC1:if:acc#16.itm(5)} -pin  "ACC1:if:acc#18" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#541.itm}
load net {ACC1:if:acc#16.itm(6)} -pin  "ACC1:if:acc#18" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#541.itm}
load net {ACC1:if:acc#16.itm(7)} -pin  "ACC1:if:acc#18" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#541.itm}
load net {ACC1:if:acc#16.itm(8)} -pin  "ACC1:if:acc#18" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#541.itm}
load net {ACC1-1:not#64.itm} -pin  "ACC1:if:acc#18" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#544.itm}
load net {acc#9.psp#1.sva(8)} -pin  "ACC1:if:acc#18" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#544.itm}
load net {acc#9.psp#1.sva(8)} -pin  "ACC1:if:acc#18" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#544.itm}
load net {GND} -pin  "ACC1:if:acc#18" {B(3)} -attr @path {/mean_vga/mean_vga:core/conc#544.itm}
load net {acc#9.psp#1.sva(8)} -pin  "ACC1:if:acc#18" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#544.itm}
load net {GND} -pin  "ACC1:if:acc#18" {B(5)} -attr @path {/mean_vga/mean_vga:core/conc#544.itm}
load net {acc#9.psp#1.sva(8)} -pin  "ACC1:if:acc#18" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#544.itm}
load net {GND} -pin  "ACC1:if:acc#18" {B(7)} -attr @path {/mean_vga/mean_vga:core/conc#544.itm}
load net {acc#9.psp#1.sva(8)} -pin  "ACC1:if:acc#18" {B(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#544.itm}
load net {ACC1:if:acc#18.itm(0)} -pin  "ACC1:if:acc#18" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#18.itm}
load net {ACC1:if:acc#18.itm(1)} -pin  "ACC1:if:acc#18" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#18.itm}
load net {ACC1:if:acc#18.itm(2)} -pin  "ACC1:if:acc#18" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#18.itm}
load net {ACC1:if:acc#18.itm(3)} -pin  "ACC1:if:acc#18" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#18.itm}
load net {ACC1:if:acc#18.itm(4)} -pin  "ACC1:if:acc#18" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#18.itm}
load net {ACC1:if:acc#18.itm(5)} -pin  "ACC1:if:acc#18" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#18.itm}
load net {ACC1:if:acc#18.itm(6)} -pin  "ACC1:if:acc#18" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#18.itm}
load net {ACC1:if:acc#18.itm(7)} -pin  "ACC1:if:acc#18" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#18.itm}
load net {ACC1:if:acc#18.itm(8)} -pin  "ACC1:if:acc#18" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#18.itm}
load inst "ACC1:if:acc#20" "add(10,-1,8,1,10)" "INTERFACE" -attr xrf 61682 -attr oid 859 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#20} -attr area 11.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,1,10,1,11)"
load net {acc#9.psp#1.sva(10)} -pin  "ACC1:if:acc#20" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#540.itm}
load net {acc#9.psp#1.sva(10)} -pin  "ACC1:if:acc#20" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#540.itm}
load net {GND} -pin  "ACC1:if:acc#20" {A(2)} -attr @path {/mean_vga/mean_vga:core/conc#540.itm}
load net {acc#9.psp#1.sva(10)} -pin  "ACC1:if:acc#20" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#540.itm}
load net {GND} -pin  "ACC1:if:acc#20" {A(4)} -attr @path {/mean_vga/mean_vga:core/conc#540.itm}
load net {acc#9.psp#1.sva(10)} -pin  "ACC1:if:acc#20" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#540.itm}
load net {GND} -pin  "ACC1:if:acc#20" {A(6)} -attr @path {/mean_vga/mean_vga:core/conc#540.itm}
load net {acc#9.psp#1.sva(10)} -pin  "ACC1:if:acc#20" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#540.itm}
load net {GND} -pin  "ACC1:if:acc#20" {A(8)} -attr @path {/mean_vga/mean_vga:core/conc#540.itm}
load net {acc#9.psp#1.sva(10)} -pin  "ACC1:if:acc#20" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#540.itm}
load net {ACC1:if:acc#18.itm(1)} -pin  "ACC1:if:acc#20" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:slc#7.itm}
load net {ACC1:if:acc#18.itm(2)} -pin  "ACC1:if:acc#20" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:slc#7.itm}
load net {ACC1:if:acc#18.itm(3)} -pin  "ACC1:if:acc#20" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:slc#7.itm}
load net {ACC1:if:acc#18.itm(4)} -pin  "ACC1:if:acc#20" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:slc#7.itm}
load net {ACC1:if:acc#18.itm(5)} -pin  "ACC1:if:acc#20" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:slc#7.itm}
load net {ACC1:if:acc#18.itm(6)} -pin  "ACC1:if:acc#20" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:slc#7.itm}
load net {ACC1:if:acc#18.itm(7)} -pin  "ACC1:if:acc#20" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:slc#7.itm}
load net {ACC1:if:acc#18.itm(8)} -pin  "ACC1:if:acc#20" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:slc#7.itm}
load net {ACC1:if:acc#20.itm(0)} -pin  "ACC1:if:acc#20" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#20.itm}
load net {ACC1:if:acc#20.itm(1)} -pin  "ACC1:if:acc#20" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#20.itm}
load net {ACC1:if:acc#20.itm(2)} -pin  "ACC1:if:acc#20" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#20.itm}
load net {ACC1:if:acc#20.itm(3)} -pin  "ACC1:if:acc#20" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#20.itm}
load net {ACC1:if:acc#20.itm(4)} -pin  "ACC1:if:acc#20" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#20.itm}
load net {ACC1:if:acc#20.itm(5)} -pin  "ACC1:if:acc#20" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#20.itm}
load net {ACC1:if:acc#20.itm(6)} -pin  "ACC1:if:acc#20" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#20.itm}
load net {ACC1:if:acc#20.itm(7)} -pin  "ACC1:if:acc#20" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#20.itm}
load net {ACC1:if:acc#20.itm(8)} -pin  "ACC1:if:acc#20" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#20.itm}
load net {ACC1:if:acc#20.itm(9)} -pin  "ACC1:if:acc#20" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#20.itm}
load inst "ACC1-1:if:acc#2" "add(11,1,10,1,12)" "INTERFACE" -attr xrf 61683 -attr oid 860 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-1:if:acc#2} -attr area 12.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,1,10,1,12)"
load net {ACC1:if:acc#21.itm(0)} -pin  "ACC1-1:if:acc#2" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#528.itm}
load net {ACC1:if:acc#21.itm(1)} -pin  "ACC1-1:if:acc#2" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#528.itm}
load net {ACC1:if:acc#21.itm(2)} -pin  "ACC1-1:if:acc#2" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#528.itm}
load net {ACC1:if:acc#21.itm(3)} -pin  "ACC1-1:if:acc#2" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#528.itm}
load net {ACC1:if:acc#21.itm(4)} -pin  "ACC1-1:if:acc#2" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#528.itm}
load net {ACC1:if:acc#21.itm(5)} -pin  "ACC1-1:if:acc#2" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#528.itm}
load net {ACC1:if:acc#21.itm(6)} -pin  "ACC1-1:if:acc#2" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#528.itm}
load net {ACC1:if:acc#21.itm(7)} -pin  "ACC1-1:if:acc#2" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#528.itm}
load net {ACC1:if:acc#21.itm(8)} -pin  "ACC1-1:if:acc#2" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#528.itm}
load net {ACC1:if:acc#21.itm(9)} -pin  "ACC1-1:if:acc#2" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#528.itm}
load net {PWR} -pin  "ACC1-1:if:acc#2" {A(10)} -attr @path {/mean_vga/mean_vga:core/conc#528.itm}
load net {ACC1:if:acc#20.itm(0)} -pin  "ACC1-1:if:acc#2" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#20.itm}
load net {ACC1:if:acc#20.itm(1)} -pin  "ACC1-1:if:acc#2" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#20.itm}
load net {ACC1:if:acc#20.itm(2)} -pin  "ACC1-1:if:acc#2" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#20.itm}
load net {ACC1:if:acc#20.itm(3)} -pin  "ACC1-1:if:acc#2" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#20.itm}
load net {ACC1:if:acc#20.itm(4)} -pin  "ACC1-1:if:acc#2" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#20.itm}
load net {ACC1:if:acc#20.itm(5)} -pin  "ACC1-1:if:acc#2" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#20.itm}
load net {ACC1:if:acc#20.itm(6)} -pin  "ACC1-1:if:acc#2" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#20.itm}
load net {ACC1:if:acc#20.itm(7)} -pin  "ACC1-1:if:acc#2" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#20.itm}
load net {ACC1:if:acc#20.itm(8)} -pin  "ACC1-1:if:acc#2" {B(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#20.itm}
load net {ACC1:if:acc#20.itm(9)} -pin  "ACC1-1:if:acc#2" {B(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#20.itm}
load net {ACC1:if:acc#2.psp#1.sva(0)} -pin  "ACC1-1:if:acc#2" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#2.psp#1.sva}
load net {ACC1:if:acc#2.psp#1.sva(1)} -pin  "ACC1-1:if:acc#2" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#2.psp#1.sva}
load net {ACC1:if:acc#2.psp#1.sva(2)} -pin  "ACC1-1:if:acc#2" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#2.psp#1.sva}
load net {ACC1:if:acc#2.psp#1.sva(3)} -pin  "ACC1-1:if:acc#2" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#2.psp#1.sva}
load net {ACC1:if:acc#2.psp#1.sva(4)} -pin  "ACC1-1:if:acc#2" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#2.psp#1.sva}
load net {ACC1:if:acc#2.psp#1.sva(5)} -pin  "ACC1-1:if:acc#2" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#2.psp#1.sva}
load net {ACC1:if:acc#2.psp#1.sva(6)} -pin  "ACC1-1:if:acc#2" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#2.psp#1.sva}
load net {ACC1:if:acc#2.psp#1.sva(7)} -pin  "ACC1-1:if:acc#2" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#2.psp#1.sva}
load net {ACC1:if:acc#2.psp#1.sva(8)} -pin  "ACC1-1:if:acc#2" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#2.psp#1.sva}
load net {ACC1:if:acc#2.psp#1.sva(9)} -pin  "ACC1-1:if:acc#2" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#2.psp#1.sva}
load net {ACC1:if:acc#2.psp#1.sva(10)} -pin  "ACC1-1:if:acc#2" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#2.psp#1.sva}
load net {ACC1:if:acc#2.psp#1.sva(11)} -pin  "ACC1-1:if:acc#2" {Z(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:if:acc#2.psp#1.sva}
load inst "ACC1:acc#67" "add(7,0,6,0,8)" "INTERFACE" -attr xrf 61684 -attr oid 861 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#67} -attr area 8.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(7,0,7,1,9)"
load net {PWR} -pin  "ACC1:acc#67" {A(0)} -attr @path {/mean_vga/mean_vga:core/conc#547.itm}
load net {acc#1.psp.sva(9)} -pin  "ACC1:acc#67" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#547.itm}
load net {acc#1.psp.sva(9)} -pin  "ACC1:acc#67" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#547.itm}
load net {GND} -pin  "ACC1:acc#67" {A(3)} -attr @path {/mean_vga/mean_vga:core/conc#547.itm}
load net {acc#1.psp.sva(5)} -pin  "ACC1:acc#67" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#547.itm}
load net {GND} -pin  "ACC1:acc#67" {A(5)} -attr @path {/mean_vga/mean_vga:core/conc#547.itm}
load net {acc#1.psp.sva(7)} -pin  "ACC1:acc#67" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#547.itm}
load net {acc.imod#1.sva(1)} -pin  "ACC1:acc#67" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#548.itm}
load net {acc#1.psp.sva(6)} -pin  "ACC1:acc#67" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#548.itm}
load net {GND} -pin  "ACC1:acc#67" {B(2)} -attr @path {/mean_vga/mean_vga:core/conc#548.itm}
load net {acc#1.psp.sva(6)} -pin  "ACC1:acc#67" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#548.itm}
load net {GND} -pin  "ACC1:acc#67" {B(4)} -attr @path {/mean_vga/mean_vga:core/conc#548.itm}
load net {acc#1.psp.sva(6)} -pin  "ACC1:acc#67" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#548.itm}
load net {ACC1:acc#67.itm(0)} -pin  "ACC1:acc#67" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#67.itm}
load net {ACC1:acc#67.itm(1)} -pin  "ACC1:acc#67" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#67.itm}
load net {ACC1:acc#67.itm(2)} -pin  "ACC1:acc#67" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#67.itm}
load net {ACC1:acc#67.itm(3)} -pin  "ACC1:acc#67" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#67.itm}
load net {ACC1:acc#67.itm(4)} -pin  "ACC1:acc#67" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#67.itm}
load net {ACC1:acc#67.itm(5)} -pin  "ACC1:acc#67" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#67.itm}
load net {ACC1:acc#67.itm(6)} -pin  "ACC1:acc#67" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#67.itm}
load net {ACC1:acc#67.itm(7)} -pin  "ACC1:acc#67" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#67.itm}
load inst "ACC1-3:not#13" "not(1)" "INTERFACE" -attr xrf 61685 -attr oid 862 -attr @path {/mean_vga/mean_vga:core/ACC1-3:not#13} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc.imod#1.sva(1)} -pin  "ACC1-3:not#13" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(acc.imod#1.sva)#2.itm}
load net {ACC1-3:not#13.itm} -pin  "ACC1-3:not#13" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1-3:not#13.itm}
load inst "ACC1-3:not#69" "not(1)" "INTERFACE" -attr xrf 61686 -attr oid 863 -attr @path {/mean_vga/mean_vga:core/ACC1-3:not#69} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc.imod#1.sva(2)} -pin  "ACC1-3:not#69" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(acc.imod#1.sva)#4.itm}
load net {ACC1-3:not#69.itm} -pin  "ACC1-3:not#69" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1-3:not#69.itm}
load inst "ACC1:acc#72" "add(3,-1,2,0,3)" "INTERFACE" -attr xrf 61687 -attr oid 864 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#72} -attr area 4.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,1,5)"
load net {PWR} -pin  "ACC1:acc#72" {A(0)} -attr @path {/mean_vga/mean_vga:core/conc#549.itm}
load net {acc.imod#1.sva(0)} -pin  "ACC1:acc#72" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#549.itm}
load net {PWR} -pin  "ACC1:acc#72" {A(2)} -attr @path {/mean_vga/mean_vga:core/conc#549.itm}
load net {ACC1-3:not#69.itm} -pin  "ACC1:acc#72" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#316.itm}
load net {ACC1-3:not#13.itm} -pin  "ACC1:acc#72" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#316.itm}
load net {ACC1:acc#72.itm(0)} -pin  "ACC1:acc#72" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#72.itm}
load net {ACC1:acc#72.itm(1)} -pin  "ACC1:acc#72" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#72.itm}
load net {ACC1:acc#72.itm(2)} -pin  "ACC1:acc#72" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#72.itm}
load inst "ACC1-3:not#57" "not(1)" "INTERFACE" -attr xrf 61688 -attr oid 865 -attr @path {/mean_vga/mean_vga:core/ACC1-3:not#57} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {ACC1:acc#72.itm(2)} -pin  "ACC1-3:not#57" {A(0)} -attr @path {/mean_vga/mean_vga:core/ACC1:slc#48.itm}
load net {ACC1-3:not#57.itm} -pin  "ACC1-3:not#57" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1-3:not#57.itm}
load inst "ACC1:acc#69" "add(9,-1,8,0,9)" "INTERFACE" -attr xrf 61689 -attr oid 866 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#69} -attr area 10.253676 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(9,0,8,0,10)"
load net {PWR} -pin  "ACC1:acc#69" {A(0)} -attr @path {/mean_vga/mean_vga:core/conc#546.itm}
load net {acc#1.psp.sva(5)} -pin  "ACC1:acc#69" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#546.itm}
load net {acc#1.psp.sva(5)} -pin  "ACC1:acc#69" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#546.itm}
load net {GND} -pin  "ACC1:acc#69" {A(3)} -attr @path {/mean_vga/mean_vga:core/conc#546.itm}
load net {acc#1.psp.sva(9)} -pin  "ACC1:acc#69" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#546.itm}
load net {GND} -pin  "ACC1:acc#69" {A(5)} -attr @path {/mean_vga/mean_vga:core/conc#546.itm}
load net {acc#1.psp.sva(9)} -pin  "ACC1:acc#69" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#546.itm}
load net {GND} -pin  "ACC1:acc#69" {A(7)} -attr @path {/mean_vga/mean_vga:core/conc#546.itm}
load net {acc#1.psp.sva(9)} -pin  "ACC1:acc#69" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#546.itm}
load net {ACC1-3:not#57.itm} -pin  "ACC1:acc#69" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#313.itm}
load net {ACC1:acc#67.itm(1)} -pin  "ACC1:acc#69" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#313.itm}
load net {ACC1:acc#67.itm(2)} -pin  "ACC1:acc#69" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#313.itm}
load net {ACC1:acc#67.itm(3)} -pin  "ACC1:acc#69" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#313.itm}
load net {ACC1:acc#67.itm(4)} -pin  "ACC1:acc#69" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#313.itm}
load net {ACC1:acc#67.itm(5)} -pin  "ACC1:acc#69" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#313.itm}
load net {ACC1:acc#67.itm(6)} -pin  "ACC1:acc#69" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#313.itm}
load net {ACC1:acc#67.itm(7)} -pin  "ACC1:acc#69" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#313.itm}
load net {ACC1:acc#69.itm(0)} -pin  "ACC1:acc#69" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#69.itm}
load net {ACC1:acc#69.itm(1)} -pin  "ACC1:acc#69" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#69.itm}
load net {ACC1:acc#69.itm(2)} -pin  "ACC1:acc#69" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#69.itm}
load net {ACC1:acc#69.itm(3)} -pin  "ACC1:acc#69" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#69.itm}
load net {ACC1:acc#69.itm(4)} -pin  "ACC1:acc#69" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#69.itm}
load net {ACC1:acc#69.itm(5)} -pin  "ACC1:acc#69" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#69.itm}
load net {ACC1:acc#69.itm(6)} -pin  "ACC1:acc#69" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#69.itm}
load net {ACC1:acc#69.itm(7)} -pin  "ACC1:acc#69" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#69.itm}
load net {ACC1:acc#69.itm(8)} -pin  "ACC1:acc#69" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#69.itm}
load inst "ACC1:acc#101" "add(8,0,8,0,9)" "INTERFACE" -attr xrf 61690 -attr oid 867 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#101} -attr area 9.259614 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(8,0,8,0,9)"
load net {acc#1.psp.sva(7)} -pin  "ACC1:acc#101" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#545.itm}
load net {acc#1.psp.sva(7)} -pin  "ACC1:acc#101" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#545.itm}
load net {GND} -pin  "ACC1:acc#101" {A(2)} -attr @path {/mean_vga/mean_vga:core/conc#545.itm}
load net {acc#1.psp.sva(11)} -pin  "ACC1:acc#101" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#545.itm}
load net {GND} -pin  "ACC1:acc#101" {A(4)} -attr @path {/mean_vga/mean_vga:core/conc#545.itm}
load net {acc#1.psp.sva(11)} -pin  "ACC1:acc#101" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#545.itm}
load net {GND} -pin  "ACC1:acc#101" {A(6)} -attr @path {/mean_vga/mean_vga:core/conc#545.itm}
load net {acc#1.psp.sva(11)} -pin  "ACC1:acc#101" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#545.itm}
load net {ACC1:acc#69.itm(1)} -pin  "ACC1:acc#101" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#71.itm}
load net {ACC1:acc#69.itm(2)} -pin  "ACC1:acc#101" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#71.itm}
load net {ACC1:acc#69.itm(3)} -pin  "ACC1:acc#101" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#71.itm}
load net {ACC1:acc#69.itm(4)} -pin  "ACC1:acc#101" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#71.itm}
load net {ACC1:acc#69.itm(5)} -pin  "ACC1:acc#101" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#71.itm}
load net {ACC1:acc#69.itm(6)} -pin  "ACC1:acc#101" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#71.itm}
load net {ACC1:acc#69.itm(7)} -pin  "ACC1:acc#101" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#71.itm}
load net {ACC1:acc#69.itm(8)} -pin  "ACC1:acc#101" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#71.itm}
load net {ACC1:acc#101.itm(0)} -pin  "ACC1:acc#101" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#101.itm}
load net {ACC1:acc#101.itm(1)} -pin  "ACC1:acc#101" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#101.itm}
load net {ACC1:acc#101.itm(2)} -pin  "ACC1:acc#101" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#101.itm}
load net {ACC1:acc#101.itm(3)} -pin  "ACC1:acc#101" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#101.itm}
load net {ACC1:acc#101.itm(4)} -pin  "ACC1:acc#101" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#101.itm}
load net {ACC1:acc#101.itm(5)} -pin  "ACC1:acc#101" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#101.itm}
load net {ACC1:acc#101.itm(6)} -pin  "ACC1:acc#101" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#101.itm}
load net {ACC1:acc#101.itm(7)} -pin  "ACC1:acc#101" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#101.itm}
load net {ACC1:acc#101.itm(8)} -pin  "ACC1:acc#101" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#101.itm}
load inst "ACC1:acc#64" "add(3,0,3,1,4)" "INTERFACE" -attr xrf 61691 -attr oid 868 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#64} -attr area 4.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,1,5)"
load net {PWR} -pin  "ACC1:acc#64" {A(0)} -attr @path {/mean_vga/mean_vga:core/conc#554.itm}
load net {acc#1.psp.sva(1)} -pin  "ACC1:acc#64" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#554.itm}
load net {acc#1.psp.sva(3)} -pin  "ACC1:acc#64" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#554.itm}
load net {acc#1.psp.sva(3)} -pin  "ACC1:acc#64" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#555.itm}
load net {acc#1.psp.sva(2)} -pin  "ACC1:acc#64" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#555.itm}
load net {PWR} -pin  "ACC1:acc#64" {B(2)} -attr @path {/mean_vga/mean_vga:core/conc#555.itm}
load net {ACC1:acc#64.itm(0)} -pin  "ACC1:acc#64" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#64.itm}
load net {ACC1:acc#64.itm(1)} -pin  "ACC1:acc#64" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#64.itm}
load net {ACC1:acc#64.itm(2)} -pin  "ACC1:acc#64" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#64.itm}
load net {ACC1:acc#64.itm(3)} -pin  "ACC1:acc#64" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#64.itm}
load inst "ACC1:acc#65" "add(4,1,3,1,5)" "INTERFACE" -attr xrf 61692 -attr oid 869 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#65} -attr area 5.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,1,3,1,5)"
load net {PWR} -pin  "ACC1:acc#65" {A(0)} -attr @path {/mean_vga/mean_vga:core/conc#553.itm}
load net {ACC1:acc#64.itm(1)} -pin  "ACC1:acc#65" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#553.itm}
load net {ACC1:acc#64.itm(2)} -pin  "ACC1:acc#65" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#553.itm}
load net {ACC1:acc#64.itm(3)} -pin  "ACC1:acc#65" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#553.itm}
load net {acc#1.psp.sva(4)} -pin  "ACC1:acc#65" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#305.itm}
load net {acc#2.psp.sva(2)} -pin  "ACC1:acc#65" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#305.itm}
load net {acc#2.psp.sva(3)} -pin  "ACC1:acc#65" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#305.itm}
load net {ACC1:acc#65.itm(0)} -pin  "ACC1:acc#65" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#65.itm}
load net {ACC1:acc#65.itm(1)} -pin  "ACC1:acc#65" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#65.itm}
load net {ACC1:acc#65.itm(2)} -pin  "ACC1:acc#65" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#65.itm}
load net {ACC1:acc#65.itm(3)} -pin  "ACC1:acc#65" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#65.itm}
load net {ACC1:acc#65.itm(4)} -pin  "ACC1:acc#65" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#65.itm}
load inst "ACC1:acc#66" "add(5,1,5,0,7)" "INTERFACE" -attr xrf 61693 -attr oid 870 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#66} -attr area 6.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,1,7)"
load net {PWR} -pin  "ACC1:acc#66" {A(0)} -attr @path {/mean_vga/mean_vga:core/conc#552.itm}
load net {ACC1:acc#65.itm(1)} -pin  "ACC1:acc#66" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#552.itm}
load net {ACC1:acc#65.itm(2)} -pin  "ACC1:acc#66" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#552.itm}
load net {ACC1:acc#65.itm(3)} -pin  "ACC1:acc#66" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#552.itm}
load net {ACC1:acc#65.itm(4)} -pin  "ACC1:acc#66" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#552.itm}
load net {acc#2.psp.sva(1)} -pin  "ACC1:acc#66" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#307.itm}
load net {acc#1.psp.sva(11)} -pin  "ACC1:acc#66" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#307.itm}
load net {acc#1.psp.sva(11)} -pin  "ACC1:acc#66" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#307.itm}
load net {acc#1.psp.sva(4)} -pin  "ACC1:acc#66" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#307.itm}
load net {acc#1.psp.sva(7)} -pin  "ACC1:acc#66" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#307.itm}
load net {ACC1:acc#66.itm(0)} -pin  "ACC1:acc#66" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#66.itm}
load net {ACC1:acc#66.itm(1)} -pin  "ACC1:acc#66" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#66.itm}
load net {ACC1:acc#66.itm(2)} -pin  "ACC1:acc#66" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#66.itm}
load net {ACC1:acc#66.itm(3)} -pin  "ACC1:acc#66" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#66.itm}
load net {ACC1:acc#66.itm(4)} -pin  "ACC1:acc#66" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#66.itm}
load net {ACC1:acc#66.itm(5)} -pin  "ACC1:acc#66" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#66.itm}
load net {ACC1:acc#66.itm(6)} -pin  "ACC1:acc#66" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#66.itm}
load inst "ACC1-3:not#66" "not(1)" "INTERFACE" -attr xrf 61694 -attr oid 871 -attr @path {/mean_vga/mean_vga:core/ACC1-3:not#66} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc.imod#1.sva(2)} -pin  "ACC1-3:not#66" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(acc.imod#1.sva)#3.itm}
load net {ACC1-3:not#66.itm} -pin  "ACC1-3:not#66" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1-3:not#66.itm}
load inst "ACC1:acc#68" "add(8,0,7,1,9)" "INTERFACE" -attr xrf 61695 -attr oid 872 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#68} -attr area 9.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(8,0,7,1,9)"
load net {PWR} -pin  "ACC1:acc#68" {A(0)} -attr @path {/mean_vga/mean_vga:core/conc#551.itm}
load net {acc#1.psp.sva(8)} -pin  "ACC1:acc#68" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#551.itm}
load net {GND} -pin  "ACC1:acc#68" {A(2)} -attr @path {/mean_vga/mean_vga:core/conc#551.itm}
load net {acc#1.psp.sva(8)} -pin  "ACC1:acc#68" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#551.itm}
load net {GND} -pin  "ACC1:acc#68" {A(4)} -attr @path {/mean_vga/mean_vga:core/conc#551.itm}
load net {acc#1.psp.sva(8)} -pin  "ACC1:acc#68" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#551.itm}
load net {GND} -pin  "ACC1:acc#68" {A(6)} -attr @path {/mean_vga/mean_vga:core/conc#551.itm}
load net {acc#1.psp.sva(8)} -pin  "ACC1:acc#68" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#551.itm}
load net {ACC1-3:not#66.itm} -pin  "ACC1:acc#68" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#311.itm}
load net {ACC1:acc#66.itm(1)} -pin  "ACC1:acc#68" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#311.itm}
load net {ACC1:acc#66.itm(2)} -pin  "ACC1:acc#68" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#311.itm}
load net {ACC1:acc#66.itm(3)} -pin  "ACC1:acc#68" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#311.itm}
load net {ACC1:acc#66.itm(4)} -pin  "ACC1:acc#68" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#311.itm}
load net {ACC1:acc#66.itm(5)} -pin  "ACC1:acc#68" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#311.itm}
load net {ACC1:acc#66.itm(6)} -pin  "ACC1:acc#68" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#311.itm}
load net {ACC1:acc#68.itm(0)} -pin  "ACC1:acc#68" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#68.itm}
load net {ACC1:acc#68.itm(1)} -pin  "ACC1:acc#68" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#68.itm}
load net {ACC1:acc#68.itm(2)} -pin  "ACC1:acc#68" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#68.itm}
load net {ACC1:acc#68.itm(3)} -pin  "ACC1:acc#68" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#68.itm}
load net {ACC1:acc#68.itm(4)} -pin  "ACC1:acc#68" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#68.itm}
load net {ACC1:acc#68.itm(5)} -pin  "ACC1:acc#68" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#68.itm}
load net {ACC1:acc#68.itm(6)} -pin  "ACC1:acc#68" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#68.itm}
load net {ACC1:acc#68.itm(7)} -pin  "ACC1:acc#68" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#68.itm}
load net {ACC1:acc#68.itm(8)} -pin  "ACC1:acc#68" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#68.itm}
load inst "ACC1:acc#70" "add(9,0,8,1,10)" "INTERFACE" -attr xrf 61696 -attr oid 873 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#70} -attr area 10.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(9,0,8,1,10)"
load net {acc#1.psp.sva(10)} -pin  "ACC1:acc#70" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#550.itm}
load net {GND} -pin  "ACC1:acc#70" {A(1)} -attr @path {/mean_vga/mean_vga:core/conc#550.itm}
load net {acc#1.psp.sva(10)} -pin  "ACC1:acc#70" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#550.itm}
load net {GND} -pin  "ACC1:acc#70" {A(3)} -attr @path {/mean_vga/mean_vga:core/conc#550.itm}
load net {acc#1.psp.sva(10)} -pin  "ACC1:acc#70" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#550.itm}
load net {GND} -pin  "ACC1:acc#70" {A(5)} -attr @path {/mean_vga/mean_vga:core/conc#550.itm}
load net {acc#1.psp.sva(10)} -pin  "ACC1:acc#70" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#550.itm}
load net {GND} -pin  "ACC1:acc#70" {A(7)} -attr @path {/mean_vga/mean_vga:core/conc#550.itm}
load net {acc#1.psp.sva(10)} -pin  "ACC1:acc#70" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#550.itm}
load net {ACC1:acc#68.itm(1)} -pin  "ACC1:acc#70" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#46.itm}
load net {ACC1:acc#68.itm(2)} -pin  "ACC1:acc#70" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#46.itm}
load net {ACC1:acc#68.itm(3)} -pin  "ACC1:acc#70" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#46.itm}
load net {ACC1:acc#68.itm(4)} -pin  "ACC1:acc#70" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#46.itm}
load net {ACC1:acc#68.itm(5)} -pin  "ACC1:acc#70" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#46.itm}
load net {ACC1:acc#68.itm(6)} -pin  "ACC1:acc#70" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#46.itm}
load net {ACC1:acc#68.itm(7)} -pin  "ACC1:acc#70" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#46.itm}
load net {ACC1:acc#68.itm(8)} -pin  "ACC1:acc#70" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#46.itm}
load net {ACC1:acc#70.itm(0)} -pin  "ACC1:acc#70" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#70.itm}
load net {ACC1:acc#70.itm(1)} -pin  "ACC1:acc#70" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#70.itm}
load net {ACC1:acc#70.itm(2)} -pin  "ACC1:acc#70" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#70.itm}
load net {ACC1:acc#70.itm(3)} -pin  "ACC1:acc#70" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#70.itm}
load net {ACC1:acc#70.itm(4)} -pin  "ACC1:acc#70" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#70.itm}
load net {ACC1:acc#70.itm(5)} -pin  "ACC1:acc#70" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#70.itm}
load net {ACC1:acc#70.itm(6)} -pin  "ACC1:acc#70" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#70.itm}
load net {ACC1:acc#70.itm(7)} -pin  "ACC1:acc#70" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#70.itm}
load net {ACC1:acc#70.itm(8)} -pin  "ACC1:acc#70" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#70.itm}
load net {ACC1:acc#70.itm(9)} -pin  "ACC1:acc#70" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#70.itm}
load inst "ACC1-3:acc#10" "add(10,0,10,1,12)" "INTERFACE" -attr xrf 61697 -attr oid 874 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:acc#10} -attr area 11.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12)"
load net {ACC1:acc#101.itm(0)} -pin  "ACC1-3:acc#10" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#368.itm}
load net {ACC1:acc#101.itm(1)} -pin  "ACC1-3:acc#10" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#368.itm}
load net {ACC1:acc#101.itm(2)} -pin  "ACC1-3:acc#10" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#368.itm}
load net {ACC1:acc#101.itm(3)} -pin  "ACC1-3:acc#10" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#368.itm}
load net {ACC1:acc#101.itm(4)} -pin  "ACC1-3:acc#10" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#368.itm}
load net {ACC1:acc#101.itm(5)} -pin  "ACC1-3:acc#10" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#368.itm}
load net {ACC1:acc#101.itm(6)} -pin  "ACC1-3:acc#10" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#368.itm}
load net {ACC1:acc#101.itm(7)} -pin  "ACC1-3:acc#10" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#368.itm}
load net {ACC1:acc#101.itm(8)} -pin  "ACC1-3:acc#10" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#368.itm}
load net {acc#1.psp.sva(11)} -pin  "ACC1-3:acc#10" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#368.itm}
load net {ACC1:acc#70.itm(0)} -pin  "ACC1-3:acc#10" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#70.itm}
load net {ACC1:acc#70.itm(1)} -pin  "ACC1-3:acc#10" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#70.itm}
load net {ACC1:acc#70.itm(2)} -pin  "ACC1-3:acc#10" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#70.itm}
load net {ACC1:acc#70.itm(3)} -pin  "ACC1-3:acc#10" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#70.itm}
load net {ACC1:acc#70.itm(4)} -pin  "ACC1-3:acc#10" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#70.itm}
load net {ACC1:acc#70.itm(5)} -pin  "ACC1-3:acc#10" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#70.itm}
load net {ACC1:acc#70.itm(6)} -pin  "ACC1-3:acc#10" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#70.itm}
load net {ACC1:acc#70.itm(7)} -pin  "ACC1-3:acc#10" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#70.itm}
load net {ACC1:acc#70.itm(8)} -pin  "ACC1-3:acc#10" {B(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#70.itm}
load net {ACC1:acc#70.itm(9)} -pin  "ACC1-3:acc#10" {B(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#70.itm}
load net {ACC1:acc#10.psp.sva(0)} -pin  "ACC1-3:acc#10" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#10.psp.sva}
load net {ACC1:acc#10.psp.sva(1)} -pin  "ACC1-3:acc#10" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#10.psp.sva}
load net {ACC1:acc#10.psp.sva(2)} -pin  "ACC1-3:acc#10" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#10.psp.sva}
load net {ACC1:acc#10.psp.sva(3)} -pin  "ACC1-3:acc#10" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#10.psp.sva}
load net {ACC1:acc#10.psp.sva(4)} -pin  "ACC1-3:acc#10" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#10.psp.sva}
load net {ACC1:acc#10.psp.sva(5)} -pin  "ACC1-3:acc#10" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#10.psp.sva}
load net {ACC1:acc#10.psp.sva(6)} -pin  "ACC1-3:acc#10" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#10.psp.sva}
load net {ACC1:acc#10.psp.sva(7)} -pin  "ACC1-3:acc#10" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#10.psp.sva}
load net {ACC1:acc#10.psp.sva(8)} -pin  "ACC1-3:acc#10" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#10.psp.sva}
load net {ACC1:acc#10.psp.sva(9)} -pin  "ACC1-3:acc#10" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#10.psp.sva}
load net {ACC1:acc#10.psp.sva(10)} -pin  "ACC1-3:acc#10" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#10.psp.sva}
load net {ACC1:acc#10.psp.sva(11)} -pin  "ACC1-3:acc#10" {Z(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#10.psp.sva}
load inst "ACC1:acc#50" "add(10,0,10,0,11)" "INTERFACE" -attr xrf 61698 -attr oid 875 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#50} -attr area 11.241230 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,0,11)"
load net {reg(regs.regs(0).sva).cse(70)} -pin  "ACC1:acc#50" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva).itm}
load net {reg(regs.regs(0).sva).cse(71)} -pin  "ACC1:acc#50" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva).itm}
load net {reg(regs.regs(0).sva).cse(72)} -pin  "ACC1:acc#50" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva).itm}
load net {reg(regs.regs(0).sva).cse(73)} -pin  "ACC1:acc#50" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva).itm}
load net {reg(regs.regs(0).sva).cse(74)} -pin  "ACC1:acc#50" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva).itm}
load net {reg(regs.regs(0).sva).cse(75)} -pin  "ACC1:acc#50" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva).itm}
load net {reg(regs.regs(0).sva).cse(76)} -pin  "ACC1:acc#50" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva).itm}
load net {reg(regs.regs(0).sva).cse(77)} -pin  "ACC1:acc#50" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva).itm}
load net {reg(regs.regs(0).sva).cse(78)} -pin  "ACC1:acc#50" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva).itm}
load net {reg(regs.regs(0).sva).cse(79)} -pin  "ACC1:acc#50" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva).itm}
load net {reg(regs.regs(0).sva).cse(60)} -pin  "ACC1:acc#50" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#1.itm}
load net {reg(regs.regs(0).sva).cse(61)} -pin  "ACC1:acc#50" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#1.itm}
load net {reg(regs.regs(0).sva).cse(62)} -pin  "ACC1:acc#50" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#1.itm}
load net {reg(regs.regs(0).sva).cse(63)} -pin  "ACC1:acc#50" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#1.itm}
load net {reg(regs.regs(0).sva).cse(64)} -pin  "ACC1:acc#50" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#1.itm}
load net {reg(regs.regs(0).sva).cse(65)} -pin  "ACC1:acc#50" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#1.itm}
load net {reg(regs.regs(0).sva).cse(66)} -pin  "ACC1:acc#50" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#1.itm}
load net {reg(regs.regs(0).sva).cse(67)} -pin  "ACC1:acc#50" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#1.itm}
load net {reg(regs.regs(0).sva).cse(68)} -pin  "ACC1:acc#50" {B(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#1.itm}
load net {reg(regs.regs(0).sva).cse(69)} -pin  "ACC1:acc#50" {B(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#1.itm}
load net {ACC1:acc#50.itm(0)} -pin  "ACC1:acc#50" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#50.itm}
load net {ACC1:acc#50.itm(1)} -pin  "ACC1:acc#50" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#50.itm}
load net {ACC1:acc#50.itm(2)} -pin  "ACC1:acc#50" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#50.itm}
load net {ACC1:acc#50.itm(3)} -pin  "ACC1:acc#50" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#50.itm}
load net {ACC1:acc#50.itm(4)} -pin  "ACC1:acc#50" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#50.itm}
load net {ACC1:acc#50.itm(5)} -pin  "ACC1:acc#50" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#50.itm}
load net {ACC1:acc#50.itm(6)} -pin  "ACC1:acc#50" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#50.itm}
load net {ACC1:acc#50.itm(7)} -pin  "ACC1:acc#50" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#50.itm}
load net {ACC1:acc#50.itm(8)} -pin  "ACC1:acc#50" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#50.itm}
load net {ACC1:acc#50.itm(9)} -pin  "ACC1:acc#50" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#50.itm}
load net {ACC1:acc#50.itm(10)} -pin  "ACC1:acc#50" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#50.itm}
load inst "ACC1-2:acc#9" "add(11,0,10,0,12)" "INTERFACE" -attr xrf 61699 -attr oid 876 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-2:acc#9} -attr area 12.236292 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,0,12)"
load net {ACC1:acc#50.itm(0)} -pin  "ACC1-2:acc#9" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#50.itm}
load net {ACC1:acc#50.itm(1)} -pin  "ACC1-2:acc#9" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#50.itm}
load net {ACC1:acc#50.itm(2)} -pin  "ACC1-2:acc#9" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#50.itm}
load net {ACC1:acc#50.itm(3)} -pin  "ACC1-2:acc#9" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#50.itm}
load net {ACC1:acc#50.itm(4)} -pin  "ACC1-2:acc#9" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#50.itm}
load net {ACC1:acc#50.itm(5)} -pin  "ACC1-2:acc#9" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#50.itm}
load net {ACC1:acc#50.itm(6)} -pin  "ACC1-2:acc#9" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#50.itm}
load net {ACC1:acc#50.itm(7)} -pin  "ACC1-2:acc#9" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#50.itm}
load net {ACC1:acc#50.itm(8)} -pin  "ACC1-2:acc#9" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#50.itm}
load net {ACC1:acc#50.itm(9)} -pin  "ACC1-2:acc#9" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#50.itm}
load net {ACC1:acc#50.itm(10)} -pin  "ACC1-2:acc#9" {A(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#50.itm}
load net {reg(regs.regs(0).sva).cse(80)} -pin  "ACC1-2:acc#9" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#2.itm}
load net {reg(regs.regs(0).sva).cse(81)} -pin  "ACC1-2:acc#9" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#2.itm}
load net {reg(regs.regs(0).sva).cse(82)} -pin  "ACC1-2:acc#9" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#2.itm}
load net {reg(regs.regs(0).sva).cse(83)} -pin  "ACC1-2:acc#9" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#2.itm}
load net {reg(regs.regs(0).sva).cse(84)} -pin  "ACC1-2:acc#9" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#2.itm}
load net {reg(regs.regs(0).sva).cse(85)} -pin  "ACC1-2:acc#9" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#2.itm}
load net {reg(regs.regs(0).sva).cse(86)} -pin  "ACC1-2:acc#9" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#2.itm}
load net {reg(regs.regs(0).sva).cse(87)} -pin  "ACC1-2:acc#9" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#2.itm}
load net {reg(regs.regs(0).sva).cse(88)} -pin  "ACC1-2:acc#9" {B(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#2.itm}
load net {reg(regs.regs(0).sva).cse(89)} -pin  "ACC1-2:acc#9" {B(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#2.itm}
load net {acc#9.psp#2.sva(0)} -pin  "ACC1-2:acc#9" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#9.psp#2.sva}
load net {acc#9.psp#2.sva(1)} -pin  "ACC1-2:acc#9" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#9.psp#2.sva}
load net {acc#9.psp#2.sva(2)} -pin  "ACC1-2:acc#9" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#9.psp#2.sva}
load net {acc#9.psp#2.sva(3)} -pin  "ACC1-2:acc#9" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#9.psp#2.sva}
load net {acc#9.psp#2.sva(4)} -pin  "ACC1-2:acc#9" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#9.psp#2.sva}
load net {acc#9.psp#2.sva(5)} -pin  "ACC1-2:acc#9" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#9.psp#2.sva}
load net {acc#9.psp#2.sva(6)} -pin  "ACC1-2:acc#9" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#9.psp#2.sva}
load net {acc#9.psp#2.sva(7)} -pin  "ACC1-2:acc#9" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#9.psp#2.sva}
load net {acc#9.psp#2.sva(8)} -pin  "ACC1-2:acc#9" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#9.psp#2.sva}
load net {acc#9.psp#2.sva(9)} -pin  "ACC1-2:acc#9" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#9.psp#2.sva}
load net {acc#9.psp#2.sva(10)} -pin  "ACC1-2:acc#9" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#9.psp#2.sva}
load net {acc#9.psp#2.sva(11)} -pin  "ACC1-2:acc#9" {Z(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#9.psp#2.sva}
load inst "ACC1:acc#43" "add(10,0,10,0,11)" "INTERFACE" -attr xrf 61700 -attr oid 877 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#43} -attr area 11.241230 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,0,11)"
load net {reg(regs.regs(0).sva).cse(10)} -pin  "ACC1:acc#43" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#3.itm}
load net {reg(regs.regs(0).sva).cse(11)} -pin  "ACC1:acc#43" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#3.itm}
load net {reg(regs.regs(0).sva).cse(12)} -pin  "ACC1:acc#43" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#3.itm}
load net {reg(regs.regs(0).sva).cse(13)} -pin  "ACC1:acc#43" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#3.itm}
load net {reg(regs.regs(0).sva).cse(14)} -pin  "ACC1:acc#43" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#3.itm}
load net {reg(regs.regs(0).sva).cse(15)} -pin  "ACC1:acc#43" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#3.itm}
load net {reg(regs.regs(0).sva).cse(16)} -pin  "ACC1:acc#43" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#3.itm}
load net {reg(regs.regs(0).sva).cse(17)} -pin  "ACC1:acc#43" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#3.itm}
load net {reg(regs.regs(0).sva).cse(18)} -pin  "ACC1:acc#43" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#3.itm}
load net {reg(regs.regs(0).sva).cse(19)} -pin  "ACC1:acc#43" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#3.itm}
load net {reg(regs.regs(0).sva).cse(0)} -pin  "ACC1:acc#43" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#4.itm}
load net {reg(regs.regs(0).sva).cse(1)} -pin  "ACC1:acc#43" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#4.itm}
load net {reg(regs.regs(0).sva).cse(2)} -pin  "ACC1:acc#43" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#4.itm}
load net {reg(regs.regs(0).sva).cse(3)} -pin  "ACC1:acc#43" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#4.itm}
load net {reg(regs.regs(0).sva).cse(4)} -pin  "ACC1:acc#43" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#4.itm}
load net {reg(regs.regs(0).sva).cse(5)} -pin  "ACC1:acc#43" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#4.itm}
load net {reg(regs.regs(0).sva).cse(6)} -pin  "ACC1:acc#43" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#4.itm}
load net {reg(regs.regs(0).sva).cse(7)} -pin  "ACC1:acc#43" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#4.itm}
load net {reg(regs.regs(0).sva).cse(8)} -pin  "ACC1:acc#43" {B(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#4.itm}
load net {reg(regs.regs(0).sva).cse(9)} -pin  "ACC1:acc#43" {B(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#4.itm}
load net {ACC1:acc#43.itm(0)} -pin  "ACC1:acc#43" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#43.itm}
load net {ACC1:acc#43.itm(1)} -pin  "ACC1:acc#43" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#43.itm}
load net {ACC1:acc#43.itm(2)} -pin  "ACC1:acc#43" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#43.itm}
load net {ACC1:acc#43.itm(3)} -pin  "ACC1:acc#43" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#43.itm}
load net {ACC1:acc#43.itm(4)} -pin  "ACC1:acc#43" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#43.itm}
load net {ACC1:acc#43.itm(5)} -pin  "ACC1:acc#43" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#43.itm}
load net {ACC1:acc#43.itm(6)} -pin  "ACC1:acc#43" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#43.itm}
load net {ACC1:acc#43.itm(7)} -pin  "ACC1:acc#43" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#43.itm}
load net {ACC1:acc#43.itm(8)} -pin  "ACC1:acc#43" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#43.itm}
load net {ACC1:acc#43.itm(9)} -pin  "ACC1:acc#43" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#43.itm}
load net {ACC1:acc#43.itm(10)} -pin  "ACC1:acc#43" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#43.itm}
load inst "ACC1-2:acc#1" "add(11,0,10,0,12)" "INTERFACE" -attr xrf 61701 -attr oid 878 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-2:acc#1} -attr area 12.236292 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,0,12)"
load net {ACC1:acc#43.itm(0)} -pin  "ACC1-2:acc#1" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#43.itm}
load net {ACC1:acc#43.itm(1)} -pin  "ACC1-2:acc#1" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#43.itm}
load net {ACC1:acc#43.itm(2)} -pin  "ACC1-2:acc#1" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#43.itm}
load net {ACC1:acc#43.itm(3)} -pin  "ACC1-2:acc#1" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#43.itm}
load net {ACC1:acc#43.itm(4)} -pin  "ACC1-2:acc#1" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#43.itm}
load net {ACC1:acc#43.itm(5)} -pin  "ACC1-2:acc#1" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#43.itm}
load net {ACC1:acc#43.itm(6)} -pin  "ACC1-2:acc#1" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#43.itm}
load net {ACC1:acc#43.itm(7)} -pin  "ACC1-2:acc#1" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#43.itm}
load net {ACC1:acc#43.itm(8)} -pin  "ACC1-2:acc#1" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#43.itm}
load net {ACC1:acc#43.itm(9)} -pin  "ACC1-2:acc#1" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#43.itm}
load net {ACC1:acc#43.itm(10)} -pin  "ACC1-2:acc#1" {A(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#43.itm}
load net {reg(regs.regs(0).sva).cse(20)} -pin  "ACC1-2:acc#1" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#5.itm}
load net {reg(regs.regs(0).sva).cse(21)} -pin  "ACC1-2:acc#1" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#5.itm}
load net {reg(regs.regs(0).sva).cse(22)} -pin  "ACC1-2:acc#1" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#5.itm}
load net {reg(regs.regs(0).sva).cse(23)} -pin  "ACC1-2:acc#1" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#5.itm}
load net {reg(regs.regs(0).sva).cse(24)} -pin  "ACC1-2:acc#1" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#5.itm}
load net {reg(regs.regs(0).sva).cse(25)} -pin  "ACC1-2:acc#1" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#5.itm}
load net {reg(regs.regs(0).sva).cse(26)} -pin  "ACC1-2:acc#1" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#5.itm}
load net {reg(regs.regs(0).sva).cse(27)} -pin  "ACC1-2:acc#1" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#5.itm}
load net {reg(regs.regs(0).sva).cse(28)} -pin  "ACC1-2:acc#1" {B(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#5.itm}
load net {reg(regs.regs(0).sva).cse(29)} -pin  "ACC1-2:acc#1" {B(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(regs.regs(0).sva)#5.itm}
load net {acc#1.psp#2.sva(0)} -pin  "ACC1-2:acc#1" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#1.psp#2.sva}
load net {acc#1.psp#2.sva(1)} -pin  "ACC1-2:acc#1" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#1.psp#2.sva}
load net {acc#1.psp#2.sva(2)} -pin  "ACC1-2:acc#1" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#1.psp#2.sva}
load net {acc#1.psp#2.sva(3)} -pin  "ACC1-2:acc#1" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#1.psp#2.sva}
load net {acc#1.psp#2.sva(4)} -pin  "ACC1-2:acc#1" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#1.psp#2.sva}
load net {acc#1.psp#2.sva(5)} -pin  "ACC1-2:acc#1" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#1.psp#2.sva}
load net {acc#1.psp#2.sva(6)} -pin  "ACC1-2:acc#1" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#1.psp#2.sva}
load net {acc#1.psp#2.sva(7)} -pin  "ACC1-2:acc#1" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#1.psp#2.sva}
load net {acc#1.psp#2.sva(8)} -pin  "ACC1-2:acc#1" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#1.psp#2.sva}
load net {acc#1.psp#2.sva(9)} -pin  "ACC1-2:acc#1" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#1.psp#2.sva}
load net {acc#1.psp#2.sva(10)} -pin  "ACC1-2:acc#1" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#1.psp#2.sva}
load net {acc#1.psp#2.sva(11)} -pin  "ACC1-2:acc#1" {Z(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#1.psp#2.sva}
load inst "ACC1:if#2:not#53" "not(1)" "INTERFACE" -attr xrf 61702 -attr oid 879 -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:not#53} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc#9.psp#2.sva(3)} -pin  "ACC1:if#2:not#53" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(acc#9.psp#2.sva)#4.itm}
load net {ACC1:if#2:not#53.itm} -pin  "ACC1:if#2:not#53" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:not#53.itm}
load inst "ACC1:acc#52" "add(2,0,2,0,3)" "INTERFACE" -attr xrf 61703 -attr oid 880 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#52} -attr area 3.310766 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,2,0,3)"
load net {PWR} -pin  "ACC1:acc#52" {A(0)} -attr @path {/mean_vga/mean_vga:core/conc#558.itm}
load net {ACC1:if#2:not#53.itm} -pin  "ACC1:acc#52" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#558.itm}
load net {acc#9.psp#2.sva(8)} -pin  "ACC1:acc#52" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#283.itm}
load net {acc#9.psp#2.sva(4)} -pin  "ACC1:acc#52" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#283.itm}
load net {ACC1:acc#52.itm(0)} -pin  "ACC1:acc#52" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#52.itm}
load net {ACC1:acc#52.itm(1)} -pin  "ACC1:acc#52" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#52.itm}
load net {ACC1:acc#52.itm(2)} -pin  "ACC1:acc#52" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#52.itm}
load inst "ACC1:not#94" "not(1)" "INTERFACE" -attr xrf 61704 -attr oid 881 -attr @path {/mean_vga/mean_vga:core/ACC1:not#94} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc#9.psp#2.sva(5)} -pin  "ACC1:not#94" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(acc#9.psp#2.sva)#13.itm}
load net {ACC1:not#94.itm} -pin  "ACC1:not#94" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1:not#94.itm}
load inst "ACC1:if#2:not#49" "not(1)" "INTERFACE" -attr xrf 61705 -attr oid 882 -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:not#49} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc#9.psp#2.sva(7)} -pin  "ACC1:if#2:not#49" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(acc#9.psp#2.sva)#6.itm}
load net {ACC1:if#2:not#49.itm} -pin  "ACC1:if#2:not#49" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:not#49.itm}
load inst "ACC1:acc#51" "add(2,0,2,0,3)" "INTERFACE" -attr xrf 61706 -attr oid 883 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#51} -attr area 3.310766 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,2,0,3)"
load net {PWR} -pin  "ACC1:acc#51" {A(0)} -attr @path {/mean_vga/mean_vga:core/conc#559.itm}
load net {ACC1:not#94.itm} -pin  "ACC1:acc#51" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#559.itm}
load net {ACC1:if#2:not#49.itm} -pin  "ACC1:acc#51" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#281.itm}
load net {acc#9.psp#2.sva(6)} -pin  "ACC1:acc#51" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#281.itm}
load net {ACC1:acc#51.itm(0)} -pin  "ACC1:acc#51" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#51.itm}
load net {ACC1:acc#51.itm(1)} -pin  "ACC1:acc#51" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#51.itm}
load net {ACC1:acc#51.itm(2)} -pin  "ACC1:acc#51" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#51.itm}
load inst "ACC1:acc#54" "add(3,0,3,0,4)" "INTERFACE" -attr xrf 61707 -attr oid 884 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#54} -attr area 4.302074 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,0,4)"
load net {PWR} -pin  "ACC1:acc#54" {A(0)} -attr @path {/mean_vga/mean_vga:core/conc#557.itm}
load net {ACC1:acc#52.itm(1)} -pin  "ACC1:acc#54" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#557.itm}
load net {ACC1:acc#52.itm(2)} -pin  "ACC1:acc#54" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#557.itm}
load net {acc#9.psp#2.sva(10)} -pin  "ACC1:acc#54" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#287.itm}
load net {ACC1:acc#51.itm(1)} -pin  "ACC1:acc#54" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#287.itm}
load net {ACC1:acc#51.itm(2)} -pin  "ACC1:acc#54" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#287.itm}
load net {ACC1:acc#54.itm(0)} -pin  "ACC1:acc#54" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#54.itm}
load net {ACC1:acc#54.itm(1)} -pin  "ACC1:acc#54" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#54.itm}
load net {ACC1:acc#54.itm(2)} -pin  "ACC1:acc#54" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#54.itm}
load net {ACC1:acc#54.itm(3)} -pin  "ACC1:acc#54" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#54.itm}
load inst "ACC1:if#2:not#51" "not(1)" "INTERFACE" -attr xrf 61708 -attr oid 885 -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:not#51} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc#9.psp#2.sva(1)} -pin  "ACC1:if#2:not#51" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(acc#9.psp#2.sva)#8.itm}
load net {ACC1:if#2:not#51.itm} -pin  "ACC1:if#2:not#51" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1:if#2:not#51.itm}
load inst "ACC1-2:not#41" "not(1)" "INTERFACE" -attr xrf 61709 -attr oid 886 -attr @path {/mean_vga/mean_vga:core/ACC1-2:not#41} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc#9.psp#2.sva(9)} -pin  "ACC1-2:not#41" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(acc#9.psp#2.sva)#7.itm}
load net {ACC1-2:not#41.itm} -pin  "ACC1-2:not#41" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1-2:not#41.itm}
load inst "ACC1:acc#53" "add(2,0,2,0,3)" "INTERFACE" -attr xrf 61710 -attr oid 887 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#53} -attr area 3.310766 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,2,0,3)"
load net {PWR} -pin  "ACC1:acc#53" {A(0)} -attr @path {/mean_vga/mean_vga:core/conc#560.itm}
load net {ACC1:if#2:not#51.itm} -pin  "ACC1:acc#53" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#560.itm}
load net {ACC1-2:not#41.itm} -pin  "ACC1:acc#53" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#285.itm}
load net {acc#9.psp#2.sva(2)} -pin  "ACC1:acc#53" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#285.itm}
load net {ACC1:acc#53.itm(0)} -pin  "ACC1:acc#53" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#53.itm}
load net {ACC1:acc#53.itm(1)} -pin  "ACC1:acc#53" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#53.itm}
load net {ACC1:acc#53.itm(2)} -pin  "ACC1:acc#53" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#53.itm}
load inst "ACC1-2:not#42" "not(1)" "INTERFACE" -attr xrf 61711 -attr oid 888 -attr @path {/mean_vga/mean_vga:core/ACC1-2:not#42} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc#9.psp#2.sva(11)} -pin  "ACC1-2:not#42" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(acc#9.psp#2.sva)#18.itm}
load net {ACC1-2:not#42.itm} -pin  "ACC1-2:not#42" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1-2:not#42.itm}
load inst "ACC1:acc#55" "add(4,0,3,0,5)" "INTERFACE" -attr xrf 61712 -attr oid 889 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#55} -attr area 5.293382 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,4,0,5)"
load net {PWR} -pin  "ACC1:acc#55" {A(0)} -attr @path {/mean_vga/mean_vga:core/conc#556.itm}
load net {ACC1:acc#54.itm(1)} -pin  "ACC1:acc#55" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#556.itm}
load net {ACC1:acc#54.itm(2)} -pin  "ACC1:acc#55" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#556.itm}
load net {ACC1:acc#54.itm(3)} -pin  "ACC1:acc#55" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#556.itm}
load net {ACC1-2:not#42.itm} -pin  "ACC1:acc#55" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#289.itm}
load net {ACC1:acc#53.itm(1)} -pin  "ACC1:acc#55" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#289.itm}
load net {ACC1:acc#53.itm(2)} -pin  "ACC1:acc#55" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#289.itm}
load net {ACC1:acc#55.itm(0)} -pin  "ACC1:acc#55" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#55.itm}
load net {ACC1:acc#55.itm(1)} -pin  "ACC1:acc#55" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#55.itm}
load net {ACC1:acc#55.itm(2)} -pin  "ACC1:acc#55" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#55.itm}
load net {ACC1:acc#55.itm(3)} -pin  "ACC1:acc#55" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#55.itm}
load net {ACC1:acc#55.itm(4)} -pin  "ACC1:acc#55" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#55.itm}
load inst "ACC1-2:acc#12" "add(4,-1,4,-1,4)" "INTERFACE" -attr xrf 61713 -attr oid 890 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-2:acc#12} -attr area 5.293382 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,4,0,4)"
load net {ACC1:acc#55.itm(1)} -pin  "ACC1-2:acc#12" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#36.itm}
load net {ACC1:acc#55.itm(2)} -pin  "ACC1-2:acc#12" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#36.itm}
load net {ACC1:acc#55.itm(3)} -pin  "ACC1-2:acc#12" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#36.itm}
load net {ACC1:acc#55.itm(4)} -pin  "ACC1-2:acc#12" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#36.itm}
load net {acc#9.psp#2.sva(0)} -pin  "ACC1-2:acc#12" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#561.itm}
load net {PWR} -pin  "ACC1-2:acc#12" {B(1)} -attr @path {/mean_vga/mean_vga:core/conc#561.itm}
load net {GND} -pin  "ACC1-2:acc#12" {B(2)} -attr @path {/mean_vga/mean_vga:core/conc#561.itm}
load net {PWR} -pin  "ACC1-2:acc#12" {B(3)} -attr @path {/mean_vga/mean_vga:core/conc#561.itm}
load net {acc#10.psp#2.sva(0)} -pin  "ACC1-2:acc#12" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#10.psp#2.sva}
load net {acc#10.psp#2.sva(1)} -pin  "ACC1-2:acc#12" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#10.psp#2.sva}
load net {acc#10.psp#2.sva(2)} -pin  "ACC1-2:acc#12" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#10.psp#2.sva}
load net {acc#10.psp#2.sva(3)} -pin  "ACC1-2:acc#12" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#10.psp#2.sva}
load inst "ACC1-2:not#2" "not(1)" "INTERFACE" -attr xrf 61714 -attr oid 891 -attr @path {/mean_vga/mean_vga:core/ACC1-2:not#2} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc#1.psp#2.sva(3)} -pin  "ACC1-2:not#2" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(acc#1.psp#2.sva)#7.itm}
load net {ACC1-2:not#2.itm} -pin  "ACC1-2:not#2" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1-2:not#2.itm}
load inst "ACC1:acc#45" "add(2,0,2,0,3)" "INTERFACE" -attr xrf 61715 -attr oid 892 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#45} -attr area 3.310766 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,2,0,3)"
load net {PWR} -pin  "ACC1:acc#45" {A(0)} -attr @path {/mean_vga/mean_vga:core/conc#564.itm}
load net {ACC1-2:not#2.itm} -pin  "ACC1:acc#45" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#564.itm}
load net {acc#1.psp#2.sva(8)} -pin  "ACC1:acc#45" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#272.itm}
load net {acc#1.psp#2.sva(4)} -pin  "ACC1:acc#45" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#272.itm}
load net {ACC1:acc#45.itm(0)} -pin  "ACC1:acc#45" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#45.itm}
load net {ACC1:acc#45.itm(1)} -pin  "ACC1:acc#45" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#45.itm}
load net {ACC1:acc#45.itm(2)} -pin  "ACC1:acc#45" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#45.itm}
load inst "ACC1-2:not#3" "not(1)" "INTERFACE" -attr xrf 61716 -attr oid 893 -attr @path {/mean_vga/mean_vga:core/ACC1-2:not#3} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc#1.psp#2.sva(5)} -pin  "ACC1-2:not#3" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(acc#1.psp#2.sva)#2.itm}
load net {ACC1-2:not#3.itm} -pin  "ACC1-2:not#3" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1-2:not#3.itm}
load inst "ACC1-2:not#4" "not(1)" "INTERFACE" -attr xrf 61717 -attr oid 894 -attr @path {/mean_vga/mean_vga:core/ACC1-2:not#4} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc#1.psp#2.sva(7)} -pin  "ACC1-2:not#4" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(acc#1.psp#2.sva)#3.itm}
load net {ACC1-2:not#4.itm} -pin  "ACC1-2:not#4" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1-2:not#4.itm}
load inst "ACC1:acc#44" "add(2,0,2,0,3)" "INTERFACE" -attr xrf 61718 -attr oid 895 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#44} -attr area 3.310766 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,2,0,3)"
load net {PWR} -pin  "ACC1:acc#44" {A(0)} -attr @path {/mean_vga/mean_vga:core/conc#565.itm}
load net {ACC1-2:not#3.itm} -pin  "ACC1:acc#44" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#565.itm}
load net {ACC1-2:not#4.itm} -pin  "ACC1:acc#44" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#270.itm}
load net {acc#1.psp#2.sva(6)} -pin  "ACC1:acc#44" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#270.itm}
load net {ACC1:acc#44.itm(0)} -pin  "ACC1:acc#44" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#44.itm}
load net {ACC1:acc#44.itm(1)} -pin  "ACC1:acc#44" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#44.itm}
load net {ACC1:acc#44.itm(2)} -pin  "ACC1:acc#44" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#44.itm}
load inst "ACC1:acc#47" "add(3,0,3,0,4)" "INTERFACE" -attr xrf 61719 -attr oid 896 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#47} -attr area 4.302074 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,0,4)"
load net {PWR} -pin  "ACC1:acc#47" {A(0)} -attr @path {/mean_vga/mean_vga:core/conc#563.itm}
load net {ACC1:acc#45.itm(1)} -pin  "ACC1:acc#47" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#563.itm}
load net {ACC1:acc#45.itm(2)} -pin  "ACC1:acc#47" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#563.itm}
load net {acc#1.psp#2.sva(10)} -pin  "ACC1:acc#47" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#276.itm}
load net {ACC1:acc#44.itm(1)} -pin  "ACC1:acc#47" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#276.itm}
load net {ACC1:acc#44.itm(2)} -pin  "ACC1:acc#47" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#276.itm}
load net {ACC1:acc#47.itm(0)} -pin  "ACC1:acc#47" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#47.itm}
load net {ACC1:acc#47.itm(1)} -pin  "ACC1:acc#47" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#47.itm}
load net {ACC1:acc#47.itm(2)} -pin  "ACC1:acc#47" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#47.itm}
load net {ACC1:acc#47.itm(3)} -pin  "ACC1:acc#47" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#47.itm}
load inst "ACC1-2:not#1" "not(1)" "INTERFACE" -attr xrf 61720 -attr oid 897 -attr @path {/mean_vga/mean_vga:core/ACC1-2:not#1} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc#1.psp#2.sva(1)} -pin  "ACC1-2:not#1" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(acc#1.psp#2.sva)#9.itm}
load net {ACC1-2:not#1.itm} -pin  "ACC1-2:not#1" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1-2:not#1.itm}
load inst "ACC1-2:not#5" "not(1)" "INTERFACE" -attr xrf 61721 -attr oid 898 -attr @path {/mean_vga/mean_vga:core/ACC1-2:not#5} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc#1.psp#2.sva(9)} -pin  "ACC1-2:not#5" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(acc#1.psp#2.sva)#12.itm}
load net {ACC1-2:not#5.itm} -pin  "ACC1-2:not#5" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1-2:not#5.itm}
load inst "ACC1:acc#46" "add(2,0,2,0,3)" "INTERFACE" -attr xrf 61722 -attr oid 899 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#46} -attr area 3.310766 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,2,0,3)"
load net {PWR} -pin  "ACC1:acc#46" {A(0)} -attr @path {/mean_vga/mean_vga:core/conc#566.itm}
load net {ACC1-2:not#1.itm} -pin  "ACC1:acc#46" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#566.itm}
load net {ACC1-2:not#5.itm} -pin  "ACC1:acc#46" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#274.itm}
load net {acc#1.psp#2.sva(2)} -pin  "ACC1:acc#46" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#274.itm}
load net {ACC1:acc#46.itm(0)} -pin  "ACC1:acc#46" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#46.itm}
load net {ACC1:acc#46.itm(1)} -pin  "ACC1:acc#46" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#46.itm}
load net {ACC1:acc#46.itm(2)} -pin  "ACC1:acc#46" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#46.itm}
load inst "ACC1-2:not#6" "not(1)" "INTERFACE" -attr xrf 61723 -attr oid 900 -attr @path {/mean_vga/mean_vga:core/ACC1-2:not#6} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc#1.psp#2.sva(11)} -pin  "ACC1-2:not#6" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(acc#1.psp#2.sva).itm}
load net {ACC1-2:not#6.itm} -pin  "ACC1-2:not#6" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1-2:not#6.itm}
load inst "ACC1:acc#48" "add(4,0,3,0,5)" "INTERFACE" -attr xrf 61724 -attr oid 901 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#48} -attr area 5.293382 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,4,0,5)"
load net {PWR} -pin  "ACC1:acc#48" {A(0)} -attr @path {/mean_vga/mean_vga:core/conc#562.itm}
load net {ACC1:acc#47.itm(1)} -pin  "ACC1:acc#48" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#562.itm}
load net {ACC1:acc#47.itm(2)} -pin  "ACC1:acc#48" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#562.itm}
load net {ACC1:acc#47.itm(3)} -pin  "ACC1:acc#48" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#562.itm}
load net {ACC1-2:not#6.itm} -pin  "ACC1:acc#48" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#278.itm}
load net {ACC1:acc#46.itm(1)} -pin  "ACC1:acc#48" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#278.itm}
load net {ACC1:acc#46.itm(2)} -pin  "ACC1:acc#48" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#278.itm}
load net {ACC1:acc#48.itm(0)} -pin  "ACC1:acc#48" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#48.itm}
load net {ACC1:acc#48.itm(1)} -pin  "ACC1:acc#48" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#48.itm}
load net {ACC1:acc#48.itm(2)} -pin  "ACC1:acc#48" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#48.itm}
load net {ACC1:acc#48.itm(3)} -pin  "ACC1:acc#48" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#48.itm}
load net {ACC1:acc#48.itm(4)} -pin  "ACC1:acc#48" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#48.itm}
load inst "ACC1-2:acc#2" "add(4,-1,4,-1,4)" "INTERFACE" -attr xrf 61725 -attr oid 902 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-2:acc#2} -attr area 5.293382 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,4,0,4)"
load net {ACC1:acc#48.itm(1)} -pin  "ACC1-2:acc#2" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#31.itm}
load net {ACC1:acc#48.itm(2)} -pin  "ACC1-2:acc#2" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#31.itm}
load net {ACC1:acc#48.itm(3)} -pin  "ACC1-2:acc#2" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#31.itm}
load net {ACC1:acc#48.itm(4)} -pin  "ACC1-2:acc#2" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#31.itm}
load net {acc#1.psp#2.sva(0)} -pin  "ACC1-2:acc#2" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#567.itm}
load net {PWR} -pin  "ACC1-2:acc#2" {B(1)} -attr @path {/mean_vga/mean_vga:core/conc#567.itm}
load net {GND} -pin  "ACC1-2:acc#2" {B(2)} -attr @path {/mean_vga/mean_vga:core/conc#567.itm}
load net {PWR} -pin  "ACC1-2:acc#2" {B(3)} -attr @path {/mean_vga/mean_vga:core/conc#567.itm}
load net {acc#2.psp#2.sva(0)} -pin  "ACC1-2:acc#2" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#2.psp#2.sva}
load net {acc#2.psp#2.sva(1)} -pin  "ACC1-2:acc#2" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#2.psp#2.sva}
load net {acc#2.psp#2.sva(2)} -pin  "ACC1-2:acc#2" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#2.psp#2.sva}
load net {acc#2.psp#2.sva(3)} -pin  "ACC1-2:acc#2" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#2.psp#2.sva}
load inst "ACC1:acc#49" "add(1,1,1,0,2)" "INTERFACE" -attr xrf 61726 -attr oid 903 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#49} -attr area 2.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(1,0,1,1,2)"
load net {acc#2.psp#2.sva(1)} -pin  "ACC1:acc#49" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(acc#2.psp#2.sva)#2.itm}
load net {acc#2.psp#2.sva(0)} -pin  "ACC1:acc#49" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(acc#2.psp#2.sva)#3.itm}
load net {ACC1:acc#49.itm(0)} -pin  "ACC1:acc#49" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#49.itm}
load net {ACC1:acc#49.itm(1)} -pin  "ACC1:acc#49" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#49.itm}
load inst "ACC1-2:acc#3" "add(2,1,2,1,3)" "INTERFACE" -attr xrf 61727 -attr oid 904 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-2:acc#3} -attr area 3.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,1,2,1,3)"
load net {ACC1:acc#49.itm(0)} -pin  "ACC1-2:acc#3" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#49.itm}
load net {ACC1:acc#49.itm(1)} -pin  "ACC1-2:acc#3" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#49.itm}
load net {acc#2.psp#2.sva(2)} -pin  "ACC1-2:acc#3" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(acc#2.psp#2.sva)#1.itm}
load net {acc#2.psp#2.sva(3)} -pin  "ACC1-2:acc#3" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(acc#2.psp#2.sva)#1.itm}
load net {acc.imod#10.sva(0)} -pin  "ACC1-2:acc#3" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc.imod#10.sva}
load net {acc.imod#10.sva(1)} -pin  "ACC1-2:acc#3" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc.imod#10.sva}
load net {acc.imod#10.sva(2)} -pin  "ACC1-2:acc#3" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc.imod#10.sva}
load inst "ACC1:acc#56" "add(1,1,1,0,2)" "INTERFACE" -attr xrf 61728 -attr oid 905 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#56} -attr area 2.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(1,0,1,1,2)"
load net {acc#10.psp#2.sva(1)} -pin  "ACC1:acc#56" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(acc#10.psp#2.sva)#1.itm}
load net {acc#10.psp#2.sva(0)} -pin  "ACC1:acc#56" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(acc#10.psp#2.sva)#2.itm}
load net {ACC1:acc#56.itm(0)} -pin  "ACC1:acc#56" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#56.itm}
load net {ACC1:acc#56.itm(1)} -pin  "ACC1:acc#56" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#56.itm}
load inst "ACC1-2:acc#13" "add(2,1,2,1,3)" "INTERFACE" -attr xrf 61729 -attr oid 906 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-2:acc#13} -attr area 3.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,1,2,1,3)"
load net {ACC1:acc#56.itm(0)} -pin  "ACC1-2:acc#13" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#56.itm}
load net {ACC1:acc#56.itm(1)} -pin  "ACC1-2:acc#13" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#56.itm}
load net {acc#10.psp#2.sva(2)} -pin  "ACC1-2:acc#13" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(acc#10.psp#2.sva).itm}
load net {acc#10.psp#2.sva(3)} -pin  "ACC1-2:acc#13" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(acc#10.psp#2.sva).itm}
load net {acc.imod#14.sva(0)} -pin  "ACC1-2:acc#13" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc.imod#14.sva}
load net {acc.imod#14.sva(1)} -pin  "ACC1-2:acc#13" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc.imod#14.sva}
load net {acc.imod#14.sva(2)} -pin  "ACC1-2:acc#13" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc.imod#14.sva}
load inst "ACC1:acc#80" "add(10,0,10,0,11)" "INTERFACE" -attr xrf 61730 -attr oid 907 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#80} -attr area 11.241230 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,0,11)"
load net {regs.regs:slc(regs.regs(2))#7.itm(0)} -pin  "ACC1:acc#80" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#7.itm}
load net {regs.regs:slc(regs.regs(2))#7.itm(1)} -pin  "ACC1:acc#80" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#7.itm}
load net {regs.regs:slc(regs.regs(2))#7.itm(2)} -pin  "ACC1:acc#80" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#7.itm}
load net {regs.regs:slc(regs.regs(2))#7.itm(3)} -pin  "ACC1:acc#80" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#7.itm}
load net {regs.regs:slc(regs.regs(2))#7.itm(4)} -pin  "ACC1:acc#80" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#7.itm}
load net {regs.regs:slc(regs.regs(2))#7.itm(5)} -pin  "ACC1:acc#80" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#7.itm}
load net {regs.regs:slc(regs.regs(2))#7.itm(6)} -pin  "ACC1:acc#80" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#7.itm}
load net {regs.regs:slc(regs.regs(2))#7.itm(7)} -pin  "ACC1:acc#80" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#7.itm}
load net {regs.regs:slc(regs.regs(2))#7.itm(8)} -pin  "ACC1:acc#80" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#7.itm}
load net {regs.regs:slc(regs.regs(2))#7.itm(9)} -pin  "ACC1:acc#80" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#7.itm}
load net {regs.regs:slc(regs.regs(2))#8.itm(0)} -pin  "ACC1:acc#80" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#8.itm}
load net {regs.regs:slc(regs.regs(2))#8.itm(1)} -pin  "ACC1:acc#80" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#8.itm}
load net {regs.regs:slc(regs.regs(2))#8.itm(2)} -pin  "ACC1:acc#80" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#8.itm}
load net {regs.regs:slc(regs.regs(2))#8.itm(3)} -pin  "ACC1:acc#80" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#8.itm}
load net {regs.regs:slc(regs.regs(2))#8.itm(4)} -pin  "ACC1:acc#80" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#8.itm}
load net {regs.regs:slc(regs.regs(2))#8.itm(5)} -pin  "ACC1:acc#80" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#8.itm}
load net {regs.regs:slc(regs.regs(2))#8.itm(6)} -pin  "ACC1:acc#80" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#8.itm}
load net {regs.regs:slc(regs.regs(2))#8.itm(7)} -pin  "ACC1:acc#80" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#8.itm}
load net {regs.regs:slc(regs.regs(2))#8.itm(8)} -pin  "ACC1:acc#80" {B(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#8.itm}
load net {regs.regs:slc(regs.regs(2))#8.itm(9)} -pin  "ACC1:acc#80" {B(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#8.itm}
load net {ACC1:acc#80.itm(0)} -pin  "ACC1:acc#80" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#80.itm}
load net {ACC1:acc#80.itm(1)} -pin  "ACC1:acc#80" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#80.itm}
load net {ACC1:acc#80.itm(2)} -pin  "ACC1:acc#80" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#80.itm}
load net {ACC1:acc#80.itm(3)} -pin  "ACC1:acc#80" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#80.itm}
load net {ACC1:acc#80.itm(4)} -pin  "ACC1:acc#80" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#80.itm}
load net {ACC1:acc#80.itm(5)} -pin  "ACC1:acc#80" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#80.itm}
load net {ACC1:acc#80.itm(6)} -pin  "ACC1:acc#80" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#80.itm}
load net {ACC1:acc#80.itm(7)} -pin  "ACC1:acc#80" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#80.itm}
load net {ACC1:acc#80.itm(8)} -pin  "ACC1:acc#80" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#80.itm}
load net {ACC1:acc#80.itm(9)} -pin  "ACC1:acc#80" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#80.itm}
load net {ACC1:acc#80.itm(10)} -pin  "ACC1:acc#80" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#80.itm}
load inst "ACC1-3:acc#9" "add(11,0,10,0,12)" "INTERFACE" -attr xrf 61731 -attr oid 908 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:acc#9} -attr area 12.236292 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,0,12)"
load net {ACC1:acc#80.itm(0)} -pin  "ACC1-3:acc#9" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#80.itm}
load net {ACC1:acc#80.itm(1)} -pin  "ACC1-3:acc#9" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#80.itm}
load net {ACC1:acc#80.itm(2)} -pin  "ACC1-3:acc#9" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#80.itm}
load net {ACC1:acc#80.itm(3)} -pin  "ACC1-3:acc#9" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#80.itm}
load net {ACC1:acc#80.itm(4)} -pin  "ACC1-3:acc#9" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#80.itm}
load net {ACC1:acc#80.itm(5)} -pin  "ACC1-3:acc#9" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#80.itm}
load net {ACC1:acc#80.itm(6)} -pin  "ACC1-3:acc#9" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#80.itm}
load net {ACC1:acc#80.itm(7)} -pin  "ACC1-3:acc#9" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#80.itm}
load net {ACC1:acc#80.itm(8)} -pin  "ACC1-3:acc#9" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#80.itm}
load net {ACC1:acc#80.itm(9)} -pin  "ACC1-3:acc#9" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#80.itm}
load net {ACC1:acc#80.itm(10)} -pin  "ACC1-3:acc#9" {A(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#80.itm}
load net {regs.regs:slc(regs.regs(2))#6.itm(0)} -pin  "ACC1-3:acc#9" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#6.itm}
load net {regs.regs:slc(regs.regs(2))#6.itm(1)} -pin  "ACC1-3:acc#9" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#6.itm}
load net {regs.regs:slc(regs.regs(2))#6.itm(2)} -pin  "ACC1-3:acc#9" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#6.itm}
load net {regs.regs:slc(regs.regs(2))#6.itm(3)} -pin  "ACC1-3:acc#9" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#6.itm}
load net {regs.regs:slc(regs.regs(2))#6.itm(4)} -pin  "ACC1-3:acc#9" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#6.itm}
load net {regs.regs:slc(regs.regs(2))#6.itm(5)} -pin  "ACC1-3:acc#9" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#6.itm}
load net {regs.regs:slc(regs.regs(2))#6.itm(6)} -pin  "ACC1-3:acc#9" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#6.itm}
load net {regs.regs:slc(regs.regs(2))#6.itm(7)} -pin  "ACC1-3:acc#9" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#6.itm}
load net {regs.regs:slc(regs.regs(2))#6.itm(8)} -pin  "ACC1-3:acc#9" {B(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#6.itm}
load net {regs.regs:slc(regs.regs(2))#6.itm(9)} -pin  "ACC1-3:acc#9" {B(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#6.itm}
load net {acc#9.psp.sva(0)} -pin  "ACC1-3:acc#9" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#9.psp.sva}
load net {acc#9.psp.sva(1)} -pin  "ACC1-3:acc#9" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#9.psp.sva}
load net {acc#9.psp.sva(2)} -pin  "ACC1-3:acc#9" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#9.psp.sva}
load net {acc#9.psp.sva(3)} -pin  "ACC1-3:acc#9" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#9.psp.sva}
load net {acc#9.psp.sva(4)} -pin  "ACC1-3:acc#9" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#9.psp.sva}
load net {acc#9.psp.sva(5)} -pin  "ACC1-3:acc#9" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#9.psp.sva}
load net {acc#9.psp.sva(6)} -pin  "ACC1-3:acc#9" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#9.psp.sva}
load net {acc#9.psp.sva(7)} -pin  "ACC1-3:acc#9" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#9.psp.sva}
load net {acc#9.psp.sva(8)} -pin  "ACC1-3:acc#9" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#9.psp.sva}
load net {acc#9.psp.sva(9)} -pin  "ACC1-3:acc#9" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#9.psp.sva}
load net {acc#9.psp.sva(10)} -pin  "ACC1-3:acc#9" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#9.psp.sva}
load net {acc#9.psp.sva(11)} -pin  "ACC1-3:acc#9" {Z(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#9.psp.sva}
load inst "ACC1:acc#86" "add(1,1,1,0,2)" "INTERFACE" -attr xrf 61732 -attr oid 909 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#86} -attr area 2.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(1,0,1,1,2)"
load net {acc#10.psp.sva(1)} -pin  "ACC1:acc#86" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(acc#10.psp.sva)#2.itm}
load net {acc#10.psp.sva(0)} -pin  "ACC1:acc#86" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(acc#10.psp.sva)#3.itm}
load net {ACC1:acc#86.itm(0)} -pin  "ACC1:acc#86" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#86.itm}
load net {ACC1:acc#86.itm(1)} -pin  "ACC1:acc#86" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#86.itm}
load inst "ACC1-3:acc#13" "add(2,1,2,1,3)" "INTERFACE" -attr xrf 61733 -attr oid 910 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:acc#13} -attr area 3.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,1,2,1,3)"
load net {ACC1:acc#86.itm(0)} -pin  "ACC1-3:acc#13" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#86.itm}
load net {ACC1:acc#86.itm(1)} -pin  "ACC1-3:acc#13" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#86.itm}
load net {acc#10.psp.sva(2)} -pin  "ACC1-3:acc#13" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(acc#10.psp.sva).itm}
load net {acc#10.psp.sva(3)} -pin  "ACC1-3:acc#13" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(acc#10.psp.sva).itm}
load net {acc.imod#7.sva(0)} -pin  "ACC1-3:acc#13" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc.imod#7.sva}
load net {acc.imod#7.sva(1)} -pin  "ACC1-3:acc#13" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc.imod#7.sva}
load net {acc.imod#7.sva(2)} -pin  "ACC1-3:acc#13" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc.imod#7.sva}
load inst "ACC1-3:not#38" "not(1)" "INTERFACE" -attr xrf 61734 -attr oid 911 -attr @path {/mean_vga/mean_vga:core/ACC1-3:not#38} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc#9.psp.sva(3)} -pin  "ACC1-3:not#38" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(acc#9.psp.sva)#7.itm}
load net {ACC1-3:not#38.itm} -pin  "ACC1-3:not#38" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1-3:not#38.itm}
load inst "ACC1:acc#82" "add(2,0,2,0,3)" "INTERFACE" -attr xrf 61735 -attr oid 912 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#82} -attr area 3.310766 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,2,0,3)"
load net {PWR} -pin  "ACC1:acc#82" {A(0)} -attr @path {/mean_vga/mean_vga:core/conc#570.itm}
load net {ACC1-3:not#38.itm} -pin  "ACC1:acc#82" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#570.itm}
load net {acc#9.psp.sva(8)} -pin  "ACC1:acc#82" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#332.itm}
load net {acc#9.psp.sva(4)} -pin  "ACC1:acc#82" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#332.itm}
load net {ACC1:acc#82.itm(0)} -pin  "ACC1:acc#82" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#82.itm}
load net {ACC1:acc#82.itm(1)} -pin  "ACC1:acc#82" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#82.itm}
load net {ACC1:acc#82.itm(2)} -pin  "ACC1:acc#82" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#82.itm}
load inst "ACC1-3:not#39" "not(1)" "INTERFACE" -attr xrf 61736 -attr oid 913 -attr @path {/mean_vga/mean_vga:core/ACC1-3:not#39} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc#9.psp.sva(5)} -pin  "ACC1-3:not#39" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(acc#9.psp.sva)#3.itm}
load net {ACC1-3:not#39.itm} -pin  "ACC1-3:not#39" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1-3:not#39.itm}
load inst "ACC1-3:not#40" "not(1)" "INTERFACE" -attr xrf 61737 -attr oid 914 -attr @path {/mean_vga/mean_vga:core/ACC1-3:not#40} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc#9.psp.sva(7)} -pin  "ACC1-3:not#40" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(acc#9.psp.sva)#1.itm}
load net {ACC1-3:not#40.itm} -pin  "ACC1-3:not#40" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1-3:not#40.itm}
load inst "ACC1:acc#81" "add(2,0,2,0,3)" "INTERFACE" -attr xrf 61738 -attr oid 915 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#81} -attr area 3.310766 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,2,0,3)"
load net {PWR} -pin  "ACC1:acc#81" {A(0)} -attr @path {/mean_vga/mean_vga:core/conc#571.itm}
load net {ACC1-3:not#39.itm} -pin  "ACC1:acc#81" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#571.itm}
load net {ACC1-3:not#40.itm} -pin  "ACC1:acc#81" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#330.itm}
load net {acc#9.psp.sva(6)} -pin  "ACC1:acc#81" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#330.itm}
load net {ACC1:acc#81.itm(0)} -pin  "ACC1:acc#81" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#81.itm}
load net {ACC1:acc#81.itm(1)} -pin  "ACC1:acc#81" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#81.itm}
load net {ACC1:acc#81.itm(2)} -pin  "ACC1:acc#81" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#81.itm}
load inst "ACC1:acc#84" "add(3,0,3,0,4)" "INTERFACE" -attr xrf 61739 -attr oid 916 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#84} -attr area 4.302074 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,0,4)"
load net {PWR} -pin  "ACC1:acc#84" {A(0)} -attr @path {/mean_vga/mean_vga:core/conc#569.itm}
load net {ACC1:acc#82.itm(1)} -pin  "ACC1:acc#84" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#569.itm}
load net {ACC1:acc#82.itm(2)} -pin  "ACC1:acc#84" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#569.itm}
load net {acc#9.psp.sva(10)} -pin  "ACC1:acc#84" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#336.itm}
load net {ACC1:acc#81.itm(1)} -pin  "ACC1:acc#84" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#336.itm}
load net {ACC1:acc#81.itm(2)} -pin  "ACC1:acc#84" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#336.itm}
load net {ACC1:acc#84.itm(0)} -pin  "ACC1:acc#84" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#84.itm}
load net {ACC1:acc#84.itm(1)} -pin  "ACC1:acc#84" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#84.itm}
load net {ACC1:acc#84.itm(2)} -pin  "ACC1:acc#84" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#84.itm}
load net {ACC1:acc#84.itm(3)} -pin  "ACC1:acc#84" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#84.itm}
load inst "ACC1-3:not#37" "not(1)" "INTERFACE" -attr xrf 61740 -attr oid 917 -attr @path {/mean_vga/mean_vga:core/ACC1-3:not#37} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc#9.psp.sva(1)} -pin  "ACC1-3:not#37" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(acc#9.psp.sva)#8.itm}
load net {ACC1-3:not#37.itm} -pin  "ACC1-3:not#37" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1-3:not#37.itm}
load inst "ACC1-3:not#41" "not(1)" "INTERFACE" -attr xrf 61741 -attr oid 918 -attr @path {/mean_vga/mean_vga:core/ACC1-3:not#41} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc#9.psp.sva(9)} -pin  "ACC1-3:not#41" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(acc#9.psp.sva)#36.itm}
load net {ACC1-3:not#41.itm} -pin  "ACC1-3:not#41" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1-3:not#41.itm}
load inst "ACC1:acc#83" "add(2,0,2,0,3)" "INTERFACE" -attr xrf 61742 -attr oid 919 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#83} -attr area 3.310766 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,2,0,3)"
load net {PWR} -pin  "ACC1:acc#83" {A(0)} -attr @path {/mean_vga/mean_vga:core/conc#572.itm}
load net {ACC1-3:not#37.itm} -pin  "ACC1:acc#83" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#572.itm}
load net {ACC1-3:not#41.itm} -pin  "ACC1:acc#83" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#334.itm}
load net {acc#9.psp.sva(2)} -pin  "ACC1:acc#83" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#334.itm}
load net {ACC1:acc#83.itm(0)} -pin  "ACC1:acc#83" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#83.itm}
load net {ACC1:acc#83.itm(1)} -pin  "ACC1:acc#83" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#83.itm}
load net {ACC1:acc#83.itm(2)} -pin  "ACC1:acc#83" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#83.itm}
load inst "ACC1-3:not#42" "not(1)" "INTERFACE" -attr xrf 61743 -attr oid 920 -attr @path {/mean_vga/mean_vga:core/ACC1-3:not#42} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc#9.psp.sva(11)} -pin  "ACC1-3:not#42" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(acc#9.psp.sva)#27.itm}
load net {ACC1-3:not#42.itm} -pin  "ACC1-3:not#42" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1-3:not#42.itm}
load inst "ACC1:acc#85" "add(4,0,3,0,5)" "INTERFACE" -attr xrf 61744 -attr oid 921 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#85} -attr area 5.293382 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,4,0,5)"
load net {PWR} -pin  "ACC1:acc#85" {A(0)} -attr @path {/mean_vga/mean_vga:core/conc#568.itm}
load net {ACC1:acc#84.itm(1)} -pin  "ACC1:acc#85" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#568.itm}
load net {ACC1:acc#84.itm(2)} -pin  "ACC1:acc#85" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#568.itm}
load net {ACC1:acc#84.itm(3)} -pin  "ACC1:acc#85" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#568.itm}
load net {ACC1-3:not#42.itm} -pin  "ACC1:acc#85" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#338.itm}
load net {ACC1:acc#83.itm(1)} -pin  "ACC1:acc#85" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#338.itm}
load net {ACC1:acc#83.itm(2)} -pin  "ACC1:acc#85" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#338.itm}
load net {ACC1:acc#85.itm(0)} -pin  "ACC1:acc#85" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#85.itm}
load net {ACC1:acc#85.itm(1)} -pin  "ACC1:acc#85" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#85.itm}
load net {ACC1:acc#85.itm(2)} -pin  "ACC1:acc#85" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#85.itm}
load net {ACC1:acc#85.itm(3)} -pin  "ACC1:acc#85" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#85.itm}
load net {ACC1:acc#85.itm(4)} -pin  "ACC1:acc#85" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#85.itm}
load inst "ACC1-3:acc#12" "add(4,-1,4,-1,4)" "INTERFACE" -attr xrf 61745 -attr oid 922 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:acc#12} -attr area 5.293382 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,4,0,4)"
load net {ACC1:acc#85.itm(1)} -pin  "ACC1-3:acc#12" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#58.itm}
load net {ACC1:acc#85.itm(2)} -pin  "ACC1-3:acc#12" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#58.itm}
load net {ACC1:acc#85.itm(3)} -pin  "ACC1-3:acc#12" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#58.itm}
load net {ACC1:acc#85.itm(4)} -pin  "ACC1-3:acc#12" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#58.itm}
load net {acc#9.psp.sva(0)} -pin  "ACC1-3:acc#12" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#573.itm}
load net {PWR} -pin  "ACC1-3:acc#12" {B(1)} -attr @path {/mean_vga/mean_vga:core/conc#573.itm}
load net {GND} -pin  "ACC1-3:acc#12" {B(2)} -attr @path {/mean_vga/mean_vga:core/conc#573.itm}
load net {PWR} -pin  "ACC1-3:acc#12" {B(3)} -attr @path {/mean_vga/mean_vga:core/conc#573.itm}
load net {acc#10.psp.sva(0)} -pin  "ACC1-3:acc#12" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#10.psp.sva}
load net {acc#10.psp.sva(1)} -pin  "ACC1-3:acc#12" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#10.psp.sva}
load net {acc#10.psp.sva(2)} -pin  "ACC1-3:acc#12" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#10.psp.sva}
load net {acc#10.psp.sva(3)} -pin  "ACC1-3:acc#12" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#10.psp.sva}
load inst "ACC1:acc#57" "add(10,0,10,0,11)" "INTERFACE" -attr xrf 61746 -attr oid 923 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#57} -attr area 11.241230 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,0,11)"
load net {regs.regs:slc(regs.regs(2))#1.itm(0)} -pin  "ACC1:acc#57" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#1.itm}
load net {regs.regs:slc(regs.regs(2))#1.itm(1)} -pin  "ACC1:acc#57" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#1.itm}
load net {regs.regs:slc(regs.regs(2))#1.itm(2)} -pin  "ACC1:acc#57" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#1.itm}
load net {regs.regs:slc(regs.regs(2))#1.itm(3)} -pin  "ACC1:acc#57" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#1.itm}
load net {regs.regs:slc(regs.regs(2))#1.itm(4)} -pin  "ACC1:acc#57" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#1.itm}
load net {regs.regs:slc(regs.regs(2))#1.itm(5)} -pin  "ACC1:acc#57" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#1.itm}
load net {regs.regs:slc(regs.regs(2))#1.itm(6)} -pin  "ACC1:acc#57" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#1.itm}
load net {regs.regs:slc(regs.regs(2))#1.itm(7)} -pin  "ACC1:acc#57" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#1.itm}
load net {regs.regs:slc(regs.regs(2))#1.itm(8)} -pin  "ACC1:acc#57" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#1.itm}
load net {regs.regs:slc(regs.regs(2))#1.itm(9)} -pin  "ACC1:acc#57" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#1.itm}
load net {regs.regs:slc(regs.regs(2))#2.itm(0)} -pin  "ACC1:acc#57" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#2.itm}
load net {regs.regs:slc(regs.regs(2))#2.itm(1)} -pin  "ACC1:acc#57" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#2.itm}
load net {regs.regs:slc(regs.regs(2))#2.itm(2)} -pin  "ACC1:acc#57" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#2.itm}
load net {regs.regs:slc(regs.regs(2))#2.itm(3)} -pin  "ACC1:acc#57" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#2.itm}
load net {regs.regs:slc(regs.regs(2))#2.itm(4)} -pin  "ACC1:acc#57" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#2.itm}
load net {regs.regs:slc(regs.regs(2))#2.itm(5)} -pin  "ACC1:acc#57" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#2.itm}
load net {regs.regs:slc(regs.regs(2))#2.itm(6)} -pin  "ACC1:acc#57" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#2.itm}
load net {regs.regs:slc(regs.regs(2))#2.itm(7)} -pin  "ACC1:acc#57" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#2.itm}
load net {regs.regs:slc(regs.regs(2))#2.itm(8)} -pin  "ACC1:acc#57" {B(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#2.itm}
load net {regs.regs:slc(regs.regs(2))#2.itm(9)} -pin  "ACC1:acc#57" {B(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2))#2.itm}
load net {ACC1:acc#57.itm(0)} -pin  "ACC1:acc#57" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#57.itm}
load net {ACC1:acc#57.itm(1)} -pin  "ACC1:acc#57" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#57.itm}
load net {ACC1:acc#57.itm(2)} -pin  "ACC1:acc#57" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#57.itm}
load net {ACC1:acc#57.itm(3)} -pin  "ACC1:acc#57" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#57.itm}
load net {ACC1:acc#57.itm(4)} -pin  "ACC1:acc#57" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#57.itm}
load net {ACC1:acc#57.itm(5)} -pin  "ACC1:acc#57" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#57.itm}
load net {ACC1:acc#57.itm(6)} -pin  "ACC1:acc#57" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#57.itm}
load net {ACC1:acc#57.itm(7)} -pin  "ACC1:acc#57" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#57.itm}
load net {ACC1:acc#57.itm(8)} -pin  "ACC1:acc#57" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#57.itm}
load net {ACC1:acc#57.itm(9)} -pin  "ACC1:acc#57" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#57.itm}
load net {ACC1:acc#57.itm(10)} -pin  "ACC1:acc#57" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#57.itm}
load inst "ACC1-3:acc#1" "add(11,0,10,0,12)" "INTERFACE" -attr xrf 61747 -attr oid 924 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:acc#1} -attr area 12.236292 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,0,12)"
load net {ACC1:acc#57.itm(0)} -pin  "ACC1-3:acc#1" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#57.itm}
load net {ACC1:acc#57.itm(1)} -pin  "ACC1-3:acc#1" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#57.itm}
load net {ACC1:acc#57.itm(2)} -pin  "ACC1-3:acc#1" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#57.itm}
load net {ACC1:acc#57.itm(3)} -pin  "ACC1-3:acc#1" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#57.itm}
load net {ACC1:acc#57.itm(4)} -pin  "ACC1-3:acc#1" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#57.itm}
load net {ACC1:acc#57.itm(5)} -pin  "ACC1-3:acc#1" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#57.itm}
load net {ACC1:acc#57.itm(6)} -pin  "ACC1-3:acc#1" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#57.itm}
load net {ACC1:acc#57.itm(7)} -pin  "ACC1-3:acc#1" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#57.itm}
load net {ACC1:acc#57.itm(8)} -pin  "ACC1-3:acc#1" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#57.itm}
load net {ACC1:acc#57.itm(9)} -pin  "ACC1-3:acc#1" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#57.itm}
load net {ACC1:acc#57.itm(10)} -pin  "ACC1-3:acc#1" {A(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#57.itm}
load net {regs.regs:slc(regs.regs(2)).itm(0)} -pin  "ACC1-3:acc#1" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2)).itm}
load net {regs.regs:slc(regs.regs(2)).itm(1)} -pin  "ACC1-3:acc#1" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2)).itm}
load net {regs.regs:slc(regs.regs(2)).itm(2)} -pin  "ACC1-3:acc#1" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2)).itm}
load net {regs.regs:slc(regs.regs(2)).itm(3)} -pin  "ACC1-3:acc#1" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2)).itm}
load net {regs.regs:slc(regs.regs(2)).itm(4)} -pin  "ACC1-3:acc#1" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2)).itm}
load net {regs.regs:slc(regs.regs(2)).itm(5)} -pin  "ACC1-3:acc#1" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2)).itm}
load net {regs.regs:slc(regs.regs(2)).itm(6)} -pin  "ACC1-3:acc#1" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2)).itm}
load net {regs.regs:slc(regs.regs(2)).itm(7)} -pin  "ACC1-3:acc#1" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2)).itm}
load net {regs.regs:slc(regs.regs(2)).itm(8)} -pin  "ACC1-3:acc#1" {B(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2)).itm}
load net {regs.regs:slc(regs.regs(2)).itm(9)} -pin  "ACC1-3:acc#1" {B(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/regs.regs:slc(regs.regs(2)).itm}
load net {acc#1.psp.sva(0)} -pin  "ACC1-3:acc#1" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#1.psp.sva}
load net {acc#1.psp.sva(1)} -pin  "ACC1-3:acc#1" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#1.psp.sva}
load net {acc#1.psp.sva(2)} -pin  "ACC1-3:acc#1" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#1.psp.sva}
load net {acc#1.psp.sva(3)} -pin  "ACC1-3:acc#1" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#1.psp.sva}
load net {acc#1.psp.sva(4)} -pin  "ACC1-3:acc#1" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#1.psp.sva}
load net {acc#1.psp.sva(5)} -pin  "ACC1-3:acc#1" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#1.psp.sva}
load net {acc#1.psp.sva(6)} -pin  "ACC1-3:acc#1" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#1.psp.sva}
load net {acc#1.psp.sva(7)} -pin  "ACC1-3:acc#1" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#1.psp.sva}
load net {acc#1.psp.sva(8)} -pin  "ACC1-3:acc#1" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#1.psp.sva}
load net {acc#1.psp.sva(9)} -pin  "ACC1-3:acc#1" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#1.psp.sva}
load net {acc#1.psp.sva(10)} -pin  "ACC1-3:acc#1" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#1.psp.sva}
load net {acc#1.psp.sva(11)} -pin  "ACC1-3:acc#1" {Z(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#1.psp.sva}
load inst "ACC1:acc#63" "add(1,1,1,0,2)" "INTERFACE" -attr xrf 61748 -attr oid 925 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#63} -attr area 2.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(1,0,1,1,2)"
load net {acc#2.psp.sva(1)} -pin  "ACC1:acc#63" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(acc#2.psp.sva)#2.itm}
load net {acc#2.psp.sva(0)} -pin  "ACC1:acc#63" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(acc#2.psp.sva)#3.itm}
load net {ACC1:acc#63.itm(0)} -pin  "ACC1:acc#63" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#63.itm}
load net {ACC1:acc#63.itm(1)} -pin  "ACC1:acc#63" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#63.itm}
load inst "ACC1-3:acc#3" "add(2,1,2,1,3)" "INTERFACE" -attr xrf 61749 -attr oid 926 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:acc#3} -attr area 3.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,1,2,1,3)"
load net {ACC1:acc#63.itm(0)} -pin  "ACC1-3:acc#3" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#63.itm}
load net {ACC1:acc#63.itm(1)} -pin  "ACC1-3:acc#3" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#63.itm}
load net {acc#2.psp.sva(2)} -pin  "ACC1-3:acc#3" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(acc#2.psp.sva).itm}
load net {acc#2.psp.sva(3)} -pin  "ACC1-3:acc#3" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(acc#2.psp.sva).itm}
load net {acc.imod#1.sva(0)} -pin  "ACC1-3:acc#3" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc.imod#1.sva}
load net {acc.imod#1.sva(1)} -pin  "ACC1-3:acc#3" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc.imod#1.sva}
load net {acc.imod#1.sva(2)} -pin  "ACC1-3:acc#3" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc.imod#1.sva}
load inst "ACC1-3:not#2" "not(1)" "INTERFACE" -attr xrf 61750 -attr oid 927 -attr @path {/mean_vga/mean_vga:core/ACC1-3:not#2} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc#1.psp.sva(3)} -pin  "ACC1-3:not#2" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(acc#1.psp.sva)#7.itm}
load net {ACC1-3:not#2.itm} -pin  "ACC1-3:not#2" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1-3:not#2.itm}
load inst "ACC1:acc#59" "add(2,0,2,0,3)" "INTERFACE" -attr xrf 61751 -attr oid 928 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#59} -attr area 3.310766 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,2,0,3)"
load net {PWR} -pin  "ACC1:acc#59" {A(0)} -attr @path {/mean_vga/mean_vga:core/conc#576.itm}
load net {ACC1-3:not#2.itm} -pin  "ACC1:acc#59" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#576.itm}
load net {acc#1.psp.sva(8)} -pin  "ACC1:acc#59" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#294.itm}
load net {acc#1.psp.sva(4)} -pin  "ACC1:acc#59" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#294.itm}
load net {ACC1:acc#59.itm(0)} -pin  "ACC1:acc#59" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#59.itm}
load net {ACC1:acc#59.itm(1)} -pin  "ACC1:acc#59" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#59.itm}
load net {ACC1:acc#59.itm(2)} -pin  "ACC1:acc#59" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#59.itm}
load inst "ACC1-3:not#3" "not(1)" "INTERFACE" -attr xrf 61752 -attr oid 929 -attr @path {/mean_vga/mean_vga:core/ACC1-3:not#3} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc#1.psp.sva(5)} -pin  "ACC1-3:not#3" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(acc#1.psp.sva)#3.itm}
load net {ACC1-3:not#3.itm} -pin  "ACC1-3:not#3" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1-3:not#3.itm}
load inst "ACC1-3:not#4" "not(1)" "INTERFACE" -attr xrf 61753 -attr oid 930 -attr @path {/mean_vga/mean_vga:core/ACC1-3:not#4} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc#1.psp.sva(7)} -pin  "ACC1-3:not#4" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(acc#1.psp.sva)#1.itm}
load net {ACC1-3:not#4.itm} -pin  "ACC1-3:not#4" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1-3:not#4.itm}
load inst "ACC1:acc#58" "add(2,0,2,0,3)" "INTERFACE" -attr xrf 61754 -attr oid 931 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#58} -attr area 3.310766 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,2,0,3)"
load net {PWR} -pin  "ACC1:acc#58" {A(0)} -attr @path {/mean_vga/mean_vga:core/conc#577.itm}
load net {ACC1-3:not#3.itm} -pin  "ACC1:acc#58" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#577.itm}
load net {ACC1-3:not#4.itm} -pin  "ACC1:acc#58" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#292.itm}
load net {acc#1.psp.sva(6)} -pin  "ACC1:acc#58" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#292.itm}
load net {ACC1:acc#58.itm(0)} -pin  "ACC1:acc#58" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#58.itm}
load net {ACC1:acc#58.itm(1)} -pin  "ACC1:acc#58" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#58.itm}
load net {ACC1:acc#58.itm(2)} -pin  "ACC1:acc#58" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#58.itm}
load inst "ACC1:acc#61" "add(3,0,3,0,4)" "INTERFACE" -attr xrf 61755 -attr oid 932 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#61} -attr area 4.302074 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,0,4)"
load net {PWR} -pin  "ACC1:acc#61" {A(0)} -attr @path {/mean_vga/mean_vga:core/conc#575.itm}
load net {ACC1:acc#59.itm(1)} -pin  "ACC1:acc#61" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#575.itm}
load net {ACC1:acc#59.itm(2)} -pin  "ACC1:acc#61" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#575.itm}
load net {acc#1.psp.sva(10)} -pin  "ACC1:acc#61" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#298.itm}
load net {ACC1:acc#58.itm(1)} -pin  "ACC1:acc#61" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#298.itm}
load net {ACC1:acc#58.itm(2)} -pin  "ACC1:acc#61" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#298.itm}
load net {ACC1:acc#61.itm(0)} -pin  "ACC1:acc#61" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#61.itm}
load net {ACC1:acc#61.itm(1)} -pin  "ACC1:acc#61" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#61.itm}
load net {ACC1:acc#61.itm(2)} -pin  "ACC1:acc#61" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#61.itm}
load net {ACC1:acc#61.itm(3)} -pin  "ACC1:acc#61" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#61.itm}
load inst "ACC1-3:not#1" "not(1)" "INTERFACE" -attr xrf 61756 -attr oid 933 -attr @path {/mean_vga/mean_vga:core/ACC1-3:not#1} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc#1.psp.sva(1)} -pin  "ACC1-3:not#1" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(acc#1.psp.sva)#8.itm}
load net {ACC1-3:not#1.itm} -pin  "ACC1-3:not#1" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1-3:not#1.itm}
load inst "ACC1-3:not#5" "not(1)" "INTERFACE" -attr xrf 61757 -attr oid 934 -attr @path {/mean_vga/mean_vga:core/ACC1-3:not#5} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc#1.psp.sva(9)} -pin  "ACC1-3:not#5" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(acc#1.psp.sva)#36.itm}
load net {ACC1-3:not#5.itm} -pin  "ACC1-3:not#5" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1-3:not#5.itm}
load inst "ACC1:acc#60" "add(2,0,2,0,3)" "INTERFACE" -attr xrf 61758 -attr oid 935 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#60} -attr area 3.310766 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,2,0,3)"
load net {PWR} -pin  "ACC1:acc#60" {A(0)} -attr @path {/mean_vga/mean_vga:core/conc#578.itm}
load net {ACC1-3:not#1.itm} -pin  "ACC1:acc#60" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#578.itm}
load net {ACC1-3:not#5.itm} -pin  "ACC1:acc#60" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#296.itm}
load net {acc#1.psp.sva(2)} -pin  "ACC1:acc#60" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#296.itm}
load net {ACC1:acc#60.itm(0)} -pin  "ACC1:acc#60" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#60.itm}
load net {ACC1:acc#60.itm(1)} -pin  "ACC1:acc#60" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#60.itm}
load net {ACC1:acc#60.itm(2)} -pin  "ACC1:acc#60" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#60.itm}
load inst "ACC1-3:not#6" "not(1)" "INTERFACE" -attr xrf 61759 -attr oid 936 -attr @path {/mean_vga/mean_vga:core/ACC1-3:not#6} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc#1.psp.sva(11)} -pin  "ACC1-3:not#6" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(acc#1.psp.sva)#27.itm}
load net {ACC1-3:not#6.itm} -pin  "ACC1-3:not#6" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1-3:not#6.itm}
load inst "ACC1:acc#62" "add(4,0,3,0,5)" "INTERFACE" -attr xrf 61760 -attr oid 937 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#62} -attr area 5.293382 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,4,0,5)"
load net {PWR} -pin  "ACC1:acc#62" {A(0)} -attr @path {/mean_vga/mean_vga:core/conc#574.itm}
load net {ACC1:acc#61.itm(1)} -pin  "ACC1:acc#62" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#574.itm}
load net {ACC1:acc#61.itm(2)} -pin  "ACC1:acc#62" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#574.itm}
load net {ACC1:acc#61.itm(3)} -pin  "ACC1:acc#62" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#574.itm}
load net {ACC1-3:not#6.itm} -pin  "ACC1:acc#62" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#300.itm}
load net {ACC1:acc#60.itm(1)} -pin  "ACC1:acc#62" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#300.itm}
load net {ACC1:acc#60.itm(2)} -pin  "ACC1:acc#62" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#300.itm}
load net {ACC1:acc#62.itm(0)} -pin  "ACC1:acc#62" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#62.itm}
load net {ACC1:acc#62.itm(1)} -pin  "ACC1:acc#62" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#62.itm}
load net {ACC1:acc#62.itm(2)} -pin  "ACC1:acc#62" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#62.itm}
load net {ACC1:acc#62.itm(3)} -pin  "ACC1:acc#62" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#62.itm}
load net {ACC1:acc#62.itm(4)} -pin  "ACC1:acc#62" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#62.itm}
load inst "ACC1-3:acc#2" "add(4,-1,4,-1,4)" "INTERFACE" -attr xrf 61761 -attr oid 938 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-3:acc#2} -attr area 5.293382 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,4,0,4)"
load net {ACC1:acc#62.itm(1)} -pin  "ACC1-3:acc#2" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#41.itm}
load net {ACC1:acc#62.itm(2)} -pin  "ACC1-3:acc#2" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#41.itm}
load net {ACC1:acc#62.itm(3)} -pin  "ACC1-3:acc#2" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#41.itm}
load net {ACC1:acc#62.itm(4)} -pin  "ACC1-3:acc#2" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#41.itm}
load net {acc#1.psp.sva(0)} -pin  "ACC1-3:acc#2" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#579.itm}
load net {PWR} -pin  "ACC1-3:acc#2" {B(1)} -attr @path {/mean_vga/mean_vga:core/conc#579.itm}
load net {GND} -pin  "ACC1-3:acc#2" {B(2)} -attr @path {/mean_vga/mean_vga:core/conc#579.itm}
load net {PWR} -pin  "ACC1-3:acc#2" {B(3)} -attr @path {/mean_vga/mean_vga:core/conc#579.itm}
load net {acc#2.psp.sva(0)} -pin  "ACC1-3:acc#2" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#2.psp.sva}
load net {acc#2.psp.sva(1)} -pin  "ACC1-3:acc#2" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#2.psp.sva}
load net {acc#2.psp.sva(2)} -pin  "ACC1-3:acc#2" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#2.psp.sva}
load net {acc#2.psp.sva(3)} -pin  "ACC1-3:acc#2" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#2.psp.sva}
load inst "ACC1:acc#35" "add(10,0,10,0,11)" "INTERFACE" -attr xrf 61762 -attr oid 939 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#35} -attr area 11.241230 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,0,11)"
load net {vin:rsc:mgc_in_wire.d(70)} -pin  "ACC1:acc#35" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d).itm}
load net {vin:rsc:mgc_in_wire.d(71)} -pin  "ACC1:acc#35" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d).itm}
load net {vin:rsc:mgc_in_wire.d(72)} -pin  "ACC1:acc#35" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d).itm}
load net {vin:rsc:mgc_in_wire.d(73)} -pin  "ACC1:acc#35" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d).itm}
load net {vin:rsc:mgc_in_wire.d(74)} -pin  "ACC1:acc#35" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d).itm}
load net {vin:rsc:mgc_in_wire.d(75)} -pin  "ACC1:acc#35" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d).itm}
load net {vin:rsc:mgc_in_wire.d(76)} -pin  "ACC1:acc#35" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d).itm}
load net {vin:rsc:mgc_in_wire.d(77)} -pin  "ACC1:acc#35" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d).itm}
load net {vin:rsc:mgc_in_wire.d(78)} -pin  "ACC1:acc#35" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d).itm}
load net {vin:rsc:mgc_in_wire.d(79)} -pin  "ACC1:acc#35" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d).itm}
load net {vin:rsc:mgc_in_wire.d(60)} -pin  "ACC1:acc#35" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#1.itm}
load net {vin:rsc:mgc_in_wire.d(61)} -pin  "ACC1:acc#35" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#1.itm}
load net {vin:rsc:mgc_in_wire.d(62)} -pin  "ACC1:acc#35" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#1.itm}
load net {vin:rsc:mgc_in_wire.d(63)} -pin  "ACC1:acc#35" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#1.itm}
load net {vin:rsc:mgc_in_wire.d(64)} -pin  "ACC1:acc#35" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#1.itm}
load net {vin:rsc:mgc_in_wire.d(65)} -pin  "ACC1:acc#35" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#1.itm}
load net {vin:rsc:mgc_in_wire.d(66)} -pin  "ACC1:acc#35" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#1.itm}
load net {vin:rsc:mgc_in_wire.d(67)} -pin  "ACC1:acc#35" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#1.itm}
load net {vin:rsc:mgc_in_wire.d(68)} -pin  "ACC1:acc#35" {B(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#1.itm}
load net {vin:rsc:mgc_in_wire.d(69)} -pin  "ACC1:acc#35" {B(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#1.itm}
load net {ACC1:acc#35.itm(0)} -pin  "ACC1:acc#35" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#35.itm}
load net {ACC1:acc#35.itm(1)} -pin  "ACC1:acc#35" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#35.itm}
load net {ACC1:acc#35.itm(2)} -pin  "ACC1:acc#35" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#35.itm}
load net {ACC1:acc#35.itm(3)} -pin  "ACC1:acc#35" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#35.itm}
load net {ACC1:acc#35.itm(4)} -pin  "ACC1:acc#35" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#35.itm}
load net {ACC1:acc#35.itm(5)} -pin  "ACC1:acc#35" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#35.itm}
load net {ACC1:acc#35.itm(6)} -pin  "ACC1:acc#35" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#35.itm}
load net {ACC1:acc#35.itm(7)} -pin  "ACC1:acc#35" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#35.itm}
load net {ACC1:acc#35.itm(8)} -pin  "ACC1:acc#35" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#35.itm}
load net {ACC1:acc#35.itm(9)} -pin  "ACC1:acc#35" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#35.itm}
load net {ACC1:acc#35.itm(10)} -pin  "ACC1:acc#35" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#35.itm}
load inst "ACC1-1:acc#9" "add(11,0,10,0,12)" "INTERFACE" -attr xrf 61763 -attr oid 940 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-1:acc#9} -attr area 12.236292 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,0,12)"
load net {ACC1:acc#35.itm(0)} -pin  "ACC1-1:acc#9" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#35.itm}
load net {ACC1:acc#35.itm(1)} -pin  "ACC1-1:acc#9" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#35.itm}
load net {ACC1:acc#35.itm(2)} -pin  "ACC1-1:acc#9" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#35.itm}
load net {ACC1:acc#35.itm(3)} -pin  "ACC1-1:acc#9" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#35.itm}
load net {ACC1:acc#35.itm(4)} -pin  "ACC1-1:acc#9" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#35.itm}
load net {ACC1:acc#35.itm(5)} -pin  "ACC1-1:acc#9" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#35.itm}
load net {ACC1:acc#35.itm(6)} -pin  "ACC1-1:acc#9" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#35.itm}
load net {ACC1:acc#35.itm(7)} -pin  "ACC1-1:acc#9" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#35.itm}
load net {ACC1:acc#35.itm(8)} -pin  "ACC1-1:acc#9" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#35.itm}
load net {ACC1:acc#35.itm(9)} -pin  "ACC1-1:acc#9" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#35.itm}
load net {ACC1:acc#35.itm(10)} -pin  "ACC1-1:acc#9" {A(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#35.itm}
load net {vin:rsc:mgc_in_wire.d(80)} -pin  "ACC1-1:acc#9" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#2.itm}
load net {vin:rsc:mgc_in_wire.d(81)} -pin  "ACC1-1:acc#9" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#2.itm}
load net {vin:rsc:mgc_in_wire.d(82)} -pin  "ACC1-1:acc#9" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#2.itm}
load net {vin:rsc:mgc_in_wire.d(83)} -pin  "ACC1-1:acc#9" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#2.itm}
load net {vin:rsc:mgc_in_wire.d(84)} -pin  "ACC1-1:acc#9" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#2.itm}
load net {vin:rsc:mgc_in_wire.d(85)} -pin  "ACC1-1:acc#9" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#2.itm}
load net {vin:rsc:mgc_in_wire.d(86)} -pin  "ACC1-1:acc#9" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#2.itm}
load net {vin:rsc:mgc_in_wire.d(87)} -pin  "ACC1-1:acc#9" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#2.itm}
load net {vin:rsc:mgc_in_wire.d(88)} -pin  "ACC1-1:acc#9" {B(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#2.itm}
load net {vin:rsc:mgc_in_wire.d(89)} -pin  "ACC1-1:acc#9" {B(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#2.itm}
load net {acc#9.psp#1.sva(0)} -pin  "ACC1-1:acc#9" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#9.psp#1.sva}
load net {acc#9.psp#1.sva(1)} -pin  "ACC1-1:acc#9" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#9.psp#1.sva}
load net {acc#9.psp#1.sva(2)} -pin  "ACC1-1:acc#9" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#9.psp#1.sva}
load net {acc#9.psp#1.sva(3)} -pin  "ACC1-1:acc#9" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#9.psp#1.sva}
load net {acc#9.psp#1.sva(4)} -pin  "ACC1-1:acc#9" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#9.psp#1.sva}
load net {acc#9.psp#1.sva(5)} -pin  "ACC1-1:acc#9" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#9.psp#1.sva}
load net {acc#9.psp#1.sva(6)} -pin  "ACC1-1:acc#9" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#9.psp#1.sva}
load net {acc#9.psp#1.sva(7)} -pin  "ACC1-1:acc#9" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#9.psp#1.sva}
load net {acc#9.psp#1.sva(8)} -pin  "ACC1-1:acc#9" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#9.psp#1.sva}
load net {acc#9.psp#1.sva(9)} -pin  "ACC1-1:acc#9" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#9.psp#1.sva}
load net {acc#9.psp#1.sva(10)} -pin  "ACC1-1:acc#9" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#9.psp#1.sva}
load net {acc#9.psp#1.sva(11)} -pin  "ACC1-1:acc#9" {Z(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#9.psp#1.sva}
load inst "ACC1:acc#41" "add(1,1,1,0,2)" "INTERFACE" -attr xrf 61764 -attr oid 941 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#41} -attr area 2.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(1,0,1,1,2)"
load net {acc#10.psp#1.sva(1)} -pin  "ACC1:acc#41" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(acc#10.psp#1.sva)#1.itm}
load net {acc#10.psp#1.sva(0)} -pin  "ACC1:acc#41" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(acc#10.psp#1.sva)#2.itm}
load net {ACC1:acc#41.itm(0)} -pin  "ACC1:acc#41" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#41.itm}
load net {ACC1:acc#41.itm(1)} -pin  "ACC1:acc#41" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#41.itm}
load inst "ACC1-1:acc#13" "add(2,1,2,1,3)" "INTERFACE" -attr xrf 61765 -attr oid 942 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-1:acc#13} -attr area 3.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,1,2,1,3)"
load net {ACC1:acc#41.itm(0)} -pin  "ACC1-1:acc#13" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#41.itm}
load net {ACC1:acc#41.itm(1)} -pin  "ACC1-1:acc#13" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#41.itm}
load net {acc#10.psp#1.sva(2)} -pin  "ACC1-1:acc#13" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(acc#10.psp#1.sva).itm}
load net {acc#10.psp#1.sva(3)} -pin  "ACC1-1:acc#13" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(acc#10.psp#1.sva).itm}
load net {acc.imod#13.sva(0)} -pin  "ACC1-1:acc#13" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc.imod#13.sva}
load net {acc.imod#13.sva(1)} -pin  "ACC1-1:acc#13" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc.imod#13.sva}
load net {acc.imod#13.sva(2)} -pin  "ACC1-1:acc#13" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc.imod#13.sva}
load inst "ACC1:if:not#55" "not(1)" "INTERFACE" -attr xrf 61766 -attr oid 943 -attr @path {/mean_vga/mean_vga:core/ACC1:if:not#55} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc#9.psp#1.sva(3)} -pin  "ACC1:if:not#55" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(acc#9.psp#1.sva)#2.itm}
load net {ACC1:if:not#55.itm} -pin  "ACC1:if:not#55" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1:if:not#55.itm}
load inst "ACC1:acc#37" "add(2,0,2,0,3)" "INTERFACE" -attr xrf 61767 -attr oid 944 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#37} -attr area 3.310766 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,2,0,3)"
load net {PWR} -pin  "ACC1:acc#37" {A(0)} -attr @path {/mean_vga/mean_vga:core/conc#582.itm}
load net {ACC1:if:not#55.itm} -pin  "ACC1:acc#37" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#582.itm}
load net {acc#9.psp#1.sva(8)} -pin  "ACC1:acc#37" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#258.itm}
load net {acc#9.psp#1.sva(4)} -pin  "ACC1:acc#37" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#258.itm}
load net {ACC1:acc#37.itm(0)} -pin  "ACC1:acc#37" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#37.itm}
load net {ACC1:acc#37.itm(1)} -pin  "ACC1:acc#37" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#37.itm}
load net {ACC1:acc#37.itm(2)} -pin  "ACC1:acc#37" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#37.itm}
load inst "ACC1:not#102" "not(1)" "INTERFACE" -attr xrf 61768 -attr oid 945 -attr @path {/mean_vga/mean_vga:core/ACC1:not#102} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc#9.psp#1.sva(5)} -pin  "ACC1:not#102" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(acc#9.psp#1.sva)#9.itm}
load net {ACC1:not#102.itm} -pin  "ACC1:not#102" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1:not#102.itm}
load inst "ACC1:not#100" "not(1)" "INTERFACE" -attr xrf 61769 -attr oid 946 -attr @path {/mean_vga/mean_vga:core/ACC1:not#100} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc#9.psp#1.sva(7)} -pin  "ACC1:not#100" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(acc#9.psp#1.sva)#3.itm}
load net {ACC1:not#100.itm} -pin  "ACC1:not#100" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1:not#100.itm}
load inst "ACC1:acc#36" "add(2,0,2,0,3)" "INTERFACE" -attr xrf 61770 -attr oid 947 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#36} -attr area 3.310766 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,2,0,3)"
load net {PWR} -pin  "ACC1:acc#36" {A(0)} -attr @path {/mean_vga/mean_vga:core/conc#583.itm}
load net {ACC1:not#102.itm} -pin  "ACC1:acc#36" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#583.itm}
load net {ACC1:not#100.itm} -pin  "ACC1:acc#36" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#256.itm}
load net {acc#9.psp#1.sva(6)} -pin  "ACC1:acc#36" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#256.itm}
load net {ACC1:acc#36.itm(0)} -pin  "ACC1:acc#36" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#36.itm}
load net {ACC1:acc#36.itm(1)} -pin  "ACC1:acc#36" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#36.itm}
load net {ACC1:acc#36.itm(2)} -pin  "ACC1:acc#36" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#36.itm}
load inst "ACC1:acc#39" "add(3,0,3,0,4)" "INTERFACE" -attr xrf 61771 -attr oid 948 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#39} -attr area 4.302074 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,0,4)"
load net {PWR} -pin  "ACC1:acc#39" {A(0)} -attr @path {/mean_vga/mean_vga:core/conc#581.itm}
load net {ACC1:acc#37.itm(1)} -pin  "ACC1:acc#39" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#581.itm}
load net {ACC1:acc#37.itm(2)} -pin  "ACC1:acc#39" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#581.itm}
load net {acc#9.psp#1.sva(10)} -pin  "ACC1:acc#39" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#262.itm}
load net {ACC1:acc#36.itm(1)} -pin  "ACC1:acc#39" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#262.itm}
load net {ACC1:acc#36.itm(2)} -pin  "ACC1:acc#39" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#262.itm}
load net {ACC1:acc#39.itm(0)} -pin  "ACC1:acc#39" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#39.itm}
load net {ACC1:acc#39.itm(1)} -pin  "ACC1:acc#39" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#39.itm}
load net {ACC1:acc#39.itm(2)} -pin  "ACC1:acc#39" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#39.itm}
load net {ACC1:acc#39.itm(3)} -pin  "ACC1:acc#39" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#39.itm}
load inst "ACC1:if:not#57" "not(1)" "INTERFACE" -attr xrf 61772 -attr oid 949 -attr @path {/mean_vga/mean_vga:core/ACC1:if:not#57} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc#9.psp#1.sva(1)} -pin  "ACC1:if:not#57" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(acc#9.psp#1.sva)#4.itm}
load net {ACC1:if:not#57.itm} -pin  "ACC1:if:not#57" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1:if:not#57.itm}
load inst "ACC1:not#98" "not(1)" "INTERFACE" -attr xrf 61773 -attr oid 950 -attr @path {/mean_vga/mean_vga:core/ACC1:not#98} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc#9.psp#1.sva(9)} -pin  "ACC1:not#98" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(acc#9.psp#1.sva)#29.itm}
load net {ACC1:not#98.itm} -pin  "ACC1:not#98" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1:not#98.itm}
load inst "ACC1:acc#38" "add(2,0,2,0,3)" "INTERFACE" -attr xrf 61774 -attr oid 951 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#38} -attr area 3.310766 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,2,0,3)"
load net {PWR} -pin  "ACC1:acc#38" {A(0)} -attr @path {/mean_vga/mean_vga:core/conc#584.itm}
load net {ACC1:if:not#57.itm} -pin  "ACC1:acc#38" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#584.itm}
load net {ACC1:not#98.itm} -pin  "ACC1:acc#38" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#260.itm}
load net {acc#9.psp#1.sva(2)} -pin  "ACC1:acc#38" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#260.itm}
load net {ACC1:acc#38.itm(0)} -pin  "ACC1:acc#38" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#38.itm}
load net {ACC1:acc#38.itm(1)} -pin  "ACC1:acc#38" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#38.itm}
load net {ACC1:acc#38.itm(2)} -pin  "ACC1:acc#38" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#38.itm}
load inst "ACC1:not#96" "not(1)" "INTERFACE" -attr xrf 61775 -attr oid 952 -attr @path {/mean_vga/mean_vga:core/ACC1:not#96} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc#9.psp#1.sva(11)} -pin  "ACC1:not#96" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(acc#9.psp#1.sva)#19.itm}
load net {ACC1:not#96.itm} -pin  "ACC1:not#96" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1:not#96.itm}
load inst "ACC1:acc#40" "add(4,0,3,0,5)" "INTERFACE" -attr xrf 61776 -attr oid 953 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#40} -attr area 5.293382 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,4,0,5)"
load net {PWR} -pin  "ACC1:acc#40" {A(0)} -attr @path {/mean_vga/mean_vga:core/conc#580.itm}
load net {ACC1:acc#39.itm(1)} -pin  "ACC1:acc#40" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#580.itm}
load net {ACC1:acc#39.itm(2)} -pin  "ACC1:acc#40" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#580.itm}
load net {ACC1:acc#39.itm(3)} -pin  "ACC1:acc#40" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#580.itm}
load net {ACC1:not#96.itm} -pin  "ACC1:acc#40" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#264.itm}
load net {ACC1:acc#38.itm(1)} -pin  "ACC1:acc#40" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#264.itm}
load net {ACC1:acc#38.itm(2)} -pin  "ACC1:acc#40" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#264.itm}
load net {ACC1:acc#40.itm(0)} -pin  "ACC1:acc#40" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#40.itm}
load net {ACC1:acc#40.itm(1)} -pin  "ACC1:acc#40" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#40.itm}
load net {ACC1:acc#40.itm(2)} -pin  "ACC1:acc#40" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#40.itm}
load net {ACC1:acc#40.itm(3)} -pin  "ACC1:acc#40" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#40.itm}
load net {ACC1:acc#40.itm(4)} -pin  "ACC1:acc#40" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#40.itm}
load inst "ACC1-1:acc#12" "add(4,-1,4,-1,4)" "INTERFACE" -attr xrf 61777 -attr oid 954 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-1:acc#12} -attr area 5.293382 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,4,0,4)"
load net {ACC1:acc#40.itm(1)} -pin  "ACC1-1:acc#12" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#25.itm}
load net {ACC1:acc#40.itm(2)} -pin  "ACC1-1:acc#12" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#25.itm}
load net {ACC1:acc#40.itm(3)} -pin  "ACC1-1:acc#12" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#25.itm}
load net {ACC1:acc#40.itm(4)} -pin  "ACC1-1:acc#12" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc#25.itm}
load net {acc#9.psp#1.sva(0)} -pin  "ACC1-1:acc#12" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#585.itm}
load net {PWR} -pin  "ACC1-1:acc#12" {B(1)} -attr @path {/mean_vga/mean_vga:core/conc#585.itm}
load net {GND} -pin  "ACC1-1:acc#12" {B(2)} -attr @path {/mean_vga/mean_vga:core/conc#585.itm}
load net {PWR} -pin  "ACC1-1:acc#12" {B(3)} -attr @path {/mean_vga/mean_vga:core/conc#585.itm}
load net {acc#10.psp#1.sva(0)} -pin  "ACC1-1:acc#12" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#10.psp#1.sva}
load net {acc#10.psp#1.sva(1)} -pin  "ACC1-1:acc#12" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#10.psp#1.sva}
load net {acc#10.psp#1.sva(2)} -pin  "ACC1-1:acc#12" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#10.psp#1.sva}
load net {acc#10.psp#1.sva(3)} -pin  "ACC1-1:acc#12" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#10.psp#1.sva}
load inst "ACC1:acc" "add(10,0,10,0,11)" "INTERFACE" -attr xrf 61778 -attr oid 955 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc} -attr area 11.241230 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,0,11)"
load net {vin:rsc:mgc_in_wire.d(10)} -pin  "ACC1:acc" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#6.itm}
load net {vin:rsc:mgc_in_wire.d(11)} -pin  "ACC1:acc" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#6.itm}
load net {vin:rsc:mgc_in_wire.d(12)} -pin  "ACC1:acc" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#6.itm}
load net {vin:rsc:mgc_in_wire.d(13)} -pin  "ACC1:acc" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#6.itm}
load net {vin:rsc:mgc_in_wire.d(14)} -pin  "ACC1:acc" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#6.itm}
load net {vin:rsc:mgc_in_wire.d(15)} -pin  "ACC1:acc" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#6.itm}
load net {vin:rsc:mgc_in_wire.d(16)} -pin  "ACC1:acc" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#6.itm}
load net {vin:rsc:mgc_in_wire.d(17)} -pin  "ACC1:acc" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#6.itm}
load net {vin:rsc:mgc_in_wire.d(18)} -pin  "ACC1:acc" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#6.itm}
load net {vin:rsc:mgc_in_wire.d(19)} -pin  "ACC1:acc" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#6.itm}
load net {vin:rsc:mgc_in_wire.d(0)} -pin  "ACC1:acc" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#7.itm}
load net {vin:rsc:mgc_in_wire.d(1)} -pin  "ACC1:acc" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#7.itm}
load net {vin:rsc:mgc_in_wire.d(2)} -pin  "ACC1:acc" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#7.itm}
load net {vin:rsc:mgc_in_wire.d(3)} -pin  "ACC1:acc" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#7.itm}
load net {vin:rsc:mgc_in_wire.d(4)} -pin  "ACC1:acc" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#7.itm}
load net {vin:rsc:mgc_in_wire.d(5)} -pin  "ACC1:acc" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#7.itm}
load net {vin:rsc:mgc_in_wire.d(6)} -pin  "ACC1:acc" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#7.itm}
load net {vin:rsc:mgc_in_wire.d(7)} -pin  "ACC1:acc" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#7.itm}
load net {vin:rsc:mgc_in_wire.d(8)} -pin  "ACC1:acc" {B(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#7.itm}
load net {vin:rsc:mgc_in_wire.d(9)} -pin  "ACC1:acc" {B(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#7.itm}
load net {ACC1:acc.itm(0)} -pin  "ACC1:acc" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc.itm}
load net {ACC1:acc.itm(1)} -pin  "ACC1:acc" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc.itm}
load net {ACC1:acc.itm(2)} -pin  "ACC1:acc" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc.itm}
load net {ACC1:acc.itm(3)} -pin  "ACC1:acc" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc.itm}
load net {ACC1:acc.itm(4)} -pin  "ACC1:acc" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc.itm}
load net {ACC1:acc.itm(5)} -pin  "ACC1:acc" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc.itm}
load net {ACC1:acc.itm(6)} -pin  "ACC1:acc" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc.itm}
load net {ACC1:acc.itm(7)} -pin  "ACC1:acc" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc.itm}
load net {ACC1:acc.itm(8)} -pin  "ACC1:acc" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc.itm}
load net {ACC1:acc.itm(9)} -pin  "ACC1:acc" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc.itm}
load net {ACC1:acc.itm(10)} -pin  "ACC1:acc" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc.itm}
load inst "ACC1-1:acc#1" "add(11,0,10,0,12)" "INTERFACE" -attr xrf 61779 -attr oid 956 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-1:acc#1} -attr area 12.236292 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,0,12)"
load net {ACC1:acc.itm(0)} -pin  "ACC1-1:acc#1" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc.itm}
load net {ACC1:acc.itm(1)} -pin  "ACC1-1:acc#1" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc.itm}
load net {ACC1:acc.itm(2)} -pin  "ACC1-1:acc#1" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc.itm}
load net {ACC1:acc.itm(3)} -pin  "ACC1-1:acc#1" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc.itm}
load net {ACC1:acc.itm(4)} -pin  "ACC1-1:acc#1" {A(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc.itm}
load net {ACC1:acc.itm(5)} -pin  "ACC1-1:acc#1" {A(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc.itm}
load net {ACC1:acc.itm(6)} -pin  "ACC1-1:acc#1" {A(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc.itm}
load net {ACC1:acc.itm(7)} -pin  "ACC1-1:acc#1" {A(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc.itm}
load net {ACC1:acc.itm(8)} -pin  "ACC1-1:acc#1" {A(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc.itm}
load net {ACC1:acc.itm(9)} -pin  "ACC1-1:acc#1" {A(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc.itm}
load net {ACC1:acc.itm(10)} -pin  "ACC1-1:acc#1" {A(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc.itm}
load net {vin:rsc:mgc_in_wire.d(20)} -pin  "ACC1-1:acc#1" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#8.itm}
load net {vin:rsc:mgc_in_wire.d(21)} -pin  "ACC1-1:acc#1" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#8.itm}
load net {vin:rsc:mgc_in_wire.d(22)} -pin  "ACC1-1:acc#1" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#8.itm}
load net {vin:rsc:mgc_in_wire.d(23)} -pin  "ACC1-1:acc#1" {B(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#8.itm}
load net {vin:rsc:mgc_in_wire.d(24)} -pin  "ACC1-1:acc#1" {B(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#8.itm}
load net {vin:rsc:mgc_in_wire.d(25)} -pin  "ACC1-1:acc#1" {B(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#8.itm}
load net {vin:rsc:mgc_in_wire.d(26)} -pin  "ACC1-1:acc#1" {B(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#8.itm}
load net {vin:rsc:mgc_in_wire.d(27)} -pin  "ACC1-1:acc#1" {B(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#8.itm}
load net {vin:rsc:mgc_in_wire.d(28)} -pin  "ACC1-1:acc#1" {B(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#8.itm}
load net {vin:rsc:mgc_in_wire.d(29)} -pin  "ACC1-1:acc#1" {B(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(vin:rsc:mgc_in_wire.d)#8.itm}
load net {acc#1.psp#1.sva(0)} -pin  "ACC1-1:acc#1" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#1.psp#1.sva}
load net {acc#1.psp#1.sva(1)} -pin  "ACC1-1:acc#1" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#1.psp#1.sva}
load net {acc#1.psp#1.sva(2)} -pin  "ACC1-1:acc#1" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#1.psp#1.sva}
load net {acc#1.psp#1.sva(3)} -pin  "ACC1-1:acc#1" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#1.psp#1.sva}
load net {acc#1.psp#1.sva(4)} -pin  "ACC1-1:acc#1" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#1.psp#1.sva}
load net {acc#1.psp#1.sva(5)} -pin  "ACC1-1:acc#1" {Z(5)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#1.psp#1.sva}
load net {acc#1.psp#1.sva(6)} -pin  "ACC1-1:acc#1" {Z(6)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#1.psp#1.sva}
load net {acc#1.psp#1.sva(7)} -pin  "ACC1-1:acc#1" {Z(7)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#1.psp#1.sva}
load net {acc#1.psp#1.sva(8)} -pin  "ACC1-1:acc#1" {Z(8)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#1.psp#1.sva}
load net {acc#1.psp#1.sva(9)} -pin  "ACC1-1:acc#1" {Z(9)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#1.psp#1.sva}
load net {acc#1.psp#1.sva(10)} -pin  "ACC1-1:acc#1" {Z(10)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#1.psp#1.sva}
load net {acc#1.psp#1.sva(11)} -pin  "ACC1-1:acc#1" {Z(11)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#1.psp#1.sva}
load inst "ACC1:acc#18" "add(1,1,1,0,2)" "INTERFACE" -attr xrf 61780 -attr oid 957 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#18} -attr area 2.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(1,0,1,1,2)"
load net {acc#2.psp#1.sva(1)} -pin  "ACC1:acc#18" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(acc#2.psp#1.sva)#2.itm}
load net {acc#2.psp#1.sva(0)} -pin  "ACC1:acc#18" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(acc#2.psp#1.sva)#3.itm}
load net {ACC1:acc#18.itm(0)} -pin  "ACC1:acc#18" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#18.itm}
load net {ACC1:acc#18.itm(1)} -pin  "ACC1:acc#18" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#18.itm}
load inst "ACC1-1:acc#3" "add(2,1,2,1,3)" "INTERFACE" -attr xrf 61781 -attr oid 958 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-1:acc#3} -attr area 3.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,1,2,1,3)"
load net {ACC1:acc#18.itm(0)} -pin  "ACC1-1:acc#3" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#18.itm}
load net {ACC1:acc#18.itm(1)} -pin  "ACC1-1:acc#3" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#18.itm}
load net {acc#2.psp#1.sva(2)} -pin  "ACC1-1:acc#3" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(acc#2.psp#1.sva).itm}
load net {acc#2.psp#1.sva(3)} -pin  "ACC1-1:acc#3" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/slc(acc#2.psp#1.sva).itm}
load net {acc.imod#9.sva(0)} -pin  "ACC1-1:acc#3" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc.imod#9.sva}
load net {acc.imod#9.sva(1)} -pin  "ACC1-1:acc#3" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc.imod#9.sva}
load net {acc.imod#9.sva(2)} -pin  "ACC1-1:acc#3" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc.imod#9.sva}
load inst "ACC1-1:not#2" "not(1)" "INTERFACE" -attr xrf 61782 -attr oid 959 -attr @path {/mean_vga/mean_vga:core/ACC1-1:not#2} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc#1.psp#1.sva(3)} -pin  "ACC1-1:not#2" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(acc#1.psp#1.sva)#7.itm}
load net {ACC1-1:not#2.itm} -pin  "ACC1-1:not#2" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1-1:not#2.itm}
load inst "ACC1:acc#14" "add(2,0,2,0,3)" "INTERFACE" -attr xrf 61783 -attr oid 960 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#14} -attr area 3.310766 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,2,0,3)"
load net {PWR} -pin  "ACC1:acc#14" {A(0)} -attr @path {/mean_vga/mean_vga:core/conc#588.itm}
load net {ACC1-1:not#2.itm} -pin  "ACC1:acc#14" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#588.itm}
load net {acc#1.psp#1.sva(8)} -pin  "ACC1:acc#14" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#220.itm}
load net {acc#1.psp#1.sva(4)} -pin  "ACC1:acc#14" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#220.itm}
load net {ACC1:acc#14.itm(0)} -pin  "ACC1:acc#14" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#14.itm}
load net {ACC1:acc#14.itm(1)} -pin  "ACC1:acc#14" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#14.itm}
load net {ACC1:acc#14.itm(2)} -pin  "ACC1:acc#14" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#14.itm}
load inst "ACC1-1:not#3" "not(1)" "INTERFACE" -attr xrf 61784 -attr oid 961 -attr @path {/mean_vga/mean_vga:core/ACC1-1:not#3} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc#1.psp#1.sva(5)} -pin  "ACC1-1:not#3" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(acc#1.psp#1.sva)#3.itm}
load net {ACC1-1:not#3.itm} -pin  "ACC1-1:not#3" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1-1:not#3.itm}
load inst "ACC1-1:not#4" "not(1)" "INTERFACE" -attr xrf 61785 -attr oid 962 -attr @path {/mean_vga/mean_vga:core/ACC1-1:not#4} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc#1.psp#1.sva(7)} -pin  "ACC1-1:not#4" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(acc#1.psp#1.sva)#1.itm}
load net {ACC1-1:not#4.itm} -pin  "ACC1-1:not#4" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1-1:not#4.itm}
load inst "ACC1:acc#13" "add(2,0,2,0,3)" "INTERFACE" -attr xrf 61786 -attr oid 963 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#13} -attr area 3.310766 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,2,0,3)"
load net {PWR} -pin  "ACC1:acc#13" {A(0)} -attr @path {/mean_vga/mean_vga:core/conc#589.itm}
load net {ACC1-1:not#3.itm} -pin  "ACC1:acc#13" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#589.itm}
load net {ACC1-1:not#4.itm} -pin  "ACC1:acc#13" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#218.itm}
load net {acc#1.psp#1.sva(6)} -pin  "ACC1:acc#13" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#218.itm}
load net {ACC1:acc#13.itm(0)} -pin  "ACC1:acc#13" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#13.itm}
load net {ACC1:acc#13.itm(1)} -pin  "ACC1:acc#13" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#13.itm}
load net {ACC1:acc#13.itm(2)} -pin  "ACC1:acc#13" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#13.itm}
load inst "ACC1:acc#16" "add(3,0,3,0,4)" "INTERFACE" -attr xrf 61787 -attr oid 964 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#16} -attr area 4.302074 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,0,4)"
load net {PWR} -pin  "ACC1:acc#16" {A(0)} -attr @path {/mean_vga/mean_vga:core/conc#587.itm}
load net {ACC1:acc#14.itm(1)} -pin  "ACC1:acc#16" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#587.itm}
load net {ACC1:acc#14.itm(2)} -pin  "ACC1:acc#16" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#587.itm}
load net {acc#1.psp#1.sva(10)} -pin  "ACC1:acc#16" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#224.itm}
load net {ACC1:acc#13.itm(1)} -pin  "ACC1:acc#16" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#224.itm}
load net {ACC1:acc#13.itm(2)} -pin  "ACC1:acc#16" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#224.itm}
load net {ACC1:acc#16.itm(0)} -pin  "ACC1:acc#16" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#16.itm}
load net {ACC1:acc#16.itm(1)} -pin  "ACC1:acc#16" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#16.itm}
load net {ACC1:acc#16.itm(2)} -pin  "ACC1:acc#16" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#16.itm}
load net {ACC1:acc#16.itm(3)} -pin  "ACC1:acc#16" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#16.itm}
load inst "ACC1-1:not#1" "not(1)" "INTERFACE" -attr xrf 61788 -attr oid 965 -attr @path {/mean_vga/mean_vga:core/ACC1-1:not#1} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc#1.psp#1.sva(1)} -pin  "ACC1-1:not#1" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(acc#1.psp#1.sva)#8.itm}
load net {ACC1-1:not#1.itm} -pin  "ACC1-1:not#1" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1-1:not#1.itm}
load inst "ACC1-1:not#5" "not(1)" "INTERFACE" -attr xrf 61789 -attr oid 966 -attr @path {/mean_vga/mean_vga:core/ACC1-1:not#5} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc#1.psp#1.sva(9)} -pin  "ACC1-1:not#5" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(acc#1.psp#1.sva)#36.itm}
load net {ACC1-1:not#5.itm} -pin  "ACC1-1:not#5" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1-1:not#5.itm}
load inst "ACC1:acc#15" "add(2,0,2,0,3)" "INTERFACE" -attr xrf 61790 -attr oid 967 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#15} -attr area 3.310766 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,2,0,3)"
load net {PWR} -pin  "ACC1:acc#15" {A(0)} -attr @path {/mean_vga/mean_vga:core/conc#590.itm}
load net {ACC1-1:not#1.itm} -pin  "ACC1:acc#15" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#590.itm}
load net {ACC1-1:not#5.itm} -pin  "ACC1:acc#15" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#222.itm}
load net {acc#1.psp#1.sva(2)} -pin  "ACC1:acc#15" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#222.itm}
load net {ACC1:acc#15.itm(0)} -pin  "ACC1:acc#15" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#15.itm}
load net {ACC1:acc#15.itm(1)} -pin  "ACC1:acc#15" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#15.itm}
load net {ACC1:acc#15.itm(2)} -pin  "ACC1:acc#15" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#15.itm}
load inst "ACC1-1:not#6" "not(1)" "INTERFACE" -attr xrf 61791 -attr oid 968 -attr @path {/mean_vga/mean_vga:core/ACC1-1:not#6} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc#1.psp#1.sva(11)} -pin  "ACC1-1:not#6" {A(0)} -attr @path {/mean_vga/mean_vga:core/slc(acc#1.psp#1.sva)#27.itm}
load net {ACC1-1:not#6.itm} -pin  "ACC1-1:not#6" {Z(0)} -attr @path {/mean_vga/mean_vga:core/ACC1-1:not#6.itm}
load inst "ACC1:acc#17" "add(4,0,3,0,5)" "INTERFACE" -attr xrf 61792 -attr oid 969 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#17} -attr area 5.293382 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,4,0,5)"
load net {PWR} -pin  "ACC1:acc#17" {A(0)} -attr @path {/mean_vga/mean_vga:core/conc#586.itm}
load net {ACC1:acc#16.itm(1)} -pin  "ACC1:acc#17" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#586.itm}
load net {ACC1:acc#16.itm(2)} -pin  "ACC1:acc#17" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#586.itm}
load net {ACC1:acc#16.itm(3)} -pin  "ACC1:acc#17" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#586.itm}
load net {ACC1-1:not#6.itm} -pin  "ACC1:acc#17" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#226.itm}
load net {ACC1:acc#15.itm(1)} -pin  "ACC1:acc#17" {B(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#226.itm}
load net {ACC1:acc#15.itm(2)} -pin  "ACC1:acc#17" {B(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:conc#226.itm}
load net {ACC1:acc#17.itm(0)} -pin  "ACC1:acc#17" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#17.itm}
load net {ACC1:acc#17.itm(1)} -pin  "ACC1:acc#17" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#17.itm}
load net {ACC1:acc#17.itm(2)} -pin  "ACC1:acc#17" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#17.itm}
load net {ACC1:acc#17.itm(3)} -pin  "ACC1:acc#17" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#17.itm}
load net {ACC1:acc#17.itm(4)} -pin  "ACC1:acc#17" {Z(4)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:acc#17.itm}
load inst "ACC1-1:acc#2" "add(4,-1,4,-1,4)" "INTERFACE" -attr xrf 61793 -attr oid 970 -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1-1:acc#2} -attr area 5.293382 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,4,0,4)"
load net {ACC1:acc#17.itm(1)} -pin  "ACC1-1:acc#2" {A(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc.itm}
load net {ACC1:acc#17.itm(2)} -pin  "ACC1-1:acc#2" {A(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc.itm}
load net {ACC1:acc#17.itm(3)} -pin  "ACC1-1:acc#2" {A(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc.itm}
load net {ACC1:acc#17.itm(4)} -pin  "ACC1-1:acc#2" {A(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/ACC1:slc.itm}
load net {acc#1.psp#1.sva(0)} -pin  "ACC1-1:acc#2" {B(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/conc#591.itm}
load net {PWR} -pin  "ACC1-1:acc#2" {B(1)} -attr @path {/mean_vga/mean_vga:core/conc#591.itm}
load net {GND} -pin  "ACC1-1:acc#2" {B(2)} -attr @path {/mean_vga/mean_vga:core/conc#591.itm}
load net {PWR} -pin  "ACC1-1:acc#2" {B(3)} -attr @path {/mean_vga/mean_vga:core/conc#591.itm}
load net {acc#2.psp#1.sva(0)} -pin  "ACC1-1:acc#2" {Z(0)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#2.psp#1.sva}
load net {acc#2.psp#1.sva(1)} -pin  "ACC1-1:acc#2" {Z(1)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#2.psp#1.sva}
load net {acc#2.psp#1.sva(2)} -pin  "ACC1-1:acc#2" {Z(2)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#2.psp#1.sva}
load net {acc#2.psp#1.sva(3)} -pin  "ACC1-1:acc#2" {Z(3)} -attr vt d -attr @path {/mean_vga/mean_vga:core/acc#2.psp#1.sva}
### END MODULE 

module new "mean_vga" "orig"
load portBus {vin:rsc.z(89:0)} input 90 {vin:rsc.z(89)} {vin:rsc.z(88)} {vin:rsc.z(87)} {vin:rsc.z(86)} {vin:rsc.z(85)} {vin:rsc.z(84)} {vin:rsc.z(83)} {vin:rsc.z(82)} {vin:rsc.z(81)} {vin:rsc.z(80)} {vin:rsc.z(79)} {vin:rsc.z(78)} {vin:rsc.z(77)} {vin:rsc.z(76)} {vin:rsc.z(75)} {vin:rsc.z(74)} {vin:rsc.z(73)} {vin:rsc.z(72)} {vin:rsc.z(71)} {vin:rsc.z(70)} {vin:rsc.z(69)} {vin:rsc.z(68)} {vin:rsc.z(67)} {vin:rsc.z(66)} {vin:rsc.z(65)} {vin:rsc.z(64)} {vin:rsc.z(63)} {vin:rsc.z(62)} {vin:rsc.z(61)} {vin:rsc.z(60)} {vin:rsc.z(59)} {vin:rsc.z(58)} {vin:rsc.z(57)} {vin:rsc.z(56)} {vin:rsc.z(55)} {vin:rsc.z(54)} {vin:rsc.z(53)} {vin:rsc.z(52)} {vin:rsc.z(51)} {vin:rsc.z(50)} {vin:rsc.z(49)} {vin:rsc.z(48)} {vin:rsc.z(47)} {vin:rsc.z(46)} {vin:rsc.z(45)} {vin:rsc.z(44)} {vin:rsc.z(43)} {vin:rsc.z(42)} {vin:rsc.z(41)} {vin:rsc.z(40)} {vin:rsc.z(39)} {vin:rsc.z(38)} {vin:rsc.z(37)} {vin:rsc.z(36)} {vin:rsc.z(35)} {vin:rsc.z(34)} {vin:rsc.z(33)} {vin:rsc.z(32)} {vin:rsc.z(31)} {vin:rsc.z(30)} {vin:rsc.z(29)} {vin:rsc.z(28)} {vin:rsc.z(27)} {vin:rsc.z(26)} {vin:rsc.z(25)} {vin:rsc.z(24)} {vin:rsc.z(23)} {vin:rsc.z(22)} {vin:rsc.z(21)} {vin:rsc.z(20)} {vin:rsc.z(19)} {vin:rsc.z(18)} {vin:rsc.z(17)} {vin:rsc.z(16)} {vin:rsc.z(15)} {vin:rsc.z(14)} {vin:rsc.z(13)} {vin:rsc.z(12)} {vin:rsc.z(11)} {vin:rsc.z(10)} {vin:rsc.z(9)} {vin:rsc.z(8)} {vin:rsc.z(7)} {vin:rsc.z(6)} {vin:rsc.z(5)} {vin:rsc.z(4)} {vin:rsc.z(3)} {vin:rsc.z(2)} {vin:rsc.z(1)} {vin:rsc.z(0)} -attr xrf 61794 -attr oid 971 -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load portBus {vout:rsc.z(29:0)} output 30 {vout:rsc.z(29)} {vout:rsc.z(28)} {vout:rsc.z(27)} {vout:rsc.z(26)} {vout:rsc.z(25)} {vout:rsc.z(24)} {vout:rsc.z(23)} {vout:rsc.z(22)} {vout:rsc.z(21)} {vout:rsc.z(20)} {vout:rsc.z(19)} {vout:rsc.z(18)} {vout:rsc.z(17)} {vout:rsc.z(16)} {vout:rsc.z(15)} {vout:rsc.z(14)} {vout:rsc.z(13)} {vout:rsc.z(12)} {vout:rsc.z(11)} {vout:rsc.z(10)} {vout:rsc.z(9)} {vout:rsc.z(8)} {vout:rsc.z(7)} {vout:rsc.z(6)} {vout:rsc.z(5)} {vout:rsc.z(4)} {vout:rsc.z(3)} {vout:rsc.z(2)} {vout:rsc.z(1)} {vout:rsc.z(0)} -attr xrf 61795 -attr oid 972 -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load port {clk} input -attr xrf 61796 -attr oid 973 -attr vt d -attr @path {/mean_vga/clk}
load port {en} input -attr xrf 61797 -attr oid 974 -attr vt d -attr @path {/mean_vga/en}
load port {arst_n} input -attr xrf 61798 -attr oid 975 -attr vt d -attr @path {/mean_vga/arst_n}
load symbol "mgc_ioport.mgc_in_wire(1,90)" "INTERFACE" GEN boxcolor 0 \
     portBus {d(89:0)} output 90 {d(89)} {d(88)} {d(87)} {d(86)} {d(85)} {d(84)} {d(83)} {d(82)} {d(81)} {d(80)} {d(79)} {d(78)} {d(77)} {d(76)} {d(75)} {d(74)} {d(73)} {d(72)} {d(71)} {d(70)} {d(69)} {d(68)} {d(67)} {d(66)} {d(65)} {d(64)} {d(63)} {d(62)} {d(61)} {d(60)} {d(59)} {d(58)} {d(57)} {d(56)} {d(55)} {d(54)} {d(53)} {d(52)} {d(51)} {d(50)} {d(49)} {d(48)} {d(47)} {d(46)} {d(45)} {d(44)} {d(43)} {d(42)} {d(41)} {d(40)} {d(39)} {d(38)} {d(37)} {d(36)} {d(35)} {d(34)} {d(33)} {d(32)} {d(31)} {d(30)} {d(29)} {d(28)} {d(27)} {d(26)} {d(25)} {d(24)} {d(23)} {d(22)} {d(21)} {d(20)} {d(19)} {d(18)} {d(17)} {d(16)} {d(15)} {d(14)} {d(13)} {d(12)} {d(11)} {d(10)} {d(9)} {d(8)} {d(7)} {d(6)} {d(5)} {d(4)} {d(3)} {d(2)} {d(1)} {d(0)} \
     portBus {z(89:0)} input 90 {z(89)} {z(88)} {z(87)} {z(86)} {z(85)} {z(84)} {z(83)} {z(82)} {z(81)} {z(80)} {z(79)} {z(78)} {z(77)} {z(76)} {z(75)} {z(74)} {z(73)} {z(72)} {z(71)} {z(70)} {z(69)} {z(68)} {z(67)} {z(66)} {z(65)} {z(64)} {z(63)} {z(62)} {z(61)} {z(60)} {z(59)} {z(58)} {z(57)} {z(56)} {z(55)} {z(54)} {z(53)} {z(52)} {z(51)} {z(50)} {z(49)} {z(48)} {z(47)} {z(46)} {z(45)} {z(44)} {z(43)} {z(42)} {z(41)} {z(40)} {z(39)} {z(38)} {z(37)} {z(36)} {z(35)} {z(34)} {z(33)} {z(32)} {z(31)} {z(30)} {z(29)} {z(28)} {z(27)} {z(26)} {z(25)} {z(24)} {z(23)} {z(22)} {z(21)} {z(20)} {z(19)} {z(18)} {z(17)} {z(16)} {z(15)} {z(14)} {z(13)} {z(12)} {z(11)} {z(10)} {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_ioport.mgc_out_stdreg(2,30)" "INTERFACE" GEN boxcolor 0 \
     portBus {d(29:0)} input 30 {d(29)} {d(28)} {d(27)} {d(26)} {d(25)} {d(24)} {d(23)} {d(22)} {d(21)} {d(20)} {d(19)} {d(18)} {d(17)} {d(16)} {d(15)} {d(14)} {d(13)} {d(12)} {d(11)} {d(10)} {d(9)} {d(8)} {d(7)} {d(6)} {d(5)} {d(4)} {d(3)} {d(2)} {d(1)} {d(0)} \
     portBus {z(29:0)} output 30 {z(29)} {z(28)} {z(27)} {z(26)} {z(25)} {z(24)} {z(23)} {z(22)} {z(21)} {z(20)} {z(19)} {z(18)} {z(17)} {z(16)} {z(15)} {z(14)} {z(13)} {z(12)} {z(11)} {z(10)} {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mean_vga:core" "orig" GEN \
     port {clk#1} input \
     port {en#1} input \
     port {arst_n#1} input \
     portBus {vin:rsc:mgc_in_wire.d(89:0)} input 90 {vin:rsc:mgc_in_wire.d(89)} {vin:rsc:mgc_in_wire.d(88)} {vin:rsc:mgc_in_wire.d(87)} {vin:rsc:mgc_in_wire.d(86)} {vin:rsc:mgc_in_wire.d(85)} {vin:rsc:mgc_in_wire.d(84)} {vin:rsc:mgc_in_wire.d(83)} {vin:rsc:mgc_in_wire.d(82)} {vin:rsc:mgc_in_wire.d(81)} {vin:rsc:mgc_in_wire.d(80)} {vin:rsc:mgc_in_wire.d(79)} {vin:rsc:mgc_in_wire.d(78)} {vin:rsc:mgc_in_wire.d(77)} {vin:rsc:mgc_in_wire.d(76)} {vin:rsc:mgc_in_wire.d(75)} {vin:rsc:mgc_in_wire.d(74)} {vin:rsc:mgc_in_wire.d(73)} {vin:rsc:mgc_in_wire.d(72)} {vin:rsc:mgc_in_wire.d(71)} {vin:rsc:mgc_in_wire.d(70)} {vin:rsc:mgc_in_wire.d(69)} {vin:rsc:mgc_in_wire.d(68)} {vin:rsc:mgc_in_wire.d(67)} {vin:rsc:mgc_in_wire.d(66)} {vin:rsc:mgc_in_wire.d(65)} {vin:rsc:mgc_in_wire.d(64)} {vin:rsc:mgc_in_wire.d(63)} {vin:rsc:mgc_in_wire.d(62)} {vin:rsc:mgc_in_wire.d(61)} {vin:rsc:mgc_in_wire.d(60)} {vin:rsc:mgc_in_wire.d(59)} {vin:rsc:mgc_in_wire.d(58)} {vin:rsc:mgc_in_wire.d(57)} {vin:rsc:mgc_in_wire.d(56)} {vin:rsc:mgc_in_wire.d(55)} {vin:rsc:mgc_in_wire.d(54)} {vin:rsc:mgc_in_wire.d(53)} {vin:rsc:mgc_in_wire.d(52)} {vin:rsc:mgc_in_wire.d(51)} {vin:rsc:mgc_in_wire.d(50)} {vin:rsc:mgc_in_wire.d(49)} {vin:rsc:mgc_in_wire.d(48)} {vin:rsc:mgc_in_wire.d(47)} {vin:rsc:mgc_in_wire.d(46)} {vin:rsc:mgc_in_wire.d(45)} {vin:rsc:mgc_in_wire.d(44)} {vin:rsc:mgc_in_wire.d(43)} {vin:rsc:mgc_in_wire.d(42)} {vin:rsc:mgc_in_wire.d(41)} {vin:rsc:mgc_in_wire.d(40)} {vin:rsc:mgc_in_wire.d(39)} {vin:rsc:mgc_in_wire.d(38)} {vin:rsc:mgc_in_wire.d(37)} {vin:rsc:mgc_in_wire.d(36)} {vin:rsc:mgc_in_wire.d(35)} {vin:rsc:mgc_in_wire.d(34)} {vin:rsc:mgc_in_wire.d(33)} {vin:rsc:mgc_in_wire.d(32)} {vin:rsc:mgc_in_wire.d(31)} {vin:rsc:mgc_in_wire.d(30)} {vin:rsc:mgc_in_wire.d(29)} {vin:rsc:mgc_in_wire.d(28)} {vin:rsc:mgc_in_wire.d(27)} {vin:rsc:mgc_in_wire.d(26)} {vin:rsc:mgc_in_wire.d(25)} {vin:rsc:mgc_in_wire.d(24)} {vin:rsc:mgc_in_wire.d(23)} {vin:rsc:mgc_in_wire.d(22)} {vin:rsc:mgc_in_wire.d(21)} {vin:rsc:mgc_in_wire.d(20)} {vin:rsc:mgc_in_wire.d(19)} {vin:rsc:mgc_in_wire.d(18)} {vin:rsc:mgc_in_wire.d(17)} {vin:rsc:mgc_in_wire.d(16)} {vin:rsc:mgc_in_wire.d(15)} {vin:rsc:mgc_in_wire.d(14)} {vin:rsc:mgc_in_wire.d(13)} {vin:rsc:mgc_in_wire.d(12)} {vin:rsc:mgc_in_wire.d(11)} {vin:rsc:mgc_in_wire.d(10)} {vin:rsc:mgc_in_wire.d(9)} {vin:rsc:mgc_in_wire.d(8)} {vin:rsc:mgc_in_wire.d(7)} {vin:rsc:mgc_in_wire.d(6)} {vin:rsc:mgc_in_wire.d(5)} {vin:rsc:mgc_in_wire.d(4)} {vin:rsc:mgc_in_wire.d(3)} {vin:rsc:mgc_in_wire.d(2)} {vin:rsc:mgc_in_wire.d(1)} {vin:rsc:mgc_in_wire.d(0)} \
     portBus {vout:rsc:mgc_out_stdreg.d(29:0)} output 30 {vout:rsc:mgc_out_stdreg.d(29)} {vout:rsc:mgc_out_stdreg.d(28)} {vout:rsc:mgc_out_stdreg.d(27)} {vout:rsc:mgc_out_stdreg.d(26)} {vout:rsc:mgc_out_stdreg.d(25)} {vout:rsc:mgc_out_stdreg.d(24)} {vout:rsc:mgc_out_stdreg.d(23)} {vout:rsc:mgc_out_stdreg.d(22)} {vout:rsc:mgc_out_stdreg.d(21)} {vout:rsc:mgc_out_stdreg.d(20)} {vout:rsc:mgc_out_stdreg.d(19)} {vout:rsc:mgc_out_stdreg.d(18)} {vout:rsc:mgc_out_stdreg.d(17)} {vout:rsc:mgc_out_stdreg.d(16)} {vout:rsc:mgc_out_stdreg.d(15)} {vout:rsc:mgc_out_stdreg.d(14)} {vout:rsc:mgc_out_stdreg.d(13)} {vout:rsc:mgc_out_stdreg.d(12)} {vout:rsc:mgc_out_stdreg.d(11)} {vout:rsc:mgc_out_stdreg.d(10)} {vout:rsc:mgc_out_stdreg.d(9)} {vout:rsc:mgc_out_stdreg.d(8)} {vout:rsc:mgc_out_stdreg.d(7)} {vout:rsc:mgc_out_stdreg.d(6)} {vout:rsc:mgc_out_stdreg.d(5)} {vout:rsc:mgc_out_stdreg.d(4)} {vout:rsc:mgc_out_stdreg.d(3)} {vout:rsc:mgc_out_stdreg.d(2)} {vout:rsc:mgc_out_stdreg.d(1)} {vout:rsc:mgc_out_stdreg.d(0)} \

load net {vin:rsc:mgc_in_wire.d#1(0)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(1)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(2)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(3)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(4)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(5)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(6)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(7)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(8)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(9)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(10)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(11)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(12)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(13)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(14)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(15)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(16)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(17)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(18)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(19)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(20)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(21)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(22)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(23)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(24)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(25)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(26)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(27)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(28)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(29)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(30)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(31)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(32)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(33)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(34)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(35)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(36)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(37)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(38)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(39)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(40)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(41)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(42)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(43)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(44)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(45)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(46)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(47)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(48)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(49)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(50)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(51)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(52)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(53)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(54)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(55)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(56)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(57)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(58)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(59)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(60)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(61)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(62)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(63)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(64)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(65)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(66)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(67)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(68)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(69)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(70)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(71)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(72)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(73)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(74)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(75)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(76)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(77)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(78)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(79)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(80)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(81)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(82)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(83)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(84)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(85)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(86)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(87)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(88)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(89)} -attr vt d
load netBundle {vin:rsc:mgc_in_wire.d#1} 90 {vin:rsc:mgc_in_wire.d#1(0)} {vin:rsc:mgc_in_wire.d#1(1)} {vin:rsc:mgc_in_wire.d#1(2)} {vin:rsc:mgc_in_wire.d#1(3)} {vin:rsc:mgc_in_wire.d#1(4)} {vin:rsc:mgc_in_wire.d#1(5)} {vin:rsc:mgc_in_wire.d#1(6)} {vin:rsc:mgc_in_wire.d#1(7)} {vin:rsc:mgc_in_wire.d#1(8)} {vin:rsc:mgc_in_wire.d#1(9)} {vin:rsc:mgc_in_wire.d#1(10)} {vin:rsc:mgc_in_wire.d#1(11)} {vin:rsc:mgc_in_wire.d#1(12)} {vin:rsc:mgc_in_wire.d#1(13)} {vin:rsc:mgc_in_wire.d#1(14)} {vin:rsc:mgc_in_wire.d#1(15)} {vin:rsc:mgc_in_wire.d#1(16)} {vin:rsc:mgc_in_wire.d#1(17)} {vin:rsc:mgc_in_wire.d#1(18)} {vin:rsc:mgc_in_wire.d#1(19)} {vin:rsc:mgc_in_wire.d#1(20)} {vin:rsc:mgc_in_wire.d#1(21)} {vin:rsc:mgc_in_wire.d#1(22)} {vin:rsc:mgc_in_wire.d#1(23)} {vin:rsc:mgc_in_wire.d#1(24)} {vin:rsc:mgc_in_wire.d#1(25)} {vin:rsc:mgc_in_wire.d#1(26)} {vin:rsc:mgc_in_wire.d#1(27)} {vin:rsc:mgc_in_wire.d#1(28)} {vin:rsc:mgc_in_wire.d#1(29)} {vin:rsc:mgc_in_wire.d#1(30)} {vin:rsc:mgc_in_wire.d#1(31)} {vin:rsc:mgc_in_wire.d#1(32)} {vin:rsc:mgc_in_wire.d#1(33)} {vin:rsc:mgc_in_wire.d#1(34)} {vin:rsc:mgc_in_wire.d#1(35)} {vin:rsc:mgc_in_wire.d#1(36)} {vin:rsc:mgc_in_wire.d#1(37)} {vin:rsc:mgc_in_wire.d#1(38)} {vin:rsc:mgc_in_wire.d#1(39)} {vin:rsc:mgc_in_wire.d#1(40)} {vin:rsc:mgc_in_wire.d#1(41)} {vin:rsc:mgc_in_wire.d#1(42)} {vin:rsc:mgc_in_wire.d#1(43)} {vin:rsc:mgc_in_wire.d#1(44)} {vin:rsc:mgc_in_wire.d#1(45)} {vin:rsc:mgc_in_wire.d#1(46)} {vin:rsc:mgc_in_wire.d#1(47)} {vin:rsc:mgc_in_wire.d#1(48)} {vin:rsc:mgc_in_wire.d#1(49)} {vin:rsc:mgc_in_wire.d#1(50)} {vin:rsc:mgc_in_wire.d#1(51)} {vin:rsc:mgc_in_wire.d#1(52)} {vin:rsc:mgc_in_wire.d#1(53)} {vin:rsc:mgc_in_wire.d#1(54)} {vin:rsc:mgc_in_wire.d#1(55)} {vin:rsc:mgc_in_wire.d#1(56)} {vin:rsc:mgc_in_wire.d#1(57)} {vin:rsc:mgc_in_wire.d#1(58)} {vin:rsc:mgc_in_wire.d#1(59)} {vin:rsc:mgc_in_wire.d#1(60)} {vin:rsc:mgc_in_wire.d#1(61)} {vin:rsc:mgc_in_wire.d#1(62)} {vin:rsc:mgc_in_wire.d#1(63)} {vin:rsc:mgc_in_wire.d#1(64)} {vin:rsc:mgc_in_wire.d#1(65)} {vin:rsc:mgc_in_wire.d#1(66)} {vin:rsc:mgc_in_wire.d#1(67)} {vin:rsc:mgc_in_wire.d#1(68)} {vin:rsc:mgc_in_wire.d#1(69)} {vin:rsc:mgc_in_wire.d#1(70)} {vin:rsc:mgc_in_wire.d#1(71)} {vin:rsc:mgc_in_wire.d#1(72)} {vin:rsc:mgc_in_wire.d#1(73)} {vin:rsc:mgc_in_wire.d#1(74)} {vin:rsc:mgc_in_wire.d#1(75)} {vin:rsc:mgc_in_wire.d#1(76)} {vin:rsc:mgc_in_wire.d#1(77)} {vin:rsc:mgc_in_wire.d#1(78)} {vin:rsc:mgc_in_wire.d#1(79)} {vin:rsc:mgc_in_wire.d#1(80)} {vin:rsc:mgc_in_wire.d#1(81)} {vin:rsc:mgc_in_wire.d#1(82)} {vin:rsc:mgc_in_wire.d#1(83)} {vin:rsc:mgc_in_wire.d#1(84)} {vin:rsc:mgc_in_wire.d#1(85)} {vin:rsc:mgc_in_wire.d#1(86)} {vin:rsc:mgc_in_wire.d#1(87)} {vin:rsc:mgc_in_wire.d#1(88)} {vin:rsc:mgc_in_wire.d#1(89)} -attr xrf 61799 -attr oid 976 -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vout:rsc:mgc_out_stdreg.d#1(0)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(1)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(2)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(3)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(4)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(5)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(6)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(7)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(8)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(9)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(10)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(11)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(12)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(13)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(14)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(15)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(16)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(17)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(18)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(19)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(20)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(21)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(22)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(23)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(24)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(25)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(26)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(27)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(28)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(29)} -attr vt d
load netBundle {vout:rsc:mgc_out_stdreg.d#1} 30 {vout:rsc:mgc_out_stdreg.d#1(0)} {vout:rsc:mgc_out_stdreg.d#1(1)} {vout:rsc:mgc_out_stdreg.d#1(2)} {vout:rsc:mgc_out_stdreg.d#1(3)} {vout:rsc:mgc_out_stdreg.d#1(4)} {vout:rsc:mgc_out_stdreg.d#1(5)} {vout:rsc:mgc_out_stdreg.d#1(6)} {vout:rsc:mgc_out_stdreg.d#1(7)} {vout:rsc:mgc_out_stdreg.d#1(8)} {vout:rsc:mgc_out_stdreg.d#1(9)} {vout:rsc:mgc_out_stdreg.d#1(10)} {vout:rsc:mgc_out_stdreg.d#1(11)} {vout:rsc:mgc_out_stdreg.d#1(12)} {vout:rsc:mgc_out_stdreg.d#1(13)} {vout:rsc:mgc_out_stdreg.d#1(14)} {vout:rsc:mgc_out_stdreg.d#1(15)} {vout:rsc:mgc_out_stdreg.d#1(16)} {vout:rsc:mgc_out_stdreg.d#1(17)} {vout:rsc:mgc_out_stdreg.d#1(18)} {vout:rsc:mgc_out_stdreg.d#1(19)} {vout:rsc:mgc_out_stdreg.d#1(20)} {vout:rsc:mgc_out_stdreg.d#1(21)} {vout:rsc:mgc_out_stdreg.d#1(22)} {vout:rsc:mgc_out_stdreg.d#1(23)} {vout:rsc:mgc_out_stdreg.d#1(24)} {vout:rsc:mgc_out_stdreg.d#1(25)} {vout:rsc:mgc_out_stdreg.d#1(26)} {vout:rsc:mgc_out_stdreg.d#1(27)} {vout:rsc:mgc_out_stdreg.d#1(28)} {vout:rsc:mgc_out_stdreg.d#1(29)} -attr xrf 61800 -attr oid 977 -attr vt d -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vin:rsc.z(0)} -attr vt d
load net {vin:rsc.z(1)} -attr vt d
load net {vin:rsc.z(2)} -attr vt d
load net {vin:rsc.z(3)} -attr vt d
load net {vin:rsc.z(4)} -attr vt d
load net {vin:rsc.z(5)} -attr vt d
load net {vin:rsc.z(6)} -attr vt d
load net {vin:rsc.z(7)} -attr vt d
load net {vin:rsc.z(8)} -attr vt d
load net {vin:rsc.z(9)} -attr vt d
load net {vin:rsc.z(10)} -attr vt d
load net {vin:rsc.z(11)} -attr vt d
load net {vin:rsc.z(12)} -attr vt d
load net {vin:rsc.z(13)} -attr vt d
load net {vin:rsc.z(14)} -attr vt d
load net {vin:rsc.z(15)} -attr vt d
load net {vin:rsc.z(16)} -attr vt d
load net {vin:rsc.z(17)} -attr vt d
load net {vin:rsc.z(18)} -attr vt d
load net {vin:rsc.z(19)} -attr vt d
load net {vin:rsc.z(20)} -attr vt d
load net {vin:rsc.z(21)} -attr vt d
load net {vin:rsc.z(22)} -attr vt d
load net {vin:rsc.z(23)} -attr vt d
load net {vin:rsc.z(24)} -attr vt d
load net {vin:rsc.z(25)} -attr vt d
load net {vin:rsc.z(26)} -attr vt d
load net {vin:rsc.z(27)} -attr vt d
load net {vin:rsc.z(28)} -attr vt d
load net {vin:rsc.z(29)} -attr vt d
load net {vin:rsc.z(30)} -attr vt d
load net {vin:rsc.z(31)} -attr vt d
load net {vin:rsc.z(32)} -attr vt d
load net {vin:rsc.z(33)} -attr vt d
load net {vin:rsc.z(34)} -attr vt d
load net {vin:rsc.z(35)} -attr vt d
load net {vin:rsc.z(36)} -attr vt d
load net {vin:rsc.z(37)} -attr vt d
load net {vin:rsc.z(38)} -attr vt d
load net {vin:rsc.z(39)} -attr vt d
load net {vin:rsc.z(40)} -attr vt d
load net {vin:rsc.z(41)} -attr vt d
load net {vin:rsc.z(42)} -attr vt d
load net {vin:rsc.z(43)} -attr vt d
load net {vin:rsc.z(44)} -attr vt d
load net {vin:rsc.z(45)} -attr vt d
load net {vin:rsc.z(46)} -attr vt d
load net {vin:rsc.z(47)} -attr vt d
load net {vin:rsc.z(48)} -attr vt d
load net {vin:rsc.z(49)} -attr vt d
load net {vin:rsc.z(50)} -attr vt d
load net {vin:rsc.z(51)} -attr vt d
load net {vin:rsc.z(52)} -attr vt d
load net {vin:rsc.z(53)} -attr vt d
load net {vin:rsc.z(54)} -attr vt d
load net {vin:rsc.z(55)} -attr vt d
load net {vin:rsc.z(56)} -attr vt d
load net {vin:rsc.z(57)} -attr vt d
load net {vin:rsc.z(58)} -attr vt d
load net {vin:rsc.z(59)} -attr vt d
load net {vin:rsc.z(60)} -attr vt d
load net {vin:rsc.z(61)} -attr vt d
load net {vin:rsc.z(62)} -attr vt d
load net {vin:rsc.z(63)} -attr vt d
load net {vin:rsc.z(64)} -attr vt d
load net {vin:rsc.z(65)} -attr vt d
load net {vin:rsc.z(66)} -attr vt d
load net {vin:rsc.z(67)} -attr vt d
load net {vin:rsc.z(68)} -attr vt d
load net {vin:rsc.z(69)} -attr vt d
load net {vin:rsc.z(70)} -attr vt d
load net {vin:rsc.z(71)} -attr vt d
load net {vin:rsc.z(72)} -attr vt d
load net {vin:rsc.z(73)} -attr vt d
load net {vin:rsc.z(74)} -attr vt d
load net {vin:rsc.z(75)} -attr vt d
load net {vin:rsc.z(76)} -attr vt d
load net {vin:rsc.z(77)} -attr vt d
load net {vin:rsc.z(78)} -attr vt d
load net {vin:rsc.z(79)} -attr vt d
load net {vin:rsc.z(80)} -attr vt d
load net {vin:rsc.z(81)} -attr vt d
load net {vin:rsc.z(82)} -attr vt d
load net {vin:rsc.z(83)} -attr vt d
load net {vin:rsc.z(84)} -attr vt d
load net {vin:rsc.z(85)} -attr vt d
load net {vin:rsc.z(86)} -attr vt d
load net {vin:rsc.z(87)} -attr vt d
load net {vin:rsc.z(88)} -attr vt d
load net {vin:rsc.z(89)} -attr vt d
load netBundle {vin:rsc.z} 90 {vin:rsc.z(0)} {vin:rsc.z(1)} {vin:rsc.z(2)} {vin:rsc.z(3)} {vin:rsc.z(4)} {vin:rsc.z(5)} {vin:rsc.z(6)} {vin:rsc.z(7)} {vin:rsc.z(8)} {vin:rsc.z(9)} {vin:rsc.z(10)} {vin:rsc.z(11)} {vin:rsc.z(12)} {vin:rsc.z(13)} {vin:rsc.z(14)} {vin:rsc.z(15)} {vin:rsc.z(16)} {vin:rsc.z(17)} {vin:rsc.z(18)} {vin:rsc.z(19)} {vin:rsc.z(20)} {vin:rsc.z(21)} {vin:rsc.z(22)} {vin:rsc.z(23)} {vin:rsc.z(24)} {vin:rsc.z(25)} {vin:rsc.z(26)} {vin:rsc.z(27)} {vin:rsc.z(28)} {vin:rsc.z(29)} {vin:rsc.z(30)} {vin:rsc.z(31)} {vin:rsc.z(32)} {vin:rsc.z(33)} {vin:rsc.z(34)} {vin:rsc.z(35)} {vin:rsc.z(36)} {vin:rsc.z(37)} {vin:rsc.z(38)} {vin:rsc.z(39)} {vin:rsc.z(40)} {vin:rsc.z(41)} {vin:rsc.z(42)} {vin:rsc.z(43)} {vin:rsc.z(44)} {vin:rsc.z(45)} {vin:rsc.z(46)} {vin:rsc.z(47)} {vin:rsc.z(48)} {vin:rsc.z(49)} {vin:rsc.z(50)} {vin:rsc.z(51)} {vin:rsc.z(52)} {vin:rsc.z(53)} {vin:rsc.z(54)} {vin:rsc.z(55)} {vin:rsc.z(56)} {vin:rsc.z(57)} {vin:rsc.z(58)} {vin:rsc.z(59)} {vin:rsc.z(60)} {vin:rsc.z(61)} {vin:rsc.z(62)} {vin:rsc.z(63)} {vin:rsc.z(64)} {vin:rsc.z(65)} {vin:rsc.z(66)} {vin:rsc.z(67)} {vin:rsc.z(68)} {vin:rsc.z(69)} {vin:rsc.z(70)} {vin:rsc.z(71)} {vin:rsc.z(72)} {vin:rsc.z(73)} {vin:rsc.z(74)} {vin:rsc.z(75)} {vin:rsc.z(76)} {vin:rsc.z(77)} {vin:rsc.z(78)} {vin:rsc.z(79)} {vin:rsc.z(80)} {vin:rsc.z(81)} {vin:rsc.z(82)} {vin:rsc.z(83)} {vin:rsc.z(84)} {vin:rsc.z(85)} {vin:rsc.z(86)} {vin:rsc.z(87)} {vin:rsc.z(88)} {vin:rsc.z(89)} -attr xrf 61801 -attr oid 978 -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(0)} -port {vin:rsc.z(0)} -attr vt d
load net {vin:rsc.z(1)} -port {vin:rsc.z(1)} -attr vt d
load net {vin:rsc.z(2)} -port {vin:rsc.z(2)} -attr vt d
load net {vin:rsc.z(3)} -port {vin:rsc.z(3)} -attr vt d
load net {vin:rsc.z(4)} -port {vin:rsc.z(4)} -attr vt d
load net {vin:rsc.z(5)} -port {vin:rsc.z(5)} -attr vt d
load net {vin:rsc.z(6)} -port {vin:rsc.z(6)} -attr vt d
load net {vin:rsc.z(7)} -port {vin:rsc.z(7)} -attr vt d
load net {vin:rsc.z(8)} -port {vin:rsc.z(8)} -attr vt d
load net {vin:rsc.z(9)} -port {vin:rsc.z(9)} -attr vt d
load net {vin:rsc.z(10)} -port {vin:rsc.z(10)} -attr vt d
load net {vin:rsc.z(11)} -port {vin:rsc.z(11)} -attr vt d
load net {vin:rsc.z(12)} -port {vin:rsc.z(12)} -attr vt d
load net {vin:rsc.z(13)} -port {vin:rsc.z(13)} -attr vt d
load net {vin:rsc.z(14)} -port {vin:rsc.z(14)} -attr vt d
load net {vin:rsc.z(15)} -port {vin:rsc.z(15)} -attr vt d
load net {vin:rsc.z(16)} -port {vin:rsc.z(16)} -attr vt d
load net {vin:rsc.z(17)} -port {vin:rsc.z(17)} -attr vt d
load net {vin:rsc.z(18)} -port {vin:rsc.z(18)} -attr vt d
load net {vin:rsc.z(19)} -port {vin:rsc.z(19)} -attr vt d
load net {vin:rsc.z(20)} -port {vin:rsc.z(20)} -attr vt d
load net {vin:rsc.z(21)} -port {vin:rsc.z(21)} -attr vt d
load net {vin:rsc.z(22)} -port {vin:rsc.z(22)} -attr vt d
load net {vin:rsc.z(23)} -port {vin:rsc.z(23)} -attr vt d
load net {vin:rsc.z(24)} -port {vin:rsc.z(24)} -attr vt d
load net {vin:rsc.z(25)} -port {vin:rsc.z(25)} -attr vt d
load net {vin:rsc.z(26)} -port {vin:rsc.z(26)} -attr vt d
load net {vin:rsc.z(27)} -port {vin:rsc.z(27)} -attr vt d
load net {vin:rsc.z(28)} -port {vin:rsc.z(28)} -attr vt d
load net {vin:rsc.z(29)} -port {vin:rsc.z(29)} -attr vt d
load net {vin:rsc.z(30)} -port {vin:rsc.z(30)} -attr vt d
load net {vin:rsc.z(31)} -port {vin:rsc.z(31)} -attr vt d
load net {vin:rsc.z(32)} -port {vin:rsc.z(32)} -attr vt d
load net {vin:rsc.z(33)} -port {vin:rsc.z(33)} -attr vt d
load net {vin:rsc.z(34)} -port {vin:rsc.z(34)} -attr vt d
load net {vin:rsc.z(35)} -port {vin:rsc.z(35)} -attr vt d
load net {vin:rsc.z(36)} -port {vin:rsc.z(36)} -attr vt d
load net {vin:rsc.z(37)} -port {vin:rsc.z(37)} -attr vt d
load net {vin:rsc.z(38)} -port {vin:rsc.z(38)} -attr vt d
load net {vin:rsc.z(39)} -port {vin:rsc.z(39)} -attr vt d
load net {vin:rsc.z(40)} -port {vin:rsc.z(40)} -attr vt d
load net {vin:rsc.z(41)} -port {vin:rsc.z(41)} -attr vt d
load net {vin:rsc.z(42)} -port {vin:rsc.z(42)} -attr vt d
load net {vin:rsc.z(43)} -port {vin:rsc.z(43)} -attr vt d
load net {vin:rsc.z(44)} -port {vin:rsc.z(44)} -attr vt d
load net {vin:rsc.z(45)} -port {vin:rsc.z(45)} -attr vt d
load net {vin:rsc.z(46)} -port {vin:rsc.z(46)} -attr vt d
load net {vin:rsc.z(47)} -port {vin:rsc.z(47)} -attr vt d
load net {vin:rsc.z(48)} -port {vin:rsc.z(48)} -attr vt d
load net {vin:rsc.z(49)} -port {vin:rsc.z(49)} -attr vt d
load net {vin:rsc.z(50)} -port {vin:rsc.z(50)} -attr vt d
load net {vin:rsc.z(51)} -port {vin:rsc.z(51)} -attr vt d
load net {vin:rsc.z(52)} -port {vin:rsc.z(52)} -attr vt d
load net {vin:rsc.z(53)} -port {vin:rsc.z(53)} -attr vt d
load net {vin:rsc.z(54)} -port {vin:rsc.z(54)} -attr vt d
load net {vin:rsc.z(55)} -port {vin:rsc.z(55)} -attr vt d
load net {vin:rsc.z(56)} -port {vin:rsc.z(56)} -attr vt d
load net {vin:rsc.z(57)} -port {vin:rsc.z(57)} -attr vt d
load net {vin:rsc.z(58)} -port {vin:rsc.z(58)} -attr vt d
load net {vin:rsc.z(59)} -port {vin:rsc.z(59)} -attr vt d
load net {vin:rsc.z(60)} -port {vin:rsc.z(60)} -attr vt d
load net {vin:rsc.z(61)} -port {vin:rsc.z(61)} -attr vt d
load net {vin:rsc.z(62)} -port {vin:rsc.z(62)} -attr vt d
load net {vin:rsc.z(63)} -port {vin:rsc.z(63)} -attr vt d
load net {vin:rsc.z(64)} -port {vin:rsc.z(64)} -attr vt d
load net {vin:rsc.z(65)} -port {vin:rsc.z(65)} -attr vt d
load net {vin:rsc.z(66)} -port {vin:rsc.z(66)} -attr vt d
load net {vin:rsc.z(67)} -port {vin:rsc.z(67)} -attr vt d
load net {vin:rsc.z(68)} -port {vin:rsc.z(68)} -attr vt d
load net {vin:rsc.z(69)} -port {vin:rsc.z(69)} -attr vt d
load net {vin:rsc.z(70)} -port {vin:rsc.z(70)} -attr vt d
load net {vin:rsc.z(71)} -port {vin:rsc.z(71)} -attr vt d
load net {vin:rsc.z(72)} -port {vin:rsc.z(72)} -attr vt d
load net {vin:rsc.z(73)} -port {vin:rsc.z(73)} -attr vt d
load net {vin:rsc.z(74)} -port {vin:rsc.z(74)} -attr vt d
load net {vin:rsc.z(75)} -port {vin:rsc.z(75)} -attr vt d
load net {vin:rsc.z(76)} -port {vin:rsc.z(76)} -attr vt d
load net {vin:rsc.z(77)} -port {vin:rsc.z(77)} -attr vt d
load net {vin:rsc.z(78)} -port {vin:rsc.z(78)} -attr vt d
load net {vin:rsc.z(79)} -port {vin:rsc.z(79)} -attr vt d
load net {vin:rsc.z(80)} -port {vin:rsc.z(80)} -attr vt d
load net {vin:rsc.z(81)} -port {vin:rsc.z(81)} -attr vt d
load net {vin:rsc.z(82)} -port {vin:rsc.z(82)} -attr vt d
load net {vin:rsc.z(83)} -port {vin:rsc.z(83)} -attr vt d
load net {vin:rsc.z(84)} -port {vin:rsc.z(84)} -attr vt d
load net {vin:rsc.z(85)} -port {vin:rsc.z(85)} -attr vt d
load net {vin:rsc.z(86)} -port {vin:rsc.z(86)} -attr vt d
load net {vin:rsc.z(87)} -port {vin:rsc.z(87)} -attr vt d
load net {vin:rsc.z(88)} -port {vin:rsc.z(88)} -attr vt d
load net {vin:rsc.z(89)} -port {vin:rsc.z(89)} -attr vt d
load netBundle {vin:rsc.z} 90 {vin:rsc.z(0)} {vin:rsc.z(1)} {vin:rsc.z(2)} {vin:rsc.z(3)} {vin:rsc.z(4)} {vin:rsc.z(5)} {vin:rsc.z(6)} {vin:rsc.z(7)} {vin:rsc.z(8)} {vin:rsc.z(9)} {vin:rsc.z(10)} {vin:rsc.z(11)} {vin:rsc.z(12)} {vin:rsc.z(13)} {vin:rsc.z(14)} {vin:rsc.z(15)} {vin:rsc.z(16)} {vin:rsc.z(17)} {vin:rsc.z(18)} {vin:rsc.z(19)} {vin:rsc.z(20)} {vin:rsc.z(21)} {vin:rsc.z(22)} {vin:rsc.z(23)} {vin:rsc.z(24)} {vin:rsc.z(25)} {vin:rsc.z(26)} {vin:rsc.z(27)} {vin:rsc.z(28)} {vin:rsc.z(29)} {vin:rsc.z(30)} {vin:rsc.z(31)} {vin:rsc.z(32)} {vin:rsc.z(33)} {vin:rsc.z(34)} {vin:rsc.z(35)} {vin:rsc.z(36)} {vin:rsc.z(37)} {vin:rsc.z(38)} {vin:rsc.z(39)} {vin:rsc.z(40)} {vin:rsc.z(41)} {vin:rsc.z(42)} {vin:rsc.z(43)} {vin:rsc.z(44)} {vin:rsc.z(45)} {vin:rsc.z(46)} {vin:rsc.z(47)} {vin:rsc.z(48)} {vin:rsc.z(49)} {vin:rsc.z(50)} {vin:rsc.z(51)} {vin:rsc.z(52)} {vin:rsc.z(53)} {vin:rsc.z(54)} {vin:rsc.z(55)} {vin:rsc.z(56)} {vin:rsc.z(57)} {vin:rsc.z(58)} {vin:rsc.z(59)} {vin:rsc.z(60)} {vin:rsc.z(61)} {vin:rsc.z(62)} {vin:rsc.z(63)} {vin:rsc.z(64)} {vin:rsc.z(65)} {vin:rsc.z(66)} {vin:rsc.z(67)} {vin:rsc.z(68)} {vin:rsc.z(69)} {vin:rsc.z(70)} {vin:rsc.z(71)} {vin:rsc.z(72)} {vin:rsc.z(73)} {vin:rsc.z(74)} {vin:rsc.z(75)} {vin:rsc.z(76)} {vin:rsc.z(77)} {vin:rsc.z(78)} {vin:rsc.z(79)} {vin:rsc.z(80)} {vin:rsc.z(81)} {vin:rsc.z(82)} {vin:rsc.z(83)} {vin:rsc.z(84)} {vin:rsc.z(85)} {vin:rsc.z(86)} {vin:rsc.z(87)} {vin:rsc.z(88)} {vin:rsc.z(89)} -attr xrf 61802 -attr oid 979 -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vout:rsc.z(0)} -attr vt d
load net {vout:rsc.z(1)} -attr vt d
load net {vout:rsc.z(2)} -attr vt d
load net {vout:rsc.z(3)} -attr vt d
load net {vout:rsc.z(4)} -attr vt d
load net {vout:rsc.z(5)} -attr vt d
load net {vout:rsc.z(6)} -attr vt d
load net {vout:rsc.z(7)} -attr vt d
load net {vout:rsc.z(8)} -attr vt d
load net {vout:rsc.z(9)} -attr vt d
load net {vout:rsc.z(10)} -attr vt d
load net {vout:rsc.z(11)} -attr vt d
load net {vout:rsc.z(12)} -attr vt d
load net {vout:rsc.z(13)} -attr vt d
load net {vout:rsc.z(14)} -attr vt d
load net {vout:rsc.z(15)} -attr vt d
load net {vout:rsc.z(16)} -attr vt d
load net {vout:rsc.z(17)} -attr vt d
load net {vout:rsc.z(18)} -attr vt d
load net {vout:rsc.z(19)} -attr vt d
load net {vout:rsc.z(20)} -attr vt d
load net {vout:rsc.z(21)} -attr vt d
load net {vout:rsc.z(22)} -attr vt d
load net {vout:rsc.z(23)} -attr vt d
load net {vout:rsc.z(24)} -attr vt d
load net {vout:rsc.z(25)} -attr vt d
load net {vout:rsc.z(26)} -attr vt d
load net {vout:rsc.z(27)} -attr vt d
load net {vout:rsc.z(28)} -attr vt d
load net {vout:rsc.z(29)} -attr vt d
load netBundle {vout:rsc.z} 30 {vout:rsc.z(0)} {vout:rsc.z(1)} {vout:rsc.z(2)} {vout:rsc.z(3)} {vout:rsc.z(4)} {vout:rsc.z(5)} {vout:rsc.z(6)} {vout:rsc.z(7)} {vout:rsc.z(8)} {vout:rsc.z(9)} {vout:rsc.z(10)} {vout:rsc.z(11)} {vout:rsc.z(12)} {vout:rsc.z(13)} {vout:rsc.z(14)} {vout:rsc.z(15)} {vout:rsc.z(16)} {vout:rsc.z(17)} {vout:rsc.z(18)} {vout:rsc.z(19)} {vout:rsc.z(20)} {vout:rsc.z(21)} {vout:rsc.z(22)} {vout:rsc.z(23)} {vout:rsc.z(24)} {vout:rsc.z(25)} {vout:rsc.z(26)} {vout:rsc.z(27)} {vout:rsc.z(28)} {vout:rsc.z(29)} -attr xrf 61803 -attr oid 980 -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(0)} -port {vout:rsc.z(0)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(1)} -port {vout:rsc.z(1)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(2)} -port {vout:rsc.z(2)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(3)} -port {vout:rsc.z(3)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(4)} -port {vout:rsc.z(4)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(5)} -port {vout:rsc.z(5)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(6)} -port {vout:rsc.z(6)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(7)} -port {vout:rsc.z(7)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(8)} -port {vout:rsc.z(8)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(9)} -port {vout:rsc.z(9)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(10)} -port {vout:rsc.z(10)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(11)} -port {vout:rsc.z(11)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(12)} -port {vout:rsc.z(12)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(13)} -port {vout:rsc.z(13)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(14)} -port {vout:rsc.z(14)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(15)} -port {vout:rsc.z(15)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(16)} -port {vout:rsc.z(16)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(17)} -port {vout:rsc.z(17)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(18)} -port {vout:rsc.z(18)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(19)} -port {vout:rsc.z(19)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(20)} -port {vout:rsc.z(20)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(21)} -port {vout:rsc.z(21)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(22)} -port {vout:rsc.z(22)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(23)} -port {vout:rsc.z(23)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(24)} -port {vout:rsc.z(24)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(25)} -port {vout:rsc.z(25)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(26)} -port {vout:rsc.z(26)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(27)} -port {vout:rsc.z(27)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(28)} -port {vout:rsc.z(28)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(29)} -port {vout:rsc.z(29)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {clk} -attr xrf 61804 -attr oid 981
load net {clk} -port {clk} -attr xrf 61805 -attr oid 982
load net {en} -attr xrf 61806 -attr oid 983
load net {en} -port {en} -attr xrf 61807 -attr oid 984
load net {arst_n} -attr xrf 61808 -attr oid 985
load net {arst_n} -port {arst_n} -attr xrf 61809 -attr oid 986
load inst "mean_vga:core:inst" "mean_vga:core" "orig" -attr xrf 61810 -attr oid 987 -attr vt dc -attr @path {/mean_vga/mean_vga:core:inst} -attr area 4573.869726 -attr delay 14.535735 -attr hier "/mean_vga/mean_vga:core" -pg 1 -lvl 3
load net {clk} -pin  "mean_vga:core:inst" {clk#1} -attr xrf 61811 -attr oid 988 -attr @path {/mean_vga/clk}
load net {en} -pin  "mean_vga:core:inst" {en#1} -attr xrf 61812 -attr oid 989 -attr @path {/mean_vga/en}
load net {arst_n} -pin  "mean_vga:core:inst" {arst_n#1} -attr xrf 61813 -attr oid 990 -attr @path {/mean_vga/arst_n}
load net {vin:rsc:mgc_in_wire.d#1(0)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(0)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(1)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(1)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(2)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(2)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(3)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(3)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(4)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(4)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(5)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(5)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(6)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(6)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(7)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(7)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(8)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(8)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(9)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(9)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(10)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(10)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(11)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(11)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(12)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(12)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(13)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(13)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(14)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(14)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(15)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(15)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(16)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(16)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(17)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(17)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(18)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(18)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(19)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(19)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(20)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(20)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(21)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(21)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(22)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(22)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(23)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(23)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(24)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(24)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(25)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(25)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(26)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(26)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(27)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(27)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(28)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(28)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(29)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(29)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(30)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(30)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(31)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(31)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(32)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(32)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(33)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(33)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(34)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(34)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(35)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(35)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(36)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(36)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(37)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(37)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(38)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(38)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(39)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(39)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(40)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(40)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(41)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(41)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(42)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(42)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(43)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(43)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(44)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(44)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(45)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(45)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(46)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(46)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(47)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(47)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(48)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(48)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(49)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(49)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(50)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(50)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(51)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(51)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(52)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(52)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(53)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(53)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(54)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(54)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(55)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(55)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(56)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(56)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(57)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(57)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(58)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(58)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(59)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(59)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(60)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(60)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(61)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(61)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(62)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(62)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(63)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(63)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(64)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(64)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(65)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(65)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(66)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(66)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(67)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(67)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(68)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(68)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(69)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(69)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(70)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(70)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(71)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(71)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(72)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(72)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(73)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(73)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(74)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(74)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(75)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(75)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(76)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(76)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(77)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(77)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(78)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(78)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(79)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(79)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(80)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(80)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(81)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(81)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(82)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(82)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(83)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(83)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(84)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(84)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(85)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(85)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(86)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(86)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(87)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(87)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(88)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(88)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(89)} -pin  "mean_vga:core:inst" {vin:rsc:mgc_in_wire.d(89)} -attr vt dc -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vout:rsc:mgc_out_stdreg.d#1(0)} -pin  "mean_vga:core:inst" {vout:rsc:mgc_out_stdreg.d(0)} -attr vt dc -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(1)} -pin  "mean_vga:core:inst" {vout:rsc:mgc_out_stdreg.d(1)} -attr vt dc -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(2)} -pin  "mean_vga:core:inst" {vout:rsc:mgc_out_stdreg.d(2)} -attr vt dc -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(3)} -pin  "mean_vga:core:inst" {vout:rsc:mgc_out_stdreg.d(3)} -attr vt dc -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(4)} -pin  "mean_vga:core:inst" {vout:rsc:mgc_out_stdreg.d(4)} -attr vt dc -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(5)} -pin  "mean_vga:core:inst" {vout:rsc:mgc_out_stdreg.d(5)} -attr vt dc -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(6)} -pin  "mean_vga:core:inst" {vout:rsc:mgc_out_stdreg.d(6)} -attr vt dc -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(7)} -pin  "mean_vga:core:inst" {vout:rsc:mgc_out_stdreg.d(7)} -attr vt dc -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(8)} -pin  "mean_vga:core:inst" {vout:rsc:mgc_out_stdreg.d(8)} -attr vt dc -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(9)} -pin  "mean_vga:core:inst" {vout:rsc:mgc_out_stdreg.d(9)} -attr vt dc -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(10)} -pin  "mean_vga:core:inst" {vout:rsc:mgc_out_stdreg.d(10)} -attr vt dc -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(11)} -pin  "mean_vga:core:inst" {vout:rsc:mgc_out_stdreg.d(11)} -attr vt dc -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(12)} -pin  "mean_vga:core:inst" {vout:rsc:mgc_out_stdreg.d(12)} -attr vt dc -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(13)} -pin  "mean_vga:core:inst" {vout:rsc:mgc_out_stdreg.d(13)} -attr vt dc -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(14)} -pin  "mean_vga:core:inst" {vout:rsc:mgc_out_stdreg.d(14)} -attr vt dc -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(15)} -pin  "mean_vga:core:inst" {vout:rsc:mgc_out_stdreg.d(15)} -attr vt dc -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(16)} -pin  "mean_vga:core:inst" {vout:rsc:mgc_out_stdreg.d(16)} -attr vt dc -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(17)} -pin  "mean_vga:core:inst" {vout:rsc:mgc_out_stdreg.d(17)} -attr vt dc -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(18)} -pin  "mean_vga:core:inst" {vout:rsc:mgc_out_stdreg.d(18)} -attr vt dc -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(19)} -pin  "mean_vga:core:inst" {vout:rsc:mgc_out_stdreg.d(19)} -attr vt dc -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(20)} -pin  "mean_vga:core:inst" {vout:rsc:mgc_out_stdreg.d(20)} -attr vt dc -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(21)} -pin  "mean_vga:core:inst" {vout:rsc:mgc_out_stdreg.d(21)} -attr vt dc -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(22)} -pin  "mean_vga:core:inst" {vout:rsc:mgc_out_stdreg.d(22)} -attr vt dc -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(23)} -pin  "mean_vga:core:inst" {vout:rsc:mgc_out_stdreg.d(23)} -attr vt dc -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(24)} -pin  "mean_vga:core:inst" {vout:rsc:mgc_out_stdreg.d(24)} -attr vt dc -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(25)} -pin  "mean_vga:core:inst" {vout:rsc:mgc_out_stdreg.d(25)} -attr vt dc -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(26)} -pin  "mean_vga:core:inst" {vout:rsc:mgc_out_stdreg.d(26)} -attr vt dc -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(27)} -pin  "mean_vga:core:inst" {vout:rsc:mgc_out_stdreg.d(27)} -attr vt dc -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(28)} -pin  "mean_vga:core:inst" {vout:rsc:mgc_out_stdreg.d(28)} -attr vt dc -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(29)} -pin  "mean_vga:core:inst" {vout:rsc:mgc_out_stdreg.d(29)} -attr vt dc -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load inst "vin:rsc:mgc_in_wire" "mgc_ioport.mgc_in_wire(1,90)" "INTERFACE" -attr xrf 61814 -attr oid 991 -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire} -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_ioport.mgc_in_wire(1,90)" -pg 1 -lvl 1
load net {vin:rsc:mgc_in_wire.d#1(0)} -pin  "vin:rsc:mgc_in_wire" {d(0)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(1)} -pin  "vin:rsc:mgc_in_wire" {d(1)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(2)} -pin  "vin:rsc:mgc_in_wire" {d(2)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(3)} -pin  "vin:rsc:mgc_in_wire" {d(3)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(4)} -pin  "vin:rsc:mgc_in_wire" {d(4)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(5)} -pin  "vin:rsc:mgc_in_wire" {d(5)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(6)} -pin  "vin:rsc:mgc_in_wire" {d(6)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(7)} -pin  "vin:rsc:mgc_in_wire" {d(7)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(8)} -pin  "vin:rsc:mgc_in_wire" {d(8)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(9)} -pin  "vin:rsc:mgc_in_wire" {d(9)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(10)} -pin  "vin:rsc:mgc_in_wire" {d(10)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(11)} -pin  "vin:rsc:mgc_in_wire" {d(11)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(12)} -pin  "vin:rsc:mgc_in_wire" {d(12)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(13)} -pin  "vin:rsc:mgc_in_wire" {d(13)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(14)} -pin  "vin:rsc:mgc_in_wire" {d(14)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(15)} -pin  "vin:rsc:mgc_in_wire" {d(15)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(16)} -pin  "vin:rsc:mgc_in_wire" {d(16)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(17)} -pin  "vin:rsc:mgc_in_wire" {d(17)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(18)} -pin  "vin:rsc:mgc_in_wire" {d(18)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(19)} -pin  "vin:rsc:mgc_in_wire" {d(19)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(20)} -pin  "vin:rsc:mgc_in_wire" {d(20)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(21)} -pin  "vin:rsc:mgc_in_wire" {d(21)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(22)} -pin  "vin:rsc:mgc_in_wire" {d(22)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(23)} -pin  "vin:rsc:mgc_in_wire" {d(23)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(24)} -pin  "vin:rsc:mgc_in_wire" {d(24)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(25)} -pin  "vin:rsc:mgc_in_wire" {d(25)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(26)} -pin  "vin:rsc:mgc_in_wire" {d(26)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(27)} -pin  "vin:rsc:mgc_in_wire" {d(27)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(28)} -pin  "vin:rsc:mgc_in_wire" {d(28)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(29)} -pin  "vin:rsc:mgc_in_wire" {d(29)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(30)} -pin  "vin:rsc:mgc_in_wire" {d(30)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(31)} -pin  "vin:rsc:mgc_in_wire" {d(31)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(32)} -pin  "vin:rsc:mgc_in_wire" {d(32)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(33)} -pin  "vin:rsc:mgc_in_wire" {d(33)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(34)} -pin  "vin:rsc:mgc_in_wire" {d(34)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(35)} -pin  "vin:rsc:mgc_in_wire" {d(35)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(36)} -pin  "vin:rsc:mgc_in_wire" {d(36)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(37)} -pin  "vin:rsc:mgc_in_wire" {d(37)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(38)} -pin  "vin:rsc:mgc_in_wire" {d(38)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(39)} -pin  "vin:rsc:mgc_in_wire" {d(39)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(40)} -pin  "vin:rsc:mgc_in_wire" {d(40)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(41)} -pin  "vin:rsc:mgc_in_wire" {d(41)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(42)} -pin  "vin:rsc:mgc_in_wire" {d(42)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(43)} -pin  "vin:rsc:mgc_in_wire" {d(43)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(44)} -pin  "vin:rsc:mgc_in_wire" {d(44)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(45)} -pin  "vin:rsc:mgc_in_wire" {d(45)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(46)} -pin  "vin:rsc:mgc_in_wire" {d(46)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(47)} -pin  "vin:rsc:mgc_in_wire" {d(47)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(48)} -pin  "vin:rsc:mgc_in_wire" {d(48)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(49)} -pin  "vin:rsc:mgc_in_wire" {d(49)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(50)} -pin  "vin:rsc:mgc_in_wire" {d(50)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(51)} -pin  "vin:rsc:mgc_in_wire" {d(51)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(52)} -pin  "vin:rsc:mgc_in_wire" {d(52)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(53)} -pin  "vin:rsc:mgc_in_wire" {d(53)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(54)} -pin  "vin:rsc:mgc_in_wire" {d(54)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(55)} -pin  "vin:rsc:mgc_in_wire" {d(55)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(56)} -pin  "vin:rsc:mgc_in_wire" {d(56)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(57)} -pin  "vin:rsc:mgc_in_wire" {d(57)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(58)} -pin  "vin:rsc:mgc_in_wire" {d(58)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(59)} -pin  "vin:rsc:mgc_in_wire" {d(59)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(60)} -pin  "vin:rsc:mgc_in_wire" {d(60)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(61)} -pin  "vin:rsc:mgc_in_wire" {d(61)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(62)} -pin  "vin:rsc:mgc_in_wire" {d(62)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(63)} -pin  "vin:rsc:mgc_in_wire" {d(63)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(64)} -pin  "vin:rsc:mgc_in_wire" {d(64)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(65)} -pin  "vin:rsc:mgc_in_wire" {d(65)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(66)} -pin  "vin:rsc:mgc_in_wire" {d(66)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(67)} -pin  "vin:rsc:mgc_in_wire" {d(67)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(68)} -pin  "vin:rsc:mgc_in_wire" {d(68)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(69)} -pin  "vin:rsc:mgc_in_wire" {d(69)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(70)} -pin  "vin:rsc:mgc_in_wire" {d(70)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(71)} -pin  "vin:rsc:mgc_in_wire" {d(71)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(72)} -pin  "vin:rsc:mgc_in_wire" {d(72)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(73)} -pin  "vin:rsc:mgc_in_wire" {d(73)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(74)} -pin  "vin:rsc:mgc_in_wire" {d(74)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(75)} -pin  "vin:rsc:mgc_in_wire" {d(75)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(76)} -pin  "vin:rsc:mgc_in_wire" {d(76)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(77)} -pin  "vin:rsc:mgc_in_wire" {d(77)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(78)} -pin  "vin:rsc:mgc_in_wire" {d(78)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(79)} -pin  "vin:rsc:mgc_in_wire" {d(79)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(80)} -pin  "vin:rsc:mgc_in_wire" {d(80)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(81)} -pin  "vin:rsc:mgc_in_wire" {d(81)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(82)} -pin  "vin:rsc:mgc_in_wire" {d(82)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(83)} -pin  "vin:rsc:mgc_in_wire" {d(83)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(84)} -pin  "vin:rsc:mgc_in_wire" {d(84)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(85)} -pin  "vin:rsc:mgc_in_wire" {d(85)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(86)} -pin  "vin:rsc:mgc_in_wire" {d(86)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(87)} -pin  "vin:rsc:mgc_in_wire" {d(87)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(88)} -pin  "vin:rsc:mgc_in_wire" {d(88)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(89)} -pin  "vin:rsc:mgc_in_wire" {d(89)} -attr vt d -attr @path {/mean_vga/vin:rsc:mgc_in_wire.d}
load net {vin:rsc.z(0)} -pin  "vin:rsc:mgc_in_wire" {z(0)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(1)} -pin  "vin:rsc:mgc_in_wire" {z(1)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(2)} -pin  "vin:rsc:mgc_in_wire" {z(2)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(3)} -pin  "vin:rsc:mgc_in_wire" {z(3)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(4)} -pin  "vin:rsc:mgc_in_wire" {z(4)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(5)} -pin  "vin:rsc:mgc_in_wire" {z(5)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(6)} -pin  "vin:rsc:mgc_in_wire" {z(6)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(7)} -pin  "vin:rsc:mgc_in_wire" {z(7)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(8)} -pin  "vin:rsc:mgc_in_wire" {z(8)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(9)} -pin  "vin:rsc:mgc_in_wire" {z(9)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(10)} -pin  "vin:rsc:mgc_in_wire" {z(10)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(11)} -pin  "vin:rsc:mgc_in_wire" {z(11)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(12)} -pin  "vin:rsc:mgc_in_wire" {z(12)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(13)} -pin  "vin:rsc:mgc_in_wire" {z(13)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(14)} -pin  "vin:rsc:mgc_in_wire" {z(14)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(15)} -pin  "vin:rsc:mgc_in_wire" {z(15)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(16)} -pin  "vin:rsc:mgc_in_wire" {z(16)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(17)} -pin  "vin:rsc:mgc_in_wire" {z(17)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(18)} -pin  "vin:rsc:mgc_in_wire" {z(18)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(19)} -pin  "vin:rsc:mgc_in_wire" {z(19)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(20)} -pin  "vin:rsc:mgc_in_wire" {z(20)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(21)} -pin  "vin:rsc:mgc_in_wire" {z(21)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(22)} -pin  "vin:rsc:mgc_in_wire" {z(22)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(23)} -pin  "vin:rsc:mgc_in_wire" {z(23)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(24)} -pin  "vin:rsc:mgc_in_wire" {z(24)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(25)} -pin  "vin:rsc:mgc_in_wire" {z(25)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(26)} -pin  "vin:rsc:mgc_in_wire" {z(26)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(27)} -pin  "vin:rsc:mgc_in_wire" {z(27)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(28)} -pin  "vin:rsc:mgc_in_wire" {z(28)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(29)} -pin  "vin:rsc:mgc_in_wire" {z(29)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(30)} -pin  "vin:rsc:mgc_in_wire" {z(30)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(31)} -pin  "vin:rsc:mgc_in_wire" {z(31)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(32)} -pin  "vin:rsc:mgc_in_wire" {z(32)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(33)} -pin  "vin:rsc:mgc_in_wire" {z(33)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(34)} -pin  "vin:rsc:mgc_in_wire" {z(34)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(35)} -pin  "vin:rsc:mgc_in_wire" {z(35)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(36)} -pin  "vin:rsc:mgc_in_wire" {z(36)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(37)} -pin  "vin:rsc:mgc_in_wire" {z(37)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(38)} -pin  "vin:rsc:mgc_in_wire" {z(38)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(39)} -pin  "vin:rsc:mgc_in_wire" {z(39)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(40)} -pin  "vin:rsc:mgc_in_wire" {z(40)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(41)} -pin  "vin:rsc:mgc_in_wire" {z(41)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(42)} -pin  "vin:rsc:mgc_in_wire" {z(42)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(43)} -pin  "vin:rsc:mgc_in_wire" {z(43)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(44)} -pin  "vin:rsc:mgc_in_wire" {z(44)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(45)} -pin  "vin:rsc:mgc_in_wire" {z(45)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(46)} -pin  "vin:rsc:mgc_in_wire" {z(46)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(47)} -pin  "vin:rsc:mgc_in_wire" {z(47)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(48)} -pin  "vin:rsc:mgc_in_wire" {z(48)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(49)} -pin  "vin:rsc:mgc_in_wire" {z(49)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(50)} -pin  "vin:rsc:mgc_in_wire" {z(50)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(51)} -pin  "vin:rsc:mgc_in_wire" {z(51)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(52)} -pin  "vin:rsc:mgc_in_wire" {z(52)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(53)} -pin  "vin:rsc:mgc_in_wire" {z(53)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(54)} -pin  "vin:rsc:mgc_in_wire" {z(54)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(55)} -pin  "vin:rsc:mgc_in_wire" {z(55)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(56)} -pin  "vin:rsc:mgc_in_wire" {z(56)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(57)} -pin  "vin:rsc:mgc_in_wire" {z(57)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(58)} -pin  "vin:rsc:mgc_in_wire" {z(58)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(59)} -pin  "vin:rsc:mgc_in_wire" {z(59)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(60)} -pin  "vin:rsc:mgc_in_wire" {z(60)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(61)} -pin  "vin:rsc:mgc_in_wire" {z(61)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(62)} -pin  "vin:rsc:mgc_in_wire" {z(62)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(63)} -pin  "vin:rsc:mgc_in_wire" {z(63)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(64)} -pin  "vin:rsc:mgc_in_wire" {z(64)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(65)} -pin  "vin:rsc:mgc_in_wire" {z(65)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(66)} -pin  "vin:rsc:mgc_in_wire" {z(66)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(67)} -pin  "vin:rsc:mgc_in_wire" {z(67)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(68)} -pin  "vin:rsc:mgc_in_wire" {z(68)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(69)} -pin  "vin:rsc:mgc_in_wire" {z(69)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(70)} -pin  "vin:rsc:mgc_in_wire" {z(70)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(71)} -pin  "vin:rsc:mgc_in_wire" {z(71)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(72)} -pin  "vin:rsc:mgc_in_wire" {z(72)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(73)} -pin  "vin:rsc:mgc_in_wire" {z(73)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(74)} -pin  "vin:rsc:mgc_in_wire" {z(74)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(75)} -pin  "vin:rsc:mgc_in_wire" {z(75)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(76)} -pin  "vin:rsc:mgc_in_wire" {z(76)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(77)} -pin  "vin:rsc:mgc_in_wire" {z(77)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(78)} -pin  "vin:rsc:mgc_in_wire" {z(78)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(79)} -pin  "vin:rsc:mgc_in_wire" {z(79)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(80)} -pin  "vin:rsc:mgc_in_wire" {z(80)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(81)} -pin  "vin:rsc:mgc_in_wire" {z(81)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(82)} -pin  "vin:rsc:mgc_in_wire" {z(82)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(83)} -pin  "vin:rsc:mgc_in_wire" {z(83)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(84)} -pin  "vin:rsc:mgc_in_wire" {z(84)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(85)} -pin  "vin:rsc:mgc_in_wire" {z(85)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(86)} -pin  "vin:rsc:mgc_in_wire" {z(86)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(87)} -pin  "vin:rsc:mgc_in_wire" {z(87)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(88)} -pin  "vin:rsc:mgc_in_wire" {z(88)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load net {vin:rsc.z(89)} -pin  "vin:rsc:mgc_in_wire" {z(89)} -attr vt d -attr @path {/mean_vga/vin:rsc.z}
load inst "vout:rsc:mgc_out_stdreg" "mgc_ioport.mgc_out_stdreg(2,30)" "INTERFACE" -attr xrf 61815 -attr oid 992 -attr vt d -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg} -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_ioport.mgc_out_stdreg(2,30)" -pg 1 -lvl 1002
load net {vout:rsc:mgc_out_stdreg.d#1(0)} -pin  "vout:rsc:mgc_out_stdreg" {d(0)} -attr vt d -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(1)} -pin  "vout:rsc:mgc_out_stdreg" {d(1)} -attr vt d -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(2)} -pin  "vout:rsc:mgc_out_stdreg" {d(2)} -attr vt d -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(3)} -pin  "vout:rsc:mgc_out_stdreg" {d(3)} -attr vt d -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(4)} -pin  "vout:rsc:mgc_out_stdreg" {d(4)} -attr vt d -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(5)} -pin  "vout:rsc:mgc_out_stdreg" {d(5)} -attr vt d -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(6)} -pin  "vout:rsc:mgc_out_stdreg" {d(6)} -attr vt d -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(7)} -pin  "vout:rsc:mgc_out_stdreg" {d(7)} -attr vt d -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(8)} -pin  "vout:rsc:mgc_out_stdreg" {d(8)} -attr vt d -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(9)} -pin  "vout:rsc:mgc_out_stdreg" {d(9)} -attr vt d -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(10)} -pin  "vout:rsc:mgc_out_stdreg" {d(10)} -attr vt d -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(11)} -pin  "vout:rsc:mgc_out_stdreg" {d(11)} -attr vt d -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(12)} -pin  "vout:rsc:mgc_out_stdreg" {d(12)} -attr vt d -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(13)} -pin  "vout:rsc:mgc_out_stdreg" {d(13)} -attr vt d -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(14)} -pin  "vout:rsc:mgc_out_stdreg" {d(14)} -attr vt d -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(15)} -pin  "vout:rsc:mgc_out_stdreg" {d(15)} -attr vt d -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(16)} -pin  "vout:rsc:mgc_out_stdreg" {d(16)} -attr vt d -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(17)} -pin  "vout:rsc:mgc_out_stdreg" {d(17)} -attr vt d -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(18)} -pin  "vout:rsc:mgc_out_stdreg" {d(18)} -attr vt d -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(19)} -pin  "vout:rsc:mgc_out_stdreg" {d(19)} -attr vt d -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(20)} -pin  "vout:rsc:mgc_out_stdreg" {d(20)} -attr vt d -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(21)} -pin  "vout:rsc:mgc_out_stdreg" {d(21)} -attr vt d -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(22)} -pin  "vout:rsc:mgc_out_stdreg" {d(22)} -attr vt d -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(23)} -pin  "vout:rsc:mgc_out_stdreg" {d(23)} -attr vt d -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(24)} -pin  "vout:rsc:mgc_out_stdreg" {d(24)} -attr vt d -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(25)} -pin  "vout:rsc:mgc_out_stdreg" {d(25)} -attr vt d -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(26)} -pin  "vout:rsc:mgc_out_stdreg" {d(26)} -attr vt d -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(27)} -pin  "vout:rsc:mgc_out_stdreg" {d(27)} -attr vt d -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(28)} -pin  "vout:rsc:mgc_out_stdreg" {d(28)} -attr vt d -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(29)} -pin  "vout:rsc:mgc_out_stdreg" {d(29)} -attr vt d -attr @path {/mean_vga/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc.z(0)} -pin  "vout:rsc:mgc_out_stdreg" {z(0)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(1)} -pin  "vout:rsc:mgc_out_stdreg" {z(1)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(2)} -pin  "vout:rsc:mgc_out_stdreg" {z(2)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(3)} -pin  "vout:rsc:mgc_out_stdreg" {z(3)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(4)} -pin  "vout:rsc:mgc_out_stdreg" {z(4)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(5)} -pin  "vout:rsc:mgc_out_stdreg" {z(5)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(6)} -pin  "vout:rsc:mgc_out_stdreg" {z(6)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(7)} -pin  "vout:rsc:mgc_out_stdreg" {z(7)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(8)} -pin  "vout:rsc:mgc_out_stdreg" {z(8)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(9)} -pin  "vout:rsc:mgc_out_stdreg" {z(9)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(10)} -pin  "vout:rsc:mgc_out_stdreg" {z(10)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(11)} -pin  "vout:rsc:mgc_out_stdreg" {z(11)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(12)} -pin  "vout:rsc:mgc_out_stdreg" {z(12)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(13)} -pin  "vout:rsc:mgc_out_stdreg" {z(13)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(14)} -pin  "vout:rsc:mgc_out_stdreg" {z(14)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(15)} -pin  "vout:rsc:mgc_out_stdreg" {z(15)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(16)} -pin  "vout:rsc:mgc_out_stdreg" {z(16)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(17)} -pin  "vout:rsc:mgc_out_stdreg" {z(17)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(18)} -pin  "vout:rsc:mgc_out_stdreg" {z(18)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(19)} -pin  "vout:rsc:mgc_out_stdreg" {z(19)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(20)} -pin  "vout:rsc:mgc_out_stdreg" {z(20)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(21)} -pin  "vout:rsc:mgc_out_stdreg" {z(21)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(22)} -pin  "vout:rsc:mgc_out_stdreg" {z(22)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(23)} -pin  "vout:rsc:mgc_out_stdreg" {z(23)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(24)} -pin  "vout:rsc:mgc_out_stdreg" {z(24)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(25)} -pin  "vout:rsc:mgc_out_stdreg" {z(25)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(26)} -pin  "vout:rsc:mgc_out_stdreg" {z(26)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(27)} -pin  "vout:rsc:mgc_out_stdreg" {z(27)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(28)} -pin  "vout:rsc:mgc_out_stdreg" {z(28)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
load net {vout:rsc.z(29)} -pin  "vout:rsc:mgc_out_stdreg" {z(29)} -attr vt d -attr @path {/mean_vga/vout:rsc.z}
### END MODULE 

