#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Oct 31 17:05:25 2019
# Process ID: 9856
# Current directory: C:/Users/PC-Lin/Desktop/MM1/FTIR_MoveM_V1_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4384 C:\Users\PC-Lin\Desktop\MM1\FTIR_MoveM_V1_2\FTIR_FPGA_V1.xpr
# Log file: C:/Users/PC-Lin/Desktop/MM1/FTIR_MoveM_V1_2/vivado.log
# Journal file: C:/Users/PC-Lin/Desktop/MM1/FTIR_MoveM_V1_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/PC-Lin/Desktop/MM1/FTIR_MoveM_V1_2/FTIR_FPGA_V1.xpr
INFO: [Project 1-313] Project file moved from 'F:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/PC-Lin/Desktop/MM1/FTIR_MoveM_V1_2/FTIR_FPGA_V1.srcs/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 775.918 ; gain = 177.852
update_compile_order -fileset sources_1
open_bd_design {C:/Users/PC-Lin/Desktop/MM1/FTIR_MoveM_V1_2/FTIR_FPGA_V1.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:user:ax_pwm:1.0 - ax_pwm_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_142M
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
INFO: [BD 41-434] Could not find an IP with XCI file by name: design_1_auto_pc_1 
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
INFO: [BD 41-434] Could not find an IP with XCI file by name: design_1_auto_pc_2 
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding cell -- xilinx.com:user:axi_lite_wrddr:1.0 - axi_lite_wrddr_0
Adding cell -- xilinx.com:user:AK5394_LF398:1.0 - AK5394_LF398_0
Adding cell -- xilinx.com:user:axi_debug_io:1.0 - axi_debug_io_0
Adding cell -- xilinx.com:user:DAC7631:1.0 - DAC7631_0
Adding cell -- xilinx.com:user:FPGA_PWM:1.0 - FPGA_PWM_0
Adding cell -- xilinx.com:user:FreqMeasure:1.0 - FreqMeasure_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:user:AXI_SIG_CFG:1.0 - AXI_SIG_CFG_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_CLK1(clk) and /processing_system7_0/TTC0_CLK0_IN(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_CLK1(clk) and /processing_system7_0/TTC0_CLK1_IN(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_CLK1(clk) and /processing_system7_0/TTC0_CLK2_IN(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /AK5394_LF398_0/PLL_CLK(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_CLK2(clk) and /FPGA_PWM_0/pwm_clk(undef)
Successfully read diagram <design_1> from BD file <C:/Users/PC-Lin/Desktop/MM1/FTIR_MoveM_V1_2/FTIR_FPGA_V1.srcs/sources_1/bd/design_1/design_1.bd>
INFO: [BD 41-433] 
Design successfully migrated to use XCI files...
Wrote  : <C:/Users/PC-Lin/Desktop/MM1/FTIR_MoveM_V1_2/FTIR_FPGA_V1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
open_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1289.316 ; gain = 0.000
startgroup
set_property -dict [list CONFIG.M00_HAS_DATA_FIFO {1} CONFIG.M01_HAS_DATA_FIFO {1} CONFIG.M02_HAS_DATA_FIFO {1} CONFIG.M03_HAS_DATA_FIFO {1} CONFIG.M04_HAS_DATA_FIFO {1} CONFIG.M05_HAS_DATA_FIFO {1} CONFIG.M06_HAS_DATA_FIFO {1} CONFIG.M07_HAS_DATA_FIFO {1} CONFIG.M08_HAS_DATA_FIFO {1} CONFIG.M09_HAS_DATA_FIFO {1} CONFIG.S00_HAS_REGSLICE {3} CONFIG.S01_HAS_REGSLICE {3} CONFIG.S00_HAS_DATA_FIFO {1} CONFIG.S01_HAS_DATA_FIFO {1}] [get_bd_cells ps7_0_axi_periph]
endgroup
save_bd_design
Wrote  : <C:\Users\PC-Lin\Desktop\MM1\FTIR_MoveM_V1_2\FTIR_FPGA_V1.srcs\sources_1\bd\design_1\design_1.bd> 
reset_run synth_1
INFO: [Project 1-974] Auto Incremental Compile:: New reference dcp wns is less than threshold, current reference dcp will not be replaced
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
Wrote  : <C:\Users\PC-Lin\Desktop\MM1\FTIR_MoveM_V1_2\FTIR_FPGA_V1.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/PC-Lin/Desktop/MM1/FTIR_MoveM_V1_2/FTIR_FPGA_V1.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/PC-Lin/Desktop/MM1/FTIR_MoveM_V1_2/FTIR_FPGA_V1.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/PC-Lin/Desktop/MM1/FTIR_MoveM_V1_2/FTIR_FPGA_V1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ax_pwm_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AK5394_LF398_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_142M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_lite_wrddr_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FPGA_PWM_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_debug_io_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DAC7631_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FreqMeasure_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI_SIG_CFG_0 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1.48148e+08' specified for parameter 'FREQ_HZ(CLK)' for design_1_auto_pc_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1.48148e+08' specified for parameter 'FREQ_HZ(CLK)' for design_1_s00_data_fifo_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/s00_data_fifo .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1.48148e+08' specified for parameter 'FREQ_HZ(CLK)' for design_1_auto_pc_1.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1.48148e+08' specified for parameter 'FREQ_HZ(CLK)' for design_1_s01_data_fifo_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s01_couplers/s01_data_fifo .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1.48148e+08' specified for parameter 'FREQ_HZ(CLK)' for design_1_auto_pc_2.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s01_couplers/auto_pc .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1.48148e+08' specified for parameter 'FREQ_HZ(CLK)' for design_1_m00_data_fifo_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m00_couplers/m00_data_fifo .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1.48148e+08' specified for parameter 'FREQ_HZ(CLK)' for design_1_m01_data_fifo_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m01_couplers/m01_data_fifo .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1.48148e+08' specified for parameter 'FREQ_HZ(CLK)' for design_1_m02_data_fifo_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m02_couplers/m02_data_fifo .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1.48148e+08' specified for parameter 'FREQ_HZ(CLK)' for design_1_m03_data_fifo_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m03_couplers/m03_data_fifo .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1.48148e+08' specified for parameter 'FREQ_HZ(CLK)' for design_1_m04_data_fifo_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m04_couplers/m04_data_fifo .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1.48148e+08' specified for parameter 'FREQ_HZ(CLK)' for design_1_m05_data_fifo_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m05_couplers/m05_data_fifo .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1.48148e+08' specified for parameter 'FREQ_HZ(CLK)' for design_1_m06_data_fifo_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m06_couplers/m06_data_fifo .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1.48148e+08' specified for parameter 'FREQ_HZ(CLK)' for design_1_m07_data_fifo_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m07_couplers/m07_data_fifo .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1.48148e+08' specified for parameter 'FREQ_HZ(CLK)' for design_1_m08_data_fifo_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m08_couplers/m08_data_fifo .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1.48148e+08' specified for parameter 'FREQ_HZ(CLK)' for design_1_m09_data_fifo_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m09_couplers/m09_data_fifo .
Exporting to file C:/Users/PC-Lin/Desktop/MM1/FTIR_MoveM_V1_2/FTIR_FPGA_V1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/PC-Lin/Desktop/MM1/FTIR_MoveM_V1_2/FTIR_FPGA_V1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/PC-Lin/Desktop/MM1/FTIR_MoveM_V1_2/FTIR_FPGA_V1.srcs/sources_1/bd/design_1/synth/design_1.hwdef
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run impl_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Thu Oct 31 17:35:55 2019] Launched synth_1...
Run output will be captured here: C:/Users/PC-Lin/Desktop/MM1/FTIR_MoveM_V1_2/FTIR_FPGA_V1.runs/synth_1/runme.log
[Thu Oct 31 17:35:55 2019] Launched impl_1...
Run output will be captured here: C:/Users/PC-Lin/Desktop/MM1/FTIR_MoveM_V1_2/FTIR_FPGA_V1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:03 ; elapsed = 00:01:49 . Memory (MB): peak = 1289.316 ; gain = 0.000
reset_run impl_1
exit
INFO: [Common 17-206] Exiting Vivado at Thu Oct 31 19:39:11 2019...
