Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c_in' [E:/Vivado/2022.2/Hough Transform/Hough Transform.srcs/sources_1/new/verdic_mul_4b.v:12]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c_in' [E:/Vivado/2022.2/Hough Transform/Hough Transform.srcs/sources_1/new/verdic_mul_4b.v:13]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c_in' [E:/Vivado/2022.2/Hough Transform/Hough Transform.srcs/sources_1/new/verdic_mul_4b.v:14]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c_in' [E:/Vivado/2022.2/Hough Transform/Hough Transform.srcs/sources_1/new/verdic_mul_8b.v:12]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c_in' [E:/Vivado/2022.2/Hough Transform/Hough Transform.srcs/sources_1/new/verdic_mul_8b.v:13]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c_in' [E:/Vivado/2022.2/Hough Transform/Hough Transform.srcs/sources_1/new/verdic_mul_8b.v:14]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "E:/Vivado/2022.2/Hough Transform/Hough Transform.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/Vivado/2022.2/Hough Transform/Hough Transform.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HA
Compiling module xil_defaultlib.verdic_mul_2b
Compiling module xil_defaultlib.FA
Compiling module xil_defaultlib.adder_default
Compiling module xil_defaultlib.verdic_mul_4b
Compiling module xil_defaultlib.adder(N=8)
Compiling module xil_defaultlib.verdic_mul_8b
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
