#pragma once

#define ACCELERATOR_V1_STATUS_REG_OFFSET 0x00

#define ACCELERATOR_V1_X_FIFO_AVAILABILITY_OFFSET 0x00
#define ACCELERATOR_V1_X_FIFO_AVAILABILITY_MASK   0xFFFF
#define ACCELERATOR_V1_X_FIFO_AVAILABILITY_SHIFT  0

#define ACCELERATOR_V1_Z_FIFO_OCUPANCY_OFFSET 0x00
#define ACCELERATOR_V1_X_FIFO_OCUPANCY_MASK   0x7FFF0000
#define ACCELERATOR_V1_X_FIFO_OCUPANCY_SHIFT  16

#define ACCELERATOR_V1_INIT_OFFSET 0x00
#define ACCELERATOR_V1_INIT_MASK   0x80000000
#define ACCELERATOR_V1_INIT_SHIFT  31

#define ACCELERATOR_V1_CONFIG0_REG_OFFSET 0x04

#define ACCELERATOR_V1_WINDOW_BUFFER_ROW_WIDTH_OFFSET 0x04
#define ACCELERATOR_V1_WINDOW_BUFFER_ROW_WIDTH_MASK   0xFFFF
#define ACCELERATOR_V1_WINDOW_BUFFER_ROW_WIDTH_SHIFT  0

#define ACCELERATOR_V1_WINDOW_BUFFER_INITIAL_DELAY_OFFSET 0x04
#define ACCELERATOR_V1_WINDOW_BUFFER_INITIAL_DELAY_MASK   0xFFFF0000
#define ACCELERATOR_V1_WINDOW_BUFFER_INITIAL_DELAY_SHIFT  16

#define ACCELERATOR_V1_CONFIG1_REG_OFFSET 0x08

#define ACCELERATOR_V1_OUTPUT_CHANNEL_COUNT_OFFSET 0x08
#define ACCELERATOR_V1_OUTPUT_CHANNEL_COUNT_MASK   0xFFFF
#define ACCELERATOR_V1_OUTPUT_CHANNEL_COUNT_SHIFT  0

#define ACCELERATOR_V1_X_REG_OFFSET 0x100UL
#define ACCELERATOR_V1_Z_REG_OFFSET 0x104UL
#define ACCELERATOR_V1_Y_BASE_ADDR 0x200UL