
# Kmeans
SOC-projcet Design <br>
<br>
 <一>Document      <br>
<br>
    	<a href="https://github.com/edittest/Kmeans/blob/master/Document/final_project_kmeans_10_2017_0617.docx"> 1.final_project_kmeans_10_2017_0617.docx </a> --- Proposal Writing<br>
<br>
 <二><a href="https://github.com/edittest/Kmeans/tree/master/UnitTest"> UnitTest </a> --- Test Writing<br>
<br> 
    	<a href="https://github.com/edittest/Kmeans/tree/master/UnitTest/Random_1">1.Random_1 </a> <br>
* <a href="https://github.com/edittest/Kmeans/blob/master/UnitTest/Random_1/top.v">verilog code </a><br>
* <a href="https://github.com/edittest/Kmeans/blob/master/UnitTest/Random_1/Random_1_tb.v">testbench </a> <br>

    	<a href="https://github.com/edittest/Kmeans/tree/master/UnitTest/Random_1">1.Random_1 </a> <br>
* <a href="https://github.com/edittest/Kmeans/blob/master/UnitTest/Random_1/top.v">verilog code </a><br>
* <a href="https://github.com/edittest/Kmeans/blob/master/UnitTest/Random_1/Random_1_tb.v">testbench </a> <br>

