(declare-const op_1_instruction.action.block_1!1 Bool)
(declare-const op_4_instruction.operation.rs1!1 (_ BitVec 64))
(declare-const op_12_instruction.operation.rd.tmp_1!2 (_ BitVec 64))
(declare-const op_8_instruction.operation.load_rvi_0.load_global_0.action.block_3!1 Bool)
(declare-const op_9_instruction.operation.rs1.read.index.0!2 (_ BitVec 5))
(declare-const op_8_instruction.operation.load_rvi_0.load_global_0.action.block_30!1 Bool)
(declare-const op_3_instruction.operation.rd.i!1 (_ BitVec 5))
(declare-const op_6_instruction.operation.rd.write.index.2!2 (_ BitVec 5))
(declare-const op_4_instruction.operation.imm!1 (_ BitVec 6))
(declare-const op_0_instruction.write.value.1!2 (_ BitVec 64))
(declare-const tmp_dword1!3 (_ BitVec 64))
(declare-const tmp_dword1!2 (_ BitVec 64))
(declare-const op_13_instruction.operation.rd.write.value.2!2 (_ BitVec 64))
(declare-const op_2_instruction.operation.rs1.read.index.0!2 (_ BitVec 5))
(declare-const op_12_instruction.address.0!2 (_ BitVec 64))
(declare-const op_3_instruction.action.tmp_0!2 (_ BitVec 64))
(declare-const op_13_instruction.operation.rs1.read.index.0!2 (_ BitVec 5))
(declare-const __tmp_31!1 (_ BitVec 64))
(declare-const op_2_instruction.address.0!2 (_ BitVec 64))
(declare-const op_4_instruction.operation.rd.tmp_1!2 (_ BitVec 64))
(declare-const op_5_instruction.write.value.1!2 (_ BitVec 64))
(declare-const op_13_instruction.operation.imm!1 (_ BitVec 12))
(declare-const op_11_instruction.operation.action.block_0!1 Bool)
(declare-const op_9_instruction.operation.rd.write.value.2!2 (_ BitVec 64))
(declare-const op_7_instruction.address.0!2 (_ BitVec 64))
(declare-const op_13_instruction.operation.rs1!1 (_ BitVec 64))
(declare-const op_0_instruction.action.tmp_0!2 (_ BitVec 64))
(declare-const op_7_instruction.operation.rd.i!1 (_ BitVec 5))
(declare-const op_9_instruction.operation.rd!2 (_ BitVec 64))
(declare-const op_0_instruction.operation.action.block_0!1 Bool)
(declare-const op_8_instruction.operation.load_rvi_0.load_global_0.action.block_2!1 Bool)
(declare-const op_8_instruction.operation.load_rvi_0.load_global_0.tmp_address_op!1 (_ BitVec 64))
(declare-const op_2_instruction.operation.rd.write.value.2!2 (_ BitVec 64))
(declare-const op_9_instruction.operation.imm!1 (_ BitVec 12))
(declare-const op_13_instruction.operation.rd!2 (_ BitVec 64))
(declare-const op_9_instruction.operation.rs1!1 (_ BitVec 64))
(declare-const op_10_instruction.operation.rd.write.index.2!2 (_ BitVec 5))
(declare-const __tmp_30!1 (_ BitVec 64))
(declare-const op_9_instruction.operation.rs1.i!1 (_ BitVec 5))
(declare-const op_3_instruction.operation.rs1.i!1 (_ BitVec 5))
(declare-const op_6_instruction.write.index.1!2 Int)
(declare-const op_12_instruction.operation.rd.write.index.2!2 (_ BitVec 5))
(declare-const XREG!3 (Array (_ BitVec 5) (_ BitVec 64)))
(declare-const XREG!4 (Array (_ BitVec 5) (_ BitVec 64)))
(declare-const XREG!1 (Array (_ BitVec 5) (_ BitVec 64)))
(declare-const XREG!2 (Array (_ BitVec 5) (_ BitVec 64)))
(declare-const op_2_instruction.operation.rs1.i!1 (_ BitVec 5))
(declare-const tmp_bit_offset!2 (_ BitVec 6))
(declare-const tmp_bit_offset!3 (_ BitVec 6))
(declare-const op_4_instruction.operation.rd.write.index.2!2 (_ BitVec 5))
(declare-const tmp_address!2 (_ BitVec 64))
(declare-const tmp_address!3 (_ BitVec 64))
(declare-const op_8_instruction.operation.load_rvi_0.load_global_0.action.block_32!1 Bool)
(declare-const op_10_instruction.action.tmp_0!2 (_ BitVec 64))
(declare-const op_7_instruction.operation.rs1.read.index.0!2 (_ BitVec 5))
(declare-const op_9_instruction.action.block_1!1 Bool)
(declare-const XREG!9 (Array (_ BitVec 5) (_ BitVec 64)))
(declare-const op_12_instruction.operation.rd.i!1 (_ BitVec 5))
(declare-const XREG!7 (Array (_ BitVec 5) (_ BitVec 64)))
(declare-const op_8_instruction.action.block_1!1 Bool)
(declare-const XREG!8 (Array (_ BitVec 5) (_ BitVec 64)))
(declare-const XREG!5 (Array (_ BitVec 5) (_ BitVec 64)))
(declare-const XREG!6 (Array (_ BitVec 5) (_ BitVec 64)))
(declare-const op_10_instruction.operation.rd!2 (_ BitVec 64))
(declare-const op_13_instruction.write.value.1!2 (_ BitVec 64))
(declare-const op_11_instruction.operation.rs1.read.index.0!2 (_ BitVec 5))
(declare-const op_6_instruction.operation.rd!2 (_ BitVec 64))
(declare-const op_0_instruction.operation.rs2.read.value.0!2 (_ BitVec 64))
(declare-const op_10_instruction.operation.rs1.i!1 (_ BitVec 5))
(declare-const op_7_instruction.write.index.1!2 Int)
(declare-const op_8_instruction.operation.load_rvi_0.load_global_0.sign_type!1 (_ BitVec 1))
(declare-const op_8_instruction.operation.load_rvi_0.load_global_0.action.block_6!1 Bool)
(declare-const op_12_instruction.action.tmp_0!2 (_ BitVec 64))
(declare-const op_8_instruction.operation.load_rvi_0.rd!1 (_ BitVec 64))
(declare-const tmp_bit_offset!4 (_ BitVec 6))
(declare-const tmp_bit_offset!5 (_ BitVec 6))
(declare-const op_8_instruction.operation.load_rvi_0.rd!2 (_ BitVec 64))
(declare-const op_8_instruction.operation.load_rvi_0.load_global_0.read.value.1!2 (_ BitVec 64))
(declare-const op_6_instruction.action.tmp_0!2 (_ BitVec 64))
(declare-const op_8_instruction.operation.load_rvi_0.load_global_0.read.value.1!4 (_ BitVec 64))
(declare-const op_8_instruction.operation.load_rvi_0.load_global_0.read.value.1!3 (_ BitVec 64))
(declare-const op_13_instruction.action.block_1!1 Bool)
(declare-const op_0_instruction.operation.rs2.read.index.0!2 (_ BitVec 5))
(declare-const op_6_instruction.address.0!2 (_ BitVec 64))
(declare-const op_3_instruction.operation.rs1.read.value.0!2 (_ BitVec 64))
(declare-const op_8_instruction.action.tmp_0!2 (_ BitVec 64))
(declare-const op_8_instruction.operation.load_rvi_0.load_global_0.action.block_31!1 Bool)
(declare-const op_0_instruction.operation.rs1!1 (_ BitVec 64))
(declare-const op_14_instruction.write.value.1!2 (_ BitVec 64))
(declare-const op_14_instruction.operation.imm!1 (_ BitVec 12))
(declare-const op_1_instruction.address.0!2 (_ BitVec 64))
(declare-const op_8_instruction.operation.load_rvi_0.load_global_0.action.block_20!1 Bool)
(declare-const op_8_instruction.operation.load_rvi_0.load_global_0.action.block_5!1 Bool)
(declare-const op_6_instruction.operation.rd.i!1 (_ BitVec 5))
(declare-const op_7_instruction.operation.rd!2 (_ BitVec 64))
(declare-const MEM!1 (Array (_ BitVec 53) (_ BitVec 64)))
(declare-const op_11_instruction.address.0!2 (_ BitVec 64))
(declare-const op_7_instruction.operation.rs1.read.value.0!2 (_ BitVec 64))
(declare-const __tmp_7!1 (_ BitVec 64))
(declare-const op_12_instruction.operation.rs1.read.value.0!2 (_ BitVec 64))
(declare-const op_2_instruction.operation.rd.i!1 (_ BitVec 5))
(declare-const op_14_instruction.operation.rd.write.index.2!2 (_ BitVec 5))
(declare-const op_13_instruction.operation.rd.tmp_1!2 (_ BitVec 64))
(declare-const op_14_instruction.operation.address.0!2 (_ BitVec 64))
(declare-const op_2_instruction.action.block_1!1 Bool)
(declare-const op_8_instruction.operation.load_rvi_0.load_global_0.action.block_11!1 Bool)
(declare-const op_8_instruction.operation.load_rvi_0.load_global_0.action.block_34!1 Bool)
(declare-const op_5_instruction.operation.rs1.read.index.0!2 (_ BitVec 5))
(declare-const __tmp_23!1 (_ BitVec 64))
(declare-const op_6_instruction.operation.rs2.read.index.0!2 (_ BitVec 5))
(declare-const op_9_instruction.operation.rd.write.index.2!2 (_ BitVec 5))
(declare-const op_4_instruction.operation.rd.write.value.2!2 (_ BitVec 64))
(declare-const op_5_instruction.operation.imm!1 (_ BitVec 12))
(declare-const op_11_instruction.operation.rs2.read.index.0!2 (_ BitVec 5))
(declare-const op_8_instruction.operation.load_rvi_0.load_global_0.action.block_23!1 Bool)
(declare-const op_5_instruction.operation.rs1!1 (_ BitVec 64))
(declare-const op_10_instruction.operation.rs1.read.index.0!2 (_ BitVec 5))
(declare-const op_8_instruction.operation.load_rvi_0.rd.write.value.2!2 (_ BitVec 64))
(declare-const op_8_instruction.operation.load_rvi_0.rd.i!1 (_ BitVec 5))
(declare-const __tmp_12!1 (_ BitVec 64))
(declare-const PC!3 (_ BitVec 64))
(declare-const __tmp_6!1 (_ BitVec 64))
(declare-const PC!2 (_ BitVec 64))
(declare-const PC!5 (_ BitVec 64))
(declare-const op_9_instruction.action.tmp_0!2 (_ BitVec 64))
(declare-const PC!4 (_ BitVec 64))
(declare-const op_3_instruction.address.0!2 (_ BitVec 64))
(declare-const PC!1 (_ BitVec 64))
(declare-const op_3_instruction.operation.rs1!1 (_ BitVec 64))
(declare-const PC!7 (_ BitVec 64))
(declare-const op_3_instruction.operation.rd.write.index.2!2 (_ BitVec 5))
(declare-const PC!6 (_ BitVec 64))
(declare-const op_3_instruction.operation.imm!1 (_ BitVec 12))
(declare-const op_10_instruction.operation.rs2.read.index.0!2 (_ BitVec 5))
(declare-const PC!9 (_ BitVec 64))
(declare-const op_0_instruction.operation.rs2.i!1 (_ BitVec 5))
(declare-const PC!8 (_ BitVec 64))
(declare-const op_10_instruction.operation.rs2.i!1 (_ BitVec 5))
(declare-const op_5_instruction.write.index.1!2 Int)
(declare-const op_8_instruction.operation.load_rvi_0.load_global_0.action.block_33!1 Bool)
(declare-const op_8_instruction.operation.imm!1 (_ BitVec 12))
(declare-const op_11_instruction.operation.rs2!1 (_ BitVec 64))
(declare-const op_11_instruction.operation.rs1.read.value.0!2 (_ BitVec 64))
(declare-const __tmp_22!1 (_ BitVec 64))
(declare-const op_4_instruction.operation.rd.i!1 (_ BitVec 5))
(declare-const op_8_instruction.operation.load_rvi_0.load_global_0.read.value.0!9 (_ BitVec 64))
(declare-const op_8_instruction.operation.load_rvi_0.load_global_0.read.value.0!8 (_ BitVec 64))
(declare-const op_6_instruction.operation.rs2.i!1 (_ BitVec 5))
(declare-const op_7_instruction.operation.rd.tmp_1!2 (_ BitVec 64))
(declare-const XREG!29 (Array (_ BitVec 5) (_ BitVec 64)))
(declare-const XREG!27 (Array (_ BitVec 5) (_ BitVec 64)))
(declare-const op_3_instruction.operation.rd.tmp_1!2 (_ BitVec 64))
(declare-const XREG!28 (Array (_ BitVec 5) (_ BitVec 64)))
(declare-const XREG!25 (Array (_ BitVec 5) (_ BitVec 64)))
(declare-const op_8_instruction.operation.load_rvi_0.load_global_0.action.block_22!1 Bool)
(declare-const XREG!26 (Array (_ BitVec 5) (_ BitVec 64)))
(declare-const op_1_instruction.operation.rd.write.index.2!2 (_ BitVec 5))
(declare-const XREG!23 (Array (_ BitVec 5) (_ BitVec 64)))
(declare-const op_6_instruction.action.block_1!1 Bool)
(declare-const XREG!24 (Array (_ BitVec 5) (_ BitVec 64)))
(declare-const op_8_instruction.operation.load_rvi_0.load_global_0.read.value.0!3 (_ BitVec 64))
(declare-const XREG!21 (Array (_ BitVec 5) (_ BitVec 64)))
(declare-const op_8_instruction.operation.load_rvi_0.load_global_0.read.value.0!2 (_ BitVec 64))
(declare-const XREG!22 (Array (_ BitVec 5) (_ BitVec 64)))
(declare-const op_8_instruction.operation.load_rvi_0.load_global_0.read.value.0!5 (_ BitVec 64))
(declare-const op_8_instruction.operation.load_rvi_0.load_global_0.read.value.0!4 (_ BitVec 64))
(declare-const XREG!20 (Array (_ BitVec 5) (_ BitVec 64)))
(declare-const __tmp_11!1 (_ BitVec 64))
(declare-const op_8_instruction.operation.load_rvi_0.load_global_0.read.value.0!7 (_ BitVec 64))
(declare-const op_6_instruction.operation.rs1.read.value.0!2 (_ BitVec 64))
(declare-const op_8_instruction.operation.load_rvi_0.load_global_0.read.value.0!6 (_ BitVec 64))
(declare-const op_8_instruction.operation.load_rvi_0.load_global_0.action.block_1!1 Bool)
(declare-const op_1_instruction.write.index.1!2 Int)
(declare-const op_11_instruction.operation.rs2.read.value.0!2 (_ BitVec 64))
(declare-const __tmp_21!1 (_ BitVec 64))
(declare-const op_8_instruction.operation.load_rvi_0.load_global_0.read.value.0!11 (_ BitVec 64))
(declare-const XREG!18 (Array (_ BitVec 5) (_ BitVec 64)))
(declare-const op_3_instruction.operation.rd.write.value.2!2 (_ BitVec 64))
(declare-const XREG!19 (Array (_ BitVec 5) (_ BitVec 64)))
(declare-const op_3_instruction.write.value.1!2 (_ BitVec 64))
(declare-const XREG!16 (Array (_ BitVec 5) (_ BitVec 64)))
(declare-const op_7_instruction.operation.rs1!1 (_ BitVec 64))
(declare-const XREG!17 (Array (_ BitVec 5) (_ BitVec 64)))
(declare-const op_11_instruction.operation.imm!1 (_ BitVec 12))
(declare-const XREG!14 (Array (_ BitVec 5) (_ BitVec 64)))
(declare-const XREG!15 (Array (_ BitVec 5) (_ BitVec 64)))
(declare-const XREG!12 (Array (_ BitVec 5) (_ BitVec 64)))
(declare-const XREG!13 (Array (_ BitVec 5) (_ BitVec 64)))
(declare-const op_10_instruction.operation.rs1.read.value.0!2 (_ BitVec 64))
(declare-const XREG!10 (Array (_ BitVec 5) (_ BitVec 64)))
(declare-const XREG!11 (Array (_ BitVec 5) (_ BitVec 64)))
(declare-const op_4_instruction.operation.rs1.read.index.0!2 (_ BitVec 5))
(declare-const op_10_instruction.action.block_1!1 Bool)
(declare-const rd_var!9 (_ BitVec 64))
(declare-const rd_var!7 (_ BitVec 64))
(declare-const rd_var!8 (_ BitVec 64))
(declare-const rd_var!5 (_ BitVec 64))
(declare-const __tmp_10!1 (_ BitVec 64))
(declare-const rd_var!6 (_ BitVec 64))
(declare-const rd_var!3 (_ BitVec 64))
(declare-const rd_var!4 (_ BitVec 64))
(declare-const rd_var!2 (_ BitVec 64))
(declare-const op_13_instruction.operation.rs1.i!1 (_ BitVec 5))
(declare-const __tmp_9!1 (_ BitVec 64))
(declare-const __tmp_33!1 (_ BitVec 64))
(declare-const op_11_instruction.operation.address.0!2 (_ BitVec 64))
(declare-const tmp_dword!11 (_ BitVec 64))
(declare-const op_5_instruction.action.block_1!1 Bool)
(declare-const tmp_dword!10 (_ BitVec 64))
(declare-const op_6_instruction.operation.rs2.read.value.0!2 (_ BitVec 64))
(declare-const op_8_instruction.operation.load_rvi_0.load_global_0.action.block_0!1 Bool)
(declare-const __tmp_20!1 (_ BitVec 64))
(declare-const op_0_instruction.address.0!2 (_ BitVec 64))
(declare-const op_8_instruction.operation.load_rvi_0.load_global_0.action.block_35!1 Bool)
(declare-const op_8_instruction.operation.load_rvi_0.load_global_0.action.block_12!1 Bool)
(declare-const op_1_instruction.operation.imm!1 (_ BitVec 12))
(declare-const op_6_instruction.operation.rs1.i!1 (_ BitVec 5))
(declare-const op_4_instruction.action.block_1!1 Bool)
(declare-const op_8_instruction.operation.load_rvi_0.load_global_0.read.value.0!10 (_ BitVec 64))
(declare-const op_8_instruction.operation.load_rvi_0.load_global_0.read.index.0!10 (_ BitVec 53))
(declare-const op_8_instruction.operation.load_rvi_0.load_global_0.read.index.0!11 (_ BitVec 53))
(declare-const op_11_instruction.write.index.1!2 Int)
(declare-const __tmp_32!1 (_ BitVec 64))
(declare-const op_2_instruction.operation.rd.write.index.2!2 (_ BitVec 5))
(declare-const op_1_instruction.write.value.1!2 (_ BitVec 64))
(declare-const op_3_instruction.write.index.1!2 Int)
(declare-const op_5_instruction.operation.rs1.read.value.0!2 (_ BitVec 64))
(declare-const __tmp_8!1 (_ BitVec 64))
(declare-const op_13_instruction.write.index.1!2 Int)
(declare-const op_11_instruction.action.tmp_0!2 (_ BitVec 64))
(declare-const op_4_instruction.write.index.1!2 Int)
(declare-const __tmp_3!1 (_ BitVec 64))
(declare-const op_4_instruction.operation.rs1.read.value.0!2 (_ BitVec 64))
(declare-const op_10_instruction.operation.rd.tmp_1!2 (_ BitVec 64))
(declare-const op_9_instruction.write.index.1!2 Int)
(declare-const op_14_instruction.operation.rd.tmp_1!2 (_ BitVec 64))
(declare-const op_8_instruction.operation.load_rvi_0.load_global_0.read.index.0!9 (_ BitVec 53))
(declare-const op_8_instruction.operation.load_rvi_0.load_global_0.read.index.0!8 (_ BitVec 53))
(declare-const op_12_instruction.operation.rs1.i!1 (_ BitVec 5))
(declare-const op_8_instruction.operation.load_rvi_0.load_global_0.read.index.0!7 (_ BitVec 53))
(declare-const op_5_instruction.operation.rd!2 (_ BitVec 64))
(declare-const op_8_instruction.operation.load_rvi_0.load_global_0.read.index.0!2 (_ BitVec 53))
(declare-const op_8_instruction.operation.load_rvi_0.load_global_0.action.block_15!1 Bool)
(declare-const op_1_instruction.operation.rd.write.value.2!2 (_ BitVec 64))
(declare-const __tmp_27!1 (_ BitVec 12))
(declare-const op_8_instruction.operation.load_rvi_0.load_global_0.read.index.0!6 (_ BitVec 53))
(declare-const op_8_instruction.operation.load_rvi_0.load_global_0.read.index.0!5 (_ BitVec 53))
(declare-const op_8_instruction.operation.load_rvi_0.load_global_0.read.index.0!4 (_ BitVec 53))
(declare-const op_8_instruction.operation.load_rvi_0.load_global_0.read.index.0!3 (_ BitVec 53))
(declare-const op_3_instruction.action.block_1!1 Bool)
(declare-const prev_pc!8 (_ BitVec 64))
(declare-const prev_pc!9 (_ BitVec 64))
(declare-const prev_pc!6 (_ BitVec 64))
(declare-const op_5_instruction.operation.rd.i!1 (_ BitVec 5))
(declare-const prev_pc!7 (_ BitVec 64))
(declare-const prev_pc!4 (_ BitVec 64))
(declare-const prev_pc!5 (_ BitVec 64))
(declare-const op_6_instruction.operation.rs2!1 (_ BitVec 64))
(declare-const prev_pc!2 (_ BitVec 64))
(declare-const prev_pc!3 (_ BitVec 64))
(declare-const op_2_instruction.operation.rd.tmp_1!2 (_ BitVec 64))
(declare-const op_10_instruction.operation.rs2.read.value.0!2 (_ BitVec 64))
(declare-const op_1_instruction.operation.rs1.read.index.0!2 (_ BitVec 5))
(declare-const op_6_instruction.operation.rd.tmp_1!2 (_ BitVec 64))
(declare-const op_8_instruction.operation.load_rvi_0.load_global_0.action.block_27!1 Bool)
(declare-const __tmp_16!1 (_ BitVec 64))
(declare-const tmp_dword!2 (_ BitVec 64))
(declare-const tmp_dword!1 (_ BitVec 64))
(declare-const op_11_instruction.write.value.1!2 (_ BitVec 64))
(declare-const __tmp_2!1 (_ BitVec 12))
(declare-const op_5_instruction.operation.rd.write.index.2!2 (_ BitVec 5))
(declare-const tmp_dword!9 (_ BitVec 64))
(declare-const tmp_dword!8 (_ BitVec 64))
(declare-const tmp_dword!7 (_ BitVec 64))
(declare-const tmp_dword!6 (_ BitVec 64))
(declare-const tmp_dword!5 (_ BitVec 64))
(declare-const tmp_dword!4 (_ BitVec 64))
(declare-const tmp_dword!3 (_ BitVec 64))
(declare-const op_14_instruction.operation.rs1.read.index.0!2 (_ BitVec 5))
(declare-const op_9_instruction.address.0!2 (_ BitVec 64))
(declare-const __tmp_26!1 (_ BitVec 64))
(declare-const op_8_instruction.operation.load_rvi_0.load_global_0.read.index.1!4 (_ BitVec 53))
(declare-const op_8_instruction.operation.load_rvi_0.load_global_0.read.index.1!3 (_ BitVec 53))
(declare-const op_7_instruction.operation.rd.write.index.2!2 (_ BitVec 5))
(declare-const op_8_instruction.operation.load_rvi_0.load_global_0.read.index.1!2 (_ BitVec 53))
(declare-const op_8_instruction.operation.load_rvi_0.load_type!1 (_ BitVec 4))
(declare-const op_11_instruction.action.block_1!1 Bool)
(declare-const op_14_instruction.action.tmp_0!2 (_ BitVec 64))
(declare-const op_1_instruction.operation.rd.i!1 (_ BitVec 5))
(declare-const op_10_instruction.operation.rs2!1 (_ BitVec 64))
(declare-const op_11_instruction.operation.imm.imm!1 (_ BitVec 12))
(declare-const op_8_instruction.operation.load_rvi_0.rd.tmp_1!2 (_ BitVec 64))
(declare-const op_11_instruction.operation.rs2.i!1 (_ BitVec 5))
(declare-const __tmp_15!1 (_ BitVec 64))
(declare-const op_8_instruction.operation.load_rvi_0.load_global_0.action.block_26!1 Bool)
(declare-const __tmp_5!1 (_ BitVec 64))
(declare-const op_10_instruction.operation.rd.i!1 (_ BitVec 5))
(declare-const op_14_instruction.address.0!2 (_ BitVec 64))
(declare-const op_5_instruction.operation.rs1.i!1 (_ BitVec 5))
(declare-const op_7_instruction.operation.imm!1 (_ BitVec 12))
(declare-const tmp_half!4 (_ BitVec 16))
(declare-const tmp_half!3 (_ BitVec 16))
(declare-const tmp_half!2 (_ BitVec 16))
(declare-const op_4_instruction.address.0!2 (_ BitVec 64))
(declare-const op_8_instruction.operation.load_rvi_0.rd.write.index.2!2 (_ BitVec 5))
(declare-const __tmp_25!1 (_ BitVec 64))
(declare-const op_11_instruction.operation.rs1!1 (_ BitVec 64))
(declare-const op_10_instruction.operation.rs1!1 (_ BitVec 64))
(declare-const op_3_instruction.operation.rs1.read.index.0!2 (_ BitVec 5))
(declare-const op_12_instruction.operation.rs1.read.index.0!2 (_ BitVec 5))
(declare-const op_14_instruction.operation.rd.write.value.2!2 (_ BitVec 64))
(declare-const op_7_instruction.action.block_1!1 Bool)
(declare-const op_2_instruction.operation.rs1!1 (_ BitVec 64))
(declare-const op_8_instruction.operation.load_rvi_0.load_global_0.action.block_29!1 Bool)
(declare-const op_8_instruction.write.value.1!2 (_ BitVec 64))
(declare-const op_0_instruction.operation.address.0!2 (_ BitVec 64))
(declare-const __tmp_14!1 (_ BitVec 64))
(declare-const op_12_instruction.operation.rd!2 (_ BitVec 64))
(declare-const op_8_instruction.operation.load_rvi_0.load_global_0.load_type!1 (_ BitVec 4))
(declare-const __tmp_4!1 (_ BitVec 64))
(declare-const op_13_instruction.operation.rd.write.index.2!2 (_ BitVec 5))
(declare-const op_7_instruction.write.value.1!2 (_ BitVec 64))
(declare-const op_6_instruction.operation.rs1.read.index.0!2 (_ BitVec 5))
(declare-const op_10_instruction.operation.rd.write.value.2!2 (_ BitVec 64))
(declare-const op_0_instruction.operation.imm.imm!1 (_ BitVec 12))
(declare-const op_8_instruction.operation.rd!1 (_ BitVec 64))
(declare-const op_12_instruction.operation.address.0!2 (_ BitVec 64))
(declare-const op_7_instruction.operation.rs1.i!1 (_ BitVec 5))
(declare-const op_8_instruction.write.index.1!2 Int)
(declare-const op_8_instruction.operation.load_rvi_0.load_global_0.action.block_16!1 Bool)
(declare-const __tmp_24!1 (_ BitVec 64))
(declare-const op_12_instruction.action.block_1!1 Bool)
(declare-const rd_var!10 (_ BitVec 64))
(declare-const rd_var!11 (_ BitVec 64))
(declare-const op_7_instruction.action.tmp_0!2 (_ BitVec 64))
(declare-const op_1_instruction.operation.rd.tmp_1!2 (_ BitVec 64))
(declare-const op_1_instruction.operation.rs1!1 (_ BitVec 64))
(declare-const rd_var!12 (_ BitVec 64))
(declare-const op_9_instruction.operation.rd.tmp_1!2 (_ BitVec 64))
(declare-const __tmp_13!1 (_ BitVec 64))
(declare-const op_0_instruction.operation.rs1.i!1 (_ BitVec 5))
(declare-const op_6_instruction.write.value.1!2 (_ BitVec 64))
(declare-const op_5_instruction.action.tmp_0!2 (_ BitVec 64))
(declare-const op_10_instruction.write.value.1!2 (_ BitVec 64))
(declare-const op_0_instruction.operation.rs1.read.value.0!2 (_ BitVec 64))
(declare-const tmp_byte!2 (_ BitVec 8))
(declare-const op_0_instruction.operation.rs2!1 (_ BitVec 64))
(declare-const op_8_instruction.operation.load_rvi_0.load_global_0.action.block_19!1 Bool)
(declare-const op_5_instruction.operation.rd.write.value.2!2 (_ BitVec 64))
(declare-const prev_pc!14 (_ BitVec 64))
(declare-const prev_pc!13 (_ BitVec 64))
(declare-const prev_pc!16 (_ BitVec 64))
(declare-const tmp_word!2 (_ BitVec 32))
(declare-const prev_pc!15 (_ BitVec 64))
(declare-const prev_pc!10 (_ BitVec 64))
(declare-const tmp_word!3 (_ BitVec 32))
(declare-const tmp_word!4 (_ BitVec 32))
(declare-const tmp_word!5 (_ BitVec 32))
(declare-const prev_pc!12 (_ BitVec 64))
(declare-const tmp_word!6 (_ BitVec 32))
(declare-const prev_pc!11 (_ BitVec 64))
(declare-const tmp_word!7 (_ BitVec 32))
(declare-const op_1_instruction.operation.rs1.i!1 (_ BitVec 5))
(declare-const op_3_instruction.operation.rd!2 (_ BitVec 64))
(declare-const op_1_instruction.action.tmp_0!2 (_ BitVec 64))
(declare-const op_8_instruction.operation.load_rvi_0.load_global_0.action.block_8!1 Bool)
(declare-const op_0_instruction.action.block_1!1 Bool)
(declare-const op_0_instruction.write.index.1!2 Int)
(declare-const op_8_instruction.operation.rs1!1 (_ BitVec 64))
(declare-const __tmp_19!1 (_ BitVec 64))
(declare-const op_12_instruction.operation.imm!1 (_ BitVec 12))
(declare-const op_13_instruction.operation.rs1.read.value.0!2 (_ BitVec 64))
(declare-const op_12_instruction.operation.rs1!1 (_ BitVec 64))
(declare-const op_14_instruction.operation.rs1.i!1 (_ BitVec 5))
(declare-const op_4_instruction.operation.rs1.i!1 (_ BitVec 5))
(declare-const op_13_instruction.address.0!2 (_ BitVec 64))
(declare-const op_8_instruction.operation.load_rvi_0.load_global_0.action.block_18!1 Bool)
(declare-const op_8_instruction.operation.rd.i!1 (_ BitVec 5))
(declare-const op_14_instruction.operation.rd!2 (_ BitVec 64))
(declare-const op_8_instruction.operation.load_rvi_0.tmp_address_op!1 (_ BitVec 64))
(declare-const op_13_instruction.action.tmp_0!2 (_ BitVec 64))
(declare-const op_8_instruction.operation.rs1.read.value.0!2 (_ BitVec 64))
(declare-const op_4_instruction.write.value.1!2 (_ BitVec 64))
(declare-const op_8_instruction.address.0!2 (_ BitVec 64))
(declare-const op_9_instruction.write.value.1!2 (_ BitVec 64))
(declare-const op_14_instruction.write.index.1!2 Int)
(declare-const op_12_instruction.write.value.1!2 (_ BitVec 64))
(declare-const op_14_instruction.action.block_1!1 Bool)
(declare-const op_4_instruction.operation.rd!2 (_ BitVec 64))
(declare-const __tmp_1!1 (_ BitVec 64))
(declare-const op_2_instruction.operation.rs1.read.value.0!2 (_ BitVec 64))
(declare-const op_14_instruction.operation.rs1.read.value.0!2 (_ BitVec 64))
(declare-const op_4_instruction.action.tmp_0!2 (_ BitVec 64))
(declare-const __tmp_29!1 (_ BitVec 64))
(declare-const op_2_instruction.write.index.1!2 Int)
(declare-const op_5_instruction.address.0!2 (_ BitVec 64))
(declare-const op_6_instruction.operation.rd.write.value.2!2 (_ BitVec 64))
(declare-const PC!11 (_ BitVec 64))
(declare-const op_13_instruction.operation.rd.i!1 (_ BitVec 5))
(declare-const PC!12 (_ BitVec 64))
(declare-const PC!10 (_ BitVec 64))
(declare-const PC!19 (_ BitVec 64))
(declare-const op_8_instruction.operation.rs1.i!1 (_ BitVec 5))
(declare-const op_2_instruction.operation.imm!1 (_ BitVec 6))
(declare-const PC!17 (_ BitVec 64))
(declare-const PC!18 (_ BitVec 64))
(declare-const PC!15 (_ BitVec 64))
(declare-const op_0_instruction.operation.rs1.read.index.0!2 (_ BitVec 5))
(declare-const PC!16 (_ BitVec 64))
(declare-const PC!13 (_ BitVec 64))
(declare-const PC!14 (_ BitVec 64))
(declare-const __tmp_18!1 (_ BitVec 64))
(declare-const op_7_instruction.operation.rd.write.value.2!2 (_ BitVec 64))
(declare-const op_10_instruction.write.index.1!2 Int)
(declare-const op_2_instruction.write.value.1!2 (_ BitVec 64))
(declare-const op_8_instruction.operation.rs1.read.index.0!2 (_ BitVec 5))
(declare-const __tmp_0!1 (_ BitVec 64))
(declare-const PC!22 (_ BitVec 64))
(declare-const PC!23 (_ BitVec 64))
(declare-const PC!20 (_ BitVec 64))
(declare-const PC!21 (_ BitVec 64))
(declare-const op_10_instruction.address.0!2 (_ BitVec 64))
(declare-const op_8_instruction.operation.load_rvi_0.sign_type!1 (_ BitVec 1))
(declare-const op_11_instruction.operation.rs1.i!1 (_ BitVec 5))
(declare-const op_1_instruction.operation.rs1.read.value.0!2 (_ BitVec 64))
(declare-const PC!28 (_ BitVec 64))
(declare-const op_0_instruction.operation.imm!1 (_ BitVec 12))
(declare-const PC!29 (_ BitVec 64))
(declare-const op_1_instruction.operation.rd!2 (_ BitVec 64))
(declare-const PC!26 (_ BitVec 64))
(declare-const PC!27 (_ BitVec 64))
(declare-const PC!24 (_ BitVec 64))
(declare-const PC!25 (_ BitVec 64))
(declare-const __tmp_28!1 (_ BitVec 64))
(declare-const op_12_instruction.write.index.1!2 Int)
(declare-const op_12_instruction.operation.rd.write.value.2!2 (_ BitVec 64))
(declare-const tmp_dword2!3 (_ BitVec 64))
(declare-const tmp_dword2!2 (_ BitVec 64))
(declare-const op_9_instruction.operation.rs1.read.value.0!2 (_ BitVec 64))
(declare-const op_6_instruction.operation.rs1!1 (_ BitVec 64))
(declare-const op_2_instruction.operation.rd!2 (_ BitVec 64))
(declare-const PC!33 (_ BitVec 64))
(declare-const PC!34 (_ BitVec 64))
(declare-const op_9_instruction.operation.rd.i!1 (_ BitVec 5))
(declare-const PC!31 (_ BitVec 64))
(declare-const PC!32 (_ BitVec 64))
(declare-const PC!30 (_ BitVec 64))
(declare-const op_14_instruction.operation.rs1!1 (_ BitVec 64))
(declare-const op_5_instruction.operation.rd.tmp_1!2 (_ BitVec 64))
(declare-const PC!37 (_ BitVec 64))
(declare-const PC!35 (_ BitVec 64))
(declare-const op_8_instruction.operation.load_rvi_0.load_global_0.action.block_9!1 Bool)
(declare-const PC!36 (_ BitVec 64))
(declare-const __tmp_17!1 (_ BitVec 64))
(declare-const mem_index!2 (_ BitVec 53))
(declare-const op_14_instruction.operation.rd.i!1 (_ BitVec 5))
(declare-const op_2_instruction.action.tmp_0!2 (_ BitVec 64))
(assert 
   (= op_0_instruction.operation.rs1.i!1 #b00000))
(assert 
   (= op_0_instruction.operation.rs2.i!1 #b01011))
(assert 
   (= op_0_instruction.operation.imm.imm!1 #b000000011010))
(assert 
   (and
     (=
       XREG!2
       (store XREG!1 #b00000 op_0_instruction.action.tmp_0!2))
     (= op_0_instruction.write.index.1!2 0)
     (= op_0_instruction.write.value.1!2 op_0_instruction.action.tmp_0!2)
     (= op_0_instruction.action.tmp_0!2 #b0000000000000000000000000000000000000000000000000000000000000000)
     (= prev_pc!2 PC!1)
     (= op_0_instruction.operation.rs1.read.index.0!2 op_0_instruction.operation.rs1.i!1)
     (=
       op_0_instruction.operation.rs1.read.value.0!2
       (select XREG!2 op_0_instruction.operation.rs1.i!1))
     (=
       (select XREG!2 op_0_instruction.operation.rs1.i!1)
       __tmp_0!1)
     (= op_0_instruction.operation.rs1!1 __tmp_0!1)
     (= op_0_instruction.operation.rs2.read.index.0!2 op_0_instruction.operation.rs2.i!1)
     (=
       op_0_instruction.operation.rs2.read.value.0!2
       (select XREG!2 op_0_instruction.operation.rs2.i!1))
     (=
       (select XREG!2 op_0_instruction.operation.rs2.i!1)
       __tmp_1!1)
     (= op_0_instruction.operation.rs2!1 __tmp_1!1)
     (=
       op_0_instruction.operation.action.block_0!1
       (bvsge __tmp_0!1 __tmp_1!1))
     (or
       (and
         op_0_instruction.operation.action.block_0!1
         (= op_0_instruction.operation.imm.imm!1 __tmp_2!1)
         (= op_0_instruction.operation.imm!1 __tmp_2!1)
         (=
           PC!2
           (bvadd
             PC!1
             (bvshl
               ((_ sign_extend 52) __tmp_2!1)
               #b0000000000000000000000000000000000000000000000000000000000000001)))
         (= op_0_instruction.operation.address.0!2 PC!2))
       (and
         (not
           (or op_0_instruction.operation.action.block_0!1))))
     (and
       (=
         PC!3
         (ite op_0_instruction.operation.action.block_0!1 PC!2 PC!1)))
     (=
       op_0_instruction.action.block_1!1
       (= PC!3 prev_pc!2))
     (or
       (and
         op_0_instruction.action.block_1!1
         (=
           PC!4
           (bvadd PC!3 #b0000000000000000000000000000000000000000000000000000000000000100))
         (= op_0_instruction.address.0!2 PC!4))
       (and
         (not
           (or op_0_instruction.action.block_1!1))))
     (and
       (=
         PC!5
         (ite op_0_instruction.action.block_1!1 PC!4 PC!3)))))
(assert 
   (= op_1_instruction.operation.rd.i!1 #b01110))
(assert 
   (= op_1_instruction.operation.rs1.i!1 #b01011))
(assert 
   (= op_1_instruction.operation.imm!1 #b111111111111))
(assert 
   (and
     (=
       XREG!3
       (store XREG!2 #b00000 op_1_instruction.action.tmp_0!2))
     (= op_1_instruction.write.index.1!2 0)
     (= op_1_instruction.write.value.1!2 op_1_instruction.action.tmp_0!2)
     (= op_1_instruction.action.tmp_0!2 #b0000000000000000000000000000000000000000000000000000000000000000)
     (= prev_pc!3 PC!4)
     (=
       XREG!4
       (store XREG!3 op_1_instruction.operation.rd.i!1 op_1_instruction.operation.rd.tmp_1!2))
     (= op_1_instruction.operation.rd.write.index.2!2 op_1_instruction.operation.rd.i!1)
     (= op_1_instruction.operation.rd.write.value.2!2 op_1_instruction.operation.rd.tmp_1!2)
     (= op_1_instruction.operation.rd.tmp_1!2 __tmp_3!1)
     (= op_1_instruction.operation.rd!2 __tmp_3!1)
     (= op_1_instruction.operation.rs1.read.index.0!2 op_1_instruction.operation.rs1.i!1)
     (=
       op_1_instruction.operation.rs1.read.value.0!2
       (select XREG!3 op_1_instruction.operation.rs1.i!1))
     (=
       (select XREG!3 op_1_instruction.operation.rs1.i!1)
       __tmp_4!1)
     (= op_1_instruction.operation.rs1!1 __tmp_4!1)
     (=
       __tmp_3!1
       ((_ sign_extend
         32)
         (bvadd
           ((_ extract 31 0) __tmp_4!1)
           ((_ sign_extend 20) op_1_instruction.operation.imm!1))))
     (=
       op_1_instruction.action.block_1!1
       (= PC!5 prev_pc!3))
     (or
       (and
         op_1_instruction.action.block_1!1
         (=
           PC!6
           (bvadd PC!5 #b0000000000000000000000000000000000000000000000000000000000000100))
         (= op_1_instruction.address.0!2 PC!6))
       (and
         (not
           (or op_1_instruction.action.block_1!1))))
     (and
       (=
         PC!7
         (ite op_1_instruction.action.block_1!1 PC!6 PC!5)))))
(assert 
   (= op_2_instruction.operation.rd.i!1 #b01110))
(assert 
   (= op_2_instruction.operation.rs1.i!1 #b01110))
(assert 
   (= op_2_instruction.operation.imm!1 #b100000))
(assert 
   (and
     (=
       XREG!5
       (store XREG!4 #b00000 op_2_instruction.action.tmp_0!2))
     (= op_2_instruction.write.index.1!2 0)
     (= op_2_instruction.write.value.1!2 op_2_instruction.action.tmp_0!2)
     (= op_2_instruction.action.tmp_0!2 #b0000000000000000000000000000000000000000000000000000000000000000)
     (= prev_pc!4 PC!6)
     (=
       XREG!6
       (store XREG!5 op_2_instruction.operation.rd.i!1 op_2_instruction.operation.rd.tmp_1!2))
     (= op_2_instruction.operation.rd.write.index.2!2 op_2_instruction.operation.rd.i!1)
     (= op_2_instruction.operation.rd.write.value.2!2 op_2_instruction.operation.rd.tmp_1!2)
     (= op_2_instruction.operation.rd.tmp_1!2 __tmp_5!1)
     (= op_2_instruction.operation.rd!2 __tmp_5!1)
     (= op_2_instruction.operation.rs1.read.index.0!2 op_2_instruction.operation.rs1.i!1)
     (=
       op_2_instruction.operation.rs1.read.value.0!2
       (select XREG!5 op_2_instruction.operation.rs1.i!1))
     (=
       (select XREG!5 op_2_instruction.operation.rs1.i!1)
       __tmp_6!1)
     (= op_2_instruction.operation.rs1!1 __tmp_6!1)
     (=
       __tmp_5!1
       (bvshl
         __tmp_6!1
         ((_ zero_extend 58) op_2_instruction.operation.imm!1)))
     (=
       op_2_instruction.action.block_1!1
       (= PC!7 prev_pc!4))
     (or
       (and
         op_2_instruction.action.block_1!1
         (=
           PC!8
           (bvadd PC!7 #b0000000000000000000000000000000000000000000000000000000000000100))
         (= op_2_instruction.address.0!2 PC!8))
       (and
         (not
           (or op_2_instruction.action.block_1!1))))
     (and
       (=
         PC!9
         (ite op_2_instruction.action.block_1!1 PC!8 PC!7)))))
(assert 
   (= op_3_instruction.operation.rd.i!1 #b01101))
(assert 
   (= op_3_instruction.operation.rs1.i!1 #b01010))
(assert 
   (= op_3_instruction.operation.imm!1 #b000000000100))
(assert 
   (and
     (=
       XREG!7
       (store XREG!6 #b00000 op_3_instruction.action.tmp_0!2))
     (= op_3_instruction.write.index.1!2 0)
     (= op_3_instruction.write.value.1!2 op_3_instruction.action.tmp_0!2)
     (= op_3_instruction.action.tmp_0!2 #b0000000000000000000000000000000000000000000000000000000000000000)
     (= prev_pc!5 PC!8)
     (=
       XREG!8
       (store XREG!7 op_3_instruction.operation.rd.i!1 op_3_instruction.operation.rd.tmp_1!2))
     (= op_3_instruction.operation.rd.write.index.2!2 op_3_instruction.operation.rd.i!1)
     (= op_3_instruction.operation.rd.write.value.2!2 op_3_instruction.operation.rd.tmp_1!2)
     (= op_3_instruction.operation.rd.tmp_1!2 __tmp_7!1)
     (= op_3_instruction.operation.rd!2 __tmp_7!1)
     (= op_3_instruction.operation.rs1.read.index.0!2 op_3_instruction.operation.rs1.i!1)
     (=
       op_3_instruction.operation.rs1.read.value.0!2
       (select XREG!7 op_3_instruction.operation.rs1.i!1))
     (=
       (select XREG!7 op_3_instruction.operation.rs1.i!1)
       __tmp_8!1)
     (= op_3_instruction.operation.rs1!1 __tmp_8!1)
     (=
       __tmp_7!1
       (bvadd
         __tmp_8!1
         ((_ sign_extend 52) op_3_instruction.operation.imm!1)))
     (=
       op_3_instruction.action.block_1!1
       (= PC!9 prev_pc!5))
     (or
       (and
         op_3_instruction.action.block_1!1
         (=
           PC!10
           (bvadd PC!9 #b0000000000000000000000000000000000000000000000000000000000000100))
         (= op_3_instruction.address.0!2 PC!10))
       (and
         (not
           (or op_3_instruction.action.block_1!1))))
     (and
       (=
         PC!11
         (ite op_3_instruction.action.block_1!1 PC!10 PC!9)))))
(assert 
   (= op_4_instruction.operation.rd.i!1 #b01110))
(assert 
   (= op_4_instruction.operation.rs1.i!1 #b01110))
(assert 
   (= op_4_instruction.operation.imm!1 #b011110))
(assert 
   (and
     (=
       XREG!9
       (store XREG!8 #b00000 op_4_instruction.action.tmp_0!2))
     (= op_4_instruction.write.index.1!2 0)
     (= op_4_instruction.write.value.1!2 op_4_instruction.action.tmp_0!2)
     (= op_4_instruction.action.tmp_0!2 #b0000000000000000000000000000000000000000000000000000000000000000)
     (= prev_pc!6 PC!10)
     (=
       XREG!10
       (store XREG!9 op_4_instruction.operation.rd.i!1 op_4_instruction.operation.rd.tmp_1!2))
     (= op_4_instruction.operation.rd.write.index.2!2 op_4_instruction.operation.rd.i!1)
     (= op_4_instruction.operation.rd.write.value.2!2 op_4_instruction.operation.rd.tmp_1!2)
     (= op_4_instruction.operation.rd.tmp_1!2 __tmp_9!1)
     (= op_4_instruction.operation.rd!2 __tmp_9!1)
     (= op_4_instruction.operation.rs1.read.index.0!2 op_4_instruction.operation.rs1.i!1)
     (=
       op_4_instruction.operation.rs1.read.value.0!2
       (select XREG!9 op_4_instruction.operation.rs1.i!1))
     (=
       (select XREG!9 op_4_instruction.operation.rs1.i!1)
       __tmp_10!1)
     (= op_4_instruction.operation.rs1!1 __tmp_10!1)
     (=
       __tmp_9!1
       (bvlshr
         __tmp_10!1
         ((_ zero_extend 58) op_4_instruction.operation.imm!1)))
     (=
       op_4_instruction.action.block_1!1
       (= PC!11 prev_pc!6))
     (or
       (and
         op_4_instruction.action.block_1!1
         (=
           PC!12
           (bvadd PC!11 #b0000000000000000000000000000000000000000000000000000000000000100))
         (= op_4_instruction.address.0!2 PC!12))
       (and
         (not
           (or op_4_instruction.action.block_1!1))))
     (and
       (=
         PC!13
         (ite op_4_instruction.action.block_1!1 PC!12 PC!11)))))
(assert 
   (= op_5_instruction.operation.rd.i!1 #b01111))
(assert 
   (= op_5_instruction.operation.rs1.i!1 #b01010))
(assert 
   (= op_5_instruction.operation.imm!1 #b000000000000))
(assert 
   (and
     (=
       XREG!11
       (store XREG!10 #b00000 op_5_instruction.action.tmp_0!2))
     (= op_5_instruction.write.index.1!2 0)
     (= op_5_instruction.write.value.1!2 op_5_instruction.action.tmp_0!2)
     (= op_5_instruction.action.tmp_0!2 #b0000000000000000000000000000000000000000000000000000000000000000)
     (= prev_pc!7 PC!12)
     (=
       XREG!12
       (store XREG!11 op_5_instruction.operation.rd.i!1 op_5_instruction.operation.rd.tmp_1!2))
     (= op_5_instruction.operation.rd.write.index.2!2 op_5_instruction.operation.rd.i!1)
     (= op_5_instruction.operation.rd.write.value.2!2 op_5_instruction.operation.rd.tmp_1!2)
     (= op_5_instruction.operation.rd.tmp_1!2 __tmp_11!1)
     (= op_5_instruction.operation.rd!2 __tmp_11!1)
     (= op_5_instruction.operation.rs1.read.index.0!2 op_5_instruction.operation.rs1.i!1)
     (=
       op_5_instruction.operation.rs1.read.value.0!2
       (select XREG!11 op_5_instruction.operation.rs1.i!1))
     (=
       (select XREG!11 op_5_instruction.operation.rs1.i!1)
       __tmp_12!1)
     (= op_5_instruction.operation.rs1!1 __tmp_12!1)
     (=
       __tmp_11!1
       (bvadd
         __tmp_12!1
         ((_ sign_extend 52) op_5_instruction.operation.imm!1)))
     (=
       op_5_instruction.action.block_1!1
       (= PC!13 prev_pc!7))
     (or
       (and
         op_5_instruction.action.block_1!1
         (=
           PC!14
           (bvadd PC!13 #b0000000000000000000000000000000000000000000000000000000000000100))
         (= op_5_instruction.address.0!2 PC!14))
       (and
         (not
           (or op_5_instruction.action.block_1!1))))
     (and
       (=
         PC!15
         (ite op_5_instruction.action.block_1!1 PC!14 PC!13)))))
(assert 
   (= op_6_instruction.operation.rd.i!1 #b01110))
(assert 
   (= op_6_instruction.operation.rs1.i!1 #b01110))
(assert 
   (= op_6_instruction.operation.rs2.i!1 #b01101))
(assert 
   (and
     (=
       XREG!13
       (store XREG!12 #b00000 op_6_instruction.action.tmp_0!2))
     (= op_6_instruction.write.index.1!2 0)
     (= op_6_instruction.write.value.1!2 op_6_instruction.action.tmp_0!2)
     (= op_6_instruction.action.tmp_0!2 #b0000000000000000000000000000000000000000000000000000000000000000)
     (= prev_pc!8 PC!14)
     (=
       XREG!14
       (store XREG!13 op_6_instruction.operation.rd.i!1 op_6_instruction.operation.rd.tmp_1!2))
     (= op_6_instruction.operation.rd.write.index.2!2 op_6_instruction.operation.rd.i!1)
     (= op_6_instruction.operation.rd.write.value.2!2 op_6_instruction.operation.rd.tmp_1!2)
     (= op_6_instruction.operation.rd.tmp_1!2 __tmp_13!1)
     (= op_6_instruction.operation.rd!2 __tmp_13!1)
     (= op_6_instruction.operation.rs1.read.index.0!2 op_6_instruction.operation.rs1.i!1)
     (=
       op_6_instruction.operation.rs1.read.value.0!2
       (select XREG!13 op_6_instruction.operation.rs1.i!1))
     (=
       (select XREG!13 op_6_instruction.operation.rs1.i!1)
       __tmp_14!1)
     (= op_6_instruction.operation.rs1!1 __tmp_14!1)
     (= op_6_instruction.operation.rs2.read.index.0!2 op_6_instruction.operation.rs2.i!1)
     (=
       op_6_instruction.operation.rs2.read.value.0!2
       (select XREG!13 op_6_instruction.operation.rs2.i!1))
     (=
       (select XREG!13 op_6_instruction.operation.rs2.i!1)
       __tmp_15!1)
     (= op_6_instruction.operation.rs2!1 __tmp_15!1)
     (=
       __tmp_13!1
       (bvadd __tmp_14!1 __tmp_15!1))
     (=
       op_6_instruction.action.block_1!1
       (= PC!15 prev_pc!8))
     (or
       (and
         op_6_instruction.action.block_1!1
         (=
           PC!16
           (bvadd PC!15 #b0000000000000000000000000000000000000000000000000000000000000100))
         (= op_6_instruction.address.0!2 PC!16))
       (and
         (not
           (or op_6_instruction.action.block_1!1))))
     (and
       (=
         PC!17
         (ite op_6_instruction.action.block_1!1 PC!16 PC!15)))))
(assert 
   (= op_7_instruction.operation.rd.i!1 #b01010))
(assert 
   (= op_7_instruction.operation.rs1.i!1 #b00000))
(assert 
   (= op_7_instruction.operation.imm!1 #b000000000000))
(assert 
   (and
     (=
       XREG!15
       (store XREG!14 #b00000 op_7_instruction.action.tmp_0!2))
     (= op_7_instruction.write.index.1!2 0)
     (= op_7_instruction.write.value.1!2 op_7_instruction.action.tmp_0!2)
     (= op_7_instruction.action.tmp_0!2 #b0000000000000000000000000000000000000000000000000000000000000000)
     (= prev_pc!9 PC!16)
     (=
       XREG!16
       (store XREG!15 op_7_instruction.operation.rd.i!1 op_7_instruction.operation.rd.tmp_1!2))
     (= op_7_instruction.operation.rd.write.index.2!2 op_7_instruction.operation.rd.i!1)
     (= op_7_instruction.operation.rd.write.value.2!2 op_7_instruction.operation.rd.tmp_1!2)
     (= op_7_instruction.operation.rd.tmp_1!2 __tmp_16!1)
     (= op_7_instruction.operation.rd!2 __tmp_16!1)
     (= op_7_instruction.operation.rs1.read.index.0!2 op_7_instruction.operation.rs1.i!1)
     (=
       op_7_instruction.operation.rs1.read.value.0!2
       (select XREG!15 op_7_instruction.operation.rs1.i!1))
     (=
       (select XREG!15 op_7_instruction.operation.rs1.i!1)
       __tmp_17!1)
     (= op_7_instruction.operation.rs1!1 __tmp_17!1)
     (=
       __tmp_16!1
       (bvadd
         __tmp_17!1
         ((_ sign_extend 52) op_7_instruction.operation.imm!1)))
     (=
       op_7_instruction.action.block_1!1
       (= PC!17 prev_pc!9))
     (or
       (and
         op_7_instruction.action.block_1!1
         (=
           PC!18
           (bvadd PC!17 #b0000000000000000000000000000000000000000000000000000000000000100))
         (= op_7_instruction.address.0!2 PC!18))
       (and
         (not
           (or op_7_instruction.action.block_1!1))))
     (and
       (=
         PC!19
         (ite op_7_instruction.action.block_1!1 PC!18 PC!17)))))
(assert 
   (= op_8_instruction.operation.rd.i!1 #b01101))
(assert 
   (= op_8_instruction.operation.rs1.i!1 #b01111))
(assert 
   (= op_8_instruction.operation.imm!1 #b000000000000))
(assert 
   (and
     (=
       XREG!17
       (store XREG!16 #b00000 op_8_instruction.action.tmp_0!2))
     (= op_8_instruction.write.index.1!2 0)
     (= op_8_instruction.write.value.1!2 op_8_instruction.action.tmp_0!2)
     (= op_8_instruction.action.tmp_0!2 #b0000000000000000000000000000000000000000000000000000000000000000)
     (= prev_pc!10 PC!18)
     (= op_8_instruction.operation.rs1.read.index.0!2 op_8_instruction.operation.rs1.i!1)
     (=
       op_8_instruction.operation.rs1.read.value.0!2
       (select XREG!17 op_8_instruction.operation.rs1.i!1))
     (=
       (select XREG!17 op_8_instruction.operation.rs1.i!1)
       __tmp_18!1)
     (= op_8_instruction.operation.rs1!1 __tmp_18!1)
     (=
       tmp_address!2
       (bvadd
         __tmp_18!1
         ((_ sign_extend 52) op_8_instruction.operation.imm!1)))
     (= op_8_instruction.operation.load_rvi_0.tmp_address_op!1 tmp_address!3)
     (= op_8_instruction.operation.load_rvi_0.rd.i!1 op_8_instruction.operation.rd.i!1)
     (= op_8_instruction.operation.load_rvi_0.rd!1 op_8_instruction.operation.rd!1)
     (= op_8_instruction.operation.load_rvi_0.load_type!1 #b0100)
     (= op_8_instruction.operation.load_rvi_0.sign_type!1 #b1)
     (= op_8_instruction.operation.load_rvi_0.load_global_0.tmp_address_op!1 op_8_instruction.operation.load_rvi_0.tmp_address_op!1)
     (= op_8_instruction.operation.load_rvi_0.load_global_0.load_type!1 op_8_instruction.operation.load_rvi_0.load_type!1)
     (= op_8_instruction.operation.load_rvi_0.load_global_0.sign_type!1 op_8_instruction.operation.load_rvi_0.sign_type!1)
     (=
       mem_index!2
       ((_ extract
         52
         0)
         (bvlshr op_8_instruction.operation.load_rvi_0.load_global_0.tmp_address_op!1 #b0000000000000000000000000000000000000000000000000000000000000011)))
     (=
       op_8_instruction.operation.load_rvi_0.load_global_0.action.block_0!1
       (= op_8_instruction.operation.load_rvi_0.load_global_0.load_type!1 #b0001))
     (=
       op_8_instruction.operation.load_rvi_0.load_global_0.action.block_1!1
       (and
         (not
           (or op_8_instruction.operation.load_rvi_0.load_global_0.action.block_0!1))
         (= op_8_instruction.operation.load_rvi_0.load_global_0.load_type!1 #b0010)))
     (=
       op_8_instruction.operation.load_rvi_0.load_global_0.action.block_2!1
       (and
         (not
           (or op_8_instruction.operation.load_rvi_0.load_global_0.action.block_0!1 op_8_instruction.operation.load_rvi_0.load_global_0.action.block_1!1))
         (= op_8_instruction.operation.load_rvi_0.load_global_0.load_type!1 #b0100)))
     (=
       op_8_instruction.operation.load_rvi_0.load_global_0.action.block_3!1
       (and
         (not
           (or op_8_instruction.operation.load_rvi_0.load_global_0.action.block_0!1 op_8_instruction.operation.load_rvi_0.load_global_0.action.block_1!1 op_8_instruction.operation.load_rvi_0.load_global_0.action.block_2!1))
         (= op_8_instruction.operation.load_rvi_0.load_global_0.load_type!1 #b1000)))
     (or
       (and
         op_8_instruction.operation.load_rvi_0.load_global_0.action.block_0!1
         (=
           tmp_bit_offset!2
           (bvmul
             ((_ zero_extend
               3)
               ((_ extract 2 0) op_8_instruction.operation.load_rvi_0.load_global_0.tmp_address_op!1))
             #b001000))
         (= op_8_instruction.operation.load_rvi_0.load_global_0.read.index.0!2 mem_index!2)
         (=
           op_8_instruction.operation.load_rvi_0.load_global_0.read.value.0!2
           (select MEM!1 mem_index!2))
         (=
           ((_ zero_extend 1) tmp_byte!2)
           ((_ extract
             8
             0)
             (bvlshr
               (select MEM!1 mem_index!2)
               ((_ zero_extend 58) tmp_bit_offset!2))))
         (=
           op_8_instruction.operation.load_rvi_0.load_global_0.action.block_5!1
           (= op_8_instruction.operation.load_rvi_0.load_global_0.sign_type!1 #b0))
         (=
           op_8_instruction.operation.load_rvi_0.load_global_0.action.block_6!1
           (not
             (or op_8_instruction.operation.load_rvi_0.load_global_0.action.block_5!1)))
         (or
           (and
             op_8_instruction.operation.load_rvi_0.load_global_0.action.block_5!1
             (=
               rd_var!2
               ((_ zero_extend 56) tmp_byte!2)))
           (and
             op_8_instruction.operation.load_rvi_0.load_global_0.action.block_6!1
             (=
               rd_var!3
               ((_ sign_extend 56) tmp_byte!2))))
         (and
           (=
             rd_var!4
             (ite
               op_8_instruction.operation.load_rvi_0.load_global_0.action.block_6!1
               rd_var!3
               (ite op_8_instruction.operation.load_rvi_0.load_global_0.action.block_5!1 rd_var!2 rd_var!3)))))
       (and
         op_8_instruction.operation.load_rvi_0.load_global_0.action.block_1!1
         (=
           op_8_instruction.operation.load_rvi_0.load_global_0.action.block_8!1
           (distinct
             ((_ extract 2 0) op_8_instruction.operation.load_rvi_0.load_global_0.tmp_address_op!1)
             #b111))
         (=
           op_8_instruction.operation.load_rvi_0.load_global_0.action.block_9!1
           (not
             (or op_8_instruction.operation.load_rvi_0.load_global_0.action.block_8!1)))
         (or
           (and
             op_8_instruction.operation.load_rvi_0.load_global_0.action.block_8!1
             (=
               tmp_bit_offset!3
               (bvmul
                 ((_ zero_extend
                   3)
                   ((_ extract 2 0) op_8_instruction.operation.load_rvi_0.load_global_0.tmp_address_op!1))
                 #b001000))
             (= op_8_instruction.operation.load_rvi_0.load_global_0.read.index.0!3 mem_index!2)
             (=
               op_8_instruction.operation.load_rvi_0.load_global_0.read.value.0!3
               (select MEM!1 mem_index!2))
             (=
               ((_ zero_extend 1) tmp_half!2)
               ((_ extract
                 16
                 0)
                 (bvlshr
                   (select MEM!1 mem_index!2)
                   ((_ zero_extend 58) tmp_bit_offset!3)))))
           (and
             op_8_instruction.operation.load_rvi_0.load_global_0.action.block_9!1
             (=
               op_8_instruction.operation.load_rvi_0.load_global_0.read.index.0!4
               (bvadd mem_index!2 #b00000000000000000000000000000000000000000000000000001))
             (=
               op_8_instruction.operation.load_rvi_0.load_global_0.read.value.0!4
               (select
                 MEM!1
                 (bvadd mem_index!2 #b00000000000000000000000000000000000000000000000000001)))
             (= op_8_instruction.operation.load_rvi_0.load_global_0.read.index.1!2 mem_index!2)
             (=
               op_8_instruction.operation.load_rvi_0.load_global_0.read.value.1!2
               (select MEM!1 mem_index!2))
             (=
               tmp_half!3
               (concat
                 ((_ extract
                   7
                   0)
                   (select
                     MEM!1
                     (bvadd mem_index!2 #b00000000000000000000000000000000000000000000000000001)))
                 ((_ extract
                   63
                   56)
                   (select MEM!1 mem_index!2))))))
         (and
           (=
             tmp_half!4
             (ite
               op_8_instruction.operation.load_rvi_0.load_global_0.action.block_9!1
               tmp_half!3
               (ite op_8_instruction.operation.load_rvi_0.load_global_0.action.block_8!1 tmp_half!2 tmp_half!3)))
           (=
             tmp_bit_offset!4
             (ite op_8_instruction.operation.load_rvi_0.load_global_0.action.block_8!1 tmp_bit_offset!3 tmp_bit_offset!2))
           (=
             op_8_instruction.operation.load_rvi_0.load_global_0.read.value.0!5
             (ite
               op_8_instruction.operation.load_rvi_0.load_global_0.action.block_9!1
               op_8_instruction.operation.load_rvi_0.load_global_0.read.value.0!4
               (ite op_8_instruction.operation.load_rvi_0.load_global_0.action.block_8!1 op_8_instruction.operation.load_rvi_0.load_global_0.read.value.0!3 op_8_instruction.operation.load_rvi_0.load_global_0.read.value.0!2)))
           (=
             op_8_instruction.operation.load_rvi_0.load_global_0.read.index.0!5
             (ite
               op_8_instruction.operation.load_rvi_0.load_global_0.action.block_9!1
               op_8_instruction.operation.load_rvi_0.load_global_0.read.index.0!4
               (ite op_8_instruction.operation.load_rvi_0.load_global_0.action.block_8!1 op_8_instruction.operation.load_rvi_0.load_global_0.read.index.0!3 op_8_instruction.operation.load_rvi_0.load_global_0.read.index.0!2))))
         (=
           op_8_instruction.operation.load_rvi_0.load_global_0.action.block_11!1
           (= op_8_instruction.operation.load_rvi_0.load_global_0.sign_type!1 #b0))
         (=
           op_8_instruction.operation.load_rvi_0.load_global_0.action.block_12!1
           (not
             (or op_8_instruction.operation.load_rvi_0.load_global_0.action.block_11!1)))
         (or
           (and
             op_8_instruction.operation.load_rvi_0.load_global_0.action.block_11!1
             (=
               rd_var!5
               ((_ zero_extend 48) tmp_half!4)))
           (and
             op_8_instruction.operation.load_rvi_0.load_global_0.action.block_12!1
             (=
               rd_var!6
               ((_ sign_extend 48) tmp_half!4))))
         (and
           (=
             rd_var!7
             (ite
               op_8_instruction.operation.load_rvi_0.load_global_0.action.block_12!1
               rd_var!6
               (ite op_8_instruction.operation.load_rvi_0.load_global_0.action.block_11!1 rd_var!5 rd_var!4)))))
       (and
         op_8_instruction.operation.load_rvi_0.load_global_0.action.block_2!1
         (=
           tmp_bit_offset!5
           (bvmul
             ((_ zero_extend
               3)
               ((_ extract 2 0) op_8_instruction.operation.load_rvi_0.load_global_0.tmp_address_op!1))
             #b001000))
         (=
           op_8_instruction.operation.load_rvi_0.load_global_0.action.block_15!1
           (bvult
             ((_ extract 2 0) op_8_instruction.operation.load_rvi_0.load_global_0.tmp_address_op!1)
             #b101))
         (=
           op_8_instruction.operation.load_rvi_0.load_global_0.action.block_16!1
           (not
             (or op_8_instruction.operation.load_rvi_0.load_global_0.action.block_15!1)))
         (or
           (and
             op_8_instruction.operation.load_rvi_0.load_global_0.action.block_15!1
             (= op_8_instruction.operation.load_rvi_0.load_global_0.read.index.0!6 mem_index!2)
             (=
               op_8_instruction.operation.load_rvi_0.load_global_0.read.value.0!6
               (select MEM!1 mem_index!2))
             (=
               ((_ zero_extend 1) tmp_word!2)
               ((_ extract
                 32
                 0)
                 (bvlshr
                   (select MEM!1 mem_index!2)
                   ((_ zero_extend 58) tmp_bit_offset!5)))))
           (and
             op_8_instruction.operation.load_rvi_0.load_global_0.action.block_16!1
             (=
               op_8_instruction.operation.load_rvi_0.load_global_0.read.index.0!7
               (bvadd mem_index!2 #b00000000000000000000000000000000000000000000000000001))
             (=
               op_8_instruction.operation.load_rvi_0.load_global_0.read.value.0!7
               (select
                 MEM!1
                 (bvadd mem_index!2 #b00000000000000000000000000000000000000000000000000001)))
             (=
               tmp_dword1!2
               (select
                 MEM!1
                 (bvadd mem_index!2 #b00000000000000000000000000000000000000000000000000001)))
             (= op_8_instruction.operation.load_rvi_0.load_global_0.read.index.1!3 mem_index!2)
             (=
               op_8_instruction.operation.load_rvi_0.load_global_0.read.value.1!3
               (select MEM!1 mem_index!2))
             (=
               tmp_dword2!2
               (select MEM!1 mem_index!2))
             (=
               op_8_instruction.operation.load_rvi_0.load_global_0.action.block_18!1
               (=
                 ((_ extract 1 0) op_8_instruction.operation.load_rvi_0.load_global_0.tmp_address_op!1)
                 #b01))
             (=
               op_8_instruction.operation.load_rvi_0.load_global_0.action.block_19!1
               (and
                 (not
                   (or op_8_instruction.operation.load_rvi_0.load_global_0.action.block_18!1))
                 (=
                   ((_ extract 1 0) op_8_instruction.operation.load_rvi_0.load_global_0.tmp_address_op!1)
                   #b10)))
             (=
               op_8_instruction.operation.load_rvi_0.load_global_0.action.block_20!1
               (not
                 (or op_8_instruction.operation.load_rvi_0.load_global_0.action.block_18!1 op_8_instruction.operation.load_rvi_0.load_global_0.action.block_19!1)))
             (or
               (and
                 op_8_instruction.operation.load_rvi_0.load_global_0.action.block_18!1
                 (=
                   tmp_word!3
                   (concat
                     ((_ extract 7 0) tmp_dword1!2)
                     ((_ extract 63 40) tmp_dword2!2))))
               (and
                 op_8_instruction.operation.load_rvi_0.load_global_0.action.block_19!1
                 (=
                   tmp_word!4
                   (concat
                     ((_ extract 15 0) tmp_dword1!2)
                     ((_ extract 63 48) tmp_dword2!2))))
               (and
                 op_8_instruction.operation.load_rvi_0.load_global_0.action.block_20!1
                 (=
                   tmp_word!5
                   (concat
                     ((_ extract 23 0) tmp_dword1!2)
                     ((_ extract 63 56) tmp_dword2!2)))))
             (and
               (=
                 tmp_word!6
                 (ite
                   op_8_instruction.operation.load_rvi_0.load_global_0.action.block_20!1
                   tmp_word!5
                   (ite
                     op_8_instruction.operation.load_rvi_0.load_global_0.action.block_19!1
                     tmp_word!4
                     (ite op_8_instruction.operation.load_rvi_0.load_global_0.action.block_18!1 tmp_word!3 tmp_word!2)))))))
         (and
           (=
             tmp_word!7
             (ite
               op_8_instruction.operation.load_rvi_0.load_global_0.action.block_16!1
               tmp_word!6
               (ite op_8_instruction.operation.load_rvi_0.load_global_0.action.block_15!1 tmp_word!2 tmp_word!6)))
           (=
             op_8_instruction.operation.load_rvi_0.load_global_0.read.value.0!8
             (ite op_8_instruction.operation.load_rvi_0.load_global_0.action.block_15!1 op_8_instruction.operation.load_rvi_0.load_global_0.read.value.0!6 op_8_instruction.operation.load_rvi_0.load_global_0.read.value.0!5))
           (=
             op_8_instruction.operation.load_rvi_0.load_global_0.read.index.0!8
             (ite op_8_instruction.operation.load_rvi_0.load_global_0.action.block_15!1 op_8_instruction.operation.load_rvi_0.load_global_0.read.index.0!6 op_8_instruction.operation.load_rvi_0.load_global_0.read.index.0!5)))
         (=
           op_8_instruction.operation.load_rvi_0.load_global_0.action.block_22!1
           (= op_8_instruction.operation.load_rvi_0.load_global_0.sign_type!1 #b0))
         (=
           op_8_instruction.operation.load_rvi_0.load_global_0.action.block_23!1
           (not
             (or op_8_instruction.operation.load_rvi_0.load_global_0.action.block_22!1)))
         (or
           (and
             op_8_instruction.operation.load_rvi_0.load_global_0.action.block_22!1
             (=
               rd_var!8
               ((_ zero_extend 32) tmp_word!7)))
           (and
             op_8_instruction.operation.load_rvi_0.load_global_0.action.block_23!1
             (=
               rd_var!9
               ((_ sign_extend 32) tmp_word!7))))
         (and
           (=
             rd_var!10
             (ite
               op_8_instruction.operation.load_rvi_0.load_global_0.action.block_23!1
               rd_var!9
               (ite op_8_instruction.operation.load_rvi_0.load_global_0.action.block_22!1 rd_var!8 rd_var!7)))))
       (and
         op_8_instruction.operation.load_rvi_0.load_global_0.action.block_3!1
         (=
           op_8_instruction.operation.load_rvi_0.load_global_0.action.block_26!1
           (=
             ((_ extract 2 0) op_8_instruction.operation.load_rvi_0.load_global_0.tmp_address_op!1)
             #b000))
         (=
           op_8_instruction.operation.load_rvi_0.load_global_0.action.block_27!1
           (not
             (or op_8_instruction.operation.load_rvi_0.load_global_0.action.block_26!1)))
         (or
           (and
             op_8_instruction.operation.load_rvi_0.load_global_0.action.block_26!1
             (= op_8_instruction.operation.load_rvi_0.load_global_0.read.index.0!9 mem_index!2)
             (=
               op_8_instruction.operation.load_rvi_0.load_global_0.read.value.0!9
               (select MEM!1 mem_index!2))
             (=
               tmp_dword!2
               (select MEM!1 mem_index!2)))
           (and
             op_8_instruction.operation.load_rvi_0.load_global_0.action.block_27!1
             (=
               op_8_instruction.operation.load_rvi_0.load_global_0.read.index.0!10
               (bvadd mem_index!2 #b00000000000000000000000000000000000000000000000000001))
             (=
               op_8_instruction.operation.load_rvi_0.load_global_0.read.value.0!10
               (select
                 MEM!1
                 (bvadd mem_index!2 #b00000000000000000000000000000000000000000000000000001)))
             (=
               tmp_dword1!3
               (select
                 MEM!1
                 (bvadd mem_index!2 #b00000000000000000000000000000000000000000000000000001)))
             (= op_8_instruction.operation.load_rvi_0.load_global_0.read.index.1!4 mem_index!2)
             (=
               op_8_instruction.operation.load_rvi_0.load_global_0.read.value.1!4
               (select MEM!1 mem_index!2))
             (=
               tmp_dword2!3
               (select MEM!1 mem_index!2))
             (=
               op_8_instruction.operation.load_rvi_0.load_global_0.action.block_29!1
               (=
                 ((_ extract 2 0) op_8_instruction.operation.load_rvi_0.load_global_0.tmp_address_op!1)
                 #b001))
             (=
               op_8_instruction.operation.load_rvi_0.load_global_0.action.block_30!1
               (and
                 (not
                   (or op_8_instruction.operation.load_rvi_0.load_global_0.action.block_29!1))
                 (=
                   ((_ extract 2 0) op_8_instruction.operation.load_rvi_0.load_global_0.tmp_address_op!1)
                   #b010)))
             (=
               op_8_instruction.operation.load_rvi_0.load_global_0.action.block_31!1
               (and
                 (not
                   (or op_8_instruction.operation.load_rvi_0.load_global_0.action.block_29!1 op_8_instruction.operation.load_rvi_0.load_global_0.action.block_30!1))
                 (=
                   ((_ extract 2 0) op_8_instruction.operation.load_rvi_0.load_global_0.tmp_address_op!1)
                   #b011)))
             (=
               op_8_instruction.operation.load_rvi_0.load_global_0.action.block_32!1
               (and
                 (not
                   (or op_8_instruction.operation.load_rvi_0.load_global_0.action.block_29!1 op_8_instruction.operation.load_rvi_0.load_global_0.action.block_30!1 op_8_instruction.operation.load_rvi_0.load_global_0.action.block_31!1))
                 (=
                   ((_ extract 2 0) op_8_instruction.operation.load_rvi_0.load_global_0.tmp_address_op!1)
                   #b100)))
             (=
               op_8_instruction.operation.load_rvi_0.load_global_0.action.block_33!1
               (and
                 (not
                   (or op_8_instruction.operation.load_rvi_0.load_global_0.action.block_29!1 op_8_instruction.operation.load_rvi_0.load_global_0.action.block_30!1 op_8_instruction.operation.load_rvi_0.load_global_0.action.block_31!1 op_8_instruction.operation.load_rvi_0.load_global_0.action.block_32!1))
                 (=
                   ((_ extract 2 0) op_8_instruction.operation.load_rvi_0.load_global_0.tmp_address_op!1)
                   #b101)))
             (=
               op_8_instruction.operation.load_rvi_0.load_global_0.action.block_34!1
               (and
                 (not
                   (or op_8_instruction.operation.load_rvi_0.load_global_0.action.block_29!1 op_8_instruction.operation.load_rvi_0.load_global_0.action.block_30!1 op_8_instruction.operation.load_rvi_0.load_global_0.action.block_31!1 op_8_instruction.operation.load_rvi_0.load_global_0.action.block_32!1 op_8_instruction.operation.load_rvi_0.load_global_0.action.block_33!1))
                 (=
                   ((_ extract 2 0) op_8_instruction.operation.load_rvi_0.load_global_0.tmp_address_op!1)
                   #b110)))
             (=
               op_8_instruction.operation.load_rvi_0.load_global_0.action.block_35!1
               (not
                 (or op_8_instruction.operation.load_rvi_0.load_global_0.action.block_29!1 op_8_instruction.operation.load_rvi_0.load_global_0.action.block_30!1 op_8_instruction.operation.load_rvi_0.load_global_0.action.block_31!1 op_8_instruction.operation.load_rvi_0.load_global_0.action.block_32!1 op_8_instruction.operation.load_rvi_0.load_global_0.action.block_33!1 op_8_instruction.operation.load_rvi_0.load_global_0.action.block_34!1)))
             (or
               (and
                 op_8_instruction.operation.load_rvi_0.load_global_0.action.block_29!1
                 (=
                   tmp_dword!3
                   (concat
                     ((_ extract 7 0) tmp_dword1!3)
                     ((_ extract 63 8) tmp_dword2!3))))
               (and
                 op_8_instruction.operation.load_rvi_0.load_global_0.action.block_30!1
                 (=
                   tmp_dword!4
                   (concat
                     ((_ extract 15 0) tmp_dword1!3)
                     ((_ extract 63 16) tmp_dword2!3))))
               (and
                 op_8_instruction.operation.load_rvi_0.load_global_0.action.block_31!1
                 (=
                   tmp_dword!5
                   (concat
                     ((_ extract 23 0) tmp_dword1!3)
                     ((_ extract 63 24) tmp_dword2!3))))
               (and
                 op_8_instruction.operation.load_rvi_0.load_global_0.action.block_32!1
                 (=
                   tmp_dword!6
                   (concat
                     ((_ extract 31 0) tmp_dword1!3)
                     ((_ extract 63 32) tmp_dword2!3))))
               (and
                 op_8_instruction.operation.load_rvi_0.load_global_0.action.block_33!1
                 (=
                   tmp_dword!7
                   (concat
                     ((_ extract 39 0) tmp_dword1!3)
                     ((_ extract 63 40) tmp_dword2!3))))
               (and
                 op_8_instruction.operation.load_rvi_0.load_global_0.action.block_34!1
                 (=
                   tmp_dword!8
                   (concat
                     ((_ extract 47 0) tmp_dword1!3)
                     ((_ extract 63 48) tmp_dword2!3))))
               (and
                 op_8_instruction.operation.load_rvi_0.load_global_0.action.block_35!1
                 (=
                   tmp_dword!9
                   (concat
                     ((_ extract 55 0) tmp_dword1!3)
                     ((_ extract 63 56) tmp_dword2!3)))))
             (and
               (=
                 tmp_dword!10
                 (ite
                   op_8_instruction.operation.load_rvi_0.load_global_0.action.block_35!1
                   tmp_dword!9
                   (ite
                     op_8_instruction.operation.load_rvi_0.load_global_0.action.block_34!1
                     tmp_dword!8
                     (ite
                       op_8_instruction.operation.load_rvi_0.load_global_0.action.block_33!1
                       tmp_dword!7
                       (ite
                         op_8_instruction.operation.load_rvi_0.load_global_0.action.block_32!1
                         tmp_dword!6
                         (ite
                           op_8_instruction.operation.load_rvi_0.load_global_0.action.block_31!1
                           tmp_dword!5
                           (ite
                             op_8_instruction.operation.load_rvi_0.load_global_0.action.block_30!1
                             tmp_dword!4
                             (ite op_8_instruction.operation.load_rvi_0.load_global_0.action.block_29!1 tmp_dword!3 tmp_dword!2)))))))))))
         (and
           (=
             op_8_instruction.operation.load_rvi_0.load_global_0.read.value.0!11
             (ite op_8_instruction.operation.load_rvi_0.load_global_0.action.block_26!1 op_8_instruction.operation.load_rvi_0.load_global_0.read.value.0!9 op_8_instruction.operation.load_rvi_0.load_global_0.read.value.0!8))
           (=
             tmp_dword!11
             (ite
               op_8_instruction.operation.load_rvi_0.load_global_0.action.block_27!1
               tmp_dword!10
               (ite op_8_instruction.operation.load_rvi_0.load_global_0.action.block_26!1 tmp_dword!2 tmp_dword!10)))
           (=
             op_8_instruction.operation.load_rvi_0.load_global_0.read.index.0!11
             (ite op_8_instruction.operation.load_rvi_0.load_global_0.action.block_26!1 op_8_instruction.operation.load_rvi_0.load_global_0.read.index.0!9 op_8_instruction.operation.load_rvi_0.load_global_0.read.index.0!8)))
         (= rd_var!11 tmp_dword!1))
       (and
         (not
           (or op_8_instruction.operation.load_rvi_0.load_global_0.action.block_0!1 op_8_instruction.operation.load_rvi_0.load_global_0.action.block_1!1 op_8_instruction.operation.load_rvi_0.load_global_0.action.block_2!1 op_8_instruction.operation.load_rvi_0.load_global_0.action.block_3!1))))
     (and
       (=
         rd_var!12
         (ite
           op_8_instruction.operation.load_rvi_0.load_global_0.action.block_3!1
           rd_var!11
           (ite
             op_8_instruction.operation.load_rvi_0.load_global_0.action.block_2!1
             rd_var!10
             (ite
               op_8_instruction.operation.load_rvi_0.load_global_0.action.block_1!1
               rd_var!7
               (ite op_8_instruction.operation.load_rvi_0.load_global_0.action.block_0!1 rd_var!4 rd_var!11))))))
     (=
       XREG!18
       (store XREG!17 op_8_instruction.operation.load_rvi_0.rd.i!1 op_8_instruction.operation.load_rvi_0.rd.tmp_1!2))
     (= op_8_instruction.operation.load_rvi_0.rd.write.index.2!2 op_8_instruction.operation.load_rvi_0.rd.i!1)
     (= op_8_instruction.operation.load_rvi_0.rd.write.value.2!2 op_8_instruction.operation.load_rvi_0.rd.tmp_1!2)
     (= op_8_instruction.operation.load_rvi_0.rd.tmp_1!2 __tmp_19!1)
     (= op_8_instruction.operation.load_rvi_0.rd!2 __tmp_19!1)
     (= __tmp_19!1 rd_var!12)
     (=
       op_8_instruction.action.block_1!1
       (= PC!19 prev_pc!10))
     (or
       (and
         op_8_instruction.action.block_1!1
         (=
           PC!20
           (bvadd PC!19 #b0000000000000000000000000000000000000000000000000000000000000100))
         (= op_8_instruction.address.0!2 PC!20))
       (and
         (not
           (or op_8_instruction.action.block_1!1))))
     (and
       (=
         PC!21
         (ite op_8_instruction.action.block_1!1 PC!20 PC!19)))))
(assert 
   (= op_9_instruction.operation.rd.i!1 #b01111))
(assert 
   (= op_9_instruction.operation.rs1.i!1 #b01111))
(assert 
   (= op_9_instruction.operation.imm!1 #b000000000100))
(assert 
   (and
     (=
       XREG!19
       (store XREG!18 #b00000 op_9_instruction.action.tmp_0!2))
     (= op_9_instruction.write.index.1!2 0)
     (= op_9_instruction.write.value.1!2 op_9_instruction.action.tmp_0!2)
     (= op_9_instruction.action.tmp_0!2 #b0000000000000000000000000000000000000000000000000000000000000000)
     (= prev_pc!11 PC!20)
     (=
       XREG!20
       (store XREG!19 op_9_instruction.operation.rd.i!1 op_9_instruction.operation.rd.tmp_1!2))
     (= op_9_instruction.operation.rd.write.index.2!2 op_9_instruction.operation.rd.i!1)
     (= op_9_instruction.operation.rd.write.value.2!2 op_9_instruction.operation.rd.tmp_1!2)
     (= op_9_instruction.operation.rd.tmp_1!2 __tmp_20!1)
     (= op_9_instruction.operation.rd!2 __tmp_20!1)
     (= op_9_instruction.operation.rs1.read.index.0!2 op_9_instruction.operation.rs1.i!1)
     (=
       op_9_instruction.operation.rs1.read.value.0!2
       (select XREG!19 op_9_instruction.operation.rs1.i!1))
     (=
       (select XREG!19 op_9_instruction.operation.rs1.i!1)
       __tmp_21!1)
     (= op_9_instruction.operation.rs1!1 __tmp_21!1)
     (=
       __tmp_20!1
       (bvadd
         __tmp_21!1
         ((_ sign_extend 52) op_9_instruction.operation.imm!1)))
     (=
       op_9_instruction.action.block_1!1
       (= PC!21 prev_pc!11))
     (or
       (and
         op_9_instruction.action.block_1!1
         (=
           PC!22
           (bvadd PC!21 #b0000000000000000000000000000000000000000000000000000000000000100))
         (= op_9_instruction.address.0!2 PC!22))
       (and
         (not
           (or op_9_instruction.action.block_1!1))))
     (and
       (=
         PC!23
         (ite op_9_instruction.action.block_1!1 PC!22 PC!21)))))
(assert 
   (= op_10_instruction.operation.rd.i!1 #b01010))
(assert 
   (= op_10_instruction.operation.rs1.i!1 #b01101))
(assert 
   (= op_10_instruction.operation.rs2.i!1 #b01010))
(assert 
   (and
     (=
       XREG!21
       (store XREG!20 #b00000 op_10_instruction.action.tmp_0!2))
     (= op_10_instruction.write.index.1!2 0)
     (= op_10_instruction.write.value.1!2 op_10_instruction.action.tmp_0!2)
     (= op_10_instruction.action.tmp_0!2 #b0000000000000000000000000000000000000000000000000000000000000000)
     (= prev_pc!12 PC!22)
     (=
       XREG!22
       (store XREG!21 op_10_instruction.operation.rd.i!1 op_10_instruction.operation.rd.tmp_1!2))
     (= op_10_instruction.operation.rd.write.index.2!2 op_10_instruction.operation.rd.i!1)
     (= op_10_instruction.operation.rd.write.value.2!2 op_10_instruction.operation.rd.tmp_1!2)
     (= op_10_instruction.operation.rd.tmp_1!2 __tmp_22!1)
     (= op_10_instruction.operation.rd!2 __tmp_22!1)
     (= op_10_instruction.operation.rs1.read.index.0!2 op_10_instruction.operation.rs1.i!1)
     (=
       op_10_instruction.operation.rs1.read.value.0!2
       (select XREG!21 op_10_instruction.operation.rs1.i!1))
     (=
       (select XREG!21 op_10_instruction.operation.rs1.i!1)
       __tmp_23!1)
     (= op_10_instruction.operation.rs1!1 __tmp_23!1)
     (= op_10_instruction.operation.rs2.read.index.0!2 op_10_instruction.operation.rs2.i!1)
     (=
       op_10_instruction.operation.rs2.read.value.0!2
       (select XREG!21 op_10_instruction.operation.rs2.i!1))
     (=
       (select XREG!21 op_10_instruction.operation.rs2.i!1)
       __tmp_24!1)
     (= op_10_instruction.operation.rs2!1 __tmp_24!1)
     (=
       __tmp_22!1
       ((_ sign_extend
         32)
         (bvadd
           ((_ extract 31 0) __tmp_23!1)
           ((_ extract 31 0) __tmp_24!1))))
     (=
       op_10_instruction.action.block_1!1
       (= PC!23 prev_pc!12))
     (or
       (and
         op_10_instruction.action.block_1!1
         (=
           PC!24
           (bvadd PC!23 #b0000000000000000000000000000000000000000000000000000000000000100))
         (= op_10_instruction.address.0!2 PC!24))
       (and
         (not
           (or op_10_instruction.action.block_1!1))))
     (and
       (=
         PC!25
         (ite op_10_instruction.action.block_1!1 PC!24 PC!23)))))
(assert 
   (= op_11_instruction.operation.rs1.i!1 #b01110))
(assert 
   (= op_11_instruction.operation.rs2.i!1 #b01111))
(assert 
   (= op_11_instruction.operation.imm.imm!1 #b111111111010))
(assert 
   (and
     (=
       XREG!23
       (store XREG!22 #b00000 op_11_instruction.action.tmp_0!2))
     (= op_11_instruction.write.index.1!2 0)
     (= op_11_instruction.write.value.1!2 op_11_instruction.action.tmp_0!2)
     (= op_11_instruction.action.tmp_0!2 #b0000000000000000000000000000000000000000000000000000000000000000)
     (= prev_pc!13 PC!24)
     (= op_11_instruction.operation.rs1.read.index.0!2 op_11_instruction.operation.rs1.i!1)
     (=
       op_11_instruction.operation.rs1.read.value.0!2
       (select XREG!23 op_11_instruction.operation.rs1.i!1))
     (=
       (select XREG!23 op_11_instruction.operation.rs1.i!1)
       __tmp_25!1)
     (= op_11_instruction.operation.rs1!1 __tmp_25!1)
     (= op_11_instruction.operation.rs2.read.index.0!2 op_11_instruction.operation.rs2.i!1)
     (=
       op_11_instruction.operation.rs2.read.value.0!2
       (select XREG!23 op_11_instruction.operation.rs2.i!1))
     (=
       (select XREG!23 op_11_instruction.operation.rs2.i!1)
       __tmp_26!1)
     (= op_11_instruction.operation.rs2!1 __tmp_26!1)
     (=
       op_11_instruction.operation.action.block_0!1
       (distinct __tmp_25!1 __tmp_26!1))
     (or
       (and
         op_11_instruction.operation.action.block_0!1
         (= op_11_instruction.operation.imm.imm!1 __tmp_27!1)
         (= op_11_instruction.operation.imm!1 __tmp_27!1)
         (=
           PC!26
           (bvadd
             PC!25
             (bvshl
               ((_ sign_extend 52) __tmp_27!1)
               #b0000000000000000000000000000000000000000000000000000000000000001)))
         (= op_11_instruction.operation.address.0!2 PC!26))
       (and
         (not
           (or op_11_instruction.operation.action.block_0!1))))
     (and
       (=
         PC!27
         (ite op_11_instruction.operation.action.block_0!1 PC!26 PC!25)))
     (=
       op_11_instruction.action.block_1!1
       (= PC!27 prev_pc!13))
     (or
       (and
         op_11_instruction.action.block_1!1
         (=
           PC!28
           (bvadd PC!27 #b0000000000000000000000000000000000000000000000000000000000000100))
         (= op_11_instruction.address.0!2 PC!28))
       (and
         (not
           (or op_11_instruction.action.block_1!1))))
     (and
       (=
         PC!29
         (ite op_11_instruction.action.block_1!1 PC!28 PC!27)))))
(assert 
   (= op_12_instruction.operation.rd.i!1 #b00000))
(assert 
   (= op_12_instruction.operation.rs1.i!1 #b00001))
(assert 
   (= op_12_instruction.operation.imm!1 #b000000000000))
(assert 
   (and
     (=
       XREG!24
       (store XREG!23 #b00000 op_12_instruction.action.tmp_0!2))
     (= op_12_instruction.write.index.1!2 0)
     (= op_12_instruction.write.value.1!2 op_12_instruction.action.tmp_0!2)
     (= op_12_instruction.action.tmp_0!2 #b0000000000000000000000000000000000000000000000000000000000000000)
     (= prev_pc!14 PC!28)
     (=
       XREG!25
       (store XREG!24 op_12_instruction.operation.rd.i!1 op_12_instruction.operation.rd.tmp_1!2))
     (= op_12_instruction.operation.rd.write.index.2!2 op_12_instruction.operation.rd.i!1)
     (= op_12_instruction.operation.rd.write.value.2!2 op_12_instruction.operation.rd.tmp_1!2)
     (= op_12_instruction.operation.rd.tmp_1!2 __tmp_28!1)
     (= op_12_instruction.operation.rd!2 __tmp_28!1)
     (= op_12_instruction.operation.rs1.read.index.0!2 op_12_instruction.operation.rs1.i!1)
     (=
       op_12_instruction.operation.rs1.read.value.0!2
       (select XREG!24 op_12_instruction.operation.rs1.i!1))
     (=
       (select XREG!24 op_12_instruction.operation.rs1.i!1)
       __tmp_29!1)
     (= op_12_instruction.operation.rs1!1 __tmp_29!1)
     (=
       __tmp_28!1
       (bvadd PC!29 #b0000000000000000000000000000000000000000000000000000000000000100))
     (=
       PC!30
       (bvadd
         __tmp_29!1
         (bvshl
           (bvlshr
             ((_ sign_extend 52) op_12_instruction.operation.imm!1)
             #b0000000000000000000000000000000000000000000000000000000000000001)
           #b0000000000000000000000000000000000000000000000000000000000000001)))
     (= op_12_instruction.operation.address.0!2 PC!30)
     (=
       op_12_instruction.action.block_1!1
       (= PC!30 prev_pc!14))
     (or
       (and
         op_12_instruction.action.block_1!1
         (=
           PC!31
           (bvadd PC!30 #b0000000000000000000000000000000000000000000000000000000000000100))
         (= op_12_instruction.address.0!2 PC!31))
       (and
         (not
           (or op_12_instruction.action.block_1!1))))
     (and
       (=
         PC!32
         (ite op_12_instruction.action.block_1!1 PC!31 PC!30)))))
(assert 
   (= op_13_instruction.operation.rd.i!1 #b01010))
(assert 
   (= op_13_instruction.operation.rs1.i!1 #b00000))
(assert 
   (= op_13_instruction.operation.imm!1 #b000000000000))
(assert 
   (and
     (=
       XREG!26
       (store XREG!25 #b00000 op_13_instruction.action.tmp_0!2))
     (= op_13_instruction.write.index.1!2 0)
     (= op_13_instruction.write.value.1!2 op_13_instruction.action.tmp_0!2)
     (= op_13_instruction.action.tmp_0!2 #b0000000000000000000000000000000000000000000000000000000000000000)
     (= prev_pc!15 PC!31)
     (=
       XREG!27
       (store XREG!26 op_13_instruction.operation.rd.i!1 op_13_instruction.operation.rd.tmp_1!2))
     (= op_13_instruction.operation.rd.write.index.2!2 op_13_instruction.operation.rd.i!1)
     (= op_13_instruction.operation.rd.write.value.2!2 op_13_instruction.operation.rd.tmp_1!2)
     (= op_13_instruction.operation.rd.tmp_1!2 __tmp_30!1)
     (= op_13_instruction.operation.rd!2 __tmp_30!1)
     (= op_13_instruction.operation.rs1.read.index.0!2 op_13_instruction.operation.rs1.i!1)
     (=
       op_13_instruction.operation.rs1.read.value.0!2
       (select XREG!26 op_13_instruction.operation.rs1.i!1))
     (=
       (select XREG!26 op_13_instruction.operation.rs1.i!1)
       __tmp_31!1)
     (= op_13_instruction.operation.rs1!1 __tmp_31!1)
     (=
       __tmp_30!1
       (bvadd
         __tmp_31!1
         ((_ sign_extend 52) op_13_instruction.operation.imm!1)))
     (=
       op_13_instruction.action.block_1!1
       (= PC!32 prev_pc!15))
     (or
       (and
         op_13_instruction.action.block_1!1
         (=
           PC!33
           (bvadd PC!32 #b0000000000000000000000000000000000000000000000000000000000000100))
         (= op_13_instruction.address.0!2 PC!33))
       (and
         (not
           (or op_13_instruction.action.block_1!1))))
     (and
       (=
         PC!34
         (ite op_13_instruction.action.block_1!1 PC!33 PC!32)))))
(assert 
   (= op_14_instruction.operation.rd.i!1 #b00000))
(assert 
   (= op_14_instruction.operation.rs1.i!1 #b00001))
(assert 
   (= op_14_instruction.operation.imm!1 #b000000000000))
(assert 
   (and
     (=
       XREG!28
       (store XREG!27 #b00000 op_14_instruction.action.tmp_0!2))
     (= op_14_instruction.write.index.1!2 0)
     (= op_14_instruction.write.value.1!2 op_14_instruction.action.tmp_0!2)
     (= op_14_instruction.action.tmp_0!2 #b0000000000000000000000000000000000000000000000000000000000000000)
     (= prev_pc!16 PC!33)
     (=
       XREG!29
       (store XREG!28 op_14_instruction.operation.rd.i!1 op_14_instruction.operation.rd.tmp_1!2))
     (= op_14_instruction.operation.rd.write.index.2!2 op_14_instruction.operation.rd.i!1)
     (= op_14_instruction.operation.rd.write.value.2!2 op_14_instruction.operation.rd.tmp_1!2)
     (= op_14_instruction.operation.rd.tmp_1!2 __tmp_32!1)
     (= op_14_instruction.operation.rd!2 __tmp_32!1)
     (= op_14_instruction.operation.rs1.read.index.0!2 op_14_instruction.operation.rs1.i!1)
     (=
       op_14_instruction.operation.rs1.read.value.0!2
       (select XREG!28 op_14_instruction.operation.rs1.i!1))
     (=
       (select XREG!28 op_14_instruction.operation.rs1.i!1)
       __tmp_33!1)
     (= op_14_instruction.operation.rs1!1 __tmp_33!1)
     (=
       __tmp_32!1
       (bvadd PC!34 #b0000000000000000000000000000000000000000000000000000000000000100))
     (=
       PC!35
       (bvadd
         __tmp_33!1
         (bvshl
           (bvlshr
             ((_ sign_extend 52) op_14_instruction.operation.imm!1)
             #b0000000000000000000000000000000000000000000000000000000000000001)
           #b0000000000000000000000000000000000000000000000000000000000000001)))
     (= op_14_instruction.operation.address.0!2 PC!35)
     (=
       op_14_instruction.action.block_1!1
       (= PC!35 prev_pc!16))
     (or
       (and
         op_14_instruction.action.block_1!1
         (=
           PC!36
           (bvadd PC!35 #b0000000000000000000000000000000000000000000000000000000000000100))
         (= op_14_instruction.address.0!2 PC!36))
       (and
         (not
           (or op_14_instruction.action.block_1!1))))
     (and
       (=
         PC!37
         (ite op_14_instruction.action.block_1!1 PC!36 PC!35)))))
(check-sat)
(get-value (
  op_1_instruction.action.block_1!1
  op_4_instruction.operation.rs1!1
  op_12_instruction.operation.rd.tmp_1!2
  op_8_instruction.operation.load_rvi_0.load_global_0.action.block_3!1
  op_9_instruction.operation.rs1.read.index.0!2
  op_8_instruction.operation.load_rvi_0.load_global_0.action.block_30!1
  op_3_instruction.operation.rd.i!1
  op_6_instruction.operation.rd.write.index.2!2
  op_4_instruction.operation.imm!1
  op_0_instruction.write.value.1!2
  tmp_dword1!3
  tmp_dword1!2
  op_13_instruction.operation.rd.write.value.2!2
  op_2_instruction.operation.rs1.read.index.0!2
  op_12_instruction.address.0!2
  op_3_instruction.action.tmp_0!2
  op_13_instruction.operation.rs1.read.index.0!2
  __tmp_31!1
  op_2_instruction.address.0!2
  op_4_instruction.operation.rd.tmp_1!2
  op_5_instruction.write.value.1!2
  op_13_instruction.operation.imm!1
  op_11_instruction.operation.action.block_0!1
  op_9_instruction.operation.rd.write.value.2!2
  op_7_instruction.address.0!2
  op_13_instruction.operation.rs1!1
  op_0_instruction.action.tmp_0!2
  op_7_instruction.operation.rd.i!1
  op_9_instruction.operation.rd!2
  op_0_instruction.operation.action.block_0!1
  op_8_instruction.operation.load_rvi_0.load_global_0.action.block_2!1
  op_8_instruction.operation.load_rvi_0.load_global_0.tmp_address_op!1
  op_2_instruction.operation.rd.write.value.2!2
  op_9_instruction.operation.imm!1
  op_13_instruction.operation.rd!2
  op_9_instruction.operation.rs1!1
  op_10_instruction.operation.rd.write.index.2!2
  __tmp_30!1
  op_9_instruction.operation.rs1.i!1
  op_3_instruction.operation.rs1.i!1
  op_6_instruction.write.index.1!2
  op_12_instruction.operation.rd.write.index.2!2
  XREG!3
  XREG!4
  XREG!1
  XREG!2
  op_2_instruction.operation.rs1.i!1
  tmp_bit_offset!2
  tmp_bit_offset!3
  op_4_instruction.operation.rd.write.index.2!2
  tmp_address!2
  tmp_address!3
  op_8_instruction.operation.load_rvi_0.load_global_0.action.block_32!1
  op_10_instruction.action.tmp_0!2
  op_7_instruction.operation.rs1.read.index.0!2
  op_9_instruction.action.block_1!1
  XREG!9
  op_12_instruction.operation.rd.i!1
  XREG!7
  op_8_instruction.action.block_1!1
  XREG!8
  XREG!5
  XREG!6
  op_10_instruction.operation.rd!2
  op_13_instruction.write.value.1!2
  op_11_instruction.operation.rs1.read.index.0!2
  op_6_instruction.operation.rd!2
  op_0_instruction.operation.rs2.read.value.0!2
  op_10_instruction.operation.rs1.i!1
  op_7_instruction.write.index.1!2
  op_8_instruction.operation.load_rvi_0.load_global_0.sign_type!1
  op_8_instruction.operation.load_rvi_0.load_global_0.action.block_6!1
  op_12_instruction.action.tmp_0!2
  op_8_instruction.operation.load_rvi_0.rd!1
  tmp_bit_offset!4
  tmp_bit_offset!5
  op_8_instruction.operation.load_rvi_0.rd!2
  op_8_instruction.operation.load_rvi_0.load_global_0.read.value.1!2
  op_6_instruction.action.tmp_0!2
  op_8_instruction.operation.load_rvi_0.load_global_0.read.value.1!4
  op_8_instruction.operation.load_rvi_0.load_global_0.read.value.1!3
  op_13_instruction.action.block_1!1
  op_0_instruction.operation.rs2.read.index.0!2
  op_6_instruction.address.0!2
  op_3_instruction.operation.rs1.read.value.0!2
  op_8_instruction.action.tmp_0!2
  op_8_instruction.operation.load_rvi_0.load_global_0.action.block_31!1
  op_0_instruction.operation.rs1!1
  op_14_instruction.write.value.1!2
  op_14_instruction.operation.imm!1
  op_1_instruction.address.0!2
  op_8_instruction.operation.load_rvi_0.load_global_0.action.block_20!1
  op_8_instruction.operation.load_rvi_0.load_global_0.action.block_5!1
  op_6_instruction.operation.rd.i!1
  op_7_instruction.operation.rd!2
  MEM!1
  op_11_instruction.address.0!2
  op_7_instruction.operation.rs1.read.value.0!2
  __tmp_7!1
  op_12_instruction.operation.rs1.read.value.0!2
  op_2_instruction.operation.rd.i!1
  op_14_instruction.operation.rd.write.index.2!2
  op_13_instruction.operation.rd.tmp_1!2
  op_14_instruction.operation.address.0!2
  op_2_instruction.action.block_1!1
  op_8_instruction.operation.load_rvi_0.load_global_0.action.block_11!1
  op_8_instruction.operation.load_rvi_0.load_global_0.action.block_34!1
  op_5_instruction.operation.rs1.read.index.0!2
  __tmp_23!1
  op_6_instruction.operation.rs2.read.index.0!2
  op_9_instruction.operation.rd.write.index.2!2
  op_4_instruction.operation.rd.write.value.2!2
  op_5_instruction.operation.imm!1
  op_11_instruction.operation.rs2.read.index.0!2
  op_8_instruction.operation.load_rvi_0.load_global_0.action.block_23!1
  op_5_instruction.operation.rs1!1
  op_10_instruction.operation.rs1.read.index.0!2
  op_8_instruction.operation.load_rvi_0.rd.write.value.2!2
  op_8_instruction.operation.load_rvi_0.rd.i!1
  __tmp_12!1
  PC!3
  __tmp_6!1
  PC!2
  PC!5
  op_9_instruction.action.tmp_0!2
  PC!4
  op_3_instruction.address.0!2
  PC!1
  op_3_instruction.operation.rs1!1
  PC!7
  op_3_instruction.operation.rd.write.index.2!2
  PC!6
  op_3_instruction.operation.imm!1
  op_10_instruction.operation.rs2.read.index.0!2
  PC!9
  op_0_instruction.operation.rs2.i!1
  PC!8
  op_10_instruction.operation.rs2.i!1
  op_5_instruction.write.index.1!2
  op_8_instruction.operation.load_rvi_0.load_global_0.action.block_33!1
  op_8_instruction.operation.imm!1
  op_11_instruction.operation.rs2!1
  op_11_instruction.operation.rs1.read.value.0!2
  __tmp_22!1
  op_4_instruction.operation.rd.i!1
  op_8_instruction.operation.load_rvi_0.load_global_0.read.value.0!9
  op_8_instruction.operation.load_rvi_0.load_global_0.read.value.0!8
  op_6_instruction.operation.rs2.i!1
  op_7_instruction.operation.rd.tmp_1!2
  XREG!29
  XREG!27
  op_3_instruction.operation.rd.tmp_1!2
  XREG!28
  XREG!25
  op_8_instruction.operation.load_rvi_0.load_global_0.action.block_22!1
  XREG!26
  op_1_instruction.operation.rd.write.index.2!2
  XREG!23
  op_6_instruction.action.block_1!1
  XREG!24
  op_8_instruction.operation.load_rvi_0.load_global_0.read.value.0!3
  XREG!21
  op_8_instruction.operation.load_rvi_0.load_global_0.read.value.0!2
  XREG!22
  op_8_instruction.operation.load_rvi_0.load_global_0.read.value.0!5
  op_8_instruction.operation.load_rvi_0.load_global_0.read.value.0!4
  XREG!20
  __tmp_11!1
  op_8_instruction.operation.load_rvi_0.load_global_0.read.value.0!7
  op_6_instruction.operation.rs1.read.value.0!2
  op_8_instruction.operation.load_rvi_0.load_global_0.read.value.0!6
  op_8_instruction.operation.load_rvi_0.load_global_0.action.block_1!1
  op_1_instruction.write.index.1!2
  op_11_instruction.operation.rs2.read.value.0!2
  __tmp_21!1
  op_8_instruction.operation.load_rvi_0.load_global_0.read.value.0!11
  XREG!18
  op_3_instruction.operation.rd.write.value.2!2
  XREG!19
  op_3_instruction.write.value.1!2
  XREG!16
  op_7_instruction.operation.rs1!1
  XREG!17
  op_11_instruction.operation.imm!1
  XREG!14
  XREG!15
  XREG!12
  XREG!13
  op_10_instruction.operation.rs1.read.value.0!2
  XREG!10
  XREG!11
  op_4_instruction.operation.rs1.read.index.0!2
  op_10_instruction.action.block_1!1
  rd_var!9
  rd_var!7
  rd_var!8
  rd_var!5
  __tmp_10!1
  rd_var!6
  rd_var!3
  rd_var!4
  rd_var!2
  op_13_instruction.operation.rs1.i!1
  __tmp_9!1
  __tmp_33!1
  op_11_instruction.operation.address.0!2
  tmp_dword!11
  op_5_instruction.action.block_1!1
  tmp_dword!10
  op_6_instruction.operation.rs2.read.value.0!2
  op_8_instruction.operation.load_rvi_0.load_global_0.action.block_0!1
  __tmp_20!1
  op_0_instruction.address.0!2
  op_8_instruction.operation.load_rvi_0.load_global_0.action.block_35!1
  op_8_instruction.operation.load_rvi_0.load_global_0.action.block_12!1
  op_1_instruction.operation.imm!1
  op_6_instruction.operation.rs1.i!1
  op_4_instruction.action.block_1!1
  op_8_instruction.operation.load_rvi_0.load_global_0.read.value.0!10
  op_8_instruction.operation.load_rvi_0.load_global_0.read.index.0!10
  op_8_instruction.operation.load_rvi_0.load_global_0.read.index.0!11
  op_11_instruction.write.index.1!2
  __tmp_32!1
  op_2_instruction.operation.rd.write.index.2!2
  op_1_instruction.write.value.1!2
  op_3_instruction.write.index.1!2
  op_5_instruction.operation.rs1.read.value.0!2
  __tmp_8!1
  op_13_instruction.write.index.1!2
  op_11_instruction.action.tmp_0!2
  op_4_instruction.write.index.1!2
  __tmp_3!1
  op_4_instruction.operation.rs1.read.value.0!2
  op_10_instruction.operation.rd.tmp_1!2
  op_9_instruction.write.index.1!2
  op_14_instruction.operation.rd.tmp_1!2
  op_8_instruction.operation.load_rvi_0.load_global_0.read.index.0!9
  op_8_instruction.operation.load_rvi_0.load_global_0.read.index.0!8
  op_12_instruction.operation.rs1.i!1
  op_8_instruction.operation.load_rvi_0.load_global_0.read.index.0!7
  op_5_instruction.operation.rd!2
  op_8_instruction.operation.load_rvi_0.load_global_0.read.index.0!2
  op_8_instruction.operation.load_rvi_0.load_global_0.action.block_15!1
  op_1_instruction.operation.rd.write.value.2!2
  __tmp_27!1
  op_8_instruction.operation.load_rvi_0.load_global_0.read.index.0!6
  op_8_instruction.operation.load_rvi_0.load_global_0.read.index.0!5
  op_8_instruction.operation.load_rvi_0.load_global_0.read.index.0!4
  op_8_instruction.operation.load_rvi_0.load_global_0.read.index.0!3
  op_3_instruction.action.block_1!1
  prev_pc!8
  prev_pc!9
  prev_pc!6
  op_5_instruction.operation.rd.i!1
  prev_pc!7
  prev_pc!4
  prev_pc!5
  op_6_instruction.operation.rs2!1
  prev_pc!2
  prev_pc!3
  op_2_instruction.operation.rd.tmp_1!2
  op_10_instruction.operation.rs2.read.value.0!2
  op_1_instruction.operation.rs1.read.index.0!2
  op_6_instruction.operation.rd.tmp_1!2
  op_8_instruction.operation.load_rvi_0.load_global_0.action.block_27!1
  __tmp_16!1
  tmp_dword!2
  tmp_dword!1
  op_11_instruction.write.value.1!2
  __tmp_2!1
  op_5_instruction.operation.rd.write.index.2!2
  tmp_dword!9
  tmp_dword!8
  tmp_dword!7
  tmp_dword!6
  tmp_dword!5
  tmp_dword!4
  tmp_dword!3
  op_14_instruction.operation.rs1.read.index.0!2
  op_9_instruction.address.0!2
  __tmp_26!1
  op_8_instruction.operation.load_rvi_0.load_global_0.read.index.1!4
  op_8_instruction.operation.load_rvi_0.load_global_0.read.index.1!3
  op_7_instruction.operation.rd.write.index.2!2
  op_8_instruction.operation.load_rvi_0.load_global_0.read.index.1!2
  op_8_instruction.operation.load_rvi_0.load_type!1
  op_11_instruction.action.block_1!1
  op_14_instruction.action.tmp_0!2
  op_1_instruction.operation.rd.i!1
  op_10_instruction.operation.rs2!1
  op_11_instruction.operation.imm.imm!1
  op_8_instruction.operation.load_rvi_0.rd.tmp_1!2
  op_11_instruction.operation.rs2.i!1
  __tmp_15!1
  op_8_instruction.operation.load_rvi_0.load_global_0.action.block_26!1
  __tmp_5!1
  op_10_instruction.operation.rd.i!1
  op_14_instruction.address.0!2
  op_5_instruction.operation.rs1.i!1
  op_7_instruction.operation.imm!1
  tmp_half!4
  tmp_half!3
  tmp_half!2
  op_4_instruction.address.0!2
  op_8_instruction.operation.load_rvi_0.rd.write.index.2!2
  __tmp_25!1
  op_11_instruction.operation.rs1!1
  op_10_instruction.operation.rs1!1
  op_3_instruction.operation.rs1.read.index.0!2
  op_12_instruction.operation.rs1.read.index.0!2
  op_14_instruction.operation.rd.write.value.2!2
  op_7_instruction.action.block_1!1
  op_2_instruction.operation.rs1!1
  op_8_instruction.operation.load_rvi_0.load_global_0.action.block_29!1
  op_8_instruction.write.value.1!2
  op_0_instruction.operation.address.0!2
  __tmp_14!1
  op_12_instruction.operation.rd!2
  op_8_instruction.operation.load_rvi_0.load_global_0.load_type!1
  __tmp_4!1
  op_13_instruction.operation.rd.write.index.2!2
  op_7_instruction.write.value.1!2
  op_6_instruction.operation.rs1.read.index.0!2
  op_10_instruction.operation.rd.write.value.2!2
  op_0_instruction.operation.imm.imm!1
  op_8_instruction.operation.rd!1
  op_12_instruction.operation.address.0!2
  op_7_instruction.operation.rs1.i!1
  op_8_instruction.write.index.1!2
  op_8_instruction.operation.load_rvi_0.load_global_0.action.block_16!1
  __tmp_24!1
  op_12_instruction.action.block_1!1
  rd_var!10
  rd_var!11
  op_7_instruction.action.tmp_0!2
  op_1_instruction.operation.rd.tmp_1!2
  op_1_instruction.operation.rs1!1
  rd_var!12
  op_9_instruction.operation.rd.tmp_1!2
  __tmp_13!1
  op_0_instruction.operation.rs1.i!1
  op_6_instruction.write.value.1!2
  op_5_instruction.action.tmp_0!2
  op_10_instruction.write.value.1!2
  op_0_instruction.operation.rs1.read.value.0!2
  tmp_byte!2
  op_0_instruction.operation.rs2!1
  op_8_instruction.operation.load_rvi_0.load_global_0.action.block_19!1
  op_5_instruction.operation.rd.write.value.2!2
  prev_pc!14
  prev_pc!13
  prev_pc!16
  tmp_word!2
  prev_pc!15
  prev_pc!10
  tmp_word!3
  tmp_word!4
  tmp_word!5
  prev_pc!12
  tmp_word!6
  prev_pc!11
  tmp_word!7
  op_1_instruction.operation.rs1.i!1
  op_3_instruction.operation.rd!2
  op_1_instruction.action.tmp_0!2
  op_8_instruction.operation.load_rvi_0.load_global_0.action.block_8!1
  op_0_instruction.action.block_1!1
  op_0_instruction.write.index.1!2
  op_8_instruction.operation.rs1!1
  __tmp_19!1
  op_12_instruction.operation.imm!1
  op_13_instruction.operation.rs1.read.value.0!2
  op_12_instruction.operation.rs1!1
  op_14_instruction.operation.rs1.i!1
  op_4_instruction.operation.rs1.i!1
  op_13_instruction.address.0!2
  op_8_instruction.operation.load_rvi_0.load_global_0.action.block_18!1
  op_8_instruction.operation.rd.i!1
  op_14_instruction.operation.rd!2
  op_8_instruction.operation.load_rvi_0.tmp_address_op!1
  op_13_instruction.action.tmp_0!2
  op_8_instruction.operation.rs1.read.value.0!2
  op_4_instruction.write.value.1!2
  op_8_instruction.address.0!2
  op_9_instruction.write.value.1!2
  op_14_instruction.write.index.1!2
  op_12_instruction.write.value.1!2
  op_14_instruction.action.block_1!1
  op_4_instruction.operation.rd!2
  __tmp_1!1
  op_2_instruction.operation.rs1.read.value.0!2
  op_14_instruction.operation.rs1.read.value.0!2
  op_4_instruction.action.tmp_0!2
  __tmp_29!1
  op_2_instruction.write.index.1!2
  op_5_instruction.address.0!2
  op_6_instruction.operation.rd.write.value.2!2
  PC!11
  op_13_instruction.operation.rd.i!1
  PC!12
  PC!10
  PC!19
  op_8_instruction.operation.rs1.i!1
  op_2_instruction.operation.imm!1
  PC!17
  PC!18
  PC!15
  op_0_instruction.operation.rs1.read.index.0!2
  PC!16
  PC!13
  PC!14
  __tmp_18!1
  op_7_instruction.operation.rd.write.value.2!2
  op_10_instruction.write.index.1!2
  op_2_instruction.write.value.1!2
  op_8_instruction.operation.rs1.read.index.0!2
  __tmp_0!1
  PC!22
  PC!23
  PC!20
  PC!21
  op_10_instruction.address.0!2
  op_8_instruction.operation.load_rvi_0.sign_type!1
  op_11_instruction.operation.rs1.i!1
  op_1_instruction.operation.rs1.read.value.0!2
  PC!28
  op_0_instruction.operation.imm!1
  PC!29
  op_1_instruction.operation.rd!2
  PC!26
  PC!27
  PC!24
  PC!25
  __tmp_28!1
  op_12_instruction.write.index.1!2
  op_12_instruction.operation.rd.write.value.2!2
  tmp_dword2!3
  tmp_dword2!2
  op_9_instruction.operation.rs1.read.value.0!2
  op_6_instruction.operation.rs1!1
  op_2_instruction.operation.rd!2
  PC!33
  PC!34
  op_9_instruction.operation.rd.i!1
  PC!31
  PC!32
  PC!30
  op_14_instruction.operation.rs1!1
  op_5_instruction.operation.rd.tmp_1!2
  PC!37
  PC!35
  op_8_instruction.operation.load_rvi_0.load_global_0.action.block_9!1
  PC!36
  __tmp_17!1
  mem_index!2
  op_14_instruction.operation.rd.i!1
  op_2_instruction.action.tmp_0!2
  ))
(get-model)
(exit)
