// Seed: 300896674
module module_0 (
    input  wand  id_0,
    input  tri   id_1,
    output tri1  id_2,
    output tri0  id_3,
    input  tri   id_4,
    output wire  id_5,
    output wire  id_6,
    output wire  id_7,
    input  uwire id_8,
    input  wor   id_9,
    input  wor   id_10,
    output tri   id_11,
    input  uwire id_12
);
  assign id_5 = id_0;
  tri0 id_14 = id_1;
  id_15 :
  assert property (@(posedge (1)) 1'h0)
  else $display(~(id_8), id_1, id_9);
  wire id_16;
endmodule
module module_1 (
    input supply1 id_0,
    input uwire id_1
    , id_9,
    input tri id_2,
    input tri0 id_3,
    input tri id_4,
    input wor id_5,
    output tri0 id_6,
    output tri0 id_7
);
  assign id_7 = 1 ? 1 : id_9 == 1;
  module_0(
      id_3, id_1, id_7, id_7, id_5, id_6, id_6, id_6, id_3, id_2, id_4, id_7, id_5
  );
  wire id_10;
endmodule
