

================================================================
== Vitis HLS Report for 'accelerator'
================================================================
* Date:           Sun Oct 20 17:38:06 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        accelerator
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  30.30 ns|  20.707 ns|     2.00 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max  |   Type  |
    +---------+---------+----------+----------+-----+-------+---------+
    |       13|    33516|  0.394 us|  1.016 ms|   14|  33517|       no|
    +---------+---------+----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_65_3  |        0|    33502|   18 ~ 67|          -|          -|  0 ~ 500|        no|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 6 
5 --> 6 
6 --> 7 4 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../accelerator.cpp:64]   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%w1_local_0 = alloca i32 1"   --->   Operation 10 'alloca' 'w1_local_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%w1_local_1_0 = alloca i32 1"   --->   Operation 11 'alloca' 'w1_local_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%w1_local_2_0 = alloca i32 1"   --->   Operation 12 'alloca' 'w1_local_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%w1_local_3_0 = alloca i32 1"   --->   Operation 13 'alloca' 'w1_local_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%w2_local_0 = alloca i32 1"   --->   Operation 14 'alloca' 'w2_local_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%w2_local_1_0 = alloca i32 1"   --->   Operation 15 'alloca' 'w2_local_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%w2_local_2_0 = alloca i32 1"   --->   Operation 16 'alloca' 'w2_local_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%w2_local_3_0 = alloca i32 1"   --->   Operation 17 'alloca' 'w2_local_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%bias_1_local_0 = alloca i32 1"   --->   Operation 18 'alloca' 'bias_1_local_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%bias_1_local_1_0 = alloca i32 1"   --->   Operation 19 'alloca' 'bias_1_local_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%bias_2_local_0 = alloca i32 1"   --->   Operation 20 'alloca' 'bias_2_local_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%bias_2_local_1_0 = alloca i32 1"   --->   Operation 21 'alloca' 'bias_2_local_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%retval_0_0_0_0_0_load64 = alloca i32 1"   --->   Operation 22 'alloca' 'retval_0_0_0_0_0_load64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%retval_0_1_0_0_0_load70 = alloca i32 1"   --->   Operation 23 'alloca' 'retval_0_1_0_0_0_load70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%retval_0_2_0_0_0_load76 = alloca i32 1"   --->   Operation 24 'alloca' 'retval_0_2_0_0_0_load76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%retval_0_3_0_0_0_load82 = alloca i32 1"   --->   Operation 25 'alloca' 'retval_0_3_0_0_0_load82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%mux_case_04520 = alloca i32 1"   --->   Operation 26 'alloca' 'mux_case_04520' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%mux_case_14624 = alloca i32 1"   --->   Operation 27 'alloca' 'mux_case_14624' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%mux_case_04728 = alloca i32 1"   --->   Operation 28 'alloca' 'mux_case_04728' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%mux_case_14832 = alloca i32 1"   --->   Operation 29 'alloca' 'mux_case_14832' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%mux_case_04936 = alloca i32 1"   --->   Operation 30 'alloca' 'mux_case_04936' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%mux_case_15040 = alloca i32 1"   --->   Operation 31 'alloca' 'mux_case_15040' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%mux_case_05144 = alloca i32 1"   --->   Operation 32 'alloca' 'mux_case_05144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%mux_case_15248 = alloca i32 1"   --->   Operation 33 'alloca' 'mux_case_15248' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%mux_case_05352 = alloca i32 1"   --->   Operation 34 'alloca' 'mux_case_05352' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%mux_case_15456 = alloca i32 1"   --->   Operation 35 'alloca' 'mux_case_15456' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%mux_case_05560 = alloca i32 1"   --->   Operation 36 'alloca' 'mux_case_05560' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%mux_case_15664 = alloca i32 1"   --->   Operation 37 'alloca' 'mux_case_15664' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%retval_1_0_0_0_0_0_load85_loc = alloca i64 1"   --->   Operation 38 'alloca' 'retval_1_0_0_0_0_0_load85_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%retval_1_0_1_0_0_0_load87_loc = alloca i64 1"   --->   Operation 39 'alloca' 'retval_1_0_1_0_0_0_load87_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%retval_1_1_0_0_0_0_load89_loc = alloca i64 1"   --->   Operation 40 'alloca' 'retval_1_1_0_0_0_0_load89_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%retval_1_1_1_0_0_0_load91_loc = alloca i64 1"   --->   Operation 41 'alloca' 'retval_1_1_1_0_0_0_load91_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%retval_2_0_0_0_0_0_load93_loc = alloca i64 1"   --->   Operation 42 'alloca' 'retval_2_0_0_0_0_0_load93_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%retval_2_0_1_0_0_0_load95_loc = alloca i64 1"   --->   Operation 43 'alloca' 'retval_2_0_1_0_0_0_load95_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%retval_2_1_0_0_0_0_load97_loc = alloca i64 1"   --->   Operation 44 'alloca' 'retval_2_1_0_0_0_0_load97_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%retval_2_1_1_0_0_0_load99_loc = alloca i64 1"   --->   Operation 45 'alloca' 'retval_2_1_1_0_0_0_load99_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%retval_3_0_0_0_0_load101_loc = alloca i64 1"   --->   Operation 46 'alloca' 'retval_3_0_0_0_0_load101_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%retval_3_1_0_0_0_load103_loc = alloca i64 1"   --->   Operation 47 'alloca' 'retval_3_1_0_0_0_load103_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%retval_4_0_0_0_0_load105_loc = alloca i64 1"   --->   Operation 48 'alloca' 'retval_4_0_0_0_0_load105_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%retval_4_1_0_0_0_load107_loc = alloca i64 1"   --->   Operation 49 'alloca' 'retval_4_1_0_0_0_load107_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%array_back1_bias_change_2_loc = alloca i64 1"   --->   Operation 50 'alloca' 'array_back1_bias_change_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%array_back1_bias_change_loc = alloca i64 1"   --->   Operation 51 'alloca' 'array_back1_bias_change_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%array_back1_weight_changes_6_loc = alloca i64 1"   --->   Operation 52 'alloca' 'array_back1_weight_changes_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%array_back1_weight_changes_5_loc = alloca i64 1"   --->   Operation 53 'alloca' 'array_back1_weight_changes_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%array_back1_weight_changes_4_loc = alloca i64 1"   --->   Operation 54 'alloca' 'array_back1_weight_changes_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%array_back1_weight_changes_loc = alloca i64 1"   --->   Operation 55 'alloca' 'array_back1_weight_changes_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%array_back2_bias_change_2_loc = alloca i64 1"   --->   Operation 56 'alloca' 'array_back2_bias_change_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%array_back2_bias_change_loc = alloca i64 1"   --->   Operation 57 'alloca' 'array_back2_bias_change_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%array_back2_weight_changes_6_loc = alloca i64 1"   --->   Operation 58 'alloca' 'array_back2_weight_changes_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%array_back2_weight_changes_5_loc = alloca i64 1"   --->   Operation 59 'alloca' 'array_back2_weight_changes_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%array_back2_weight_changes_4_loc = alloca i64 1"   --->   Operation 60 'alloca' 'array_back2_weight_changes_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%array_back2_weight_changes_loc = alloca i64 1"   --->   Operation 61 'alloca' 'array_back2_weight_changes_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%retval_0_0_0_0_0_load_loc = alloca i64 1"   --->   Operation 62 'alloca' 'retval_0_0_0_0_0_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%retval_0_1_0_0_0_load_loc = alloca i64 1"   --->   Operation 63 'alloca' 'retval_0_1_0_0_0_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%retval_0_2_0_0_0_load_loc = alloca i64 1"   --->   Operation 64 'alloca' 'retval_0_2_0_0_0_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%retval_0_3_0_0_0_load_loc = alloca i64 1"   --->   Operation 65 'alloca' 'retval_0_3_0_0_0_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%retval_0_0_0_0_0_load63_loc = alloca i64 1"   --->   Operation 66 'alloca' 'retval_0_0_0_0_0_load63_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%retval_0_1_0_0_0_load69_loc = alloca i64 1"   --->   Operation 67 'alloca' 'retval_0_1_0_0_0_load69_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%retval_0_2_0_0_0_load75_loc = alloca i64 1"   --->   Operation 68 'alloca' 'retval_0_2_0_0_0_load75_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%retval_0_3_0_0_0_load81_loc = alloca i64 1"   --->   Operation 69 'alloca' 'retval_0_3_0_0_0_load81_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%mux_case_04519_loc = alloca i64 1"   --->   Operation 70 'alloca' 'mux_case_04519_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%mux_case_14623_loc = alloca i64 1"   --->   Operation 71 'alloca' 'mux_case_14623_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%mux_case_04727_loc = alloca i64 1"   --->   Operation 72 'alloca' 'mux_case_04727_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%mux_case_14831_loc = alloca i64 1"   --->   Operation 73 'alloca' 'mux_case_14831_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%mux_case_04935_loc = alloca i64 1"   --->   Operation 74 'alloca' 'mux_case_04935_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%mux_case_15039_loc = alloca i64 1"   --->   Operation 75 'alloca' 'mux_case_15039_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%mux_case_05143_loc = alloca i64 1"   --->   Operation 76 'alloca' 'mux_case_05143_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%mux_case_15247_loc = alloca i64 1"   --->   Operation 77 'alloca' 'mux_case_15247_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%mux_case_05351_loc = alloca i64 1"   --->   Operation 78 'alloca' 'mux_case_05351_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%mux_case_15455_loc = alloca i64 1"   --->   Operation 79 'alloca' 'mux_case_15455_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%mux_case_05559_loc = alloca i64 1"   --->   Operation 80 'alloca' 'mux_case_05559_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%mux_case_15663_loc = alloca i64 1"   --->   Operation 81 'alloca' 'mux_case_15663_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%w1_local_187_loc = alloca i64 1"   --->   Operation 82 'alloca' 'w1_local_187_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%w1_local_1_1_loc = alloca i64 1"   --->   Operation 83 'alloca' 'w1_local_1_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%w1_local_2_1_loc = alloca i64 1"   --->   Operation 84 'alloca' 'w1_local_2_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%w1_local_3_1_loc = alloca i64 1"   --->   Operation 85 'alloca' 'w1_local_3_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%w2_local_189_loc = alloca i64 1"   --->   Operation 86 'alloca' 'w2_local_189_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%w2_local_1_1_loc = alloca i64 1"   --->   Operation 87 'alloca' 'w2_local_1_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%w2_local_2_1_loc = alloca i64 1"   --->   Operation 88 'alloca' 'w2_local_2_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%w2_local_3_1_loc = alloca i64 1"   --->   Operation 89 'alloca' 'w2_local_3_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%bias_1_local_191_loc = alloca i64 1"   --->   Operation 90 'alloca' 'bias_1_local_191_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%bias_1_local_1_1_loc = alloca i64 1"   --->   Operation 91 'alloca' 'bias_1_local_1_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%bias_2_local_193_loc = alloca i64 1"   --->   Operation 92 'alloca' 'bias_2_local_193_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%bias_2_local_1_1_loc = alloca i64 1"   --->   Operation 93 'alloca' 'bias_2_local_1_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%bias_1_local_loc = alloca i64 1"   --->   Operation 94 'alloca' 'bias_1_local_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%bias_2_local_loc = alloca i64 1"   --->   Operation 95 'alloca' 'bias_2_local_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%w1_local_loc = alloca i64 1"   --->   Operation 96 'alloca' 'w1_local_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%w1_local_1_loc = alloca i64 1"   --->   Operation 97 'alloca' 'w1_local_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%w2_local_loc = alloca i64 1"   --->   Operation 98 'alloca' 'w2_local_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%w2_local_1_loc = alloca i64 1"   --->   Operation 99 'alloca' 'w2_local_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%bias_1_local_1_loc = alloca i64 1"   --->   Operation 100 'alloca' 'bias_1_local_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%bias_2_local_1_loc = alloca i64 1"   --->   Operation 101 'alloca' 'bias_2_local_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%w1_local_2_loc = alloca i64 1"   --->   Operation 102 'alloca' 'w1_local_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%w1_local_3_loc = alloca i64 1"   --->   Operation 103 'alloca' 'w1_local_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%w2_local_2_loc = alloca i64 1"   --->   Operation 104 'alloca' 'w2_local_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%w2_local_3_loc = alloca i64 1"   --->   Operation 105 'alloca' 'w2_local_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [2/2] (0.00ns)   --->   "%call_ln0 = call void @accelerator_Pipeline_VITIS_LOOP_47_1, i16 %w1, i16 %w2, i16 %bias_1, i16 %bias_2, i16 %w2_local_3_loc, i16 %w2_local_2_loc, i16 %w1_local_3_loc, i16 %w1_local_2_loc, i16 %bias_2_local_1_loc, i16 %bias_1_local_1_loc, i16 %w2_local_1_loc, i16 %w2_local_loc, i16 %w1_local_1_loc, i16 %w1_local_loc, i16 %bias_2_local_loc, i16 %bias_1_local_loc"   --->   Operation 106 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 107 [1/1] (0.48ns)   --->   "%store_ln64 = store i9 0, i9 %i" [../accelerator.cpp:64]   --->   Operation 107 'store' 'store_ln64' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 1.60>
ST_2 : Operation 108 [1/2] (1.60ns)   --->   "%call_ln0 = call void @accelerator_Pipeline_VITIS_LOOP_47_1, i16 %w1, i16 %w2, i16 %bias_1, i16 %bias_2, i16 %w2_local_3_loc, i16 %w2_local_2_loc, i16 %w1_local_3_loc, i16 %w1_local_2_loc, i16 %bias_2_local_1_loc, i16 %bias_1_local_1_loc, i16 %w2_local_1_loc, i16 %w2_local_loc, i16 %w1_local_1_loc, i16 %w1_local_loc, i16 %bias_2_local_loc, i16 %bias_1_local_loc"   --->   Operation 108 'call' 'call_ln0' <Predicate = true> <Delay = 1.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.01>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%training_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %training"   --->   Operation 109 'read' 'training_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 0"   --->   Operation 110 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%spectopmodule_ln7 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [../accelerator.cpp:7]   --->   Operation 111 'spectopmodule' 'spectopmodule_ln7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %w1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 112 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %w1"   --->   Operation 113 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %w2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 114 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %w2"   --->   Operation 115 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %bias_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 116 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %bias_1"   --->   Operation 117 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %bias_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 118 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %bias_2"   --->   Operation 119 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %training"   --->   Operation 120 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %training, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 121 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%w2_local_3_loc_load = load i16 %w2_local_3_loc"   --->   Operation 122 'load' 'w2_local_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%w2_local_2_loc_load = load i16 %w2_local_2_loc"   --->   Operation 123 'load' 'w2_local_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%w1_local_3_loc_load = load i16 %w1_local_3_loc"   --->   Operation 124 'load' 'w1_local_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%w1_local_2_loc_load = load i16 %w1_local_2_loc"   --->   Operation 125 'load' 'w1_local_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%bias_2_local_1_loc_load = load i16 %bias_2_local_1_loc"   --->   Operation 126 'load' 'bias_2_local_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%bias_1_local_1_loc_load = load i16 %bias_1_local_1_loc"   --->   Operation 127 'load' 'bias_1_local_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%w2_local_1_loc_load = load i16 %w2_local_1_loc"   --->   Operation 128 'load' 'w2_local_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%w2_local_loc_load = load i16 %w2_local_loc"   --->   Operation 129 'load' 'w2_local_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%w1_local_1_loc_load = load i16 %w1_local_1_loc"   --->   Operation 130 'load' 'w1_local_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%w1_local_loc_load = load i16 %w1_local_loc"   --->   Operation 131 'load' 'w1_local_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%bias_2_local_loc_load = load i16 %bias_2_local_loc"   --->   Operation 132 'load' 'bias_2_local_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%bias_1_local_loc_load = load i16 %bias_1_local_loc"   --->   Operation 133 'load' 'bias_1_local_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (1.01ns)   --->   "%cmp_i_i100 = icmp_eq  i16 %training_read, i16 0"   --->   Operation 134 'icmp' 'cmp_i_i100' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 135 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 %w2_local_1_loc_load, i16 %mux_case_15664"   --->   Operation 135 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_3 : Operation 136 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 %w2_local_3_loc_load, i16 %mux_case_05560"   --->   Operation 136 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_3 : Operation 137 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 %w2_local_loc_load, i16 %mux_case_15456"   --->   Operation 137 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_3 : Operation 138 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 %w2_local_2_loc_load, i16 %mux_case_05352"   --->   Operation 138 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_3 : Operation 139 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 %w1_local_1_loc_load, i16 %mux_case_15248"   --->   Operation 139 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_3 : Operation 140 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 %w1_local_3_loc_load, i16 %mux_case_05144"   --->   Operation 140 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_3 : Operation 141 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 %w1_local_loc_load, i16 %mux_case_15040"   --->   Operation 141 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_3 : Operation 142 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 %w1_local_2_loc_load, i16 %mux_case_04936"   --->   Operation 142 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_3 : Operation 143 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 %bias_2_local_loc_load, i16 %mux_case_14832"   --->   Operation 143 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_3 : Operation 144 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 %bias_2_local_1_loc_load, i16 %mux_case_04728"   --->   Operation 144 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_3 : Operation 145 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 %bias_1_local_loc_load, i16 %mux_case_14624"   --->   Operation 145 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_3 : Operation 146 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 %bias_1_local_1_loc_load, i16 %mux_case_04520"   --->   Operation 146 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_3 : Operation 147 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 %bias_2_local_loc_load, i16 %bias_2_local_1_0"   --->   Operation 147 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_3 : Operation 148 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 %bias_2_local_1_loc_load, i16 %bias_2_local_0"   --->   Operation 148 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_3 : Operation 149 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 %bias_1_local_loc_load, i16 %bias_1_local_1_0"   --->   Operation 149 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_3 : Operation 150 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 %bias_1_local_1_loc_load, i16 %bias_1_local_0"   --->   Operation 150 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_3 : Operation 151 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 %w2_local_1_loc_load, i16 %w2_local_3_0"   --->   Operation 151 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_3 : Operation 152 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 %w2_local_loc_load, i16 %w2_local_2_0"   --->   Operation 152 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_3 : Operation 153 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 %w2_local_3_loc_load, i16 %w2_local_1_0"   --->   Operation 153 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_3 : Operation 154 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 %w2_local_2_loc_load, i16 %w2_local_0"   --->   Operation 154 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_3 : Operation 155 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 %w1_local_1_loc_load, i16 %w1_local_3_0"   --->   Operation 155 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_3 : Operation 156 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 %w1_local_loc_load, i16 %w1_local_2_0"   --->   Operation 156 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_3 : Operation 157 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 %w1_local_3_loc_load, i16 %w1_local_1_0"   --->   Operation 157 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_3 : Operation 158 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 %w1_local_2_loc_load, i16 %w1_local_0"   --->   Operation 158 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln65 = br void %VITIS_LOOP_69_4" [../accelerator.cpp:65]   --->   Operation 159 'br' 'br_ln65' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.40>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%i_1 = load i9 %i" [../accelerator.cpp:65]   --->   Operation 160 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%retval_0_0_0_0_0_load = load i16 %retval_0_0_0_0_0_load64"   --->   Operation 161 'load' 'retval_0_0_0_0_0_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%retval_0_1_0_0_0_load = load i16 %retval_0_1_0_0_0_load70"   --->   Operation 162 'load' 'retval_0_1_0_0_0_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%retval_0_2_0_0_0_load = load i16 %retval_0_2_0_0_0_load76"   --->   Operation 163 'load' 'retval_0_2_0_0_0_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "%retval_0_3_0_0_0_load = load i16 %retval_0_3_0_0_0_load82"   --->   Operation 164 'load' 'retval_0_3_0_0_0_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "%mux_case_04520_load = load i16 %mux_case_04520"   --->   Operation 165 'load' 'mux_case_04520_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "%mux_case_14624_load = load i16 %mux_case_14624"   --->   Operation 166 'load' 'mux_case_14624_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 167 [1/1] (0.00ns)   --->   "%mux_case_04728_load = load i16 %mux_case_04728"   --->   Operation 167 'load' 'mux_case_04728_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 168 [1/1] (0.00ns)   --->   "%mux_case_14832_load = load i16 %mux_case_14832"   --->   Operation 168 'load' 'mux_case_14832_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 169 [1/1] (0.00ns)   --->   "%mux_case_04936_load = load i16 %mux_case_04936"   --->   Operation 169 'load' 'mux_case_04936_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "%mux_case_15040_load = load i16 %mux_case_15040"   --->   Operation 170 'load' 'mux_case_15040_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "%mux_case_05144_load = load i16 %mux_case_05144"   --->   Operation 171 'load' 'mux_case_05144_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "%mux_case_15248_load = load i16 %mux_case_15248"   --->   Operation 172 'load' 'mux_case_15248_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "%mux_case_05352_load = load i16 %mux_case_05352"   --->   Operation 173 'load' 'mux_case_05352_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 174 [1/1] (0.00ns)   --->   "%mux_case_15456_load = load i16 %mux_case_15456"   --->   Operation 174 'load' 'mux_case_15456_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 175 [1/1] (0.00ns)   --->   "%mux_case_05560_load = load i16 %mux_case_05560"   --->   Operation 175 'load' 'mux_case_05560_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 176 [1/1] (0.00ns)   --->   "%mux_case_15664_load = load i16 %mux_case_15664"   --->   Operation 176 'load' 'mux_case_15664_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 177 [1/1] (0.92ns)   --->   "%icmp_ln65 = icmp_eq  i9 %i_1, i9 500" [../accelerator.cpp:65]   --->   Operation 177 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 178 [1/1] (0.92ns)   --->   "%i_2 = add i9 %i_1, i9 1" [../accelerator.cpp:65]   --->   Operation 178 'add' 'i_2' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 179 [1/1] (0.48ns)   --->   "%br_ln65 = br i1 %icmp_ln65, void %VITIS_LOOP_69_4.split, void %VITIS_LOOP_156_9" [../accelerator.cpp:65]   --->   Operation 179 'br' 'br_ln65' <Predicate = true> <Delay = 0.48>
ST_4 : Operation 180 [1/1] (0.00ns)   --->   "%w1_local_0_load = load i16 %w1_local_0"   --->   Operation 180 'load' 'w1_local_0_load' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 181 [1/1] (0.00ns)   --->   "%w1_local_1_0_load = load i16 %w1_local_1_0"   --->   Operation 181 'load' 'w1_local_1_0_load' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 182 [1/1] (0.00ns)   --->   "%w1_local_2_0_load = load i16 %w1_local_2_0"   --->   Operation 182 'load' 'w1_local_2_0_load' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 183 [1/1] (0.00ns)   --->   "%w1_local_3_0_load = load i16 %w1_local_3_0"   --->   Operation 183 'load' 'w1_local_3_0_load' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 184 [1/1] (0.00ns)   --->   "%w2_local_0_load = load i16 %w2_local_0"   --->   Operation 184 'load' 'w2_local_0_load' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 185 [1/1] (0.00ns)   --->   "%w2_local_1_0_load = load i16 %w2_local_1_0"   --->   Operation 185 'load' 'w2_local_1_0_load' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 186 [1/1] (0.00ns)   --->   "%w2_local_2_0_load = load i16 %w2_local_2_0"   --->   Operation 186 'load' 'w2_local_2_0_load' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 187 [1/1] (0.00ns)   --->   "%w2_local_3_0_load = load i16 %w2_local_3_0"   --->   Operation 187 'load' 'w2_local_3_0_load' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 188 [1/1] (0.00ns)   --->   "%bias_1_local_0_load = load i16 %bias_1_local_0"   --->   Operation 188 'load' 'bias_1_local_0_load' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 189 [1/1] (0.00ns)   --->   "%bias_1_local_1_0_load = load i16 %bias_1_local_1_0"   --->   Operation 189 'load' 'bias_1_local_1_0_load' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 190 [1/1] (0.00ns)   --->   "%bias_2_local_0_load = load i16 %bias_2_local_0"   --->   Operation 190 'load' 'bias_2_local_0_load' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 191 [1/1] (0.00ns)   --->   "%bias_2_local_1_0_load = load i16 %bias_2_local_1_0"   --->   Operation 191 'load' 'bias_2_local_1_0_load' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 192 [2/2] (0.48ns)   --->   "%targetBlock = call i1 @accelerator_Pipeline_VITIS_LOOP_69_4, i16 %bias_2_local_1_0_load, i16 %bias_2_local_0_load, i16 %bias_1_local_1_0_load, i16 %bias_1_local_0_load, i16 %w2_local_3_0_load, i16 %w2_local_2_0_load, i16 %w2_local_1_0_load, i16 %w2_local_0_load, i16 %w1_local_3_0_load, i16 %w1_local_2_0_load, i16 %w1_local_1_0_load, i16 %w1_local_0_load, i16 %mux_case_15664_load, i16 %mux_case_05560_load, i16 %mux_case_15456_load, i16 %mux_case_05352_load, i16 %mux_case_15248_load, i16 %mux_case_05144_load, i16 %mux_case_15040_load, i16 %mux_case_04936_load, i16 %mux_case_14832_load, i16 %mux_case_04728_load, i16 %mux_case_14624_load, i16 %mux_case_04520_load, i16 %retval_0_3_0_0_0_load, i16 %retval_0_2_0_0_0_load, i16 %retval_0_1_0_0_0_load, i16 %retval_0_0_0_0_0_load, i16 %training_read, i1 %cmp_i_i100, i16 %bias_2_local_1_1_loc, i16 %bias_2_local_193_loc, i16 %bias_1_local_1_1_loc, i16 %bias_1_local_191_loc, i16 %w2_local_3_1_loc, i16 %w2_local_2_1_loc, i16 %w2_local_1_1_loc, i16 %w2_local_189_loc, i16 %w1_local_3_1_loc, i16 %w1_local_2_1_loc, i16 %w1_local_1_1_loc, i16 %w1_local_187_loc, i16 %mux_case_15663_loc, i16 %mux_case_05559_loc, i16 %mux_case_15455_loc, i16 %mux_case_05351_loc, i16 %mux_case_15247_loc, i16 %mux_case_05143_loc, i16 %mux_case_15039_loc, i16 %mux_case_04935_loc, i16 %mux_case_14831_loc, i16 %mux_case_04727_loc, i16 %mux_case_14623_loc, i16 %mux_case_04519_loc, i16 %retval_0_3_0_0_0_load81_loc, i16 %retval_0_2_0_0_0_load75_loc, i16 %retval_0_1_0_0_0_load69_loc, i16 %retval_0_0_0_0_0_load63_loc, i16 %retval_0_3_0_0_0_load_loc, i16 %retval_0_2_0_0_0_load_loc, i16 %retval_0_1_0_0_0_load_loc, i16 %retval_0_0_0_0_0_load_loc, i16 %array_back2_weight_changes_loc, i16 %array_back2_weight_changes_4_loc, i16 %array_back2_weight_changes_5_loc, i16 %array_back2_weight_changes_6_loc, i16 %array_back2_bias_change_loc, i16 %array_back2_bias_change_2_loc, i16 %array_back1_weight_changes_loc, i16 %array_back1_weight_changes_4_loc, i16 %array_back1_weight_changes_5_loc, i16 %array_back1_weight_changes_6_loc, i16 %array_back1_bias_change_loc, i16 %array_back1_bias_change_2_loc"   --->   Operation 192 'call' 'targetBlock' <Predicate = (!icmp_ln65)> <Delay = 0.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.97>
ST_5 : Operation 193 [1/2] (0.97ns)   --->   "%targetBlock = call i1 @accelerator_Pipeline_VITIS_LOOP_69_4, i16 %bias_2_local_1_0_load, i16 %bias_2_local_0_load, i16 %bias_1_local_1_0_load, i16 %bias_1_local_0_load, i16 %w2_local_3_0_load, i16 %w2_local_2_0_load, i16 %w2_local_1_0_load, i16 %w2_local_0_load, i16 %w1_local_3_0_load, i16 %w1_local_2_0_load, i16 %w1_local_1_0_load, i16 %w1_local_0_load, i16 %mux_case_15664_load, i16 %mux_case_05560_load, i16 %mux_case_15456_load, i16 %mux_case_05352_load, i16 %mux_case_15248_load, i16 %mux_case_05144_load, i16 %mux_case_15040_load, i16 %mux_case_04936_load, i16 %mux_case_14832_load, i16 %mux_case_04728_load, i16 %mux_case_14624_load, i16 %mux_case_04520_load, i16 %retval_0_3_0_0_0_load, i16 %retval_0_2_0_0_0_load, i16 %retval_0_1_0_0_0_load, i16 %retval_0_0_0_0_0_load, i16 %training_read, i1 %cmp_i_i100, i16 %bias_2_local_1_1_loc, i16 %bias_2_local_193_loc, i16 %bias_1_local_1_1_loc, i16 %bias_1_local_191_loc, i16 %w2_local_3_1_loc, i16 %w2_local_2_1_loc, i16 %w2_local_1_1_loc, i16 %w2_local_189_loc, i16 %w1_local_3_1_loc, i16 %w1_local_2_1_loc, i16 %w1_local_1_1_loc, i16 %w1_local_187_loc, i16 %mux_case_15663_loc, i16 %mux_case_05559_loc, i16 %mux_case_15455_loc, i16 %mux_case_05351_loc, i16 %mux_case_15247_loc, i16 %mux_case_05143_loc, i16 %mux_case_15039_loc, i16 %mux_case_04935_loc, i16 %mux_case_14831_loc, i16 %mux_case_04727_loc, i16 %mux_case_14623_loc, i16 %mux_case_04519_loc, i16 %retval_0_3_0_0_0_load81_loc, i16 %retval_0_2_0_0_0_load75_loc, i16 %retval_0_1_0_0_0_load69_loc, i16 %retval_0_0_0_0_0_load63_loc, i16 %retval_0_3_0_0_0_load_loc, i16 %retval_0_2_0_0_0_load_loc, i16 %retval_0_1_0_0_0_load_loc, i16 %retval_0_0_0_0_0_load_loc, i16 %array_back2_weight_changes_loc, i16 %array_back2_weight_changes_4_loc, i16 %array_back2_weight_changes_5_loc, i16 %array_back2_weight_changes_6_loc, i16 %array_back2_bias_change_loc, i16 %array_back2_bias_change_2_loc, i16 %array_back1_weight_changes_loc, i16 %array_back1_weight_changes_4_loc, i16 %array_back1_weight_changes_5_loc, i16 %array_back1_weight_changes_6_loc, i16 %array_back1_bias_change_loc, i16 %array_back1_bias_change_2_loc"   --->   Operation 193 'call' 'targetBlock' <Predicate = true> <Delay = 0.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 1.74>
ST_6 : Operation 194 [1/1] (0.00ns)   --->   "%speclooptripcount_ln64 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 500, i64 250" [../accelerator.cpp:64]   --->   Operation 194 'speclooptripcount' 'speclooptripcount_ln64' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 195 [1/1] (0.00ns)   --->   "%specloopname_ln65 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [../accelerator.cpp:65]   --->   Operation 195 'specloopname' 'specloopname_ln65' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 196 [1/1] (0.00ns)   --->   "%bias_2_local_1_1_loc_load = load i16 %bias_2_local_1_1_loc"   --->   Operation 196 'load' 'bias_2_local_1_1_loc_load' <Predicate = (!icmp_ln65 & targetBlock)> <Delay = 0.00>
ST_6 : Operation 197 [1/1] (0.00ns)   --->   "%bias_2_local_193_loc_load = load i16 %bias_2_local_193_loc"   --->   Operation 197 'load' 'bias_2_local_193_loc_load' <Predicate = (!icmp_ln65 & targetBlock)> <Delay = 0.00>
ST_6 : Operation 198 [1/1] (0.00ns)   --->   "%bias_1_local_1_1_loc_load = load i16 %bias_1_local_1_1_loc"   --->   Operation 198 'load' 'bias_1_local_1_1_loc_load' <Predicate = (!icmp_ln65 & targetBlock)> <Delay = 0.00>
ST_6 : Operation 199 [1/1] (0.00ns)   --->   "%bias_1_local_191_loc_load = load i16 %bias_1_local_191_loc"   --->   Operation 199 'load' 'bias_1_local_191_loc_load' <Predicate = (!icmp_ln65 & targetBlock)> <Delay = 0.00>
ST_6 : Operation 200 [1/1] (0.00ns)   --->   "%w2_local_3_1_loc_load = load i16 %w2_local_3_1_loc"   --->   Operation 200 'load' 'w2_local_3_1_loc_load' <Predicate = (!icmp_ln65 & targetBlock)> <Delay = 0.00>
ST_6 : Operation 201 [1/1] (0.00ns)   --->   "%w2_local_2_1_loc_load = load i16 %w2_local_2_1_loc"   --->   Operation 201 'load' 'w2_local_2_1_loc_load' <Predicate = (!icmp_ln65 & targetBlock)> <Delay = 0.00>
ST_6 : Operation 202 [1/1] (0.00ns)   --->   "%w2_local_1_1_loc_load = load i16 %w2_local_1_1_loc"   --->   Operation 202 'load' 'w2_local_1_1_loc_load' <Predicate = (!icmp_ln65 & targetBlock)> <Delay = 0.00>
ST_6 : Operation 203 [1/1] (0.00ns)   --->   "%w2_local_189_loc_load = load i16 %w2_local_189_loc"   --->   Operation 203 'load' 'w2_local_189_loc_load' <Predicate = (!icmp_ln65 & targetBlock)> <Delay = 0.00>
ST_6 : Operation 204 [1/1] (0.00ns)   --->   "%w1_local_3_1_loc_load = load i16 %w1_local_3_1_loc"   --->   Operation 204 'load' 'w1_local_3_1_loc_load' <Predicate = (!icmp_ln65 & targetBlock)> <Delay = 0.00>
ST_6 : Operation 205 [1/1] (0.00ns)   --->   "%w1_local_2_1_loc_load = load i16 %w1_local_2_1_loc"   --->   Operation 205 'load' 'w1_local_2_1_loc_load' <Predicate = (!icmp_ln65 & targetBlock)> <Delay = 0.00>
ST_6 : Operation 206 [1/1] (0.00ns)   --->   "%w1_local_1_1_loc_load = load i16 %w1_local_1_1_loc"   --->   Operation 206 'load' 'w1_local_1_1_loc_load' <Predicate = (!icmp_ln65 & targetBlock)> <Delay = 0.00>
ST_6 : Operation 207 [1/1] (0.00ns)   --->   "%w1_local_187_loc_load = load i16 %w1_local_187_loc"   --->   Operation 207 'load' 'w1_local_187_loc_load' <Predicate = (!icmp_ln65 & targetBlock)> <Delay = 0.00>
ST_6 : Operation 208 [1/1] (0.00ns)   --->   "%mux_case_15663_loc_load = load i16 %mux_case_15663_loc"   --->   Operation 208 'load' 'mux_case_15663_loc_load' <Predicate = (!icmp_ln65 & targetBlock)> <Delay = 0.00>
ST_6 : Operation 209 [1/1] (0.00ns)   --->   "%mux_case_05559_loc_load = load i16 %mux_case_05559_loc"   --->   Operation 209 'load' 'mux_case_05559_loc_load' <Predicate = (!icmp_ln65 & targetBlock)> <Delay = 0.00>
ST_6 : Operation 210 [1/1] (0.00ns)   --->   "%mux_case_15455_loc_load = load i16 %mux_case_15455_loc"   --->   Operation 210 'load' 'mux_case_15455_loc_load' <Predicate = (!icmp_ln65 & targetBlock)> <Delay = 0.00>
ST_6 : Operation 211 [1/1] (0.00ns)   --->   "%mux_case_05351_loc_load = load i16 %mux_case_05351_loc"   --->   Operation 211 'load' 'mux_case_05351_loc_load' <Predicate = (!icmp_ln65 & targetBlock)> <Delay = 0.00>
ST_6 : Operation 212 [1/1] (0.00ns)   --->   "%mux_case_15247_loc_load = load i16 %mux_case_15247_loc"   --->   Operation 212 'load' 'mux_case_15247_loc_load' <Predicate = (!icmp_ln65 & targetBlock)> <Delay = 0.00>
ST_6 : Operation 213 [1/1] (0.00ns)   --->   "%mux_case_05143_loc_load = load i16 %mux_case_05143_loc"   --->   Operation 213 'load' 'mux_case_05143_loc_load' <Predicate = (!icmp_ln65 & targetBlock)> <Delay = 0.00>
ST_6 : Operation 214 [1/1] (0.00ns)   --->   "%mux_case_15039_loc_load = load i16 %mux_case_15039_loc"   --->   Operation 214 'load' 'mux_case_15039_loc_load' <Predicate = (!icmp_ln65 & targetBlock)> <Delay = 0.00>
ST_6 : Operation 215 [1/1] (0.00ns)   --->   "%mux_case_04935_loc_load = load i16 %mux_case_04935_loc"   --->   Operation 215 'load' 'mux_case_04935_loc_load' <Predicate = (!icmp_ln65 & targetBlock)> <Delay = 0.00>
ST_6 : Operation 216 [1/1] (0.00ns)   --->   "%mux_case_14831_loc_load = load i16 %mux_case_14831_loc"   --->   Operation 216 'load' 'mux_case_14831_loc_load' <Predicate = (!icmp_ln65 & targetBlock)> <Delay = 0.00>
ST_6 : Operation 217 [1/1] (0.00ns)   --->   "%mux_case_04727_loc_load = load i16 %mux_case_04727_loc"   --->   Operation 217 'load' 'mux_case_04727_loc_load' <Predicate = (!icmp_ln65 & targetBlock)> <Delay = 0.00>
ST_6 : Operation 218 [1/1] (0.00ns)   --->   "%mux_case_14623_loc_load = load i16 %mux_case_14623_loc"   --->   Operation 218 'load' 'mux_case_14623_loc_load' <Predicate = (!icmp_ln65 & targetBlock)> <Delay = 0.00>
ST_6 : Operation 219 [1/1] (0.00ns)   --->   "%mux_case_04519_loc_load = load i16 %mux_case_04519_loc"   --->   Operation 219 'load' 'mux_case_04519_loc_load' <Predicate = (!icmp_ln65 & targetBlock)> <Delay = 0.00>
ST_6 : Operation 220 [1/1] (0.00ns)   --->   "%retval_0_3_0_0_0_load_3 = load i16 %retval_0_3_0_0_0_load81_loc"   --->   Operation 220 'load' 'retval_0_3_0_0_0_load_3' <Predicate = (!icmp_ln65 & targetBlock)> <Delay = 0.00>
ST_6 : Operation 221 [1/1] (0.00ns)   --->   "%retval_0_2_0_0_0_load_3 = load i16 %retval_0_2_0_0_0_load75_loc"   --->   Operation 221 'load' 'retval_0_2_0_0_0_load_3' <Predicate = (!icmp_ln65 & targetBlock)> <Delay = 0.00>
ST_6 : Operation 222 [1/1] (0.00ns)   --->   "%retval_0_1_0_0_0_load_3 = load i16 %retval_0_1_0_0_0_load69_loc"   --->   Operation 222 'load' 'retval_0_1_0_0_0_load_3' <Predicate = (!icmp_ln65 & targetBlock)> <Delay = 0.00>
ST_6 : Operation 223 [1/1] (0.00ns)   --->   "%retval_0_0_0_0_0_load_3 = load i16 %retval_0_0_0_0_0_load63_loc"   --->   Operation 223 'load' 'retval_0_0_0_0_0_load_3' <Predicate = (!icmp_ln65 & targetBlock)> <Delay = 0.00>
ST_6 : Operation 224 [1/1] (0.00ns)   --->   "%retval_0_3_0_0_0_load_4 = load i16 %retval_0_3_0_0_0_load_loc"   --->   Operation 224 'load' 'retval_0_3_0_0_0_load_4' <Predicate = (!icmp_ln65 & !targetBlock)> <Delay = 0.00>
ST_6 : Operation 225 [1/1] (0.00ns)   --->   "%retval_0_2_0_0_0_load_4 = load i16 %retval_0_2_0_0_0_load_loc"   --->   Operation 225 'load' 'retval_0_2_0_0_0_load_4' <Predicate = (!icmp_ln65 & !targetBlock)> <Delay = 0.00>
ST_6 : Operation 226 [1/1] (0.00ns)   --->   "%retval_0_1_0_0_0_load_4 = load i16 %retval_0_1_0_0_0_load_loc"   --->   Operation 226 'load' 'retval_0_1_0_0_0_load_4' <Predicate = (!icmp_ln65 & !targetBlock)> <Delay = 0.00>
ST_6 : Operation 227 [1/1] (0.00ns)   --->   "%retval_0_0_0_0_0_load_4 = load i16 %retval_0_0_0_0_0_load_loc"   --->   Operation 227 'load' 'retval_0_0_0_0_0_load_4' <Predicate = (!icmp_ln65 & !targetBlock)> <Delay = 0.00>
ST_6 : Operation 228 [1/1] (0.00ns)   --->   "%array_back2_weight_changes_loc_load = load i16 %array_back2_weight_changes_loc"   --->   Operation 228 'load' 'array_back2_weight_changes_loc_load' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 229 [1/1] (0.00ns)   --->   "%array_back2_weight_changes_4_loc_load = load i16 %array_back2_weight_changes_4_loc"   --->   Operation 229 'load' 'array_back2_weight_changes_4_loc_load' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 230 [1/1] (0.00ns)   --->   "%array_back2_weight_changes_5_loc_load = load i16 %array_back2_weight_changes_5_loc"   --->   Operation 230 'load' 'array_back2_weight_changes_5_loc_load' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 231 [1/1] (0.00ns)   --->   "%array_back2_weight_changes_6_loc_load = load i16 %array_back2_weight_changes_6_loc"   --->   Operation 231 'load' 'array_back2_weight_changes_6_loc_load' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 232 [1/1] (0.00ns)   --->   "%array_back2_bias_change_loc_load = load i16 %array_back2_bias_change_loc"   --->   Operation 232 'load' 'array_back2_bias_change_loc_load' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 233 [1/1] (0.00ns)   --->   "%array_back2_bias_change_2_loc_load = load i16 %array_back2_bias_change_2_loc"   --->   Operation 233 'load' 'array_back2_bias_change_2_loc_load' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 234 [1/1] (0.00ns)   --->   "%array_back1_weight_changes_loc_load = load i16 %array_back1_weight_changes_loc"   --->   Operation 234 'load' 'array_back1_weight_changes_loc_load' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 235 [1/1] (0.00ns)   --->   "%array_back1_weight_changes_4_loc_load = load i16 %array_back1_weight_changes_4_loc"   --->   Operation 235 'load' 'array_back1_weight_changes_4_loc_load' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 236 [1/1] (0.00ns)   --->   "%array_back1_weight_changes_5_loc_load = load i16 %array_back1_weight_changes_5_loc"   --->   Operation 236 'load' 'array_back1_weight_changes_5_loc_load' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 237 [1/1] (0.00ns)   --->   "%array_back1_weight_changes_6_loc_load = load i16 %array_back1_weight_changes_6_loc"   --->   Operation 237 'load' 'array_back1_weight_changes_6_loc_load' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 238 [1/1] (0.00ns)   --->   "%array_back1_bias_change_loc_load = load i16 %array_back1_bias_change_loc"   --->   Operation 238 'load' 'array_back1_bias_change_loc_load' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 239 [1/1] (0.00ns)   --->   "%array_back1_bias_change_2_loc_load = load i16 %array_back1_bias_change_2_loc"   --->   Operation 239 'load' 'array_back1_bias_change_2_loc_load' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 240 [1/1] (0.42ns)   --->   "%select_ln69 = select i1 %targetBlock, i16 %bias_2_local_1_1_loc_load, i16 %array_back2_bias_change_2_loc_load" [../accelerator.cpp:69]   --->   Operation 240 'select' 'select_ln69' <Predicate = (!icmp_ln65)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 241 [1/1] (0.42ns)   --->   "%select_ln69_1 = select i1 %targetBlock, i16 %bias_2_local_193_loc_load, i16 %array_back2_bias_change_loc_load" [../accelerator.cpp:69]   --->   Operation 241 'select' 'select_ln69_1' <Predicate = (!icmp_ln65)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 242 [1/1] (0.42ns)   --->   "%select_ln69_2 = select i1 %targetBlock, i16 %bias_1_local_1_1_loc_load, i16 %array_back1_bias_change_2_loc_load" [../accelerator.cpp:69]   --->   Operation 242 'select' 'select_ln69_2' <Predicate = (!icmp_ln65)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 243 [1/1] (0.42ns)   --->   "%select_ln69_3 = select i1 %targetBlock, i16 %bias_1_local_191_loc_load, i16 %array_back1_bias_change_loc_load" [../accelerator.cpp:69]   --->   Operation 243 'select' 'select_ln69_3' <Predicate = (!icmp_ln65)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 244 [1/1] (0.42ns)   --->   "%select_ln69_4 = select i1 %targetBlock, i16 %w2_local_3_1_loc_load, i16 %array_back2_weight_changes_6_loc_load" [../accelerator.cpp:69]   --->   Operation 244 'select' 'select_ln69_4' <Predicate = (!icmp_ln65)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 245 [1/1] (0.42ns)   --->   "%select_ln69_5 = select i1 %targetBlock, i16 %w2_local_2_1_loc_load, i16 %array_back2_weight_changes_5_loc_load" [../accelerator.cpp:69]   --->   Operation 245 'select' 'select_ln69_5' <Predicate = (!icmp_ln65)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 246 [1/1] (0.42ns)   --->   "%select_ln69_6 = select i1 %targetBlock, i16 %w2_local_1_1_loc_load, i16 %array_back2_weight_changes_4_loc_load" [../accelerator.cpp:69]   --->   Operation 246 'select' 'select_ln69_6' <Predicate = (!icmp_ln65)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 247 [1/1] (0.42ns)   --->   "%select_ln69_7 = select i1 %targetBlock, i16 %w2_local_189_loc_load, i16 %array_back2_weight_changes_loc_load" [../accelerator.cpp:69]   --->   Operation 247 'select' 'select_ln69_7' <Predicate = (!icmp_ln65)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 248 [1/1] (0.42ns)   --->   "%select_ln69_8 = select i1 %targetBlock, i16 %w1_local_3_1_loc_load, i16 %array_back1_weight_changes_6_loc_load" [../accelerator.cpp:69]   --->   Operation 248 'select' 'select_ln69_8' <Predicate = (!icmp_ln65)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 249 [1/1] (0.42ns)   --->   "%select_ln69_9 = select i1 %targetBlock, i16 %w1_local_2_1_loc_load, i16 %array_back1_weight_changes_5_loc_load" [../accelerator.cpp:69]   --->   Operation 249 'select' 'select_ln69_9' <Predicate = (!icmp_ln65)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 250 [1/1] (0.42ns)   --->   "%select_ln69_10 = select i1 %targetBlock, i16 %w1_local_1_1_loc_load, i16 %array_back1_weight_changes_4_loc_load" [../accelerator.cpp:69]   --->   Operation 250 'select' 'select_ln69_10' <Predicate = (!icmp_ln65)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 251 [1/1] (0.42ns)   --->   "%select_ln69_11 = select i1 %targetBlock, i16 %w1_local_187_loc_load, i16 %array_back1_weight_changes_loc_load" [../accelerator.cpp:69]   --->   Operation 251 'select' 'select_ln69_11' <Predicate = (!icmp_ln65)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 252 [1/1] (0.42ns)   --->   "%select_ln69_12 = select i1 %targetBlock, i16 %mux_case_15663_loc_load, i16 %array_back2_weight_changes_6_loc_load" [../accelerator.cpp:69]   --->   Operation 252 'select' 'select_ln69_12' <Predicate = (!icmp_ln65)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 253 [1/1] (0.42ns)   --->   "%select_ln69_13 = select i1 %targetBlock, i16 %mux_case_05559_loc_load, i16 %array_back2_weight_changes_4_loc_load" [../accelerator.cpp:69]   --->   Operation 253 'select' 'select_ln69_13' <Predicate = (!icmp_ln65)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 254 [1/1] (0.42ns)   --->   "%select_ln69_14 = select i1 %targetBlock, i16 %mux_case_15455_loc_load, i16 %array_back2_weight_changes_5_loc_load" [../accelerator.cpp:69]   --->   Operation 254 'select' 'select_ln69_14' <Predicate = (!icmp_ln65)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 255 [1/1] (0.42ns)   --->   "%select_ln69_15 = select i1 %targetBlock, i16 %mux_case_05351_loc_load, i16 %array_back2_weight_changes_loc_load" [../accelerator.cpp:69]   --->   Operation 255 'select' 'select_ln69_15' <Predicate = (!icmp_ln65)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 256 [1/1] (0.42ns)   --->   "%select_ln69_16 = select i1 %targetBlock, i16 %mux_case_15247_loc_load, i16 %array_back1_weight_changes_6_loc_load" [../accelerator.cpp:69]   --->   Operation 256 'select' 'select_ln69_16' <Predicate = (!icmp_ln65)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 257 [1/1] (0.42ns)   --->   "%select_ln69_17 = select i1 %targetBlock, i16 %mux_case_05143_loc_load, i16 %array_back1_weight_changes_4_loc_load" [../accelerator.cpp:69]   --->   Operation 257 'select' 'select_ln69_17' <Predicate = (!icmp_ln65)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 258 [1/1] (0.42ns)   --->   "%select_ln69_18 = select i1 %targetBlock, i16 %mux_case_15039_loc_load, i16 %array_back1_weight_changes_5_loc_load" [../accelerator.cpp:69]   --->   Operation 258 'select' 'select_ln69_18' <Predicate = (!icmp_ln65)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 259 [1/1] (0.42ns)   --->   "%select_ln69_19 = select i1 %targetBlock, i16 %mux_case_04935_loc_load, i16 %array_back1_weight_changes_loc_load" [../accelerator.cpp:69]   --->   Operation 259 'select' 'select_ln69_19' <Predicate = (!icmp_ln65)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 260 [1/1] (0.42ns)   --->   "%select_ln69_20 = select i1 %targetBlock, i16 %mux_case_14831_loc_load, i16 %array_back2_bias_change_2_loc_load" [../accelerator.cpp:69]   --->   Operation 260 'select' 'select_ln69_20' <Predicate = (!icmp_ln65)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 261 [1/1] (0.42ns)   --->   "%select_ln69_21 = select i1 %targetBlock, i16 %mux_case_04727_loc_load, i16 %array_back2_bias_change_loc_load" [../accelerator.cpp:69]   --->   Operation 261 'select' 'select_ln69_21' <Predicate = (!icmp_ln65)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 262 [1/1] (0.42ns)   --->   "%select_ln69_22 = select i1 %targetBlock, i16 %mux_case_14623_loc_load, i16 %array_back1_bias_change_2_loc_load" [../accelerator.cpp:69]   --->   Operation 262 'select' 'select_ln69_22' <Predicate = (!icmp_ln65)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 263 [1/1] (0.42ns)   --->   "%select_ln69_23 = select i1 %targetBlock, i16 %mux_case_04519_loc_load, i16 %array_back1_bias_change_loc_load" [../accelerator.cpp:69]   --->   Operation 263 'select' 'select_ln69_23' <Predicate = (!icmp_ln65)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 264 [1/1] (0.42ns)   --->   "%select_ln69_24 = select i1 %targetBlock, i16 %retval_0_3_0_0_0_load_3, i16 %retval_0_3_0_0_0_load_4" [../accelerator.cpp:69]   --->   Operation 264 'select' 'select_ln69_24' <Predicate = (!icmp_ln65)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 265 [1/1] (0.42ns)   --->   "%select_ln69_25 = select i1 %targetBlock, i16 %retval_0_2_0_0_0_load_3, i16 %retval_0_2_0_0_0_load_4" [../accelerator.cpp:69]   --->   Operation 265 'select' 'select_ln69_25' <Predicate = (!icmp_ln65)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 266 [1/1] (0.42ns)   --->   "%select_ln69_26 = select i1 %targetBlock, i16 %retval_0_1_0_0_0_load_3, i16 %retval_0_1_0_0_0_load_4" [../accelerator.cpp:69]   --->   Operation 266 'select' 'select_ln69_26' <Predicate = (!icmp_ln65)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 267 [1/1] (0.42ns)   --->   "%select_ln69_27 = select i1 %targetBlock, i16 %retval_0_0_0_0_0_load_3, i16 %retval_0_0_0_0_0_load_4" [../accelerator.cpp:69]   --->   Operation 267 'select' 'select_ln69_27' <Predicate = (!icmp_ln65)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 268 [1/1] (0.48ns)   --->   "%br_ln0 = br i1 %cmp_i_i100, void %for.inc297, void %VITIS_LOOP_156_9"   --->   Operation 268 'br' 'br_ln0' <Predicate = (!icmp_ln65)> <Delay = 0.48>
ST_6 : Operation 269 [1/1] (0.48ns)   --->   "%store_ln69 = store i16 %select_ln69_12, i16 %mux_case_15664" [../accelerator.cpp:69]   --->   Operation 269 'store' 'store_ln69' <Predicate = (!icmp_ln65 & !cmp_i_i100)> <Delay = 0.48>
ST_6 : Operation 270 [1/1] (0.48ns)   --->   "%store_ln69 = store i16 %select_ln69_13, i16 %mux_case_05560" [../accelerator.cpp:69]   --->   Operation 270 'store' 'store_ln69' <Predicate = (!icmp_ln65 & !cmp_i_i100)> <Delay = 0.48>
ST_6 : Operation 271 [1/1] (0.48ns)   --->   "%store_ln69 = store i16 %select_ln69_14, i16 %mux_case_15456" [../accelerator.cpp:69]   --->   Operation 271 'store' 'store_ln69' <Predicate = (!icmp_ln65 & !cmp_i_i100)> <Delay = 0.48>
ST_6 : Operation 272 [1/1] (0.48ns)   --->   "%store_ln69 = store i16 %select_ln69_15, i16 %mux_case_05352" [../accelerator.cpp:69]   --->   Operation 272 'store' 'store_ln69' <Predicate = (!icmp_ln65 & !cmp_i_i100)> <Delay = 0.48>
ST_6 : Operation 273 [1/1] (0.48ns)   --->   "%store_ln69 = store i16 %select_ln69_16, i16 %mux_case_15248" [../accelerator.cpp:69]   --->   Operation 273 'store' 'store_ln69' <Predicate = (!icmp_ln65 & !cmp_i_i100)> <Delay = 0.48>
ST_6 : Operation 274 [1/1] (0.48ns)   --->   "%store_ln69 = store i16 %select_ln69_17, i16 %mux_case_05144" [../accelerator.cpp:69]   --->   Operation 274 'store' 'store_ln69' <Predicate = (!icmp_ln65 & !cmp_i_i100)> <Delay = 0.48>
ST_6 : Operation 275 [1/1] (0.48ns)   --->   "%store_ln69 = store i16 %select_ln69_18, i16 %mux_case_15040" [../accelerator.cpp:69]   --->   Operation 275 'store' 'store_ln69' <Predicate = (!icmp_ln65 & !cmp_i_i100)> <Delay = 0.48>
ST_6 : Operation 276 [1/1] (0.48ns)   --->   "%store_ln69 = store i16 %select_ln69_19, i16 %mux_case_04936" [../accelerator.cpp:69]   --->   Operation 276 'store' 'store_ln69' <Predicate = (!icmp_ln65 & !cmp_i_i100)> <Delay = 0.48>
ST_6 : Operation 277 [1/1] (0.48ns)   --->   "%store_ln69 = store i16 %select_ln69_20, i16 %mux_case_14832" [../accelerator.cpp:69]   --->   Operation 277 'store' 'store_ln69' <Predicate = (!icmp_ln65 & !cmp_i_i100)> <Delay = 0.48>
ST_6 : Operation 278 [1/1] (0.48ns)   --->   "%store_ln69 = store i16 %select_ln69_21, i16 %mux_case_04728" [../accelerator.cpp:69]   --->   Operation 278 'store' 'store_ln69' <Predicate = (!icmp_ln65 & !cmp_i_i100)> <Delay = 0.48>
ST_6 : Operation 279 [1/1] (0.48ns)   --->   "%store_ln69 = store i16 %select_ln69_22, i16 %mux_case_14624" [../accelerator.cpp:69]   --->   Operation 279 'store' 'store_ln69' <Predicate = (!icmp_ln65 & !cmp_i_i100)> <Delay = 0.48>
ST_6 : Operation 280 [1/1] (0.48ns)   --->   "%store_ln69 = store i16 %select_ln69_23, i16 %mux_case_04520" [../accelerator.cpp:69]   --->   Operation 280 'store' 'store_ln69' <Predicate = (!icmp_ln65 & !cmp_i_i100)> <Delay = 0.48>
ST_6 : Operation 281 [1/1] (0.00ns)   --->   "%store_ln69 = store i16 %select_ln69_24, i16 %retval_0_3_0_0_0_load82" [../accelerator.cpp:69]   --->   Operation 281 'store' 'store_ln69' <Predicate = (!icmp_ln65 & !cmp_i_i100)> <Delay = 0.00>
ST_6 : Operation 282 [1/1] (0.00ns)   --->   "%store_ln69 = store i16 %select_ln69_25, i16 %retval_0_2_0_0_0_load76" [../accelerator.cpp:69]   --->   Operation 282 'store' 'store_ln69' <Predicate = (!icmp_ln65 & !cmp_i_i100)> <Delay = 0.00>
ST_6 : Operation 283 [1/1] (0.00ns)   --->   "%store_ln69 = store i16 %select_ln69_26, i16 %retval_0_1_0_0_0_load70" [../accelerator.cpp:69]   --->   Operation 283 'store' 'store_ln69' <Predicate = (!icmp_ln65 & !cmp_i_i100)> <Delay = 0.00>
ST_6 : Operation 284 [1/1] (0.00ns)   --->   "%store_ln69 = store i16 %select_ln69_27, i16 %retval_0_0_0_0_0_load64" [../accelerator.cpp:69]   --->   Operation 284 'store' 'store_ln69' <Predicate = (!icmp_ln65 & !cmp_i_i100)> <Delay = 0.00>
ST_6 : Operation 285 [1/1] (0.48ns)   --->   "%store_ln69 = store i16 %select_ln69, i16 %bias_2_local_1_0" [../accelerator.cpp:69]   --->   Operation 285 'store' 'store_ln69' <Predicate = (!icmp_ln65 & !cmp_i_i100)> <Delay = 0.48>
ST_6 : Operation 286 [1/1] (0.48ns)   --->   "%store_ln69 = store i16 %select_ln69_1, i16 %bias_2_local_0" [../accelerator.cpp:69]   --->   Operation 286 'store' 'store_ln69' <Predicate = (!icmp_ln65 & !cmp_i_i100)> <Delay = 0.48>
ST_6 : Operation 287 [1/1] (0.48ns)   --->   "%store_ln69 = store i16 %select_ln69_2, i16 %bias_1_local_1_0" [../accelerator.cpp:69]   --->   Operation 287 'store' 'store_ln69' <Predicate = (!icmp_ln65 & !cmp_i_i100)> <Delay = 0.48>
ST_6 : Operation 288 [1/1] (0.48ns)   --->   "%store_ln69 = store i16 %select_ln69_3, i16 %bias_1_local_0" [../accelerator.cpp:69]   --->   Operation 288 'store' 'store_ln69' <Predicate = (!icmp_ln65 & !cmp_i_i100)> <Delay = 0.48>
ST_6 : Operation 289 [1/1] (0.48ns)   --->   "%store_ln69 = store i16 %select_ln69_4, i16 %w2_local_3_0" [../accelerator.cpp:69]   --->   Operation 289 'store' 'store_ln69' <Predicate = (!icmp_ln65 & !cmp_i_i100)> <Delay = 0.48>
ST_6 : Operation 290 [1/1] (0.48ns)   --->   "%store_ln69 = store i16 %select_ln69_5, i16 %w2_local_2_0" [../accelerator.cpp:69]   --->   Operation 290 'store' 'store_ln69' <Predicate = (!icmp_ln65 & !cmp_i_i100)> <Delay = 0.48>
ST_6 : Operation 291 [1/1] (0.48ns)   --->   "%store_ln69 = store i16 %select_ln69_6, i16 %w2_local_1_0" [../accelerator.cpp:69]   --->   Operation 291 'store' 'store_ln69' <Predicate = (!icmp_ln65 & !cmp_i_i100)> <Delay = 0.48>
ST_6 : Operation 292 [1/1] (0.48ns)   --->   "%store_ln69 = store i16 %select_ln69_7, i16 %w2_local_0" [../accelerator.cpp:69]   --->   Operation 292 'store' 'store_ln69' <Predicate = (!icmp_ln65 & !cmp_i_i100)> <Delay = 0.48>
ST_6 : Operation 293 [1/1] (0.48ns)   --->   "%store_ln69 = store i16 %select_ln69_8, i16 %w1_local_3_0" [../accelerator.cpp:69]   --->   Operation 293 'store' 'store_ln69' <Predicate = (!icmp_ln65 & !cmp_i_i100)> <Delay = 0.48>
ST_6 : Operation 294 [1/1] (0.48ns)   --->   "%store_ln69 = store i16 %select_ln69_9, i16 %w1_local_2_0" [../accelerator.cpp:69]   --->   Operation 294 'store' 'store_ln69' <Predicate = (!icmp_ln65 & !cmp_i_i100)> <Delay = 0.48>
ST_6 : Operation 295 [1/1] (0.48ns)   --->   "%store_ln69 = store i16 %select_ln69_10, i16 %w1_local_1_0" [../accelerator.cpp:69]   --->   Operation 295 'store' 'store_ln69' <Predicate = (!icmp_ln65 & !cmp_i_i100)> <Delay = 0.48>
ST_6 : Operation 296 [1/1] (0.48ns)   --->   "%store_ln69 = store i16 %select_ln69_11, i16 %w1_local_0" [../accelerator.cpp:69]   --->   Operation 296 'store' 'store_ln69' <Predicate = (!icmp_ln65 & !cmp_i_i100)> <Delay = 0.48>
ST_6 : Operation 297 [1/1] (0.48ns)   --->   "%store_ln64 = store i9 %i_2, i9 %i" [../accelerator.cpp:64]   --->   Operation 297 'store' 'store_ln64' <Predicate = (!icmp_ln65 & !cmp_i_i100)> <Delay = 0.48>
ST_6 : Operation 298 [1/1] (0.00ns)   --->   "%br_ln65 = br void %VITIS_LOOP_69_4" [../accelerator.cpp:65]   --->   Operation 298 'br' 'br_ln65' <Predicate = (!icmp_ln65 & !cmp_i_i100)> <Delay = 0.00>
ST_6 : Operation 299 [1/1] (0.00ns)   --->   "%mux_case_156 = phi i16 %mux_case_15664_load, void %VITIS_LOOP_69_4, i16 %select_ln69_12, void %VITIS_LOOP_69_4.split" [../accelerator.cpp:69]   --->   Operation 299 'phi' 'mux_case_156' <Predicate = (cmp_i_i100) | (icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 300 [1/1] (0.00ns)   --->   "%mux_case_055 = phi i16 %mux_case_05560_load, void %VITIS_LOOP_69_4, i16 %select_ln69_13, void %VITIS_LOOP_69_4.split" [../accelerator.cpp:69]   --->   Operation 300 'phi' 'mux_case_055' <Predicate = (cmp_i_i100) | (icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 301 [1/1] (0.00ns)   --->   "%mux_case_154 = phi i16 %mux_case_15456_load, void %VITIS_LOOP_69_4, i16 %select_ln69_14, void %VITIS_LOOP_69_4.split" [../accelerator.cpp:69]   --->   Operation 301 'phi' 'mux_case_154' <Predicate = (cmp_i_i100) | (icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 302 [1/1] (0.00ns)   --->   "%mux_case_053 = phi i16 %mux_case_05352_load, void %VITIS_LOOP_69_4, i16 %select_ln69_15, void %VITIS_LOOP_69_4.split" [../accelerator.cpp:69]   --->   Operation 302 'phi' 'mux_case_053' <Predicate = (cmp_i_i100) | (icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 303 [1/1] (0.00ns)   --->   "%mux_case_152 = phi i16 %mux_case_15248_load, void %VITIS_LOOP_69_4, i16 %select_ln69_16, void %VITIS_LOOP_69_4.split" [../accelerator.cpp:69]   --->   Operation 303 'phi' 'mux_case_152' <Predicate = (cmp_i_i100) | (icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 304 [1/1] (0.00ns)   --->   "%mux_case_051 = phi i16 %mux_case_05144_load, void %VITIS_LOOP_69_4, i16 %select_ln69_17, void %VITIS_LOOP_69_4.split" [../accelerator.cpp:69]   --->   Operation 304 'phi' 'mux_case_051' <Predicate = (cmp_i_i100) | (icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 305 [1/1] (0.00ns)   --->   "%mux_case_150 = phi i16 %mux_case_15040_load, void %VITIS_LOOP_69_4, i16 %select_ln69_18, void %VITIS_LOOP_69_4.split" [../accelerator.cpp:69]   --->   Operation 305 'phi' 'mux_case_150' <Predicate = (cmp_i_i100) | (icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 306 [1/1] (0.00ns)   --->   "%mux_case_049 = phi i16 %mux_case_04936_load, void %VITIS_LOOP_69_4, i16 %select_ln69_19, void %VITIS_LOOP_69_4.split" [../accelerator.cpp:69]   --->   Operation 306 'phi' 'mux_case_049' <Predicate = (cmp_i_i100) | (icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 307 [1/1] (0.00ns)   --->   "%mux_case_148 = phi i16 %mux_case_14832_load, void %VITIS_LOOP_69_4, i16 %select_ln69_20, void %VITIS_LOOP_69_4.split" [../accelerator.cpp:69]   --->   Operation 307 'phi' 'mux_case_148' <Predicate = (cmp_i_i100) | (icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 308 [1/1] (0.00ns)   --->   "%mux_case_047 = phi i16 %mux_case_04728_load, void %VITIS_LOOP_69_4, i16 %select_ln69_21, void %VITIS_LOOP_69_4.split" [../accelerator.cpp:69]   --->   Operation 308 'phi' 'mux_case_047' <Predicate = (cmp_i_i100) | (icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 309 [1/1] (0.00ns)   --->   "%mux_case_146 = phi i16 %mux_case_14624_load, void %VITIS_LOOP_69_4, i16 %select_ln69_22, void %VITIS_LOOP_69_4.split" [../accelerator.cpp:69]   --->   Operation 309 'phi' 'mux_case_146' <Predicate = (cmp_i_i100) | (icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 310 [1/1] (0.00ns)   --->   "%mux_case_045 = phi i16 %mux_case_04520_load, void %VITIS_LOOP_69_4, i16 %select_ln69_23, void %VITIS_LOOP_69_4.split" [../accelerator.cpp:69]   --->   Operation 310 'phi' 'mux_case_045' <Predicate = (cmp_i_i100) | (icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 311 [2/2] (0.84ns)   --->   "%call_ln69 = call void @accelerator_Pipeline_VITIS_LOOP_156_9, i16 %mux_case_146, i16 %mux_case_045, i16 %mux_case_148, i16 %mux_case_047, i16 %mux_case_150, i16 %mux_case_049, i16 %mux_case_152, i16 %mux_case_051, i16 %mux_case_154, i16 %mux_case_053, i16 %mux_case_156, i16 %mux_case_055, i16 %retval_4_1_0_0_0_load107_loc, i16 %retval_4_0_0_0_0_load105_loc, i16 %retval_3_1_0_0_0_load103_loc, i16 %retval_3_0_0_0_0_load101_loc, i16 %retval_2_1_1_0_0_0_load99_loc, i16 %retval_2_1_0_0_0_0_load97_loc, i16 %retval_2_0_1_0_0_0_load95_loc, i16 %retval_2_0_0_0_0_0_load93_loc, i16 %retval_1_1_1_0_0_0_load91_loc, i16 %retval_1_1_0_0_0_0_load89_loc, i16 %retval_1_0_1_0_0_0_load87_loc, i16 %retval_1_0_0_0_0_0_load85_loc" [../accelerator.cpp:69]   --->   Operation 311 'call' 'call_ln69' <Predicate = (cmp_i_i100) | (icmp_ln65)> <Delay = 0.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 1.60>
ST_7 : Operation 312 [1/1] (0.00ns)   --->   "%retval_0_3_0_0_0_load_lcssa_lcssa = phi i16 %retval_0_3_0_0_0_load, void %VITIS_LOOP_69_4, i16 %select_ln69_24, void %VITIS_LOOP_69_4.split" [../accelerator.cpp:69]   --->   Operation 312 'phi' 'retval_0_3_0_0_0_load_lcssa_lcssa' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 313 [1/1] (0.00ns)   --->   "%retval_0_2_0_0_0_load_lcssa_lcssa = phi i16 %retval_0_2_0_0_0_load, void %VITIS_LOOP_69_4, i16 %select_ln69_25, void %VITIS_LOOP_69_4.split" [../accelerator.cpp:69]   --->   Operation 313 'phi' 'retval_0_2_0_0_0_load_lcssa_lcssa' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 314 [1/1] (0.00ns)   --->   "%retval_0_1_0_0_0_load_lcssa_lcssa = phi i16 %retval_0_1_0_0_0_load, void %VITIS_LOOP_69_4, i16 %select_ln69_26, void %VITIS_LOOP_69_4.split" [../accelerator.cpp:69]   --->   Operation 314 'phi' 'retval_0_1_0_0_0_load_lcssa_lcssa' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 315 [1/1] (0.00ns)   --->   "%retval_0_0_0_0_0_load_lcssa_lcssa = phi i16 %retval_0_0_0_0_0_load, void %VITIS_LOOP_69_4, i16 %select_ln69_27, void %VITIS_LOOP_69_4.split" [../accelerator.cpp:69]   --->   Operation 315 'phi' 'retval_0_0_0_0_0_load_lcssa_lcssa' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 316 [1/2] (1.60ns)   --->   "%call_ln69 = call void @accelerator_Pipeline_VITIS_LOOP_156_9, i16 %mux_case_146, i16 %mux_case_045, i16 %mux_case_148, i16 %mux_case_047, i16 %mux_case_150, i16 %mux_case_049, i16 %mux_case_152, i16 %mux_case_051, i16 %mux_case_154, i16 %mux_case_053, i16 %mux_case_156, i16 %mux_case_055, i16 %retval_4_1_0_0_0_load107_loc, i16 %retval_4_0_0_0_0_load105_loc, i16 %retval_3_1_0_0_0_load103_loc, i16 %retval_3_0_0_0_0_load101_loc, i16 %retval_2_1_1_0_0_0_load99_loc, i16 %retval_2_1_0_0_0_0_load97_loc, i16 %retval_2_0_1_0_0_0_load95_loc, i16 %retval_2_0_0_0_0_0_load93_loc, i16 %retval_1_1_1_0_0_0_load91_loc, i16 %retval_1_1_0_0_0_0_load89_loc, i16 %retval_1_0_1_0_0_0_load87_loc, i16 %retval_1_0_0_0_0_0_load85_loc" [../accelerator.cpp:69]   --->   Operation 316 'call' 'call_ln69' <Predicate = true> <Delay = 1.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 317 [1/1] (0.00ns)   --->   "%retval_4_1_0_0_0_load = load i16 %retval_4_1_0_0_0_load107_loc"   --->   Operation 317 'load' 'retval_4_1_0_0_0_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 318 [1/1] (0.00ns)   --->   "%retval_4_0_0_0_0_load = load i16 %retval_4_0_0_0_0_load105_loc"   --->   Operation 318 'load' 'retval_4_0_0_0_0_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 319 [1/1] (0.00ns)   --->   "%retval_3_1_0_0_0_load = load i16 %retval_3_1_0_0_0_load103_loc"   --->   Operation 319 'load' 'retval_3_1_0_0_0_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 320 [1/1] (0.00ns)   --->   "%retval_3_0_0_0_0_load = load i16 %retval_3_0_0_0_0_load101_loc"   --->   Operation 320 'load' 'retval_3_0_0_0_0_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 321 [1/1] (0.00ns)   --->   "%retval_2_1_1_0_0_0_load = load i16 %retval_2_1_1_0_0_0_load99_loc"   --->   Operation 321 'load' 'retval_2_1_1_0_0_0_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 322 [1/1] (0.00ns)   --->   "%retval_2_1_0_0_0_0_load = load i16 %retval_2_1_0_0_0_0_load97_loc"   --->   Operation 322 'load' 'retval_2_1_0_0_0_0_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 323 [1/1] (0.00ns)   --->   "%retval_2_0_1_0_0_0_load = load i16 %retval_2_0_1_0_0_0_load95_loc"   --->   Operation 323 'load' 'retval_2_0_1_0_0_0_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 324 [1/1] (0.00ns)   --->   "%retval_2_0_0_0_0_0_load = load i16 %retval_2_0_0_0_0_0_load93_loc"   --->   Operation 324 'load' 'retval_2_0_0_0_0_0_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 325 [1/1] (0.00ns)   --->   "%retval_1_1_1_0_0_0_load = load i16 %retval_1_1_1_0_0_0_load91_loc"   --->   Operation 325 'load' 'retval_1_1_1_0_0_0_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 326 [1/1] (0.00ns)   --->   "%retval_1_1_0_0_0_0_load = load i16 %retval_1_1_0_0_0_0_load89_loc"   --->   Operation 326 'load' 'retval_1_1_0_0_0_0_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 327 [1/1] (0.00ns)   --->   "%retval_1_0_1_0_0_0_load = load i16 %retval_1_0_1_0_0_0_load87_loc"   --->   Operation 327 'load' 'retval_1_0_1_0_0_0_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 328 [1/1] (0.00ns)   --->   "%retval_1_0_0_0_0_0_load = load i16 %retval_1_0_0_0_0_0_load85_loc"   --->   Operation 328 'load' 'retval_1_0_0_0_0_0_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 329 [1/1] (0.00ns)   --->   "%or_ln166_6 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16, i16 %retval_4_1_0_0_0_load, i16 %retval_4_0_0_0_0_load, i16 %retval_3_1_0_0_0_load, i16 %retval_3_0_0_0_0_load, i16 %retval_2_1_1_0_0_0_load, i16 %retval_2_1_0_0_0_0_load, i16 %retval_2_0_1_0_0_0_load, i16 %retval_2_0_0_0_0_0_load, i16 %retval_1_1_1_0_0_0_load, i16 %retval_1_1_0_0_0_0_load, i16 %retval_1_0_1_0_0_0_load, i16 %retval_1_0_0_0_0_0_load, i16 %retval_0_3_0_0_0_load_lcssa_lcssa, i16 %retval_0_2_0_0_0_load_lcssa_lcssa, i16 %retval_0_1_0_0_0_load_lcssa_lcssa, i16 %retval_0_0_0_0_0_load_lcssa_lcssa" [../accelerator.cpp:166]   --->   Operation 329 'bitconcatenate' 'or_ln166_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 330 [1/1] (0.00ns)   --->   "%ret_ln166 = ret i256 %or_ln166_6" [../accelerator.cpp:166]   --->   Operation 330 'ret' 'ret_ln166' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 30.303ns, clock uncertainty: 2.000ns.

 <State 1>: 0.489ns
The critical path consists of the following:
	'alloca' operation 9 bit ('i', ../accelerator.cpp:64) [6]  (0.000 ns)
	'store' operation 0 bit ('store_ln64', ../accelerator.cpp:64) of constant 0 on local variable 'i', ../accelerator.cpp:64 [154]  (0.489 ns)

 <State 2>: 1.603ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'accelerator_Pipeline_VITIS_LOOP_47_1' [116]  (1.603 ns)

 <State 3>: 1.016ns
The critical path consists of the following:
	wire read operation ('training_read') on port 'training' [35]  (0.000 ns)
	'icmp' operation 1 bit ('cmp_i_i100') [129]  (1.016 ns)

 <State 4>: 1.410ns
The critical path consists of the following:
	'load' operation 9 bit ('i', ../accelerator.cpp:65) on local variable 'i', ../accelerator.cpp:64 [157]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln65', ../accelerator.cpp:65) [174]  (0.921 ns)
	'call' operation 1 bit ('targetBlock') to 'accelerator_Pipeline_VITIS_LOOP_69_4' [192]  (0.489 ns)

 <State 5>: 0.978ns
The critical path consists of the following:
	'call' operation 1 bit ('targetBlock') to 'accelerator_Pipeline_VITIS_LOOP_69_4' [192]  (0.978 ns)

 <State 6>: 1.749ns
The critical path consists of the following:
	'load' operation 16 bit ('mux_case_15663_loc_load') on local variable 'mux_case_15663_loc' [205]  (0.000 ns)
	'select' operation 16 bit ('select_ln69_12', ../accelerator.cpp:69) [249]  (0.420 ns)
	multiplexor before 'phi' operation 16 bit ('mux_case_156', ../accelerator.cpp:69) with incoming values : ('mux_case_15664_load') ('select_ln69_12', ../accelerator.cpp:69) [298]  (0.489 ns)
	'phi' operation 16 bit ('mux_case_156', ../accelerator.cpp:69) with incoming values : ('mux_case_15664_load') ('select_ln69_12', ../accelerator.cpp:69) [298]  (0.000 ns)
	'call' operation 0 bit ('call_ln69', ../accelerator.cpp:69) to 'accelerator_Pipeline_VITIS_LOOP_156_9' [314]  (0.840 ns)

 <State 7>: 1.603ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln69', ../accelerator.cpp:69) to 'accelerator_Pipeline_VITIS_LOOP_156_9' [314]  (1.603 ns)

 <State 8>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
