#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002695579ce40 .scope module, "generator" "generator" 2 7;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "a_1";
    .port_info 3 /INPUT 32 "a_2";
    .port_info 4 /INPUT 192 "w_L2";
    .port_info 5 /INPUT 864 "w_L3";
    .port_info 6 /INPUT 96 "b_L2";
    .port_info 7 /INPUT 288 "b_L3";
    .port_info 8 /OUTPUT 32 "y_1x1";
    .port_info 9 /OUTPUT 32 "y_1x2";
    .port_info 10 /OUTPUT 32 "y_1x3";
    .port_info 11 /OUTPUT 32 "y_2x1";
    .port_info 12 /OUTPUT 32 "y_2x2";
    .port_info 13 /OUTPUT 32 "y_2x3";
    .port_info 14 /OUTPUT 32 "y_3x1";
    .port_info 15 /OUTPUT 32 "y_3x2";
    .port_info 16 /OUTPUT 32 "y_3x3";
P_00000269558b11a0 .param/l "N_INPUT" 0 2 9, +C4<00000000000000000000000000000010>;
P_00000269558b11d8 .param/l "N_NEURON_L2" 0 2 10, +C4<00000000000000000000000000000011>;
P_00000269558b1210 .param/l "N_NEURON_L3" 0 2 11, +C4<00000000000000000000000000001001>;
P_00000269558b1248 .param/l "WIDTH" 0 2 8, +C4<00000000000000000000000000100000>;
L_000002695598a790 .functor BUFZ 32, L_000002695598acd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002695598a640 .functor BUFZ 32, L_000002695598af70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002695598ab80 .functor BUFZ 32, L_000002695598a6b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002695598adb0 .functor BUFZ 32, L_000002695598b050, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002695598b210 .functor BUFZ 32, L_000002695598b670, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002695598ad40 .functor BUFZ 32, L_000002695598b1a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002695598b2f0 .functor BUFZ 32, L_000002695598bb40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002695598a950 .functor BUFZ 32, L_000002695598a3a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002695598a9c0 .functor BUFZ 32, L_000002695598b8a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
o00000269559fc238 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000026955abc4a0_0 .net/s "a_1", 31 0, o00000269559fc238;  0 drivers
o00000269559fc3e8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000026955ab9d40_0 .net/s "a_2", 31 0, o00000269559fc3e8;  0 drivers
o0000026955a0fdf8 .functor BUFZ 96, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000026955ababa0_0 .net/s "b_L2", 95 0, o0000026955a0fdf8;  0 drivers
o0000026955a0fe28 .functor BUFZ 288, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000026955ab9de0_0 .net/s "b_L3", 287 0, o0000026955a0fe28;  0 drivers
o00000269559fb278 .functor BUFZ 1, C4<z>; HiZ drive
v0000026955aba100_0 .net "clk", 0 0, o00000269559fb278;  0 drivers
v0000026955aba420 .array "out_L2", 0 2;
v0000026955aba420_0 .net/s v0000026955aba420 0, 31 0, L_000002695598b830; 1 drivers
v0000026955aba420_1 .net/s v0000026955aba420 1, 31 0, L_000002695598a330; 1 drivers
v0000026955aba420_2 .net/s v0000026955aba420 2, 31 0, L_000002695598afe0; 1 drivers
v0000026955aba1a0 .array "out_L3", 0 8;
v0000026955aba1a0_0 .net/s v0000026955aba1a0 0, 31 0, L_000002695598acd0; 1 drivers
v0000026955aba1a0_1 .net/s v0000026955aba1a0 1, 31 0, L_000002695598af70; 1 drivers
v0000026955aba1a0_2 .net/s v0000026955aba1a0 2, 31 0, L_000002695598a6b0; 1 drivers
v0000026955aba1a0_3 .net/s v0000026955aba1a0 3, 31 0, L_000002695598b050; 1 drivers
v0000026955aba1a0_4 .net/s v0000026955aba1a0 4, 31 0, L_000002695598b670; 1 drivers
v0000026955aba1a0_5 .net/s v0000026955aba1a0 5, 31 0, L_000002695598b1a0; 1 drivers
v0000026955aba1a0_6 .net/s v0000026955aba1a0 6, 31 0, L_000002695598bb40; 1 drivers
v0000026955aba1a0_7 .net/s v0000026955aba1a0 7, 31 0, L_000002695598a3a0; 1 drivers
v0000026955aba1a0_8 .net/s v0000026955aba1a0 8, 31 0, L_000002695598b8a0; 1 drivers
o00000269559fb338 .functor BUFZ 1, C4<z>; HiZ drive
v0000026955abab00_0 .net "rst", 0 0, o00000269559fb338;  0 drivers
o0000026955a0fe58 .functor BUFZ 192, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000026955aba560_0 .net/s "w_L2", 191 0, o0000026955a0fe58;  0 drivers
o0000026955a0fe88 .functor BUFZ 864, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000026955aba600_0 .net/s "w_L3", 863 0, o0000026955a0fe88;  0 drivers
v0000026955aba7e0_0 .net/s "y_1x1", 31 0, L_000002695598a790;  1 drivers
v0000026955abaa60_0 .net/s "y_1x2", 31 0, L_000002695598a640;  1 drivers
v0000026955abb0a0_0 .net/s "y_1x3", 31 0, L_000002695598ab80;  1 drivers
v0000026955abae20_0 .net/s "y_2x1", 31 0, L_000002695598adb0;  1 drivers
v0000026955abaf60_0 .net/s "y_2x2", 31 0, L_000002695598b210;  1 drivers
v0000026955abb140_0 .net/s "y_2x3", 31 0, L_000002695598ad40;  1 drivers
v0000026955abdee0_0 .net/s "y_3x1", 31 0, L_000002695598b2f0;  1 drivers
v0000026955abd3a0_0 .net/s "y_3x2", 31 0, L_000002695598a950;  1 drivers
v0000026955abe2a0_0 .net/s "y_3x3", 31 0, L_000002695598a9c0;  1 drivers
L_0000026955abd8a0 .part o0000026955a0fe58, 0, 32;
L_0000026955abe200 .part o0000026955a0fe58, 32, 32;
L_0000026955abcae0 .part o0000026955a0fdf8, 0, 32;
L_0000026955abf420 .part o0000026955a0fe58, 64, 32;
L_0000026955abf560 .part o0000026955a0fe58, 96, 32;
L_0000026955abef20 .part o0000026955a0fdf8, 32, 32;
L_0000026955ab04c0 .part o0000026955a0fe58, 128, 32;
L_0000026955aafde0 .part o0000026955a0fe58, 160, 32;
L_0000026955ab1140 .part o0000026955a0fdf8, 64, 32;
L_0000026955b2a110 .part o0000026955a0fe88, 0, 32;
L_0000026955b2ab10 .part o0000026955a0fe88, 32, 32;
L_0000026955b293f0 .part o0000026955a0fe88, 64, 32;
L_0000026955b2a390 .part o0000026955a0fe28, 0, 32;
L_0000026955b28e50 .part o0000026955a0fe88, 96, 32;
L_0000026955b29ad0 .part o0000026955a0fe88, 128, 32;
L_0000026955b29cb0 .part o0000026955a0fe88, 160, 32;
L_0000026955b2af70 .part o0000026955a0fe28, 32, 32;
L_0000026955b2b650 .part o0000026955a0fe88, 192, 32;
L_0000026955b2c910 .part o0000026955a0fe88, 224, 32;
L_0000026955b2c9b0 .part o0000026955a0fe88, 256, 32;
L_0000026955b2bfb0 .part o0000026955a0fe28, 64, 32;
L_0000026955b2e2b0 .part o0000026955a0fe88, 288, 32;
L_0000026955b2f390 .part o0000026955a0fe88, 320, 32;
L_0000026955b2fed0 .part o0000026955a0fe88, 352, 32;
L_0000026955b30150 .part o0000026955a0fe28, 96, 32;
L_0000026955b2eb70 .part o0000026955a0fe88, 384, 32;
L_0000026955b2e170 .part o0000026955a0fe88, 416, 32;
L_0000026955b2f7f0 .part o0000026955a0fe88, 448, 32;
L_0000026955b2e210 .part o0000026955a0fe28, 128, 32;
L_0000026955b305b0 .part o0000026955a0fe88, 480, 32;
L_0000026955b30dd0 .part o0000026955a0fe88, 512, 32;
L_0000026955b321d0 .part o0000026955a0fe88, 544, 32;
L_0000026955b314b0 .part o0000026955a0fe28, 160, 32;
L_0000026955b33fd0 .part o0000026955a0fe88, 576, 32;
L_0000026955b349d0 .part o0000026955a0fe88, 608, 32;
L_0000026955b34070 .part o0000026955a0fe88, 640, 32;
L_0000026955b34c50 .part o0000026955a0fe28, 192, 32;
L_0000026955b32bd0 .part o0000026955a0fe88, 672, 32;
L_0000026955b32c70 .part o0000026955a0fe88, 704, 32;
L_0000026955b32e50 .part o0000026955a0fe88, 736, 32;
L_0000026955b33670 .part o0000026955a0fe28, 224, 32;
L_0000026955b35970 .part o0000026955a0fe88, 768, 32;
L_0000026955b36370 .part o0000026955a0fe88, 800, 32;
L_0000026955b35d30 .part o0000026955a0fe88, 832, 32;
L_0000026955b373b0 .part o0000026955a0fe28, 256, 32;
S_00000269557563e0 .scope generate, "genblk1[0]" "genblk1[0]" 2 39, 2 39 0, S_000002695579ce40;
 .timescale 0 0;
P_000002695599f770 .param/l "i" 0 2 39, +C4<00>;
S_0000026955756570 .scope module, "NEURON_L2" "neuron_o" 2 40, 3 8 0, S_00000269557563e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "a_1";
    .port_info 4 /INPUT 32 "a_2";
    .port_info 5 /INPUT 32 "w_1";
    .port_info 6 /INPUT 32 "w_2";
    .port_info 7 /INPUT 32 "b";
    .port_info 8 /OUTPUT 32 "y";
P_000002695599f8b0 .param/l "WIDTH" 0 3 9, +C4<00000000000000000000000000100000>;
L_000002695598b830 .functor BUFZ 32, v00000269559eb6f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000269559660f0_0 .net/s *"_ivl_9", 31 0, L_0000026955abdd00;  1 drivers
v0000026955966730_0 .net/s "a_1", 31 0, o00000269559fc238;  alias, 0 drivers
v0000026955966870_0 .net/s "a_2", 31 0, o00000269559fc3e8;  alias, 0 drivers
v00000269559649d0_0 .net/s "b", 31 0, L_0000026955abcae0;  1 drivers
v0000026955965330_0 .net "clk", 0 0, o00000269559fb278;  alias, 0 drivers
L_0000026955acea68 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000026955965470_0 .net "en", 0 0, L_0000026955acea68;  1 drivers
v00000269559655b0_0 .net/s "out", 31 0, v00000269559eb6f0_0;  1 drivers
v0000026955900780 .array "out_In", 1 0;
v0000026955900780_0 .net/s v0000026955900780 0, 31 0, L_0000026955abdda0; 1 drivers
v0000026955900780_1 .net/s v0000026955900780 1, 31 0, L_0000026955abd440; 1 drivers
v00000269558ffc40 .array "out_Reg", 3 0;
v00000269558ffc40_0 .net/s v00000269558ffc40 0, 31 0, v00000269559419e0_0; 1 drivers
v00000269558ffc40_1 .net/s v00000269558ffc40 1, 31 0, v0000026955941a80_0; 1 drivers
v00000269558ffc40_2 .net/s v00000269558ffc40 2, 31 0, v0000026955965830_0; 1 drivers
v00000269558ffc40_3 .net/s v00000269558ffc40 3, 31 0, v0000026955965e70_0; 1 drivers
v00000269558fff60_0 .net/s "pre_activation", 31 0, L_0000026955abc5e0;  1 drivers
v0000026955900aa0_0 .net "rst", 0 0, o00000269559fb338;  alias, 0 drivers
v00000269558ff7e0_0 .net/s "w_1", 31 0, L_0000026955abd8a0;  1 drivers
v0000026955900fa0_0 .net/s "w_2", 31 0, L_0000026955abe200;  1 drivers
v00000269558ff420_0 .net/s "y", 31 0, L_000002695598b830;  alias, 1 drivers
L_0000026955abdd00 .arith/sum 32, v00000269559419e0_0, v0000026955941a80_0;
L_0000026955abc5e0 .arith/sum 32, L_0000026955abdd00, v0000026955965830_0;
S_000002695576a860 .scope module, "activate_func" "tanh" 3 83, 4 7 0, S_0000026955756570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "a";
    .port_info 4 /OUTPUT 32 "y";
P_00000269557b7a60 .param/l "FL" 0 4 9, +C4<00000000000000000000000000011000>;
P_00000269557b7a98 .param/l "WIDTH" 0 4 8, +C4<00000000000000000000000000100000>;
L_0000026955acea20 .functor BUFT 1, C4<11111111000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000269558cce80_0 .net/s "ONE_NEG", 31 0, L_0000026955acea20;  1 drivers
L_0000026955ace9d8 .functor BUFT 1, C4<00000001000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000269558ccf20_0 .net/s "ONE_POS", 31 0, L_0000026955ace9d8;  1 drivers
v00000269558cde20_0 .net/s *"_ivl_10", 63 0, L_0000026955abe020;  1 drivers
v00000269558ccfc0_0 .net/s *"_ivl_12", 63 0, L_0000026955abcf40;  1 drivers
v00000269558cd2e0_0 .net/s *"_ivl_18", 63 0, L_0000026955abcfe0;  1 drivers
v00000269558cdec0_0 .net/s *"_ivl_20", 63 0, L_0000026955abe0c0;  1 drivers
v00000269558ce000_0 .net/s *"_ivl_26", 63 0, L_0000026955abea20;  1 drivers
v00000269558ce0a0_0 .net/s *"_ivl_28", 63 0, L_0000026955abd4e0;  1 drivers
v00000269558ce140_0 .net *"_ivl_3", 0 0, L_0000026955abdf80;  1 drivers
v000002695592a4d0_0 .net/s *"_ivl_34", 31 0, L_0000026955abcc20;  1 drivers
L_0000026955ace990 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002695592bab0_0 .net *"_ivl_38", 31 0, L_0000026955ace990;  1 drivers
L_0000026955ace948 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002695592bc90_0 .net *"_ivl_4", 31 0, L_0000026955ace948;  1 drivers
v000002695592bb50_0 .net *"_ivl_41", 31 0, L_0000026955abc9a0;  1 drivers
v000002695592ac50_0 .net *"_ivl_48", 0 0, L_0000026955abe520;  1 drivers
v000002695592a750_0 .net *"_ivl_50", 0 0, L_0000026955abd1c0;  1 drivers
v000002695592c050_0 .net *"_ivl_52", 31 0, L_0000026955abd800;  1 drivers
v000002695592a610_0 .net *"_ivl_7", 31 0, L_0000026955abe480;  1 drivers
v000002695592ab10_0 .net/s "a", 31 0, v0000026955965e70_0;  alias, 1 drivers
v000002695592acf0_0 .net/s "a_pos", 31 0, L_0000026955abd120;  1 drivers
v000002695592ad90_0 .net/s "a_pos_reg", 31 0, v00000269559eab10_0;  1 drivers
v000002695592af70_0 .net/s "a_pos_sq", 31 0, L_0000026955abcea0;  1 drivers
v000002695592b1f0_0 .net/s "a_pos_sq_full", 63 0, L_0000026955abda80;  1 drivers
v000002695592b290_0 .net/s "a_pos_sq_reg", 31 0, v00000269559ea390_0;  1 drivers
v000002695592b330_0 .net "clk", 0 0, o00000269559fb278;  alias, 0 drivers
v0000026955995d50_0 .net "en", 0 0, L_0000026955acea68;  alias, 1 drivers
v00000269559955d0_0 .var/s "p1", 31 0;
v0000026955995710_0 .net/s "p1_reg", 31 0, v00000269559ea6b0_0;  1 drivers
v00000269559957b0_0 .var/s "p2", 31 0;
v0000026955994c70_0 .net/s "p2_reg", 31 0, v00000269559eba10_0;  1 drivers
v00000269559952b0_0 .var/s "p3", 31 0;
v00000269559943b0_0 .net/s "p3_reg", 31 0, v00000269558cd420_0;  1 drivers
v0000026955995850_0 .net "rst", 0 0, o00000269559fb338;  alias, 0 drivers
v0000026955995ad0_0 .net "sign", 0 0, L_0000026955abe160;  1 drivers
v0000026955995cb0_0 .net/s "sign_reg", 0 0, v00000269558ceb40_0;  1 drivers
v0000026955995f30_0 .net/s "term1", 31 0, L_0000026955abd080;  1 drivers
v0000026955994810_0 .net/s "term1_full", 63 0, L_0000026955abde40;  1 drivers
v0000026955994450_0 .net/s "term2", 31 0, L_0000026955abd580;  1 drivers
v00000269559948b0_0 .net/s "term2_full", 63 0, L_0000026955abc860;  1 drivers
v0000026955994950_0 .net/s "y", 31 0, v00000269559eb6f0_0;  alias, 1 drivers
v00000269558eed20_0 .net/s "y_abs", 31 0, L_0000026955abd760;  1 drivers
v00000269558ef180_0 .net/s "y_in", 31 0, L_0000026955abdb20;  1 drivers
v00000269558ef220_0 .net/s "y_signed", 31 0, L_0000026955abca40;  1 drivers
E_000002695599f230 .event anyedge, v00000269559ebc90_0;
L_0000026955abe160 .part v0000026955965e70_0, 31, 1;
L_0000026955abdf80 .part v0000026955965e70_0, 31, 1;
L_0000026955abe480 .arith/sub 32, L_0000026955ace948, v0000026955965e70_0;
L_0000026955abd120 .functor MUXZ 32, v0000026955965e70_0, L_0000026955abe480, L_0000026955abdf80, C4<>;
L_0000026955abe020 .extend/s 64, L_0000026955abd120;
L_0000026955abcf40 .extend/s 64, L_0000026955abd120;
L_0000026955abda80 .arith/mult 64, L_0000026955abe020, L_0000026955abcf40;
L_0000026955abcea0 .part L_0000026955abda80, 24, 32;
L_0000026955abcfe0 .extend/s 64, v00000269559ea6b0_0;
L_0000026955abe0c0 .extend/s 64, v00000269559ea390_0;
L_0000026955abde40 .arith/mult 64, L_0000026955abcfe0, L_0000026955abe0c0;
L_0000026955abd080 .part L_0000026955abde40, 24, 32;
L_0000026955abea20 .extend/s 64, v00000269559eba10_0;
L_0000026955abd4e0 .extend/s 64, v00000269559eab10_0;
L_0000026955abc860 .arith/mult 64, L_0000026955abea20, L_0000026955abd4e0;
L_0000026955abd580 .part L_0000026955abc860, 24, 32;
L_0000026955abcc20 .arith/sum 32, L_0000026955abd080, L_0000026955abd580;
L_0000026955abd760 .arith/sum 32, L_0000026955abcc20, v00000269558cd420_0;
L_0000026955abc9a0 .arith/sub 32, L_0000026955ace990, L_0000026955abd760;
L_0000026955abca40 .functor MUXZ 32, L_0000026955abd760, L_0000026955abc9a0, v00000269558ceb40_0, C4<>;
L_0000026955abe520 .cmp/gt.s 32, L_0000026955abca40, L_0000026955ace9d8;
L_0000026955abd1c0 .cmp/gt.s 32, L_0000026955acea20, L_0000026955abca40;
L_0000026955abd800 .functor MUXZ 32, L_0000026955abca40, L_0000026955acea20, L_0000026955abd1c0, C4<>;
L_0000026955abdb20 .functor MUXZ 32, L_0000026955abd800, L_0000026955ace9d8, L_0000026955abe520, C4<>;
S_000002695576a9f0 .scope module, "reg_a_pos" "register" 4 72, 5 4 0, S_000002695576a860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_000002695599ff70 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v00000269559ea1b0_0 .net "clk", 0 0, o00000269559fb278;  alias, 0 drivers
v00000269559eaa70_0 .net "en", 0 0, L_0000026955acea68;  alias, 1 drivers
v00000269559ebc90_0 .net/s "in", 31 0, L_0000026955abd120;  alias, 1 drivers
v00000269559eab10_0 .var/s "out", 31 0;
v00000269559ea430_0 .net "rst", 0 0, o00000269559fb338;  alias, 0 drivers
E_000002695599f270 .event posedge, v00000269559ea1b0_0;
S_0000026955765a40 .scope module, "reg_a_pos_sq" "register" 4 67, 5 4 0, S_000002695576a860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_000002695599f2f0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v00000269559ea250_0 .net "clk", 0 0, o00000269559fb278;  alias, 0 drivers
v00000269559eaf70_0 .net "en", 0 0, L_0000026955acea68;  alias, 1 drivers
v00000269559ebdd0_0 .net/s "in", 31 0, L_0000026955abcea0;  alias, 1 drivers
v00000269559ea390_0 .var/s "out", 31 0;
v00000269559ea570_0 .net "rst", 0 0, o00000269559fb338;  alias, 0 drivers
S_0000026955765bd0 .scope module, "reg_out" "register" 4 117, 5 4 0, S_000002695576a860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_000002695599f570 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v00000269559eb830_0 .net "clk", 0 0, o00000269559fb278;  alias, 0 drivers
v00000269559ebbf0_0 .net "en", 0 0, L_0000026955acea68;  alias, 1 drivers
v00000269559eb150_0 .net/s "in", 31 0, L_0000026955abdb20;  alias, 1 drivers
v00000269559eb6f0_0 .var/s "out", 31 0;
v00000269559eb790_0 .net "rst", 0 0, o00000269559fb338;  alias, 0 drivers
S_000002695577d210 .scope module, "reg_p1" "register" 4 77, 5 4 0, S_000002695576a860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_000002695599f5b0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v00000269559ea610_0 .net "clk", 0 0, o00000269559fb278;  alias, 0 drivers
v00000269559ebf10_0 .net "en", 0 0, L_0000026955acea68;  alias, 1 drivers
v00000269559eb8d0_0 .net/s "in", 31 0, v00000269559955d0_0;  1 drivers
v00000269559ea6b0_0 .var/s "out", 31 0;
v00000269559eb970_0 .net "rst", 0 0, o00000269559fb338;  alias, 0 drivers
S_000002695577d3a0 .scope module, "reg_p2" "register" 4 82, 5 4 0, S_000002695576a860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_000002695599feb0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v00000269559ea750_0 .net "clk", 0 0, o00000269559fb278;  alias, 0 drivers
v00000269559ea7f0_0 .net "en", 0 0, L_0000026955acea68;  alias, 1 drivers
v00000269559eb290_0 .net/s "in", 31 0, v00000269559957b0_0;  1 drivers
v00000269559eba10_0 .var/s "out", 31 0;
v00000269559eb3d0_0 .net "rst", 0 0, o00000269559fb338;  alias, 0 drivers
S_0000026955836990 .scope module, "reg_p3" "register" 4 87, 5 4 0, S_000002695576a860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_000002695599f370 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v00000269559eb470_0 .net "clk", 0 0, o00000269559fb278;  alias, 0 drivers
v00000269558cd7e0_0 .net "en", 0 0, L_0000026955acea68;  alias, 1 drivers
v00000269558ce8c0_0 .net/s "in", 31 0, v00000269559952b0_0;  1 drivers
v00000269558cd420_0 .var/s "out", 31 0;
v00000269558ce960_0 .net "rst", 0 0, o00000269559fb338;  alias, 0 drivers
S_0000026955836b20 .scope module, "reg_sign" "register" 4 62, 5 4 0, S_000002695576a860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "in";
    .port_info 4 /OUTPUT 1 "out";
P_000002695599fcb0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000000001>;
v00000269558cd4c0_0 .net "clk", 0 0, o00000269559fb278;  alias, 0 drivers
v00000269558ceaa0_0 .net "en", 0 0, L_0000026955acea68;  alias, 1 drivers
v00000269558cd240_0 .net/s "in", 0 0, L_0000026955abe160;  alias, 1 drivers
v00000269558ceb40_0 .var/s "out", 0 0;
v00000269558cdce0_0 .net "rst", 0 0, o00000269559fb338;  alias, 0 drivers
S_0000026955a3d4f0 .scope module, "mult_0" "mult_Q" 3 30, 6 4 0, S_0000026955756570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
P_00000269557b9260 .param/l "FBITS" 0 6 6, +C4<00000000000000000000000000011000>;
P_00000269557b9298 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
v00000269558ee500_0 .net/s *"_ivl_0", 63 0, L_0000026955abe340;  1 drivers
v00000269558ef540_0 .net/s *"_ivl_2", 63 0, L_0000026955abe980;  1 drivers
v00000269558ee960_0 .net/s "a", 31 0, o00000269559fc238;  alias, 0 drivers
v00000269558efe00_0 .net/s "b", 31 0, L_0000026955abd8a0;  alias, 1 drivers
v00000269558ef5e0_0 .net/s "raw_y", 63 0, L_0000026955abdc60;  1 drivers
v00000269558ef860_0 .net/s "y", 31 0, L_0000026955abdda0;  alias, 1 drivers
L_0000026955abe340 .extend/s 64, o00000269559fc238;
L_0000026955abe980 .extend/s 64, L_0000026955abd8a0;
L_0000026955abdc60 .arith/mult 64, L_0000026955abe340, L_0000026955abe980;
L_0000026955abdda0 .part L_0000026955abdc60, 24, 32;
S_0000026955a3d680 .scope module, "mult_1" "mult_Q" 3 37, 6 4 0, S_0000026955756570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
P_00000269557b8e60 .param/l "FBITS" 0 6 6, +C4<00000000000000000000000000011000>;
P_00000269557b8e98 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
v00000269558ef900_0 .net/s *"_ivl_0", 63 0, L_0000026955abce00;  1 drivers
v00000269558ee140_0 .net/s *"_ivl_2", 63 0, L_0000026955abc540;  1 drivers
v00000269558ee820_0 .net/s "a", 31 0, o00000269559fc3e8;  alias, 0 drivers
v00000269558ee5a0_0 .net/s "b", 31 0, L_0000026955abe200;  alias, 1 drivers
v00000269558efc20_0 .net/s "raw_y", 63 0, L_0000026955abe3e0;  1 drivers
v00000269559436a0_0 .net/s "y", 31 0, L_0000026955abd440;  alias, 1 drivers
L_0000026955abce00 .extend/s 64, o00000269559fc3e8;
L_0000026955abc540 .extend/s 64, L_0000026955abe200;
L_0000026955abe3e0 .arith/mult 64, L_0000026955abce00, L_0000026955abc540;
L_0000026955abd440 .part L_0000026955abe3e0, 24, 32;
S_0000026955a3d810 .scope module, "reg_1" "register" 3 44, 5 4 0, S_0000026955756570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_000002695599f8f0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955942e80_0 .net "clk", 0 0, o00000269559fb278;  alias, 0 drivers
v0000026955942200_0 .net "en", 0 0, L_0000026955acea68;  alias, 1 drivers
v0000026955942980_0 .net/s "in", 31 0, L_0000026955abdda0;  alias, 1 drivers
v00000269559419e0_0 .var/s "out", 31 0;
v0000026955942f20_0 .net "rst", 0 0, o00000269559fb338;  alias, 0 drivers
S_0000026955a3d9a0 .scope module, "reg_2" "register" 3 53, 5 4 0, S_0000026955756570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a00b0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v00000269559422a0_0 .net "clk", 0 0, o00000269559fb278;  alias, 0 drivers
v0000026955942fc0_0 .net "en", 0 0, L_0000026955acea68;  alias, 1 drivers
v0000026955942340_0 .net/s "in", 31 0, L_0000026955abd440;  alias, 1 drivers
v0000026955941a80_0 .var/s "out", 31 0;
v0000026955943060_0 .net "rst", 0 0, o00000269559fb338;  alias, 0 drivers
S_0000026955a3db30 .scope module, "reg_3" "register" 3 62, 5 4 0, S_0000026955756570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_000002695599f4f0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955942520_0 .net "clk", 0 0, o00000269559fb278;  alias, 0 drivers
v0000026955943100_0 .net "en", 0 0, L_0000026955acea68;  alias, 1 drivers
v0000026955943380_0 .net/s "in", 31 0, L_0000026955abcae0;  alias, 1 drivers
v0000026955965830_0 .var/s "out", 31 0;
v0000026955965c90_0 .net "rst", 0 0, o00000269559fb338;  alias, 0 drivers
S_0000026955a3dcc0 .scope module, "reg_4" "register" 3 74, 5 4 0, S_0000026955756570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_000002695599f630 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955965ab0_0 .net "clk", 0 0, o00000269559fb278;  alias, 0 drivers
v0000026955965dd0_0 .net "en", 0 0, L_0000026955acea68;  alias, 1 drivers
v0000026955964cf0_0 .net/s "in", 31 0, L_0000026955abc5e0;  alias, 1 drivers
v0000026955965e70_0 .var/s "out", 31 0;
v0000026955965290_0 .net "rst", 0 0, o00000269559fb338;  alias, 0 drivers
S_0000026955a3e350 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_000002695579ce40;
 .timescale 0 0;
P_000002695599f3f0 .param/l "i" 0 2 39, +C4<01>;
S_0000026955a3e1c0 .scope module, "NEURON_L2" "neuron_o" 2 40, 3 8 0, S_0000026955a3e350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "a_1";
    .port_info 4 /INPUT 32 "a_2";
    .port_info 5 /INPUT 32 "w_1";
    .port_info 6 /INPUT 32 "w_2";
    .port_info 7 /INPUT 32 "b";
    .port_info 8 /OUTPUT 32 "y";
P_000002695599f670 .param/l "WIDTH" 0 3 9, +C4<00000000000000000000000000100000>;
L_000002695598a330 .functor BUFZ 32, v000002695597eca0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000026955a5a270_0 .net/s *"_ivl_9", 31 0, L_0000026955abeac0;  1 drivers
v0000026955a58c90_0 .net/s "a_1", 31 0, o00000269559fc238;  alias, 0 drivers
v0000026955a59b90_0 .net/s "a_2", 31 0, o00000269559fc3e8;  alias, 0 drivers
v0000026955a59230_0 .net/s "b", 31 0, L_0000026955abef20;  1 drivers
v0000026955a58fb0_0 .net "clk", 0 0, o00000269559fb278;  alias, 0 drivers
L_0000026955acebd0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000026955a59cd0_0 .net "en", 0 0, L_0000026955acebd0;  1 drivers
v0000026955a592d0_0 .net/s "out", 31 0, v000002695597eca0_0;  1 drivers
v0000026955a590f0 .array "out_In", 1 0;
v0000026955a590f0_0 .net/s v0000026955a590f0 0, 31 0, L_0000026955abd260; 1 drivers
v0000026955a590f0_1 .net/s v0000026955a590f0 1, 31 0, L_0000026955abdbc0; 1 drivers
v0000026955a59370 .array "out_Reg", 3 0;
v0000026955a59370_0 .net/s v0000026955a59370 0, 31 0, v0000026955a5a1d0_0; 1 drivers
v0000026955a59370_1 .net/s v0000026955a59370 1, 31 0, v0000026955a58e70_0; 1 drivers
v0000026955a59370_2 .net/s v0000026955a59370 2, 31 0, v0000026955a597d0_0; 1 drivers
v0000026955a59370_3 .net/s v0000026955a59370 3, 31 0, v0000026955a599b0_0; 1 drivers
v0000026955a59410_0 .net/s "pre_activation", 31 0, L_0000026955abeb60;  1 drivers
v0000026955a59d70_0 .net "rst", 0 0, o00000269559fb338;  alias, 0 drivers
v0000026955a59e10_0 .net/s "w_1", 31 0, L_0000026955abf420;  1 drivers
v0000026955a5e2e0_0 .net/s "w_2", 31 0, L_0000026955abf560;  1 drivers
v0000026955a5cbc0_0 .net/s "y", 31 0, L_000002695598a330;  alias, 1 drivers
L_0000026955abeac0 .arith/sum 32, v0000026955a5a1d0_0, v0000026955a58e70_0;
L_0000026955abeb60 .arith/sum 32, L_0000026955abeac0, v0000026955a597d0_0;
S_0000026955a3dea0 .scope module, "activate_func" "tanh" 3 83, 4 7 0, S_0000026955a3e1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "a";
    .port_info 4 /OUTPUT 32 "y";
P_00000269557b9460 .param/l "FL" 0 4 9, +C4<00000000000000000000000000011000>;
P_00000269557b9498 .param/l "WIDTH" 0 4 8, +C4<00000000000000000000000000100000>;
L_0000026955aceb88 .functor BUFT 1, C4<11111111000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026955a57b10_0 .net/s "ONE_NEG", 31 0, L_0000026955aceb88;  1 drivers
L_0000026955aceb40 .functor BUFT 1, C4<00000001000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026955a57bb0_0 .net/s "ONE_POS", 31 0, L_0000026955aceb40;  1 drivers
v0000026955a58330_0 .net/s *"_ivl_10", 63 0, L_0000026955abc7c0;  1 drivers
v0000026955a56e90_0 .net/s *"_ivl_12", 63 0, L_0000026955abc900;  1 drivers
v0000026955a57ed0_0 .net/s *"_ivl_18", 63 0, L_0000026955abcb80;  1 drivers
v0000026955a56c10_0 .net/s *"_ivl_20", 63 0, L_0000026955abcd60;  1 drivers
v0000026955a57f70_0 .net/s *"_ivl_26", 63 0, L_0000026955abd620;  1 drivers
v0000026955a56b70_0 .net/s *"_ivl_28", 63 0, L_0000026955abd6c0;  1 drivers
v0000026955a572f0_0 .net *"_ivl_3", 0 0, L_0000026955abeca0;  1 drivers
v0000026955a57c50_0 .net/s *"_ivl_34", 31 0, L_0000026955abf100;  1 drivers
L_0000026955aceaf8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026955a56cb0_0 .net *"_ivl_38", 31 0, L_0000026955aceaf8;  1 drivers
L_0000026955aceab0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026955a56710_0 .net *"_ivl_4", 31 0, L_0000026955aceab0;  1 drivers
v0000026955a57610_0 .net *"_ivl_41", 31 0, L_0000026955abf740;  1 drivers
v0000026955a58290_0 .net *"_ivl_48", 0 0, L_0000026955abf2e0;  1 drivers
v0000026955a56df0_0 .net *"_ivl_50", 0 0, L_0000026955abf4c0;  1 drivers
v0000026955a58790_0 .net *"_ivl_52", 31 0, L_0000026955abf880;  1 drivers
v0000026955a58830_0 .net *"_ivl_7", 31 0, L_0000026955abc680;  1 drivers
v0000026955a58010_0 .net/s "a", 31 0, v0000026955a599b0_0;  alias, 1 drivers
v0000026955a588d0_0 .net/s "a_pos", 31 0, L_0000026955abc720;  1 drivers
v0000026955a58470_0 .net/s "a_pos_reg", 31 0, v0000026955900140_0;  1 drivers
v0000026955a58150_0 .net/s "a_pos_sq", 31 0, L_0000026955abd940;  1 drivers
v0000026955a58510_0 .net/s "a_pos_sq_full", 63 0, L_0000026955abccc0;  1 drivers
v0000026955a56d50_0 .net/s "a_pos_sq_reg", 31 0, v000002695597f4c0_0;  1 drivers
v0000026955a583d0_0 .net "clk", 0 0, o00000269559fb278;  alias, 0 drivers
v0000026955a567b0_0 .net "en", 0 0, L_0000026955acebd0;  alias, 1 drivers
v0000026955a56fd0_0 .var/s "p1", 31 0;
v0000026955a56f30_0 .net/s "p1_reg", 31 0, v00000269558c7910_0;  1 drivers
v0000026955a57cf0_0 .var/s "p2", 31 0;
v0000026955a56850_0 .net/s "p2_reg", 31 0, v0000026955a571b0_0;  1 drivers
v0000026955a58650_0 .var/s "p3", 31 0;
v0000026955a580b0_0 .net/s "p3_reg", 31 0, v0000026955a56a30_0;  1 drivers
v0000026955a574d0_0 .net "rst", 0 0, o00000269559fb338;  alias, 0 drivers
v0000026955a585b0_0 .net "sign", 0 0, L_0000026955abec00;  1 drivers
v0000026955a57390_0 .net/s "sign_reg", 0 0, v0000026955a577f0_0;  1 drivers
v0000026955a57890_0 .net/s "term1", 31 0, L_0000026955abd9e0;  1 drivers
v0000026955a57070_0 .net/s "term1_full", 63 0, L_0000026955abd300;  1 drivers
v0000026955a57430_0 .net/s "term2", 31 0, L_0000026955abf380;  1 drivers
v0000026955a58970_0 .net/s "term2_full", 63 0, L_0000026955abfa60;  1 drivers
v0000026955a58a10_0 .net/s "y", 31 0, v000002695597eca0_0;  alias, 1 drivers
v0000026955a581f0_0 .net/s "y_abs", 31 0, L_0000026955abf9c0;  1 drivers
v0000026955a58ab0_0 .net/s "y_in", 31 0, L_0000026955abf920;  1 drivers
v0000026955a58b50_0 .net/s "y_signed", 31 0, L_0000026955abf6a0;  1 drivers
E_000002695599f7f0 .event anyedge, v0000026955900000_0;
L_0000026955abec00 .part v0000026955a599b0_0, 31, 1;
L_0000026955abeca0 .part v0000026955a599b0_0, 31, 1;
L_0000026955abc680 .arith/sub 32, L_0000026955aceab0, v0000026955a599b0_0;
L_0000026955abc720 .functor MUXZ 32, v0000026955a599b0_0, L_0000026955abc680, L_0000026955abeca0, C4<>;
L_0000026955abc7c0 .extend/s 64, L_0000026955abc720;
L_0000026955abc900 .extend/s 64, L_0000026955abc720;
L_0000026955abccc0 .arith/mult 64, L_0000026955abc7c0, L_0000026955abc900;
L_0000026955abd940 .part L_0000026955abccc0, 24, 32;
L_0000026955abcb80 .extend/s 64, v00000269558c7910_0;
L_0000026955abcd60 .extend/s 64, v000002695597f4c0_0;
L_0000026955abd300 .arith/mult 64, L_0000026955abcb80, L_0000026955abcd60;
L_0000026955abd9e0 .part L_0000026955abd300, 24, 32;
L_0000026955abd620 .extend/s 64, v0000026955a571b0_0;
L_0000026955abd6c0 .extend/s 64, v0000026955900140_0;
L_0000026955abfa60 .arith/mult 64, L_0000026955abd620, L_0000026955abd6c0;
L_0000026955abf380 .part L_0000026955abfa60, 24, 32;
L_0000026955abf100 .arith/sum 32, L_0000026955abd9e0, L_0000026955abf380;
L_0000026955abf9c0 .arith/sum 32, L_0000026955abf100, v0000026955a56a30_0;
L_0000026955abf740 .arith/sub 32, L_0000026955aceaf8, L_0000026955abf9c0;
L_0000026955abf6a0 .functor MUXZ 32, L_0000026955abf9c0, L_0000026955abf740, v0000026955a577f0_0, C4<>;
L_0000026955abf2e0 .cmp/gt.s 32, L_0000026955abf6a0, L_0000026955aceb40;
L_0000026955abf4c0 .cmp/gt.s 32, L_0000026955aceb88, L_0000026955abf6a0;
L_0000026955abf880 .functor MUXZ 32, L_0000026955abf6a0, L_0000026955aceb88, L_0000026955abf4c0, C4<>;
L_0000026955abf920 .functor MUXZ 32, L_0000026955abf880, L_0000026955aceb40, L_0000026955abf2e0, C4<>;
S_0000026955a3e800 .scope module, "reg_a_pos" "register" 4 72, 5 4 0, S_0000026955a3dea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_000002695599f830 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v00000269558ff9c0_0 .net "clk", 0 0, o00000269559fb278;  alias, 0 drivers
v00000269558ffe20_0 .net "en", 0 0, L_0000026955acebd0;  alias, 1 drivers
v0000026955900000_0 .net/s "in", 31 0, L_0000026955abc720;  alias, 1 drivers
v0000026955900140_0 .var/s "out", 31 0;
v0000026955980640_0 .net "rst", 0 0, o00000269559fb338;  alias, 0 drivers
S_0000026955a3e4e0 .scope module, "reg_a_pos_sq" "register" 4 67, 5 4 0, S_0000026955a3dea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_000002695599ffb0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v000002695597f240_0 .net "clk", 0 0, o00000269559fb278;  alias, 0 drivers
v0000026955980140_0 .net "en", 0 0, L_0000026955acebd0;  alias, 1 drivers
v00000269559805a0_0 .net/s "in", 31 0, L_0000026955abd940;  alias, 1 drivers
v000002695597f4c0_0 .var/s "out", 31 0;
v000002695597fba0_0 .net "rst", 0 0, o00000269559fb338;  alias, 0 drivers
S_0000026955a3e670 .scope module, "reg_out" "register" 4 117, 5 4 0, S_0000026955a3dea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a0030 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v00000269559803c0_0 .net "clk", 0 0, o00000269559fb278;  alias, 0 drivers
v0000026955980460_0 .net "en", 0 0, L_0000026955acebd0;  alias, 1 drivers
v0000026955980820_0 .net/s "in", 31 0, L_0000026955abf920;  alias, 1 drivers
v000002695597eca0_0 .var/s "out", 31 0;
v000002695597ed40_0 .net "rst", 0 0, o00000269559fb338;  alias, 0 drivers
S_0000026955a3e990 .scope module, "reg_p1" "register" 4 77, 5 4 0, S_0000026955a3dea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_000002695599f970 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v000002695597f2e0_0 .net "clk", 0 0, o00000269559fb278;  alias, 0 drivers
v00000269558c8270_0 .net "en", 0 0, L_0000026955acebd0;  alias, 1 drivers
v00000269558c8310_0 .net/s "in", 31 0, v0000026955a56fd0_0;  1 drivers
v00000269558c7910_0 .var/s "out", 31 0;
v00000269558c79b0_0 .net "rst", 0 0, o00000269559fb338;  alias, 0 drivers
S_0000026955a3eb20 .scope module, "reg_p2" "register" 4 82, 5 4 0, S_0000026955a3dea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_000002695599f9f0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955a586f0_0 .net "clk", 0 0, o00000269559fb278;  alias, 0 drivers
v0000026955a57570_0 .net "en", 0 0, L_0000026955acebd0;  alias, 1 drivers
v0000026955a57d90_0 .net/s "in", 31 0, v0000026955a57cf0_0;  1 drivers
v0000026955a571b0_0 .var/s "out", 31 0;
v0000026955a57110_0 .net "rst", 0 0, o00000269559fb338;  alias, 0 drivers
S_0000026955a3ecb0 .scope module, "reg_p3" "register" 4 87, 5 4 0, S_0000026955a3dea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_000002695599fb30 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955a57e30_0 .net "clk", 0 0, o00000269559fb278;  alias, 0 drivers
v0000026955a56990_0 .net "en", 0 0, L_0000026955acebd0;  alias, 1 drivers
v0000026955a568f0_0 .net/s "in", 31 0, v0000026955a58650_0;  1 drivers
v0000026955a56a30_0 .var/s "out", 31 0;
v0000026955a57a70_0 .net "rst", 0 0, o00000269559fb338;  alias, 0 drivers
S_0000026955a3e030 .scope module, "reg_sign" "register" 4 62, 5 4 0, S_0000026955a3dea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "in";
    .port_info 4 /OUTPUT 1 "out";
P_000002695599fbb0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000000001>;
v0000026955a56ad0_0 .net "clk", 0 0, o00000269559fb278;  alias, 0 drivers
v0000026955a57250_0 .net "en", 0 0, L_0000026955acebd0;  alias, 1 drivers
v0000026955a56670_0 .net/s "in", 0 0, L_0000026955abec00;  alias, 1 drivers
v0000026955a577f0_0 .var/s "out", 0 0;
v0000026955a565d0_0 .net "rst", 0 0, o00000269559fb338;  alias, 0 drivers
S_0000026955a5b640 .scope module, "mult_0" "mult_Q" 3 30, 6 4 0, S_0000026955a3e1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
P_00000269557b7c60 .param/l "FBITS" 0 6 6, +C4<00000000000000000000000000011000>;
P_00000269557b7c98 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
v0000026955a58bf0_0 .net/s *"_ivl_0", 63 0, L_0000026955abe5c0;  1 drivers
v0000026955a576b0_0 .net/s *"_ivl_2", 63 0, L_0000026955abe7a0;  1 drivers
v0000026955a56490_0 .net/s "a", 31 0, o00000269559fc238;  alias, 0 drivers
v0000026955a56530_0 .net/s "b", 31 0, L_0000026955abf420;  alias, 1 drivers
v0000026955a57750_0 .net/s "raw_y", 63 0, L_0000026955abe660;  1 drivers
v0000026955a57930_0 .net/s "y", 31 0, L_0000026955abd260;  alias, 1 drivers
L_0000026955abe5c0 .extend/s 64, o00000269559fc238;
L_0000026955abe7a0 .extend/s 64, L_0000026955abf420;
L_0000026955abe660 .arith/mult 64, L_0000026955abe5c0, L_0000026955abe7a0;
L_0000026955abd260 .part L_0000026955abe660, 24, 32;
S_0000026955a5a9c0 .scope module, "mult_1" "mult_Q" 3 37, 6 4 0, S_0000026955a3e1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
P_00000269557b87e0 .param/l "FBITS" 0 6 6, +C4<00000000000000000000000000011000>;
P_00000269557b8818 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
v0000026955a579d0_0 .net/s *"_ivl_0", 63 0, L_0000026955abe8e0;  1 drivers
v0000026955a58d30_0 .net/s *"_ivl_2", 63 0, L_0000026955abe700;  1 drivers
v0000026955a59690_0 .net/s "a", 31 0, o00000269559fc3e8;  alias, 0 drivers
v0000026955a594b0_0 .net/s "b", 31 0, L_0000026955abf560;  alias, 1 drivers
v0000026955a59190_0 .net/s "raw_y", 63 0, L_0000026955abe840;  1 drivers
v0000026955a58dd0_0 .net/s "y", 31 0, L_0000026955abdbc0;  alias, 1 drivers
L_0000026955abe8e0 .extend/s 64, o00000269559fc3e8;
L_0000026955abe700 .extend/s 64, L_0000026955abf560;
L_0000026955abe840 .arith/mult 64, L_0000026955abe8e0, L_0000026955abe700;
L_0000026955abdbc0 .part L_0000026955abe840, 24, 32;
S_0000026955a5a6a0 .scope module, "reg_1" "register" 3 44, 5 4 0, S_0000026955a3e1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_000002695599fc70 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955a5a090_0 .net "clk", 0 0, o00000269559fb278;  alias, 0 drivers
v0000026955a59050_0 .net "en", 0 0, L_0000026955acebd0;  alias, 1 drivers
v0000026955a5a130_0 .net/s "in", 31 0, L_0000026955abd260;  alias, 1 drivers
v0000026955a5a1d0_0 .var/s "out", 31 0;
v0000026955a59910_0 .net "rst", 0 0, o00000269559fb338;  alias, 0 drivers
S_0000026955a5b000 .scope module, "reg_2" "register" 3 53, 5 4 0, S_0000026955a3e1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_000002695599fcf0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955a5a310_0 .net "clk", 0 0, o00000269559fb278;  alias, 0 drivers
v0000026955a59af0_0 .net "en", 0 0, L_0000026955acebd0;  alias, 1 drivers
v0000026955a59730_0 .net/s "in", 31 0, L_0000026955abdbc0;  alias, 1 drivers
v0000026955a58e70_0 .var/s "out", 31 0;
v0000026955a58f10_0 .net "rst", 0 0, o00000269559fb338;  alias, 0 drivers
S_0000026955a5ab50 .scope module, "reg_3" "register" 3 62, 5 4 0, S_0000026955a3e1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_000002695599fdb0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955a59870_0 .net "clk", 0 0, o00000269559fb278;  alias, 0 drivers
v0000026955a595f0_0 .net "en", 0 0, L_0000026955acebd0;  alias, 1 drivers
v0000026955a59ff0_0 .net/s "in", 31 0, L_0000026955abef20;  alias, 1 drivers
v0000026955a597d0_0 .var/s "out", 31 0;
v0000026955a59550_0 .net "rst", 0 0, o00000269559fb338;  alias, 0 drivers
S_0000026955a5baf0 .scope module, "reg_4" "register" 3 74, 5 4 0, S_0000026955a3e1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_000002695599f170 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955a59eb0_0 .net "clk", 0 0, o00000269559fb278;  alias, 0 drivers
v0000026955a59f50_0 .net "en", 0 0, L_0000026955acebd0;  alias, 1 drivers
v0000026955a59c30_0 .net/s "in", 31 0, L_0000026955abeb60;  alias, 1 drivers
v0000026955a599b0_0 .var/s "out", 31 0;
v0000026955a59a50_0 .net "rst", 0 0, o00000269559fb338;  alias, 0 drivers
S_0000026955a5b320 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_000002695579ce40;
 .timescale 0 0;
P_00000269559a09f0 .param/l "i" 0 2 39, +C4<010>;
S_0000026955a5b960 .scope module, "NEURON_L2" "neuron_o" 2 40, 3 8 0, S_0000026955a5b320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "a_1";
    .port_info 4 /INPUT 32 "a_2";
    .port_info 5 /INPUT 32 "w_1";
    .port_info 6 /INPUT 32 "w_2";
    .port_info 7 /INPUT 32 "b";
    .port_info 8 /OUTPUT 32 "y";
P_00000269559a0430 .param/l "WIDTH" 0 3 9, +C4<00000000000000000000000000100000>;
L_000002695598afe0 .functor BUFZ 32, v0000026955a5e380_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000026955a62d90_0 .net/s *"_ivl_9", 31 0, L_0000026955abefc0;  1 drivers
v0000026955a633d0_0 .net/s "a_1", 31 0, o00000269559fc238;  alias, 0 drivers
v0000026955a62a70_0 .net/s "a_2", 31 0, o00000269559fc3e8;  alias, 0 drivers
v0000026955a63470_0 .net/s "b", 31 0, L_0000026955ab1140;  1 drivers
v0000026955a63010_0 .net "clk", 0 0, o00000269559fb278;  alias, 0 drivers
L_0000026955aced38 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000026955a621b0_0 .net "en", 0 0, L_0000026955aced38;  1 drivers
v0000026955a635b0_0 .net/s "out", 31 0, v0000026955a5e380_0;  1 drivers
v0000026955a61df0 .array "out_In", 1 0;
v0000026955a61df0_0 .net/s v0000026955a61df0 0, 31 0, L_0000026955abf7e0; 1 drivers
v0000026955a61df0_1 .net/s v0000026955a61df0 1, 31 0, L_0000026955abee80; 1 drivers
v0000026955a61d50 .array "out_Reg", 3 0;
v0000026955a61d50_0 .net/s v0000026955a61d50 0, 31 0, v0000026955a5f000_0; 1 drivers
v0000026955a61d50_1 .net/s v0000026955a61d50 1, 31 0, v0000026955a5f780_0; 1 drivers
v0000026955a61d50_2 .net/s v0000026955a61d50 2, 31 0, v0000026955a613f0_0; 1 drivers
v0000026955a61d50_3 .net/s v0000026955a61d50 3, 31 0, v0000026955a612b0_0; 1 drivers
v0000026955a618f0_0 .net/s "pre_activation", 31 0, L_0000026955abf1a0;  1 drivers
v0000026955a61990_0 .net "rst", 0 0, o00000269559fb338;  alias, 0 drivers
v0000026955a61530_0 .net/s "w_1", 31 0, L_0000026955ab04c0;  1 drivers
v0000026955a62750_0 .net/s "w_2", 31 0, L_0000026955aafde0;  1 drivers
v0000026955a617b0_0 .net/s "y", 31 0, L_000002695598afe0;  alias, 1 drivers
L_0000026955abefc0 .arith/sum 32, v0000026955a5f000_0, v0000026955a5f780_0;
L_0000026955abf1a0 .arith/sum 32, L_0000026955abefc0, v0000026955a613f0_0;
S_0000026955a5ace0 .scope module, "activate_func" "tanh" 3 83, 4 7 0, S_0000026955a5b960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "a";
    .port_info 4 /OUTPUT 32 "y";
P_00000269557b8ee0 .param/l "FL" 0 4 9, +C4<00000000000000000000000000011000>;
P_00000269557b8f18 .param/l "WIDTH" 0 4 8, +C4<00000000000000000000000000100000>;
L_0000026955acecf0 .functor BUFT 1, C4<11111111000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026955a5cda0_0 .net/s "ONE_NEG", 31 0, L_0000026955acecf0;  1 drivers
L_0000026955aceca8 .functor BUFT 1, C4<00000001000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026955a5ce40_0 .net/s "ONE_POS", 31 0, L_0000026955aceca8;  1 drivers
v0000026955a5e880_0 .net/s *"_ivl_10", 63 0, L_0000026955ab0240;  1 drivers
v0000026955a5eba0_0 .net/s *"_ivl_12", 63 0, L_0000026955ab2040;  1 drivers
v0000026955a5d2a0_0 .net/s *"_ivl_18", 63 0, L_0000026955ab0600;  1 drivers
v0000026955a5de80_0 .net/s *"_ivl_20", 63 0, L_0000026955ab0f60;  1 drivers
v0000026955a5dfc0_0 .net/s *"_ivl_26", 63 0, L_0000026955ab1f00;  1 drivers
v0000026955a5db60_0 .net/s *"_ivl_28", 63 0, L_0000026955ab1dc0;  1 drivers
v0000026955a5dc00_0 .net *"_ivl_3", 0 0, L_0000026955ab15a0;  1 drivers
v0000026955a5cb20_0 .net/s *"_ivl_34", 31 0, L_0000026955ab0ce0;  1 drivers
L_0000026955acec60 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026955a5e9c0_0 .net *"_ivl_38", 31 0, L_0000026955acec60;  1 drivers
L_0000026955acec18 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026955a5ea60_0 .net *"_ivl_4", 31 0, L_0000026955acec18;  1 drivers
v0000026955a5eb00_0 .net *"_ivl_41", 31 0, L_0000026955ab0ba0;  1 drivers
v0000026955a5ec40_0 .net *"_ivl_48", 0 0, L_0000026955ab1640;  1 drivers
v0000026955a5ece0_0 .net *"_ivl_50", 0 0, L_0000026955ab0d80;  1 drivers
v0000026955a5ee20_0 .net *"_ivl_52", 31 0, L_0000026955ab2220;  1 drivers
v0000026955a5cee0_0 .net *"_ivl_7", 31 0, L_0000026955ab02e0;  1 drivers
v0000026955a5c6c0_0 .net/s "a", 31 0, v0000026955a612b0_0;  alias, 1 drivers
v0000026955a5c760_0 .net/s "a_pos", 31 0, L_0000026955ab1be0;  1 drivers
v0000026955a5d5c0_0 .net/s "a_pos_reg", 31 0, v0000026955a5d7a0_0;  1 drivers
v0000026955a5d480_0 .net/s "a_pos_sq", 31 0, L_0000026955ab20e0;  1 drivers
v0000026955a5c800_0 .net/s "a_pos_sq_full", 63 0, L_0000026955ab1d20;  1 drivers
v0000026955a5c940_0 .net/s "a_pos_sq_reg", 31 0, v0000026955a5e240_0;  1 drivers
v0000026955a5d520_0 .net "clk", 0 0, o00000269559fb278;  alias, 0 drivers
v0000026955a5d660_0 .net "en", 0 0, L_0000026955aced38;  alias, 1 drivers
v0000026955a5d700_0 .var/s "p1", 31 0;
v0000026955a5f140_0 .net/s "p1_reg", 31 0, v0000026955a5e1a0_0;  1 drivers
v0000026955a5fc80_0 .var/s "p2", 31 0;
v0000026955a5f3c0_0 .net/s "p2_reg", 31 0, v0000026955a5dac0_0;  1 drivers
v0000026955a5eec0_0 .var/s "p3", 31 0;
v0000026955a604a0_0 .net/s "p3_reg", 31 0, v0000026955a5d020_0;  1 drivers
v0000026955a5fa00_0 .net "rst", 0 0, o00000269559fb338;  alias, 0 drivers
v0000026955a5ff00_0 .net "sign", 0 0, L_0000026955abf240;  1 drivers
v0000026955a5ffa0_0 .net/s "sign_reg", 0 0, v0000026955a5e100_0;  1 drivers
v0000026955a5f8c0_0 .net/s "term1", 31 0, L_0000026955ab0c40;  1 drivers
v0000026955a5fd20_0 .net/s "term1_full", 63 0, L_0000026955ab1000;  1 drivers
v0000026955a5ef60_0 .net/s "term2", 31 0, L_0000026955ab10a0;  1 drivers
v0000026955a5fb40_0 .net/s "term2_full", 63 0, L_0000026955ab2180;  1 drivers
v0000026955a5f5a0_0 .net/s "y", 31 0, v0000026955a5e380_0;  alias, 1 drivers
v0000026955a60360_0 .net/s "y_abs", 31 0, L_0000026955ab1e60;  1 drivers
v0000026955a5faa0_0 .net/s "y_in", 31 0, L_0000026955ab0e20;  1 drivers
v0000026955a60040_0 .net/s "y_signed", 31 0, L_0000026955ab1b40;  1 drivers
E_00000269559a0270 .event anyedge, v0000026955a5ed80_0;
L_0000026955abf240 .part v0000026955a612b0_0, 31, 1;
L_0000026955ab15a0 .part v0000026955a612b0_0, 31, 1;
L_0000026955ab02e0 .arith/sub 32, L_0000026955acec18, v0000026955a612b0_0;
L_0000026955ab1be0 .functor MUXZ 32, v0000026955a612b0_0, L_0000026955ab02e0, L_0000026955ab15a0, C4<>;
L_0000026955ab0240 .extend/s 64, L_0000026955ab1be0;
L_0000026955ab2040 .extend/s 64, L_0000026955ab1be0;
L_0000026955ab1d20 .arith/mult 64, L_0000026955ab0240, L_0000026955ab2040;
L_0000026955ab20e0 .part L_0000026955ab1d20, 24, 32;
L_0000026955ab0600 .extend/s 64, v0000026955a5e1a0_0;
L_0000026955ab0f60 .extend/s 64, v0000026955a5e240_0;
L_0000026955ab1000 .arith/mult 64, L_0000026955ab0600, L_0000026955ab0f60;
L_0000026955ab0c40 .part L_0000026955ab1000, 24, 32;
L_0000026955ab1f00 .extend/s 64, v0000026955a5dac0_0;
L_0000026955ab1dc0 .extend/s 64, v0000026955a5d7a0_0;
L_0000026955ab2180 .arith/mult 64, L_0000026955ab1f00, L_0000026955ab1dc0;
L_0000026955ab10a0 .part L_0000026955ab2180, 24, 32;
L_0000026955ab0ce0 .arith/sum 32, L_0000026955ab0c40, L_0000026955ab10a0;
L_0000026955ab1e60 .arith/sum 32, L_0000026955ab0ce0, v0000026955a5d020_0;
L_0000026955ab0ba0 .arith/sub 32, L_0000026955acec60, L_0000026955ab1e60;
L_0000026955ab1b40 .functor MUXZ 32, L_0000026955ab1e60, L_0000026955ab0ba0, v0000026955a5e100_0, C4<>;
L_0000026955ab1640 .cmp/gt.s 32, L_0000026955ab1b40, L_0000026955aceca8;
L_0000026955ab0d80 .cmp/gt.s 32, L_0000026955acecf0, L_0000026955ab1b40;
L_0000026955ab2220 .functor MUXZ 32, L_0000026955ab1b40, L_0000026955acecf0, L_0000026955ab0d80, C4<>;
L_0000026955ab0e20 .functor MUXZ 32, L_0000026955ab2220, L_0000026955aceca8, L_0000026955ab1640, C4<>;
S_0000026955a5a830 .scope module, "reg_a_pos" "register" 4 72, 5 4 0, S_0000026955a5ace0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a05f0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955a5e740_0 .net "clk", 0 0, o00000269559fb278;  alias, 0 drivers
v0000026955a5c8a0_0 .net "en", 0 0, L_0000026955aced38;  alias, 1 drivers
v0000026955a5ed80_0 .net/s "in", 31 0, L_0000026955ab1be0;  alias, 1 drivers
v0000026955a5d7a0_0 .var/s "out", 31 0;
v0000026955a5cf80_0 .net "rst", 0 0, o00000269559fb338;  alias, 0 drivers
S_0000026955a5c2c0 .scope module, "reg_a_pos_sq" "register" 4 67, 5 4 0, S_0000026955a5ace0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a06f0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955a5d160_0 .net "clk", 0 0, o00000269559fb278;  alias, 0 drivers
v0000026955a5d340_0 .net "en", 0 0, L_0000026955aced38;  alias, 1 drivers
v0000026955a5e600_0 .net/s "in", 31 0, L_0000026955ab20e0;  alias, 1 drivers
v0000026955a5e240_0 .var/s "out", 31 0;
v0000026955a5c9e0_0 .net "rst", 0 0, o00000269559fb338;  alias, 0 drivers
S_0000026955a5b190 .scope module, "reg_out" "register" 4 117, 5 4 0, S_0000026955a5ace0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a0670 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955a5dca0_0 .net "clk", 0 0, o00000269559fb278;  alias, 0 drivers
v0000026955a5d0c0_0 .net "en", 0 0, L_0000026955aced38;  alias, 1 drivers
v0000026955a5cc60_0 .net/s "in", 31 0, L_0000026955ab0e20;  alias, 1 drivers
v0000026955a5e380_0 .var/s "out", 31 0;
v0000026955a5ca80_0 .net "rst", 0 0, o00000269559fb338;  alias, 0 drivers
S_0000026955a5b4b0 .scope module, "reg_p1" "register" 4 77, 5 4 0, S_0000026955a5ace0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a0630 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955a5e420_0 .net "clk", 0 0, o00000269559fb278;  alias, 0 drivers
v0000026955a5e560_0 .net "en", 0 0, L_0000026955aced38;  alias, 1 drivers
v0000026955a5d3e0_0 .net/s "in", 31 0, v0000026955a5d700_0;  1 drivers
v0000026955a5e1a0_0 .var/s "out", 31 0;
v0000026955a5dd40_0 .net "rst", 0 0, o00000269559fb338;  alias, 0 drivers
S_0000026955a5b7d0 .scope module, "reg_p2" "register" 4 82, 5 4 0, S_0000026955a5ace0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a0bb0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955a5d980_0 .net "clk", 0 0, o00000269559fb278;  alias, 0 drivers
v0000026955a5e4c0_0 .net "en", 0 0, L_0000026955aced38;  alias, 1 drivers
v0000026955a5df20_0 .net/s "in", 31 0, v0000026955a5fc80_0;  1 drivers
v0000026955a5dac0_0 .var/s "out", 31 0;
v0000026955a5cd00_0 .net "rst", 0 0, o00000269559fb338;  alias, 0 drivers
S_0000026955a5bc80 .scope module, "reg_p3" "register" 4 87, 5 4 0, S_0000026955a5ace0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a0ff0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955a5d840_0 .net "clk", 0 0, o00000269559fb278;  alias, 0 drivers
v0000026955a5e920_0 .net "en", 0 0, L_0000026955aced38;  alias, 1 drivers
v0000026955a5dde0_0 .net/s "in", 31 0, v0000026955a5eec0_0;  1 drivers
v0000026955a5d020_0 .var/s "out", 31 0;
v0000026955a5d8e0_0 .net "rst", 0 0, o00000269559fb338;  alias, 0 drivers
S_0000026955a5be10 .scope module, "reg_sign" "register" 4 62, 5 4 0, S_0000026955a5ace0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "in";
    .port_info 4 /OUTPUT 1 "out";
P_00000269559a0470 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000000001>;
v0000026955a5d200_0 .net "clk", 0 0, o00000269559fb278;  alias, 0 drivers
v0000026955a5e060_0 .net "en", 0 0, L_0000026955aced38;  alias, 1 drivers
v0000026955a5e6a0_0 .net/s "in", 0 0, L_0000026955abf240;  alias, 1 drivers
v0000026955a5e100_0 .var/s "out", 0 0;
v0000026955a5e7e0_0 .net "rst", 0 0, o00000269559fb338;  alias, 0 drivers
S_0000026955a5ae70 .scope module, "mult_0" "mult_Q" 3 30, 6 4 0, S_0000026955a5b960;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
P_00000269557b7ce0 .param/l "FBITS" 0 6 6, +C4<00000000000000000000000000011000>;
P_00000269557b7d18 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
v0000026955a5f460_0 .net/s *"_ivl_0", 63 0, L_0000026955abfb00;  1 drivers
v0000026955a5f500_0 .net/s *"_ivl_2", 63 0, L_0000026955abf060;  1 drivers
v0000026955a5f640_0 .net/s "a", 31 0, o00000269559fc238;  alias, 0 drivers
v0000026955a600e0_0 .net/s "b", 31 0, L_0000026955ab04c0;  alias, 1 drivers
v0000026955a5f820_0 .net/s "raw_y", 63 0, L_0000026955abf600;  1 drivers
v0000026955a5f1e0_0 .net/s "y", 31 0, L_0000026955abf7e0;  alias, 1 drivers
L_0000026955abfb00 .extend/s 64, o00000269559fc238;
L_0000026955abf060 .extend/s 64, L_0000026955ab04c0;
L_0000026955abf600 .arith/mult 64, L_0000026955abfb00, L_0000026955abf060;
L_0000026955abf7e0 .part L_0000026955abf600, 24, 32;
S_0000026955a5bfa0 .scope module, "mult_1" "mult_Q" 3 37, 6 4 0, S_0000026955a5b960;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
P_00000269557b8460 .param/l "FBITS" 0 6 6, +C4<00000000000000000000000000011000>;
P_00000269557b8498 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
v0000026955a5f960_0 .net/s *"_ivl_0", 63 0, L_0000026955abfba0;  1 drivers
v0000026955a60180_0 .net/s *"_ivl_2", 63 0, L_0000026955abed40;  1 drivers
v0000026955a60220_0 .net/s "a", 31 0, o00000269559fc3e8;  alias, 0 drivers
v0000026955a5fdc0_0 .net/s "b", 31 0, L_0000026955aafde0;  alias, 1 drivers
v0000026955a5fbe0_0 .net/s "raw_y", 63 0, L_0000026955abede0;  1 drivers
v0000026955a5f280_0 .net/s "y", 31 0, L_0000026955abee80;  alias, 1 drivers
L_0000026955abfba0 .extend/s 64, o00000269559fc3e8;
L_0000026955abed40 .extend/s 64, L_0000026955aafde0;
L_0000026955abede0 .arith/mult 64, L_0000026955abfba0, L_0000026955abed40;
L_0000026955abee80 .part L_0000026955abede0, 24, 32;
S_0000026955a5c450 .scope module, "reg_1" "register" 3 44, 5 4 0, S_0000026955a5b960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a03b0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955a5f6e0_0 .net "clk", 0 0, o00000269559fb278;  alias, 0 drivers
v0000026955a5fe60_0 .net "en", 0 0, L_0000026955aced38;  alias, 1 drivers
v0000026955a5f0a0_0 .net/s "in", 31 0, L_0000026955abf7e0;  alias, 1 drivers
v0000026955a5f000_0 .var/s "out", 31 0;
v0000026955a602c0_0 .net "rst", 0 0, o00000269559fb338;  alias, 0 drivers
S_0000026955a5c130 .scope module, "reg_2" "register" 3 53, 5 4 0, S_0000026955a5b960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a01f0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955a5f320_0 .net "clk", 0 0, o00000269559fb278;  alias, 0 drivers
v0000026955a60400_0 .net "en", 0 0, L_0000026955aced38;  alias, 1 drivers
v0000026955a60540_0 .net/s "in", 31 0, L_0000026955abee80;  alias, 1 drivers
v0000026955a5f780_0 .var/s "out", 31 0;
v0000026955a615d0_0 .net "rst", 0 0, o00000269559fb338;  alias, 0 drivers
S_0000026955a64ef0 .scope module, "reg_3" "register" 3 62, 5 4 0, S_0000026955a5b960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a0bf0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955a61350_0 .net "clk", 0 0, o00000269559fb278;  alias, 0 drivers
v0000026955a62cf0_0 .net "en", 0 0, L_0000026955aced38;  alias, 1 drivers
v0000026955a61490_0 .net/s "in", 31 0, L_0000026955ab1140;  alias, 1 drivers
v0000026955a613f0_0 .var/s "out", 31 0;
v0000026955a61030_0 .net "rst", 0 0, o00000269559fb338;  alias, 0 drivers
S_0000026955a656c0 .scope module, "reg_4" "register" 3 74, 5 4 0, S_0000026955a5b960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a0ef0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955a63290_0 .net "clk", 0 0, o00000269559fb278;  alias, 0 drivers
v0000026955a62110_0 .net "en", 0 0, L_0000026955aced38;  alias, 1 drivers
v0000026955a63330_0 .net/s "in", 31 0, L_0000026955abf1a0;  alias, 1 drivers
v0000026955a612b0_0 .var/s "out", 31 0;
v0000026955a62930_0 .net "rst", 0 0, o00000269559fb338;  alias, 0 drivers
S_0000026955a66980 .scope generate, "genblk2[0]" "genblk2[0]" 2 57, 2 57 0, S_000002695579ce40;
 .timescale 0 0;
P_00000269559a0730 .param/l "j" 0 2 57, +C4<00>;
S_0000026955a65080 .scope module, "NEURON_L3" "neuron_a" 2 58, 7 8 0, S_0000026955a66980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "a_1";
    .port_info 4 /INPUT 32 "a_2";
    .port_info 5 /INPUT 32 "a_3";
    .port_info 6 /INPUT 32 "w_1";
    .port_info 7 /INPUT 32 "w_2";
    .port_info 8 /INPUT 32 "w_3";
    .port_info 9 /INPUT 32 "b";
    .port_info 10 /OUTPUT 32 "y";
P_00000269559a0930 .param/l "WIDTH" 0 7 9, +C4<00000000000000000000000000100000>;
L_000002695598acd0 .functor BUFZ 32, v0000026955a62570_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000026955a67730_0 .net/s *"_ivl_12", 31 0, L_0000026955ab2360;  1 drivers
v0000026955a68e50_0 .net/s *"_ivl_15", 31 0, L_0000026955ab0a60;  1 drivers
v0000026955a69210_0 .net/s "a_1", 31 0, L_000002695598b830;  alias, 1 drivers
v0000026955a68590_0 .net/s "a_2", 31 0, L_000002695598a330;  alias, 1 drivers
v0000026955a67e10_0 .net/s "a_3", 31 0, L_000002695598afe0;  alias, 1 drivers
v0000026955a677d0_0 .net/s "b", 31 0, L_0000026955b2a390;  1 drivers
v0000026955a67c30_0 .net "clk", 0 0, o00000269559fb278;  alias, 0 drivers
L_0000026955aceea0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000026955a68630_0 .net "en", 0 0, L_0000026955aceea0;  1 drivers
v0000026955a686d0_0 .net/s "out", 31 0, v0000026955a62570_0;  1 drivers
v0000026955a692b0 .array "out_In", 2 0;
v0000026955a692b0_0 .net/s v0000026955a692b0 0, 31 0, L_0000026955ab1aa0; 1 drivers
v0000026955a692b0_1 .net/s v0000026955a692b0 1, 31 0, L_0000026955ab22c0; 1 drivers
v0000026955a692b0_2 .net/s v0000026955a692b0 2, 31 0, L_0000026955ab1fa0; 1 drivers
v0000026955a69350 .array "out_Reg", 4 0;
v0000026955a69350_0 .net/s v0000026955a69350 0, 31 0, v0000026955a68c70_0; 1 drivers
v0000026955a69350_1 .net/s v0000026955a69350 1, 31 0, v0000026955a689f0_0; 1 drivers
v0000026955a69350_2 .net/s v0000026955a69350 2, 31 0, v0000026955a681d0_0; 1 drivers
v0000026955a69350_3 .net/s v0000026955a69350 3, 31 0, v0000026955a67a50_0; 1 drivers
v0000026955a69350_4 .net/s v0000026955a69350 4, 31 0, v0000026955a67af0_0; 1 drivers
v0000026955a69530_0 .net/s "pre_activation", 31 0, L_0000026955aafd40;  1 drivers
v0000026955a67050_0 .net "rst", 0 0, o00000269559fb338;  alias, 0 drivers
v0000026955a67d70_0 .net/s "w_1", 31 0, L_0000026955b2a110;  1 drivers
v0000026955a670f0_0 .net/s "w_2", 31 0, L_0000026955b2ab10;  1 drivers
v0000026955a67870_0 .net/s "w_3", 31 0, L_0000026955b293f0;  1 drivers
v0000026955a67230_0 .net/s "y", 31 0, L_000002695598acd0;  alias, 1 drivers
L_0000026955ab2360 .arith/sum 32, v0000026955a68c70_0, v0000026955a689f0_0;
L_0000026955ab0a60 .arith/sum 32, L_0000026955ab2360, v0000026955a681d0_0;
L_0000026955aafd40 .arith/sum 32, L_0000026955ab0a60, v0000026955a67a50_0;
S_0000026955a65210 .scope module, "activate_func" "tanh" 7 100, 4 7 0, S_0000026955a65080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "a";
    .port_info 4 /OUTPUT 32 "y";
P_00000269557b7d60 .param/l "FL" 0 4 9, +C4<00000000000000000000000000011000>;
P_00000269557b7d98 .param/l "WIDTH" 0 4 8, +C4<00000000000000000000000000100000>;
L_0000026955acee58 .functor BUFT 1, C4<11111111000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026955a62c50_0 .net/s "ONE_NEG", 31 0, L_0000026955acee58;  1 drivers
L_0000026955acee10 .functor BUFT 1, C4<00000001000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026955a630b0_0 .net/s "ONE_POS", 31 0, L_0000026955acee10;  1 drivers
v0000026955a631f0_0 .net/s *"_ivl_10", 63 0, L_0000026955ab0740;  1 drivers
v0000026955a60f90_0 .net/s *"_ivl_12", 63 0, L_0000026955aaffc0;  1 drivers
v0000026955a63970_0 .net/s *"_ivl_18", 63 0, L_0000026955aaff20;  1 drivers
v0000026955a64690_0 .net/s *"_ivl_20", 63 0, L_0000026955ab0100;  1 drivers
v0000026955a64910_0 .net/s *"_ivl_26", 63 0, L_0000026955ab16e0;  1 drivers
v0000026955a63a10_0 .net/s *"_ivl_28", 63 0, L_0000026955ab1780;  1 drivers
v0000026955a64230_0 .net *"_ivl_3", 0 0, L_0000026955ab0380;  1 drivers
v0000026955a63f10_0 .net/s *"_ivl_34", 31 0, L_0000026955ab1960;  1 drivers
L_0000026955acedc8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026955a63ab0_0 .net *"_ivl_38", 31 0, L_0000026955acedc8;  1 drivers
L_0000026955aced80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026955a63830_0 .net *"_ivl_4", 31 0, L_0000026955aced80;  1 drivers
v0000026955a64c30_0 .net *"_ivl_41", 31 0, L_0000026955ab1a00;  1 drivers
v0000026955a63bf0_0 .net *"_ivl_48", 0 0, L_0000026955ab0920;  1 drivers
v0000026955a64a50_0 .net *"_ivl_50", 0 0, L_0000026955ab09c0;  1 drivers
v0000026955a64370_0 .net *"_ivl_52", 31 0, L_0000026955ab0b00;  1 drivers
v0000026955a64410_0 .net *"_ivl_7", 31 0, L_0000026955ab24a0;  1 drivers
v0000026955a63c90_0 .net/s "a", 31 0, v0000026955a67af0_0;  alias, 1 drivers
v0000026955a64190_0 .net/s "a_pos", 31 0, L_0000026955ab1820;  1 drivers
v0000026955a638d0_0 .net/s "a_pos_reg", 31 0, v0000026955a63650_0;  1 drivers
v0000026955a64870_0 .net/s "a_pos_sq", 31 0, L_0000026955ab0060;  1 drivers
v0000026955a640f0_0 .net/s "a_pos_sq_full", 63 0, L_0000026955aafe80;  1 drivers
v0000026955a64730_0 .net/s "a_pos_sq_reg", 31 0, v0000026955a62390_0;  1 drivers
o00000269559ffd78 .functor BUFZ 1, C4<z>; HiZ drive
v0000026955a64af0_0 .net "clk", 0 0, o00000269559ffd78;  0 drivers
o00000269559ffda8 .functor BUFZ 1, C4<z>; HiZ drive
v0000026955a63d30_0 .net "en", 0 0, o00000269559ffda8;  0 drivers
v0000026955a64b90_0 .var/s "p1", 31 0;
v0000026955a647d0_0 .net/s "p1_reg", 31 0, v0000026955a61c10_0;  1 drivers
v0000026955a64cd0_0 .var/s "p2", 31 0;
v0000026955a649b0_0 .net/s "p2_reg", 31 0, v0000026955a61cb0_0;  1 drivers
v0000026955a64d70_0 .var/s "p3", 31 0;
v0000026955a63fb0_0 .net/s "p3_reg", 31 0, v0000026955a62f70_0;  1 drivers
o00000269559ffe38 .functor BUFZ 1, C4<z>; HiZ drive
v0000026955a63dd0_0 .net "rst", 0 0, o00000269559ffe38;  0 drivers
v0000026955a63b50_0 .net "sign", 0 0, L_0000026955ab1460;  1 drivers
v0000026955a642d0_0 .net/s "sign_reg", 0 0, v0000026955a626b0_0;  1 drivers
v0000026955a636f0_0 .net/s "term1", 31 0, L_0000026955ab01a0;  1 drivers
v0000026955a63790_0 .net/s "term1_full", 63 0, L_0000026955ab1500;  1 drivers
v0000026955a63e70_0 .net/s "term2", 31 0, L_0000026955ab18c0;  1 drivers
v0000026955a644b0_0 .net/s "term2_full", 63 0, L_0000026955ab0420;  1 drivers
v0000026955a64050_0 .net/s "y", 31 0, v0000026955a62570_0;  alias, 1 drivers
v0000026955a64550_0 .net/s "y_abs", 31 0, L_0000026955ab0560;  1 drivers
v0000026955a645f0_0 .net/s "y_in", 31 0, L_0000026955b2ae30;  1 drivers
v0000026955a693f0_0 .net/s "y_signed", 31 0, L_0000026955ab07e0;  1 drivers
E_00000269559a0970 .event anyedge, v0000026955a61a30_0;
L_0000026955ab1460 .part v0000026955a67af0_0, 31, 1;
L_0000026955ab0380 .part v0000026955a67af0_0, 31, 1;
L_0000026955ab24a0 .arith/sub 32, L_0000026955aced80, v0000026955a67af0_0;
L_0000026955ab1820 .functor MUXZ 32, v0000026955a67af0_0, L_0000026955ab24a0, L_0000026955ab0380, C4<>;
L_0000026955ab0740 .extend/s 64, L_0000026955ab1820;
L_0000026955aaffc0 .extend/s 64, L_0000026955ab1820;
L_0000026955aafe80 .arith/mult 64, L_0000026955ab0740, L_0000026955aaffc0;
L_0000026955ab0060 .part L_0000026955aafe80, 24, 32;
L_0000026955aaff20 .extend/s 64, v0000026955a61c10_0;
L_0000026955ab0100 .extend/s 64, v0000026955a62390_0;
L_0000026955ab1500 .arith/mult 64, L_0000026955aaff20, L_0000026955ab0100;
L_0000026955ab01a0 .part L_0000026955ab1500, 24, 32;
L_0000026955ab16e0 .extend/s 64, v0000026955a61cb0_0;
L_0000026955ab1780 .extend/s 64, v0000026955a63650_0;
L_0000026955ab0420 .arith/mult 64, L_0000026955ab16e0, L_0000026955ab1780;
L_0000026955ab18c0 .part L_0000026955ab0420, 24, 32;
L_0000026955ab1960 .arith/sum 32, L_0000026955ab01a0, L_0000026955ab18c0;
L_0000026955ab0560 .arith/sum 32, L_0000026955ab1960, v0000026955a62f70_0;
L_0000026955ab1a00 .arith/sub 32, L_0000026955acedc8, L_0000026955ab0560;
L_0000026955ab07e0 .functor MUXZ 32, L_0000026955ab0560, L_0000026955ab1a00, v0000026955a626b0_0, C4<>;
L_0000026955ab0920 .cmp/gt.s 32, L_0000026955ab07e0, L_0000026955acee10;
L_0000026955ab09c0 .cmp/gt.s 32, L_0000026955acee58, L_0000026955ab07e0;
L_0000026955ab0b00 .functor MUXZ 32, L_0000026955ab07e0, L_0000026955acee58, L_0000026955ab09c0, C4<>;
L_0000026955b2ae30 .functor MUXZ 32, L_0000026955ab0b00, L_0000026955acee10, L_0000026955ab0920, C4<>;
S_0000026955a65b70 .scope module, "reg_a_pos" "register" 4 72, 5 4 0, S_0000026955a65210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a0cf0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955a62430_0 .net "clk", 0 0, o00000269559ffd78;  alias, 0 drivers
v0000026955a61850_0 .net "en", 0 0, o00000269559ffda8;  alias, 0 drivers
v0000026955a61a30_0 .net/s "in", 31 0, L_0000026955ab1820;  alias, 1 drivers
v0000026955a63650_0 .var/s "out", 31 0;
v0000026955a62b10_0 .net "rst", 0 0, o00000269559ffe38;  alias, 0 drivers
E_00000269559a0a30 .event posedge, v0000026955a62430_0;
S_0000026955a65d00 .scope module, "reg_a_pos_sq" "register" 4 67, 5 4 0, S_0000026955a65210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a0b30 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955a62bb0_0 .net "clk", 0 0, o00000269559ffd78;  alias, 0 drivers
v0000026955a61210_0 .net "en", 0 0, o00000269559ffda8;  alias, 0 drivers
v0000026955a627f0_0 .net/s "in", 31 0, L_0000026955ab0060;  alias, 1 drivers
v0000026955a62390_0 .var/s "out", 31 0;
v0000026955a61670_0 .net "rst", 0 0, o00000269559ffe38;  alias, 0 drivers
S_0000026955a65e90 .scope module, "reg_out" "register" 4 117, 5 4 0, S_0000026955a65210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a0330 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955a61ad0_0 .net "clk", 0 0, o00000269559ffd78;  alias, 0 drivers
v0000026955a61710_0 .net "en", 0 0, o00000269559ffda8;  alias, 0 drivers
v0000026955a624d0_0 .net/s "in", 31 0, L_0000026955b2ae30;  alias, 1 drivers
v0000026955a62570_0 .var/s "out", 31 0;
v0000026955a62250_0 .net "rst", 0 0, o00000269559ffe38;  alias, 0 drivers
S_0000026955a65850 .scope module, "reg_p1" "register" 4 77, 5 4 0, S_0000026955a65210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a04b0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955a610d0_0 .net "clk", 0 0, o00000269559ffd78;  alias, 0 drivers
v0000026955a63510_0 .net "en", 0 0, o00000269559ffda8;  alias, 0 drivers
v0000026955a61b70_0 .net/s "in", 31 0, v0000026955a64b90_0;  1 drivers
v0000026955a61c10_0 .var/s "out", 31 0;
v0000026955a61170_0 .net "rst", 0 0, o00000269559ffe38;  alias, 0 drivers
S_0000026955a659e0 .scope module, "reg_p2" "register" 4 82, 5 4 0, S_0000026955a65210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a0570 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955a63150_0 .net "clk", 0 0, o00000269559ffd78;  alias, 0 drivers
v0000026955a62ed0_0 .net "en", 0 0, o00000269559ffda8;  alias, 0 drivers
v0000026955a62e30_0 .net/s "in", 31 0, v0000026955a64cd0_0;  1 drivers
v0000026955a61cb0_0 .var/s "out", 31 0;
v0000026955a62890_0 .net "rst", 0 0, o00000269559ffe38;  alias, 0 drivers
S_0000026955a65530 .scope module, "reg_p3" "register" 4 87, 5 4 0, S_0000026955a65210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a0370 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955a61e90_0 .net "clk", 0 0, o00000269559ffd78;  alias, 0 drivers
v0000026955a61f30_0 .net "en", 0 0, o00000269559ffda8;  alias, 0 drivers
v0000026955a60ef0_0 .net/s "in", 31 0, v0000026955a64d70_0;  1 drivers
v0000026955a62f70_0 .var/s "out", 31 0;
v0000026955a61fd0_0 .net "rst", 0 0, o00000269559ffe38;  alias, 0 drivers
S_0000026955a661b0 .scope module, "reg_sign" "register" 4 62, 5 4 0, S_0000026955a65210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "in";
    .port_info 4 /OUTPUT 1 "out";
P_00000269559a02b0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000000001>;
v0000026955a62070_0 .net "clk", 0 0, o00000269559ffd78;  alias, 0 drivers
v0000026955a622f0_0 .net "en", 0 0, o00000269559ffda8;  alias, 0 drivers
v0000026955a62610_0 .net/s "in", 0 0, L_0000026955ab1460;  alias, 1 drivers
v0000026955a626b0_0 .var/s "out", 0 0;
v0000026955a629d0_0 .net "rst", 0 0, o00000269559ffe38;  alias, 0 drivers
S_0000026955a66020 .scope module, "mult_0" "mult_Q" 7 31, 6 4 0, S_0000026955a65080;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
P_00000269557b8260 .param/l "FBITS" 0 6 6, +C4<00000000000000000000000000011000>;
P_00000269557b8298 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
v0000026955a695d0_0 .net/s *"_ivl_0", 63 0, L_0000026955ab11e0;  1 drivers
v0000026955a68130_0 .net/s *"_ivl_2", 63 0, L_0000026955ab2400;  1 drivers
v0000026955a68270_0 .net/s "a", 31 0, L_000002695598b830;  alias, 1 drivers
v0000026955a68b30_0 .net/s "b", 31 0, L_0000026955b2a110;  alias, 1 drivers
v0000026955a688b0_0 .net/s "raw_y", 63 0, L_0000026955ab0ec0;  1 drivers
v0000026955a683b0_0 .net/s "y", 31 0, L_0000026955ab1aa0;  alias, 1 drivers
L_0000026955ab11e0 .extend/s 64, L_000002695598b830;
L_0000026955ab2400 .extend/s 64, L_0000026955b2a110;
L_0000026955ab0ec0 .arith/mult 64, L_0000026955ab11e0, L_0000026955ab2400;
L_0000026955ab1aa0 .part L_0000026955ab0ec0, 24, 32;
S_0000026955a653a0 .scope module, "mult_1" "mult_Q" 7 38, 6 4 0, S_0000026955a65080;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
P_00000269557b94e0 .param/l "FBITS" 0 6 6, +C4<00000000000000000000000000011000>;
P_00000269557b9518 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
v0000026955a69670_0 .net/s *"_ivl_0", 63 0, L_0000026955ab1280;  1 drivers
v0000026955a67ff0_0 .net/s *"_ivl_2", 63 0, L_0000026955ab0880;  1 drivers
v0000026955a679b0_0 .net/s "a", 31 0, L_000002695598a330;  alias, 1 drivers
v0000026955a66f10_0 .net/s "b", 31 0, L_0000026955b2ab10;  alias, 1 drivers
v0000026955a68a90_0 .net/s "raw_y", 63 0, L_0000026955ab1c80;  1 drivers
v0000026955a68810_0 .net/s "y", 31 0, L_0000026955ab22c0;  alias, 1 drivers
L_0000026955ab1280 .extend/s 64, L_000002695598a330;
L_0000026955ab0880 .extend/s 64, L_0000026955b2ab10;
L_0000026955ab1c80 .arith/mult 64, L_0000026955ab1280, L_0000026955ab0880;
L_0000026955ab22c0 .part L_0000026955ab1c80, 24, 32;
S_0000026955a66ca0 .scope module, "mult_2" "mult_Q" 7 45, 6 4 0, S_0000026955a65080;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
P_00000269557b95e0 .param/l "FBITS" 0 6 6, +C4<00000000000000000000000000011000>;
P_00000269557b9618 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
v0000026955a67f50_0 .net/s *"_ivl_0", 63 0, L_0000026955ab1320;  1 drivers
v0000026955a68090_0 .net/s *"_ivl_2", 63 0, L_0000026955ab06a0;  1 drivers
v0000026955a68bd0_0 .net/s "a", 31 0, L_000002695598afe0;  alias, 1 drivers
v0000026955a68db0_0 .net/s "b", 31 0, L_0000026955b293f0;  alias, 1 drivers
v0000026955a68ef0_0 .net/s "raw_y", 63 0, L_0000026955ab13c0;  1 drivers
v0000026955a67eb0_0 .net/s "y", 31 0, L_0000026955ab1fa0;  alias, 1 drivers
L_0000026955ab1320 .extend/s 64, L_000002695598afe0;
L_0000026955ab06a0 .extend/s 64, L_0000026955b293f0;
L_0000026955ab13c0 .arith/mult 64, L_0000026955ab1320, L_0000026955ab06a0;
L_0000026955ab1fa0 .part L_0000026955ab13c0, 24, 32;
S_0000026955a66340 .scope module, "reg_1" "register" 7 52, 5 4 0, S_0000026955a65080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a0ab0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955a69490_0 .net "clk", 0 0, o00000269559fb278;  alias, 0 drivers
v0000026955a684f0_0 .net "en", 0 0, L_0000026955aceea0;  alias, 1 drivers
v0000026955a68310_0 .net/s "in", 31 0, L_0000026955ab1aa0;  alias, 1 drivers
v0000026955a68c70_0 .var/s "out", 31 0;
v0000026955a66fb0_0 .net "rst", 0 0, o00000269559fb338;  alias, 0 drivers
S_0000026955a664d0 .scope module, "reg_2" "register" 7 61, 5 4 0, S_0000026955a65080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a0770 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955a68770_0 .net "clk", 0 0, o00000269559fb278;  alias, 0 drivers
v0000026955a68950_0 .net "en", 0 0, L_0000026955aceea0;  alias, 1 drivers
v0000026955a67410_0 .net/s "in", 31 0, L_0000026955ab22c0;  alias, 1 drivers
v0000026955a689f0_0 .var/s "out", 31 0;
v0000026955a68f90_0 .net "rst", 0 0, o00000269559fb338;  alias, 0 drivers
S_0000026955a66660 .scope module, "reg_3" "register" 7 70, 5 4 0, S_0000026955a65080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a07b0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955a67190_0 .net "clk", 0 0, o00000269559fb278;  alias, 0 drivers
v0000026955a69030_0 .net "en", 0 0, L_0000026955aceea0;  alias, 1 drivers
v0000026955a67910_0 .net/s "in", 31 0, L_0000026955ab1fa0;  alias, 1 drivers
v0000026955a681d0_0 .var/s "out", 31 0;
v0000026955a675f0_0 .net "rst", 0 0, o00000269559fb338;  alias, 0 drivers
S_0000026955a667f0 .scope module, "reg_4" "register" 7 79, 5 4 0, S_0000026955a65080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a03f0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955a674b0_0 .net "clk", 0 0, o00000269559fb278;  alias, 0 drivers
v0000026955a67690_0 .net "en", 0 0, L_0000026955aceea0;  alias, 1 drivers
v0000026955a68d10_0 .net/s "in", 31 0, L_0000026955b2a390;  alias, 1 drivers
v0000026955a67a50_0 .var/s "out", 31 0;
v0000026955a690d0_0 .net "rst", 0 0, o00000269559fb338;  alias, 0 drivers
S_0000026955a66b10 .scope module, "reg_5" "register" 7 91, 5 4 0, S_0000026955a65080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a0eb0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955a67550_0 .net "clk", 0 0, o00000269559fb278;  alias, 0 drivers
v0000026955a68450_0 .net "en", 0 0, L_0000026955aceea0;  alias, 1 drivers
v0000026955a69170_0 .net/s "in", 31 0, L_0000026955aafd40;  alias, 1 drivers
v0000026955a67af0_0 .var/s "out", 31 0;
v0000026955a67b90_0 .net "rst", 0 0, o00000269559fb338;  alias, 0 drivers
S_0000026955a6c4f0 .scope generate, "genblk2[1]" "genblk2[1]" 2 57, 2 57 0, S_000002695579ce40;
 .timescale 0 0;
P_00000269559a0870 .param/l "j" 0 2 57, +C4<01>;
S_0000026955a6beb0 .scope module, "NEURON_L3" "neuron_a" 2 58, 7 8 0, S_0000026955a6c4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "a_1";
    .port_info 4 /INPUT 32 "a_2";
    .port_info 5 /INPUT 32 "a_3";
    .port_info 6 /INPUT 32 "w_1";
    .port_info 7 /INPUT 32 "w_2";
    .port_info 8 /INPUT 32 "w_3";
    .port_info 9 /INPUT 32 "b";
    .port_info 10 /OUTPUT 32 "y";
P_00000269559a04f0 .param/l "WIDTH" 0 7 9, +C4<00000000000000000000000000100000>;
L_000002695598af70 .functor BUFZ 32, v0000026955a6ac50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000026955a75f60_0 .net/s *"_ivl_12", 31 0, L_0000026955b2abb0;  1 drivers
v0000026955a73b20_0 .net/s *"_ivl_15", 31 0, L_0000026955b298f0;  1 drivers
v0000026955a75600_0 .net/s "a_1", 31 0, L_000002695598b830;  alias, 1 drivers
v0000026955a75b00_0 .net/s "a_2", 31 0, L_000002695598a330;  alias, 1 drivers
v0000026955a75ba0_0 .net/s "a_3", 31 0, L_000002695598afe0;  alias, 1 drivers
v0000026955a751a0_0 .net/s "b", 31 0, L_0000026955b2af70;  1 drivers
v0000026955a75ce0_0 .net "clk", 0 0, o00000269559fb278;  alias, 0 drivers
L_0000026955acf008 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000026955a74a20_0 .net "en", 0 0, L_0000026955acf008;  1 drivers
v0000026955a74c00_0 .net/s "out", 31 0, v0000026955a6ac50_0;  1 drivers
v0000026955a754c0 .array "out_In", 2 0;
v0000026955a754c0_0 .net/s v0000026955a754c0 0, 31 0, L_0000026955b29e90; 1 drivers
v0000026955a754c0_1 .net/s v0000026955a754c0 1, 31 0, L_0000026955b292b0; 1 drivers
v0000026955a754c0_2 .net/s v0000026955a754c0 2, 31 0, L_0000026955b2ad90; 1 drivers
v0000026955a73f80 .array "out_Reg", 4 0;
v0000026955a73f80_0 .net/s v0000026955a73f80 0, 31 0, v0000026955a73620_0; 1 drivers
v0000026955a73f80_1 .net/s v0000026955a73f80 1, 31 0, v0000026955a71e60_0; 1 drivers
v0000026955a73f80_2 .net/s v0000026955a73f80 2, 31 0, v0000026955a73a80_0; 1 drivers
v0000026955a73f80_3 .net/s v0000026955a73f80 3, 31 0, v0000026955a74b60_0; 1 drivers
v0000026955a73f80_4 .net/s v0000026955a73f80 4, 31 0, v0000026955a75a60_0; 1 drivers
v0000026955a75240_0 .net/s "pre_activation", 31 0, L_0000026955b2aa70;  1 drivers
v0000026955a74d40_0 .net "rst", 0 0, o00000269559fb338;  alias, 0 drivers
v0000026955a73bc0_0 .net/s "w_1", 31 0, L_0000026955b28e50;  1 drivers
v0000026955a757e0_0 .net/s "w_2", 31 0, L_0000026955b29ad0;  1 drivers
v0000026955a74e80_0 .net/s "w_3", 31 0, L_0000026955b29cb0;  1 drivers
v0000026955a75e20_0 .net/s "y", 31 0, L_000002695598af70;  alias, 1 drivers
L_0000026955b2abb0 .arith/sum 32, v0000026955a73620_0, v0000026955a71e60_0;
L_0000026955b298f0 .arith/sum 32, L_0000026955b2abb0, v0000026955a73a80_0;
L_0000026955b2aa70 .arith/sum 32, L_0000026955b298f0, v0000026955a74b60_0;
S_0000026955a6c040 .scope module, "activate_func" "tanh" 7 100, 4 7 0, S_0000026955a6beb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "a";
    .port_info 4 /OUTPUT 32 "y";
P_00000269557b8860 .param/l "FL" 0 4 9, +C4<00000000000000000000000000011000>;
P_00000269557b8898 .param/l "WIDTH" 0 4 8, +C4<00000000000000000000000000100000>;
L_0000026955acefc0 .functor BUFT 1, C4<11111111000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026955a69b70_0 .net/s "ONE_NEG", 31 0, L_0000026955acefc0;  1 drivers
L_0000026955acef78 .functor BUFT 1, C4<00000001000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026955a69c10_0 .net/s "ONE_POS", 31 0, L_0000026955acef78;  1 drivers
v0000026955a69fd0_0 .net/s *"_ivl_10", 63 0, L_0000026955b29fd0;  1 drivers
v0000026955a6a070_0 .net/s *"_ivl_12", 63 0, L_0000026955b2a070;  1 drivers
v0000026955a6a110_0 .net/s *"_ivl_18", 63 0, L_0000026955b29030;  1 drivers
v0000026955a72720_0 .net/s *"_ivl_20", 63 0, L_0000026955b2b150;  1 drivers
v0000026955a716e0_0 .net/s *"_ivl_26", 63 0, L_0000026955b2aed0;  1 drivers
v0000026955a72400_0 .net/s *"_ivl_28", 63 0, L_0000026955b297b0;  1 drivers
v0000026955a71fa0_0 .net *"_ivl_3", 0 0, L_0000026955b29710;  1 drivers
v0000026955a73120_0 .net/s *"_ivl_34", 31 0, L_0000026955b29490;  1 drivers
L_0000026955acef30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026955a71320_0 .net *"_ivl_38", 31 0, L_0000026955acef30;  1 drivers
L_0000026955aceee8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026955a72860_0 .net *"_ivl_4", 31 0, L_0000026955aceee8;  1 drivers
v0000026955a72e00_0 .net *"_ivl_41", 31 0, L_0000026955b29990;  1 drivers
v0000026955a718c0_0 .net *"_ivl_48", 0 0, L_0000026955b2a250;  1 drivers
v0000026955a71f00_0 .net *"_ivl_50", 0 0, L_0000026955b28f90;  1 drivers
v0000026955a73760_0 .net *"_ivl_52", 31 0, L_0000026955b2a2f0;  1 drivers
v0000026955a72cc0_0 .net *"_ivl_7", 31 0, L_0000026955b28db0;  1 drivers
v0000026955a734e0_0 .net/s "a", 31 0, v0000026955a75a60_0;  alias, 1 drivers
v0000026955a71960_0 .net/s "a_pos", 31 0, L_0000026955b2b010;  1 drivers
v0000026955a720e0_0 .net/s "a_pos_reg", 31 0, v0000026955a6a930_0;  1 drivers
v0000026955a71780_0 .net/s "a_pos_sq", 31 0, L_0000026955b28a90;  1 drivers
v0000026955a729a0_0 .net/s "a_pos_sq_full", 63 0, L_0000026955b2a1b0;  1 drivers
v0000026955a733a0_0 .net/s "a_pos_sq_reg", 31 0, v0000026955a6a570_0;  1 drivers
o0000026955a019f8 .functor BUFZ 1, C4<z>; HiZ drive
v0000026955a72fe0_0 .net "clk", 0 0, o0000026955a019f8;  0 drivers
o0000026955a01a28 .functor BUFZ 1, C4<z>; HiZ drive
v0000026955a713c0_0 .net "en", 0 0, o0000026955a01a28;  0 drivers
v0000026955a71460_0 .var/s "p1", 31 0;
v0000026955a72ea0_0 .net/s "p1_reg", 31 0, v0000026955a6acf0_0;  1 drivers
v0000026955a72220_0 .var/s "p2", 31 0;
v0000026955a72d60_0 .net/s "p2_reg", 31 0, v0000026955a697b0_0;  1 drivers
v0000026955a731c0_0 .var/s "p3", 31 0;
v0000026955a72a40_0 .net/s "p3_reg", 31 0, v0000026955a6a430_0;  1 drivers
o0000026955a01ab8 .functor BUFZ 1, C4<z>; HiZ drive
v0000026955a722c0_0 .net "rst", 0 0, o0000026955a01ab8;  0 drivers
v0000026955a71500_0 .net "sign", 0 0, L_0000026955b29f30;  1 drivers
v0000026955a71140_0 .net/s "sign_reg", 0 0, v0000026955a69ad0_0;  1 drivers
v0000026955a73260_0 .net/s "term1", 31 0, L_0000026955b2a7f0;  1 drivers
v0000026955a736c0_0 .net/s "term1_full", 63 0, L_0000026955b29a30;  1 drivers
v0000026955a72040_0 .net/s "term2", 31 0, L_0000026955b29c10;  1 drivers
v0000026955a71a00_0 .net/s "term2_full", 63 0, L_0000026955b295d0;  1 drivers
v0000026955a724a0_0 .net/s "y", 31 0, v0000026955a6ac50_0;  alias, 1 drivers
v0000026955a73080_0 .net/s "y_abs", 31 0, L_0000026955b29530;  1 drivers
v0000026955a71000_0 .net/s "y_in", 31 0, L_0000026955b2a4d0;  1 drivers
v0000026955a727c0_0 .net/s "y_signed", 31 0, L_0000026955b29670;  1 drivers
E_00000269559a0af0 .event anyedge, v0000026955a67370_0;
L_0000026955b29f30 .part v0000026955a75a60_0, 31, 1;
L_0000026955b29710 .part v0000026955a75a60_0, 31, 1;
L_0000026955b28db0 .arith/sub 32, L_0000026955aceee8, v0000026955a75a60_0;
L_0000026955b2b010 .functor MUXZ 32, v0000026955a75a60_0, L_0000026955b28db0, L_0000026955b29710, C4<>;
L_0000026955b29fd0 .extend/s 64, L_0000026955b2b010;
L_0000026955b2a070 .extend/s 64, L_0000026955b2b010;
L_0000026955b2a1b0 .arith/mult 64, L_0000026955b29fd0, L_0000026955b2a070;
L_0000026955b28a90 .part L_0000026955b2a1b0, 24, 32;
L_0000026955b29030 .extend/s 64, v0000026955a6acf0_0;
L_0000026955b2b150 .extend/s 64, v0000026955a6a570_0;
L_0000026955b29a30 .arith/mult 64, L_0000026955b29030, L_0000026955b2b150;
L_0000026955b2a7f0 .part L_0000026955b29a30, 24, 32;
L_0000026955b2aed0 .extend/s 64, v0000026955a697b0_0;
L_0000026955b297b0 .extend/s 64, v0000026955a6a930_0;
L_0000026955b295d0 .arith/mult 64, L_0000026955b2aed0, L_0000026955b297b0;
L_0000026955b29c10 .part L_0000026955b295d0, 24, 32;
L_0000026955b29490 .arith/sum 32, L_0000026955b2a7f0, L_0000026955b29c10;
L_0000026955b29530 .arith/sum 32, L_0000026955b29490, v0000026955a6a430_0;
L_0000026955b29990 .arith/sub 32, L_0000026955acef30, L_0000026955b29530;
L_0000026955b29670 .functor MUXZ 32, L_0000026955b29530, L_0000026955b29990, v0000026955a69ad0_0, C4<>;
L_0000026955b2a250 .cmp/gt.s 32, L_0000026955b29670, L_0000026955acef78;
L_0000026955b28f90 .cmp/gt.s 32, L_0000026955acefc0, L_0000026955b29670;
L_0000026955b2a2f0 .functor MUXZ 32, L_0000026955b29670, L_0000026955acefc0, L_0000026955b28f90, C4<>;
L_0000026955b2a4d0 .functor MUXZ 32, L_0000026955b2a2f0, L_0000026955acef78, L_0000026955b2a250, C4<>;
S_0000026955a6b550 .scope module, "reg_a_pos" "register" 4 72, 5 4 0, S_0000026955a6c040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a0530 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955a672d0_0 .net "clk", 0 0, o0000026955a019f8;  alias, 0 drivers
v0000026955a67cd0_0 .net "en", 0 0, o0000026955a01a28;  alias, 0 drivers
v0000026955a67370_0 .net/s "in", 31 0, L_0000026955b2b010;  alias, 1 drivers
v0000026955a6a930_0 .var/s "out", 31 0;
v0000026955a69990_0 .net "rst", 0 0, o0000026955a01ab8;  alias, 0 drivers
E_00000269559a08b0 .event posedge, v0000026955a672d0_0;
S_0000026955a6ccc0 .scope module, "reg_a_pos_sq" "register" 4 67, 5 4 0, S_0000026955a6c040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a0cb0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955a69cb0_0 .net "clk", 0 0, o0000026955a019f8;  alias, 0 drivers
v0000026955a6aa70_0 .net "en", 0 0, o0000026955a01a28;  alias, 0 drivers
v0000026955a6ab10_0 .net/s "in", 31 0, L_0000026955b28a90;  alias, 1 drivers
v0000026955a6a570_0 .var/s "out", 31 0;
v0000026955a6abb0_0 .net "rst", 0 0, o0000026955a01ab8;  alias, 0 drivers
S_0000026955a6c810 .scope module, "reg_out" "register" 4 117, 5 4 0, S_0000026955a6c040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a05b0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955a69d50_0 .net "clk", 0 0, o0000026955a019f8;  alias, 0 drivers
v0000026955a6a9d0_0 .net "en", 0 0, o0000026955a01a28;  alias, 0 drivers
v0000026955a69850_0 .net/s "in", 31 0, L_0000026955b2a4d0;  alias, 1 drivers
v0000026955a6ac50_0 .var/s "out", 31 0;
v0000026955a6ad90_0 .net "rst", 0 0, o0000026955a01ab8;  alias, 0 drivers
S_0000026955a6c1d0 .scope module, "reg_p1" "register" 4 77, 5 4 0, S_0000026955a6c040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a0fb0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955a6a750_0 .net "clk", 0 0, o0000026955a019f8;  alias, 0 drivers
v0000026955a69df0_0 .net "en", 0 0, o0000026955a01a28;  alias, 0 drivers
v0000026955a6a390_0 .net/s "in", 31 0, v0000026955a71460_0;  1 drivers
v0000026955a6acf0_0 .var/s "out", 31 0;
v0000026955a69710_0 .net "rst", 0 0, o0000026955a01ab8;  alias, 0 drivers
S_0000026955a6b870 .scope module, "reg_p2" "register" 4 82, 5 4 0, S_0000026955a6c040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a0b70 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955a69e90_0 .net "clk", 0 0, o0000026955a019f8;  alias, 0 drivers
v0000026955a6a250_0 .net "en", 0 0, o0000026955a01a28;  alias, 0 drivers
v0000026955a6a1b0_0 .net/s "in", 31 0, v0000026955a72220_0;  1 drivers
v0000026955a697b0_0 .var/s "out", 31 0;
v0000026955a6a2f0_0 .net "rst", 0 0, o0000026955a01ab8;  alias, 0 drivers
S_0000026955a6cb30 .scope module, "reg_p3" "register" 4 87, 5 4 0, S_0000026955a6c040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a06b0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955a6a610_0 .net "clk", 0 0, o0000026955a019f8;  alias, 0 drivers
v0000026955a6a6b0_0 .net "en", 0 0, o0000026955a01a28;  alias, 0 drivers
v0000026955a698f0_0 .net/s "in", 31 0, v0000026955a731c0_0;  1 drivers
v0000026955a6a430_0 .var/s "out", 31 0;
v0000026955a6a7f0_0 .net "rst", 0 0, o0000026955a01ab8;  alias, 0 drivers
S_0000026955a6af10 .scope module, "reg_sign" "register" 4 62, 5 4 0, S_0000026955a6c040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "in";
    .port_info 4 /OUTPUT 1 "out";
P_00000269559a07f0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000000001>;
v0000026955a6a4d0_0 .net "clk", 0 0, o0000026955a019f8;  alias, 0 drivers
v0000026955a69a30_0 .net "en", 0 0, o0000026955a01a28;  alias, 0 drivers
v0000026955a6a890_0 .net/s "in", 0 0, L_0000026955b29f30;  alias, 1 drivers
v0000026955a69ad0_0 .var/s "out", 0 0;
v0000026955a69f30_0 .net "rst", 0 0, o0000026955a01ab8;  alias, 0 drivers
S_0000026955a6b6e0 .scope module, "mult_0" "mult_Q" 7 31, 6 4 0, S_0000026955a6beb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
P_00000269557b9560 .param/l "FBITS" 0 6 6, +C4<00000000000000000000000000011000>;
P_00000269557b9598 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
v0000026955a72680_0 .net/s *"_ivl_0", 63 0, L_0000026955b28d10;  1 drivers
v0000026955a72900_0 .net/s *"_ivl_2", 63 0, L_0000026955b2a9d0;  1 drivers
v0000026955a710a0_0 .net/s "a", 31 0, L_000002695598b830;  alias, 1 drivers
v0000026955a71640_0 .net/s "b", 31 0, L_0000026955b28e50;  alias, 1 drivers
v0000026955a72c20_0 .net/s "raw_y", 63 0, L_0000026955b2b0b0;  1 drivers
v0000026955a71820_0 .net/s "y", 31 0, L_0000026955b29e90;  alias, 1 drivers
L_0000026955b28d10 .extend/s 64, L_000002695598b830;
L_0000026955b2a9d0 .extend/s 64, L_0000026955b28e50;
L_0000026955b2b0b0 .arith/mult 64, L_0000026955b28d10, L_0000026955b2a9d0;
L_0000026955b29e90 .part L_0000026955b2b0b0, 24, 32;
S_0000026955a6ba00 .scope module, "mult_1" "mult_Q" 7 38, 6 4 0, S_0000026955a6beb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
P_00000269557b9760 .param/l "FBITS" 0 6 6, +C4<00000000000000000000000000011000>;
P_00000269557b9798 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
v0000026955a711e0_0 .net/s *"_ivl_0", 63 0, L_0000026955b29850;  1 drivers
v0000026955a73580_0 .net/s *"_ivl_2", 63 0, L_0000026955b2a750;  1 drivers
v0000026955a71aa0_0 .net/s "a", 31 0, L_000002695598a330;  alias, 1 drivers
v0000026955a71b40_0 .net/s "b", 31 0, L_0000026955b29ad0;  alias, 1 drivers
v0000026955a71be0_0 .net/s "raw_y", 63 0, L_0000026955b29df0;  1 drivers
v0000026955a72b80_0 .net/s "y", 31 0, L_0000026955b292b0;  alias, 1 drivers
L_0000026955b29850 .extend/s 64, L_000002695598a330;
L_0000026955b2a750 .extend/s 64, L_0000026955b29ad0;
L_0000026955b29df0 .arith/mult 64, L_0000026955b29850, L_0000026955b2a750;
L_0000026955b292b0 .part L_0000026955b29df0, 24, 32;
S_0000026955a6b230 .scope module, "mult_2" "mult_Q" 7 45, 6 4 0, S_0000026955a6beb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
P_00000269557b82e0 .param/l "FBITS" 0 6 6, +C4<00000000000000000000000000011000>;
P_00000269557b8318 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
v0000026955a72f40_0 .net/s *"_ivl_0", 63 0, L_0000026955b28c70;  1 drivers
v0000026955a72180_0 .net/s *"_ivl_2", 63 0, L_0000026955b29350;  1 drivers
v0000026955a71c80_0 .net/s "a", 31 0, L_000002695598afe0;  alias, 1 drivers
v0000026955a72360_0 .net/s "b", 31 0, L_0000026955b29cb0;  alias, 1 drivers
v0000026955a72540_0 .net/s "raw_y", 63 0, L_0000026955b2a430;  1 drivers
v0000026955a73300_0 .net/s "y", 31 0, L_0000026955b2ad90;  alias, 1 drivers
L_0000026955b28c70 .extend/s 64, L_000002695598afe0;
L_0000026955b29350 .extend/s 64, L_0000026955b29cb0;
L_0000026955b2a430 .arith/mult 64, L_0000026955b28c70, L_0000026955b29350;
L_0000026955b2ad90 .part L_0000026955b2a430, 24, 32;
S_0000026955a6b3c0 .scope module, "reg_1" "register" 7 52, 5 4 0, S_0000026955a6beb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a01b0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955a71dc0_0 .net "clk", 0 0, o00000269559fb278;  alias, 0 drivers
v0000026955a715a0_0 .net "en", 0 0, L_0000026955acf008;  alias, 1 drivers
v0000026955a71280_0 .net/s "in", 31 0, L_0000026955b29e90;  alias, 1 drivers
v0000026955a73620_0 .var/s "out", 31 0;
v0000026955a725e0_0 .net "rst", 0 0, o00000269559fb338;  alias, 0 drivers
S_0000026955a6b0a0 .scope module, "reg_2" "register" 7 61, 5 4 0, S_0000026955a6beb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a0f30 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955a73440_0 .net "clk", 0 0, o00000269559fb278;  alias, 0 drivers
v0000026955a71d20_0 .net "en", 0 0, L_0000026955acf008;  alias, 1 drivers
v0000026955a72ae0_0 .net/s "in", 31 0, L_0000026955b292b0;  alias, 1 drivers
v0000026955a71e60_0 .var/s "out", 31 0;
v0000026955a74660_0 .net "rst", 0 0, o00000269559fb338;  alias, 0 drivers
S_0000026955a6c9a0 .scope module, "reg_3" "register" 7 70, 5 4 0, S_0000026955a6beb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a0d30 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955a75c40_0 .net "clk", 0 0, o00000269559fb278;  alias, 0 drivers
v0000026955a73da0_0 .net "en", 0 0, L_0000026955acf008;  alias, 1 drivers
v0000026955a74de0_0 .net/s "in", 31 0, L_0000026955b2ad90;  alias, 1 drivers
v0000026955a73a80_0 .var/s "out", 31 0;
v0000026955a748e0_0 .net "rst", 0 0, o00000269559fb338;  alias, 0 drivers
S_0000026955a6c360 .scope module, "reg_4" "register" 7 79, 5 4 0, S_0000026955a6beb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a0d70 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955a759c0_0 .net "clk", 0 0, o00000269559fb278;  alias, 0 drivers
v0000026955a74ac0_0 .net "en", 0 0, L_0000026955acf008;  alias, 1 drivers
v0000026955a73940_0 .net/s "in", 31 0, L_0000026955b2af70;  alias, 1 drivers
v0000026955a74b60_0 .var/s "out", 31 0;
v0000026955a74fc0_0 .net "rst", 0 0, o00000269559fb338;  alias, 0 drivers
S_0000026955a6bb90 .scope module, "reg_5" "register" 7 91, 5 4 0, S_0000026955a6beb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a0db0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955a747a0_0 .net "clk", 0 0, o00000269559fb278;  alias, 0 drivers
v0000026955a73d00_0 .net "en", 0 0, L_0000026955acf008;  alias, 1 drivers
v0000026955a752e0_0 .net/s "in", 31 0, L_0000026955b2aa70;  alias, 1 drivers
v0000026955a75a60_0 .var/s "out", 31 0;
v0000026955a74ca0_0 .net "rst", 0 0, o00000269559fb338;  alias, 0 drivers
S_0000026955a6bd20 .scope generate, "genblk2[2]" "genblk2[2]" 2 57, 2 57 0, S_000002695579ce40;
 .timescale 0 0;
P_00000269559a0df0 .param/l "j" 0 2 57, +C4<010>;
S_0000026955a6c680 .scope module, "NEURON_L3" "neuron_a" 2 58, 7 8 0, S_0000026955a6bd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "a_1";
    .port_info 4 /INPUT 32 "a_2";
    .port_info 5 /INPUT 32 "a_3";
    .port_info 6 /INPUT 32 "w_1";
    .port_info 7 /INPUT 32 "w_2";
    .port_info 8 /INPUT 32 "w_3";
    .port_info 9 /INPUT 32 "b";
    .port_info 10 /OUTPUT 32 "y";
P_00000269559a1070 .param/l "WIDTH" 0 7 9, +C4<00000000000000000000000000100000>;
L_000002695598a6b0 .functor BUFZ 32, v0000026955a74f20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000026955a7d320_0 .net/s *"_ivl_12", 31 0, L_0000026955b28bd0;  1 drivers
v0000026955a7bfc0_0 .net/s *"_ivl_15", 31 0, L_0000026955b29210;  1 drivers
v0000026955a7cc40_0 .net/s "a_1", 31 0, L_000002695598b830;  alias, 1 drivers
v0000026955a7ca60_0 .net/s "a_2", 31 0, L_000002695598a330;  alias, 1 drivers
v0000026955a7d460_0 .net/s "a_3", 31 0, L_000002695598afe0;  alias, 1 drivers
v0000026955a7d1e0_0 .net/s "b", 31 0, L_0000026955b2bfb0;  1 drivers
v0000026955a7c060_0 .net "clk", 0 0, o00000269559fb278;  alias, 0 drivers
L_0000026955acf170 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000026955a7cce0_0 .net "en", 0 0, L_0000026955acf170;  1 drivers
v0000026955a7d3c0_0 .net/s "out", 31 0, v0000026955a74f20_0;  1 drivers
v0000026955a7b980 .array "out_In", 2 0;
v0000026955a7b980_0 .net/s v0000026955a7b980 0, 31 0, L_0000026955b29b70; 1 drivers
v0000026955a7b980_1 .net/s v0000026955a7b980 1, 31 0, L_0000026955b2acf0; 1 drivers
v0000026955a7b980_2 .net/s v0000026955a7b980 2, 31 0, L_0000026955b28b30; 1 drivers
v0000026955a7c600 .array "out_Reg", 4 0;
v0000026955a7c600_0 .net/s v0000026955a7c600 0, 31 0, v0000026955a788a0_0; 1 drivers
v0000026955a7c600_1 .net/s v0000026955a7c600 1, 31 0, v0000026955a789e0_0; 1 drivers
v0000026955a7c600_2 .net/s v0000026955a7c600 2, 31 0, v0000026955a7c240_0; 1 drivers
v0000026955a7c600_3 .net/s v0000026955a7c600 3, 31 0, v0000026955a7df00_0; 1 drivers
v0000026955a7c600_4 .net/s v0000026955a7c600 4, 31 0, v0000026955a7b840_0; 1 drivers
v0000026955a7dfa0_0 .net/s "pre_activation", 31 0, L_0000026955b29d50;  1 drivers
v0000026955a7c100_0 .net "rst", 0 0, o00000269559fb338;  alias, 0 drivers
v0000026955a7c920_0 .net/s "w_1", 31 0, L_0000026955b2b650;  1 drivers
v0000026955a7c1a0_0 .net/s "w_2", 31 0, L_0000026955b2c910;  1 drivers
v0000026955a7cd80_0 .net/s "w_3", 31 0, L_0000026955b2c9b0;  1 drivers
v0000026955a7c7e0_0 .net/s "y", 31 0, L_000002695598a6b0;  alias, 1 drivers
L_0000026955b28bd0 .arith/sum 32, v0000026955a788a0_0, v0000026955a789e0_0;
L_0000026955b29210 .arith/sum 32, L_0000026955b28bd0, v0000026955a7c240_0;
L_0000026955b29d50 .arith/sum 32, L_0000026955b29210, v0000026955a7df00_0;
S_0000026955a7a740 .scope module, "activate_func" "tanh" 7 100, 4 7 0, S_0000026955a6c680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "a";
    .port_info 4 /OUTPUT 32 "y";
P_00000269557b89e0 .param/l "FL" 0 4 9, +C4<00000000000000000000000000011000>;
P_00000269557b8a18 .param/l "WIDTH" 0 4 8, +C4<00000000000000000000000000100000>;
L_0000026955acf128 .functor BUFT 1, C4<11111111000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026955a76320_0 .net/s "ONE_NEG", 31 0, L_0000026955acf128;  1 drivers
L_0000026955acf0e0 .functor BUFT 1, C4<00000001000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026955a76460_0 .net/s "ONE_POS", 31 0, L_0000026955acf0e0;  1 drivers
v0000026955a765a0_0 .net/s *"_ivl_10", 63 0, L_0000026955b2c4b0;  1 drivers
v0000026955a76500_0 .net/s *"_ivl_12", 63 0, L_0000026955b2cc30;  1 drivers
v0000026955a76140_0 .net/s *"_ivl_18", 63 0, L_0000026955b2c7d0;  1 drivers
v0000026955a78080_0 .net/s *"_ivl_20", 63 0, L_0000026955b2bdd0;  1 drivers
v0000026955a76a00_0 .net/s *"_ivl_26", 63 0, L_0000026955b2c730;  1 drivers
v0000026955a78260_0 .net/s *"_ivl_28", 63 0, L_0000026955b2d3b0;  1 drivers
v0000026955a78300_0 .net *"_ivl_3", 0 0, L_0000026955b2ce10;  1 drivers
v0000026955a779a0_0 .net/s *"_ivl_34", 31 0, L_0000026955b2caf0;  1 drivers
L_0000026955acf098 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026955a783a0_0 .net *"_ivl_38", 31 0, L_0000026955acf098;  1 drivers
L_0000026955acf050 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026955a77fe0_0 .net *"_ivl_4", 31 0, L_0000026955acf050;  1 drivers
v0000026955a763c0_0 .net *"_ivl_41", 31 0, L_0000026955b2c690;  1 drivers
v0000026955a78440_0 .net *"_ivl_48", 0 0, L_0000026955b2bf10;  1 drivers
v0000026955a78120_0 .net *"_ivl_50", 0 0, L_0000026955b2d1d0;  1 drivers
v0000026955a772c0_0 .net *"_ivl_52", 31 0, L_0000026955b2c190;  1 drivers
v0000026955a761e0_0 .net *"_ivl_7", 31 0, L_0000026955b2d450;  1 drivers
v0000026955a77220_0 .net/s "a", 31 0, v0000026955a7b840_0;  alias, 1 drivers
v0000026955a78620_0 .net/s "a_pos", 31 0, L_0000026955b2c410;  1 drivers
v0000026955a774a0_0 .net/s "a_pos_reg", 31 0, v0000026955a75380_0;  1 drivers
v0000026955a76e60_0 .net/s "a_pos_sq", 31 0, L_0000026955b2b510;  1 drivers
v0000026955a784e0_0 .net/s "a_pos_sq_full", 63 0, L_0000026955b2cd70;  1 drivers
v0000026955a786c0_0 .net/s "a_pos_sq_reg", 31 0, v0000026955a75060_0;  1 drivers
o0000026955a03678 .functor BUFZ 1, C4<z>; HiZ drive
v0000026955a77c20_0 .net "clk", 0 0, o0000026955a03678;  0 drivers
o0000026955a036a8 .functor BUFZ 1, C4<z>; HiZ drive
v0000026955a77720_0 .net "en", 0 0, o0000026955a036a8;  0 drivers
v0000026955a76aa0_0 .var/s "p1", 31 0;
v0000026955a77e00_0 .net/s "p1_reg", 31 0, v0000026955a75560_0;  1 drivers
v0000026955a78760_0 .var/s "p2", 31 0;
v0000026955a76000_0 .net/s "p2_reg", 31 0, v0000026955a75880_0;  1 drivers
v0000026955a77a40_0 .var/s "p3", 31 0;
v0000026955a775e0_0 .net/s "p3_reg", 31 0, v0000026955a74480_0;  1 drivers
o0000026955a03738 .functor BUFZ 1, C4<z>; HiZ drive
v0000026955a77540_0 .net "rst", 0 0, o0000026955a03738;  0 drivers
v0000026955a76f00_0 .net "sign", 0 0, L_0000026955b2a6b0;  1 drivers
v0000026955a77ae0_0 .net/s "sign_reg", 0 0, v0000026955a77860_0;  1 drivers
v0000026955a76fa0_0 .net/s "term1", 31 0, L_0000026955b2bbf0;  1 drivers
v0000026955a76b40_0 .net/s "term1_full", 63 0, L_0000026955b2cf50;  1 drivers
v0000026955a77360_0 .net/s "term2", 31 0, L_0000026955b2ceb0;  1 drivers
v0000026955a77400_0 .net/s "term2_full", 63 0, L_0000026955b2c5f0;  1 drivers
v0000026955a760a0_0 .net/s "y", 31 0, v0000026955a74f20_0;  alias, 1 drivers
v0000026955a76640_0 .net/s "y_abs", 31 0, L_0000026955b2c550;  1 drivers
v0000026955a77680_0 .net/s "y_in", 31 0, L_0000026955b2c870;  1 drivers
v0000026955a76280_0 .net/s "y_signed", 31 0, L_0000026955b2b790;  1 drivers
E_00000269559a0e30 .event anyedge, v0000026955a75ec0_0;
L_0000026955b2a6b0 .part v0000026955a7b840_0, 31, 1;
L_0000026955b2ce10 .part v0000026955a7b840_0, 31, 1;
L_0000026955b2d450 .arith/sub 32, L_0000026955acf050, v0000026955a7b840_0;
L_0000026955b2c410 .functor MUXZ 32, v0000026955a7b840_0, L_0000026955b2d450, L_0000026955b2ce10, C4<>;
L_0000026955b2c4b0 .extend/s 64, L_0000026955b2c410;
L_0000026955b2cc30 .extend/s 64, L_0000026955b2c410;
L_0000026955b2cd70 .arith/mult 64, L_0000026955b2c4b0, L_0000026955b2cc30;
L_0000026955b2b510 .part L_0000026955b2cd70, 24, 32;
L_0000026955b2c7d0 .extend/s 64, v0000026955a75560_0;
L_0000026955b2bdd0 .extend/s 64, v0000026955a75060_0;
L_0000026955b2cf50 .arith/mult 64, L_0000026955b2c7d0, L_0000026955b2bdd0;
L_0000026955b2bbf0 .part L_0000026955b2cf50, 24, 32;
L_0000026955b2c730 .extend/s 64, v0000026955a75880_0;
L_0000026955b2d3b0 .extend/s 64, v0000026955a75380_0;
L_0000026955b2c5f0 .arith/mult 64, L_0000026955b2c730, L_0000026955b2d3b0;
L_0000026955b2ceb0 .part L_0000026955b2c5f0, 24, 32;
L_0000026955b2caf0 .arith/sum 32, L_0000026955b2bbf0, L_0000026955b2ceb0;
L_0000026955b2c550 .arith/sum 32, L_0000026955b2caf0, v0000026955a74480_0;
L_0000026955b2c690 .arith/sub 32, L_0000026955acf098, L_0000026955b2c550;
L_0000026955b2b790 .functor MUXZ 32, L_0000026955b2c550, L_0000026955b2c690, v0000026955a77860_0, C4<>;
L_0000026955b2bf10 .cmp/gt.s 32, L_0000026955b2b790, L_0000026955acf0e0;
L_0000026955b2d1d0 .cmp/gt.s 32, L_0000026955acf128, L_0000026955b2b790;
L_0000026955b2c190 .functor MUXZ 32, L_0000026955b2b790, L_0000026955acf128, L_0000026955b2d1d0, C4<>;
L_0000026955b2c870 .functor MUXZ 32, L_0000026955b2c190, L_0000026955acf0e0, L_0000026955b2bf10, C4<>;
S_0000026955a7a290 .scope module, "reg_a_pos" "register" 4 72, 5 4 0, S_0000026955a7a740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a0e70 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955a75d80_0 .net "clk", 0 0, o0000026955a03678;  alias, 0 drivers
v0000026955a75920_0 .net "en", 0 0, o0000026955a036a8;  alias, 0 drivers
v0000026955a75ec0_0 .net/s "in", 31 0, L_0000026955b2c410;  alias, 1 drivers
v0000026955a75380_0 .var/s "out", 31 0;
v0000026955a73e40_0 .net "rst", 0 0, o0000026955a03738;  alias, 0 drivers
E_00000269559a0f70 .event posedge, v0000026955a75d80_0;
S_0000026955a79de0 .scope module, "reg_a_pos_sq" "register" 4 67, 5 4 0, S_0000026955a7a740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a1030 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955a73800_0 .net "clk", 0 0, o0000026955a03678;  alias, 0 drivers
v0000026955a738a0_0 .net "en", 0 0, o0000026955a036a8;  alias, 0 drivers
v0000026955a75100_0 .net/s "in", 31 0, L_0000026955b2b510;  alias, 1 drivers
v0000026955a75060_0 .var/s "out", 31 0;
v0000026955a74700_0 .net "rst", 0 0, o0000026955a03738;  alias, 0 drivers
S_0000026955a79610 .scope module, "reg_out" "register" 4 117, 5 4 0, S_0000026955a7a740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a10f0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955a75420_0 .net "clk", 0 0, o0000026955a03678;  alias, 0 drivers
v0000026955a74020_0 .net "en", 0 0, o0000026955a036a8;  alias, 0 drivers
v0000026955a73c60_0 .net/s "in", 31 0, L_0000026955b2c870;  alias, 1 drivers
v0000026955a74f20_0 .var/s "out", 31 0;
v0000026955a74340_0 .net "rst", 0 0, o0000026955a03738;  alias, 0 drivers
S_0000026955a7a8d0 .scope module, "reg_p1" "register" 4 77, 5 4 0, S_0000026955a7a740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a0130 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955a740c0_0 .net "clk", 0 0, o0000026955a03678;  alias, 0 drivers
v0000026955a74980_0 .net "en", 0 0, o0000026955a036a8;  alias, 0 drivers
v0000026955a74160_0 .net/s "in", 31 0, v0000026955a76aa0_0;  1 drivers
v0000026955a75560_0 .var/s "out", 31 0;
v0000026955a74840_0 .net "rst", 0 0, o0000026955a03738;  alias, 0 drivers
S_0000026955a7a100 .scope module, "reg_p2" "register" 4 82, 5 4 0, S_0000026955a7a740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a0170 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955a756a0_0 .net "clk", 0 0, o0000026955a03678;  alias, 0 drivers
v0000026955a73ee0_0 .net "en", 0 0, o0000026955a036a8;  alias, 0 drivers
v0000026955a75740_0 .net/s "in", 31 0, v0000026955a78760_0;  1 drivers
v0000026955a75880_0 .var/s "out", 31 0;
v0000026955a739e0_0 .net "rst", 0 0, o0000026955a03738;  alias, 0 drivers
S_0000026955a79930 .scope module, "reg_p3" "register" 4 87, 5 4 0, S_0000026955a7a740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a0230 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955a74200_0 .net "clk", 0 0, o0000026955a03678;  alias, 0 drivers
v0000026955a742a0_0 .net "en", 0 0, o0000026955a036a8;  alias, 0 drivers
v0000026955a743e0_0 .net/s "in", 31 0, v0000026955a77a40_0;  1 drivers
v0000026955a74480_0 .var/s "out", 31 0;
v0000026955a74520_0 .net "rst", 0 0, o0000026955a03738;  alias, 0 drivers
S_0000026955a7a5b0 .scope module, "reg_sign" "register" 4 62, 5 4 0, S_0000026955a7a740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "in";
    .port_info 4 /OUTPUT 1 "out";
P_00000269559a1d70 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000000001>;
v0000026955a745c0_0 .net "clk", 0 0, o0000026955a03678;  alias, 0 drivers
v0000026955a77180_0 .net "en", 0 0, o0000026955a036a8;  alias, 0 drivers
v0000026955a77900_0 .net/s "in", 0 0, L_0000026955b2a6b0;  alias, 1 drivers
v0000026955a77860_0 .var/s "out", 0 0;
v0000026955a78580_0 .net "rst", 0 0, o0000026955a03738;  alias, 0 drivers
S_0000026955a7ad80 .scope module, "mult_0" "mult_Q" 7 31, 6 4 0, S_0000026955a6c680;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
P_00000269557b8a60 .param/l "FBITS" 0 6 6, +C4<00000000000000000000000000011000>;
P_00000269557b8a98 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
v0000026955a768c0_0 .net/s *"_ivl_0", 63 0, L_0000026955b2ac50;  1 drivers
v0000026955a777c0_0 .net/s *"_ivl_2", 63 0, L_0000026955b28ef0;  1 drivers
v0000026955a77040_0 .net/s "a", 31 0, L_000002695598b830;  alias, 1 drivers
v0000026955a770e0_0 .net/s "b", 31 0, L_0000026955b2b650;  alias, 1 drivers
v0000026955a77b80_0 .net/s "raw_y", 63 0, L_0000026955b2a890;  1 drivers
v0000026955a76d20_0 .net/s "y", 31 0, L_0000026955b29b70;  alias, 1 drivers
L_0000026955b2ac50 .extend/s 64, L_000002695598b830;
L_0000026955b28ef0 .extend/s 64, L_0000026955b2b650;
L_0000026955b2a890 .arith/mult 64, L_0000026955b2ac50, L_0000026955b28ef0;
L_0000026955b29b70 .part L_0000026955b2a890, 24, 32;
S_0000026955a7aa60 .scope module, "mult_1" "mult_Q" 7 38, 6 4 0, S_0000026955a6c680;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
P_00000269557b8f60 .param/l "FBITS" 0 6 6, +C4<00000000000000000000000000011000>;
P_00000269557b8f98 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
v0000026955a77cc0_0 .net/s *"_ivl_0", 63 0, L_0000026955b289f0;  1 drivers
v0000026955a766e0_0 .net/s *"_ivl_2", 63 0, L_0000026955b2a930;  1 drivers
v0000026955a76780_0 .net/s "a", 31 0, L_000002695598a330;  alias, 1 drivers
v0000026955a77d60_0 .net/s "b", 31 0, L_0000026955b2c910;  alias, 1 drivers
v0000026955a77ea0_0 .net/s "raw_y", 63 0, L_0000026955b2a570;  1 drivers
v0000026955a77f40_0 .net/s "y", 31 0, L_0000026955b2acf0;  alias, 1 drivers
L_0000026955b289f0 .extend/s 64, L_000002695598a330;
L_0000026955b2a930 .extend/s 64, L_0000026955b2c910;
L_0000026955b2a570 .arith/mult 64, L_0000026955b289f0, L_0000026955b2a930;
L_0000026955b2acf0 .part L_0000026955b2a570, 24, 32;
S_0000026955a79ac0 .scope module, "mult_2" "mult_Q" 7 45, 6 4 0, S_0000026955a6c680;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
P_00000269557b7de0 .param/l "FBITS" 0 6 6, +C4<00000000000000000000000000011000>;
P_00000269557b7e18 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
v0000026955a781c0_0 .net/s *"_ivl_0", 63 0, L_0000026955b290d0;  1 drivers
v0000026955a76820_0 .net/s *"_ivl_2", 63 0, L_0000026955b2a610;  1 drivers
v0000026955a76960_0 .net/s "a", 31 0, L_000002695598afe0;  alias, 1 drivers
v0000026955a76be0_0 .net/s "b", 31 0, L_0000026955b2c9b0;  alias, 1 drivers
v0000026955a76dc0_0 .net/s "raw_y", 63 0, L_0000026955b29170;  1 drivers
v0000026955a76c80_0 .net/s "y", 31 0, L_0000026955b28b30;  alias, 1 drivers
L_0000026955b290d0 .extend/s 64, L_000002695598afe0;
L_0000026955b2a610 .extend/s 64, L_0000026955b2c9b0;
L_0000026955b29170 .arith/mult 64, L_0000026955b290d0, L_0000026955b2a610;
L_0000026955b28b30 .part L_0000026955b29170, 24, 32;
S_0000026955a7b3c0 .scope module, "reg_1" "register" 7 52, 5 4 0, S_0000026955a6c680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a1330 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955a78da0_0 .net "clk", 0 0, o00000269559fb278;  alias, 0 drivers
v0000026955a78c60_0 .net "en", 0 0, L_0000026955acf170;  alias, 1 drivers
v0000026955a78e40_0 .net/s "in", 31 0, L_0000026955b29b70;  alias, 1 drivers
v0000026955a788a0_0 .var/s "out", 31 0;
v0000026955a78ee0_0 .net "rst", 0 0, o00000269559fb338;  alias, 0 drivers
S_0000026955a7af10 .scope module, "reg_2" "register" 7 61, 5 4 0, S_0000026955a6c680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a14f0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955a78940_0 .net "clk", 0 0, o00000269559fb278;  alias, 0 drivers
v0000026955a78800_0 .net "en", 0 0, L_0000026955acf170;  alias, 1 drivers
v0000026955a78b20_0 .net/s "in", 31 0, L_0000026955b2acf0;  alias, 1 drivers
v0000026955a789e0_0 .var/s "out", 31 0;
v0000026955a78a80_0 .net "rst", 0 0, o00000269559fb338;  alias, 0 drivers
S_0000026955a7b0a0 .scope module, "reg_3" "register" 7 70, 5 4 0, S_0000026955a6c680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a1530 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955a78d00_0 .net "clk", 0 0, o00000269559fb278;  alias, 0 drivers
v0000026955a78bc0_0 .net "en", 0 0, L_0000026955acf170;  alias, 1 drivers
v0000026955a7d280_0 .net/s "in", 31 0, L_0000026955b28b30;  alias, 1 drivers
v0000026955a7c240_0 .var/s "out", 31 0;
v0000026955a7cb00_0 .net "rst", 0 0, o00000269559fb338;  alias, 0 drivers
S_0000026955a7b230 .scope module, "reg_4" "register" 7 79, 5 4 0, S_0000026955a6c680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a1eb0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955a7cba0_0 .net "clk", 0 0, o00000269559fb278;  alias, 0 drivers
v0000026955a7dbe0_0 .net "en", 0 0, L_0000026955acf170;  alias, 1 drivers
v0000026955a7d820_0 .net/s "in", 31 0, L_0000026955b2bfb0;  alias, 1 drivers
v0000026955a7df00_0 .var/s "out", 31 0;
v0000026955a7c740_0 .net "rst", 0 0, o00000269559fb338;  alias, 0 drivers
S_0000026955a797a0 .scope module, "reg_5" "register" 7 91, 5 4 0, S_0000026955a6c680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a20b0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955a7bd40_0 .net "clk", 0 0, o00000269559fb278;  alias, 0 drivers
v0000026955a7d640_0 .net "en", 0 0, L_0000026955acf170;  alias, 1 drivers
v0000026955a7db40_0 .net/s "in", 31 0, L_0000026955b29d50;  alias, 1 drivers
v0000026955a7b840_0 .var/s "out", 31 0;
v0000026955a7dd20_0 .net "rst", 0 0, o00000269559fb338;  alias, 0 drivers
S_0000026955a79c50 .scope generate, "genblk2[3]" "genblk2[3]" 2 57, 2 57 0, S_000002695579ce40;
 .timescale 0 0;
P_00000269559a16f0 .param/l "j" 0 2 57, +C4<011>;
S_0000026955a7a420 .scope module, "NEURON_L3" "neuron_a" 2 58, 7 8 0, S_0000026955a79c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "a_1";
    .port_info 4 /INPUT 32 "a_2";
    .port_info 5 /INPUT 32 "a_3";
    .port_info 6 /INPUT 32 "w_1";
    .port_info 7 /INPUT 32 "w_2";
    .port_info 8 /INPUT 32 "w_3";
    .port_info 9 /INPUT 32 "b";
    .port_info 10 /OUTPUT 32 "y";
P_00000269559a1af0 .param/l "WIDTH" 0 7 9, +C4<00000000000000000000000000100000>;
L_000002695598b050 .functor BUFZ 32, v0000026955a7c9c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000026955a82e60_0 .net/s *"_ivl_12", 31 0, L_0000026955b2cff0;  1 drivers
v0000026955a81240_0 .net/s *"_ivl_15", 31 0, L_0000026955b2d630;  1 drivers
v0000026955a82460_0 .net/s "a_1", 31 0, L_000002695598b830;  alias, 1 drivers
v0000026955a81920_0 .net/s "a_2", 31 0, L_000002695598a330;  alias, 1 drivers
v0000026955a820a0_0 .net/s "a_3", 31 0, L_000002695598afe0;  alias, 1 drivers
v0000026955a82640_0 .net/s "b", 31 0, L_0000026955b30150;  1 drivers
v0000026955a82b40_0 .net "clk", 0 0, o00000269559fb278;  alias, 0 drivers
L_0000026955acf2d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000026955a81100_0 .net "en", 0 0, L_0000026955acf2d8;  1 drivers
v0000026955a80e80_0 .net/s "out", 31 0, v0000026955a7c9c0_0;  1 drivers
v0000026955a82140 .array "out_In", 2 0;
v0000026955a82140_0 .net/s v0000026955a82140 0, 31 0, L_0000026955b2ca50; 1 drivers
v0000026955a82140_1 .net/s v0000026955a82140 1, 31 0, L_0000026955b2ccd0; 1 drivers
v0000026955a82140_2 .net/s v0000026955a82140 2, 31 0, L_0000026955b2d6d0; 1 drivers
v0000026955a82280 .array "out_Reg", 4 0;
v0000026955a82280_0 .net/s v0000026955a82280 0, 31 0, v0000026955a825a0_0; 1 drivers
v0000026955a82280_1 .net/s v0000026955a82280 1, 31 0, v0000026955a821e0_0; 1 drivers
v0000026955a82280_2 .net/s v0000026955a82280 2, 31 0, v0000026955a814c0_0; 1 drivers
v0000026955a82280_3 .net/s v0000026955a82280 3, 31 0, v0000026955a82a00_0; 1 drivers
v0000026955a82280_4 .net/s v0000026955a82280 4, 31 0, v0000026955a80d40_0; 1 drivers
v0000026955a81380_0 .net/s "pre_activation", 31 0, L_0000026955b2d770;  1 drivers
v0000026955a81b00_0 .net "rst", 0 0, o00000269559fb338;  alias, 0 drivers
v0000026955a81ce0_0 .net/s "w_1", 31 0, L_0000026955b2e2b0;  1 drivers
v0000026955a81420_0 .net/s "w_2", 31 0, L_0000026955b2f390;  1 drivers
v0000026955a82be0_0 .net/s "w_3", 31 0, L_0000026955b2fed0;  1 drivers
v0000026955a81a60_0 .net/s "y", 31 0, L_000002695598b050;  alias, 1 drivers
L_0000026955b2cff0 .arith/sum 32, v0000026955a825a0_0, v0000026955a821e0_0;
L_0000026955b2d630 .arith/sum 32, L_0000026955b2cff0, v0000026955a814c0_0;
L_0000026955b2d770 .arith/sum 32, L_0000026955b2d630, v0000026955a82a00_0;
S_0000026955a7abf0 .scope module, "activate_func" "tanh" 7 100, 4 7 0, S_0000026955a7a420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "a";
    .port_info 4 /OUTPUT 32 "y";
P_00000269557b8360 .param/l "FL" 0 4 9, +C4<00000000000000000000000000011000>;
P_00000269557b8398 .param/l "WIDTH" 0 4 8, +C4<00000000000000000000000000100000>;
L_0000026955acf290 .functor BUFT 1, C4<11111111000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026955a7e9a0_0 .net/s "ONE_NEG", 31 0, L_0000026955acf290;  1 drivers
L_0000026955acf248 .functor BUFT 1, C4<00000001000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026955a7f620_0 .net/s "ONE_POS", 31 0, L_0000026955acf248;  1 drivers
v0000026955a803e0_0 .net/s *"_ivl_10", 63 0, L_0000026955b2bc90;  1 drivers
v0000026955a7fa80_0 .net/s *"_ivl_12", 63 0, L_0000026955b2d8b0;  1 drivers
v0000026955a7fb20_0 .net/s *"_ivl_18", 63 0, L_0000026955b2c0f0;  1 drivers
v0000026955a7f300_0 .net/s *"_ivl_20", 63 0, L_0000026955b2b8d0;  1 drivers
v0000026955a7e540_0 .net/s *"_ivl_26", 63 0, L_0000026955b2bb50;  1 drivers
v0000026955a7f1c0_0 .net/s *"_ivl_28", 63 0, L_0000026955b2b330;  1 drivers
v0000026955a7e360_0 .net *"_ivl_3", 0 0, L_0000026955b2d810;  1 drivers
v0000026955a7f9e0_0 .net/s *"_ivl_34", 31 0, L_0000026955b2b5b0;  1 drivers
L_0000026955acf200 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026955a7f3a0_0 .net *"_ivl_38", 31 0, L_0000026955acf200;  1 drivers
L_0000026955acf1b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026955a7e220_0 .net *"_ivl_4", 31 0, L_0000026955acf1b8;  1 drivers
v0000026955a7ef40_0 .net *"_ivl_41", 31 0, L_0000026955b2bd30;  1 drivers
v0000026955a80200_0 .net *"_ivl_48", 0 0, L_0000026955b2be70;  1 drivers
v0000026955a7efe0_0 .net *"_ivl_50", 0 0, L_0000026955b2c370;  1 drivers
v0000026955a7f4e0_0 .net *"_ivl_52", 31 0, L_0000026955b2def0;  1 drivers
v0000026955a7eea0_0 .net *"_ivl_7", 31 0, L_0000026955b2d090;  1 drivers
v0000026955a7e5e0_0 .net/s "a", 31 0, v0000026955a80d40_0;  alias, 1 drivers
v0000026955a7f080_0 .net/s "a_pos", 31 0, L_0000026955b2d130;  1 drivers
v0000026955a7eae0_0 .net/s "a_pos_reg", 31 0, v0000026955a7d5a0_0;  1 drivers
v0000026955a7fe40_0 .net/s "a_pos_sq", 31 0, L_0000026955b2b1f0;  1 drivers
v0000026955a80340_0 .net/s "a_pos_sq_full", 63 0, L_0000026955b2d950;  1 drivers
v0000026955a80660_0 .net/s "a_pos_sq_reg", 31 0, v0000026955a7daa0_0;  1 drivers
o0000026955a052f8 .functor BUFZ 1, C4<z>; HiZ drive
v0000026955a7f940_0 .net "clk", 0 0, o0000026955a052f8;  0 drivers
o0000026955a05328 .functor BUFZ 1, C4<z>; HiZ drive
v0000026955a80520_0 .net "en", 0 0, o0000026955a05328;  0 drivers
v0000026955a7fee0_0 .var/s "p1", 31 0;
v0000026955a7f120_0 .net/s "p1_reg", 31 0, v0000026955a7c880_0;  1 drivers
v0000026955a7f440_0 .var/s "p2", 31 0;
v0000026955a7f260_0 .net/s "p2_reg", 31 0, v0000026955a7c380_0;  1 drivers
v0000026955a7eb80_0 .var/s "p3", 31 0;
v0000026955a7f580_0 .net/s "p3_reg", 31 0, v0000026955a7bc00_0;  1 drivers
o0000026955a053b8 .functor BUFZ 1, C4<z>; HiZ drive
v0000026955a7f6c0_0 .net "rst", 0 0, o0000026955a053b8;  0 drivers
v0000026955a7ea40_0 .net "sign", 0 0, L_0000026955b2bab0;  1 drivers
v0000026955a80700_0 .net/s "sign_reg", 0 0, v0000026955a7c4c0_0;  1 drivers
v0000026955a7fbc0_0 .net/s "term1", 31 0, L_0000026955b2c2d0;  1 drivers
v0000026955a7e860_0 .net/s "term1_full", 63 0, L_0000026955b2b290;  1 drivers
v0000026955a7e400_0 .net/s "term2", 31 0, L_0000026955b2b470;  1 drivers
v0000026955a7e2c0_0 .net/s "term2_full", 63 0, L_0000026955b2b3d0;  1 drivers
v0000026955a7ec20_0 .net/s "y", 31 0, v0000026955a7c9c0_0;  alias, 1 drivers
v0000026955a7ee00_0 .net/s "y_abs", 31 0, L_0000026955b2b970;  1 drivers
v0000026955a800c0_0 .net/s "y_in", 31 0, L_0000026955b2dd10;  1 drivers
v0000026955a7f760_0 .net/s "y_signed", 31 0, L_0000026955b2ba10;  1 drivers
E_00000269559a1770 .event anyedge, v0000026955a7cec0_0;
L_0000026955b2bab0 .part v0000026955a80d40_0, 31, 1;
L_0000026955b2d810 .part v0000026955a80d40_0, 31, 1;
L_0000026955b2d090 .arith/sub 32, L_0000026955acf1b8, v0000026955a80d40_0;
L_0000026955b2d130 .functor MUXZ 32, v0000026955a80d40_0, L_0000026955b2d090, L_0000026955b2d810, C4<>;
L_0000026955b2bc90 .extend/s 64, L_0000026955b2d130;
L_0000026955b2d8b0 .extend/s 64, L_0000026955b2d130;
L_0000026955b2d950 .arith/mult 64, L_0000026955b2bc90, L_0000026955b2d8b0;
L_0000026955b2b1f0 .part L_0000026955b2d950, 24, 32;
L_0000026955b2c0f0 .extend/s 64, v0000026955a7c880_0;
L_0000026955b2b8d0 .extend/s 64, v0000026955a7daa0_0;
L_0000026955b2b290 .arith/mult 64, L_0000026955b2c0f0, L_0000026955b2b8d0;
L_0000026955b2c2d0 .part L_0000026955b2b290, 24, 32;
L_0000026955b2bb50 .extend/s 64, v0000026955a7c380_0;
L_0000026955b2b330 .extend/s 64, v0000026955a7d5a0_0;
L_0000026955b2b3d0 .arith/mult 64, L_0000026955b2bb50, L_0000026955b2b330;
L_0000026955b2b470 .part L_0000026955b2b3d0, 24, 32;
L_0000026955b2b5b0 .arith/sum 32, L_0000026955b2c2d0, L_0000026955b2b470;
L_0000026955b2b970 .arith/sum 32, L_0000026955b2b5b0, v0000026955a7bc00_0;
L_0000026955b2bd30 .arith/sub 32, L_0000026955acf200, L_0000026955b2b970;
L_0000026955b2ba10 .functor MUXZ 32, L_0000026955b2b970, L_0000026955b2bd30, v0000026955a7c4c0_0, C4<>;
L_0000026955b2be70 .cmp/gt.s 32, L_0000026955b2ba10, L_0000026955acf248;
L_0000026955b2c370 .cmp/gt.s 32, L_0000026955acf290, L_0000026955b2ba10;
L_0000026955b2def0 .functor MUXZ 32, L_0000026955b2ba10, L_0000026955acf290, L_0000026955b2c370, C4<>;
L_0000026955b2dd10 .functor MUXZ 32, L_0000026955b2def0, L_0000026955acf248, L_0000026955b2be70, C4<>;
S_0000026955a79f70 .scope module, "reg_a_pos" "register" 4 72, 5 4 0, S_0000026955a7abf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a1870 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955a7c560_0 .net "clk", 0 0, o0000026955a052f8;  alias, 0 drivers
v0000026955a7ce20_0 .net "en", 0 0, o0000026955a05328;  alias, 0 drivers
v0000026955a7cec0_0 .net/s "in", 31 0, L_0000026955b2d130;  alias, 1 drivers
v0000026955a7d5a0_0 .var/s "out", 31 0;
v0000026955a7cf60_0 .net "rst", 0 0, o0000026955a053b8;  alias, 0 drivers
E_00000269559a1570 .event posedge, v0000026955a7c560_0;
S_0000026955a84650 .scope module, "reg_a_pos_sq" "register" 4 67, 5 4 0, S_0000026955a7abf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a1670 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955a7ddc0_0 .net "clk", 0 0, o0000026955a052f8;  alias, 0 drivers
v0000026955a7bde0_0 .net "en", 0 0, o0000026955a05328;  alias, 0 drivers
v0000026955a7d500_0 .net/s "in", 31 0, L_0000026955b2b1f0;  alias, 1 drivers
v0000026955a7daa0_0 .var/s "out", 31 0;
v0000026955a7d000_0 .net "rst", 0 0, o0000026955a053b8;  alias, 0 drivers
S_0000026955a83cf0 .scope module, "reg_out" "register" 4 117, 5 4 0, S_0000026955a7abf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a1230 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955a7d0a0_0 .net "clk", 0 0, o0000026955a052f8;  alias, 0 drivers
v0000026955a7d140_0 .net "en", 0 0, o0000026955a05328;  alias, 0 drivers
v0000026955a7c2e0_0 .net/s "in", 31 0, L_0000026955b2dd10;  alias, 1 drivers
v0000026955a7c9c0_0 .var/s "out", 31 0;
v0000026955a7b8e0_0 .net "rst", 0 0, o0000026955a053b8;  alias, 0 drivers
S_0000026955a84b00 .scope module, "reg_p1" "register" 4 77, 5 4 0, S_0000026955a7abf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a16b0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955a7d780_0 .net "clk", 0 0, o0000026955a052f8;  alias, 0 drivers
v0000026955a7d8c0_0 .net "en", 0 0, o0000026955a05328;  alias, 0 drivers
v0000026955a7d6e0_0 .net/s "in", 31 0, v0000026955a7fee0_0;  1 drivers
v0000026955a7c880_0 .var/s "out", 31 0;
v0000026955a7d960_0 .net "rst", 0 0, o0000026955a053b8;  alias, 0 drivers
S_0000026955a841a0 .scope module, "reg_p2" "register" 4 82, 5 4 0, S_0000026955a7abf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a1df0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955a7da00_0 .net "clk", 0 0, o0000026955a052f8;  alias, 0 drivers
v0000026955a7de60_0 .net "en", 0 0, o0000026955a05328;  alias, 0 drivers
v0000026955a7dc80_0 .net/s "in", 31 0, v0000026955a7f440_0;  1 drivers
v0000026955a7c380_0 .var/s "out", 31 0;
v0000026955a7c6a0_0 .net "rst", 0 0, o0000026955a053b8;  alias, 0 drivers
S_0000026955a83840 .scope module, "reg_p3" "register" 4 87, 5 4 0, S_0000026955a7abf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a1ef0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955a7ba20_0 .net "clk", 0 0, o0000026955a052f8;  alias, 0 drivers
v0000026955a7bac0_0 .net "en", 0 0, o0000026955a05328;  alias, 0 drivers
v0000026955a7bb60_0 .net/s "in", 31 0, v0000026955a7eb80_0;  1 drivers
v0000026955a7bc00_0 .var/s "out", 31 0;
v0000026955a7bca0_0 .net "rst", 0 0, o0000026955a053b8;  alias, 0 drivers
S_0000026955a839d0 .scope module, "reg_sign" "register" 4 62, 5 4 0, S_0000026955a7abf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "in";
    .port_info 4 /OUTPUT 1 "out";
P_00000269559a1bf0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000000001>;
v0000026955a7be80_0 .net "clk", 0 0, o0000026955a052f8;  alias, 0 drivers
v0000026955a7bf20_0 .net "en", 0 0, o0000026955a05328;  alias, 0 drivers
v0000026955a7c420_0 .net/s "in", 0 0, L_0000026955b2bab0;  alias, 1 drivers
v0000026955a7c4c0_0 .var/s "out", 0 0;
v0000026955a7e180_0 .net "rst", 0 0, o0000026955a053b8;  alias, 0 drivers
S_0000026955a83e80 .scope module, "mult_0" "mult_Q" 7 31, 6 4 0, S_0000026955a7a420;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
P_00000269557b78e0 .param/l "FBITS" 0 6 6, +C4<00000000000000000000000000011000>;
P_00000269557b7918 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
v0000026955a7ecc0_0 .net/s *"_ivl_0", 63 0, L_0000026955b2d4f0;  1 drivers
v0000026955a7f800_0 .net/s *"_ivl_2", 63 0, L_0000026955b2d270;  1 drivers
v0000026955a7f8a0_0 .net/s "a", 31 0, L_000002695598b830;  alias, 1 drivers
v0000026955a7fc60_0 .net/s "b", 31 0, L_0000026955b2e2b0;  alias, 1 drivers
v0000026955a807a0_0 .net/s "raw_y", 63 0, L_0000026955b2d310;  1 drivers
v0000026955a7ed60_0 .net/s "y", 31 0, L_0000026955b2ca50;  alias, 1 drivers
L_0000026955b2d4f0 .extend/s 64, L_000002695598b830;
L_0000026955b2d270 .extend/s 64, L_0000026955b2e2b0;
L_0000026955b2d310 .arith/mult 64, L_0000026955b2d4f0, L_0000026955b2d270;
L_0000026955b2ca50 .part L_0000026955b2d310, 24, 32;
S_0000026955a84010 .scope module, "mult_1" "mult_Q" 7 38, 6 4 0, S_0000026955a7a420;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
P_00000269557b9160 .param/l "FBITS" 0 6 6, +C4<00000000000000000000000000011000>;
P_00000269557b9198 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
v0000026955a7e4a0_0 .net/s *"_ivl_0", 63 0, L_0000026955b2c050;  1 drivers
v0000026955a80160_0 .net/s *"_ivl_2", 63 0, L_0000026955b2cb90;  1 drivers
v0000026955a802a0_0 .net/s "a", 31 0, L_000002695598a330;  alias, 1 drivers
v0000026955a7fd00_0 .net/s "b", 31 0, L_0000026955b2f390;  alias, 1 drivers
v0000026955a7e680_0 .net/s "raw_y", 63 0, L_0000026955b2c230;  1 drivers
v0000026955a7e040_0 .net/s "y", 31 0, L_0000026955b2ccd0;  alias, 1 drivers
L_0000026955b2c050 .extend/s 64, L_000002695598a330;
L_0000026955b2cb90 .extend/s 64, L_0000026955b2f390;
L_0000026955b2c230 .arith/mult 64, L_0000026955b2c050, L_0000026955b2cb90;
L_0000026955b2ccd0 .part L_0000026955b2c230, 24, 32;
S_0000026955a84c90 .scope module, "mult_2" "mult_Q" 7 45, 6 4 0, S_0000026955a7a420;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
P_00000269557b7e60 .param/l "FBITS" 0 6 6, +C4<00000000000000000000000000011000>;
P_00000269557b7e98 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
v0000026955a7e0e0_0 .net/s *"_ivl_0", 63 0, L_0000026955b2d590;  1 drivers
v0000026955a7ff80_0 .net/s *"_ivl_2", 63 0, L_0000026955b2b6f0;  1 drivers
v0000026955a7fda0_0 .net/s "a", 31 0, L_000002695598afe0;  alias, 1 drivers
v0000026955a80020_0 .net/s "b", 31 0, L_0000026955b2fed0;  alias, 1 drivers
v0000026955a80480_0 .net/s "raw_y", 63 0, L_0000026955b2b830;  1 drivers
v0000026955a7e720_0 .net/s "y", 31 0, L_0000026955b2d6d0;  alias, 1 drivers
L_0000026955b2d590 .extend/s 64, L_000002695598afe0;
L_0000026955b2b6f0 .extend/s 64, L_0000026955b2fed0;
L_0000026955b2b830 .arith/mult 64, L_0000026955b2d590, L_0000026955b2b6f0;
L_0000026955b2d6d0 .part L_0000026955b2b830, 24, 32;
S_0000026955a83b60 .scope module, "reg_1" "register" 7 52, 5 4 0, S_0000026955a7a420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a13b0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955a7e7c0_0 .net "clk", 0 0, o00000269559fb278;  alias, 0 drivers
v0000026955a7e900_0 .net "en", 0 0, L_0000026955acf2d8;  alias, 1 drivers
v0000026955a805c0_0 .net/s "in", 31 0, L_0000026955b2ca50;  alias, 1 drivers
v0000026955a825a0_0 .var/s "out", 31 0;
v0000026955a81ec0_0 .net "rst", 0 0, o00000269559fb338;  alias, 0 drivers
S_0000026955a84fb0 .scope module, "reg_2" "register" 7 61, 5 4 0, S_0000026955a7a420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a1f30 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955a82f00_0 .net "clk", 0 0, o00000269559fb278;  alias, 0 drivers
v0000026955a82aa0_0 .net "en", 0 0, L_0000026955acf2d8;  alias, 1 drivers
v0000026955a82820_0 .net/s "in", 31 0, L_0000026955b2ccd0;  alias, 1 drivers
v0000026955a821e0_0 .var/s "out", 31 0;
v0000026955a812e0_0 .net "rst", 0 0, o00000269559fb338;  alias, 0 drivers
S_0000026955a84e20 .scope module, "reg_3" "register" 7 70, 5 4 0, S_0000026955a7a420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a15b0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955a81ba0_0 .net "clk", 0 0, o00000269559fb278;  alias, 0 drivers
v0000026955a81d80_0 .net "en", 0 0, L_0000026955acf2d8;  alias, 1 drivers
v0000026955a80f20_0 .net/s "in", 31 0, L_0000026955b2d6d0;  alias, 1 drivers
v0000026955a814c0_0 .var/s "out", 31 0;
v0000026955a828c0_0 .net "rst", 0 0, o00000269559fb338;  alias, 0 drivers
S_0000026955a85140 .scope module, "reg_4" "register" 7 79, 5 4 0, S_0000026955a7a420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a1930 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955a811a0_0 .net "clk", 0 0, o00000269559fb278;  alias, 0 drivers
v0000026955a81e20_0 .net "en", 0 0, L_0000026955acf2d8;  alias, 1 drivers
v0000026955a82d20_0 .net/s "in", 31 0, L_0000026955b30150;  alias, 1 drivers
v0000026955a82a00_0 .var/s "out", 31 0;
v0000026955a81f60_0 .net "rst", 0 0, o00000269559fb338;  alias, 0 drivers
S_0000026955a855f0 .scope module, "reg_5" "register" 7 91, 5 4 0, S_0000026955a7a420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a19f0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955a82000_0 .net "clk", 0 0, o00000269559fb278;  alias, 0 drivers
v0000026955a80fc0_0 .net "en", 0 0, L_0000026955acf2d8;  alias, 1 drivers
v0000026955a81c40_0 .net/s "in", 31 0, L_0000026955b2d770;  alias, 1 drivers
v0000026955a80d40_0 .var/s "out", 31 0;
v0000026955a82960_0 .net "rst", 0 0, o00000269559fb338;  alias, 0 drivers
S_0000026955a84330 .scope generate, "genblk2[4]" "genblk2[4]" 2 57, 2 57 0, S_000002695579ce40;
 .timescale 0 0;
P_00000269559a1a30 .param/l "j" 0 2 57, +C4<0100>;
S_0000026955a85460 .scope module, "NEURON_L3" "neuron_a" 2 58, 7 8 0, S_0000026955a84330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "a_1";
    .port_info 4 /INPUT 32 "a_2";
    .port_info 5 /INPUT 32 "a_3";
    .port_info 6 /INPUT 32 "w_1";
    .port_info 7 /INPUT 32 "w_2";
    .port_info 8 /INPUT 32 "w_3";
    .port_info 9 /INPUT 32 "b";
    .port_info 10 /OUTPUT 32 "y";
P_00000269559a14b0 .param/l "WIDTH" 0 7 9, +C4<00000000000000000000000000100000>;
L_000002695598b670 .functor BUFZ 32, v0000026955a82fa0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000026955a9cd40_0 .net/s *"_ivl_12", 31 0, L_0000026955b2f9d0;  1 drivers
v0000026955a9e820_0 .net/s *"_ivl_15", 31 0, L_0000026955b30010;  1 drivers
v0000026955a9d240_0 .net/s "a_1", 31 0, L_000002695598b830;  alias, 1 drivers
v0000026955a9d6a0_0 .net/s "a_2", 31 0, L_000002695598a330;  alias, 1 drivers
v0000026955a9d560_0 .net/s "a_3", 31 0, L_000002695598afe0;  alias, 1 drivers
v0000026955a9d7e0_0 .net/s "b", 31 0, L_0000026955b2e210;  1 drivers
v0000026955a9e640_0 .net "clk", 0 0, o00000269559fb278;  alias, 0 drivers
L_0000026955acf440 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000026955a9cca0_0 .net "en", 0 0, L_0000026955acf440;  1 drivers
v0000026955a9ca20_0 .net/s "out", 31 0, v0000026955a82fa0_0;  1 drivers
v0000026955a9cf20 .array "out_In", 2 0;
v0000026955a9cf20_0 .net/s v0000026955a9cf20 0, 31 0, L_0000026955b2e0d0; 1 drivers
v0000026955a9cf20_1 .net/s v0000026955a9cf20 1, 31 0, L_0000026955b2e7b0; 1 drivers
v0000026955a9cf20_2 .net/s v0000026955a9cf20 2, 31 0, L_0000026955b2de50; 1 drivers
v0000026955a9cde0 .array "out_Reg", 4 0;
v0000026955a9cde0_0 .net/s v0000026955a9cde0 0, 31 0, v0000026955a9a860_0; 1 drivers
v0000026955a9cde0_1 .net/s v0000026955a9cde0 1, 31 0, v0000026955a9d100_0; 1 drivers
v0000026955a9cde0_2 .net/s v0000026955a9cde0 2, 31 0, v0000026955a9d2e0_0; 1 drivers
v0000026955a9cde0_3 .net/s v0000026955a9cde0 3, 31 0, v0000026955a9e960_0; 1 drivers
v0000026955a9cde0_4 .net/s v0000026955a9cde0 4, 31 0, v0000026955a9d1a0_0; 1 drivers
v0000026955a9e6e0_0 .net/s "pre_activation", 31 0, L_0000026955b2e8f0;  1 drivers
v0000026955a9d880_0 .net "rst", 0 0, o00000269559fb338;  alias, 0 drivers
v0000026955a9c700_0 .net/s "w_1", 31 0, L_0000026955b2eb70;  1 drivers
v0000026955a9d9c0_0 .net/s "w_2", 31 0, L_0000026955b2e170;  1 drivers
v0000026955a9c480_0 .net/s "w_3", 31 0, L_0000026955b2f7f0;  1 drivers
v0000026955a9e8c0_0 .net/s "y", 31 0, L_000002695598b670;  alias, 1 drivers
L_0000026955b2f9d0 .arith/sum 32, v0000026955a9a860_0, v0000026955a9d100_0;
L_0000026955b30010 .arith/sum 32, L_0000026955b2f9d0, v0000026955a9d2e0_0;
L_0000026955b2e8f0 .arith/sum 32, L_0000026955b30010, v0000026955a9e960_0;
S_0000026955a844c0 .scope module, "activate_func" "tanh" 7 100, 4 7 0, S_0000026955a85460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "a";
    .port_info 4 /OUTPUT 32 "y";
P_00000269557b8560 .param/l "FL" 0 4 9, +C4<00000000000000000000000000011000>;
P_00000269557b8598 .param/l "WIDTH" 0 4 8, +C4<00000000000000000000000000100000>;
L_0000026955acf3f8 .functor BUFT 1, C4<11111111000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026955a83180_0 .net/s "ONE_NEG", 31 0, L_0000026955acf3f8;  1 drivers
L_0000026955acf3b0 .functor BUFT 1, C4<00000001000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026955a83220_0 .net/s "ONE_POS", 31 0, L_0000026955acf3b0;  1 drivers
v0000026955a9bb20_0 .net/s *"_ivl_10", 63 0, L_0000026955b2f890;  1 drivers
v0000026955a9a180_0 .net/s *"_ivl_12", 63 0, L_0000026955b2ea30;  1 drivers
v0000026955a9a4a0_0 .net/s *"_ivl_18", 63 0, L_0000026955b2ed50;  1 drivers
v0000026955a9b620_0 .net/s *"_ivl_20", 63 0, L_0000026955b2f610;  1 drivers
v0000026955a9be40_0 .net/s *"_ivl_26", 63 0, L_0000026955b2ef30;  1 drivers
v0000026955a9bbc0_0 .net/s *"_ivl_28", 63 0, L_0000026955b2fcf0;  1 drivers
v0000026955a9c160_0 .net *"_ivl_3", 0 0, L_0000026955b2df90;  1 drivers
v0000026955a9b440_0 .net/s *"_ivl_34", 31 0, L_0000026955b2ead0;  1 drivers
L_0000026955acf368 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026955a9a0e0_0 .net *"_ivl_38", 31 0, L_0000026955acf368;  1 drivers
L_0000026955acf320 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026955a9b3a0_0 .net *"_ivl_4", 31 0, L_0000026955acf320;  1 drivers
v0000026955a9b4e0_0 .net *"_ivl_41", 31 0, L_0000026955b2fa70;  1 drivers
v0000026955a9b580_0 .net *"_ivl_48", 0 0, L_0000026955b2efd0;  1 drivers
v0000026955a9b1c0_0 .net *"_ivl_50", 0 0, L_0000026955b2f6b0;  1 drivers
v0000026955a99fa0_0 .net *"_ivl_52", 31 0, L_0000026955b2f2f0;  1 drivers
v0000026955a9b300_0 .net *"_ivl_7", 31 0, L_0000026955b300b0;  1 drivers
v0000026955a9a220_0 .net/s "a", 31 0, v0000026955a9d1a0_0;  alias, 1 drivers
v0000026955a9bee0_0 .net/s "a_pos", 31 0, L_0000026955b2e030;  1 drivers
v0000026955a9b940_0 .net/s "a_pos_reg", 31 0, v0000026955a81560_0;  1 drivers
v0000026955a9aae0_0 .net/s "a_pos_sq", 31 0, L_0000026955b2e530;  1 drivers
v0000026955a9ae00_0 .net/s "a_pos_sq_full", 63 0, L_0000026955b2f4d0;  1 drivers
v0000026955a9a9a0_0 .net/s "a_pos_sq_reg", 31 0, v0000026955a82500_0;  1 drivers
o0000026955a06f78 .functor BUFZ 1, C4<z>; HiZ drive
v0000026955a9a5e0_0 .net "clk", 0 0, o0000026955a06f78;  0 drivers
o0000026955a06fa8 .functor BUFZ 1, C4<z>; HiZ drive
v0000026955a99b40_0 .net "en", 0 0, o0000026955a06fa8;  0 drivers
v0000026955a99be0_0 .var/s "p1", 31 0;
v0000026955a9a2c0_0 .net/s "p1_reg", 31 0, v0000026955a80a20_0;  1 drivers
v0000026955a9b6c0_0 .var/s "p2", 31 0;
v0000026955a9b760_0 .net/s "p2_reg", 31 0, v0000026955a80c00_0;  1 drivers
v0000026955a9a360_0 .var/s "p3", 31 0;
v0000026955a99dc0_0 .net/s "p3_reg", 31 0, v0000026955a83720_0;  1 drivers
o0000026955a07038 .functor BUFZ 1, C4<z>; HiZ drive
v0000026955a99c80_0 .net "rst", 0 0, o0000026955a07038;  0 drivers
v0000026955a9af40_0 .net "sign", 0 0, L_0000026955b2fe30;  1 drivers
v0000026955a9a680_0 .net/s "sign_reg", 0 0, v0000026955a835e0_0;  1 drivers
v0000026955a9bda0_0 .net/s "term1", 31 0, L_0000026955b2fc50;  1 drivers
v0000026955a99e60_0 .net/s "term1_full", 63 0, L_0000026955b2f750;  1 drivers
v0000026955a99d20_0 .net/s "term2", 31 0, L_0000026955b2da90;  1 drivers
v0000026955a9c200_0 .net/s "term2_full", 63 0, L_0000026955b2f570;  1 drivers
v0000026955a9a400_0 .net/s "y", 31 0, v0000026955a82fa0_0;  alias, 1 drivers
v0000026955a9bc60_0 .net/s "y_abs", 31 0, L_0000026955b2edf0;  1 drivers
v0000026955a9ac20_0 .net/s "y_in", 31 0, L_0000026955b2e990;  1 drivers
v0000026955a99aa0_0 .net/s "y_signed", 31 0, L_0000026955b2e710;  1 drivers
E_00000269559a1270 .event anyedge, v0000026955a82c80_0;
L_0000026955b2fe30 .part v0000026955a9d1a0_0, 31, 1;
L_0000026955b2df90 .part v0000026955a9d1a0_0, 31, 1;
L_0000026955b300b0 .arith/sub 32, L_0000026955acf320, v0000026955a9d1a0_0;
L_0000026955b2e030 .functor MUXZ 32, v0000026955a9d1a0_0, L_0000026955b300b0, L_0000026955b2df90, C4<>;
L_0000026955b2f890 .extend/s 64, L_0000026955b2e030;
L_0000026955b2ea30 .extend/s 64, L_0000026955b2e030;
L_0000026955b2f4d0 .arith/mult 64, L_0000026955b2f890, L_0000026955b2ea30;
L_0000026955b2e530 .part L_0000026955b2f4d0, 24, 32;
L_0000026955b2ed50 .extend/s 64, v0000026955a80a20_0;
L_0000026955b2f610 .extend/s 64, v0000026955a82500_0;
L_0000026955b2f750 .arith/mult 64, L_0000026955b2ed50, L_0000026955b2f610;
L_0000026955b2fc50 .part L_0000026955b2f750, 24, 32;
L_0000026955b2ef30 .extend/s 64, v0000026955a80c00_0;
L_0000026955b2fcf0 .extend/s 64, v0000026955a81560_0;
L_0000026955b2f570 .arith/mult 64, L_0000026955b2ef30, L_0000026955b2fcf0;
L_0000026955b2da90 .part L_0000026955b2f570, 24, 32;
L_0000026955b2ead0 .arith/sum 32, L_0000026955b2fc50, L_0000026955b2da90;
L_0000026955b2edf0 .arith/sum 32, L_0000026955b2ead0, v0000026955a83720_0;
L_0000026955b2fa70 .arith/sub 32, L_0000026955acf368, L_0000026955b2edf0;
L_0000026955b2e710 .functor MUXZ 32, L_0000026955b2edf0, L_0000026955b2fa70, v0000026955a835e0_0, C4<>;
L_0000026955b2efd0 .cmp/gt.s 32, L_0000026955b2e710, L_0000026955acf3b0;
L_0000026955b2f6b0 .cmp/gt.s 32, L_0000026955acf3f8, L_0000026955b2e710;
L_0000026955b2f2f0 .functor MUXZ 32, L_0000026955b2e710, L_0000026955acf3f8, L_0000026955b2f6b0, C4<>;
L_0000026955b2e990 .functor MUXZ 32, L_0000026955b2f2f0, L_0000026955acf3b0, L_0000026955b2efd0, C4<>;
S_0000026955a847e0 .scope module, "reg_a_pos" "register" 4 72, 5 4 0, S_0000026955a844c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a1ff0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955a81880_0 .net "clk", 0 0, o0000026955a06f78;  alias, 0 drivers
v0000026955a82320_0 .net "en", 0 0, o0000026955a06fa8;  alias, 0 drivers
v0000026955a82c80_0 .net/s "in", 31 0, L_0000026955b2e030;  alias, 1 drivers
v0000026955a81560_0 .var/s "out", 31 0;
v0000026955a80de0_0 .net "rst", 0 0, o0000026955a07038;  alias, 0 drivers
E_00000269559a15f0 .event posedge, v0000026955a81880_0;
S_0000026955a852d0 .scope module, "reg_a_pos_sq" "register" 4 67, 5 4 0, S_0000026955a844c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a1970 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955a81600_0 .net "clk", 0 0, o0000026955a06f78;  alias, 0 drivers
v0000026955a816a0_0 .net "en", 0 0, o0000026955a06fa8;  alias, 0 drivers
v0000026955a823c0_0 .net/s "in", 31 0, L_0000026955b2e530;  alias, 1 drivers
v0000026955a82500_0 .var/s "out", 31 0;
v0000026955a826e0_0 .net "rst", 0 0, o0000026955a07038;  alias, 0 drivers
S_0000026955a84970 .scope module, "reg_out" "register" 4 117, 5 4 0, S_0000026955a844c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a19b0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955a82780_0 .net "clk", 0 0, o0000026955a06f78;  alias, 0 drivers
v0000026955a82dc0_0 .net "en", 0 0, o0000026955a06fa8;  alias, 0 drivers
v0000026955a81060_0 .net/s "in", 31 0, L_0000026955b2e990;  alias, 1 drivers
v0000026955a82fa0_0 .var/s "out", 31 0;
v0000026955a80840_0 .net "rst", 0 0, o0000026955a07038;  alias, 0 drivers
S_0000026955a98d40 .scope module, "reg_p1" "register" 4 77, 5 4 0, S_0000026955a844c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a1a70 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955a808e0_0 .net "clk", 0 0, o0000026955a06f78;  alias, 0 drivers
v0000026955a80980_0 .net "en", 0 0, o0000026955a06fa8;  alias, 0 drivers
v0000026955a81740_0 .net/s "in", 31 0, v0000026955a99be0_0;  1 drivers
v0000026955a80a20_0 .var/s "out", 31 0;
v0000026955a80ac0_0 .net "rst", 0 0, o0000026955a07038;  alias, 0 drivers
S_0000026955a98ed0 .scope module, "reg_p2" "register" 4 82, 5 4 0, S_0000026955a844c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a12b0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955a817e0_0 .net "clk", 0 0, o0000026955a06f78;  alias, 0 drivers
v0000026955a80b60_0 .net "en", 0 0, o0000026955a06fa8;  alias, 0 drivers
v0000026955a819c0_0 .net/s "in", 31 0, v0000026955a9b6c0_0;  1 drivers
v0000026955a80c00_0 .var/s "out", 31 0;
v0000026955a80ca0_0 .net "rst", 0 0, o0000026955a07038;  alias, 0 drivers
S_0000026955a98890 .scope module, "reg_p3" "register" 4 87, 5 4 0, S_0000026955a844c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a1ab0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955a834a0_0 .net "clk", 0 0, o0000026955a06f78;  alias, 0 drivers
v0000026955a832c0_0 .net "en", 0 0, o0000026955a06fa8;  alias, 0 drivers
v0000026955a830e0_0 .net/s "in", 31 0, v0000026955a9a360_0;  1 drivers
v0000026955a83720_0 .var/s "out", 31 0;
v0000026955a83680_0 .net "rst", 0 0, o0000026955a07038;  alias, 0 drivers
S_0000026955a97da0 .scope module, "reg_sign" "register" 4 62, 5 4 0, S_0000026955a844c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "in";
    .port_info 4 /OUTPUT 1 "out";
P_00000269559a1b30 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000000001>;
v0000026955a83540_0 .net "clk", 0 0, o0000026955a06f78;  alias, 0 drivers
v0000026955a83040_0 .net "en", 0 0, o0000026955a06fa8;  alias, 0 drivers
v0000026955a83360_0 .net/s "in", 0 0, L_0000026955b2fe30;  alias, 1 drivers
v0000026955a835e0_0 .var/s "out", 0 0;
v0000026955a83400_0 .net "rst", 0 0, o0000026955a07038;  alias, 0 drivers
S_0000026955a99060 .scope module, "mult_0" "mult_Q" 7 31, 6 4 0, S_0000026955a85460;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
P_00000269557b83e0 .param/l "FBITS" 0 6 6, +C4<00000000000000000000000000011000>;
P_00000269557b8418 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
v0000026955a9b800_0 .net/s *"_ivl_0", 63 0, L_0000026955b2dc70;  1 drivers
v0000026955a9ab80_0 .net/s *"_ivl_2", 63 0, L_0000026955b2e850;  1 drivers
v0000026955a9acc0_0 .net/s "a", 31 0, L_000002695598b830;  alias, 1 drivers
v0000026955a9a540_0 .net/s "b", 31 0, L_0000026955b2eb70;  alias, 1 drivers
v0000026955a9a7c0_0 .net/s "raw_y", 63 0, L_0000026955b2ee90;  1 drivers
v0000026955a9ad60_0 .net/s "y", 31 0, L_0000026955b2e0d0;  alias, 1 drivers
L_0000026955b2dc70 .extend/s 64, L_000002695598b830;
L_0000026955b2e850 .extend/s 64, L_0000026955b2eb70;
L_0000026955b2ee90 .arith/mult 64, L_0000026955b2dc70, L_0000026955b2e850;
L_0000026955b2e0d0 .part L_0000026955b2ee90, 24, 32;
S_0000026955a991f0 .scope module, "mult_1" "mult_Q" 7 38, 6 4 0, S_0000026955a85460;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
P_00000269557b7960 .param/l "FBITS" 0 6 6, +C4<00000000000000000000000000011000>;
P_00000269557b7998 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
v0000026955a9b080_0 .net/s *"_ivl_0", 63 0, L_0000026955b2f430;  1 drivers
v0000026955a9b120_0 .net/s *"_ivl_2", 63 0, L_0000026955b2ddb0;  1 drivers
v0000026955a9aea0_0 .net/s "a", 31 0, L_000002695598a330;  alias, 1 drivers
v0000026955a9b8a0_0 .net/s "b", 31 0, L_0000026955b2e170;  alias, 1 drivers
v0000026955a9afe0_0 .net/s "raw_y", 63 0, L_0000026955b2ec10;  1 drivers
v0000026955a99f00_0 .net/s "y", 31 0, L_0000026955b2e7b0;  alias, 1 drivers
L_0000026955b2f430 .extend/s 64, L_000002695598a330;
L_0000026955b2ddb0 .extend/s 64, L_0000026955b2e170;
L_0000026955b2ec10 .arith/mult 64, L_0000026955b2f430, L_0000026955b2ddb0;
L_0000026955b2e7b0 .part L_0000026955b2ec10, 24, 32;
S_0000026955a996a0 .scope module, "mult_2" "mult_Q" 7 45, 6 4 0, S_0000026955a85460;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
P_00000269557b7ee0 .param/l "FBITS" 0 6 6, +C4<00000000000000000000000000011000>;
P_00000269557b7f18 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
v0000026955a9b9e0_0 .net/s *"_ivl_0", 63 0, L_0000026955b2f110;  1 drivers
v0000026955a9b260_0 .net/s *"_ivl_2", 63 0, L_0000026955b2fb10;  1 drivers
v0000026955a9ba80_0 .net/s "a", 31 0, L_000002695598afe0;  alias, 1 drivers
v0000026955a9bf80_0 .net/s "b", 31 0, L_0000026955b2f7f0;  alias, 1 drivers
v0000026955a9bd00_0 .net/s "raw_y", 63 0, L_0000026955b2fd90;  1 drivers
v0000026955a9c020_0 .net/s "y", 31 0, L_0000026955b2de50;  alias, 1 drivers
L_0000026955b2f110 .extend/s 64, L_000002695598afe0;
L_0000026955b2fb10 .extend/s 64, L_0000026955b2f7f0;
L_0000026955b2fd90 .arith/mult 64, L_0000026955b2f110, L_0000026955b2fb10;
L_0000026955b2de50 .part L_0000026955b2fd90, 24, 32;
S_0000026955a99510 .scope module, "reg_1" "register" 7 52, 5 4 0, S_0000026955a85460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a1fb0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955a9c0c0_0 .net "clk", 0 0, o00000269559fb278;  alias, 0 drivers
v0000026955a9a720_0 .net "en", 0 0, L_0000026955acf440;  alias, 1 drivers
v0000026955a9a040_0 .net/s "in", 31 0, L_0000026955b2e0d0;  alias, 1 drivers
v0000026955a9a860_0 .var/s "out", 31 0;
v0000026955a9a900_0 .net "rst", 0 0, o00000269559fb338;  alias, 0 drivers
S_0000026955a99380 .scope module, "reg_2" "register" 7 61, 5 4 0, S_0000026955a85460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a12f0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955a9aa40_0 .net "clk", 0 0, o00000269559fb278;  alias, 0 drivers
v0000026955a9e460_0 .net "en", 0 0, L_0000026955acf440;  alias, 1 drivers
v0000026955a9dc40_0 .net/s "in", 31 0, L_0000026955b2e7b0;  alias, 1 drivers
v0000026955a9d100_0 .var/s "out", 31 0;
v0000026955a9d920_0 .net "rst", 0 0, o00000269559fb338;  alias, 0 drivers
S_0000026955a98250 .scope module, "reg_3" "register" 7 70, 5 4 0, S_0000026955a85460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a1b70 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955a9c8e0_0 .net "clk", 0 0, o00000269559fb278;  alias, 0 drivers
v0000026955a9c2a0_0 .net "en", 0 0, L_0000026955acf440;  alias, 1 drivers
v0000026955a9e780_0 .net/s "in", 31 0, L_0000026955b2de50;  alias, 1 drivers
v0000026955a9d2e0_0 .var/s "out", 31 0;
v0000026955a9d600_0 .net "rst", 0 0, o00000269559fb338;  alias, 0 drivers
S_0000026955a97a80 .scope module, "reg_4" "register" 7 79, 5 4 0, S_0000026955a85460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a1bb0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955a9e500_0 .net "clk", 0 0, o00000269559fb278;  alias, 0 drivers
v0000026955a9c980_0 .net "en", 0 0, L_0000026955acf440;  alias, 1 drivers
v0000026955a9cac0_0 .net/s "in", 31 0, L_0000026955b2e210;  alias, 1 drivers
v0000026955a9e960_0 .var/s "out", 31 0;
v0000026955a9d740_0 .net "rst", 0 0, o00000269559fb338;  alias, 0 drivers
S_0000026955a99830 .scope module, "reg_5" "register" 7 91, 5 4 0, S_0000026955a85460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a1c30 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955a9d380_0 .net "clk", 0 0, o00000269559fb278;  alias, 0 drivers
v0000026955a9e5a0_0 .net "en", 0 0, L_0000026955acf440;  alias, 1 drivers
v0000026955a9d420_0 .net/s "in", 31 0, L_0000026955b2e8f0;  alias, 1 drivers
v0000026955a9d1a0_0 .var/s "out", 31 0;
v0000026955a9d4c0_0 .net "rst", 0 0, o00000269559fb338;  alias, 0 drivers
S_0000026955a97c10 .scope generate, "genblk2[5]" "genblk2[5]" 2 57, 2 57 0, S_000002695579ce40;
 .timescale 0 0;
P_00000269559a1c70 .param/l "j" 0 2 57, +C4<0101>;
S_0000026955a98a20 .scope module, "NEURON_L3" "neuron_a" 2 58, 7 8 0, S_0000026955a97c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "a_1";
    .port_info 4 /INPUT 32 "a_2";
    .port_info 5 /INPUT 32 "a_3";
    .port_info 6 /INPUT 32 "w_1";
    .port_info 7 /INPUT 32 "w_2";
    .port_info 8 /INPUT 32 "w_3";
    .port_info 9 /INPUT 32 "b";
    .port_info 10 /OUTPUT 32 "y";
P_00000269559a1830 .param/l "WIDTH" 0 7 9, +C4<00000000000000000000000000100000>;
L_000002695598b1a0 .functor BUFZ 32, v0000026955a9cc00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000026955aa8a30_0 .net/s *"_ivl_12", 31 0, L_0000026955b2e490;  1 drivers
v0000026955aa8350_0 .net/s *"_ivl_15", 31 0, L_0000026955b2e670;  1 drivers
v0000026955aa88f0_0 .net/s "a_1", 31 0, L_000002695598b830;  alias, 1 drivers
v0000026955aa8530_0 .net/s "a_2", 31 0, L_000002695598a330;  alias, 1 drivers
v0000026955aa79f0_0 .net/s "a_3", 31 0, L_000002695598afe0;  alias, 1 drivers
v0000026955aa8fd0_0 .net/s "b", 31 0, L_0000026955b314b0;  1 drivers
v0000026955aa9610_0 .net "clk", 0 0, o00000269559fb278;  alias, 0 drivers
L_0000026955acf5a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000026955aa97f0_0 .net "en", 0 0, L_0000026955acf5a8;  1 drivers
v0000026955aa8d50_0 .net/s "out", 31 0, v0000026955a9cc00_0;  1 drivers
v0000026955aa8990 .array "out_In", 2 0;
v0000026955aa8990_0 .net/s v0000026955aa8990 0, 31 0, L_0000026955b2f070; 1 drivers
v0000026955aa8990_1 .net/s v0000026955aa8990 1, 31 0, L_0000026955b2dbd0; 1 drivers
v0000026955aa8990_2 .net/s v0000026955aa8990 2, 31 0, L_0000026955b2e3f0; 1 drivers
v0000026955aa8850 .array "out_Reg", 4 0;
v0000026955aa8850_0 .net/s v0000026955aa8850 0, 31 0, v0000026955aa12a0_0; 1 drivers
v0000026955aa8850_1 .net/s v0000026955aa8850 1, 31 0, v0000026955aa1480_0; 1 drivers
v0000026955aa8850_2 .net/s v0000026955aa8850 2, 31 0, v0000026955aa8170_0; 1 drivers
v0000026955aa8850_3 .net/s v0000026955aa8850 3, 31 0, v0000026955aa8ad0_0; 1 drivers
v0000026955aa8850_4 .net/s v0000026955aa8850 4, 31 0, v0000026955aa9750_0; 1 drivers
v0000026955aa92f0_0 .net/s "pre_activation", 31 0, L_0000026955b2f930;  1 drivers
v0000026955aa9070_0 .net "rst", 0 0, o00000269559fb338;  alias, 0 drivers
v0000026955aa9890_0 .net/s "w_1", 31 0, L_0000026955b305b0;  1 drivers
v0000026955aa9930_0 .net/s "w_2", 31 0, L_0000026955b30dd0;  1 drivers
v0000026955aa99d0_0 .net/s "w_3", 31 0, L_0000026955b321d0;  1 drivers
v0000026955aa7db0_0 .net/s "y", 31 0, L_000002695598b1a0;  alias, 1 drivers
L_0000026955b2e490 .arith/sum 32, v0000026955aa12a0_0, v0000026955aa1480_0;
L_0000026955b2e670 .arith/sum 32, L_0000026955b2e490, v0000026955aa8170_0;
L_0000026955b2f930 .arith/sum 32, L_0000026955b2e670, v0000026955aa8ad0_0;
S_0000026955a97f30 .scope module, "activate_func" "tanh" 7 100, 4 7 0, S_0000026955a98a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "a";
    .port_info 4 /OUTPUT 32 "y";
P_00000269557b84e0 .param/l "FL" 0 4 9, +C4<00000000000000000000000000011000>;
P_00000269557b8518 .param/l "WIDTH" 0 4 8, +C4<00000000000000000000000000100000>;
L_0000026955acf560 .functor BUFT 1, C4<11111111000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026955a9f680_0 .net/s "ONE_NEG", 31 0, L_0000026955acf560;  1 drivers
L_0000026955acf518 .functor BUFT 1, C4<00000001000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026955aa0800_0 .net/s "ONE_POS", 31 0, L_0000026955acf518;  1 drivers
v0000026955a9ec80_0 .net/s *"_ivl_10", 63 0, L_0000026955b328b0;  1 drivers
v0000026955aa1020_0 .net/s *"_ivl_12", 63 0, L_0000026955b310f0;  1 drivers
v0000026955a9fb80_0 .net/s *"_ivl_18", 63 0, L_0000026955b31050;  1 drivers
v0000026955a9f540_0 .net/s *"_ivl_20", 63 0, L_0000026955b30ab0;  1 drivers
v0000026955a9fea0_0 .net/s *"_ivl_26", 63 0, L_0000026955b32090;  1 drivers
v0000026955a9f9a0_0 .net/s *"_ivl_28", 63 0, L_0000026955b317d0;  1 drivers
v0000026955a9fc20_0 .net *"_ivl_3", 0 0, L_0000026955b32310;  1 drivers
v0000026955aa09e0_0 .net/s *"_ivl_34", 31 0, L_0000026955b308d0;  1 drivers
L_0000026955acf4d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026955a9f7c0_0 .net *"_ivl_38", 31 0, L_0000026955acf4d0;  1 drivers
L_0000026955acf488 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026955a9f720_0 .net *"_ivl_4", 31 0, L_0000026955acf488;  1 drivers
v0000026955aa0a80_0 .net *"_ivl_41", 31 0, L_0000026955b31f50;  1 drivers
v0000026955a9f900_0 .net *"_ivl_48", 0 0, L_0000026955b324f0;  1 drivers
v0000026955a9f5e0_0 .net *"_ivl_50", 0 0, L_0000026955b31370;  1 drivers
v0000026955a9edc0_0 .net *"_ivl_52", 31 0, L_0000026955b30c90;  1 drivers
v0000026955aa0300_0 .net *"_ivl_7", 31 0, L_0000026955b31b90;  1 drivers
v0000026955aa0e40_0 .net/s "a", 31 0, v0000026955aa9750_0;  alias, 1 drivers
v0000026955aa08a0_0 .net/s "a_pos", 31 0, L_0000026955b32590;  1 drivers
v0000026955a9f860_0 .net/s "a_pos_reg", 31 0, v0000026955a9df60_0;  1 drivers
v0000026955aa0b20_0 .net/s "a_pos_sq", 31 0, L_0000026955b312d0;  1 drivers
v0000026955a9f4a0_0 .net/s "a_pos_sq_full", 63 0, L_0000026955b30830;  1 drivers
v0000026955aa0760_0 .net/s "a_pos_sq_reg", 31 0, v0000026955a9e3c0_0;  1 drivers
o0000026955a08bf8 .functor BUFZ 1, C4<z>; HiZ drive
v0000026955aa10c0_0 .net "clk", 0 0, o0000026955a08bf8;  0 drivers
o0000026955a08c28 .functor BUFZ 1, C4<z>; HiZ drive
v0000026955a9fd60_0 .net "en", 0 0, o0000026955a08c28;  0 drivers
v0000026955aa0d00_0 .var/s "p1", 31 0;
v0000026955a9ffe0_0 .net/s "p1_reg", 31 0, v0000026955a9c7a0_0;  1 drivers
v0000026955a9f180_0 .var/s "p2", 31 0;
v0000026955aa0f80_0 .net/s "p2_reg", 31 0, v0000026955a9e000_0;  1 drivers
v0000026955a9fa40_0 .var/s "p3", 31 0;
v0000026955aa0080_0 .net/s "p3_reg", 31 0, v0000026955aa0ee0_0;  1 drivers
o0000026955a08cb8 .functor BUFZ 1, C4<z>; HiZ drive
v0000026955aa0bc0_0 .net "rst", 0 0, o0000026955a08cb8;  0 drivers
v0000026955aa0da0_0 .net "sign", 0 0, L_0000026955b31910;  1 drivers
v0000026955aa0120_0 .net/s "sign_reg", 0 0, v0000026955a9f0e0_0;  1 drivers
v0000026955aa0c60_0 .net/s "term1", 31 0, L_0000026955b301f0;  1 drivers
v0000026955aa1160_0 .net/s "term1_full", 63 0, L_0000026955b31730;  1 drivers
v0000026955aa1200_0 .net/s "term2", 31 0, L_0000026955b30290;  1 drivers
v0000026955a9eaa0_0 .net/s "term2_full", 63 0, L_0000026955b319b0;  1 drivers
v0000026955a9f220_0 .net/s "y", 31 0, v0000026955a9cc00_0;  alias, 1 drivers
v0000026955aa01c0_0 .net/s "y_abs", 31 0, L_0000026955b31c30;  1 drivers
v0000026955a9fae0_0 .net/s "y_in", 31 0, L_0000026955b32450;  1 drivers
v0000026955a9eb40_0 .net/s "y_signed", 31 0, L_0000026955b30d30;  1 drivers
E_00000269559a1cb0 .event anyedge, v0000026955a9cb60_0;
L_0000026955b31910 .part v0000026955aa9750_0, 31, 1;
L_0000026955b32310 .part v0000026955aa9750_0, 31, 1;
L_0000026955b31b90 .arith/sub 32, L_0000026955acf488, v0000026955aa9750_0;
L_0000026955b32590 .functor MUXZ 32, v0000026955aa9750_0, L_0000026955b31b90, L_0000026955b32310, C4<>;
L_0000026955b328b0 .extend/s 64, L_0000026955b32590;
L_0000026955b310f0 .extend/s 64, L_0000026955b32590;
L_0000026955b30830 .arith/mult 64, L_0000026955b328b0, L_0000026955b310f0;
L_0000026955b312d0 .part L_0000026955b30830, 24, 32;
L_0000026955b31050 .extend/s 64, v0000026955a9c7a0_0;
L_0000026955b30ab0 .extend/s 64, v0000026955a9e3c0_0;
L_0000026955b31730 .arith/mult 64, L_0000026955b31050, L_0000026955b30ab0;
L_0000026955b301f0 .part L_0000026955b31730, 24, 32;
L_0000026955b32090 .extend/s 64, v0000026955a9e000_0;
L_0000026955b317d0 .extend/s 64, v0000026955a9df60_0;
L_0000026955b319b0 .arith/mult 64, L_0000026955b32090, L_0000026955b317d0;
L_0000026955b30290 .part L_0000026955b319b0, 24, 32;
L_0000026955b308d0 .arith/sum 32, L_0000026955b301f0, L_0000026955b30290;
L_0000026955b31c30 .arith/sum 32, L_0000026955b308d0, v0000026955aa0ee0_0;
L_0000026955b31f50 .arith/sub 32, L_0000026955acf4d0, L_0000026955b31c30;
L_0000026955b30d30 .functor MUXZ 32, L_0000026955b31c30, L_0000026955b31f50, v0000026955a9f0e0_0, C4<>;
L_0000026955b324f0 .cmp/gt.s 32, L_0000026955b30d30, L_0000026955acf518;
L_0000026955b31370 .cmp/gt.s 32, L_0000026955acf560, L_0000026955b30d30;
L_0000026955b30c90 .functor MUXZ 32, L_0000026955b30d30, L_0000026955acf560, L_0000026955b31370, C4<>;
L_0000026955b32450 .functor MUXZ 32, L_0000026955b30c90, L_0000026955acf518, L_0000026955b324f0, C4<>;
S_0000026955a983e0 .scope module, "reg_a_pos" "register" 4 72, 5 4 0, S_0000026955a97f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a1cf0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955a9dd80_0 .net "clk", 0 0, o0000026955a08bf8;  alias, 0 drivers
v0000026955a9da60_0 .net "en", 0 0, o0000026955a08c28;  alias, 0 drivers
v0000026955a9cb60_0 .net/s "in", 31 0, L_0000026955b32590;  alias, 1 drivers
v0000026955a9df60_0 .var/s "out", 31 0;
v0000026955a9ea00_0 .net "rst", 0 0, o0000026955a08cb8;  alias, 0 drivers
E_00000269559a1430 .event posedge, v0000026955a9dd80_0;
S_0000026955a980c0 .scope module, "reg_a_pos_sq" "register" 4 67, 5 4 0, S_0000026955a97f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a11f0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955a9db00_0 .net "clk", 0 0, o0000026955a08bf8;  alias, 0 drivers
v0000026955a9c340_0 .net "en", 0 0, o0000026955a08c28;  alias, 0 drivers
v0000026955a9e320_0 .net/s "in", 31 0, L_0000026955b312d0;  alias, 1 drivers
v0000026955a9e3c0_0 .var/s "out", 31 0;
v0000026955a9c3e0_0 .net "rst", 0 0, o0000026955a08cb8;  alias, 0 drivers
S_0000026955a98570 .scope module, "reg_out" "register" 4 117, 5 4 0, S_0000026955a97f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a1db0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955a9c520_0 .net "clk", 0 0, o0000026955a08bf8;  alias, 0 drivers
v0000026955a9c5c0_0 .net "en", 0 0, o0000026955a08c28;  alias, 0 drivers
v0000026955a9dba0_0 .net/s "in", 31 0, L_0000026955b32450;  alias, 1 drivers
v0000026955a9cc00_0 .var/s "out", 31 0;
v0000026955a9dce0_0 .net "rst", 0 0, o0000026955a08cb8;  alias, 0 drivers
S_0000026955a98700 .scope module, "reg_p1" "register" 4 77, 5 4 0, S_0000026955a97f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a1630 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955a9ce80_0 .net "clk", 0 0, o0000026955a08bf8;  alias, 0 drivers
v0000026955a9c660_0 .net "en", 0 0, o0000026955a08c28;  alias, 0 drivers
v0000026955a9de20_0 .net/s "in", 31 0, v0000026955aa0d00_0;  1 drivers
v0000026955a9c7a0_0 .var/s "out", 31 0;
v0000026955a9cfc0_0 .net "rst", 0 0, o0000026955a08cb8;  alias, 0 drivers
S_0000026955a98bb0 .scope module, "reg_p2" "register" 4 82, 5 4 0, S_0000026955a97f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a1370 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955a9dec0_0 .net "clk", 0 0, o0000026955a08bf8;  alias, 0 drivers
v0000026955a9c840_0 .net "en", 0 0, o0000026955a08c28;  alias, 0 drivers
v0000026955a9d060_0 .net/s "in", 31 0, v0000026955a9f180_0;  1 drivers
v0000026955a9e000_0 .var/s "out", 31 0;
v0000026955a9e0a0_0 .net "rst", 0 0, o0000026955a08cb8;  alias, 0 drivers
S_0000026955aa48f0 .scope module, "reg_p3" "register" 4 87, 5 4 0, S_0000026955a97f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a1e30 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955a9e140_0 .net "clk", 0 0, o0000026955a08bf8;  alias, 0 drivers
v0000026955a9e1e0_0 .net "en", 0 0, o0000026955a08c28;  alias, 0 drivers
v0000026955a9e280_0 .net/s "in", 31 0, v0000026955a9fa40_0;  1 drivers
v0000026955aa0ee0_0 .var/s "out", 31 0;
v0000026955aa0940_0 .net "rst", 0 0, o0000026955a08cb8;  alias, 0 drivers
S_0000026955aa3e00 .scope module, "reg_sign" "register" 4 62, 5 4 0, S_0000026955a97f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "in";
    .port_info 4 /OUTPUT 1 "out";
P_00000269559a1e70 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000000001>;
v0000026955a9fe00_0 .net "clk", 0 0, o0000026955a08bf8;  alias, 0 drivers
v0000026955a9fcc0_0 .net "en", 0 0, o0000026955a08c28;  alias, 0 drivers
v0000026955aa06c0_0 .net/s "in", 0 0, L_0000026955b31910;  alias, 1 drivers
v0000026955a9f0e0_0 .var/s "out", 0 0;
v0000026955a9ff40_0 .net "rst", 0 0, o0000026955a08cb8;  alias, 0 drivers
S_0000026955aa3c70 .scope module, "mult_0" "mult_Q" 7 31, 6 4 0, S_0000026955a98a20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
P_00000269557b7fe0 .param/l "FBITS" 0 6 6, +C4<00000000000000000000000000011000>;
P_00000269557b8018 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
v0000026955aa0260_0 .net/s *"_ivl_0", 63 0, L_0000026955b2d9f0;  1 drivers
v0000026955a9ebe0_0 .net/s *"_ivl_2", 63 0, L_0000026955b2ff70;  1 drivers
v0000026955a9ed20_0 .net/s "a", 31 0, L_000002695598b830;  alias, 1 drivers
v0000026955a9ee60_0 .net/s "b", 31 0, L_0000026955b305b0;  alias, 1 drivers
v0000026955a9ef00_0 .net/s "raw_y", 63 0, L_0000026955b2fbb0;  1 drivers
v0000026955aa04e0_0 .net/s "y", 31 0, L_0000026955b2f070;  alias, 1 drivers
L_0000026955b2d9f0 .extend/s 64, L_000002695598b830;
L_0000026955b2ff70 .extend/s 64, L_0000026955b305b0;
L_0000026955b2fbb0 .arith/mult 64, L_0000026955b2d9f0, L_0000026955b2ff70;
L_0000026955b2f070 .part L_0000026955b2fbb0, 24, 32;
S_0000026955aa3ae0 .scope module, "mult_1" "mult_Q" 7 38, 6 4 0, S_0000026955a98a20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
P_00000269557b7ae0 .param/l "FBITS" 0 6 6, +C4<00000000000000000000000000011000>;
P_00000269557b7b18 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
v0000026955a9efa0_0 .net/s *"_ivl_0", 63 0, L_0000026955b2e5d0;  1 drivers
v0000026955aa03a0_0 .net/s *"_ivl_2", 63 0, L_0000026955b2ecb0;  1 drivers
v0000026955a9f040_0 .net/s "a", 31 0, L_000002695598a330;  alias, 1 drivers
v0000026955aa0440_0 .net/s "b", 31 0, L_0000026955b30dd0;  alias, 1 drivers
v0000026955a9f2c0_0 .net/s "raw_y", 63 0, L_0000026955b2db30;  1 drivers
v0000026955a9f400_0 .net/s "y", 31 0, L_0000026955b2dbd0;  alias, 1 drivers
L_0000026955b2e5d0 .extend/s 64, L_000002695598a330;
L_0000026955b2ecb0 .extend/s 64, L_0000026955b30dd0;
L_0000026955b2db30 .arith/mult 64, L_0000026955b2e5d0, L_0000026955b2ecb0;
L_0000026955b2dbd0 .part L_0000026955b2db30, 24, 32;
S_0000026955aa4120 .scope module, "mult_2" "mult_Q" 7 45, 6 4 0, S_0000026955a98a20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
P_00000269557b88e0 .param/l "FBITS" 0 6 6, +C4<00000000000000000000000000011000>;
P_00000269557b8918 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
v0000026955aa0580_0 .net/s *"_ivl_0", 63 0, L_0000026955b2f1b0;  1 drivers
v0000026955a9f360_0 .net/s *"_ivl_2", 63 0, L_0000026955b2f250;  1 drivers
v0000026955aa0620_0 .net/s "a", 31 0, L_000002695598afe0;  alias, 1 drivers
v0000026955aa1700_0 .net/s "b", 31 0, L_0000026955b321d0;  alias, 1 drivers
v0000026955aa1520_0 .net/s "raw_y", 63 0, L_0000026955b2e350;  1 drivers
v0000026955aa15c0_0 .net/s "y", 31 0, L_0000026955b2e3f0;  alias, 1 drivers
L_0000026955b2f1b0 .extend/s 64, L_000002695598afe0;
L_0000026955b2f250 .extend/s 64, L_0000026955b321d0;
L_0000026955b2e350 .arith/mult 64, L_0000026955b2f1b0, L_0000026955b2f250;
L_0000026955b2e3f0 .part L_0000026955b2e350, 24, 32;
S_0000026955aa3f90 .scope module, "reg_1" "register" 7 52, 5 4 0, S_0000026955a98a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a1170 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955aa1660_0 .net "clk", 0 0, o00000269559fb278;  alias, 0 drivers
v0000026955aa17a0_0 .net "en", 0 0, L_0000026955acf5a8;  alias, 1 drivers
v0000026955aa1980_0 .net/s "in", 31 0, L_0000026955b2f070;  alias, 1 drivers
v0000026955aa12a0_0 .var/s "out", 31 0;
v0000026955aa1340_0 .net "rst", 0 0, o00000269559fb338;  alias, 0 drivers
S_0000026955aa42b0 .scope module, "reg_2" "register" 7 61, 5 4 0, S_0000026955a98a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a11b0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955aa1840_0 .net "clk", 0 0, o00000269559fb278;  alias, 0 drivers
v0000026955aa18e0_0 .net "en", 0 0, L_0000026955acf5a8;  alias, 1 drivers
v0000026955aa13e0_0 .net/s "in", 31 0, L_0000026955b2dbd0;  alias, 1 drivers
v0000026955aa1480_0 .var/s "out", 31 0;
v0000026955aa8710_0 .net "rst", 0 0, o00000269559fb338;  alias, 0 drivers
S_0000026955aa3950 .scope module, "reg_3" "register" 7 70, 5 4 0, S_0000026955a98a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a1470 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955aa94d0_0 .net "clk", 0 0, o00000269559fb278;  alias, 0 drivers
v0000026955aa8df0_0 .net "en", 0 0, L_0000026955acf5a8;  alias, 1 drivers
v0000026955aa7770_0 .net/s "in", 31 0, L_0000026955b2e3f0;  alias, 1 drivers
v0000026955aa8170_0 .var/s "out", 31 0;
v0000026955aa9430_0 .net "rst", 0 0, o00000269559fb338;  alias, 0 drivers
S_0000026955aa4440 .scope module, "reg_4" "register" 7 79, 5 4 0, S_0000026955a98a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a2af0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955aa7bd0_0 .net "clk", 0 0, o00000269559fb278;  alias, 0 drivers
v0000026955aa8210_0 .net "en", 0 0, L_0000026955acf5a8;  alias, 1 drivers
v0000026955aa82b0_0 .net/s "in", 31 0, L_0000026955b314b0;  alias, 1 drivers
v0000026955aa8ad0_0 .var/s "out", 31 0;
v0000026955aa8490_0 .net "rst", 0 0, o00000269559fb338;  alias, 0 drivers
S_0000026955aa4a80 .scope module, "reg_5" "register" 7 91, 5 4 0, S_0000026955a98a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a22f0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955aa76d0_0 .net "clk", 0 0, o00000269559fb278;  alias, 0 drivers
v0000026955aa80d0_0 .net "en", 0 0, L_0000026955acf5a8;  alias, 1 drivers
v0000026955aa87b0_0 .net/s "in", 31 0, L_0000026955b2f930;  alias, 1 drivers
v0000026955aa9750_0 .var/s "out", 31 0;
v0000026955aa9570_0 .net "rst", 0 0, o00000269559fb338;  alias, 0 drivers
S_0000026955aa3180 .scope generate, "genblk2[6]" "genblk2[6]" 2 57, 2 57 0, S_000002695579ce40;
 .timescale 0 0;
P_00000269559a2530 .param/l "j" 0 2 57, +C4<0110>;
S_0000026955aa45d0 .scope module, "NEURON_L3" "neuron_a" 2 58, 7 8 0, S_0000026955aa3180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "a_1";
    .port_info 4 /INPUT 32 "a_2";
    .port_info 5 /INPUT 32 "a_3";
    .port_info 6 /INPUT 32 "w_1";
    .port_info 7 /INPUT 32 "w_2";
    .port_info 8 /INPUT 32 "w_3";
    .port_info 9 /INPUT 32 "b";
    .port_info 10 /OUTPUT 32 "y";
P_00000269559a2f70 .param/l "WIDTH" 0 7 9, +C4<00000000000000000000000000100000>;
L_000002695598bb40 .functor BUFZ 32, v0000026955aa91b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000026955aa6a50_0 .net/s *"_ivl_12", 31 0, L_0000026955b326d0;  1 drivers
v0000026955aa6cd0_0 .net/s *"_ivl_15", 31 0, L_0000026955b30e70;  1 drivers
v0000026955aa5f10_0 .net/s "a_1", 31 0, L_000002695598b830;  alias, 1 drivers
v0000026955aa5dd0_0 .net/s "a_2", 31 0, L_000002695598a330;  alias, 1 drivers
v0000026955aa6eb0_0 .net/s "a_3", 31 0, L_000002695598afe0;  alias, 1 drivers
v0000026955aa5e70_0 .net/s "b", 31 0, L_0000026955b34c50;  1 drivers
v0000026955aa7450_0 .net "clk", 0 0, o00000269559fb278;  alias, 0 drivers
L_0000026955acf710 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000026955aa5bf0_0 .net "en", 0 0, L_0000026955acf710;  1 drivers
v0000026955aa6f50_0 .net/s "out", 31 0, v0000026955aa91b0_0;  1 drivers
v0000026955aa5b50 .array "out_In", 2 0;
v0000026955aa5b50_0 .net/s v0000026955aa5b50 0, 31 0, L_0000026955b31870; 1 drivers
v0000026955aa5b50_1 .net/s v0000026955aa5b50 1, 31 0, L_0000026955b30470; 1 drivers
v0000026955aa5b50_2 .net/s v0000026955aa5b50 2, 31 0, L_0000026955b30b50; 1 drivers
v0000026955aa5830 .array "out_Reg", 4 0;
v0000026955aa5830_0 .net/s v0000026955aa5830 0, 31 0, v0000026955aaca90_0; 1 drivers
v0000026955aa5830_1 .net/s v0000026955aa5830 1, 31 0, v0000026955aac4f0_0; 1 drivers
v0000026955aa5830_2 .net/s v0000026955aa5830 2, 31 0, v0000026955aa5290_0; 1 drivers
v0000026955aa5830_3 .net/s v0000026955aa5830 3, 31 0, v0000026955aa6050_0; 1 drivers
v0000026955aa5830_4 .net/s v0000026955aa5830 4, 31 0, v0000026955aa6870_0; 1 drivers
v0000026955aa5c90_0 .net/s "pre_activation", 31 0, L_0000026955b31af0;  1 drivers
v0000026955aa60f0_0 .net "rst", 0 0, o00000269559fb338;  alias, 0 drivers
v0000026955aa5010_0 .net/s "w_1", 31 0, L_0000026955b33fd0;  1 drivers
v0000026955aa6550_0 .net/s "w_2", 31 0, L_0000026955b349d0;  1 drivers
v0000026955aa6230_0 .net/s "w_3", 31 0, L_0000026955b34070;  1 drivers
v0000026955aa5470_0 .net/s "y", 31 0, L_000002695598bb40;  alias, 1 drivers
L_0000026955b326d0 .arith/sum 32, v0000026955aaca90_0, v0000026955aac4f0_0;
L_0000026955b30e70 .arith/sum 32, L_0000026955b326d0, v0000026955aa5290_0;
L_0000026955b31af0 .arith/sum 32, L_0000026955b30e70, v0000026955aa6050_0;
S_0000026955aa4760 .scope module, "activate_func" "tanh" 7 100, 4 7 0, S_0000026955aa45d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "a";
    .port_info 4 /OUTPUT 32 "y";
P_00000269557b8b60 .param/l "FL" 0 4 9, +C4<00000000000000000000000000011000>;
P_00000269557b8b98 .param/l "WIDTH" 0 4 8, +C4<00000000000000000000000000100000>;
L_0000026955acf6c8 .functor BUFT 1, C4<11111111000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026955aab410_0 .net/s "ONE_NEG", 31 0, L_0000026955acf6c8;  1 drivers
L_0000026955acf680 .functor BUFT 1, C4<00000001000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026955aaa830_0 .net/s "ONE_POS", 31 0, L_0000026955acf680;  1 drivers
v0000026955aab050_0 .net/s *"_ivl_10", 63 0, L_0000026955b323b0;  1 drivers
v0000026955aab910_0 .net/s *"_ivl_12", 63 0, L_0000026955b30650;  1 drivers
v0000026955aab690_0 .net/s *"_ivl_18", 63 0, L_0000026955b31550;  1 drivers
v0000026955aab190_0 .net/s *"_ivl_20", 63 0, L_0000026955b30f10;  1 drivers
v0000026955aac3b0_0 .net/s *"_ivl_26", 63 0, L_0000026955b30fb0;  1 drivers
v0000026955aab230_0 .net/s *"_ivl_28", 63 0, L_0000026955b31190;  1 drivers
v0000026955aaa8d0_0 .net *"_ivl_3", 0 0, L_0000026955b31eb0;  1 drivers
v0000026955aabaf0_0 .net/s *"_ivl_34", 31 0, L_0000026955b31690;  1 drivers
L_0000026955acf638 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026955aabcd0_0 .net *"_ivl_38", 31 0, L_0000026955acf638;  1 drivers
L_0000026955acf5f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026955aa9d90_0 .net *"_ivl_4", 31 0, L_0000026955acf5f0;  1 drivers
v0000026955aaa470_0 .net *"_ivl_41", 31 0, L_0000026955b31230;  1 drivers
v0000026955aabeb0_0 .net *"_ivl_48", 0 0, L_0000026955b30510;  1 drivers
v0000026955aaa790_0 .net *"_ivl_50", 0 0, L_0000026955b347f0;  1 drivers
v0000026955aab0f0_0 .net *"_ivl_52", 31 0, L_0000026955b32ef0;  1 drivers
v0000026955aaabf0_0 .net *"_ivl_7", 31 0, L_0000026955b315f0;  1 drivers
v0000026955aabd70_0 .net/s "a", 31 0, v0000026955aa6870_0;  alias, 1 drivers
v0000026955aabc30_0 .net/s "a_pos", 31 0, L_0000026955b306f0;  1 drivers
v0000026955aaaa10_0 .net/s "a_pos_reg", 31 0, v0000026955aa85d0_0;  1 drivers
v0000026955aaa970_0 .net/s "a_pos_sq", 31 0, L_0000026955b32770;  1 drivers
v0000026955aabe10_0 .net/s "a_pos_sq_full", 63 0, L_0000026955b30790;  1 drivers
v0000026955aaac90_0 .net/s "a_pos_sq_reg", 31 0, v0000026955aa9b10_0;  1 drivers
o0000026955a0a878 .functor BUFZ 1, C4<z>; HiZ drive
v0000026955aab2d0_0 .net "clk", 0 0, o0000026955a0a878;  0 drivers
o0000026955a0a8a8 .functor BUFZ 1, C4<z>; HiZ drive
v0000026955aaa010_0 .net "en", 0 0, o0000026955a0a8a8;  0 drivers
v0000026955aaad30_0 .var/s "p1", 31 0;
v0000026955aab370_0 .net/s "p1_reg", 31 0, v0000026955aa9c50_0;  1 drivers
v0000026955aac090_0 .var/s "p2", 31 0;
v0000026955aabf50_0 .net/s "p2_reg", 31 0, v0000026955aa78b0_0;  1 drivers
v0000026955aaaab0_0 .var/s "p3", 31 0;
v0000026955aabff0_0 .net/s "p3_reg", 31 0, v0000026955aa8670_0;  1 drivers
o0000026955a0a938 .functor BUFZ 1, C4<z>; HiZ drive
v0000026955aaa6f0_0 .net "rst", 0 0, o0000026955a0a938;  0 drivers
v0000026955aaadd0_0 .net "sign", 0 0, L_0000026955b31d70;  1 drivers
v0000026955aab9b0_0 .net/s "sign_reg", 0 0, v0000026955aac130_0;  1 drivers
v0000026955aaae70_0 .net/s "term1", 31 0, L_0000026955b32810;  1 drivers
v0000026955aac1d0_0 .net/s "term1_full", 63 0, L_0000026955b31ff0;  1 drivers
v0000026955aaaf10_0 .net/s "term2", 31 0, L_0000026955b32130;  1 drivers
v0000026955aab550_0 .net/s "term2_full", 63 0, L_0000026955b32950;  1 drivers
v0000026955aac270_0 .net/s "y", 31 0, v0000026955aa91b0_0;  alias, 1 drivers
v0000026955aaa1f0_0 .net/s "y_abs", 31 0, L_0000026955b30330;  1 drivers
v0000026955aab7d0_0 .net/s "y_in", 31 0, L_0000026955b34430;  1 drivers
v0000026955aac310_0 .net/s "y_signed", 31 0, L_0000026955b303d0;  1 drivers
E_00000269559a2cf0 .event anyedge, v0000026955aa9a70_0;
L_0000026955b31d70 .part v0000026955aa6870_0, 31, 1;
L_0000026955b31eb0 .part v0000026955aa6870_0, 31, 1;
L_0000026955b315f0 .arith/sub 32, L_0000026955acf5f0, v0000026955aa6870_0;
L_0000026955b306f0 .functor MUXZ 32, v0000026955aa6870_0, L_0000026955b315f0, L_0000026955b31eb0, C4<>;
L_0000026955b323b0 .extend/s 64, L_0000026955b306f0;
L_0000026955b30650 .extend/s 64, L_0000026955b306f0;
L_0000026955b30790 .arith/mult 64, L_0000026955b323b0, L_0000026955b30650;
L_0000026955b32770 .part L_0000026955b30790, 24, 32;
L_0000026955b31550 .extend/s 64, v0000026955aa9c50_0;
L_0000026955b30f10 .extend/s 64, v0000026955aa9b10_0;
L_0000026955b31ff0 .arith/mult 64, L_0000026955b31550, L_0000026955b30f10;
L_0000026955b32810 .part L_0000026955b31ff0, 24, 32;
L_0000026955b30fb0 .extend/s 64, v0000026955aa78b0_0;
L_0000026955b31190 .extend/s 64, v0000026955aa85d0_0;
L_0000026955b32950 .arith/mult 64, L_0000026955b30fb0, L_0000026955b31190;
L_0000026955b32130 .part L_0000026955b32950, 24, 32;
L_0000026955b31690 .arith/sum 32, L_0000026955b32810, L_0000026955b32130;
L_0000026955b30330 .arith/sum 32, L_0000026955b31690, v0000026955aa8670_0;
L_0000026955b31230 .arith/sub 32, L_0000026955acf638, L_0000026955b30330;
L_0000026955b303d0 .functor MUXZ 32, L_0000026955b30330, L_0000026955b31230, v0000026955aac130_0, C4<>;
L_0000026955b30510 .cmp/gt.s 32, L_0000026955b303d0, L_0000026955acf680;
L_0000026955b347f0 .cmp/gt.s 32, L_0000026955acf6c8, L_0000026955b303d0;
L_0000026955b32ef0 .functor MUXZ 32, L_0000026955b303d0, L_0000026955acf6c8, L_0000026955b347f0, C4<>;
L_0000026955b34430 .functor MUXZ 32, L_0000026955b32ef0, L_0000026955acf680, L_0000026955b30510, C4<>;
S_0000026955aa2cd0 .scope module, "reg_a_pos" "register" 4 72, 5 4 0, S_0000026955aa4760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a2c70 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955aa7e50_0 .net "clk", 0 0, o0000026955a0a878;  alias, 0 drivers
v0000026955aa74f0_0 .net "en", 0 0, o0000026955a0a8a8;  alias, 0 drivers
v0000026955aa9a70_0 .net/s "in", 31 0, L_0000026955b306f0;  alias, 1 drivers
v0000026955aa85d0_0 .var/s "out", 31 0;
v0000026955aa8b70_0 .net "rst", 0 0, o0000026955a0a938;  alias, 0 drivers
E_00000269559a2b30 .event posedge, v0000026955aa7e50_0;
S_0000026955aa2e60 .scope module, "reg_a_pos_sq" "register" 4 67, 5 4 0, S_0000026955aa4760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a2870 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955aa7b30_0 .net "clk", 0 0, o0000026955a0a878;  alias, 0 drivers
v0000026955aa8c10_0 .net "en", 0 0, o0000026955a0a8a8;  alias, 0 drivers
v0000026955aa9bb0_0 .net/s "in", 31 0, L_0000026955b32770;  alias, 1 drivers
v0000026955aa9b10_0 .var/s "out", 31 0;
v0000026955aa8cb0_0 .net "rst", 0 0, o0000026955a0a938;  alias, 0 drivers
S_0000026955aa2ff0 .scope module, "reg_out" "register" 4 117, 5 4 0, S_0000026955aa4760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a28b0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955aa8e90_0 .net "clk", 0 0, o0000026955a0a878;  alias, 0 drivers
v0000026955aa8f30_0 .net "en", 0 0, o0000026955a0a8a8;  alias, 0 drivers
v0000026955aa9110_0 .net/s "in", 31 0, L_0000026955b34430;  alias, 1 drivers
v0000026955aa91b0_0 .var/s "out", 31 0;
v0000026955aa83f0_0 .net "rst", 0 0, o0000026955a0a938;  alias, 0 drivers
S_0000026955aa3630 .scope module, "reg_p1" "register" 4 77, 5 4 0, S_0000026955aa4760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a2e70 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955aa9250_0 .net "clk", 0 0, o0000026955a0a878;  alias, 0 drivers
v0000026955aa9390_0 .net "en", 0 0, o0000026955a0a8a8;  alias, 0 drivers
v0000026955aa96b0_0 .net/s "in", 31 0, v0000026955aaad30_0;  1 drivers
v0000026955aa9c50_0 .var/s "out", 31 0;
v0000026955aa7590_0 .net "rst", 0 0, o0000026955a0a938;  alias, 0 drivers
S_0000026955aa3310 .scope module, "reg_p2" "register" 4 82, 5 4 0, S_0000026955aa4760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a2ef0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955aa7630_0 .net "clk", 0 0, o0000026955a0a878;  alias, 0 drivers
v0000026955aa7ef0_0 .net "en", 0 0, o0000026955a0a8a8;  alias, 0 drivers
v0000026955aa7810_0 .net/s "in", 31 0, v0000026955aac090_0;  1 drivers
v0000026955aa78b0_0 .var/s "out", 31 0;
v0000026955aa7950_0 .net "rst", 0 0, o0000026955a0a938;  alias, 0 drivers
S_0000026955aa34a0 .scope module, "reg_p3" "register" 4 87, 5 4 0, S_0000026955aa4760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a2b70 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955aa7a90_0 .net "clk", 0 0, o0000026955a0a878;  alias, 0 drivers
v0000026955aa7c70_0 .net "en", 0 0, o0000026955a0a8a8;  alias, 0 drivers
v0000026955aa7d10_0 .net/s "in", 31 0, v0000026955aaaab0_0;  1 drivers
v0000026955aa8670_0 .var/s "out", 31 0;
v0000026955aa7f90_0 .net "rst", 0 0, o0000026955a0a938;  alias, 0 drivers
S_0000026955aa37c0 .scope module, "reg_sign" "register" 4 62, 5 4 0, S_0000026955aa4760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "in";
    .port_info 4 /OUTPUT 1 "out";
P_00000269559a26f0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000000001>;
v0000026955aa8030_0 .net "clk", 0 0, o0000026955a0a878;  alias, 0 drivers
v0000026955aaab50_0 .net "en", 0 0, o0000026955a0a8a8;  alias, 0 drivers
v0000026955aaa5b0_0 .net/s "in", 0 0, L_0000026955b31d70;  alias, 1 drivers
v0000026955aac130_0 .var/s "out", 0 0;
v0000026955aabb90_0 .net "rst", 0 0, o0000026955a0a938;  alias, 0 drivers
S_0000026955aad4c0 .scope module, "mult_0" "mult_Q" 7 31, 6 4 0, S_0000026955aa45d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
P_00000269557b8ce0 .param/l "FBITS" 0 6 6, +C4<00000000000000000000000000011000>;
P_00000269557b8d18 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
v0000026955aaa650_0 .net/s *"_ivl_0", 63 0, L_0000026955b30970;  1 drivers
v0000026955aab4b0_0 .net/s *"_ivl_2", 63 0, L_0000026955b31a50;  1 drivers
v0000026955aac450_0 .net/s "a", 31 0, L_000002695598b830;  alias, 1 drivers
v0000026955aaafb0_0 .net/s "b", 31 0, L_0000026955b33fd0;  alias, 1 drivers
v0000026955aa9cf0_0 .net/s "raw_y", 63 0, L_0000026955b31e10;  1 drivers
v0000026955aaa0b0_0 .net/s "y", 31 0, L_0000026955b31870;  alias, 1 drivers
L_0000026955b30970 .extend/s 64, L_000002695598b830;
L_0000026955b31a50 .extend/s 64, L_0000026955b33fd0;
L_0000026955b31e10 .arith/mult 64, L_0000026955b30970, L_0000026955b31a50;
L_0000026955b31870 .part L_0000026955b31e10, 24, 32;
S_0000026955aadb00 .scope module, "mult_1" "mult_Q" 7 38, 6 4 0, S_0000026955aa45d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
P_00000269557b9060 .param/l "FBITS" 0 6 6, +C4<00000000000000000000000000011000>;
P_00000269557b9098 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
v0000026955aa9e30_0 .net/s *"_ivl_0", 63 0, L_0000026955b30a10;  1 drivers
v0000026955aab5f0_0 .net/s *"_ivl_2", 63 0, L_0000026955b31cd0;  1 drivers
v0000026955aa9ed0_0 .net/s "a", 31 0, L_000002695598a330;  alias, 1 drivers
v0000026955aab730_0 .net/s "b", 31 0, L_0000026955b349d0;  alias, 1 drivers
v0000026955aab870_0 .net/s "raw_y", 63 0, L_0000026955b32270;  1 drivers
v0000026955aaba50_0 .net/s "y", 31 0, L_0000026955b30470;  alias, 1 drivers
L_0000026955b30a10 .extend/s 64, L_000002695598a330;
L_0000026955b31cd0 .extend/s 64, L_0000026955b349d0;
L_0000026955b32270 .arith/mult 64, L_0000026955b30a10, L_0000026955b31cd0;
L_0000026955b30470 .part L_0000026955b32270, 24, 32;
S_0000026955aad650 .scope module, "mult_2" "mult_Q" 7 45, 6 4 0, S_0000026955aa45d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
P_00000269557b8d60 .param/l "FBITS" 0 6 6, +C4<00000000000000000000000000011000>;
P_00000269557b8d98 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
v0000026955aa9f70_0 .net/s *"_ivl_0", 63 0, L_0000026955b31410;  1 drivers
v0000026955aaa150_0 .net/s *"_ivl_2", 63 0, L_0000026955b32630;  1 drivers
v0000026955aaa290_0 .net/s "a", 31 0, L_000002695598afe0;  alias, 1 drivers
v0000026955aaa330_0 .net/s "b", 31 0, L_0000026955b34070;  alias, 1 drivers
v0000026955aaa510_0 .net/s "raw_y", 63 0, L_0000026955b30bf0;  1 drivers
v0000026955aaa3d0_0 .net/s "y", 31 0, L_0000026955b30b50;  alias, 1 drivers
L_0000026955b31410 .extend/s 64, L_000002695598afe0;
L_0000026955b32630 .extend/s 64, L_0000026955b34070;
L_0000026955b30bf0 .arith/mult 64, L_0000026955b31410, L_0000026955b32630;
L_0000026955b30b50 .part L_0000026955b30bf0, 24, 32;
S_0000026955aae5f0 .scope module, "reg_1" "register" 7 52, 5 4 0, S_0000026955aa45d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a28f0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955aac6d0_0 .net "clk", 0 0, o00000269559fb278;  alias, 0 drivers
v0000026955aac8b0_0 .net "en", 0 0, L_0000026955acf710;  alias, 1 drivers
v0000026955aac770_0 .net/s "in", 31 0, L_0000026955b31870;  alias, 1 drivers
v0000026955aaca90_0 .var/s "out", 31 0;
v0000026955aacb30_0 .net "rst", 0 0, o00000269559fb338;  alias, 0 drivers
S_0000026955aad330 .scope module, "reg_2" "register" 7 61, 5 4 0, S_0000026955aa45d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a24b0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955aac810_0 .net "clk", 0 0, o00000269559fb278;  alias, 0 drivers
v0000026955aac9f0_0 .net "en", 0 0, L_0000026955acf710;  alias, 1 drivers
v0000026955aac950_0 .net/s "in", 31 0, L_0000026955b30470;  alias, 1 drivers
v0000026955aac4f0_0 .var/s "out", 31 0;
v0000026955aacbd0_0 .net "rst", 0 0, o00000269559fb338;  alias, 0 drivers
S_0000026955aae140 .scope module, "reg_3" "register" 7 70, 5 4 0, S_0000026955aa45d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a2930 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955aac590_0 .net "clk", 0 0, o00000269559fb278;  alias, 0 drivers
v0000026955aac630_0 .net "en", 0 0, L_0000026955acf710;  alias, 1 drivers
v0000026955aa6af0_0 .net/s "in", 31 0, L_0000026955b30b50;  alias, 1 drivers
v0000026955aa5290_0 .var/s "out", 31 0;
v0000026955aa62d0_0 .net "rst", 0 0, o00000269559fb338;  alias, 0 drivers
S_0000026955aaeaa0 .scope module, "reg_4" "register" 7 79, 5 4 0, S_0000026955aa45d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a2f30 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955aa5330_0 .net "clk", 0 0, o00000269559fb278;  alias, 0 drivers
v0000026955aa5a10_0 .net "en", 0 0, L_0000026955acf710;  alias, 1 drivers
v0000026955aa4ed0_0 .net/s "in", 31 0, L_0000026955b34c50;  alias, 1 drivers
v0000026955aa6050_0 .var/s "out", 31 0;
v0000026955aa4e30_0 .net "rst", 0 0, o00000269559fb338;  alias, 0 drivers
S_0000026955aaccf0 .scope module, "reg_5" "register" 7 91, 5 4 0, S_0000026955aa45d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a2970 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955aa56f0_0 .net "clk", 0 0, o00000269559fb278;  alias, 0 drivers
v0000026955aa73b0_0 .net "en", 0 0, L_0000026955acf710;  alias, 1 drivers
v0000026955aa53d0_0 .net/s "in", 31 0, L_0000026955b31af0;  alias, 1 drivers
v0000026955aa6870_0 .var/s "out", 31 0;
v0000026955aa5790_0 .net "rst", 0 0, o00000269559fb338;  alias, 0 drivers
S_0000026955aace80 .scope generate, "genblk2[7]" "genblk2[7]" 2 57, 2 57 0, S_000002695579ce40;
 .timescale 0 0;
P_00000269559a2fb0 .param/l "j" 0 2 57, +C4<0111>;
S_0000026955aad7e0 .scope module, "NEURON_L3" "neuron_a" 2 58, 7 8 0, S_0000026955aace80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "a_1";
    .port_info 4 /INPUT 32 "a_2";
    .port_info 5 /INPUT 32 "a_3";
    .port_info 6 /INPUT 32 "w_1";
    .port_info 7 /INPUT 32 "w_2";
    .port_info 8 /INPUT 32 "w_3";
    .port_info 9 /INPUT 32 "b";
    .port_info 10 /OUTPUT 32 "y";
P_00000269559a2670 .param/l "WIDTH" 0 7 9, +C4<00000000000000000000000000100000>;
L_000002695598a3a0 .functor BUFZ 32, v0000026955aa4cf0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000026955ab4fc0_0 .net/s *"_ivl_12", 31 0, L_0000026955b34a70;  1 drivers
v0000026955ab7360_0 .net/s *"_ivl_15", 31 0, L_0000026955b33df0;  1 drivers
v0000026955ab5240_0 .net/s "a_1", 31 0, L_000002695598b830;  alias, 1 drivers
v0000026955ab5740_0 .net/s "a_2", 31 0, L_000002695598a330;  alias, 1 drivers
v0000026955ab6640_0 .net/s "a_3", 31 0, L_000002695598afe0;  alias, 1 drivers
v0000026955ab4f20_0 .net/s "b", 31 0, L_0000026955b33670;  1 drivers
v0000026955ab61e0_0 .net "clk", 0 0, o00000269559fb278;  alias, 0 drivers
L_0000026955acf878 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000026955ab5060_0 .net "en", 0 0, L_0000026955acf878;  1 drivers
v0000026955ab5ce0_0 .net/s "out", 31 0, v0000026955aa4cf0_0;  1 drivers
v0000026955ab7040 .array "out_In", 2 0;
v0000026955ab7040_0 .net/s v0000026955ab7040 0, 31 0, L_0000026955b344d0; 1 drivers
v0000026955ab7040_1 .net/s v0000026955ab7040 1, 31 0, L_0000026955b34570; 1 drivers
v0000026955ab7040_2 .net/s v0000026955ab7040 2, 31 0, L_0000026955b33350; 1 drivers
v0000026955ab7400 .array "out_Reg", 4 0;
v0000026955ab7400_0 .net/s v0000026955ab7400 0, 31 0, v0000026955ab68c0_0; 1 drivers
v0000026955ab7400_1 .net/s v0000026955ab7400 1, 31 0, v0000026955ab6460_0; 1 drivers
v0000026955ab7400_2 .net/s v0000026955ab7400 2, 31 0, v0000026955ab5880_0; 1 drivers
v0000026955ab7400_3 .net/s v0000026955ab7400 3, 31 0, v0000026955ab6d20_0; 1 drivers
v0000026955ab7400_4 .net/s v0000026955ab7400 4, 31 0, v0000026955ab6b40_0; 1 drivers
v0000026955ab66e0_0 .net/s "pre_activation", 31 0, L_0000026955b333f0;  1 drivers
v0000026955ab6000_0 .net "rst", 0 0, o00000269559fb338;  alias, 0 drivers
v0000026955ab6780_0 .net/s "w_1", 31 0, L_0000026955b32bd0;  1 drivers
v0000026955ab72c0_0 .net/s "w_2", 31 0, L_0000026955b32c70;  1 drivers
v0000026955ab52e0_0 .net/s "w_3", 31 0, L_0000026955b32e50;  1 drivers
v0000026955ab6820_0 .net/s "y", 31 0, L_000002695598a3a0;  alias, 1 drivers
L_0000026955b34a70 .arith/sum 32, v0000026955ab68c0_0, v0000026955ab6460_0;
L_0000026955b33df0 .arith/sum 32, L_0000026955b34a70, v0000026955ab5880_0;
L_0000026955b333f0 .arith/sum 32, L_0000026955b33df0, v0000026955ab6d20_0;
S_0000026955aadc90 .scope module, "activate_func" "tanh" 7 100, 4 7 0, S_0000026955aad7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "a";
    .port_info 4 /OUTPUT 32 "y";
P_00000269557b8de0 .param/l "FL" 0 4 9, +C4<00000000000000000000000000011000>;
P_00000269557b8e18 .param/l "WIDTH" 0 4 8, +C4<00000000000000000000000000100000>;
L_0000026955acf830 .functor BUFT 1, C4<11111111000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026955ab4840_0 .net/s "ONE_NEG", 31 0, L_0000026955acf830;  1 drivers
L_0000026955acf7e8 .functor BUFT 1, C4<00000001000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026955ab3f80_0 .net/s "ONE_POS", 31 0, L_0000026955acf7e8;  1 drivers
v0000026955ab48e0_0 .net/s *"_ivl_10", 63 0, L_0000026955b32a90;  1 drivers
v0000026955ab2cc0_0 .net/s *"_ivl_12", 63 0, L_0000026955b33d50;  1 drivers
v0000026955ab4700_0 .net/s *"_ivl_18", 63 0, L_0000026955b35010;  1 drivers
v0000026955ab3940_0 .net/s *"_ivl_20", 63 0, L_0000026955b350b0;  1 drivers
v0000026955ab3440_0 .net/s *"_ivl_26", 63 0, L_0000026955b32b30;  1 drivers
v0000026955ab3620_0 .net/s *"_ivl_28", 63 0, L_0000026955b33ad0;  1 drivers
v0000026955ab3e40_0 .net *"_ivl_3", 0 0, L_0000026955b34f70;  1 drivers
v0000026955ab3260_0 .net/s *"_ivl_34", 31 0, L_0000026955b35150;  1 drivers
L_0000026955acf7a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026955ab31c0_0 .net *"_ivl_38", 31 0, L_0000026955acf7a0;  1 drivers
L_0000026955acf758 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026955ab4480_0 .net *"_ivl_4", 31 0, L_0000026955acf758;  1 drivers
v0000026955ab33a0_0 .net *"_ivl_41", 31 0, L_0000026955b330d0;  1 drivers
v0000026955ab39e0_0 .net *"_ivl_48", 0 0, L_0000026955b33170;  1 drivers
v0000026955ab3580_0 .net *"_ivl_50", 0 0, L_0000026955b32f90;  1 drivers
v0000026955ab3da0_0 .net *"_ivl_52", 31 0, L_0000026955b332b0;  1 drivers
v0000026955ab3a80_0 .net *"_ivl_7", 31 0, L_0000026955b341b0;  1 drivers
v0000026955ab4340_0 .net/s "a", 31 0, v0000026955ab6b40_0;  alias, 1 drivers
v0000026955ab3300_0 .net/s "a_pos", 31 0, L_0000026955b34610;  1 drivers
v0000026955ab4520_0 .net/s "a_pos_reg", 31 0, v0000026955aa5150_0;  1 drivers
v0000026955ab2f40_0 .net/s "a_pos_sq", 31 0, L_0000026955b33a30;  1 drivers
v0000026955ab4200_0 .net/s "a_pos_sq_full", 63 0, L_0000026955b346b0;  1 drivers
v0000026955ab4b60_0 .net/s "a_pos_sq_reg", 31 0, v0000026955aa6730_0;  1 drivers
o0000026955a0c4f8 .functor BUFZ 1, C4<z>; HiZ drive
v0000026955ab4980_0 .net "clk", 0 0, o0000026955a0c4f8;  0 drivers
o0000026955a0c528 .functor BUFZ 1, C4<z>; HiZ drive
v0000026955ab2a40_0 .net "en", 0 0, o0000026955a0c528;  0 drivers
v0000026955ab3b20_0 .var/s "p1", 31 0;
v0000026955ab2b80_0 .net/s "p1_reg", 31 0, v0000026955aa7310_0;  1 drivers
v0000026955ab4a20_0 .var/s "p2", 31 0;
v0000026955ab43e0_0 .net/s "p2_reg", 31 0, v0000026955aa6690_0;  1 drivers
v0000026955ab34e0_0 .var/s "p3", 31 0;
v0000026955ab3bc0_0 .net/s "p3_reg", 31 0, v0000026955aa69b0_0;  1 drivers
o0000026955a0c5b8 .functor BUFZ 1, C4<z>; HiZ drive
v0000026955ab3800_0 .net "rst", 0 0, o0000026955a0c5b8;  0 drivers
v0000026955ab45c0_0 .net "sign", 0 0, L_0000026955b33030;  1 drivers
v0000026955ab3d00_0 .net/s "sign_reg", 0 0, v0000026955aa4f70_0;  1 drivers
v0000026955ab4660_0 .net/s "term1", 31 0, L_0000026955b335d0;  1 drivers
v0000026955ab4ac0_0 .net/s "term1_full", 63 0, L_0000026955b33490;  1 drivers
v0000026955ab4c00_0 .net/s "term2", 31 0, L_0000026955b33990;  1 drivers
v0000026955ab2c20_0 .net/s "term2_full", 63 0, L_0000026955b33530;  1 drivers
v0000026955ab3c60_0 .net/s "y", 31 0, v0000026955aa4cf0_0;  alias, 1 drivers
v0000026955ab36c0_0 .net/s "y_abs", 31 0, L_0000026955b33b70;  1 drivers
v0000026955ab25e0_0 .net/s "y_in", 31 0, L_0000026955b33cb0;  1 drivers
v0000026955ab4ca0_0 .net/s "y_signed", 31 0, L_0000026955b329f0;  1 drivers
E_00000269559a29f0 .event anyedge, v0000026955aa50b0_0;
L_0000026955b33030 .part v0000026955ab6b40_0, 31, 1;
L_0000026955b34f70 .part v0000026955ab6b40_0, 31, 1;
L_0000026955b341b0 .arith/sub 32, L_0000026955acf758, v0000026955ab6b40_0;
L_0000026955b34610 .functor MUXZ 32, v0000026955ab6b40_0, L_0000026955b341b0, L_0000026955b34f70, C4<>;
L_0000026955b32a90 .extend/s 64, L_0000026955b34610;
L_0000026955b33d50 .extend/s 64, L_0000026955b34610;
L_0000026955b346b0 .arith/mult 64, L_0000026955b32a90, L_0000026955b33d50;
L_0000026955b33a30 .part L_0000026955b346b0, 24, 32;
L_0000026955b35010 .extend/s 64, v0000026955aa7310_0;
L_0000026955b350b0 .extend/s 64, v0000026955aa6730_0;
L_0000026955b33490 .arith/mult 64, L_0000026955b35010, L_0000026955b350b0;
L_0000026955b335d0 .part L_0000026955b33490, 24, 32;
L_0000026955b32b30 .extend/s 64, v0000026955aa6690_0;
L_0000026955b33ad0 .extend/s 64, v0000026955aa5150_0;
L_0000026955b33530 .arith/mult 64, L_0000026955b32b30, L_0000026955b33ad0;
L_0000026955b33990 .part L_0000026955b33530, 24, 32;
L_0000026955b35150 .arith/sum 32, L_0000026955b335d0, L_0000026955b33990;
L_0000026955b33b70 .arith/sum 32, L_0000026955b35150, v0000026955aa69b0_0;
L_0000026955b330d0 .arith/sub 32, L_0000026955acf7a0, L_0000026955b33b70;
L_0000026955b329f0 .functor MUXZ 32, L_0000026955b33b70, L_0000026955b330d0, v0000026955aa4f70_0, C4<>;
L_0000026955b33170 .cmp/gt.s 32, L_0000026955b329f0, L_0000026955acf7e8;
L_0000026955b32f90 .cmp/gt.s 32, L_0000026955acf830, L_0000026955b329f0;
L_0000026955b332b0 .functor MUXZ 32, L_0000026955b329f0, L_0000026955acf830, L_0000026955b32f90, C4<>;
L_0000026955b33cb0 .functor MUXZ 32, L_0000026955b332b0, L_0000026955acf7e8, L_0000026955b33170, C4<>;
S_0000026955aadfb0 .scope module, "reg_a_pos" "register" 4 72, 5 4 0, S_0000026955aadc90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a2a30 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955aa51f0_0 .net "clk", 0 0, o0000026955a0c4f8;  alias, 0 drivers
v0000026955aa6e10_0 .net "en", 0 0, o0000026955a0c528;  alias, 0 drivers
v0000026955aa50b0_0 .net/s "in", 31 0, L_0000026955b34610;  alias, 1 drivers
v0000026955aa5150_0 .var/s "out", 31 0;
v0000026955aa6190_0 .net "rst", 0 0, o0000026955a0c5b8;  alias, 0 drivers
E_00000269559a2bb0 .event posedge, v0000026955aa51f0_0;
S_0000026955aad970 .scope module, "reg_a_pos_sq" "register" 4 67, 5 4 0, S_0000026955aadc90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a2e30 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955aa6ff0_0 .net "clk", 0 0, o0000026955a0c4f8;  alias, 0 drivers
v0000026955aa7090_0 .net "en", 0 0, o0000026955a0c528;  alias, 0 drivers
v0000026955aa7130_0 .net/s "in", 31 0, L_0000026955b33a30;  alias, 1 drivers
v0000026955aa6730_0 .var/s "out", 31 0;
v0000026955aa67d0_0 .net "rst", 0 0, o0000026955a0c5b8;  alias, 0 drivers
S_0000026955aae2d0 .scope module, "reg_out" "register" 4 117, 5 4 0, S_0000026955aadc90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a23f0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955aa6d70_0 .net "clk", 0 0, o0000026955a0c4f8;  alias, 0 drivers
v0000026955aa5510_0 .net "en", 0 0, o0000026955a0c528;  alias, 0 drivers
v0000026955aa71d0_0 .net/s "in", 31 0, L_0000026955b33cb0;  alias, 1 drivers
v0000026955aa4cf0_0 .var/s "out", 31 0;
v0000026955aa5d30_0 .net "rst", 0 0, o0000026955a0c5b8;  alias, 0 drivers
S_0000026955aade20 .scope module, "reg_p1" "register" 4 77, 5 4 0, S_0000026955aadc90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a2ff0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955aa55b0_0 .net "clk", 0 0, o0000026955a0c4f8;  alias, 0 drivers
v0000026955aa6b90_0 .net "en", 0 0, o0000026955a0c528;  alias, 0 drivers
v0000026955aa5fb0_0 .net/s "in", 31 0, v0000026955ab3b20_0;  1 drivers
v0000026955aa7310_0 .var/s "out", 31 0;
v0000026955aa65f0_0 .net "rst", 0 0, o0000026955a0c5b8;  alias, 0 drivers
S_0000026955aae460 .scope module, "reg_p2" "register" 4 82, 5 4 0, S_0000026955aadc90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a2730 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955aa6370_0 .net "clk", 0 0, o0000026955a0c4f8;  alias, 0 drivers
v0000026955aa6410_0 .net "en", 0 0, o0000026955a0c528;  alias, 0 drivers
v0000026955aa64b0_0 .net/s "in", 31 0, v0000026955ab4a20_0;  1 drivers
v0000026955aa6690_0 .var/s "out", 31 0;
v0000026955aa5650_0 .net "rst", 0 0, o0000026955a0c5b8;  alias, 0 drivers
S_0000026955aae780 .scope module, "reg_p3" "register" 4 87, 5 4 0, S_0000026955aadc90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a2cb0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955aa6910_0 .net "clk", 0 0, o0000026955a0c4f8;  alias, 0 drivers
v0000026955aa7270_0 .net "en", 0 0, o0000026955a0c528;  alias, 0 drivers
v0000026955aa58d0_0 .net/s "in", 31 0, v0000026955ab34e0_0;  1 drivers
v0000026955aa69b0_0 .var/s "out", 31 0;
v0000026955aa6c30_0 .net "rst", 0 0, o0000026955a0c5b8;  alias, 0 drivers
S_0000026955aae910 .scope module, "reg_sign" "register" 4 62, 5 4 0, S_0000026955aadc90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "in";
    .port_info 4 /OUTPUT 1 "out";
P_00000269559a2430 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000000001>;
v0000026955aa5970_0 .net "clk", 0 0, o0000026955a0c4f8;  alias, 0 drivers
v0000026955aa5ab0_0 .net "en", 0 0, o0000026955a0c528;  alias, 0 drivers
v0000026955aa4d90_0 .net/s "in", 0 0, L_0000026955b33030;  alias, 1 drivers
v0000026955aa4f70_0 .var/s "out", 0 0;
v0000026955ab47a0_0 .net "rst", 0 0, o0000026955a0c5b8;  alias, 0 drivers
S_0000026955aad010 .scope module, "mult_0" "mult_Q" 7 31, 6 4 0, S_0000026955aad7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
P_00000269557b91e0 .param/l "FBITS" 0 6 6, +C4<00000000000000000000000000011000>;
P_00000269557b9218 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
v0000026955ab2540_0 .net/s *"_ivl_0", 63 0, L_0000026955b34110;  1 drivers
v0000026955ab4020_0 .net/s *"_ivl_2", 63 0, L_0000026955b33c10;  1 drivers
v0000026955ab2680_0 .net/s "a", 31 0, L_000002695598b830;  alias, 1 drivers
v0000026955ab2720_0 .net/s "b", 31 0, L_0000026955b32bd0;  alias, 1 drivers
v0000026955ab2e00_0 .net/s "raw_y", 63 0, L_0000026955b34b10;  1 drivers
v0000026955ab40c0_0 .net/s "y", 31 0, L_0000026955b344d0;  alias, 1 drivers
L_0000026955b34110 .extend/s 64, L_000002695598b830;
L_0000026955b33c10 .extend/s 64, L_0000026955b32bd0;
L_0000026955b34b10 .arith/mult 64, L_0000026955b34110, L_0000026955b33c10;
L_0000026955b344d0 .part L_0000026955b34b10, 24, 32;
S_0000026955aad1a0 .scope module, "mult_1" "mult_Q" 7 38, 6 4 0, S_0000026955aad7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
P_0000026955ac1ba0 .param/l "FBITS" 0 6 6, +C4<00000000000000000000000000011000>;
P_0000026955ac1bd8 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
v0000026955ab38a0_0 .net/s *"_ivl_0", 63 0, L_0000026955b34cf0;  1 drivers
v0000026955ab27c0_0 .net/s *"_ivl_2", 63 0, L_0000026955b338f0;  1 drivers
v0000026955ab2860_0 .net/s "a", 31 0, L_000002695598a330;  alias, 1 drivers
v0000026955ab2ea0_0 .net/s "b", 31 0, L_0000026955b32c70;  alias, 1 drivers
v0000026955ab3760_0 .net/s "raw_y", 63 0, L_0000026955b34bb0;  1 drivers
v0000026955ab3080_0 .net/s "y", 31 0, L_0000026955b34570;  alias, 1 drivers
L_0000026955b34cf0 .extend/s 64, L_000002695598a330;
L_0000026955b338f0 .extend/s 64, L_0000026955b32c70;
L_0000026955b34bb0 .arith/mult 64, L_0000026955b34cf0, L_0000026955b338f0;
L_0000026955b34570 .part L_0000026955b34bb0, 24, 32;
S_0000026955ac3c70 .scope module, "mult_2" "mult_Q" 7 45, 6 4 0, S_0000026955aad7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
P_0000026955ac1620 .param/l "FBITS" 0 6 6, +C4<00000000000000000000000000011000>;
P_0000026955ac1658 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
v0000026955ab4160_0 .net/s *"_ivl_0", 63 0, L_0000026955b34d90;  1 drivers
v0000026955ab2d60_0 .net/s *"_ivl_2", 63 0, L_0000026955b34e30;  1 drivers
v0000026955ab3ee0_0 .net/s "a", 31 0, L_000002695598afe0;  alias, 1 drivers
v0000026955ab42a0_0 .net/s "b", 31 0, L_0000026955b32e50;  alias, 1 drivers
v0000026955ab2900_0 .net/s "raw_y", 63 0, L_0000026955b34ed0;  1 drivers
v0000026955ab29a0_0 .net/s "y", 31 0, L_0000026955b33350;  alias, 1 drivers
L_0000026955b34d90 .extend/s 64, L_000002695598afe0;
L_0000026955b34e30 .extend/s 64, L_0000026955b32e50;
L_0000026955b34ed0 .arith/mult 64, L_0000026955b34d90, L_0000026955b34e30;
L_0000026955b33350 .part L_0000026955b34ed0, 24, 32;
S_0000026955ac1ec0 .scope module, "reg_1" "register" 7 52, 5 4 0, S_0000026955aad7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a2770 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955ab2ae0_0 .net "clk", 0 0, o00000269559fb278;  alias, 0 drivers
v0000026955ab2fe0_0 .net "en", 0 0, L_0000026955acf878;  alias, 1 drivers
v0000026955ab3120_0 .net/s "in", 31 0, L_0000026955b344d0;  alias, 1 drivers
v0000026955ab68c0_0 .var/s "out", 31 0;
v0000026955ab5ba0_0 .net "rst", 0 0, o00000269559fb338;  alias, 0 drivers
S_0000026955ac3310 .scope module, "reg_2" "register" 7 61, 5 4 0, S_0000026955aad7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a25b0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955ab7220_0 .net "clk", 0 0, o00000269559fb278;  alias, 0 drivers
v0000026955ab6320_0 .net "en", 0 0, L_0000026955acf878;  alias, 1 drivers
v0000026955ab6280_0 .net/s "in", 31 0, L_0000026955b34570;  alias, 1 drivers
v0000026955ab6460_0 .var/s "out", 31 0;
v0000026955ab54c0_0 .net "rst", 0 0, o00000269559fb338;  alias, 0 drivers
S_0000026955ac2cd0 .scope module, "reg_3" "register" 7 70, 5 4 0, S_0000026955aad7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a30b0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955ab6500_0 .net "clk", 0 0, o00000269559fb278;  alias, 0 drivers
v0000026955ab6fa0_0 .net "en", 0 0, L_0000026955acf878;  alias, 1 drivers
v0000026955ab4e80_0 .net/s "in", 31 0, L_0000026955b33350;  alias, 1 drivers
v0000026955ab5880_0 .var/s "out", 31 0;
v0000026955ab6aa0_0 .net "rst", 0 0, o00000269559fb338;  alias, 0 drivers
S_0000026955ac3950 .scope module, "reg_4" "register" 7 79, 5 4 0, S_0000026955aad7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a2470 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955ab5ec0_0 .net "clk", 0 0, o00000269559fb278;  alias, 0 drivers
v0000026955ab56a0_0 .net "en", 0 0, L_0000026955acf878;  alias, 1 drivers
v0000026955ab5c40_0 .net/s "in", 31 0, L_0000026955b33670;  alias, 1 drivers
v0000026955ab6d20_0 .var/s "out", 31 0;
v0000026955ab6be0_0 .net "rst", 0 0, o00000269559fb338;  alias, 0 drivers
S_0000026955ac5700 .scope module, "reg_5" "register" 7 91, 5 4 0, S_0000026955aad7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a3030 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955ab5d80_0 .net "clk", 0 0, o00000269559fb278;  alias, 0 drivers
v0000026955ab65a0_0 .net "en", 0 0, L_0000026955acf878;  alias, 1 drivers
v0000026955ab63c0_0 .net/s "in", 31 0, L_0000026955b333f0;  alias, 1 drivers
v0000026955ab6b40_0 .var/s "out", 31 0;
v0000026955ab59c0_0 .net "rst", 0 0, o00000269559fb338;  alias, 0 drivers
S_0000026955ac50c0 .scope generate, "genblk2[8]" "genblk2[8]" 2 57, 2 57 0, S_000002695579ce40;
 .timescale 0 0;
P_00000269559a25f0 .param/l "j" 0 2 57, +C4<01000>;
S_0000026955ac4760 .scope module, "NEURON_L3" "neuron_a" 2 58, 7 8 0, S_0000026955ac50c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "a_1";
    .port_info 4 /INPUT 32 "a_2";
    .port_info 5 /INPUT 32 "a_3";
    .port_info 6 /INPUT 32 "w_1";
    .port_info 7 /INPUT 32 "w_2";
    .port_info 8 /INPUT 32 "w_3";
    .port_info 9 /INPUT 32 "b";
    .port_info 10 /OUTPUT 32 "y";
P_00000269559a3070 .param/l "WIDTH" 0 7 9, +C4<00000000000000000000000000100000>;
L_000002695598b8a0 .functor BUFZ 32, v0000026955ab6f00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000026955ab9fc0_0 .net/s *"_ivl_12", 31 0, L_0000026955b34750;  1 drivers
v0000026955abc360_0 .net/s *"_ivl_15", 31 0, L_0000026955b34930;  1 drivers
v0000026955aba240_0 .net/s "a_1", 31 0, L_000002695598b830;  alias, 1 drivers
v0000026955aba740_0 .net/s "a_2", 31 0, L_000002695598a330;  alias, 1 drivers
v0000026955abba00_0 .net/s "a_3", 31 0, L_000002695598afe0;  alias, 1 drivers
v0000026955ab9f20_0 .net/s "b", 31 0, L_0000026955b373b0;  1 drivers
v0000026955abbdc0_0 .net "clk", 0 0, o00000269559fb278;  alias, 0 drivers
L_0000026955acf9e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000026955aba060_0 .net "en", 0 0, L_0000026955acf9e0;  1 drivers
v0000026955abace0_0 .net/s "out", 31 0, v0000026955ab6f00_0;  1 drivers
v0000026955abc0e0 .array "out_In", 2 0;
v0000026955abc0e0_0 .net/s v0000026955abc0e0 0, 31 0, L_0000026955b34250; 1 drivers
v0000026955abc0e0_1 .net/s v0000026955abc0e0 1, 31 0, L_0000026955b34390; 1 drivers
v0000026955abc0e0_2 .net/s v0000026955abc0e0 2, 31 0, L_0000026955b34890; 1 drivers
v0000026955abc400 .array "out_Reg", 4 0;
v0000026955abc400_0 .net/s v0000026955abc400 0, 31 0, v0000026955abb1e0_0; 1 drivers
v0000026955abc400_1 .net/s v0000026955abc400 1, 31 0, v0000026955abb6e0_0; 1 drivers
v0000026955abc400_2 .net/s v0000026955abc400 2, 31 0, v0000026955aba920_0; 1 drivers
v0000026955abc400_3 .net/s v0000026955abc400 3, 31 0, v0000026955abbd20_0; 1 drivers
v0000026955abc400_4 .net/s v0000026955abc400 4, 31 0, v0000026955abbc80_0; 1 drivers
v0000026955abbe60_0 .net/s "pre_activation", 31 0, L_0000026955b378b0;  1 drivers
v0000026955abb000_0 .net "rst", 0 0, o00000269559fb338;  alias, 0 drivers
v0000026955abbf00_0 .net/s "w_1", 31 0, L_0000026955b35970;  1 drivers
v0000026955abc2c0_0 .net/s "w_2", 31 0, L_0000026955b36370;  1 drivers
v0000026955aba2e0_0 .net/s "w_3", 31 0, L_0000026955b35d30;  1 drivers
v0000026955abc180_0 .net/s "y", 31 0, L_000002695598b8a0;  alias, 1 drivers
L_0000026955b34750 .arith/sum 32, v0000026955abb1e0_0, v0000026955abb6e0_0;
L_0000026955b34930 .arith/sum 32, L_0000026955b34750, v0000026955aba920_0;
L_0000026955b378b0 .arith/sum 32, L_0000026955b34930, v0000026955abbd20_0;
S_0000026955ac5a20 .scope module, "activate_func" "tanh" 7 100, 4 7 0, S_0000026955ac4760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "a";
    .port_info 4 /OUTPUT 32 "y";
P_0000026955ac08a0 .param/l "FL" 0 4 9, +C4<00000000000000000000000000011000>;
P_0000026955ac08d8 .param/l "WIDTH" 0 4 8, +C4<00000000000000000000000000100000>;
L_0000026955acf998 .functor BUFT 1, C4<11111111000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026955ab8760_0 .net/s "ONE_NEG", 31 0, L_0000026955acf998;  1 drivers
L_0000026955acf950 .functor BUFT 1, C4<00000001000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026955ab7f40_0 .net/s "ONE_POS", 31 0, L_0000026955acf950;  1 drivers
v0000026955ab8f80_0 .net/s *"_ivl_10", 63 0, L_0000026955b36d70;  1 drivers
v0000026955ab9980_0 .net/s *"_ivl_12", 63 0, L_0000026955b37950;  1 drivers
v0000026955ab8a80_0 .net/s *"_ivl_18", 63 0, L_0000026955b371d0;  1 drivers
v0000026955ab97a0_0 .net/s *"_ivl_20", 63 0, L_0000026955b351f0;  1 drivers
v0000026955ab86c0_0 .net/s *"_ivl_26", 63 0, L_0000026955b36e10;  1 drivers
v0000026955ab9c00_0 .net/s *"_ivl_28", 63 0, L_0000026955b35790;  1 drivers
v0000026955ab90c0_0 .net *"_ivl_3", 0 0, L_0000026955b36870;  1 drivers
v0000026955ab8ee0_0 .net/s *"_ivl_34", 31 0, L_0000026955b37630;  1 drivers
L_0000026955acf908 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026955ab77c0_0 .net *"_ivl_38", 31 0, L_0000026955acf908;  1 drivers
L_0000026955acf8c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026955ab8800_0 .net *"_ivl_4", 31 0, L_0000026955acf8c0;  1 drivers
v0000026955ab9a20_0 .net *"_ivl_41", 31 0, L_0000026955b36a50;  1 drivers
v0000026955ab95c0_0 .net *"_ivl_48", 0 0, L_0000026955b362d0;  1 drivers
v0000026955ab9160_0 .net *"_ivl_50", 0 0, L_0000026955b36f50;  1 drivers
v0000026955ab8940_0 .net *"_ivl_52", 31 0, L_0000026955b35c90;  1 drivers
v0000026955ab7ae0_0 .net *"_ivl_7", 31 0, L_0000026955b355b0;  1 drivers
v0000026955ab8bc0_0 .net/s "a", 31 0, v0000026955abbc80_0;  alias, 1 drivers
v0000026955ab7cc0_0 .net/s "a_pos", 31 0, L_0000026955b35510;  1 drivers
v0000026955ab9200_0 .net/s "a_pos_reg", 31 0, v0000026955ab6960_0;  1 drivers
v0000026955ab88a0_0 .net/s "a_pos_sq", 31 0, L_0000026955b364b0;  1 drivers
v0000026955ab7e00_0 .net/s "a_pos_sq_full", 63 0, L_0000026955b35bf0;  1 drivers
v0000026955ab7860_0 .net/s "a_pos_sq_reg", 31 0, v0000026955ab5920_0;  1 drivers
o0000026955a0e178 .functor BUFZ 1, C4<z>; HiZ drive
v0000026955ab8620_0 .net "clk", 0 0, o0000026955a0e178;  0 drivers
o0000026955a0e1a8 .functor BUFZ 1, C4<z>; HiZ drive
v0000026955ab9b60_0 .net "en", 0 0, o0000026955a0e1a8;  0 drivers
v0000026955ab89e0_0 .var/s "p1", 31 0;
v0000026955ab7b80_0 .net/s "p1_reg", 31 0, v0000026955ab4d40_0;  1 drivers
v0000026955ab7ea0_0 .var/s "p2", 31 0;
v0000026955ab8260_0 .net/s "p2_reg", 31 0, v0000026955ab5560_0;  1 drivers
v0000026955ab9ac0_0 .var/s "p3", 31 0;
v0000026955ab7680_0 .net/s "p3_reg", 31 0, v0000026955ab7a40_0;  1 drivers
o0000026955a0e238 .functor BUFZ 1, C4<z>; HiZ drive
v0000026955ab8120_0 .net "rst", 0 0, o0000026955a0e238;  0 drivers
v0000026955ab8c60_0 .net "sign", 0 0, L_0000026955b367d0;  1 drivers
v0000026955ab9ca0_0 .net/s "sign_reg", 0 0, v0000026955ab9840_0;  1 drivers
v0000026955ab9660_0 .net/s "term1", 31 0, L_0000026955b37270;  1 drivers
v0000026955ab7540_0 .net/s "term1_full", 63 0, L_0000026955b36b90;  1 drivers
v0000026955ab8d00_0 .net/s "term2", 31 0, L_0000026955b35ab0;  1 drivers
v0000026955ab92a0_0 .net/s "term2_full", 63 0, L_0000026955b35b50;  1 drivers
v0000026955ab8300_0 .net/s "y", 31 0, v0000026955ab6f00_0;  alias, 1 drivers
v0000026955ab9340_0 .net/s "y_abs", 31 0, L_0000026955b36230;  1 drivers
v0000026955ab75e0_0 .net/s "y_in", 31 0, L_0000026955b36ff0;  1 drivers
v0000026955ab7d60_0 .net/s "y_signed", 31 0, L_0000026955b365f0;  1 drivers
E_00000269559a27f0 .event anyedge, v0000026955ab6c80_0;
L_0000026955b367d0 .part v0000026955abbc80_0, 31, 1;
L_0000026955b36870 .part v0000026955abbc80_0, 31, 1;
L_0000026955b355b0 .arith/sub 32, L_0000026955acf8c0, v0000026955abbc80_0;
L_0000026955b35510 .functor MUXZ 32, v0000026955abbc80_0, L_0000026955b355b0, L_0000026955b36870, C4<>;
L_0000026955b36d70 .extend/s 64, L_0000026955b35510;
L_0000026955b37950 .extend/s 64, L_0000026955b35510;
L_0000026955b35bf0 .arith/mult 64, L_0000026955b36d70, L_0000026955b37950;
L_0000026955b364b0 .part L_0000026955b35bf0, 24, 32;
L_0000026955b371d0 .extend/s 64, v0000026955ab4d40_0;
L_0000026955b351f0 .extend/s 64, v0000026955ab5920_0;
L_0000026955b36b90 .arith/mult 64, L_0000026955b371d0, L_0000026955b351f0;
L_0000026955b37270 .part L_0000026955b36b90, 24, 32;
L_0000026955b36e10 .extend/s 64, v0000026955ab5560_0;
L_0000026955b35790 .extend/s 64, v0000026955ab6960_0;
L_0000026955b35b50 .arith/mult 64, L_0000026955b36e10, L_0000026955b35790;
L_0000026955b35ab0 .part L_0000026955b35b50, 24, 32;
L_0000026955b37630 .arith/sum 32, L_0000026955b37270, L_0000026955b35ab0;
L_0000026955b36230 .arith/sum 32, L_0000026955b37630, v0000026955ab7a40_0;
L_0000026955b36a50 .arith/sub 32, L_0000026955acf908, L_0000026955b36230;
L_0000026955b365f0 .functor MUXZ 32, L_0000026955b36230, L_0000026955b36a50, v0000026955ab9840_0, C4<>;
L_0000026955b362d0 .cmp/gt.s 32, L_0000026955b365f0, L_0000026955acf950;
L_0000026955b36f50 .cmp/gt.s 32, L_0000026955acf998, L_0000026955b365f0;
L_0000026955b35c90 .functor MUXZ 32, L_0000026955b365f0, L_0000026955acf998, L_0000026955b36f50, C4<>;
L_0000026955b36ff0 .functor MUXZ 32, L_0000026955b35c90, L_0000026955acf950, L_0000026955b362d0, C4<>;
S_0000026955ac3e00 .scope module, "reg_a_pos" "register" 4 72, 5 4 0, S_0000026955ac5a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a2a70 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955ab5380_0 .net "clk", 0 0, o0000026955a0e178;  alias, 0 drivers
v0000026955ab7180_0 .net "en", 0 0, o0000026955a0e1a8;  alias, 0 drivers
v0000026955ab6c80_0 .net/s "in", 31 0, L_0000026955b35510;  alias, 1 drivers
v0000026955ab6960_0 .var/s "out", 31 0;
v0000026955ab6a00_0 .net "rst", 0 0, o0000026955a0e238;  alias, 0 drivers
E_00000269559a27b0 .event posedge, v0000026955ab5380_0;
S_0000026955ac3ae0 .scope module, "reg_a_pos_sq" "register" 4 67, 5 4 0, S_0000026955ac5a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a2630 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955ab5e20_0 .net "clk", 0 0, o0000026955a0e178;  alias, 0 drivers
v0000026955ab6dc0_0 .net "en", 0 0, o0000026955a0e1a8;  alias, 0 drivers
v0000026955ab6e60_0 .net/s "in", 31 0, L_0000026955b364b0;  alias, 1 drivers
v0000026955ab5920_0 .var/s "out", 31 0;
v0000026955ab5b00_0 .net "rst", 0 0, o0000026955a0e238;  alias, 0 drivers
S_0000026955ac3f90 .scope module, "reg_out" "register" 4 117, 5 4 0, S_0000026955ac5a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a2830 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955ab6140_0 .net "clk", 0 0, o0000026955a0e178;  alias, 0 drivers
v0000026955ab5f60_0 .net "en", 0 0, o0000026955a0e1a8;  alias, 0 drivers
v0000026955ab60a0_0 .net/s "in", 31 0, L_0000026955b36ff0;  alias, 1 drivers
v0000026955ab6f00_0 .var/s "out", 31 0;
v0000026955ab5a60_0 .net "rst", 0 0, o0000026955a0e238;  alias, 0 drivers
S_0000026955ac34a0 .scope module, "reg_p1" "register" 4 77, 5 4 0, S_0000026955ac5a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a26b0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955ab70e0_0 .net "clk", 0 0, o0000026955a0e178;  alias, 0 drivers
v0000026955ab74a0_0 .net "en", 0 0, o0000026955a0e1a8;  alias, 0 drivers
v0000026955ab57e0_0 .net/s "in", 31 0, v0000026955ab89e0_0;  1 drivers
v0000026955ab4d40_0 .var/s "out", 31 0;
v0000026955ab4de0_0 .net "rst", 0 0, o0000026955a0e238;  alias, 0 drivers
S_0000026955ac2370 .scope module, "reg_p2" "register" 4 82, 5 4 0, S_0000026955ac5a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a29b0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955ab5100_0 .net "clk", 0 0, o0000026955a0e178;  alias, 0 drivers
v0000026955ab51a0_0 .net "en", 0 0, o0000026955a0e1a8;  alias, 0 drivers
v0000026955ab5420_0 .net/s "in", 31 0, v0000026955ab7ea0_0;  1 drivers
v0000026955ab5560_0 .var/s "out", 31 0;
v0000026955ab5600_0 .net "rst", 0 0, o0000026955a0e238;  alias, 0 drivers
S_0000026955ac4120 .scope module, "reg_p3" "register" 4 87, 5 4 0, S_0000026955ac5a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a30f0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955ab7c20_0 .net "clk", 0 0, o0000026955a0e178;  alias, 0 drivers
v0000026955ab8da0_0 .net "en", 0 0, o0000026955a0e1a8;  alias, 0 drivers
v0000026955ab8e40_0 .net/s "in", 31 0, v0000026955ab9ac0_0;  1 drivers
v0000026955ab7a40_0 .var/s "out", 31 0;
v0000026955ab9020_0 .net "rst", 0 0, o0000026955a0e238;  alias, 0 drivers
S_0000026955ac4c10 .scope module, "reg_sign" "register" 4 62, 5 4 0, S_0000026955ac5a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "in";
    .port_info 4 /OUTPUT 1 "out";
P_00000269559a2370 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000000001>;
v0000026955ab98e0_0 .net "clk", 0 0, o0000026955a0e178;  alias, 0 drivers
v0000026955ab8080_0 .net "en", 0 0, o0000026955a0e1a8;  alias, 0 drivers
v0000026955ab9700_0 .net/s "in", 0 0, L_0000026955b367d0;  alias, 1 drivers
v0000026955ab9840_0 .var/s "out", 0 0;
v0000026955ab8b20_0 .net "rst", 0 0, o0000026955a0e238;  alias, 0 drivers
S_0000026955ac2500 .scope module, "mult_0" "mult_Q" 7 31, 6 4 0, S_0000026955ac4760;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
P_0000026955ac0ca0 .param/l "FBITS" 0 6 6, +C4<00000000000000000000000000011000>;
P_0000026955ac0cd8 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
v0000026955ab81c0_0 .net/s *"_ivl_0", 63 0, L_0000026955b32d10;  1 drivers
v0000026955ab83a0_0 .net/s *"_ivl_2", 63 0, L_0000026955b33710;  1 drivers
v0000026955ab93e0_0 .net/s "a", 31 0, L_000002695598b830;  alias, 1 drivers
v0000026955ab9480_0 .net/s "b", 31 0, L_0000026955b35970;  alias, 1 drivers
v0000026955ab9520_0 .net/s "raw_y", 63 0, L_0000026955b32db0;  1 drivers
v0000026955ab7fe0_0 .net/s "y", 31 0, L_0000026955b34250;  alias, 1 drivers
L_0000026955b32d10 .extend/s 64, L_000002695598b830;
L_0000026955b33710 .extend/s 64, L_0000026955b35970;
L_0000026955b32db0 .arith/mult 64, L_0000026955b32d10, L_0000026955b33710;
L_0000026955b34250 .part L_0000026955b32db0, 24, 32;
S_0000026955ac42b0 .scope module, "mult_1" "mult_Q" 7 38, 6 4 0, S_0000026955ac4760;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
P_0000026955ac0820 .param/l "FBITS" 0 6 6, +C4<00000000000000000000000000011000>;
P_0000026955ac0858 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
v0000026955ab8440_0 .net/s *"_ivl_0", 63 0, L_0000026955b342f0;  1 drivers
v0000026955ab7720_0 .net/s *"_ivl_2", 63 0, L_0000026955b33f30;  1 drivers
v0000026955ab7900_0 .net/s "a", 31 0, L_000002695598a330;  alias, 1 drivers
v0000026955ab84e0_0 .net/s "b", 31 0, L_0000026955b36370;  alias, 1 drivers
v0000026955ab79a0_0 .net/s "raw_y", 63 0, L_0000026955b337b0;  1 drivers
v0000026955ab8580_0 .net/s "y", 31 0, L_0000026955b34390;  alias, 1 drivers
L_0000026955b342f0 .extend/s 64, L_000002695598a330;
L_0000026955b33f30 .extend/s 64, L_0000026955b36370;
L_0000026955b337b0 .arith/mult 64, L_0000026955b342f0, L_0000026955b33f30;
L_0000026955b34390 .part L_0000026955b337b0, 24, 32;
S_0000026955ac37c0 .scope module, "mult_2" "mult_Q" 7 45, 6 4 0, S_0000026955ac4760;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
P_0000026955ac19a0 .param/l "FBITS" 0 6 6, +C4<00000000000000000000000000011000>;
P_0000026955ac19d8 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
v0000026955abb5a0_0 .net/s *"_ivl_0", 63 0, L_0000026955b33210;  1 drivers
v0000026955aba380_0 .net/s *"_ivl_2", 63 0, L_0000026955b33850;  1 drivers
v0000026955abb640_0 .net/s "a", 31 0, L_000002695598afe0;  alias, 1 drivers
v0000026955abb320_0 .net/s "b", 31 0, L_0000026955b35d30;  alias, 1 drivers
v0000026955abb280_0 .net/s "raw_y", 63 0, L_0000026955b33e90;  1 drivers
v0000026955abb460_0 .net/s "y", 31 0, L_0000026955b34890;  alias, 1 drivers
L_0000026955b33210 .extend/s 64, L_000002695598afe0;
L_0000026955b33850 .extend/s 64, L_0000026955b35d30;
L_0000026955b33e90 .arith/mult 64, L_0000026955b33210, L_0000026955b33850;
L_0000026955b34890 .part L_0000026955b33e90, 24, 32;
S_0000026955ac4440 .scope module, "reg_1" "register" 7 52, 5 4 0, S_0000026955ac4760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a2ab0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955abbaa0_0 .net "clk", 0 0, o00000269559fb278;  alias, 0 drivers
v0000026955abb820_0 .net "en", 0 0, L_0000026955acf9e0;  alias, 1 drivers
v0000026955abbfa0_0 .net/s "in", 31 0, L_0000026955b34250;  alias, 1 drivers
v0000026955abb1e0_0 .var/s "out", 31 0;
v0000026955aba880_0 .net "rst", 0 0, o00000269559fb338;  alias, 0 drivers
S_0000026955ac3630 .scope module, "reg_2" "register" 7 61, 5 4 0, S_0000026955ac4760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a2bf0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955abc220_0 .net "clk", 0 0, o00000269559fb278;  alias, 0 drivers
v0000026955abb3c0_0 .net "en", 0 0, L_0000026955acf9e0;  alias, 1 drivers
v0000026955abb500_0 .net/s "in", 31 0, L_0000026955b34390;  alias, 1 drivers
v0000026955abb6e0_0 .var/s "out", 31 0;
v0000026955aba4c0_0 .net "rst", 0 0, o00000269559fb338;  alias, 0 drivers
S_0000026955ac2e60 .scope module, "reg_3" "register" 7 70, 5 4 0, S_0000026955ac4760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a21f0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955abb780_0 .net "clk", 0 0, o00000269559fb278;  alias, 0 drivers
v0000026955abc040_0 .net "en", 0 0, L_0000026955acf9e0;  alias, 1 drivers
v0000026955ab9e80_0 .net/s "in", 31 0, L_0000026955b34890;  alias, 1 drivers
v0000026955aba920_0 .var/s "out", 31 0;
v0000026955abbb40_0 .net "rst", 0 0, o00000269559fb338;  alias, 0 drivers
S_0000026955ac45d0 .scope module, "reg_4" "register" 7 79, 5 4 0, S_0000026955ac4760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a2d70 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955abaec0_0 .net "clk", 0 0, o00000269559fb278;  alias, 0 drivers
v0000026955aba6a0_0 .net "en", 0 0, L_0000026955acf9e0;  alias, 1 drivers
v0000026955abac40_0 .net/s "in", 31 0, L_0000026955b373b0;  alias, 1 drivers
v0000026955abbd20_0 .var/s "out", 31 0;
v0000026955abbbe0_0 .net "rst", 0 0, o00000269559fb338;  alias, 0 drivers
S_0000026955ac5890 .scope module, "reg_5" "register" 7 91, 5 4 0, S_0000026955ac4760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000269559a2230 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0000026955abad80_0 .net "clk", 0 0, o00000269559fb278;  alias, 0 drivers
v0000026955abb8c0_0 .net "en", 0 0, L_0000026955acf9e0;  alias, 1 drivers
v0000026955abb960_0 .net/s "in", 31 0, L_0000026955b378b0;  alias, 1 drivers
v0000026955abbc80_0 .var/s "out", 31 0;
v0000026955aba9c0_0 .net "rst", 0 0, o00000269559fb338;  alias, 0 drivers
    .scope S_0000026955a3d810;
T_0 ;
    %wait E_000002695599f270;
    %load/vec4 v0000026955942f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000269559419e0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000026955942200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000026955942980_0;
    %assign/vec4 v00000269559419e0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000026955a3d9a0;
T_1 ;
    %wait E_000002695599f270;
    %load/vec4 v0000026955943060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955941a80_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000026955942fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0000026955942340_0;
    %assign/vec4 v0000026955941a80_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000026955a3db30;
T_2 ;
    %wait E_000002695599f270;
    %load/vec4 v0000026955965c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955965830_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000026955943100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0000026955943380_0;
    %assign/vec4 v0000026955965830_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000026955a3dcc0;
T_3 ;
    %wait E_000002695599f270;
    %load/vec4 v0000026955965290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955965e70_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000026955965dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0000026955964cf0_0;
    %assign/vec4 v0000026955965e70_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000026955836b20;
T_4 ;
    %wait E_000002695599f270;
    %load/vec4 v00000269558cdce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000269558ceb40_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000269558ceaa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v00000269558cd240_0;
    %assign/vec4 v00000269558ceb40_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000026955765a40;
T_5 ;
    %wait E_000002695599f270;
    %load/vec4 v00000269559ea570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000269559ea390_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000269559eaf70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v00000269559ebdd0_0;
    %assign/vec4 v00000269559ea390_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000002695576a9f0;
T_6 ;
    %wait E_000002695599f270;
    %load/vec4 v00000269559ea430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000269559eab10_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v00000269559eaa70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v00000269559ebc90_0;
    %assign/vec4 v00000269559eab10_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000002695577d210;
T_7 ;
    %wait E_000002695599f270;
    %load/vec4 v00000269559eb970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000269559ea6b0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000269559ebf10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v00000269559eb8d0_0;
    %assign/vec4 v00000269559ea6b0_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000002695577d3a0;
T_8 ;
    %wait E_000002695599f270;
    %load/vec4 v00000269559eb3d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000269559eba10_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000269559ea7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v00000269559eb290_0;
    %assign/vec4 v00000269559eba10_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000026955836990;
T_9 ;
    %wait E_000002695599f270;
    %load/vec4 v00000269558ce960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000269558cd420_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v00000269558cd7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v00000269558ce8c0_0;
    %assign/vec4 v00000269558cd420_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000026955765bd0;
T_10 ;
    %wait E_000002695599f270;
    %load/vec4 v00000269559eb790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000269559eb6f0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000269559ebbf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v00000269559eb150_0;
    %assign/vec4 v00000269559eb6f0_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000002695576a860;
T_11 ;
    %wait E_000002695599f230;
    %load/vec4 v000002695592acf0_0;
    %cmpi/u 67108864, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_11.0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000269559955d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000269559957b0_0, 0, 32;
    %pushi/vec4 16777216, 0, 32;
    %store/vec4 v00000269559952b0_0, 0, 32;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000002695592acf0_0;
    %cmpi/u 33554432, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_11.2, 5;
    %pushi/vec4 4294751560, 0, 32;
    %store/vec4 v00000269559955d0_0, 0, 32;
    %pushi/vec4 1533883, 0, 32;
    %store/vec4 v00000269559957b0_0, 0, 32;
    %pushi/vec4 14037569, 0, 32;
    %store/vec4 v00000269559952b0_0, 0, 32;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v000002695592acf0_0;
    %cmpi/u 16777216, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_11.4, 5;
    %pushi/vec4 4292137817, 0, 32;
    %store/vec4 v00000269559955d0_0, 0, 32;
    %pushi/vec4 11741154, 0, 32;
    %store/vec4 v00000269559957b0_0, 0, 32;
    %pushi/vec4 3942058, 0, 32;
    %store/vec4 v00000269559952b0_0, 0, 32;
    %jmp T_11.5;
T_11.4 ;
    %pushi/vec4 4289717991, 0, 32;
    %store/vec4 v00000269559955d0_0, 0, 32;
    %pushi/vec4 18102797, 0, 32;
    %store/vec4 v00000269559957b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000269559952b0_0, 0, 32;
T_11.5 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000026955a5a6a0;
T_12 ;
    %wait E_000002695599f270;
    %load/vec4 v0000026955a59910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955a5a1d0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000026955a59050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0000026955a5a130_0;
    %assign/vec4 v0000026955a5a1d0_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000026955a5b000;
T_13 ;
    %wait E_000002695599f270;
    %load/vec4 v0000026955a58f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955a58e70_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0000026955a59af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0000026955a59730_0;
    %assign/vec4 v0000026955a58e70_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0000026955a5ab50;
T_14 ;
    %wait E_000002695599f270;
    %load/vec4 v0000026955a59550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955a597d0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0000026955a595f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0000026955a59ff0_0;
    %assign/vec4 v0000026955a597d0_0, 0;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0000026955a5baf0;
T_15 ;
    %wait E_000002695599f270;
    %load/vec4 v0000026955a59a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955a599b0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000026955a59f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0000026955a59c30_0;
    %assign/vec4 v0000026955a599b0_0, 0;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0000026955a3e030;
T_16 ;
    %wait E_000002695599f270;
    %load/vec4 v0000026955a565d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026955a577f0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0000026955a57250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0000026955a56670_0;
    %assign/vec4 v0000026955a577f0_0, 0;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000026955a3e4e0;
T_17 ;
    %wait E_000002695599f270;
    %load/vec4 v000002695597fba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002695597f4c0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0000026955980140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v00000269559805a0_0;
    %assign/vec4 v000002695597f4c0_0, 0;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0000026955a3e800;
T_18 ;
    %wait E_000002695599f270;
    %load/vec4 v0000026955980640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955900140_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v00000269558ffe20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0000026955900000_0;
    %assign/vec4 v0000026955900140_0, 0;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0000026955a3e990;
T_19 ;
    %wait E_000002695599f270;
    %load/vec4 v00000269558c79b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000269558c7910_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v00000269558c8270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v00000269558c8310_0;
    %assign/vec4 v00000269558c7910_0, 0;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0000026955a3eb20;
T_20 ;
    %wait E_000002695599f270;
    %load/vec4 v0000026955a57110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955a571b0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0000026955a57570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0000026955a57d90_0;
    %assign/vec4 v0000026955a571b0_0, 0;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000026955a3ecb0;
T_21 ;
    %wait E_000002695599f270;
    %load/vec4 v0000026955a57a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955a56a30_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0000026955a56990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0000026955a568f0_0;
    %assign/vec4 v0000026955a56a30_0, 0;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000026955a3e670;
T_22 ;
    %wait E_000002695599f270;
    %load/vec4 v000002695597ed40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002695597eca0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0000026955980460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0000026955980820_0;
    %assign/vec4 v000002695597eca0_0, 0;
T_22.2 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0000026955a3dea0;
T_23 ;
    %wait E_000002695599f7f0;
    %load/vec4 v0000026955a588d0_0;
    %cmpi/u 67108864, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_23.0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026955a56fd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026955a57cf0_0, 0, 32;
    %pushi/vec4 16777216, 0, 32;
    %store/vec4 v0000026955a58650_0, 0, 32;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0000026955a588d0_0;
    %cmpi/u 33554432, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_23.2, 5;
    %pushi/vec4 4294751560, 0, 32;
    %store/vec4 v0000026955a56fd0_0, 0, 32;
    %pushi/vec4 1533883, 0, 32;
    %store/vec4 v0000026955a57cf0_0, 0, 32;
    %pushi/vec4 14037569, 0, 32;
    %store/vec4 v0000026955a58650_0, 0, 32;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v0000026955a588d0_0;
    %cmpi/u 16777216, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_23.4, 5;
    %pushi/vec4 4292137817, 0, 32;
    %store/vec4 v0000026955a56fd0_0, 0, 32;
    %pushi/vec4 11741154, 0, 32;
    %store/vec4 v0000026955a57cf0_0, 0, 32;
    %pushi/vec4 3942058, 0, 32;
    %store/vec4 v0000026955a58650_0, 0, 32;
    %jmp T_23.5;
T_23.4 ;
    %pushi/vec4 4289717991, 0, 32;
    %store/vec4 v0000026955a56fd0_0, 0, 32;
    %pushi/vec4 18102797, 0, 32;
    %store/vec4 v0000026955a57cf0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026955a58650_0, 0, 32;
T_23.5 ;
T_23.3 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0000026955a5c450;
T_24 ;
    %wait E_000002695599f270;
    %load/vec4 v0000026955a602c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955a5f000_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0000026955a5fe60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0000026955a5f0a0_0;
    %assign/vec4 v0000026955a5f000_0, 0;
T_24.2 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0000026955a5c130;
T_25 ;
    %wait E_000002695599f270;
    %load/vec4 v0000026955a615d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955a5f780_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0000026955a60400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0000026955a60540_0;
    %assign/vec4 v0000026955a5f780_0, 0;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0000026955a64ef0;
T_26 ;
    %wait E_000002695599f270;
    %load/vec4 v0000026955a61030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955a613f0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0000026955a62cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0000026955a61490_0;
    %assign/vec4 v0000026955a613f0_0, 0;
T_26.2 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0000026955a656c0;
T_27 ;
    %wait E_000002695599f270;
    %load/vec4 v0000026955a62930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955a612b0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0000026955a62110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0000026955a63330_0;
    %assign/vec4 v0000026955a612b0_0, 0;
T_27.2 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0000026955a5be10;
T_28 ;
    %wait E_000002695599f270;
    %load/vec4 v0000026955a5e7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026955a5e100_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0000026955a5e060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0000026955a5e6a0_0;
    %assign/vec4 v0000026955a5e100_0, 0;
T_28.2 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0000026955a5c2c0;
T_29 ;
    %wait E_000002695599f270;
    %load/vec4 v0000026955a5c9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955a5e240_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0000026955a5d340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0000026955a5e600_0;
    %assign/vec4 v0000026955a5e240_0, 0;
T_29.2 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0000026955a5a830;
T_30 ;
    %wait E_000002695599f270;
    %load/vec4 v0000026955a5cf80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955a5d7a0_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0000026955a5c8a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v0000026955a5ed80_0;
    %assign/vec4 v0000026955a5d7a0_0, 0;
T_30.2 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0000026955a5b4b0;
T_31 ;
    %wait E_000002695599f270;
    %load/vec4 v0000026955a5dd40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955a5e1a0_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0000026955a5e560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v0000026955a5d3e0_0;
    %assign/vec4 v0000026955a5e1a0_0, 0;
T_31.2 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0000026955a5b7d0;
T_32 ;
    %wait E_000002695599f270;
    %load/vec4 v0000026955a5cd00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955a5dac0_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0000026955a5e4c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0000026955a5df20_0;
    %assign/vec4 v0000026955a5dac0_0, 0;
T_32.2 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0000026955a5bc80;
T_33 ;
    %wait E_000002695599f270;
    %load/vec4 v0000026955a5d8e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955a5d020_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0000026955a5e920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0000026955a5dde0_0;
    %assign/vec4 v0000026955a5d020_0, 0;
T_33.2 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0000026955a5b190;
T_34 ;
    %wait E_000002695599f270;
    %load/vec4 v0000026955a5ca80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955a5e380_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0000026955a5d0c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %load/vec4 v0000026955a5cc60_0;
    %assign/vec4 v0000026955a5e380_0, 0;
T_34.2 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0000026955a5ace0;
T_35 ;
    %wait E_00000269559a0270;
    %load/vec4 v0000026955a5c760_0;
    %cmpi/u 67108864, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_35.0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026955a5d700_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026955a5fc80_0, 0, 32;
    %pushi/vec4 16777216, 0, 32;
    %store/vec4 v0000026955a5eec0_0, 0, 32;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0000026955a5c760_0;
    %cmpi/u 33554432, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_35.2, 5;
    %pushi/vec4 4294751560, 0, 32;
    %store/vec4 v0000026955a5d700_0, 0, 32;
    %pushi/vec4 1533883, 0, 32;
    %store/vec4 v0000026955a5fc80_0, 0, 32;
    %pushi/vec4 14037569, 0, 32;
    %store/vec4 v0000026955a5eec0_0, 0, 32;
    %jmp T_35.3;
T_35.2 ;
    %load/vec4 v0000026955a5c760_0;
    %cmpi/u 16777216, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_35.4, 5;
    %pushi/vec4 4292137817, 0, 32;
    %store/vec4 v0000026955a5d700_0, 0, 32;
    %pushi/vec4 11741154, 0, 32;
    %store/vec4 v0000026955a5fc80_0, 0, 32;
    %pushi/vec4 3942058, 0, 32;
    %store/vec4 v0000026955a5eec0_0, 0, 32;
    %jmp T_35.5;
T_35.4 ;
    %pushi/vec4 4289717991, 0, 32;
    %store/vec4 v0000026955a5d700_0, 0, 32;
    %pushi/vec4 18102797, 0, 32;
    %store/vec4 v0000026955a5fc80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026955a5eec0_0, 0, 32;
T_35.5 ;
T_35.3 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0000026955a66340;
T_36 ;
    %wait E_000002695599f270;
    %load/vec4 v0000026955a66fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955a68c70_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0000026955a684f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %load/vec4 v0000026955a68310_0;
    %assign/vec4 v0000026955a68c70_0, 0;
T_36.2 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0000026955a664d0;
T_37 ;
    %wait E_000002695599f270;
    %load/vec4 v0000026955a68f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955a689f0_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0000026955a68950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v0000026955a67410_0;
    %assign/vec4 v0000026955a689f0_0, 0;
T_37.2 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0000026955a66660;
T_38 ;
    %wait E_000002695599f270;
    %load/vec4 v0000026955a675f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955a681d0_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0000026955a69030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %load/vec4 v0000026955a67910_0;
    %assign/vec4 v0000026955a681d0_0, 0;
T_38.2 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0000026955a667f0;
T_39 ;
    %wait E_000002695599f270;
    %load/vec4 v0000026955a690d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955a67a50_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0000026955a67690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %load/vec4 v0000026955a68d10_0;
    %assign/vec4 v0000026955a67a50_0, 0;
T_39.2 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0000026955a66b10;
T_40 ;
    %wait E_000002695599f270;
    %load/vec4 v0000026955a67b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955a67af0_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0000026955a68450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %load/vec4 v0000026955a69170_0;
    %assign/vec4 v0000026955a67af0_0, 0;
T_40.2 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0000026955a661b0;
T_41 ;
    %wait E_00000269559a0a30;
    %load/vec4 v0000026955a629d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026955a626b0_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0000026955a622f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %load/vec4 v0000026955a62610_0;
    %assign/vec4 v0000026955a626b0_0, 0;
T_41.2 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0000026955a65d00;
T_42 ;
    %wait E_00000269559a0a30;
    %load/vec4 v0000026955a61670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955a62390_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0000026955a61210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.2, 8;
    %load/vec4 v0000026955a627f0_0;
    %assign/vec4 v0000026955a62390_0, 0;
T_42.2 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0000026955a65b70;
T_43 ;
    %wait E_00000269559a0a30;
    %load/vec4 v0000026955a62b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955a63650_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0000026955a61850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.2, 8;
    %load/vec4 v0000026955a61a30_0;
    %assign/vec4 v0000026955a63650_0, 0;
T_43.2 ;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0000026955a65850;
T_44 ;
    %wait E_00000269559a0a30;
    %load/vec4 v0000026955a61170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955a61c10_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0000026955a63510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.2, 8;
    %load/vec4 v0000026955a61b70_0;
    %assign/vec4 v0000026955a61c10_0, 0;
T_44.2 ;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0000026955a659e0;
T_45 ;
    %wait E_00000269559a0a30;
    %load/vec4 v0000026955a62890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955a61cb0_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0000026955a62ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.2, 8;
    %load/vec4 v0000026955a62e30_0;
    %assign/vec4 v0000026955a61cb0_0, 0;
T_45.2 ;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0000026955a65530;
T_46 ;
    %wait E_00000269559a0a30;
    %load/vec4 v0000026955a61fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955a62f70_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0000026955a61f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.2, 8;
    %load/vec4 v0000026955a60ef0_0;
    %assign/vec4 v0000026955a62f70_0, 0;
T_46.2 ;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0000026955a65e90;
T_47 ;
    %wait E_00000269559a0a30;
    %load/vec4 v0000026955a62250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955a62570_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0000026955a61710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.2, 8;
    %load/vec4 v0000026955a624d0_0;
    %assign/vec4 v0000026955a62570_0, 0;
T_47.2 ;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0000026955a65210;
T_48 ;
    %wait E_00000269559a0970;
    %load/vec4 v0000026955a64190_0;
    %cmpi/u 67108864, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_48.0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026955a64b90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026955a64cd0_0, 0, 32;
    %pushi/vec4 16777216, 0, 32;
    %store/vec4 v0000026955a64d70_0, 0, 32;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0000026955a64190_0;
    %cmpi/u 33554432, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_48.2, 5;
    %pushi/vec4 4294751560, 0, 32;
    %store/vec4 v0000026955a64b90_0, 0, 32;
    %pushi/vec4 1533883, 0, 32;
    %store/vec4 v0000026955a64cd0_0, 0, 32;
    %pushi/vec4 14037569, 0, 32;
    %store/vec4 v0000026955a64d70_0, 0, 32;
    %jmp T_48.3;
T_48.2 ;
    %load/vec4 v0000026955a64190_0;
    %cmpi/u 16777216, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_48.4, 5;
    %pushi/vec4 4292137817, 0, 32;
    %store/vec4 v0000026955a64b90_0, 0, 32;
    %pushi/vec4 11741154, 0, 32;
    %store/vec4 v0000026955a64cd0_0, 0, 32;
    %pushi/vec4 3942058, 0, 32;
    %store/vec4 v0000026955a64d70_0, 0, 32;
    %jmp T_48.5;
T_48.4 ;
    %pushi/vec4 4289717991, 0, 32;
    %store/vec4 v0000026955a64b90_0, 0, 32;
    %pushi/vec4 18102797, 0, 32;
    %store/vec4 v0000026955a64cd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026955a64d70_0, 0, 32;
T_48.5 ;
T_48.3 ;
T_48.1 ;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0000026955a6b3c0;
T_49 ;
    %wait E_000002695599f270;
    %load/vec4 v0000026955a725e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955a73620_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0000026955a715a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.2, 8;
    %load/vec4 v0000026955a71280_0;
    %assign/vec4 v0000026955a73620_0, 0;
T_49.2 ;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0000026955a6b0a0;
T_50 ;
    %wait E_000002695599f270;
    %load/vec4 v0000026955a74660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955a71e60_0, 0;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v0000026955a71d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.2, 8;
    %load/vec4 v0000026955a72ae0_0;
    %assign/vec4 v0000026955a71e60_0, 0;
T_50.2 ;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0000026955a6c9a0;
T_51 ;
    %wait E_000002695599f270;
    %load/vec4 v0000026955a748e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955a73a80_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v0000026955a73da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.2, 8;
    %load/vec4 v0000026955a74de0_0;
    %assign/vec4 v0000026955a73a80_0, 0;
T_51.2 ;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0000026955a6c360;
T_52 ;
    %wait E_000002695599f270;
    %load/vec4 v0000026955a74fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955a74b60_0, 0;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0000026955a74ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.2, 8;
    %load/vec4 v0000026955a73940_0;
    %assign/vec4 v0000026955a74b60_0, 0;
T_52.2 ;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0000026955a6bb90;
T_53 ;
    %wait E_000002695599f270;
    %load/vec4 v0000026955a74ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955a75a60_0, 0;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0000026955a73d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.2, 8;
    %load/vec4 v0000026955a752e0_0;
    %assign/vec4 v0000026955a75a60_0, 0;
T_53.2 ;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0000026955a6af10;
T_54 ;
    %wait E_00000269559a08b0;
    %load/vec4 v0000026955a69f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026955a69ad0_0, 0;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v0000026955a69a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.2, 8;
    %load/vec4 v0000026955a6a890_0;
    %assign/vec4 v0000026955a69ad0_0, 0;
T_54.2 ;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_0000026955a6ccc0;
T_55 ;
    %wait E_00000269559a08b0;
    %load/vec4 v0000026955a6abb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955a6a570_0, 0;
    %jmp T_55.1;
T_55.0 ;
    %load/vec4 v0000026955a6aa70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.2, 8;
    %load/vec4 v0000026955a6ab10_0;
    %assign/vec4 v0000026955a6a570_0, 0;
T_55.2 ;
T_55.1 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0000026955a6b550;
T_56 ;
    %wait E_00000269559a08b0;
    %load/vec4 v0000026955a69990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955a6a930_0, 0;
    %jmp T_56.1;
T_56.0 ;
    %load/vec4 v0000026955a67cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.2, 8;
    %load/vec4 v0000026955a67370_0;
    %assign/vec4 v0000026955a6a930_0, 0;
T_56.2 ;
T_56.1 ;
    %jmp T_56;
    .thread T_56;
    .scope S_0000026955a6c1d0;
T_57 ;
    %wait E_00000269559a08b0;
    %load/vec4 v0000026955a69710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955a6acf0_0, 0;
    %jmp T_57.1;
T_57.0 ;
    %load/vec4 v0000026955a69df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.2, 8;
    %load/vec4 v0000026955a6a390_0;
    %assign/vec4 v0000026955a6acf0_0, 0;
T_57.2 ;
T_57.1 ;
    %jmp T_57;
    .thread T_57;
    .scope S_0000026955a6b870;
T_58 ;
    %wait E_00000269559a08b0;
    %load/vec4 v0000026955a6a2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955a697b0_0, 0;
    %jmp T_58.1;
T_58.0 ;
    %load/vec4 v0000026955a6a250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.2, 8;
    %load/vec4 v0000026955a6a1b0_0;
    %assign/vec4 v0000026955a697b0_0, 0;
T_58.2 ;
T_58.1 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0000026955a6cb30;
T_59 ;
    %wait E_00000269559a08b0;
    %load/vec4 v0000026955a6a7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955a6a430_0, 0;
    %jmp T_59.1;
T_59.0 ;
    %load/vec4 v0000026955a6a6b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.2, 8;
    %load/vec4 v0000026955a698f0_0;
    %assign/vec4 v0000026955a6a430_0, 0;
T_59.2 ;
T_59.1 ;
    %jmp T_59;
    .thread T_59;
    .scope S_0000026955a6c810;
T_60 ;
    %wait E_00000269559a08b0;
    %load/vec4 v0000026955a6ad90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955a6ac50_0, 0;
    %jmp T_60.1;
T_60.0 ;
    %load/vec4 v0000026955a6a9d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.2, 8;
    %load/vec4 v0000026955a69850_0;
    %assign/vec4 v0000026955a6ac50_0, 0;
T_60.2 ;
T_60.1 ;
    %jmp T_60;
    .thread T_60;
    .scope S_0000026955a6c040;
T_61 ;
    %wait E_00000269559a0af0;
    %load/vec4 v0000026955a71960_0;
    %cmpi/u 67108864, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_61.0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026955a71460_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026955a72220_0, 0, 32;
    %pushi/vec4 16777216, 0, 32;
    %store/vec4 v0000026955a731c0_0, 0, 32;
    %jmp T_61.1;
T_61.0 ;
    %load/vec4 v0000026955a71960_0;
    %cmpi/u 33554432, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_61.2, 5;
    %pushi/vec4 4294751560, 0, 32;
    %store/vec4 v0000026955a71460_0, 0, 32;
    %pushi/vec4 1533883, 0, 32;
    %store/vec4 v0000026955a72220_0, 0, 32;
    %pushi/vec4 14037569, 0, 32;
    %store/vec4 v0000026955a731c0_0, 0, 32;
    %jmp T_61.3;
T_61.2 ;
    %load/vec4 v0000026955a71960_0;
    %cmpi/u 16777216, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_61.4, 5;
    %pushi/vec4 4292137817, 0, 32;
    %store/vec4 v0000026955a71460_0, 0, 32;
    %pushi/vec4 11741154, 0, 32;
    %store/vec4 v0000026955a72220_0, 0, 32;
    %pushi/vec4 3942058, 0, 32;
    %store/vec4 v0000026955a731c0_0, 0, 32;
    %jmp T_61.5;
T_61.4 ;
    %pushi/vec4 4289717991, 0, 32;
    %store/vec4 v0000026955a71460_0, 0, 32;
    %pushi/vec4 18102797, 0, 32;
    %store/vec4 v0000026955a72220_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026955a731c0_0, 0, 32;
T_61.5 ;
T_61.3 ;
T_61.1 ;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0000026955a7b3c0;
T_62 ;
    %wait E_000002695599f270;
    %load/vec4 v0000026955a78ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955a788a0_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %load/vec4 v0000026955a78c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.2, 8;
    %load/vec4 v0000026955a78e40_0;
    %assign/vec4 v0000026955a788a0_0, 0;
T_62.2 ;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0000026955a7af10;
T_63 ;
    %wait E_000002695599f270;
    %load/vec4 v0000026955a78a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955a789e0_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %load/vec4 v0000026955a78800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.2, 8;
    %load/vec4 v0000026955a78b20_0;
    %assign/vec4 v0000026955a789e0_0, 0;
T_63.2 ;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0000026955a7b0a0;
T_64 ;
    %wait E_000002695599f270;
    %load/vec4 v0000026955a7cb00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955a7c240_0, 0;
    %jmp T_64.1;
T_64.0 ;
    %load/vec4 v0000026955a78bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.2, 8;
    %load/vec4 v0000026955a7d280_0;
    %assign/vec4 v0000026955a7c240_0, 0;
T_64.2 ;
T_64.1 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0000026955a7b230;
T_65 ;
    %wait E_000002695599f270;
    %load/vec4 v0000026955a7c740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955a7df00_0, 0;
    %jmp T_65.1;
T_65.0 ;
    %load/vec4 v0000026955a7dbe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.2, 8;
    %load/vec4 v0000026955a7d820_0;
    %assign/vec4 v0000026955a7df00_0, 0;
T_65.2 ;
T_65.1 ;
    %jmp T_65;
    .thread T_65;
    .scope S_0000026955a797a0;
T_66 ;
    %wait E_000002695599f270;
    %load/vec4 v0000026955a7dd20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955a7b840_0, 0;
    %jmp T_66.1;
T_66.0 ;
    %load/vec4 v0000026955a7d640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.2, 8;
    %load/vec4 v0000026955a7db40_0;
    %assign/vec4 v0000026955a7b840_0, 0;
T_66.2 ;
T_66.1 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0000026955a7a5b0;
T_67 ;
    %wait E_00000269559a0f70;
    %load/vec4 v0000026955a78580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026955a77860_0, 0;
    %jmp T_67.1;
T_67.0 ;
    %load/vec4 v0000026955a77180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.2, 8;
    %load/vec4 v0000026955a77900_0;
    %assign/vec4 v0000026955a77860_0, 0;
T_67.2 ;
T_67.1 ;
    %jmp T_67;
    .thread T_67;
    .scope S_0000026955a79de0;
T_68 ;
    %wait E_00000269559a0f70;
    %load/vec4 v0000026955a74700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955a75060_0, 0;
    %jmp T_68.1;
T_68.0 ;
    %load/vec4 v0000026955a738a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.2, 8;
    %load/vec4 v0000026955a75100_0;
    %assign/vec4 v0000026955a75060_0, 0;
T_68.2 ;
T_68.1 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0000026955a7a290;
T_69 ;
    %wait E_00000269559a0f70;
    %load/vec4 v0000026955a73e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955a75380_0, 0;
    %jmp T_69.1;
T_69.0 ;
    %load/vec4 v0000026955a75920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.2, 8;
    %load/vec4 v0000026955a75ec0_0;
    %assign/vec4 v0000026955a75380_0, 0;
T_69.2 ;
T_69.1 ;
    %jmp T_69;
    .thread T_69;
    .scope S_0000026955a7a8d0;
T_70 ;
    %wait E_00000269559a0f70;
    %load/vec4 v0000026955a74840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955a75560_0, 0;
    %jmp T_70.1;
T_70.0 ;
    %load/vec4 v0000026955a74980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.2, 8;
    %load/vec4 v0000026955a74160_0;
    %assign/vec4 v0000026955a75560_0, 0;
T_70.2 ;
T_70.1 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0000026955a7a100;
T_71 ;
    %wait E_00000269559a0f70;
    %load/vec4 v0000026955a739e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955a75880_0, 0;
    %jmp T_71.1;
T_71.0 ;
    %load/vec4 v0000026955a73ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.2, 8;
    %load/vec4 v0000026955a75740_0;
    %assign/vec4 v0000026955a75880_0, 0;
T_71.2 ;
T_71.1 ;
    %jmp T_71;
    .thread T_71;
    .scope S_0000026955a79930;
T_72 ;
    %wait E_00000269559a0f70;
    %load/vec4 v0000026955a74520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955a74480_0, 0;
    %jmp T_72.1;
T_72.0 ;
    %load/vec4 v0000026955a742a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.2, 8;
    %load/vec4 v0000026955a743e0_0;
    %assign/vec4 v0000026955a74480_0, 0;
T_72.2 ;
T_72.1 ;
    %jmp T_72;
    .thread T_72;
    .scope S_0000026955a79610;
T_73 ;
    %wait E_00000269559a0f70;
    %load/vec4 v0000026955a74340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955a74f20_0, 0;
    %jmp T_73.1;
T_73.0 ;
    %load/vec4 v0000026955a74020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.2, 8;
    %load/vec4 v0000026955a73c60_0;
    %assign/vec4 v0000026955a74f20_0, 0;
T_73.2 ;
T_73.1 ;
    %jmp T_73;
    .thread T_73;
    .scope S_0000026955a7a740;
T_74 ;
    %wait E_00000269559a0e30;
    %load/vec4 v0000026955a78620_0;
    %cmpi/u 67108864, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_74.0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026955a76aa0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026955a78760_0, 0, 32;
    %pushi/vec4 16777216, 0, 32;
    %store/vec4 v0000026955a77a40_0, 0, 32;
    %jmp T_74.1;
T_74.0 ;
    %load/vec4 v0000026955a78620_0;
    %cmpi/u 33554432, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_74.2, 5;
    %pushi/vec4 4294751560, 0, 32;
    %store/vec4 v0000026955a76aa0_0, 0, 32;
    %pushi/vec4 1533883, 0, 32;
    %store/vec4 v0000026955a78760_0, 0, 32;
    %pushi/vec4 14037569, 0, 32;
    %store/vec4 v0000026955a77a40_0, 0, 32;
    %jmp T_74.3;
T_74.2 ;
    %load/vec4 v0000026955a78620_0;
    %cmpi/u 16777216, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_74.4, 5;
    %pushi/vec4 4292137817, 0, 32;
    %store/vec4 v0000026955a76aa0_0, 0, 32;
    %pushi/vec4 11741154, 0, 32;
    %store/vec4 v0000026955a78760_0, 0, 32;
    %pushi/vec4 3942058, 0, 32;
    %store/vec4 v0000026955a77a40_0, 0, 32;
    %jmp T_74.5;
T_74.4 ;
    %pushi/vec4 4289717991, 0, 32;
    %store/vec4 v0000026955a76aa0_0, 0, 32;
    %pushi/vec4 18102797, 0, 32;
    %store/vec4 v0000026955a78760_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026955a77a40_0, 0, 32;
T_74.5 ;
T_74.3 ;
T_74.1 ;
    %jmp T_74;
    .thread T_74, $push;
    .scope S_0000026955a83b60;
T_75 ;
    %wait E_000002695599f270;
    %load/vec4 v0000026955a81ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955a825a0_0, 0;
    %jmp T_75.1;
T_75.0 ;
    %load/vec4 v0000026955a7e900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.2, 8;
    %load/vec4 v0000026955a805c0_0;
    %assign/vec4 v0000026955a825a0_0, 0;
T_75.2 ;
T_75.1 ;
    %jmp T_75;
    .thread T_75;
    .scope S_0000026955a84fb0;
T_76 ;
    %wait E_000002695599f270;
    %load/vec4 v0000026955a812e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955a821e0_0, 0;
    %jmp T_76.1;
T_76.0 ;
    %load/vec4 v0000026955a82aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.2, 8;
    %load/vec4 v0000026955a82820_0;
    %assign/vec4 v0000026955a821e0_0, 0;
T_76.2 ;
T_76.1 ;
    %jmp T_76;
    .thread T_76;
    .scope S_0000026955a84e20;
T_77 ;
    %wait E_000002695599f270;
    %load/vec4 v0000026955a828c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955a814c0_0, 0;
    %jmp T_77.1;
T_77.0 ;
    %load/vec4 v0000026955a81d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.2, 8;
    %load/vec4 v0000026955a80f20_0;
    %assign/vec4 v0000026955a814c0_0, 0;
T_77.2 ;
T_77.1 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0000026955a85140;
T_78 ;
    %wait E_000002695599f270;
    %load/vec4 v0000026955a81f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955a82a00_0, 0;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0000026955a81e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.2, 8;
    %load/vec4 v0000026955a82d20_0;
    %assign/vec4 v0000026955a82a00_0, 0;
T_78.2 ;
T_78.1 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0000026955a855f0;
T_79 ;
    %wait E_000002695599f270;
    %load/vec4 v0000026955a82960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955a80d40_0, 0;
    %jmp T_79.1;
T_79.0 ;
    %load/vec4 v0000026955a80fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.2, 8;
    %load/vec4 v0000026955a81c40_0;
    %assign/vec4 v0000026955a80d40_0, 0;
T_79.2 ;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0000026955a839d0;
T_80 ;
    %wait E_00000269559a1570;
    %load/vec4 v0000026955a7e180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026955a7c4c0_0, 0;
    %jmp T_80.1;
T_80.0 ;
    %load/vec4 v0000026955a7bf20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.2, 8;
    %load/vec4 v0000026955a7c420_0;
    %assign/vec4 v0000026955a7c4c0_0, 0;
T_80.2 ;
T_80.1 ;
    %jmp T_80;
    .thread T_80;
    .scope S_0000026955a84650;
T_81 ;
    %wait E_00000269559a1570;
    %load/vec4 v0000026955a7d000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955a7daa0_0, 0;
    %jmp T_81.1;
T_81.0 ;
    %load/vec4 v0000026955a7bde0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.2, 8;
    %load/vec4 v0000026955a7d500_0;
    %assign/vec4 v0000026955a7daa0_0, 0;
T_81.2 ;
T_81.1 ;
    %jmp T_81;
    .thread T_81;
    .scope S_0000026955a79f70;
T_82 ;
    %wait E_00000269559a1570;
    %load/vec4 v0000026955a7cf60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955a7d5a0_0, 0;
    %jmp T_82.1;
T_82.0 ;
    %load/vec4 v0000026955a7ce20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.2, 8;
    %load/vec4 v0000026955a7cec0_0;
    %assign/vec4 v0000026955a7d5a0_0, 0;
T_82.2 ;
T_82.1 ;
    %jmp T_82;
    .thread T_82;
    .scope S_0000026955a84b00;
T_83 ;
    %wait E_00000269559a1570;
    %load/vec4 v0000026955a7d960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955a7c880_0, 0;
    %jmp T_83.1;
T_83.0 ;
    %load/vec4 v0000026955a7d8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.2, 8;
    %load/vec4 v0000026955a7d6e0_0;
    %assign/vec4 v0000026955a7c880_0, 0;
T_83.2 ;
T_83.1 ;
    %jmp T_83;
    .thread T_83;
    .scope S_0000026955a841a0;
T_84 ;
    %wait E_00000269559a1570;
    %load/vec4 v0000026955a7c6a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955a7c380_0, 0;
    %jmp T_84.1;
T_84.0 ;
    %load/vec4 v0000026955a7de60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.2, 8;
    %load/vec4 v0000026955a7dc80_0;
    %assign/vec4 v0000026955a7c380_0, 0;
T_84.2 ;
T_84.1 ;
    %jmp T_84;
    .thread T_84;
    .scope S_0000026955a83840;
T_85 ;
    %wait E_00000269559a1570;
    %load/vec4 v0000026955a7bca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955a7bc00_0, 0;
    %jmp T_85.1;
T_85.0 ;
    %load/vec4 v0000026955a7bac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.2, 8;
    %load/vec4 v0000026955a7bb60_0;
    %assign/vec4 v0000026955a7bc00_0, 0;
T_85.2 ;
T_85.1 ;
    %jmp T_85;
    .thread T_85;
    .scope S_0000026955a83cf0;
T_86 ;
    %wait E_00000269559a1570;
    %load/vec4 v0000026955a7b8e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955a7c9c0_0, 0;
    %jmp T_86.1;
T_86.0 ;
    %load/vec4 v0000026955a7d140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.2, 8;
    %load/vec4 v0000026955a7c2e0_0;
    %assign/vec4 v0000026955a7c9c0_0, 0;
T_86.2 ;
T_86.1 ;
    %jmp T_86;
    .thread T_86;
    .scope S_0000026955a7abf0;
T_87 ;
    %wait E_00000269559a1770;
    %load/vec4 v0000026955a7f080_0;
    %cmpi/u 67108864, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_87.0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026955a7fee0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026955a7f440_0, 0, 32;
    %pushi/vec4 16777216, 0, 32;
    %store/vec4 v0000026955a7eb80_0, 0, 32;
    %jmp T_87.1;
T_87.0 ;
    %load/vec4 v0000026955a7f080_0;
    %cmpi/u 33554432, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_87.2, 5;
    %pushi/vec4 4294751560, 0, 32;
    %store/vec4 v0000026955a7fee0_0, 0, 32;
    %pushi/vec4 1533883, 0, 32;
    %store/vec4 v0000026955a7f440_0, 0, 32;
    %pushi/vec4 14037569, 0, 32;
    %store/vec4 v0000026955a7eb80_0, 0, 32;
    %jmp T_87.3;
T_87.2 ;
    %load/vec4 v0000026955a7f080_0;
    %cmpi/u 16777216, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_87.4, 5;
    %pushi/vec4 4292137817, 0, 32;
    %store/vec4 v0000026955a7fee0_0, 0, 32;
    %pushi/vec4 11741154, 0, 32;
    %store/vec4 v0000026955a7f440_0, 0, 32;
    %pushi/vec4 3942058, 0, 32;
    %store/vec4 v0000026955a7eb80_0, 0, 32;
    %jmp T_87.5;
T_87.4 ;
    %pushi/vec4 4289717991, 0, 32;
    %store/vec4 v0000026955a7fee0_0, 0, 32;
    %pushi/vec4 18102797, 0, 32;
    %store/vec4 v0000026955a7f440_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026955a7eb80_0, 0, 32;
T_87.5 ;
T_87.3 ;
T_87.1 ;
    %jmp T_87;
    .thread T_87, $push;
    .scope S_0000026955a99510;
T_88 ;
    %wait E_000002695599f270;
    %load/vec4 v0000026955a9a900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955a9a860_0, 0;
    %jmp T_88.1;
T_88.0 ;
    %load/vec4 v0000026955a9a720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.2, 8;
    %load/vec4 v0000026955a9a040_0;
    %assign/vec4 v0000026955a9a860_0, 0;
T_88.2 ;
T_88.1 ;
    %jmp T_88;
    .thread T_88;
    .scope S_0000026955a99380;
T_89 ;
    %wait E_000002695599f270;
    %load/vec4 v0000026955a9d920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955a9d100_0, 0;
    %jmp T_89.1;
T_89.0 ;
    %load/vec4 v0000026955a9e460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.2, 8;
    %load/vec4 v0000026955a9dc40_0;
    %assign/vec4 v0000026955a9d100_0, 0;
T_89.2 ;
T_89.1 ;
    %jmp T_89;
    .thread T_89;
    .scope S_0000026955a98250;
T_90 ;
    %wait E_000002695599f270;
    %load/vec4 v0000026955a9d600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955a9d2e0_0, 0;
    %jmp T_90.1;
T_90.0 ;
    %load/vec4 v0000026955a9c2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.2, 8;
    %load/vec4 v0000026955a9e780_0;
    %assign/vec4 v0000026955a9d2e0_0, 0;
T_90.2 ;
T_90.1 ;
    %jmp T_90;
    .thread T_90;
    .scope S_0000026955a97a80;
T_91 ;
    %wait E_000002695599f270;
    %load/vec4 v0000026955a9d740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955a9e960_0, 0;
    %jmp T_91.1;
T_91.0 ;
    %load/vec4 v0000026955a9c980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.2, 8;
    %load/vec4 v0000026955a9cac0_0;
    %assign/vec4 v0000026955a9e960_0, 0;
T_91.2 ;
T_91.1 ;
    %jmp T_91;
    .thread T_91;
    .scope S_0000026955a99830;
T_92 ;
    %wait E_000002695599f270;
    %load/vec4 v0000026955a9d4c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955a9d1a0_0, 0;
    %jmp T_92.1;
T_92.0 ;
    %load/vec4 v0000026955a9e5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.2, 8;
    %load/vec4 v0000026955a9d420_0;
    %assign/vec4 v0000026955a9d1a0_0, 0;
T_92.2 ;
T_92.1 ;
    %jmp T_92;
    .thread T_92;
    .scope S_0000026955a97da0;
T_93 ;
    %wait E_00000269559a15f0;
    %load/vec4 v0000026955a83400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026955a835e0_0, 0;
    %jmp T_93.1;
T_93.0 ;
    %load/vec4 v0000026955a83040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.2, 8;
    %load/vec4 v0000026955a83360_0;
    %assign/vec4 v0000026955a835e0_0, 0;
T_93.2 ;
T_93.1 ;
    %jmp T_93;
    .thread T_93;
    .scope S_0000026955a852d0;
T_94 ;
    %wait E_00000269559a15f0;
    %load/vec4 v0000026955a826e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955a82500_0, 0;
    %jmp T_94.1;
T_94.0 ;
    %load/vec4 v0000026955a816a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.2, 8;
    %load/vec4 v0000026955a823c0_0;
    %assign/vec4 v0000026955a82500_0, 0;
T_94.2 ;
T_94.1 ;
    %jmp T_94;
    .thread T_94;
    .scope S_0000026955a847e0;
T_95 ;
    %wait E_00000269559a15f0;
    %load/vec4 v0000026955a80de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_95.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955a81560_0, 0;
    %jmp T_95.1;
T_95.0 ;
    %load/vec4 v0000026955a82320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_95.2, 8;
    %load/vec4 v0000026955a82c80_0;
    %assign/vec4 v0000026955a81560_0, 0;
T_95.2 ;
T_95.1 ;
    %jmp T_95;
    .thread T_95;
    .scope S_0000026955a98d40;
T_96 ;
    %wait E_00000269559a15f0;
    %load/vec4 v0000026955a80ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955a80a20_0, 0;
    %jmp T_96.1;
T_96.0 ;
    %load/vec4 v0000026955a80980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.2, 8;
    %load/vec4 v0000026955a81740_0;
    %assign/vec4 v0000026955a80a20_0, 0;
T_96.2 ;
T_96.1 ;
    %jmp T_96;
    .thread T_96;
    .scope S_0000026955a98ed0;
T_97 ;
    %wait E_00000269559a15f0;
    %load/vec4 v0000026955a80ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955a80c00_0, 0;
    %jmp T_97.1;
T_97.0 ;
    %load/vec4 v0000026955a80b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.2, 8;
    %load/vec4 v0000026955a819c0_0;
    %assign/vec4 v0000026955a80c00_0, 0;
T_97.2 ;
T_97.1 ;
    %jmp T_97;
    .thread T_97;
    .scope S_0000026955a98890;
T_98 ;
    %wait E_00000269559a15f0;
    %load/vec4 v0000026955a83680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955a83720_0, 0;
    %jmp T_98.1;
T_98.0 ;
    %load/vec4 v0000026955a832c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.2, 8;
    %load/vec4 v0000026955a830e0_0;
    %assign/vec4 v0000026955a83720_0, 0;
T_98.2 ;
T_98.1 ;
    %jmp T_98;
    .thread T_98;
    .scope S_0000026955a84970;
T_99 ;
    %wait E_00000269559a15f0;
    %load/vec4 v0000026955a80840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955a82fa0_0, 0;
    %jmp T_99.1;
T_99.0 ;
    %load/vec4 v0000026955a82dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.2, 8;
    %load/vec4 v0000026955a81060_0;
    %assign/vec4 v0000026955a82fa0_0, 0;
T_99.2 ;
T_99.1 ;
    %jmp T_99;
    .thread T_99;
    .scope S_0000026955a844c0;
T_100 ;
    %wait E_00000269559a1270;
    %load/vec4 v0000026955a9bee0_0;
    %cmpi/u 67108864, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_100.0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026955a99be0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026955a9b6c0_0, 0, 32;
    %pushi/vec4 16777216, 0, 32;
    %store/vec4 v0000026955a9a360_0, 0, 32;
    %jmp T_100.1;
T_100.0 ;
    %load/vec4 v0000026955a9bee0_0;
    %cmpi/u 33554432, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_100.2, 5;
    %pushi/vec4 4294751560, 0, 32;
    %store/vec4 v0000026955a99be0_0, 0, 32;
    %pushi/vec4 1533883, 0, 32;
    %store/vec4 v0000026955a9b6c0_0, 0, 32;
    %pushi/vec4 14037569, 0, 32;
    %store/vec4 v0000026955a9a360_0, 0, 32;
    %jmp T_100.3;
T_100.2 ;
    %load/vec4 v0000026955a9bee0_0;
    %cmpi/u 16777216, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_100.4, 5;
    %pushi/vec4 4292137817, 0, 32;
    %store/vec4 v0000026955a99be0_0, 0, 32;
    %pushi/vec4 11741154, 0, 32;
    %store/vec4 v0000026955a9b6c0_0, 0, 32;
    %pushi/vec4 3942058, 0, 32;
    %store/vec4 v0000026955a9a360_0, 0, 32;
    %jmp T_100.5;
T_100.4 ;
    %pushi/vec4 4289717991, 0, 32;
    %store/vec4 v0000026955a99be0_0, 0, 32;
    %pushi/vec4 18102797, 0, 32;
    %store/vec4 v0000026955a9b6c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026955a9a360_0, 0, 32;
T_100.5 ;
T_100.3 ;
T_100.1 ;
    %jmp T_100;
    .thread T_100, $push;
    .scope S_0000026955aa3f90;
T_101 ;
    %wait E_000002695599f270;
    %load/vec4 v0000026955aa1340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955aa12a0_0, 0;
    %jmp T_101.1;
T_101.0 ;
    %load/vec4 v0000026955aa17a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.2, 8;
    %load/vec4 v0000026955aa1980_0;
    %assign/vec4 v0000026955aa12a0_0, 0;
T_101.2 ;
T_101.1 ;
    %jmp T_101;
    .thread T_101;
    .scope S_0000026955aa42b0;
T_102 ;
    %wait E_000002695599f270;
    %load/vec4 v0000026955aa8710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955aa1480_0, 0;
    %jmp T_102.1;
T_102.0 ;
    %load/vec4 v0000026955aa18e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.2, 8;
    %load/vec4 v0000026955aa13e0_0;
    %assign/vec4 v0000026955aa1480_0, 0;
T_102.2 ;
T_102.1 ;
    %jmp T_102;
    .thread T_102;
    .scope S_0000026955aa3950;
T_103 ;
    %wait E_000002695599f270;
    %load/vec4 v0000026955aa9430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_103.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955aa8170_0, 0;
    %jmp T_103.1;
T_103.0 ;
    %load/vec4 v0000026955aa8df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_103.2, 8;
    %load/vec4 v0000026955aa7770_0;
    %assign/vec4 v0000026955aa8170_0, 0;
T_103.2 ;
T_103.1 ;
    %jmp T_103;
    .thread T_103;
    .scope S_0000026955aa4440;
T_104 ;
    %wait E_000002695599f270;
    %load/vec4 v0000026955aa8490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_104.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955aa8ad0_0, 0;
    %jmp T_104.1;
T_104.0 ;
    %load/vec4 v0000026955aa8210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_104.2, 8;
    %load/vec4 v0000026955aa82b0_0;
    %assign/vec4 v0000026955aa8ad0_0, 0;
T_104.2 ;
T_104.1 ;
    %jmp T_104;
    .thread T_104;
    .scope S_0000026955aa4a80;
T_105 ;
    %wait E_000002695599f270;
    %load/vec4 v0000026955aa9570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955aa9750_0, 0;
    %jmp T_105.1;
T_105.0 ;
    %load/vec4 v0000026955aa80d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.2, 8;
    %load/vec4 v0000026955aa87b0_0;
    %assign/vec4 v0000026955aa9750_0, 0;
T_105.2 ;
T_105.1 ;
    %jmp T_105;
    .thread T_105;
    .scope S_0000026955aa3e00;
T_106 ;
    %wait E_00000269559a1430;
    %load/vec4 v0000026955a9ff40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026955a9f0e0_0, 0;
    %jmp T_106.1;
T_106.0 ;
    %load/vec4 v0000026955a9fcc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.2, 8;
    %load/vec4 v0000026955aa06c0_0;
    %assign/vec4 v0000026955a9f0e0_0, 0;
T_106.2 ;
T_106.1 ;
    %jmp T_106;
    .thread T_106;
    .scope S_0000026955a980c0;
T_107 ;
    %wait E_00000269559a1430;
    %load/vec4 v0000026955a9c3e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955a9e3c0_0, 0;
    %jmp T_107.1;
T_107.0 ;
    %load/vec4 v0000026955a9c340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.2, 8;
    %load/vec4 v0000026955a9e320_0;
    %assign/vec4 v0000026955a9e3c0_0, 0;
T_107.2 ;
T_107.1 ;
    %jmp T_107;
    .thread T_107;
    .scope S_0000026955a983e0;
T_108 ;
    %wait E_00000269559a1430;
    %load/vec4 v0000026955a9ea00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955a9df60_0, 0;
    %jmp T_108.1;
T_108.0 ;
    %load/vec4 v0000026955a9da60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.2, 8;
    %load/vec4 v0000026955a9cb60_0;
    %assign/vec4 v0000026955a9df60_0, 0;
T_108.2 ;
T_108.1 ;
    %jmp T_108;
    .thread T_108;
    .scope S_0000026955a98700;
T_109 ;
    %wait E_00000269559a1430;
    %load/vec4 v0000026955a9cfc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_109.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955a9c7a0_0, 0;
    %jmp T_109.1;
T_109.0 ;
    %load/vec4 v0000026955a9c660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_109.2, 8;
    %load/vec4 v0000026955a9de20_0;
    %assign/vec4 v0000026955a9c7a0_0, 0;
T_109.2 ;
T_109.1 ;
    %jmp T_109;
    .thread T_109;
    .scope S_0000026955a98bb0;
T_110 ;
    %wait E_00000269559a1430;
    %load/vec4 v0000026955a9e0a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_110.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955a9e000_0, 0;
    %jmp T_110.1;
T_110.0 ;
    %load/vec4 v0000026955a9c840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_110.2, 8;
    %load/vec4 v0000026955a9d060_0;
    %assign/vec4 v0000026955a9e000_0, 0;
T_110.2 ;
T_110.1 ;
    %jmp T_110;
    .thread T_110;
    .scope S_0000026955aa48f0;
T_111 ;
    %wait E_00000269559a1430;
    %load/vec4 v0000026955aa0940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_111.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955aa0ee0_0, 0;
    %jmp T_111.1;
T_111.0 ;
    %load/vec4 v0000026955a9e1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_111.2, 8;
    %load/vec4 v0000026955a9e280_0;
    %assign/vec4 v0000026955aa0ee0_0, 0;
T_111.2 ;
T_111.1 ;
    %jmp T_111;
    .thread T_111;
    .scope S_0000026955a98570;
T_112 ;
    %wait E_00000269559a1430;
    %load/vec4 v0000026955a9dce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_112.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955a9cc00_0, 0;
    %jmp T_112.1;
T_112.0 ;
    %load/vec4 v0000026955a9c5c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_112.2, 8;
    %load/vec4 v0000026955a9dba0_0;
    %assign/vec4 v0000026955a9cc00_0, 0;
T_112.2 ;
T_112.1 ;
    %jmp T_112;
    .thread T_112;
    .scope S_0000026955a97f30;
T_113 ;
    %wait E_00000269559a1cb0;
    %load/vec4 v0000026955aa08a0_0;
    %cmpi/u 67108864, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_113.0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026955aa0d00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026955a9f180_0, 0, 32;
    %pushi/vec4 16777216, 0, 32;
    %store/vec4 v0000026955a9fa40_0, 0, 32;
    %jmp T_113.1;
T_113.0 ;
    %load/vec4 v0000026955aa08a0_0;
    %cmpi/u 33554432, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_113.2, 5;
    %pushi/vec4 4294751560, 0, 32;
    %store/vec4 v0000026955aa0d00_0, 0, 32;
    %pushi/vec4 1533883, 0, 32;
    %store/vec4 v0000026955a9f180_0, 0, 32;
    %pushi/vec4 14037569, 0, 32;
    %store/vec4 v0000026955a9fa40_0, 0, 32;
    %jmp T_113.3;
T_113.2 ;
    %load/vec4 v0000026955aa08a0_0;
    %cmpi/u 16777216, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_113.4, 5;
    %pushi/vec4 4292137817, 0, 32;
    %store/vec4 v0000026955aa0d00_0, 0, 32;
    %pushi/vec4 11741154, 0, 32;
    %store/vec4 v0000026955a9f180_0, 0, 32;
    %pushi/vec4 3942058, 0, 32;
    %store/vec4 v0000026955a9fa40_0, 0, 32;
    %jmp T_113.5;
T_113.4 ;
    %pushi/vec4 4289717991, 0, 32;
    %store/vec4 v0000026955aa0d00_0, 0, 32;
    %pushi/vec4 18102797, 0, 32;
    %store/vec4 v0000026955a9f180_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026955a9fa40_0, 0, 32;
T_113.5 ;
T_113.3 ;
T_113.1 ;
    %jmp T_113;
    .thread T_113, $push;
    .scope S_0000026955aae5f0;
T_114 ;
    %wait E_000002695599f270;
    %load/vec4 v0000026955aacb30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955aaca90_0, 0;
    %jmp T_114.1;
T_114.0 ;
    %load/vec4 v0000026955aac8b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.2, 8;
    %load/vec4 v0000026955aac770_0;
    %assign/vec4 v0000026955aaca90_0, 0;
T_114.2 ;
T_114.1 ;
    %jmp T_114;
    .thread T_114;
    .scope S_0000026955aad330;
T_115 ;
    %wait E_000002695599f270;
    %load/vec4 v0000026955aacbd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_115.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955aac4f0_0, 0;
    %jmp T_115.1;
T_115.0 ;
    %load/vec4 v0000026955aac9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_115.2, 8;
    %load/vec4 v0000026955aac950_0;
    %assign/vec4 v0000026955aac4f0_0, 0;
T_115.2 ;
T_115.1 ;
    %jmp T_115;
    .thread T_115;
    .scope S_0000026955aae140;
T_116 ;
    %wait E_000002695599f270;
    %load/vec4 v0000026955aa62d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_116.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955aa5290_0, 0;
    %jmp T_116.1;
T_116.0 ;
    %load/vec4 v0000026955aac630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_116.2, 8;
    %load/vec4 v0000026955aa6af0_0;
    %assign/vec4 v0000026955aa5290_0, 0;
T_116.2 ;
T_116.1 ;
    %jmp T_116;
    .thread T_116;
    .scope S_0000026955aaeaa0;
T_117 ;
    %wait E_000002695599f270;
    %load/vec4 v0000026955aa4e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955aa6050_0, 0;
    %jmp T_117.1;
T_117.0 ;
    %load/vec4 v0000026955aa5a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.2, 8;
    %load/vec4 v0000026955aa4ed0_0;
    %assign/vec4 v0000026955aa6050_0, 0;
T_117.2 ;
T_117.1 ;
    %jmp T_117;
    .thread T_117;
    .scope S_0000026955aaccf0;
T_118 ;
    %wait E_000002695599f270;
    %load/vec4 v0000026955aa5790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_118.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955aa6870_0, 0;
    %jmp T_118.1;
T_118.0 ;
    %load/vec4 v0000026955aa73b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_118.2, 8;
    %load/vec4 v0000026955aa53d0_0;
    %assign/vec4 v0000026955aa6870_0, 0;
T_118.2 ;
T_118.1 ;
    %jmp T_118;
    .thread T_118;
    .scope S_0000026955aa37c0;
T_119 ;
    %wait E_00000269559a2b30;
    %load/vec4 v0000026955aabb90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_119.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026955aac130_0, 0;
    %jmp T_119.1;
T_119.0 ;
    %load/vec4 v0000026955aaab50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_119.2, 8;
    %load/vec4 v0000026955aaa5b0_0;
    %assign/vec4 v0000026955aac130_0, 0;
T_119.2 ;
T_119.1 ;
    %jmp T_119;
    .thread T_119;
    .scope S_0000026955aa2e60;
T_120 ;
    %wait E_00000269559a2b30;
    %load/vec4 v0000026955aa8cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955aa9b10_0, 0;
    %jmp T_120.1;
T_120.0 ;
    %load/vec4 v0000026955aa8c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.2, 8;
    %load/vec4 v0000026955aa9bb0_0;
    %assign/vec4 v0000026955aa9b10_0, 0;
T_120.2 ;
T_120.1 ;
    %jmp T_120;
    .thread T_120;
    .scope S_0000026955aa2cd0;
T_121 ;
    %wait E_00000269559a2b30;
    %load/vec4 v0000026955aa8b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_121.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955aa85d0_0, 0;
    %jmp T_121.1;
T_121.0 ;
    %load/vec4 v0000026955aa74f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_121.2, 8;
    %load/vec4 v0000026955aa9a70_0;
    %assign/vec4 v0000026955aa85d0_0, 0;
T_121.2 ;
T_121.1 ;
    %jmp T_121;
    .thread T_121;
    .scope S_0000026955aa3630;
T_122 ;
    %wait E_00000269559a2b30;
    %load/vec4 v0000026955aa7590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_122.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955aa9c50_0, 0;
    %jmp T_122.1;
T_122.0 ;
    %load/vec4 v0000026955aa9390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_122.2, 8;
    %load/vec4 v0000026955aa96b0_0;
    %assign/vec4 v0000026955aa9c50_0, 0;
T_122.2 ;
T_122.1 ;
    %jmp T_122;
    .thread T_122;
    .scope S_0000026955aa3310;
T_123 ;
    %wait E_00000269559a2b30;
    %load/vec4 v0000026955aa7950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_123.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955aa78b0_0, 0;
    %jmp T_123.1;
T_123.0 ;
    %load/vec4 v0000026955aa7ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_123.2, 8;
    %load/vec4 v0000026955aa7810_0;
    %assign/vec4 v0000026955aa78b0_0, 0;
T_123.2 ;
T_123.1 ;
    %jmp T_123;
    .thread T_123;
    .scope S_0000026955aa34a0;
T_124 ;
    %wait E_00000269559a2b30;
    %load/vec4 v0000026955aa7f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_124.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955aa8670_0, 0;
    %jmp T_124.1;
T_124.0 ;
    %load/vec4 v0000026955aa7c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_124.2, 8;
    %load/vec4 v0000026955aa7d10_0;
    %assign/vec4 v0000026955aa8670_0, 0;
T_124.2 ;
T_124.1 ;
    %jmp T_124;
    .thread T_124;
    .scope S_0000026955aa2ff0;
T_125 ;
    %wait E_00000269559a2b30;
    %load/vec4 v0000026955aa83f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_125.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955aa91b0_0, 0;
    %jmp T_125.1;
T_125.0 ;
    %load/vec4 v0000026955aa8f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_125.2, 8;
    %load/vec4 v0000026955aa9110_0;
    %assign/vec4 v0000026955aa91b0_0, 0;
T_125.2 ;
T_125.1 ;
    %jmp T_125;
    .thread T_125;
    .scope S_0000026955aa4760;
T_126 ;
    %wait E_00000269559a2cf0;
    %load/vec4 v0000026955aabc30_0;
    %cmpi/u 67108864, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_126.0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026955aaad30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026955aac090_0, 0, 32;
    %pushi/vec4 16777216, 0, 32;
    %store/vec4 v0000026955aaaab0_0, 0, 32;
    %jmp T_126.1;
T_126.0 ;
    %load/vec4 v0000026955aabc30_0;
    %cmpi/u 33554432, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_126.2, 5;
    %pushi/vec4 4294751560, 0, 32;
    %store/vec4 v0000026955aaad30_0, 0, 32;
    %pushi/vec4 1533883, 0, 32;
    %store/vec4 v0000026955aac090_0, 0, 32;
    %pushi/vec4 14037569, 0, 32;
    %store/vec4 v0000026955aaaab0_0, 0, 32;
    %jmp T_126.3;
T_126.2 ;
    %load/vec4 v0000026955aabc30_0;
    %cmpi/u 16777216, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_126.4, 5;
    %pushi/vec4 4292137817, 0, 32;
    %store/vec4 v0000026955aaad30_0, 0, 32;
    %pushi/vec4 11741154, 0, 32;
    %store/vec4 v0000026955aac090_0, 0, 32;
    %pushi/vec4 3942058, 0, 32;
    %store/vec4 v0000026955aaaab0_0, 0, 32;
    %jmp T_126.5;
T_126.4 ;
    %pushi/vec4 4289717991, 0, 32;
    %store/vec4 v0000026955aaad30_0, 0, 32;
    %pushi/vec4 18102797, 0, 32;
    %store/vec4 v0000026955aac090_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026955aaaab0_0, 0, 32;
T_126.5 ;
T_126.3 ;
T_126.1 ;
    %jmp T_126;
    .thread T_126, $push;
    .scope S_0000026955ac1ec0;
T_127 ;
    %wait E_000002695599f270;
    %load/vec4 v0000026955ab5ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_127.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955ab68c0_0, 0;
    %jmp T_127.1;
T_127.0 ;
    %load/vec4 v0000026955ab2fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_127.2, 8;
    %load/vec4 v0000026955ab3120_0;
    %assign/vec4 v0000026955ab68c0_0, 0;
T_127.2 ;
T_127.1 ;
    %jmp T_127;
    .thread T_127;
    .scope S_0000026955ac3310;
T_128 ;
    %wait E_000002695599f270;
    %load/vec4 v0000026955ab54c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_128.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955ab6460_0, 0;
    %jmp T_128.1;
T_128.0 ;
    %load/vec4 v0000026955ab6320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_128.2, 8;
    %load/vec4 v0000026955ab6280_0;
    %assign/vec4 v0000026955ab6460_0, 0;
T_128.2 ;
T_128.1 ;
    %jmp T_128;
    .thread T_128;
    .scope S_0000026955ac2cd0;
T_129 ;
    %wait E_000002695599f270;
    %load/vec4 v0000026955ab6aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_129.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955ab5880_0, 0;
    %jmp T_129.1;
T_129.0 ;
    %load/vec4 v0000026955ab6fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_129.2, 8;
    %load/vec4 v0000026955ab4e80_0;
    %assign/vec4 v0000026955ab5880_0, 0;
T_129.2 ;
T_129.1 ;
    %jmp T_129;
    .thread T_129;
    .scope S_0000026955ac3950;
T_130 ;
    %wait E_000002695599f270;
    %load/vec4 v0000026955ab6be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_130.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955ab6d20_0, 0;
    %jmp T_130.1;
T_130.0 ;
    %load/vec4 v0000026955ab56a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_130.2, 8;
    %load/vec4 v0000026955ab5c40_0;
    %assign/vec4 v0000026955ab6d20_0, 0;
T_130.2 ;
T_130.1 ;
    %jmp T_130;
    .thread T_130;
    .scope S_0000026955ac5700;
T_131 ;
    %wait E_000002695599f270;
    %load/vec4 v0000026955ab59c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_131.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955ab6b40_0, 0;
    %jmp T_131.1;
T_131.0 ;
    %load/vec4 v0000026955ab65a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_131.2, 8;
    %load/vec4 v0000026955ab63c0_0;
    %assign/vec4 v0000026955ab6b40_0, 0;
T_131.2 ;
T_131.1 ;
    %jmp T_131;
    .thread T_131;
    .scope S_0000026955aae910;
T_132 ;
    %wait E_00000269559a2bb0;
    %load/vec4 v0000026955ab47a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_132.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026955aa4f70_0, 0;
    %jmp T_132.1;
T_132.0 ;
    %load/vec4 v0000026955aa5ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_132.2, 8;
    %load/vec4 v0000026955aa4d90_0;
    %assign/vec4 v0000026955aa4f70_0, 0;
T_132.2 ;
T_132.1 ;
    %jmp T_132;
    .thread T_132;
    .scope S_0000026955aad970;
T_133 ;
    %wait E_00000269559a2bb0;
    %load/vec4 v0000026955aa67d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_133.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955aa6730_0, 0;
    %jmp T_133.1;
T_133.0 ;
    %load/vec4 v0000026955aa7090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_133.2, 8;
    %load/vec4 v0000026955aa7130_0;
    %assign/vec4 v0000026955aa6730_0, 0;
T_133.2 ;
T_133.1 ;
    %jmp T_133;
    .thread T_133;
    .scope S_0000026955aadfb0;
T_134 ;
    %wait E_00000269559a2bb0;
    %load/vec4 v0000026955aa6190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_134.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955aa5150_0, 0;
    %jmp T_134.1;
T_134.0 ;
    %load/vec4 v0000026955aa6e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_134.2, 8;
    %load/vec4 v0000026955aa50b0_0;
    %assign/vec4 v0000026955aa5150_0, 0;
T_134.2 ;
T_134.1 ;
    %jmp T_134;
    .thread T_134;
    .scope S_0000026955aade20;
T_135 ;
    %wait E_00000269559a2bb0;
    %load/vec4 v0000026955aa65f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_135.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955aa7310_0, 0;
    %jmp T_135.1;
T_135.0 ;
    %load/vec4 v0000026955aa6b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_135.2, 8;
    %load/vec4 v0000026955aa5fb0_0;
    %assign/vec4 v0000026955aa7310_0, 0;
T_135.2 ;
T_135.1 ;
    %jmp T_135;
    .thread T_135;
    .scope S_0000026955aae460;
T_136 ;
    %wait E_00000269559a2bb0;
    %load/vec4 v0000026955aa5650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_136.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955aa6690_0, 0;
    %jmp T_136.1;
T_136.0 ;
    %load/vec4 v0000026955aa6410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_136.2, 8;
    %load/vec4 v0000026955aa64b0_0;
    %assign/vec4 v0000026955aa6690_0, 0;
T_136.2 ;
T_136.1 ;
    %jmp T_136;
    .thread T_136;
    .scope S_0000026955aae780;
T_137 ;
    %wait E_00000269559a2bb0;
    %load/vec4 v0000026955aa6c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_137.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955aa69b0_0, 0;
    %jmp T_137.1;
T_137.0 ;
    %load/vec4 v0000026955aa7270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_137.2, 8;
    %load/vec4 v0000026955aa58d0_0;
    %assign/vec4 v0000026955aa69b0_0, 0;
T_137.2 ;
T_137.1 ;
    %jmp T_137;
    .thread T_137;
    .scope S_0000026955aae2d0;
T_138 ;
    %wait E_00000269559a2bb0;
    %load/vec4 v0000026955aa5d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_138.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955aa4cf0_0, 0;
    %jmp T_138.1;
T_138.0 ;
    %load/vec4 v0000026955aa5510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_138.2, 8;
    %load/vec4 v0000026955aa71d0_0;
    %assign/vec4 v0000026955aa4cf0_0, 0;
T_138.2 ;
T_138.1 ;
    %jmp T_138;
    .thread T_138;
    .scope S_0000026955aadc90;
T_139 ;
    %wait E_00000269559a29f0;
    %load/vec4 v0000026955ab3300_0;
    %cmpi/u 67108864, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_139.0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026955ab3b20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026955ab4a20_0, 0, 32;
    %pushi/vec4 16777216, 0, 32;
    %store/vec4 v0000026955ab34e0_0, 0, 32;
    %jmp T_139.1;
T_139.0 ;
    %load/vec4 v0000026955ab3300_0;
    %cmpi/u 33554432, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_139.2, 5;
    %pushi/vec4 4294751560, 0, 32;
    %store/vec4 v0000026955ab3b20_0, 0, 32;
    %pushi/vec4 1533883, 0, 32;
    %store/vec4 v0000026955ab4a20_0, 0, 32;
    %pushi/vec4 14037569, 0, 32;
    %store/vec4 v0000026955ab34e0_0, 0, 32;
    %jmp T_139.3;
T_139.2 ;
    %load/vec4 v0000026955ab3300_0;
    %cmpi/u 16777216, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_139.4, 5;
    %pushi/vec4 4292137817, 0, 32;
    %store/vec4 v0000026955ab3b20_0, 0, 32;
    %pushi/vec4 11741154, 0, 32;
    %store/vec4 v0000026955ab4a20_0, 0, 32;
    %pushi/vec4 3942058, 0, 32;
    %store/vec4 v0000026955ab34e0_0, 0, 32;
    %jmp T_139.5;
T_139.4 ;
    %pushi/vec4 4289717991, 0, 32;
    %store/vec4 v0000026955ab3b20_0, 0, 32;
    %pushi/vec4 18102797, 0, 32;
    %store/vec4 v0000026955ab4a20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026955ab34e0_0, 0, 32;
T_139.5 ;
T_139.3 ;
T_139.1 ;
    %jmp T_139;
    .thread T_139, $push;
    .scope S_0000026955ac4440;
T_140 ;
    %wait E_000002695599f270;
    %load/vec4 v0000026955aba880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_140.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955abb1e0_0, 0;
    %jmp T_140.1;
T_140.0 ;
    %load/vec4 v0000026955abb820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_140.2, 8;
    %load/vec4 v0000026955abbfa0_0;
    %assign/vec4 v0000026955abb1e0_0, 0;
T_140.2 ;
T_140.1 ;
    %jmp T_140;
    .thread T_140;
    .scope S_0000026955ac3630;
T_141 ;
    %wait E_000002695599f270;
    %load/vec4 v0000026955aba4c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_141.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955abb6e0_0, 0;
    %jmp T_141.1;
T_141.0 ;
    %load/vec4 v0000026955abb3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_141.2, 8;
    %load/vec4 v0000026955abb500_0;
    %assign/vec4 v0000026955abb6e0_0, 0;
T_141.2 ;
T_141.1 ;
    %jmp T_141;
    .thread T_141;
    .scope S_0000026955ac2e60;
T_142 ;
    %wait E_000002695599f270;
    %load/vec4 v0000026955abbb40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_142.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955aba920_0, 0;
    %jmp T_142.1;
T_142.0 ;
    %load/vec4 v0000026955abc040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_142.2, 8;
    %load/vec4 v0000026955ab9e80_0;
    %assign/vec4 v0000026955aba920_0, 0;
T_142.2 ;
T_142.1 ;
    %jmp T_142;
    .thread T_142;
    .scope S_0000026955ac45d0;
T_143 ;
    %wait E_000002695599f270;
    %load/vec4 v0000026955abbbe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_143.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955abbd20_0, 0;
    %jmp T_143.1;
T_143.0 ;
    %load/vec4 v0000026955aba6a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_143.2, 8;
    %load/vec4 v0000026955abac40_0;
    %assign/vec4 v0000026955abbd20_0, 0;
T_143.2 ;
T_143.1 ;
    %jmp T_143;
    .thread T_143;
    .scope S_0000026955ac5890;
T_144 ;
    %wait E_000002695599f270;
    %load/vec4 v0000026955aba9c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_144.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955abbc80_0, 0;
    %jmp T_144.1;
T_144.0 ;
    %load/vec4 v0000026955abb8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_144.2, 8;
    %load/vec4 v0000026955abb960_0;
    %assign/vec4 v0000026955abbc80_0, 0;
T_144.2 ;
T_144.1 ;
    %jmp T_144;
    .thread T_144;
    .scope S_0000026955ac4c10;
T_145 ;
    %wait E_00000269559a27b0;
    %load/vec4 v0000026955ab8b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_145.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026955ab9840_0, 0;
    %jmp T_145.1;
T_145.0 ;
    %load/vec4 v0000026955ab8080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_145.2, 8;
    %load/vec4 v0000026955ab9700_0;
    %assign/vec4 v0000026955ab9840_0, 0;
T_145.2 ;
T_145.1 ;
    %jmp T_145;
    .thread T_145;
    .scope S_0000026955ac3ae0;
T_146 ;
    %wait E_00000269559a27b0;
    %load/vec4 v0000026955ab5b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_146.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955ab5920_0, 0;
    %jmp T_146.1;
T_146.0 ;
    %load/vec4 v0000026955ab6dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_146.2, 8;
    %load/vec4 v0000026955ab6e60_0;
    %assign/vec4 v0000026955ab5920_0, 0;
T_146.2 ;
T_146.1 ;
    %jmp T_146;
    .thread T_146;
    .scope S_0000026955ac3e00;
T_147 ;
    %wait E_00000269559a27b0;
    %load/vec4 v0000026955ab6a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_147.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955ab6960_0, 0;
    %jmp T_147.1;
T_147.0 ;
    %load/vec4 v0000026955ab7180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_147.2, 8;
    %load/vec4 v0000026955ab6c80_0;
    %assign/vec4 v0000026955ab6960_0, 0;
T_147.2 ;
T_147.1 ;
    %jmp T_147;
    .thread T_147;
    .scope S_0000026955ac34a0;
T_148 ;
    %wait E_00000269559a27b0;
    %load/vec4 v0000026955ab4de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_148.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955ab4d40_0, 0;
    %jmp T_148.1;
T_148.0 ;
    %load/vec4 v0000026955ab74a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_148.2, 8;
    %load/vec4 v0000026955ab57e0_0;
    %assign/vec4 v0000026955ab4d40_0, 0;
T_148.2 ;
T_148.1 ;
    %jmp T_148;
    .thread T_148;
    .scope S_0000026955ac2370;
T_149 ;
    %wait E_00000269559a27b0;
    %load/vec4 v0000026955ab5600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_149.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955ab5560_0, 0;
    %jmp T_149.1;
T_149.0 ;
    %load/vec4 v0000026955ab51a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_149.2, 8;
    %load/vec4 v0000026955ab5420_0;
    %assign/vec4 v0000026955ab5560_0, 0;
T_149.2 ;
T_149.1 ;
    %jmp T_149;
    .thread T_149;
    .scope S_0000026955ac4120;
T_150 ;
    %wait E_00000269559a27b0;
    %load/vec4 v0000026955ab9020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_150.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955ab7a40_0, 0;
    %jmp T_150.1;
T_150.0 ;
    %load/vec4 v0000026955ab8da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_150.2, 8;
    %load/vec4 v0000026955ab8e40_0;
    %assign/vec4 v0000026955ab7a40_0, 0;
T_150.2 ;
T_150.1 ;
    %jmp T_150;
    .thread T_150;
    .scope S_0000026955ac3f90;
T_151 ;
    %wait E_00000269559a27b0;
    %load/vec4 v0000026955ab5a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_151.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026955ab6f00_0, 0;
    %jmp T_151.1;
T_151.0 ;
    %load/vec4 v0000026955ab5f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_151.2, 8;
    %load/vec4 v0000026955ab60a0_0;
    %assign/vec4 v0000026955ab6f00_0, 0;
T_151.2 ;
T_151.1 ;
    %jmp T_151;
    .thread T_151;
    .scope S_0000026955ac5a20;
T_152 ;
    %wait E_00000269559a27f0;
    %load/vec4 v0000026955ab7cc0_0;
    %cmpi/u 67108864, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_152.0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026955ab89e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026955ab7ea0_0, 0, 32;
    %pushi/vec4 16777216, 0, 32;
    %store/vec4 v0000026955ab9ac0_0, 0, 32;
    %jmp T_152.1;
T_152.0 ;
    %load/vec4 v0000026955ab7cc0_0;
    %cmpi/u 33554432, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_152.2, 5;
    %pushi/vec4 4294751560, 0, 32;
    %store/vec4 v0000026955ab89e0_0, 0, 32;
    %pushi/vec4 1533883, 0, 32;
    %store/vec4 v0000026955ab7ea0_0, 0, 32;
    %pushi/vec4 14037569, 0, 32;
    %store/vec4 v0000026955ab9ac0_0, 0, 32;
    %jmp T_152.3;
T_152.2 ;
    %load/vec4 v0000026955ab7cc0_0;
    %cmpi/u 16777216, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_152.4, 5;
    %pushi/vec4 4292137817, 0, 32;
    %store/vec4 v0000026955ab89e0_0, 0, 32;
    %pushi/vec4 11741154, 0, 32;
    %store/vec4 v0000026955ab7ea0_0, 0, 32;
    %pushi/vec4 3942058, 0, 32;
    %store/vec4 v0000026955ab9ac0_0, 0, 32;
    %jmp T_152.5;
T_152.4 ;
    %pushi/vec4 4289717991, 0, 32;
    %store/vec4 v0000026955ab89e0_0, 0, 32;
    %pushi/vec4 18102797, 0, 32;
    %store/vec4 v0000026955ab7ea0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026955ab9ac0_0, 0, 32;
T_152.5 ;
T_152.3 ;
T_152.1 ;
    %jmp T_152;
    .thread T_152, $push;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "generator.v";
    "./neuron_o.v";
    "./Util/tanh.v";
    "./Util/register.v";
    "./Util/mult_Q.v";
    "./neuron_a.v";
