#pragma once

#include <rk_types.h>

#ifdef __cplusplus
extern "C" {
#endif

// Hardware registers.
volatile u32 HOLLYWOOD_REGS[137] : 0xcd000000;

volatile u16 __CPRegs[0x33] : 0xcc000000;
volatile u16 __VIRegs[0x3b] : 0xcc002000;
volatile u32 __PIRegs[0x0c] : 0xcc003000;
volatile u16 __MEMRegs[0x40] : 0xcc004000;
volatile u16 __DSPRegs[0x20] : 0xcc005000;
volatile u32 __ACRRegs[0x89] : 0xcd000000;
volatile u32 __DIRegs[0x10] : 0xcc006000;
volatile u32 __SIRegs[0x40] : 0xcc006400;
volatile u32 __EXIRegs[0x10] : 0xcd006800;
volatile u32 __AIRegs[0x08] : 0xcd006c00;

#define PI_REG_INTSR 0x000
#define PI_REG_INTMSK 0x004
#define PI_REG_CPBAS 0x00c
#define PI_REG_CPTOP 0x010
#define PI_REG_CPWRT 0x014
#define PI_REG_CPABT 0x018
#define PI_REG_PIESR 0x01c
#define PI_REG_PIEAR 0x020
#define PI_REG_CONFIG 0x024
#define PI_REG_DURAR 0x028
#define PI_REG_CHIPID 0x02c
#define PI_REG_STRGTH 0x030
#define PI_REG_CPUDBB 0x034

#define PI_INTMSK_REG_EXMSK_MASK 0x10
#define PI_INTMSK_REG_AIMSK_MASK 0x20
#define PI_INTMSK_REG_DSPMSK_MASK 0x40
#define PI_INTMSK_REG_MEMMSK_MASK 0x80

#define PI_INTSR_REG_PIINT_MASK 0x00000001
#define PI_INTSR_REG_RSWINT_MASK 0x00000002
#define PI_INTSR_REG_DIINT_MASK 0x00000004
#define PI_INTSR_REG_SIINT_MASK 0x00000008
#define PI_INTSR_REG_EXINT_MASK 0x00000010
#define PI_INTSR_REG_AIINT_MASK 0x00000020
#define PI_INTSR_REG_DSPINT_MASK 0x00000040
#define PI_INTSR_REG_MEMINT_MASK 0x00000080
#define PI_INTSR_REG_VIINT_MASK 0x00000100
#define PI_INTSR_REG_PEINT0_MASK 0x00000200
#define PI_INTSR_REG_PEINT1_MASK 0x00000400
#define PI_INTSR_REG_CPINT_MASK 0x00000800
#define PI_INTSR_REG_DBGINT_MASK 0x00001000
#define PI_INTSR_REG_RSTVAL_MASK 0x00010000
#define PI_INTSR_REG_SDINT_MASK 0x00002000
#define PI_INTSR_REG_ACRINT_MASK 0x00004000
#define PI_INTSR_REG_PAD0_MASK 0x00008000
#define PI_INTSR_REG_RSTVAL_MASK 0x00010000
#define PI_INTSR_REG_PAD1_MASK 0xfffe0000

#define ACRPPCINTSTS_OFFSET 0x030
#define ACRPPCINTEN_OFFSET 0x034
#define ACRIOPINTSTS_OFFSET 0x038

#define ACRINTSTS_ACRIPCPPC_MASK 0x40000000

#define MEM_MARR0_START_IDX 0x00000000
#define MEM_MARR0_END_IDX 0x00000001
#define MEM_MARR1_START_IDX 0x00000002
#define MEM_MARR1_END_IDX 0x00000003
#define MEM_MARR2_START_IDX 0x00000004
#define MEM_MARR2_END_IDX 0x00000005
#define MEM_MARR3_START_IDX 0x00000006
#define MEM_MARR3_END_IDX 0x00000007
#define MEM_MARR_CONTROL_IDX 0x00000008
#define MEM_CP_BW_DIAL_IDX 0x00000009
#define MEM_TC_BW_DIAL_IDX 0x0000000a
#define MEM_PE_BW_DIAL_IDX 0x0000000b
#define MEM_CPUR_BW_DIAL_IDX 0x0000000c
#define MEM_CPUW_BW_DIAL_IDX 0x0000000d
#define MEM_INT_ENBL_IDX 0x0000000e
#define MEM_INT_STAT_IDX 0x0000000f
#define MEM_INT_CLR_IDX 0x00000010
#define MEM_INT_ADDRL_IDX 0x00000011
#define MEM_INT_ADDRH_IDX 0x00000012
#define MEM_REFRESH_IDX 0x00000013
#define MEM_CONFIG_IDX 0x00000014
#define MEM_LATENCY_IDX 0x00000015
#define MEM_RDTORD_IDX 0x00000016
#define MEM_RDTOWR_IDX 0x00000017
#define MEM_WRTORD_IDX 0x00000018
#define MEM_CP_REQCOUNTH_IDX 0x00000019
#define MEM_CP_REQCOUNTL_IDX 0x0000001a
#define MEM_TC_REQCOUNTH_IDX 0x0000001b
#define MEM_TC_REQCOUNTL_IDX 0x0000001c
#define MEM_CPUR_REQCOUNTH_IDX 0x0000001d
#define MEM_CPUR_REQCOUNTL_IDX 0x0000001e
#define MEM_CPUW_REQCOUNTH_IDX 0x0000001f
#define MEM_CPUW_REQCOUNTL_IDX 0x00000020
#define MEM_DSP_REQCOUNTH_IDX 0x00000021
#define MEM_DSP_REQCOUNTL_IDX 0x00000022
#define MEM_IO_REQCOUNTH_IDX 0x00000023
#define MEM_IO_REQCOUNTL_IDX 0x00000024
#define MEM_VI_REQCOUNTH_IDX 0x00000025
#define MEM_VI_REQCOUNTL_IDX 0x00000026
#define MEM_PE_REQCOUNTH_IDX 0x00000027
#define MEM_PE_REQCOUNTL_IDX 0x00000028
#define MEM_RF_REQCOUNTH_IDX 0x00000029
#define MEM_RF_REQCOUNTL_IDX 0x0000002a
#define MEM_FI_REQCOUNTH_IDX 0x0000002b
#define MEM_FI_REQCOUNTL_IDX 0x0000002c
#define MEM_DRV_STRENGTH_IDX 0x0000002d
#define MEM_REFRSH_THHD_IDX 0x0000002e
#define MEM_REG_UNUSED_47 0x0000002f
#define MEM_CPUAHMR_REQCOUNTH_IDX 0x00000030
#define MEM_CPUAHMR_REQCOUNTL_IDX 0x00000031
#define MEM_CPUAHMW_REQCOUNTH_IDX 0x00000032
#define MEM_CPUAHMW_REQCOUNTL_IDX 0x00000033
#define MEM_DMAAHMR_REQCOUNTH_IDX 0x00000034
#define MEM_DMAAHMR_REQCOUNTL_IDX 0x00000035
#define MEM_DMAAHMW_REQCOUNTH_IDX 0x00000036
#define MEM_DMAAHMW_REQCOUNTL_IDX 0x00000037
#define MEM_ACC_REQCOUNTH_IDX 0x00000038
#define MEM_ACC_REQCOUNTL_IDX 0x00000039
#define MEM_DDRREG_ADDR_IDX 0x0000003a
#define MEM_DDRREG_DATA_IDX 0x0000003b
#define MEM_DRV_PSTRENGTH_IDX 0x0000003c
#define MEM_REG_UNUSED_61 0x0000003d
#define MEM_REG_UNUSED_62 0x0000003e
#define MEM_REG_UNUSED_63 0x0000003f

#define MEM_INT_STAT_INT0_MASK 0x00000001
#define MEM_INT_STAT_INT1_MASK 0x00000002
#define MEM_INT_STAT_INT2_MASK 0x00000004
#define MEM_INT_STAT_INT3_MASK 0x00000008
#define MEM_INT_STAT_ADRERR_MASK 0x00000010

#define DSP_CDMB_IDX 0x00000000
#define DSP_REG_UNUSED_1 0x00000001
#define DSP_DCMBHI_IDX 0x00000002
#define DSP_DCMBLO_IDX 0x00000003
#define DSP_REG_UNUSED_4 0x00000004
#define DSP_CDCR_IDX 0x00000005
#define DSP_REG_UNUSED_6 0x00000006
#define DSP_REG_UNUSED_7 0x00000007
#define DSP_REG_UNUSED_8 0x00000008
#define DSP_AMCR_IDX 0x00000009
#define DSP_REG_UNUSED_10 0x0000000a
#define DSP_AMNF_IDX 0x0000000b
#define DSP_REG_UNUSED_12 0x0000000c
#define DSP_AMCT_IDX 0x0000000d
#define DSP_REG_UNUSED_14 0x0000000e
#define DSP_REG_UNUSED_15 0x0000000f
#define DSP_AMMA_IDX 0x00000010
#define DSP_REG_UNUSED_17 0x00000011
#define DSP_AMAA_IDX 0x00000012
#define DSP_REG_UNUSED_19 0x00000013
#define DSP_AMBL_IDX 0x00000014
#define DSP_REG_UNUSED_21 0x00000015
#define DSP_REG_UNUSED_22 0x00000016
#define DSP_REG_UNUSED_23 0x00000017
#define DSP_AIMA_IDX 0x00000018
#define DSP_REG_UNUSED_25 0x00000019
#define DSP_REG_UNUSED_26 0x0000001a
#define DSP_AIBL_IDX 0x0000001b
#define DSP_REG_UNUSED_28 0x0000001c
#define DSP_AIBLC_IDX 0x0000001d
#define DSP_REG_UNUSED_30 0x0000001e
#define DSP_REG_UNUSED_31 0x0000001f

#define DSP_CDCR_SWRESET_MASK 0x00000001
#define DSP_CDCR_INTDSP_MASK 0x00000002
#define DSP_CDCR_HALTDSP_MASK 0x00000004
#define DSP_CDCR_AIINT_MASK 0x00000008
#define DSP_CDCR_AIINTMSK_MASK 0x00000010
#define DSP_CDCR_ARAMINT_MASK 0x00000020
#define DSP_CDCR_ARAMINTMSK_MASK 0x00000040
#define DSP_CDCR_DSPINT_MASK 0x00000080
#define DSP_CDCR_DSPINTMSK_MASK 0x00000100
#define DSP_CDCR_DSPBUSY_MASK 0x00000200
#define DSP_CDCR_UNKNOWN_MASK 0x00000400
#define DSP_CDCR_USEROM_MASK 0x00000800

#define AI_CR_IDX 0x00000000
#define AI_VR_IDX 0x00000001
#define AI_SCNT_IDX 0x00000002
#define AI_IT_IDX 0x00000003
#define AI_REG_UNUSED_4 0x00000004
#define AI_REG_UNUSED_5 0x00000005
#define AI_REG_UNUSED_6 0x00000006
#define AI_REG_UNUSED_7 0x00000007

#define AI_CR_PSTAT_MASK 0x00000001
#define AI_CR_AFR_MASK 0x00000002
#define AI_CR_AIINTMSK_MASK 0x00000004
#define AI_CR_AIINT_MASK 0x00000008
#define AI_CR_AIINTVLD_MASK 0x00000010
#define AI_CR_SCRST_MASK 0x00000020
#define AI_CR_DSP32_MASK 0x00000040

#define EXI_0CPR_IDX 0x00000000
#define EXI_0MAR_IDX 0x00000001
#define EXI_0LENGTH_IDX 0x00000002
#define EXI_0CR_IDX 0x00000003
#define EXI_0DATA_IDX 0x00000004

#define EXI_0CPR_EXIINTMSK_MASK 0x00000001
#define EXI_0CPR_EXIINT_MASK 0x00000002
#define EXI_0CPR_TCINTMSK_MASK 0x00000004
#define EXI_0CPR_TCINT_MASK 0x00000008
#define EXI_0CPR_CLK_MASK 0x00000070
#define EXI_0CPR_CS0B_MASK 0x00000080
#define EXI_0CPR_CS1B_MASK 0x00000100
#define EXI_0CPR_CS2B_MASK 0x00000200
#define EXI_0CPR_EXTINTMSK_MASK 0x00000400
#define EXI_0CPR_EXTINT_MASK 0x00000800
#define EXI_0CPR_EXT_MASK 0x00001000
#define EXI_0CPR_ROMDIS_MASK 0x00002000

#define EXI_1CPR_IDX 0x00000005
#define EXI_1MAR_IDX 0x00000006
#define EXI_1LENGTH_IDX 0x00000007
#define EXI_1CR_IDX 0x00000008

#define EXI_1CPR_EXIINTMSK_MASK 0x00000001
#define EXI_1CPR_EXIINT_MASK 0x00000002
#define EXI_1CPR_TCINTMSK_MASK 0x00000004
#define EXI_1CPR_TCINT_MASK 0x00000008
#define EXI_1CPR_CLK_MASK 0x00000070
#define EXI_1CPR_CS0B_MASK 0x00000080
#define EXI_1CPR_PAD0_MASK 0x00000300
#define EXI_1CPR_EXTINTMSK_MASK 0x00000400
#define EXI_1CPR_EXTINT_MASK 0x00000800
#define EXI_1CPR_EXT_MASK 0x00001000
#define EXI_1CPR_PAD1_MASK 0x00002000

#define EXI_2CPR_IDX 0x0000000a
#define EXI_2MAR_IDX 0x0000000b
#define EXI_2LENGTH_IDX 0x0000000c
#define EXI_2CR_IDX 0x0000000d
#define EXI_2DATA_IDX 0x0000000e

#define EXI_2CPR_EXIINTMSK_MASK 0x00000001
#define EXI_2CPR_EXIINT_MASK 0x00000002
#define EXI_2CPR_TCINTMSK_MASK 0x00000004
#define EXI_2CPR_TCINT_MASK 0x00000008
#define EXI_2CPR_CLK_MASK 0x00000070
#define EXI_2CPR_CS0B_MASK 0x00000080
#define EXI_2CPR_PAD0_MASK 0x00003f00

#ifdef __cplusplus
}
#endif
