# Risk5

## Device Tree

* [Device Tree Usage](https://elinux.org/Device_Tree_Usage)

## INTC

* [riscv%2Ccpu-intc.txt](https://github.com/torvalds/linux/blob/master/Documentation/devicetree/bindings/interrupt-controller/riscv%2Ccpu-intc.txt)

* Was [irq-riscv-intc.c](https://github.com/shanegibbs/riscv-linux/blob/fe92d7905c6ea0ebeabeb725b8040754ede7c220/drivers/irqchip/irq-riscv-intc.c)

## PLIC

* [sifive%2Cplic-1.0.0.txt](https://github.com/torvalds/linux/blob/master/Documentation/devicetree/bindings/interrupt-controller/sifive%2Cplic-1.0.0.txt)

* Was [irq-riscv-plic.c](https://github.com/shanegibbs/riscv-linux/blob/fe92d7905c6ea0ebeabeb725b8040754ede7c220/drivers/irqchip/irq-riscv-plic.c), is now: [irq-sifive-plic.c](
https://github.com/torvalds/linux/blob/e5f6d9afa3415104e402cd69288bb03f7165eeba/drivers/irqchip/irq-sifive-plic.c)
