============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.28 - v14.20-s067_1
  Generated on:           Mar 21 2019  01:57:28 am
  Module:                 dsc_mul_es_naive
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

path   1:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock clk_int)      launch                                    0 R 
prg_b
  ctr4
    out_reg[1]/CLK                               0             0 R 
    out_reg[1]/Q     DFFSR             1  1.5   10  +109     109 R 
    drc_bufs157/A                                     +0     109   
    drc_bufs157/Y    BUFX2             3  8.9   22   +43     152 R 
  ctr4/out[1] 
  comp4/b[1] 
    comp1/b 
      g28/A                                           +0     152   
      g28/Y          INVX1             1  3.4   14   +21     173 F 
      g27/B                                           +0     173   
      g27/YS         HAX1              1  2.7   18   +50     223 R 
    comp1/equal 
    g74/B                                             +0     223   
    g74/Y            AOI21X1           1  1.5   15   +25     248 F 
    drc_bufs76/A                                      +0     248   
    drc_bufs76/Y     BUFX2             1  1.5    2   +33     281 F 
    g73/A                                             +0     281   
    g73/Y            INVX1             1  2.7    0    -0     280 R 
    g72/B                                             +0     280   
    g72/Y            AOI21X1           1  1.5   16   +21     301 F 
    drc_bufs/A                                        +0     301   
    drc_bufs/Y       BUFX2             1  2.6    3   +34     336 F 
    g71/B                                             +0     336   
    g71/Y            OAI21X1           2  3.9   50   +44     379 R 
  comp4/a_gt_b 
prg_b/sn_out 
mul/b 
  g8/B                                                +0     379   
  g8/Y               AND2X1            8 32.3  172  +133     512 R 
mul/y 
stoch2bin_out/en 
  g3/A                                                +0     512   
  g3/Y               AND2X1            1  5.4   47   +39     550 R 
  g223/A                                              +0     550   
  g223/Y             XOR2X1            1  2.0   42   +37     588 R 
  out_reg[7]/D       DFFSR                            +0     588   
  out_reg[7]/CLK     setup                       0   +84     672 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)          capture                                5000 R 
                     uncertainty                     -50    4950 R 
-------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4278ps 
Start-point  : prg_b/ctr4/out_reg[1]/CLK
End-point    : stoch2bin_out/out_reg[7]/D

path   2:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock clk_int)      launch                                    0 R 
prg_b
  ctr4
    out_reg[1]/CLK                               0             0 R 
    out_reg[1]/Q     DFFSR             1  1.5   10  +109     109 R 
    drc_bufs157/A                                     +0     109   
    drc_bufs157/Y    BUFX2             3  8.9   22   +43     152 R 
  ctr4/out[1] 
  comp4/b[1] 
    comp1/b 
      g28/A                                           +0     152   
      g28/Y          INVX1             1  3.4   14   +21     173 F 
      g27/B                                           +0     173   
      g27/YS         HAX1              1  2.7   18   +50     223 R 
    comp1/equal 
    g74/B                                             +0     223   
    g74/Y            AOI21X1           1  1.5   15   +25     248 F 
    drc_bufs76/A                                      +0     248   
    drc_bufs76/Y     BUFX2             1  1.5    2   +33     281 F 
    g73/A                                             +0     281   
    g73/Y            INVX1             1  2.7    0    -0     280 R 
    g72/B                                             +0     280   
    g72/Y            AOI21X1           1  1.5   16   +21     301 F 
    drc_bufs/A                                        +0     301   
    drc_bufs/Y       BUFX2             1  2.6    3   +34     336 F 
    g71/B                                             +0     336   
    g71/Y            OAI21X1           2  3.9   50   +44     379 R 
  comp4/a_gt_b 
prg_b/sn_out 
mul/b 
  g8/B                                                +0     379   
  g8/Y               AND2X1            8 32.3  172  +133     512 R 
mul/y 
stoch2bin_out/en 
  g2/A                                                +0     512   
  g2/Y               XOR2X1            1  2.0   41   +54     565 R 
  out_reg[0]/D       DFFSR                            +0     565   
  out_reg[0]/CLK     setup                       0   +84     650 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)          capture                                5000 R 
                     uncertainty                     -50    4950 R 
-------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4300ps 
Start-point  : prg_b/ctr4/out_reg[1]/CLK
End-point    : stoch2bin_out/out_reg[0]/D

path   3:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock clk_int)      launch                                    0 R 
prg_b
  ctr4
    out_reg[1]/CLK                               0             0 R 
    out_reg[1]/Q     DFFSR             1  1.5   10  +109     109 R 
    drc_bufs157/A                                     +0     109   
    drc_bufs157/Y    BUFX2             3  8.9   22   +43     152 R 
  ctr4/out[1] 
  comp4/b[1] 
    comp1/b 
      g28/A                                           +0     152   
      g28/Y          INVX1             1  3.4   14   +21     173 F 
      g27/B                                           +0     173   
      g27/YS         HAX1              1  2.7   18   +50     223 R 
    comp1/equal 
    g74/B                                             +0     223   
    g74/Y            AOI21X1           1  1.5   15   +25     248 F 
    drc_bufs76/A                                      +0     248   
    drc_bufs76/Y     BUFX2             1  1.5    2   +33     281 F 
    g73/A                                             +0     281   
    g73/Y            INVX1             1  2.7    0    -0     280 R 
    g72/B                                             +0     280   
    g72/Y            AOI21X1           1  1.5   16   +21     301 F 
    drc_bufs/A                                        +0     301   
    drc_bufs/Y       BUFX2             1  2.6    3   +34     336 F 
    g71/B                                             +0     336   
    g71/Y            OAI21X1           2  3.9   50   +44     379 R 
  comp4/a_gt_b 
prg_b/sn_out 
mul/b 
  g8/B                                                +0     379   
  g8/Y               AND2X1            8 32.3  172  +133     512 R 
mul/y 
stoch2bin_out/en 
  g154/S                                              +0     512   
  g154/Y             MUX2X1            1  1.5   17   +57     569 F 
  g153/A                                              +0     569   
  g153/Y             INVX1             1  2.0    0    +3     572 R 
  out_reg[1]/D       DFFSR                            +0     572   
  out_reg[1]/CLK     setup                       0   +70     642 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)          capture                                5000 R 
                     uncertainty                     -50    4950 R 
-------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4308ps 
Start-point  : prg_b/ctr4/out_reg[1]/CLK
End-point    : stoch2bin_out/out_reg[1]/D

path   4:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock clk_int)      launch                                    0 R 
prg_b
  ctr4
    out_reg[1]/CLK                               0             0 R 
    out_reg[1]/Q     DFFSR             1  1.5   10  +109     109 R 
    drc_bufs157/A                                     +0     109   
    drc_bufs157/Y    BUFX2             3  8.9   22   +43     152 R 
  ctr4/out[1] 
  comp4/b[1] 
    comp1/b 
      g28/A                                           +0     152   
      g28/Y          INVX1             1  3.4   14   +21     173 F 
      g27/B                                           +0     173   
      g27/YS         HAX1              1  2.7   18   +50     223 R 
    comp1/equal 
    g74/B                                             +0     223   
    g74/Y            AOI21X1           1  1.5   15   +25     248 F 
    drc_bufs76/A                                      +0     248   
    drc_bufs76/Y     BUFX2             1  1.5    2   +33     281 F 
    g73/A                                             +0     281   
    g73/Y            INVX1             1  2.7    0    -0     280 R 
    g72/B                                             +0     280   
    g72/Y            AOI21X1           1  1.5   16   +21     301 F 
    drc_bufs/A                                        +0     301   
    drc_bufs/Y       BUFX2             1  2.6    3   +34     336 F 
    g71/B                                             +0     336   
    g71/Y            OAI21X1           2  3.9   50   +44     379 R 
  comp4/a_gt_b 
prg_b/sn_out 
mul/b 
  g8/B                                                +0     379   
  g8/Y               AND2X1            8 32.3  172  +133     512 R 
mul/y 
stoch2bin_out/en 
  g150/S                                              +0     512   
  g150/Y             MUX2X1            1  1.5   17   +57     569 F 
  g149/A                                              +0     569   
  g149/Y             INVX1             1  2.0    0    +3     572 R 
  out_reg[2]/D       DFFSR                            +0     572   
  out_reg[2]/CLK     setup                       0   +70     642 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)          capture                                5000 R 
                     uncertainty                     -50    4950 R 
-------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4308ps 
Start-point  : prg_b/ctr4/out_reg[1]/CLK
End-point    : stoch2bin_out/out_reg[2]/D

path   5:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock clk_int)      launch                                    0 R 
prg_b
  ctr4
    out_reg[1]/CLK                               0             0 R 
    out_reg[1]/Q     DFFSR             1  1.5   10  +109     109 R 
    drc_bufs157/A                                     +0     109   
    drc_bufs157/Y    BUFX2             3  8.9   22   +43     152 R 
  ctr4/out[1] 
  comp4/b[1] 
    comp1/b 
      g28/A                                           +0     152   
      g28/Y          INVX1             1  3.4   14   +21     173 F 
      g27/B                                           +0     173   
      g27/YS         HAX1              1  2.7   18   +50     223 R 
    comp1/equal 
    g74/B                                             +0     223   
    g74/Y            AOI21X1           1  1.5   15   +25     248 F 
    drc_bufs76/A                                      +0     248   
    drc_bufs76/Y     BUFX2             1  1.5    2   +33     281 F 
    g73/A                                             +0     281   
    g73/Y            INVX1             1  2.7    0    -0     280 R 
    g72/B                                             +0     280   
    g72/Y            AOI21X1           1  1.5   16   +21     301 F 
    drc_bufs/A                                        +0     301   
    drc_bufs/Y       BUFX2             1  2.6    3   +34     336 F 
    g71/B                                             +0     336   
    g71/Y            OAI21X1           2  3.9   50   +44     379 R 
  comp4/a_gt_b 
prg_b/sn_out 
mul/b 
  g8/B                                                +0     379   
  g8/Y               AND2X1            8 32.3  172  +133     512 R 
mul/y 
stoch2bin_out/en 
  g146/S                                              +0     512   
  g146/Y             MUX2X1            1  1.5   17   +57     569 F 
  g145/A                                              +0     569   
  g145/Y             INVX1             1  2.0    0    +3     572 R 
  out_reg[3]/D       DFFSR                            +0     572   
  out_reg[3]/CLK     setup                       0   +70     642 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)          capture                                5000 R 
                     uncertainty                     -50    4950 R 
-------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4308ps 
Start-point  : prg_b/ctr4/out_reg[1]/CLK
End-point    : stoch2bin_out/out_reg[3]/D

path   6:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock clk_int)      launch                                    0 R 
prg_b
  ctr4
    out_reg[1]/CLK                               0             0 R 
    out_reg[1]/Q     DFFSR             1  1.5   10  +109     109 R 
    drc_bufs157/A                                     +0     109   
    drc_bufs157/Y    BUFX2             3  8.9   22   +43     152 R 
  ctr4/out[1] 
  comp4/b[1] 
    comp1/b 
      g28/A                                           +0     152   
      g28/Y          INVX1             1  3.4   14   +21     173 F 
      g27/B                                           +0     173   
      g27/YS         HAX1              1  2.7   18   +50     223 R 
    comp1/equal 
    g74/B                                             +0     223   
    g74/Y            AOI21X1           1  1.5   15   +25     248 F 
    drc_bufs76/A                                      +0     248   
    drc_bufs76/Y     BUFX2             1  1.5    2   +33     281 F 
    g73/A                                             +0     281   
    g73/Y            INVX1             1  2.7    0    -0     280 R 
    g72/B                                             +0     280   
    g72/Y            AOI21X1           1  1.5   16   +21     301 F 
    drc_bufs/A                                        +0     301   
    drc_bufs/Y       BUFX2             1  2.6    3   +34     336 F 
    g71/B                                             +0     336   
    g71/Y            OAI21X1           2  3.9   50   +44     379 R 
  comp4/a_gt_b 
prg_b/sn_out 
mul/b 
  g8/B                                                +0     379   
  g8/Y               AND2X1            8 32.3  172  +133     512 R 
mul/y 
stoch2bin_out/en 
  g142/S                                              +0     512   
  g142/Y             MUX2X1            1  1.5   17   +57     569 F 
  g141/A                                              +0     569   
  g141/Y             INVX1             1  2.0    0    +3     572 R 
  out_reg[4]/D       DFFSR                            +0     572   
  out_reg[4]/CLK     setup                       0   +70     642 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)          capture                                5000 R 
                     uncertainty                     -50    4950 R 
-------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4308ps 
Start-point  : prg_b/ctr4/out_reg[1]/CLK
End-point    : stoch2bin_out/out_reg[4]/D

path   7:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock clk_int)      launch                                    0 R 
prg_b
  ctr4
    out_reg[1]/CLK                               0             0 R 
    out_reg[1]/Q     DFFSR             1  1.5   10  +109     109 R 
    drc_bufs157/A                                     +0     109   
    drc_bufs157/Y    BUFX2             3  8.9   22   +43     152 R 
  ctr4/out[1] 
  comp4/b[1] 
    comp1/b 
      g28/A                                           +0     152   
      g28/Y          INVX1             1  3.4   14   +21     173 F 
      g27/B                                           +0     173   
      g27/YS         HAX1              1  2.7   18   +50     223 R 
    comp1/equal 
    g74/B                                             +0     223   
    g74/Y            AOI21X1           1  1.5   15   +25     248 F 
    drc_bufs76/A                                      +0     248   
    drc_bufs76/Y     BUFX2             1  1.5    2   +33     281 F 
    g73/A                                             +0     281   
    g73/Y            INVX1             1  2.7    0    -0     280 R 
    g72/B                                             +0     280   
    g72/Y            AOI21X1           1  1.5   16   +21     301 F 
    drc_bufs/A                                        +0     301   
    drc_bufs/Y       BUFX2             1  2.6    3   +34     336 F 
    g71/B                                             +0     336   
    g71/Y            OAI21X1           2  3.9   50   +44     379 R 
  comp4/a_gt_b 
prg_b/sn_out 
mul/b 
  g8/B                                                +0     379   
  g8/Y               AND2X1            8 32.3  172  +133     512 R 
mul/y 
stoch2bin_out/en 
  g138/S                                              +0     512   
  g138/Y             MUX2X1            1  1.5   17   +57     569 F 
  g137/A                                              +0     569   
  g137/Y             INVX1             1  2.0    0    +3     572 R 
  out_reg[5]/D       DFFSR                            +0     572   
  out_reg[5]/CLK     setup                       0   +70     642 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)          capture                                5000 R 
                     uncertainty                     -50    4950 R 
-------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4308ps 
Start-point  : prg_b/ctr4/out_reg[1]/CLK
End-point    : stoch2bin_out/out_reg[5]/D

path   8:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock clk_int)      launch                                    0 R 
prg_b
  ctr4
    out_reg[1]/CLK                               0             0 R 
    out_reg[1]/Q     DFFSR             1  1.5   10  +109     109 R 
    drc_bufs157/A                                     +0     109   
    drc_bufs157/Y    BUFX2             3  8.9   22   +43     152 R 
  ctr4/out[1] 
  comp4/b[1] 
    comp1/b 
      g28/A                                           +0     152   
      g28/Y          INVX1             1  3.4   14   +21     173 F 
      g27/B                                           +0     173   
      g27/YS         HAX1              1  2.7   18   +50     223 R 
    comp1/equal 
    g74/B                                             +0     223   
    g74/Y            AOI21X1           1  1.5   15   +25     248 F 
    drc_bufs76/A                                      +0     248   
    drc_bufs76/Y     BUFX2             1  1.5    2   +33     281 F 
    g73/A                                             +0     281   
    g73/Y            INVX1             1  2.7    0    -0     280 R 
    g72/B                                             +0     280   
    g72/Y            AOI21X1           1  1.5   16   +21     301 F 
    drc_bufs/A                                        +0     301   
    drc_bufs/Y       BUFX2             1  2.6    3   +34     336 F 
    g71/B                                             +0     336   
    g71/Y            OAI21X1           2  3.9   50   +44     379 R 
  comp4/a_gt_b 
prg_b/sn_out 
mul/b 
  g8/B                                                +0     379   
  g8/Y               AND2X1            8 32.3  172  +133     512 R 
mul/y 
stoch2bin_out/en 
  g133/S                                              +0     512   
  g133/Y             MUX2X1            1  1.5   17   +57     569 F 
  g132/A                                              +0     569   
  g132/Y             INVX1             1  2.0    0    +3     572 R 
  out_reg[6]/D       DFFSR                            +0     572   
  out_reg[6]/CLK     setup                       0   +70     642 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)          capture                                5000 R 
                     uncertainty                     -50    4950 R 
-------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4308ps 
Start-point  : prg_b/ctr4/out_reg[1]/CLK
End-point    : stoch2bin_out/out_reg[6]/D

path   9:

               Pin                      Type       Fanout Load Slew Delay Arrival   
                                                          (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------------
(clock clk_int)                       launch                                    0 R 
prg_b
  ctr4
    out_reg[1]/CLK                                                0             0 R 
    out_reg[1]/Q                      DFFSR             1  1.5   10  +109     109 R 
    drc_bufs157/A                                                      +0     109   
    drc_bufs157/Y                     BUFX2             3  8.9   22   +43     152 R 
  ctr4/out[1] 
  comp4/b[1] 
    comp1/b 
      g28/A                                                            +0     152   
      g28/Y                           INVX1             1  3.4   14   +21     173 F 
      g27/B                                                            +0     173   
      g27/YS                          HAX1              1  2.7   18   +50     223 R 
    comp1/equal 
    g74/B                                                              +0     223   
    g74/Y                             AOI21X1           1  1.5   15   +25     248 F 
    drc_bufs76/A                                                       +0     248   
    drc_bufs76/Y                      BUFX2             1  1.5    2   +33     281 F 
    g73/A                                                              +0     281   
    g73/Y                             INVX1             1  2.7    0    -0     280 R 
    g72/B                                                              +0     280   
    g72/Y                             AOI21X1           1  1.5   16   +21     301 F 
    drc_bufs/A                                                         +0     301   
    drc_bufs/Y                        BUFX2             1  2.6    3   +34     336 F 
    g71/B                                                              +0     336   
    g71/Y                             OAI21X1           2  3.9   50   +44     379 R 
  comp4/a_gt_b 
prg_b/sn_out 
g5/A                                                                   +0     379   
g5/Y                                  INVX1             1  2.2    9   +26     406 F 
g4/B                                                                   +0     406   
g4/Y                                  OR2X1             1 10.0   35   +64     470 F 
ov                                    out port                         +0     470 F 
(dsc_mul_es_naive.sdc_line_15_28_1)   ext delay                      +100     570 F 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                           capture                                5000 R 
                                      uncertainty                     -50    4950 R 
------------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4380ps 
Start-point  : prg_b/ctr4/out_reg[1]/CLK
End-point    : ov

path  10:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock clk)          launch                                    0 R 
prg_a
  ctr4
    out_reg[1]/CLK                               0             0 R 
    out_reg[1]/Q     DFFSR             1  1.5   10  +115     115 F 
    drc_bufs113/A                                     +0     115   
    drc_bufs113/Y    BUFX2             3  8.1   10   +39     154 F 
    g78/A                                             +0     154   
    g78/YC           HAX1              1  3.4   20   +51     205 F 
    g74/B                                             +0     205   
    g74/YC           HAX1              1  3.4   20   +50     255 F 
    g70/B                                             +0     255   
    g70/YS           HAX1              1  2.8   18   +51     306 R 
    g68/A                                             +0     306   
    g68/Y            MUX2X1            1  1.5    9   +22     328 F 
    g67/A                                             +0     328   
    g67/Y            INVX1             1  2.0    0    -0     328 R 
    out_reg[3]/D     DFFSR                            +0     328   
    out_reg[3]/CLK   setup                       0   +70     398 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)          capture                                5000 R 
                     uncertainty                     -50    4950 R 
-------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4552ps 
Start-point  : prg_a/ctr4/out_reg[1]/CLK
End-point    : prg_a/ctr4/out_reg[3]/D
