Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Nov 24 19:53:03 2023
| Host         : athanasi-DESKTOP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file FourDigitLEDdriverTextButton_control_sets_placed.rpt
| Design       : FourDigitLEDdriverTextButton
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            2 |
|      6 |            1 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            2 |
| No           | No                    | Yes                    |               4 |            2 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               4 |            2 |
| Yes          | Yes                   | No                     |              36 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------+--------------------------------+-----------------------------------+------------------+----------------+
|  Clock Signal |          Enable Signal         |          Set/Reset Signal         | Slice Load Count | Bel Load Count |
+---------------+--------------------------------+-----------------------------------+------------------+----------------+
|  clk_ssd_BUFG |                                | clean_reset/AR[0]                 |                2 |              4 |
|  clk_ssd_BUFG | scroll_bnt_module_inst/sel     | clean_reset/AR[0]                 |                2 |              4 |
|  clk_ssd_BUFG |                                |                                   |                2 |              6 |
|  clk_ssd_BUFG | clean_bnt/p_0_in               | clean_bnt/counter[0]_i_1__1_n_0   |                5 |             18 |
|  clk_ssd_BUFG | clean_reset/counter[0]_i_2_n_0 | clean_reset/counter[0]_i_1__0_n_0 |                5 |             18 |
+---------------+--------------------------------+-----------------------------------+------------------+----------------+


