
*** Running vivado
    with args -log rippleadder.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source rippleadder.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source rippleadder.tcl -notrace
create_project: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 319.379 ; gain = 84.207
Command: synth_design -top rippleadder -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13544 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 430.234 ; gain = 98.016
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'rippleadder' [D:/FULLADDER2/FULLADDER2.srcs/sources_1/new/rippleadder.sv:23]
INFO: [Synth 8-6157] synthesizing module 'fulladder' [D:/FULLADDER2/FULLADDER2.srcs/sources_1/new/FULLADDER2.sv:28]
INFO: [Synth 8-6157] synthesizing module 'halfadder' [D:/FULLADDER2/FULLADDER2.srcs/sources_1/new/FULLADDER2.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'halfadder' (1#1) [D:/FULLADDER2/FULLADDER2.srcs/sources_1/new/FULLADDER2.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'fulladder' (2#1) [D:/FULLADDER2/FULLADDER2.srcs/sources_1/new/FULLADDER2.sv:28]
WARNING: [Synth 8-6104] Input port 'd2' has an internal driver [D:/FULLADDER2/FULLADDER2.srcs/sources_1/new/rippleadder.sv:25]
WARNING: [Synth 8-6104] Input port 'cin' has an internal driver [D:/FULLADDER2/FULLADDER2.srcs/sources_1/new/rippleadder.sv:25]
WARNING: [Synth 8-6104] Input port 'd2' has an internal driver [D:/FULLADDER2/FULLADDER2.srcs/sources_1/new/rippleadder.sv:26]
WARNING: [Synth 8-6104] Input port 'd2' has an internal driver [D:/FULLADDER2/FULLADDER2.srcs/sources_1/new/rippleadder.sv:27]
WARNING: [Synth 8-6104] Input port 'd2' has an internal driver [D:/FULLADDER2/FULLADDER2.srcs/sources_1/new/rippleadder.sv:28]
WARNING: [Synth 8-3848] Net sum in module/entity rippleadder does not have driver. [D:/FULLADDER2/FULLADDER2.srcs/sources_1/new/rippleadder.sv:23]
WARNING: [Synth 8-3848] Net cout in module/entity rippleadder does not have driver. [D:/FULLADDER2/FULLADDER2.srcs/sources_1/new/rippleadder.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'rippleadder' (3#1) [D:/FULLADDER2/FULLADDER2.srcs/sources_1/new/rippleadder.sv:23]
WARNING: [Synth 8-3331] design rippleadder has unconnected port d1[3]
WARNING: [Synth 8-3331] design rippleadder has unconnected port d1[2]
WARNING: [Synth 8-3331] design rippleadder has unconnected port d1[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 486.375 ; gain = 154.156
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin FA1:a to constant 0 [D:/FULLADDER2/FULLADDER2.srcs/sources_1/new/rippleadder.sv:25]
WARNING: [Synth 8-3295] tying undriven pin FA2:a to constant 0 [D:/FULLADDER2/FULLADDER2.srcs/sources_1/new/rippleadder.sv:26]
WARNING: [Synth 8-3295] tying undriven pin FA3:a to constant 0 [D:/FULLADDER2/FULLADDER2.srcs/sources_1/new/rippleadder.sv:27]
WARNING: [Synth 8-3295] tying undriven pin FA4:a to constant 0 [D:/FULLADDER2/FULLADDER2.srcs/sources_1/new/rippleadder.sv:28]
WARNING: [Synth 8-3295] tying undriven pin FA4:b to constant 0 [D:/FULLADDER2/FULLADDER2.srcs/sources_1/new/rippleadder.sv:28]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 486.375 ; gain = 154.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 486.375 ; gain = 154.156
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/FULLADDER2/FULLADDER2.srcs/constrs_1/new/HAAD.xdc]
WARNING: [Vivado 12-584] No ports matched 'a'. [D:/FULLADDER2/FULLADDER2.srcs/constrs_1/new/HAAD.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FULLADDER2/FULLADDER2.srcs/constrs_1/new/HAAD.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b'. [D:/FULLADDER2/FULLADDER2.srcs/constrs_1/new/HAAD.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FULLADDER2/FULLADDER2.srcs/constrs_1/new/HAAD.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'carry'. [D:/FULLADDER2/FULLADDER2.srcs/constrs_1/new/HAAD.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FULLADDER2/FULLADDER2.srcs/constrs_1/new/HAAD.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a'. [D:/FULLADDER2/FULLADDER2.srcs/constrs_1/new/HAAD.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FULLADDER2/FULLADDER2.srcs/constrs_1/new/HAAD.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b'. [D:/FULLADDER2/FULLADDER2.srcs/constrs_1/new/HAAD.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FULLADDER2/FULLADDER2.srcs/constrs_1/new/HAAD.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'carry'. [D:/FULLADDER2/FULLADDER2.srcs/constrs_1/new/HAAD.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FULLADDER2/FULLADDER2.srcs/constrs_1/new/HAAD.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/FULLADDER2/FULLADDER2.srcs/constrs_1/new/HAAD.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/FULLADDER2/FULLADDER2.srcs/constrs_1/new/HAAD.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/rippleadder_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/rippleadder_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 779.230 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 779.230 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 779.230 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 779.230 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 779.230 ; gain = 447.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 779.230 ; gain = 447.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 779.230 ; gain = 447.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 779.230 ; gain = 447.012
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module halfadder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design rippleadder has unconnected port d1[3]
WARNING: [Synth 8-3331] design rippleadder has unconnected port d1[2]
WARNING: [Synth 8-3331] design rippleadder has unconnected port d1[1]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin d2[0] with 1st driver pin 'FA1/h2/sum_inferred/sum' [D:/FULLADDER2/FULLADDER2.srcs/sources_1/new/FULLADDER2.sv:24]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin d2[0] with 2nd driver pin 'd2[0]' [D:/FULLADDER2/FULLADDER2.srcs/sources_1/new/rippleadder.sv:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin cin with 1st driver pin 'FA1/carry_inferred/carry' [D:/FULLADDER2/FULLADDER2.srcs/sources_1/new/FULLADDER2.sv:36]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin cin with 2nd driver pin 'cin' [D:/FULLADDER2/FULLADDER2.srcs/sources_1/new/rippleadder.sv:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin d2[1] with 1st driver pin 'FA2/h2/sum_inferred/sum' [D:/FULLADDER2/FULLADDER2.srcs/sources_1/new/FULLADDER2.sv:24]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin d2[1] with 2nd driver pin 'd2[1]' [D:/FULLADDER2/FULLADDER2.srcs/sources_1/new/rippleadder.sv:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin d2[2] with 1st driver pin 'FA3/h2/sum_inferred/sum' [D:/FULLADDER2/FULLADDER2.srcs/sources_1/new/FULLADDER2.sv:24]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin d2[2] with 2nd driver pin 'd2[2]' [D:/FULLADDER2/FULLADDER2.srcs/sources_1/new/rippleadder.sv:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin d2[3] with 1st driver pin 'FA4/h2/sum_inferred/sum' [D:/FULLADDER2/FULLADDER2.srcs/sources_1/new/FULLADDER2.sv:24]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin d2[3] with 2nd driver pin 'd2[3]' [D:/FULLADDER2/FULLADDER2.srcs/sources_1/new/rippleadder.sv:23]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 779.230 ; gain = 447.012
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 786.391 ; gain = 454.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 786.391 ; gain = 454.172
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 795.953 ; gain = 463.734
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 795.953 ; gain = 463.734
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 795.953 ; gain = 463.734
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 795.953 ; gain = 463.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 795.953 ; gain = 463.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 795.953 ; gain = 463.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 795.953 ; gain = 463.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |OBUFT |     5|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     5|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 795.953 ; gain = 463.734
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 10 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 795.953 ; gain = 170.879
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 795.953 ; gain = 463.734
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 806.289 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 24 Warnings, 16 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 806.289 ; gain = 486.910
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 806.289 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/FULLADDER2/FULLADDER2.runs/synth_1/rippleadder.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file rippleadder_utilization_synth.rpt -pb rippleadder_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Sep 13 12:04:12 2023...
