// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4.1
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _nnet_HH_
#define _nnet_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "conv_layer2.h"
#include "conv_layer1.h"
#include "pool_layer1.h"
#include "pool_layer2.h"
#include "flatten.h"
#include "nnet_mul_mul_24s_lbW.h"
#include "nnet_mul_mul_24s_hbi.h"
#include "nnet_fc_layer1_weibs.h"
#include "nnet_fc_layer2_wejbC.h"
#include "nnet_fc_layer3_wekbM.h"

namespace ap_rtl {

struct nnet : public sc_module {
    // Port declarations 45
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<13> > conv_layer1_out_V_address0;
    sc_out< sc_logic > conv_layer1_out_V_ce0;
    sc_out< sc_logic > conv_layer1_out_V_we0;
    sc_out< sc_lv<24> > conv_layer1_out_V_d0;
    sc_in< sc_lv<24> > conv_layer1_out_V_q0;
    sc_out< sc_lv<12> > conv_layer2_out_V_address0;
    sc_out< sc_logic > conv_layer2_out_V_ce0;
    sc_out< sc_logic > conv_layer2_out_V_we0;
    sc_out< sc_lv<24> > conv_layer2_out_V_d0;
    sc_in< sc_lv<24> > conv_layer2_out_V_q0;
    sc_out< sc_lv<11> > pool_layer1_out_V_address0;
    sc_out< sc_logic > pool_layer1_out_V_ce0;
    sc_out< sc_logic > pool_layer1_out_V_we0;
    sc_out< sc_lv<24> > pool_layer1_out_V_d0;
    sc_in< sc_lv<24> > pool_layer1_out_V_q0;
    sc_out< sc_lv<10> > pool_layer2_out_V_address0;
    sc_out< sc_logic > pool_layer2_out_V_ce0;
    sc_out< sc_logic > pool_layer2_out_V_we0;
    sc_out< sc_lv<24> > pool_layer2_out_V_d0;
    sc_in< sc_lv<24> > pool_layer2_out_V_q0;
    sc_out< sc_lv<10> > flatten_out_V_address0;
    sc_out< sc_logic > flatten_out_V_ce0;
    sc_out< sc_logic > flatten_out_V_we0;
    sc_out< sc_lv<24> > flatten_out_V_d0;
    sc_in< sc_lv<24> > flatten_out_V_q0;
    sc_out< sc_lv<7> > fc_layer1_out_V_address0;
    sc_out< sc_logic > fc_layer1_out_V_ce0;
    sc_out< sc_logic > fc_layer1_out_V_we0;
    sc_out< sc_lv<24> > fc_layer1_out_V_d0;
    sc_in< sc_lv<24> > fc_layer1_out_V_q0;
    sc_out< sc_lv<7> > fc_layer2_out_V_address0;
    sc_out< sc_logic > fc_layer2_out_V_ce0;
    sc_out< sc_logic > fc_layer2_out_V_we0;
    sc_out< sc_lv<24> > fc_layer2_out_V_d0;
    sc_in< sc_lv<24> > fc_layer2_out_V_q0;
    sc_out< sc_lv<4> > fc_layer3_out_V_address0;
    sc_out< sc_logic > fc_layer3_out_V_ce0;
    sc_out< sc_logic > fc_layer3_out_V_we0;
    sc_out< sc_lv<24> > fc_layer3_out_V_d0;


    // Module declarations
    nnet(sc_module_name name);
    SC_HAS_PROCESS(nnet);

    ~nnet();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    nnet_fc_layer1_weibs* fc_layer1_weights_V_U;
    nnet_fc_layer2_wejbC* fc_layer2_weights_V_U;
    nnet_fc_layer3_wekbM* fc_layer3_weights_V_U;
    conv_layer2* grp_conv_layer2_fu_323;
    conv_layer1* grp_conv_layer1_fu_335;
    pool_layer1* grp_pool_layer1_fu_347;
    pool_layer2* grp_pool_layer2_fu_355;
    flatten* grp_flatten_fu_363;
    nnet_mul_mul_24s_lbW<1,1,24,18,41>* nnet_mul_mul_24s_lbW_U19;
    nnet_mul_mul_24s_hbi<1,1,24,19,42>* nnet_mul_mul_24s_hbi_U20;
    sc_signal< sc_lv<28> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<17> > fc_layer1_weights_V_address0;
    sc_signal< sc_logic > fc_layer1_weights_V_ce0;
    sc_signal< sc_lv<18> > fc_layer1_weights_V_q0;
    sc_signal< sc_lv<14> > fc_layer2_weights_V_address0;
    sc_signal< sc_logic > fc_layer2_weights_V_ce0;
    sc_signal< sc_lv<19> > fc_layer2_weights_V_q0;
    sc_signal< sc_lv<10> > fc_layer3_weights_V_address0;
    sc_signal< sc_logic > fc_layer3_weights_V_ce0;
    sc_signal< sc_lv<20> > fc_layer3_weights_V_q0;
    sc_signal< sc_lv<7> > i_fu_377_p2;
    sc_signal< sc_lv<7> > i_reg_770;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_lv<18> > tmp_i_cast_fu_388_p1;
    sc_signal< sc_lv<18> > tmp_i_cast_reg_775;
    sc_signal< sc_lv<1> > exitcond7_i_fu_371_p2;
    sc_signal< sc_lv<7> > fc_layer1_out_V_addr_reg_780;
    sc_signal< sc_lv<10> > j_fu_398_p2;
    sc_signal< sc_lv<10> > j_reg_788;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_lv<1> > exitcond_i_fu_392_p2;
    sc_signal< sc_lv<18> > fc_layer1_weights_V_1_reg_803;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_lv<24> > flatten_out_V_load_reg_808;
    sc_signal< sc_lv<41> > p_Val2_1_fu_755_p2;
    sc_signal< sc_lv<41> > p_Val2_1_reg_813;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< sc_lv<7> > i_3_fu_511_p2;
    sc_signal< sc_lv<7> > i_3_reg_826;
    sc_signal< sc_logic > ap_CS_fsm_state17;
    sc_signal< sc_lv<14> > tmp_i9_cast_fu_522_p1;
    sc_signal< sc_lv<14> > tmp_i9_cast_reg_831;
    sc_signal< sc_lv<1> > exitcond6_i_fu_505_p2;
    sc_signal< sc_lv<7> > fc_layer2_out_V_addr_reg_836;
    sc_signal< sc_lv<7> > j_3_fu_532_p2;
    sc_signal< sc_lv<7> > j_3_reg_844;
    sc_signal< sc_logic > ap_CS_fsm_state18;
    sc_signal< sc_lv<14> > next_mul_fu_543_p2;
    sc_signal< sc_lv<14> > next_mul_reg_849;
    sc_signal< sc_lv<1> > exitcond_i1_fu_526_p2;
    sc_signal< sc_lv<19> > fc_layer2_weights_V_1_reg_864;
    sc_signal< sc_logic > ap_CS_fsm_state19;
    sc_signal< sc_lv<24> > fc_layer1_out_V_load_reg_869;
    sc_signal< sc_lv<42> > p_Val2_4_fu_761_p2;
    sc_signal< sc_lv<42> > p_Val2_4_reg_874;
    sc_signal< sc_logic > ap_CS_fsm_state20;
    sc_signal< sc_logic > ap_CS_fsm_state21;
    sc_signal< sc_lv<4> > i_4_fu_621_p2;
    sc_signal< sc_lv<4> > i_4_reg_887;
    sc_signal< sc_logic > ap_CS_fsm_state23;
    sc_signal< sc_lv<11> > tmp_i1_cast_fu_632_p1;
    sc_signal< sc_lv<11> > tmp_i1_cast_reg_892;
    sc_signal< sc_lv<1> > exitcond5_i_fu_615_p2;
    sc_signal< sc_lv<4> > fc_layer3_out_V_addr_reg_897;
    sc_signal< sc_lv<7> > j_4_fu_642_p2;
    sc_signal< sc_lv<7> > j_4_reg_905;
    sc_signal< sc_logic > ap_CS_fsm_state24;
    sc_signal< sc_lv<1> > exitcond_i2_fu_636_p2;
    sc_signal< sc_lv<20> > fc_layer3_weights_V_1_reg_920;
    sc_signal< sc_logic > ap_CS_fsm_state25;
    sc_signal< sc_lv<24> > fc_layer2_out_V_load_reg_925;
    sc_signal< sc_lv<43> > p_Val2_7_fu_699_p2;
    sc_signal< sc_lv<43> > p_Val2_7_reg_930;
    sc_signal< sc_logic > ap_CS_fsm_state26;
    sc_signal< sc_logic > ap_CS_fsm_state27;
    sc_signal< sc_logic > grp_conv_layer2_fu_323_ap_start;
    sc_signal< sc_logic > grp_conv_layer2_fu_323_ap_done;
    sc_signal< sc_logic > grp_conv_layer2_fu_323_ap_idle;
    sc_signal< sc_logic > grp_conv_layer2_fu_323_ap_ready;
    sc_signal< sc_lv<12> > grp_conv_layer2_fu_323_output_V_address0;
    sc_signal< sc_logic > grp_conv_layer2_fu_323_output_V_ce0;
    sc_signal< sc_logic > grp_conv_layer2_fu_323_output_V_we0;
    sc_signal< sc_lv<24> > grp_conv_layer2_fu_323_output_V_d0;
    sc_signal< sc_lv<11> > grp_conv_layer2_fu_323_image_V_address0;
    sc_signal< sc_logic > grp_conv_layer2_fu_323_image_V_ce0;
    sc_signal< sc_logic > grp_conv_layer1_fu_335_ap_start;
    sc_signal< sc_logic > grp_conv_layer1_fu_335_ap_done;
    sc_signal< sc_logic > grp_conv_layer1_fu_335_ap_idle;
    sc_signal< sc_logic > grp_conv_layer1_fu_335_ap_ready;
    sc_signal< sc_lv<13> > grp_conv_layer1_fu_335_output_V_address0;
    sc_signal< sc_logic > grp_conv_layer1_fu_335_output_V_ce0;
    sc_signal< sc_logic > grp_conv_layer1_fu_335_output_V_we0;
    sc_signal< sc_lv<24> > grp_conv_layer1_fu_335_output_V_d0;
    sc_signal< sc_logic > grp_pool_layer1_fu_347_ap_start;
    sc_signal< sc_logic > grp_pool_layer1_fu_347_ap_done;
    sc_signal< sc_logic > grp_pool_layer1_fu_347_ap_idle;
    sc_signal< sc_logic > grp_pool_layer1_fu_347_ap_ready;
    sc_signal< sc_lv<11> > grp_pool_layer1_fu_347_output_V_address0;
    sc_signal< sc_logic > grp_pool_layer1_fu_347_output_V_ce0;
    sc_signal< sc_logic > grp_pool_layer1_fu_347_output_V_we0;
    sc_signal< sc_lv<24> > grp_pool_layer1_fu_347_output_V_d0;
    sc_signal< sc_lv<13> > grp_pool_layer1_fu_347_image_V_address0;
    sc_signal< sc_logic > grp_pool_layer1_fu_347_image_V_ce0;
    sc_signal< sc_logic > grp_pool_layer2_fu_355_ap_start;
    sc_signal< sc_logic > grp_pool_layer2_fu_355_ap_done;
    sc_signal< sc_logic > grp_pool_layer2_fu_355_ap_idle;
    sc_signal< sc_logic > grp_pool_layer2_fu_355_ap_ready;
    sc_signal< sc_lv<10> > grp_pool_layer2_fu_355_output_V_address0;
    sc_signal< sc_logic > grp_pool_layer2_fu_355_output_V_ce0;
    sc_signal< sc_logic > grp_pool_layer2_fu_355_output_V_we0;
    sc_signal< sc_lv<24> > grp_pool_layer2_fu_355_output_V_d0;
    sc_signal< sc_lv<12> > grp_pool_layer2_fu_355_image_V_address0;
    sc_signal< sc_logic > grp_pool_layer2_fu_355_image_V_ce0;
    sc_signal< sc_logic > grp_flatten_fu_363_ap_start;
    sc_signal< sc_logic > grp_flatten_fu_363_ap_done;
    sc_signal< sc_logic > grp_flatten_fu_363_ap_idle;
    sc_signal< sc_logic > grp_flatten_fu_363_ap_ready;
    sc_signal< sc_lv<10> > grp_flatten_fu_363_output_V_address0;
    sc_signal< sc_logic > grp_flatten_fu_363_output_V_ce0;
    sc_signal< sc_logic > grp_flatten_fu_363_output_V_we0;
    sc_signal< sc_lv<24> > grp_flatten_fu_363_output_V_d0;
    sc_signal< sc_lv<10> > grp_flatten_fu_363_input_V_address0;
    sc_signal< sc_logic > grp_flatten_fu_363_input_V_ce0;
    sc_signal< sc_lv<7> > i_i_reg_207;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< sc_lv<24> > p_Val2_s_reg_218;
    sc_signal< sc_lv<10> > j_i_reg_231;
    sc_signal< sc_lv<7> > i_i8_reg_242;
    sc_signal< sc_logic > ap_CS_fsm_state22;
    sc_signal< sc_lv<24> > p_Val2_3_reg_253;
    sc_signal< sc_lv<7> > j_i1_reg_266;
    sc_signal< sc_lv<14> > phi_mul_reg_277;
    sc_signal< sc_lv<4> > i_i1_reg_288;
    sc_signal< sc_logic > ap_CS_fsm_state28;
    sc_signal< sc_lv<24> > p_Val2_6_reg_299;
    sc_signal< sc_lv<7> > j_i2_reg_312;
    sc_signal< sc_logic > ap_reg_grp_conv_layer2_fu_323_ap_start;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_logic > ap_reg_grp_conv_layer1_fu_335_ap_start;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_logic > ap_reg_grp_pool_layer1_fu_347_ap_start;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_logic > ap_reg_grp_pool_layer2_fu_355_ap_start;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_logic > ap_reg_grp_flatten_fu_363_ap_start;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<64> > tmp_i_fu_383_p1;
    sc_signal< sc_lv<64> > tmp_53_cast_fu_444_p1;
    sc_signal< sc_lv<64> > tmp_i_21_fu_404_p1;
    sc_signal< sc_lv<64> > tmp_i9_fu_517_p1;
    sc_signal< sc_lv<64> > tmp_55_cast_fu_554_p1;
    sc_signal< sc_lv<64> > tmp_i1_fu_538_p1;
    sc_signal< sc_lv<64> > tmp_i1_25_fu_627_p1;
    sc_signal< sc_lv<64> > tmp_59_cast_fu_688_p1;
    sc_signal< sc_lv<64> > tmp_i2_fu_648_p1;
    sc_signal< sc_lv<24> > a_V_i_i_cast_fu_500_p1;
    sc_signal< sc_lv<24> > a_V_i_i1_cast_fu_610_p1;
    sc_signal< sc_lv<24> > a_V_i_i2_cast_fu_750_p1;
    sc_signal< sc_lv<17> > tmp_fu_409_p3;
    sc_signal< sc_lv<13> > tmp_s_fu_421_p3;
    sc_signal< sc_lv<18> > p_shl_cast_fu_417_p1;
    sc_signal< sc_lv<18> > p_shl1_cast_fu_429_p1;
    sc_signal< sc_lv<18> > tmp_35_fu_433_p2;
    sc_signal< sc_lv<18> > tmp_36_fu_439_p2;
    sc_signal< sc_lv<44> > tmp_42_i_cast_fu_463_p1;
    sc_signal< sc_lv<44> > tmp_41_i_fu_455_p3;
    sc_signal< sc_lv<44> > p_Val2_2_fu_466_p2;
    sc_signal< sc_lv<1> > tmp_i_i_fu_486_p2;
    sc_signal< sc_lv<23> > tmp_34_fu_482_p1;
    sc_signal< sc_lv<23> > a_V_i_i_fu_492_p3;
    sc_signal< sc_lv<14> > tmp_38_fu_549_p2;
    sc_signal< sc_lv<44> > tmp_37_i_cast_fu_573_p1;
    sc_signal< sc_lv<44> > tmp_36_i_fu_565_p3;
    sc_signal< sc_lv<44> > p_Val2_5_fu_576_p2;
    sc_signal< sc_lv<1> > tmp_i_i1_fu_596_p2;
    sc_signal< sc_lv<23> > tmp_37_fu_592_p1;
    sc_signal< sc_lv<23> > a_V_i_i1_fu_602_p3;
    sc_signal< sc_lv<10> > tmp_40_fu_653_p3;
    sc_signal< sc_lv<8> > tmp_41_fu_665_p3;
    sc_signal< sc_lv<11> > p_shl3_cast_fu_673_p1;
    sc_signal< sc_lv<11> > p_shl2_cast_fu_661_p1;
    sc_signal< sc_lv<11> > tmp_42_fu_677_p2;
    sc_signal< sc_lv<11> > tmp_43_fu_683_p2;
    sc_signal< sc_lv<24> > p_Val2_7_fu_699_p0;
    sc_signal< sc_lv<20> > p_Val2_7_fu_699_p1;
    sc_signal< sc_lv<44> > tmp_32_i_cast_fu_713_p1;
    sc_signal< sc_lv<44> > tmp_31_i_fu_705_p3;
    sc_signal< sc_lv<44> > p_Val2_8_fu_716_p2;
    sc_signal< sc_lv<1> > tmp_i_i2_fu_736_p2;
    sc_signal< sc_lv<23> > tmp_39_fu_732_p1;
    sc_signal< sc_lv<23> > a_V_i_i2_fu_742_p3;
    sc_signal< sc_lv<28> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<28> ap_ST_fsm_state1;
    static const sc_lv<28> ap_ST_fsm_state2;
    static const sc_lv<28> ap_ST_fsm_state3;
    static const sc_lv<28> ap_ST_fsm_state4;
    static const sc_lv<28> ap_ST_fsm_state5;
    static const sc_lv<28> ap_ST_fsm_state6;
    static const sc_lv<28> ap_ST_fsm_state7;
    static const sc_lv<28> ap_ST_fsm_state8;
    static const sc_lv<28> ap_ST_fsm_state9;
    static const sc_lv<28> ap_ST_fsm_state10;
    static const sc_lv<28> ap_ST_fsm_state11;
    static const sc_lv<28> ap_ST_fsm_state12;
    static const sc_lv<28> ap_ST_fsm_state13;
    static const sc_lv<28> ap_ST_fsm_state14;
    static const sc_lv<28> ap_ST_fsm_state15;
    static const sc_lv<28> ap_ST_fsm_state16;
    static const sc_lv<28> ap_ST_fsm_state17;
    static const sc_lv<28> ap_ST_fsm_state18;
    static const sc_lv<28> ap_ST_fsm_state19;
    static const sc_lv<28> ap_ST_fsm_state20;
    static const sc_lv<28> ap_ST_fsm_state21;
    static const sc_lv<28> ap_ST_fsm_state22;
    static const sc_lv<28> ap_ST_fsm_state23;
    static const sc_lv<28> ap_ST_fsm_state24;
    static const sc_lv<28> ap_ST_fsm_state25;
    static const sc_lv<28> ap_ST_fsm_state26;
    static const sc_lv<28> ap_ST_fsm_state27;
    static const sc_lv<28> ap_ST_fsm_state28;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<24> ap_const_lv24_0;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<14> ap_const_lv14_0;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<7> ap_const_lv7_78;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<10> ap_const_lv10_240;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<20> ap_const_lv20_0;
    static const sc_lv<32> ap_const_lv32_2B;
    static const sc_lv<23> ap_const_lv23_0;
    static const sc_lv<7> ap_const_lv7_54;
    static const sc_lv<14> ap_const_lv14_54;
    static const sc_lv<4> ap_const_lv4_A;
    static const sc_lv<4> ap_const_lv4_1;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_a_V_i_i1_cast_fu_610_p1();
    void thread_a_V_i_i1_fu_602_p3();
    void thread_a_V_i_i2_cast_fu_750_p1();
    void thread_a_V_i_i2_fu_742_p3();
    void thread_a_V_i_i_cast_fu_500_p1();
    void thread_a_V_i_i_fu_492_p3();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state17();
    void thread_ap_CS_fsm_state18();
    void thread_ap_CS_fsm_state19();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state20();
    void thread_ap_CS_fsm_state21();
    void thread_ap_CS_fsm_state22();
    void thread_ap_CS_fsm_state23();
    void thread_ap_CS_fsm_state24();
    void thread_ap_CS_fsm_state25();
    void thread_ap_CS_fsm_state26();
    void thread_ap_CS_fsm_state27();
    void thread_ap_CS_fsm_state28();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_conv_layer1_out_V_address0();
    void thread_conv_layer1_out_V_ce0();
    void thread_conv_layer1_out_V_d0();
    void thread_conv_layer1_out_V_we0();
    void thread_conv_layer2_out_V_address0();
    void thread_conv_layer2_out_V_ce0();
    void thread_conv_layer2_out_V_d0();
    void thread_conv_layer2_out_V_we0();
    void thread_exitcond5_i_fu_615_p2();
    void thread_exitcond6_i_fu_505_p2();
    void thread_exitcond7_i_fu_371_p2();
    void thread_exitcond_i1_fu_526_p2();
    void thread_exitcond_i2_fu_636_p2();
    void thread_exitcond_i_fu_392_p2();
    void thread_fc_layer1_out_V_address0();
    void thread_fc_layer1_out_V_ce0();
    void thread_fc_layer1_out_V_d0();
    void thread_fc_layer1_out_V_we0();
    void thread_fc_layer1_weights_V_address0();
    void thread_fc_layer1_weights_V_ce0();
    void thread_fc_layer2_out_V_address0();
    void thread_fc_layer2_out_V_ce0();
    void thread_fc_layer2_out_V_d0();
    void thread_fc_layer2_out_V_we0();
    void thread_fc_layer2_weights_V_address0();
    void thread_fc_layer2_weights_V_ce0();
    void thread_fc_layer3_out_V_address0();
    void thread_fc_layer3_out_V_ce0();
    void thread_fc_layer3_out_V_d0();
    void thread_fc_layer3_out_V_we0();
    void thread_fc_layer3_weights_V_address0();
    void thread_fc_layer3_weights_V_ce0();
    void thread_flatten_out_V_address0();
    void thread_flatten_out_V_ce0();
    void thread_flatten_out_V_d0();
    void thread_flatten_out_V_we0();
    void thread_grp_conv_layer1_fu_335_ap_start();
    void thread_grp_conv_layer2_fu_323_ap_start();
    void thread_grp_flatten_fu_363_ap_start();
    void thread_grp_pool_layer1_fu_347_ap_start();
    void thread_grp_pool_layer2_fu_355_ap_start();
    void thread_i_3_fu_511_p2();
    void thread_i_4_fu_621_p2();
    void thread_i_fu_377_p2();
    void thread_j_3_fu_532_p2();
    void thread_j_4_fu_642_p2();
    void thread_j_fu_398_p2();
    void thread_next_mul_fu_543_p2();
    void thread_p_Val2_2_fu_466_p2();
    void thread_p_Val2_5_fu_576_p2();
    void thread_p_Val2_7_fu_699_p0();
    void thread_p_Val2_7_fu_699_p1();
    void thread_p_Val2_7_fu_699_p2();
    void thread_p_Val2_8_fu_716_p2();
    void thread_p_shl1_cast_fu_429_p1();
    void thread_p_shl2_cast_fu_661_p1();
    void thread_p_shl3_cast_fu_673_p1();
    void thread_p_shl_cast_fu_417_p1();
    void thread_pool_layer1_out_V_address0();
    void thread_pool_layer1_out_V_ce0();
    void thread_pool_layer1_out_V_d0();
    void thread_pool_layer1_out_V_we0();
    void thread_pool_layer2_out_V_address0();
    void thread_pool_layer2_out_V_ce0();
    void thread_pool_layer2_out_V_d0();
    void thread_pool_layer2_out_V_we0();
    void thread_tmp_31_i_fu_705_p3();
    void thread_tmp_32_i_cast_fu_713_p1();
    void thread_tmp_34_fu_482_p1();
    void thread_tmp_35_fu_433_p2();
    void thread_tmp_36_fu_439_p2();
    void thread_tmp_36_i_fu_565_p3();
    void thread_tmp_37_fu_592_p1();
    void thread_tmp_37_i_cast_fu_573_p1();
    void thread_tmp_38_fu_549_p2();
    void thread_tmp_39_fu_732_p1();
    void thread_tmp_40_fu_653_p3();
    void thread_tmp_41_fu_665_p3();
    void thread_tmp_41_i_fu_455_p3();
    void thread_tmp_42_fu_677_p2();
    void thread_tmp_42_i_cast_fu_463_p1();
    void thread_tmp_43_fu_683_p2();
    void thread_tmp_53_cast_fu_444_p1();
    void thread_tmp_55_cast_fu_554_p1();
    void thread_tmp_59_cast_fu_688_p1();
    void thread_tmp_fu_409_p3();
    void thread_tmp_i1_25_fu_627_p1();
    void thread_tmp_i1_cast_fu_632_p1();
    void thread_tmp_i1_fu_538_p1();
    void thread_tmp_i2_fu_648_p1();
    void thread_tmp_i9_cast_fu_522_p1();
    void thread_tmp_i9_fu_517_p1();
    void thread_tmp_i_21_fu_404_p1();
    void thread_tmp_i_cast_fu_388_p1();
    void thread_tmp_i_fu_383_p1();
    void thread_tmp_i_i1_fu_596_p2();
    void thread_tmp_i_i2_fu_736_p2();
    void thread_tmp_i_i_fu_486_p2();
    void thread_tmp_s_fu_421_p3();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
