#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Jan 24 09:46:53 2021
# Process ID: 7840
# Current directory: D:/vivado_prj/base/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1016 D:\vivado_prj\base\project_1\project_1.xpr
# Log file: D:/vivado_prj/base/project_1/vivado.log
# Journal file: D:/vivado_prj/base/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/vivado_prj/base/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'base_m07_regslice_16_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'base_m08_regslice_14_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'base_s00_regslice_15_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'base_m02_regslice_15_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'base_m04_regslice_15_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'base_m03_regslice_16_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'base_m00_regslice_15_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'base_m06_regslice_15_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'base_m03_regslice_15_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'base_m07_regslice_15_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'base_m08_regslice_13_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'base_m00_regslice_16_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'base_m09_regslice_14_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'base_m01_regslice_16_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'base_m05_regslice_16_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'base_m01_regslice_15_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'base_m04_regslice_16_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'base_m05_regslice_15_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'base_m02_regslice_16_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'base_m06_regslice_16_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'base_s00_regslice_16_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'base_m09_regslice_13_synth_1' not found
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/vivado_prj/base/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Xilinx/Vitis_Libraries-2020.2_update1/vision/L1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [Project 1-533] File 'D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_s06_mmu_0/ip/base_m07_regslice_16/base_m07_regslice_16.xci' could not be found in the subdesign 'D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/base.bd', but fileset 'base_m07_regslice_16' still exists. The fileset and corresponding run(s) will be deleted the next time top-level synthesis is run.
WARNING: [Project 1-533] File 'D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_s06_mmu_0/ip/base_m08_regslice_14/base_m08_regslice_14.xci' could not be found in the subdesign 'D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/base.bd', but fileset 'base_m08_regslice_14' still exists. The fileset and corresponding run(s) will be deleted the next time top-level synthesis is run.
WARNING: [Project 1-533] File 'D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_s06_mmu_0/ip/base_s00_regslice_15/base_s00_regslice_15.xci' could not be found in the subdesign 'D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/base.bd', but fileset 'base_s00_regslice_15' still exists. The fileset and corresponding run(s) will be deleted the next time top-level synthesis is run.
WARNING: [Project 1-533] File 'D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_s06_mmu_0/ip/base_m02_regslice_15/base_m02_regslice_15.xci' could not be found in the subdesign 'D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/base.bd', but fileset 'base_m02_regslice_15' still exists. The fileset and corresponding run(s) will be deleted the next time top-level synthesis is run.
WARNING: [Project 1-533] File 'D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_s06_mmu_0/ip/base_m04_regslice_15/base_m04_regslice_15.xci' could not be found in the subdesign 'D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/base.bd', but fileset 'base_m04_regslice_15' still exists. The fileset and corresponding run(s) will be deleted the next time top-level synthesis is run.
WARNING: [Project 1-533] File 'D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_s06_mmu_0/ip/base_m03_regslice_16/base_m03_regslice_16.xci' could not be found in the subdesign 'D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/base.bd', but fileset 'base_m03_regslice_16' still exists. The fileset and corresponding run(s) will be deleted the next time top-level synthesis is run.
WARNING: [Project 1-533] File 'D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_s06_mmu_0/ip/base_m00_regslice_15/base_m00_regslice_15.xci' could not be found in the subdesign 'D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/base.bd', but fileset 'base_m00_regslice_15' still exists. The fileset and corresponding run(s) will be deleted the next time top-level synthesis is run.
WARNING: [Project 1-533] File 'D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_s06_mmu_0/ip/base_m06_regslice_15/base_m06_regslice_15.xci' could not be found in the subdesign 'D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/base.bd', but fileset 'base_m06_regslice_15' still exists. The fileset and corresponding run(s) will be deleted the next time top-level synthesis is run.
WARNING: [Project 1-533] File 'D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_s06_mmu_0/ip/base_m03_regslice_15/base_m03_regslice_15.xci' could not be found in the subdesign 'D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/base.bd', but fileset 'base_m03_regslice_15' still exists. The fileset and corresponding run(s) will be deleted the next time top-level synthesis is run.
WARNING: [Project 1-533] File 'D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_s06_mmu_0/ip/base_m07_regslice_15/base_m07_regslice_15.xci' could not be found in the subdesign 'D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/base.bd', but fileset 'base_m07_regslice_15' still exists. The fileset and corresponding run(s) will be deleted the next time top-level synthesis is run.
WARNING: [Project 1-533] File 'D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_s06_mmu_0/ip/base_m08_regslice_13/base_m08_regslice_13.xci' could not be found in the subdesign 'D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/base.bd', but fileset 'base_m08_regslice_13' still exists. The fileset and corresponding run(s) will be deleted the next time top-level synthesis is run.
WARNING: [Project 1-533] File 'D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_s06_mmu_0/ip/base_m00_regslice_16/base_m00_regslice_16.xci' could not be found in the subdesign 'D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/base.bd', but fileset 'base_m00_regslice_16' still exists. The fileset and corresponding run(s) will be deleted the next time top-level synthesis is run.
WARNING: [Project 1-533] File 'D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_s06_mmu_0/ip/base_m09_regslice_14/base_m09_regslice_14.xci' could not be found in the subdesign 'D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/base.bd', but fileset 'base_m09_regslice_14' still exists. The fileset and corresponding run(s) will be deleted the next time top-level synthesis is run.
WARNING: [Project 1-533] File 'D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_s06_mmu_0/ip/base_m01_regslice_16/base_m01_regslice_16.xci' could not be found in the subdesign 'D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/base.bd', but fileset 'base_m01_regslice_16' still exists. The fileset and corresponding run(s) will be deleted the next time top-level synthesis is run.
WARNING: [Project 1-533] File 'D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_s06_mmu_0/ip/base_m05_regslice_16/base_m05_regslice_16.xci' could not be found in the subdesign 'D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/base.bd', but fileset 'base_m05_regslice_16' still exists. The fileset and corresponding run(s) will be deleted the next time top-level synthesis is run.
WARNING: [Project 1-533] File 'D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_s06_mmu_0/ip/base_m01_regslice_15/base_m01_regslice_15.xci' could not be found in the subdesign 'D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/base.bd', but fileset 'base_m01_regslice_15' still exists. The fileset and corresponding run(s) will be deleted the next time top-level synthesis is run.
WARNING: [Project 1-533] File 'D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_s06_mmu_0/ip/base_m04_regslice_16/base_m04_regslice_16.xci' could not be found in the subdesign 'D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/base.bd', but fileset 'base_m04_regslice_16' still exists. The fileset and corresponding run(s) will be deleted the next time top-level synthesis is run.
WARNING: [Project 1-533] File 'D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_s06_mmu_0/ip/base_m05_regslice_15/base_m05_regslice_15.xci' could not be found in the subdesign 'D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/base.bd', but fileset 'base_m05_regslice_15' still exists. The fileset and corresponding run(s) will be deleted the next time top-level synthesis is run.
WARNING: [Project 1-533] File 'D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_s06_mmu_0/ip/base_m02_regslice_16/base_m02_regslice_16.xci' could not be found in the subdesign 'D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/base.bd', but fileset 'base_m02_regslice_16' still exists. The fileset and corresponding run(s) will be deleted the next time top-level synthesis is run.
WARNING: [Project 1-533] File 'D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_s06_mmu_0/ip/base_m06_regslice_16/base_m06_regslice_16.xci' could not be found in the subdesign 'D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/base.bd', but fileset 'base_m06_regslice_16' still exists. The fileset and corresponding run(s) will be deleted the next time top-level synthesis is run.
WARNING: [Project 1-533] File 'D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_s06_mmu_0/ip/base_s00_regslice_16/base_s00_regslice_16.xci' could not be found in the subdesign 'D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/base.bd', but fileset 'base_s00_regslice_16' still exists. The fileset and corresponding run(s) will be deleted the next time top-level synthesis is run.
WARNING: [Project 1-533] File 'D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_s06_mmu_0/ip/base_m09_regslice_13/base_m09_regslice_13.xci' could not be found in the subdesign 'D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/base.bd', but fileset 'base_m09_regslice_13' still exists. The fileset and corresponding run(s) will be deleted the next time top-level synthesis is run.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1234.648 ; gain = 87.176
update_compile_order -fileset sources_1
reset_run base_v_vid_in_axi4s_0_0_synth_1
reset_run base_rst_ps7_0_fclk0_0_synth_1
reset_run base_rst_ps7_0_fclk1_0_synth_1
reset_run base_xbar_11_synth_1
reset_run base_axis_register_slice_0_1_synth_1
reset_run base_v_axi4s_vid_out_0_0_synth_1
reset_run base_vtc_out_0_synth_1
reset_run base_axi_vdma_0_synth_1
reset_run base_vtc_in_0_synth_1
reset_run base_axis_register_slice_0_0_synth_1
reset_run base_xbar_13_synth_1
reset_run base_ps7_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 20
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
INFO: [BD 41-1662] The design 'base.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-1356] Slave segment </img_processing/threshold_accel_0/s_axi_control/Reg> is not assigned into address space </ps7_0/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </img_processing/threshold_accel_0/s_axi_control_r/Reg> is not assigned into address space </ps7_0/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </img_processing/dilation_accel_0/s_axi_control/Reg> is not assigned into address space </ps7_0/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </ps7_0/S_AXI_HP2/HP2_DDR_LOWOCM> is not assigned into address space </img_processing/dilation_accel_0/Data_m_axi_gmem1>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </ps7_0/S_AXI_HP2/HP2_DDR_LOWOCM> is not assigned into address space </img_processing/dilation_accel_0/Data_m_axi_gmem2>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </ps7_0/S_AXI_HP2/HP2_DDR_LOWOCM> is not assigned into address space </img_processing/dilation_accel_0/Data_m_axi_gmem3>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </ps7_0/S_AXI_HP2/HP2_DDR_LOWOCM> is not assigned into address space </img_processing/resize_accel_0/Data_m_axi_gmem1>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </ps7_0/S_AXI_HP2/HP2_DDR_LOWOCM> is not assigned into address space </img_processing/resize_accel_0/Data_m_axi_gmem2>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </ps7_0/S_AXI_HP2/HP2_DDR_LOWOCM> is not assigned into address space </img_processing/threshold_accel_0/Data_m_axi_gmem1>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </ps7_0/S_AXI_HP2/HP2_DDR_LOWOCM> is not assigned into address space </img_processing/threshold_accel_0/Data_m_axi_gmem2>. Please use Address Editor to either assign or exclude it.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/video/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/video/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/video/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/video/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/gesture/axi_interconnect_0/m00_couplers/auto_pc/m_axi_rid'(2) to pin: '/gesture/axi_interconnect_0/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/gesture/axi_interconnect_0/m00_couplers/auto_pc/m_axi_bid'(2) to pin: '/gesture/axi_interconnect_0/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/img_processing/axi_interconnect_0/m00_couplers/auto_pc/m_axi_rid'(3) to pin: '/img_processing/axi_interconnect_0/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/img_processing/axi_interconnect_0/m00_couplers/auto_pc/m_axi_bid'(3) to pin: '/img_processing/axi_interconnect_0/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/img_processing/axi_interconnect_0/s03_mmu/s_axi_arlock'(1) to pin: '/img_processing/axi_interconnect_0/S03_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/img_processing/axi_interconnect_0/s03_mmu/s_axi_awlock'(1) to pin: '/img_processing/axi_interconnect_0/S03_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/img_processing/axi_interconnect_0/s05_mmu/s_axi_arlock'(1) to pin: '/img_processing/axi_interconnect_0/S05_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/img_processing/axi_interconnect_0/s05_mmu/s_axi_awlock'(1) to pin: '/img_processing/axi_interconnect_0/S05_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/img_processing/axi_interconnect_0/s06_mmu/s_axi_arlock'(1) to pin: '/img_processing/axi_interconnect_0/S06_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/img_processing/axi_interconnect_0/s06_mmu/s_axi_awlock'(1) to pin: '/img_processing/axi_interconnect_0/S06_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/img_processing/axi_interconnect_0/s04_mmu/s_axi_arlock'(1) to pin: '/img_processing/axi_interconnect_0/S04_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/img_processing/axi_interconnect_0/s04_mmu/s_axi_awlock'(1) to pin: '/img_processing/axi_interconnect_0/S04_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/img_processing/axi_interconnect_0/s00_mmu/s_axi_arlock'(1) to pin: '/img_processing/axi_interconnect_0/S00_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/img_processing/axi_interconnect_0/s00_mmu/s_axi_awlock'(1) to pin: '/img_processing/axi_interconnect_0/S00_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/img_processing/axi_interconnect_0/s01_mmu/s_axi_arlock'(1) to pin: '/img_processing/axi_interconnect_0/S01_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/img_processing/axi_interconnect_0/s01_mmu/s_axi_awlock'(1) to pin: '/img_processing/axi_interconnect_0/S01_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/img_processing/axi_interconnect_0/s02_mmu/s_axi_arlock'(1) to pin: '/img_processing/axi_interconnect_0/S02_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/img_processing/axi_interconnect_0/s02_mmu/s_axi_awlock'(1) to pin: '/img_processing/axi_interconnect_0/S02_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0/S_AXI_HP0_WID'(6) to pin: '/video/M_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0/S_AXI_HP0_ARID'(6) to pin: '/video/M_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0/S_AXI_HP0_AWID'(6) to pin: '/video/M_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0/S_AXI_HP1_AWID'(6) to pin: '/gesture/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0/S_AXI_HP1_ARID'(6) to pin: '/gesture/M00_AXI_arid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0/S_AXI_HP1_WID'(6) to pin: '/gesture/M00_AXI_wid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0/S_AXI_HP2_WID'(6) to pin: '/img_processing/M00_AXI_wid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0/S_AXI_HP2_ARID'(6) to pin: '/img_processing/M00_AXI_arid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0/S_AXI_HP2_AWID'(6) to pin: '/img_processing/M00_AXI_awid'(3) - Only lower order bits will be connected.
VHDL Output written to : D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/video/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/video/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/video/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/video/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/gesture/axi_interconnect_0/m00_couplers/auto_pc/m_axi_rid'(2) to pin: '/gesture/axi_interconnect_0/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/gesture/axi_interconnect_0/m00_couplers/auto_pc/m_axi_bid'(2) to pin: '/gesture/axi_interconnect_0/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/img_processing/axi_interconnect_0/m00_couplers/auto_pc/m_axi_rid'(3) to pin: '/img_processing/axi_interconnect_0/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/img_processing/axi_interconnect_0/m00_couplers/auto_pc/m_axi_bid'(3) to pin: '/img_processing/axi_interconnect_0/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/img_processing/axi_interconnect_0/s03_mmu/s_axi_arlock'(1) to pin: '/img_processing/axi_interconnect_0/S03_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/img_processing/axi_interconnect_0/s03_mmu/s_axi_awlock'(1) to pin: '/img_processing/axi_interconnect_0/S03_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/img_processing/axi_interconnect_0/s05_mmu/s_axi_arlock'(1) to pin: '/img_processing/axi_interconnect_0/S05_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/img_processing/axi_interconnect_0/s05_mmu/s_axi_awlock'(1) to pin: '/img_processing/axi_interconnect_0/S05_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/img_processing/axi_interconnect_0/s06_mmu/s_axi_arlock'(1) to pin: '/img_processing/axi_interconnect_0/S06_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/img_processing/axi_interconnect_0/s06_mmu/s_axi_awlock'(1) to pin: '/img_processing/axi_interconnect_0/S06_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/img_processing/axi_interconnect_0/s04_mmu/s_axi_arlock'(1) to pin: '/img_processing/axi_interconnect_0/S04_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/img_processing/axi_interconnect_0/s04_mmu/s_axi_awlock'(1) to pin: '/img_processing/axi_interconnect_0/S04_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/img_processing/axi_interconnect_0/s00_mmu/s_axi_arlock'(1) to pin: '/img_processing/axi_interconnect_0/S00_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/img_processing/axi_interconnect_0/s00_mmu/s_axi_awlock'(1) to pin: '/img_processing/axi_interconnect_0/S00_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/img_processing/axi_interconnect_0/s01_mmu/s_axi_arlock'(1) to pin: '/img_processing/axi_interconnect_0/S01_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/img_processing/axi_interconnect_0/s01_mmu/s_axi_awlock'(1) to pin: '/img_processing/axi_interconnect_0/S01_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/img_processing/axi_interconnect_0/s02_mmu/s_axi_arlock'(1) to pin: '/img_processing/axi_interconnect_0/S02_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/img_processing/axi_interconnect_0/s02_mmu/s_axi_awlock'(1) to pin: '/img_processing/axi_interconnect_0/S02_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0/S_AXI_HP0_WID'(6) to pin: '/video/M_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0/S_AXI_HP0_ARID'(6) to pin: '/video/M_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0/S_AXI_HP0_AWID'(6) to pin: '/video/M_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0/S_AXI_HP1_AWID'(6) to pin: '/gesture/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0/S_AXI_HP1_ARID'(6) to pin: '/gesture/M00_AXI_arid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0/S_AXI_HP1_WID'(6) to pin: '/gesture/M00_AXI_wid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0/S_AXI_HP2_WID'(6) to pin: '/img_processing/M00_AXI_wid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0/S_AXI_HP2_ARID'(6) to pin: '/img_processing/M00_AXI_arid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0/S_AXI_HP2_AWID'(6) to pin: '/img_processing/M00_AXI_awid'(3) - Only lower order bits will be connected.
VHDL Output written to : D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/sim/base.v
VHDL Output written to : D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/hdl/base_wrapper.v
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP1'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP2'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_fclk0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_fclk1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_axi_vdma_0/base_axi_vdma_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/axi_vdma .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/hdmi_in/axis_register_slice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/hdmi_in/frontend/v_vid_in_axi4s_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/hdmi_in/frontend/vtc_in .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/hdmi_out/axis_register_slice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/hdmi_out/frontend/v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/hdmi_out/frontend/vtc_out .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block gesture/axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block gesture/axi_dma_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block gesture/axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block img_processing/resize_accel_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block img_processing/axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block img_processing/dilation_accel_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block img_processing/threshold_accel_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/axi_interconnect_0/s00_couplers/s00_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_pc_0/base_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/axi_interconnect_0/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/axi_interconnect_0/m00_couplers/m00_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/axi_interconnect_0/m01_couplers/m01_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_cc_0/base_auto_cc_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/axi_interconnect_0/m01_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/axi_interconnect_0/m02_couplers/m02_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_cc_1/base_auto_cc_1_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/axi_interconnect_0/m02_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/axi_interconnect_0/m03_couplers/m03_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/axi_interconnect_0/m04_couplers/m04_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/axi_interconnect_0/m05_couplers/m05_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/axi_interconnect_0/m06_couplers/m06_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_cc_2/base_auto_cc_2_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/axi_interconnect_0/m06_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/axi_interconnect_0/m07_couplers/m07_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_cc_3/base_auto_cc_3_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/axi_interconnect_0/m07_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/axi_interconnect_0/m08_couplers/m08_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/axi_interconnect_0/m09_couplers/m09_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_us_0/base_auto_us_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_pc_1/base_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/axi_mem_intercon/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/s00_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_pc_13/base_auto_pc_13_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m00_couplers/m00_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_pc_2/base_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m01_couplers/m01_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m02_couplers/m02_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_pc_3/base_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m02_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m03_couplers/m03_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_pc_4/base_auto_pc_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m03_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m04_couplers/m04_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_pc_5/base_auto_pc_5_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m04_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m05_couplers/m05_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_pc_6/base_auto_pc_6_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m05_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m06_couplers/m06_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_pc_7/base_auto_pc_7_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m06_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m07_couplers/m07_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_pc_8/base_auto_pc_8_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m07_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m08_couplers/m08_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_pc_9/base_auto_pc_9_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m08_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m09_couplers/m09_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_pc_10/base_auto_pc_10_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m09_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_pc_11/base_auto_pc_11_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m10_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_pc_12/base_auto_pc_12_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m11_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_mmu .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_us_1/base_auto_us_1_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block gesture/axi_interconnect_0/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_us_2/base_auto_us_2_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block gesture/axi_interconnect_0/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_us_3/base_auto_us_3_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block gesture/axi_interconnect_0/s02_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_pc_14/base_auto_pc_14_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block gesture/axi_interconnect_0/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_us_4/base_auto_us_4_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block img_processing/axi_interconnect_0/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_us_5/base_auto_us_5_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block img_processing/axi_interconnect_0/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_us_6/base_auto_us_6_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block img_processing/axi_interconnect_0/s02_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_us_7/base_auto_us_7_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block img_processing/axi_interconnect_0/s03_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_us_8/base_auto_us_8_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block img_processing/axi_interconnect_0/s04_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_us_9/base_auto_us_9_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block img_processing/axi_interconnect_0/s05_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_us_10/base_auto_us_10_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block img_processing/axi_interconnect_0/s06_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_pc_15/base_auto_pc_15_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block img_processing/axi_interconnect_0/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block img_processing/axi_interconnect_0/s00_mmu .
INFO: [BD 41-1029] Generation completed for the IP Integrator block img_processing/axi_interconnect_0/s01_mmu .
INFO: [BD 41-1029] Generation completed for the IP Integrator block img_processing/axi_interconnect_0/s02_mmu .
INFO: [BD 41-1029] Generation completed for the IP Integrator block img_processing/axi_interconnect_0/s03_mmu .
INFO: [BD 41-1029] Generation completed for the IP Integrator block img_processing/axi_interconnect_0/s04_mmu .
INFO: [BD 41-1029] Generation completed for the IP Integrator block img_processing/axi_interconnect_0/s05_mmu .
INFO: [BD 41-1029] Generation completed for the IP Integrator block img_processing/axi_interconnect_0/s06_mmu .
Exporting to file D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/hw_handoff/base.hwh
Generated Block Design Tcl file D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/hw_handoff/base_bd.tcl
Generated Hardware Definition File D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_auto_cc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_auto_cc_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_auto_cc_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_auto_cc_3
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_auto_pc_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_auto_pc_10
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_auto_pc_11
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_auto_pc_12
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_auto_pc_13
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_auto_pc_14
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_auto_pc_15
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_auto_pc_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_auto_pc_3
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_auto_pc_4
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_auto_pc_5
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_auto_pc_6
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_auto_pc_7
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_auto_pc_8
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_auto_pc_9
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_auto_us_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_auto_us_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_auto_us_10
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_auto_us_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_auto_us_3
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_auto_us_4
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_auto_us_5
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_auto_us_6
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_auto_us_7
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_auto_us_8
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_auto_us_9
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_dilation_accel_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_m00_regslice_17
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_m00_regslice_18
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_m01_regslice_17
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_m01_regslice_18
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_m02_regslice_17
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_m02_regslice_18
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_m03_regslice_17
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_m03_regslice_18
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_m04_regslice_17
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_m04_regslice_18
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_m05_regslice_17
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_m05_regslice_18
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_m06_regslice_17
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_m06_regslice_18
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_m07_regslice_17
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_m07_regslice_18
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_m08_regslice_15
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_m08_regslice_16
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_m09_regslice_15
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_m09_regslice_16
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_ps7_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_resize_accel_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_s00_mmu_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_s00_mmu_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_s00_regslice_17
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_s00_regslice_18
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_s01_mmu_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_s02_mmu_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_s03_mmu_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_s04_mmu_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_s05_mmu_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_s06_mmu_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_threshold_accel_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_xbar_13
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_xbar_15
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP base_threshold_accel_0_0, cache-ID = 465835c6aa5eb764; cache size = 68.907 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP base_dilation_accel_0_0, cache-ID = 71d808092be5d716; cache size = 68.907 MB.
[Sun Jan 24 09:48:20 2021] Launched base_v_vid_in_axi4s_0_0_synth_1, base_rst_ps7_0_fclk0_0_synth_1, base_rst_ps7_0_fclk1_0_synth_1, base_xbar_11_synth_1, base_axis_register_slice_0_1_synth_1, base_v_axi4s_vid_out_0_0_synth_1, base_vtc_out_0_synth_1, base_axi_vdma_0_synth_1, base_vtc_in_0_synth_1, base_axis_register_slice_0_0_synth_1, base_xbar_13_synth_1, base_ps7_0_0_synth_1, base_xbar_15_synth_1, base_m07_regslice_17_synth_1, base_auto_us_3_synth_1, base_m08_regslice_15_synth_1, base_auto_pc_12_synth_1, base_auto_us_9_synth_1, base_s00_mmu_1_synth_1, base_auto_us_7_synth_1, base_s03_mmu_0_synth_1, base_auto_pc_6_synth_1, base_auto_us_5_synth_1, base_auto_us_6_synth_1, base_auto_us_2_synth_1, base_auto_us_4_synth_1, base_s01_mmu_0_synth_1, base_auto_us_8_synth_1, base_m06_regslice_17_synth_1, base_auto_pc_7_synth_1, base_auto_pc_8_synth_1, base_auto_pc_9_synth_1, base_s02_mmu_0_synth_1, base_s04_mmu_0_synth_1, base_auto_pc_10_synth_1, base_m05_regslice_17_synth_1, base_auto_pc_11_synth_1, base_auto_us_1_synth_1, base_s00_mmu_0_synth_1, base_auto_pc_14_synth_1, base_auto_pc_15_synth_1, base_s05_mmu_0_synth_1, base_m09_regslice_15_synth_1, base_s06_mmu_0_synth_1, base_auto_us_10_synth_1, base_auto_cc_0_synth_1, base_auto_pc_13_synth_1, base_auto_pc_2_synth_1, base_s00_regslice_17_synth_1, base_m01_regslice_17_synth_1, base_auto_cc_3_synth_1, base_auto_pc_3_synth_1, base_m09_regslice_16_synth_1, base_m05_regslice_18_synth_1, base_m07_regslice_18_synth_1, base_s00_regslice_18_synth_1, base_m02_regslice_18_synth_1, base_m02_regslice_17_synth_1, base_m00_regslice_17_synth_1, base_m03_regslice_17_synth_1, base_auto_cc_1_synth_1, base_auto_pc_4_synth_1, base_m04_regslice_17_synth_1, base_m00_regslice_18_synth_1, base_auto_pc_5_synth_1, base_resize_accel_0_0_synth_1, base_auto_cc_2_synth_1, base_m04_regslice_18_synth_1, base_m01_regslice_18_synth_1, base_m03_regslice_18_synth_1, base_auto_pc_1_synth_1, base_auto_pc_0_synth_1, base_m06_regslice_18_synth_1, base_m08_regslice_16_synth_1, base_auto_us_0_synth_1, synth_1...
Run output will be captured here:
base_v_vid_in_axi4s_0_0_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_v_vid_in_axi4s_0_0_synth_1/runme.log
base_rst_ps7_0_fclk0_0_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_rst_ps7_0_fclk0_0_synth_1/runme.log
base_rst_ps7_0_fclk1_0_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_rst_ps7_0_fclk1_0_synth_1/runme.log
base_xbar_11_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_xbar_11_synth_1/runme.log
base_axis_register_slice_0_1_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_axis_register_slice_0_1_synth_1/runme.log
base_v_axi4s_vid_out_0_0_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_v_axi4s_vid_out_0_0_synth_1/runme.log
base_vtc_out_0_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_vtc_out_0_synth_1/runme.log
base_axi_vdma_0_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_axi_vdma_0_synth_1/runme.log
base_vtc_in_0_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_vtc_in_0_synth_1/runme.log
base_axis_register_slice_0_0_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_axis_register_slice_0_0_synth_1/runme.log
base_xbar_13_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_xbar_13_synth_1/runme.log
base_ps7_0_0_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_ps7_0_0_synth_1/runme.log
base_xbar_15_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_xbar_15_synth_1/runme.log
base_m07_regslice_17_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_m07_regslice_17_synth_1/runme.log
base_auto_us_3_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_auto_us_3_synth_1/runme.log
base_m08_regslice_15_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_m08_regslice_15_synth_1/runme.log
base_auto_pc_12_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_auto_pc_12_synth_1/runme.log
base_auto_us_9_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_auto_us_9_synth_1/runme.log
base_s00_mmu_1_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_s00_mmu_1_synth_1/runme.log
base_auto_us_7_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_auto_us_7_synth_1/runme.log
base_s03_mmu_0_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_s03_mmu_0_synth_1/runme.log
base_auto_pc_6_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_auto_pc_6_synth_1/runme.log
base_auto_us_5_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_auto_us_5_synth_1/runme.log
base_auto_us_6_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_auto_us_6_synth_1/runme.log
base_auto_us_2_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_auto_us_2_synth_1/runme.log
base_auto_us_4_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_auto_us_4_synth_1/runme.log
base_s01_mmu_0_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_s01_mmu_0_synth_1/runme.log
base_auto_us_8_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_auto_us_8_synth_1/runme.log
base_m06_regslice_17_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_m06_regslice_17_synth_1/runme.log
base_auto_pc_7_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_auto_pc_7_synth_1/runme.log
base_auto_pc_8_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_auto_pc_8_synth_1/runme.log
base_auto_pc_9_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_auto_pc_9_synth_1/runme.log
base_s02_mmu_0_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_s02_mmu_0_synth_1/runme.log
base_s04_mmu_0_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_s04_mmu_0_synth_1/runme.log
base_auto_pc_10_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_auto_pc_10_synth_1/runme.log
base_m05_regslice_17_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_m05_regslice_17_synth_1/runme.log
base_auto_pc_11_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_auto_pc_11_synth_1/runme.log
base_auto_us_1_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_auto_us_1_synth_1/runme.log
base_s00_mmu_0_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_s00_mmu_0_synth_1/runme.log
base_auto_pc_14_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_auto_pc_14_synth_1/runme.log
base_auto_pc_15_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_auto_pc_15_synth_1/runme.log
base_s05_mmu_0_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_s05_mmu_0_synth_1/runme.log
base_m09_regslice_15_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_m09_regslice_15_synth_1/runme.log
base_s06_mmu_0_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_s06_mmu_0_synth_1/runme.log
base_auto_us_10_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_auto_us_10_synth_1/runme.log
base_auto_cc_0_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_auto_cc_0_synth_1/runme.log
base_auto_pc_13_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_auto_pc_13_synth_1/runme.log
base_auto_pc_2_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_auto_pc_2_synth_1/runme.log
base_s00_regslice_17_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_s00_regslice_17_synth_1/runme.log
base_m01_regslice_17_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_m01_regslice_17_synth_1/runme.log
base_auto_cc_3_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_auto_cc_3_synth_1/runme.log
base_auto_pc_3_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_auto_pc_3_synth_1/runme.log
base_m09_regslice_16_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_m09_regslice_16_synth_1/runme.log
base_m05_regslice_18_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_m05_regslice_18_synth_1/runme.log
base_m07_regslice_18_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_m07_regslice_18_synth_1/runme.log
base_s00_regslice_18_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_s00_regslice_18_synth_1/runme.log
base_m02_regslice_18_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_m02_regslice_18_synth_1/runme.log
base_m02_regslice_17_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_m02_regslice_17_synth_1/runme.log
base_m00_regslice_17_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_m00_regslice_17_synth_1/runme.log
base_m03_regslice_17_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_m03_regslice_17_synth_1/runme.log
base_auto_cc_1_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_auto_cc_1_synth_1/runme.log
base_auto_pc_4_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_auto_pc_4_synth_1/runme.log
base_m04_regslice_17_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_m04_regslice_17_synth_1/runme.log
base_m00_regslice_18_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_m00_regslice_18_synth_1/runme.log
base_auto_pc_5_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_auto_pc_5_synth_1/runme.log
base_resize_accel_0_0_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_resize_accel_0_0_synth_1/runme.log
base_auto_cc_2_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_auto_cc_2_synth_1/runme.log
base_m04_regslice_18_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_m04_regslice_18_synth_1/runme.log
base_m01_regslice_18_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_m01_regslice_18_synth_1/runme.log
base_m03_regslice_18_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_m03_regslice_18_synth_1/runme.log
base_auto_pc_1_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_auto_pc_1_synth_1/runme.log
base_auto_pc_0_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_auto_pc_0_synth_1/runme.log
base_m06_regslice_18_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_m06_regslice_18_synth_1/runme.log
base_m08_regslice_16_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_m08_regslice_16_synth_1/runme.log
base_auto_us_0_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_auto_us_0_synth_1/runme.log
synth_1: D:/vivado_prj/base/project_1/project_1.runs/synth_1/runme.log
[Sun Jan 24 09:48:37 2021] Launched impl_1...
Run output will be captured here: D:/vivado_prj/base/project_1/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:06 ; elapsed = 00:01:11 . Memory (MB): peak = 1880.887 ; gain = 525.820
reset_run synth_1
reset_run base_axis_register_slice_0_0_synth_1
reset_run base_auto_us_7_synth_1
reset_run base_s03_mmu_0_synth_1
reset_run base_auto_pc_6_synth_1
reset_run base_auto_us_5_synth_1
reset_run base_auto_us_6_synth_1
reset_run base_auto_us_2_synth_1
reset_run base_auto_us_4_synth_1
reset_run base_s01_mmu_0_synth_1
reset_run base_auto_us_8_synth_1
reset_run base_auto_pc_7_synth_1
reset_run base_auto_pc_8_synth_1
reset_run base_auto_pc_9_synth_1
reset_run base_s02_mmu_0_synth_1
reset_run base_s04_mmu_0_synth_1
reset_run base_auto_pc_10_synth_1
reset_run base_m05_regslice_17_synth_1
reset_run base_auto_pc_11_synth_1
reset_run base_s05_mmu_0_synth_1
reset_run base_s06_mmu_0_synth_1
reset_run base_auto_us_10_synth_1
reset_run base_auto_pc_2_synth_1
reset_run base_m01_regslice_17_synth_1
reset_run base_auto_cc_3_synth_1
reset_run base_auto_pc_3_synth_1
reset_run base_m09_regslice_16_synth_1
reset_run base_m05_regslice_18_synth_1
reset_run base_m07_regslice_18_synth_1
reset_run base_s00_regslice_18_synth_1
reset_run base_m02_regslice_18_synth_1
reset_run base_m02_regslice_17_synth_1
reset_run base_m00_regslice_17_synth_1
reset_run base_m03_regslice_17_synth_1
reset_run base_auto_cc_1_synth_1
reset_run base_auto_pc_4_synth_1
reset_run base_m04_regslice_17_synth_1
reset_run base_m00_regslice_18_synth_1
reset_run base_auto_pc_5_synth_1
reset_run base_resize_accel_0_0_synth_1
reset_run base_auto_cc_2_synth_1
reset_run base_m04_regslice_18_synth_1
reset_run base_m01_regslice_18_synth_1
reset_run base_m03_regslice_18_synth_1
reset_run base_auto_pc_1_synth_1
reset_run base_auto_pc_0_synth_1
reset_run base_m06_regslice_18_synth_1
reset_run base_m08_regslice_16_synth_1
reset_run base_auto_us_0_synth_1
reset_run base_rst_ps7_0_fclk0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/vivado_prj/base/project_1/project_1.runs/base_rst_ps7_0_fclk0_0_synth_1

reset_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1965.668 ; gain = 0.000
reset_run base_axis_register_slice_0_1_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/vivado_prj/base/project_1/project_1.runs/base_axis_register_slice_0_1_synth_1

reset_run base_v_axi4s_vid_out_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/vivado_prj/base/project_1/project_1.runs/base_v_axi4s_vid_out_0_0_synth_1

reset_run base_axi_vdma_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/vivado_prj/base/project_1/project_1.runs/base_axi_vdma_0_synth_1

reset_run base_xbar_13_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/vivado_prj/base/project_1/project_1.runs/base_xbar_13_synth_1

reset_run base_xbar_15_synth_1
reset_run base_m07_regslice_17_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/vivado_prj/base/project_1/project_1.runs/base_m07_regslice_17_synth_1

reset_run base_auto_us_3_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/vivado_prj/base/project_1/project_1.runs/base_auto_us_3_synth_1

reset_run base_m08_regslice_15_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/vivado_prj/base/project_1/project_1.runs/base_m08_regslice_15_synth_1

reset_run base_auto_pc_12_synth_1
reset_run base_auto_us_9_synth_1
reset_run base_s00_mmu_1_synth_1
reset_run base_m06_regslice_17_synth_1
reset_run base_s00_mmu_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/vivado_prj/base/project_1/project_1.runs/base_s00_mmu_0_synth_1

reset_run base_auto_pc_14_synth_1
reset_run base_auto_pc_15_synth_1
reset_run base_m09_regslice_15_synth_1
reset_run base_auto_cc_0_synth_1
reset_run base_auto_pc_13_synth_1
reset_run base_s00_regslice_17_synth_1
open_bd_design {D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/base.bd}
Reading block design file <D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/base.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - ps7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_fclk0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_fclk1
Adding component instance block -- xilinx.com:hls:color_convert:1.0 - color_convert
Adding component instance block -- xilinx.com:user:color_swap:1.1 - color_swap_0
Adding component instance block -- digilentinc.com:ip:dvi2rgb:1.7 - dvi2rgb_0
Adding component instance block -- xilinx.com:ip:v_vid_in_axi4s:4.0 - v_vid_in_axi4s_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_hdmiin
Adding component instance block -- xilinx.com:ip:v_tc:6.2 - vtc_in
Adding component instance block -- xilinx.com:hls:pixel_pack:1.0 - pixel_pack
Adding component instance block -- xilinx.com:ip:axis_register_slice:1.1 - axis_register_slice_0
Adding component instance block -- xilinx.com:hls:color_convert:1.0 - color_convert
Adding component instance block -- digilentinc.com:ip:axi_dynclk:1.0 - axi_dynclk
Adding component instance block -- xilinx.com:user:color_swap:1.1 - color_swap_0
Adding component instance block -- digilentinc.com:ip:rgb2dvi:1.2 - rgb2dvi_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - hdmi_out_hpd_video
Adding component instance block -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding component instance block -- xilinx.com:ip:v_tc:6.2 - vtc_out
Adding component instance block -- xilinx.com:hls:pixel_unpack:1.0 - pixel_unpack
Adding component instance block -- xilinx.com:ip:axis_register_slice:1.1 - axis_register_slice_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_pixelclk
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m00_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m01_regslice
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m02_regslice
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m03_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m04_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m05_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m06_regslice
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m07_regslice
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m08_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m09_regslice
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - btns_gpio
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_10MHz
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - concat_interrupts
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - leds_gpio
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m00_regslice
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m01_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m02_regslice
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m03_regslice
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m04_regslice
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m05_regslice
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m06_regslice
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m07_regslice
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m08_regslice
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m09_regslice
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_mmu:2.1 - s00_mmu
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - switches_gpio
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - system_interrupts
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_1
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - gesture_top_0_bram
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:user:cnn_top:1.0 - cnn_top_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_mmu:2.1 - s00_mmu
Adding component instance block -- xilinx.com:ip:axi_mmu:2.1 - s01_mmu
Adding component instance block -- xilinx.com:ip:axi_mmu:2.1 - s02_mmu
Adding component instance block -- xilinx.com:ip:axi_mmu:2.1 - s03_mmu
Adding component instance block -- xilinx.com:ip:axi_mmu:2.1 - s04_mmu
Adding component instance block -- xilinx.com:ip:axi_mmu:2.1 - s05_mmu
Adding component instance block -- xilinx.com:ip:axi_mmu:2.1 - s06_mmu
Adding component instance block -- xilinx.com:hls:dilation_accel:1.0 - dilation_accel_0
Adding component instance block -- xilinx.com:hls:resize_accel:1.0 - resize_accel_0
Adding component instance block -- xilinx.com:hls:threshold_accel:1.0 - threshold_accel_0
Successfully read diagram <base> from block design file <D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/base.bd>
assign_bd_address
Slave segment '/ps7_0/S_AXI_HP2/HP2_DDR_LOWOCM' is being assigned into address space '/img_processing/dilation_accel_0/Data_m_axi_gmem1' at <0x0000_0000 [ 512M ]>.
Slave segment '/ps7_0/S_AXI_HP2/HP2_DDR_LOWOCM' is being assigned into address space '/img_processing/dilation_accel_0/Data_m_axi_gmem2' at <0x0000_0000 [ 512M ]>.
Slave segment '/ps7_0/S_AXI_HP2/HP2_DDR_LOWOCM' is being assigned into address space '/img_processing/dilation_accel_0/Data_m_axi_gmem3' at <0x0000_0000 [ 512M ]>.
Slave segment '/ps7_0/S_AXI_HP2/HP2_DDR_LOWOCM' is being assigned into address space '/img_processing/resize_accel_0/Data_m_axi_gmem1' at <0x0000_0000 [ 512M ]>.
Slave segment '/ps7_0/S_AXI_HP2/HP2_DDR_LOWOCM' is being assigned into address space '/img_processing/resize_accel_0/Data_m_axi_gmem2' at <0x0000_0000 [ 512M ]>.
Slave segment '/ps7_0/S_AXI_HP2/HP2_DDR_LOWOCM' is being assigned into address space '/img_processing/threshold_accel_0/Data_m_axi_gmem1' at <0x0000_0000 [ 512M ]>.
Slave segment '/ps7_0/S_AXI_HP2/HP2_DDR_LOWOCM' is being assigned into address space '/img_processing/threshold_accel_0/Data_m_axi_gmem2' at <0x0000_0000 [ 512M ]>.
Slave segment '/img_processing/dilation_accel_0/s_axi_control/Reg' is being assigned into address space '/ps7_0/Data' at <0x4000_0000 [ 64K ]>.
Slave segment '/img_processing/threshold_accel_0/s_axi_control/Reg' is being assigned into address space '/ps7_0/Data' at <0x4001_0000 [ 64K ]>.
Slave segment '/img_processing/threshold_accel_0/s_axi_control_r/Reg' is being assigned into address space '/ps7_0/Data' at <0x4003_0000 [ 64K ]>.
save_bd_design
Wrote  : <D:\vivado_prj\base\project_1\project_1.srcs\sources_1\bd\base\base.bd> 
Wrote  : <D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ui/bd_520828f1.ui> 
reset_run base_v_vid_in_axi4s_0_0_synth_1
reset_run base_rst_ps7_0_fclk1_0_synth_1
reset_run base_xbar_11_synth_1
reset_run base_vtc_out_0_synth_1
reset_run base_vtc_in_0_synth_1
reset_run base_ps7_0_0_synth_1
reset_run base_auto_us_1_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 20
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_10MHz clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_10MHz clk_wiz propagate
WARNING: [xilinx.com:ip:axi_intc:4.1-5] /system_interrupts: Number of interrupt inputs (15) does not match property SENSITIVITY (12 items) - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-13] /system_interrupts: Interrupt output connection Bus is selected, but the interrupt bus interface is not connected to a matching interface. Please consider selecting Single instead.
WARNING: [BD 41-926] Following properties on interface pin /img_processing/dilation_accel_0/s_axi_control have been updated from connected ip, but BD cell '/img_processing/dilation_accel_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	SUPPORTS_NARROW_BURST = 0
	MAX_BURST_LENGTH = 1

Please resolve any mismatches by directly setting properties on BD cell </img_processing/dilation_accel_0> to completely resolve these warnings.
WARNING: [BD 41-926] Following properties on interface pin /img_processing/resize_accel_0/s_axi_control have been updated from connected ip, but BD cell '/img_processing/resize_accel_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	SUPPORTS_NARROW_BURST = 0
	MAX_BURST_LENGTH = 1

Please resolve any mismatches by directly setting properties on BD cell </img_processing/resize_accel_0> to completely resolve these warnings.
WARNING: [BD 41-926] Following properties on interface pin /img_processing/threshold_accel_0/s_axi_control have been updated from connected ip, but BD cell '/img_processing/threshold_accel_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	SUPPORTS_NARROW_BURST = 0
	MAX_BURST_LENGTH = 1

Please resolve any mismatches by directly setting properties on BD cell </img_processing/threshold_accel_0> to completely resolve these warnings.
WARNING: [BD 41-926] Following properties on interface pin /img_processing/threshold_accel_0/s_axi_control_r have been updated from connected ip, but BD cell '/img_processing/threshold_accel_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	SUPPORTS_NARROW_BURST = 0
	MAX_BURST_LENGTH = 1

Please resolve any mismatches by directly setting properties on BD cell </img_processing/threshold_accel_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /video/hdmi_in/frontend/dvi2rgb_0/RefClk have been updated from connected ip, but BD cell '/video/hdmi_in/frontend/dvi2rgb_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 2e+08 
Please resolve any mismatches by directly setting properties on BD cell </video/hdmi_in/frontend/dvi2rgb_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /video/hdmi_out/frontend/axi_dynclk/REF_CLK_I have been updated from connected ip, but BD cell '/video/hdmi_out/frontend/axi_dynclk' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 1e+08 
Please resolve any mismatches by directly setting properties on BD cell </video/hdmi_out/frontend/axi_dynclk> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /video/hdmi_out/frontend/axi_dynclk/s00_axi_aclk have been updated from connected ip, but BD cell '/video/hdmi_out/frontend/axi_dynclk' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 1e+08 
Please resolve any mismatches by directly setting properties on BD cell </video/hdmi_out/frontend/axi_dynclk> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /gesture/cnn_top_0/clk have been updated from connected ip, but BD cell '/gesture/cnn_top_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 1e+08 
Please resolve any mismatches by directly setting properties on BD cell </gesture/cnn_top_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /img_processing/dilation_accel_0/ap_clk have been updated from connected ip, but BD cell '/img_processing/dilation_accel_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 1e+08 
Please resolve any mismatches by directly setting properties on BD cell </img_processing/dilation_accel_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /img_processing/resize_accel_0/ap_clk have been updated from connected ip, but BD cell '/img_processing/resize_accel_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 1e+08 
Please resolve any mismatches by directly setting properties on BD cell </img_processing/resize_accel_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /img_processing/threshold_accel_0/ap_clk have been updated from connected ip, but BD cell '/img_processing/threshold_accel_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 1e+08 
Please resolve any mismatches by directly setting properties on BD cell </img_processing/threshold_accel_0> to completely resolve these warnings.
Wrote  : <D:\vivado_prj\base\project_1\project_1.srcs\sources_1\bd\base\base.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/video/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/video/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/video/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/video/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/gesture/axi_interconnect_0/m00_couplers/auto_pc/m_axi_rid'(2) to pin: '/gesture/axi_interconnect_0/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/gesture/axi_interconnect_0/m00_couplers/auto_pc/m_axi_bid'(2) to pin: '/gesture/axi_interconnect_0/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/img_processing/axi_interconnect_0/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/img_processing/axi_interconnect_0/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/img_processing/axi_interconnect_0/s00_couplers/auto_us/s_axi_awlock'(1) to pin: '/img_processing/axi_interconnect_0/s00_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/img_processing/axi_interconnect_0/s01_couplers/auto_us/s_axi_arlock'(1) to pin: '/img_processing/axi_interconnect_0/s01_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/img_processing/axi_interconnect_0/s01_couplers/auto_us/s_axi_awlock'(1) to pin: '/img_processing/axi_interconnect_0/s01_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/img_processing/axi_interconnect_0/s02_couplers/auto_us/s_axi_arlock'(1) to pin: '/img_processing/axi_interconnect_0/s02_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/img_processing/axi_interconnect_0/s02_couplers/auto_us/s_axi_awlock'(1) to pin: '/img_processing/axi_interconnect_0/s02_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/img_processing/axi_interconnect_0/s03_couplers/auto_us/s_axi_arlock'(1) to pin: '/img_processing/axi_interconnect_0/s03_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/img_processing/axi_interconnect_0/s03_couplers/auto_us/s_axi_awlock'(1) to pin: '/img_processing/axi_interconnect_0/s03_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/img_processing/axi_interconnect_0/s04_couplers/auto_us/s_axi_arlock'(1) to pin: '/img_processing/axi_interconnect_0/s04_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/img_processing/axi_interconnect_0/s04_couplers/auto_us/s_axi_awlock'(1) to pin: '/img_processing/axi_interconnect_0/s04_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/img_processing/axi_interconnect_0/s05_couplers/auto_us/s_axi_arlock'(1) to pin: '/img_processing/axi_interconnect_0/s05_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/img_processing/axi_interconnect_0/s05_couplers/auto_us/s_axi_awlock'(1) to pin: '/img_processing/axi_interconnect_0/s05_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/img_processing/axi_interconnect_0/s06_couplers/auto_us/s_axi_arlock'(1) to pin: '/img_processing/axi_interconnect_0/s06_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/img_processing/axi_interconnect_0/s06_couplers/auto_us/s_axi_awlock'(1) to pin: '/img_processing/axi_interconnect_0/s06_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/img_processing/axi_interconnect_0/m00_couplers/auto_pc/m_axi_rid'(3) to pin: '/img_processing/axi_interconnect_0/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/img_processing/axi_interconnect_0/m00_couplers/auto_pc/m_axi_bid'(3) to pin: '/img_processing/axi_interconnect_0/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0/S_AXI_HP0_WID'(6) to pin: '/video/M_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0/S_AXI_HP0_ARID'(6) to pin: '/video/M_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0/S_AXI_HP0_AWID'(6) to pin: '/video/M_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0/S_AXI_HP1_AWID'(6) to pin: '/gesture/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0/S_AXI_HP1_ARID'(6) to pin: '/gesture/M00_AXI_arid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0/S_AXI_HP1_WID'(6) to pin: '/gesture/M00_AXI_wid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0/S_AXI_HP2_WID'(6) to pin: '/img_processing/M00_AXI_wid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0/S_AXI_HP2_ARID'(6) to pin: '/img_processing/M00_AXI_arid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0/S_AXI_HP2_AWID'(6) to pin: '/img_processing/M00_AXI_awid'(3) - Only lower order bits will be connected.
VHDL Output written to : D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/video/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/video/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/video/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/video/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/gesture/axi_interconnect_0/m00_couplers/auto_pc/m_axi_rid'(2) to pin: '/gesture/axi_interconnect_0/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/gesture/axi_interconnect_0/m00_couplers/auto_pc/m_axi_bid'(2) to pin: '/gesture/axi_interconnect_0/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/img_processing/axi_interconnect_0/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/img_processing/axi_interconnect_0/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/img_processing/axi_interconnect_0/s00_couplers/auto_us/s_axi_awlock'(1) to pin: '/img_processing/axi_interconnect_0/s00_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/img_processing/axi_interconnect_0/s01_couplers/auto_us/s_axi_arlock'(1) to pin: '/img_processing/axi_interconnect_0/s01_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/img_processing/axi_interconnect_0/s01_couplers/auto_us/s_axi_awlock'(1) to pin: '/img_processing/axi_interconnect_0/s01_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/img_processing/axi_interconnect_0/s02_couplers/auto_us/s_axi_arlock'(1) to pin: '/img_processing/axi_interconnect_0/s02_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/img_processing/axi_interconnect_0/s02_couplers/auto_us/s_axi_awlock'(1) to pin: '/img_processing/axi_interconnect_0/s02_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/img_processing/axi_interconnect_0/s03_couplers/auto_us/s_axi_arlock'(1) to pin: '/img_processing/axi_interconnect_0/s03_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/img_processing/axi_interconnect_0/s03_couplers/auto_us/s_axi_awlock'(1) to pin: '/img_processing/axi_interconnect_0/s03_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/img_processing/axi_interconnect_0/s04_couplers/auto_us/s_axi_arlock'(1) to pin: '/img_processing/axi_interconnect_0/s04_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/img_processing/axi_interconnect_0/s04_couplers/auto_us/s_axi_awlock'(1) to pin: '/img_processing/axi_interconnect_0/s04_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/img_processing/axi_interconnect_0/s05_couplers/auto_us/s_axi_arlock'(1) to pin: '/img_processing/axi_interconnect_0/s05_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/img_processing/axi_interconnect_0/s05_couplers/auto_us/s_axi_awlock'(1) to pin: '/img_processing/axi_interconnect_0/s05_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/img_processing/axi_interconnect_0/s06_couplers/auto_us/s_axi_arlock'(1) to pin: '/img_processing/axi_interconnect_0/s06_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/img_processing/axi_interconnect_0/s06_couplers/auto_us/s_axi_awlock'(1) to pin: '/img_processing/axi_interconnect_0/s06_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/img_processing/axi_interconnect_0/m00_couplers/auto_pc/m_axi_rid'(3) to pin: '/img_processing/axi_interconnect_0/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/img_processing/axi_interconnect_0/m00_couplers/auto_pc/m_axi_bid'(3) to pin: '/img_processing/axi_interconnect_0/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0/S_AXI_HP0_WID'(6) to pin: '/video/M_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0/S_AXI_HP0_ARID'(6) to pin: '/video/M_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0/S_AXI_HP0_AWID'(6) to pin: '/video/M_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0/S_AXI_HP1_AWID'(6) to pin: '/gesture/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0/S_AXI_HP1_ARID'(6) to pin: '/gesture/M00_AXI_arid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0/S_AXI_HP1_WID'(6) to pin: '/gesture/M00_AXI_wid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0/S_AXI_HP2_WID'(6) to pin: '/img_processing/M00_AXI_wid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0/S_AXI_HP2_ARID'(6) to pin: '/img_processing/M00_AXI_arid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0/S_AXI_HP2_AWID'(6) to pin: '/img_processing/M00_AXI_awid'(3) - Only lower order bits will be connected.
VHDL Output written to : D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/sim/base.v
VHDL Output written to : D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/hdl/base_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block img_processing/axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/axi_interconnect_0/s00_couplers/s00_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_pc_0/base_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/axi_interconnect_0/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/axi_interconnect_0/m00_couplers/m00_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/axi_interconnect_0/m01_couplers/m01_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_cc_0/base_auto_cc_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/axi_interconnect_0/m01_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/axi_interconnect_0/m02_couplers/m02_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_cc_1/base_auto_cc_1_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/axi_interconnect_0/m02_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/axi_interconnect_0/m03_couplers/m03_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/axi_interconnect_0/m04_couplers/m04_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/axi_interconnect_0/m05_couplers/m05_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/axi_interconnect_0/m06_couplers/m06_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_cc_2/base_auto_cc_2_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/axi_interconnect_0/m06_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/axi_interconnect_0/m07_couplers/m07_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_cc_3/base_auto_cc_3_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/axi_interconnect_0/m07_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/axi_interconnect_0/m08_couplers/m08_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/axi_interconnect_0/m09_couplers/m09_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_us_0/base_auto_us_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_pc_1/base_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/axi_mem_intercon/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/s00_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_pc_13/base_auto_pc_13_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m00_couplers/m00_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_pc_2/base_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m01_couplers/m01_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m02_couplers/m02_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_pc_3/base_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m02_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m03_couplers/m03_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_pc_4/base_auto_pc_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m03_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m04_couplers/m04_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_pc_5/base_auto_pc_5_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m04_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m05_couplers/m05_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_pc_6/base_auto_pc_6_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m05_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m06_couplers/m06_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_pc_7/base_auto_pc_7_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m06_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m07_couplers/m07_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_pc_8/base_auto_pc_8_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m07_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m08_couplers/m08_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_pc_9/base_auto_pc_9_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m08_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m09_couplers/m09_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_pc_10/base_auto_pc_10_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m09_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_pc_11/base_auto_pc_11_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m10_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_pc_12/base_auto_pc_12_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m11_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_us_1/base_auto_us_1_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block gesture/axi_interconnect_0/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_us_2/base_auto_us_2_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block gesture/axi_interconnect_0/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_us_3/base_auto_us_3_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block gesture/axi_interconnect_0/s02_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_pc_14/base_auto_pc_14_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block gesture/axi_interconnect_0/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_us_4/base_auto_us_4_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block img_processing/axi_interconnect_0/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_us_5/base_auto_us_5_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block img_processing/axi_interconnect_0/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_us_6/base_auto_us_6_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block img_processing/axi_interconnect_0/s02_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_us_7/base_auto_us_7_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block img_processing/axi_interconnect_0/s03_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_us_8/base_auto_us_8_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block img_processing/axi_interconnect_0/s04_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_us_9/base_auto_us_9_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block img_processing/axi_interconnect_0/s05_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_us_10/base_auto_us_10_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block img_processing/axi_interconnect_0/s06_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/ip/base_auto_pc_15/base_auto_pc_15_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block img_processing/axi_interconnect_0/m00_couplers/auto_pc .
Exporting to file D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/hw_handoff/base.hwh
Generated Block Design Tcl file D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/hw_handoff/base_bd.tcl
Generated Hardware Definition File D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/synth/base.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_auto_cc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_auto_cc_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_auto_cc_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_auto_cc_3
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_auto_pc_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_auto_pc_10
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_auto_pc_11
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_auto_pc_12
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_auto_pc_13
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_auto_pc_14
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_auto_pc_15
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_auto_pc_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_auto_pc_3
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_auto_pc_4
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_auto_pc_5
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_auto_pc_6
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_auto_pc_7
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_auto_pc_8
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_auto_pc_9
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_auto_us_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_auto_us_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_auto_us_10
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_auto_us_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_auto_us_3
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_auto_us_4
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_auto_us_5
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_auto_us_6
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_auto_us_7
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_auto_us_8
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_auto_us_9
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_axi_vdma_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_axis_register_slice_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_axis_register_slice_0_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_m00_regslice_19
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_m00_regslice_20
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_m01_regslice_19
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_m01_regslice_20
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_m02_regslice_19
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_m02_regslice_20
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_m03_regslice_19
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_m03_regslice_20
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_m04_regslice_19
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_m04_regslice_20
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_m05_regslice_19
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_m05_regslice_20
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_m06_regslice_19
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_m06_regslice_20
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_m07_regslice_19
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_m07_regslice_20
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_m08_regslice_17
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_m08_regslice_18
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_m09_regslice_17
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_m09_regslice_18
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_ps7_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_resize_accel_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_rst_ps7_0_fclk0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_rst_ps7_0_fclk1_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_s00_regslice_19
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_s00_regslice_20
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_v_axi4s_vid_out_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_v_vid_in_axi4s_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_vtc_in_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_vtc_out_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_xbar_11
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_xbar_13
INFO: [IP_Flow 19-7066] Running IP cache check for IP base_xbar_15
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP base_m05_regslice_19, cache-ID = 017d81e175331dfa; cache size = 175.046 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP base_m06_regslice_19, cache-ID = 017d81e175331dfa; cache size = 175.046 MB.
[Sun Jan 24 09:53:55 2021] Launched base_v_vid_in_axi4s_0_0_synth_1, base_rst_ps7_0_fclk0_0_synth_1, base_rst_ps7_0_fclk1_0_synth_1, base_xbar_11_synth_1, base_axis_register_slice_0_1_synth_1, base_v_axi4s_vid_out_0_0_synth_1, base_vtc_out_0_synth_1, base_axi_vdma_0_synth_1, base_vtc_in_0_synth_1, base_axis_register_slice_0_0_synth_1, base_xbar_13_synth_1, base_ps7_0_0_synth_1, base_xbar_15_synth_1, base_resize_accel_0_0_synth_1, base_m02_regslice_20_synth_1, base_m04_regslice_20_synth_1, base_m03_regslice_20_synth_1, base_auto_cc_1_synth_1, base_auto_pc_15_synth_1, base_auto_us_10_synth_1, base_auto_us_9_synth_1, base_m00_regslice_19_synth_1, base_s00_regslice_19_synth_1, base_auto_pc_1_synth_1, base_auto_pc_13_synth_1, base_m03_regslice_19_synth_1, base_auto_pc_4_synth_1, base_auto_pc_2_synth_1, base_auto_pc_3_synth_1, base_m02_regslice_19_synth_1, base_m01_regslice_19_synth_1, base_m04_regslice_19_synth_1, base_auto_pc_5_synth_1, base_s00_regslice_20_synth_1, base_m07_regslice_19_synth_1, base_auto_pc_9_synth_1, base_auto_us_1_synth_1, base_auto_pc_8_synth_1, base_auto_pc_10_synth_1, base_m08_regslice_17_synth_1, base_auto_pc_12_synth_1, base_m09_regslice_17_synth_1, base_auto_pc_11_synth_1, base_auto_cc_0_synth_1, base_auto_pc_0_synth_1, base_m01_regslice_20_synth_1, base_m00_regslice_20_synth_1, base_m08_regslice_18_synth_1, base_m09_regslice_18_synth_1, base_auto_cc_3_synth_1, base_auto_us_0_synth_1, base_m07_regslice_20_synth_1, base_auto_cc_2_synth_1, base_m05_regslice_20_synth_1, base_m06_regslice_20_synth_1, base_auto_us_3_synth_1, base_auto_us_8_synth_1, base_auto_us_2_synth_1, base_auto_us_4_synth_1, base_auto_us_5_synth_1, base_auto_pc_14_synth_1, base_auto_us_6_synth_1, base_auto_us_7_synth_1, base_auto_pc_6_synth_1, base_auto_pc_7_synth_1, base_m05_regslice_19_synth_1, base_m06_regslice_19_synth_1, synth_1...
Run output will be captured here:
base_v_vid_in_axi4s_0_0_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_v_vid_in_axi4s_0_0_synth_1/runme.log
base_rst_ps7_0_fclk0_0_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_rst_ps7_0_fclk0_0_synth_1/runme.log
base_rst_ps7_0_fclk1_0_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_rst_ps7_0_fclk1_0_synth_1/runme.log
base_xbar_11_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_xbar_11_synth_1/runme.log
base_axis_register_slice_0_1_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_axis_register_slice_0_1_synth_1/runme.log
base_v_axi4s_vid_out_0_0_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_v_axi4s_vid_out_0_0_synth_1/runme.log
base_vtc_out_0_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_vtc_out_0_synth_1/runme.log
base_axi_vdma_0_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_axi_vdma_0_synth_1/runme.log
base_vtc_in_0_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_vtc_in_0_synth_1/runme.log
base_axis_register_slice_0_0_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_axis_register_slice_0_0_synth_1/runme.log
base_xbar_13_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_xbar_13_synth_1/runme.log
base_ps7_0_0_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_ps7_0_0_synth_1/runme.log
base_xbar_15_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_xbar_15_synth_1/runme.log
base_resize_accel_0_0_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_resize_accel_0_0_synth_1/runme.log
base_m02_regslice_20_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_m02_regslice_20_synth_1/runme.log
base_m04_regslice_20_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_m04_regslice_20_synth_1/runme.log
base_m03_regslice_20_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_m03_regslice_20_synth_1/runme.log
base_auto_cc_1_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_auto_cc_1_synth_1/runme.log
base_auto_pc_15_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_auto_pc_15_synth_1/runme.log
base_auto_us_10_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_auto_us_10_synth_1/runme.log
base_auto_us_9_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_auto_us_9_synth_1/runme.log
base_m00_regslice_19_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_m00_regslice_19_synth_1/runme.log
base_s00_regslice_19_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_s00_regslice_19_synth_1/runme.log
base_auto_pc_1_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_auto_pc_1_synth_1/runme.log
base_auto_pc_13_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_auto_pc_13_synth_1/runme.log
base_m03_regslice_19_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_m03_regslice_19_synth_1/runme.log
base_auto_pc_4_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_auto_pc_4_synth_1/runme.log
base_auto_pc_2_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_auto_pc_2_synth_1/runme.log
base_auto_pc_3_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_auto_pc_3_synth_1/runme.log
base_m02_regslice_19_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_m02_regslice_19_synth_1/runme.log
base_m01_regslice_19_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_m01_regslice_19_synth_1/runme.log
base_m04_regslice_19_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_m04_regslice_19_synth_1/runme.log
base_auto_pc_5_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_auto_pc_5_synth_1/runme.log
base_s00_regslice_20_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_s00_regslice_20_synth_1/runme.log
base_m07_regslice_19_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_m07_regslice_19_synth_1/runme.log
base_auto_pc_9_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_auto_pc_9_synth_1/runme.log
base_auto_us_1_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_auto_us_1_synth_1/runme.log
base_auto_pc_8_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_auto_pc_8_synth_1/runme.log
base_auto_pc_10_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_auto_pc_10_synth_1/runme.log
base_m08_regslice_17_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_m08_regslice_17_synth_1/runme.log
base_auto_pc_12_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_auto_pc_12_synth_1/runme.log
base_m09_regslice_17_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_m09_regslice_17_synth_1/runme.log
base_auto_pc_11_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_auto_pc_11_synth_1/runme.log
base_auto_cc_0_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_auto_cc_0_synth_1/runme.log
base_auto_pc_0_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_auto_pc_0_synth_1/runme.log
base_m01_regslice_20_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_m01_regslice_20_synth_1/runme.log
base_m00_regslice_20_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_m00_regslice_20_synth_1/runme.log
base_m08_regslice_18_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_m08_regslice_18_synth_1/runme.log
base_m09_regslice_18_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_m09_regslice_18_synth_1/runme.log
base_auto_cc_3_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_auto_cc_3_synth_1/runme.log
base_auto_us_0_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_auto_us_0_synth_1/runme.log
base_m07_regslice_20_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_m07_regslice_20_synth_1/runme.log
base_auto_cc_2_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_auto_cc_2_synth_1/runme.log
base_m05_regslice_20_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_m05_regslice_20_synth_1/runme.log
base_m06_regslice_20_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_m06_regslice_20_synth_1/runme.log
base_auto_us_3_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_auto_us_3_synth_1/runme.log
base_auto_us_8_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_auto_us_8_synth_1/runme.log
base_auto_us_2_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_auto_us_2_synth_1/runme.log
base_auto_us_4_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_auto_us_4_synth_1/runme.log
base_auto_us_5_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_auto_us_5_synth_1/runme.log
base_auto_pc_14_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_auto_pc_14_synth_1/runme.log
base_auto_us_6_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_auto_us_6_synth_1/runme.log
base_auto_us_7_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_auto_us_7_synth_1/runme.log
base_auto_pc_6_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_auto_pc_6_synth_1/runme.log
base_auto_pc_7_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_auto_pc_7_synth_1/runme.log
base_m05_regslice_19_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_m05_regslice_19_synth_1/runme.log
base_m06_regslice_19_synth_1: D:/vivado_prj/base/project_1/project_1.runs/base_m06_regslice_19_synth_1/runme.log
synth_1: D:/vivado_prj/base/project_1/project_1.runs/synth_1/runme.log
[Sun Jan 24 09:54:10 2021] Launched impl_1...
Run output will be captured here: D:/vivado_prj/base/project_1/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:02:26 ; elapsed = 00:02:36 . Memory (MB): peak = 2761.582 ; gain = 341.555
