// Seed: 3040010037
module module_0 (
    input wor id_0,
    output wor id_1,
    input wire id_2,
    output tri0 id_3,
    input supply0 sample,
    input wand id_5,
    output supply0 id_6,
    input uwire id_7,
    output wor id_8,
    input supply0 module_0
);
  assign id_8 = 1;
endmodule
module module_1 (
    input tri id_0,
    output tri id_1,
    output wand id_2,
    input wire id_3,
    input uwire id_4,
    output wor id_5,
    input wor id_6,
    input tri id_7,
    output wire id_8,
    input tri1 id_9,
    input tri0 id_10,
    output wire id_11,
    output tri id_12,
    input tri0 id_13,
    input tri id_14,
    input uwire id_15,
    input tri1 id_16,
    input supply1 id_17,
    input uwire id_18,
    output tri0 id_19,
    input wor id_20,
    output tri1 id_21
);
  logic id_23 = id_3;
  module_0 modCall_1 (
      id_20,
      id_11,
      id_13,
      id_12,
      id_3,
      id_0,
      id_21,
      id_17,
      id_19,
      id_9
  );
  assign modCall_1.id_8 = 0;
endmodule
