Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 13 12:59:57 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup/post_route_timing.rpt
| Design       : systolic_data_setup
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
clk_cnt[7]                     b_addr_reg[9]/D                inf           
clk_cnt[7]                     b_addr_reg[8]/D                inf           
clk_cnt[7]                     b_addr_reg[7]/D                inf           
clk_cnt[7]                     b_addr_reg[5]/D                inf           
clk_cnt[7]                     b_addr_reg[6]/D                inf           
clk_cnt[7]                     b_addr_reg[4]/D                inf           
clk_cnt[7]                     b_addr_reg[3]/D                inf           
clk_cnt[7]                     b_addr_reg[2]/D                inf           
clk_cnt[7]                     b_addr_reg[0]/CE               inf           
clk_cnt[7]                     b_addr_reg[1]/CE               inf           
clk_cnt[7]                     b_addr_reg[2]/CE               inf           
clk_cnt[7]                     b_addr_reg[3]/CE               inf           
clk_cnt[7]                     b_addr_reg[4]/CE               inf           
clk_cnt[7]                     b_addr_reg[5]/CE               inf           
clk_cnt[7]                     b_addr_reg[6]/CE               inf           
clk_cnt[7]                     b_addr_reg[7]/CE               inf           
clk_cnt[7]                     b_addr_reg[8]/CE               inf           
clk_cnt[7]                     b_addr_reg[9]/CE               inf           
clk_cnt[7]                     b_addr_reg[1]/D                inf           
clk_cnt[7]                     b_addr_reg[0]/D                inf           
clk_cnt[3]                     a_addr_reg[9]/D                inf           
clk_cnt[1]                     a15_data_delayed_1_reg_r/R     inf           
clk_cnt[1]                     a15_data_delayed_2_reg_r/R     inf           
clk_cnt[1]                     a15_data_delayed_3_reg_r/R     inf           
clk_cnt[1]                     a15_data_delayed_4_reg_r/R     inf           
clk_cnt[1]                     a5_data_delayed_5_reg[0]/R     inf           
clk_cnt[1]                     a5_data_delayed_5_reg[1]/R     inf           
clk_cnt[1]                     a5_data_delayed_5_reg[2]/R     inf           
clk_cnt[1]                     a5_data_delayed_5_reg[3]/R     inf           
clk_cnt[1]                     a5_data_delayed_5_reg[4]/R     inf           
clk_cnt[1]                     a5_data_delayed_5_reg[5]/R     inf           
clk_cnt[1]                     a5_data_delayed_5_reg[6]/R     inf           
clk_cnt[1]                     a5_data_delayed_5_reg[7]/R     inf           
clk_cnt[3]                     a_addr_reg[8]/D                inf           
clk_cnt[3]                     a_addr_reg[7]/D                inf           
clk_cnt[3]                     a_addr_reg[5]/D                inf           
clk_cnt[7]                     b_mem_access_reg/D             inf           
clk_cnt[3]                     a_addr_reg[6]/D                inf           
clk_cnt[1]                     b5_data_delayed_5_reg[0]/R     inf           
clk_cnt[1]                     b5_data_delayed_5_reg[1]/R     inf           
clk_cnt[1]                     b5_data_delayed_5_reg[2]/R     inf           
clk_cnt[1]                     b5_data_delayed_5_reg[3]/R     inf           
clk_cnt[1]                     b5_data_delayed_5_reg[4]/R     inf           
clk_cnt[1]                     b5_data_delayed_5_reg[5]/R     inf           
clk_cnt[1]                     b5_data_delayed_5_reg[6]/R     inf           
clk_cnt[1]                     b5_data_delayed_5_reg[7]/R     inf           
clk_cnt[3]                     a_addr_reg[4]/D                inf           
clk_cnt[1]                     b3_data_delayed_1_reg[3]/R     inf           
clk_cnt[1]                     b3_data_delayed_2_reg[3]/R     inf           
clk_cnt[1]                     b3_data_delayed_3_reg[3]/R     inf           
clk_cnt[1]                     b4_data_delayed_4_reg[0]/R     inf           
clk_cnt[1]                     b4_data_delayed_4_reg[1]/R     inf           
clk_cnt[1]                     b4_data_delayed_4_reg[2]/R     inf           
clk_cnt[1]                     b4_data_delayed_4_reg[3]/R     inf           
clk_cnt[3]                     a_addr_reg[3]/D                inf           
clk_cnt[1]                     a15_data_delayed_10_reg_r/R    inf           
clk_cnt[1]                     b11_data_delayed_11_reg[0]/R   inf           
clk_cnt[1]                     b11_data_delayed_11_reg[1]/R   inf           
clk_cnt[1]                     b11_data_delayed_11_reg[4]/R   inf           
clk_cnt[1]                     b11_data_delayed_11_reg[5]/R   inf           
clk_cnt[1]                     b11_data_delayed_11_reg[6]/R   inf           
clk_cnt[1]                     b11_data_delayed_11_reg[7]/R   inf           
clk_cnt[1]                     b1_data_delayed_1_reg[0]/R     inf           
clk_cnt[1]                     b1_data_delayed_1_reg[5]/R     inf           
clk_cnt[1]                     b3_data_delayed_1_reg[7]/R     inf           
clk_cnt[1]                     b3_data_delayed_3_reg[7]/R     inf           
clk_cnt[1]                     b3_data_delayed_2_reg[7]/R     inf           
clk_cnt[3]                     a_addr_reg[2]/D                inf           
clk_cnt[1]                     b10_data_delayed_10_reg[0]/R   inf           
clk_cnt[1]                     b10_data_delayed_10_reg[1]/R   inf           
clk_cnt[1]                     b10_data_delayed_10_reg[2]/R   inf           
clk_cnt[1]                     b10_data_delayed_10_reg[3]/R   inf           
clk_cnt[1]                     b10_data_delayed_10_reg[4]/R   inf           
clk_cnt[1]                     b10_data_delayed_10_reg[5]/R   inf           
clk_cnt[1]                     b10_data_delayed_10_reg[6]/R   inf           
clk_cnt[1]                     b10_data_delayed_10_reg[7]/R   inf           
clk_cnt[1]                     a6_data_delayed_6_reg[0]/R     inf           
clk_cnt[1]                     a6_data_delayed_6_reg[1]/R     inf           
clk_cnt[1]                     a6_data_delayed_6_reg[2]/R     inf           
clk_cnt[1]                     a6_data_delayed_6_reg[3]/R     inf           
clk_cnt[1]                     a6_data_delayed_6_reg[4]/R     inf           
clk_cnt[1]                     a6_data_delayed_6_reg[5]/R     inf           
clk_cnt[1]                     a6_data_delayed_6_reg[6]/R     inf           
clk_cnt[1]                     a6_data_delayed_6_reg[7]/R     inf           
clk_cnt[1]                     b11_data_delayed_11_reg[2]/R   inf           
clk_cnt[1]                     b11_data_delayed_11_reg[3]/R   inf           
clk_cnt[1]                     b4_data_delayed_4_reg[4]/R     inf           
clk_cnt[1]                     b4_data_delayed_4_reg[5]/R     inf           
clk_cnt[1]                     b4_data_delayed_4_reg[6]/R     inf           
clk_cnt[1]                     b4_data_delayed_4_reg[7]/R     inf           
clk_cnt[1]                     b1_data_delayed_1_reg[4]/R     inf           
clk_cnt[1]                     b1_data_delayed_1_reg[7]/R     inf           
clk_cnt[1]                     b3_data_delayed_1_reg[4]/R     inf           
clk_cnt[1]                     b3_data_delayed_2_reg[4]/R     inf           
clk_cnt[1]                     b3_data_delayed_3_reg[4]/R     inf           
clk_cnt[1]                     a10_data_delayed_10_reg[0]/R   inf           
clk_cnt[1]                     a10_data_delayed_10_reg[1]/R   inf           
clk_cnt[1]                     a10_data_delayed_10_reg[2]/R   inf           
clk_cnt[1]                     a10_data_delayed_10_reg[3]/R   inf           
clk_cnt[1]                     a10_data_delayed_10_reg[4]/R   inf           



