---
title: 5-2. ì½”ë“œ ê°œì„  ê³¼ì • - êµ¬ì¡°ì²´ í™œìš©
date: 2025-06-23
categories:
  - Cortex-M
  - ARM
  - Embedded
tags:
  - êµ¬ì¡°ì²´
  - ì½”ë“œê°œì„ 
  - ëª¨ë“ˆí™”
  - íƒ€ì…ì•ˆì „ì„±
layout: post
---

# ì½”ë“œ ê°œì„  ê³¼ì • - êµ¬ì¡°ì²´ í™œìš©

ì´ë²ˆ í¬ìŠ¤íŠ¸ì—ì„œëŠ” Define ë°©ì‹ì˜ í•œê³„ë¥¼ ê·¹ë³µí•˜ê³  êµ¬ì¡°ì²´ë¥¼ í™œìš©í•˜ì—¬ ë”ìš± ì²´ê³„ì ì´ê³  ì¬ì‚¬ìš© ê°€ëŠ¥í•œ ì½”ë“œë¥¼ ë§Œë“œëŠ” ë°©ë²•ì„ ë‹¤ë£¬ë‹¤.

## ğŸš¨ Define ë°©ì‹ì˜ í•œê³„

### ê¸°ì¡´ Define ë°©ì‹ì˜ ë¬¸ì œì 

ì´ì „ í¬ìŠ¤íŠ¸ì—ì„œ ê°œì„ í•œ ì½”ë“œë„ ì—¬ì „íˆ ë‹¤ìŒê³¼ ê°™ì€ ë¬¸ì œê°€ ìˆë‹¤:

```c
// ë¬¸ì œê°€ ìˆëŠ” ë°©ì‹ - ë°˜ë³µì ì´ê³  ë¹„íš¨ìœ¨ì 
#define GPIOA_MODER   *(volatile uint32_t *)(GPIOA_BASE + 0x00)
#define GPIOA_OTYPER  *(volatile uint32_t *)(GPIOA_BASE + 0x04)
#define GPIOA_OSPEEDR *(volatile uint32_t *)(GPIOA_BASE + 0x08)
#define GPIOA_PUPDR   *(volatile uint32_t *)(GPIOA_BASE + 0x0C)
#define GPIOA_IDR     *(volatile uint32_t *)(GPIOA_BASE + 0x10)
#define GPIOA_ODR     *(volatile uint32_t *)(GPIOA_BASE + 0x14)
#define GPIOA_BSRR    *(volatile uint32_t *)(GPIOA_BASE + 0x18)
#define GPIOA_LCKR    *(volatile uint32_t *)(GPIOA_BASE + 0x1C)
#define GPIOA_AFRL    *(volatile uint32_t *)(GPIOA_BASE + 0x20)
#define GPIOA_AFRH    *(volatile uint32_t *)(GPIOA_BASE + 0x24)

// GPIOBì— ëŒ€í•´ì„œë„ ë™ì¼í•˜ê²Œ ë°˜ë³µ
#define GPIOB_MODER   *(volatile uint32_t *)(GPIOB_BASE + 0x00)
#define GPIOB_OTYPER  *(volatile uint32_t *)(GPIOB_BASE + 0x04)
#define GPIOB_OSPEEDR *(volatile uint32_t *)(GPIOB_BASE + 0x08)
// ... ê³„ì† ë°˜ë³µ

// GPIOC, GPIOD, GPIOE... ëª¨ë‘ ë™ì¼í•˜ê²Œ ë°˜ë³µí•´ì•¼ í•¨
```

**ì£¼ìš” ë¬¸ì œì :**
1. **ë°˜ë³µì  ì •ì˜**: ê° GPIOë§ˆë‹¤ ë™ì¼í•œ íŒ¨í„´ ë°˜ë³µ
2. **í™•ì¥ì„± ë¶€ì¡±**: ìƒˆ GPIO ì¶”ê°€ ì‹œ ë§ì€ ì½”ë“œ ì‘ì„± í•„ìš”
3. **ìœ ì§€ë³´ìˆ˜ ì–´ë ¤ì›€**: ë ˆì§€ìŠ¤í„° êµ¬ì¡° ë³€ê²½ ì‹œ ëª¨ë“  ì •ì˜ ìˆ˜ì • í•„ìš”
4. **íƒ€ì… ì•ˆì „ì„± ì—†ìŒ**: ì»´íŒŒì¼ëŸ¬ê°€ ì˜ëª»ëœ ì‚¬ìš©ì„ ê°ì§€í•˜ê¸° ì–´ë ¤ì›€

## ğŸ“¦ êµ¬ì¡°ì²´ ì‚¬ìš©ì˜ ì¤‘ìš”ì„±

### êµ¬ì¡°ì²´ë¥¼ ì‚¬ìš©í•œ í•´ê²°ì±…

í•˜ë‚˜ì˜ êµ¬ì¡°ì²´ ì •ì˜ë¡œ ëª¨ë“  GPIOì— ì ìš©í•  ìˆ˜ ìˆë‹¤:

```c
// GPIO ë ˆì§€ìŠ¤í„° êµ¬ì¡°ì²´ ì •ì˜
typedef struct{
   volatile uint32_t MODER;      // 0x00 - Mode register
   volatile uint32_t OTYPER;     // 0x04 - Output type register  
   volatile uint32_t OSPEEDR;    // 0x08 - Output speed register
   volatile uint32_t PUPDR;      // 0x0C - Pull-up/pull-down register
   volatile uint32_t IDR;        // 0x10 - Input data register
   volatile uint32_t ODR;        // 0x14 - Output data register
   volatile uint32_t BSRR;       // 0x18 - Bit set/reset register
   volatile uint32_t LCKR;       // 0x1C - Configuration lock register
   volatile uint32_t AFR[2];     // 0x20, 0x24 - Alternate function registers (AFRL, AFRH)
}GPIO_TypeDef;
```

### êµ¬ì¡°ì²´ ë©¤ë²„ ì„¤ëª…

**ì£¼ìš” ë ˆì§€ìŠ¤í„°ë³„ ìš©ë„:**

**MODER (Mode Register)**
- ê° í•€ì˜ ëª¨ë“œ ì„¤ì • (Input/Output/AF/Analog)
- 2ë¹„íŠ¸ì”© í• ë‹¹ (í•€ 0: [1:0], í•€ 1: [3:2], ...)

**OTYPER (Output Type Register)**  
- Output íƒ€ì… ì„¤ì • (Push-pull/Open-drain)
- 1ë¹„íŠ¸ì”© í• ë‹¹

**ODR (Output Data Register)**
- ì¶œë ¥ ë°ì´í„° ì„¤ì •
- 1ë¹„íŠ¸ì”© í• ë‹¹ (1: High, 0: Low)

**IDR (Input Data Register)**
- ì…ë ¥ ë°ì´í„° ì½ê¸°
- ì½ê¸° ì „ìš© ë ˆì§€ìŠ¤í„°

**BSRR (Bit Set/Reset Register)**
- ì›ìì  ë¹„íŠ¸ ì„¤ì •/ë¦¬ì…‹
- ìƒìœ„ 16ë¹„íŠ¸: Reset, í•˜ìœ„ 16ë¹„íŠ¸: Set

**AFR[2] (Alternate Function Register)**
- ëŒ€ì²´ ê¸°ëŠ¥ ì„¤ì •
- AFR[0]: í•€ 0-7, AFR[1]: í•€ 8-15

## ğŸ¯ êµ¬ì¡°ì²´ í¬ì¸í„° ì •ì˜

### ê° GPIOë¥¼ êµ¬ì¡°ì²´ í¬ì¸í„°ë¡œ ì •ì˜

```c
// êµ¬ì¡°ì²´ í¬ì¸í„°ë¡œ ê° GPIO ì •ì˜
#define GPIOA ((GPIO_TypeDef *)(GPIOA_BASE))
#define GPIOB ((GPIO_TypeDef *)(GPIOB_BASE))
#define GPIOC ((GPIO_TypeDef *)(GPIOC_BASE))
#define GPIOD ((GPIO_TypeDef *)(GPIOD_BASE))
#define GPIOE ((GPIO_TypeDef *)(GPIOE_BASE))
```

### í¬ì¸í„° íƒ€ì… ìºìŠ¤íŒ… ì´í•´

```c
#define GPIOA ((GPIO_TypeDef *)(GPIOA_BASE))
```

**ë™ì‘ ì›ë¦¬:**
1. `GPIOA_BASE`: 32ë¹„íŠ¸ ì •ìˆ˜ ì£¼ì†Œê°’
2. `(GPIO_TypeDef *)`: GPIO_TypeDef êµ¬ì¡°ì²´ í¬ì¸í„°ë¡œ íƒ€ì… ìºìŠ¤íŒ…
3. `GPIOA->MODER`: êµ¬ì¡°ì²´ ë©¤ë²„ ì ‘ê·¼ ì—°ì‚°ì ì‚¬ìš©

**ë©”ëª¨ë¦¬ ë§¤í•‘:**
```
GPIOA_BASE (0x40020000) â”€â”€â”
                          â”‚
                          â–¼
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ MODER    (0x40020000)      â”‚ â† GPIOA->MODER
â”‚ OTYPER   (0x40020004)      â”‚ â† GPIOA->OTYPER  
â”‚ OSPEEDR  (0x40020008)      â”‚ â† GPIOA->OSPEEDR
â”‚ PUPDR    (0x4002000C)      â”‚ â† GPIOA->PUPDR
â”‚ IDR      (0x40020010)      â”‚ â† GPIOA->IDR
â”‚ ODR      (0x40020014)      â”‚ â† GPIOA->ODR
â”‚ BSRR     (0x40020018)      â”‚ â† GPIOA->BSRR
â”‚ LCKR     (0x4002001C)      â”‚ â† GPIOA->LCKR
â”‚ AFR[0]   (0x40020020)      â”‚ â† GPIOA->AFR[0]
â”‚ AFR[1]   (0x40020024)      â”‚ â† GPIOA->AFR[1]
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

## ğŸš€ êµ¬ì¡°ì²´ë¥¼ ì‚¬ìš©í•œ ìµœì¢… ì½”ë“œ

### ì™„ì„±ëœ ì½”ë“œ

```c
#include <stdint.h>
#include "stm32f411xe.h"  // STM32 í‘œì¤€ í—¤ë” íŒŒì¼

// ë² ì´ìŠ¤ ì£¼ì†Œ ì •ì˜
#define PERIPH_BASE (0x40000000UL)
#define AHB1PERIPH_OFFSET (0x20000UL)
#define AHB1PERIPH_BASE (PERIPH_BASE + AHB1PERIPH_OFFSET)
#define GPIOA_BASE (AHB1PERIPH_BASE + 0x0000UL)
#define RCC_AHB1ENR *(volatile uint32_t *)0x40023830

// GPIO êµ¬ì¡°ì²´ ì •ì˜
typedef struct{
   volatile uint32_t MODER;
   volatile uint32_t OTYPER;
   volatile uint32_t OSPEEDR;
   volatile uint32_t PUPDR;
   volatile uint32_t IDR;
   volatile uint32_t ODR;
   volatile uint32_t BSRR;
   volatile uint32_t LCKR;
   volatile uint32_t AFR[2];
}GPIO_TypeDef;

// GPIO í¬ì¸í„° ì •ì˜
#define GPIOA ((GPIO_TypeDef *)(GPIOA_BASE))

void delay();

int main(void)
{
   /*1. Enable clock access to GPIOA */
   RCC_AHB1ENR |= (1U << 0);

   /*2. Set PA5 as output pin */
   GPIOA->MODER |= (1U << 10);
   GPIOA->MODER &= ~(1U << 11);

   while(1)
   {
      /*3. Set PA5 high */
      GPIOA->ODR |= (1U << 5);
      delay();
      
      /*4. Set PA5 low */
      GPIOA->ODR &= ~(1U << 5);
      delay();
   }
}

void delay(){
    for(int i = 0; i<100000; i++){}
}
```

## âœ¨ êµ¬ì¡°ì²´ ì‚¬ìš©ì˜ ì¥ì 

### 1. ê°„ê²°ì„±ê³¼ ì¬ì‚¬ìš©ì„±

**Before (Define ë°©ì‹):**
```c
// ê° GPIOë§ˆë‹¤ ê°œë³„ ì •ì˜ í•„ìš” (40ì¤„ ì´ìƒ)
#define GPIOA_ODR *(volatile uint32_t *)(GPIOA_BASE + 0x14)
#define GPIOB_ODR *(volatile uint32_t *)(GPIOB_BASE + 0x14)
#define GPIOC_ODR *(volatile uint32_t *)(GPIOC_BASE + 0x14)
// ... ê³„ì†
```

**After (êµ¬ì¡°ì²´ ë°©ì‹):**
```c
// í•˜ë‚˜ì˜ êµ¬ì¡°ì²´ë¡œ ëª¨ë“  GPIO ì»¤ë²„ (10ì¤„)
GPIOA->ODR
GPIOB->ODR  
GPIOC->ODR
```

### 2. í™•ì¥ì„±

ìƒˆë¡œìš´ GPIO í¬íŠ¸ ì¶”ê°€ê°€ ë§¤ìš° ì‰½ë‹¤:

```c
// ìƒˆ GPIO ì¶”ê°€ (ë‹¨ í•œ ì¤„!)
#define GPIOF ((GPIO_TypeDef *)(GPIOF_BASE))

// ì¦‰ì‹œ ëª¨ë“  ë ˆì§€ìŠ¤í„° ì‚¬ìš© ê°€ëŠ¥
GPIOF->MODER = 0x12345678;
GPIOF->ODR |= (1U << 3);
```

### 3. íƒ€ì… ì•ˆì „ì„±

IDEì™€ ì»´íŒŒì¼ëŸ¬ê°€ íƒ€ì… ê²€ì‚¬ë¥¼ ìˆ˜í–‰í•œë‹¤:

```c
// ì˜ëª»ëœ ì‚¬ìš© ì‹œ ì»´íŒŒì¼ ì—ëŸ¬ ë°œìƒ
GPIOA->INVALID_REGISTER = 0;  // ì»´íŒŒì¼ ì—ëŸ¬!

// IDEì—ì„œ ìë™ì™„ì„± ì§€ì›
GPIOA->  // ì—¬ê¸°ì„œ ìë™ì™„ì„±ìœ¼ë¡œ ì‚¬ìš© ê°€ëŠ¥í•œ ë©¤ë²„ë“¤ì„ ë³´ì—¬ì¤Œ
```

### 4. ê°€ë…ì„± í–¥ìƒ

```c
// êµ¬ì¡°ì²´ ë©¤ë²„ ì ‘ê·¼ì´ ë” ì§ê´€ì 
GPIOA->MODER |= (1U << 10);   // ëª…í™•í•œ ì˜ë¯¸
GPIOA->ODR ^= (1U << 5);      // í† ê¸€ ì˜ë¯¸ ëª…í™•
```

## ğŸ’¡ í•µì‹¬ ê°œë… ì •ë¦¬

### êµ¬ì¡°ì²´ì™€ ë©”ëª¨ë¦¬ ë§¤í•‘ì˜ ê´€ê³„

êµ¬ì¡°ì²´ëŠ” ë©”ëª¨ë¦¬ì— ì—°ì†ì ìœ¼ë¡œ ë°°ì¹˜ëœë‹¤:

```c
typedef struct{
   volatile uint32_t MODER;    // +0x00
   volatile uint32_t OTYPER;   // +0x04
   volatile uint32_t OSPEEDR;  // +0x08
   // ...
}GPIO_TypeDef;
```

ì´ëŠ” STM32ì˜ ì‹¤ì œ í•˜ë“œì›¨ì–´ ë ˆì§€ìŠ¤í„° ë°°ì¹˜ì™€ ì •í™•íˆ ì¼ì¹˜í•œë‹¤.

### volatile í‚¤ì›Œë“œì˜ ì§€ì†ì  ì¤‘ìš”ì„±

êµ¬ì¡°ì²´ì—ì„œë„ `volatile`ì€ ì—¬ì „íˆ ì¤‘ìš”í•˜ë‹¤:

```c
volatile uint32_t MODER;  // ì»´íŒŒì¼ëŸ¬ ìµœì í™” ë°©ì§€
```

**ì´ìœ :**
- í•˜ë“œì›¨ì–´ ë ˆì§€ìŠ¤í„°ëŠ” ì–¸ì œë“ ì§€ ê°’ì´ ë³€ê²½ë  ìˆ˜ ìˆë‹¤
- ì»´íŒŒì¼ëŸ¬ê°€ ë ˆì§€ìŠ¤í„° ì½ê¸°ë¥¼ ê±´ë„ˆë›°ì§€ ì•Šë„ë¡ í•œë‹¤

## ğŸ“‹ ì •ë¦¬

ì´ë²ˆ í¬ìŠ¤íŠ¸ì—ì„œëŠ” êµ¬ì¡°ì²´ë¥¼ í™œìš©í•œ ì½”ë“œ ê°œì„ ì„ ë‹¤ë¤˜ë‹¤:

1. **Define ë°©ì‹ì˜ í•œê³„**: ë°˜ë³µì ì´ê³  í™•ì¥ì„± ë¶€ì¡±
2. **êµ¬ì¡°ì²´ ì •ì˜**: í•˜ë‚˜ì˜ êµ¬ì¡°ì²´ë¡œ ëª¨ë“  GPIO ì»¤ë²„
3. **í¬ì¸í„° í™œìš©**: íƒ€ì… ìºìŠ¤íŒ…ì„ í†µí•œ ë©”ëª¨ë¦¬ ë§¤í•‘
4. **ì¥ì  í™•ì¸**: ê°„ê²°ì„±, í™•ì¥ì„±, íƒ€ì… ì•ˆì „ì„±, ê°€ë…ì„±

**í•µì‹¬ ê°œì„  íš¨ê³¼:**
- ì½”ë“œëŸ‰ 80% ê°ì†Œ
- ìƒˆ GPIO ì¶”ê°€ ì‹œê°„ 90% ë‹¨ì¶•
- ì»´íŒŒì¼ ì‹œ íƒ€ì… ì•ˆì „ì„± í™•ë³´
- IDE ìë™ì™„ì„± ì§€ì›

ë‹¤ìŒ í¬ìŠ¤íŠ¸ì—ì„œëŠ” êµ¬ì¡°ì²´ì˜ ê³ ê¸‰ í™œìš©ë²•ê³¼ ì„±ëŠ¥ ë¶„ì„ì„ ì•Œì•„ë³´ê² ë‹¤.

---

**ì´ì „ í¬ìŠ¤íŠ¸**: [5-1. ì½”ë“œ ê°œì„  ê³¼ì • - Defineê³¼ ë² ì´ìŠ¤ ì£¼ì†Œ](/posts/cortex-m-code-improvement-basic)  
**ë‹¤ìŒ í¬ìŠ¤íŠ¸**: [5-3. ì½”ë“œ ê°œì„  ê³¼ì • - ê³ ê¸‰ ê¸°ë²•ê³¼ ì„±ëŠ¥](/posts/cortex-m-code-improvement-advanced)
