
Projet_Eve.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000238  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006484  08000238  08000238  00010238  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000334  080066bc  080066bc  000166bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080069f0  080069f0  000169f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080069f8  080069f8  000169f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  080069fc  080069fc  000169fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000009  20000000  08006a00  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          0000026c  2000000c  08006a09  0002000c  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20000278  08006a09  00020278  2**0
                  ALLOC
  9 .ARM.attributes 00000036  00000000  00000000  00020009  2**0
                  CONTENTS, READONLY
 10 .comment      00000043  00000000  00000000  0002003f  2**0
                  CONTENTS, READONLY
 11 .debug_info   000143cd  00000000  00000000  00020082  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 00002b35  00000000  00000000  0003444f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 00000ea0  00000000  00000000  00036f88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_rnglists 00000b29  00000000  00000000  00037e28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  0002d3e7  00000000  00000000  00038951  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   00015a08  00000000  00000000  00065d38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    00116673  00000000  00000000  0007b740  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_frame  00003b60  00000000  00000000  00191db4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000073  00000000  00000000  00195914  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000238 <__do_global_dtors_aux>:
 8000238:	b510      	push	{r4, lr}
 800023a:	4c05      	ldr	r4, [pc, #20]	; (8000250 <__do_global_dtors_aux+0x18>)
 800023c:	7823      	ldrb	r3, [r4, #0]
 800023e:	b933      	cbnz	r3, 800024e <__do_global_dtors_aux+0x16>
 8000240:	4b04      	ldr	r3, [pc, #16]	; (8000254 <__do_global_dtors_aux+0x1c>)
 8000242:	b113      	cbz	r3, 800024a <__do_global_dtors_aux+0x12>
 8000244:	4804      	ldr	r0, [pc, #16]	; (8000258 <__do_global_dtors_aux+0x20>)
 8000246:	f3af 8000 	nop.w
 800024a:	2301      	movs	r3, #1
 800024c:	7023      	strb	r3, [r4, #0]
 800024e:	bd10      	pop	{r4, pc}
 8000250:	2000000c 	.word	0x2000000c
 8000254:	00000000 	.word	0x00000000
 8000258:	080066a4 	.word	0x080066a4

0800025c <frame_dummy>:
 800025c:	b508      	push	{r3, lr}
 800025e:	4b03      	ldr	r3, [pc, #12]	; (800026c <frame_dummy+0x10>)
 8000260:	b11b      	cbz	r3, 800026a <frame_dummy+0xe>
 8000262:	4903      	ldr	r1, [pc, #12]	; (8000270 <frame_dummy+0x14>)
 8000264:	4803      	ldr	r0, [pc, #12]	; (8000274 <frame_dummy+0x18>)
 8000266:	f3af 8000 	nop.w
 800026a:	bd08      	pop	{r3, pc}
 800026c:	00000000 	.word	0x00000000
 8000270:	20000010 	.word	0x20000010
 8000274:	080066a4 	.word	0x080066a4

08000278 <__aeabi_uldivmod>:
 8000278:	b953      	cbnz	r3, 8000290 <__aeabi_uldivmod+0x18>
 800027a:	b94a      	cbnz	r2, 8000290 <__aeabi_uldivmod+0x18>
 800027c:	2900      	cmp	r1, #0
 800027e:	bf08      	it	eq
 8000280:	2800      	cmpeq	r0, #0
 8000282:	bf1c      	itt	ne
 8000284:	f04f 31ff 	movne.w	r1, #4294967295
 8000288:	f04f 30ff 	movne.w	r0, #4294967295
 800028c:	f000 b982 	b.w	8000594 <__aeabi_idiv0>
 8000290:	f1ad 0c08 	sub.w	ip, sp, #8
 8000294:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000298:	f000 f806 	bl	80002a8 <__udivmoddi4>
 800029c:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002a4:	b004      	add	sp, #16
 80002a6:	4770      	bx	lr

080002a8 <__udivmoddi4>:
 80002a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80002ac:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80002ae:	460d      	mov	r5, r1
 80002b0:	4604      	mov	r4, r0
 80002b2:	460f      	mov	r7, r1
 80002b4:	2b00      	cmp	r3, #0
 80002b6:	d146      	bne.n	8000346 <__udivmoddi4+0x9e>
 80002b8:	428a      	cmp	r2, r1
 80002ba:	4694      	mov	ip, r2
 80002bc:	d95e      	bls.n	800037c <__udivmoddi4+0xd4>
 80002be:	fab2 f382 	clz	r3, r2
 80002c2:	b143      	cbz	r3, 80002d6 <__udivmoddi4+0x2e>
 80002c4:	fa02 fc03 	lsl.w	ip, r2, r3
 80002c8:	f1c3 0220 	rsb	r2, r3, #32
 80002cc:	409f      	lsls	r7, r3
 80002ce:	409c      	lsls	r4, r3
 80002d0:	fa20 f202 	lsr.w	r2, r0, r2
 80002d4:	4317      	orrs	r7, r2
 80002d6:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002da:	fa1f f58c 	uxth.w	r5, ip
 80002de:	0c22      	lsrs	r2, r4, #16
 80002e0:	fbb7 f1fe 	udiv	r1, r7, lr
 80002e4:	fb0e 7711 	mls	r7, lr, r1, r7
 80002e8:	fb01 f005 	mul.w	r0, r1, r5
 80002ec:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002f0:	4290      	cmp	r0, r2
 80002f2:	d908      	bls.n	8000306 <__udivmoddi4+0x5e>
 80002f4:	eb1c 0202 	adds.w	r2, ip, r2
 80002f8:	f101 37ff 	add.w	r7, r1, #4294967295
 80002fc:	d202      	bcs.n	8000304 <__udivmoddi4+0x5c>
 80002fe:	4290      	cmp	r0, r2
 8000300:	f200 8134 	bhi.w	800056c <__udivmoddi4+0x2c4>
 8000304:	4639      	mov	r1, r7
 8000306:	1a12      	subs	r2, r2, r0
 8000308:	b2a4      	uxth	r4, r4
 800030a:	fbb2 f0fe 	udiv	r0, r2, lr
 800030e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000312:	fb00 f505 	mul.w	r5, r0, r5
 8000316:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800031a:	42a5      	cmp	r5, r4
 800031c:	d908      	bls.n	8000330 <__udivmoddi4+0x88>
 800031e:	eb1c 0404 	adds.w	r4, ip, r4
 8000322:	f100 32ff 	add.w	r2, r0, #4294967295
 8000326:	d202      	bcs.n	800032e <__udivmoddi4+0x86>
 8000328:	42a5      	cmp	r5, r4
 800032a:	f200 8119 	bhi.w	8000560 <__udivmoddi4+0x2b8>
 800032e:	4610      	mov	r0, r2
 8000330:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000334:	1b64      	subs	r4, r4, r5
 8000336:	2100      	movs	r1, #0
 8000338:	b11e      	cbz	r6, 8000342 <__udivmoddi4+0x9a>
 800033a:	40dc      	lsrs	r4, r3
 800033c:	2300      	movs	r3, #0
 800033e:	e9c6 4300 	strd	r4, r3, [r6]
 8000342:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d908      	bls.n	800035c <__udivmoddi4+0xb4>
 800034a:	2e00      	cmp	r6, #0
 800034c:	f000 80fc 	beq.w	8000548 <__udivmoddi4+0x2a0>
 8000350:	2100      	movs	r1, #0
 8000352:	e9c6 0500 	strd	r0, r5, [r6]
 8000356:	4608      	mov	r0, r1
 8000358:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800035c:	fab3 f183 	clz	r1, r3
 8000360:	2900      	cmp	r1, #0
 8000362:	d14c      	bne.n	80003fe <__udivmoddi4+0x156>
 8000364:	42ab      	cmp	r3, r5
 8000366:	f0c0 80f2 	bcc.w	800054e <__udivmoddi4+0x2a6>
 800036a:	4282      	cmp	r2, r0
 800036c:	f240 80ef 	bls.w	800054e <__udivmoddi4+0x2a6>
 8000370:	4608      	mov	r0, r1
 8000372:	2e00      	cmp	r6, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0x9a>
 8000376:	e9c6 4700 	strd	r4, r7, [r6]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0x9a>
 800037c:	b902      	cbnz	r2, 8000380 <__udivmoddi4+0xd8>
 800037e:	deff      	udf	#255	; 0xff
 8000380:	fab2 f382 	clz	r3, r2
 8000384:	2b00      	cmp	r3, #0
 8000386:	f040 809f 	bne.w	80004c8 <__udivmoddi4+0x220>
 800038a:	1a8a      	subs	r2, r1, r2
 800038c:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000390:	fa1f f78c 	uxth.w	r7, ip
 8000394:	2101      	movs	r1, #1
 8000396:	fbb2 f5fe 	udiv	r5, r2, lr
 800039a:	fb0e 2015 	mls	r0, lr, r5, r2
 800039e:	0c22      	lsrs	r2, r4, #16
 80003a0:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003a4:	fb07 f005 	mul.w	r0, r7, r5
 80003a8:	4290      	cmp	r0, r2
 80003aa:	d90f      	bls.n	80003cc <__udivmoddi4+0x124>
 80003ac:	eb1c 0202 	adds.w	r2, ip, r2
 80003b0:	f105 38ff 	add.w	r8, r5, #4294967295
 80003b4:	bf2c      	ite	cs
 80003b6:	f04f 0901 	movcs.w	r9, #1
 80003ba:	f04f 0900 	movcc.w	r9, #0
 80003be:	4290      	cmp	r0, r2
 80003c0:	d903      	bls.n	80003ca <__udivmoddi4+0x122>
 80003c2:	f1b9 0f00 	cmp.w	r9, #0
 80003c6:	f000 80ce 	beq.w	8000566 <__udivmoddi4+0x2be>
 80003ca:	4645      	mov	r5, r8
 80003cc:	1a12      	subs	r2, r2, r0
 80003ce:	b2a4      	uxth	r4, r4
 80003d0:	fbb2 f0fe 	udiv	r0, r2, lr
 80003d4:	fb0e 2210 	mls	r2, lr, r0, r2
 80003d8:	fb00 f707 	mul.w	r7, r0, r7
 80003dc:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003e0:	42a7      	cmp	r7, r4
 80003e2:	d908      	bls.n	80003f6 <__udivmoddi4+0x14e>
 80003e4:	eb1c 0404 	adds.w	r4, ip, r4
 80003e8:	f100 32ff 	add.w	r2, r0, #4294967295
 80003ec:	d202      	bcs.n	80003f4 <__udivmoddi4+0x14c>
 80003ee:	42a7      	cmp	r7, r4
 80003f0:	f200 80b3 	bhi.w	800055a <__udivmoddi4+0x2b2>
 80003f4:	4610      	mov	r0, r2
 80003f6:	1be4      	subs	r4, r4, r7
 80003f8:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 80003fc:	e79c      	b.n	8000338 <__udivmoddi4+0x90>
 80003fe:	f1c1 0420 	rsb	r4, r1, #32
 8000402:	408b      	lsls	r3, r1
 8000404:	fa05 fc01 	lsl.w	ip, r5, r1
 8000408:	fa22 f704 	lsr.w	r7, r2, r4
 800040c:	40e5      	lsrs	r5, r4
 800040e:	408a      	lsls	r2, r1
 8000410:	431f      	orrs	r7, r3
 8000412:	fa20 f304 	lsr.w	r3, r0, r4
 8000416:	4088      	lsls	r0, r1
 8000418:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800041c:	ea43 030c 	orr.w	r3, r3, ip
 8000420:	fa1f fc87 	uxth.w	ip, r7
 8000424:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000428:	fbb5 fef8 	udiv	lr, r5, r8
 800042c:	fb08 551e 	mls	r5, r8, lr, r5
 8000430:	ea49 4505 	orr.w	r5, r9, r5, lsl #16
 8000434:	fb0e f90c 	mul.w	r9, lr, ip
 8000438:	45a9      	cmp	r9, r5
 800043a:	d90e      	bls.n	800045a <__udivmoddi4+0x1b2>
 800043c:	197d      	adds	r5, r7, r5
 800043e:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000442:	bf2c      	ite	cs
 8000444:	f04f 0b01 	movcs.w	fp, #1
 8000448:	f04f 0b00 	movcc.w	fp, #0
 800044c:	45a9      	cmp	r9, r5
 800044e:	d903      	bls.n	8000458 <__udivmoddi4+0x1b0>
 8000450:	f1bb 0f00 	cmp.w	fp, #0
 8000454:	f000 808d 	beq.w	8000572 <__udivmoddi4+0x2ca>
 8000458:	46d6      	mov	lr, sl
 800045a:	eba5 0509 	sub.w	r5, r5, r9
 800045e:	fa1f f983 	uxth.w	r9, r3
 8000462:	fbb5 f3f8 	udiv	r3, r5, r8
 8000466:	fb08 5513 	mls	r5, r8, r3, r5
 800046a:	fb03 fc0c 	mul.w	ip, r3, ip
 800046e:	ea49 4505 	orr.w	r5, r9, r5, lsl #16
 8000472:	45ac      	cmp	ip, r5
 8000474:	d906      	bls.n	8000484 <__udivmoddi4+0x1dc>
 8000476:	197d      	adds	r5, r7, r5
 8000478:	f103 38ff 	add.w	r8, r3, #4294967295
 800047c:	d201      	bcs.n	8000482 <__udivmoddi4+0x1da>
 800047e:	45ac      	cmp	ip, r5
 8000480:	d87e      	bhi.n	8000580 <__udivmoddi4+0x2d8>
 8000482:	4643      	mov	r3, r8
 8000484:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 8000488:	eba5 050c 	sub.w	r5, r5, ip
 800048c:	fba3 9802 	umull	r9, r8, r3, r2
 8000490:	4545      	cmp	r5, r8
 8000492:	46ce      	mov	lr, r9
 8000494:	46c4      	mov	ip, r8
 8000496:	d302      	bcc.n	800049e <__udivmoddi4+0x1f6>
 8000498:	d106      	bne.n	80004a8 <__udivmoddi4+0x200>
 800049a:	4548      	cmp	r0, r9
 800049c:	d204      	bcs.n	80004a8 <__udivmoddi4+0x200>
 800049e:	3b01      	subs	r3, #1
 80004a0:	ebb9 0e02 	subs.w	lr, r9, r2
 80004a4:	eb68 0c07 	sbc.w	ip, r8, r7
 80004a8:	2e00      	cmp	r6, #0
 80004aa:	d06f      	beq.n	800058c <__udivmoddi4+0x2e4>
 80004ac:	ebb0 020e 	subs.w	r2, r0, lr
 80004b0:	eb65 050c 	sbc.w	r5, r5, ip
 80004b4:	40ca      	lsrs	r2, r1
 80004b6:	fa05 f404 	lsl.w	r4, r5, r4
 80004ba:	40cd      	lsrs	r5, r1
 80004bc:	4618      	mov	r0, r3
 80004be:	4314      	orrs	r4, r2
 80004c0:	2100      	movs	r1, #0
 80004c2:	e9c6 4500 	strd	r4, r5, [r6]
 80004c6:	e73c      	b.n	8000342 <__udivmoddi4+0x9a>
 80004c8:	fa02 fc03 	lsl.w	ip, r2, r3
 80004cc:	f1c3 0220 	rsb	r2, r3, #32
 80004d0:	4099      	lsls	r1, r3
 80004d2:	409c      	lsls	r4, r3
 80004d4:	40d5      	lsrs	r5, r2
 80004d6:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80004da:	fa20 f202 	lsr.w	r2, r0, r2
 80004de:	fa1f f78c 	uxth.w	r7, ip
 80004e2:	fbb5 f0fe 	udiv	r0, r5, lr
 80004e6:	430a      	orrs	r2, r1
 80004e8:	fb0e 5510 	mls	r5, lr, r0, r5
 80004ec:	0c11      	lsrs	r1, r2, #16
 80004ee:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004f2:	fb00 f507 	mul.w	r5, r0, r7
 80004f6:	428d      	cmp	r5, r1
 80004f8:	d90e      	bls.n	8000518 <__udivmoddi4+0x270>
 80004fa:	eb1c 0101 	adds.w	r1, ip, r1
 80004fe:	f100 38ff 	add.w	r8, r0, #4294967295
 8000502:	bf2c      	ite	cs
 8000504:	f04f 0901 	movcs.w	r9, #1
 8000508:	f04f 0900 	movcc.w	r9, #0
 800050c:	428d      	cmp	r5, r1
 800050e:	d902      	bls.n	8000516 <__udivmoddi4+0x26e>
 8000510:	f1b9 0f00 	cmp.w	r9, #0
 8000514:	d031      	beq.n	800057a <__udivmoddi4+0x2d2>
 8000516:	4640      	mov	r0, r8
 8000518:	1b49      	subs	r1, r1, r5
 800051a:	b292      	uxth	r2, r2
 800051c:	fbb1 f5fe 	udiv	r5, r1, lr
 8000520:	fb0e 1115 	mls	r1, lr, r5, r1
 8000524:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000528:	fb05 f107 	mul.w	r1, r5, r7
 800052c:	4291      	cmp	r1, r2
 800052e:	d907      	bls.n	8000540 <__udivmoddi4+0x298>
 8000530:	eb1c 0202 	adds.w	r2, ip, r2
 8000534:	f105 38ff 	add.w	r8, r5, #4294967295
 8000538:	d201      	bcs.n	800053e <__udivmoddi4+0x296>
 800053a:	4291      	cmp	r1, r2
 800053c:	d823      	bhi.n	8000586 <__udivmoddi4+0x2de>
 800053e:	4645      	mov	r5, r8
 8000540:	1a52      	subs	r2, r2, r1
 8000542:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000546:	e726      	b.n	8000396 <__udivmoddi4+0xee>
 8000548:	4631      	mov	r1, r6
 800054a:	4630      	mov	r0, r6
 800054c:	e6f9      	b.n	8000342 <__udivmoddi4+0x9a>
 800054e:	1a84      	subs	r4, r0, r2
 8000550:	eb65 0203 	sbc.w	r2, r5, r3
 8000554:	2001      	movs	r0, #1
 8000556:	4617      	mov	r7, r2
 8000558:	e70b      	b.n	8000372 <__udivmoddi4+0xca>
 800055a:	4464      	add	r4, ip
 800055c:	3802      	subs	r0, #2
 800055e:	e74a      	b.n	80003f6 <__udivmoddi4+0x14e>
 8000560:	4464      	add	r4, ip
 8000562:	3802      	subs	r0, #2
 8000564:	e6e4      	b.n	8000330 <__udivmoddi4+0x88>
 8000566:	3d02      	subs	r5, #2
 8000568:	4462      	add	r2, ip
 800056a:	e72f      	b.n	80003cc <__udivmoddi4+0x124>
 800056c:	3902      	subs	r1, #2
 800056e:	4462      	add	r2, ip
 8000570:	e6c9      	b.n	8000306 <__udivmoddi4+0x5e>
 8000572:	f1ae 0e02 	sub.w	lr, lr, #2
 8000576:	443d      	add	r5, r7
 8000578:	e76f      	b.n	800045a <__udivmoddi4+0x1b2>
 800057a:	3802      	subs	r0, #2
 800057c:	4461      	add	r1, ip
 800057e:	e7cb      	b.n	8000518 <__udivmoddi4+0x270>
 8000580:	3b02      	subs	r3, #2
 8000582:	443d      	add	r5, r7
 8000584:	e77e      	b.n	8000484 <__udivmoddi4+0x1dc>
 8000586:	3d02      	subs	r5, #2
 8000588:	4462      	add	r2, ip
 800058a:	e7d9      	b.n	8000540 <__udivmoddi4+0x298>
 800058c:	4618      	mov	r0, r3
 800058e:	4631      	mov	r1, r6
 8000590:	e6d7      	b.n	8000342 <__udivmoddi4+0x9a>
 8000592:	bf00      	nop

08000594 <__aeabi_idiv0>:
 8000594:	4770      	bx	lr
 8000596:	bf00      	nop

08000598 <dyn2_crc>:




unsigned short dyn2_crc(unsigned short crc_accum, unsigned char *data_blk_ptr, size_t data_blk_size)
{
 8000598:	b580      	push	{r7, lr}
 800059a:	f5ad 7d06 	sub.w	sp, sp, #536	; 0x218
 800059e:	af00      	add	r7, sp, #0
 80005a0:	f507 7306 	add.w	r3, r7, #536	; 0x218
 80005a4:	f5a3 7304 	sub.w	r3, r3, #528	; 0x210
 80005a8:	6019      	str	r1, [r3, #0]
 80005aa:	f507 7306 	add.w	r3, r7, #536	; 0x218
 80005ae:	f5a3 7305 	sub.w	r3, r3, #532	; 0x214
 80005b2:	601a      	str	r2, [r3, #0]
 80005b4:	f507 7306 	add.w	r3, r7, #536	; 0x218
 80005b8:	f2a3 230a 	subw	r3, r3, #522	; 0x20a
 80005bc:	4602      	mov	r2, r0
 80005be:	801a      	strh	r2, [r3, #0]
	unsigned short i, j;
	unsigned short crc_table[256] = {
 80005c0:	f507 7306 	add.w	r3, r7, #536	; 0x218
 80005c4:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80005c8:	4a28      	ldr	r2, [pc, #160]	; (800066c <dyn2_crc+0xd4>)
 80005ca:	4618      	mov	r0, r3
 80005cc:	4611      	mov	r1, r2
 80005ce:	f44f 7300 	mov.w	r3, #512	; 0x200
 80005d2:	461a      	mov	r2, r3
 80005d4:	f006 f858 	bl	8006688 <memcpy>
			0x0270, 0x8275, 0x827F, 0x027A, 0x826B, 0x026E, 0x0264, 0x8261,
			0x0220, 0x8225, 0x822F, 0x022A, 0x823B, 0x023E, 0x0234, 0x8231,
			0x8213, 0x0216, 0x021C, 0x8219, 0x0208, 0x820D, 0x8207, 0x0202
	};

	for(j = 0; j < data_blk_size; j++)
 80005d8:	2300      	movs	r3, #0
 80005da:	f8a7 3216 	strh.w	r3, [r7, #534]	; 0x216
 80005de:	e031      	b.n	8000644 <dyn2_crc+0xac>
	{
		i = ((unsigned short)(crc_accum >> 8) ^ data_blk_ptr[j]) & 0xFF;
 80005e0:	f507 7306 	add.w	r3, r7, #536	; 0x218
 80005e4:	f2a3 230a 	subw	r3, r3, #522	; 0x20a
 80005e8:	881b      	ldrh	r3, [r3, #0]
 80005ea:	0a1b      	lsrs	r3, r3, #8
 80005ec:	b29a      	uxth	r2, r3
 80005ee:	f8b7 3216 	ldrh.w	r3, [r7, #534]	; 0x216
 80005f2:	f507 7106 	add.w	r1, r7, #536	; 0x218
 80005f6:	f5a1 7104 	sub.w	r1, r1, #528	; 0x210
 80005fa:	6809      	ldr	r1, [r1, #0]
 80005fc:	440b      	add	r3, r1
 80005fe:	781b      	ldrb	r3, [r3, #0]
 8000600:	b29b      	uxth	r3, r3
 8000602:	4053      	eors	r3, r2
 8000604:	b29b      	uxth	r3, r3
 8000606:	b2db      	uxtb	r3, r3
 8000608:	f8a7 3214 	strh.w	r3, [r7, #532]	; 0x214
		crc_accum = (crc_accum << 8) ^ crc_table[i];
 800060c:	f507 7306 	add.w	r3, r7, #536	; 0x218
 8000610:	f2a3 230a 	subw	r3, r3, #522	; 0x20a
 8000614:	881b      	ldrh	r3, [r3, #0]
 8000616:	021b      	lsls	r3, r3, #8
 8000618:	b21a      	sxth	r2, r3
 800061a:	f8b7 1214 	ldrh.w	r1, [r7, #532]	; 0x214
 800061e:	f507 7306 	add.w	r3, r7, #536	; 0x218
 8000622:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8000626:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 800062a:	b21b      	sxth	r3, r3
 800062c:	4053      	eors	r3, r2
 800062e:	b21a      	sxth	r2, r3
 8000630:	f507 7306 	add.w	r3, r7, #536	; 0x218
 8000634:	f2a3 230a 	subw	r3, r3, #522	; 0x20a
 8000638:	801a      	strh	r2, [r3, #0]
	for(j = 0; j < data_blk_size; j++)
 800063a:	f8b7 3216 	ldrh.w	r3, [r7, #534]	; 0x216
 800063e:	3301      	adds	r3, #1
 8000640:	f8a7 3216 	strh.w	r3, [r7, #534]	; 0x216
 8000644:	f8b7 3216 	ldrh.w	r3, [r7, #534]	; 0x216
 8000648:	f507 7206 	add.w	r2, r7, #536	; 0x218
 800064c:	f5a2 7205 	sub.w	r2, r2, #532	; 0x214
 8000650:	6812      	ldr	r2, [r2, #0]
 8000652:	429a      	cmp	r2, r3
 8000654:	d8c4      	bhi.n	80005e0 <dyn2_crc+0x48>
	}
	return crc_accum;
 8000656:	f507 7306 	add.w	r3, r7, #536	; 0x218
 800065a:	f2a3 230a 	subw	r3, r3, #522	; 0x20a
 800065e:	881b      	ldrh	r3, [r3, #0]
}
 8000660:	4618      	mov	r0, r3
 8000662:	f507 7706 	add.w	r7, r7, #536	; 0x218
 8000666:	46bd      	mov	sp, r7
 8000668:	bd80      	pop	{r7, pc}
 800066a:	bf00      	nop
 800066c:	080066bc 	.word	0x080066bc

08000670 <dyn2_append_crc>:
uint8_t* dyn2_append_crc(uint8_t* instruction,uint16_t bufferSize){
 8000670:	b580      	push	{r7, lr}
 8000672:	b084      	sub	sp, #16
 8000674:	af00      	add	r7, sp, #0
 8000676:	6078      	str	r0, [r7, #4]
 8000678:	460b      	mov	r3, r1
 800067a:	807b      	strh	r3, [r7, #2]
		return NULL;
	}

	memcpy(instruction_sent, instruction, bufferSize);
	*/
	unsigned short crc = dyn2_crc(0, instruction, bufferSize - 2);
 800067c:	887b      	ldrh	r3, [r7, #2]
 800067e:	3b02      	subs	r3, #2
 8000680:	461a      	mov	r2, r3
 8000682:	6879      	ldr	r1, [r7, #4]
 8000684:	2000      	movs	r0, #0
 8000686:	f7ff ff87 	bl	8000598 <dyn2_crc>
 800068a:	4603      	mov	r3, r0
 800068c:	81fb      	strh	r3, [r7, #14]
	unsigned char crc_l = crc & 0x00FF;
 800068e:	89fb      	ldrh	r3, [r7, #14]
 8000690:	737b      	strb	r3, [r7, #13]
	unsigned char crc_h = (crc >> 8) & 0x00FF;
 8000692:	89fb      	ldrh	r3, [r7, #14]
 8000694:	0a1b      	lsrs	r3, r3, #8
 8000696:	b29b      	uxth	r3, r3
 8000698:	733b      	strb	r3, [r7, #12]

	instruction[bufferSize - 2] = crc_l;
 800069a:	887b      	ldrh	r3, [r7, #2]
 800069c:	3b02      	subs	r3, #2
 800069e:	687a      	ldr	r2, [r7, #4]
 80006a0:	4413      	add	r3, r2
 80006a2:	7b7a      	ldrb	r2, [r7, #13]
 80006a4:	701a      	strb	r2, [r3, #0]
	instruction[bufferSize - 1] = crc_h;
 80006a6:	887b      	ldrh	r3, [r7, #2]
 80006a8:	3b01      	subs	r3, #1
 80006aa:	687a      	ldr	r2, [r7, #4]
 80006ac:	4413      	add	r3, r2
 80006ae:	7b3a      	ldrb	r2, [r7, #12]
 80006b0:	701a      	strb	r2, [r3, #0]

	return instruction;
 80006b2:	687b      	ldr	r3, [r7, #4]
}
 80006b4:	4618      	mov	r0, r3
 80006b6:	3710      	adds	r7, #16
 80006b8:	46bd      	mov	sp, r7
 80006ba:	bd80      	pop	{r7, pc}

080006bc <dyn2_send>:
	// Send the string through UART
	HAL_UART_Transmit(&huart4, (uint8_t*)arrayString, strlen(arrayString), HAL_MAX_DELAY);
}

// int dyn2_send(..., uint8_t * buffer, uint16_t size)
int dyn2_send(uint8_t* buffer,uint16_t size){
 80006bc:	b580      	push	{r7, lr}
 80006be:	b082      	sub	sp, #8
 80006c0:	af00      	add	r7, sp, #0
 80006c2:	6078      	str	r0, [r7, #4]
 80006c4:	460b      	mov	r3, r1
 80006c6:	807b      	strh	r3, [r7, #2]

	//dyn2_debug_sendArrayAsString(buffer_crc, size); // for debuging purposes

	HAL_HalfDuplex_EnableTransmitter(&huart1);
 80006c8:	480b      	ldr	r0, [pc, #44]	; (80006f8 <dyn2_send+0x3c>)
 80006ca:	f005 fa3f 	bl	8005b4c <HAL_HalfDuplex_EnableTransmitter>

	HAL_UART_Transmit(&huart1, buffer, size, TIMEOUT);
 80006ce:	887a      	ldrh	r2, [r7, #2]
 80006d0:	2364      	movs	r3, #100	; 0x64
 80006d2:	6879      	ldr	r1, [r7, #4]
 80006d4:	4808      	ldr	r0, [pc, #32]	; (80006f8 <dyn2_send+0x3c>)
 80006d6:	f005 f9ab 	bl	8005a30 <HAL_UART_Transmit>
	// Wait until UART transmission is complete
	while (HAL_UART_GetState(&huart1) != HAL_UART_STATE_READY);
 80006da:	bf00      	nop
 80006dc:	4806      	ldr	r0, [pc, #24]	; (80006f8 <dyn2_send+0x3c>)
 80006de:	f005 fadd 	bl	8005c9c <HAL_UART_GetState>
 80006e2:	4603      	mov	r3, r0
 80006e4:	2b20      	cmp	r3, #32
 80006e6:	d1f9      	bne.n	80006dc <dyn2_send+0x20>
	HAL_HalfDuplex_EnableReceiver(&huart1);
 80006e8:	4803      	ldr	r0, [pc, #12]	; (80006f8 <dyn2_send+0x3c>)
 80006ea:	f005 fa83 	bl	8005bf4 <HAL_HalfDuplex_EnableReceiver>

	return 0;
 80006ee:	2300      	movs	r3, #0
}
 80006f0:	4618      	mov	r0, r3
 80006f2:	3708      	adds	r7, #8
 80006f4:	46bd      	mov	sp, r7
 80006f6:	bd80      	pop	{r7, pc}
 80006f8:	200001e0 	.word	0x200001e0

080006fc <dyn2_led>:
	uint16_t size = (uint16_t) NbOfElements(Dynamixel_PING);

	dyn2_send(Dynamixel_PING,size);
}
// Status 1 : Led ON, status 0 : Led OFF
int dyn2_led(MOTOR motor,int status){
 80006fc:	b084      	sub	sp, #16
 80006fe:	b580      	push	{r7, lr}
 8000700:	b086      	sub	sp, #24
 8000702:	af00      	add	r7, sp, #0
 8000704:	f107 0c20 	add.w	ip, r7, #32
 8000708:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
//			/*débutparam, address 65:*/ ,0x41,0x00
//			/*value in the address*/,0x01
//			/*on calcule le CRC après */,0x00,0x00};
	uint8_t DYN2_LED[13];
	// HEADER
	DYN2_LED[0] = HEADER_1;
 800070c:	4b28      	ldr	r3, [pc, #160]	; (80007b0 <dyn2_led+0xb4>)
 800070e:	781b      	ldrb	r3, [r3, #0]
 8000710:	703b      	strb	r3, [r7, #0]
	DYN2_LED[1] = HEADER_2;
 8000712:	4b28      	ldr	r3, [pc, #160]	; (80007b4 <dyn2_led+0xb8>)
 8000714:	781b      	ldrb	r3, [r3, #0]
 8000716:	707b      	strb	r3, [r7, #1]
	DYN2_LED[2] = HEADER_3;
 8000718:	4b27      	ldr	r3, [pc, #156]	; (80007b8 <dyn2_led+0xbc>)
 800071a:	781b      	ldrb	r3, [r3, #0]
 800071c:	70bb      	strb	r3, [r7, #2]
	DYN2_LED[3] = HEADER_4;
 800071e:	4b27      	ldr	r3, [pc, #156]	; (80007bc <dyn2_led+0xc0>)
 8000720:	781b      	ldrb	r3, [r3, #0]
 8000722:	70fb      	strb	r3, [r7, #3]
	// ID
	DYN2_LED[4]= motor.id;
 8000724:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8000728:	b2db      	uxtb	r3, r3
 800072a:	713b      	strb	r3, [r7, #4]
	// LENGTH
	DYN2_LED[5]= NbOfElements(DYN2_LED)- 7; // tkt ca marche
 800072c:	2306      	movs	r3, #6
 800072e:	717b      	strb	r3, [r7, #5]
	DYN2_LED[6]= 0x00;
 8000730:	2300      	movs	r3, #0
 8000732:	71bb      	strb	r3, [r7, #6]
	// INSTRUCTION
	DYN2_LED[7]= WRITE;
 8000734:	4b22      	ldr	r3, [pc, #136]	; (80007c0 <dyn2_led+0xc4>)
 8000736:	781b      	ldrb	r3, [r3, #0]
 8000738:	71fb      	strb	r3, [r7, #7]
	// PARAMETERS
	// ADDRRESS

	if (motor.model==XL320) {
 800073a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800073e:	2b01      	cmp	r3, #1
 8000740:	d102      	bne.n	8000748 <dyn2_led+0x4c>
		DYN2_LED[8]= XL320_ADDRESS_LED;
 8000742:	4b20      	ldr	r3, [pc, #128]	; (80007c4 <dyn2_led+0xc8>)
 8000744:	781b      	ldrb	r3, [r3, #0]
 8000746:	723b      	strb	r3, [r7, #8]
	}
	if (motor.model==XL430) {
 8000748:	f897 3020 	ldrb.w	r3, [r7, #32]
 800074c:	2b00      	cmp	r3, #0
 800074e:	d102      	bne.n	8000756 <dyn2_led+0x5a>
		DYN2_LED[8]= XL430_ADDRESS_LED;
 8000750:	4b1d      	ldr	r3, [pc, #116]	; (80007c8 <dyn2_led+0xcc>)
 8000752:	781b      	ldrb	r3, [r3, #0]
 8000754:	723b      	strb	r3, [r7, #8]
	}
	DYN2_LED[9]= 0x00;
 8000756:	2300      	movs	r3, #0
 8000758:	727b      	strb	r3, [r7, #9]
	// VALUE
	switch(status){
 800075a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800075e:	2b00      	cmp	r3, #0
 8000760:	d004      	beq.n	800076c <dyn2_led+0x70>
 8000762:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8000766:	2b01      	cmp	r3, #1
 8000768:	d004      	beq.n	8000774 <dyn2_led+0x78>
 800076a:	e007      	b.n	800077c <dyn2_led+0x80>
	case 0:
		DYN2_LED[10]=LED_OFF;
 800076c:	4b17      	ldr	r3, [pc, #92]	; (80007cc <dyn2_led+0xd0>)
 800076e:	781b      	ldrb	r3, [r3, #0]
 8000770:	72bb      	strb	r3, [r7, #10]
		break;
 8000772:	e006      	b.n	8000782 <dyn2_led+0x86>
	case 1:
		DYN2_LED[10]=LED_ON;
 8000774:	4b16      	ldr	r3, [pc, #88]	; (80007d0 <dyn2_led+0xd4>)
 8000776:	781b      	ldrb	r3, [r3, #0]
 8000778:	72bb      	strb	r3, [r7, #10]
		break;
 800077a:	e002      	b.n	8000782 <dyn2_led+0x86>
	default :
		return ERROR_LED_VALUE;
 800077c:	4b15      	ldr	r3, [pc, #84]	; (80007d4 <dyn2_led+0xd8>)
 800077e:	681b      	ldr	r3, [r3, #0]
 8000780:	e00e      	b.n	80007a0 <dyn2_led+0xa4>
	}
	// SENDING
	uint16_t size = (uint16_t) NbOfElements(DYN2_LED);
 8000782:	230d      	movs	r3, #13
 8000784:	82fb      	strh	r3, [r7, #22]
	uint8_t* DYN2_LED_CRC = dyn2_append_crc(DYN2_LED,size);
 8000786:	8afa      	ldrh	r2, [r7, #22]
 8000788:	463b      	mov	r3, r7
 800078a:	4611      	mov	r1, r2
 800078c:	4618      	mov	r0, r3
 800078e:	f7ff ff6f 	bl	8000670 <dyn2_append_crc>
 8000792:	6138      	str	r0, [r7, #16]

	dyn2_send(DYN2_LED_CRC,size);
 8000794:	8afb      	ldrh	r3, [r7, #22]
 8000796:	4619      	mov	r1, r3
 8000798:	6938      	ldr	r0, [r7, #16]
 800079a:	f7ff ff8f 	bl	80006bc <dyn2_send>

	return 0;
 800079e:	2300      	movs	r3, #0
}
 80007a0:	4618      	mov	r0, r3
 80007a2:	3718      	adds	r7, #24
 80007a4:	46bd      	mov	sp, r7
 80007a6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80007aa:	b004      	add	sp, #16
 80007ac:	4770      	bx	lr
 80007ae:	bf00      	nop
 80007b0:	080068e1 	.word	0x080068e1
 80007b4:	080068e2 	.word	0x080068e2
 80007b8:	080068e3 	.word	0x080068e3
 80007bc:	080068e4 	.word	0x080068e4
 80007c0:	080068e0 	.word	0x080068e0
 80007c4:	080068e6 	.word	0x080068e6
 80007c8:	080068e5 	.word	0x080068e5
 80007cc:	080068ed 	.word	0x080068ed
 80007d0:	080068ec 	.word	0x080068ec
 80007d4:	080068e8 	.word	0x080068e8

080007d8 <MX_GPIO_Init>:
     PA13 (JTMS/SWDIO)   ------> DEBUG_JTMS-SWDIO
     PA14 (JTCK/SWCLK)   ------> DEBUG_JTCK-SWCLK
     PB3 (JTDO/TRACESWO)   ------> DEBUG_JTDO-SWO
*/
void MX_GPIO_Init(void)
{
 80007d8:	b580      	push	{r7, lr}
 80007da:	b08a      	sub	sp, #40	; 0x28
 80007dc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007de:	f107 0314 	add.w	r3, r7, #20
 80007e2:	2200      	movs	r2, #0
 80007e4:	601a      	str	r2, [r3, #0]
 80007e6:	605a      	str	r2, [r3, #4]
 80007e8:	609a      	str	r2, [r3, #8]
 80007ea:	60da      	str	r2, [r3, #12]
 80007ec:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80007ee:	4b47      	ldr	r3, [pc, #284]	; (800090c <MX_GPIO_Init+0x134>)
 80007f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80007f4:	4a45      	ldr	r2, [pc, #276]	; (800090c <MX_GPIO_Init+0x134>)
 80007f6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80007fa:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 80007fe:	4b43      	ldr	r3, [pc, #268]	; (800090c <MX_GPIO_Init+0x134>)
 8000800:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8000804:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000808:	613b      	str	r3, [r7, #16]
 800080a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800080c:	4b3f      	ldr	r3, [pc, #252]	; (800090c <MX_GPIO_Init+0x134>)
 800080e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8000812:	4a3e      	ldr	r2, [pc, #248]	; (800090c <MX_GPIO_Init+0x134>)
 8000814:	f043 0304 	orr.w	r3, r3, #4
 8000818:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 800081c:	4b3b      	ldr	r3, [pc, #236]	; (800090c <MX_GPIO_Init+0x134>)
 800081e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8000822:	f003 0304 	and.w	r3, r3, #4
 8000826:	60fb      	str	r3, [r7, #12]
 8000828:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800082a:	4b38      	ldr	r3, [pc, #224]	; (800090c <MX_GPIO_Init+0x134>)
 800082c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8000830:	4a36      	ldr	r2, [pc, #216]	; (800090c <MX_GPIO_Init+0x134>)
 8000832:	f043 0301 	orr.w	r3, r3, #1
 8000836:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 800083a:	4b34      	ldr	r3, [pc, #208]	; (800090c <MX_GPIO_Init+0x134>)
 800083c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8000840:	f003 0301 	and.w	r3, r3, #1
 8000844:	60bb      	str	r3, [r7, #8]
 8000846:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000848:	4b30      	ldr	r3, [pc, #192]	; (800090c <MX_GPIO_Init+0x134>)
 800084a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800084e:	4a2f      	ldr	r2, [pc, #188]	; (800090c <MX_GPIO_Init+0x134>)
 8000850:	f043 0302 	orr.w	r3, r3, #2
 8000854:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8000858:	4b2c      	ldr	r3, [pc, #176]	; (800090c <MX_GPIO_Init+0x134>)
 800085a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800085e:	f003 0302 	and.w	r3, r3, #2
 8000862:	607b      	str	r3, [r7, #4]
 8000864:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_CSN1_Pin|GPIO_CSN1C7_Pin|GPIO_CSN1C8_Pin, GPIO_PIN_RESET);
 8000866:	2200      	movs	r2, #0
 8000868:	f44f 71e0 	mov.w	r1, #448	; 0x1c0
 800086c:	4828      	ldr	r0, [pc, #160]	; (8000910 <MX_GPIO_Init+0x138>)
 800086e:	f000 ffd1 	bl	8001814 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, USR_LED_1_Pin|USR_LED_2_Pin|USR_LED_3_Pin|USR_LED_4_Pin, GPIO_PIN_RESET);
 8000872:	2200      	movs	r2, #0
 8000874:	f44f 6170 	mov.w	r1, #3840	; 0xf00
 8000878:	4826      	ldr	r0, [pc, #152]	; (8000914 <MX_GPIO_Init+0x13c>)
 800087a:	f000 ffcb 	bl	8001814 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = FDC_1_Pin|FDC_4_Pin|FDC_5_Pin|FDC_2_Pin;
 800087e:	23f0      	movs	r3, #240	; 0xf0
 8000880:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000882:	2300      	movs	r3, #0
 8000884:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000886:	2300      	movs	r3, #0
 8000888:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800088a:	f107 0314 	add.w	r3, r7, #20
 800088e:	4619      	mov	r1, r3
 8000890:	4820      	ldr	r0, [pc, #128]	; (8000914 <MX_GPIO_Init+0x13c>)
 8000892:	f000 fde7 	bl	8001464 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin
                           PCPin */
  GPIO_InitStruct.Pin = FDC_3_Pin|FDC_8_Pin|USR_BTN_2_Pin|USR_BTN_3_Pin
 8000896:	f641 4330 	movw	r3, #7216	; 0x1c30
 800089a:	617b      	str	r3, [r7, #20]
                          |USR_BTN_1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800089c:	2300      	movs	r3, #0
 800089e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008a0:	2300      	movs	r3, #0
 80008a2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80008a4:	f107 0314 	add.w	r3, r7, #20
 80008a8:	4619      	mov	r1, r3
 80008aa:	4819      	ldr	r0, [pc, #100]	; (8000910 <MX_GPIO_Init+0x138>)
 80008ac:	f000 fdda 	bl	8001464 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = FDC_7_Pin|FDC_6_Pin;
 80008b0:	2303      	movs	r3, #3
 80008b2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008b4:	2300      	movs	r3, #0
 80008b6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008b8:	2300      	movs	r3, #0
 80008ba:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008bc:	f107 0314 	add.w	r3, r7, #20
 80008c0:	4619      	mov	r1, r3
 80008c2:	4815      	ldr	r0, [pc, #84]	; (8000918 <MX_GPIO_Init+0x140>)
 80008c4:	f000 fdce 	bl	8001464 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = GPIO_CSN1_Pin|GPIO_CSN1C7_Pin|GPIO_CSN1C8_Pin;
 80008c8:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 80008cc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008ce:	2301      	movs	r3, #1
 80008d0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008d2:	2300      	movs	r3, #0
 80008d4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008d6:	2300      	movs	r3, #0
 80008d8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80008da:	f107 0314 	add.w	r3, r7, #20
 80008de:	4619      	mov	r1, r3
 80008e0:	480b      	ldr	r0, [pc, #44]	; (8000910 <MX_GPIO_Init+0x138>)
 80008e2:	f000 fdbf 	bl	8001464 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = USR_LED_1_Pin|USR_LED_2_Pin|USR_LED_3_Pin|USR_LED_4_Pin;
 80008e6:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 80008ea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008ec:	2301      	movs	r3, #1
 80008ee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008f0:	2300      	movs	r3, #0
 80008f2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008f4:	2300      	movs	r3, #0
 80008f6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008f8:	f107 0314 	add.w	r3, r7, #20
 80008fc:	4619      	mov	r1, r3
 80008fe:	4805      	ldr	r0, [pc, #20]	; (8000914 <MX_GPIO_Init+0x13c>)
 8000900:	f000 fdb0 	bl	8001464 <HAL_GPIO_Init>

}
 8000904:	bf00      	nop
 8000906:	3728      	adds	r7, #40	; 0x28
 8000908:	46bd      	mov	sp, r7
 800090a:	bd80      	pop	{r7, pc}
 800090c:	46020c00 	.word	0x46020c00
 8000910:	42020800 	.word	0x42020800
 8000914:	42020000 	.word	0x42020000
 8000918:	42020400 	.word	0x42020400

0800091c <MX_ICACHE_Init>:

/* USER CODE END 0 */

/* ICACHE init function */
void MX_ICACHE_Init(void)
{
 800091c:	b580      	push	{r7, lr}
 800091e:	af00      	add	r7, sp, #0

  /* USER CODE END ICACHE_Init 1 */

  /** Enable instruction cache in 1-way (direct mapped cache)
  */
  if (HAL_ICACHE_ConfigAssociativityMode(ICACHE_1WAY) != HAL_OK)
 8000920:	2000      	movs	r0, #0
 8000922:	f000 ff8f 	bl	8001844 <HAL_ICACHE_ConfigAssociativityMode>
 8000926:	4603      	mov	r3, r0
 8000928:	2b00      	cmp	r3, #0
 800092a:	d001      	beq.n	8000930 <MX_ICACHE_Init+0x14>
  {
    Error_Handler();
 800092c:	f000 f8a1 	bl	8000a72 <Error_Handler>
  }
  if (HAL_ICACHE_Enable() != HAL_OK)
 8000930:	f000 ffa8 	bl	8001884 <HAL_ICACHE_Enable>
 8000934:	4603      	mov	r3, r0
 8000936:	2b00      	cmp	r3, #0
 8000938:	d001      	beq.n	800093e <MX_ICACHE_Init+0x22>
  {
    Error_Handler();
 800093a:	f000 f89a 	bl	8000a72 <Error_Handler>
  }
  /* USER CODE BEGIN ICACHE_Init 2 */

  /* USER CODE END ICACHE_Init 2 */

}
 800093e:	bf00      	nop
 8000940:	bd80      	pop	{r7, pc}
	...

08000944 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000944:	b580      	push	{r7, lr}
 8000946:	b0ce      	sub	sp, #312	; 0x138
 8000948:	af26      	add	r7, sp, #152	; 0x98
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800094a:	f000 fbff 	bl	800114c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800094e:	f000 f847 	bl	80009e0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000952:	f7ff ff41 	bl	80007d8 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000956:	f000 fa7d 	bl	8000e54 <MX_USART1_UART_Init>
  MX_ICACHE_Init();
 800095a:	f7ff ffdf 	bl	800091c <MX_ICACHE_Init>
  MX_LPUART1_UART_Init();
 800095e:	f000 f9e3 	bl	8000d28 <MX_LPUART1_UART_Init>
  MX_UART4_Init();
 8000962:	f000 fa2b 	bl	8000dbc <MX_UART4_Init>
  MX_SPI2_Init();
 8000966:	f000 f889 	bl	8000a7c <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */

  MOTOR XL430_1 = {
 800096a:	2300      	movs	r3, #0
 800096c:	703b      	strb	r3, [r7, #0]
 800096e:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 8000972:	607b      	str	r3, [r7, #4]
 8000974:	4a17      	ldr	r2, [pc, #92]	; (80009d4 <main+0x90>)
 8000976:	f107 0308 	add.w	r3, r7, #8
 800097a:	4611      	mov	r1, r2
 800097c:	2294      	movs	r2, #148	; 0x94
 800097e:	4618      	mov	r0, r3
 8000980:	f005 fe82 	bl	8006688 <memcpy>
 8000984:	2301      	movs	r3, #1
 8000986:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  dyn2_led(XL430_1,LED_ON);
 800098a:	4b13      	ldr	r3, [pc, #76]	; (80009d8 <main+0x94>)
 800098c:	781b      	ldrb	r3, [r3, #0]
 800098e:	9324      	str	r3, [sp, #144]	; 0x90
 8000990:	4668      	mov	r0, sp
 8000992:	f107 0310 	add.w	r3, r7, #16
 8000996:	2290      	movs	r2, #144	; 0x90
 8000998:	4619      	mov	r1, r3
 800099a:	f005 fe75 	bl	8006688 <memcpy>
 800099e:	463b      	mov	r3, r7
 80009a0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80009a2:	f7ff feab 	bl	80006fc <dyn2_led>
	  //dyn2_position(XL430_1,90);
	  HAL_Delay(1000);
 80009a6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80009aa:	f000 fc53 	bl	8001254 <HAL_Delay>
	  dyn2_led(XL430_1,LED_OFF);
 80009ae:	4b0b      	ldr	r3, [pc, #44]	; (80009dc <main+0x98>)
 80009b0:	781b      	ldrb	r3, [r3, #0]
 80009b2:	9324      	str	r3, [sp, #144]	; 0x90
 80009b4:	4668      	mov	r0, sp
 80009b6:	f107 0310 	add.w	r3, r7, #16
 80009ba:	2290      	movs	r2, #144	; 0x90
 80009bc:	4619      	mov	r1, r3
 80009be:	f005 fe63 	bl	8006688 <memcpy>
 80009c2:	463b      	mov	r3, r7
 80009c4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80009c6:	f7ff fe99 	bl	80006fc <dyn2_led>
	  //dyn2_position(XL430_1,0);

	  HAL_Delay(1000);
 80009ca:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80009ce:	f000 fc41 	bl	8001254 <HAL_Delay>
	  dyn2_led(XL430_1,LED_ON);
 80009d2:	e7da      	b.n	800098a <main+0x46>
 80009d4:	200001e0 	.word	0x200001e0
 80009d8:	080068ec 	.word	0x080068ec
 80009dc:	080068ed 	.word	0x080068ed

080009e0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	b09e      	sub	sp, #120	; 0x78
 80009e4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80009e6:	f107 0318 	add.w	r3, r7, #24
 80009ea:	2260      	movs	r2, #96	; 0x60
 80009ec:	2100      	movs	r1, #0
 80009ee:	4618      	mov	r0, r3
 80009f0:	f005 fe1e 	bl	8006630 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80009f4:	463b      	mov	r3, r7
 80009f6:	2200      	movs	r2, #0
 80009f8:	601a      	str	r2, [r3, #0]
 80009fa:	605a      	str	r2, [r3, #4]
 80009fc:	609a      	str	r2, [r3, #8]
 80009fe:	60da      	str	r2, [r3, #12]
 8000a00:	611a      	str	r2, [r3, #16]
 8000a02:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE4) != HAL_OK)
 8000a04:	2000      	movs	r0, #0
 8000a06:	f000 ff4d 	bl	80018a4 <HAL_PWREx_ControlVoltageScaling>
 8000a0a:	4603      	mov	r3, r0
 8000a0c:	2b00      	cmp	r3, #0
 8000a0e:	d001      	beq.n	8000a14 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000a10:	f000 f82f 	bl	8000a72 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000a14:	2310      	movs	r3, #16
 8000a16:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000a18:	2301      	movs	r3, #1
 8000a1a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8000a1c:	2310      	movs	r3, #16
 8000a1e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_4;
 8000a20:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000a24:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000a26:	2300      	movs	r3, #0
 8000a28:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a2a:	f107 0318 	add.w	r3, r7, #24
 8000a2e:	4618      	mov	r0, r3
 8000a30:	f000 ffc4 	bl	80019bc <HAL_RCC_OscConfig>
 8000a34:	4603      	mov	r3, r0
 8000a36:	2b00      	cmp	r3, #0
 8000a38:	d001      	beq.n	8000a3e <SystemClock_Config+0x5e>
  {
    Error_Handler();
 8000a3a:	f000 f81a 	bl	8000a72 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a3e:	231f      	movs	r3, #31
 8000a40:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000a42:	2300      	movs	r3, #0
 8000a44:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a46:	2300      	movs	r3, #0
 8000a48:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000a4a:	2300      	movs	r3, #0
 8000a4c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a4e:	2300      	movs	r3, #0
 8000a50:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 8000a52:	2300      	movs	r3, #0
 8000a54:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000a56:	463b      	mov	r3, r7
 8000a58:	2100      	movs	r1, #0
 8000a5a:	4618      	mov	r0, r3
 8000a5c:	f001 fe8a 	bl	8002774 <HAL_RCC_ClockConfig>
 8000a60:	4603      	mov	r3, r0
 8000a62:	2b00      	cmp	r3, #0
 8000a64:	d001      	beq.n	8000a6a <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8000a66:	f000 f804 	bl	8000a72 <Error_Handler>
  }
}
 8000a6a:	bf00      	nop
 8000a6c:	3778      	adds	r7, #120	; 0x78
 8000a6e:	46bd      	mov	sp, r7
 8000a70:	bd80      	pop	{r7, pc}

08000a72 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a72:	b480      	push	{r7}
 8000a74:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a76:	b672      	cpsid	i
}
 8000a78:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a7a:	e7fe      	b.n	8000a7a <Error_Handler+0x8>

08000a7c <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	b084      	sub	sp, #16
 8000a80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 0 */

  /* USER CODE END SPI2_Init 0 */

  SPI_AutonomousModeConfTypeDef HAL_SPI_AutonomousMode_Cfg_Struct = {0};
 8000a82:	1d3b      	adds	r3, r7, #4
 8000a84:	2200      	movs	r2, #0
 8000a86:	601a      	str	r2, [r3, #0]
 8000a88:	605a      	str	r2, [r3, #4]
 8000a8a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8000a8c:	4b31      	ldr	r3, [pc, #196]	; (8000b54 <MX_SPI2_Init+0xd8>)
 8000a8e:	4a32      	ldr	r2, [pc, #200]	; (8000b58 <MX_SPI2_Init+0xdc>)
 8000a90:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000a92:	4b30      	ldr	r3, [pc, #192]	; (8000b54 <MX_SPI2_Init+0xd8>)
 8000a94:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8000a98:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000a9a:	4b2e      	ldr	r3, [pc, #184]	; (8000b54 <MX_SPI2_Init+0xd8>)
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000aa0:	4b2c      	ldr	r3, [pc, #176]	; (8000b54 <MX_SPI2_Init+0xd8>)
 8000aa2:	2207      	movs	r2, #7
 8000aa4:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000aa6:	4b2b      	ldr	r3, [pc, #172]	; (8000b54 <MX_SPI2_Init+0xd8>)
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000aac:	4b29      	ldr	r3, [pc, #164]	; (8000b54 <MX_SPI2_Init+0xd8>)
 8000aae:	2200      	movs	r2, #0
 8000ab0:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000ab2:	4b28      	ldr	r3, [pc, #160]	; (8000b54 <MX_SPI2_Init+0xd8>)
 8000ab4:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8000ab8:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8000aba:	4b26      	ldr	r3, [pc, #152]	; (8000b54 <MX_SPI2_Init+0xd8>)
 8000abc:	f04f 42e0 	mov.w	r2, #1879048192	; 0x70000000
 8000ac0:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000ac2:	4b24      	ldr	r3, [pc, #144]	; (8000b54 <MX_SPI2_Init+0xd8>)
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000ac8:	4b22      	ldr	r3, [pc, #136]	; (8000b54 <MX_SPI2_Init+0xd8>)
 8000aca:	2200      	movs	r2, #0
 8000acc:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000ace:	4b21      	ldr	r3, [pc, #132]	; (8000b54 <MX_SPI2_Init+0xd8>)
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 0x7;
 8000ad4:	4b1f      	ldr	r3, [pc, #124]	; (8000b54 <MX_SPI2_Init+0xd8>)
 8000ad6:	2207      	movs	r2, #7
 8000ad8:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000ada:	4b1e      	ldr	r3, [pc, #120]	; (8000b54 <MX_SPI2_Init+0xd8>)
 8000adc:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000ae0:	635a      	str	r2, [r3, #52]	; 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8000ae2:	4b1c      	ldr	r3, [pc, #112]	; (8000b54 <MX_SPI2_Init+0xd8>)
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8000ae8:	4b1a      	ldr	r3, [pc, #104]	; (8000b54 <MX_SPI2_Init+0xd8>)
 8000aea:	2200      	movs	r2, #0
 8000aec:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8000aee:	4b19      	ldr	r3, [pc, #100]	; (8000b54 <MX_SPI2_Init+0xd8>)
 8000af0:	2200      	movs	r2, #0
 8000af2:	649a      	str	r2, [r3, #72]	; 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8000af4:	4b17      	ldr	r3, [pc, #92]	; (8000b54 <MX_SPI2_Init+0xd8>)
 8000af6:	2200      	movs	r2, #0
 8000af8:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8000afa:	4b16      	ldr	r3, [pc, #88]	; (8000b54 <MX_SPI2_Init+0xd8>)
 8000afc:	2200      	movs	r2, #0
 8000afe:	651a      	str	r2, [r3, #80]	; 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8000b00:	4b14      	ldr	r3, [pc, #80]	; (8000b54 <MX_SPI2_Init+0xd8>)
 8000b02:	2200      	movs	r2, #0
 8000b04:	655a      	str	r2, [r3, #84]	; 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8000b06:	4b13      	ldr	r3, [pc, #76]	; (8000b54 <MX_SPI2_Init+0xd8>)
 8000b08:	2200      	movs	r2, #0
 8000b0a:	659a      	str	r2, [r3, #88]	; 0x58
  hspi2.Init.ReadyMasterManagement = SPI_RDY_MASTER_MANAGEMENT_INTERNALLY;
 8000b0c:	4b11      	ldr	r3, [pc, #68]	; (8000b54 <MX_SPI2_Init+0xd8>)
 8000b0e:	2200      	movs	r2, #0
 8000b10:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi2.Init.ReadyPolarity = SPI_RDY_POLARITY_HIGH;
 8000b12:	4b10      	ldr	r3, [pc, #64]	; (8000b54 <MX_SPI2_Init+0xd8>)
 8000b14:	2200      	movs	r2, #0
 8000b16:	661a      	str	r2, [r3, #96]	; 0x60
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000b18:	480e      	ldr	r0, [pc, #56]	; (8000b54 <MX_SPI2_Init+0xd8>)
 8000b1a:	f004 fd6f 	bl	80055fc <HAL_SPI_Init>
 8000b1e:	4603      	mov	r3, r0
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	d001      	beq.n	8000b28 <MX_SPI2_Init+0xac>
  {
    Error_Handler();
 8000b24:	f7ff ffa5 	bl	8000a72 <Error_Handler>
  }
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerState = SPI_AUTO_MODE_DISABLE;
 8000b28:	2300      	movs	r3, #0
 8000b2a:	607b      	str	r3, [r7, #4]
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerSelection = SPI_GRP1_GPDMA_CH0_TCF_TRG;
 8000b2c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000b30:	60bb      	str	r3, [r7, #8]
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerPolarity = SPI_TRIG_POLARITY_RISING;
 8000b32:	2300      	movs	r3, #0
 8000b34:	60fb      	str	r3, [r7, #12]
  if (HAL_SPIEx_SetConfigAutonomousMode(&hspi2, &HAL_SPI_AutonomousMode_Cfg_Struct) != HAL_OK)
 8000b36:	1d3b      	adds	r3, r7, #4
 8000b38:	4619      	mov	r1, r3
 8000b3a:	4806      	ldr	r0, [pc, #24]	; (8000b54 <MX_SPI2_Init+0xd8>)
 8000b3c:	f004 fe8f 	bl	800585e <HAL_SPIEx_SetConfigAutonomousMode>
 8000b40:	4603      	mov	r3, r0
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	d001      	beq.n	8000b4a <MX_SPI2_Init+0xce>
  {
    Error_Handler();
 8000b46:	f7ff ff94 	bl	8000a72 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000b4a:	bf00      	nop
 8000b4c:	3710      	adds	r7, #16
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	bd80      	pop	{r7, pc}
 8000b52:	bf00      	nop
 8000b54:	20000028 	.word	0x20000028
 8000b58:	40003800 	.word	0x40003800

08000b5c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	b0b8      	sub	sp, #224	; 0xe0
 8000b60:	af00      	add	r7, sp, #0
 8000b62:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b64:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000b68:	2200      	movs	r2, #0
 8000b6a:	601a      	str	r2, [r3, #0]
 8000b6c:	605a      	str	r2, [r3, #4]
 8000b6e:	609a      	str	r2, [r3, #8]
 8000b70:	60da      	str	r2, [r3, #12]
 8000b72:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000b74:	f107 0310 	add.w	r3, r7, #16
 8000b78:	22b8      	movs	r2, #184	; 0xb8
 8000b7a:	2100      	movs	r1, #0
 8000b7c:	4618      	mov	r0, r3
 8000b7e:	f005 fd57 	bl	8006630 <memset>
  if(spiHandle->Instance==SPI2)
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	681b      	ldr	r3, [r3, #0]
 8000b86:	4a27      	ldr	r2, [pc, #156]	; (8000c24 <HAL_SPI_MspInit+0xc8>)
 8000b88:	4293      	cmp	r3, r2
 8000b8a:	d147      	bne.n	8000c1c <HAL_SPI_MspInit+0xc0>

  /* USER CODE END SPI2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 8000b8c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8000b90:	f04f 0300 	mov.w	r3, #0
 8000b94:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.Spi2ClockSelection = RCC_SPI2CLKSOURCE_SYSCLK;
 8000b98:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000b9c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000ba0:	f107 0310 	add.w	r3, r7, #16
 8000ba4:	4618      	mov	r0, r3
 8000ba6:	f002 f9b5 	bl	8002f14 <HAL_RCCEx_PeriphCLKConfig>
 8000baa:	4603      	mov	r3, r0
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	d001      	beq.n	8000bb4 <HAL_SPI_MspInit+0x58>
    {
      Error_Handler();
 8000bb0:	f7ff ff5f 	bl	8000a72 <Error_Handler>
    }

    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000bb4:	4b1c      	ldr	r3, [pc, #112]	; (8000c28 <HAL_SPI_MspInit+0xcc>)
 8000bb6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8000bba:	4a1b      	ldr	r2, [pc, #108]	; (8000c28 <HAL_SPI_MspInit+0xcc>)
 8000bbc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000bc0:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8000bc4:	4b18      	ldr	r3, [pc, #96]	; (8000c28 <HAL_SPI_MspInit+0xcc>)
 8000bc6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8000bca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000bce:	60fb      	str	r3, [r7, #12]
 8000bd0:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bd2:	4b15      	ldr	r3, [pc, #84]	; (8000c28 <HAL_SPI_MspInit+0xcc>)
 8000bd4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8000bd8:	4a13      	ldr	r2, [pc, #76]	; (8000c28 <HAL_SPI_MspInit+0xcc>)
 8000bda:	f043 0302 	orr.w	r3, r3, #2
 8000bde:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8000be2:	4b11      	ldr	r3, [pc, #68]	; (8000c28 <HAL_SPI_MspInit+0xcc>)
 8000be4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8000be8:	f003 0302 	and.w	r3, r3, #2
 8000bec:	60bb      	str	r3, [r7, #8]
 8000bee:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8000bf0:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8000bf4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bf8:	2302      	movs	r3, #2
 8000bfa:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bfe:	2300      	movs	r3, #0
 8000c00:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c04:	2300      	movs	r3, #0
 8000c06:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000c0a:	2305      	movs	r3, #5
 8000c0c:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c10:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000c14:	4619      	mov	r1, r3
 8000c16:	4805      	ldr	r0, [pc, #20]	; (8000c2c <HAL_SPI_MspInit+0xd0>)
 8000c18:	f000 fc24 	bl	8001464 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8000c1c:	bf00      	nop
 8000c1e:	37e0      	adds	r7, #224	; 0xe0
 8000c20:	46bd      	mov	sp, r7
 8000c22:	bd80      	pop	{r7, pc}
 8000c24:	40003800 	.word	0x40003800
 8000c28:	46020c00 	.word	0x46020c00
 8000c2c:	42020400 	.word	0x42020400

08000c30 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c30:	b480      	push	{r7}
 8000c32:	b083      	sub	sp, #12
 8000c34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000c36:	4b0a      	ldr	r3, [pc, #40]	; (8000c60 <HAL_MspInit+0x30>)
 8000c38:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000c3c:	4a08      	ldr	r2, [pc, #32]	; (8000c60 <HAL_MspInit+0x30>)
 8000c3e:	f043 0304 	orr.w	r3, r3, #4
 8000c42:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
 8000c46:	4b06      	ldr	r3, [pc, #24]	; (8000c60 <HAL_MspInit+0x30>)
 8000c48:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000c4c:	f003 0304 	and.w	r3, r3, #4
 8000c50:	607b      	str	r3, [r7, #4]
 8000c52:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c54:	bf00      	nop
 8000c56:	370c      	adds	r7, #12
 8000c58:	46bd      	mov	sp, r7
 8000c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c5e:	4770      	bx	lr
 8000c60:	46020c00 	.word	0x46020c00

08000c64 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c64:	b480      	push	{r7}
 8000c66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000c68:	e7fe      	b.n	8000c68 <NMI_Handler+0x4>

08000c6a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c6a:	b480      	push	{r7}
 8000c6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c6e:	e7fe      	b.n	8000c6e <HardFault_Handler+0x4>

08000c70 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c70:	b480      	push	{r7}
 8000c72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c74:	e7fe      	b.n	8000c74 <MemManage_Handler+0x4>

08000c76 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c76:	b480      	push	{r7}
 8000c78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c7a:	e7fe      	b.n	8000c7a <BusFault_Handler+0x4>

08000c7c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c7c:	b480      	push	{r7}
 8000c7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c80:	e7fe      	b.n	8000c80 <UsageFault_Handler+0x4>

08000c82 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c82:	b480      	push	{r7}
 8000c84:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c86:	bf00      	nop
 8000c88:	46bd      	mov	sp, r7
 8000c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c8e:	4770      	bx	lr

08000c90 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c90:	b480      	push	{r7}
 8000c92:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c94:	bf00      	nop
 8000c96:	46bd      	mov	sp, r7
 8000c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c9c:	4770      	bx	lr

08000c9e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c9e:	b480      	push	{r7}
 8000ca0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ca2:	bf00      	nop
 8000ca4:	46bd      	mov	sp, r7
 8000ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000caa:	4770      	bx	lr

08000cac <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000cac:	b580      	push	{r7, lr}
 8000cae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000cb0:	f000 fab0 	bl	8001214 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000cb4:	bf00      	nop
 8000cb6:	bd80      	pop	{r7, pc}

08000cb8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000cb8:	b480      	push	{r7}
 8000cba:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000cbc:	4b18      	ldr	r3, [pc, #96]	; (8000d20 <SystemInit+0x68>)
 8000cbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000cc2:	4a17      	ldr	r2, [pc, #92]	; (8000d20 <SystemInit+0x68>)
 8000cc4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000cc8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR = RCC_CR_MSISON;
 8000ccc:	4b15      	ldr	r3, [pc, #84]	; (8000d24 <SystemInit+0x6c>)
 8000cce:	2201      	movs	r2, #1
 8000cd0:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 8000cd2:	4b14      	ldr	r3, [pc, #80]	; (8000d24 <SystemInit+0x6c>)
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 8000cd8:	4b12      	ldr	r3, [pc, #72]	; (8000d24 <SystemInit+0x6c>)
 8000cda:	2200      	movs	r2, #0
 8000cdc:	621a      	str	r2, [r3, #32]
  RCC->CFGR3 = 0U;
 8000cde:	4b11      	ldr	r3, [pc, #68]	; (8000d24 <SystemInit+0x6c>)
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Reset HSEON, CSSON , HSION, PLLxON bits */
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_CSSON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON);
 8000ce4:	4b0f      	ldr	r3, [pc, #60]	; (8000d24 <SystemInit+0x6c>)
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	4a0e      	ldr	r2, [pc, #56]	; (8000d24 <SystemInit+0x6c>)
 8000cea:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8000cee:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8000cf2:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLL1CFGR = 0U;
 8000cf4:	4b0b      	ldr	r3, [pc, #44]	; (8000d24 <SystemInit+0x6c>)
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 8000cfa:	4b0a      	ldr	r3, [pc, #40]	; (8000d24 <SystemInit+0x6c>)
 8000cfc:	681b      	ldr	r3, [r3, #0]
 8000cfe:	4a09      	ldr	r2, [pc, #36]	; (8000d24 <SystemInit+0x6c>)
 8000d00:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000d04:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 8000d06:	4b07      	ldr	r3, [pc, #28]	; (8000d24 <SystemInit+0x6c>)
 8000d08:	2200      	movs	r2, #0
 8000d0a:	651a      	str	r2, [r3, #80]	; 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000d0c:	4b04      	ldr	r3, [pc, #16]	; (8000d20 <SystemInit+0x68>)
 8000d0e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000d12:	609a      	str	r2, [r3, #8]
  #endif
}
 8000d14:	bf00      	nop
 8000d16:	46bd      	mov	sp, r7
 8000d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d1c:	4770      	bx	lr
 8000d1e:	bf00      	nop
 8000d20:	e000ed00 	.word	0xe000ed00
 8000d24:	46020c00 	.word	0x46020c00

08000d28 <MX_LPUART1_UART_Init>:
UART_HandleTypeDef huart1;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8000d2c:	4b20      	ldr	r3, [pc, #128]	; (8000db0 <MX_LPUART1_UART_Init+0x88>)
 8000d2e:	4a21      	ldr	r2, [pc, #132]	; (8000db4 <MX_LPUART1_UART_Init+0x8c>)
 8000d30:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 209700;
 8000d32:	4b1f      	ldr	r3, [pc, #124]	; (8000db0 <MX_LPUART1_UART_Init+0x88>)
 8000d34:	4a20      	ldr	r2, [pc, #128]	; (8000db8 <MX_LPUART1_UART_Init+0x90>)
 8000d36:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000d38:	4b1d      	ldr	r3, [pc, #116]	; (8000db0 <MX_LPUART1_UART_Init+0x88>)
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8000d3e:	4b1c      	ldr	r3, [pc, #112]	; (8000db0 <MX_LPUART1_UART_Init+0x88>)
 8000d40:	2200      	movs	r2, #0
 8000d42:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8000d44:	4b1a      	ldr	r3, [pc, #104]	; (8000db0 <MX_LPUART1_UART_Init+0x88>)
 8000d46:	2200      	movs	r2, #0
 8000d48:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8000d4a:	4b19      	ldr	r3, [pc, #100]	; (8000db0 <MX_LPUART1_UART_Init+0x88>)
 8000d4c:	220c      	movs	r2, #12
 8000d4e:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d50:	4b17      	ldr	r3, [pc, #92]	; (8000db0 <MX_LPUART1_UART_Init+0x88>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000d56:	4b16      	ldr	r3, [pc, #88]	; (8000db0 <MX_LPUART1_UART_Init+0x88>)
 8000d58:	2200      	movs	r2, #0
 8000d5a:	621a      	str	r2, [r3, #32]
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000d5c:	4b14      	ldr	r3, [pc, #80]	; (8000db0 <MX_LPUART1_UART_Init+0x88>)
 8000d5e:	2200      	movs	r2, #0
 8000d60:	629a      	str	r2, [r3, #40]	; 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 8000d62:	4b13      	ldr	r3, [pc, #76]	; (8000db0 <MX_LPUART1_UART_Init+0x88>)
 8000d64:	2200      	movs	r2, #0
 8000d66:	665a      	str	r2, [r3, #100]	; 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8000d68:	4811      	ldr	r0, [pc, #68]	; (8000db0 <MX_LPUART1_UART_Init+0x88>)
 8000d6a:	f004 fdb9 	bl	80058e0 <HAL_UART_Init>
 8000d6e:	4603      	mov	r3, r0
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d001      	beq.n	8000d78 <MX_LPUART1_UART_Init+0x50>
  {
    Error_Handler();
 8000d74:	f7ff fe7d 	bl	8000a72 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000d78:	2100      	movs	r1, #0
 8000d7a:	480d      	ldr	r0, [pc, #52]	; (8000db0 <MX_LPUART1_UART_Init+0x88>)
 8000d7c:	f005 fb8e 	bl	800649c <HAL_UARTEx_SetTxFifoThreshold>
 8000d80:	4603      	mov	r3, r0
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	d001      	beq.n	8000d8a <MX_LPUART1_UART_Init+0x62>
  {
    Error_Handler();
 8000d86:	f7ff fe74 	bl	8000a72 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000d8a:	2100      	movs	r1, #0
 8000d8c:	4808      	ldr	r0, [pc, #32]	; (8000db0 <MX_LPUART1_UART_Init+0x88>)
 8000d8e:	f005 fbc3 	bl	8006518 <HAL_UARTEx_SetRxFifoThreshold>
 8000d92:	4603      	mov	r3, r0
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	d001      	beq.n	8000d9c <MX_LPUART1_UART_Init+0x74>
  {
    Error_Handler();
 8000d98:	f7ff fe6b 	bl	8000a72 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8000d9c:	4804      	ldr	r0, [pc, #16]	; (8000db0 <MX_LPUART1_UART_Init+0x88>)
 8000d9e:	f005 fb44 	bl	800642a <HAL_UARTEx_DisableFifoMode>
 8000da2:	4603      	mov	r3, r0
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d001      	beq.n	8000dac <MX_LPUART1_UART_Init+0x84>
  {
    Error_Handler();
 8000da8:	f7ff fe63 	bl	8000a72 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8000dac:	bf00      	nop
 8000dae:	bd80      	pop	{r7, pc}
 8000db0:	200000b8 	.word	0x200000b8
 8000db4:	46002400 	.word	0x46002400
 8000db8:	00033324 	.word	0x00033324

08000dbc <MX_UART4_Init>:
/* UART4 init function */
void MX_UART4_Init(void)
{
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8000dc0:	4b22      	ldr	r3, [pc, #136]	; (8000e4c <MX_UART4_Init+0x90>)
 8000dc2:	4a23      	ldr	r2, [pc, #140]	; (8000e50 <MX_UART4_Init+0x94>)
 8000dc4:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8000dc6:	4b21      	ldr	r3, [pc, #132]	; (8000e4c <MX_UART4_Init+0x90>)
 8000dc8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000dcc:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8000dce:	4b1f      	ldr	r3, [pc, #124]	; (8000e4c <MX_UART4_Init+0x90>)
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8000dd4:	4b1d      	ldr	r3, [pc, #116]	; (8000e4c <MX_UART4_Init+0x90>)
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8000dda:	4b1c      	ldr	r3, [pc, #112]	; (8000e4c <MX_UART4_Init+0x90>)
 8000ddc:	2200      	movs	r2, #0
 8000dde:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8000de0:	4b1a      	ldr	r3, [pc, #104]	; (8000e4c <MX_UART4_Init+0x90>)
 8000de2:	220c      	movs	r2, #12
 8000de4:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000de6:	4b19      	ldr	r3, [pc, #100]	; (8000e4c <MX_UART4_Init+0x90>)
 8000de8:	2200      	movs	r2, #0
 8000dea:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8000dec:	4b17      	ldr	r3, [pc, #92]	; (8000e4c <MX_UART4_Init+0x90>)
 8000dee:	2200      	movs	r2, #0
 8000df0:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000df2:	4b16      	ldr	r3, [pc, #88]	; (8000e4c <MX_UART4_Init+0x90>)
 8000df4:	2200      	movs	r2, #0
 8000df6:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000df8:	4b14      	ldr	r3, [pc, #80]	; (8000e4c <MX_UART4_Init+0x90>)
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	625a      	str	r2, [r3, #36]	; 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000dfe:	4b13      	ldr	r3, [pc, #76]	; (8000e4c <MX_UART4_Init+0x90>)
 8000e00:	2200      	movs	r2, #0
 8000e02:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8000e04:	4811      	ldr	r0, [pc, #68]	; (8000e4c <MX_UART4_Init+0x90>)
 8000e06:	f004 fd6b 	bl	80058e0 <HAL_UART_Init>
 8000e0a:	4603      	mov	r3, r0
 8000e0c:	2b00      	cmp	r3, #0
 8000e0e:	d001      	beq.n	8000e14 <MX_UART4_Init+0x58>
  {
    Error_Handler();
 8000e10:	f7ff fe2f 	bl	8000a72 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000e14:	2100      	movs	r1, #0
 8000e16:	480d      	ldr	r0, [pc, #52]	; (8000e4c <MX_UART4_Init+0x90>)
 8000e18:	f005 fb40 	bl	800649c <HAL_UARTEx_SetTxFifoThreshold>
 8000e1c:	4603      	mov	r3, r0
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	d001      	beq.n	8000e26 <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 8000e22:	f7ff fe26 	bl	8000a72 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000e26:	2100      	movs	r1, #0
 8000e28:	4808      	ldr	r0, [pc, #32]	; (8000e4c <MX_UART4_Init+0x90>)
 8000e2a:	f005 fb75 	bl	8006518 <HAL_UARTEx_SetRxFifoThreshold>
 8000e2e:	4603      	mov	r3, r0
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	d001      	beq.n	8000e38 <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 8000e34:	f7ff fe1d 	bl	8000a72 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 8000e38:	4804      	ldr	r0, [pc, #16]	; (8000e4c <MX_UART4_Init+0x90>)
 8000e3a:	f005 faf6 	bl	800642a <HAL_UARTEx_DisableFifoMode>
 8000e3e:	4603      	mov	r3, r0
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	d001      	beq.n	8000e48 <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 8000e44:	f7ff fe15 	bl	8000a72 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8000e48:	bf00      	nop
 8000e4a:	bd80      	pop	{r7, pc}
 8000e4c:	2000014c 	.word	0x2000014c
 8000e50:	40004c00 	.word	0x40004c00

08000e54 <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000e58:	4b22      	ldr	r3, [pc, #136]	; (8000ee4 <MX_USART1_UART_Init+0x90>)
 8000e5a:	4a23      	ldr	r2, [pc, #140]	; (8000ee8 <MX_USART1_UART_Init+0x94>)
 8000e5c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 57600;
 8000e5e:	4b21      	ldr	r3, [pc, #132]	; (8000ee4 <MX_USART1_UART_Init+0x90>)
 8000e60:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 8000e64:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000e66:	4b1f      	ldr	r3, [pc, #124]	; (8000ee4 <MX_USART1_UART_Init+0x90>)
 8000e68:	2200      	movs	r2, #0
 8000e6a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000e6c:	4b1d      	ldr	r3, [pc, #116]	; (8000ee4 <MX_USART1_UART_Init+0x90>)
 8000e6e:	2200      	movs	r2, #0
 8000e70:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000e72:	4b1c      	ldr	r3, [pc, #112]	; (8000ee4 <MX_USART1_UART_Init+0x90>)
 8000e74:	2200      	movs	r2, #0
 8000e76:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000e78:	4b1a      	ldr	r3, [pc, #104]	; (8000ee4 <MX_USART1_UART_Init+0x90>)
 8000e7a:	220c      	movs	r2, #12
 8000e7c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e7e:	4b19      	ldr	r3, [pc, #100]	; (8000ee4 <MX_USART1_UART_Init+0x90>)
 8000e80:	2200      	movs	r2, #0
 8000e82:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e84:	4b17      	ldr	r3, [pc, #92]	; (8000ee4 <MX_USART1_UART_Init+0x90>)
 8000e86:	2200      	movs	r2, #0
 8000e88:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000e8a:	4b16      	ldr	r3, [pc, #88]	; (8000ee4 <MX_USART1_UART_Init+0x90>)
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000e90:	4b14      	ldr	r3, [pc, #80]	; (8000ee4 <MX_USART1_UART_Init+0x90>)
 8000e92:	2200      	movs	r2, #0
 8000e94:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000e96:	4b13      	ldr	r3, [pc, #76]	; (8000ee4 <MX_USART1_UART_Init+0x90>)
 8000e98:	2200      	movs	r2, #0
 8000e9a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_HalfDuplex_Init(&huart1) != HAL_OK)
 8000e9c:	4811      	ldr	r0, [pc, #68]	; (8000ee4 <MX_USART1_UART_Init+0x90>)
 8000e9e:	f004 fd6f 	bl	8005980 <HAL_HalfDuplex_Init>
 8000ea2:	4603      	mov	r3, r0
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	d001      	beq.n	8000eac <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8000ea8:	f7ff fde3 	bl	8000a72 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000eac:	2100      	movs	r1, #0
 8000eae:	480d      	ldr	r0, [pc, #52]	; (8000ee4 <MX_USART1_UART_Init+0x90>)
 8000eb0:	f005 faf4 	bl	800649c <HAL_UARTEx_SetTxFifoThreshold>
 8000eb4:	4603      	mov	r3, r0
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	d001      	beq.n	8000ebe <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8000eba:	f7ff fdda 	bl	8000a72 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000ebe:	2100      	movs	r1, #0
 8000ec0:	4808      	ldr	r0, [pc, #32]	; (8000ee4 <MX_USART1_UART_Init+0x90>)
 8000ec2:	f005 fb29 	bl	8006518 <HAL_UARTEx_SetRxFifoThreshold>
 8000ec6:	4603      	mov	r3, r0
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	d001      	beq.n	8000ed0 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000ecc:	f7ff fdd1 	bl	8000a72 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000ed0:	4804      	ldr	r0, [pc, #16]	; (8000ee4 <MX_USART1_UART_Init+0x90>)
 8000ed2:	f005 faaa 	bl	800642a <HAL_UARTEx_DisableFifoMode>
 8000ed6:	4603      	mov	r3, r0
 8000ed8:	2b00      	cmp	r3, #0
 8000eda:	d001      	beq.n	8000ee0 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000edc:	f7ff fdc9 	bl	8000a72 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000ee0:	bf00      	nop
 8000ee2:	bd80      	pop	{r7, pc}
 8000ee4:	200001e0 	.word	0x200001e0
 8000ee8:	40013800 	.word	0x40013800

08000eec <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b0bc      	sub	sp, #240	; 0xf0
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ef4:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8000ef8:	2200      	movs	r2, #0
 8000efa:	601a      	str	r2, [r3, #0]
 8000efc:	605a      	str	r2, [r3, #4]
 8000efe:	609a      	str	r2, [r3, #8]
 8000f00:	60da      	str	r2, [r3, #12]
 8000f02:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000f04:	f107 0320 	add.w	r3, r7, #32
 8000f08:	22b8      	movs	r2, #184	; 0xb8
 8000f0a:	2100      	movs	r1, #0
 8000f0c:	4618      	mov	r0, r3
 8000f0e:	f005 fb8f 	bl	8006630 <memset>
  if(uartHandle->Instance==LPUART1)
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	681b      	ldr	r3, [r3, #0]
 8000f16:	4a71      	ldr	r2, [pc, #452]	; (80010dc <HAL_UART_MspInit+0x1f0>)
 8000f18:	4293      	cmp	r3, r2
 8000f1a:	d146      	bne.n	8000faa <HAL_UART_MspInit+0xbe>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8000f1c:	f04f 0220 	mov.w	r2, #32
 8000f20:	f04f 0300 	mov.w	r3, #0
 8000f24:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK3;
 8000f28:	2300      	movs	r3, #0
 8000f2a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000f2e:	f107 0320 	add.w	r3, r7, #32
 8000f32:	4618      	mov	r0, r3
 8000f34:	f001 ffee 	bl	8002f14 <HAL_RCCEx_PeriphCLKConfig>
 8000f38:	4603      	mov	r3, r0
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	d001      	beq.n	8000f42 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8000f3e:	f7ff fd98 	bl	8000a72 <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8000f42:	4b67      	ldr	r3, [pc, #412]	; (80010e0 <HAL_UART_MspInit+0x1f4>)
 8000f44:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8000f48:	4a65      	ldr	r2, [pc, #404]	; (80010e0 <HAL_UART_MspInit+0x1f4>)
 8000f4a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000f4e:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8
 8000f52:	4b63      	ldr	r3, [pc, #396]	; (80010e0 <HAL_UART_MspInit+0x1f4>)
 8000f54:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8000f58:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000f5c:	61fb      	str	r3, [r7, #28]
 8000f5e:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f60:	4b5f      	ldr	r3, [pc, #380]	; (80010e0 <HAL_UART_MspInit+0x1f4>)
 8000f62:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8000f66:	4a5e      	ldr	r2, [pc, #376]	; (80010e0 <HAL_UART_MspInit+0x1f4>)
 8000f68:	f043 0304 	orr.w	r3, r3, #4
 8000f6c:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8000f70:	4b5b      	ldr	r3, [pc, #364]	; (80010e0 <HAL_UART_MspInit+0x1f4>)
 8000f72:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8000f76:	f003 0304 	and.w	r3, r3, #4
 8000f7a:	61bb      	str	r3, [r7, #24]
 8000f7c:	69bb      	ldr	r3, [r7, #24]
    /**LPUART1 GPIO Configuration
    PC0     ------> LPUART1_RX
    PC1     ------> LPUART1_TX
    */
    GPIO_InitStruct.Pin = Rasp_RX_Pin|Rasp_TX_Pin;
 8000f7e:	2303      	movs	r3, #3
 8000f80:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f84:	2302      	movs	r3, #2
 8000f86:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f90:	2300      	movs	r3, #0
 8000f92:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8000f96:	2308      	movs	r3, #8
 8000f98:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f9c:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8000fa0:	4619      	mov	r1, r3
 8000fa2:	4850      	ldr	r0, [pc, #320]	; (80010e4 <HAL_UART_MspInit+0x1f8>)
 8000fa4:	f000 fa5e 	bl	8001464 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8000fa8:	e094      	b.n	80010d4 <HAL_UART_MspInit+0x1e8>
  else if(uartHandle->Instance==UART4)
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	4a4e      	ldr	r2, [pc, #312]	; (80010e8 <HAL_UART_MspInit+0x1fc>)
 8000fb0:	4293      	cmp	r3, r2
 8000fb2:	d145      	bne.n	8001040 <HAL_UART_MspInit+0x154>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8000fb4:	f04f 0208 	mov.w	r2, #8
 8000fb8:	f04f 0300 	mov.w	r3, #0
 8000fbc:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	67bb      	str	r3, [r7, #120]	; 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000fc4:	f107 0320 	add.w	r3, r7, #32
 8000fc8:	4618      	mov	r0, r3
 8000fca:	f001 ffa3 	bl	8002f14 <HAL_RCCEx_PeriphCLKConfig>
 8000fce:	4603      	mov	r3, r0
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d001      	beq.n	8000fd8 <HAL_UART_MspInit+0xec>
      Error_Handler();
 8000fd4:	f7ff fd4d 	bl	8000a72 <Error_Handler>
    __HAL_RCC_UART4_CLK_ENABLE();
 8000fd8:	4b41      	ldr	r3, [pc, #260]	; (80010e0 <HAL_UART_MspInit+0x1f4>)
 8000fda:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8000fde:	4a40      	ldr	r2, [pc, #256]	; (80010e0 <HAL_UART_MspInit+0x1f4>)
 8000fe0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000fe4:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8000fe8:	4b3d      	ldr	r3, [pc, #244]	; (80010e0 <HAL_UART_MspInit+0x1f4>)
 8000fea:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8000fee:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000ff2:	617b      	str	r3, [r7, #20]
 8000ff4:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ff6:	4b3a      	ldr	r3, [pc, #232]	; (80010e0 <HAL_UART_MspInit+0x1f4>)
 8000ff8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8000ffc:	4a38      	ldr	r2, [pc, #224]	; (80010e0 <HAL_UART_MspInit+0x1f4>)
 8000ffe:	f043 0301 	orr.w	r3, r3, #1
 8001002:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8001006:	4b36      	ldr	r3, [pc, #216]	; (80010e0 <HAL_UART_MspInit+0x1f4>)
 8001008:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800100c:	f003 0301 	and.w	r3, r3, #1
 8001010:	613b      	str	r3, [r7, #16]
 8001012:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = ST_LINK_TX_Pin|ST_LINK_RX_Pin;
 8001014:	2303      	movs	r3, #3
 8001016:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800101a:	2302      	movs	r3, #2
 800101c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001020:	2300      	movs	r3, #0
 8001022:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001026:	2300      	movs	r3, #0
 8001028:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 800102c:	2308      	movs	r3, #8
 800102e:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001032:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8001036:	4619      	mov	r1, r3
 8001038:	482c      	ldr	r0, [pc, #176]	; (80010ec <HAL_UART_MspInit+0x200>)
 800103a:	f000 fa13 	bl	8001464 <HAL_GPIO_Init>
}
 800103e:	e049      	b.n	80010d4 <HAL_UART_MspInit+0x1e8>
  else if(uartHandle->Instance==USART1)
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	4a2a      	ldr	r2, [pc, #168]	; (80010f0 <HAL_UART_MspInit+0x204>)
 8001046:	4293      	cmp	r3, r2
 8001048:	d144      	bne.n	80010d4 <HAL_UART_MspInit+0x1e8>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800104a:	f04f 0201 	mov.w	r2, #1
 800104e:	f04f 0300 	mov.w	r3, #0
 8001052:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001056:	2300      	movs	r3, #0
 8001058:	673b      	str	r3, [r7, #112]	; 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800105a:	f107 0320 	add.w	r3, r7, #32
 800105e:	4618      	mov	r0, r3
 8001060:	f001 ff58 	bl	8002f14 <HAL_RCCEx_PeriphCLKConfig>
 8001064:	4603      	mov	r3, r0
 8001066:	2b00      	cmp	r3, #0
 8001068:	d001      	beq.n	800106e <HAL_UART_MspInit+0x182>
      Error_Handler();
 800106a:	f7ff fd02 	bl	8000a72 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 800106e:	4b1c      	ldr	r3, [pc, #112]	; (80010e0 <HAL_UART_MspInit+0x1f4>)
 8001070:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8001074:	4a1a      	ldr	r2, [pc, #104]	; (80010e0 <HAL_UART_MspInit+0x1f4>)
 8001076:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800107a:	f8c2 30a4 	str.w	r3, [r2, #164]	; 0xa4
 800107e:	4b18      	ldr	r3, [pc, #96]	; (80010e0 <HAL_UART_MspInit+0x1f4>)
 8001080:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8001084:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001088:	60fb      	str	r3, [r7, #12]
 800108a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800108c:	4b14      	ldr	r3, [pc, #80]	; (80010e0 <HAL_UART_MspInit+0x1f4>)
 800108e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001092:	4a13      	ldr	r2, [pc, #76]	; (80010e0 <HAL_UART_MspInit+0x1f4>)
 8001094:	f043 0302 	orr.w	r3, r3, #2
 8001098:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 800109c:	4b10      	ldr	r3, [pc, #64]	; (80010e0 <HAL_UART_MspInit+0x1f4>)
 800109e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80010a2:	f003 0302 	and.w	r3, r3, #2
 80010a6:	60bb      	str	r3, [r7, #8]
 80010a8:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = Servos_Pin;
 80010aa:	2340      	movs	r3, #64	; 0x40
 80010ac:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80010b0:	2312      	movs	r3, #18
 80010b2:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80010b6:	2301      	movs	r3, #1
 80010b8:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010bc:	2303      	movs	r3, #3
 80010be:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80010c2:	2307      	movs	r3, #7
 80010c4:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(Servos_GPIO_Port, &GPIO_InitStruct);
 80010c8:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 80010cc:	4619      	mov	r1, r3
 80010ce:	4809      	ldr	r0, [pc, #36]	; (80010f4 <HAL_UART_MspInit+0x208>)
 80010d0:	f000 f9c8 	bl	8001464 <HAL_GPIO_Init>
}
 80010d4:	bf00      	nop
 80010d6:	37f0      	adds	r7, #240	; 0xf0
 80010d8:	46bd      	mov	sp, r7
 80010da:	bd80      	pop	{r7, pc}
 80010dc:	46002400 	.word	0x46002400
 80010e0:	46020c00 	.word	0x46020c00
 80010e4:	42020800 	.word	0x42020800
 80010e8:	40004c00 	.word	0x40004c00
 80010ec:	42020000 	.word	0x42020000
 80010f0:	40013800 	.word	0x40013800
 80010f4:	42020400 	.word	0x42020400

080010f8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80010f8:	480d      	ldr	r0, [pc, #52]	; (8001130 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80010fa:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80010fc:	f7ff fddc 	bl	8000cb8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001100:	480c      	ldr	r0, [pc, #48]	; (8001134 <LoopForever+0x6>)
  ldr r1, =_edata
 8001102:	490d      	ldr	r1, [pc, #52]	; (8001138 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001104:	4a0d      	ldr	r2, [pc, #52]	; (800113c <LoopForever+0xe>)
  movs r3, #0
 8001106:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001108:	e002      	b.n	8001110 <LoopCopyDataInit>

0800110a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800110a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800110c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800110e:	3304      	adds	r3, #4

08001110 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001110:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001112:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001114:	d3f9      	bcc.n	800110a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001116:	4a0a      	ldr	r2, [pc, #40]	; (8001140 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001118:	4c0a      	ldr	r4, [pc, #40]	; (8001144 <LoopForever+0x16>)
  movs r3, #0
 800111a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800111c:	e001      	b.n	8001122 <LoopFillZerobss>

0800111e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800111e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001120:	3204      	adds	r2, #4

08001122 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001122:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001124:	d3fb      	bcc.n	800111e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001126:	f005 fa8b 	bl	8006640 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800112a:	f7ff fc0b 	bl	8000944 <main>

0800112e <LoopForever>:

LoopForever:
    b LoopForever
 800112e:	e7fe      	b.n	800112e <LoopForever>
  ldr   r0, =_estack
 8001130:	20040000 	.word	0x20040000
  ldr r0, =_sdata
 8001134:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001138:	20000009 	.word	0x20000009
  ldr r2, =_sidata
 800113c:	08006a00 	.word	0x08006a00
  ldr r2, =_sbss
 8001140:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8001144:	20000278 	.word	0x20000278

08001148 <ADC1_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001148:	e7fe      	b.n	8001148 <ADC1_IRQHandler>
	...

0800114c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001150:	4b11      	ldr	r3, [pc, #68]	; (8001198 <HAL_Init+0x4c>)
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	4a10      	ldr	r2, [pc, #64]	; (8001198 <HAL_Init+0x4c>)
 8001156:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800115a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800115c:	2003      	movs	r0, #3
 800115e:	f000 f94f 	bl	8001400 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8001162:	f001 fcf9 	bl	8002b58 <HAL_RCC_GetSysClockFreq>
 8001166:	4602      	mov	r2, r0
 8001168:	4b0c      	ldr	r3, [pc, #48]	; (800119c <HAL_Init+0x50>)
 800116a:	6a1b      	ldr	r3, [r3, #32]
 800116c:	f003 030f 	and.w	r3, r3, #15
 8001170:	490b      	ldr	r1, [pc, #44]	; (80011a0 <HAL_Init+0x54>)
 8001172:	5ccb      	ldrb	r3, [r1, r3]
 8001174:	fa22 f303 	lsr.w	r3, r2, r3
 8001178:	4a0a      	ldr	r2, [pc, #40]	; (80011a4 <HAL_Init+0x58>)
 800117a:	6013      	str	r3, [r2, #0]

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800117c:	200f      	movs	r0, #15
 800117e:	f000 f813 	bl	80011a8 <HAL_InitTick>
 8001182:	4603      	mov	r3, r0
 8001184:	2b00      	cmp	r3, #0
 8001186:	d001      	beq.n	800118c <HAL_Init+0x40>
  {
    return HAL_ERROR;
 8001188:	2301      	movs	r3, #1
 800118a:	e002      	b.n	8001192 <HAL_Init+0x46>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800118c:	f7ff fd50 	bl	8000c30 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001190:	2300      	movs	r3, #0
}
 8001192:	4618      	mov	r0, r3
 8001194:	bd80      	pop	{r7, pc}
 8001196:	bf00      	nop
 8001198:	40022000 	.word	0x40022000
 800119c:	46020c00 	.word	0x46020c00
 80011a0:	080068f0 	.word	0x080068f0
 80011a4:	20000000 	.word	0x20000000

080011a8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b082      	sub	sp, #8
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 80011b0:	4b15      	ldr	r3, [pc, #84]	; (8001208 <HAL_InitTick+0x60>)
 80011b2:	781b      	ldrb	r3, [r3, #0]
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d101      	bne.n	80011bc <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80011b8:	2301      	movs	r3, #1
 80011ba:	e021      	b.n	8001200 <HAL_InitTick+0x58>
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80011bc:	4b13      	ldr	r3, [pc, #76]	; (800120c <HAL_InitTick+0x64>)
 80011be:	681a      	ldr	r2, [r3, #0]
 80011c0:	4b11      	ldr	r3, [pc, #68]	; (8001208 <HAL_InitTick+0x60>)
 80011c2:	781b      	ldrb	r3, [r3, #0]
 80011c4:	4619      	mov	r1, r3
 80011c6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80011ca:	fbb3 f3f1 	udiv	r3, r3, r1
 80011ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80011d2:	4618      	mov	r0, r3
 80011d4:	f000 f939 	bl	800144a <HAL_SYSTICK_Config>
 80011d8:	4603      	mov	r3, r0
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d001      	beq.n	80011e2 <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
 80011de:	2301      	movs	r3, #1
 80011e0:	e00e      	b.n	8001200 <HAL_InitTick+0x58>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	2b0f      	cmp	r3, #15
 80011e6:	d80a      	bhi.n	80011fe <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80011e8:	2200      	movs	r2, #0
 80011ea:	6879      	ldr	r1, [r7, #4]
 80011ec:	f04f 30ff 	mov.w	r0, #4294967295
 80011f0:	f000 f911 	bl	8001416 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80011f4:	4a06      	ldr	r2, [pc, #24]	; (8001210 <HAL_InitTick+0x68>)
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80011fa:	2300      	movs	r3, #0
 80011fc:	e000      	b.n	8001200 <HAL_InitTick+0x58>
    return HAL_ERROR;
 80011fe:	2301      	movs	r3, #1
}
 8001200:	4618      	mov	r0, r3
 8001202:	3708      	adds	r7, #8
 8001204:	46bd      	mov	sp, r7
 8001206:	bd80      	pop	{r7, pc}
 8001208:	20000008 	.word	0x20000008
 800120c:	20000000 	.word	0x20000000
 8001210:	20000004 	.word	0x20000004

08001214 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001214:	b480      	push	{r7}
 8001216:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001218:	4b06      	ldr	r3, [pc, #24]	; (8001234 <HAL_IncTick+0x20>)
 800121a:	781b      	ldrb	r3, [r3, #0]
 800121c:	461a      	mov	r2, r3
 800121e:	4b06      	ldr	r3, [pc, #24]	; (8001238 <HAL_IncTick+0x24>)
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	4413      	add	r3, r2
 8001224:	4a04      	ldr	r2, [pc, #16]	; (8001238 <HAL_IncTick+0x24>)
 8001226:	6013      	str	r3, [r2, #0]
}
 8001228:	bf00      	nop
 800122a:	46bd      	mov	sp, r7
 800122c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001230:	4770      	bx	lr
 8001232:	bf00      	nop
 8001234:	20000008 	.word	0x20000008
 8001238:	20000274 	.word	0x20000274

0800123c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800123c:	b480      	push	{r7}
 800123e:	af00      	add	r7, sp, #0
  return uwTick;
 8001240:	4b03      	ldr	r3, [pc, #12]	; (8001250 <HAL_GetTick+0x14>)
 8001242:	681b      	ldr	r3, [r3, #0]
}
 8001244:	4618      	mov	r0, r3
 8001246:	46bd      	mov	sp, r7
 8001248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800124c:	4770      	bx	lr
 800124e:	bf00      	nop
 8001250:	20000274 	.word	0x20000274

08001254 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	b084      	sub	sp, #16
 8001258:	af00      	add	r7, sp, #0
 800125a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800125c:	f7ff ffee 	bl	800123c <HAL_GetTick>
 8001260:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001266:	68fb      	ldr	r3, [r7, #12]
 8001268:	f1b3 3fff 	cmp.w	r3, #4294967295
 800126c:	d005      	beq.n	800127a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800126e:	4b0a      	ldr	r3, [pc, #40]	; (8001298 <HAL_Delay+0x44>)
 8001270:	781b      	ldrb	r3, [r3, #0]
 8001272:	461a      	mov	r2, r3
 8001274:	68fb      	ldr	r3, [r7, #12]
 8001276:	4413      	add	r3, r2
 8001278:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800127a:	bf00      	nop
 800127c:	f7ff ffde 	bl	800123c <HAL_GetTick>
 8001280:	4602      	mov	r2, r0
 8001282:	68bb      	ldr	r3, [r7, #8]
 8001284:	1ad3      	subs	r3, r2, r3
 8001286:	68fa      	ldr	r2, [r7, #12]
 8001288:	429a      	cmp	r2, r3
 800128a:	d8f7      	bhi.n	800127c <HAL_Delay+0x28>
  {
  }
}
 800128c:	bf00      	nop
 800128e:	bf00      	nop
 8001290:	3710      	adds	r7, #16
 8001292:	46bd      	mov	sp, r7
 8001294:	bd80      	pop	{r7, pc}
 8001296:	bf00      	nop
 8001298:	20000008 	.word	0x20000008

0800129c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800129c:	b480      	push	{r7}
 800129e:	b085      	sub	sp, #20
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	f003 0307 	and.w	r3, r3, #7
 80012aa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80012ac:	4b0c      	ldr	r3, [pc, #48]	; (80012e0 <__NVIC_SetPriorityGrouping+0x44>)
 80012ae:	68db      	ldr	r3, [r3, #12]
 80012b0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80012b2:	68ba      	ldr	r2, [r7, #8]
 80012b4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80012b8:	4013      	ands	r3, r2
 80012ba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80012bc:	68fb      	ldr	r3, [r7, #12]
 80012be:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80012c0:	68bb      	ldr	r3, [r7, #8]
 80012c2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80012c4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80012c8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80012cc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80012ce:	4a04      	ldr	r2, [pc, #16]	; (80012e0 <__NVIC_SetPriorityGrouping+0x44>)
 80012d0:	68bb      	ldr	r3, [r7, #8]
 80012d2:	60d3      	str	r3, [r2, #12]
}
 80012d4:	bf00      	nop
 80012d6:	3714      	adds	r7, #20
 80012d8:	46bd      	mov	sp, r7
 80012da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012de:	4770      	bx	lr
 80012e0:	e000ed00 	.word	0xe000ed00

080012e4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80012e4:	b480      	push	{r7}
 80012e6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80012e8:	4b04      	ldr	r3, [pc, #16]	; (80012fc <__NVIC_GetPriorityGrouping+0x18>)
 80012ea:	68db      	ldr	r3, [r3, #12]
 80012ec:	0a1b      	lsrs	r3, r3, #8
 80012ee:	f003 0307 	and.w	r3, r3, #7
}
 80012f2:	4618      	mov	r0, r3
 80012f4:	46bd      	mov	sp, r7
 80012f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012fa:	4770      	bx	lr
 80012fc:	e000ed00 	.word	0xe000ed00

08001300 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001300:	b480      	push	{r7}
 8001302:	b083      	sub	sp, #12
 8001304:	af00      	add	r7, sp, #0
 8001306:	4603      	mov	r3, r0
 8001308:	6039      	str	r1, [r7, #0]
 800130a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800130c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001310:	2b00      	cmp	r3, #0
 8001312:	db0a      	blt.n	800132a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001314:	683b      	ldr	r3, [r7, #0]
 8001316:	b2da      	uxtb	r2, r3
 8001318:	490c      	ldr	r1, [pc, #48]	; (800134c <__NVIC_SetPriority+0x4c>)
 800131a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800131e:	0112      	lsls	r2, r2, #4
 8001320:	b2d2      	uxtb	r2, r2
 8001322:	440b      	add	r3, r1
 8001324:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001328:	e00a      	b.n	8001340 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800132a:	683b      	ldr	r3, [r7, #0]
 800132c:	b2da      	uxtb	r2, r3
 800132e:	4908      	ldr	r1, [pc, #32]	; (8001350 <__NVIC_SetPriority+0x50>)
 8001330:	79fb      	ldrb	r3, [r7, #7]
 8001332:	f003 030f 	and.w	r3, r3, #15
 8001336:	3b04      	subs	r3, #4
 8001338:	0112      	lsls	r2, r2, #4
 800133a:	b2d2      	uxtb	r2, r2
 800133c:	440b      	add	r3, r1
 800133e:	761a      	strb	r2, [r3, #24]
}
 8001340:	bf00      	nop
 8001342:	370c      	adds	r7, #12
 8001344:	46bd      	mov	sp, r7
 8001346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800134a:	4770      	bx	lr
 800134c:	e000e100 	.word	0xe000e100
 8001350:	e000ed00 	.word	0xe000ed00

08001354 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001354:	b480      	push	{r7}
 8001356:	b089      	sub	sp, #36	; 0x24
 8001358:	af00      	add	r7, sp, #0
 800135a:	60f8      	str	r0, [r7, #12]
 800135c:	60b9      	str	r1, [r7, #8]
 800135e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001360:	68fb      	ldr	r3, [r7, #12]
 8001362:	f003 0307 	and.w	r3, r3, #7
 8001366:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001368:	69fb      	ldr	r3, [r7, #28]
 800136a:	f1c3 0307 	rsb	r3, r3, #7
 800136e:	2b04      	cmp	r3, #4
 8001370:	bf28      	it	cs
 8001372:	2304      	movcs	r3, #4
 8001374:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001376:	69fb      	ldr	r3, [r7, #28]
 8001378:	3304      	adds	r3, #4
 800137a:	2b06      	cmp	r3, #6
 800137c:	d902      	bls.n	8001384 <NVIC_EncodePriority+0x30>
 800137e:	69fb      	ldr	r3, [r7, #28]
 8001380:	3b03      	subs	r3, #3
 8001382:	e000      	b.n	8001386 <NVIC_EncodePriority+0x32>
 8001384:	2300      	movs	r3, #0
 8001386:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001388:	f04f 32ff 	mov.w	r2, #4294967295
 800138c:	69bb      	ldr	r3, [r7, #24]
 800138e:	fa02 f303 	lsl.w	r3, r2, r3
 8001392:	43da      	mvns	r2, r3
 8001394:	68bb      	ldr	r3, [r7, #8]
 8001396:	401a      	ands	r2, r3
 8001398:	697b      	ldr	r3, [r7, #20]
 800139a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800139c:	f04f 31ff 	mov.w	r1, #4294967295
 80013a0:	697b      	ldr	r3, [r7, #20]
 80013a2:	fa01 f303 	lsl.w	r3, r1, r3
 80013a6:	43d9      	mvns	r1, r3
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013ac:	4313      	orrs	r3, r2
         );
}
 80013ae:	4618      	mov	r0, r3
 80013b0:	3724      	adds	r7, #36	; 0x24
 80013b2:	46bd      	mov	sp, r7
 80013b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b8:	4770      	bx	lr
	...

080013bc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	b082      	sub	sp, #8
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	3b01      	subs	r3, #1
 80013c8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80013cc:	d301      	bcc.n	80013d2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80013ce:	2301      	movs	r3, #1
 80013d0:	e00f      	b.n	80013f2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80013d2:	4a0a      	ldr	r2, [pc, #40]	; (80013fc <SysTick_Config+0x40>)
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	3b01      	subs	r3, #1
 80013d8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80013da:	210f      	movs	r1, #15
 80013dc:	f04f 30ff 	mov.w	r0, #4294967295
 80013e0:	f7ff ff8e 	bl	8001300 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80013e4:	4b05      	ldr	r3, [pc, #20]	; (80013fc <SysTick_Config+0x40>)
 80013e6:	2200      	movs	r2, #0
 80013e8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80013ea:	4b04      	ldr	r3, [pc, #16]	; (80013fc <SysTick_Config+0x40>)
 80013ec:	2207      	movs	r2, #7
 80013ee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80013f0:	2300      	movs	r3, #0
}
 80013f2:	4618      	mov	r0, r3
 80013f4:	3708      	adds	r7, #8
 80013f6:	46bd      	mov	sp, r7
 80013f8:	bd80      	pop	{r7, pc}
 80013fa:	bf00      	nop
 80013fc:	e000e010 	.word	0xe000e010

08001400 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	b082      	sub	sp, #8
 8001404:	af00      	add	r7, sp, #0
 8001406:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001408:	6878      	ldr	r0, [r7, #4]
 800140a:	f7ff ff47 	bl	800129c <__NVIC_SetPriorityGrouping>
}
 800140e:	bf00      	nop
 8001410:	3708      	adds	r7, #8
 8001412:	46bd      	mov	sp, r7
 8001414:	bd80      	pop	{r7, pc}

08001416 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001416:	b580      	push	{r7, lr}
 8001418:	b086      	sub	sp, #24
 800141a:	af00      	add	r7, sp, #0
 800141c:	4603      	mov	r3, r0
 800141e:	60b9      	str	r1, [r7, #8]
 8001420:	607a      	str	r2, [r7, #4]
 8001422:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001424:	f7ff ff5e 	bl	80012e4 <__NVIC_GetPriorityGrouping>
 8001428:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800142a:	687a      	ldr	r2, [r7, #4]
 800142c:	68b9      	ldr	r1, [r7, #8]
 800142e:	6978      	ldr	r0, [r7, #20]
 8001430:	f7ff ff90 	bl	8001354 <NVIC_EncodePriority>
 8001434:	4602      	mov	r2, r0
 8001436:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800143a:	4611      	mov	r1, r2
 800143c:	4618      	mov	r0, r3
 800143e:	f7ff ff5f 	bl	8001300 <__NVIC_SetPriority>
}
 8001442:	bf00      	nop
 8001444:	3718      	adds	r7, #24
 8001446:	46bd      	mov	sp, r7
 8001448:	bd80      	pop	{r7, pc}

0800144a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800144a:	b580      	push	{r7, lr}
 800144c:	b082      	sub	sp, #8
 800144e:	af00      	add	r7, sp, #0
 8001450:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8001452:	6878      	ldr	r0, [r7, #4]
 8001454:	f7ff ffb2 	bl	80013bc <SysTick_Config>
 8001458:	4603      	mov	r3, r0
}
 800145a:	4618      	mov	r0, r3
 800145c:	3708      	adds	r7, #8
 800145e:	46bd      	mov	sp, r7
 8001460:	bd80      	pop	{r7, pc}
	...

08001464 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8001464:	b480      	push	{r7}
 8001466:	b089      	sub	sp, #36	; 0x24
 8001468:	af00      	add	r7, sp, #0
 800146a:	6078      	str	r0, [r7, #4]
 800146c:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t pin_position;
  uint32_t position = 0U;
 800146e:	2300      	movs	r3, #0
 8001470:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Save GPIO port address */
  p_gpio = GPIOx;
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	613b      	str	r3, [r7, #16]

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8001476:	e1ba      	b.n	80017ee <HAL_GPIO_Init+0x38a>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8001478:	683b      	ldr	r3, [r7, #0]
 800147a:	681a      	ldr	r2, [r3, #0]
 800147c:	2101      	movs	r1, #1
 800147e:	697b      	ldr	r3, [r7, #20]
 8001480:	fa01 f303 	lsl.w	r3, r1, r3
 8001484:	4013      	ands	r3, r2
 8001486:	60fb      	str	r3, [r7, #12]

    /* Save Pin Position */
    pin_position = position;
 8001488:	697b      	ldr	r3, [r7, #20]
 800148a:	61bb      	str	r3, [r7, #24]

    if (iocurrent != 0U)
 800148c:	68fb      	ldr	r3, [r7, #12]
 800148e:	2b00      	cmp	r3, #0
 8001490:	f000 81aa 	beq.w	80017e8 <HAL_GPIO_Init+0x384>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if (GPIOx == LPGPIO1)
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	4a55      	ldr	r2, [pc, #340]	; (80015ec <HAL_GPIO_Init+0x188>)
 8001498:	4293      	cmp	r3, r2
 800149a:	d15d      	bne.n	8001558 <HAL_GPIO_Init+0xf4>
      {
        /* MODER configuration */
        tmp = GPIOx->MODER;
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	61fb      	str	r3, [r7, #28]
        tmp &= ~(LPGPIO_MODER_MOD0 << position);
 80014a2:	2201      	movs	r2, #1
 80014a4:	697b      	ldr	r3, [r7, #20]
 80014a6:	fa02 f303 	lsl.w	r3, r2, r3
 80014aa:	43db      	mvns	r3, r3
 80014ac:	69fa      	ldr	r2, [r7, #28]
 80014ae:	4013      	ands	r3, r2
 80014b0:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE_OUTPUT_PP) << position);
 80014b2:	683b      	ldr	r3, [r7, #0]
 80014b4:	685b      	ldr	r3, [r3, #4]
 80014b6:	f003 0201 	and.w	r2, r3, #1
 80014ba:	697b      	ldr	r3, [r7, #20]
 80014bc:	fa02 f303 	lsl.w	r3, r2, r3
 80014c0:	69fa      	ldr	r2, [r7, #28]
 80014c2:	4313      	orrs	r3, r2
 80014c4:	61fb      	str	r3, [r7, #28]
        GPIOx->MODER = tmp;
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	69fa      	ldr	r2, [r7, #28]
 80014ca:	601a      	str	r2, [r3, #0]

        /* Save GPIO Port and pin index */
        p_gpio = LPGPIO_Map[position].GPIO_PORT;
 80014cc:	4a48      	ldr	r2, [pc, #288]	; (80015f0 <HAL_GPIO_Init+0x18c>)
 80014ce:	697b      	ldr	r3, [r7, #20]
 80014d0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80014d4:	613b      	str	r3, [r7, #16]
        pin_position = LPGPIO_Map[position].Pin_Pos;
 80014d6:	4a46      	ldr	r2, [pc, #280]	; (80015f0 <HAL_GPIO_Init+0x18c>)
 80014d8:	697b      	ldr	r3, [r7, #20]
 80014da:	00db      	lsls	r3, r3, #3
 80014dc:	4413      	add	r3, r2
 80014de:	685b      	ldr	r3, [r3, #4]
 80014e0:	61bb      	str	r3, [r7, #24]

        /* Configure Alternate function mapped with the current IO */
        tmp = p_gpio->AFR[(pin_position) >> 3U];
 80014e2:	69bb      	ldr	r3, [r7, #24]
 80014e4:	08da      	lsrs	r2, r3, #3
 80014e6:	693b      	ldr	r3, [r7, #16]
 80014e8:	3208      	adds	r2, #8
 80014ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80014ee:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << (((pin_position) & 0x07U) * 4U));
 80014f0:	69bb      	ldr	r3, [r7, #24]
 80014f2:	f003 0307 	and.w	r3, r3, #7
 80014f6:	009b      	lsls	r3, r3, #2
 80014f8:	220f      	movs	r2, #15
 80014fa:	fa02 f303 	lsl.w	r3, r2, r3
 80014fe:	43db      	mvns	r3, r3
 8001500:	69fa      	ldr	r2, [r7, #28]
 8001502:	4013      	ands	r3, r2
 8001504:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_AF11_LPGPIO1 & 0x0FUL) << (((pin_position) & 0x07U) * 4U));
 8001506:	69bb      	ldr	r3, [r7, #24]
 8001508:	f003 0307 	and.w	r3, r3, #7
 800150c:	009b      	lsls	r3, r3, #2
 800150e:	220b      	movs	r2, #11
 8001510:	fa02 f303 	lsl.w	r3, r2, r3
 8001514:	69fa      	ldr	r2, [r7, #28]
 8001516:	4313      	orrs	r3, r2
 8001518:	61fb      	str	r3, [r7, #28]
        p_gpio->AFR[(pin_position) >> 3U] = tmp;
 800151a:	69bb      	ldr	r3, [r7, #24]
 800151c:	08da      	lsrs	r2, r3, #3
 800151e:	693b      	ldr	r3, [r7, #16]
 8001520:	3208      	adds	r2, #8
 8001522:	69f9      	ldr	r1, [r7, #28]
 8001524:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 8001528:	693b      	ldr	r3, [r7, #16]
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * 2U));
 800152e:	69bb      	ldr	r3, [r7, #24]
 8001530:	005b      	lsls	r3, r3, #1
 8001532:	2203      	movs	r2, #3
 8001534:	fa02 f303 	lsl.w	r3, r2, r3
 8001538:	43db      	mvns	r3, r3
 800153a:	69fa      	ldr	r2, [r7, #28]
 800153c:	4013      	ands	r3, r2
 800153e:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_MODE_AF_PP & 0x0FUL) << (pin_position * 2U));
 8001540:	69bb      	ldr	r3, [r7, #24]
 8001542:	005b      	lsls	r3, r3, #1
 8001544:	2202      	movs	r2, #2
 8001546:	fa02 f303 	lsl.w	r3, r2, r3
 800154a:	69fa      	ldr	r2, [r7, #28]
 800154c:	4313      	orrs	r3, r2
 800154e:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8001550:	693b      	ldr	r3, [r7, #16]
 8001552:	69fa      	ldr	r2, [r7, #28]
 8001554:	601a      	str	r2, [r3, #0]
 8001556:	e067      	b.n	8001628 <HAL_GPIO_Init+0x1c4>
      }
      else if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001558:	683b      	ldr	r3, [r7, #0]
 800155a:	685b      	ldr	r3, [r3, #4]
 800155c:	2b02      	cmp	r3, #2
 800155e:	d003      	beq.n	8001568 <HAL_GPIO_Init+0x104>
 8001560:	683b      	ldr	r3, [r7, #0]
 8001562:	685b      	ldr	r3, [r3, #4]
 8001564:	2b12      	cmp	r3, #18
 8001566:	d145      	bne.n	80015f4 <HAL_GPIO_Init+0x190>
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8001568:	697b      	ldr	r3, [r7, #20]
 800156a:	08da      	lsrs	r2, r3, #3
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	3208      	adds	r2, #8
 8001570:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001574:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << ((position & 0x07U) * 4U));
 8001576:	697b      	ldr	r3, [r7, #20]
 8001578:	f003 0307 	and.w	r3, r3, #7
 800157c:	009b      	lsls	r3, r3, #2
 800157e:	220f      	movs	r2, #15
 8001580:	fa02 f303 	lsl.w	r3, r2, r3
 8001584:	43db      	mvns	r3, r3
 8001586:	69fa      	ldr	r2, [r7, #28]
 8001588:	4013      	ands	r3, r2
 800158a:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * 4U));
 800158c:	683b      	ldr	r3, [r7, #0]
 800158e:	691b      	ldr	r3, [r3, #16]
 8001590:	f003 020f 	and.w	r2, r3, #15
 8001594:	697b      	ldr	r3, [r7, #20]
 8001596:	f003 0307 	and.w	r3, r3, #7
 800159a:	009b      	lsls	r3, r3, #2
 800159c:	fa02 f303 	lsl.w	r3, r2, r3
 80015a0:	69fa      	ldr	r2, [r7, #28]
 80015a2:	4313      	orrs	r3, r2
 80015a4:	61fb      	str	r3, [r7, #28]
        GPIOx->AFR[position >> 3U] = tmp;
 80015a6:	697b      	ldr	r3, [r7, #20]
 80015a8:	08da      	lsrs	r2, r3, #3
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	3208      	adds	r2, #8
 80015ae:	69f9      	ldr	r1, [r7, #28]
 80015b0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 80015b4:	693b      	ldr	r3, [r7, #16]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * 2U));
 80015ba:	69bb      	ldr	r3, [r7, #24]
 80015bc:	005b      	lsls	r3, r3, #1
 80015be:	2203      	movs	r2, #3
 80015c0:	fa02 f303 	lsl.w	r3, r2, r3
 80015c4:	43db      	mvns	r3, r3
 80015c6:	69fa      	ldr	r2, [r7, #28]
 80015c8:	4013      	ands	r3, r2
 80015ca:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * 2U));
 80015cc:	683b      	ldr	r3, [r7, #0]
 80015ce:	685b      	ldr	r3, [r3, #4]
 80015d0:	f003 0203 	and.w	r2, r3, #3
 80015d4:	69bb      	ldr	r3, [r7, #24]
 80015d6:	005b      	lsls	r3, r3, #1
 80015d8:	fa02 f303 	lsl.w	r3, r2, r3
 80015dc:	69fa      	ldr	r2, [r7, #28]
 80015de:	4313      	orrs	r3, r2
 80015e0:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 80015e2:	693b      	ldr	r3, [r7, #16]
 80015e4:	69fa      	ldr	r2, [r7, #28]
 80015e6:	601a      	str	r2, [r3, #0]
 80015e8:	e01e      	b.n	8001628 <HAL_GPIO_Init+0x1c4>
 80015ea:	bf00      	nop
 80015ec:	46020000 	.word	0x46020000
 80015f0:	08006948 	.word	0x08006948
      {
        /* Check the parameters */
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

        /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
        tmp = p_gpio->MODER;
 80015f4:	693b      	ldr	r3, [r7, #16]
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * 2U));
 80015fa:	69bb      	ldr	r3, [r7, #24]
 80015fc:	005b      	lsls	r3, r3, #1
 80015fe:	2203      	movs	r2, #3
 8001600:	fa02 f303 	lsl.w	r3, r2, r3
 8001604:	43db      	mvns	r3, r3
 8001606:	69fa      	ldr	r2, [r7, #28]
 8001608:	4013      	ands	r3, r2
 800160a:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * 2U));
 800160c:	683b      	ldr	r3, [r7, #0]
 800160e:	685b      	ldr	r3, [r3, #4]
 8001610:	f003 0203 	and.w	r2, r3, #3
 8001614:	69bb      	ldr	r3, [r7, #24]
 8001616:	005b      	lsls	r3, r3, #1
 8001618:	fa02 f303 	lsl.w	r3, r2, r3
 800161c:	69fa      	ldr	r2, [r7, #28]
 800161e:	4313      	orrs	r3, r2
 8001620:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8001622:	693b      	ldr	r3, [r7, #16]
 8001624:	69fa      	ldr	r2, [r7, #28]
 8001626:	601a      	str	r2, [r3, #0]
      }

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001628:	683b      	ldr	r3, [r7, #0]
 800162a:	685b      	ldr	r3, [r3, #4]
 800162c:	2b01      	cmp	r3, #1
 800162e:	d00b      	beq.n	8001648 <HAL_GPIO_Init+0x1e4>
 8001630:	683b      	ldr	r3, [r7, #0]
 8001632:	685b      	ldr	r3, [r3, #4]
 8001634:	2b02      	cmp	r3, #2
 8001636:	d007      	beq.n	8001648 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001638:	683b      	ldr	r3, [r7, #0]
 800163a:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800163c:	2b11      	cmp	r3, #17
 800163e:	d003      	beq.n	8001648 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001640:	683b      	ldr	r3, [r7, #0]
 8001642:	685b      	ldr	r3, [r3, #4]
 8001644:	2b12      	cmp	r3, #18
 8001646:	d130      	bne.n	80016aa <HAL_GPIO_Init+0x246>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = p_gpio->OSPEEDR;
 8001648:	693b      	ldr	r3, [r7, #16]
 800164a:	689b      	ldr	r3, [r3, #8]
 800164c:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (pin_position * 2U));
 800164e:	69bb      	ldr	r3, [r7, #24]
 8001650:	005b      	lsls	r3, r3, #1
 8001652:	2203      	movs	r2, #3
 8001654:	fa02 f303 	lsl.w	r3, r2, r3
 8001658:	43db      	mvns	r3, r3
 800165a:	69fa      	ldr	r2, [r7, #28]
 800165c:	4013      	ands	r3, r2
 800165e:	61fb      	str	r3, [r7, #28]
        tmp |= (pGPIO_Init->Speed << (pin_position * 2U));
 8001660:	683b      	ldr	r3, [r7, #0]
 8001662:	68da      	ldr	r2, [r3, #12]
 8001664:	69bb      	ldr	r3, [r7, #24]
 8001666:	005b      	lsls	r3, r3, #1
 8001668:	fa02 f303 	lsl.w	r3, r2, r3
 800166c:	69fa      	ldr	r2, [r7, #28]
 800166e:	4313      	orrs	r3, r2
 8001670:	61fb      	str	r3, [r7, #28]
        p_gpio->OSPEEDR = tmp;
 8001672:	693b      	ldr	r3, [r7, #16]
 8001674:	69fa      	ldr	r2, [r7, #28]
 8001676:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = p_gpio->OTYPER;
 8001678:	693b      	ldr	r3, [r7, #16]
 800167a:	685b      	ldr	r3, [r3, #4]
 800167c:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OTYPER_OT0 << pin_position);
 800167e:	2201      	movs	r2, #1
 8001680:	69bb      	ldr	r3, [r7, #24]
 8001682:	fa02 f303 	lsl.w	r3, r2, r3
 8001686:	43db      	mvns	r3, r3
 8001688:	69fa      	ldr	r2, [r7, #28]
 800168a:	4013      	ands	r3, r2
 800168c:	61fb      	str	r3, [r7, #28]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << pin_position);
 800168e:	683b      	ldr	r3, [r7, #0]
 8001690:	685b      	ldr	r3, [r3, #4]
 8001692:	091b      	lsrs	r3, r3, #4
 8001694:	f003 0201 	and.w	r2, r3, #1
 8001698:	69bb      	ldr	r3, [r7, #24]
 800169a:	fa02 f303 	lsl.w	r3, r2, r3
 800169e:	69fa      	ldr	r2, [r7, #28]
 80016a0:	4313      	orrs	r3, r2
 80016a2:	61fb      	str	r3, [r7, #28]
        p_gpio->OTYPER = tmp;
 80016a4:	693b      	ldr	r3, [r7, #16]
 80016a6:	69fa      	ldr	r2, [r7, #28]
 80016a8:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 80016aa:	683b      	ldr	r3, [r7, #0]
 80016ac:	685b      	ldr	r3, [r3, #4]
 80016ae:	2b03      	cmp	r3, #3
 80016b0:	d017      	beq.n	80016e2 <HAL_GPIO_Init+0x27e>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = p_gpio->PUPDR;
 80016b2:	693b      	ldr	r3, [r7, #16]
 80016b4:	68db      	ldr	r3, [r3, #12]
 80016b6:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (pin_position * 2U));
 80016b8:	69bb      	ldr	r3, [r7, #24]
 80016ba:	005b      	lsls	r3, r3, #1
 80016bc:	2203      	movs	r2, #3
 80016be:	fa02 f303 	lsl.w	r3, r2, r3
 80016c2:	43db      	mvns	r3, r3
 80016c4:	69fa      	ldr	r2, [r7, #28]
 80016c6:	4013      	ands	r3, r2
 80016c8:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Pull) << (pin_position * 2U));
 80016ca:	683b      	ldr	r3, [r7, #0]
 80016cc:	689a      	ldr	r2, [r3, #8]
 80016ce:	69bb      	ldr	r3, [r7, #24]
 80016d0:	005b      	lsls	r3, r3, #1
 80016d2:	fa02 f303 	lsl.w	r3, r2, r3
 80016d6:	69fa      	ldr	r2, [r7, #28]
 80016d8:	4313      	orrs	r3, r2
 80016da:	61fb      	str	r3, [r7, #28]
        p_gpio->PUPDR = tmp;
 80016dc:	693b      	ldr	r3, [r7, #16]
 80016de:	69fa      	ldr	r2, [r7, #28]
 80016e0:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80016e2:	683b      	ldr	r3, [r7, #0]
 80016e4:	685b      	ldr	r3, [r3, #4]
 80016e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d07c      	beq.n	80017e8 <HAL_GPIO_Init+0x384>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 80016ee:	4a47      	ldr	r2, [pc, #284]	; (800180c <HAL_GPIO_Init+0x3a8>)
 80016f0:	697b      	ldr	r3, [r7, #20]
 80016f2:	089b      	lsrs	r3, r3, #2
 80016f4:	3318      	adds	r3, #24
 80016f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016fa:	61fb      	str	r3, [r7, #28]
        tmp &= ~((0x0FUL) << (8U * (position & 0x03U)));
 80016fc:	697b      	ldr	r3, [r7, #20]
 80016fe:	f003 0303 	and.w	r3, r3, #3
 8001702:	00db      	lsls	r3, r3, #3
 8001704:	220f      	movs	r2, #15
 8001706:	fa02 f303 	lsl.w	r3, r2, r3
 800170a:	43db      	mvns	r3, r3
 800170c:	69fa      	ldr	r2, [r7, #28]
 800170e:	4013      	ands	r3, r2
 8001710:	61fb      	str	r3, [r7, #28]
        tmp |= (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U)));
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	0a9a      	lsrs	r2, r3, #10
 8001716:	4b3e      	ldr	r3, [pc, #248]	; (8001810 <HAL_GPIO_Init+0x3ac>)
 8001718:	4013      	ands	r3, r2
 800171a:	697a      	ldr	r2, [r7, #20]
 800171c:	f002 0203 	and.w	r2, r2, #3
 8001720:	00d2      	lsls	r2, r2, #3
 8001722:	4093      	lsls	r3, r2
 8001724:	69fa      	ldr	r2, [r7, #28]
 8001726:	4313      	orrs	r3, r2
 8001728:	61fb      	str	r3, [r7, #28]
        EXTI->EXTICR[position >> 2U] = tmp;
 800172a:	4938      	ldr	r1, [pc, #224]	; (800180c <HAL_GPIO_Init+0x3a8>)
 800172c:	697b      	ldr	r3, [r7, #20]
 800172e:	089b      	lsrs	r3, r3, #2
 8001730:	3318      	adds	r3, #24
 8001732:	69fa      	ldr	r2, [r7, #28]
 8001734:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8001738:	4b34      	ldr	r3, [pc, #208]	; (800180c <HAL_GPIO_Init+0x3a8>)
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 800173e:	68fb      	ldr	r3, [r7, #12]
 8001740:	43db      	mvns	r3, r3
 8001742:	69fa      	ldr	r2, [r7, #28]
 8001744:	4013      	ands	r3, r2
 8001746:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001748:	683b      	ldr	r3, [r7, #0]
 800174a:	685b      	ldr	r3, [r3, #4]
 800174c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001750:	2b00      	cmp	r3, #0
 8001752:	d003      	beq.n	800175c <HAL_GPIO_Init+0x2f8>
        {
          tmp |= iocurrent;
 8001754:	69fa      	ldr	r2, [r7, #28]
 8001756:	68fb      	ldr	r3, [r7, #12]
 8001758:	4313      	orrs	r3, r2
 800175a:	61fb      	str	r3, [r7, #28]
        }
        EXTI->RTSR1 = tmp;
 800175c:	4a2b      	ldr	r2, [pc, #172]	; (800180c <HAL_GPIO_Init+0x3a8>)
 800175e:	69fb      	ldr	r3, [r7, #28]
 8001760:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 8001762:	4b2a      	ldr	r3, [pc, #168]	; (800180c <HAL_GPIO_Init+0x3a8>)
 8001764:	685b      	ldr	r3, [r3, #4]
 8001766:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8001768:	68fb      	ldr	r3, [r7, #12]
 800176a:	43db      	mvns	r3, r3
 800176c:	69fa      	ldr	r2, [r7, #28]
 800176e:	4013      	ands	r3, r2
 8001770:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001772:	683b      	ldr	r3, [r7, #0]
 8001774:	685b      	ldr	r3, [r3, #4]
 8001776:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800177a:	2b00      	cmp	r3, #0
 800177c:	d003      	beq.n	8001786 <HAL_GPIO_Init+0x322>
        {
          tmp |= iocurrent;
 800177e:	69fa      	ldr	r2, [r7, #28]
 8001780:	68fb      	ldr	r3, [r7, #12]
 8001782:	4313      	orrs	r3, r2
 8001784:	61fb      	str	r3, [r7, #28]
        }
        EXTI->FTSR1 = tmp;
 8001786:	4a21      	ldr	r2, [pc, #132]	; (800180c <HAL_GPIO_Init+0x3a8>)
 8001788:	69fb      	ldr	r3, [r7, #28]
 800178a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 800178c:	4b1f      	ldr	r3, [pc, #124]	; (800180c <HAL_GPIO_Init+0x3a8>)
 800178e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001792:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8001794:	68fb      	ldr	r3, [r7, #12]
 8001796:	43db      	mvns	r3, r3
 8001798:	69fa      	ldr	r2, [r7, #28]
 800179a:	4013      	ands	r3, r2
 800179c:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800179e:	683b      	ldr	r3, [r7, #0]
 80017a0:	685b      	ldr	r3, [r3, #4]
 80017a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d003      	beq.n	80017b2 <HAL_GPIO_Init+0x34e>
        {
          tmp |= iocurrent;
 80017aa:	69fa      	ldr	r2, [r7, #28]
 80017ac:	68fb      	ldr	r3, [r7, #12]
 80017ae:	4313      	orrs	r3, r2
 80017b0:	61fb      	str	r3, [r7, #28]
        }
        EXTI->EMR1 = tmp;
 80017b2:	4a16      	ldr	r2, [pc, #88]	; (800180c <HAL_GPIO_Init+0x3a8>)
 80017b4:	69fb      	ldr	r3, [r7, #28]
 80017b6:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84

        tmp = EXTI->IMR1;
 80017ba:	4b14      	ldr	r3, [pc, #80]	; (800180c <HAL_GPIO_Init+0x3a8>)
 80017bc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80017c0:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 80017c2:	68fb      	ldr	r3, [r7, #12]
 80017c4:	43db      	mvns	r3, r3
 80017c6:	69fa      	ldr	r2, [r7, #28]
 80017c8:	4013      	ands	r3, r2
 80017ca:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80017cc:	683b      	ldr	r3, [r7, #0]
 80017ce:	685b      	ldr	r3, [r3, #4]
 80017d0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d003      	beq.n	80017e0 <HAL_GPIO_Init+0x37c>
        {
          tmp |= iocurrent;
 80017d8:	69fa      	ldr	r2, [r7, #28]
 80017da:	68fb      	ldr	r3, [r7, #12]
 80017dc:	4313      	orrs	r3, r2
 80017de:	61fb      	str	r3, [r7, #28]
        }
        EXTI->IMR1 = tmp;
 80017e0:	4a0a      	ldr	r2, [pc, #40]	; (800180c <HAL_GPIO_Init+0x3a8>)
 80017e2:	69fb      	ldr	r3, [r7, #28]
 80017e4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
      }
    }
    position++;
 80017e8:	697b      	ldr	r3, [r7, #20]
 80017ea:	3301      	adds	r3, #1
 80017ec:	617b      	str	r3, [r7, #20]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 80017ee:	683b      	ldr	r3, [r7, #0]
 80017f0:	681a      	ldr	r2, [r3, #0]
 80017f2:	697b      	ldr	r3, [r7, #20]
 80017f4:	fa22 f303 	lsr.w	r3, r2, r3
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	f47f ae3d 	bne.w	8001478 <HAL_GPIO_Init+0x14>
  }
}
 80017fe:	bf00      	nop
 8001800:	bf00      	nop
 8001802:	3724      	adds	r7, #36	; 0x24
 8001804:	46bd      	mov	sp, r7
 8001806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180a:	4770      	bx	lr
 800180c:	46022000 	.word	0x46022000
 8001810:	002f7f7f 	.word	0x002f7f7f

08001814 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001814:	b480      	push	{r7}
 8001816:	b083      	sub	sp, #12
 8001818:	af00      	add	r7, sp, #0
 800181a:	6078      	str	r0, [r7, #4]
 800181c:	460b      	mov	r3, r1
 800181e:	807b      	strh	r3, [r7, #2]
 8001820:	4613      	mov	r3, r2
 8001822:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001824:	787b      	ldrb	r3, [r7, #1]
 8001826:	2b00      	cmp	r3, #0
 8001828:	d003      	beq.n	8001832 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800182a:	887a      	ldrh	r2, [r7, #2]
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
  }
}
 8001830:	e002      	b.n	8001838 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
 8001832:	887a      	ldrh	r2, [r7, #2]
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001838:	bf00      	nop
 800183a:	370c      	adds	r7, #12
 800183c:	46bd      	mov	sp, r7
 800183e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001842:	4770      	bx	lr

08001844 <HAL_ICACHE_ConfigAssociativityMode>:
  *            @arg ICACHE_1WAY   1-way cache (direct mapped cache)
  *            @arg ICACHE_2WAYS  2-ways set associative cache (default)
  * @retval HAL status (HAL_OK/HAL_ERROR)
  */
HAL_StatusTypeDef HAL_ICACHE_ConfigAssociativityMode(uint32_t AssociativityMode)
{
 8001844:	b480      	push	{r7}
 8001846:	b085      	sub	sp, #20
 8001848:	af00      	add	r7, sp, #0
 800184a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800184c:	2300      	movs	r3, #0
 800184e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_ICACHE_ASSOCIATIVITY_MODE(AssociativityMode));

  /* Check cache is not enabled */
  if (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
 8001850:	4b0b      	ldr	r3, [pc, #44]	; (8001880 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	f003 0301 	and.w	r3, r3, #1
 8001858:	2b00      	cmp	r3, #0
 800185a:	d002      	beq.n	8001862 <HAL_ICACHE_ConfigAssociativityMode+0x1e>
  {
    status = HAL_ERROR;
 800185c:	2301      	movs	r3, #1
 800185e:	73fb      	strb	r3, [r7, #15]
 8001860:	e007      	b.n	8001872 <HAL_ICACHE_ConfigAssociativityMode+0x2e>
  }
  else
  {
    MODIFY_REG(ICACHE->CR, ICACHE_CR_WAYSEL, AssociativityMode);
 8001862:	4b07      	ldr	r3, [pc, #28]	; (8001880 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	f023 0204 	bic.w	r2, r3, #4
 800186a:	4905      	ldr	r1, [pc, #20]	; (8001880 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	4313      	orrs	r3, r2
 8001870:	600b      	str	r3, [r1, #0]
  }

  return status;
 8001872:	7bfb      	ldrb	r3, [r7, #15]
}
 8001874:	4618      	mov	r0, r3
 8001876:	3714      	adds	r7, #20
 8001878:	46bd      	mov	sp, r7
 800187a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187e:	4770      	bx	lr
 8001880:	40030400 	.word	0x40030400

08001884 <HAL_ICACHE_Enable>:
  *         cache operation. The Instruction Cache is bypassed until the
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
 8001884:	b480      	push	{r7}
 8001886:	af00      	add	r7, sp, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 8001888:	4b05      	ldr	r3, [pc, #20]	; (80018a0 <HAL_ICACHE_Enable+0x1c>)
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	4a04      	ldr	r2, [pc, #16]	; (80018a0 <HAL_ICACHE_Enable+0x1c>)
 800188e:	f043 0301 	orr.w	r3, r3, #1
 8001892:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8001894:	2300      	movs	r3, #0
}
 8001896:	4618      	mov	r0, r3
 8001898:	46bd      	mov	sp, r7
 800189a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800189e:	4770      	bx	lr
 80018a0:	40030400 	.word	0x40030400

080018a4 <HAL_PWREx_ControlVoltageScaling>:
  * @note  Before moving to voltage scaling 4, it is mandatory to ensure that
  *        the system frequency is below 24 MHz.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80018a4:	b480      	push	{r7}
 80018a6:	b085      	sub	sp, #20
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Get the current voltage scale applied */
  vos_old = READ_BIT(PWR->SVMSR, PWR_SVMSR_ACTVOS);
 80018ac:	4b39      	ldr	r3, [pc, #228]	; (8001994 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80018ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80018b0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80018b4:	60bb      	str	r3, [r7, #8]

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
 80018b6:	68ba      	ldr	r2, [r7, #8]
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	429a      	cmp	r2, r3
 80018bc:	d10b      	bne.n	80018d6 <HAL_PWREx_ControlVoltageScaling+0x32>
  {
    /* Enable USB BOOST after wake up from Stop mode */
    if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80018c4:	d905      	bls.n	80018d2 <HAL_PWREx_ControlVoltageScaling+0x2e>
    {
      /* Enable USB BOOST */
      SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 80018c6:	4b33      	ldr	r3, [pc, #204]	; (8001994 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80018c8:	68db      	ldr	r3, [r3, #12]
 80018ca:	4a32      	ldr	r2, [pc, #200]	; (8001994 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80018cc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80018d0:	60d3      	str	r3, [r2, #12]
    }

    return HAL_OK;
 80018d2:	2300      	movs	r3, #0
 80018d4:	e057      	b.n	8001986 <HAL_PWREx_ControlVoltageScaling+0xe2>
  /* Check voltage scaling level */
  /*
   *  The Embedded power distribution (EPOD) must be enabled before switching to
   *  voltage scale 1 / 2 from voltage scale lower.
   */
  if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80018dc:	d90a      	bls.n	80018f4 <HAL_PWREx_ControlVoltageScaling+0x50>
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), (VoltageScaling | PWR_VOSR_BOOSTEN));
 80018de:	4b2d      	ldr	r3, [pc, #180]	; (8001994 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80018e0:	68db      	ldr	r3, [r3, #12]
 80018e2:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	4313      	orrs	r3, r2
 80018ea:	4a2a      	ldr	r2, [pc, #168]	; (8001994 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80018ec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80018f0:	60d3      	str	r3, [r2, #12]
 80018f2:	e007      	b.n	8001904 <HAL_PWREx_ControlVoltageScaling+0x60>
  }
  else
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), VoltageScaling);
 80018f4:	4b27      	ldr	r3, [pc, #156]	; (8001994 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80018f6:	68db      	ldr	r3, [r3, #12]
 80018f8:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 80018fc:	4925      	ldr	r1, [pc, #148]	; (8001994 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	4313      	orrs	r3, r2
 8001902:	60cb      	str	r3, [r1, #12]
  }

  /* Wait until VOSRDY is raised */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8001904:	4b24      	ldr	r3, [pc, #144]	; (8001998 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	4a24      	ldr	r2, [pc, #144]	; (800199c <HAL_PWREx_ControlVoltageScaling+0xf8>)
 800190a:	fba2 2303 	umull	r2, r3, r2, r3
 800190e:	099b      	lsrs	r3, r3, #6
 8001910:	2232      	movs	r2, #50	; 0x32
 8001912:	fb02 f303 	mul.w	r3, r2, r3
 8001916:	4a21      	ldr	r2, [pc, #132]	; (800199c <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8001918:	fba2 2303 	umull	r2, r3, r2, r3
 800191c:	099b      	lsrs	r3, r3, #6
 800191e:	3301      	adds	r3, #1
 8001920:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 8001922:	e002      	b.n	800192a <HAL_PWREx_ControlVoltageScaling+0x86>
  {
    timeout--;
 8001924:	68fb      	ldr	r3, [r7, #12]
 8001926:	3b01      	subs	r3, #1
 8001928:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 800192a:	4b1a      	ldr	r3, [pc, #104]	; (8001994 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 800192c:	68db      	ldr	r3, [r3, #12]
 800192e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001932:	2b00      	cmp	r3, #0
 8001934:	d102      	bne.n	800193c <HAL_PWREx_ControlVoltageScaling+0x98>
 8001936:	68fb      	ldr	r3, [r7, #12]
 8001938:	2b00      	cmp	r3, #0
 800193a:	d1f3      	bne.n	8001924 <HAL_PWREx_ControlVoltageScaling+0x80>
  }

  /* Check time out */
  if (timeout != 0U)
 800193c:	68fb      	ldr	r3, [r7, #12]
 800193e:	2b00      	cmp	r3, #0
 8001940:	d01b      	beq.n	800197a <HAL_PWREx_ControlVoltageScaling+0xd6>
  {
    /* Wait until ACTVOSRDY is raised */
    timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8001942:	4b15      	ldr	r3, [pc, #84]	; (8001998 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	4a15      	ldr	r2, [pc, #84]	; (800199c <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8001948:	fba2 2303 	umull	r2, r3, r2, r3
 800194c:	099b      	lsrs	r3, r3, #6
 800194e:	2232      	movs	r2, #50	; 0x32
 8001950:	fb02 f303 	mul.w	r3, r2, r3
 8001954:	4a11      	ldr	r2, [pc, #68]	; (800199c <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8001956:	fba2 2303 	umull	r2, r3, r2, r3
 800195a:	099b      	lsrs	r3, r3, #6
 800195c:	3301      	adds	r3, #1
 800195e:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 8001960:	e002      	b.n	8001968 <HAL_PWREx_ControlVoltageScaling+0xc4>
    {
      timeout--;
 8001962:	68fb      	ldr	r3, [r7, #12]
 8001964:	3b01      	subs	r3, #1
 8001966:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 8001968:	4b0a      	ldr	r3, [pc, #40]	; (8001994 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 800196a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800196c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001970:	2b00      	cmp	r3, #0
 8001972:	d102      	bne.n	800197a <HAL_PWREx_ControlVoltageScaling+0xd6>
 8001974:	68fb      	ldr	r3, [r7, #12]
 8001976:	2b00      	cmp	r3, #0
 8001978:	d1f3      	bne.n	8001962 <HAL_PWREx_ControlVoltageScaling+0xbe>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 800197a:	68fb      	ldr	r3, [r7, #12]
 800197c:	2b00      	cmp	r3, #0
 800197e:	d101      	bne.n	8001984 <HAL_PWREx_ControlVoltageScaling+0xe0>
  {
    return HAL_TIMEOUT;
 8001980:	2303      	movs	r3, #3
 8001982:	e000      	b.n	8001986 <HAL_PWREx_ControlVoltageScaling+0xe2>
  }

  return HAL_OK;
 8001984:	2300      	movs	r3, #0
}
 8001986:	4618      	mov	r0, r3
 8001988:	3714      	adds	r7, #20
 800198a:	46bd      	mov	sp, r7
 800198c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001990:	4770      	bx	lr
 8001992:	bf00      	nop
 8001994:	46020800 	.word	0x46020800
 8001998:	20000000 	.word	0x20000000
 800199c:	10624dd3 	.word	0x10624dd3

080019a0 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief  Return Voltage Scaling Range.
  * @retval Applied voltage scaling value.
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80019a0:	b480      	push	{r7}
 80019a2:	af00      	add	r7, sp, #0
  return (PWR->SVMSR & PWR_SVMSR_ACTVOS);
 80019a4:	4b04      	ldr	r3, [pc, #16]	; (80019b8 <HAL_PWREx_GetVoltageRange+0x18>)
 80019a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80019a8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
}
 80019ac:	4618      	mov	r0, r3
 80019ae:	46bd      	mov	sp, r7
 80019b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b4:	4770      	bx	lr
 80019b6:	bf00      	nop
 80019b8:	46020800 	.word	0x46020800

080019bc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pRCC_OscInitStruct)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	b08e      	sub	sp, #56	; 0x38
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source;
  uint32_t pll_config;
  FlagStatus pwrboosten = RESET;
 80019c4:	2300      	movs	r3, #0
 80019c6:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pRCC_OscInitStruct == NULL)
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d102      	bne.n	80019d6 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 80019d0:	2301      	movs	r3, #1
 80019d2:	f000 bec8 	b.w	8002766 <HAL_RCC_OscConfig+0xdaa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pRCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80019d6:	4b99      	ldr	r3, [pc, #612]	; (8001c3c <HAL_RCC_OscConfig+0x280>)
 80019d8:	69db      	ldr	r3, [r3, #28]
 80019da:	f003 030c 	and.w	r3, r3, #12
 80019de:	633b      	str	r3, [r7, #48]	; 0x30
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80019e0:	4b96      	ldr	r3, [pc, #600]	; (8001c3c <HAL_RCC_OscConfig+0x280>)
 80019e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019e4:	f003 0303 	and.w	r3, r3, #3
 80019e8:	62fb      	str	r3, [r7, #44]	; 0x2c

  /*----------------------------- MSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	f003 0310 	and.w	r3, r3, #16
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	f000 816c 	beq.w	8001cd0 <HAL_RCC_OscConfig+0x314>
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(pRCC_OscInitStruct->MSIClockRange));

    /*Check if MSI is used as system clock or as PLL source when PLL is selected as system clock*/

    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80019f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d007      	beq.n	8001a0e <HAL_RCC_OscConfig+0x52>
 80019fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a00:	2b0c      	cmp	r3, #12
 8001a02:	f040 80de 	bne.w	8001bc2 <HAL_RCC_OscConfig+0x206>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001a06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001a08:	2b01      	cmp	r3, #1
 8001a0a:	f040 80da 	bne.w	8001bc2 <HAL_RCC_OscConfig+0x206>
    {
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	69db      	ldr	r3, [r3, #28]
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d102      	bne.n	8001a1c <HAL_RCC_OscConfig+0x60>
      {
        return HAL_ERROR;
 8001a16:	2301      	movs	r3, #1
 8001a18:	f000 bea5 	b.w	8002766 <HAL_RCC_OscConfig+0xdaa>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device */
        if (pRCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001a20:	4b86      	ldr	r3, [pc, #536]	; (8001c3c <HAL_RCC_OscConfig+0x280>)
 8001a22:	689b      	ldr	r3, [r3, #8]
 8001a24:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d004      	beq.n	8001a36 <HAL_RCC_OscConfig+0x7a>
 8001a2c:	4b83      	ldr	r3, [pc, #524]	; (8001c3c <HAL_RCC_OscConfig+0x280>)
 8001a2e:	689b      	ldr	r3, [r3, #8]
 8001a30:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8001a34:	e005      	b.n	8001a42 <HAL_RCC_OscConfig+0x86>
 8001a36:	4b81      	ldr	r3, [pc, #516]	; (8001c3c <HAL_RCC_OscConfig+0x280>)
 8001a38:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001a3c:	041b      	lsls	r3, r3, #16
 8001a3e:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8001a42:	4293      	cmp	r3, r2
 8001a44:	d255      	bcs.n	8001af2 <HAL_RCC_OscConfig+0x136>
        {
          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8001a46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d10a      	bne.n	8001a62 <HAL_RCC_OscConfig+0xa6>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a50:	4618      	mov	r0, r3
 8001a52:	f001 f9d9 	bl	8002e08 <RCC_SetFlashLatencyFromMSIRange>
 8001a56:	4603      	mov	r3, r0
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d002      	beq.n	8001a62 <HAL_RCC_OscConfig+0xa6>
            {
              return HAL_ERROR;
 8001a5c:	2301      	movs	r3, #1
 8001a5e:	f000 be82 	b.w	8002766 <HAL_RCC_OscConfig+0xdaa>
            }
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8001a62:	4b76      	ldr	r3, [pc, #472]	; (8001c3c <HAL_RCC_OscConfig+0x280>)
 8001a64:	689b      	ldr	r3, [r3, #8]
 8001a66:	4a75      	ldr	r2, [pc, #468]	; (8001c3c <HAL_RCC_OscConfig+0x280>)
 8001a68:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001a6c:	6093      	str	r3, [r2, #8]
 8001a6e:	4b73      	ldr	r3, [pc, #460]	; (8001c3c <HAL_RCC_OscConfig+0x280>)
 8001a70:	689b      	ldr	r3, [r3, #8]
 8001a72:	f023 4270 	bic.w	r2, r3, #4026531840	; 0xf0000000
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a7a:	4970      	ldr	r1, [pc, #448]	; (8001c3c <HAL_RCC_OscConfig+0x280>)
 8001a7c:	4313      	orrs	r3, r2
 8001a7e:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a84:	f1b3 4f40 	cmp.w	r3, #3221225472	; 0xc0000000
 8001a88:	d309      	bcc.n	8001a9e <HAL_RCC_OscConfig+0xe2>
 8001a8a:	4b6c      	ldr	r3, [pc, #432]	; (8001c3c <HAL_RCC_OscConfig+0x280>)
 8001a8c:	68db      	ldr	r3, [r3, #12]
 8001a8e:	f023 021f 	bic.w	r2, r3, #31
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	6a1b      	ldr	r3, [r3, #32]
 8001a96:	4969      	ldr	r1, [pc, #420]	; (8001c3c <HAL_RCC_OscConfig+0x280>)
 8001a98:	4313      	orrs	r3, r2
 8001a9a:	60cb      	str	r3, [r1, #12]
 8001a9c:	e07e      	b.n	8001b9c <HAL_RCC_OscConfig+0x1e0>
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	da0a      	bge.n	8001abc <HAL_RCC_OscConfig+0x100>
 8001aa6:	4b65      	ldr	r3, [pc, #404]	; (8001c3c <HAL_RCC_OscConfig+0x280>)
 8001aa8:	68db      	ldr	r3, [r3, #12]
 8001aaa:	f423 7278 	bic.w	r2, r3, #992	; 0x3e0
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	6a1b      	ldr	r3, [r3, #32]
 8001ab2:	015b      	lsls	r3, r3, #5
 8001ab4:	4961      	ldr	r1, [pc, #388]	; (8001c3c <HAL_RCC_OscConfig+0x280>)
 8001ab6:	4313      	orrs	r3, r2
 8001ab8:	60cb      	str	r3, [r1, #12]
 8001aba:	e06f      	b.n	8001b9c <HAL_RCC_OscConfig+0x1e0>
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ac0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001ac4:	d30a      	bcc.n	8001adc <HAL_RCC_OscConfig+0x120>
 8001ac6:	4b5d      	ldr	r3, [pc, #372]	; (8001c3c <HAL_RCC_OscConfig+0x280>)
 8001ac8:	68db      	ldr	r3, [r3, #12]
 8001aca:	f423 42f8 	bic.w	r2, r3, #31744	; 0x7c00
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	6a1b      	ldr	r3, [r3, #32]
 8001ad2:	029b      	lsls	r3, r3, #10
 8001ad4:	4959      	ldr	r1, [pc, #356]	; (8001c3c <HAL_RCC_OscConfig+0x280>)
 8001ad6:	4313      	orrs	r3, r2
 8001ad8:	60cb      	str	r3, [r1, #12]
 8001ada:	e05f      	b.n	8001b9c <HAL_RCC_OscConfig+0x1e0>
 8001adc:	4b57      	ldr	r3, [pc, #348]	; (8001c3c <HAL_RCC_OscConfig+0x280>)
 8001ade:	68db      	ldr	r3, [r3, #12]
 8001ae0:	f423 2278 	bic.w	r2, r3, #1015808	; 0xf8000
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	6a1b      	ldr	r3, [r3, #32]
 8001ae8:	03db      	lsls	r3, r3, #15
 8001aea:	4954      	ldr	r1, [pc, #336]	; (8001c3c <HAL_RCC_OscConfig+0x280>)
 8001aec:	4313      	orrs	r3, r2
 8001aee:	60cb      	str	r3, [r1, #12]
 8001af0:	e054      	b.n	8001b9c <HAL_RCC_OscConfig+0x1e0>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8001af2:	4b52      	ldr	r3, [pc, #328]	; (8001c3c <HAL_RCC_OscConfig+0x280>)
 8001af4:	689b      	ldr	r3, [r3, #8]
 8001af6:	4a51      	ldr	r2, [pc, #324]	; (8001c3c <HAL_RCC_OscConfig+0x280>)
 8001af8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001afc:	6093      	str	r3, [r2, #8]
 8001afe:	4b4f      	ldr	r3, [pc, #316]	; (8001c3c <HAL_RCC_OscConfig+0x280>)
 8001b00:	689b      	ldr	r3, [r3, #8]
 8001b02:	f023 4270 	bic.w	r2, r3, #4026531840	; 0xf0000000
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b0a:	494c      	ldr	r1, [pc, #304]	; (8001c3c <HAL_RCC_OscConfig+0x280>)
 8001b0c:	4313      	orrs	r3, r2
 8001b0e:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b14:	f1b3 4f40 	cmp.w	r3, #3221225472	; 0xc0000000
 8001b18:	d309      	bcc.n	8001b2e <HAL_RCC_OscConfig+0x172>
 8001b1a:	4b48      	ldr	r3, [pc, #288]	; (8001c3c <HAL_RCC_OscConfig+0x280>)
 8001b1c:	68db      	ldr	r3, [r3, #12]
 8001b1e:	f023 021f 	bic.w	r2, r3, #31
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	6a1b      	ldr	r3, [r3, #32]
 8001b26:	4945      	ldr	r1, [pc, #276]	; (8001c3c <HAL_RCC_OscConfig+0x280>)
 8001b28:	4313      	orrs	r3, r2
 8001b2a:	60cb      	str	r3, [r1, #12]
 8001b2c:	e028      	b.n	8001b80 <HAL_RCC_OscConfig+0x1c4>
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	da0a      	bge.n	8001b4c <HAL_RCC_OscConfig+0x190>
 8001b36:	4b41      	ldr	r3, [pc, #260]	; (8001c3c <HAL_RCC_OscConfig+0x280>)
 8001b38:	68db      	ldr	r3, [r3, #12]
 8001b3a:	f423 7278 	bic.w	r2, r3, #992	; 0x3e0
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	6a1b      	ldr	r3, [r3, #32]
 8001b42:	015b      	lsls	r3, r3, #5
 8001b44:	493d      	ldr	r1, [pc, #244]	; (8001c3c <HAL_RCC_OscConfig+0x280>)
 8001b46:	4313      	orrs	r3, r2
 8001b48:	60cb      	str	r3, [r1, #12]
 8001b4a:	e019      	b.n	8001b80 <HAL_RCC_OscConfig+0x1c4>
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b50:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001b54:	d30a      	bcc.n	8001b6c <HAL_RCC_OscConfig+0x1b0>
 8001b56:	4b39      	ldr	r3, [pc, #228]	; (8001c3c <HAL_RCC_OscConfig+0x280>)
 8001b58:	68db      	ldr	r3, [r3, #12]
 8001b5a:	f423 42f8 	bic.w	r2, r3, #31744	; 0x7c00
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	6a1b      	ldr	r3, [r3, #32]
 8001b62:	029b      	lsls	r3, r3, #10
 8001b64:	4935      	ldr	r1, [pc, #212]	; (8001c3c <HAL_RCC_OscConfig+0x280>)
 8001b66:	4313      	orrs	r3, r2
 8001b68:	60cb      	str	r3, [r1, #12]
 8001b6a:	e009      	b.n	8001b80 <HAL_RCC_OscConfig+0x1c4>
 8001b6c:	4b33      	ldr	r3, [pc, #204]	; (8001c3c <HAL_RCC_OscConfig+0x280>)
 8001b6e:	68db      	ldr	r3, [r3, #12]
 8001b70:	f423 2278 	bic.w	r2, r3, #1015808	; 0xf8000
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	6a1b      	ldr	r3, [r3, #32]
 8001b78:	03db      	lsls	r3, r3, #15
 8001b7a:	4930      	ldr	r1, [pc, #192]	; (8001c3c <HAL_RCC_OscConfig+0x280>)
 8001b7c:	4313      	orrs	r3, r2
 8001b7e:	60cb      	str	r3, [r1, #12]
                                                (pRCC_OscInitStruct->MSIClockRange));

          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8001b80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d10a      	bne.n	8001b9c <HAL_RCC_OscConfig+0x1e0>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	f001 f93c 	bl	8002e08 <RCC_SetFlashLatencyFromMSIRange>
 8001b90:	4603      	mov	r3, r0
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d002      	beq.n	8001b9c <HAL_RCC_OscConfig+0x1e0>
            {
              return HAL_ERROR;
 8001b96:	2301      	movs	r3, #1
 8001b98:	f000 bde5 	b.w	8002766 <HAL_RCC_OscConfig+0xdaa>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        (void) HAL_RCC_GetHCLKFreq();
 8001b9c:	f001 f8de 	bl	8002d5c <HAL_RCC_GetHCLKFreq>
        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001ba0:	4b27      	ldr	r3, [pc, #156]	; (8001c40 <HAL_RCC_OscConfig+0x284>)
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	4618      	mov	r0, r3
 8001ba6:	f7ff faff 	bl	80011a8 <HAL_InitTick>
 8001baa:	4603      	mov	r3, r0
 8001bac:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        if (status != HAL_OK)
 8001bb0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	f000 808a 	beq.w	8001cce <HAL_RCC_OscConfig+0x312>
        {
          return status;
 8001bba:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001bbe:	f000 bdd2 	b.w	8002766 <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Check the MSI State */
      if (pRCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	69db      	ldr	r3, [r3, #28]
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d066      	beq.n	8001c98 <HAL_RCC_OscConfig+0x2dc>
      {
        /* Enable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_ENABLE();
 8001bca:	4b1c      	ldr	r3, [pc, #112]	; (8001c3c <HAL_RCC_OscConfig+0x280>)
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	4a1b      	ldr	r2, [pc, #108]	; (8001c3c <HAL_RCC_OscConfig+0x280>)
 8001bd0:	f043 0301 	orr.w	r3, r3, #1
 8001bd4:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8001bd6:	f7ff fb31 	bl	800123c <HAL_GetTick>
 8001bda:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8001bdc:	e009      	b.n	8001bf2 <HAL_RCC_OscConfig+0x236>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001bde:	f7ff fb2d 	bl	800123c <HAL_GetTick>
 8001be2:	4602      	mov	r2, r0
 8001be4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001be6:	1ad3      	subs	r3, r2, r3
 8001be8:	2b02      	cmp	r3, #2
 8001bea:	d902      	bls.n	8001bf2 <HAL_RCC_OscConfig+0x236>
          {
            return HAL_TIMEOUT;
 8001bec:	2303      	movs	r3, #3
 8001bee:	f000 bdba 	b.w	8002766 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8001bf2:	4b12      	ldr	r3, [pc, #72]	; (8001c3c <HAL_RCC_OscConfig+0x280>)
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	f003 0304 	and.w	r3, r3, #4
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d0ef      	beq.n	8001bde <HAL_RCC_OscConfig+0x222>
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range */
        __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8001bfe:	4b0f      	ldr	r3, [pc, #60]	; (8001c3c <HAL_RCC_OscConfig+0x280>)
 8001c00:	689b      	ldr	r3, [r3, #8]
 8001c02:	4a0e      	ldr	r2, [pc, #56]	; (8001c3c <HAL_RCC_OscConfig+0x280>)
 8001c04:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001c08:	6093      	str	r3, [r2, #8]
 8001c0a:	4b0c      	ldr	r3, [pc, #48]	; (8001c3c <HAL_RCC_OscConfig+0x280>)
 8001c0c:	689b      	ldr	r3, [r3, #8]
 8001c0e:	f023 4270 	bic.w	r2, r3, #4026531840	; 0xf0000000
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c16:	4909      	ldr	r1, [pc, #36]	; (8001c3c <HAL_RCC_OscConfig+0x280>)
 8001c18:	4313      	orrs	r3, r2
 8001c1a:	608b      	str	r3, [r1, #8]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c20:	f1b3 4f40 	cmp.w	r3, #3221225472	; 0xc0000000
 8001c24:	d30e      	bcc.n	8001c44 <HAL_RCC_OscConfig+0x288>
 8001c26:	4b05      	ldr	r3, [pc, #20]	; (8001c3c <HAL_RCC_OscConfig+0x280>)
 8001c28:	68db      	ldr	r3, [r3, #12]
 8001c2a:	f023 021f 	bic.w	r2, r3, #31
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	6a1b      	ldr	r3, [r3, #32]
 8001c32:	4902      	ldr	r1, [pc, #8]	; (8001c3c <HAL_RCC_OscConfig+0x280>)
 8001c34:	4313      	orrs	r3, r2
 8001c36:	60cb      	str	r3, [r1, #12]
 8001c38:	e04a      	b.n	8001cd0 <HAL_RCC_OscConfig+0x314>
 8001c3a:	bf00      	nop
 8001c3c:	46020c00 	.word	0x46020c00
 8001c40:	20000004 	.word	0x20000004
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	da0a      	bge.n	8001c62 <HAL_RCC_OscConfig+0x2a6>
 8001c4c:	4b98      	ldr	r3, [pc, #608]	; (8001eb0 <HAL_RCC_OscConfig+0x4f4>)
 8001c4e:	68db      	ldr	r3, [r3, #12]
 8001c50:	f423 7278 	bic.w	r2, r3, #992	; 0x3e0
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	6a1b      	ldr	r3, [r3, #32]
 8001c58:	015b      	lsls	r3, r3, #5
 8001c5a:	4995      	ldr	r1, [pc, #596]	; (8001eb0 <HAL_RCC_OscConfig+0x4f4>)
 8001c5c:	4313      	orrs	r3, r2
 8001c5e:	60cb      	str	r3, [r1, #12]
 8001c60:	e036      	b.n	8001cd0 <HAL_RCC_OscConfig+0x314>
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c66:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001c6a:	d30a      	bcc.n	8001c82 <HAL_RCC_OscConfig+0x2c6>
 8001c6c:	4b90      	ldr	r3, [pc, #576]	; (8001eb0 <HAL_RCC_OscConfig+0x4f4>)
 8001c6e:	68db      	ldr	r3, [r3, #12]
 8001c70:	f423 42f8 	bic.w	r2, r3, #31744	; 0x7c00
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	6a1b      	ldr	r3, [r3, #32]
 8001c78:	029b      	lsls	r3, r3, #10
 8001c7a:	498d      	ldr	r1, [pc, #564]	; (8001eb0 <HAL_RCC_OscConfig+0x4f4>)
 8001c7c:	4313      	orrs	r3, r2
 8001c7e:	60cb      	str	r3, [r1, #12]
 8001c80:	e026      	b.n	8001cd0 <HAL_RCC_OscConfig+0x314>
 8001c82:	4b8b      	ldr	r3, [pc, #556]	; (8001eb0 <HAL_RCC_OscConfig+0x4f4>)
 8001c84:	68db      	ldr	r3, [r3, #12]
 8001c86:	f423 2278 	bic.w	r2, r3, #1015808	; 0xf8000
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	6a1b      	ldr	r3, [r3, #32]
 8001c8e:	03db      	lsls	r3, r3, #15
 8001c90:	4987      	ldr	r1, [pc, #540]	; (8001eb0 <HAL_RCC_OscConfig+0x4f4>)
 8001c92:	4313      	orrs	r3, r2
 8001c94:	60cb      	str	r3, [r1, #12]
 8001c96:	e01b      	b.n	8001cd0 <HAL_RCC_OscConfig+0x314>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_DISABLE();
 8001c98:	4b85      	ldr	r3, [pc, #532]	; (8001eb0 <HAL_RCC_OscConfig+0x4f4>)
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	4a84      	ldr	r2, [pc, #528]	; (8001eb0 <HAL_RCC_OscConfig+0x4f4>)
 8001c9e:	f023 0301 	bic.w	r3, r3, #1
 8001ca2:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8001ca4:	f7ff faca 	bl	800123c <HAL_GetTick>
 8001ca8:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 8001caa:	e009      	b.n	8001cc0 <HAL_RCC_OscConfig+0x304>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001cac:	f7ff fac6 	bl	800123c <HAL_GetTick>
 8001cb0:	4602      	mov	r2, r0
 8001cb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001cb4:	1ad3      	subs	r3, r2, r3
 8001cb6:	2b02      	cmp	r3, #2
 8001cb8:	d902      	bls.n	8001cc0 <HAL_RCC_OscConfig+0x304>
          {
            return HAL_TIMEOUT;
 8001cba:	2303      	movs	r3, #3
 8001cbc:	f000 bd53 	b.w	8002766 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 8001cc0:	4b7b      	ldr	r3, [pc, #492]	; (8001eb0 <HAL_RCC_OscConfig+0x4f4>)
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	f003 0304 	and.w	r3, r3, #4
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d1ef      	bne.n	8001cac <HAL_RCC_OscConfig+0x2f0>
 8001ccc:	e000      	b.n	8001cd0 <HAL_RCC_OscConfig+0x314>
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8001cce:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	f003 0301 	and.w	r3, r3, #1
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	f000 808b 	beq.w	8001df4 <HAL_RCC_OscConfig+0x438>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pRCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8001cde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001ce0:	2b08      	cmp	r3, #8
 8001ce2:	d005      	beq.n	8001cf0 <HAL_RCC_OscConfig+0x334>
 8001ce4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001ce6:	2b0c      	cmp	r3, #12
 8001ce8:	d109      	bne.n	8001cfe <HAL_RCC_OscConfig+0x342>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001cea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001cec:	2b03      	cmp	r3, #3
 8001cee:	d106      	bne.n	8001cfe <HAL_RCC_OscConfig+0x342>
    {
      if (pRCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	685b      	ldr	r3, [r3, #4]
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d17d      	bne.n	8001df4 <HAL_RCC_OscConfig+0x438>
      {
        return HAL_ERROR;
 8001cf8:	2301      	movs	r3, #1
 8001cfa:	f000 bd34 	b.w	8002766 <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pRCC_OscInitStruct->HSEState);
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	685b      	ldr	r3, [r3, #4]
 8001d02:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001d06:	d106      	bne.n	8001d16 <HAL_RCC_OscConfig+0x35a>
 8001d08:	4b69      	ldr	r3, [pc, #420]	; (8001eb0 <HAL_RCC_OscConfig+0x4f4>)
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	4a68      	ldr	r2, [pc, #416]	; (8001eb0 <HAL_RCC_OscConfig+0x4f4>)
 8001d0e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001d12:	6013      	str	r3, [r2, #0]
 8001d14:	e041      	b.n	8001d9a <HAL_RCC_OscConfig+0x3de>
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	685b      	ldr	r3, [r3, #4]
 8001d1a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001d1e:	d112      	bne.n	8001d46 <HAL_RCC_OscConfig+0x38a>
 8001d20:	4b63      	ldr	r3, [pc, #396]	; (8001eb0 <HAL_RCC_OscConfig+0x4f4>)
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	4a62      	ldr	r2, [pc, #392]	; (8001eb0 <HAL_RCC_OscConfig+0x4f4>)
 8001d26:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001d2a:	6013      	str	r3, [r2, #0]
 8001d2c:	4b60      	ldr	r3, [pc, #384]	; (8001eb0 <HAL_RCC_OscConfig+0x4f4>)
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	4a5f      	ldr	r2, [pc, #380]	; (8001eb0 <HAL_RCC_OscConfig+0x4f4>)
 8001d32:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8001d36:	6013      	str	r3, [r2, #0]
 8001d38:	4b5d      	ldr	r3, [pc, #372]	; (8001eb0 <HAL_RCC_OscConfig+0x4f4>)
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	4a5c      	ldr	r2, [pc, #368]	; (8001eb0 <HAL_RCC_OscConfig+0x4f4>)
 8001d3e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001d42:	6013      	str	r3, [r2, #0]
 8001d44:	e029      	b.n	8001d9a <HAL_RCC_OscConfig+0x3de>
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	685b      	ldr	r3, [r3, #4]
 8001d4a:	f5b3 1fa8 	cmp.w	r3, #1376256	; 0x150000
 8001d4e:	d112      	bne.n	8001d76 <HAL_RCC_OscConfig+0x3ba>
 8001d50:	4b57      	ldr	r3, [pc, #348]	; (8001eb0 <HAL_RCC_OscConfig+0x4f4>)
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	4a56      	ldr	r2, [pc, #344]	; (8001eb0 <HAL_RCC_OscConfig+0x4f4>)
 8001d56:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001d5a:	6013      	str	r3, [r2, #0]
 8001d5c:	4b54      	ldr	r3, [pc, #336]	; (8001eb0 <HAL_RCC_OscConfig+0x4f4>)
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	4a53      	ldr	r2, [pc, #332]	; (8001eb0 <HAL_RCC_OscConfig+0x4f4>)
 8001d62:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001d66:	6013      	str	r3, [r2, #0]
 8001d68:	4b51      	ldr	r3, [pc, #324]	; (8001eb0 <HAL_RCC_OscConfig+0x4f4>)
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	4a50      	ldr	r2, [pc, #320]	; (8001eb0 <HAL_RCC_OscConfig+0x4f4>)
 8001d6e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001d72:	6013      	str	r3, [r2, #0]
 8001d74:	e011      	b.n	8001d9a <HAL_RCC_OscConfig+0x3de>
 8001d76:	4b4e      	ldr	r3, [pc, #312]	; (8001eb0 <HAL_RCC_OscConfig+0x4f4>)
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	4a4d      	ldr	r2, [pc, #308]	; (8001eb0 <HAL_RCC_OscConfig+0x4f4>)
 8001d7c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001d80:	6013      	str	r3, [r2, #0]
 8001d82:	4b4b      	ldr	r3, [pc, #300]	; (8001eb0 <HAL_RCC_OscConfig+0x4f4>)
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	4a4a      	ldr	r2, [pc, #296]	; (8001eb0 <HAL_RCC_OscConfig+0x4f4>)
 8001d88:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001d8c:	6013      	str	r3, [r2, #0]
 8001d8e:	4b48      	ldr	r3, [pc, #288]	; (8001eb0 <HAL_RCC_OscConfig+0x4f4>)
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	4a47      	ldr	r2, [pc, #284]	; (8001eb0 <HAL_RCC_OscConfig+0x4f4>)
 8001d94:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8001d98:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pRCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	685b      	ldr	r3, [r3, #4]
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d014      	beq.n	8001dcc <HAL_RCC_OscConfig+0x410>
      {
        tickstart = HAL_GetTick();
 8001da2:	f7ff fa4b 	bl	800123c <HAL_GetTick>
 8001da6:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001da8:	e009      	b.n	8001dbe <HAL_RCC_OscConfig+0x402>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001daa:	f7ff fa47 	bl	800123c <HAL_GetTick>
 8001dae:	4602      	mov	r2, r0
 8001db0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001db2:	1ad3      	subs	r3, r2, r3
 8001db4:	2b64      	cmp	r3, #100	; 0x64
 8001db6:	d902      	bls.n	8001dbe <HAL_RCC_OscConfig+0x402>
          {
            return HAL_TIMEOUT;
 8001db8:	2303      	movs	r3, #3
 8001dba:	f000 bcd4 	b.w	8002766 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001dbe:	4b3c      	ldr	r3, [pc, #240]	; (8001eb0 <HAL_RCC_OscConfig+0x4f4>)
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d0ef      	beq.n	8001daa <HAL_RCC_OscConfig+0x3ee>
 8001dca:	e013      	b.n	8001df4 <HAL_RCC_OscConfig+0x438>
          }
        }
      }
      else
      {
        tickstart = HAL_GetTick();
 8001dcc:	f7ff fa36 	bl	800123c <HAL_GetTick>
 8001dd0:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001dd2:	e009      	b.n	8001de8 <HAL_RCC_OscConfig+0x42c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001dd4:	f7ff fa32 	bl	800123c <HAL_GetTick>
 8001dd8:	4602      	mov	r2, r0
 8001dda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ddc:	1ad3      	subs	r3, r2, r3
 8001dde:	2b64      	cmp	r3, #100	; 0x64
 8001de0:	d902      	bls.n	8001de8 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 8001de2:	2303      	movs	r3, #3
 8001de4:	f000 bcbf 	b.w	8002766 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001de8:	4b31      	ldr	r3, [pc, #196]	; (8001eb0 <HAL_RCC_OscConfig+0x4f4>)
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d1ef      	bne.n	8001dd4 <HAL_RCC_OscConfig+0x418>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	f003 0302 	and.w	r3, r3, #2
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d05f      	beq.n	8001ec0 <HAL_RCC_OscConfig+0x504>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(pRCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pRCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8001e00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001e02:	2b04      	cmp	r3, #4
 8001e04:	d005      	beq.n	8001e12 <HAL_RCC_OscConfig+0x456>
 8001e06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001e08:	2b0c      	cmp	r3, #12
 8001e0a:	d114      	bne.n	8001e36 <HAL_RCC_OscConfig+0x47a>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001e0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001e0e:	2b02      	cmp	r3, #2
 8001e10:	d111      	bne.n	8001e36 <HAL_RCC_OscConfig+0x47a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	68db      	ldr	r3, [r3, #12]
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d102      	bne.n	8001e20 <HAL_RCC_OscConfig+0x464>
      {
        return HAL_ERROR;
 8001e1a:	2301      	movs	r3, #1
 8001e1c:	f000 bca3 	b.w	8002766 <HAL_RCC_OscConfig+0xdaa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 8001e20:	4b23      	ldr	r3, [pc, #140]	; (8001eb0 <HAL_RCC_OscConfig+0x4f4>)
 8001e22:	691b      	ldr	r3, [r3, #16]
 8001e24:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	691b      	ldr	r3, [r3, #16]
 8001e2c:	041b      	lsls	r3, r3, #16
 8001e2e:	4920      	ldr	r1, [pc, #128]	; (8001eb0 <HAL_RCC_OscConfig+0x4f4>)
 8001e30:	4313      	orrs	r3, r2
 8001e32:	610b      	str	r3, [r1, #16]
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8001e34:	e044      	b.n	8001ec0 <HAL_RCC_OscConfig+0x504>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pRCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	68db      	ldr	r3, [r3, #12]
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d024      	beq.n	8001e88 <HAL_RCC_OscConfig+0x4cc>
      {
        /* Enable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_ENABLE();
 8001e3e:	4b1c      	ldr	r3, [pc, #112]	; (8001eb0 <HAL_RCC_OscConfig+0x4f4>)
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	4a1b      	ldr	r2, [pc, #108]	; (8001eb0 <HAL_RCC_OscConfig+0x4f4>)
 8001e44:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e48:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8001e4a:	f7ff f9f7 	bl	800123c <HAL_GetTick>
 8001e4e:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001e50:	e009      	b.n	8001e66 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001e52:	f7ff f9f3 	bl	800123c <HAL_GetTick>
 8001e56:	4602      	mov	r2, r0
 8001e58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e5a:	1ad3      	subs	r3, r2, r3
 8001e5c:	2b02      	cmp	r3, #2
 8001e5e:	d902      	bls.n	8001e66 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001e60:	2303      	movs	r3, #3
 8001e62:	f000 bc80 	b.w	8002766 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001e66:	4b12      	ldr	r3, [pc, #72]	; (8001eb0 <HAL_RCC_OscConfig+0x4f4>)
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d0ef      	beq.n	8001e52 <HAL_RCC_OscConfig+0x496>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 8001e72:	4b0f      	ldr	r3, [pc, #60]	; (8001eb0 <HAL_RCC_OscConfig+0x4f4>)
 8001e74:	691b      	ldr	r3, [r3, #16]
 8001e76:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	691b      	ldr	r3, [r3, #16]
 8001e7e:	041b      	lsls	r3, r3, #16
 8001e80:	490b      	ldr	r1, [pc, #44]	; (8001eb0 <HAL_RCC_OscConfig+0x4f4>)
 8001e82:	4313      	orrs	r3, r2
 8001e84:	610b      	str	r3, [r1, #16]
 8001e86:	e01b      	b.n	8001ec0 <HAL_RCC_OscConfig+0x504>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_DISABLE();
 8001e88:	4b09      	ldr	r3, [pc, #36]	; (8001eb0 <HAL_RCC_OscConfig+0x4f4>)
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	4a08      	ldr	r2, [pc, #32]	; (8001eb0 <HAL_RCC_OscConfig+0x4f4>)
 8001e8e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001e92:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8001e94:	f7ff f9d2 	bl	800123c <HAL_GetTick>
 8001e98:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001e9a:	e00b      	b.n	8001eb4 <HAL_RCC_OscConfig+0x4f8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001e9c:	f7ff f9ce 	bl	800123c <HAL_GetTick>
 8001ea0:	4602      	mov	r2, r0
 8001ea2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ea4:	1ad3      	subs	r3, r2, r3
 8001ea6:	2b02      	cmp	r3, #2
 8001ea8:	d904      	bls.n	8001eb4 <HAL_RCC_OscConfig+0x4f8>
          {
            return HAL_TIMEOUT;
 8001eaa:	2303      	movs	r3, #3
 8001eac:	f000 bc5b 	b.w	8002766 <HAL_RCC_OscConfig+0xdaa>
 8001eb0:	46020c00 	.word	0x46020c00
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001eb4:	4baf      	ldr	r3, [pc, #700]	; (8002174 <HAL_RCC_OscConfig+0x7b8>)
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d1ed      	bne.n	8001e9c <HAL_RCC_OscConfig+0x4e0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	f003 0308 	and.w	r3, r3, #8
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	f000 80c8 	beq.w	800205e <HAL_RCC_OscConfig+0x6a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(pRCC_OscInitStruct->LSIState));

    FlagStatus  pwrclkchanged = RESET;
 8001ece:	2300      	movs	r3, #0
 8001ed0:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36

    /* Update LSI configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001ed4:	4ba7      	ldr	r3, [pc, #668]	; (8002174 <HAL_RCC_OscConfig+0x7b8>)
 8001ed6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001eda:	f003 0304 	and.w	r3, r3, #4
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d111      	bne.n	8001f06 <HAL_RCC_OscConfig+0x54a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001ee2:	4ba4      	ldr	r3, [pc, #656]	; (8002174 <HAL_RCC_OscConfig+0x7b8>)
 8001ee4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001ee8:	4aa2      	ldr	r2, [pc, #648]	; (8002174 <HAL_RCC_OscConfig+0x7b8>)
 8001eea:	f043 0304 	orr.w	r3, r3, #4
 8001eee:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
 8001ef2:	4ba0      	ldr	r3, [pc, #640]	; (8002174 <HAL_RCC_OscConfig+0x7b8>)
 8001ef4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001ef8:	f003 0304 	and.w	r3, r3, #4
 8001efc:	617b      	str	r3, [r7, #20]
 8001efe:	697b      	ldr	r3, [r7, #20]
      pwrclkchanged = SET;
 8001f00:	2301      	movs	r3, #1
 8001f02:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8001f06:	4b9c      	ldr	r3, [pc, #624]	; (8002178 <HAL_RCC_OscConfig+0x7bc>)
 8001f08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f0a:	f003 0301 	and.w	r3, r3, #1
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d119      	bne.n	8001f46 <HAL_RCC_OscConfig+0x58a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8001f12:	4b99      	ldr	r3, [pc, #612]	; (8002178 <HAL_RCC_OscConfig+0x7bc>)
 8001f14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f16:	4a98      	ldr	r2, [pc, #608]	; (8002178 <HAL_RCC_OscConfig+0x7bc>)
 8001f18:	f043 0301 	orr.w	r3, r3, #1
 8001f1c:	6293      	str	r3, [r2, #40]	; 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001f1e:	f7ff f98d 	bl	800123c <HAL_GetTick>
 8001f22:	62b8      	str	r0, [r7, #40]	; 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8001f24:	e009      	b.n	8001f3a <HAL_RCC_OscConfig+0x57e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f26:	f7ff f989 	bl	800123c <HAL_GetTick>
 8001f2a:	4602      	mov	r2, r0
 8001f2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f2e:	1ad3      	subs	r3, r2, r3
 8001f30:	2b02      	cmp	r3, #2
 8001f32:	d902      	bls.n	8001f3a <HAL_RCC_OscConfig+0x57e>
        {
          return HAL_TIMEOUT;
 8001f34:	2303      	movs	r3, #3
 8001f36:	f000 bc16 	b.w	8002766 <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8001f3a:	4b8f      	ldr	r3, [pc, #572]	; (8002178 <HAL_RCC_OscConfig+0x7bc>)
 8001f3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f3e:	f003 0301 	and.w	r3, r3, #1
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d0ef      	beq.n	8001f26 <HAL_RCC_OscConfig+0x56a>
        }
      }
    }
    /* Check the LSI State */
    if (pRCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	695b      	ldr	r3, [r3, #20]
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d05f      	beq.n	800200e <HAL_RCC_OscConfig+0x652>
    {
      uint32_t bdcr_temp = RCC->BDCR;
 8001f4e:	4b89      	ldr	r3, [pc, #548]	; (8002174 <HAL_RCC_OscConfig+0x7b8>)
 8001f50:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001f54:	623b      	str	r3, [r7, #32]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(pRCC_OscInitStruct->LSIDiv));

      if (pRCC_OscInitStruct->LSIDiv != (bdcr_temp & RCC_BDCR_LSIPREDIV))
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	699a      	ldr	r2, [r3, #24]
 8001f5a:	6a3b      	ldr	r3, [r7, #32]
 8001f5c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f60:	429a      	cmp	r2, r3
 8001f62:	d037      	beq.n	8001fd4 <HAL_RCC_OscConfig+0x618>
      {
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 8001f64:	6a3b      	ldr	r3, [r7, #32]
 8001f66:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d006      	beq.n	8001f7c <HAL_RCC_OscConfig+0x5c0>
            ((bdcr_temp & RCC_BDCR_LSION) != RCC_BDCR_LSION))
 8001f6e:	6a3b      	ldr	r3, [r7, #32]
 8001f70:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d101      	bne.n	8001f7c <HAL_RCC_OscConfig+0x5c0>
        {
          /* If LSIRDY is set while LSION is not enabled, LSIPREDIV can't be updated */
          /* The LSIPREDIV cannot be changed if the LSI is used by the IWDG or by the RTC */
          return HAL_ERROR;
 8001f78:	2301      	movs	r3, #1
 8001f7a:	e3f4      	b.n	8002766 <HAL_RCC_OscConfig+0xdaa>
        }

        /* Turn off LSI before changing RCC_BDCR_LSIPREDIV */
        if ((bdcr_temp & RCC_BDCR_LSION) == RCC_BDCR_LSION)
 8001f7c:	6a3b      	ldr	r3, [r7, #32]
 8001f7e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d01b      	beq.n	8001fbe <HAL_RCC_OscConfig+0x602>
        {
          __HAL_RCC_LSI_DISABLE();
 8001f86:	4b7b      	ldr	r3, [pc, #492]	; (8002174 <HAL_RCC_OscConfig+0x7b8>)
 8001f88:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001f8c:	4a79      	ldr	r2, [pc, #484]	; (8002174 <HAL_RCC_OscConfig+0x7b8>)
 8001f8e:	f023 53a0 	bic.w	r3, r3, #335544320	; 0x14000000
 8001f92:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0

          tickstart = HAL_GetTick();
 8001f96:	f7ff f951 	bl	800123c <HAL_GetTick>
 8001f9a:	62b8      	str	r0, [r7, #40]	; 0x28

          /* Wait till LSI is disabled */
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8001f9c:	e008      	b.n	8001fb0 <HAL_RCC_OscConfig+0x5f4>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f9e:	f7ff f94d 	bl	800123c <HAL_GetTick>
 8001fa2:	4602      	mov	r2, r0
 8001fa4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001fa6:	1ad3      	subs	r3, r2, r3
 8001fa8:	2b05      	cmp	r3, #5
 8001faa:	d901      	bls.n	8001fb0 <HAL_RCC_OscConfig+0x5f4>
            {
              return HAL_TIMEOUT;
 8001fac:	2303      	movs	r3, #3
 8001fae:	e3da      	b.n	8002766 <HAL_RCC_OscConfig+0xdaa>
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8001fb0:	4b70      	ldr	r3, [pc, #448]	; (8002174 <HAL_RCC_OscConfig+0x7b8>)
 8001fb2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001fb6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d1ef      	bne.n	8001f9e <HAL_RCC_OscConfig+0x5e2>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->BDCR, RCC_BDCR_LSIPREDIV, pRCC_OscInitStruct->LSIDiv);
 8001fbe:	4b6d      	ldr	r3, [pc, #436]	; (8002174 <HAL_RCC_OscConfig+0x7b8>)
 8001fc0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001fc4:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	699b      	ldr	r3, [r3, #24]
 8001fcc:	4969      	ldr	r1, [pc, #420]	; (8002174 <HAL_RCC_OscConfig+0x7b8>)
 8001fce:	4313      	orrs	r3, r2
 8001fd0:	f8c1 30f0 	str.w	r3, [r1, #240]	; 0xf0
      }

      /* Enable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_ENABLE();
 8001fd4:	4b67      	ldr	r3, [pc, #412]	; (8002174 <HAL_RCC_OscConfig+0x7b8>)
 8001fd6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001fda:	4a66      	ldr	r2, [pc, #408]	; (8002174 <HAL_RCC_OscConfig+0x7b8>)
 8001fdc:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001fe0:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0

      tickstart = HAL_GetTick();
 8001fe4:	f7ff f92a 	bl	800123c <HAL_GetTick>
 8001fe8:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8001fea:	e008      	b.n	8001ffe <HAL_RCC_OscConfig+0x642>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001fec:	f7ff f926 	bl	800123c <HAL_GetTick>
 8001ff0:	4602      	mov	r2, r0
 8001ff2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ff4:	1ad3      	subs	r3, r2, r3
 8001ff6:	2b05      	cmp	r3, #5
 8001ff8:	d901      	bls.n	8001ffe <HAL_RCC_OscConfig+0x642>
        {
          return HAL_TIMEOUT;
 8001ffa:	2303      	movs	r3, #3
 8001ffc:	e3b3      	b.n	8002766 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8001ffe:	4b5d      	ldr	r3, [pc, #372]	; (8002174 <HAL_RCC_OscConfig+0x7b8>)
 8002000:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8002004:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002008:	2b00      	cmp	r3, #0
 800200a:	d0ef      	beq.n	8001fec <HAL_RCC_OscConfig+0x630>
 800200c:	e01b      	b.n	8002046 <HAL_RCC_OscConfig+0x68a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_DISABLE();
 800200e:	4b59      	ldr	r3, [pc, #356]	; (8002174 <HAL_RCC_OscConfig+0x7b8>)
 8002010:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8002014:	4a57      	ldr	r2, [pc, #348]	; (8002174 <HAL_RCC_OscConfig+0x7b8>)
 8002016:	f023 53a0 	bic.w	r3, r3, #335544320	; 0x14000000
 800201a:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0

      tickstart = HAL_GetTick();
 800201e:	f7ff f90d 	bl	800123c <HAL_GetTick>
 8002022:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8002024:	e008      	b.n	8002038 <HAL_RCC_OscConfig+0x67c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002026:	f7ff f909 	bl	800123c <HAL_GetTick>
 800202a:	4602      	mov	r2, r0
 800202c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800202e:	1ad3      	subs	r3, r2, r3
 8002030:	2b05      	cmp	r3, #5
 8002032:	d901      	bls.n	8002038 <HAL_RCC_OscConfig+0x67c>
        {
          return HAL_TIMEOUT;
 8002034:	2303      	movs	r3, #3
 8002036:	e396      	b.n	8002766 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8002038:	4b4e      	ldr	r3, [pc, #312]	; (8002174 <HAL_RCC_OscConfig+0x7b8>)
 800203a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800203e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002042:	2b00      	cmp	r3, #0
 8002044:	d1ef      	bne.n	8002026 <HAL_RCC_OscConfig+0x66a>
        }
      }
    }
    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002046:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 800204a:	2b01      	cmp	r3, #1
 800204c:	d107      	bne.n	800205e <HAL_RCC_OscConfig+0x6a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800204e:	4b49      	ldr	r3, [pc, #292]	; (8002174 <HAL_RCC_OscConfig+0x7b8>)
 8002050:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002054:	4a47      	ldr	r2, [pc, #284]	; (8002174 <HAL_RCC_OscConfig+0x7b8>)
 8002056:	f023 0304 	bic.w	r3, r3, #4
 800205a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	f003 0304 	and.w	r3, r3, #4
 8002066:	2b00      	cmp	r3, #0
 8002068:	f000 8111 	beq.w	800228e <HAL_RCC_OscConfig+0x8d2>
  {
    FlagStatus pwrclkchanged = RESET;
 800206c:	2300      	movs	r3, #0
 800206e:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pRCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002072:	4b40      	ldr	r3, [pc, #256]	; (8002174 <HAL_RCC_OscConfig+0x7b8>)
 8002074:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002078:	f003 0304 	and.w	r3, r3, #4
 800207c:	2b00      	cmp	r3, #0
 800207e:	d111      	bne.n	80020a4 <HAL_RCC_OscConfig+0x6e8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002080:	4b3c      	ldr	r3, [pc, #240]	; (8002174 <HAL_RCC_OscConfig+0x7b8>)
 8002082:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002086:	4a3b      	ldr	r2, [pc, #236]	; (8002174 <HAL_RCC_OscConfig+0x7b8>)
 8002088:	f043 0304 	orr.w	r3, r3, #4
 800208c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
 8002090:	4b38      	ldr	r3, [pc, #224]	; (8002174 <HAL_RCC_OscConfig+0x7b8>)
 8002092:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002096:	f003 0304 	and.w	r3, r3, #4
 800209a:	613b      	str	r3, [r7, #16]
 800209c:	693b      	ldr	r3, [r7, #16]
      pwrclkchanged = SET;
 800209e:	2301      	movs	r3, #1
 80020a0:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80020a4:	4b34      	ldr	r3, [pc, #208]	; (8002178 <HAL_RCC_OscConfig+0x7bc>)
 80020a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020a8:	f003 0301 	and.w	r3, r3, #1
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d118      	bne.n	80020e2 <HAL_RCC_OscConfig+0x726>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 80020b0:	4b31      	ldr	r3, [pc, #196]	; (8002178 <HAL_RCC_OscConfig+0x7bc>)
 80020b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020b4:	4a30      	ldr	r2, [pc, #192]	; (8002178 <HAL_RCC_OscConfig+0x7bc>)
 80020b6:	f043 0301 	orr.w	r3, r3, #1
 80020ba:	6293      	str	r3, [r2, #40]	; 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80020bc:	f7ff f8be 	bl	800123c <HAL_GetTick>
 80020c0:	62b8      	str	r0, [r7, #40]	; 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80020c2:	e008      	b.n	80020d6 <HAL_RCC_OscConfig+0x71a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80020c4:	f7ff f8ba 	bl	800123c <HAL_GetTick>
 80020c8:	4602      	mov	r2, r0
 80020ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80020cc:	1ad3      	subs	r3, r2, r3
 80020ce:	2b02      	cmp	r3, #2
 80020d0:	d901      	bls.n	80020d6 <HAL_RCC_OscConfig+0x71a>
        {
          return HAL_TIMEOUT;
 80020d2:	2303      	movs	r3, #3
 80020d4:	e347      	b.n	8002766 <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80020d6:	4b28      	ldr	r3, [pc, #160]	; (8002178 <HAL_RCC_OscConfig+0x7bc>)
 80020d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020da:	f003 0301 	and.w	r3, r3, #1
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d0f0      	beq.n	80020c4 <HAL_RCC_OscConfig+0x708>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	689b      	ldr	r3, [r3, #8]
 80020e6:	f003 0301 	and.w	r3, r3, #1
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d01f      	beq.n	800212e <HAL_RCC_OscConfig+0x772>
    {
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	689b      	ldr	r3, [r3, #8]
 80020f2:	f003 0304 	and.w	r3, r3, #4
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d010      	beq.n	800211c <HAL_RCC_OscConfig+0x760>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80020fa:	4b1e      	ldr	r3, [pc, #120]	; (8002174 <HAL_RCC_OscConfig+0x7b8>)
 80020fc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8002100:	4a1c      	ldr	r2, [pc, #112]	; (8002174 <HAL_RCC_OscConfig+0x7b8>)
 8002102:	f043 0304 	orr.w	r3, r3, #4
 8002106:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800210a:	4b1a      	ldr	r3, [pc, #104]	; (8002174 <HAL_RCC_OscConfig+0x7b8>)
 800210c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8002110:	4a18      	ldr	r2, [pc, #96]	; (8002174 <HAL_RCC_OscConfig+0x7b8>)
 8002112:	f043 0301 	orr.w	r3, r3, #1
 8002116:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 800211a:	e018      	b.n	800214e <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800211c:	4b15      	ldr	r3, [pc, #84]	; (8002174 <HAL_RCC_OscConfig+0x7b8>)
 800211e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8002122:	4a14      	ldr	r2, [pc, #80]	; (8002174 <HAL_RCC_OscConfig+0x7b8>)
 8002124:	f043 0301 	orr.w	r3, r3, #1
 8002128:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 800212c:	e00f      	b.n	800214e <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800212e:	4b11      	ldr	r3, [pc, #68]	; (8002174 <HAL_RCC_OscConfig+0x7b8>)
 8002130:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8002134:	4a0f      	ldr	r2, [pc, #60]	; (8002174 <HAL_RCC_OscConfig+0x7b8>)
 8002136:	f023 0301 	bic.w	r3, r3, #1
 800213a:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800213e:	4b0d      	ldr	r3, [pc, #52]	; (8002174 <HAL_RCC_OscConfig+0x7b8>)
 8002140:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8002144:	4a0b      	ldr	r2, [pc, #44]	; (8002174 <HAL_RCC_OscConfig+0x7b8>)
 8002146:	f023 0304 	bic.w	r3, r3, #4
 800214a:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
    }

    /* Check the LSE State */
    if (pRCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	689b      	ldr	r3, [r3, #8]
 8002152:	2b00      	cmp	r3, #0
 8002154:	d057      	beq.n	8002206 <HAL_RCC_OscConfig+0x84a>
    {
      tickstart = HAL_GetTick();
 8002156:	f7ff f871 	bl	800123c <HAL_GetTick>
 800215a:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800215c:	e00e      	b.n	800217c <HAL_RCC_OscConfig+0x7c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800215e:	f7ff f86d 	bl	800123c <HAL_GetTick>
 8002162:	4602      	mov	r2, r0
 8002164:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002166:	1ad3      	subs	r3, r2, r3
 8002168:	f241 3288 	movw	r2, #5000	; 0x1388
 800216c:	4293      	cmp	r3, r2
 800216e:	d905      	bls.n	800217c <HAL_RCC_OscConfig+0x7c0>
        {
          return HAL_TIMEOUT;
 8002170:	2303      	movs	r3, #3
 8002172:	e2f8      	b.n	8002766 <HAL_RCC_OscConfig+0xdaa>
 8002174:	46020c00 	.word	0x46020c00
 8002178:	46020800 	.word	0x46020800
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800217c:	4b9c      	ldr	r3, [pc, #624]	; (80023f0 <HAL_RCC_OscConfig+0xa34>)
 800217e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8002182:	f003 0302 	and.w	r3, r3, #2
 8002186:	2b00      	cmp	r3, #0
 8002188:	d0e9      	beq.n	800215e <HAL_RCC_OscConfig+0x7a2>
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	689b      	ldr	r3, [r3, #8]
 800218e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002192:	2b00      	cmp	r3, #0
 8002194:	d01b      	beq.n	80021ce <HAL_RCC_OscConfig+0x812>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8002196:	4b96      	ldr	r3, [pc, #600]	; (80023f0 <HAL_RCC_OscConfig+0xa34>)
 8002198:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800219c:	4a94      	ldr	r2, [pc, #592]	; (80023f0 <HAL_RCC_OscConfig+0xa34>)
 800219e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80021a2:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 80021a6:	e00a      	b.n	80021be <HAL_RCC_OscConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80021a8:	f7ff f848 	bl	800123c <HAL_GetTick>
 80021ac:	4602      	mov	r2, r0
 80021ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80021b0:	1ad3      	subs	r3, r2, r3
 80021b2:	f241 3288 	movw	r2, #5000	; 0x1388
 80021b6:	4293      	cmp	r3, r2
 80021b8:	d901      	bls.n	80021be <HAL_RCC_OscConfig+0x802>
          {
            return HAL_TIMEOUT;
 80021ba:	2303      	movs	r3, #3
 80021bc:	e2d3      	b.n	8002766 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 80021be:	4b8c      	ldr	r3, [pc, #560]	; (80023f0 <HAL_RCC_OscConfig+0xa34>)
 80021c0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80021c4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d0ed      	beq.n	80021a8 <HAL_RCC_OscConfig+0x7ec>
 80021cc:	e053      	b.n	8002276 <HAL_RCC_OscConfig+0x8ba>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80021ce:	4b88      	ldr	r3, [pc, #544]	; (80023f0 <HAL_RCC_OscConfig+0xa34>)
 80021d0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80021d4:	4a86      	ldr	r2, [pc, #536]	; (80023f0 <HAL_RCC_OscConfig+0xa34>)
 80021d6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80021da:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80021de:	e00a      	b.n	80021f6 <HAL_RCC_OscConfig+0x83a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80021e0:	f7ff f82c 	bl	800123c <HAL_GetTick>
 80021e4:	4602      	mov	r2, r0
 80021e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80021e8:	1ad3      	subs	r3, r2, r3
 80021ea:	f241 3288 	movw	r2, #5000	; 0x1388
 80021ee:	4293      	cmp	r3, r2
 80021f0:	d901      	bls.n	80021f6 <HAL_RCC_OscConfig+0x83a>
          {
            return HAL_TIMEOUT;
 80021f2:	2303      	movs	r3, #3
 80021f4:	e2b7      	b.n	8002766 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80021f6:	4b7e      	ldr	r3, [pc, #504]	; (80023f0 <HAL_RCC_OscConfig+0xa34>)
 80021f8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80021fc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002200:	2b00      	cmp	r3, #0
 8002202:	d1ed      	bne.n	80021e0 <HAL_RCC_OscConfig+0x824>
 8002204:	e037      	b.n	8002276 <HAL_RCC_OscConfig+0x8ba>
        }
      }
    }
    else
    {
      tickstart = HAL_GetTick();
 8002206:	f7ff f819 	bl	800123c <HAL_GetTick>
 800220a:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800220c:	e00a      	b.n	8002224 <HAL_RCC_OscConfig+0x868>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800220e:	f7ff f815 	bl	800123c <HAL_GetTick>
 8002212:	4602      	mov	r2, r0
 8002214:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002216:	1ad3      	subs	r3, r2, r3
 8002218:	f241 3288 	movw	r2, #5000	; 0x1388
 800221c:	4293      	cmp	r3, r2
 800221e:	d901      	bls.n	8002224 <HAL_RCC_OscConfig+0x868>
        {
          return HAL_TIMEOUT;
 8002220:	2303      	movs	r3, #3
 8002222:	e2a0      	b.n	8002766 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002224:	4b72      	ldr	r3, [pc, #456]	; (80023f0 <HAL_RCC_OscConfig+0xa34>)
 8002226:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800222a:	f003 0302 	and.w	r3, r3, #2
 800222e:	2b00      	cmp	r3, #0
 8002230:	d1ed      	bne.n	800220e <HAL_RCC_OscConfig+0x852>
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 8002232:	4b6f      	ldr	r3, [pc, #444]	; (80023f0 <HAL_RCC_OscConfig+0xa34>)
 8002234:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8002238:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800223c:	2b00      	cmp	r3, #0
 800223e:	d01a      	beq.n	8002276 <HAL_RCC_OscConfig+0x8ba>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8002240:	4b6b      	ldr	r3, [pc, #428]	; (80023f0 <HAL_RCC_OscConfig+0xa34>)
 8002242:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8002246:	4a6a      	ldr	r2, [pc, #424]	; (80023f0 <HAL_RCC_OscConfig+0xa34>)
 8002248:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800224c:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8002250:	e00a      	b.n	8002268 <HAL_RCC_OscConfig+0x8ac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002252:	f7fe fff3 	bl	800123c <HAL_GetTick>
 8002256:	4602      	mov	r2, r0
 8002258:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800225a:	1ad3      	subs	r3, r2, r3
 800225c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002260:	4293      	cmp	r3, r2
 8002262:	d901      	bls.n	8002268 <HAL_RCC_OscConfig+0x8ac>
          {
            return HAL_TIMEOUT;
 8002264:	2303      	movs	r3, #3
 8002266:	e27e      	b.n	8002766 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8002268:	4b61      	ldr	r3, [pc, #388]	; (80023f0 <HAL_RCC_OscConfig+0xa34>)
 800226a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800226e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002272:	2b00      	cmp	r3, #0
 8002274:	d1ed      	bne.n	8002252 <HAL_RCC_OscConfig+0x896>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002276:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 800227a:	2b01      	cmp	r3, #1
 800227c:	d107      	bne.n	800228e <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800227e:	4b5c      	ldr	r3, [pc, #368]	; (80023f0 <HAL_RCC_OscConfig+0xa34>)
 8002280:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002284:	4a5a      	ldr	r2, [pc, #360]	; (80023f0 <HAL_RCC_OscConfig+0xa34>)
 8002286:	f023 0304 	bic.w	r3, r3, #4
 800228a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
    }
  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	f003 0320 	and.w	r3, r3, #32
 8002296:	2b00      	cmp	r3, #0
 8002298:	d036      	beq.n	8002308 <HAL_RCC_OscConfig+0x94c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pRCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pRCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d019      	beq.n	80022d6 <HAL_RCC_OscConfig+0x91a>
    {
      /* Enable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_ENABLE();
 80022a2:	4b53      	ldr	r3, [pc, #332]	; (80023f0 <HAL_RCC_OscConfig+0xa34>)
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	4a52      	ldr	r2, [pc, #328]	; (80023f0 <HAL_RCC_OscConfig+0xa34>)
 80022a8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80022ac:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80022ae:	f7fe ffc5 	bl	800123c <HAL_GetTick>
 80022b2:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 80022b4:	e008      	b.n	80022c8 <HAL_RCC_OscConfig+0x90c>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80022b6:	f7fe ffc1 	bl	800123c <HAL_GetTick>
 80022ba:	4602      	mov	r2, r0
 80022bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80022be:	1ad3      	subs	r3, r2, r3
 80022c0:	2b02      	cmp	r3, #2
 80022c2:	d901      	bls.n	80022c8 <HAL_RCC_OscConfig+0x90c>
        {
          return HAL_TIMEOUT;
 80022c4:	2303      	movs	r3, #3
 80022c6:	e24e      	b.n	8002766 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 80022c8:	4b49      	ldr	r3, [pc, #292]	; (80023f0 <HAL_RCC_OscConfig+0xa34>)
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d0f0      	beq.n	80022b6 <HAL_RCC_OscConfig+0x8fa>
 80022d4:	e018      	b.n	8002308 <HAL_RCC_OscConfig+0x94c>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_DISABLE();
 80022d6:	4b46      	ldr	r3, [pc, #280]	; (80023f0 <HAL_RCC_OscConfig+0xa34>)
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	4a45      	ldr	r2, [pc, #276]	; (80023f0 <HAL_RCC_OscConfig+0xa34>)
 80022dc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80022e0:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80022e2:	f7fe ffab 	bl	800123c <HAL_GetTick>
 80022e6:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 80022e8:	e008      	b.n	80022fc <HAL_RCC_OscConfig+0x940>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80022ea:	f7fe ffa7 	bl	800123c <HAL_GetTick>
 80022ee:	4602      	mov	r2, r0
 80022f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80022f2:	1ad3      	subs	r3, r2, r3
 80022f4:	2b02      	cmp	r3, #2
 80022f6:	d901      	bls.n	80022fc <HAL_RCC_OscConfig+0x940>
        {
          return HAL_TIMEOUT;
 80022f8:	2303      	movs	r3, #3
 80022fa:	e234      	b.n	8002766 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 80022fc:	4b3c      	ldr	r3, [pc, #240]	; (80023f0 <HAL_RCC_OscConfig+0xa34>)
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002304:	2b00      	cmp	r3, #0
 8002306:	d1f0      	bne.n	80022ea <HAL_RCC_OscConfig+0x92e>
      }
    }
  }

  /*------------------------------ SHSI Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_SHSI) == RCC_OSCILLATORTYPE_SHSI)
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002310:	2b00      	cmp	r3, #0
 8002312:	d036      	beq.n	8002382 <HAL_RCC_OscConfig+0x9c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SHSI(pRCC_OscInitStruct->SHSIState));

    /* Check the SHSI State */
    if (pRCC_OscInitStruct->SHSIState != RCC_SHSI_OFF)
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002318:	2b00      	cmp	r3, #0
 800231a:	d019      	beq.n	8002350 <HAL_RCC_OscConfig+0x994>
    {
      /* Enable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_ENABLE();
 800231c:	4b34      	ldr	r3, [pc, #208]	; (80023f0 <HAL_RCC_OscConfig+0xa34>)
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	4a33      	ldr	r2, [pc, #204]	; (80023f0 <HAL_RCC_OscConfig+0xa34>)
 8002322:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002326:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8002328:	f7fe ff88 	bl	800123c <HAL_GetTick>
 800232c:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till SHSI is ready */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 800232e:	e008      	b.n	8002342 <HAL_RCC_OscConfig+0x986>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 8002330:	f7fe ff84 	bl	800123c <HAL_GetTick>
 8002334:	4602      	mov	r2, r0
 8002336:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002338:	1ad3      	subs	r3, r2, r3
 800233a:	2b02      	cmp	r3, #2
 800233c:	d901      	bls.n	8002342 <HAL_RCC_OscConfig+0x986>
        {
          return HAL_TIMEOUT;
 800233e:	2303      	movs	r3, #3
 8002340:	e211      	b.n	8002766 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 8002342:	4b2b      	ldr	r3, [pc, #172]	; (80023f0 <HAL_RCC_OscConfig+0xa34>)
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800234a:	2b00      	cmp	r3, #0
 800234c:	d0f0      	beq.n	8002330 <HAL_RCC_OscConfig+0x974>
 800234e:	e018      	b.n	8002382 <HAL_RCC_OscConfig+0x9c6>
      }
    }
    else
    {
      /* Disable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_DISABLE();
 8002350:	4b27      	ldr	r3, [pc, #156]	; (80023f0 <HAL_RCC_OscConfig+0xa34>)
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	4a26      	ldr	r2, [pc, #152]	; (80023f0 <HAL_RCC_OscConfig+0xa34>)
 8002356:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800235a:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 800235c:	f7fe ff6e 	bl	800123c <HAL_GetTick>
 8002360:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till SHSI is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 8002362:	e008      	b.n	8002376 <HAL_RCC_OscConfig+0x9ba>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 8002364:	f7fe ff6a 	bl	800123c <HAL_GetTick>
 8002368:	4602      	mov	r2, r0
 800236a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800236c:	1ad3      	subs	r3, r2, r3
 800236e:	2b02      	cmp	r3, #2
 8002370:	d901      	bls.n	8002376 <HAL_RCC_OscConfig+0x9ba>
        {
          return HAL_TIMEOUT;
 8002372:	2303      	movs	r3, #3
 8002374:	e1f7      	b.n	8002766 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 8002376:	4b1e      	ldr	r3, [pc, #120]	; (80023f0 <HAL_RCC_OscConfig+0xa34>)
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800237e:	2b00      	cmp	r3, #0
 8002380:	d1f0      	bne.n	8002364 <HAL_RCC_OscConfig+0x9a8>
        }
      }
    }
  }
  /*------------------------------ MSIK Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSIK) == RCC_OSCILLATORTYPE_MSIK)
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800238a:	2b00      	cmp	r3, #0
 800238c:	d07f      	beq.n	800248e <HAL_RCC_OscConfig+0xad2>
    assert_param(IS_RCC_MSIK(pRCC_OscInitStruct->MSIKState));
    assert_param(IS_RCC_MSIK_CLOCK_RANGE(pRCC_OscInitStruct->MSIKClockRange));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));

    /* Check the MSIK State */
    if (pRCC_OscInitStruct->MSIKState != RCC_MSIK_OFF)
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002392:	2b00      	cmp	r3, #0
 8002394:	d062      	beq.n	800245c <HAL_RCC_OscConfig+0xaa0>
    {

      /* Selects the Multiple Speed of kernel high speed oscillator (MSIK) clock range .*/
      __HAL_RCC_MSIK_RANGE_CONFIG(pRCC_OscInitStruct->MSIKClockRange);
 8002396:	4b16      	ldr	r3, [pc, #88]	; (80023f0 <HAL_RCC_OscConfig+0xa34>)
 8002398:	689b      	ldr	r3, [r3, #8]
 800239a:	4a15      	ldr	r2, [pc, #84]	; (80023f0 <HAL_RCC_OscConfig+0xa34>)
 800239c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80023a0:	6093      	str	r3, [r2, #8]
 80023a2:	4b13      	ldr	r3, [pc, #76]	; (80023f0 <HAL_RCC_OscConfig+0xa34>)
 80023a4:	689b      	ldr	r3, [r3, #8]
 80023a6:	f023 6270 	bic.w	r2, r3, #251658240	; 0xf000000
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023ae:	4910      	ldr	r1, [pc, #64]	; (80023f0 <HAL_RCC_OscConfig+0xa34>)
 80023b0:	4313      	orrs	r3, r2
 80023b2:	608b      	str	r3, [r1, #8]
      /* Adjusts the Multiple Speed of kernel high speed oscillator (MSIK) calibration value.*/
      __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023b8:	f1b3 4f40 	cmp.w	r3, #3221225472	; 0xc0000000
 80023bc:	d309      	bcc.n	80023d2 <HAL_RCC_OscConfig+0xa16>
 80023be:	4b0c      	ldr	r3, [pc, #48]	; (80023f0 <HAL_RCC_OscConfig+0xa34>)
 80023c0:	68db      	ldr	r3, [r3, #12]
 80023c2:	f023 021f 	bic.w	r2, r3, #31
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	6a1b      	ldr	r3, [r3, #32]
 80023ca:	4909      	ldr	r1, [pc, #36]	; (80023f0 <HAL_RCC_OscConfig+0xa34>)
 80023cc:	4313      	orrs	r3, r2
 80023ce:	60cb      	str	r3, [r1, #12]
 80023d0:	e02a      	b.n	8002428 <HAL_RCC_OscConfig+0xa6c>
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	da0c      	bge.n	80023f4 <HAL_RCC_OscConfig+0xa38>
 80023da:	4b05      	ldr	r3, [pc, #20]	; (80023f0 <HAL_RCC_OscConfig+0xa34>)
 80023dc:	68db      	ldr	r3, [r3, #12]
 80023de:	f423 7278 	bic.w	r2, r3, #992	; 0x3e0
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	6a1b      	ldr	r3, [r3, #32]
 80023e6:	015b      	lsls	r3, r3, #5
 80023e8:	4901      	ldr	r1, [pc, #4]	; (80023f0 <HAL_RCC_OscConfig+0xa34>)
 80023ea:	4313      	orrs	r3, r2
 80023ec:	60cb      	str	r3, [r1, #12]
 80023ee:	e01b      	b.n	8002428 <HAL_RCC_OscConfig+0xa6c>
 80023f0:	46020c00 	.word	0x46020c00
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023f8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80023fc:	d30a      	bcc.n	8002414 <HAL_RCC_OscConfig+0xa58>
 80023fe:	4ba1      	ldr	r3, [pc, #644]	; (8002684 <HAL_RCC_OscConfig+0xcc8>)
 8002400:	68db      	ldr	r3, [r3, #12]
 8002402:	f423 42f8 	bic.w	r2, r3, #31744	; 0x7c00
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	6a1b      	ldr	r3, [r3, #32]
 800240a:	029b      	lsls	r3, r3, #10
 800240c:	499d      	ldr	r1, [pc, #628]	; (8002684 <HAL_RCC_OscConfig+0xcc8>)
 800240e:	4313      	orrs	r3, r2
 8002410:	60cb      	str	r3, [r1, #12]
 8002412:	e009      	b.n	8002428 <HAL_RCC_OscConfig+0xa6c>
 8002414:	4b9b      	ldr	r3, [pc, #620]	; (8002684 <HAL_RCC_OscConfig+0xcc8>)
 8002416:	68db      	ldr	r3, [r3, #12]
 8002418:	f423 2278 	bic.w	r2, r3, #1015808	; 0xf8000
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	6a1b      	ldr	r3, [r3, #32]
 8002420:	03db      	lsls	r3, r3, #15
 8002422:	4998      	ldr	r1, [pc, #608]	; (8002684 <HAL_RCC_OscConfig+0xcc8>)
 8002424:	4313      	orrs	r3, r2
 8002426:	60cb      	str	r3, [r1, #12]
                                            (pRCC_OscInitStruct->MSIClockRange));

      /* Enable the Internal kernel High Speed oscillator (MSIK) */
      __HAL_RCC_MSIK_ENABLE();
 8002428:	4b96      	ldr	r3, [pc, #600]	; (8002684 <HAL_RCC_OscConfig+0xcc8>)
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	4a95      	ldr	r2, [pc, #596]	; (8002684 <HAL_RCC_OscConfig+0xcc8>)
 800242e:	f043 0310 	orr.w	r3, r3, #16
 8002432:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8002434:	f7fe ff02 	bl	800123c <HAL_GetTick>
 8002438:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till MSIK is ready */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 800243a:	e008      	b.n	800244e <HAL_RCC_OscConfig+0xa92>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 800243c:	f7fe fefe 	bl	800123c <HAL_GetTick>
 8002440:	4602      	mov	r2, r0
 8002442:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002444:	1ad3      	subs	r3, r2, r3
 8002446:	2b02      	cmp	r3, #2
 8002448:	d901      	bls.n	800244e <HAL_RCC_OscConfig+0xa92>
        {
          return HAL_TIMEOUT;
 800244a:	2303      	movs	r3, #3
 800244c:	e18b      	b.n	8002766 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 800244e:	4b8d      	ldr	r3, [pc, #564]	; (8002684 <HAL_RCC_OscConfig+0xcc8>)
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	f003 0320 	and.w	r3, r3, #32
 8002456:	2b00      	cmp	r3, #0
 8002458:	d0f0      	beq.n	800243c <HAL_RCC_OscConfig+0xa80>
 800245a:	e018      	b.n	800248e <HAL_RCC_OscConfig+0xad2>
      }
    }
    else
    {
      /* Disable the Internal High Speed Kernel oscillator (MSIK) */
      __HAL_RCC_MSIK_DISABLE();
 800245c:	4b89      	ldr	r3, [pc, #548]	; (8002684 <HAL_RCC_OscConfig+0xcc8>)
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	4a88      	ldr	r2, [pc, #544]	; (8002684 <HAL_RCC_OscConfig+0xcc8>)
 8002462:	f023 0310 	bic.w	r3, r3, #16
 8002466:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8002468:	f7fe fee8 	bl	800123c <HAL_GetTick>
 800246c:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till MSIK is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 800246e:	e008      	b.n	8002482 <HAL_RCC_OscConfig+0xac6>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 8002470:	f7fe fee4 	bl	800123c <HAL_GetTick>
 8002474:	4602      	mov	r2, r0
 8002476:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002478:	1ad3      	subs	r3, r2, r3
 800247a:	2b02      	cmp	r3, #2
 800247c:	d901      	bls.n	8002482 <HAL_RCC_OscConfig+0xac6>
        {
          return HAL_TIMEOUT;
 800247e:	2303      	movs	r3, #3
 8002480:	e171      	b.n	8002766 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 8002482:	4b80      	ldr	r3, [pc, #512]	; (8002684 <HAL_RCC_OscConfig+0xcc8>)
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	f003 0320 	and.w	r3, r3, #32
 800248a:	2b00      	cmp	r3, #0
 800248c:	d1f0      	bne.n	8002470 <HAL_RCC_OscConfig+0xab4>
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pRCC_OscInitStruct->PLL.PLLState));

  if ((pRCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002492:	2b00      	cmp	r3, #0
 8002494:	f000 8166 	beq.w	8002764 <HAL_RCC_OscConfig+0xda8>
  {
    FlagStatus  pwrclkchanged = RESET;
 8002498:	2300      	movs	r3, #0
 800249a:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34

    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800249e:	4b79      	ldr	r3, [pc, #484]	; (8002684 <HAL_RCC_OscConfig+0xcc8>)
 80024a0:	69db      	ldr	r3, [r3, #28]
 80024a2:	f003 030c 	and.w	r3, r3, #12
 80024a6:	2b0c      	cmp	r3, #12
 80024a8:	f000 80f2 	beq.w	8002690 <HAL_RCC_OscConfig+0xcd4>
    {
      if ((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80024b0:	2b02      	cmp	r3, #2
 80024b2:	f040 80c5 	bne.w	8002640 <HAL_RCC_OscConfig+0xc84>
        assert_param(IS_RCC_PLLP_VALUE(pRCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(pRCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(pRCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 80024b6:	4b73      	ldr	r3, [pc, #460]	; (8002684 <HAL_RCC_OscConfig+0xcc8>)
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	4a72      	ldr	r2, [pc, #456]	; (8002684 <HAL_RCC_OscConfig+0xcc8>)
 80024bc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80024c0:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80024c2:	f7fe febb 	bl	800123c <HAL_GetTick>
 80024c6:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80024c8:	e008      	b.n	80024dc <HAL_RCC_OscConfig+0xb20>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80024ca:	f7fe feb7 	bl	800123c <HAL_GetTick>
 80024ce:	4602      	mov	r2, r0
 80024d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024d2:	1ad3      	subs	r3, r2, r3
 80024d4:	2b02      	cmp	r3, #2
 80024d6:	d901      	bls.n	80024dc <HAL_RCC_OscConfig+0xb20>
          {
            return HAL_TIMEOUT;
 80024d8:	2303      	movs	r3, #3
 80024da:	e144      	b.n	8002766 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80024dc:	4b69      	ldr	r3, [pc, #420]	; (8002684 <HAL_RCC_OscConfig+0xcc8>)
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d1f0      	bne.n	80024ca <HAL_RCC_OscConfig+0xb0e>
          }
        }

        /* Requires to enable write access to Backup Domain of necessary */
        if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80024e8:	4b66      	ldr	r3, [pc, #408]	; (8002684 <HAL_RCC_OscConfig+0xcc8>)
 80024ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80024ee:	f003 0304 	and.w	r3, r3, #4
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d111      	bne.n	800251a <HAL_RCC_OscConfig+0xb5e>
        {
          __HAL_RCC_PWR_CLK_ENABLE();
 80024f6:	4b63      	ldr	r3, [pc, #396]	; (8002684 <HAL_RCC_OscConfig+0xcc8>)
 80024f8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80024fc:	4a61      	ldr	r2, [pc, #388]	; (8002684 <HAL_RCC_OscConfig+0xcc8>)
 80024fe:	f043 0304 	orr.w	r3, r3, #4
 8002502:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
 8002506:	4b5f      	ldr	r3, [pc, #380]	; (8002684 <HAL_RCC_OscConfig+0xcc8>)
 8002508:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800250c:	f003 0304 	and.w	r3, r3, #4
 8002510:	60fb      	str	r3, [r7, #12]
 8002512:	68fb      	ldr	r3, [r7, #12]
          pwrclkchanged = SET;
 8002514:	2301      	movs	r3, #1
 8002516:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
        }

        /*Disable EPOD to configure PLL1MBOOST*/
        if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) == PWR_VOSR_BOOSTEN)
 800251a:	4b5b      	ldr	r3, [pc, #364]	; (8002688 <HAL_RCC_OscConfig+0xccc>)
 800251c:	68db      	ldr	r3, [r3, #12]
 800251e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002522:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002526:	d102      	bne.n	800252e <HAL_RCC_OscConfig+0xb72>
        {
          pwrboosten = SET;
 8002528:	2301      	movs	r3, #1
 800252a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
        }
        CLEAR_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 800252e:	4b56      	ldr	r3, [pc, #344]	; (8002688 <HAL_RCC_OscConfig+0xccc>)
 8002530:	68db      	ldr	r3, [r3, #12]
 8002532:	4a55      	ldr	r2, [pc, #340]	; (8002688 <HAL_RCC_OscConfig+0xccc>)
 8002534:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002538:	60d3      	str	r3, [r2, #12]

        /* Configure the main PLL clock source, multiplication and division factors */
        __HAL_RCC_PLL_CONFIG(pRCC_OscInitStruct->PLL.PLLSource,
 800253a:	4b52      	ldr	r3, [pc, #328]	; (8002684 <HAL_RCC_OscConfig+0xcc8>)
 800253c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800253e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002542:	f023 0303 	bic.w	r3, r3, #3
 8002546:	687a      	ldr	r2, [r7, #4]
 8002548:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 800254a:	687a      	ldr	r2, [r7, #4]
 800254c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800254e:	3a01      	subs	r2, #1
 8002550:	0212      	lsls	r2, r2, #8
 8002552:	4311      	orrs	r1, r2
 8002554:	687a      	ldr	r2, [r7, #4]
 8002556:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8002558:	430a      	orrs	r2, r1
 800255a:	494a      	ldr	r1, [pc, #296]	; (8002684 <HAL_RCC_OscConfig+0xcc8>)
 800255c:	4313      	orrs	r3, r2
 800255e:	628b      	str	r3, [r1, #40]	; 0x28
 8002560:	4b48      	ldr	r3, [pc, #288]	; (8002684 <HAL_RCC_OscConfig+0xcc8>)
 8002562:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002564:	4b49      	ldr	r3, [pc, #292]	; (800268c <HAL_RCC_OscConfig+0xcd0>)
 8002566:	4013      	ands	r3, r2
 8002568:	687a      	ldr	r2, [r7, #4]
 800256a:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800256c:	3a01      	subs	r2, #1
 800256e:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8002572:	687a      	ldr	r2, [r7, #4]
 8002574:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8002576:	3a01      	subs	r2, #1
 8002578:	0252      	lsls	r2, r2, #9
 800257a:	b292      	uxth	r2, r2
 800257c:	4311      	orrs	r1, r2
 800257e:	687a      	ldr	r2, [r7, #4]
 8002580:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8002582:	3a01      	subs	r2, #1
 8002584:	0412      	lsls	r2, r2, #16
 8002586:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
 800258a:	4311      	orrs	r1, r2
 800258c:	687a      	ldr	r2, [r7, #4]
 800258e:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8002590:	3a01      	subs	r2, #1
 8002592:	0612      	lsls	r2, r2, #24
 8002594:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 8002598:	430a      	orrs	r2, r1
 800259a:	493a      	ldr	r1, [pc, #232]	; (8002684 <HAL_RCC_OscConfig+0xcc8>)
 800259c:	4313      	orrs	r3, r2
 800259e:	634b      	str	r3, [r1, #52]	; 0x34
                             pRCC_OscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_DISABLE();
 80025a0:	4b38      	ldr	r3, [pc, #224]	; (8002684 <HAL_RCC_OscConfig+0xcc8>)
 80025a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025a4:	4a37      	ldr	r2, [pc, #220]	; (8002684 <HAL_RCC_OscConfig+0xcc8>)
 80025a6:	f023 0310 	bic.w	r3, r3, #16
 80025aa:	6293      	str	r3, [r2, #40]	; 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80025b0:	4a34      	ldr	r2, [pc, #208]	; (8002684 <HAL_RCC_OscConfig+0xcc8>)
 80025b2:	00db      	lsls	r3, r3, #3
 80025b4:	6393      	str	r3, [r2, #56]	; 0x38

        /* Enable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_ENABLE();
 80025b6:	4b33      	ldr	r3, [pc, #204]	; (8002684 <HAL_RCC_OscConfig+0xcc8>)
 80025b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025ba:	4a32      	ldr	r2, [pc, #200]	; (8002684 <HAL_RCC_OscConfig+0xcc8>)
 80025bc:	f043 0310 	orr.w	r3, r3, #16
 80025c0:	6293      	str	r3, [r2, #40]	; 0x28

        assert_param(IS_RCC_PLLRGE_VALUE(pRCC_OscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(pRCC_OscInitStruct->PLL.PLLRGE);
 80025c2:	4b30      	ldr	r3, [pc, #192]	; (8002684 <HAL_RCC_OscConfig+0xcc8>)
 80025c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025c6:	f023 020c 	bic.w	r2, r3, #12
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80025ce:	492d      	ldr	r1, [pc, #180]	; (8002684 <HAL_RCC_OscConfig+0xcc8>)
 80025d0:	4313      	orrs	r3, r2
 80025d2:	628b      	str	r3, [r1, #40]	; 0x28

        if (pwrboosten == SET)
 80025d4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80025d8:	2b01      	cmp	r3, #1
 80025da:	d105      	bne.n	80025e8 <HAL_RCC_OscConfig+0xc2c>
        {
          /* Enable the EPOD to reach max frequency */
          SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 80025dc:	4b2a      	ldr	r3, [pc, #168]	; (8002688 <HAL_RCC_OscConfig+0xccc>)
 80025de:	68db      	ldr	r3, [r3, #12]
 80025e0:	4a29      	ldr	r2, [pc, #164]	; (8002688 <HAL_RCC_OscConfig+0xccc>)
 80025e2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80025e6:	60d3      	str	r3, [r2, #12]
        }

        /* Restore clock configuration if changed */
        if (pwrclkchanged == SET)
 80025e8:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 80025ec:	2b01      	cmp	r3, #1
 80025ee:	d107      	bne.n	8002600 <HAL_RCC_OscConfig+0xc44>
        {
          __HAL_RCC_PWR_CLK_DISABLE();
 80025f0:	4b24      	ldr	r3, [pc, #144]	; (8002684 <HAL_RCC_OscConfig+0xcc8>)
 80025f2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80025f6:	4a23      	ldr	r2, [pc, #140]	; (8002684 <HAL_RCC_OscConfig+0xcc8>)
 80025f8:	f023 0304 	bic.w	r3, r3, #4
 80025fc:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
        }

        /* Enable PLL System Clock output */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8002600:	4b20      	ldr	r3, [pc, #128]	; (8002684 <HAL_RCC_OscConfig+0xcc8>)
 8002602:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002604:	4a1f      	ldr	r2, [pc, #124]	; (8002684 <HAL_RCC_OscConfig+0xcc8>)
 8002606:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800260a:	6293      	str	r3, [r2, #40]	; 0x28

        /* Enable the main PLL */
        __HAL_RCC_PLL_ENABLE();
 800260c:	4b1d      	ldr	r3, [pc, #116]	; (8002684 <HAL_RCC_OscConfig+0xcc8>)
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	4a1c      	ldr	r2, [pc, #112]	; (8002684 <HAL_RCC_OscConfig+0xcc8>)
 8002612:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002616:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8002618:	f7fe fe10 	bl	800123c <HAL_GetTick>
 800261c:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 800261e:	e008      	b.n	8002632 <HAL_RCC_OscConfig+0xc76>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002620:	f7fe fe0c 	bl	800123c <HAL_GetTick>
 8002624:	4602      	mov	r2, r0
 8002626:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002628:	1ad3      	subs	r3, r2, r3
 800262a:	2b02      	cmp	r3, #2
 800262c:	d901      	bls.n	8002632 <HAL_RCC_OscConfig+0xc76>
          {
            return HAL_TIMEOUT;
 800262e:	2303      	movs	r3, #3
 8002630:	e099      	b.n	8002766 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8002632:	4b14      	ldr	r3, [pc, #80]	; (8002684 <HAL_RCC_OscConfig+0xcc8>)
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800263a:	2b00      	cmp	r3, #0
 800263c:	d0f0      	beq.n	8002620 <HAL_RCC_OscConfig+0xc64>
 800263e:	e091      	b.n	8002764 <HAL_RCC_OscConfig+0xda8>
        }
      }
      else
      {
        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 8002640:	4b10      	ldr	r3, [pc, #64]	; (8002684 <HAL_RCC_OscConfig+0xcc8>)
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	4a0f      	ldr	r2, [pc, #60]	; (8002684 <HAL_RCC_OscConfig+0xcc8>)
 8002646:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800264a:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 800264c:	f7fe fdf6 	bl	800123c <HAL_GetTick>
 8002650:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8002652:	e008      	b.n	8002666 <HAL_RCC_OscConfig+0xcaa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002654:	f7fe fdf2 	bl	800123c <HAL_GetTick>
 8002658:	4602      	mov	r2, r0
 800265a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800265c:	1ad3      	subs	r3, r2, r3
 800265e:	2b02      	cmp	r3, #2
 8002660:	d901      	bls.n	8002666 <HAL_RCC_OscConfig+0xcaa>
          {
            return HAL_TIMEOUT;
 8002662:	2303      	movs	r3, #3
 8002664:	e07f      	b.n	8002766 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8002666:	4b07      	ldr	r3, [pc, #28]	; (8002684 <HAL_RCC_OscConfig+0xcc8>)
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800266e:	2b00      	cmp	r3, #0
 8002670:	d1f0      	bne.n	8002654 <HAL_RCC_OscConfig+0xc98>
          }
        }

        /* Unselect main PLL clock source and disable main PLL outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8002672:	4b04      	ldr	r3, [pc, #16]	; (8002684 <HAL_RCC_OscConfig+0xcc8>)
 8002674:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002676:	4a03      	ldr	r2, [pc, #12]	; (8002684 <HAL_RCC_OscConfig+0xcc8>)
 8002678:	f423 23e0 	bic.w	r3, r3, #458752	; 0x70000
 800267c:	f023 0303 	bic.w	r3, r3, #3
 8002680:	6293      	str	r3, [r2, #40]	; 0x28
 8002682:	e06f      	b.n	8002764 <HAL_RCC_OscConfig+0xda8>
 8002684:	46020c00 	.word	0x46020c00
 8002688:	46020800 	.word	0x46020800
 800268c:	80800000 	.word	0x80800000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 8002690:	4b37      	ldr	r3, [pc, #220]	; (8002770 <HAL_RCC_OscConfig+0xdb4>)
 8002692:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002694:	61fb      	str	r3, [r7, #28]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8002696:	4b36      	ldr	r3, [pc, #216]	; (8002770 <HAL_RCC_OscConfig+0xdb4>)
 8002698:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800269a:	61bb      	str	r3, [r7, #24]
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80026a0:	2b01      	cmp	r3, #1
 80026a2:	d039      	beq.n	8002718 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 80026a4:	69fb      	ldr	r3, [r7, #28]
 80026a6:	f003 0203 	and.w	r2, r3, #3
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80026ae:	429a      	cmp	r2, r3
 80026b0:	d132      	bne.n	8002718 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 80026b2:	69fb      	ldr	r3, [r7, #28]
 80026b4:	0a1b      	lsrs	r3, r3, #8
 80026b6:	f003 020f 	and.w	r2, r3, #15
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026be:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 80026c0:	429a      	cmp	r2, r3
 80026c2:	d129      	bne.n	8002718 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 80026c4:	69fb      	ldr	r3, [r7, #28]
 80026c6:	f403 4270 	and.w	r2, r3, #61440	; 0xf000
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 80026ce:	429a      	cmp	r2, r3
 80026d0:	d122      	bne.n	8002718 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80026d2:	69bb      	ldr	r3, [r7, #24]
 80026d4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80026dc:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 80026de:	429a      	cmp	r2, r3
 80026e0:	d11a      	bne.n	8002718 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 80026e2:	69bb      	ldr	r3, [r7, #24]
 80026e4:	0a5b      	lsrs	r3, r3, #9
 80026e6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026ee:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80026f0:	429a      	cmp	r2, r3
 80026f2:	d111      	bne.n	8002718 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 80026f4:	69bb      	ldr	r3, [r7, #24]
 80026f6:	0c1b      	lsrs	r3, r3, #16
 80026f8:	f003 027f 	and.w	r2, r3, #127	; 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002700:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002702:	429a      	cmp	r2, r3
 8002704:	d108      	bne.n	8002718 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8002706:	69bb      	ldr	r3, [r7, #24]
 8002708:	0e1b      	lsrs	r3, r3, #24
 800270a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pRCC_OscInitStruct->PLL.PLLR - 1U)))
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002712:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002714:	429a      	cmp	r2, r3
 8002716:	d001      	beq.n	800271c <HAL_RCC_OscConfig+0xd60>
      {
        return HAL_ERROR;
 8002718:	2301      	movs	r3, #1
 800271a:	e024      	b.n	8002766 <HAL_RCC_OscConfig+0xdaa>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 800271c:	4b14      	ldr	r3, [pc, #80]	; (8002770 <HAL_RCC_OscConfig+0xdb4>)
 800271e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002720:	08db      	lsrs	r3, r3, #3
 8002722:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pRCC_OscInitStruct->PLL.PLLFRACN))
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 800272a:	429a      	cmp	r2, r3
 800272c:	d01a      	beq.n	8002764 <HAL_RCC_OscConfig+0xda8>
      {
        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN. */
        __HAL_RCC_PLL_FRACN_DISABLE();
 800272e:	4b10      	ldr	r3, [pc, #64]	; (8002770 <HAL_RCC_OscConfig+0xdb4>)
 8002730:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002732:	4a0f      	ldr	r2, [pc, #60]	; (8002770 <HAL_RCC_OscConfig+0xdb4>)
 8002734:	f023 0310 	bic.w	r3, r3, #16
 8002738:	6293      	str	r3, [r2, #40]	; 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800273a:	f7fe fd7f 	bl	800123c <HAL_GetTick>
 800273e:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait at least 2 CK_REF (PLL1 input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < PLL_FRAC_WAIT_VALUE)
 8002740:	bf00      	nop
 8002742:	f7fe fd7b 	bl	800123c <HAL_GetTick>
 8002746:	4602      	mov	r2, r0
 8002748:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800274a:	4293      	cmp	r3, r2
 800274c:	d0f9      	beq.n	8002742 <HAL_RCC_OscConfig+0xd86>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002752:	4a07      	ldr	r2, [pc, #28]	; (8002770 <HAL_RCC_OscConfig+0xdb4>)
 8002754:	00db      	lsls	r3, r3, #3
 8002756:	6393      	str	r3, [r2, #56]	; 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL_FRACN_ENABLE();
 8002758:	4b05      	ldr	r3, [pc, #20]	; (8002770 <HAL_RCC_OscConfig+0xdb4>)
 800275a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800275c:	4a04      	ldr	r2, [pc, #16]	; (8002770 <HAL_RCC_OscConfig+0xdb4>)
 800275e:	f043 0310 	orr.w	r3, r3, #16
 8002762:	6293      	str	r3, [r2, #40]	; 0x28
      }
    }
  }
  return HAL_OK;
 8002764:	2300      	movs	r3, #0
}
 8002766:	4618      	mov	r0, r3
 8002768:	3738      	adds	r7, #56	; 0x38
 800276a:	46bd      	mov	sp, r7
 800276c:	bd80      	pop	{r7, pc}
 800276e:	bf00      	nop
 8002770:	46020c00 	.word	0x46020c00

08002774 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef   *const pRCC_ClkInitStruct, uint32_t FLatency)
{
 8002774:	b580      	push	{r7, lr}
 8002776:	b086      	sub	sp, #24
 8002778:	af00      	add	r7, sp, #0
 800277a:	6078      	str	r0, [r7, #4]
 800277c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pRCC_ClkInitStruct == NULL)
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	2b00      	cmp	r3, #0
 8002782:	d101      	bne.n	8002788 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002784:	2301      	movs	r3, #1
 8002786:	e1d9      	b.n	8002b3c <HAL_RCC_ClockConfig+0x3c8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
   must be correctly programmed according to the frequency of the CPU clock
   (HCLK) and the supply voltage of the device */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002788:	4b9b      	ldr	r3, [pc, #620]	; (80029f8 <HAL_RCC_ClockConfig+0x284>)
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	f003 030f 	and.w	r3, r3, #15
 8002790:	683a      	ldr	r2, [r7, #0]
 8002792:	429a      	cmp	r2, r3
 8002794:	d910      	bls.n	80027b8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002796:	4b98      	ldr	r3, [pc, #608]	; (80029f8 <HAL_RCC_ClockConfig+0x284>)
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	f023 020f 	bic.w	r2, r3, #15
 800279e:	4996      	ldr	r1, [pc, #600]	; (80029f8 <HAL_RCC_ClockConfig+0x284>)
 80027a0:	683b      	ldr	r3, [r7, #0]
 80027a2:	4313      	orrs	r3, r2
 80027a4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80027a6:	4b94      	ldr	r3, [pc, #592]	; (80029f8 <HAL_RCC_ClockConfig+0x284>)
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	f003 030f 	and.w	r3, r3, #15
 80027ae:	683a      	ldr	r2, [r7, #0]
 80027b0:	429a      	cmp	r2, r3
 80027b2:	d001      	beq.n	80027b8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80027b4:	2301      	movs	r3, #1
 80027b6:	e1c1      	b.n	8002b3c <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	f003 0310 	and.w	r3, r3, #16
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d010      	beq.n	80027e6 <HAL_RCC_ClockConfig+0x72>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) > (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	695a      	ldr	r2, [r3, #20]
 80027c8:	4b8c      	ldr	r3, [pc, #560]	; (80029fc <HAL_RCC_ClockConfig+0x288>)
 80027ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027cc:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80027d0:	429a      	cmp	r2, r3
 80027d2:	d908      	bls.n	80027e6 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, pRCC_ClkInitStruct->APB3CLKDivider);
 80027d4:	4b89      	ldr	r3, [pc, #548]	; (80029fc <HAL_RCC_ClockConfig+0x288>)
 80027d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027d8:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	695b      	ldr	r3, [r3, #20]
 80027e0:	4986      	ldr	r1, [pc, #536]	; (80029fc <HAL_RCC_ClockConfig+0x288>)
 80027e2:	4313      	orrs	r3, r2
 80027e4:	624b      	str	r3, [r1, #36]	; 0x24
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	f003 0308 	and.w	r3, r3, #8
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d012      	beq.n	8002818 <HAL_RCC_ClockConfig+0xa4>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	691a      	ldr	r2, [r3, #16]
 80027f6:	4b81      	ldr	r3, [pc, #516]	; (80029fc <HAL_RCC_ClockConfig+0x288>)
 80027f8:	6a1b      	ldr	r3, [r3, #32]
 80027fa:	091b      	lsrs	r3, r3, #4
 80027fc:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002800:	429a      	cmp	r2, r3
 8002802:	d909      	bls.n	8002818 <HAL_RCC_ClockConfig+0xa4>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 8002804:	4b7d      	ldr	r3, [pc, #500]	; (80029fc <HAL_RCC_ClockConfig+0x288>)
 8002806:	6a1b      	ldr	r3, [r3, #32]
 8002808:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	691b      	ldr	r3, [r3, #16]
 8002810:	011b      	lsls	r3, r3, #4
 8002812:	497a      	ldr	r1, [pc, #488]	; (80029fc <HAL_RCC_ClockConfig+0x288>)
 8002814:	4313      	orrs	r3, r2
 8002816:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	f003 0304 	and.w	r3, r3, #4
 8002820:	2b00      	cmp	r3, #0
 8002822:	d010      	beq.n	8002846 <HAL_RCC_ClockConfig+0xd2>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	68da      	ldr	r2, [r3, #12]
 8002828:	4b74      	ldr	r3, [pc, #464]	; (80029fc <HAL_RCC_ClockConfig+0x288>)
 800282a:	6a1b      	ldr	r3, [r3, #32]
 800282c:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002830:	429a      	cmp	r2, r3
 8002832:	d908      	bls.n	8002846 <HAL_RCC_ClockConfig+0xd2>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 8002834:	4b71      	ldr	r3, [pc, #452]	; (80029fc <HAL_RCC_ClockConfig+0x288>)
 8002836:	6a1b      	ldr	r3, [r3, #32]
 8002838:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	68db      	ldr	r3, [r3, #12]
 8002840:	496e      	ldr	r1, [pc, #440]	; (80029fc <HAL_RCC_ClockConfig+0x288>)
 8002842:	4313      	orrs	r3, r2
 8002844:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	f003 0302 	and.w	r3, r3, #2
 800284e:	2b00      	cmp	r3, #0
 8002850:	d010      	beq.n	8002874 <HAL_RCC_ClockConfig+0x100>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	689a      	ldr	r2, [r3, #8]
 8002856:	4b69      	ldr	r3, [pc, #420]	; (80029fc <HAL_RCC_ClockConfig+0x288>)
 8002858:	6a1b      	ldr	r3, [r3, #32]
 800285a:	f003 030f 	and.w	r3, r3, #15
 800285e:	429a      	cmp	r2, r3
 8002860:	d908      	bls.n	8002874 <HAL_RCC_ClockConfig+0x100>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 8002862:	4b66      	ldr	r3, [pc, #408]	; (80029fc <HAL_RCC_ClockConfig+0x288>)
 8002864:	6a1b      	ldr	r3, [r3, #32]
 8002866:	f023 020f 	bic.w	r2, r3, #15
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	689b      	ldr	r3, [r3, #8]
 800286e:	4963      	ldr	r1, [pc, #396]	; (80029fc <HAL_RCC_ClockConfig+0x288>)
 8002870:	4313      	orrs	r3, r2
 8002872:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	f003 0301 	and.w	r3, r3, #1
 800287c:	2b00      	cmp	r3, #0
 800287e:	f000 80d2 	beq.w	8002a26 <HAL_RCC_ClockConfig+0x2b2>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pRCC_ClkInitStruct->SYSCLKSource));
    FlagStatus  pwrclkchanged = RESET;
 8002882:	2300      	movs	r3, #0
 8002884:	75fb      	strb	r3, [r7, #23]

    /* PLL is selected as System Clock Source */
    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	685b      	ldr	r3, [r3, #4]
 800288a:	2b03      	cmp	r3, #3
 800288c:	d143      	bne.n	8002916 <HAL_RCC_ClockConfig+0x1a2>
    {
      if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800288e:	4b5b      	ldr	r3, [pc, #364]	; (80029fc <HAL_RCC_ClockConfig+0x288>)
 8002890:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002894:	f003 0304 	and.w	r3, r3, #4
 8002898:	2b00      	cmp	r3, #0
 800289a:	d110      	bne.n	80028be <HAL_RCC_ClockConfig+0x14a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 800289c:	4b57      	ldr	r3, [pc, #348]	; (80029fc <HAL_RCC_ClockConfig+0x288>)
 800289e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80028a2:	4a56      	ldr	r2, [pc, #344]	; (80029fc <HAL_RCC_ClockConfig+0x288>)
 80028a4:	f043 0304 	orr.w	r3, r3, #4
 80028a8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
 80028ac:	4b53      	ldr	r3, [pc, #332]	; (80029fc <HAL_RCC_ClockConfig+0x288>)
 80028ae:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80028b2:	f003 0304 	and.w	r3, r3, #4
 80028b6:	60bb      	str	r3, [r7, #8]
 80028b8:	68bb      	ldr	r3, [r7, #8]
        pwrclkchanged = SET;
 80028ba:	2301      	movs	r3, #1
 80028bc:	75fb      	strb	r3, [r7, #23]
      }
      tickstart = HAL_GetTick();
 80028be:	f7fe fcbd 	bl	800123c <HAL_GetTick>
 80028c2:	6138      	str	r0, [r7, #16]
      /* Check if EPOD is enabled */
      if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) != 0U)
 80028c4:	4b4e      	ldr	r3, [pc, #312]	; (8002a00 <HAL_RCC_ClockConfig+0x28c>)
 80028c6:	68db      	ldr	r3, [r3, #12]
 80028c8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d00f      	beq.n	80028f0 <HAL_RCC_ClockConfig+0x17c>
      {
        /* Wait till BOOST is ready */
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 80028d0:	e008      	b.n	80028e4 <HAL_RCC_ClockConfig+0x170>
        {
          if ((HAL_GetTick() - tickstart) > EPOD_TIMEOUT_VALUE)
 80028d2:	f7fe fcb3 	bl	800123c <HAL_GetTick>
 80028d6:	4602      	mov	r2, r0
 80028d8:	693b      	ldr	r3, [r7, #16]
 80028da:	1ad3      	subs	r3, r2, r3
 80028dc:	2b02      	cmp	r3, #2
 80028de:	d901      	bls.n	80028e4 <HAL_RCC_ClockConfig+0x170>
          {
            return HAL_TIMEOUT;
 80028e0:	2303      	movs	r3, #3
 80028e2:	e12b      	b.n	8002b3c <HAL_RCC_ClockConfig+0x3c8>
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 80028e4:	4b46      	ldr	r3, [pc, #280]	; (8002a00 <HAL_RCC_ClockConfig+0x28c>)
 80028e6:	68db      	ldr	r3, [r3, #12]
 80028e8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d0f0      	beq.n	80028d2 <HAL_RCC_ClockConfig+0x15e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 80028f0:	7dfb      	ldrb	r3, [r7, #23]
 80028f2:	2b01      	cmp	r3, #1
 80028f4:	d107      	bne.n	8002906 <HAL_RCC_ClockConfig+0x192>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 80028f6:	4b41      	ldr	r3, [pc, #260]	; (80029fc <HAL_RCC_ClockConfig+0x288>)
 80028f8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80028fc:	4a3f      	ldr	r2, [pc, #252]	; (80029fc <HAL_RCC_ClockConfig+0x288>)
 80028fe:	f023 0304 	bic.w	r3, r3, #4
 8002902:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
      }

      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8002906:	4b3d      	ldr	r3, [pc, #244]	; (80029fc <HAL_RCC_ClockConfig+0x288>)
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800290e:	2b00      	cmp	r3, #0
 8002910:	d121      	bne.n	8002956 <HAL_RCC_ClockConfig+0x1e2>
      {
        return HAL_ERROR;
 8002912:	2301      	movs	r3, #1
 8002914:	e112      	b.n	8002b3c <HAL_RCC_ClockConfig+0x3c8>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	685b      	ldr	r3, [r3, #4]
 800291a:	2b02      	cmp	r3, #2
 800291c:	d107      	bne.n	800292e <HAL_RCC_ClockConfig+0x1ba>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800291e:	4b37      	ldr	r3, [pc, #220]	; (80029fc <HAL_RCC_ClockConfig+0x288>)
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002926:	2b00      	cmp	r3, #0
 8002928:	d115      	bne.n	8002956 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 800292a:	2301      	movs	r3, #1
 800292c:	e106      	b.n	8002b3c <HAL_RCC_ClockConfig+0x3c8>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	685b      	ldr	r3, [r3, #4]
 8002932:	2b00      	cmp	r3, #0
 8002934:	d107      	bne.n	8002946 <HAL_RCC_ClockConfig+0x1d2>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8002936:	4b31      	ldr	r3, [pc, #196]	; (80029fc <HAL_RCC_ClockConfig+0x288>)
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	f003 0304 	and.w	r3, r3, #4
 800293e:	2b00      	cmp	r3, #0
 8002940:	d109      	bne.n	8002956 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8002942:	2301      	movs	r3, #1
 8002944:	e0fa      	b.n	8002b3c <HAL_RCC_ClockConfig+0x3c8>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002946:	4b2d      	ldr	r3, [pc, #180]	; (80029fc <HAL_RCC_ClockConfig+0x288>)
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800294e:	2b00      	cmp	r3, #0
 8002950:	d101      	bne.n	8002956 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8002952:	2301      	movs	r3, #1
 8002954:	e0f2      	b.n	8002b3c <HAL_RCC_ClockConfig+0x3c8>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pRCC_ClkInitStruct->SYSCLKSource);
 8002956:	4b29      	ldr	r3, [pc, #164]	; (80029fc <HAL_RCC_ClockConfig+0x288>)
 8002958:	69db      	ldr	r3, [r3, #28]
 800295a:	f023 0203 	bic.w	r2, r3, #3
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	685b      	ldr	r3, [r3, #4]
 8002962:	4926      	ldr	r1, [pc, #152]	; (80029fc <HAL_RCC_ClockConfig+0x288>)
 8002964:	4313      	orrs	r3, r2
 8002966:	61cb      	str	r3, [r1, #28]

    tickstart = HAL_GetTick();
 8002968:	f7fe fc68 	bl	800123c <HAL_GetTick>
 800296c:	6138      	str	r0, [r7, #16]

    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	685b      	ldr	r3, [r3, #4]
 8002972:	2b03      	cmp	r3, #3
 8002974:	d112      	bne.n	800299c <HAL_RCC_ClockConfig+0x228>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002976:	e00a      	b.n	800298e <HAL_RCC_ClockConfig+0x21a>
      {
        if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002978:	f7fe fc60 	bl	800123c <HAL_GetTick>
 800297c:	4602      	mov	r2, r0
 800297e:	693b      	ldr	r3, [r7, #16]
 8002980:	1ad3      	subs	r3, r2, r3
 8002982:	f241 3288 	movw	r2, #5000	; 0x1388
 8002986:	4293      	cmp	r3, r2
 8002988:	d901      	bls.n	800298e <HAL_RCC_ClockConfig+0x21a>
        {
          return HAL_TIMEOUT;
 800298a:	2303      	movs	r3, #3
 800298c:	e0d6      	b.n	8002b3c <HAL_RCC_ClockConfig+0x3c8>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800298e:	4b1b      	ldr	r3, [pc, #108]	; (80029fc <HAL_RCC_ClockConfig+0x288>)
 8002990:	69db      	ldr	r3, [r3, #28]
 8002992:	f003 030c 	and.w	r3, r3, #12
 8002996:	2b0c      	cmp	r3, #12
 8002998:	d1ee      	bne.n	8002978 <HAL_RCC_ClockConfig+0x204>
 800299a:	e044      	b.n	8002a26 <HAL_RCC_ClockConfig+0x2b2>
        }
      }
    }
    else
    {
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	685b      	ldr	r3, [r3, #4]
 80029a0:	2b02      	cmp	r3, #2
 80029a2:	d112      	bne.n	80029ca <HAL_RCC_ClockConfig+0x256>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80029a4:	e00a      	b.n	80029bc <HAL_RCC_ClockConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80029a6:	f7fe fc49 	bl	800123c <HAL_GetTick>
 80029aa:	4602      	mov	r2, r0
 80029ac:	693b      	ldr	r3, [r7, #16]
 80029ae:	1ad3      	subs	r3, r2, r3
 80029b0:	f241 3288 	movw	r2, #5000	; 0x1388
 80029b4:	4293      	cmp	r3, r2
 80029b6:	d901      	bls.n	80029bc <HAL_RCC_ClockConfig+0x248>
          {
            return HAL_TIMEOUT;
 80029b8:	2303      	movs	r3, #3
 80029ba:	e0bf      	b.n	8002b3c <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80029bc:	4b0f      	ldr	r3, [pc, #60]	; (80029fc <HAL_RCC_ClockConfig+0x288>)
 80029be:	69db      	ldr	r3, [r3, #28]
 80029c0:	f003 030c 	and.w	r3, r3, #12
 80029c4:	2b08      	cmp	r3, #8
 80029c6:	d1ee      	bne.n	80029a6 <HAL_RCC_ClockConfig+0x232>
 80029c8:	e02d      	b.n	8002a26 <HAL_RCC_ClockConfig+0x2b2>
          }
        }
      }
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	685b      	ldr	r3, [r3, #4]
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d123      	bne.n	8002a1a <HAL_RCC_ClockConfig+0x2a6>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80029d2:	e00a      	b.n	80029ea <HAL_RCC_ClockConfig+0x276>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80029d4:	f7fe fc32 	bl	800123c <HAL_GetTick>
 80029d8:	4602      	mov	r2, r0
 80029da:	693b      	ldr	r3, [r7, #16]
 80029dc:	1ad3      	subs	r3, r2, r3
 80029de:	f241 3288 	movw	r2, #5000	; 0x1388
 80029e2:	4293      	cmp	r3, r2
 80029e4:	d901      	bls.n	80029ea <HAL_RCC_ClockConfig+0x276>
          {
            return HAL_TIMEOUT;
 80029e6:	2303      	movs	r3, #3
 80029e8:	e0a8      	b.n	8002b3c <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80029ea:	4b04      	ldr	r3, [pc, #16]	; (80029fc <HAL_RCC_ClockConfig+0x288>)
 80029ec:	69db      	ldr	r3, [r3, #28]
 80029ee:	f003 030c 	and.w	r3, r3, #12
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d1ee      	bne.n	80029d4 <HAL_RCC_ClockConfig+0x260>
 80029f6:	e016      	b.n	8002a26 <HAL_RCC_ClockConfig+0x2b2>
 80029f8:	40022000 	.word	0x40022000
 80029fc:	46020c00 	.word	0x46020c00
 8002a00:	46020800 	.word	0x46020800
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a04:	f7fe fc1a 	bl	800123c <HAL_GetTick>
 8002a08:	4602      	mov	r2, r0
 8002a0a:	693b      	ldr	r3, [r7, #16]
 8002a0c:	1ad3      	subs	r3, r2, r3
 8002a0e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a12:	4293      	cmp	r3, r2
 8002a14:	d901      	bls.n	8002a1a <HAL_RCC_ClockConfig+0x2a6>
          {
            return HAL_TIMEOUT;
 8002a16:	2303      	movs	r3, #3
 8002a18:	e090      	b.n	8002b3c <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002a1a:	4b4a      	ldr	r3, [pc, #296]	; (8002b44 <HAL_RCC_ClockConfig+0x3d0>)
 8002a1c:	69db      	ldr	r3, [r3, #28]
 8002a1e:	f003 030c 	and.w	r3, r3, #12
 8002a22:	2b04      	cmp	r3, #4
 8002a24:	d1ee      	bne.n	8002a04 <HAL_RCC_ClockConfig+0x290>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f003 0302 	and.w	r3, r3, #2
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d010      	beq.n	8002a54 <HAL_RCC_ClockConfig+0x2e0>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	689a      	ldr	r2, [r3, #8]
 8002a36:	4b43      	ldr	r3, [pc, #268]	; (8002b44 <HAL_RCC_ClockConfig+0x3d0>)
 8002a38:	6a1b      	ldr	r3, [r3, #32]
 8002a3a:	f003 030f 	and.w	r3, r3, #15
 8002a3e:	429a      	cmp	r2, r3
 8002a40:	d208      	bcs.n	8002a54 <HAL_RCC_ClockConfig+0x2e0>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 8002a42:	4b40      	ldr	r3, [pc, #256]	; (8002b44 <HAL_RCC_ClockConfig+0x3d0>)
 8002a44:	6a1b      	ldr	r3, [r3, #32]
 8002a46:	f023 020f 	bic.w	r2, r3, #15
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	689b      	ldr	r3, [r3, #8]
 8002a4e:	493d      	ldr	r1, [pc, #244]	; (8002b44 <HAL_RCC_ClockConfig+0x3d0>)
 8002a50:	4313      	orrs	r3, r2
 8002a52:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002a54:	4b3c      	ldr	r3, [pc, #240]	; (8002b48 <HAL_RCC_ClockConfig+0x3d4>)
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	f003 030f 	and.w	r3, r3, #15
 8002a5c:	683a      	ldr	r2, [r7, #0]
 8002a5e:	429a      	cmp	r2, r3
 8002a60:	d210      	bcs.n	8002a84 <HAL_RCC_ClockConfig+0x310>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a62:	4b39      	ldr	r3, [pc, #228]	; (8002b48 <HAL_RCC_ClockConfig+0x3d4>)
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	f023 020f 	bic.w	r2, r3, #15
 8002a6a:	4937      	ldr	r1, [pc, #220]	; (8002b48 <HAL_RCC_ClockConfig+0x3d4>)
 8002a6c:	683b      	ldr	r3, [r7, #0]
 8002a6e:	4313      	orrs	r3, r2
 8002a70:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a72:	4b35      	ldr	r3, [pc, #212]	; (8002b48 <HAL_RCC_ClockConfig+0x3d4>)
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	f003 030f 	and.w	r3, r3, #15
 8002a7a:	683a      	ldr	r2, [r7, #0]
 8002a7c:	429a      	cmp	r2, r3
 8002a7e:	d001      	beq.n	8002a84 <HAL_RCC_ClockConfig+0x310>
    {
      return HAL_ERROR;
 8002a80:	2301      	movs	r3, #1
 8002a82:	e05b      	b.n	8002b3c <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	f003 0304 	and.w	r3, r3, #4
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d010      	beq.n	8002ab2 <HAL_RCC_ClockConfig+0x33e>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	68da      	ldr	r2, [r3, #12]
 8002a94:	4b2b      	ldr	r3, [pc, #172]	; (8002b44 <HAL_RCC_ClockConfig+0x3d0>)
 8002a96:	6a1b      	ldr	r3, [r3, #32]
 8002a98:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002a9c:	429a      	cmp	r2, r3
 8002a9e:	d208      	bcs.n	8002ab2 <HAL_RCC_ClockConfig+0x33e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 8002aa0:	4b28      	ldr	r3, [pc, #160]	; (8002b44 <HAL_RCC_ClockConfig+0x3d0>)
 8002aa2:	6a1b      	ldr	r3, [r3, #32]
 8002aa4:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	68db      	ldr	r3, [r3, #12]
 8002aac:	4925      	ldr	r1, [pc, #148]	; (8002b44 <HAL_RCC_ClockConfig+0x3d0>)
 8002aae:	4313      	orrs	r3, r2
 8002ab0:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	f003 0308 	and.w	r3, r3, #8
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d012      	beq.n	8002ae4 <HAL_RCC_ClockConfig+0x370>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	691a      	ldr	r2, [r3, #16]
 8002ac2:	4b20      	ldr	r3, [pc, #128]	; (8002b44 <HAL_RCC_ClockConfig+0x3d0>)
 8002ac4:	6a1b      	ldr	r3, [r3, #32]
 8002ac6:	091b      	lsrs	r3, r3, #4
 8002ac8:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002acc:	429a      	cmp	r2, r3
 8002ace:	d209      	bcs.n	8002ae4 <HAL_RCC_ClockConfig+0x370>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 8002ad0:	4b1c      	ldr	r3, [pc, #112]	; (8002b44 <HAL_RCC_ClockConfig+0x3d0>)
 8002ad2:	6a1b      	ldr	r3, [r3, #32]
 8002ad4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	691b      	ldr	r3, [r3, #16]
 8002adc:	011b      	lsls	r3, r3, #4
 8002ade:	4919      	ldr	r1, [pc, #100]	; (8002b44 <HAL_RCC_ClockConfig+0x3d0>)
 8002ae0:	4313      	orrs	r3, r2
 8002ae2:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	f003 0310 	and.w	r3, r3, #16
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d010      	beq.n	8002b12 <HAL_RCC_ClockConfig+0x39e>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) < (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	695a      	ldr	r2, [r3, #20]
 8002af4:	4b13      	ldr	r3, [pc, #76]	; (8002b44 <HAL_RCC_ClockConfig+0x3d0>)
 8002af6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002af8:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002afc:	429a      	cmp	r2, r3
 8002afe:	d208      	bcs.n	8002b12 <HAL_RCC_ClockConfig+0x39e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, (pRCC_ClkInitStruct->APB3CLKDivider));
 8002b00:	4b10      	ldr	r3, [pc, #64]	; (8002b44 <HAL_RCC_ClockConfig+0x3d0>)
 8002b02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b04:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	695b      	ldr	r3, [r3, #20]
 8002b0c:	490d      	ldr	r1, [pc, #52]	; (8002b44 <HAL_RCC_ClockConfig+0x3d0>)
 8002b0e:	4313      	orrs	r3, r2
 8002b10:	624b      	str	r3, [r1, #36]	; 0x24
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8002b12:	f000 f821 	bl	8002b58 <HAL_RCC_GetSysClockFreq>
 8002b16:	4602      	mov	r2, r0
 8002b18:	4b0a      	ldr	r3, [pc, #40]	; (8002b44 <HAL_RCC_ClockConfig+0x3d0>)
 8002b1a:	6a1b      	ldr	r3, [r3, #32]
 8002b1c:	f003 030f 	and.w	r3, r3, #15
 8002b20:	490a      	ldr	r1, [pc, #40]	; (8002b4c <HAL_RCC_ClockConfig+0x3d8>)
 8002b22:	5ccb      	ldrb	r3, [r1, r3]
 8002b24:	fa22 f303 	lsr.w	r3, r2, r3
 8002b28:	4a09      	ldr	r2, [pc, #36]	; (8002b50 <HAL_RCC_ClockConfig+0x3dc>)
 8002b2a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002b2c:	4b09      	ldr	r3, [pc, #36]	; (8002b54 <HAL_RCC_ClockConfig+0x3e0>)
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	4618      	mov	r0, r3
 8002b32:	f7fe fb39 	bl	80011a8 <HAL_InitTick>
 8002b36:	4603      	mov	r3, r0
 8002b38:	73fb      	strb	r3, [r7, #15]

  return status;
 8002b3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b3c:	4618      	mov	r0, r3
 8002b3e:	3718      	adds	r7, #24
 8002b40:	46bd      	mov	sp, r7
 8002b42:	bd80      	pop	{r7, pc}
 8002b44:	46020c00 	.word	0x46020c00
 8002b48:	40022000 	.word	0x40022000
 8002b4c:	080068f0 	.word	0x080068f0
 8002b50:	20000000 	.word	0x20000000
 8002b54:	20000004 	.word	0x20000004

08002b58 <HAL_RCC_GetSysClockFreq>:
  * @note   Each time SYSCLK changes, this function must be called to update the
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002b58:	b480      	push	{r7}
 8002b5a:	b08b      	sub	sp, #44	; 0x2c
 8002b5c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 8002b5e:	2300      	movs	r3, #0
 8002b60:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pllsource;
  uint32_t pllr;
  uint32_t pllm;
  uint32_t pllfracen;
  uint32_t sysclockfreq = 0U;
 8002b62:	2300      	movs	r3, #0
 8002b64:	623b      	str	r3, [r7, #32]
  uint32_t sysclk_source;
  uint32_t pll_oscsource;
  float_t fracn1;
  float_t pllvco;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002b66:	4b78      	ldr	r3, [pc, #480]	; (8002d48 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8002b68:	69db      	ldr	r3, [r3, #28]
 8002b6a:	f003 030c 	and.w	r3, r3, #12
 8002b6e:	61bb      	str	r3, [r7, #24]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002b70:	4b75      	ldr	r3, [pc, #468]	; (8002d48 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8002b72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b74:	f003 0303 	and.w	r3, r3, #3
 8002b78:	617b      	str	r3, [r7, #20]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8002b7a:	69bb      	ldr	r3, [r7, #24]
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d005      	beq.n	8002b8c <HAL_RCC_GetSysClockFreq+0x34>
 8002b80:	69bb      	ldr	r3, [r7, #24]
 8002b82:	2b0c      	cmp	r3, #12
 8002b84:	d121      	bne.n	8002bca <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002b86:	697b      	ldr	r3, [r7, #20]
 8002b88:	2b01      	cmp	r3, #1
 8002b8a:	d11e      	bne.n	8002bca <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->ICSCR1, RCC_ICSCR1_MSIRGSEL) == 0U)
 8002b8c:	4b6e      	ldr	r3, [pc, #440]	; (8002d48 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8002b8e:	689b      	ldr	r3, [r3, #8]
 8002b90:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d107      	bne.n	8002ba8 <HAL_RCC_GetSysClockFreq+0x50>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = (RCC->CSR & RCC_CSR_MSISSRANGE) >> RCC_CSR_MSISSRANGE_Pos;
 8002b98:	4b6b      	ldr	r3, [pc, #428]	; (8002d48 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8002b9a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8002b9e:	0b1b      	lsrs	r3, r3, #12
 8002ba0:	f003 030f 	and.w	r3, r3, #15
 8002ba4:	627b      	str	r3, [r7, #36]	; 0x24
 8002ba6:	e005      	b.n	8002bb4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = (RCC->ICSCR1 & RCC_ICSCR1_MSISRANGE) >> RCC_ICSCR1_MSISRANGE_Pos;
 8002ba8:	4b67      	ldr	r3, [pc, #412]	; (8002d48 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8002baa:	689b      	ldr	r3, [r3, #8]
 8002bac:	0f1b      	lsrs	r3, r3, #28
 8002bae:	f003 030f 	and.w	r3, r3, #15
 8002bb2:	627b      	str	r3, [r7, #36]	; 0x24
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002bb4:	4a65      	ldr	r2, [pc, #404]	; (8002d4c <HAL_RCC_GetSysClockFreq+0x1f4>)
 8002bb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bb8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002bbc:	627b      	str	r3, [r7, #36]	; 0x24

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8002bbe:	69bb      	ldr	r3, [r7, #24]
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d110      	bne.n	8002be6 <HAL_RCC_GetSysClockFreq+0x8e>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002bc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bc6:	623b      	str	r3, [r7, #32]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8002bc8:	e00d      	b.n	8002be6 <HAL_RCC_GetSysClockFreq+0x8e>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002bca:	4b5f      	ldr	r3, [pc, #380]	; (8002d48 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8002bcc:	69db      	ldr	r3, [r3, #28]
 8002bce:	f003 030c 	and.w	r3, r3, #12
 8002bd2:	2b04      	cmp	r3, #4
 8002bd4:	d102      	bne.n	8002bdc <HAL_RCC_GetSysClockFreq+0x84>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002bd6:	4b5e      	ldr	r3, [pc, #376]	; (8002d50 <HAL_RCC_GetSysClockFreq+0x1f8>)
 8002bd8:	623b      	str	r3, [r7, #32]
 8002bda:	e004      	b.n	8002be6 <HAL_RCC_GetSysClockFreq+0x8e>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002bdc:	69bb      	ldr	r3, [r7, #24]
 8002bde:	2b08      	cmp	r3, #8
 8002be0:	d101      	bne.n	8002be6 <HAL_RCC_GetSysClockFreq+0x8e>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002be2:	4b5b      	ldr	r3, [pc, #364]	; (8002d50 <HAL_RCC_GetSysClockFreq+0x1f8>)
 8002be4:	623b      	str	r3, [r7, #32]
  else
  {
    /* Nothing to do */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002be6:	69bb      	ldr	r3, [r7, #24]
 8002be8:	2b0c      	cmp	r3, #12
 8002bea:	f040 80a5 	bne.w	8002d38 <HAL_RCC_GetSysClockFreq+0x1e0>
  {
    /* PLL used as system clock  source
       PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
       SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8002bee:	4b56      	ldr	r3, [pc, #344]	; (8002d48 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8002bf0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bf2:	f003 0303 	and.w	r3, r3, #3
 8002bf6:	613b      	str	r3, [r7, #16]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 8002bf8:	4b53      	ldr	r3, [pc, #332]	; (8002d48 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8002bfa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bfc:	0a1b      	lsrs	r3, r3, #8
 8002bfe:	f003 030f 	and.w	r3, r3, #15
 8002c02:	3301      	adds	r3, #1
 8002c04:	60fb      	str	r3, [r7, #12]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8002c06:	4b50      	ldr	r3, [pc, #320]	; (8002d48 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8002c08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c0a:	091b      	lsrs	r3, r3, #4
 8002c0c:	f003 0301 	and.w	r3, r3, #1
 8002c10:	60bb      	str	r3, [r7, #8]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8002c12:	4b4d      	ldr	r3, [pc, #308]	; (8002d48 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8002c14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c16:	08db      	lsrs	r3, r3, #3
 8002c18:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002c1c:	68ba      	ldr	r2, [r7, #8]
 8002c1e:	fb02 f303 	mul.w	r3, r2, r3
 8002c22:	ee07 3a90 	vmov	s15, r3
 8002c26:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002c2a:	edc7 7a01 	vstr	s15, [r7, #4]
                                              RCC_PLL1FRACR_PLL1FRACN_Pos));

    switch (pllsource)
 8002c2e:	693b      	ldr	r3, [r7, #16]
 8002c30:	2b02      	cmp	r3, #2
 8002c32:	d003      	beq.n	8002c3c <HAL_RCC_GetSysClockFreq+0xe4>
 8002c34:	693b      	ldr	r3, [r7, #16]
 8002c36:	2b03      	cmp	r3, #3
 8002c38:	d022      	beq.n	8002c80 <HAL_RCC_GetSysClockFreq+0x128>
 8002c3a:	e043      	b.n	8002cc4 <HAL_RCC_GetSysClockFreq+0x16c>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	ee07 3a90 	vmov	s15, r3
 8002c42:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002c46:	eddf 6a43 	vldr	s13, [pc, #268]	; 8002d54 <HAL_RCC_GetSysClockFreq+0x1fc>
 8002c4a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002c4e:	4b3e      	ldr	r3, [pc, #248]	; (8002d48 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8002c50:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002c52:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002c56:	ee07 3a90 	vmov	s15, r3
 8002c5a:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8002c5e:	ed97 6a01 	vldr	s12, [r7, #4]
 8002c62:	eddf 5a3d 	vldr	s11, [pc, #244]	; 8002d58 <HAL_RCC_GetSysClockFreq+0x200>
 8002c66:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002c6a:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8002c6e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002c72:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002c76:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c7a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8002c7e:	e046      	b.n	8002d0e <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	ee07 3a90 	vmov	s15, r3
 8002c86:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002c8a:	eddf 6a32 	vldr	s13, [pc, #200]	; 8002d54 <HAL_RCC_GetSysClockFreq+0x1fc>
 8002c8e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002c92:	4b2d      	ldr	r3, [pc, #180]	; (8002d48 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8002c94:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002c96:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002c9a:	ee07 3a90 	vmov	s15, r3
 8002c9e:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8002ca2:	ed97 6a01 	vldr	s12, [r7, #4]
 8002ca6:	eddf 5a2c 	vldr	s11, [pc, #176]	; 8002d58 <HAL_RCC_GetSysClockFreq+0x200>
 8002caa:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002cae:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8002cb2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002cb6:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002cba:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002cbe:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8002cc2:	e024      	b.n	8002d0e <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002cc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cc6:	ee07 3a90 	vmov	s15, r3
 8002cca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	ee07 3a90 	vmov	s15, r3
 8002cd4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002cd8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002cdc:	4b1a      	ldr	r3, [pc, #104]	; (8002d48 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8002cde:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ce0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002ce4:	ee07 3a90 	vmov	s15, r3
 8002ce8:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8002cec:	ed97 6a01 	vldr	s12, [r7, #4]
 8002cf0:	eddf 5a19 	vldr	s11, [pc, #100]	; 8002d58 <HAL_RCC_GetSysClockFreq+0x200>
 8002cf4:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002cf8:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8002cfc:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002d00:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002d04:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002d08:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8002d0c:	bf00      	nop
    }

    pllr = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + 1U);
 8002d0e:	4b0e      	ldr	r3, [pc, #56]	; (8002d48 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8002d10:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d12:	0e1b      	lsrs	r3, r3, #24
 8002d14:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002d18:	3301      	adds	r3, #1
 8002d1a:	603b      	str	r3, [r7, #0]
    sysclockfreq = (uint32_t)(float_t)((float_t)pllvco / (float_t)pllr);
 8002d1c:	683b      	ldr	r3, [r7, #0]
 8002d1e:	ee07 3a90 	vmov	s15, r3
 8002d22:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002d26:	edd7 6a07 	vldr	s13, [r7, #28]
 8002d2a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002d2e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002d32:	ee17 3a90 	vmov	r3, s15
 8002d36:	623b      	str	r3, [r7, #32]
  }

  return sysclockfreq;
 8002d38:	6a3b      	ldr	r3, [r7, #32]
}
 8002d3a:	4618      	mov	r0, r3
 8002d3c:	372c      	adds	r7, #44	; 0x2c
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d44:	4770      	bx	lr
 8002d46:	bf00      	nop
 8002d48:	46020c00 	.word	0x46020c00
 8002d4c:	08006908 	.word	0x08006908
 8002d50:	00f42400 	.word	0x00f42400
 8002d54:	4b742400 	.word	0x4b742400
 8002d58:	46000000 	.word	0x46000000

08002d5c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002d5c:	b580      	push	{r7, lr}
 8002d5e:	af00      	add	r7, sp, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8002d60:	f7ff fefa 	bl	8002b58 <HAL_RCC_GetSysClockFreq>
 8002d64:	4602      	mov	r2, r0
 8002d66:	4b07      	ldr	r3, [pc, #28]	; (8002d84 <HAL_RCC_GetHCLKFreq+0x28>)
 8002d68:	6a1b      	ldr	r3, [r3, #32]
 8002d6a:	f003 030f 	and.w	r3, r3, #15
 8002d6e:	4906      	ldr	r1, [pc, #24]	; (8002d88 <HAL_RCC_GetHCLKFreq+0x2c>)
 8002d70:	5ccb      	ldrb	r3, [r1, r3]
 8002d72:	fa22 f303 	lsr.w	r3, r2, r3
 8002d76:	4a05      	ldr	r2, [pc, #20]	; (8002d8c <HAL_RCC_GetHCLKFreq+0x30>)
 8002d78:	6013      	str	r3, [r2, #0]
  return SystemCoreClock;
 8002d7a:	4b04      	ldr	r3, [pc, #16]	; (8002d8c <HAL_RCC_GetHCLKFreq+0x30>)
 8002d7c:	681b      	ldr	r3, [r3, #0]
}
 8002d7e:	4618      	mov	r0, r3
 8002d80:	bd80      	pop	{r7, pc}
 8002d82:	bf00      	nop
 8002d84:	46020c00 	.word	0x46020c00
 8002d88:	080068f0 	.word	0x080068f0
 8002d8c:	20000000 	.word	0x20000000

08002d90 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002d90:	b580      	push	{r7, lr}
 8002d92:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]);
 8002d94:	f7ff ffe2 	bl	8002d5c <HAL_RCC_GetHCLKFreq>
 8002d98:	4602      	mov	r2, r0
 8002d9a:	4b05      	ldr	r3, [pc, #20]	; (8002db0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002d9c:	6a1b      	ldr	r3, [r3, #32]
 8002d9e:	091b      	lsrs	r3, r3, #4
 8002da0:	f003 0307 	and.w	r3, r3, #7
 8002da4:	4903      	ldr	r1, [pc, #12]	; (8002db4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002da6:	5ccb      	ldrb	r3, [r1, r3]
 8002da8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002dac:	4618      	mov	r0, r3
 8002dae:	bd80      	pop	{r7, pc}
 8002db0:	46020c00 	.word	0x46020c00
 8002db4:	08006900 	.word	0x08006900

08002db8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002db8:	b580      	push	{r7, lr}
 8002dba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]);
 8002dbc:	f7ff ffce 	bl	8002d5c <HAL_RCC_GetHCLKFreq>
 8002dc0:	4602      	mov	r2, r0
 8002dc2:	4b05      	ldr	r3, [pc, #20]	; (8002dd8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002dc4:	6a1b      	ldr	r3, [r3, #32]
 8002dc6:	0a1b      	lsrs	r3, r3, #8
 8002dc8:	f003 0307 	and.w	r3, r3, #7
 8002dcc:	4903      	ldr	r1, [pc, #12]	; (8002ddc <HAL_RCC_GetPCLK2Freq+0x24>)
 8002dce:	5ccb      	ldrb	r3, [r1, r3]
 8002dd0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002dd4:	4618      	mov	r0, r3
 8002dd6:	bd80      	pop	{r7, pc}
 8002dd8:	46020c00 	.word	0x46020c00
 8002ddc:	08006900 	.word	0x08006900

08002de0 <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 8002de0:	b580      	push	{r7, lr}
 8002de2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR3 & RCC_CFGR3_PPRE3) >> RCC_CFGR3_PPRE3_Pos]);
 8002de4:	f7ff ffba 	bl	8002d5c <HAL_RCC_GetHCLKFreq>
 8002de8:	4602      	mov	r2, r0
 8002dea:	4b05      	ldr	r3, [pc, #20]	; (8002e00 <HAL_RCC_GetPCLK3Freq+0x20>)
 8002dec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dee:	091b      	lsrs	r3, r3, #4
 8002df0:	f003 0307 	and.w	r3, r3, #7
 8002df4:	4903      	ldr	r1, [pc, #12]	; (8002e04 <HAL_RCC_GetPCLK3Freq+0x24>)
 8002df6:	5ccb      	ldrb	r3, [r1, r3]
 8002df8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002dfc:	4618      	mov	r0, r3
 8002dfe:	bd80      	pop	{r7, pc}
 8002e00:	46020c00 	.word	0x46020c00
 8002e04:	08006900 	.word	0x08006900

08002e08 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_15
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	b086      	sub	sp, #24
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency;  /* default value 0WS */

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002e10:	4b3e      	ldr	r3, [pc, #248]	; (8002f0c <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8002e12:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002e16:	f003 0304 	and.w	r3, r3, #4
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d003      	beq.n	8002e26 <RCC_SetFlashLatencyFromMSIRange+0x1e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002e1e:	f7fe fdbf 	bl	80019a0 <HAL_PWREx_GetVoltageRange>
 8002e22:	6178      	str	r0, [r7, #20]
 8002e24:	e019      	b.n	8002e5a <RCC_SetFlashLatencyFromMSIRange+0x52>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002e26:	4b39      	ldr	r3, [pc, #228]	; (8002f0c <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8002e28:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002e2c:	4a37      	ldr	r2, [pc, #220]	; (8002f0c <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8002e2e:	f043 0304 	orr.w	r3, r3, #4
 8002e32:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
 8002e36:	4b35      	ldr	r3, [pc, #212]	; (8002f0c <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8002e38:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002e3c:	f003 0304 	and.w	r3, r3, #4
 8002e40:	60fb      	str	r3, [r7, #12]
 8002e42:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002e44:	f7fe fdac 	bl	80019a0 <HAL_PWREx_GetVoltageRange>
 8002e48:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002e4a:	4b30      	ldr	r3, [pc, #192]	; (8002f0c <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8002e4c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002e50:	4a2e      	ldr	r2, [pc, #184]	; (8002f0c <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8002e52:	f023 0304 	bic.w	r3, r3, #4
 8002e56:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE1) || (vos == PWR_REGULATOR_VOLTAGE_SCALE2))
 8002e5a:	697b      	ldr	r3, [r7, #20]
 8002e5c:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8002e60:	d003      	beq.n	8002e6a <RCC_SetFlashLatencyFromMSIRange+0x62>
 8002e62:	697b      	ldr	r3, [r7, #20]
 8002e64:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002e68:	d109      	bne.n	8002e7e <RCC_SetFlashLatencyFromMSIRange+0x76>
  {

    if (msirange < RCC_MSIRANGE_1)
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002e70:	d202      	bcs.n	8002e78 <RCC_SetFlashLatencyFromMSIRange+0x70>
    {
      /* MSI = 48Mhz */
      latency = FLASH_LATENCY_1; /* 1WS */
 8002e72:	2301      	movs	r3, #1
 8002e74:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 8002e76:	e033      	b.n	8002ee0 <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
    else
    {
      /*  MSI < 48Mhz */
      latency = FLASH_LATENCY_0; /* 0WS */
 8002e78:	2300      	movs	r3, #0
 8002e7a:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 8002e7c:	e030      	b.n	8002ee0 <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
  }
  else
  {
    if (msirange < RCC_MSIRANGE_1)
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002e84:	d208      	bcs.n	8002e98 <RCC_SetFlashLatencyFromMSIRange+0x90>
    {
      /* MSI = 48Mhz */
      if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 8002e86:	697b      	ldr	r3, [r7, #20]
 8002e88:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002e8c:	d102      	bne.n	8002e94 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        latency = FLASH_LATENCY_3; /* 3WS */
 8002e8e:	2303      	movs	r3, #3
 8002e90:	613b      	str	r3, [r7, #16]
 8002e92:	e025      	b.n	8002ee0 <RCC_SetFlashLatencyFromMSIRange+0xd8>
      }
      else
      {
        return HAL_ERROR;
 8002e94:	2301      	movs	r3, #1
 8002e96:	e035      	b.n	8002f04 <RCC_SetFlashLatencyFromMSIRange+0xfc>
      }
    }
    else
    {
      if (msirange > RCC_MSIRANGE_2)
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002e9e:	d90f      	bls.n	8002ec0 <RCC_SetFlashLatencyFromMSIRange+0xb8>
      {
        if (vos == PWR_REGULATOR_VOLTAGE_SCALE4)
 8002ea0:	697b      	ldr	r3, [r7, #20]
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d109      	bne.n	8002eba <RCC_SetFlashLatencyFromMSIRange+0xb2>
        {
          if (msirange > RCC_MSIRANGE_3)
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8002eac:	d902      	bls.n	8002eb4 <RCC_SetFlashLatencyFromMSIRange+0xac>
          {
            latency = FLASH_LATENCY_0; /* 1WS */
 8002eae:	2300      	movs	r3, #0
 8002eb0:	613b      	str	r3, [r7, #16]
 8002eb2:	e015      	b.n	8002ee0 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_1; /* 0WS */
 8002eb4:	2301      	movs	r3, #1
 8002eb6:	613b      	str	r3, [r7, #16]
 8002eb8:	e012      	b.n	8002ee0 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_0; /* 0WS */
 8002eba:	2300      	movs	r3, #0
 8002ebc:	613b      	str	r3, [r7, #16]
 8002ebe:	e00f      	b.n	8002ee0 <RCC_SetFlashLatencyFromMSIRange+0xd8>
        }
      }
      else
      {
        if (msirange == RCC_MSIRANGE_1)
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002ec6:	d109      	bne.n	8002edc <RCC_SetFlashLatencyFromMSIRange+0xd4>
        {
          if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 8002ec8:	697b      	ldr	r3, [r7, #20]
 8002eca:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002ece:	d102      	bne.n	8002ed6 <RCC_SetFlashLatencyFromMSIRange+0xce>
          {
            latency = FLASH_LATENCY_1; /* 1WS */
 8002ed0:	2301      	movs	r3, #1
 8002ed2:	613b      	str	r3, [r7, #16]
 8002ed4:	e004      	b.n	8002ee0 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_2; /* 2WS */
 8002ed6:	2302      	movs	r3, #2
 8002ed8:	613b      	str	r3, [r7, #16]
 8002eda:	e001      	b.n	8002ee0 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_1; /* 1WS */
 8002edc:	2301      	movs	r3, #1
 8002ede:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002ee0:	4b0b      	ldr	r3, [pc, #44]	; (8002f10 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	f023 020f 	bic.w	r2, r3, #15
 8002ee8:	4909      	ldr	r1, [pc, #36]	; (8002f10 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 8002eea:	693b      	ldr	r3, [r7, #16]
 8002eec:	4313      	orrs	r3, r2
 8002eee:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
  memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 8002ef0:	4b07      	ldr	r3, [pc, #28]	; (8002f10 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	f003 030f 	and.w	r3, r3, #15
 8002ef8:	693a      	ldr	r2, [r7, #16]
 8002efa:	429a      	cmp	r2, r3
 8002efc:	d001      	beq.n	8002f02 <RCC_SetFlashLatencyFromMSIRange+0xfa>
  {
    return HAL_ERROR;
 8002efe:	2301      	movs	r3, #1
 8002f00:	e000      	b.n	8002f04 <RCC_SetFlashLatencyFromMSIRange+0xfc>
  }

  return HAL_OK;
 8002f02:	2300      	movs	r3, #0
}
 8002f04:	4618      	mov	r0, r3
 8002f06:	3718      	adds	r7, #24
 8002f08:	46bd      	mov	sp, r7
 8002f0a:	bd80      	pop	{r7, pc}
 8002f0c:	46020c00 	.word	0x46020c00
 8002f10:	40022000 	.word	0x40022000

08002f14 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  *
  *         (*) value not defined in all devices.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 8002f14:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002f18:	b0b4      	sub	sp, #208	; 0xd0
 8002f1a:	af00      	add	r7, sp, #0
 8002f1c:	f8c7 00bc 	str.w	r0, [r7, #188]	; 0xbc
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002f20:	2300      	movs	r3, #0
 8002f22:	f887 30cb 	strb.w	r3, [r7, #203]	; 0xcb
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002f26:	2300      	movs	r3, #0
 8002f28:	f887 30ca 	strb.w	r3, [r7, #202]	; 0xca

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002f2c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8002f30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f34:	f002 0401 	and.w	r4, r2, #1
 8002f38:	2500      	movs	r5, #0
 8002f3a:	ea54 0305 	orrs.w	r3, r4, r5
 8002f3e:	d00b      	beq.n	8002f58 <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 8002f40:	4bc4      	ldr	r3, [pc, #784]	; (8003254 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8002f42:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002f46:	f023 0103 	bic.w	r1, r3, #3
 8002f4a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8002f4e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002f50:	4ac0      	ldr	r2, [pc, #768]	; (8003254 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8002f52:	430b      	orrs	r3, r1
 8002f54:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
    __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
  }
#endif /* USART2 */

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002f58:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8002f5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f60:	f002 0804 	and.w	r8, r2, #4
 8002f64:	f04f 0900 	mov.w	r9, #0
 8002f68:	ea58 0309 	orrs.w	r3, r8, r9
 8002f6c:	d00b      	beq.n	8002f86 <HAL_RCCEx_PeriphCLKConfig+0x72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 8002f6e:	4bb9      	ldr	r3, [pc, #740]	; (8003254 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8002f70:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002f74:	f023 0130 	bic.w	r1, r3, #48	; 0x30
 8002f78:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8002f7c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f7e:	4ab5      	ldr	r2, [pc, #724]	; (8003254 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8002f80:	430b      	orrs	r3, r1
 8002f82:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
  }

  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002f86:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8002f8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f8e:	f002 0a08 	and.w	sl, r2, #8
 8002f92:	f04f 0b00 	mov.w	fp, #0
 8002f96:	ea5a 030b 	orrs.w	r3, sl, fp
 8002f9a:	d00b      	beq.n	8002fb4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 8002f9c:	4bad      	ldr	r3, [pc, #692]	; (8003254 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8002f9e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002fa2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002fa6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8002faa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002fac:	4aa9      	ldr	r2, [pc, #676]	; (8003254 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8002fae:	430b      	orrs	r3, r1
 8002fb0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
  }

  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002fb4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8002fb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002fbc:	f002 0310 	and.w	r3, r2, #16
 8002fc0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002fc4:	2300      	movs	r3, #0
 8002fc6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002fca:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	; 0xb0
 8002fce:	460b      	mov	r3, r1
 8002fd0:	4313      	orrs	r3, r2
 8002fd2:	d00b      	beq.n	8002fec <HAL_RCCEx_PeriphCLKConfig+0xd8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 8002fd4:	4b9f      	ldr	r3, [pc, #636]	; (8003254 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8002fd6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002fda:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8002fde:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8002fe2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002fe4:	4a9b      	ldr	r2, [pc, #620]	; (8003254 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8002fe6:	430b      	orrs	r3, r1
 8002fe8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
    __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
  }
#endif /* USART6 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002fec:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8002ff0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ff4:	f002 0320 	and.w	r3, r2, #32
 8002ff8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8002ffc:	2300      	movs	r3, #0
 8002ffe:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8003002:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8003006:	460b      	mov	r3, r1
 8003008:	4313      	orrs	r3, r2
 800300a:	d00b      	beq.n	8003024 <HAL_RCCEx_PeriphCLKConfig+0x110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 800300c:	4b91      	ldr	r3, [pc, #580]	; (8003254 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800300e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003012:	f023 0107 	bic.w	r1, r3, #7
 8003016:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800301a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800301c:	4a8d      	ldr	r2, [pc, #564]	; (8003254 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800301e:	430b      	orrs	r3, r1
 8003020:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003024:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8003028:	e9d3 2300 	ldrd	r2, r3, [r3]
 800302c:	f002 0340 	and.w	r3, r2, #64	; 0x40
 8003030:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8003034:	2300      	movs	r3, #0
 8003036:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800303a:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	; 0xa0
 800303e:	460b      	mov	r3, r1
 8003040:	4313      	orrs	r3, r2
 8003042:	d00b      	beq.n	800305c <HAL_RCCEx_PeriphCLKConfig+0x148>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 8003044:	4b83      	ldr	r3, [pc, #524]	; (8003254 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8003046:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800304a:	f423 6140 	bic.w	r1, r3, #3072	; 0xc00
 800304e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8003052:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003054:	4a7f      	ldr	r2, [pc, #508]	; (8003254 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8003056:	430b      	orrs	r3, r1
 8003058:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800305c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8003060:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003064:	f002 0380 	and.w	r3, r2, #128	; 0x80
 8003068:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800306c:	2300      	movs	r3, #0
 800306e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8003072:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	; 0x98
 8003076:	460b      	mov	r3, r1
 8003078:	4313      	orrs	r3, r2
 800307a:	d00b      	beq.n	8003094 <HAL_RCCEx_PeriphCLKConfig+0x180>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 800307c:	4b75      	ldr	r3, [pc, #468]	; (8003254 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800307e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003082:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003086:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800308a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800308c:	4a71      	ldr	r2, [pc, #452]	; (8003254 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800308e:	430b      	orrs	r3, r1
 8003090:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003094:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8003098:	e9d3 2300 	ldrd	r2, r3, [r3]
 800309c:	f402 7380 	and.w	r3, r2, #256	; 0x100
 80030a0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80030a4:	2300      	movs	r3, #0
 80030a6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80030aa:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	; 0x90
 80030ae:	460b      	mov	r3, r1
 80030b0:	4313      	orrs	r3, r2
 80030b2:	d00b      	beq.n	80030cc <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 80030b4:	4b67      	ldr	r3, [pc, #412]	; (8003254 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80030b6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80030ba:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80030be:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80030c2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80030c4:	4a63      	ldr	r2, [pc, #396]	; (8003254 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80030c6:	430b      	orrs	r3, r1
 80030c8:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
  }

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80030cc:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80030d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030d4:	f402 0380 	and.w	r3, r2, #4194304	; 0x400000
 80030d8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80030dc:	2300      	movs	r3, #0
 80030de:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 80030e2:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	; 0x88
 80030e6:	460b      	mov	r3, r1
 80030e8:	4313      	orrs	r3, r2
 80030ea:	d00b      	beq.n	8003104 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(pPeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
 80030ec:	4b59      	ldr	r3, [pc, #356]	; (8003254 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80030ee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80030f2:	f423 4140 	bic.w	r1, r3, #49152	; 0xc000
 80030f6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80030fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80030fc:	4a55      	ldr	r2, [pc, #340]	; (8003254 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80030fe:	430b      	orrs	r3, r1
 8003100:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
    __HAL_RCC_I2C6_CONFIG(pPeriphClkInit->I2c6ClockSelection);
  }
#endif /* I2C6 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003104:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8003108:	e9d3 2300 	ldrd	r2, r3, [r3]
 800310c:	f402 7300 	and.w	r3, r2, #512	; 0x200
 8003110:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8003114:	2300      	movs	r3, #0
 8003116:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800311a:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	; 0x80
 800311e:	460b      	mov	r3, r1
 8003120:	4313      	orrs	r3, r2
 8003122:	d00b      	beq.n	800313c <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 8003124:	4b4b      	ldr	r3, [pc, #300]	; (8003254 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8003126:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800312a:	f423 6140 	bic.w	r1, r3, #3072	; 0xc00
 800312e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8003132:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003134:	4a47      	ldr	r2, [pc, #284]	; (8003254 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8003136:	430b      	orrs	r3, r1
 8003138:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800313c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8003140:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003144:	f402 6380 	and.w	r3, r2, #1024	; 0x400
 8003148:	67bb      	str	r3, [r7, #120]	; 0x78
 800314a:	2300      	movs	r3, #0
 800314c:	67fb      	str	r3, [r7, #124]	; 0x7c
 800314e:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	; 0x78
 8003152:	460b      	mov	r3, r1
 8003154:	4313      	orrs	r3, r2
 8003156:	d00b      	beq.n	8003170 <HAL_RCCEx_PeriphCLKConfig+0x25c>
  {
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 8003158:	4b3e      	ldr	r3, [pc, #248]	; (8003254 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800315a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800315e:	f423 2140 	bic.w	r1, r3, #786432	; 0xc0000
 8003162:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8003166:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003168:	4a3a      	ldr	r2, [pc, #232]	; (8003254 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800316a:	430b      	orrs	r3, r1
 800316c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
  }

  /*-------------------------- LPTIM34 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM34) == (RCC_PERIPHCLK_LPTIM34))
 8003170:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8003174:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003178:	f402 6300 	and.w	r3, r2, #2048	; 0x800
 800317c:	673b      	str	r3, [r7, #112]	; 0x70
 800317e:	2300      	movs	r3, #0
 8003180:	677b      	str	r3, [r7, #116]	; 0x74
 8003182:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	; 0x70
 8003186:	460b      	mov	r3, r1
 8003188:	4313      	orrs	r3, r2
 800318a:	d00b      	beq.n	80031a4 <HAL_RCCEx_PeriphCLKConfig+0x290>
  {
    assert_param(IS_RCC_LPTIM34CLK(pPeriphClkInit->Lptim34ClockSelection));
    __HAL_RCC_LPTIM34_CONFIG(pPeriphClkInit->Lptim34ClockSelection);
 800318c:	4b31      	ldr	r3, [pc, #196]	; (8003254 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800318e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003192:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003196:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800319a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800319c:	4a2d      	ldr	r2, [pc, #180]	; (8003254 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800319e:	430b      	orrs	r3, r1
 80031a0:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80031a4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80031a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031ac:	f402 5300 	and.w	r3, r2, #8192	; 0x2000
 80031b0:	66bb      	str	r3, [r7, #104]	; 0x68
 80031b2:	2300      	movs	r3, #0
 80031b4:	66fb      	str	r3, [r7, #108]	; 0x6c
 80031b6:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	; 0x68
 80031ba:	460b      	mov	r3, r1
 80031bc:	4313      	orrs	r3, r2
 80031be:	d04f      	beq.n	8003260 <HAL_RCCEx_PeriphCLKConfig+0x34c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(pPeriphClkInit->Sai1ClockSelection));

    switch (pPeriphClkInit->Sai1ClockSelection)
 80031c0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80031c4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80031c8:	2b80      	cmp	r3, #128	; 0x80
 80031ca:	d02d      	beq.n	8003228 <HAL_RCCEx_PeriphCLKConfig+0x314>
 80031cc:	2b80      	cmp	r3, #128	; 0x80
 80031ce:	d827      	bhi.n	8003220 <HAL_RCCEx_PeriphCLKConfig+0x30c>
 80031d0:	2b60      	cmp	r3, #96	; 0x60
 80031d2:	d02b      	beq.n	800322c <HAL_RCCEx_PeriphCLKConfig+0x318>
 80031d4:	2b60      	cmp	r3, #96	; 0x60
 80031d6:	d823      	bhi.n	8003220 <HAL_RCCEx_PeriphCLKConfig+0x30c>
 80031d8:	2b40      	cmp	r3, #64	; 0x40
 80031da:	d006      	beq.n	80031ea <HAL_RCCEx_PeriphCLKConfig+0x2d6>
 80031dc:	2b40      	cmp	r3, #64	; 0x40
 80031de:	d81f      	bhi.n	8003220 <HAL_RCCEx_PeriphCLKConfig+0x30c>
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d009      	beq.n	80031f8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
 80031e4:	2b20      	cmp	r3, #32
 80031e6:	d011      	beq.n	800320c <HAL_RCCEx_PeriphCLKConfig+0x2f8>
 80031e8:	e01a      	b.n	8003220 <HAL_RCCEx_PeriphCLKConfig+0x30c>
    {
      case RCC_SAI1CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80031ea:	4b1a      	ldr	r3, [pc, #104]	; (8003254 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80031ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031ee:	4a19      	ldr	r2, [pc, #100]	; (8003254 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80031f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80031f4:	6293      	str	r3, [r2, #40]	; 0x28
        /* SAI1 clock source config set later after clock selection check */
        break;
 80031f6:	e01a      	b.n	800322e <HAL_RCCEx_PeriphCLKConfig+0x31a>

      case RCC_SAI1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for SAI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80031f8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80031fc:	3308      	adds	r3, #8
 80031fe:	4618      	mov	r0, r3
 8003200:	f002 f8cc 	bl	800539c <RCCEx_PLL2_Config>
 8003204:	4603      	mov	r3, r0
 8003206:	f887 30cb 	strb.w	r3, [r7, #203]	; 0xcb
        /* SAI1 clock source config set later after clock selection check */
        break;
 800320a:	e010      	b.n	800322e <HAL_RCCEx_PeriphCLKConfig+0x31a>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        /* PLL3 P input clock, parameters M, N & P configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800320c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8003210:	332c      	adds	r3, #44	; 0x2c
 8003212:	4618      	mov	r0, r3
 8003214:	f002 f95a 	bl	80054cc <RCCEx_PLL3_Config>
 8003218:	4603      	mov	r3, r0
 800321a:	f887 30cb 	strb.w	r3, [r7, #203]	; 0xcb
        /* SAI1 clock source config set later after clock selection check */
        break;
 800321e:	e006      	b.n	800322e <HAL_RCCEx_PeriphCLKConfig+0x31a>
      case RCC_SAI1CLKSOURCE_HSI:      /* HSI is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003220:	2301      	movs	r3, #1
 8003222:	f887 30cb 	strb.w	r3, [r7, #203]	; 0xcb
        break;
 8003226:	e002      	b.n	800322e <HAL_RCCEx_PeriphCLKConfig+0x31a>
        break;
 8003228:	bf00      	nop
 800322a:	e000      	b.n	800322e <HAL_RCCEx_PeriphCLKConfig+0x31a>
        break;
 800322c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800322e:	f897 30cb 	ldrb.w	r3, [r7, #203]	; 0xcb
 8003232:	2b00      	cmp	r3, #0
 8003234:	d110      	bne.n	8003258 <HAL_RCCEx_PeriphCLKConfig+0x344>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
 8003236:	4b07      	ldr	r3, [pc, #28]	; (8003254 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8003238:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800323c:	f023 01e0 	bic.w	r1, r3, #224	; 0xe0
 8003240:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8003244:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003248:	4a02      	ldr	r2, [pc, #8]	; (8003254 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800324a:	430b      	orrs	r3, r1
 800324c:	f8c2 30e4 	str.w	r3, [r2, #228]	; 0xe4
 8003250:	e006      	b.n	8003260 <HAL_RCCEx_PeriphCLKConfig+0x34c>
 8003252:	bf00      	nop
 8003254:	46020c00 	.word	0x46020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003258:	f897 30cb 	ldrb.w	r3, [r7, #203]	; 0xcb
 800325c:	f887 30ca 	strb.w	r3, [r7, #202]	; 0xca
    }
  }
#endif /* SAI2 */

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 8003260:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8003264:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003268:	f402 4300 	and.w	r3, r2, #32768	; 0x8000
 800326c:	663b      	str	r3, [r7, #96]	; 0x60
 800326e:	2300      	movs	r3, #0
 8003270:	667b      	str	r3, [r7, #100]	; 0x64
 8003272:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	; 0x60
 8003276:	460b      	mov	r3, r1
 8003278:	4313      	orrs	r3, r2
 800327a:	d046      	beq.n	800330a <HAL_RCCEx_PeriphCLKConfig+0x3f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 800327c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8003280:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003284:	f5b3 4fa0 	cmp.w	r3, #20480	; 0x5000
 8003288:	d028      	beq.n	80032dc <HAL_RCCEx_PeriphCLKConfig+0x3c8>
 800328a:	f5b3 4fa0 	cmp.w	r3, #20480	; 0x5000
 800328e:	d821      	bhi.n	80032d4 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 8003290:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003294:	d022      	beq.n	80032dc <HAL_RCCEx_PeriphCLKConfig+0x3c8>
 8003296:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800329a:	d81b      	bhi.n	80032d4 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 800329c:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80032a0:	d01c      	beq.n	80032dc <HAL_RCCEx_PeriphCLKConfig+0x3c8>
 80032a2:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80032a6:	d815      	bhi.n	80032d4 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 80032a8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80032ac:	d008      	beq.n	80032c0 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
 80032ae:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80032b2:	d80f      	bhi.n	80032d4 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d011      	beq.n	80032dc <HAL_RCCEx_PeriphCLKConfig+0x3c8>
 80032b8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80032bc:	d00e      	beq.n	80032dc <HAL_RCCEx_PeriphCLKConfig+0x3c8>
 80032be:	e009      	b.n	80032d4 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
    {
      case RCC_ADCDACCLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P, & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80032c0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80032c4:	3308      	adds	r3, #8
 80032c6:	4618      	mov	r0, r3
 80032c8:	f002 f868 	bl	800539c <RCCEx_PLL2_Config>
 80032cc:	4603      	mov	r3, r0
 80032ce:	f887 30cb 	strb.w	r3, [r7, #203]	; 0xcb
        break;
 80032d2:	e004      	b.n	80032de <HAL_RCCEx_PeriphCLKConfig+0x3ca>
      case RCC_ADCDACCLKSOURCE_HSE:
      case RCC_ADCDACCLKSOURCE_HSI:
      case RCC_ADCDACCLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 80032d4:	2301      	movs	r3, #1
 80032d6:	f887 30cb 	strb.w	r3, [r7, #203]	; 0xcb
        break;
 80032da:	e000      	b.n	80032de <HAL_RCCEx_PeriphCLKConfig+0x3ca>
        break;
 80032dc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80032de:	f897 30cb 	ldrb.w	r3, [r7, #203]	; 0xcb
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d10d      	bne.n	8003302 <HAL_RCCEx_PeriphCLKConfig+0x3ee>
    {
      /* Configure the ADC1 interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 80032e6:	4bb6      	ldr	r3, [pc, #728]	; (80035c0 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 80032e8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80032ec:	f423 41e0 	bic.w	r1, r3, #28672	; 0x7000
 80032f0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80032f4:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80032f8:	4ab1      	ldr	r2, [pc, #708]	; (80035c0 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 80032fa:	430b      	orrs	r3, r1
 80032fc:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8003300:	e003      	b.n	800330a <HAL_RCCEx_PeriphCLKConfig+0x3f6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003302:	f897 30cb 	ldrb.w	r3, [r7, #203]	; 0xcb
 8003306:	f887 30ca 	strb.w	r3, [r7, #202]	; 0xca
    }
  }

  /*-------------------------- MDF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_MDF1) == RCC_PERIPHCLK_MDF1)
 800330a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800330e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003312:	f402 3380 	and.w	r3, r2, #65536	; 0x10000
 8003316:	65bb      	str	r3, [r7, #88]	; 0x58
 8003318:	2300      	movs	r3, #0
 800331a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800331c:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	; 0x58
 8003320:	460b      	mov	r3, r1
 8003322:	4313      	orrs	r3, r2
 8003324:	d03e      	beq.n	80033a4 <HAL_RCCEx_PeriphCLKConfig+0x490>
  {
    /* Check the parameters */
    assert_param(IS_RCC_MDF1CLKSOURCE(pPeriphClkInit->Mdf1ClockSelection));

    switch (pPeriphClkInit->Mdf1ClockSelection)
 8003326:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800332a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800332e:	2b04      	cmp	r3, #4
 8003330:	d81d      	bhi.n	800336e <HAL_RCCEx_PeriphCLKConfig+0x45a>
 8003332:	a201      	add	r2, pc, #4	; (adr r2, 8003338 <HAL_RCCEx_PeriphCLKConfig+0x424>)
 8003334:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003338:	08003377 	.word	0x08003377
 800333c:	0800334d 	.word	0x0800334d
 8003340:	0800335b 	.word	0x0800335b
 8003344:	08003377 	.word	0x08003377
 8003348:	08003377 	.word	0x08003377
    {
      case RCC_MDF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800334c:	4b9c      	ldr	r3, [pc, #624]	; (80035c0 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 800334e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003350:	4a9b      	ldr	r2, [pc, #620]	; (80035c0 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 8003352:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003356:	6293      	str	r3, [r2, #40]	; 0x28
        break;
 8003358:	e00e      	b.n	8003378 <HAL_RCCEx_PeriphCLKConfig+0x464>
      case RCC_MDF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800335a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800335e:	332c      	adds	r3, #44	; 0x2c
 8003360:	4618      	mov	r0, r3
 8003362:	f002 f8b3 	bl	80054cc <RCCEx_PLL3_Config>
 8003366:	4603      	mov	r3, r0
 8003368:	f887 30cb 	strb.w	r3, [r7, #203]	; 0xcb
        break;
 800336c:	e004      	b.n	8003378 <HAL_RCCEx_PeriphCLKConfig+0x464>
      case RCC_MDF1CLKSOURCE_PIN:
        break;
      case RCC_MDF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 800336e:	2301      	movs	r3, #1
 8003370:	f887 30cb 	strb.w	r3, [r7, #203]	; 0xcb
        break;
 8003374:	e000      	b.n	8003378 <HAL_RCCEx_PeriphCLKConfig+0x464>
        break;
 8003376:	bf00      	nop
    }
    if (ret == HAL_OK)
 8003378:	f897 30cb 	ldrb.w	r3, [r7, #203]	; 0xcb
 800337c:	2b00      	cmp	r3, #0
 800337e:	d10d      	bne.n	800339c <HAL_RCCEx_PeriphCLKConfig+0x488>
    {
      /* Configure the MDF1 interface clock source */
      __HAL_RCC_MDF1_CONFIG(pPeriphClkInit->Mdf1ClockSelection);
 8003380:	4b8f      	ldr	r3, [pc, #572]	; (80035c0 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 8003382:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 8003386:	f023 0107 	bic.w	r1, r3, #7
 800338a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800338e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003392:	4a8b      	ldr	r2, [pc, #556]	; (80035c0 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 8003394:	430b      	orrs	r3, r1
 8003396:	f8c2 30e4 	str.w	r3, [r2, #228]	; 0xe4
 800339a:	e003      	b.n	80033a4 <HAL_RCCEx_PeriphCLKConfig+0x490>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800339c:	f897 30cb 	ldrb.w	r3, [r7, #203]	; 0xcb
 80033a0:	f887 30ca 	strb.w	r3, [r7, #202]	; 0xca
    }
  }

  /*-------------------------- ADF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADF1) == RCC_PERIPHCLK_ADF1)
 80033a4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80033a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033ac:	f402 3300 	and.w	r3, r2, #131072	; 0x20000
 80033b0:	653b      	str	r3, [r7, #80]	; 0x50
 80033b2:	2300      	movs	r3, #0
 80033b4:	657b      	str	r3, [r7, #84]	; 0x54
 80033b6:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	; 0x50
 80033ba:	460b      	mov	r3, r1
 80033bc:	4313      	orrs	r3, r2
 80033be:	d04a      	beq.n	8003456 <HAL_RCCEx_PeriphCLKConfig+0x542>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADF1CLKSOURCE(pPeriphClkInit->Adf1ClockSelection));
    switch (pPeriphClkInit->Adf1ClockSelection)
 80033c0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80033c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80033c8:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80033cc:	d028      	beq.n	8003420 <HAL_RCCEx_PeriphCLKConfig+0x50c>
 80033ce:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80033d2:	d821      	bhi.n	8003418 <HAL_RCCEx_PeriphCLKConfig+0x504>
 80033d4:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80033d8:	d024      	beq.n	8003424 <HAL_RCCEx_PeriphCLKConfig+0x510>
 80033da:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80033de:	d81b      	bhi.n	8003418 <HAL_RCCEx_PeriphCLKConfig+0x504>
 80033e0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80033e4:	d00e      	beq.n	8003404 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 80033e6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80033ea:	d815      	bhi.n	8003418 <HAL_RCCEx_PeriphCLKConfig+0x504>
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d01b      	beq.n	8003428 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80033f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80033f4:	d110      	bne.n	8003418 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      case RCC_ADF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80033f6:	4b72      	ldr	r3, [pc, #456]	; (80035c0 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 80033f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033fa:	4a71      	ldr	r2, [pc, #452]	; (80035c0 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 80033fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003400:	6293      	str	r3, [r2, #40]	; 0x28
        break;
 8003402:	e012      	b.n	800342a <HAL_RCCEx_PeriphCLKConfig+0x516>
      case RCC_ADF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003404:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8003408:	332c      	adds	r3, #44	; 0x2c
 800340a:	4618      	mov	r0, r3
 800340c:	f002 f85e 	bl	80054cc <RCCEx_PLL3_Config>
 8003410:	4603      	mov	r3, r0
 8003412:	f887 30cb 	strb.w	r3, [r7, #203]	; 0xcb
        break;
 8003416:	e008      	b.n	800342a <HAL_RCCEx_PeriphCLKConfig+0x516>
      case RCC_ADF1CLKSOURCE_PIN:
        break;
      case RCC_ADF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8003418:	2301      	movs	r3, #1
 800341a:	f887 30cb 	strb.w	r3, [r7, #203]	; 0xcb
        break;
 800341e:	e004      	b.n	800342a <HAL_RCCEx_PeriphCLKConfig+0x516>
        break;
 8003420:	bf00      	nop
 8003422:	e002      	b.n	800342a <HAL_RCCEx_PeriphCLKConfig+0x516>
        break;
 8003424:	bf00      	nop
 8003426:	e000      	b.n	800342a <HAL_RCCEx_PeriphCLKConfig+0x516>
        break;
 8003428:	bf00      	nop
    }
    if (ret == HAL_OK)
 800342a:	f897 30cb 	ldrb.w	r3, [r7, #203]	; 0xcb
 800342e:	2b00      	cmp	r3, #0
 8003430:	d10d      	bne.n	800344e <HAL_RCCEx_PeriphCLKConfig+0x53a>
    {
      /* Configure the ADF1 interface clock source */
      __HAL_RCC_ADF1_CONFIG(pPeriphClkInit->Adf1ClockSelection);
 8003432:	4b63      	ldr	r3, [pc, #396]	; (80035c0 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 8003434:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003438:	f423 21e0 	bic.w	r1, r3, #458752	; 0x70000
 800343c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8003440:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003444:	4a5e      	ldr	r2, [pc, #376]	; (80035c0 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 8003446:	430b      	orrs	r3, r1
 8003448:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 800344c:	e003      	b.n	8003456 <HAL_RCCEx_PeriphCLKConfig+0x542>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800344e:	f897 30cb 	ldrb.w	r3, [r7, #203]	; 0xcb
 8003452:	f887 30ca 	strb.w	r3, [r7, #202]	; 0xca
    }
  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((pPeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003456:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800345a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800345e:	f402 2380 	and.w	r3, r2, #262144	; 0x40000
 8003462:	64bb      	str	r3, [r7, #72]	; 0x48
 8003464:	2300      	movs	r3, #0
 8003466:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003468:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	; 0x48
 800346c:	460b      	mov	r3, r1
 800346e:	4313      	orrs	r3, r2
 8003470:	f000 80ba 	beq.w	80035e8 <HAL_RCCEx_PeriphCLKConfig+0x6d4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003474:	2300      	movs	r3, #0
 8003476:	f887 30c9 	strb.w	r3, [r7, #201]	; 0xc9
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));
    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800347a:	4b51      	ldr	r3, [pc, #324]	; (80035c0 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 800347c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003480:	f003 0304 	and.w	r3, r3, #4
 8003484:	2b00      	cmp	r3, #0
 8003486:	d113      	bne.n	80034b0 <HAL_RCCEx_PeriphCLKConfig+0x59c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003488:	4b4d      	ldr	r3, [pc, #308]	; (80035c0 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 800348a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800348e:	4a4c      	ldr	r2, [pc, #304]	; (80035c0 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 8003490:	f043 0304 	orr.w	r3, r3, #4
 8003494:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
 8003498:	4b49      	ldr	r3, [pc, #292]	; (80035c0 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 800349a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800349e:	f003 0304 	and.w	r3, r3, #4
 80034a2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80034a6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
      pwrclkchanged = SET;
 80034aa:	2301      	movs	r3, #1
 80034ac:	f887 30c9 	strb.w	r3, [r7, #201]	; 0xc9
    }
    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 80034b0:	4b44      	ldr	r3, [pc, #272]	; (80035c4 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 80034b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034b4:	4a43      	ldr	r2, [pc, #268]	; (80035c4 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 80034b6:	f043 0301 	orr.w	r3, r3, #1
 80034ba:	6293      	str	r3, [r2, #40]	; 0x28

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80034bc:	f7fd febe 	bl	800123c <HAL_GetTick>
 80034c0:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80034c4:	e00b      	b.n	80034de <HAL_RCCEx_PeriphCLKConfig+0x5ca>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80034c6:	f7fd feb9 	bl	800123c <HAL_GetTick>
 80034ca:	4602      	mov	r2, r0
 80034cc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80034d0:	1ad3      	subs	r3, r2, r3
 80034d2:	2b02      	cmp	r3, #2
 80034d4:	d903      	bls.n	80034de <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      {
        ret = HAL_TIMEOUT;
 80034d6:	2303      	movs	r3, #3
 80034d8:	f887 30cb 	strb.w	r3, [r7, #203]	; 0xcb
        break;
 80034dc:	e005      	b.n	80034ea <HAL_RCCEx_PeriphCLKConfig+0x5d6>
    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80034de:	4b39      	ldr	r3, [pc, #228]	; (80035c4 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 80034e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034e2:	f003 0301 	and.w	r3, r3, #1
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d0ed      	beq.n	80034c6 <HAL_RCCEx_PeriphCLKConfig+0x5b2>
      }
    }

    if (ret == HAL_OK)
 80034ea:	f897 30cb 	ldrb.w	r3, [r7, #203]	; 0xcb
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d16a      	bne.n	80035c8 <HAL_RCCEx_PeriphCLKConfig+0x6b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80034f2:	4b33      	ldr	r3, [pc, #204]	; (80035c0 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 80034f4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80034f8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80034fc:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 8003500:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8003504:	2b00      	cmp	r3, #0
 8003506:	d023      	beq.n	8003550 <HAL_RCCEx_PeriphCLKConfig+0x63c>
 8003508:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800350c:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 8003510:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8003514:	4293      	cmp	r3, r2
 8003516:	d01b      	beq.n	8003550 <HAL_RCCEx_PeriphCLKConfig+0x63c>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003518:	4b29      	ldr	r3, [pc, #164]	; (80035c0 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 800351a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800351e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003522:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003526:	4b26      	ldr	r3, [pc, #152]	; (80035c0 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 8003528:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800352c:	4a24      	ldr	r2, [pc, #144]	; (80035c0 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 800352e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003532:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003536:	4b22      	ldr	r3, [pc, #136]	; (80035c0 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 8003538:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800353c:	4a20      	ldr	r2, [pc, #128]	; (80035c0 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 800353e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003542:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003546:	4a1e      	ldr	r2, [pc, #120]	; (80035c0 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 8003548:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800354c:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003550:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8003554:	f003 0301 	and.w	r3, r3, #1
 8003558:	2b00      	cmp	r3, #0
 800355a:	d019      	beq.n	8003590 <HAL_RCCEx_PeriphCLKConfig+0x67c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800355c:	f7fd fe6e 	bl	800123c <HAL_GetTick>
 8003560:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003564:	e00d      	b.n	8003582 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003566:	f7fd fe69 	bl	800123c <HAL_GetTick>
 800356a:	4602      	mov	r2, r0
 800356c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003570:	1ad2      	subs	r2, r2, r3
 8003572:	f241 3388 	movw	r3, #5000	; 0x1388
 8003576:	429a      	cmp	r2, r3
 8003578:	d903      	bls.n	8003582 <HAL_RCCEx_PeriphCLKConfig+0x66e>
          {
            ret = HAL_TIMEOUT;
 800357a:	2303      	movs	r3, #3
 800357c:	f887 30cb 	strb.w	r3, [r7, #203]	; 0xcb
            break;
 8003580:	e006      	b.n	8003590 <HAL_RCCEx_PeriphCLKConfig+0x67c>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003582:	4b0f      	ldr	r3, [pc, #60]	; (80035c0 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 8003584:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8003588:	f003 0302 	and.w	r3, r3, #2
 800358c:	2b00      	cmp	r3, #0
 800358e:	d0ea      	beq.n	8003566 <HAL_RCCEx_PeriphCLKConfig+0x652>
          }
        }
      }

      if (ret == HAL_OK)
 8003590:	f897 30cb 	ldrb.w	r3, [r7, #203]	; 0xcb
 8003594:	2b00      	cmp	r3, #0
 8003596:	d10d      	bne.n	80035b4 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 8003598:	4b09      	ldr	r3, [pc, #36]	; (80035c0 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 800359a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800359e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80035a2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80035a6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 80035aa:	4a05      	ldr	r2, [pc, #20]	; (80035c0 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 80035ac:	430b      	orrs	r3, r1
 80035ae:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 80035b2:	e00d      	b.n	80035d0 <HAL_RCCEx_PeriphCLKConfig+0x6bc>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80035b4:	f897 30cb 	ldrb.w	r3, [r7, #203]	; 0xcb
 80035b8:	f887 30ca 	strb.w	r3, [r7, #202]	; 0xca
 80035bc:	e008      	b.n	80035d0 <HAL_RCCEx_PeriphCLKConfig+0x6bc>
 80035be:	bf00      	nop
 80035c0:	46020c00 	.word	0x46020c00
 80035c4:	46020800 	.word	0x46020800
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80035c8:	f897 30cb 	ldrb.w	r3, [r7, #203]	; 0xcb
 80035cc:	f887 30ca 	strb.w	r3, [r7, #202]	; 0xca
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80035d0:	f897 30c9 	ldrb.w	r3, [r7, #201]	; 0xc9
 80035d4:	2b01      	cmp	r3, #1
 80035d6:	d107      	bne.n	80035e8 <HAL_RCCEx_PeriphCLKConfig+0x6d4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80035d8:	4bc0      	ldr	r3, [pc, #768]	; (80038dc <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 80035da:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80035de:	4abf      	ldr	r2, [pc, #764]	; (80038dc <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 80035e0:	f023 0304 	bic.w	r3, r3, #4
 80035e4:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
    }
  }

  /*-------------------------------------- ICLK Configuration -----------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ICLK) == RCC_PERIPHCLK_ICLK)
 80035e8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80035ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035f0:	f402 1380 	and.w	r3, r2, #1048576	; 0x100000
 80035f4:	643b      	str	r3, [r7, #64]	; 0x40
 80035f6:	2300      	movs	r3, #0
 80035f8:	647b      	str	r3, [r7, #68]	; 0x44
 80035fa:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	; 0x40
 80035fe:	460b      	mov	r3, r1
 8003600:	4313      	orrs	r3, r2
 8003602:	d042      	beq.n	800368a <HAL_RCCEx_PeriphCLKConfig+0x776>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ICLKCLKSOURCE(pPeriphClkInit->IclkClockSelection));

    switch (pPeriphClkInit->IclkClockSelection)
 8003604:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8003608:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800360c:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8003610:	d022      	beq.n	8003658 <HAL_RCCEx_PeriphCLKConfig+0x744>
 8003612:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8003616:	d81b      	bhi.n	8003650 <HAL_RCCEx_PeriphCLKConfig+0x73c>
 8003618:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800361c:	d011      	beq.n	8003642 <HAL_RCCEx_PeriphCLKConfig+0x72e>
 800361e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003622:	d815      	bhi.n	8003650 <HAL_RCCEx_PeriphCLKConfig+0x73c>
 8003624:	2b00      	cmp	r3, #0
 8003626:	d019      	beq.n	800365c <HAL_RCCEx_PeriphCLKConfig+0x748>
 8003628:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800362c:	d110      	bne.n	8003650 <HAL_RCCEx_PeriphCLKConfig+0x73c>
    {
      case RCC_ICLK_CLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P,Q & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800362e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8003632:	3308      	adds	r3, #8
 8003634:	4618      	mov	r0, r3
 8003636:	f001 feb1 	bl	800539c <RCCEx_PLL2_Config>
 800363a:	4603      	mov	r3, r0
 800363c:	f887 30cb 	strb.w	r3, [r7, #203]	; 0xcb
        break;
 8003640:	e00d      	b.n	800365e <HAL_RCCEx_PeriphCLKConfig+0x74a>
      case RCC_ICLK_CLKSOURCE_PLL1:
        /* Enable ICLK Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003642:	4ba6      	ldr	r3, [pc, #664]	; (80038dc <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8003644:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003646:	4aa5      	ldr	r2, [pc, #660]	; (80038dc <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8003648:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800364c:	6293      	str	r3, [r2, #40]	; 0x28
        break;
 800364e:	e006      	b.n	800365e <HAL_RCCEx_PeriphCLKConfig+0x74a>
      case RCC_ICLK_CLKSOURCE_HSI48:
        break;
      case RCC_ICLK_CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8003650:	2301      	movs	r3, #1
 8003652:	f887 30cb 	strb.w	r3, [r7, #203]	; 0xcb
        break;
 8003656:	e002      	b.n	800365e <HAL_RCCEx_PeriphCLKConfig+0x74a>
        break;
 8003658:	bf00      	nop
 800365a:	e000      	b.n	800365e <HAL_RCCEx_PeriphCLKConfig+0x74a>
        break;
 800365c:	bf00      	nop
    }
    if (ret == HAL_OK)
 800365e:	f897 30cb 	ldrb.w	r3, [r7, #203]	; 0xcb
 8003662:	2b00      	cmp	r3, #0
 8003664:	d10d      	bne.n	8003682 <HAL_RCCEx_PeriphCLKConfig+0x76e>
    {
      /* Configure the CLK48 source */
      __HAL_RCC_CLK48_CONFIG(pPeriphClkInit->IclkClockSelection);
 8003666:	4b9d      	ldr	r3, [pc, #628]	; (80038dc <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8003668:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800366c:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 8003670:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8003674:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003678:	4a98      	ldr	r2, [pc, #608]	; (80038dc <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 800367a:	430b      	orrs	r3, r1
 800367c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8003680:	e003      	b.n	800368a <HAL_RCCEx_PeriphCLKConfig+0x776>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003682:	f897 30cb 	ldrb.w	r3, [r7, #203]	; 0xcb
 8003686:	f887 30ca 	strb.w	r3, [r7, #202]	; 0xca
    }
  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800368a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800368e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003692:	f402 2300 	and.w	r3, r2, #524288	; 0x80000
 8003696:	63bb      	str	r3, [r7, #56]	; 0x38
 8003698:	2300      	movs	r3, #0
 800369a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800369c:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	; 0x38
 80036a0:	460b      	mov	r3, r1
 80036a2:	4313      	orrs	r3, r2
 80036a4:	d02d      	beq.n	8003702 <HAL_RCCEx_PeriphCLKConfig+0x7ee>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 80036a6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80036aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036ae:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80036b2:	d00b      	beq.n	80036cc <HAL_RCCEx_PeriphCLKConfig+0x7b8>
 80036b4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80036b8:	d804      	bhi.n	80036c4 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d008      	beq.n	80036d0 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
 80036be:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80036c2:	d007      	beq.n	80036d4 <HAL_RCCEx_PeriphCLKConfig+0x7c0>
      case RCC_RNGCLKSOURCE_HSI48:
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;
      default:
        ret = HAL_ERROR;
 80036c4:	2301      	movs	r3, #1
 80036c6:	f887 30cb 	strb.w	r3, [r7, #203]	; 0xcb
        break;
 80036ca:	e004      	b.n	80036d6 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
        break;
 80036cc:	bf00      	nop
 80036ce:	e002      	b.n	80036d6 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
        break;
 80036d0:	bf00      	nop
 80036d2:	e000      	b.n	80036d6 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
        break;
 80036d4:	bf00      	nop
    }
    if (ret == HAL_OK)
 80036d6:	f897 30cb 	ldrb.w	r3, [r7, #203]	; 0xcb
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d10d      	bne.n	80036fa <HAL_RCCEx_PeriphCLKConfig+0x7e6>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 80036de:	4b7f      	ldr	r3, [pc, #508]	; (80038dc <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 80036e0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 80036e4:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80036e8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80036ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036f0:	4a7a      	ldr	r2, [pc, #488]	; (80038dc <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 80036f2:	430b      	orrs	r3, r1
 80036f4:	f8c2 30e4 	str.w	r3, [r2, #228]	; 0xe4
 80036f8:	e003      	b.n	8003702 <HAL_RCCEx_PeriphCLKConfig+0x7ee>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80036fa:	f897 30cb 	ldrb.w	r3, [r7, #203]	; 0xcb
 80036fe:	f887 30ca 	strb.w	r3, [r7, #202]	; 0xca
    __HAL_RCC_SAES_CONFIG(pPeriphClkInit->SaesClockSelection);
  }
#endif /* SAES */

  /*-------------------------- SDMMC1/2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == (RCC_PERIPHCLK_SDMMC))
 8003702:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8003706:	e9d3 2300 	ldrd	r2, r3, [r3]
 800370a:	f402 1300 	and.w	r3, r2, #2097152	; 0x200000
 800370e:	633b      	str	r3, [r7, #48]	; 0x30
 8003710:	2300      	movs	r3, #0
 8003712:	637b      	str	r3, [r7, #52]	; 0x34
 8003714:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	; 0x30
 8003718:	460b      	mov	r3, r1
 800371a:	4313      	orrs	r3, r2
 800371c:	d019      	beq.n	8003752 <HAL_RCCEx_PeriphCLKConfig+0x83e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMCCLKSOURCE(pPeriphClkInit->SdmmcClockSelection));

    if (pPeriphClkInit->SdmmcClockSelection == RCC_SDMMCCLKSOURCE_PLL1)
 800371e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8003722:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003726:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800372a:	d105      	bne.n	8003738 <HAL_RCCEx_PeriphCLKConfig+0x824>
    {
      /* Enable PLL1 P CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800372c:	4b6b      	ldr	r3, [pc, #428]	; (80038dc <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 800372e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003730:	4a6a      	ldr	r2, [pc, #424]	; (80038dc <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8003732:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003736:	6293      	str	r3, [r2, #40]	; 0x28
    }

    /* Configure the SDMMC1/2 clock source */
    __HAL_RCC_SDMMC_CONFIG(pPeriphClkInit->SdmmcClockSelection);
 8003738:	4b68      	ldr	r3, [pc, #416]	; (80038dc <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 800373a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800373e:	f423 4180 	bic.w	r1, r3, #16384	; 0x4000
 8003742:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8003746:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800374a:	4a64      	ldr	r2, [pc, #400]	; (80038dc <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 800374c:	430b      	orrs	r3, r1
 800374e:	f8c2 30e4 	str.w	r3, [r2, #228]	; 0xe4
  }

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 8003752:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8003756:	e9d3 2300 	ldrd	r2, r3, [r3]
 800375a:	f402 0300 	and.w	r3, r2, #8388608	; 0x800000
 800375e:	62bb      	str	r3, [r7, #40]	; 0x28
 8003760:	2300      	movs	r3, #0
 8003762:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003764:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	; 0x28
 8003768:	460b      	mov	r3, r1
 800376a:	4313      	orrs	r3, r2
 800376c:	d00c      	beq.n	8003788 <HAL_RCCEx_PeriphCLKConfig+0x874>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    /* Configure the SPI1 clock source */
    __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 800376e:	4b5b      	ldr	r3, [pc, #364]	; (80038dc <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8003770:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003774:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003778:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800377c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8003780:	4956      	ldr	r1, [pc, #344]	; (80038dc <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8003782:	4313      	orrs	r3, r2
 8003784:	f8c1 30e0 	str.w	r3, [r1, #224]	; 0xe0
  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 8003788:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800378c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003790:	f002 7380 	and.w	r3, r2, #16777216	; 0x1000000
 8003794:	623b      	str	r3, [r7, #32]
 8003796:	2300      	movs	r3, #0
 8003798:	627b      	str	r3, [r7, #36]	; 0x24
 800379a:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800379e:	460b      	mov	r3, r1
 80037a0:	4313      	orrs	r3, r2
 80037a2:	d00c      	beq.n	80037be <HAL_RCCEx_PeriphCLKConfig+0x8aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    /* Configure the SPI2 clock source */
    __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 80037a4:	4b4d      	ldr	r3, [pc, #308]	; (80038dc <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 80037a6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80037aa:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80037ae:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80037b2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80037b6:	4949      	ldr	r1, [pc, #292]	; (80038dc <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 80037b8:	4313      	orrs	r3, r2
 80037ba:	f8c1 30e0 	str.w	r3, [r1, #224]	; 0xe0
  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 80037be:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80037c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037c6:	f002 7300 	and.w	r3, r2, #33554432	; 0x2000000
 80037ca:	61bb      	str	r3, [r7, #24]
 80037cc:	2300      	movs	r3, #0
 80037ce:	61fb      	str	r3, [r7, #28]
 80037d0:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80037d4:	460b      	mov	r3, r1
 80037d6:	4313      	orrs	r3, r2
 80037d8:	d00c      	beq.n	80037f4 <HAL_RCCEx_PeriphCLKConfig+0x8e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    /* Configure the SPI3 clock source */
    __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 80037da:	4b40      	ldr	r3, [pc, #256]	; (80038dc <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 80037dc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80037e0:	f023 0218 	bic.w	r2, r3, #24
 80037e4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80037e8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80037ec:	493b      	ldr	r1, [pc, #236]	; (80038dc <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 80037ee:	4313      	orrs	r3, r2
 80037f0:	f8c1 30e8 	str.w	r3, [r1, #232]	; 0xe8
  }

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80037f4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80037f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037fc:	f002 6380 	and.w	r3, r2, #67108864	; 0x4000000
 8003800:	613b      	str	r3, [r7, #16]
 8003802:	2300      	movs	r3, #0
 8003804:	617b      	str	r3, [r7, #20]
 8003806:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800380a:	460b      	mov	r3, r1
 800380c:	4313      	orrs	r3, r2
 800380e:	d032      	beq.n	8003876 <HAL_RCCEx_PeriphCLKConfig+0x962>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL1)
 8003810:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8003814:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8003818:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800381c:	d105      	bne.n	800382a <HAL_RCCEx_PeriphCLKConfig+0x916>
    {
      /* Enable PLL1 Q CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800381e:	4b2f      	ldr	r3, [pc, #188]	; (80038dc <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8003820:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003822:	4a2e      	ldr	r2, [pc, #184]	; (80038dc <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8003824:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003828:	6293      	str	r3, [r2, #40]	; 0x28
    }
    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL2)
 800382a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800382e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8003832:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8003836:	d108      	bne.n	800384a <HAL_RCCEx_PeriphCLKConfig+0x936>
    {
      /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
      ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003838:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800383c:	3308      	adds	r3, #8
 800383e:	4618      	mov	r0, r3
 8003840:	f001 fdac 	bl	800539c <RCCEx_PLL2_Config>
 8003844:	4603      	mov	r3, r0
 8003846:	f887 30cb 	strb.w	r3, [r7, #203]	; 0xcb
    }
    if (ret == HAL_OK)
 800384a:	f897 30cb 	ldrb.w	r3, [r7, #203]	; 0xcb
 800384e:	2b00      	cmp	r3, #0
 8003850:	d10d      	bne.n	800386e <HAL_RCCEx_PeriphCLKConfig+0x95a>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 8003852:	4b22      	ldr	r3, [pc, #136]	; (80038dc <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8003854:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 8003858:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800385c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8003860:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8003864:	491d      	ldr	r1, [pc, #116]	; (80038dc <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8003866:	4313      	orrs	r3, r2
 8003868:	f8c1 30e4 	str.w	r3, [r1, #228]	; 0xe4
 800386c:	e003      	b.n	8003876 <HAL_RCCEx_PeriphCLKConfig+0x962>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800386e:	f897 30cb 	ldrb.w	r3, [r7, #203]	; 0xcb
 8003872:	f887 30ca 	strb.w	r3, [r7, #202]	; 0xca
    }
  }
#endif /* defined(HSPI1) */

  /*-------------------------- FDCAN1 kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN1) == (RCC_PERIPHCLK_FDCAN1))
 8003876:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800387a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800387e:	f002 6300 	and.w	r3, r2, #134217728	; 0x8000000
 8003882:	60bb      	str	r3, [r7, #8]
 8003884:	2300      	movs	r3, #0
 8003886:	60fb      	str	r3, [r7, #12]
 8003888:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800388c:	460b      	mov	r3, r1
 800388e:	4313      	orrs	r3, r2
 8003890:	d03d      	beq.n	800390e <HAL_RCCEx_PeriphCLKConfig+0x9fa>
  {
    assert_param(IS_RCC_FDCAN1CLK(pPeriphClkInit->Fdcan1ClockSelection));

    switch (pPeriphClkInit->Fdcan1ClockSelection)
 8003892:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8003896:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800389a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800389e:	d00e      	beq.n	80038be <HAL_RCCEx_PeriphCLKConfig+0x9aa>
 80038a0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80038a4:	d815      	bhi.n	80038d2 <HAL_RCCEx_PeriphCLKConfig+0x9be>
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d01a      	beq.n	80038e0 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 80038aa:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80038ae:	d110      	bne.n	80038d2 <HAL_RCCEx_PeriphCLKConfig+0x9be>
      case RCC_FDCAN1CLKSOURCE_HSE:      /* HSE is used as source of FDCAN1 kernel clock*/
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
      case RCC_FDCAN1CLKSOURCE_PLL1:      /* PLL1 is used as clock source for FDCAN1 kernel clock*/
        /* Enable 48M2 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80038b0:	4b0a      	ldr	r3, [pc, #40]	; (80038dc <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 80038b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038b4:	4a09      	ldr	r2, [pc, #36]	; (80038dc <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 80038b6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80038ba:	6293      	str	r3, [r2, #40]	; 0x28
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 80038bc:	e011      	b.n	80038e2 <HAL_RCCEx_PeriphCLKConfig+0x9ce>
      case RCC_FDCAN1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for FDCAN1 kernel clock*/
        /* PLL2 input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80038be:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80038c2:	3308      	adds	r3, #8
 80038c4:	4618      	mov	r0, r3
 80038c6:	f001 fd69 	bl	800539c <RCCEx_PLL2_Config>
 80038ca:	4603      	mov	r3, r0
 80038cc:	f887 30cb 	strb.w	r3, [r7, #203]	; 0xcb
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 80038d0:	e007      	b.n	80038e2 <HAL_RCCEx_PeriphCLKConfig+0x9ce>
      default:
        ret = HAL_ERROR;
 80038d2:	2301      	movs	r3, #1
 80038d4:	f887 30cb 	strb.w	r3, [r7, #203]	; 0xcb
        break;
 80038d8:	e003      	b.n	80038e2 <HAL_RCCEx_PeriphCLKConfig+0x9ce>
 80038da:	bf00      	nop
 80038dc:	46020c00 	.word	0x46020c00
        break;
 80038e0:	bf00      	nop
    }
    if (ret == HAL_OK)
 80038e2:	f897 30cb 	ldrb.w	r3, [r7, #203]	; 0xcb
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d10d      	bne.n	8003906 <HAL_RCCEx_PeriphCLKConfig+0x9f2>
    {
      /* Set the source of FDCAN1 kernel clock*/
      __HAL_RCC_FDCAN1_CONFIG(pPeriphClkInit->Fdcan1ClockSelection);
 80038ea:	4b1a      	ldr	r3, [pc, #104]	; (8003954 <HAL_RCCEx_PeriphCLKConfig+0xa40>)
 80038ec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80038f0:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80038f4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80038f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80038fc:	4915      	ldr	r1, [pc, #84]	; (8003954 <HAL_RCCEx_PeriphCLKConfig+0xa40>)
 80038fe:	4313      	orrs	r3, r2
 8003900:	f8c1 30e0 	str.w	r3, [r1, #224]	; 0xe0
 8003904:	e003      	b.n	800390e <HAL_RCCEx_PeriphCLKConfig+0x9fa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003906:	f897 30cb 	ldrb.w	r3, [r7, #203]	; 0xcb
 800390a:	f887 30ca 	strb.w	r3, [r7, #202]	; 0xca
    }
  }

  /*-------------------------- DAC1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC1) == RCC_PERIPHCLK_DAC1)
 800390e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8003912:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003916:	f002 5380 	and.w	r3, r2, #268435456	; 0x10000000
 800391a:	603b      	str	r3, [r7, #0]
 800391c:	2300      	movs	r3, #0
 800391e:	607b      	str	r3, [r7, #4]
 8003920:	e9d7 1200 	ldrd	r1, r2, [r7]
 8003924:	460b      	mov	r3, r1
 8003926:	4313      	orrs	r3, r2
 8003928:	d00c      	beq.n	8003944 <HAL_RCCEx_PeriphCLKConfig+0xa30>

    /* Check the parameters */
    assert_param(IS_RCC_DAC1CLKSOURCE(pPeriphClkInit->Dac1ClockSelection));

    /* Configure the DAC1 clock source */
    __HAL_RCC_DAC1_CONFIG(pPeriphClkInit->Dac1ClockSelection);
 800392a:	4b0a      	ldr	r3, [pc, #40]	; (8003954 <HAL_RCCEx_PeriphCLKConfig+0xa40>)
 800392c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003930:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8003934:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8003938:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800393c:	4905      	ldr	r1, [pc, #20]	; (8003954 <HAL_RCCEx_PeriphCLKConfig+0xa40>)
 800393e:	4313      	orrs	r3, r2
 8003940:	f8c1 30e8 	str.w	r3, [r1, #232]	; 0xe8
    }
  }

#endif /* defined(USB_OTG_HS) */

  return status;
 8003944:	f897 30ca 	ldrb.w	r3, [r7, #202]	; 0xca
}
 8003948:	4618      	mov	r0, r3
 800394a:	37d0      	adds	r7, #208	; 0xd0
 800394c:	46bd      	mov	sp, r7
 800394e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003952:	bf00      	nop
 8003954:	46020c00 	.word	0x46020c00

08003958 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8003958:	b480      	push	{r7}
 800395a:	b089      	sub	sp, #36	; 0x24
 800395c:	af00      	add	r7, sp, #0
 800395e:	6078      	str	r0, [r7, #4]
  uint32_t pll1n;
  uint32_t pll1fracen;
  float_t fracn1;
  float_t pll1vco;

  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 8003960:	4ba6      	ldr	r3, [pc, #664]	; (8003bfc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8003962:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003964:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003968:	61bb      	str	r3, [r7, #24]
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 800396a:	4ba4      	ldr	r3, [pc, #656]	; (8003bfc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800396c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800396e:	f003 0303 	and.w	r3, r3, #3
 8003972:	617b      	str	r3, [r7, #20]
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 8003974:	4ba1      	ldr	r3, [pc, #644]	; (8003bfc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8003976:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003978:	0a1b      	lsrs	r3, r3, #8
 800397a:	f003 030f 	and.w	r3, r3, #15
 800397e:	3301      	adds	r3, #1
 8003980:	613b      	str	r3, [r7, #16]
  pll1fracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8003982:	4b9e      	ldr	r3, [pc, #632]	; (8003bfc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8003984:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003986:	091b      	lsrs	r3, r3, #4
 8003988:	f003 0301 	and.w	r3, r3, #1
 800398c:	60fb      	str	r3, [r7, #12]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 800398e:	4b9b      	ldr	r3, [pc, #620]	; (8003bfc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8003990:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003992:	08db      	lsrs	r3, r3, #3
 8003994:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003998:	68fa      	ldr	r2, [r7, #12]
 800399a:	fb02 f303 	mul.w	r3, r2, r3
 800399e:	ee07 3a90 	vmov	s15, r3
 80039a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80039a6:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL1FRACR_PLL1FRACN_Pos));

  switch (pll1source)
 80039aa:	697b      	ldr	r3, [r7, #20]
 80039ac:	2b03      	cmp	r3, #3
 80039ae:	d062      	beq.n	8003a76 <HAL_RCCEx_GetPLL1ClockFreq+0x11e>
 80039b0:	697b      	ldr	r3, [r7, #20]
 80039b2:	2b03      	cmp	r3, #3
 80039b4:	f200 8081 	bhi.w	8003aba <HAL_RCCEx_GetPLL1ClockFreq+0x162>
 80039b8:	697b      	ldr	r3, [r7, #20]
 80039ba:	2b01      	cmp	r3, #1
 80039bc:	d024      	beq.n	8003a08 <HAL_RCCEx_GetPLL1ClockFreq+0xb0>
 80039be:	697b      	ldr	r3, [r7, #20]
 80039c0:	2b02      	cmp	r3, #2
 80039c2:	d17a      	bne.n	8003aba <HAL_RCCEx_GetPLL1ClockFreq+0x162>
  {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80039c4:	693b      	ldr	r3, [r7, #16]
 80039c6:	ee07 3a90 	vmov	s15, r3
 80039ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80039ce:	eddf 6a8c 	vldr	s13, [pc, #560]	; 8003c00 <HAL_RCCEx_GetPLL1ClockFreq+0x2a8>
 80039d2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80039d6:	4b89      	ldr	r3, [pc, #548]	; (8003bfc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80039d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80039da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80039de:	ee07 3a90 	vmov	s15, r3
 80039e2:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 80039e6:	ed97 6a02 	vldr	s12, [r7, #8]
 80039ea:	eddf 5a86 	vldr	s11, [pc, #536]	; 8003c04 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 80039ee:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80039f2:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 80039f6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80039fa:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80039fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003a02:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8003a06:	e08f      	b.n	8003b28 <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 8003a08:	4b7c      	ldr	r3, [pc, #496]	; (8003bfc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8003a0a:	689b      	ldr	r3, [r3, #8]
 8003a0c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d005      	beq.n	8003a20 <HAL_RCCEx_GetPLL1ClockFreq+0xc8>
 8003a14:	4b79      	ldr	r3, [pc, #484]	; (8003bfc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8003a16:	689b      	ldr	r3, [r3, #8]
 8003a18:	0f1b      	lsrs	r3, r3, #28
 8003a1a:	f003 030f 	and.w	r3, r3, #15
 8003a1e:	e006      	b.n	8003a2e <HAL_RCCEx_GetPLL1ClockFreq+0xd6>
 8003a20:	4b76      	ldr	r3, [pc, #472]	; (8003bfc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8003a22:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8003a26:	041b      	lsls	r3, r3, #16
 8003a28:	0f1b      	lsrs	r3, r3, #28
 8003a2a:	f003 030f 	and.w	r3, r3, #15
 8003a2e:	4a76      	ldr	r2, [pc, #472]	; (8003c08 <HAL_RCCEx_GetPLL1ClockFreq+0x2b0>)
 8003a30:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a34:	ee07 3a90 	vmov	s15, r3
 8003a38:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003a3c:	693b      	ldr	r3, [r7, #16]
 8003a3e:	ee07 3a90 	vmov	s15, r3
 8003a42:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003a46:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll1n + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003a4a:	69bb      	ldr	r3, [r7, #24]
 8003a4c:	ee07 3a90 	vmov	s15, r3
 8003a50:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003a54:	ed97 6a02 	vldr	s12, [r7, #8]
 8003a58:	eddf 5a6a 	vldr	s11, [pc, #424]	; 8003c04 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 8003a5c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003a60:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003a64:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003a68:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 8003a6c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003a70:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8003a74:	e058      	b.n	8003b28 <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003a76:	693b      	ldr	r3, [r7, #16]
 8003a78:	ee07 3a90 	vmov	s15, r3
 8003a7c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003a80:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8003c00 <HAL_RCCEx_GetPLL1ClockFreq+0x2a8>
 8003a84:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003a88:	4b5c      	ldr	r3, [pc, #368]	; (8003bfc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8003a8a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003a8c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003a90:	ee07 3a90 	vmov	s15, r3
 8003a94:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 8003a98:	ed97 6a02 	vldr	s12, [r7, #8]
 8003a9c:	eddf 5a59 	vldr	s11, [pc, #356]	; 8003c04 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 8003aa0:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003aa4:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 8003aa8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003aac:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003ab0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003ab4:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8003ab8:	e036      	b.n	8003b28 <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    default:
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 8003aba:	4b50      	ldr	r3, [pc, #320]	; (8003bfc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8003abc:	689b      	ldr	r3, [r3, #8]
 8003abe:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d005      	beq.n	8003ad2 <HAL_RCCEx_GetPLL1ClockFreq+0x17a>
 8003ac6:	4b4d      	ldr	r3, [pc, #308]	; (8003bfc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8003ac8:	689b      	ldr	r3, [r3, #8]
 8003aca:	0f1b      	lsrs	r3, r3, #28
 8003acc:	f003 030f 	and.w	r3, r3, #15
 8003ad0:	e006      	b.n	8003ae0 <HAL_RCCEx_GetPLL1ClockFreq+0x188>
 8003ad2:	4b4a      	ldr	r3, [pc, #296]	; (8003bfc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8003ad4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8003ad8:	041b      	lsls	r3, r3, #16
 8003ada:	0f1b      	lsrs	r3, r3, #28
 8003adc:	f003 030f 	and.w	r3, r3, #15
 8003ae0:	4a49      	ldr	r2, [pc, #292]	; (8003c08 <HAL_RCCEx_GetPLL1ClockFreq+0x2b0>)
 8003ae2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003ae6:	ee07 3a90 	vmov	s15, r3
 8003aea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003aee:	693b      	ldr	r3, [r7, #16]
 8003af0:	ee07 3a90 	vmov	s15, r3
 8003af4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003af8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll1n + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003afc:	69bb      	ldr	r3, [r7, #24]
 8003afe:	ee07 3a90 	vmov	s15, r3
 8003b02:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003b06:	ed97 6a02 	vldr	s12, [r7, #8]
 8003b0a:	eddf 5a3e 	vldr	s11, [pc, #248]	; 8003c04 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 8003b0e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003b12:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003b16:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003b1a:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 8003b1e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003b22:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8003b26:	bf00      	nop
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 8003b28:	4b34      	ldr	r3, [pc, #208]	; (8003bfc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8003b2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b2c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d017      	beq.n	8003b64 <HAL_RCCEx_GetPLL1ClockFreq+0x20c>
  {
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8003b34:	4b31      	ldr	r3, [pc, #196]	; (8003bfc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8003b36:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b38:	0a5b      	lsrs	r3, r3, #9
 8003b3a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003b3e:	ee07 3a90 	vmov	s15, r3
 8003b42:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + \
 8003b46:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003b4a:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8003b4e:	edd7 6a07 	vldr	s13, [r7, #28]
 8003b52:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003b56:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003b5a:	ee17 2a90 	vmov	r2, s15
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	601a      	str	r2, [r3, #0]
 8003b62:	e002      	b.n	8003b6a <HAL_RCCEx_GetPLL1ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	2200      	movs	r2, #0
 8003b68:	601a      	str	r2, [r3, #0]
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 8003b6a:	4b24      	ldr	r3, [pc, #144]	; (8003bfc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8003b6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d017      	beq.n	8003ba6 <HAL_RCCEx_GetPLL1ClockFreq+0x24e>
  {
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8003b76:	4b21      	ldr	r3, [pc, #132]	; (8003bfc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8003b78:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b7a:	0c1b      	lsrs	r3, r3, #16
 8003b7c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003b80:	ee07 3a90 	vmov	s15, r3
 8003b84:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1Q) >> RCC_PLL1DIVR_PLL1Q_Pos) + \
 8003b88:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003b8c:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8003b90:	edd7 6a07 	vldr	s13, [r7, #28]
 8003b94:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003b98:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003b9c:	ee17 2a90 	vmov	r2, s15
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	605a      	str	r2, [r3, #4]
 8003ba4:	e002      	b.n	8003bac <HAL_RCCEx_GetPLL1ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	2200      	movs	r2, #0
 8003baa:	605a      	str	r2, [r3, #4]
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 8003bac:	4b13      	ldr	r3, [pc, #76]	; (8003bfc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8003bae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bb0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d017      	beq.n	8003be8 <HAL_RCCEx_GetPLL1ClockFreq+0x290>
  {
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8003bb8:	4b10      	ldr	r3, [pc, #64]	; (8003bfc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8003bba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003bbc:	0e1b      	lsrs	r3, r3, #24
 8003bbe:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003bc2:	ee07 3a90 	vmov	s15, r3
 8003bc6:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + \
 8003bca:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003bce:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8003bd2:	edd7 6a07 	vldr	s13, [r7, #28]
 8003bd6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003bda:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003bde:	ee17 2a90 	vmov	r2, s15
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	609a      	str	r2, [r3, #8]
  else
  {
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8003be6:	e002      	b.n	8003bee <HAL_RCCEx_GetPLL1ClockFreq+0x296>
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	2200      	movs	r2, #0
 8003bec:	609a      	str	r2, [r3, #8]
}
 8003bee:	bf00      	nop
 8003bf0:	3724      	adds	r7, #36	; 0x24
 8003bf2:	46bd      	mov	sp, r7
 8003bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf8:	4770      	bx	lr
 8003bfa:	bf00      	nop
 8003bfc:	46020c00 	.word	0x46020c00
 8003c00:	4b742400 	.word	0x4b742400
 8003c04:	46000000 	.word	0x46000000
 8003c08:	08006908 	.word	0x08006908

08003c0c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8003c0c:	b480      	push	{r7}
 8003c0e:	b089      	sub	sp, #36	; 0x24
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	6078      	str	r0, [r7, #4]
  float_t fracn2;
  float_t pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x */
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 8003c14:	4ba6      	ldr	r3, [pc, #664]	; (8003eb0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8003c16:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c18:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003c1c:	61bb      	str	r3, [r7, #24]
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 8003c1e:	4ba4      	ldr	r3, [pc, #656]	; (8003eb0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8003c20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c22:	f003 0303 	and.w	r3, r3, #3
 8003c26:	617b      	str	r3, [r7, #20]
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos) + 1U;
 8003c28:	4ba1      	ldr	r3, [pc, #644]	; (8003eb0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8003c2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c2c:	0a1b      	lsrs	r3, r3, #8
 8003c2e:	f003 030f 	and.w	r3, r3, #15
 8003c32:	3301      	adds	r3, #1
 8003c34:	613b      	str	r3, [r7, #16]
  pll2fracen = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN) >> RCC_PLL2CFGR_PLL2FRACEN_Pos);
 8003c36:	4b9e      	ldr	r3, [pc, #632]	; (8003eb0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8003c38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c3a:	091b      	lsrs	r3, r3, #4
 8003c3c:	f003 0301 	and.w	r3, r3, #1
 8003c40:	60fb      	str	r3, [r7, #12]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 8003c42:	4b9b      	ldr	r3, [pc, #620]	; (8003eb0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8003c44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c46:	08db      	lsrs	r3, r3, #3
 8003c48:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003c4c:	68fa      	ldr	r2, [r7, #12]
 8003c4e:	fb02 f303 	mul.w	r3, r2, r3
 8003c52:	ee07 3a90 	vmov	s15, r3
 8003c56:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003c5a:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL2FRACR_PLL2FRACN_Pos));

  switch (pll2source)
 8003c5e:	697b      	ldr	r3, [r7, #20]
 8003c60:	2b03      	cmp	r3, #3
 8003c62:	d062      	beq.n	8003d2a <HAL_RCCEx_GetPLL2ClockFreq+0x11e>
 8003c64:	697b      	ldr	r3, [r7, #20]
 8003c66:	2b03      	cmp	r3, #3
 8003c68:	f200 8081 	bhi.w	8003d6e <HAL_RCCEx_GetPLL2ClockFreq+0x162>
 8003c6c:	697b      	ldr	r3, [r7, #20]
 8003c6e:	2b01      	cmp	r3, #1
 8003c70:	d024      	beq.n	8003cbc <HAL_RCCEx_GetPLL2ClockFreq+0xb0>
 8003c72:	697b      	ldr	r3, [r7, #20]
 8003c74:	2b02      	cmp	r3, #2
 8003c76:	d17a      	bne.n	8003d6e <HAL_RCCEx_GetPLL2ClockFreq+0x162>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8003c78:	693b      	ldr	r3, [r7, #16]
 8003c7a:	ee07 3a90 	vmov	s15, r3
 8003c7e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003c82:	eddf 6a8c 	vldr	s13, [pc, #560]	; 8003eb4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a8>
 8003c86:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003c8a:	4b89      	ldr	r3, [pc, #548]	; (8003eb0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8003c8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c8e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003c92:	ee07 3a90 	vmov	s15, r3
 8003c96:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 8003c9a:	ed97 6a02 	vldr	s12, [r7, #8]
 8003c9e:	eddf 5a86 	vldr	s11, [pc, #536]	; 8003eb8 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 8003ca2:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8003ca6:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 8003caa:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003cae:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8003cb2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003cb6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8003cba:	e08f      	b.n	8003ddc <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll2m) * \
 8003cbc:	4b7c      	ldr	r3, [pc, #496]	; (8003eb0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8003cbe:	689b      	ldr	r3, [r3, #8]
 8003cc0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d005      	beq.n	8003cd4 <HAL_RCCEx_GetPLL2ClockFreq+0xc8>
 8003cc8:	4b79      	ldr	r3, [pc, #484]	; (8003eb0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8003cca:	689b      	ldr	r3, [r3, #8]
 8003ccc:	0f1b      	lsrs	r3, r3, #28
 8003cce:	f003 030f 	and.w	r3, r3, #15
 8003cd2:	e006      	b.n	8003ce2 <HAL_RCCEx_GetPLL2ClockFreq+0xd6>
 8003cd4:	4b76      	ldr	r3, [pc, #472]	; (8003eb0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8003cd6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8003cda:	041b      	lsls	r3, r3, #16
 8003cdc:	0f1b      	lsrs	r3, r3, #28
 8003cde:	f003 030f 	and.w	r3, r3, #15
 8003ce2:	4a76      	ldr	r2, [pc, #472]	; (8003ebc <HAL_RCCEx_GetPLL2ClockFreq+0x2b0>)
 8003ce4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003ce8:	ee07 3a90 	vmov	s15, r3
 8003cec:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003cf0:	693b      	ldr	r3, [r7, #16]
 8003cf2:	ee07 3a90 	vmov	s15, r3
 8003cf6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003cfa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll2n + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003cfe:	69bb      	ldr	r3, [r7, #24]
 8003d00:	ee07 3a90 	vmov	s15, r3
 8003d04:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003d08:	ed97 6a02 	vldr	s12, [r7, #8]
 8003d0c:	eddf 5a6a 	vldr	s11, [pc, #424]	; 8003eb8 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 8003d10:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003d14:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003d18:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003d1c:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll2m) * \
 8003d20:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003d24:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8003d28:	e058      	b.n	8003ddc <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8003d2a:	693b      	ldr	r3, [r7, #16]
 8003d2c:	ee07 3a90 	vmov	s15, r3
 8003d30:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003d34:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8003eb4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a8>
 8003d38:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003d3c:	4b5c      	ldr	r3, [pc, #368]	; (8003eb0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8003d3e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d40:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003d44:	ee07 3a90 	vmov	s15, r3
 8003d48:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 8003d4c:	ed97 6a02 	vldr	s12, [r7, #8]
 8003d50:	eddf 5a59 	vldr	s11, [pc, #356]	; 8003eb8 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 8003d54:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8003d58:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 8003d5c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003d60:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8003d64:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003d68:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8003d6c:	e036      	b.n	8003ddc <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    default:
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t) pll2m) \
 8003d6e:	4b50      	ldr	r3, [pc, #320]	; (8003eb0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8003d70:	689b      	ldr	r3, [r3, #8]
 8003d72:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d005      	beq.n	8003d86 <HAL_RCCEx_GetPLL2ClockFreq+0x17a>
 8003d7a:	4b4d      	ldr	r3, [pc, #308]	; (8003eb0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8003d7c:	689b      	ldr	r3, [r3, #8]
 8003d7e:	0f1b      	lsrs	r3, r3, #28
 8003d80:	f003 030f 	and.w	r3, r3, #15
 8003d84:	e006      	b.n	8003d94 <HAL_RCCEx_GetPLL2ClockFreq+0x188>
 8003d86:	4b4a      	ldr	r3, [pc, #296]	; (8003eb0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8003d88:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8003d8c:	041b      	lsls	r3, r3, #16
 8003d8e:	0f1b      	lsrs	r3, r3, #28
 8003d90:	f003 030f 	and.w	r3, r3, #15
 8003d94:	4a49      	ldr	r2, [pc, #292]	; (8003ebc <HAL_RCCEx_GetPLL2ClockFreq+0x2b0>)
 8003d96:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d9a:	ee07 3a90 	vmov	s15, r3
 8003d9e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003da2:	693b      	ldr	r3, [r7, #16]
 8003da4:	ee07 3a90 	vmov	s15, r3
 8003da8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003dac:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                * ((float_t)pll2n + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003db0:	69bb      	ldr	r3, [r7, #24]
 8003db2:	ee07 3a90 	vmov	s15, r3
 8003db6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003dba:	ed97 6a02 	vldr	s12, [r7, #8]
 8003dbe:	eddf 5a3e 	vldr	s11, [pc, #248]	; 8003eb8 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 8003dc2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003dc6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003dca:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003dce:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t) pll2m) \
 8003dd2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003dd6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8003dda:	bf00      	nop
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 8003ddc:	4b34      	ldr	r3, [pc, #208]	; (8003eb0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8003dde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003de0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d017      	beq.n	8003e18 <HAL_RCCEx_GetPLL2ClockFreq+0x20c>
  {
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8003de8:	4b31      	ldr	r3, [pc, #196]	; (8003eb0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8003dea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003dec:	0a5b      	lsrs	r3, r3, #9
 8003dee:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003df2:	ee07 3a90 	vmov	s15, r3
 8003df6:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2P) >> RCC_PLL2DIVR_PLL2P_Pos) + \
 8003dfa:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003dfe:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8003e02:	edd7 6a07 	vldr	s13, [r7, #28]
 8003e06:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003e0a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003e0e:	ee17 2a90 	vmov	r2, s15
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	601a      	str	r2, [r3, #0]
 8003e16:	e002      	b.n	8003e1e <HAL_RCCEx_GetPLL2ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	2200      	movs	r2, #0
 8003e1c:	601a      	str	r2, [r3, #0]
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 8003e1e:	4b24      	ldr	r3, [pc, #144]	; (8003eb0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8003e20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d017      	beq.n	8003e5a <HAL_RCCEx_GetPLL2ClockFreq+0x24e>
  {
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8003e2a:	4b21      	ldr	r3, [pc, #132]	; (8003eb0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8003e2c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e2e:	0c1b      	lsrs	r3, r3, #16
 8003e30:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003e34:	ee07 3a90 	vmov	s15, r3
 8003e38:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2Q) >> RCC_PLL2DIVR_PLL2Q_Pos) + \
 8003e3c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003e40:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8003e44:	edd7 6a07 	vldr	s13, [r7, #28]
 8003e48:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003e4c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003e50:	ee17 2a90 	vmov	r2, s15
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	605a      	str	r2, [r3, #4]
 8003e58:	e002      	b.n	8003e60 <HAL_RCCEx_GetPLL2ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	2200      	movs	r2, #0
 8003e5e:	605a      	str	r2, [r3, #4]
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 8003e60:	4b13      	ldr	r3, [pc, #76]	; (8003eb0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8003e62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e64:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d017      	beq.n	8003e9c <HAL_RCCEx_GetPLL2ClockFreq+0x290>
  {
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8003e6c:	4b10      	ldr	r3, [pc, #64]	; (8003eb0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8003e6e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e70:	0e1b      	lsrs	r3, r3, #24
 8003e72:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003e76:	ee07 3a90 	vmov	s15, r3
 8003e7a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2R) >> RCC_PLL2DIVR_PLL2R_Pos) + \
 8003e7e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003e82:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8003e86:	edd7 6a07 	vldr	s13, [r7, #28]
 8003e8a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003e8e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003e92:	ee17 2a90 	vmov	r2, s15
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	609a      	str	r2, [r3, #8]
  }
  else
  {
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8003e9a:	e002      	b.n	8003ea2 <HAL_RCCEx_GetPLL2ClockFreq+0x296>
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	2200      	movs	r2, #0
 8003ea0:	609a      	str	r2, [r3, #8]
}
 8003ea2:	bf00      	nop
 8003ea4:	3724      	adds	r7, #36	; 0x24
 8003ea6:	46bd      	mov	sp, r7
 8003ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eac:	4770      	bx	lr
 8003eae:	bf00      	nop
 8003eb0:	46020c00 	.word	0x46020c00
 8003eb4:	4b742400 	.word	0x4b742400
 8003eb8:	46000000 	.word	0x46000000
 8003ebc:	08006908 	.word	0x08006908

08003ec0 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8003ec0:	b480      	push	{r7}
 8003ec2:	b089      	sub	sp, #36	; 0x24
 8003ec4:	af00      	add	r7, sp, #0
 8003ec6:	6078      	str	r0, [r7, #4]

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
  PLL3xCLK = PLL3_VCO / PLLxR
  */

  pll3n = (RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N);
 8003ec8:	4ba6      	ldr	r3, [pc, #664]	; (8004164 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8003eca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ecc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003ed0:	61bb      	str	r3, [r7, #24]
  pll3source = (RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3SRC);
 8003ed2:	4ba4      	ldr	r3, [pc, #656]	; (8004164 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8003ed4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ed6:	f003 0303 	and.w	r3, r3, #3
 8003eda:	617b      	str	r3, [r7, #20]
  pll3m = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3M) >> RCC_PLL3CFGR_PLL3M_Pos) + 1U;
 8003edc:	4ba1      	ldr	r3, [pc, #644]	; (8004164 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8003ede:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ee0:	0a1b      	lsrs	r3, r3, #8
 8003ee2:	f003 030f 	and.w	r3, r3, #15
 8003ee6:	3301      	adds	r3, #1
 8003ee8:	613b      	str	r3, [r7, #16]
  pll3fracen = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3FRACEN) >> RCC_PLL3CFGR_PLL3FRACEN_Pos);
 8003eea:	4b9e      	ldr	r3, [pc, #632]	; (8004164 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8003eec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003eee:	091b      	lsrs	r3, r3, #4
 8003ef0:	f003 0301 	and.w	r3, r3, #1
 8003ef4:	60fb      	str	r3, [r7, #12]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
 8003ef6:	4b9b      	ldr	r3, [pc, #620]	; (8004164 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8003ef8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003efa:	08db      	lsrs	r3, r3, #3
 8003efc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003f00:	68fa      	ldr	r2, [r7, #12]
 8003f02:	fb02 f303 	mul.w	r3, r2, r3
 8003f06:	ee07 3a90 	vmov	s15, r3
 8003f0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003f0e:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL3FRACR_PLL3FRACN_Pos));

  switch (pll3source)
 8003f12:	697b      	ldr	r3, [r7, #20]
 8003f14:	2b03      	cmp	r3, #3
 8003f16:	d062      	beq.n	8003fde <HAL_RCCEx_GetPLL3ClockFreq+0x11e>
 8003f18:	697b      	ldr	r3, [r7, #20]
 8003f1a:	2b03      	cmp	r3, #3
 8003f1c:	f200 8081 	bhi.w	8004022 <HAL_RCCEx_GetPLL3ClockFreq+0x162>
 8003f20:	697b      	ldr	r3, [r7, #20]
 8003f22:	2b01      	cmp	r3, #1
 8003f24:	d024      	beq.n	8003f70 <HAL_RCCEx_GetPLL3ClockFreq+0xb0>
 8003f26:	697b      	ldr	r3, [r7, #20]
 8003f28:	2b02      	cmp	r3, #2
 8003f2a:	d17a      	bne.n	8004022 <HAL_RCCEx_GetPLL3ClockFreq+0x162>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8003f2c:	693b      	ldr	r3, [r7, #16]
 8003f2e:	ee07 3a90 	vmov	s15, r3
 8003f32:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003f36:	eddf 6a8c 	vldr	s13, [pc, #560]	; 8004168 <HAL_RCCEx_GetPLL3ClockFreq+0x2a8>
 8003f3a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003f3e:	4b89      	ldr	r3, [pc, #548]	; (8004164 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8003f40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f42:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003f46:	ee07 3a90 	vmov	s15, r3
 8003f4a:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 8003f4e:	ed97 6a02 	vldr	s12, [r7, #8]
 8003f52:	eddf 5a86 	vldr	s11, [pc, #536]	; 800416c <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 8003f56:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8003f5a:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 8003f5e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003f62:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8003f66:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003f6a:	edc7 7a07 	vstr	s15, [r7, #28]

      break;
 8003f6e:	e08f      	b.n	8004090 <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>
    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 8003f70:	4b7c      	ldr	r3, [pc, #496]	; (8004164 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8003f72:	689b      	ldr	r3, [r3, #8]
 8003f74:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d005      	beq.n	8003f88 <HAL_RCCEx_GetPLL3ClockFreq+0xc8>
 8003f7c:	4b79      	ldr	r3, [pc, #484]	; (8004164 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8003f7e:	689b      	ldr	r3, [r3, #8]
 8003f80:	0f1b      	lsrs	r3, r3, #28
 8003f82:	f003 030f 	and.w	r3, r3, #15
 8003f86:	e006      	b.n	8003f96 <HAL_RCCEx_GetPLL3ClockFreq+0xd6>
 8003f88:	4b76      	ldr	r3, [pc, #472]	; (8004164 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8003f8a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8003f8e:	041b      	lsls	r3, r3, #16
 8003f90:	0f1b      	lsrs	r3, r3, #28
 8003f92:	f003 030f 	and.w	r3, r3, #15
 8003f96:	4a76      	ldr	r2, [pc, #472]	; (8004170 <HAL_RCCEx_GetPLL3ClockFreq+0x2b0>)
 8003f98:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f9c:	ee07 3a90 	vmov	s15, r3
 8003fa0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003fa4:	693b      	ldr	r3, [r7, #16]
 8003fa6:	ee07 3a90 	vmov	s15, r3
 8003faa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003fae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll3n + (fracn3 / (float_t)0x2000) + (float_t)1);
 8003fb2:	69bb      	ldr	r3, [r7, #24]
 8003fb4:	ee07 3a90 	vmov	s15, r3
 8003fb8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003fbc:	ed97 6a02 	vldr	s12, [r7, #8]
 8003fc0:	eddf 5a6a 	vldr	s11, [pc, #424]	; 800416c <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 8003fc4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003fc8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003fcc:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003fd0:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 8003fd4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003fd8:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8003fdc:	e058      	b.n	8004090 <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8003fde:	693b      	ldr	r3, [r7, #16]
 8003fe0:	ee07 3a90 	vmov	s15, r3
 8003fe4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003fe8:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8004168 <HAL_RCCEx_GetPLL3ClockFreq+0x2a8>
 8003fec:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003ff0:	4b5c      	ldr	r3, [pc, #368]	; (8004164 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8003ff2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ff4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003ff8:	ee07 3a90 	vmov	s15, r3
 8003ffc:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 8004000:	ed97 6a02 	vldr	s12, [r7, #8]
 8004004:	eddf 5a59 	vldr	s11, [pc, #356]	; 800416c <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 8004008:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 800400c:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 8004010:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004014:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8004018:	ee67 7a27 	vmul.f32	s15, s14, s15
 800401c:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8004020:	e036      	b.n	8004090 <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>

    default:
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 8004022:	4b50      	ldr	r3, [pc, #320]	; (8004164 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8004024:	689b      	ldr	r3, [r3, #8]
 8004026:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800402a:	2b00      	cmp	r3, #0
 800402c:	d005      	beq.n	800403a <HAL_RCCEx_GetPLL3ClockFreq+0x17a>
 800402e:	4b4d      	ldr	r3, [pc, #308]	; (8004164 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8004030:	689b      	ldr	r3, [r3, #8]
 8004032:	0f1b      	lsrs	r3, r3, #28
 8004034:	f003 030f 	and.w	r3, r3, #15
 8004038:	e006      	b.n	8004048 <HAL_RCCEx_GetPLL3ClockFreq+0x188>
 800403a:	4b4a      	ldr	r3, [pc, #296]	; (8004164 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800403c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8004040:	041b      	lsls	r3, r3, #16
 8004042:	0f1b      	lsrs	r3, r3, #28
 8004044:	f003 030f 	and.w	r3, r3, #15
 8004048:	4a49      	ldr	r2, [pc, #292]	; (8004170 <HAL_RCCEx_GetPLL3ClockFreq+0x2b0>)
 800404a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800404e:	ee07 3a90 	vmov	s15, r3
 8004052:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004056:	693b      	ldr	r3, [r7, #16]
 8004058:	ee07 3a90 	vmov	s15, r3
 800405c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004060:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll3n + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004064:	69bb      	ldr	r3, [r7, #24]
 8004066:	ee07 3a90 	vmov	s15, r3
 800406a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800406e:	ed97 6a02 	vldr	s12, [r7, #8]
 8004072:	eddf 5a3e 	vldr	s11, [pc, #248]	; 800416c <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 8004076:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800407a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800407e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004082:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 8004086:	ee67 7a27 	vmul.f32	s15, s14, s15
 800408a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800408e:	bf00      	nop
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVP) != 0U)
 8004090:	4b34      	ldr	r3, [pc, #208]	; (8004164 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8004092:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004094:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004098:	2b00      	cmp	r3, #0
 800409a:	d017      	beq.n	80040cc <HAL_RCCEx_GetPLL3ClockFreq+0x20c>
  {
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 800409c:	4b31      	ldr	r3, [pc, #196]	; (8004164 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800409e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040a0:	0a5b      	lsrs	r3, r3, #9
 80040a2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80040a6:	ee07 3a90 	vmov	s15, r3
 80040aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3P) >> RCC_PLL3DIVR_PLL3P_Pos) + \
 80040ae:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80040b2:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 80040b6:	edd7 6a07 	vldr	s13, [r7, #28]
 80040ba:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80040be:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80040c2:	ee17 2a90 	vmov	r2, s15
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	601a      	str	r2, [r3, #0]
 80040ca:	e002      	b.n	80040d2 <HAL_RCCEx_GetPLL3ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	2200      	movs	r2, #0
 80040d0:	601a      	str	r2, [r3, #0]
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVQ) != 0U)
 80040d2:	4b24      	ldr	r3, [pc, #144]	; (8004164 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80040d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d017      	beq.n	800410e <HAL_RCCEx_GetPLL3ClockFreq+0x24e>
  {
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 80040de:	4b21      	ldr	r3, [pc, #132]	; (8004164 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80040e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040e2:	0c1b      	lsrs	r3, r3, #16
 80040e4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80040e8:	ee07 3a90 	vmov	s15, r3
 80040ec:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3Q) >> RCC_PLL3DIVR_PLL3Q_Pos) + \
 80040f0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80040f4:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 80040f8:	edd7 6a07 	vldr	s13, [r7, #28]
 80040fc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004100:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004104:	ee17 2a90 	vmov	r2, s15
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	605a      	str	r2, [r3, #4]
 800410c:	e002      	b.n	8004114 <HAL_RCCEx_GetPLL3ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	2200      	movs	r2, #0
 8004112:	605a      	str	r2, [r3, #4]
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVR) != 0U)
 8004114:	4b13      	ldr	r3, [pc, #76]	; (8004164 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8004116:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004118:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800411c:	2b00      	cmp	r3, #0
 800411e:	d017      	beq.n	8004150 <HAL_RCCEx_GetPLL3ClockFreq+0x290>
  {
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8004120:	4b10      	ldr	r3, [pc, #64]	; (8004164 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8004122:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004124:	0e1b      	lsrs	r3, r3, #24
 8004126:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800412a:	ee07 3a90 	vmov	s15, r3
 800412e:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3R) >> RCC_PLL3DIVR_PLL3R_Pos) + \
 8004132:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004136:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 800413a:	edd7 6a07 	vldr	s13, [r7, #28]
 800413e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004142:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004146:	ee17 2a90 	vmov	r2, s15
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	609a      	str	r2, [r3, #8]
  else
  {
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800414e:	e002      	b.n	8004156 <HAL_RCCEx_GetPLL3ClockFreq+0x296>
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	2200      	movs	r2, #0
 8004154:	609a      	str	r2, [r3, #8]
}
 8004156:	bf00      	nop
 8004158:	3724      	adds	r7, #36	; 0x24
 800415a:	46bd      	mov	sp, r7
 800415c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004160:	4770      	bx	lr
 8004162:	bf00      	nop
 8004164:	46020c00 	.word	0x46020c00
 8004168:	4b742400 	.word	0x4b742400
 800416c:	46000000 	.word	0x46000000
 8004170:	08006908 	.word	0x08006908

08004174 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in Hz
  *
  *        (*) value not defined in all devices.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8004174:	b580      	push	{r7, lr}
 8004176:	b08e      	sub	sp, #56	; 0x38
 8004178:	af00      	add	r7, sp, #0
 800417a:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 800417e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004182:	f5a2 2180 	sub.w	r1, r2, #262144	; 0x40000
 8004186:	430b      	orrs	r3, r1
 8004188:	d145      	bne.n	8004216 <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 800418a:	4bac      	ldr	r3, [pc, #688]	; (800443c <HAL_RCCEx_GetPeriphCLKFreq+0x2c8>)
 800418c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8004190:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004194:	633b      	str	r3, [r7, #48]	; 0x30

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 8004196:	4ba9      	ldr	r3, [pc, #676]	; (800443c <HAL_RCCEx_GetPeriphCLKFreq+0x2c8>)
 8004198:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800419c:	f003 0302 	and.w	r3, r3, #2
 80041a0:	2b02      	cmp	r3, #2
 80041a2:	d108      	bne.n	80041b6 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 80041a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041a6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80041aa:	d104      	bne.n	80041b6 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
 80041ac:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80041b0:	637b      	str	r3, [r7, #52]	; 0x34
 80041b2:	f001 b8e3 	b.w	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 80041b6:	4ba1      	ldr	r3, [pc, #644]	; (800443c <HAL_RCCEx_GetPeriphCLKFreq+0x2c8>)
 80041b8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80041bc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80041c0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80041c4:	d114      	bne.n	80041f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
 80041c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041c8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80041cc:	d110      	bne.n	80041f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80041ce:	4b9b      	ldr	r3, [pc, #620]	; (800443c <HAL_RCCEx_GetPeriphCLKFreq+0x2c8>)
 80041d0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80041d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80041d8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80041dc:	d103      	bne.n	80041e6 <HAL_RCCEx_GetPeriphCLKFreq+0x72>
      {
        frequency = LSI_VALUE / 128U;
 80041de:	23fa      	movs	r3, #250	; 0xfa
 80041e0:	637b      	str	r3, [r7, #52]	; 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80041e2:	f001 b8cb 	b.w	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
      }
      else
      {
        frequency = LSI_VALUE;
 80041e6:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 80041ea:	637b      	str	r3, [r7, #52]	; 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80041ec:	f001 b8c6 	b.w	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
      }
    }
    /* Check if HSE is ready  and if RTC clock selection is HSI_DIV32*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIV32))
 80041f0:	4b92      	ldr	r3, [pc, #584]	; (800443c <HAL_RCCEx_GetPeriphCLKFreq+0x2c8>)
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80041f8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80041fc:	d107      	bne.n	800420e <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
 80041fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004200:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004204:	d103      	bne.n	800420e <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
    {
      frequency = HSE_VALUE / 32U;
 8004206:	4b8e      	ldr	r3, [pc, #568]	; (8004440 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8004208:	637b      	str	r3, [r7, #52]	; 0x34
 800420a:	f001 b8b7 	b.w	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 800420e:	2300      	movs	r3, #0
 8004210:	637b      	str	r3, [r7, #52]	; 0x34
 8004212:	f001 b8b3 	b.w	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8004216:	e9d7 2300 	ldrd	r2, r3, [r7]
 800421a:	f5a2 5100 	sub.w	r1, r2, #8192	; 0x2000
 800421e:	430b      	orrs	r3, r1
 8004220:	d151      	bne.n	80042c6 <HAL_RCCEx_GetPeriphCLKFreq+0x152>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 8004222:	4b86      	ldr	r3, [pc, #536]	; (800443c <HAL_RCCEx_GetPeriphCLKFreq+0x2c8>)
 8004224:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 8004228:	f003 03e0 	and.w	r3, r3, #224	; 0xe0
 800422c:	633b      	str	r3, [r7, #48]	; 0x30

    switch (srcclk)
 800422e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004230:	2b80      	cmp	r3, #128	; 0x80
 8004232:	d035      	beq.n	80042a0 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
 8004234:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004236:	2b80      	cmp	r3, #128	; 0x80
 8004238:	d841      	bhi.n	80042be <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 800423a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800423c:	2b60      	cmp	r3, #96	; 0x60
 800423e:	d02a      	beq.n	8004296 <HAL_RCCEx_GetPeriphCLKFreq+0x122>
 8004240:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004242:	2b60      	cmp	r3, #96	; 0x60
 8004244:	d83b      	bhi.n	80042be <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 8004246:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004248:	2b40      	cmp	r3, #64	; 0x40
 800424a:	d009      	beq.n	8004260 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 800424c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800424e:	2b40      	cmp	r3, #64	; 0x40
 8004250:	d835      	bhi.n	80042be <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 8004252:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004254:	2b00      	cmp	r3, #0
 8004256:	d00c      	beq.n	8004272 <HAL_RCCEx_GetPeriphCLKFreq+0xfe>
 8004258:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800425a:	2b20      	cmp	r3, #32
 800425c:	d012      	beq.n	8004284 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 800425e:	e02e      	b.n	80042be <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
    {
      case RCC_SAI1CLKSOURCE_PLL1: /* PLL1P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8004260:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004264:	4618      	mov	r0, r3
 8004266:	f7ff fb77 	bl	8003958 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 800426a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800426c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800426e:	f001 b885 	b.w	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004272:	f107 0318 	add.w	r3, r7, #24
 8004276:	4618      	mov	r0, r3
 8004278:	f7ff fcc8 	bl	8003c0c <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_P_Frequency;
 800427c:	69bb      	ldr	r3, [r7, #24]
 800427e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8004280:	f001 b87c 	b.w	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>

      case RCC_SAI1CLKSOURCE_PLL3: /* PLLI3P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004284:	f107 030c 	add.w	r3, r7, #12
 8004288:	4618      	mov	r0, r3
 800428a:	f7ff fe19 	bl	8003ec0 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_P_Frequency;
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8004292:	f001 b873 	b.w	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>

      case RCC_SAI1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8004296:	f64b 3380 	movw	r3, #48000	; 0xbb80
 800429a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800429c:	f001 b86e 	b.w	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>

      case RCC_SAI1CLKSOURCE_HSI: /* HSI is the clock source for SAI1 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80042a0:	4b66      	ldr	r3, [pc, #408]	; (800443c <HAL_RCCEx_GetPeriphCLKFreq+0x2c8>)
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80042a8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80042ac:	d103      	bne.n	80042b6 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        {
          frequency = HSI_VALUE;
 80042ae:	4b65      	ldr	r3, [pc, #404]	; (8004444 <HAL_RCCEx_GetPeriphCLKFreq+0x2d0>)
 80042b0:	637b      	str	r3, [r7, #52]	; 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80042b2:	f001 b863 	b.w	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
          frequency = 0U;
 80042b6:	2300      	movs	r3, #0
 80042b8:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80042ba:	f001 b85f 	b.w	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>

      default :
      {
        frequency = 0U;
 80042be:	2300      	movs	r3, #0
 80042c0:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80042c2:	f001 b85b 	b.w	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
    {
      frequency = 0U;
    }
  }
#endif /* SAES */
  else if (PeriphClk == RCC_PERIPHCLK_ICLK)
 80042c6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80042ca:	f5a2 1180 	sub.w	r1, r2, #1048576	; 0x100000
 80042ce:	430b      	orrs	r3, r1
 80042d0:	d165      	bne.n	800439e <HAL_RCCEx_GetPeriphCLKFreq+0x22a>
  {
    srcclk = __HAL_RCC_GET_ICLK_SOURCE();
 80042d2:	4b5a      	ldr	r3, [pc, #360]	; (800443c <HAL_RCCEx_GetPeriphCLKFreq+0x2c8>)
 80042d4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80042d8:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 80042dc:	633b      	str	r3, [r7, #48]	; 0x30

    switch (srcclk)
 80042de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80042e0:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 80042e4:	d034      	beq.n	8004350 <HAL_RCCEx_GetPeriphCLKFreq+0x1dc>
 80042e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80042e8:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 80042ec:	d853      	bhi.n	8004396 <HAL_RCCEx_GetPeriphCLKFreq+0x222>
 80042ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80042f0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80042f4:	d00b      	beq.n	800430e <HAL_RCCEx_GetPeriphCLKFreq+0x19a>
 80042f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80042f8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80042fc:	d84b      	bhi.n	8004396 <HAL_RCCEx_GetPeriphCLKFreq+0x222>
 80042fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004300:	2b00      	cmp	r3, #0
 8004302:	d016      	beq.n	8004332 <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 8004304:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004306:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800430a:	d009      	beq.n	8004320 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
 800430c:	e043      	b.n	8004396 <HAL_RCCEx_GetPeriphCLKFreq+0x222>
    {
      case RCC_ICLK_CLKSOURCE_PLL1: /* PLL1Q  */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800430e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004312:	4618      	mov	r0, r3
 8004314:	f7ff fb20 	bl	8003958 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_Q_Frequency;
 8004318:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800431a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800431c:	f001 b82e 	b.w	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>

      case RCC_ICLK_CLKSOURCE_PLL2: /* PLL2Q */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004320:	f107 0318 	add.w	r3, r7, #24
 8004324:	4618      	mov	r0, r3
 8004326:	f7ff fc71 	bl	8003c0c <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_Q_Frequency;
 800432a:	69fb      	ldr	r3, [r7, #28]
 800432c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800432e:	f001 b825 	b.w	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>

      case RCC_ICLK_CLKSOURCE_HSI48: /* HSI48 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY))
 8004332:	4b42      	ldr	r3, [pc, #264]	; (800443c <HAL_RCCEx_GetPeriphCLKFreq+0x2c8>)
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800433a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800433e:	d103      	bne.n	8004348 <HAL_RCCEx_GetPeriphCLKFreq+0x1d4>
        {
          frequency = HSI48_VALUE;
 8004340:	4b41      	ldr	r3, [pc, #260]	; (8004448 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 8004342:	637b      	str	r3, [r7, #52]	; 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8004344:	f001 b81a 	b.w	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
          frequency = 0U;
 8004348:	2300      	movs	r3, #0
 800434a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800434c:	f001 b816 	b.w	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>

      case RCC_ICLK_CLKSOURCE_MSIK: /* MSIK frequency range in HZ */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8004350:	4b3a      	ldr	r3, [pc, #232]	; (800443c <HAL_RCCEx_GetPeriphCLKFreq+0x2c8>)
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	f003 0320 	and.w	r3, r3, #32
 8004358:	2b20      	cmp	r3, #32
 800435a:	d118      	bne.n	800438e <HAL_RCCEx_GetPeriphCLKFreq+0x21a>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800435c:	4b37      	ldr	r3, [pc, #220]	; (800443c <HAL_RCCEx_GetPeriphCLKFreq+0x2c8>)
 800435e:	689b      	ldr	r3, [r3, #8]
 8004360:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004364:	2b00      	cmp	r3, #0
 8004366:	d005      	beq.n	8004374 <HAL_RCCEx_GetPeriphCLKFreq+0x200>
 8004368:	4b34      	ldr	r3, [pc, #208]	; (800443c <HAL_RCCEx_GetPeriphCLKFreq+0x2c8>)
 800436a:	689b      	ldr	r3, [r3, #8]
 800436c:	0e1b      	lsrs	r3, r3, #24
 800436e:	f003 030f 	and.w	r3, r3, #15
 8004372:	e006      	b.n	8004382 <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 8004374:	4b31      	ldr	r3, [pc, #196]	; (800443c <HAL_RCCEx_GetPeriphCLKFreq+0x2c8>)
 8004376:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800437a:	041b      	lsls	r3, r3, #16
 800437c:	0e1b      	lsrs	r3, r3, #24
 800437e:	f003 030f 	and.w	r3, r3, #15
 8004382:	4a32      	ldr	r2, [pc, #200]	; (800444c <HAL_RCCEx_GetPeriphCLKFreq+0x2d8>)
 8004384:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004388:	637b      	str	r3, [r7, #52]	; 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800438a:	f000 bff7 	b.w	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
          frequency = 0U;
 800438e:	2300      	movs	r3, #0
 8004390:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8004392:	f000 bff3 	b.w	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>

      default :

        frequency = 0U;
 8004396:	2300      	movs	r3, #0
 8004398:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800439a:	f000 bfef 	b.w	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800439e:	e9d7 2300 	ldrd	r2, r3, [r7]
 80043a2:	f5a2 1100 	sub.w	r1, r2, #2097152	; 0x200000
 80043a6:	430b      	orrs	r3, r1
 80043a8:	f040 808a 	bne.w	80044c0 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>
  {
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 80043ac:	4b23      	ldr	r3, [pc, #140]	; (800443c <HAL_RCCEx_GetPeriphCLKFreq+0x2c8>)
 80043ae:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 80043b2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80043b6:	633b      	str	r3, [r7, #48]	; 0x30
    if (srcclk == RCC_SDMMCCLKSOURCE_CLK48)
 80043b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d16f      	bne.n	800449e <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
    {
      srcclk = __HAL_RCC_GET_ICLK_SOURCE();
 80043be:	4b1f      	ldr	r3, [pc, #124]	; (800443c <HAL_RCCEx_GetPeriphCLKFreq+0x2c8>)
 80043c0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80043c4:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 80043c8:	633b      	str	r3, [r7, #48]	; 0x30

      switch (srcclk)
 80043ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043cc:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 80043d0:	d03e      	beq.n	8004450 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>
 80043d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043d4:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 80043d8:	d85d      	bhi.n	8004496 <HAL_RCCEx_GetPeriphCLKFreq+0x322>
 80043da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043dc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80043e0:	d00b      	beq.n	80043fa <HAL_RCCEx_GetPeriphCLKFreq+0x286>
 80043e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043e4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80043e8:	d855      	bhi.n	8004496 <HAL_RCCEx_GetPeriphCLKFreq+0x322>
 80043ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d016      	beq.n	800441e <HAL_RCCEx_GetPeriphCLKFreq+0x2aa>
 80043f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043f2:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80043f6:	d009      	beq.n	800440c <HAL_RCCEx_GetPeriphCLKFreq+0x298>
 80043f8:	e04d      	b.n	8004496 <HAL_RCCEx_GetPeriphCLKFreq+0x322>
      {
        case RCC_ICLK_CLKSOURCE_PLL1: /* PLL1Q  */
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80043fa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80043fe:	4618      	mov	r0, r3
 8004400:	f7ff faaa 	bl	8003958 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8004404:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004406:	637b      	str	r3, [r7, #52]	; 0x34
          break;
 8004408:	f000 bfb8 	b.w	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
        }
        case RCC_ICLK_CLKSOURCE_PLL2: /* PLL2Q */
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800440c:	f107 0318 	add.w	r3, r7, #24
 8004410:	4618      	mov	r0, r3
 8004412:	f7ff fbfb 	bl	8003c0c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8004416:	69fb      	ldr	r3, [r7, #28]
 8004418:	637b      	str	r3, [r7, #52]	; 0x34
          break;
 800441a:	f000 bfaf 	b.w	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
        }
        case RCC_ICLK_CLKSOURCE_HSI48: /* HSI48 */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY))
 800441e:	4b07      	ldr	r3, [pc, #28]	; (800443c <HAL_RCCEx_GetPeriphCLKFreq+0x2c8>)
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004426:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800442a:	d103      	bne.n	8004434 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>
          {
            frequency = HSI48_VALUE;
 800442c:	4b06      	ldr	r3, [pc, #24]	; (8004448 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 800442e:	637b      	str	r3, [r7, #52]	; 0x34
          }
          else
          {
            frequency = 0U;
          }
          break;
 8004430:	f000 bfa4 	b.w	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
            frequency = 0U;
 8004434:	2300      	movs	r3, #0
 8004436:	637b      	str	r3, [r7, #52]	; 0x34
          break;
 8004438:	f000 bfa0 	b.w	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
 800443c:	46020c00 	.word	0x46020c00
 8004440:	0007a120 	.word	0x0007a120
 8004444:	00f42400 	.word	0x00f42400
 8004448:	02dc6c00 	.word	0x02dc6c00
 800444c:	08006908 	.word	0x08006908
        }
        case RCC_ICLK_CLKSOURCE_MSIK: /* MSIK frequency range in HZ */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8004450:	4bab      	ldr	r3, [pc, #684]	; (8004700 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	f003 0320 	and.w	r3, r3, #32
 8004458:	2b20      	cmp	r3, #32
 800445a:	d118      	bne.n	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x31a>
          {
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800445c:	4ba8      	ldr	r3, [pc, #672]	; (8004700 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800445e:	689b      	ldr	r3, [r3, #8]
 8004460:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004464:	2b00      	cmp	r3, #0
 8004466:	d005      	beq.n	8004474 <HAL_RCCEx_GetPeriphCLKFreq+0x300>
 8004468:	4ba5      	ldr	r3, [pc, #660]	; (8004700 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800446a:	689b      	ldr	r3, [r3, #8]
 800446c:	0e1b      	lsrs	r3, r3, #24
 800446e:	f003 030f 	and.w	r3, r3, #15
 8004472:	e006      	b.n	8004482 <HAL_RCCEx_GetPeriphCLKFreq+0x30e>
 8004474:	4ba2      	ldr	r3, [pc, #648]	; (8004700 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8004476:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800447a:	041b      	lsls	r3, r3, #16
 800447c:	0e1b      	lsrs	r3, r3, #24
 800447e:	f003 030f 	and.w	r3, r3, #15
 8004482:	4aa0      	ldr	r2, [pc, #640]	; (8004704 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8004484:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004488:	637b      	str	r3, [r7, #52]	; 0x34
          }
          else
          {
            frequency = 0U;
          }
          break;
 800448a:	f000 bf77 	b.w	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
            frequency = 0U;
 800448e:	2300      	movs	r3, #0
 8004490:	637b      	str	r3, [r7, #52]	; 0x34
          break;
 8004492:	f000 bf73 	b.w	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
        }
        default :
        {
          frequency = 0U;
 8004496:	2300      	movs	r3, #0
 8004498:	637b      	str	r3, [r7, #52]	; 0x34
          break;
 800449a:	f000 bf6f 	b.w	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
        }
      }
    }
    else if (srcclk == RCC_SDMMCCLKSOURCE_PLL1)
 800449e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044a0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80044a4:	d108      	bne.n	80044b8 <HAL_RCCEx_GetPeriphCLKFreq+0x344>
    {
      HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80044a6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80044aa:	4618      	mov	r0, r3
 80044ac:	f7ff fa54 	bl	8003958 <HAL_RCCEx_GetPLL1ClockFreq>
      frequency = pll1_clocks.PLL1_P_Frequency;
 80044b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044b2:	637b      	str	r3, [r7, #52]	; 0x34
 80044b4:	f000 bf62 	b.w	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
    }
    else
    {
      frequency = 0U;
 80044b8:	2300      	movs	r3, #0
 80044ba:	637b      	str	r3, [r7, #52]	; 0x34
 80044bc:	f000 bf5e 	b.w	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_USART1)
 80044c0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80044c4:	1e51      	subs	r1, r2, #1
 80044c6:	430b      	orrs	r3, r1
 80044c8:	d136      	bne.n	8004538 <HAL_RCCEx_GetPeriphCLKFreq+0x3c4>
  {
    /* Get the current USART1 source */
    srcclk = __HAL_RCC_GET_USART1_SOURCE();
 80044ca:	4b8d      	ldr	r3, [pc, #564]	; (8004700 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 80044cc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80044d0:	f003 0303 	and.w	r3, r3, #3
 80044d4:	633b      	str	r3, [r7, #48]	; 0x30

    if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 80044d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d104      	bne.n	80044e6 <HAL_RCCEx_GetPeriphCLKFreq+0x372>
    {
      frequency = HAL_RCC_GetPCLK2Freq();
 80044dc:	f7fe fc6c 	bl	8002db8 <HAL_RCC_GetPCLK2Freq>
 80044e0:	6378      	str	r0, [r7, #52]	; 0x34
 80044e2:	f000 bf4b 	b.w	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
    }
    else if (srcclk == RCC_USART1CLKSOURCE_SYSCLK)
 80044e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044e8:	2b01      	cmp	r3, #1
 80044ea:	d104      	bne.n	80044f6 <HAL_RCCEx_GetPeriphCLKFreq+0x382>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 80044ec:	f7fe fb34 	bl	8002b58 <HAL_RCC_GetSysClockFreq>
 80044f0:	6378      	str	r0, [r7, #52]	; 0x34
 80044f2:	f000 bf43 	b.w	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 80044f6:	4b82      	ldr	r3, [pc, #520]	; (8004700 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80044fe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004502:	d106      	bne.n	8004512 <HAL_RCCEx_GetPeriphCLKFreq+0x39e>
 8004504:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004506:	2b02      	cmp	r3, #2
 8004508:	d103      	bne.n	8004512 <HAL_RCCEx_GetPeriphCLKFreq+0x39e>
    {
      frequency = HSI_VALUE;
 800450a:	4b7f      	ldr	r3, [pc, #508]	; (8004708 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 800450c:	637b      	str	r3, [r7, #52]	; 0x34
 800450e:	f000 bf35 	b.w	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 8004512:	4b7b      	ldr	r3, [pc, #492]	; (8004700 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8004514:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8004518:	f003 0302 	and.w	r3, r3, #2
 800451c:	2b02      	cmp	r3, #2
 800451e:	d107      	bne.n	8004530 <HAL_RCCEx_GetPeriphCLKFreq+0x3bc>
 8004520:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004522:	2b03      	cmp	r3, #3
 8004524:	d104      	bne.n	8004530 <HAL_RCCEx_GetPeriphCLKFreq+0x3bc>
    {
      frequency = LSE_VALUE;
 8004526:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800452a:	637b      	str	r3, [r7, #52]	; 0x34
 800452c:	f000 bf26 	b.w	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
    }
    /* Clock not enabled for USART1 */
    else
    {
      frequency = 0U;
 8004530:	2300      	movs	r3, #0
 8004532:	637b      	str	r3, [r7, #52]	; 0x34
 8004534:	f000 bf22 	b.w	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
    {
      frequency = 0U;
    }
  }
#endif /* USART2 */
  else if (PeriphClk == RCC_PERIPHCLK_USART3)
 8004538:	e9d7 2300 	ldrd	r2, r3, [r7]
 800453c:	1f11      	subs	r1, r2, #4
 800453e:	430b      	orrs	r3, r1
 8004540:	d136      	bne.n	80045b0 <HAL_RCCEx_GetPeriphCLKFreq+0x43c>
  {
    /* Get the current USART3 source */
    srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8004542:	4b6f      	ldr	r3, [pc, #444]	; (8004700 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8004544:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004548:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800454c:	633b      	str	r3, [r7, #48]	; 0x30

    if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 800454e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004550:	2b00      	cmp	r3, #0
 8004552:	d104      	bne.n	800455e <HAL_RCCEx_GetPeriphCLKFreq+0x3ea>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8004554:	f7fe fc1c 	bl	8002d90 <HAL_RCC_GetPCLK1Freq>
 8004558:	6378      	str	r0, [r7, #52]	; 0x34
 800455a:	f000 bf0f 	b.w	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
    }
    else if (srcclk == RCC_USART3CLKSOURCE_SYSCLK)
 800455e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004560:	2b10      	cmp	r3, #16
 8004562:	d104      	bne.n	800456e <HAL_RCCEx_GetPeriphCLKFreq+0x3fa>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8004564:	f7fe faf8 	bl	8002b58 <HAL_RCC_GetSysClockFreq>
 8004568:	6378      	str	r0, [r7, #52]	; 0x34
 800456a:	f000 bf07 	b.w	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 800456e:	4b64      	ldr	r3, [pc, #400]	; (8004700 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004576:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800457a:	d106      	bne.n	800458a <HAL_RCCEx_GetPeriphCLKFreq+0x416>
 800457c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800457e:	2b20      	cmp	r3, #32
 8004580:	d103      	bne.n	800458a <HAL_RCCEx_GetPeriphCLKFreq+0x416>
    {
      frequency = HSI_VALUE;
 8004582:	4b61      	ldr	r3, [pc, #388]	; (8004708 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8004584:	637b      	str	r3, [r7, #52]	; 0x34
 8004586:	f000 bef9 	b.w	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 800458a:	4b5d      	ldr	r3, [pc, #372]	; (8004700 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800458c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8004590:	f003 0302 	and.w	r3, r3, #2
 8004594:	2b02      	cmp	r3, #2
 8004596:	d107      	bne.n	80045a8 <HAL_RCCEx_GetPeriphCLKFreq+0x434>
 8004598:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800459a:	2b30      	cmp	r3, #48	; 0x30
 800459c:	d104      	bne.n	80045a8 <HAL_RCCEx_GetPeriphCLKFreq+0x434>
    {
      frequency = LSE_VALUE;
 800459e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80045a2:	637b      	str	r3, [r7, #52]	; 0x34
 80045a4:	f000 beea 	b.w	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
    }
    /* Clock not enabled for USART3 */
    else
    {
      frequency = 0U;
 80045a8:	2300      	movs	r3, #0
 80045aa:	637b      	str	r3, [r7, #52]	; 0x34
 80045ac:	f000 bee6 	b.w	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_UART4)
 80045b0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80045b4:	f1a2 0108 	sub.w	r1, r2, #8
 80045b8:	430b      	orrs	r3, r1
 80045ba:	d136      	bne.n	800462a <HAL_RCCEx_GetPeriphCLKFreq+0x4b6>
  {
    /* Get the current UART4 source */
    srcclk = __HAL_RCC_GET_UART4_SOURCE();
 80045bc:	4b50      	ldr	r3, [pc, #320]	; (8004700 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 80045be:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80045c2:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80045c6:	633b      	str	r3, [r7, #48]	; 0x30

    if (srcclk == RCC_UART4CLKSOURCE_PCLK1)
 80045c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d104      	bne.n	80045d8 <HAL_RCCEx_GetPeriphCLKFreq+0x464>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 80045ce:	f7fe fbdf 	bl	8002d90 <HAL_RCC_GetPCLK1Freq>
 80045d2:	6378      	str	r0, [r7, #52]	; 0x34
 80045d4:	f000 bed2 	b.w	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
    }
    else if (srcclk == RCC_UART4CLKSOURCE_SYSCLK)
 80045d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045da:	2b40      	cmp	r3, #64	; 0x40
 80045dc:	d104      	bne.n	80045e8 <HAL_RCCEx_GetPeriphCLKFreq+0x474>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 80045de:	f7fe fabb 	bl	8002b58 <HAL_RCC_GetSysClockFreq>
 80045e2:	6378      	str	r0, [r7, #52]	; 0x34
 80045e4:	f000 beca 	b.w	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_HSI))
 80045e8:	4b45      	ldr	r3, [pc, #276]	; (8004700 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80045f0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80045f4:	d106      	bne.n	8004604 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
 80045f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045f8:	2b80      	cmp	r3, #128	; 0x80
 80045fa:	d103      	bne.n	8004604 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
    {
      frequency = HSI_VALUE;
 80045fc:	4b42      	ldr	r3, [pc, #264]	; (8004708 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 80045fe:	637b      	str	r3, [r7, #52]	; 0x34
 8004600:	f000 bebc 	b.w	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART4CLKSOURCE_LSE))
 8004604:	4b3e      	ldr	r3, [pc, #248]	; (8004700 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8004606:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800460a:	f003 0302 	and.w	r3, r3, #2
 800460e:	2b02      	cmp	r3, #2
 8004610:	d107      	bne.n	8004622 <HAL_RCCEx_GetPeriphCLKFreq+0x4ae>
 8004612:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004614:	2bc0      	cmp	r3, #192	; 0xc0
 8004616:	d104      	bne.n	8004622 <HAL_RCCEx_GetPeriphCLKFreq+0x4ae>
    {
      frequency = LSE_VALUE;
 8004618:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800461c:	637b      	str	r3, [r7, #52]	; 0x34
 800461e:	f000 bead 	b.w	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
    }
    /* Clock not enabled for UART4 */
    else
    {
      frequency = 0U;
 8004622:	2300      	movs	r3, #0
 8004624:	637b      	str	r3, [r7, #52]	; 0x34
 8004626:	f000 bea9 	b.w	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_UART5)
 800462a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800462e:	f1a2 0110 	sub.w	r1, r2, #16
 8004632:	430b      	orrs	r3, r1
 8004634:	d139      	bne.n	80046aa <HAL_RCCEx_GetPeriphCLKFreq+0x536>
  {
    /* Get the current UART5 source */
    srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8004636:	4b32      	ldr	r3, [pc, #200]	; (8004700 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8004638:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800463c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004640:	633b      	str	r3, [r7, #48]	; 0x30

    if (srcclk == RCC_UART5CLKSOURCE_PCLK1)
 8004642:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004644:	2b00      	cmp	r3, #0
 8004646:	d104      	bne.n	8004652 <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8004648:	f7fe fba2 	bl	8002d90 <HAL_RCC_GetPCLK1Freq>
 800464c:	6378      	str	r0, [r7, #52]	; 0x34
 800464e:	f000 be95 	b.w	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
    }
    else if (srcclk == RCC_UART5CLKSOURCE_SYSCLK)
 8004652:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004654:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004658:	d104      	bne.n	8004664 <HAL_RCCEx_GetPeriphCLKFreq+0x4f0>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800465a:	f7fe fa7d 	bl	8002b58 <HAL_RCC_GetSysClockFreq>
 800465e:	6378      	str	r0, [r7, #52]	; 0x34
 8004660:	f000 be8c 	b.w	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_HSI))
 8004664:	4b26      	ldr	r3, [pc, #152]	; (8004700 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800466c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004670:	d107      	bne.n	8004682 <HAL_RCCEx_GetPeriphCLKFreq+0x50e>
 8004672:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004674:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004678:	d103      	bne.n	8004682 <HAL_RCCEx_GetPeriphCLKFreq+0x50e>
    {
      frequency = HSI_VALUE;
 800467a:	4b23      	ldr	r3, [pc, #140]	; (8004708 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 800467c:	637b      	str	r3, [r7, #52]	; 0x34
 800467e:	f000 be7d 	b.w	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART5CLKSOURCE_LSE))
 8004682:	4b1f      	ldr	r3, [pc, #124]	; (8004700 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8004684:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8004688:	f003 0302 	and.w	r3, r3, #2
 800468c:	2b02      	cmp	r3, #2
 800468e:	d108      	bne.n	80046a2 <HAL_RCCEx_GetPeriphCLKFreq+0x52e>
 8004690:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004692:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004696:	d104      	bne.n	80046a2 <HAL_RCCEx_GetPeriphCLKFreq+0x52e>
    {
      frequency = LSE_VALUE;
 8004698:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800469c:	637b      	str	r3, [r7, #52]	; 0x34
 800469e:	f000 be6d 	b.w	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
    }
    /* Clock not enabled for UART5 */
    else
    {
      frequency = 0U;
 80046a2:	2300      	movs	r3, #0
 80046a4:	637b      	str	r3, [r7, #52]	; 0x34
 80046a6:	f000 be69 	b.w	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
    {
      frequency = 0U;
    }
  }
#endif /* USART6 */
  else if (PeriphClk == RCC_PERIPHCLK_LPUART1)
 80046aa:	e9d7 2300 	ldrd	r2, r3, [r7]
 80046ae:	f1a2 0120 	sub.w	r1, r2, #32
 80046b2:	430b      	orrs	r3, r1
 80046b4:	d15f      	bne.n	8004776 <HAL_RCCEx_GetPeriphCLKFreq+0x602>
  {
    /* Get the current LPUART1 source */
    srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 80046b6:	4b12      	ldr	r3, [pc, #72]	; (8004700 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 80046b8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80046bc:	f003 0307 	and.w	r3, r3, #7
 80046c0:	633b      	str	r3, [r7, #48]	; 0x30

    if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 80046c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d104      	bne.n	80046d2 <HAL_RCCEx_GetPeriphCLKFreq+0x55e>
    {
      frequency = HAL_RCC_GetPCLK3Freq();
 80046c8:	f7fe fb8a 	bl	8002de0 <HAL_RCC_GetPCLK3Freq>
 80046cc:	6378      	str	r0, [r7, #52]	; 0x34
 80046ce:	f000 be55 	b.w	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
    }
    else if (srcclk == RCC_LPUART1CLKSOURCE_SYSCLK)
 80046d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046d4:	2b01      	cmp	r3, #1
 80046d6:	d104      	bne.n	80046e2 <HAL_RCCEx_GetPeriphCLKFreq+0x56e>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 80046d8:	f7fe fa3e 	bl	8002b58 <HAL_RCC_GetSysClockFreq>
 80046dc:	6378      	str	r0, [r7, #52]	; 0x34
 80046de:	f000 be4d 	b.w	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 80046e2:	4b07      	ldr	r3, [pc, #28]	; (8004700 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80046ea:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80046ee:	d10d      	bne.n	800470c <HAL_RCCEx_GetPeriphCLKFreq+0x598>
 80046f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046f2:	2b02      	cmp	r3, #2
 80046f4:	d10a      	bne.n	800470c <HAL_RCCEx_GetPeriphCLKFreq+0x598>
    {
      frequency = HSI_VALUE;
 80046f6:	4b04      	ldr	r3, [pc, #16]	; (8004708 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 80046f8:	637b      	str	r3, [r7, #52]	; 0x34
 80046fa:	f000 be3f 	b.w	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
 80046fe:	bf00      	nop
 8004700:	46020c00 	.word	0x46020c00
 8004704:	08006908 	.word	0x08006908
 8004708:	00f42400 	.word	0x00f42400
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 800470c:	4baf      	ldr	r3, [pc, #700]	; (80049cc <HAL_RCCEx_GetPeriphCLKFreq+0x858>)
 800470e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8004712:	f003 0302 	and.w	r3, r3, #2
 8004716:	2b02      	cmp	r3, #2
 8004718:	d107      	bne.n	800472a <HAL_RCCEx_GetPeriphCLKFreq+0x5b6>
 800471a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800471c:	2b03      	cmp	r3, #3
 800471e:	d104      	bne.n	800472a <HAL_RCCEx_GetPeriphCLKFreq+0x5b6>
    {
      frequency = LSE_VALUE;
 8004720:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004724:	637b      	str	r3, [r7, #52]	; 0x34
 8004726:	f000 be29 	b.w	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_MSIK))
 800472a:	4ba8      	ldr	r3, [pc, #672]	; (80049cc <HAL_RCCEx_GetPeriphCLKFreq+0x858>)
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	f003 0320 	and.w	r3, r3, #32
 8004732:	2b20      	cmp	r3, #32
 8004734:	d11b      	bne.n	800476e <HAL_RCCEx_GetPeriphCLKFreq+0x5fa>
 8004736:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004738:	2b04      	cmp	r3, #4
 800473a:	d118      	bne.n	800476e <HAL_RCCEx_GetPeriphCLKFreq+0x5fa>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800473c:	4ba3      	ldr	r3, [pc, #652]	; (80049cc <HAL_RCCEx_GetPeriphCLKFreq+0x858>)
 800473e:	689b      	ldr	r3, [r3, #8]
 8004740:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004744:	2b00      	cmp	r3, #0
 8004746:	d005      	beq.n	8004754 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>
 8004748:	4ba0      	ldr	r3, [pc, #640]	; (80049cc <HAL_RCCEx_GetPeriphCLKFreq+0x858>)
 800474a:	689b      	ldr	r3, [r3, #8]
 800474c:	0e1b      	lsrs	r3, r3, #24
 800474e:	f003 030f 	and.w	r3, r3, #15
 8004752:	e006      	b.n	8004762 <HAL_RCCEx_GetPeriphCLKFreq+0x5ee>
 8004754:	4b9d      	ldr	r3, [pc, #628]	; (80049cc <HAL_RCCEx_GetPeriphCLKFreq+0x858>)
 8004756:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800475a:	041b      	lsls	r3, r3, #16
 800475c:	0e1b      	lsrs	r3, r3, #24
 800475e:	f003 030f 	and.w	r3, r3, #15
 8004762:	4a9b      	ldr	r2, [pc, #620]	; (80049d0 <HAL_RCCEx_GetPeriphCLKFreq+0x85c>)
 8004764:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004768:	637b      	str	r3, [r7, #52]	; 0x34
 800476a:	f000 be07 	b.w	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
    }
    /* Clock not enabled for LPUART1 */
    else
    {
      frequency = 0U;
 800476e:	2300      	movs	r3, #0
 8004770:	637b      	str	r3, [r7, #52]	; 0x34
 8004772:	f000 be03 	b.w	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADCDAC)
 8004776:	e9d7 2300 	ldrd	r2, r3, [r7]
 800477a:	f5a2 4100 	sub.w	r1, r2, #32768	; 0x8000
 800477e:	430b      	orrs	r3, r1
 8004780:	d16c      	bne.n	800485c <HAL_RCCEx_GetPeriphCLKFreq+0x6e8>
  {
    srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 8004782:	4b92      	ldr	r3, [pc, #584]	; (80049cc <HAL_RCCEx_GetPeriphCLKFreq+0x858>)
 8004784:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8004788:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 800478c:	633b      	str	r3, [r7, #48]	; 0x30

    if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 800478e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004790:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004794:	d104      	bne.n	80047a0 <HAL_RCCEx_GetPeriphCLKFreq+0x62c>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8004796:	f7fe f9df 	bl	8002b58 <HAL_RCC_GetSysClockFreq>
 800479a:	6378      	str	r0, [r7, #52]	; 0x34
 800479c:	f000 bdee 	b.w	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2)
 80047a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80047a2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80047a6:	d108      	bne.n	80047ba <HAL_RCCEx_GetPeriphCLKFreq+0x646>
    {
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80047a8:	f107 0318 	add.w	r3, r7, #24
 80047ac:	4618      	mov	r0, r3
 80047ae:	f7ff fa2d 	bl	8003c0c <HAL_RCCEx_GetPLL2ClockFreq>
      frequency = pll2_clocks.PLL2_R_Frequency;
 80047b2:	6a3b      	ldr	r3, [r7, #32]
 80047b4:	637b      	str	r3, [r7, #52]	; 0x34
 80047b6:	f000 bde1 	b.w	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 80047ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d104      	bne.n	80047ca <HAL_RCCEx_GetPeriphCLKFreq+0x656>
    {
      frequency = HAL_RCC_GetHCLKFreq();
 80047c0:	f7fe facc 	bl	8002d5c <HAL_RCC_GetHCLKFreq>
 80047c4:	6378      	str	r0, [r7, #52]	; 0x34
 80047c6:	f000 bdd9 	b.w	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_MSIK)
 80047ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80047cc:	f5b3 4fa0 	cmp.w	r3, #20480	; 0x5000
 80047d0:	d122      	bne.n	8004818 <HAL_RCCEx_GetPeriphCLKFreq+0x6a4>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 80047d2:	4b7e      	ldr	r3, [pc, #504]	; (80049cc <HAL_RCCEx_GetPeriphCLKFreq+0x858>)
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	f003 0320 	and.w	r3, r3, #32
 80047da:	2b20      	cmp	r3, #32
 80047dc:	d118      	bne.n	8004810 <HAL_RCCEx_GetPeriphCLKFreq+0x69c>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80047de:	4b7b      	ldr	r3, [pc, #492]	; (80049cc <HAL_RCCEx_GetPeriphCLKFreq+0x858>)
 80047e0:	689b      	ldr	r3, [r3, #8]
 80047e2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d005      	beq.n	80047f6 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
 80047ea:	4b78      	ldr	r3, [pc, #480]	; (80049cc <HAL_RCCEx_GetPeriphCLKFreq+0x858>)
 80047ec:	689b      	ldr	r3, [r3, #8]
 80047ee:	0e1b      	lsrs	r3, r3, #24
 80047f0:	f003 030f 	and.w	r3, r3, #15
 80047f4:	e006      	b.n	8004804 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
 80047f6:	4b75      	ldr	r3, [pc, #468]	; (80049cc <HAL_RCCEx_GetPeriphCLKFreq+0x858>)
 80047f8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80047fc:	041b      	lsls	r3, r3, #16
 80047fe:	0e1b      	lsrs	r3, r3, #24
 8004800:	f003 030f 	and.w	r3, r3, #15
 8004804:	4a72      	ldr	r2, [pc, #456]	; (80049d0 <HAL_RCCEx_GetPeriphCLKFreq+0x85c>)
 8004806:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800480a:	637b      	str	r3, [r7, #52]	; 0x34
 800480c:	f000 bdb6 	b.w	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
      }
      else
      {
        frequency = 0U;
 8004810:	2300      	movs	r3, #0
 8004812:	637b      	str	r3, [r7, #52]	; 0x34
 8004814:	f000 bdb2 	b.w	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 8004818:	4b6c      	ldr	r3, [pc, #432]	; (80049cc <HAL_RCCEx_GetPeriphCLKFreq+0x858>)
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004820:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004824:	d107      	bne.n	8004836 <HAL_RCCEx_GetPeriphCLKFreq+0x6c2>
 8004826:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004828:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800482c:	d103      	bne.n	8004836 <HAL_RCCEx_GetPeriphCLKFreq+0x6c2>
    {
      frequency = HSE_VALUE;
 800482e:	4b69      	ldr	r3, [pc, #420]	; (80049d4 <HAL_RCCEx_GetPeriphCLKFreq+0x860>)
 8004830:	637b      	str	r3, [r7, #52]	; 0x34
 8004832:	f000 bda3 	b.w	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 8004836:	4b65      	ldr	r3, [pc, #404]	; (80049cc <HAL_RCCEx_GetPeriphCLKFreq+0x858>)
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800483e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004842:	d107      	bne.n	8004854 <HAL_RCCEx_GetPeriphCLKFreq+0x6e0>
 8004844:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004846:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800484a:	d103      	bne.n	8004854 <HAL_RCCEx_GetPeriphCLKFreq+0x6e0>
    {
      frequency = HSI_VALUE;
 800484c:	4b61      	ldr	r3, [pc, #388]	; (80049d4 <HAL_RCCEx_GetPeriphCLKFreq+0x860>)
 800484e:	637b      	str	r3, [r7, #52]	; 0x34
 8004850:	f000 bd94 	b.w	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
    }
    /* Clock not enabled for ADC */
    else
    {
      frequency = 0U;
 8004854:	2300      	movs	r3, #0
 8004856:	637b      	str	r3, [r7, #52]	; 0x34
 8004858:	f000 bd90 	b.w	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_MDF1)
 800485c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004860:	f5a2 3180 	sub.w	r1, r2, #65536	; 0x10000
 8004864:	430b      	orrs	r3, r1
 8004866:	d158      	bne.n	800491a <HAL_RCCEx_GetPeriphCLKFreq+0x7a6>
  {
    /* Get the current MDF1 source */
    srcclk = __HAL_RCC_GET_MDF1_SOURCE();
 8004868:	4b58      	ldr	r3, [pc, #352]	; (80049cc <HAL_RCCEx_GetPeriphCLKFreq+0x858>)
 800486a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800486e:	f003 0307 	and.w	r3, r3, #7
 8004872:	633b      	str	r3, [r7, #48]	; 0x30

    switch (srcclk)
 8004874:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004876:	2b04      	cmp	r3, #4
 8004878:	d84b      	bhi.n	8004912 <HAL_RCCEx_GetPeriphCLKFreq+0x79e>
 800487a:	a201      	add	r2, pc, #4	; (adr r2, 8004880 <HAL_RCCEx_GetPeriphCLKFreq+0x70c>)
 800487c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004880:	080048b9 	.word	0x080048b9
 8004884:	08004895 	.word	0x08004895
 8004888:	080048a7 	.word	0x080048a7
 800488c:	080048c3 	.word	0x080048c3
 8004890:	080048cd 	.word	0x080048cd
    {
      case RCC_MDF1CLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8004894:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004898:	4618      	mov	r0, r3
 800489a:	f7ff f85d 	bl	8003958 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 800489e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048a0:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80048a2:	f000 bd6b 	b.w	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>

      case RCC_MDF1CLKSOURCE_PLL3:

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80048a6:	f107 030c 	add.w	r3, r7, #12
 80048aa:	4618      	mov	r0, r3
 80048ac:	f7ff fb08 	bl	8003ec0 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_Q_Frequency;
 80048b0:	693b      	ldr	r3, [r7, #16]
 80048b2:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80048b4:	f000 bd62 	b.w	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>

      case RCC_MDF1CLKSOURCE_HCLK:

        frequency = HAL_RCC_GetHCLKFreq();
 80048b8:	f7fe fa50 	bl	8002d5c <HAL_RCC_GetHCLKFreq>
 80048bc:	6378      	str	r0, [r7, #52]	; 0x34
        break;
 80048be:	f000 bd5d 	b.w	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>

      case RCC_MDF1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 80048c2:	f64b 3380 	movw	r3, #48000	; 0xbb80
 80048c6:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80048c8:	f000 bd58 	b.w	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>

      case RCC_MDF1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 80048cc:	4b3f      	ldr	r3, [pc, #252]	; (80049cc <HAL_RCCEx_GetPeriphCLKFreq+0x858>)
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	f003 0320 	and.w	r3, r3, #32
 80048d4:	2b20      	cmp	r3, #32
 80048d6:	d118      	bne.n	800490a <HAL_RCCEx_GetPeriphCLKFreq+0x796>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80048d8:	4b3c      	ldr	r3, [pc, #240]	; (80049cc <HAL_RCCEx_GetPeriphCLKFreq+0x858>)
 80048da:	689b      	ldr	r3, [r3, #8]
 80048dc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d005      	beq.n	80048f0 <HAL_RCCEx_GetPeriphCLKFreq+0x77c>
 80048e4:	4b39      	ldr	r3, [pc, #228]	; (80049cc <HAL_RCCEx_GetPeriphCLKFreq+0x858>)
 80048e6:	689b      	ldr	r3, [r3, #8]
 80048e8:	0e1b      	lsrs	r3, r3, #24
 80048ea:	f003 030f 	and.w	r3, r3, #15
 80048ee:	e006      	b.n	80048fe <HAL_RCCEx_GetPeriphCLKFreq+0x78a>
 80048f0:	4b36      	ldr	r3, [pc, #216]	; (80049cc <HAL_RCCEx_GetPeriphCLKFreq+0x858>)
 80048f2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80048f6:	041b      	lsls	r3, r3, #16
 80048f8:	0e1b      	lsrs	r3, r3, #24
 80048fa:	f003 030f 	and.w	r3, r3, #15
 80048fe:	4a34      	ldr	r2, [pc, #208]	; (80049d0 <HAL_RCCEx_GetPeriphCLKFreq+0x85c>)
 8004900:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004904:	637b      	str	r3, [r7, #52]	; 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8004906:	f000 bd39 	b.w	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
          frequency = 0U;
 800490a:	2300      	movs	r3, #0
 800490c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800490e:	f000 bd35 	b.w	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>

      default:

        frequency = 0U;
 8004912:	2300      	movs	r3, #0
 8004914:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8004916:	f000 bd31 	b.w	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADF1)
 800491a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800491e:	f5a2 3100 	sub.w	r1, r2, #131072	; 0x20000
 8004922:	430b      	orrs	r3, r1
 8004924:	d16d      	bne.n	8004a02 <HAL_RCCEx_GetPeriphCLKFreq+0x88e>
  {
    /* Get the current ADF1 source */
    srcclk = __HAL_RCC_GET_ADF1_SOURCE();
 8004926:	4b29      	ldr	r3, [pc, #164]	; (80049cc <HAL_RCCEx_GetPeriphCLKFreq+0x858>)
 8004928:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800492c:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
 8004930:	633b      	str	r3, [r7, #48]	; 0x30

    switch (srcclk)
 8004932:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004934:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004938:	d036      	beq.n	80049a8 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
 800493a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800493c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004940:	d85b      	bhi.n	80049fa <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 8004942:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004944:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8004948:	d029      	beq.n	800499e <HAL_RCCEx_GetPeriphCLKFreq+0x82a>
 800494a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800494c:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8004950:	d853      	bhi.n	80049fa <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 8004952:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004954:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004958:	d013      	beq.n	8004982 <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
 800495a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800495c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004960:	d84b      	bhi.n	80049fa <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 8004962:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004964:	2b00      	cmp	r3, #0
 8004966:	d015      	beq.n	8004994 <HAL_RCCEx_GetPeriphCLKFreq+0x820>
 8004968:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800496a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800496e:	d144      	bne.n	80049fa <HAL_RCCEx_GetPeriphCLKFreq+0x886>
    {
      case RCC_ADF1CLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8004970:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004974:	4618      	mov	r0, r3
 8004976:	f7fe ffef 	bl	8003958 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 800497a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800497c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800497e:	f000 bcfd 	b.w	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>

      case RCC_ADF1CLKSOURCE_PLL3:

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004982:	f107 030c 	add.w	r3, r7, #12
 8004986:	4618      	mov	r0, r3
 8004988:	f7ff fa9a 	bl	8003ec0 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_Q_Frequency;
 800498c:	693b      	ldr	r3, [r7, #16]
 800498e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8004990:	f000 bcf4 	b.w	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>

      case RCC_ADF1CLKSOURCE_HCLK:

        frequency = HAL_RCC_GetHCLKFreq();
 8004994:	f7fe f9e2 	bl	8002d5c <HAL_RCC_GetHCLKFreq>
 8004998:	6378      	str	r0, [r7, #52]	; 0x34
        break;
 800499a:	f000 bcef 	b.w	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>

      case RCC_ADF1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 800499e:	f64b 3380 	movw	r3, #48000	; 0xbb80
 80049a2:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80049a4:	f000 bcea 	b.w	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>

      case RCC_ADF1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 80049a8:	4b08      	ldr	r3, [pc, #32]	; (80049cc <HAL_RCCEx_GetPeriphCLKFreq+0x858>)
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	f003 0320 	and.w	r3, r3, #32
 80049b0:	2b20      	cmp	r3, #32
 80049b2:	d11e      	bne.n	80049f2 <HAL_RCCEx_GetPeriphCLKFreq+0x87e>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80049b4:	4b05      	ldr	r3, [pc, #20]	; (80049cc <HAL_RCCEx_GetPeriphCLKFreq+0x858>)
 80049b6:	689b      	ldr	r3, [r3, #8]
 80049b8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d00b      	beq.n	80049d8 <HAL_RCCEx_GetPeriphCLKFreq+0x864>
 80049c0:	4b02      	ldr	r3, [pc, #8]	; (80049cc <HAL_RCCEx_GetPeriphCLKFreq+0x858>)
 80049c2:	689b      	ldr	r3, [r3, #8]
 80049c4:	0e1b      	lsrs	r3, r3, #24
 80049c6:	f003 030f 	and.w	r3, r3, #15
 80049ca:	e00c      	b.n	80049e6 <HAL_RCCEx_GetPeriphCLKFreq+0x872>
 80049cc:	46020c00 	.word	0x46020c00
 80049d0:	08006908 	.word	0x08006908
 80049d4:	00f42400 	.word	0x00f42400
 80049d8:	4b9d      	ldr	r3, [pc, #628]	; (8004c50 <HAL_RCCEx_GetPeriphCLKFreq+0xadc>)
 80049da:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80049de:	041b      	lsls	r3, r3, #16
 80049e0:	0e1b      	lsrs	r3, r3, #24
 80049e2:	f003 030f 	and.w	r3, r3, #15
 80049e6:	4a9b      	ldr	r2, [pc, #620]	; (8004c54 <HAL_RCCEx_GetPeriphCLKFreq+0xae0>)
 80049e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80049ec:	637b      	str	r3, [r7, #52]	; 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80049ee:	f000 bcc5 	b.w	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
          frequency = 0U;
 80049f2:	2300      	movs	r3, #0
 80049f4:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80049f6:	f000 bcc1 	b.w	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>

      default:

        frequency = 0U;
 80049fa:	2300      	movs	r3, #0
 80049fc:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80049fe:	f000 bcbd 	b.w	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C1)
 8004a02:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004a06:	f1a2 0140 	sub.w	r1, r2, #64	; 0x40
 8004a0a:	430b      	orrs	r3, r1
 8004a0c:	d14c      	bne.n	8004aa8 <HAL_RCCEx_GetPeriphCLKFreq+0x934>
  {
    /* Get the current I2C1 source */
    srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8004a0e:	4b90      	ldr	r3, [pc, #576]	; (8004c50 <HAL_RCCEx_GetPeriphCLKFreq+0xadc>)
 8004a10:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004a14:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004a18:	633b      	str	r3, [r7, #48]	; 0x30

    if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 8004a1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d104      	bne.n	8004a2a <HAL_RCCEx_GetPeriphCLKFreq+0x8b6>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8004a20:	f7fe f9b6 	bl	8002d90 <HAL_RCC_GetPCLK1Freq>
 8004a24:	6378      	str	r0, [r7, #52]	; 0x34
 8004a26:	f000 bca9 	b.w	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
    }
    else if (srcclk == RCC_I2C1CLKSOURCE_SYSCLK)
 8004a2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a2c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004a30:	d104      	bne.n	8004a3c <HAL_RCCEx_GetPeriphCLKFreq+0x8c8>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8004a32:	f7fe f891 	bl	8002b58 <HAL_RCC_GetSysClockFreq>
 8004a36:	6378      	str	r0, [r7, #52]	; 0x34
 8004a38:	f000 bca0 	b.w	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 8004a3c:	4b84      	ldr	r3, [pc, #528]	; (8004c50 <HAL_RCCEx_GetPeriphCLKFreq+0xadc>)
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004a44:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004a48:	d107      	bne.n	8004a5a <HAL_RCCEx_GetPeriphCLKFreq+0x8e6>
 8004a4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a4c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004a50:	d103      	bne.n	8004a5a <HAL_RCCEx_GetPeriphCLKFreq+0x8e6>
    {
      frequency = HSI_VALUE;
 8004a52:	4b81      	ldr	r3, [pc, #516]	; (8004c58 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>)
 8004a54:	637b      	str	r3, [r7, #52]	; 0x34
 8004a56:	f000 bc91 	b.w	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C1CLKSOURCE_MSIK))
 8004a5a:	4b7d      	ldr	r3, [pc, #500]	; (8004c50 <HAL_RCCEx_GetPeriphCLKFreq+0xadc>)
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	f003 0320 	and.w	r3, r3, #32
 8004a62:	2b20      	cmp	r3, #32
 8004a64:	d11c      	bne.n	8004aa0 <HAL_RCCEx_GetPeriphCLKFreq+0x92c>
 8004a66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a68:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004a6c:	d118      	bne.n	8004aa0 <HAL_RCCEx_GetPeriphCLKFreq+0x92c>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8004a6e:	4b78      	ldr	r3, [pc, #480]	; (8004c50 <HAL_RCCEx_GetPeriphCLKFreq+0xadc>)
 8004a70:	689b      	ldr	r3, [r3, #8]
 8004a72:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d005      	beq.n	8004a86 <HAL_RCCEx_GetPeriphCLKFreq+0x912>
 8004a7a:	4b75      	ldr	r3, [pc, #468]	; (8004c50 <HAL_RCCEx_GetPeriphCLKFreq+0xadc>)
 8004a7c:	689b      	ldr	r3, [r3, #8]
 8004a7e:	0e1b      	lsrs	r3, r3, #24
 8004a80:	f003 030f 	and.w	r3, r3, #15
 8004a84:	e006      	b.n	8004a94 <HAL_RCCEx_GetPeriphCLKFreq+0x920>
 8004a86:	4b72      	ldr	r3, [pc, #456]	; (8004c50 <HAL_RCCEx_GetPeriphCLKFreq+0xadc>)
 8004a88:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8004a8c:	041b      	lsls	r3, r3, #16
 8004a8e:	0e1b      	lsrs	r3, r3, #24
 8004a90:	f003 030f 	and.w	r3, r3, #15
 8004a94:	4a6f      	ldr	r2, [pc, #444]	; (8004c54 <HAL_RCCEx_GetPeriphCLKFreq+0xae0>)
 8004a96:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004a9a:	637b      	str	r3, [r7, #52]	; 0x34
 8004a9c:	f000 bc6e 	b.w	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
    }
    /* Clock not enabled for I2C1 */
    else
    {
      frequency = 0U;
 8004aa0:	2300      	movs	r3, #0
 8004aa2:	637b      	str	r3, [r7, #52]	; 0x34
 8004aa4:	f000 bc6a 	b.w	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C2)
 8004aa8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004aac:	f1a2 0180 	sub.w	r1, r2, #128	; 0x80
 8004ab0:	430b      	orrs	r3, r1
 8004ab2:	d14c      	bne.n	8004b4e <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
  {
    /* Get the current I2C2 source */
    srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8004ab4:	4b66      	ldr	r3, [pc, #408]	; (8004c50 <HAL_RCCEx_GetPeriphCLKFreq+0xadc>)
 8004ab6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004aba:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8004abe:	633b      	str	r3, [r7, #48]	; 0x30

    if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 8004ac0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d104      	bne.n	8004ad0 <HAL_RCCEx_GetPeriphCLKFreq+0x95c>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8004ac6:	f7fe f963 	bl	8002d90 <HAL_RCC_GetPCLK1Freq>
 8004aca:	6378      	str	r0, [r7, #52]	; 0x34
 8004acc:	f000 bc56 	b.w	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
    }
    else if (srcclk == RCC_I2C2CLKSOURCE_SYSCLK)
 8004ad0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ad2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004ad6:	d104      	bne.n	8004ae2 <HAL_RCCEx_GetPeriphCLKFreq+0x96e>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8004ad8:	f7fe f83e 	bl	8002b58 <HAL_RCC_GetSysClockFreq>
 8004adc:	6378      	str	r0, [r7, #52]	; 0x34
 8004ade:	f000 bc4d 	b.w	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 8004ae2:	4b5b      	ldr	r3, [pc, #364]	; (8004c50 <HAL_RCCEx_GetPeriphCLKFreq+0xadc>)
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004aea:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004aee:	d107      	bne.n	8004b00 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 8004af0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004af2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004af6:	d103      	bne.n	8004b00 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
    {
      frequency = HSI_VALUE;
 8004af8:	4b57      	ldr	r3, [pc, #348]	; (8004c58 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>)
 8004afa:	637b      	str	r3, [r7, #52]	; 0x34
 8004afc:	f000 bc3e 	b.w	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C2CLKSOURCE_MSIK))
 8004b00:	4b53      	ldr	r3, [pc, #332]	; (8004c50 <HAL_RCCEx_GetPeriphCLKFreq+0xadc>)
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	f003 0320 	and.w	r3, r3, #32
 8004b08:	2b20      	cmp	r3, #32
 8004b0a:	d11c      	bne.n	8004b46 <HAL_RCCEx_GetPeriphCLKFreq+0x9d2>
 8004b0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b0e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8004b12:	d118      	bne.n	8004b46 <HAL_RCCEx_GetPeriphCLKFreq+0x9d2>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8004b14:	4b4e      	ldr	r3, [pc, #312]	; (8004c50 <HAL_RCCEx_GetPeriphCLKFreq+0xadc>)
 8004b16:	689b      	ldr	r3, [r3, #8]
 8004b18:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d005      	beq.n	8004b2c <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 8004b20:	4b4b      	ldr	r3, [pc, #300]	; (8004c50 <HAL_RCCEx_GetPeriphCLKFreq+0xadc>)
 8004b22:	689b      	ldr	r3, [r3, #8]
 8004b24:	0e1b      	lsrs	r3, r3, #24
 8004b26:	f003 030f 	and.w	r3, r3, #15
 8004b2a:	e006      	b.n	8004b3a <HAL_RCCEx_GetPeriphCLKFreq+0x9c6>
 8004b2c:	4b48      	ldr	r3, [pc, #288]	; (8004c50 <HAL_RCCEx_GetPeriphCLKFreq+0xadc>)
 8004b2e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8004b32:	041b      	lsls	r3, r3, #16
 8004b34:	0e1b      	lsrs	r3, r3, #24
 8004b36:	f003 030f 	and.w	r3, r3, #15
 8004b3a:	4a46      	ldr	r2, [pc, #280]	; (8004c54 <HAL_RCCEx_GetPeriphCLKFreq+0xae0>)
 8004b3c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004b40:	637b      	str	r3, [r7, #52]	; 0x34
 8004b42:	f000 bc1b 	b.w	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
    }
    /* Clock not enabled for I2C2 */
    else
    {
      frequency = 0U;
 8004b46:	2300      	movs	r3, #0
 8004b48:	637b      	str	r3, [r7, #52]	; 0x34
 8004b4a:	f000 bc17 	b.w	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C3)
 8004b4e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004b52:	f5a2 7180 	sub.w	r1, r2, #256	; 0x100
 8004b56:	430b      	orrs	r3, r1
 8004b58:	d151      	bne.n	8004bfe <HAL_RCCEx_GetPeriphCLKFreq+0xa8a>
  {
    /* Get the current I2C3 source */
    srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8004b5a:	4b3d      	ldr	r3, [pc, #244]	; (8004c50 <HAL_RCCEx_GetPeriphCLKFreq+0xadc>)
 8004b5c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8004b60:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8004b64:	633b      	str	r3, [r7, #48]	; 0x30

    switch (srcclk)
 8004b66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b68:	2bc0      	cmp	r3, #192	; 0xc0
 8004b6a:	d024      	beq.n	8004bb6 <HAL_RCCEx_GetPeriphCLKFreq+0xa42>
 8004b6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b6e:	2bc0      	cmp	r3, #192	; 0xc0
 8004b70:	d842      	bhi.n	8004bf8 <HAL_RCCEx_GetPeriphCLKFreq+0xa84>
 8004b72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b74:	2b80      	cmp	r3, #128	; 0x80
 8004b76:	d00d      	beq.n	8004b94 <HAL_RCCEx_GetPeriphCLKFreq+0xa20>
 8004b78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b7a:	2b80      	cmp	r3, #128	; 0x80
 8004b7c:	d83c      	bhi.n	8004bf8 <HAL_RCCEx_GetPeriphCLKFreq+0xa84>
 8004b7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d003      	beq.n	8004b8c <HAL_RCCEx_GetPeriphCLKFreq+0xa18>
 8004b84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b86:	2b40      	cmp	r3, #64	; 0x40
 8004b88:	d011      	beq.n	8004bae <HAL_RCCEx_GetPeriphCLKFreq+0xa3a>
 8004b8a:	e035      	b.n	8004bf8 <HAL_RCCEx_GetPeriphCLKFreq+0xa84>
    {
      case RCC_I2C3CLKSOURCE_PCLK3:
      {
        frequency = HAL_RCC_GetPCLK3Freq();
 8004b8c:	f7fe f928 	bl	8002de0 <HAL_RCC_GetPCLK3Freq>
 8004b90:	6378      	str	r0, [r7, #52]	; 0x34
        break;
 8004b92:	e3f3      	b.n	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
      }
      case RCC_I2C3CLKSOURCE_HSI:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004b94:	4b2e      	ldr	r3, [pc, #184]	; (8004c50 <HAL_RCCEx_GetPeriphCLKFreq+0xadc>)
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004b9c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004ba0:	d102      	bne.n	8004ba8 <HAL_RCCEx_GetPeriphCLKFreq+0xa34>
        {
          frequency = HSI_VALUE;
 8004ba2:	4b2d      	ldr	r3, [pc, #180]	; (8004c58 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>)
 8004ba4:	637b      	str	r3, [r7, #52]	; 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8004ba6:	e3e9      	b.n	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
          frequency = 0U;
 8004ba8:	2300      	movs	r3, #0
 8004baa:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8004bac:	e3e6      	b.n	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
      }
      case RCC_I2C3CLKSOURCE_SYSCLK:
      {
        frequency = HAL_RCC_GetSysClockFreq();
 8004bae:	f7fd ffd3 	bl	8002b58 <HAL_RCC_GetSysClockFreq>
 8004bb2:	6378      	str	r0, [r7, #52]	; 0x34
        break;
 8004bb4:	e3e2      	b.n	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
      }
      case RCC_I2C3CLKSOURCE_MSIK:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8004bb6:	4b26      	ldr	r3, [pc, #152]	; (8004c50 <HAL_RCCEx_GetPeriphCLKFreq+0xadc>)
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	f003 0320 	and.w	r3, r3, #32
 8004bbe:	2b20      	cmp	r3, #32
 8004bc0:	d117      	bne.n	8004bf2 <HAL_RCCEx_GetPeriphCLKFreq+0xa7e>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8004bc2:	4b23      	ldr	r3, [pc, #140]	; (8004c50 <HAL_RCCEx_GetPeriphCLKFreq+0xadc>)
 8004bc4:	689b      	ldr	r3, [r3, #8]
 8004bc6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d005      	beq.n	8004bda <HAL_RCCEx_GetPeriphCLKFreq+0xa66>
 8004bce:	4b20      	ldr	r3, [pc, #128]	; (8004c50 <HAL_RCCEx_GetPeriphCLKFreq+0xadc>)
 8004bd0:	689b      	ldr	r3, [r3, #8]
 8004bd2:	0e1b      	lsrs	r3, r3, #24
 8004bd4:	f003 030f 	and.w	r3, r3, #15
 8004bd8:	e006      	b.n	8004be8 <HAL_RCCEx_GetPeriphCLKFreq+0xa74>
 8004bda:	4b1d      	ldr	r3, [pc, #116]	; (8004c50 <HAL_RCCEx_GetPeriphCLKFreq+0xadc>)
 8004bdc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8004be0:	041b      	lsls	r3, r3, #16
 8004be2:	0e1b      	lsrs	r3, r3, #24
 8004be4:	f003 030f 	and.w	r3, r3, #15
 8004be8:	4a1a      	ldr	r2, [pc, #104]	; (8004c54 <HAL_RCCEx_GetPeriphCLKFreq+0xae0>)
 8004bea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004bee:	637b      	str	r3, [r7, #52]	; 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8004bf0:	e3c4      	b.n	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
          frequency = 0U;
 8004bf2:	2300      	movs	r3, #0
 8004bf4:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8004bf6:	e3c1      	b.n	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
      }
      default:
      {
        frequency = 0U;
 8004bf8:	2300      	movs	r3, #0
 8004bfa:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8004bfc:	e3be      	b.n	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C4)
 8004bfe:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004c02:	f5a2 0180 	sub.w	r1, r2, #4194304	; 0x400000
 8004c06:	430b      	orrs	r3, r1
 8004c08:	d14d      	bne.n	8004ca6 <HAL_RCCEx_GetPeriphCLKFreq+0xb32>
  {
    /* Get the current I2C4 source */
    srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 8004c0a:	4b11      	ldr	r3, [pc, #68]	; (8004c50 <HAL_RCCEx_GetPeriphCLKFreq+0xadc>)
 8004c0c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004c10:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8004c14:	633b      	str	r3, [r7, #48]	; 0x30

    if (srcclk == RCC_I2C4CLKSOURCE_PCLK1)
 8004c16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d103      	bne.n	8004c24 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8004c1c:	f7fe f8b8 	bl	8002d90 <HAL_RCC_GetPCLK1Freq>
 8004c20:	6378      	str	r0, [r7, #52]	; 0x34
 8004c22:	e3ab      	b.n	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
    }
    else if (srcclk == RCC_I2C4CLKSOURCE_SYSCLK)
 8004c24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c26:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004c2a:	d103      	bne.n	8004c34 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8004c2c:	f7fd ff94 	bl	8002b58 <HAL_RCC_GetSysClockFreq>
 8004c30:	6378      	str	r0, [r7, #52]	; 0x34
 8004c32:	e3a3      	b.n	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C4CLKSOURCE_HSI))
 8004c34:	4b06      	ldr	r3, [pc, #24]	; (8004c50 <HAL_RCCEx_GetPeriphCLKFreq+0xadc>)
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004c3c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004c40:	d10c      	bne.n	8004c5c <HAL_RCCEx_GetPeriphCLKFreq+0xae8>
 8004c42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c44:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004c48:	d108      	bne.n	8004c5c <HAL_RCCEx_GetPeriphCLKFreq+0xae8>
    {
      frequency = HSI_VALUE;
 8004c4a:	4b03      	ldr	r3, [pc, #12]	; (8004c58 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>)
 8004c4c:	637b      	str	r3, [r7, #52]	; 0x34
 8004c4e:	e395      	b.n	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
 8004c50:	46020c00 	.word	0x46020c00
 8004c54:	08006908 	.word	0x08006908
 8004c58:	00f42400 	.word	0x00f42400
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C4CLKSOURCE_MSIK))
 8004c5c:	4ba4      	ldr	r3, [pc, #656]	; (8004ef0 <HAL_RCCEx_GetPeriphCLKFreq+0xd7c>)
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	f003 0320 	and.w	r3, r3, #32
 8004c64:	2b20      	cmp	r3, #32
 8004c66:	d11b      	bne.n	8004ca0 <HAL_RCCEx_GetPeriphCLKFreq+0xb2c>
 8004c68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c6a:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8004c6e:	d117      	bne.n	8004ca0 <HAL_RCCEx_GetPeriphCLKFreq+0xb2c>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8004c70:	4b9f      	ldr	r3, [pc, #636]	; (8004ef0 <HAL_RCCEx_GetPeriphCLKFreq+0xd7c>)
 8004c72:	689b      	ldr	r3, [r3, #8]
 8004c74:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d005      	beq.n	8004c88 <HAL_RCCEx_GetPeriphCLKFreq+0xb14>
 8004c7c:	4b9c      	ldr	r3, [pc, #624]	; (8004ef0 <HAL_RCCEx_GetPeriphCLKFreq+0xd7c>)
 8004c7e:	689b      	ldr	r3, [r3, #8]
 8004c80:	0e1b      	lsrs	r3, r3, #24
 8004c82:	f003 030f 	and.w	r3, r3, #15
 8004c86:	e006      	b.n	8004c96 <HAL_RCCEx_GetPeriphCLKFreq+0xb22>
 8004c88:	4b99      	ldr	r3, [pc, #612]	; (8004ef0 <HAL_RCCEx_GetPeriphCLKFreq+0xd7c>)
 8004c8a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8004c8e:	041b      	lsls	r3, r3, #16
 8004c90:	0e1b      	lsrs	r3, r3, #24
 8004c92:	f003 030f 	and.w	r3, r3, #15
 8004c96:	4a97      	ldr	r2, [pc, #604]	; (8004ef4 <HAL_RCCEx_GetPeriphCLKFreq+0xd80>)
 8004c98:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004c9c:	637b      	str	r3, [r7, #52]	; 0x34
 8004c9e:	e36d      	b.n	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
    }
    /* Clock not enabled for I2C4 */
    else
    {
      frequency = 0U;
 8004ca0:	2300      	movs	r3, #0
 8004ca2:	637b      	str	r3, [r7, #52]	; 0x34
 8004ca4:	e36a      	b.n	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
    {
      frequency = 0U;
    }
  }
#endif /* I2C6 */
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM34)
 8004ca6:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004caa:	f5a2 6100 	sub.w	r1, r2, #2048	; 0x800
 8004cae:	430b      	orrs	r3, r1
 8004cb0:	d164      	bne.n	8004d7c <HAL_RCCEx_GetPeriphCLKFreq+0xc08>
  {
    /* Get the current LPTIM34 source */
    srcclk = __HAL_RCC_GET_LPTIM34_SOURCE();
 8004cb2:	4b8f      	ldr	r3, [pc, #572]	; (8004ef0 <HAL_RCCEx_GetPeriphCLKFreq+0xd7c>)
 8004cb4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8004cb8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004cbc:	633b      	str	r3, [r7, #48]	; 0x30

    if (srcclk == RCC_LPTIM34CLKSOURCE_MSIK)
 8004cbe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d120      	bne.n	8004d06 <HAL_RCCEx_GetPeriphCLKFreq+0xb92>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8004cc4:	4b8a      	ldr	r3, [pc, #552]	; (8004ef0 <HAL_RCCEx_GetPeriphCLKFreq+0xd7c>)
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	f003 0320 	and.w	r3, r3, #32
 8004ccc:	2b20      	cmp	r3, #32
 8004cce:	d117      	bne.n	8004d00 <HAL_RCCEx_GetPeriphCLKFreq+0xb8c>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8004cd0:	4b87      	ldr	r3, [pc, #540]	; (8004ef0 <HAL_RCCEx_GetPeriphCLKFreq+0xd7c>)
 8004cd2:	689b      	ldr	r3, [r3, #8]
 8004cd4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d005      	beq.n	8004ce8 <HAL_RCCEx_GetPeriphCLKFreq+0xb74>
 8004cdc:	4b84      	ldr	r3, [pc, #528]	; (8004ef0 <HAL_RCCEx_GetPeriphCLKFreq+0xd7c>)
 8004cde:	689b      	ldr	r3, [r3, #8]
 8004ce0:	0e1b      	lsrs	r3, r3, #24
 8004ce2:	f003 030f 	and.w	r3, r3, #15
 8004ce6:	e006      	b.n	8004cf6 <HAL_RCCEx_GetPeriphCLKFreq+0xb82>
 8004ce8:	4b81      	ldr	r3, [pc, #516]	; (8004ef0 <HAL_RCCEx_GetPeriphCLKFreq+0xd7c>)
 8004cea:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8004cee:	041b      	lsls	r3, r3, #16
 8004cf0:	0e1b      	lsrs	r3, r3, #24
 8004cf2:	f003 030f 	and.w	r3, r3, #15
 8004cf6:	4a7f      	ldr	r2, [pc, #508]	; (8004ef4 <HAL_RCCEx_GetPeriphCLKFreq+0xd80>)
 8004cf8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004cfc:	637b      	str	r3, [r7, #52]	; 0x34
 8004cfe:	e33d      	b.n	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
      }
      else
      {
        frequency = 0U;
 8004d00:	2300      	movs	r3, #0
 8004d02:	637b      	str	r3, [r7, #52]	; 0x34
 8004d04:	e33a      	b.n	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_LSI))
 8004d06:	4b7a      	ldr	r3, [pc, #488]	; (8004ef0 <HAL_RCCEx_GetPeriphCLKFreq+0xd7c>)
 8004d08:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8004d0c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004d10:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004d14:	d112      	bne.n	8004d3c <HAL_RCCEx_GetPeriphCLKFreq+0xbc8>
 8004d16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d18:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004d1c:	d10e      	bne.n	8004d3c <HAL_RCCEx_GetPeriphCLKFreq+0xbc8>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8004d1e:	4b74      	ldr	r3, [pc, #464]	; (8004ef0 <HAL_RCCEx_GetPeriphCLKFreq+0xd7c>)
 8004d20:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8004d24:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d28:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004d2c:	d102      	bne.n	8004d34 <HAL_RCCEx_GetPeriphCLKFreq+0xbc0>
      {
        frequency = LSI_VALUE / 128U;
 8004d2e:	23fa      	movs	r3, #250	; 0xfa
 8004d30:	637b      	str	r3, [r7, #52]	; 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8004d32:	e323      	b.n	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
      }
      else
      {
        frequency = LSI_VALUE;
 8004d34:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8004d38:	637b      	str	r3, [r7, #52]	; 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8004d3a:	e31f      	b.n	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_HSI))
 8004d3c:	4b6c      	ldr	r3, [pc, #432]	; (8004ef0 <HAL_RCCEx_GetPeriphCLKFreq+0xd7c>)
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004d44:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004d48:	d106      	bne.n	8004d58 <HAL_RCCEx_GetPeriphCLKFreq+0xbe4>
 8004d4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d4c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004d50:	d102      	bne.n	8004d58 <HAL_RCCEx_GetPeriphCLKFreq+0xbe4>
    {
      frequency = HSI_VALUE;
 8004d52:	4b69      	ldr	r3, [pc, #420]	; (8004ef8 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 8004d54:	637b      	str	r3, [r7, #52]	; 0x34
 8004d56:	e311      	b.n	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_LSE))
 8004d58:	4b65      	ldr	r3, [pc, #404]	; (8004ef0 <HAL_RCCEx_GetPeriphCLKFreq+0xd7c>)
 8004d5a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8004d5e:	f003 0302 	and.w	r3, r3, #2
 8004d62:	2b02      	cmp	r3, #2
 8004d64:	d107      	bne.n	8004d76 <HAL_RCCEx_GetPeriphCLKFreq+0xc02>
 8004d66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d68:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004d6c:	d103      	bne.n	8004d76 <HAL_RCCEx_GetPeriphCLKFreq+0xc02>
    {
      frequency = LSE_VALUE;
 8004d6e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004d72:	637b      	str	r3, [r7, #52]	; 0x34
 8004d74:	e302      	b.n	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
    }
    /* Clock not enabled for LPTIM34 */
    else
    {
      frequency = 0U;
 8004d76:	2300      	movs	r3, #0
 8004d78:	637b      	str	r3, [r7, #52]	; 0x34
 8004d7a:	e2ff      	b.n	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM1)
 8004d7c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004d80:	f5a2 7100 	sub.w	r1, r2, #512	; 0x200
 8004d84:	430b      	orrs	r3, r1
 8004d86:	d164      	bne.n	8004e52 <HAL_RCCEx_GetPeriphCLKFreq+0xcde>
  {
    /* Get the current LPTIM1 source */
    srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8004d88:	4b59      	ldr	r3, [pc, #356]	; (8004ef0 <HAL_RCCEx_GetPeriphCLKFreq+0xd7c>)
 8004d8a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8004d8e:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004d92:	633b      	str	r3, [r7, #48]	; 0x30

    if (srcclk == RCC_LPTIM1CLKSOURCE_MSIK)
 8004d94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d120      	bne.n	8004ddc <HAL_RCCEx_GetPeriphCLKFreq+0xc68>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8004d9a:	4b55      	ldr	r3, [pc, #340]	; (8004ef0 <HAL_RCCEx_GetPeriphCLKFreq+0xd7c>)
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	f003 0320 	and.w	r3, r3, #32
 8004da2:	2b20      	cmp	r3, #32
 8004da4:	d117      	bne.n	8004dd6 <HAL_RCCEx_GetPeriphCLKFreq+0xc62>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8004da6:	4b52      	ldr	r3, [pc, #328]	; (8004ef0 <HAL_RCCEx_GetPeriphCLKFreq+0xd7c>)
 8004da8:	689b      	ldr	r3, [r3, #8]
 8004daa:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d005      	beq.n	8004dbe <HAL_RCCEx_GetPeriphCLKFreq+0xc4a>
 8004db2:	4b4f      	ldr	r3, [pc, #316]	; (8004ef0 <HAL_RCCEx_GetPeriphCLKFreq+0xd7c>)
 8004db4:	689b      	ldr	r3, [r3, #8]
 8004db6:	0e1b      	lsrs	r3, r3, #24
 8004db8:	f003 030f 	and.w	r3, r3, #15
 8004dbc:	e006      	b.n	8004dcc <HAL_RCCEx_GetPeriphCLKFreq+0xc58>
 8004dbe:	4b4c      	ldr	r3, [pc, #304]	; (8004ef0 <HAL_RCCEx_GetPeriphCLKFreq+0xd7c>)
 8004dc0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8004dc4:	041b      	lsls	r3, r3, #16
 8004dc6:	0e1b      	lsrs	r3, r3, #24
 8004dc8:	f003 030f 	and.w	r3, r3, #15
 8004dcc:	4a49      	ldr	r2, [pc, #292]	; (8004ef4 <HAL_RCCEx_GetPeriphCLKFreq+0xd80>)
 8004dce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004dd2:	637b      	str	r3, [r7, #52]	; 0x34
 8004dd4:	e2d2      	b.n	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
      }
      else
      {
        frequency = 0U;
 8004dd6:	2300      	movs	r3, #0
 8004dd8:	637b      	str	r3, [r7, #52]	; 0x34
 8004dda:	e2cf      	b.n	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSI))
 8004ddc:	4b44      	ldr	r3, [pc, #272]	; (8004ef0 <HAL_RCCEx_GetPeriphCLKFreq+0xd7c>)
 8004dde:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8004de2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004de6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004dea:	d112      	bne.n	8004e12 <HAL_RCCEx_GetPeriphCLKFreq+0xc9e>
 8004dec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004dee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004df2:	d10e      	bne.n	8004e12 <HAL_RCCEx_GetPeriphCLKFreq+0xc9e>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8004df4:	4b3e      	ldr	r3, [pc, #248]	; (8004ef0 <HAL_RCCEx_GetPeriphCLKFreq+0xd7c>)
 8004df6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8004dfa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004dfe:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004e02:	d102      	bne.n	8004e0a <HAL_RCCEx_GetPeriphCLKFreq+0xc96>
      {
        frequency = LSI_VALUE / 128U;
 8004e04:	23fa      	movs	r3, #250	; 0xfa
 8004e06:	637b      	str	r3, [r7, #52]	; 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8004e08:	e2b8      	b.n	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
      }
      else
      {
        frequency = LSI_VALUE;
 8004e0a:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8004e0e:	637b      	str	r3, [r7, #52]	; 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8004e10:	e2b4      	b.n	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_HSI))
 8004e12:	4b37      	ldr	r3, [pc, #220]	; (8004ef0 <HAL_RCCEx_GetPeriphCLKFreq+0xd7c>)
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004e1a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004e1e:	d106      	bne.n	8004e2e <HAL_RCCEx_GetPeriphCLKFreq+0xcba>
 8004e20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e22:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004e26:	d102      	bne.n	8004e2e <HAL_RCCEx_GetPeriphCLKFreq+0xcba>
    {
      frequency = HSI_VALUE;
 8004e28:	4b33      	ldr	r3, [pc, #204]	; (8004ef8 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 8004e2a:	637b      	str	r3, [r7, #52]	; 0x34
 8004e2c:	e2a6      	b.n	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSE))
 8004e2e:	4b30      	ldr	r3, [pc, #192]	; (8004ef0 <HAL_RCCEx_GetPeriphCLKFreq+0xd7c>)
 8004e30:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8004e34:	f003 0302 	and.w	r3, r3, #2
 8004e38:	2b02      	cmp	r3, #2
 8004e3a:	d107      	bne.n	8004e4c <HAL_RCCEx_GetPeriphCLKFreq+0xcd8>
 8004e3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e3e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004e42:	d103      	bne.n	8004e4c <HAL_RCCEx_GetPeriphCLKFreq+0xcd8>
    {
      frequency = LSE_VALUE;
 8004e44:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004e48:	637b      	str	r3, [r7, #52]	; 0x34
 8004e4a:	e297      	b.n	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
    }
    /* Clock not enabled for LPTIM1 */
    else
    {
      frequency = 0U;
 8004e4c:	2300      	movs	r3, #0
 8004e4e:	637b      	str	r3, [r7, #52]	; 0x34
 8004e50:	e294      	b.n	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM2)
 8004e52:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004e56:	f5a2 6180 	sub.w	r1, r2, #1024	; 0x400
 8004e5a:	430b      	orrs	r3, r1
 8004e5c:	d14e      	bne.n	8004efc <HAL_RCCEx_GetPeriphCLKFreq+0xd88>
  {
    /* Get the current LPTIM2 source */
    srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8004e5e:	4b24      	ldr	r3, [pc, #144]	; (8004ef0 <HAL_RCCEx_GetPeriphCLKFreq+0xd7c>)
 8004e60:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004e64:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8004e68:	633b      	str	r3, [r7, #48]	; 0x30

    if (srcclk == RCC_LPTIM2CLKSOURCE_PCLK1)
 8004e6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d103      	bne.n	8004e78 <HAL_RCCEx_GetPeriphCLKFreq+0xd04>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8004e70:	f7fd ff8e 	bl	8002d90 <HAL_RCC_GetPCLK1Freq>
 8004e74:	6378      	str	r0, [r7, #52]	; 0x34
 8004e76:	e281      	b.n	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSI))
 8004e78:	4b1d      	ldr	r3, [pc, #116]	; (8004ef0 <HAL_RCCEx_GetPeriphCLKFreq+0xd7c>)
 8004e7a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8004e7e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004e82:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004e86:	d112      	bne.n	8004eae <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
 8004e88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e8a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004e8e:	d10e      	bne.n	8004eae <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8004e90:	4b17      	ldr	r3, [pc, #92]	; (8004ef0 <HAL_RCCEx_GetPeriphCLKFreq+0xd7c>)
 8004e92:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8004e96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e9a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004e9e:	d102      	bne.n	8004ea6 <HAL_RCCEx_GetPeriphCLKFreq+0xd32>
      {
        frequency = LSI_VALUE / 128U;
 8004ea0:	23fa      	movs	r3, #250	; 0xfa
 8004ea2:	637b      	str	r3, [r7, #52]	; 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8004ea4:	e26a      	b.n	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
      }
      else
      {
        frequency = LSI_VALUE;
 8004ea6:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8004eaa:	637b      	str	r3, [r7, #52]	; 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8004eac:	e266      	b.n	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_HSI))
 8004eae:	4b10      	ldr	r3, [pc, #64]	; (8004ef0 <HAL_RCCEx_GetPeriphCLKFreq+0xd7c>)
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004eb6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004eba:	d106      	bne.n	8004eca <HAL_RCCEx_GetPeriphCLKFreq+0xd56>
 8004ebc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ebe:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8004ec2:	d102      	bne.n	8004eca <HAL_RCCEx_GetPeriphCLKFreq+0xd56>
    {
      frequency = HSI_VALUE;
 8004ec4:	4b0c      	ldr	r3, [pc, #48]	; (8004ef8 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 8004ec6:	637b      	str	r3, [r7, #52]	; 0x34
 8004ec8:	e258      	b.n	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSE))
 8004eca:	4b09      	ldr	r3, [pc, #36]	; (8004ef0 <HAL_RCCEx_GetPeriphCLKFreq+0xd7c>)
 8004ecc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8004ed0:	f003 0302 	and.w	r3, r3, #2
 8004ed4:	2b02      	cmp	r3, #2
 8004ed6:	d107      	bne.n	8004ee8 <HAL_RCCEx_GetPeriphCLKFreq+0xd74>
 8004ed8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004eda:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8004ede:	d103      	bne.n	8004ee8 <HAL_RCCEx_GetPeriphCLKFreq+0xd74>
    {
      frequency = LSE_VALUE;
 8004ee0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004ee4:	637b      	str	r3, [r7, #52]	; 0x34
 8004ee6:	e249      	b.n	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
    }
    /* Clock not enabled for LPTIM2 */
    else
    {
      frequency = 0U;
 8004ee8:	2300      	movs	r3, #0
 8004eea:	637b      	str	r3, [r7, #52]	; 0x34
 8004eec:	e246      	b.n	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
 8004eee:	bf00      	nop
 8004ef0:	46020c00 	.word	0x46020c00
 8004ef4:	08006908 	.word	0x08006908
 8004ef8:	00f42400 	.word	0x00f42400
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN1)
 8004efc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004f00:	f102 4178 	add.w	r1, r2, #4160749568	; 0xf8000000
 8004f04:	430b      	orrs	r3, r1
 8004f06:	d12d      	bne.n	8004f64 <HAL_RCCEx_GetPeriphCLKFreq+0xdf0>
  {
    /* Get the current FDCAN1 kernel source */
    srcclk = __HAL_RCC_GET_FDCAN1_SOURCE();
 8004f08:	4ba9      	ldr	r3, [pc, #676]	; (80051b0 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8004f0a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004f0e:	f003 7340 	and.w	r3, r3, #50331648	; 0x3000000
 8004f12:	633b      	str	r3, [r7, #48]	; 0x30

    if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCAN1CLKSOURCE_HSE))
 8004f14:	4ba6      	ldr	r3, [pc, #664]	; (80051b0 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f1c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004f20:	d105      	bne.n	8004f2e <HAL_RCCEx_GetPeriphCLKFreq+0xdba>
 8004f22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d102      	bne.n	8004f2e <HAL_RCCEx_GetPeriphCLKFreq+0xdba>
    {
      frequency = HSE_VALUE;
 8004f28:	4ba2      	ldr	r3, [pc, #648]	; (80051b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1040>)
 8004f2a:	637b      	str	r3, [r7, #52]	; 0x34
 8004f2c:	e226      	b.n	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
    }
    else if (srcclk == RCC_FDCAN1CLKSOURCE_PLL1) /* PLL1 ? */
 8004f2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f30:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004f34:	d107      	bne.n	8004f46 <HAL_RCCEx_GetPeriphCLKFreq+0xdd2>
    {
      HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8004f36:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004f3a:	4618      	mov	r0, r3
 8004f3c:	f7fe fd0c 	bl	8003958 <HAL_RCCEx_GetPLL1ClockFreq>
      frequency = pll1_clocks.PLL1_Q_Frequency;
 8004f40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f42:	637b      	str	r3, [r7, #52]	; 0x34
 8004f44:	e21a      	b.n	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
    }
    else if (srcclk == RCC_FDCAN1CLKSOURCE_PLL2) /* PLL2 ? */
 8004f46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f48:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004f4c:	d107      	bne.n	8004f5e <HAL_RCCEx_GetPeriphCLKFreq+0xdea>
    {
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004f4e:	f107 0318 	add.w	r3, r7, #24
 8004f52:	4618      	mov	r0, r3
 8004f54:	f7fe fe5a 	bl	8003c0c <HAL_RCCEx_GetPLL2ClockFreq>
      frequency = pll2_clocks.PLL2_P_Frequency;
 8004f58:	69bb      	ldr	r3, [r7, #24]
 8004f5a:	637b      	str	r3, [r7, #52]	; 0x34
 8004f5c:	e20e      	b.n	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
    }
    /* Clock not enabled for FDCAN1 */
    else
    {
      frequency = 0U;
 8004f5e:	2300      	movs	r3, #0
 8004f60:	637b      	str	r3, [r7, #52]	; 0x34
 8004f62:	e20b      	b.n	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI1)
 8004f64:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004f68:	f5a2 0100 	sub.w	r1, r2, #8388608	; 0x800000
 8004f6c:	430b      	orrs	r3, r1
 8004f6e:	d156      	bne.n	800501e <HAL_RCCEx_GetPeriphCLKFreq+0xeaa>
  {
    /* Get the current SPI1 kernel source */
    srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 8004f70:	4b8f      	ldr	r3, [pc, #572]	; (80051b0 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8004f72:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004f76:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8004f7a:	633b      	str	r3, [r7, #48]	; 0x30
    switch (srcclk)
 8004f7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f7e:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8004f82:	d028      	beq.n	8004fd6 <HAL_RCCEx_GetPeriphCLKFreq+0xe62>
 8004f84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f86:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8004f8a:	d845      	bhi.n	8005018 <HAL_RCCEx_GetPeriphCLKFreq+0xea4>
 8004f8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f8e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004f92:	d013      	beq.n	8004fbc <HAL_RCCEx_GetPeriphCLKFreq+0xe48>
 8004f94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f96:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004f9a:	d83d      	bhi.n	8005018 <HAL_RCCEx_GetPeriphCLKFreq+0xea4>
 8004f9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d004      	beq.n	8004fac <HAL_RCCEx_GetPeriphCLKFreq+0xe38>
 8004fa2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004fa4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004fa8:	d004      	beq.n	8004fb4 <HAL_RCCEx_GetPeriphCLKFreq+0xe40>
 8004faa:	e035      	b.n	8005018 <HAL_RCCEx_GetPeriphCLKFreq+0xea4>
    {
      case RCC_SPI1CLKSOURCE_PCLK2:

        frequency = HAL_RCC_GetPCLK2Freq();
 8004fac:	f7fd ff04 	bl	8002db8 <HAL_RCC_GetPCLK2Freq>
 8004fb0:	6378      	str	r0, [r7, #52]	; 0x34
        break;
 8004fb2:	e1e3      	b.n	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>

      case RCC_SPI1CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 8004fb4:	f7fd fdd0 	bl	8002b58 <HAL_RCC_GetSysClockFreq>
 8004fb8:	6378      	str	r0, [r7, #52]	; 0x34
        break;
 8004fba:	e1df      	b.n	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>

      case RCC_SPI1CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004fbc:	4b7c      	ldr	r3, [pc, #496]	; (80051b0 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004fc4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004fc8:	d102      	bne.n	8004fd0 <HAL_RCCEx_GetPeriphCLKFreq+0xe5c>
        {
          frequency = HSI_VALUE;
 8004fca:	4b7a      	ldr	r3, [pc, #488]	; (80051b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1040>)
 8004fcc:	637b      	str	r3, [r7, #52]	; 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8004fce:	e1d5      	b.n	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
          frequency = 0U;
 8004fd0:	2300      	movs	r3, #0
 8004fd2:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8004fd4:	e1d2      	b.n	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>

      case RCC_SPI1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8004fd6:	4b76      	ldr	r3, [pc, #472]	; (80051b0 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	f003 0320 	and.w	r3, r3, #32
 8004fde:	2b20      	cmp	r3, #32
 8004fe0:	d117      	bne.n	8005012 <HAL_RCCEx_GetPeriphCLKFreq+0xe9e>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8004fe2:	4b73      	ldr	r3, [pc, #460]	; (80051b0 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8004fe4:	689b      	ldr	r3, [r3, #8]
 8004fe6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d005      	beq.n	8004ffa <HAL_RCCEx_GetPeriphCLKFreq+0xe86>
 8004fee:	4b70      	ldr	r3, [pc, #448]	; (80051b0 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8004ff0:	689b      	ldr	r3, [r3, #8]
 8004ff2:	0e1b      	lsrs	r3, r3, #24
 8004ff4:	f003 030f 	and.w	r3, r3, #15
 8004ff8:	e006      	b.n	8005008 <HAL_RCCEx_GetPeriphCLKFreq+0xe94>
 8004ffa:	4b6d      	ldr	r3, [pc, #436]	; (80051b0 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8004ffc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8005000:	041b      	lsls	r3, r3, #16
 8005002:	0e1b      	lsrs	r3, r3, #24
 8005004:	f003 030f 	and.w	r3, r3, #15
 8005008:	4a6b      	ldr	r2, [pc, #428]	; (80051b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1044>)
 800500a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800500e:	637b      	str	r3, [r7, #52]	; 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8005010:	e1b4      	b.n	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
          frequency = 0U;
 8005012:	2300      	movs	r3, #0
 8005014:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005016:	e1b1      	b.n	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>

      default:

        frequency = 0U;
 8005018:	2300      	movs	r3, #0
 800501a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800501c:	e1ae      	b.n	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI2)
 800501e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005022:	f102 417f 	add.w	r1, r2, #4278190080	; 0xff000000
 8005026:	430b      	orrs	r3, r1
 8005028:	d156      	bne.n	80050d8 <HAL_RCCEx_GetPeriphCLKFreq+0xf64>
  {
    /* Get the current SPI2 kernel source */
    srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 800502a:	4b61      	ldr	r3, [pc, #388]	; (80051b0 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 800502c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005030:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005034:	633b      	str	r3, [r7, #48]	; 0x30
    switch (srcclk)
 8005036:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005038:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800503c:	d028      	beq.n	8005090 <HAL_RCCEx_GetPeriphCLKFreq+0xf1c>
 800503e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005040:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8005044:	d845      	bhi.n	80050d2 <HAL_RCCEx_GetPeriphCLKFreq+0xf5e>
 8005046:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005048:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800504c:	d013      	beq.n	8005076 <HAL_RCCEx_GetPeriphCLKFreq+0xf02>
 800504e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005050:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005054:	d83d      	bhi.n	80050d2 <HAL_RCCEx_GetPeriphCLKFreq+0xf5e>
 8005056:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005058:	2b00      	cmp	r3, #0
 800505a:	d004      	beq.n	8005066 <HAL_RCCEx_GetPeriphCLKFreq+0xef2>
 800505c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800505e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005062:	d004      	beq.n	800506e <HAL_RCCEx_GetPeriphCLKFreq+0xefa>
 8005064:	e035      	b.n	80050d2 <HAL_RCCEx_GetPeriphCLKFreq+0xf5e>
    {
      case RCC_SPI2CLKSOURCE_PCLK1:

        frequency = HAL_RCC_GetPCLK1Freq();
 8005066:	f7fd fe93 	bl	8002d90 <HAL_RCC_GetPCLK1Freq>
 800506a:	6378      	str	r0, [r7, #52]	; 0x34
        break;
 800506c:	e186      	b.n	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>

      case RCC_SPI2CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 800506e:	f7fd fd73 	bl	8002b58 <HAL_RCC_GetSysClockFreq>
 8005072:	6378      	str	r0, [r7, #52]	; 0x34
        break;
 8005074:	e182      	b.n	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>

      case RCC_SPI2CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005076:	4b4e      	ldr	r3, [pc, #312]	; (80051b0 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800507e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005082:	d102      	bne.n	800508a <HAL_RCCEx_GetPeriphCLKFreq+0xf16>
        {
          frequency = HSI_VALUE;
 8005084:	4b4b      	ldr	r3, [pc, #300]	; (80051b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1040>)
 8005086:	637b      	str	r3, [r7, #52]	; 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8005088:	e178      	b.n	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
          frequency = 0U;
 800508a:	2300      	movs	r3, #0
 800508c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800508e:	e175      	b.n	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>

      case RCC_SPI2CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8005090:	4b47      	ldr	r3, [pc, #284]	; (80051b0 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	f003 0320 	and.w	r3, r3, #32
 8005098:	2b20      	cmp	r3, #32
 800509a:	d117      	bne.n	80050cc <HAL_RCCEx_GetPeriphCLKFreq+0xf58>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800509c:	4b44      	ldr	r3, [pc, #272]	; (80051b0 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 800509e:	689b      	ldr	r3, [r3, #8]
 80050a0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d005      	beq.n	80050b4 <HAL_RCCEx_GetPeriphCLKFreq+0xf40>
 80050a8:	4b41      	ldr	r3, [pc, #260]	; (80051b0 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 80050aa:	689b      	ldr	r3, [r3, #8]
 80050ac:	0e1b      	lsrs	r3, r3, #24
 80050ae:	f003 030f 	and.w	r3, r3, #15
 80050b2:	e006      	b.n	80050c2 <HAL_RCCEx_GetPeriphCLKFreq+0xf4e>
 80050b4:	4b3e      	ldr	r3, [pc, #248]	; (80051b0 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 80050b6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80050ba:	041b      	lsls	r3, r3, #16
 80050bc:	0e1b      	lsrs	r3, r3, #24
 80050be:	f003 030f 	and.w	r3, r3, #15
 80050c2:	4a3d      	ldr	r2, [pc, #244]	; (80051b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1044>)
 80050c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80050c8:	637b      	str	r3, [r7, #52]	; 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80050ca:	e157      	b.n	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
          frequency = 0U;
 80050cc:	2300      	movs	r3, #0
 80050ce:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80050d0:	e154      	b.n	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>

      default:

        frequency = 0U;
 80050d2:	2300      	movs	r3, #0
 80050d4:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80050d6:	e151      	b.n	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI3)
 80050d8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80050dc:	f102 417e 	add.w	r1, r2, #4261412864	; 0xfe000000
 80050e0:	430b      	orrs	r3, r1
 80050e2:	d17d      	bne.n	80051e0 <HAL_RCCEx_GetPeriphCLKFreq+0x106c>
  {
    /* Get the current SPI3 kernel source */
    srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 80050e4:	4b32      	ldr	r3, [pc, #200]	; (80051b0 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 80050e6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80050ea:	f003 0318 	and.w	r3, r3, #24
 80050ee:	633b      	str	r3, [r7, #48]	; 0x30
    switch (srcclk)
 80050f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050f2:	2b18      	cmp	r3, #24
 80050f4:	d871      	bhi.n	80051da <HAL_RCCEx_GetPeriphCLKFreq+0x1066>
 80050f6:	a201      	add	r2, pc, #4	; (adr r2, 80050fc <HAL_RCCEx_GetPeriphCLKFreq+0xf88>)
 80050f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050fc:	08005161 	.word	0x08005161
 8005100:	080051db 	.word	0x080051db
 8005104:	080051db 	.word	0x080051db
 8005108:	080051db 	.word	0x080051db
 800510c:	080051db 	.word	0x080051db
 8005110:	080051db 	.word	0x080051db
 8005114:	080051db 	.word	0x080051db
 8005118:	080051db 	.word	0x080051db
 800511c:	08005169 	.word	0x08005169
 8005120:	080051db 	.word	0x080051db
 8005124:	080051db 	.word	0x080051db
 8005128:	080051db 	.word	0x080051db
 800512c:	080051db 	.word	0x080051db
 8005130:	080051db 	.word	0x080051db
 8005134:	080051db 	.word	0x080051db
 8005138:	080051db 	.word	0x080051db
 800513c:	08005171 	.word	0x08005171
 8005140:	080051db 	.word	0x080051db
 8005144:	080051db 	.word	0x080051db
 8005148:	080051db 	.word	0x080051db
 800514c:	080051db 	.word	0x080051db
 8005150:	080051db 	.word	0x080051db
 8005154:	080051db 	.word	0x080051db
 8005158:	080051db 	.word	0x080051db
 800515c:	0800518b 	.word	0x0800518b
    {
      case RCC_SPI3CLKSOURCE_PCLK3:

        frequency = HAL_RCC_GetPCLK3Freq();
 8005160:	f7fd fe3e 	bl	8002de0 <HAL_RCC_GetPCLK3Freq>
 8005164:	6378      	str	r0, [r7, #52]	; 0x34
        break;
 8005166:	e109      	b.n	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>

      case RCC_SPI3CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 8005168:	f7fd fcf6 	bl	8002b58 <HAL_RCC_GetSysClockFreq>
 800516c:	6378      	str	r0, [r7, #52]	; 0x34
        break;
 800516e:	e105      	b.n	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>

      case RCC_SPI3CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005170:	4b0f      	ldr	r3, [pc, #60]	; (80051b0 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005178:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800517c:	d102      	bne.n	8005184 <HAL_RCCEx_GetPeriphCLKFreq+0x1010>
        {
          frequency = HSI_VALUE;
 800517e:	4b0d      	ldr	r3, [pc, #52]	; (80051b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1040>)
 8005180:	637b      	str	r3, [r7, #52]	; 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8005182:	e0fb      	b.n	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
          frequency = 0U;
 8005184:	2300      	movs	r3, #0
 8005186:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005188:	e0f8      	b.n	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>

      case RCC_SPI3CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800518a:	4b09      	ldr	r3, [pc, #36]	; (80051b0 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	f003 0320 	and.w	r3, r3, #32
 8005192:	2b20      	cmp	r3, #32
 8005194:	d11e      	bne.n	80051d4 <HAL_RCCEx_GetPeriphCLKFreq+0x1060>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8005196:	4b06      	ldr	r3, [pc, #24]	; (80051b0 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8005198:	689b      	ldr	r3, [r3, #8]
 800519a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d00c      	beq.n	80051bc <HAL_RCCEx_GetPeriphCLKFreq+0x1048>
 80051a2:	4b03      	ldr	r3, [pc, #12]	; (80051b0 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 80051a4:	689b      	ldr	r3, [r3, #8]
 80051a6:	0e1b      	lsrs	r3, r3, #24
 80051a8:	f003 030f 	and.w	r3, r3, #15
 80051ac:	e00d      	b.n	80051ca <HAL_RCCEx_GetPeriphCLKFreq+0x1056>
 80051ae:	bf00      	nop
 80051b0:	46020c00 	.word	0x46020c00
 80051b4:	00f42400 	.word	0x00f42400
 80051b8:	08006908 	.word	0x08006908
 80051bc:	4b72      	ldr	r3, [pc, #456]	; (8005388 <HAL_RCCEx_GetPeriphCLKFreq+0x1214>)
 80051be:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80051c2:	041b      	lsls	r3, r3, #16
 80051c4:	0e1b      	lsrs	r3, r3, #24
 80051c6:	f003 030f 	and.w	r3, r3, #15
 80051ca:	4a70      	ldr	r2, [pc, #448]	; (800538c <HAL_RCCEx_GetPeriphCLKFreq+0x1218>)
 80051cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80051d0:	637b      	str	r3, [r7, #52]	; 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80051d2:	e0d3      	b.n	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
          frequency = 0U;
 80051d4:	2300      	movs	r3, #0
 80051d6:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80051d8:	e0d0      	b.n	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>

      default:

        frequency = 0U;
 80051da:	2300      	movs	r3, #0
 80051dc:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80051de:	e0cd      	b.n	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_OSPI)
 80051e0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80051e4:	f102 417c 	add.w	r1, r2, #4227858432	; 0xfc000000
 80051e8:	430b      	orrs	r3, r1
 80051ea:	d155      	bne.n	8005298 <HAL_RCCEx_GetPeriphCLKFreq+0x1124>
  {
    /* Get the current OSPI kernel source */
    srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 80051ec:	4b66      	ldr	r3, [pc, #408]	; (8005388 <HAL_RCCEx_GetPeriphCLKFreq+0x1214>)
 80051ee:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 80051f2:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80051f6:	633b      	str	r3, [r7, #48]	; 0x30

    switch (srcclk)
 80051f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051fa:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80051fe:	d013      	beq.n	8005228 <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>
 8005200:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005202:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8005206:	d844      	bhi.n	8005292 <HAL_RCCEx_GetPeriphCLKFreq+0x111e>
 8005208:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800520a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800520e:	d013      	beq.n	8005238 <HAL_RCCEx_GetPeriphCLKFreq+0x10c4>
 8005210:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005212:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005216:	d83c      	bhi.n	8005292 <HAL_RCCEx_GetPeriphCLKFreq+0x111e>
 8005218:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800521a:	2b00      	cmp	r3, #0
 800521c:	d014      	beq.n	8005248 <HAL_RCCEx_GetPeriphCLKFreq+0x10d4>
 800521e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005220:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005224:	d014      	beq.n	8005250 <HAL_RCCEx_GetPeriphCLKFreq+0x10dc>
 8005226:	e034      	b.n	8005292 <HAL_RCCEx_GetPeriphCLKFreq+0x111e>
    {
      case RCC_OSPICLKSOURCE_PLL2:

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005228:	f107 0318 	add.w	r3, r7, #24
 800522c:	4618      	mov	r0, r3
 800522e:	f7fe fced 	bl	8003c0c <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_Q_Frequency;
 8005232:	69fb      	ldr	r3, [r7, #28]
 8005234:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005236:	e0a1      	b.n	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>

      case RCC_OSPICLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005238:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800523c:	4618      	mov	r0, r3
 800523e:	f7fe fb8b 	bl	8003958 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_Q_Frequency;
 8005242:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005244:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005246:	e099      	b.n	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>

      case RCC_OSPICLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 8005248:	f7fd fc86 	bl	8002b58 <HAL_RCC_GetSysClockFreq>
 800524c:	6378      	str	r0, [r7, #52]	; 0x34
        break;
 800524e:	e095      	b.n	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>

      case RCC_OSPICLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8005250:	4b4d      	ldr	r3, [pc, #308]	; (8005388 <HAL_RCCEx_GetPeriphCLKFreq+0x1214>)
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	f003 0320 	and.w	r3, r3, #32
 8005258:	2b20      	cmp	r3, #32
 800525a:	d117      	bne.n	800528c <HAL_RCCEx_GetPeriphCLKFreq+0x1118>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800525c:	4b4a      	ldr	r3, [pc, #296]	; (8005388 <HAL_RCCEx_GetPeriphCLKFreq+0x1214>)
 800525e:	689b      	ldr	r3, [r3, #8]
 8005260:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005264:	2b00      	cmp	r3, #0
 8005266:	d005      	beq.n	8005274 <HAL_RCCEx_GetPeriphCLKFreq+0x1100>
 8005268:	4b47      	ldr	r3, [pc, #284]	; (8005388 <HAL_RCCEx_GetPeriphCLKFreq+0x1214>)
 800526a:	689b      	ldr	r3, [r3, #8]
 800526c:	0e1b      	lsrs	r3, r3, #24
 800526e:	f003 030f 	and.w	r3, r3, #15
 8005272:	e006      	b.n	8005282 <HAL_RCCEx_GetPeriphCLKFreq+0x110e>
 8005274:	4b44      	ldr	r3, [pc, #272]	; (8005388 <HAL_RCCEx_GetPeriphCLKFreq+0x1214>)
 8005276:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800527a:	041b      	lsls	r3, r3, #16
 800527c:	0e1b      	lsrs	r3, r3, #24
 800527e:	f003 030f 	and.w	r3, r3, #15
 8005282:	4a42      	ldr	r2, [pc, #264]	; (800538c <HAL_RCCEx_GetPeriphCLKFreq+0x1218>)
 8005284:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005288:	637b      	str	r3, [r7, #52]	; 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800528a:	e077      	b.n	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
          frequency = 0U;
 800528c:	2300      	movs	r3, #0
 800528e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005290:	e074      	b.n	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>

      default:

        frequency = 0U;
 8005292:	2300      	movs	r3, #0
 8005294:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005296:	e071      	b.n	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
        frequency = 0U;
        break;
    }
  }
#endif /* defined(HSPI1) */
  else if (PeriphClk == RCC_PERIPHCLK_DAC1)
 8005298:	e9d7 2300 	ldrd	r2, r3, [r7]
 800529c:	f102 4170 	add.w	r1, r2, #4026531840	; 0xf0000000
 80052a0:	430b      	orrs	r3, r1
 80052a2:	d131      	bne.n	8005308 <HAL_RCCEx_GetPeriphCLKFreq+0x1194>
  {
    /* Get the current DAC1 kernel source */
    srcclk = __HAL_RCC_GET_DAC1_SOURCE();
 80052a4:	4b38      	ldr	r3, [pc, #224]	; (8005388 <HAL_RCCEx_GetPeriphCLKFreq+0x1214>)
 80052a6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80052aa:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80052ae:	633b      	str	r3, [r7, #48]	; 0x30

    /* Check if LSE is ready and if DAC1 clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DAC1CLKSOURCE_LSE))
 80052b0:	4b35      	ldr	r3, [pc, #212]	; (8005388 <HAL_RCCEx_GetPeriphCLKFreq+0x1214>)
 80052b2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80052b6:	f003 0302 	and.w	r3, r3, #2
 80052ba:	2b02      	cmp	r3, #2
 80052bc:	d106      	bne.n	80052cc <HAL_RCCEx_GetPeriphCLKFreq+0x1158>
 80052be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d103      	bne.n	80052cc <HAL_RCCEx_GetPeriphCLKFreq+0x1158>
    {
      frequency = LSE_VALUE;
 80052c4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80052c8:	637b      	str	r3, [r7, #52]	; 0x34
 80052ca:	e057      	b.n	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
    }
    /* Check if LSI is ready and if DAC1 clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DAC1CLKSOURCE_LSI))
 80052cc:	4b2e      	ldr	r3, [pc, #184]	; (8005388 <HAL_RCCEx_GetPeriphCLKFreq+0x1214>)
 80052ce:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80052d2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80052d6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80052da:	d112      	bne.n	8005302 <HAL_RCCEx_GetPeriphCLKFreq+0x118e>
 80052dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052de:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80052e2:	d10e      	bne.n	8005302 <HAL_RCCEx_GetPeriphCLKFreq+0x118e>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80052e4:	4b28      	ldr	r3, [pc, #160]	; (8005388 <HAL_RCCEx_GetPeriphCLKFreq+0x1214>)
 80052e6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80052ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80052ee:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80052f2:	d102      	bne.n	80052fa <HAL_RCCEx_GetPeriphCLKFreq+0x1186>
      {
        frequency = LSI_VALUE / 128U;
 80052f4:	23fa      	movs	r3, #250	; 0xfa
 80052f6:	637b      	str	r3, [r7, #52]	; 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80052f8:	e040      	b.n	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
      }
      else
      {
        frequency = LSI_VALUE;
 80052fa:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 80052fe:	637b      	str	r3, [r7, #52]	; 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8005300:	e03c      	b.n	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
      }
    }
    /* Clock not enabled for DAC1*/
    else
    {
      frequency = 0U;
 8005302:	2300      	movs	r3, #0
 8005304:	637b      	str	r3, [r7, #52]	; 0x34
 8005306:	e039      	b.n	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
    }

  }
  else if (PeriphClk == RCC_PERIPHCLK_RNG)
 8005308:	e9d7 2300 	ldrd	r2, r3, [r7]
 800530c:	f5a2 2100 	sub.w	r1, r2, #524288	; 0x80000
 8005310:	430b      	orrs	r3, r1
 8005312:	d131      	bne.n	8005378 <HAL_RCCEx_GetPeriphCLKFreq+0x1204>
  {
    /* Get the current RNG kernel source */
    srcclk = __HAL_RCC_GET_RNG_SOURCE();
 8005314:	4b1c      	ldr	r3, [pc, #112]	; (8005388 <HAL_RCCEx_GetPeriphCLKFreq+0x1214>)
 8005316:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800531a:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800531e:	633b      	str	r3, [r7, #48]	; 0x30

    /* Check if HSI48 is ready and if RNG clock selection is HSI48 */
    if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 8005320:	4b19      	ldr	r3, [pc, #100]	; (8005388 <HAL_RCCEx_GetPeriphCLKFreq+0x1214>)
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005328:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800532c:	d105      	bne.n	800533a <HAL_RCCEx_GetPeriphCLKFreq+0x11c6>
 800532e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005330:	2b00      	cmp	r3, #0
 8005332:	d102      	bne.n	800533a <HAL_RCCEx_GetPeriphCLKFreq+0x11c6>
    {
      frequency = HSI48_VALUE;
 8005334:	4b16      	ldr	r3, [pc, #88]	; (8005390 <HAL_RCCEx_GetPeriphCLKFreq+0x121c>)
 8005336:	637b      	str	r3, [r7, #52]	; 0x34
 8005338:	e020      	b.n	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
    }

    /* Check if HSI48 is ready and if RNG clock selection is HSI48_DIV2 */
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48_DIV2))
 800533a:	4b13      	ldr	r3, [pc, #76]	; (8005388 <HAL_RCCEx_GetPeriphCLKFreq+0x1214>)
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005342:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005346:	d106      	bne.n	8005356 <HAL_RCCEx_GetPeriphCLKFreq+0x11e2>
 8005348:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800534a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800534e:	d102      	bne.n	8005356 <HAL_RCCEx_GetPeriphCLKFreq+0x11e2>
    {
      frequency = HSI48_VALUE >> 1U ;
 8005350:	4b10      	ldr	r3, [pc, #64]	; (8005394 <HAL_RCCEx_GetPeriphCLKFreq+0x1220>)
 8005352:	637b      	str	r3, [r7, #52]	; 0x34
 8005354:	e012      	b.n	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
    }

    /* Check if HSI is ready and if RNG clock selection is HSI */
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI))
 8005356:	4b0c      	ldr	r3, [pc, #48]	; (8005388 <HAL_RCCEx_GetPeriphCLKFreq+0x1214>)
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800535e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005362:	d106      	bne.n	8005372 <HAL_RCCEx_GetPeriphCLKFreq+0x11fe>
 8005364:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005366:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800536a:	d102      	bne.n	8005372 <HAL_RCCEx_GetPeriphCLKFreq+0x11fe>
    {
      frequency = HSI_VALUE;
 800536c:	4b0a      	ldr	r3, [pc, #40]	; (8005398 <HAL_RCCEx_GetPeriphCLKFreq+0x1224>)
 800536e:	637b      	str	r3, [r7, #52]	; 0x34
 8005370:	e004      	b.n	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
    }
    /* Clock not enabled for RNG */
    else
    {
      frequency = 0U;
 8005372:	2300      	movs	r3, #0
 8005374:	637b      	str	r3, [r7, #52]	; 0x34
 8005376:	e001      	b.n	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
  }
#endif /* defined(USB_OTG_HS) */

  else
  {
    frequency = 0;
 8005378:	2300      	movs	r3, #0
 800537a:	637b      	str	r3, [r7, #52]	; 0x34
  }
  return (frequency);
 800537c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800537e:	4618      	mov	r0, r3
 8005380:	3738      	adds	r7, #56	; 0x38
 8005382:	46bd      	mov	sp, r7
 8005384:	bd80      	pop	{r7, pc}
 8005386:	bf00      	nop
 8005388:	46020c00 	.word	0x46020c00
 800538c:	08006908 	.word	0x08006908
 8005390:	02dc6c00 	.word	0x02dc6c00
 8005394:	016e3600 	.word	0x016e3600
 8005398:	00f42400 	.word	0x00f42400

0800539c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 800539c:	b580      	push	{r7, lr}
 800539e:	b084      	sub	sp, #16
 80053a0:	af00      	add	r7, sp, #0
 80053a2:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll2->PLL2P));
  assert_param(IS_RCC_PLLQ_VALUE(pll2->PLL2Q));
  assert_param(IS_RCC_PLLR_VALUE(pll2->PLL2R));

  /* Disable  PLL2 */
  __HAL_RCC_PLL2_DISABLE();
 80053a4:	4b47      	ldr	r3, [pc, #284]	; (80054c4 <RCCEx_PLL2_Config+0x128>)
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	4a46      	ldr	r2, [pc, #280]	; (80054c4 <RCCEx_PLL2_Config+0x128>)
 80053aa:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80053ae:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80053b0:	f7fb ff44 	bl	800123c <HAL_GetTick>
 80053b4:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80053b6:	e008      	b.n	80053ca <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80053b8:	f7fb ff40 	bl	800123c <HAL_GetTick>
 80053bc:	4602      	mov	r2, r0
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	1ad3      	subs	r3, r2, r3
 80053c2:	2b02      	cmp	r3, #2
 80053c4:	d901      	bls.n	80053ca <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 80053c6:	2303      	movs	r3, #3
 80053c8:	e077      	b.n	80054ba <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80053ca:	4b3e      	ldr	r3, [pc, #248]	; (80054c4 <RCCEx_PLL2_Config+0x128>)
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d1f0      	bne.n	80053b8 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 80053d6:	4b3b      	ldr	r3, [pc, #236]	; (80054c4 <RCCEx_PLL2_Config+0x128>)
 80053d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053da:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80053de:	f023 0303 	bic.w	r3, r3, #3
 80053e2:	687a      	ldr	r2, [r7, #4]
 80053e4:	6811      	ldr	r1, [r2, #0]
 80053e6:	687a      	ldr	r2, [r7, #4]
 80053e8:	6852      	ldr	r2, [r2, #4]
 80053ea:	3a01      	subs	r2, #1
 80053ec:	0212      	lsls	r2, r2, #8
 80053ee:	430a      	orrs	r2, r1
 80053f0:	4934      	ldr	r1, [pc, #208]	; (80054c4 <RCCEx_PLL2_Config+0x128>)
 80053f2:	4313      	orrs	r3, r2
 80053f4:	62cb      	str	r3, [r1, #44]	; 0x2c
 80053f6:	4b33      	ldr	r3, [pc, #204]	; (80054c4 <RCCEx_PLL2_Config+0x128>)
 80053f8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80053fa:	4b33      	ldr	r3, [pc, #204]	; (80054c8 <RCCEx_PLL2_Config+0x12c>)
 80053fc:	4013      	ands	r3, r2
 80053fe:	687a      	ldr	r2, [r7, #4]
 8005400:	6892      	ldr	r2, [r2, #8]
 8005402:	3a01      	subs	r2, #1
 8005404:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8005408:	687a      	ldr	r2, [r7, #4]
 800540a:	68d2      	ldr	r2, [r2, #12]
 800540c:	3a01      	subs	r2, #1
 800540e:	0252      	lsls	r2, r2, #9
 8005410:	b292      	uxth	r2, r2
 8005412:	4311      	orrs	r1, r2
 8005414:	687a      	ldr	r2, [r7, #4]
 8005416:	6912      	ldr	r2, [r2, #16]
 8005418:	3a01      	subs	r2, #1
 800541a:	0412      	lsls	r2, r2, #16
 800541c:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
 8005420:	4311      	orrs	r1, r2
 8005422:	687a      	ldr	r2, [r7, #4]
 8005424:	6952      	ldr	r2, [r2, #20]
 8005426:	3a01      	subs	r2, #1
 8005428:	0612      	lsls	r2, r2, #24
 800542a:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 800542e:	430a      	orrs	r2, r1
 8005430:	4924      	ldr	r1, [pc, #144]	; (80054c4 <RCCEx_PLL2_Config+0x128>)
 8005432:	4313      	orrs	r3, r2
 8005434:	63cb      	str	r3, [r1, #60]	; 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 8005436:	4b23      	ldr	r3, [pc, #140]	; (80054c4 <RCCEx_PLL2_Config+0x128>)
 8005438:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800543a:	f023 020c 	bic.w	r2, r3, #12
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	699b      	ldr	r3, [r3, #24]
 8005442:	4920      	ldr	r1, [pc, #128]	; (80054c4 <RCCEx_PLL2_Config+0x128>)
 8005444:	4313      	orrs	r3, r2
 8005446:	62cb      	str	r3, [r1, #44]	; 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2CLKOUT_ENABLE(pll2->PLL2ClockOut);
 8005448:	4b1e      	ldr	r3, [pc, #120]	; (80054c4 <RCCEx_PLL2_Config+0x128>)
 800544a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	6a1b      	ldr	r3, [r3, #32]
 8005450:	491c      	ldr	r1, [pc, #112]	; (80054c4 <RCCEx_PLL2_Config+0x128>)
 8005452:	4313      	orrs	r3, r2
 8005454:	62cb      	str	r3, [r1, #44]	; 0x2c

  /* Disable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_DISABLE();
 8005456:	4b1b      	ldr	r3, [pc, #108]	; (80054c4 <RCCEx_PLL2_Config+0x128>)
 8005458:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800545a:	4a1a      	ldr	r2, [pc, #104]	; (80054c4 <RCCEx_PLL2_Config+0x128>)
 800545c:	f023 0310 	bic.w	r3, r3, #16
 8005460:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8005462:	4b18      	ldr	r3, [pc, #96]	; (80054c4 <RCCEx_PLL2_Config+0x128>)
 8005464:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005466:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800546a:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800546e:	687a      	ldr	r2, [r7, #4]
 8005470:	69d2      	ldr	r2, [r2, #28]
 8005472:	00d2      	lsls	r2, r2, #3
 8005474:	4913      	ldr	r1, [pc, #76]	; (80054c4 <RCCEx_PLL2_Config+0x128>)
 8005476:	4313      	orrs	r3, r2
 8005478:	640b      	str	r3, [r1, #64]	; 0x40

  /* Enable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_ENABLE();
 800547a:	4b12      	ldr	r3, [pc, #72]	; (80054c4 <RCCEx_PLL2_Config+0x128>)
 800547c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800547e:	4a11      	ldr	r2, [pc, #68]	; (80054c4 <RCCEx_PLL2_Config+0x128>)
 8005480:	f043 0310 	orr.w	r3, r3, #16
 8005484:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Enable  PLL2 */
  __HAL_RCC_PLL2_ENABLE();
 8005486:	4b0f      	ldr	r3, [pc, #60]	; (80054c4 <RCCEx_PLL2_Config+0x128>)
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	4a0e      	ldr	r2, [pc, #56]	; (80054c4 <RCCEx_PLL2_Config+0x128>)
 800548c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005490:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8005492:	f7fb fed3 	bl	800123c <HAL_GetTick>
 8005496:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005498:	e008      	b.n	80054ac <RCCEx_PLL2_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800549a:	f7fb fecf 	bl	800123c <HAL_GetTick>
 800549e:	4602      	mov	r2, r0
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	1ad3      	subs	r3, r2, r3
 80054a4:	2b02      	cmp	r3, #2
 80054a6:	d901      	bls.n	80054ac <RCCEx_PLL2_Config+0x110>
    {
      return HAL_TIMEOUT;
 80054a8:	2303      	movs	r3, #3
 80054aa:	e006      	b.n	80054ba <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80054ac:	4b05      	ldr	r3, [pc, #20]	; (80054c4 <RCCEx_PLL2_Config+0x128>)
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d0f0      	beq.n	800549a <RCCEx_PLL2_Config+0xfe>
    }
  }
  return HAL_OK;
 80054b8:	2300      	movs	r3, #0

}
 80054ba:	4618      	mov	r0, r3
 80054bc:	3710      	adds	r7, #16
 80054be:	46bd      	mov	sp, r7
 80054c0:	bd80      	pop	{r7, pc}
 80054c2:	bf00      	nop
 80054c4:	46020c00 	.word	0x46020c00
 80054c8:	80800000 	.word	0x80800000

080054cc <RCCEx_PLL3_Config>:
  *         contains the configuration parameters as well as VCI clock ranges.
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 80054cc:	b580      	push	{r7, lr}
 80054ce:	b084      	sub	sp, #16
 80054d0:	af00      	add	r7, sp, #0
 80054d2:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll3->PLL3P));
  assert_param(IS_RCC_PLLQ_VALUE(pll3->PLL3Q));
  assert_param(IS_RCC_PLLR_VALUE(pll3->PLL3R));

  /* Disable  PLL3 */
  __HAL_RCC_PLL3_DISABLE();
 80054d4:	4b47      	ldr	r3, [pc, #284]	; (80055f4 <RCCEx_PLL3_Config+0x128>)
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	4a46      	ldr	r2, [pc, #280]	; (80055f4 <RCCEx_PLL3_Config+0x128>)
 80054da:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80054de:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80054e0:	f7fb feac 	bl	800123c <HAL_GetTick>
 80054e4:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80054e6:	e008      	b.n	80054fa <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80054e8:	f7fb fea8 	bl	800123c <HAL_GetTick>
 80054ec:	4602      	mov	r2, r0
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	1ad3      	subs	r3, r2, r3
 80054f2:	2b02      	cmp	r3, #2
 80054f4:	d901      	bls.n	80054fa <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 80054f6:	2303      	movs	r3, #3
 80054f8:	e077      	b.n	80055ea <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80054fa:	4b3e      	ldr	r3, [pc, #248]	; (80055f4 <RCCEx_PLL3_Config+0x128>)
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005502:	2b00      	cmp	r3, #0
 8005504:	d1f0      	bne.n	80054e8 <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 8005506:	4b3b      	ldr	r3, [pc, #236]	; (80055f4 <RCCEx_PLL3_Config+0x128>)
 8005508:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800550a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800550e:	f023 0303 	bic.w	r3, r3, #3
 8005512:	687a      	ldr	r2, [r7, #4]
 8005514:	6811      	ldr	r1, [r2, #0]
 8005516:	687a      	ldr	r2, [r7, #4]
 8005518:	6852      	ldr	r2, [r2, #4]
 800551a:	3a01      	subs	r2, #1
 800551c:	0212      	lsls	r2, r2, #8
 800551e:	430a      	orrs	r2, r1
 8005520:	4934      	ldr	r1, [pc, #208]	; (80055f4 <RCCEx_PLL3_Config+0x128>)
 8005522:	4313      	orrs	r3, r2
 8005524:	630b      	str	r3, [r1, #48]	; 0x30
 8005526:	4b33      	ldr	r3, [pc, #204]	; (80055f4 <RCCEx_PLL3_Config+0x128>)
 8005528:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800552a:	4b33      	ldr	r3, [pc, #204]	; (80055f8 <RCCEx_PLL3_Config+0x12c>)
 800552c:	4013      	ands	r3, r2
 800552e:	687a      	ldr	r2, [r7, #4]
 8005530:	6892      	ldr	r2, [r2, #8]
 8005532:	3a01      	subs	r2, #1
 8005534:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8005538:	687a      	ldr	r2, [r7, #4]
 800553a:	68d2      	ldr	r2, [r2, #12]
 800553c:	3a01      	subs	r2, #1
 800553e:	0252      	lsls	r2, r2, #9
 8005540:	b292      	uxth	r2, r2
 8005542:	4311      	orrs	r1, r2
 8005544:	687a      	ldr	r2, [r7, #4]
 8005546:	6912      	ldr	r2, [r2, #16]
 8005548:	3a01      	subs	r2, #1
 800554a:	0412      	lsls	r2, r2, #16
 800554c:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
 8005550:	4311      	orrs	r1, r2
 8005552:	687a      	ldr	r2, [r7, #4]
 8005554:	6952      	ldr	r2, [r2, #20]
 8005556:	3a01      	subs	r2, #1
 8005558:	0612      	lsls	r2, r2, #24
 800555a:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 800555e:	430a      	orrs	r2, r1
 8005560:	4924      	ldr	r1, [pc, #144]	; (80055f4 <RCCEx_PLL3_Config+0x128>)
 8005562:	4313      	orrs	r3, r2
 8005564:	644b      	str	r3, [r1, #68]	; 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE);
 8005566:	4b23      	ldr	r3, [pc, #140]	; (80055f4 <RCCEx_PLL3_Config+0x128>)
 8005568:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800556a:	f023 020c 	bic.w	r2, r3, #12
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	699b      	ldr	r3, [r3, #24]
 8005572:	4920      	ldr	r1, [pc, #128]	; (80055f4 <RCCEx_PLL3_Config+0x128>)
 8005574:	4313      	orrs	r3, r2
 8005576:	630b      	str	r3, [r1, #48]	; 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3CLKOUT_ENABLE(pll3->PLL3ClockOut);
 8005578:	4b1e      	ldr	r3, [pc, #120]	; (80055f4 <RCCEx_PLL3_Config+0x128>)
 800557a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	6a1b      	ldr	r3, [r3, #32]
 8005580:	491c      	ldr	r1, [pc, #112]	; (80055f4 <RCCEx_PLL3_Config+0x128>)
 8005582:	4313      	orrs	r3, r2
 8005584:	630b      	str	r3, [r1, #48]	; 0x30

  /* Disable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_DISABLE();
 8005586:	4b1b      	ldr	r3, [pc, #108]	; (80055f4 <RCCEx_PLL3_Config+0x128>)
 8005588:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800558a:	4a1a      	ldr	r2, [pc, #104]	; (80055f4 <RCCEx_PLL3_Config+0x128>)
 800558c:	f023 0310 	bic.w	r3, r3, #16
 8005590:	6313      	str	r3, [r2, #48]	; 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8005592:	4b18      	ldr	r3, [pc, #96]	; (80055f4 <RCCEx_PLL3_Config+0x128>)
 8005594:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005596:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800559a:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800559e:	687a      	ldr	r2, [r7, #4]
 80055a0:	69d2      	ldr	r2, [r2, #28]
 80055a2:	00d2      	lsls	r2, r2, #3
 80055a4:	4913      	ldr	r1, [pc, #76]	; (80055f4 <RCCEx_PLL3_Config+0x128>)
 80055a6:	4313      	orrs	r3, r2
 80055a8:	648b      	str	r3, [r1, #72]	; 0x48

  /* Enable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_ENABLE();
 80055aa:	4b12      	ldr	r3, [pc, #72]	; (80055f4 <RCCEx_PLL3_Config+0x128>)
 80055ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055ae:	4a11      	ldr	r2, [pc, #68]	; (80055f4 <RCCEx_PLL3_Config+0x128>)
 80055b0:	f043 0310 	orr.w	r3, r3, #16
 80055b4:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable  PLL3 */
  __HAL_RCC_PLL3_ENABLE();
 80055b6:	4b0f      	ldr	r3, [pc, #60]	; (80055f4 <RCCEx_PLL3_Config+0x128>)
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	4a0e      	ldr	r2, [pc, #56]	; (80055f4 <RCCEx_PLL3_Config+0x128>)
 80055bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80055c0:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80055c2:	f7fb fe3b 	bl	800123c <HAL_GetTick>
 80055c6:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80055c8:	e008      	b.n	80055dc <RCCEx_PLL3_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80055ca:	f7fb fe37 	bl	800123c <HAL_GetTick>
 80055ce:	4602      	mov	r2, r0
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	1ad3      	subs	r3, r2, r3
 80055d4:	2b02      	cmp	r3, #2
 80055d6:	d901      	bls.n	80055dc <RCCEx_PLL3_Config+0x110>
    {
      return HAL_TIMEOUT;
 80055d8:	2303      	movs	r3, #3
 80055da:	e006      	b.n	80055ea <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80055dc:	4b05      	ldr	r3, [pc, #20]	; (80055f4 <RCCEx_PLL3_Config+0x128>)
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d0f0      	beq.n	80055ca <RCCEx_PLL3_Config+0xfe>
    }
  }
  return HAL_OK;
 80055e8:	2300      	movs	r3, #0
}
 80055ea:	4618      	mov	r0, r3
 80055ec:	3710      	adds	r7, #16
 80055ee:	46bd      	mov	sp, r7
 80055f0:	bd80      	pop	{r7, pc}
 80055f2:	bf00      	nop
 80055f4:	46020c00 	.word	0x46020c00
 80055f8:	80800000 	.word	0x80800000

080055fc <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80055fc:	b580      	push	{r7, lr}
 80055fe:	b084      	sub	sp, #16
 8005600:	af00      	add	r7, sp, #0
 8005602:	6078      	str	r0, [r7, #4]
  uint32_t crc_length;
  uint32_t packet_length;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	2b00      	cmp	r3, #0
 8005608:	d101      	bne.n	800560e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800560a:	2301      	movs	r3, #1
 800560c:	e0fb      	b.n	8005806 <HAL_SPI_Init+0x20a>

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
  if (IS_SPI_LIMITED_INSTANCE(hspi->Instance))
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	4a7f      	ldr	r2, [pc, #508]	; (8005810 <HAL_SPI_Init+0x214>)
 8005614:	4293      	cmp	r3, r2
 8005616:	d004      	beq.n	8005622 <HAL_SPI_Init+0x26>
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	4a7d      	ldr	r2, [pc, #500]	; (8005814 <HAL_SPI_Init+0x218>)
 800561e:	4293      	cmp	r3, r2
 8005620:	e000      	b.n	8005624 <HAL_SPI_Init+0x28>
  {
    assert_param(IS_SPI_LIMITED_DATASIZE(hspi->Init.DataSize));
    assert_param(IS_SPI_LIMITED_FIFOTHRESHOLD(hspi->Init.FifoThreshold));
 8005622:	bf00      	nop
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	2200      	movs	r2, #0
 8005628:	629a      	str	r2, [r3, #40]	; 0x28
  assert_param(IS_SPI_RDY_MASTER_MANAGEMENT(hspi->Init.ReadyMasterManagement));
  assert_param(IS_SPI_RDY_POLARITY(hspi->Init.ReadyPolarity));
  assert_param(IS_SPI_MASTER_RX_AUTOSUSP(hspi->Init.MasterReceiverAutoSusp));

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	4a78      	ldr	r2, [pc, #480]	; (8005810 <HAL_SPI_Init+0x214>)
 8005630:	4293      	cmp	r3, r2
 8005632:	d004      	beq.n	800563e <HAL_SPI_Init+0x42>
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	4a76      	ldr	r2, [pc, #472]	; (8005814 <HAL_SPI_Init+0x218>)
 800563a:	4293      	cmp	r3, r2
 800563c:	d105      	bne.n	800564a <HAL_SPI_Init+0x4e>
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	68db      	ldr	r3, [r3, #12]
 8005642:	2b0f      	cmp	r3, #15
 8005644:	d901      	bls.n	800564a <HAL_SPI_Init+0x4e>
  {
    return HAL_ERROR;
 8005646:	2301      	movs	r3, #1
 8005648:	e0dd      	b.n	8005806 <HAL_SPI_Init+0x20a>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800564a:	6878      	ldr	r0, [r7, #4]
 800564c:	f000 f8ec 	bl	8005828 <SPI_GetPacketSize>
 8005650:	60f8      	str	r0, [r7, #12]
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	4a6e      	ldr	r2, [pc, #440]	; (8005810 <HAL_SPI_Init+0x214>)
 8005658:	4293      	cmp	r3, r2
 800565a:	d004      	beq.n	8005666 <HAL_SPI_Init+0x6a>
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	4a6c      	ldr	r2, [pc, #432]	; (8005814 <HAL_SPI_Init+0x218>)
 8005662:	4293      	cmp	r3, r2
 8005664:	d102      	bne.n	800566c <HAL_SPI_Init+0x70>
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	2b08      	cmp	r3, #8
 800566a:	d816      	bhi.n	800569a <HAL_SPI_Init+0x9e>
      ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8005670:	4a69      	ldr	r2, [pc, #420]	; (8005818 <HAL_SPI_Init+0x21c>)
 8005672:	4293      	cmp	r3, r2
 8005674:	d00e      	beq.n	8005694 <HAL_SPI_Init+0x98>
      ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	4a68      	ldr	r2, [pc, #416]	; (800581c <HAL_SPI_Init+0x220>)
 800567c:	4293      	cmp	r3, r2
 800567e:	d009      	beq.n	8005694 <HAL_SPI_Init+0x98>
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	4a66      	ldr	r2, [pc, #408]	; (8005820 <HAL_SPI_Init+0x224>)
 8005686:	4293      	cmp	r3, r2
 8005688:	d004      	beq.n	8005694 <HAL_SPI_Init+0x98>
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	4a65      	ldr	r2, [pc, #404]	; (8005824 <HAL_SPI_Init+0x228>)
 8005690:	4293      	cmp	r3, r2
 8005692:	d104      	bne.n	800569e <HAL_SPI_Init+0xa2>
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	2b10      	cmp	r3, #16
 8005698:	d901      	bls.n	800569e <HAL_SPI_Init+0xa2>
  {
    return HAL_ERROR;
 800569a:	2301      	movs	r3, #1
 800569c:	e0b3      	b.n	8005806 <HAL_SPI_Init+0x20a>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	f893 3089 	ldrb.w	r3, [r3, #137]	; 0x89
 80056a4:	b2db      	uxtb	r3, r3
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d106      	bne.n	80056b8 <HAL_SPI_Init+0xbc>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	2200      	movs	r2, #0
 80056ae:	f883 2088 	strb.w	r2, [r3, #136]	; 0x88

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80056b2:	6878      	ldr	r0, [r7, #4]
 80056b4:	f7fb fa52 	bl	8000b5c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	2202      	movs	r2, #2
 80056bc:	f883 2089 	strb.w	r2, [r3, #137]	; 0x89

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	681a      	ldr	r2, [r3, #0]
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	f022 0201 	bic.w	r2, r2, #1
 80056ce:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	689b      	ldr	r3, [r3, #8]
 80056d6:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
 80056da:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	699b      	ldr	r3, [r3, #24]
 80056e0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80056e4:	d119      	bne.n	800571a <HAL_SPI_Init+0x11e>
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	685b      	ldr	r3, [r3, #4]
 80056ea:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80056ee:	d103      	bne.n	80056f8 <HAL_SPI_Init+0xfc>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d008      	beq.n	800570a <HAL_SPI_Init+0x10e>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d10c      	bne.n	800571a <HAL_SPI_Init+0x11e>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8005704:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005708:	d107      	bne.n	800571a <HAL_SPI_Init+0x11e>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	681a      	ldr	r2, [r3, #0]
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005718:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	685b      	ldr	r3, [r3, #4]
 800571e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005722:	2b00      	cmp	r3, #0
 8005724:	d00f      	beq.n	8005746 <HAL_SPI_Init+0x14a>
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	68db      	ldr	r3, [r3, #12]
 800572a:	2b06      	cmp	r3, #6
 800572c:	d90b      	bls.n	8005746 <HAL_SPI_Init+0x14a>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	f423 7180 	bic.w	r1, r3, #256	; 0x100
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	430a      	orrs	r2, r1
 8005742:	601a      	str	r2, [r3, #0]
 8005744:	e007      	b.n	8005756 <HAL_SPI_Init+0x15a>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	681a      	ldr	r2, [r3, #0]
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005754:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	69da      	ldr	r2, [r3, #28]
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800575e:	431a      	orrs	r2, r3
 8005760:	68bb      	ldr	r3, [r7, #8]
 8005762:	431a      	orrs	r2, r3
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005768:	ea42 0103 	orr.w	r1, r2, r3
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	68da      	ldr	r2, [r3, #12]
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	430a      	orrs	r2, r1
 8005776:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005780:	431a      	orrs	r2, r3
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005786:	431a      	orrs	r2, r3
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	699b      	ldr	r3, [r3, #24]
 800578c:	431a      	orrs	r2, r3
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	691b      	ldr	r3, [r3, #16]
 8005792:	431a      	orrs	r2, r3
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	695b      	ldr	r3, [r3, #20]
 8005798:	431a      	orrs	r2, r3
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	6a1b      	ldr	r3, [r3, #32]
 800579e:	431a      	orrs	r2, r3
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	685b      	ldr	r3, [r3, #4]
 80057a4:	431a      	orrs	r2, r3
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80057aa:	431a      	orrs	r2, r3
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	689b      	ldr	r3, [r3, #8]
 80057b0:	431a      	orrs	r2, r3
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80057b6:	431a      	orrs	r2, r3
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80057bc:	431a      	orrs	r2, r3
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80057c2:	ea42 0103 	orr.w	r1, r2, r3
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	430a      	orrs	r2, r1
 80057d0:	60da      	str	r2, [r3, #12]
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	685b      	ldr	r3, [r3, #4]
 80057d6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d00a      	beq.n	80057f4 <HAL_SPI_Init+0x1f8>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	68db      	ldr	r3, [r3, #12]
 80057e4:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	430a      	orrs	r2, r1
 80057f2:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	2200      	movs	r2, #0
 80057f8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  hspi->State     = HAL_SPI_STATE_READY;
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	2201      	movs	r2, #1
 8005800:	f883 2089 	strb.w	r2, [r3, #137]	; 0x89

  return HAL_OK;
 8005804:	2300      	movs	r3, #0
}
 8005806:	4618      	mov	r0, r3
 8005808:	3710      	adds	r7, #16
 800580a:	46bd      	mov	sp, r7
 800580c:	bd80      	pop	{r7, pc}
 800580e:	bf00      	nop
 8005810:	46002000 	.word	0x46002000
 8005814:	56002000 	.word	0x56002000
 8005818:	40013000 	.word	0x40013000
 800581c:	50013000 	.word	0x50013000
 8005820:	40003800 	.word	0x40003800
 8005824:	50003800 	.word	0x50003800

08005828 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 8005828:	b480      	push	{r7}
 800582a:	b085      	sub	sp, #20
 800582c:	af00      	add	r7, sp, #0
 800582e:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005834:	095b      	lsrs	r3, r3, #5
 8005836:	3301      	adds	r3, #1
 8005838:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	68db      	ldr	r3, [r3, #12]
 800583e:	3301      	adds	r3, #1
 8005840:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8005842:	68bb      	ldr	r3, [r7, #8]
 8005844:	3307      	adds	r3, #7
 8005846:	08db      	lsrs	r3, r3, #3
 8005848:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800584a:	68bb      	ldr	r3, [r7, #8]
 800584c:	68fa      	ldr	r2, [r7, #12]
 800584e:	fb02 f303 	mul.w	r3, r2, r3
}
 8005852:	4618      	mov	r0, r3
 8005854:	3714      	adds	r7, #20
 8005856:	46bd      	mov	sp, r7
 8005858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800585c:	4770      	bx	lr

0800585e <HAL_SPIEx_SetConfigAutonomousMode>:
  *                the configuration information of the autonomous mode for the specified SPIx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPIEx_SetConfigAutonomousMode(SPI_HandleTypeDef *hspi,
                                                    const SPI_AutonomousModeConfTypeDef *sConfig)
{
 800585e:	b480      	push	{r7}
 8005860:	b083      	sub	sp, #12
 8005862:	af00      	add	r7, sp, #0
 8005864:	6078      	str	r0, [r7, #4]
 8005866:	6039      	str	r1, [r7, #0]
  if (hspi->State == HAL_SPI_STATE_READY)
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	f893 3089 	ldrb.w	r3, [r3, #137]	; 0x89
 800586e:	b2db      	uxtb	r3, r3
 8005870:	2b01      	cmp	r3, #1
 8005872:	d12e      	bne.n	80058d2 <HAL_SPIEx_SetConfigAutonomousMode+0x74>
  {
    /* Process Locked */
    __HAL_LOCK(hspi);
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	f893 3088 	ldrb.w	r3, [r3, #136]	; 0x88
 800587a:	2b01      	cmp	r3, #1
 800587c:	d101      	bne.n	8005882 <HAL_SPIEx_SetConfigAutonomousMode+0x24>
 800587e:	2302      	movs	r3, #2
 8005880:	e028      	b.n	80058d4 <HAL_SPIEx_SetConfigAutonomousMode+0x76>
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	2201      	movs	r2, #1
 8005886:	f883 2088 	strb.w	r2, [r3, #136]	; 0x88

    hspi->State = HAL_SPI_STATE_BUSY;
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	2202      	movs	r2, #2
 800588e:	f883 2089 	strb.w	r2, [r3, #137]	; 0x89
    assert_param(IS_SPI_AUTONOMOUS_INSTANCE(hspi->Instance));
    assert_param(IS_SPI_TRIG_SOURCE(hspi->Instance, sConfig->TriggerSelection));
    assert_param(IS_SPI_AUTO_MODE_TRG_POL(sConfig->TriggerPolarity));

    /* Disable the selected SPI peripheral to be able to configure AUTOCR */
    __HAL_SPI_DISABLE(hspi);
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	681a      	ldr	r2, [r3, #0]
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	f022 0201 	bic.w	r2, r2, #1
 80058a0:	601a      	str	r2, [r3, #0]

    /* SPIx AUTOCR Configuration */
    WRITE_REG(hspi->Instance->AUTOCR, (sConfig->TriggerState | ((sConfig->TriggerSelection) & SPI_AUTOCR_TRIGSEL_Msk) |
 80058a2:	683b      	ldr	r3, [r7, #0]
 80058a4:	681a      	ldr	r2, [r3, #0]
 80058a6:	683b      	ldr	r3, [r7, #0]
 80058a8:	685b      	ldr	r3, [r3, #4]
 80058aa:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 80058ae:	ea42 0103 	orr.w	r1, r2, r3
 80058b2:	683b      	ldr	r3, [r7, #0]
 80058b4:	689a      	ldr	r2, [r3, #8]
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	430a      	orrs	r2, r1
 80058bc:	61da      	str	r2, [r3, #28]
                                       sConfig->TriggerPolarity));

    hspi->State = HAL_SPI_STATE_READY;
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	2201      	movs	r2, #1
 80058c2:	f883 2089 	strb.w	r2, [r3, #137]	; 0x89

    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	2200      	movs	r2, #0
 80058ca:	f883 2088 	strb.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 80058ce:	2300      	movs	r3, #0
 80058d0:	e000      	b.n	80058d4 <HAL_SPIEx_SetConfigAutonomousMode+0x76>
  }
  else
  {
    return HAL_ERROR;
 80058d2:	2301      	movs	r3, #1
  }
}
 80058d4:	4618      	mov	r0, r3
 80058d6:	370c      	adds	r7, #12
 80058d8:	46bd      	mov	sp, r7
 80058da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058de:	4770      	bx	lr

080058e0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80058e0:	b580      	push	{r7, lr}
 80058e2:	b082      	sub	sp, #8
 80058e4:	af00      	add	r7, sp, #0
 80058e6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d101      	bne.n	80058f2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80058ee:	2301      	movs	r3, #1
 80058f0:	e042      	b.n	8005978 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d106      	bne.n	800590a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	2200      	movs	r2, #0
 8005900:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005904:	6878      	ldr	r0, [r7, #4]
 8005906:	f7fb faf1 	bl	8000eec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	2224      	movs	r2, #36	; 0x24
 800590e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	681a      	ldr	r2, [r3, #0]
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	f022 0201 	bic.w	r2, r2, #1
 8005920:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005926:	2b00      	cmp	r3, #0
 8005928:	d002      	beq.n	8005930 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800592a:	6878      	ldr	r0, [r7, #4]
 800592c:	f000 fb64 	bl	8005ff8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005930:	6878      	ldr	r0, [r7, #4]
 8005932:	f000 f9c9 	bl	8005cc8 <UART_SetConfig>
 8005936:	4603      	mov	r3, r0
 8005938:	2b01      	cmp	r3, #1
 800593a:	d101      	bne.n	8005940 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800593c:	2301      	movs	r3, #1
 800593e:	e01b      	b.n	8005978 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	685a      	ldr	r2, [r3, #4]
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800594e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	689a      	ldr	r2, [r3, #8]
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800595e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	681a      	ldr	r2, [r3, #0]
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	f042 0201 	orr.w	r2, r2, #1
 800596e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005970:	6878      	ldr	r0, [r7, #4]
 8005972:	f000 fbe3 	bl	800613c <UART_CheckIdleState>
 8005976:	4603      	mov	r3, r0
}
 8005978:	4618      	mov	r0, r3
 800597a:	3708      	adds	r7, #8
 800597c:	46bd      	mov	sp, r7
 800597e:	bd80      	pop	{r7, pc}

08005980 <HAL_HalfDuplex_Init>:
  *        parameters in the UART_InitTypeDef and creates the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
 8005980:	b580      	push	{r7, lr}
 8005982:	b082      	sub	sp, #8
 8005984:	af00      	add	r7, sp, #0
 8005986:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	2b00      	cmp	r3, #0
 800598c:	d101      	bne.n	8005992 <HAL_HalfDuplex_Init+0x12>
  {
    return HAL_ERROR;
 800598e:	2301      	movs	r3, #1
 8005990:	e04a      	b.n	8005a28 <HAL_HalfDuplex_Init+0xa8>
  }

  /* Check UART instance */
  assert_param(IS_UART_HALFDUPLEX_INSTANCE(huart->Instance));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005998:	2b00      	cmp	r3, #0
 800599a:	d106      	bne.n	80059aa <HAL_HalfDuplex_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	2200      	movs	r2, #0
 80059a0:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80059a4:	6878      	ldr	r0, [r7, #4]
 80059a6:	f7fb faa1 	bl	8000eec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	2224      	movs	r2, #36	; 0x24
 80059ae:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	681a      	ldr	r2, [r3, #0]
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	f022 0201 	bic.w	r2, r2, #1
 80059c0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d002      	beq.n	80059d0 <HAL_HalfDuplex_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80059ca:	6878      	ldr	r0, [r7, #4]
 80059cc:	f000 fb14 	bl	8005ff8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80059d0:	6878      	ldr	r0, [r7, #4]
 80059d2:	f000 f979 	bl	8005cc8 <UART_SetConfig>
 80059d6:	4603      	mov	r3, r0
 80059d8:	2b01      	cmp	r3, #1
 80059da:	d101      	bne.n	80059e0 <HAL_HalfDuplex_Init+0x60>
  {
    return HAL_ERROR;
 80059dc:	2301      	movs	r3, #1
 80059de:	e023      	b.n	8005a28 <HAL_HalfDuplex_Init+0xa8>
  }

  /* In half-duplex mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	685a      	ldr	r2, [r3, #4]
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80059ee:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	689a      	ldr	r2, [r3, #8]
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	f022 0222 	bic.w	r2, r2, #34	; 0x22
 80059fe:	609a      	str	r2, [r3, #8]

  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	689a      	ldr	r2, [r3, #8]
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	f042 0208 	orr.w	r2, r2, #8
 8005a0e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	681a      	ldr	r2, [r3, #0]
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	f042 0201 	orr.w	r2, r2, #1
 8005a1e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005a20:	6878      	ldr	r0, [r7, #4]
 8005a22:	f000 fb8b 	bl	800613c <UART_CheckIdleState>
 8005a26:	4603      	mov	r3, r0
}
 8005a28:	4618      	mov	r0, r3
 8005a2a:	3708      	adds	r7, #8
 8005a2c:	46bd      	mov	sp, r7
 8005a2e:	bd80      	pop	{r7, pc}

08005a30 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005a30:	b580      	push	{r7, lr}
 8005a32:	b08a      	sub	sp, #40	; 0x28
 8005a34:	af02      	add	r7, sp, #8
 8005a36:	60f8      	str	r0, [r7, #12]
 8005a38:	60b9      	str	r1, [r7, #8]
 8005a3a:	603b      	str	r3, [r7, #0]
 8005a3c:	4613      	mov	r3, r2
 8005a3e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005a46:	2b20      	cmp	r3, #32
 8005a48:	d17b      	bne.n	8005b42 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8005a4a:	68bb      	ldr	r3, [r7, #8]
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d002      	beq.n	8005a56 <HAL_UART_Transmit+0x26>
 8005a50:	88fb      	ldrh	r3, [r7, #6]
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d101      	bne.n	8005a5a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8005a56:	2301      	movs	r3, #1
 8005a58:	e074      	b.n	8005b44 <HAL_UART_Transmit+0x114>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	2200      	movs	r2, #0
 8005a5e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	2221      	movs	r2, #33	; 0x21
 8005a66:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005a6a:	f7fb fbe7 	bl	800123c <HAL_GetTick>
 8005a6e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	88fa      	ldrh	r2, [r7, #6]
 8005a74:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	88fa      	ldrh	r2, [r7, #6]
 8005a7c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	689b      	ldr	r3, [r3, #8]
 8005a84:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005a88:	d108      	bne.n	8005a9c <HAL_UART_Transmit+0x6c>
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	691b      	ldr	r3, [r3, #16]
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d104      	bne.n	8005a9c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005a92:	2300      	movs	r3, #0
 8005a94:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005a96:	68bb      	ldr	r3, [r7, #8]
 8005a98:	61bb      	str	r3, [r7, #24]
 8005a9a:	e003      	b.n	8005aa4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005a9c:	68bb      	ldr	r3, [r7, #8]
 8005a9e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005aa0:	2300      	movs	r3, #0
 8005aa2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005aa4:	e030      	b.n	8005b08 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005aa6:	683b      	ldr	r3, [r7, #0]
 8005aa8:	9300      	str	r3, [sp, #0]
 8005aaa:	697b      	ldr	r3, [r7, #20]
 8005aac:	2200      	movs	r2, #0
 8005aae:	2180      	movs	r1, #128	; 0x80
 8005ab0:	68f8      	ldr	r0, [r7, #12]
 8005ab2:	f000 fbed 	bl	8006290 <UART_WaitOnFlagUntilTimeout>
 8005ab6:	4603      	mov	r3, r0
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d005      	beq.n	8005ac8 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	2220      	movs	r2, #32
 8005ac0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        return HAL_TIMEOUT;
 8005ac4:	2303      	movs	r3, #3
 8005ac6:	e03d      	b.n	8005b44 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8005ac8:	69fb      	ldr	r3, [r7, #28]
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d10b      	bne.n	8005ae6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005ace:	69bb      	ldr	r3, [r7, #24]
 8005ad0:	881b      	ldrh	r3, [r3, #0]
 8005ad2:	461a      	mov	r2, r3
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005adc:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005ade:	69bb      	ldr	r3, [r7, #24]
 8005ae0:	3302      	adds	r3, #2
 8005ae2:	61bb      	str	r3, [r7, #24]
 8005ae4:	e007      	b.n	8005af6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005ae6:	69fb      	ldr	r3, [r7, #28]
 8005ae8:	781a      	ldrb	r2, [r3, #0]
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005af0:	69fb      	ldr	r3, [r7, #28]
 8005af2:	3301      	adds	r3, #1
 8005af4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8005afc:	b29b      	uxth	r3, r3
 8005afe:	3b01      	subs	r3, #1
 8005b00:	b29a      	uxth	r2, r3
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8005b0e:	b29b      	uxth	r3, r3
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d1c8      	bne.n	8005aa6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005b14:	683b      	ldr	r3, [r7, #0]
 8005b16:	9300      	str	r3, [sp, #0]
 8005b18:	697b      	ldr	r3, [r7, #20]
 8005b1a:	2200      	movs	r2, #0
 8005b1c:	2140      	movs	r1, #64	; 0x40
 8005b1e:	68f8      	ldr	r0, [r7, #12]
 8005b20:	f000 fbb6 	bl	8006290 <UART_WaitOnFlagUntilTimeout>
 8005b24:	4603      	mov	r3, r0
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d005      	beq.n	8005b36 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	2220      	movs	r2, #32
 8005b2e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      return HAL_TIMEOUT;
 8005b32:	2303      	movs	r3, #3
 8005b34:	e006      	b.n	8005b44 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	2220      	movs	r2, #32
 8005b3a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 8005b3e:	2300      	movs	r3, #0
 8005b40:	e000      	b.n	8005b44 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8005b42:	2302      	movs	r3, #2
  }
}
 8005b44:	4618      	mov	r0, r3
 8005b46:	3720      	adds	r7, #32
 8005b48:	46bd      	mov	sp, r7
 8005b4a:	bd80      	pop	{r7, pc}

08005b4c <HAL_HalfDuplex_EnableTransmitter>:
  * @brief  Enable the UART transmitter and disable the UART receiver.
  * @param  huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_EnableTransmitter(UART_HandleTypeDef *huart)
{
 8005b4c:	b480      	push	{r7}
 8005b4e:	b08f      	sub	sp, #60	; 0x3c
 8005b50:	af00      	add	r7, sp, #0
 8005b52:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(huart);
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8005b5a:	2b01      	cmp	r3, #1
 8005b5c:	d101      	bne.n	8005b62 <HAL_HalfDuplex_EnableTransmitter+0x16>
 8005b5e:	2302      	movs	r3, #2
 8005b60:	e042      	b.n	8005be8 <HAL_HalfDuplex_EnableTransmitter+0x9c>
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	2201      	movs	r2, #1
 8005b66:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	2224      	movs	r2, #36	; 0x24
 8005b6e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Clear TE and RE bits */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TE | USART_CR1_RE));
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b78:	6a3b      	ldr	r3, [r7, #32]
 8005b7a:	e853 3f00 	ldrex	r3, [r3]
 8005b7e:	61fb      	str	r3, [r7, #28]
   return(result);
 8005b80:	69fb      	ldr	r3, [r7, #28]
 8005b82:	f023 030c 	bic.w	r3, r3, #12
 8005b86:	637b      	str	r3, [r7, #52]	; 0x34
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	461a      	mov	r2, r3
 8005b8e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005b90:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005b92:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b94:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005b96:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005b98:	e841 2300 	strex	r3, r2, [r1]
 8005b9c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005b9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d1e6      	bne.n	8005b72 <HAL_HalfDuplex_EnableTransmitter+0x26>

  /* Enable the USART's transmit interface by setting the TE bit in the USART CR1 register */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TE);
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	e853 3f00 	ldrex	r3, [r3]
 8005bb0:	60bb      	str	r3, [r7, #8]
   return(result);
 8005bb2:	68bb      	ldr	r3, [r7, #8]
 8005bb4:	f043 0308 	orr.w	r3, r3, #8
 8005bb8:	633b      	str	r3, [r7, #48]	; 0x30
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	461a      	mov	r2, r3
 8005bc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005bc2:	61bb      	str	r3, [r7, #24]
 8005bc4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bc6:	6979      	ldr	r1, [r7, #20]
 8005bc8:	69ba      	ldr	r2, [r7, #24]
 8005bca:	e841 2300 	strex	r3, r2, [r1]
 8005bce:	613b      	str	r3, [r7, #16]
   return(result);
 8005bd0:	693b      	ldr	r3, [r7, #16]
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d1e6      	bne.n	8005ba4 <HAL_HalfDuplex_EnableTransmitter+0x58>

  huart->gState = HAL_UART_STATE_READY;
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	2220      	movs	r2, #32
 8005bda:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UNLOCK(huart);
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	2200      	movs	r2, #0
 8005be2:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8005be6:	2300      	movs	r3, #0
}
 8005be8:	4618      	mov	r0, r3
 8005bea:	373c      	adds	r7, #60	; 0x3c
 8005bec:	46bd      	mov	sp, r7
 8005bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bf2:	4770      	bx	lr

08005bf4 <HAL_HalfDuplex_EnableReceiver>:
  * @brief  Enable the UART receiver and disable the UART transmitter.
  * @param  huart UART handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_HalfDuplex_EnableReceiver(UART_HandleTypeDef *huart)
{
 8005bf4:	b480      	push	{r7}
 8005bf6:	b08f      	sub	sp, #60	; 0x3c
 8005bf8:	af00      	add	r7, sp, #0
 8005bfa:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(huart);
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8005c02:	2b01      	cmp	r3, #1
 8005c04:	d101      	bne.n	8005c0a <HAL_HalfDuplex_EnableReceiver+0x16>
 8005c06:	2302      	movs	r3, #2
 8005c08:	e042      	b.n	8005c90 <HAL_HalfDuplex_EnableReceiver+0x9c>
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	2201      	movs	r2, #1
 8005c0e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	2224      	movs	r2, #36	; 0x24
 8005c16:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Clear TE and RE bits */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TE | USART_CR1_RE));
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c20:	6a3b      	ldr	r3, [r7, #32]
 8005c22:	e853 3f00 	ldrex	r3, [r3]
 8005c26:	61fb      	str	r3, [r7, #28]
   return(result);
 8005c28:	69fb      	ldr	r3, [r7, #28]
 8005c2a:	f023 030c 	bic.w	r3, r3, #12
 8005c2e:	637b      	str	r3, [r7, #52]	; 0x34
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	461a      	mov	r2, r3
 8005c36:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005c38:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005c3a:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c3c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005c3e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005c40:	e841 2300 	strex	r3, r2, [r1]
 8005c44:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005c46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d1e6      	bne.n	8005c1a <HAL_HalfDuplex_EnableReceiver+0x26>

  /* Enable the USART's receive interface by setting the RE bit in the USART CR1 register */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RE);
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	e853 3f00 	ldrex	r3, [r3]
 8005c58:	60bb      	str	r3, [r7, #8]
   return(result);
 8005c5a:	68bb      	ldr	r3, [r7, #8]
 8005c5c:	f043 0304 	orr.w	r3, r3, #4
 8005c60:	633b      	str	r3, [r7, #48]	; 0x30
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	461a      	mov	r2, r3
 8005c68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c6a:	61bb      	str	r3, [r7, #24]
 8005c6c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c6e:	6979      	ldr	r1, [r7, #20]
 8005c70:	69ba      	ldr	r2, [r7, #24]
 8005c72:	e841 2300 	strex	r3, r2, [r1]
 8005c76:	613b      	str	r3, [r7, #16]
   return(result);
 8005c78:	693b      	ldr	r3, [r7, #16]
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d1e6      	bne.n	8005c4c <HAL_HalfDuplex_EnableReceiver+0x58>

  huart->gState = HAL_UART_STATE_READY;
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	2220      	movs	r2, #32
 8005c82:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UNLOCK(huart);
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	2200      	movs	r2, #0
 8005c8a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8005c8e:	2300      	movs	r3, #0
}
 8005c90:	4618      	mov	r0, r3
 8005c92:	373c      	adds	r7, #60	; 0x3c
 8005c94:	46bd      	mov	sp, r7
 8005c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c9a:	4770      	bx	lr

08005c9c <HAL_UART_GetState>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *               the configuration information for the specified UART.
  * @retval HAL state
  */
HAL_UART_StateTypeDef HAL_UART_GetState(const UART_HandleTypeDef *huart)
{
 8005c9c:	b480      	push	{r7}
 8005c9e:	b085      	sub	sp, #20
 8005ca0:	af00      	add	r7, sp, #0
 8005ca2:	6078      	str	r0, [r7, #4]
  uint32_t temp1;
  uint32_t temp2;
  temp1 = huart->gState;
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005caa:	60fb      	str	r3, [r7, #12]
  temp2 = huart->RxState;
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005cb2:	60bb      	str	r3, [r7, #8]

  return (HAL_UART_StateTypeDef)(temp1 | temp2);
 8005cb4:	68fa      	ldr	r2, [r7, #12]
 8005cb6:	68bb      	ldr	r3, [r7, #8]
 8005cb8:	4313      	orrs	r3, r2
}
 8005cba:	4618      	mov	r0, r3
 8005cbc:	3714      	adds	r7, #20
 8005cbe:	46bd      	mov	sp, r7
 8005cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cc4:	4770      	bx	lr
	...

08005cc8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005cc8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005ccc:	b094      	sub	sp, #80	; 0x50
 8005cce:	af00      	add	r7, sp, #0
 8005cd0:	62f8      	str	r0, [r7, #44]	; 0x2c
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005cd2:	2300      	movs	r3, #0
 8005cd4:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 8005cd8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005cda:	681a      	ldr	r2, [r3, #0]
 8005cdc:	4b9b      	ldr	r3, [pc, #620]	; (8005f4c <UART_SetConfig+0x284>)
 8005cde:	429a      	cmp	r2, r3
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005ce0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ce2:	689a      	ldr	r2, [r3, #8]
 8005ce4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ce6:	691b      	ldr	r3, [r3, #16]
 8005ce8:	431a      	orrs	r2, r3
 8005cea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005cec:	695b      	ldr	r3, [r3, #20]
 8005cee:	431a      	orrs	r2, r3
 8005cf0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005cf2:	69db      	ldr	r3, [r3, #28]
 8005cf4:	4313      	orrs	r3, r2
 8005cf6:	64fb      	str	r3, [r7, #76]	; 0x4c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005cf8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	4994      	ldr	r1, [pc, #592]	; (8005f50 <UART_SetConfig+0x288>)
 8005d00:	4019      	ands	r1, r3
 8005d02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d04:	681a      	ldr	r2, [r3, #0]
 8005d06:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005d08:	430b      	orrs	r3, r1
 8005d0a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005d0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	685b      	ldr	r3, [r3, #4]
 8005d12:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005d16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d18:	68d9      	ldr	r1, [r3, #12]
 8005d1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d1c:	681a      	ldr	r2, [r3, #0]
 8005d1e:	ea40 0301 	orr.w	r3, r0, r1
 8005d22:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005d24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d26:	699b      	ldr	r3, [r3, #24]
 8005d28:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005d2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d2c:	681a      	ldr	r2, [r3, #0]
 8005d2e:	4b87      	ldr	r3, [pc, #540]	; (8005f4c <UART_SetConfig+0x284>)
 8005d30:	429a      	cmp	r2, r3
 8005d32:	d009      	beq.n	8005d48 <UART_SetConfig+0x80>
 8005d34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d36:	681a      	ldr	r2, [r3, #0]
 8005d38:	4b86      	ldr	r3, [pc, #536]	; (8005f54 <UART_SetConfig+0x28c>)
 8005d3a:	429a      	cmp	r2, r3
 8005d3c:	d004      	beq.n	8005d48 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005d3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d40:	6a1a      	ldr	r2, [r3, #32]
 8005d42:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005d44:	4313      	orrs	r3, r2
 8005d46:	64fb      	str	r3, [r7, #76]	; 0x4c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005d48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	689b      	ldr	r3, [r3, #8]
 8005d4e:	f023 416e 	bic.w	r1, r3, #3992977408	; 0xee000000
 8005d52:	f421 6130 	bic.w	r1, r1, #2816	; 0xb00
 8005d56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d58:	681a      	ldr	r2, [r3, #0]
 8005d5a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005d5c:	430b      	orrs	r3, r1
 8005d5e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005d60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d66:	f023 000f 	bic.w	r0, r3, #15
 8005d6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d6c:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8005d6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d70:	681a      	ldr	r2, [r3, #0]
 8005d72:	ea40 0301 	orr.w	r3, r0, r1
 8005d76:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005d78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d7a:	681a      	ldr	r2, [r3, #0]
 8005d7c:	4b76      	ldr	r3, [pc, #472]	; (8005f58 <UART_SetConfig+0x290>)
 8005d7e:	429a      	cmp	r2, r3
 8005d80:	d102      	bne.n	8005d88 <UART_SetConfig+0xc0>
 8005d82:	2301      	movs	r3, #1
 8005d84:	64bb      	str	r3, [r7, #72]	; 0x48
 8005d86:	e021      	b.n	8005dcc <UART_SetConfig+0x104>
 8005d88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d8a:	681a      	ldr	r2, [r3, #0]
 8005d8c:	4b73      	ldr	r3, [pc, #460]	; (8005f5c <UART_SetConfig+0x294>)
 8005d8e:	429a      	cmp	r2, r3
 8005d90:	d102      	bne.n	8005d98 <UART_SetConfig+0xd0>
 8005d92:	2304      	movs	r3, #4
 8005d94:	64bb      	str	r3, [r7, #72]	; 0x48
 8005d96:	e019      	b.n	8005dcc <UART_SetConfig+0x104>
 8005d98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d9a:	681a      	ldr	r2, [r3, #0]
 8005d9c:	4b70      	ldr	r3, [pc, #448]	; (8005f60 <UART_SetConfig+0x298>)
 8005d9e:	429a      	cmp	r2, r3
 8005da0:	d102      	bne.n	8005da8 <UART_SetConfig+0xe0>
 8005da2:	2308      	movs	r3, #8
 8005da4:	64bb      	str	r3, [r7, #72]	; 0x48
 8005da6:	e011      	b.n	8005dcc <UART_SetConfig+0x104>
 8005da8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005daa:	681a      	ldr	r2, [r3, #0]
 8005dac:	4b6d      	ldr	r3, [pc, #436]	; (8005f64 <UART_SetConfig+0x29c>)
 8005dae:	429a      	cmp	r2, r3
 8005db0:	d102      	bne.n	8005db8 <UART_SetConfig+0xf0>
 8005db2:	2310      	movs	r3, #16
 8005db4:	64bb      	str	r3, [r7, #72]	; 0x48
 8005db6:	e009      	b.n	8005dcc <UART_SetConfig+0x104>
 8005db8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005dba:	681a      	ldr	r2, [r3, #0]
 8005dbc:	4b63      	ldr	r3, [pc, #396]	; (8005f4c <UART_SetConfig+0x284>)
 8005dbe:	429a      	cmp	r2, r3
 8005dc0:	d102      	bne.n	8005dc8 <UART_SetConfig+0x100>
 8005dc2:	2320      	movs	r3, #32
 8005dc4:	64bb      	str	r3, [r7, #72]	; 0x48
 8005dc6:	e001      	b.n	8005dcc <UART_SetConfig+0x104>
 8005dc8:	2300      	movs	r3, #0
 8005dca:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005dcc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005dce:	681a      	ldr	r2, [r3, #0]
 8005dd0:	4b5e      	ldr	r3, [pc, #376]	; (8005f4c <UART_SetConfig+0x284>)
 8005dd2:	429a      	cmp	r2, r3
 8005dd4:	d004      	beq.n	8005de0 <UART_SetConfig+0x118>
 8005dd6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005dd8:	681a      	ldr	r2, [r3, #0]
 8005dda:	4b5e      	ldr	r3, [pc, #376]	; (8005f54 <UART_SetConfig+0x28c>)
 8005ddc:	429a      	cmp	r2, r3
 8005dde:	d172      	bne.n	8005ec6 <UART_SetConfig+0x1fe>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8005de0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005de2:	2200      	movs	r2, #0
 8005de4:	623b      	str	r3, [r7, #32]
 8005de6:	627a      	str	r2, [r7, #36]	; 0x24
 8005de8:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8005dec:	f7fe f9c2 	bl	8004174 <HAL_RCCEx_GetPeriphCLKFreq>
 8005df0:	6438      	str	r0, [r7, #64]	; 0x40

    /* If proper clock source reported */
    if (pclk != 0U)
 8005df2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	f000 80e7 	beq.w	8005fc8 <UART_SetConfig+0x300>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005dfa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005dfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dfe:	4a5a      	ldr	r2, [pc, #360]	; (8005f68 <UART_SetConfig+0x2a0>)
 8005e00:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005e04:	461a      	mov	r2, r3
 8005e06:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005e08:	fbb3 f3f2 	udiv	r3, r3, r2
 8005e0c:	637b      	str	r3, [r7, #52]	; 0x34

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005e0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e10:	685a      	ldr	r2, [r3, #4]
 8005e12:	4613      	mov	r3, r2
 8005e14:	005b      	lsls	r3, r3, #1
 8005e16:	4413      	add	r3, r2
 8005e18:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005e1a:	429a      	cmp	r2, r3
 8005e1c:	d305      	bcc.n	8005e2a <UART_SetConfig+0x162>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005e1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e20:	685b      	ldr	r3, [r3, #4]
 8005e22:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005e24:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005e26:	429a      	cmp	r2, r3
 8005e28:	d903      	bls.n	8005e32 <UART_SetConfig+0x16a>
      {
        ret = HAL_ERROR;
 8005e2a:	2301      	movs	r3, #1
 8005e2c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8005e30:	e048      	b.n	8005ec4 <UART_SetConfig+0x1fc>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005e32:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005e34:	2200      	movs	r2, #0
 8005e36:	61bb      	str	r3, [r7, #24]
 8005e38:	61fa      	str	r2, [r7, #28]
 8005e3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e3e:	4a4a      	ldr	r2, [pc, #296]	; (8005f68 <UART_SetConfig+0x2a0>)
 8005e40:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005e44:	b29b      	uxth	r3, r3
 8005e46:	2200      	movs	r2, #0
 8005e48:	613b      	str	r3, [r7, #16]
 8005e4a:	617a      	str	r2, [r7, #20]
 8005e4c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8005e50:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8005e54:	f7fa fa10 	bl	8000278 <__aeabi_uldivmod>
 8005e58:	4602      	mov	r2, r0
 8005e5a:	460b      	mov	r3, r1
 8005e5c:	4610      	mov	r0, r2
 8005e5e:	4619      	mov	r1, r3
 8005e60:	f04f 0200 	mov.w	r2, #0
 8005e64:	f04f 0300 	mov.w	r3, #0
 8005e68:	020b      	lsls	r3, r1, #8
 8005e6a:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005e6e:	0202      	lsls	r2, r0, #8
 8005e70:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005e72:	6849      	ldr	r1, [r1, #4]
 8005e74:	0849      	lsrs	r1, r1, #1
 8005e76:	2000      	movs	r0, #0
 8005e78:	460c      	mov	r4, r1
 8005e7a:	4605      	mov	r5, r0
 8005e7c:	eb12 0804 	adds.w	r8, r2, r4
 8005e80:	eb43 0905 	adc.w	r9, r3, r5
 8005e84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e86:	685b      	ldr	r3, [r3, #4]
 8005e88:	2200      	movs	r2, #0
 8005e8a:	60bb      	str	r3, [r7, #8]
 8005e8c:	60fa      	str	r2, [r7, #12]
 8005e8e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005e92:	4640      	mov	r0, r8
 8005e94:	4649      	mov	r1, r9
 8005e96:	f7fa f9ef 	bl	8000278 <__aeabi_uldivmod>
 8005e9a:	4602      	mov	r2, r0
 8005e9c:	460b      	mov	r3, r1
 8005e9e:	4613      	mov	r3, r2
 8005ea0:	63fb      	str	r3, [r7, #60]	; 0x3c
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005ea2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005ea4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005ea8:	d308      	bcc.n	8005ebc <UART_SetConfig+0x1f4>
 8005eaa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005eac:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005eb0:	d204      	bcs.n	8005ebc <UART_SetConfig+0x1f4>
        {
          huart->Instance->BRR = usartdiv;
 8005eb2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005eb8:	60da      	str	r2, [r3, #12]
 8005eba:	e003      	b.n	8005ec4 <UART_SetConfig+0x1fc>
        }
        else
        {
          ret = HAL_ERROR;
 8005ebc:	2301      	movs	r3, #1
 8005ebe:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    if (pclk != 0U)
 8005ec2:	e081      	b.n	8005fc8 <UART_SetConfig+0x300>
 8005ec4:	e080      	b.n	8005fc8 <UART_SetConfig+0x300>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005ec6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ec8:	69db      	ldr	r3, [r3, #28]
 8005eca:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005ece:	d14d      	bne.n	8005f6c <UART_SetConfig+0x2a4>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8005ed0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005ed2:	2200      	movs	r2, #0
 8005ed4:	603b      	str	r3, [r7, #0]
 8005ed6:	607a      	str	r2, [r7, #4]
 8005ed8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005edc:	f7fe f94a 	bl	8004174 <HAL_RCCEx_GetPeriphCLKFreq>
 8005ee0:	6438      	str	r0, [r7, #64]	; 0x40

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005ee2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d06f      	beq.n	8005fc8 <UART_SetConfig+0x300>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005ee8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005eea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005eec:	4a1e      	ldr	r2, [pc, #120]	; (8005f68 <UART_SetConfig+0x2a0>)
 8005eee:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005ef2:	461a      	mov	r2, r3
 8005ef4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005ef6:	fbb3 f3f2 	udiv	r3, r3, r2
 8005efa:	005a      	lsls	r2, r3, #1
 8005efc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005efe:	685b      	ldr	r3, [r3, #4]
 8005f00:	085b      	lsrs	r3, r3, #1
 8005f02:	441a      	add	r2, r3
 8005f04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f06:	685b      	ldr	r3, [r3, #4]
 8005f08:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f0c:	63fb      	str	r3, [r7, #60]	; 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005f0e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005f10:	2b0f      	cmp	r3, #15
 8005f12:	d916      	bls.n	8005f42 <UART_SetConfig+0x27a>
 8005f14:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005f16:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005f1a:	d212      	bcs.n	8005f42 <UART_SetConfig+0x27a>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005f1c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005f1e:	b29b      	uxth	r3, r3
 8005f20:	f023 030f 	bic.w	r3, r3, #15
 8005f24:	877b      	strh	r3, [r7, #58]	; 0x3a
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005f26:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005f28:	085b      	lsrs	r3, r3, #1
 8005f2a:	b29b      	uxth	r3, r3
 8005f2c:	f003 0307 	and.w	r3, r3, #7
 8005f30:	b29a      	uxth	r2, r3
 8005f32:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8005f34:	4313      	orrs	r3, r2
 8005f36:	877b      	strh	r3, [r7, #58]	; 0x3a
        huart->Instance->BRR = brrtemp;
 8005f38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8005f3e:	60da      	str	r2, [r3, #12]
 8005f40:	e042      	b.n	8005fc8 <UART_SetConfig+0x300>
      }
      else
      {
        ret = HAL_ERROR;
 8005f42:	2301      	movs	r3, #1
 8005f44:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8005f48:	e03e      	b.n	8005fc8 <UART_SetConfig+0x300>
 8005f4a:	bf00      	nop
 8005f4c:	46002400 	.word	0x46002400
 8005f50:	cfff69f3 	.word	0xcfff69f3
 8005f54:	56002400 	.word	0x56002400
 8005f58:	40013800 	.word	0x40013800
 8005f5c:	40004800 	.word	0x40004800
 8005f60:	40004c00 	.word	0x40004c00
 8005f64:	40005000 	.word	0x40005000
 8005f68:	080069c8 	.word	0x080069c8
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8005f6c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005f6e:	2200      	movs	r2, #0
 8005f70:	469a      	mov	sl, r3
 8005f72:	4693      	mov	fp, r2
 8005f74:	4650      	mov	r0, sl
 8005f76:	4659      	mov	r1, fp
 8005f78:	f7fe f8fc 	bl	8004174 <HAL_RCCEx_GetPeriphCLKFreq>
 8005f7c:	6438      	str	r0, [r7, #64]	; 0x40

    if (pclk != 0U)
 8005f7e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d021      	beq.n	8005fc8 <UART_SetConfig+0x300>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005f84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f88:	4a1a      	ldr	r2, [pc, #104]	; (8005ff4 <UART_SetConfig+0x32c>)
 8005f8a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005f8e:	461a      	mov	r2, r3
 8005f90:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005f92:	fbb3 f2f2 	udiv	r2, r3, r2
 8005f96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f98:	685b      	ldr	r3, [r3, #4]
 8005f9a:	085b      	lsrs	r3, r3, #1
 8005f9c:	441a      	add	r2, r3
 8005f9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005fa0:	685b      	ldr	r3, [r3, #4]
 8005fa2:	fbb2 f3f3 	udiv	r3, r2, r3
 8005fa6:	63fb      	str	r3, [r7, #60]	; 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005fa8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005faa:	2b0f      	cmp	r3, #15
 8005fac:	d909      	bls.n	8005fc2 <UART_SetConfig+0x2fa>
 8005fae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005fb0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005fb4:	d205      	bcs.n	8005fc2 <UART_SetConfig+0x2fa>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005fb6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005fb8:	b29a      	uxth	r2, r3
 8005fba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	60da      	str	r2, [r3, #12]
 8005fc0:	e002      	b.n	8005fc8 <UART_SetConfig+0x300>
      }
      else
      {
        ret = HAL_ERROR;
 8005fc2:	2301      	movs	r3, #1
 8005fc4:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005fc8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005fca:	2201      	movs	r2, #1
 8005fcc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8005fd0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005fd2:	2201      	movs	r2, #1
 8005fd4:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005fd8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005fda:	2200      	movs	r2, #0
 8005fdc:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8005fde:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005fe0:	2200      	movs	r2, #0
 8005fe2:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8005fe4:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 8005fe8:	4618      	mov	r0, r3
 8005fea:	3750      	adds	r7, #80	; 0x50
 8005fec:	46bd      	mov	sp, r7
 8005fee:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005ff2:	bf00      	nop
 8005ff4:	080069c8 	.word	0x080069c8

08005ff8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005ff8:	b480      	push	{r7}
 8005ffa:	b083      	sub	sp, #12
 8005ffc:	af00      	add	r7, sp, #0
 8005ffe:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006004:	f003 0308 	and.w	r3, r3, #8
 8006008:	2b00      	cmp	r3, #0
 800600a:	d00a      	beq.n	8006022 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	685b      	ldr	r3, [r3, #4]
 8006012:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	430a      	orrs	r2, r1
 8006020:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006026:	f003 0301 	and.w	r3, r3, #1
 800602a:	2b00      	cmp	r3, #0
 800602c:	d00a      	beq.n	8006044 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	685b      	ldr	r3, [r3, #4]
 8006034:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	430a      	orrs	r2, r1
 8006042:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006048:	f003 0302 	and.w	r3, r3, #2
 800604c:	2b00      	cmp	r3, #0
 800604e:	d00a      	beq.n	8006066 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	685b      	ldr	r3, [r3, #4]
 8006056:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	430a      	orrs	r2, r1
 8006064:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800606a:	f003 0304 	and.w	r3, r3, #4
 800606e:	2b00      	cmp	r3, #0
 8006070:	d00a      	beq.n	8006088 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	685b      	ldr	r3, [r3, #4]
 8006078:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	430a      	orrs	r2, r1
 8006086:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800608c:	f003 0310 	and.w	r3, r3, #16
 8006090:	2b00      	cmp	r3, #0
 8006092:	d00a      	beq.n	80060aa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	689b      	ldr	r3, [r3, #8]
 800609a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	430a      	orrs	r2, r1
 80060a8:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060ae:	f003 0320 	and.w	r3, r3, #32
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d00a      	beq.n	80060cc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	689b      	ldr	r3, [r3, #8]
 80060bc:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	430a      	orrs	r2, r1
 80060ca:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d01a      	beq.n	800610e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	685b      	ldr	r3, [r3, #4]
 80060de:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	430a      	orrs	r2, r1
 80060ec:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80060f2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80060f6:	d10a      	bne.n	800610e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	685b      	ldr	r3, [r3, #4]
 80060fe:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	430a      	orrs	r2, r1
 800610c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006112:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006116:	2b00      	cmp	r3, #0
 8006118:	d00a      	beq.n	8006130 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	685b      	ldr	r3, [r3, #4]
 8006120:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	430a      	orrs	r2, r1
 800612e:	605a      	str	r2, [r3, #4]
  }
}
 8006130:	bf00      	nop
 8006132:	370c      	adds	r7, #12
 8006134:	46bd      	mov	sp, r7
 8006136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800613a:	4770      	bx	lr

0800613c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800613c:	b580      	push	{r7, lr}
 800613e:	b098      	sub	sp, #96	; 0x60
 8006140:	af02      	add	r7, sp, #8
 8006142:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	2200      	movs	r2, #0
 8006148:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800614c:	f7fb f876 	bl	800123c <HAL_GetTick>
 8006150:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	f003 0308 	and.w	r3, r3, #8
 800615c:	2b08      	cmp	r3, #8
 800615e:	d12f      	bne.n	80061c0 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006160:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006164:	9300      	str	r3, [sp, #0]
 8006166:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006168:	2200      	movs	r2, #0
 800616a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800616e:	6878      	ldr	r0, [r7, #4]
 8006170:	f000 f88e 	bl	8006290 <UART_WaitOnFlagUntilTimeout>
 8006174:	4603      	mov	r3, r0
 8006176:	2b00      	cmp	r3, #0
 8006178:	d022      	beq.n	80061c0 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006180:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006182:	e853 3f00 	ldrex	r3, [r3]
 8006186:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006188:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800618a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800618e:	653b      	str	r3, [r7, #80]	; 0x50
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	461a      	mov	r2, r3
 8006196:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006198:	647b      	str	r3, [r7, #68]	; 0x44
 800619a:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800619c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800619e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80061a0:	e841 2300 	strex	r3, r2, [r1]
 80061a4:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80061a6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d1e6      	bne.n	800617a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	2220      	movs	r2, #32
 80061b0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	2200      	movs	r2, #0
 80061b8:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80061bc:	2303      	movs	r3, #3
 80061be:	e063      	b.n	8006288 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	f003 0304 	and.w	r3, r3, #4
 80061ca:	2b04      	cmp	r3, #4
 80061cc:	d149      	bne.n	8006262 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80061ce:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80061d2:	9300      	str	r3, [sp, #0]
 80061d4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80061d6:	2200      	movs	r2, #0
 80061d8:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80061dc:	6878      	ldr	r0, [r7, #4]
 80061de:	f000 f857 	bl	8006290 <UART_WaitOnFlagUntilTimeout>
 80061e2:	4603      	mov	r3, r0
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d03c      	beq.n	8006262 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061f0:	e853 3f00 	ldrex	r3, [r3]
 80061f4:	623b      	str	r3, [r7, #32]
   return(result);
 80061f6:	6a3b      	ldr	r3, [r7, #32]
 80061f8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80061fc:	64fb      	str	r3, [r7, #76]	; 0x4c
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	461a      	mov	r2, r3
 8006204:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006206:	633b      	str	r3, [r7, #48]	; 0x30
 8006208:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800620a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800620c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800620e:	e841 2300 	strex	r3, r2, [r1]
 8006212:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006214:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006216:	2b00      	cmp	r3, #0
 8006218:	d1e6      	bne.n	80061e8 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	3308      	adds	r3, #8
 8006220:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006222:	693b      	ldr	r3, [r7, #16]
 8006224:	e853 3f00 	ldrex	r3, [r3]
 8006228:	60fb      	str	r3, [r7, #12]
   return(result);
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	f023 0301 	bic.w	r3, r3, #1
 8006230:	64bb      	str	r3, [r7, #72]	; 0x48
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	3308      	adds	r3, #8
 8006238:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800623a:	61fa      	str	r2, [r7, #28]
 800623c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800623e:	69b9      	ldr	r1, [r7, #24]
 8006240:	69fa      	ldr	r2, [r7, #28]
 8006242:	e841 2300 	strex	r3, r2, [r1]
 8006246:	617b      	str	r3, [r7, #20]
   return(result);
 8006248:	697b      	ldr	r3, [r7, #20]
 800624a:	2b00      	cmp	r3, #0
 800624c:	d1e5      	bne.n	800621a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	2220      	movs	r2, #32
 8006252:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	2200      	movs	r2, #0
 800625a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800625e:	2303      	movs	r3, #3
 8006260:	e012      	b.n	8006288 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	2220      	movs	r2, #32
 8006266:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	2220      	movs	r2, #32
 800626e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	2200      	movs	r2, #0
 8006276:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	2200      	movs	r2, #0
 800627c:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	2200      	movs	r2, #0
 8006282:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8006286:	2300      	movs	r3, #0
}
 8006288:	4618      	mov	r0, r3
 800628a:	3758      	adds	r7, #88	; 0x58
 800628c:	46bd      	mov	sp, r7
 800628e:	bd80      	pop	{r7, pc}

08006290 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006290:	b580      	push	{r7, lr}
 8006292:	b084      	sub	sp, #16
 8006294:	af00      	add	r7, sp, #0
 8006296:	60f8      	str	r0, [r7, #12]
 8006298:	60b9      	str	r1, [r7, #8]
 800629a:	603b      	str	r3, [r7, #0]
 800629c:	4613      	mov	r3, r2
 800629e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80062a0:	e049      	b.n	8006336 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80062a2:	69bb      	ldr	r3, [r7, #24]
 80062a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062a8:	d045      	beq.n	8006336 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80062aa:	f7fa ffc7 	bl	800123c <HAL_GetTick>
 80062ae:	4602      	mov	r2, r0
 80062b0:	683b      	ldr	r3, [r7, #0]
 80062b2:	1ad3      	subs	r3, r2, r3
 80062b4:	69ba      	ldr	r2, [r7, #24]
 80062b6:	429a      	cmp	r2, r3
 80062b8:	d302      	bcc.n	80062c0 <UART_WaitOnFlagUntilTimeout+0x30>
 80062ba:	69bb      	ldr	r3, [r7, #24]
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d101      	bne.n	80062c4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80062c0:	2303      	movs	r3, #3
 80062c2:	e048      	b.n	8006356 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	f003 0304 	and.w	r3, r3, #4
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d031      	beq.n	8006336 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	69db      	ldr	r3, [r3, #28]
 80062d8:	f003 0308 	and.w	r3, r3, #8
 80062dc:	2b08      	cmp	r3, #8
 80062de:	d110      	bne.n	8006302 <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	2208      	movs	r2, #8
 80062e6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80062e8:	68f8      	ldr	r0, [r7, #12]
 80062ea:	f000 f838 	bl	800635e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	2208      	movs	r2, #8
 80062f2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	2200      	movs	r2, #0
 80062fa:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_ERROR;
 80062fe:	2301      	movs	r3, #1
 8006300:	e029      	b.n	8006356 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	69db      	ldr	r3, [r3, #28]
 8006308:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800630c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006310:	d111      	bne.n	8006336 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800631a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800631c:	68f8      	ldr	r0, [r7, #12]
 800631e:	f000 f81e 	bl	800635e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	2220      	movs	r2, #32
 8006326:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	2200      	movs	r2, #0
 800632e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 8006332:	2303      	movs	r3, #3
 8006334:	e00f      	b.n	8006356 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	69da      	ldr	r2, [r3, #28]
 800633c:	68bb      	ldr	r3, [r7, #8]
 800633e:	4013      	ands	r3, r2
 8006340:	68ba      	ldr	r2, [r7, #8]
 8006342:	429a      	cmp	r2, r3
 8006344:	bf0c      	ite	eq
 8006346:	2301      	moveq	r3, #1
 8006348:	2300      	movne	r3, #0
 800634a:	b2db      	uxtb	r3, r3
 800634c:	461a      	mov	r2, r3
 800634e:	79fb      	ldrb	r3, [r7, #7]
 8006350:	429a      	cmp	r2, r3
 8006352:	d0a6      	beq.n	80062a2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006354:	2300      	movs	r3, #0
}
 8006356:	4618      	mov	r0, r3
 8006358:	3710      	adds	r7, #16
 800635a:	46bd      	mov	sp, r7
 800635c:	bd80      	pop	{r7, pc}

0800635e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800635e:	b480      	push	{r7}
 8006360:	b095      	sub	sp, #84	; 0x54
 8006362:	af00      	add	r7, sp, #0
 8006364:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800636c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800636e:	e853 3f00 	ldrex	r3, [r3]
 8006372:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006374:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006376:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800637a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	461a      	mov	r2, r3
 8006382:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006384:	643b      	str	r3, [r7, #64]	; 0x40
 8006386:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006388:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800638a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800638c:	e841 2300 	strex	r3, r2, [r1]
 8006390:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006392:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006394:	2b00      	cmp	r3, #0
 8006396:	d1e6      	bne.n	8006366 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	3308      	adds	r3, #8
 800639e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063a0:	6a3b      	ldr	r3, [r7, #32]
 80063a2:	e853 3f00 	ldrex	r3, [r3]
 80063a6:	61fb      	str	r3, [r7, #28]
   return(result);
 80063a8:	69fb      	ldr	r3, [r7, #28]
 80063aa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80063ae:	f023 0301 	bic.w	r3, r3, #1
 80063b2:	64bb      	str	r3, [r7, #72]	; 0x48
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	3308      	adds	r3, #8
 80063ba:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80063bc:	62fa      	str	r2, [r7, #44]	; 0x2c
 80063be:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063c0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80063c2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80063c4:	e841 2300 	strex	r3, r2, [r1]
 80063c8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80063ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d1e3      	bne.n	8006398 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80063d4:	2b01      	cmp	r3, #1
 80063d6:	d118      	bne.n	800640a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	e853 3f00 	ldrex	r3, [r3]
 80063e4:	60bb      	str	r3, [r7, #8]
   return(result);
 80063e6:	68bb      	ldr	r3, [r7, #8]
 80063e8:	f023 0310 	bic.w	r3, r3, #16
 80063ec:	647b      	str	r3, [r7, #68]	; 0x44
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	461a      	mov	r2, r3
 80063f4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80063f6:	61bb      	str	r3, [r7, #24]
 80063f8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063fa:	6979      	ldr	r1, [r7, #20]
 80063fc:	69ba      	ldr	r2, [r7, #24]
 80063fe:	e841 2300 	strex	r3, r2, [r1]
 8006402:	613b      	str	r3, [r7, #16]
   return(result);
 8006404:	693b      	ldr	r3, [r7, #16]
 8006406:	2b00      	cmp	r3, #0
 8006408:	d1e6      	bne.n	80063d8 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	2220      	movs	r2, #32
 800640e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	2200      	movs	r2, #0
 8006416:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	2200      	movs	r2, #0
 800641c:	675a      	str	r2, [r3, #116]	; 0x74
}
 800641e:	bf00      	nop
 8006420:	3754      	adds	r7, #84	; 0x54
 8006422:	46bd      	mov	sp, r7
 8006424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006428:	4770      	bx	lr

0800642a <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800642a:	b480      	push	{r7}
 800642c:	b085      	sub	sp, #20
 800642e:	af00      	add	r7, sp, #0
 8006430:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8006438:	2b01      	cmp	r3, #1
 800643a:	d101      	bne.n	8006440 <HAL_UARTEx_DisableFifoMode+0x16>
 800643c:	2302      	movs	r3, #2
 800643e:	e027      	b.n	8006490 <HAL_UARTEx_DisableFifoMode+0x66>
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	2201      	movs	r2, #1
 8006444:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	2224      	movs	r2, #36	; 0x24
 800644c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	681a      	ldr	r2, [r3, #0]
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	f022 0201 	bic.w	r2, r2, #1
 8006466:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800646e:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	2200      	movs	r2, #0
 8006474:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	68fa      	ldr	r2, [r7, #12]
 800647c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	2220      	movs	r2, #32
 8006482:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	2200      	movs	r2, #0
 800648a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800648e:	2300      	movs	r3, #0
}
 8006490:	4618      	mov	r0, r3
 8006492:	3714      	adds	r7, #20
 8006494:	46bd      	mov	sp, r7
 8006496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800649a:	4770      	bx	lr

0800649c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800649c:	b580      	push	{r7, lr}
 800649e:	b084      	sub	sp, #16
 80064a0:	af00      	add	r7, sp, #0
 80064a2:	6078      	str	r0, [r7, #4]
 80064a4:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80064ac:	2b01      	cmp	r3, #1
 80064ae:	d101      	bne.n	80064b4 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80064b0:	2302      	movs	r3, #2
 80064b2:	e02d      	b.n	8006510 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	2201      	movs	r2, #1
 80064b8:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	2224      	movs	r2, #36	; 0x24
 80064c0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	681a      	ldr	r2, [r3, #0]
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	f022 0201 	bic.w	r2, r2, #1
 80064da:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	689b      	ldr	r3, [r3, #8]
 80064e2:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	683a      	ldr	r2, [r7, #0]
 80064ec:	430a      	orrs	r2, r1
 80064ee:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80064f0:	6878      	ldr	r0, [r7, #4]
 80064f2:	f000 f84f 	bl	8006594 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	68fa      	ldr	r2, [r7, #12]
 80064fc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	2220      	movs	r2, #32
 8006502:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	2200      	movs	r2, #0
 800650a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800650e:	2300      	movs	r3, #0
}
 8006510:	4618      	mov	r0, r3
 8006512:	3710      	adds	r7, #16
 8006514:	46bd      	mov	sp, r7
 8006516:	bd80      	pop	{r7, pc}

08006518 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006518:	b580      	push	{r7, lr}
 800651a:	b084      	sub	sp, #16
 800651c:	af00      	add	r7, sp, #0
 800651e:	6078      	str	r0, [r7, #4]
 8006520:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8006528:	2b01      	cmp	r3, #1
 800652a:	d101      	bne.n	8006530 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800652c:	2302      	movs	r3, #2
 800652e:	e02d      	b.n	800658c <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	2201      	movs	r2, #1
 8006534:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	2224      	movs	r2, #36	; 0x24
 800653c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	681a      	ldr	r2, [r3, #0]
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	f022 0201 	bic.w	r2, r2, #1
 8006556:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	689b      	ldr	r3, [r3, #8]
 800655e:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	683a      	ldr	r2, [r7, #0]
 8006568:	430a      	orrs	r2, r1
 800656a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800656c:	6878      	ldr	r0, [r7, #4]
 800656e:	f000 f811 	bl	8006594 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	68fa      	ldr	r2, [r7, #12]
 8006578:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	2220      	movs	r2, #32
 800657e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	2200      	movs	r2, #0
 8006586:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800658a:	2300      	movs	r3, #0
}
 800658c:	4618      	mov	r0, r3
 800658e:	3710      	adds	r7, #16
 8006590:	46bd      	mov	sp, r7
 8006592:	bd80      	pop	{r7, pc}

08006594 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006594:	b480      	push	{r7}
 8006596:	b085      	sub	sp, #20
 8006598:	af00      	add	r7, sp, #0
 800659a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d108      	bne.n	80065b6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	2201      	movs	r2, #1
 80065a8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	2201      	movs	r2, #1
 80065b0:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80065b4:	e031      	b.n	800661a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80065b6:	2308      	movs	r3, #8
 80065b8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80065ba:	2308      	movs	r3, #8
 80065bc:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	689b      	ldr	r3, [r3, #8]
 80065c4:	0e5b      	lsrs	r3, r3, #25
 80065c6:	b2db      	uxtb	r3, r3
 80065c8:	f003 0307 	and.w	r3, r3, #7
 80065cc:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	689b      	ldr	r3, [r3, #8]
 80065d4:	0f5b      	lsrs	r3, r3, #29
 80065d6:	b2db      	uxtb	r3, r3
 80065d8:	f003 0307 	and.w	r3, r3, #7
 80065dc:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80065de:	7bbb      	ldrb	r3, [r7, #14]
 80065e0:	7b3a      	ldrb	r2, [r7, #12]
 80065e2:	4911      	ldr	r1, [pc, #68]	; (8006628 <UARTEx_SetNbDataToProcess+0x94>)
 80065e4:	5c8a      	ldrb	r2, [r1, r2]
 80065e6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80065ea:	7b3a      	ldrb	r2, [r7, #12]
 80065ec:	490f      	ldr	r1, [pc, #60]	; (800662c <UARTEx_SetNbDataToProcess+0x98>)
 80065ee:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80065f0:	fb93 f3f2 	sdiv	r3, r3, r2
 80065f4:	b29a      	uxth	r2, r3
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80065fc:	7bfb      	ldrb	r3, [r7, #15]
 80065fe:	7b7a      	ldrb	r2, [r7, #13]
 8006600:	4909      	ldr	r1, [pc, #36]	; (8006628 <UARTEx_SetNbDataToProcess+0x94>)
 8006602:	5c8a      	ldrb	r2, [r1, r2]
 8006604:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8006608:	7b7a      	ldrb	r2, [r7, #13]
 800660a:	4908      	ldr	r1, [pc, #32]	; (800662c <UARTEx_SetNbDataToProcess+0x98>)
 800660c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800660e:	fb93 f3f2 	sdiv	r3, r3, r2
 8006612:	b29a      	uxth	r2, r3
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800661a:	bf00      	nop
 800661c:	3714      	adds	r7, #20
 800661e:	46bd      	mov	sp, r7
 8006620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006624:	4770      	bx	lr
 8006626:	bf00      	nop
 8006628:	080069e0 	.word	0x080069e0
 800662c:	080069e8 	.word	0x080069e8

08006630 <memset>:
 8006630:	4402      	add	r2, r0
 8006632:	4603      	mov	r3, r0
 8006634:	4293      	cmp	r3, r2
 8006636:	d100      	bne.n	800663a <memset+0xa>
 8006638:	4770      	bx	lr
 800663a:	f803 1b01 	strb.w	r1, [r3], #1
 800663e:	e7f9      	b.n	8006634 <memset+0x4>

08006640 <__libc_init_array>:
 8006640:	b570      	push	{r4, r5, r6, lr}
 8006642:	4d0d      	ldr	r5, [pc, #52]	; (8006678 <__libc_init_array+0x38>)
 8006644:	2600      	movs	r6, #0
 8006646:	4c0d      	ldr	r4, [pc, #52]	; (800667c <__libc_init_array+0x3c>)
 8006648:	1b64      	subs	r4, r4, r5
 800664a:	10a4      	asrs	r4, r4, #2
 800664c:	42a6      	cmp	r6, r4
 800664e:	d109      	bne.n	8006664 <__libc_init_array+0x24>
 8006650:	4d0b      	ldr	r5, [pc, #44]	; (8006680 <__libc_init_array+0x40>)
 8006652:	2600      	movs	r6, #0
 8006654:	4c0b      	ldr	r4, [pc, #44]	; (8006684 <__libc_init_array+0x44>)
 8006656:	f000 f825 	bl	80066a4 <_init>
 800665a:	1b64      	subs	r4, r4, r5
 800665c:	10a4      	asrs	r4, r4, #2
 800665e:	42a6      	cmp	r6, r4
 8006660:	d105      	bne.n	800666e <__libc_init_array+0x2e>
 8006662:	bd70      	pop	{r4, r5, r6, pc}
 8006664:	f855 3b04 	ldr.w	r3, [r5], #4
 8006668:	3601      	adds	r6, #1
 800666a:	4798      	blx	r3
 800666c:	e7ee      	b.n	800664c <__libc_init_array+0xc>
 800666e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006672:	3601      	adds	r6, #1
 8006674:	4798      	blx	r3
 8006676:	e7f2      	b.n	800665e <__libc_init_array+0x1e>
 8006678:	080069f8 	.word	0x080069f8
 800667c:	080069f8 	.word	0x080069f8
 8006680:	080069f8 	.word	0x080069f8
 8006684:	080069fc 	.word	0x080069fc

08006688 <memcpy>:
 8006688:	440a      	add	r2, r1
 800668a:	1e43      	subs	r3, r0, #1
 800668c:	4291      	cmp	r1, r2
 800668e:	d100      	bne.n	8006692 <memcpy+0xa>
 8006690:	4770      	bx	lr
 8006692:	b510      	push	{r4, lr}
 8006694:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006698:	4291      	cmp	r1, r2
 800669a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800669e:	d1f9      	bne.n	8006694 <memcpy+0xc>
 80066a0:	bd10      	pop	{r4, pc}
	...

080066a4 <_init>:
 80066a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80066a6:	bf00      	nop
 80066a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80066aa:	bc08      	pop	{r3}
 80066ac:	469e      	mov	lr, r3
 80066ae:	4770      	bx	lr

080066b0 <_fini>:
 80066b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80066b2:	bf00      	nop
 80066b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80066b6:	bc08      	pop	{r3}
 80066b8:	469e      	mov	lr, r3
 80066ba:	4770      	bx	lr
