Vivado Simulator 2020.1.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Program_Files/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 53507a61fc6c49e3b3f5baaa09001029 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbenchAQ2_behav xil_defaultlib.testbenchAQ2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FullAdder_1bit
Compiling module xil_defaultlib.RCA_4bit
Compiling module xil_defaultlib.Multiplier
Compiling module xil_defaultlib.testbenchAQ2
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbenchAQ2_behav
