#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fb586405e80 .scope module, "tb_sram" "tb_sram" 2 6;
 .timescale -9 -9;
v0x7fb586420360_0 .var "p_addr", 7 0;
v0x7fb5864203f0_0 .var "p_cs", 0 0;
v0x7fb586420480_0 .var "p_din", 7 0;
v0x7fb586420550_0 .net "p_dout", 7 0, L_0x7fb586420870;  1 drivers
v0x7fb586420600_0 .var "p_rd", 0 0;
v0x7fb5864206d0_0 .var "p_wr", 0 0;
S_0x7fb5864023b0 .scope module, "sram1" "sram" 2 14, 3 33 0, S_0x7fb586405e80;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 8 "dout"
    .port_info 1 /INPUT 8 "din"
    .port_info 2 /INPUT 8 "addr"
    .port_info 3 /INPUT 1 "wr"
    .port_info 4 /INPUT 1 "rd"
    .port_info 5 /INPUT 1 "cs"
P_0x7fb586402510 .param/l "ADDR_WIDTH" 0 3 33, +C4<00000000000000000000000000001000>;
P_0x7fb586402550 .param/l "DATA_WIDTH" 0 3 33, +C4<00000000000000000000000000001000>;
P_0x7fb586402590 .param/l "RAM_DEPTH" 0 3 43, +C4<0000000000000000000000000000000100000000>;
L_0x7fb586420780 .functor AND 1, v0x7fb5864203f0_0, v0x7fb58641fff0_0, C4<1>, C4<1>;
v0x7fb586406080_0 .net *"_s0", 0 0, L_0x7fb586420780;  1 drivers
o0x10fa87038 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x7fb58641fc30_0 name=_s2
v0x7fb586405ff0_0 .net "addr", 7 0, v0x7fb586420360_0;  1 drivers
v0x7fb58641fd00_0 .net "cs", 0 0, v0x7fb5864203f0_0;  1 drivers
v0x7fb58641fda0_0 .var "data", 7 0;
v0x7fb58641fe90_0 .net "din", 7 0, v0x7fb586420480_0;  1 drivers
v0x7fb58641ff40_0 .net "dout", 7 0, L_0x7fb586420870;  alias, 1 drivers
v0x7fb58641fff0_0 .var "flag", 0 0;
v0x7fb586420090 .array "mem", 255 0, 7 0;
v0x7fb5864201a0_0 .net "rd", 0 0, v0x7fb586420600_0;  1 drivers
v0x7fb586420230_0 .net "wr", 0 0, v0x7fb5864206d0_0;  1 drivers
E_0x7fb5864064f0 .event posedge, v0x7fb586420230_0;
E_0x7fb586406970/0 .event edge, v0x7fb586405ff0_0;
E_0x7fb586406970/1 .event negedge, v0x7fb5864201a0_0;
E_0x7fb586406970/2 .event posedge, v0x7fb58641fff0_0;
E_0x7fb586406970 .event/or E_0x7fb586406970/0, E_0x7fb586406970/1, E_0x7fb586406970/2;
L_0x7fb586420870 .functor MUXZ 8, o0x10fa87038, v0x7fb58641fda0_0, L_0x7fb586420780, C4<>;
    .scope S_0x7fb5864023b0;
T_0 ;
    %wait E_0x7fb586406970;
    %load/vec4 v0x7fb5864201a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb58641fff0_0, 0;
    %load/vec4 v0x7fb586405ff0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x7fb586420090, 4;
    %assign/vec4 v0x7fb58641fda0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 255, 8;
    %assign/vec4 v0x7fb58641fda0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fb5864023b0;
T_1 ;
    %wait E_0x7fb5864064f0;
    %load/vec4 v0x7fb58641fd00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7fb5864201a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb58641fff0_0, 0;
T_1.2 ;
    %load/vec4 v0x7fb58641fe90_0;
    %load/vec4 v0x7fb586405ff0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb586420090, 0, 4;
    %delay 1, 0;
    %load/vec4 v0x7fb5864201a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb58641fff0_0, 0;
T_1.4 ;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fb586405e80;
T_2 ;
    %vpi_call 2 24 "$dumpfile", "sram.vcd" {0 0 0};
    %vpi_call 2 25 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fb586405e80 {0 0 0};
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fb586420360_0, 0, 8;
    %pushi/vec4 200, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x7fb586420360_0;
    %store/vec4 v0x7fb586420480_0, 0, 8;
    %delay 10, 0;
    %load/vec4 v0x7fb586420360_0;
    %addi 1, 0, 8;
    %store/vec4 v0x7fb586420360_0, 0, 8;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fb586420360_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7fb586420480_0, 0, 8;
    %pushi/vec4 256, 0, 32;
T_2.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.3, 5;
    %jmp/1 T_2.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 10, 0;
    %load/vec4 v0x7fb586420360_0;
    %addi 1, 0, 8;
    %store/vec4 v0x7fb586420360_0, 0, 8;
    %jmp T_2.2;
T_2.3 ;
    %pop/vec4 1;
    %end;
    .thread T_2;
    .scope S_0x7fb586405e80;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5864203f0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb5864203f0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x7fb586405e80;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5864206d0_0, 0, 1;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x7fb5864206d0_0;
    %inv;
    %store/vec4 v0x7fb5864206d0_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_0x7fb586405e80;
T_5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb586420600_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb586420600_0, 0, 1;
    %delay 2600, 0;
    %vpi_call 2 56 "$stop" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x7fb586405e80;
T_6 ;
    %vpi_call 2 60 "$monitor", "At time %tns, cs = %b, rd = %b, wr = %b, addr = %b, din = %b, dout = %b", $time, v0x7fb5864203f0_0, v0x7fb586420600_0, v0x7fb5864206d0_0, v0x7fb586420360_0, v0x7fb586420480_0, v0x7fb586420550_0 {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_sram.v";
    "./sram.v";
