<!DOCTYPE HTML>
<html lang="en">

<head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
    <title>
        Full
        coverage report
    </title>
    <link rel="stylesheet" type="text/css" href="cov.css">
    <style>
        .container {
            background-color: rgb(169, 169, 169);
            width: 100%;
            min-height: 80%;
            border-radius: 15px;
        }
    </style>
</head>

<body>
    <table class="title-header-shadow">
        <td class="title-container">
            <table class="title-header">
                <td class="title-logo">
                    <a href=index.html>
                        <img src=_static/white.svg></img>
                    </a>
                </td>
                <td class="title">
                    Project
                    Full
                    coverage report
                </td>
            </table>
        </td>
    </table>
    <center>
        <table class="info-table">
            <tr class="info-table-view">
                <td width="10%" class="headerInfo">Current view:</td>
                <td width="40%" class="headerInfoValue">
                    <a href=index.html>Cores-VeeR-EL2</a>—Cores-VeeR-EL2—design—dec—el2_dec_ib_ctl.sv
                </td>
                <td width=auto></td>
                <td width="10%"></td>
                <td width="10%" class="headerCovSummary colTop">Coverage</td>
                <td width="10%" class="headerCovSummary colTop" title="Covered + Uncovered code">Hit</td>
                <td width="10%" class="headerCovSummary colTop" title="Exercised code only">Total</td>
            </tr>
            <tr>
                <td class="headerInfo">Test Date:</td>
                <td class="headerInfoValue">
                    25-10-2024
                </td>
                <td></td>
                
    <td class="headerCovSummary rowLeft">
        Toggle
    </td>
    <td class="headerCovSummaryEntry" style="color: #0E1116; background-color: #ffc500;">
        38.6%
    </td>
    <td class="headerCovSummaryEntry">
        17
    </td>
    <td class="headerCovSummaryEntry">
        44
    </td>

            </tr>
            <tr>
                <td class="headerInfo">Test:</td>
                <td class="headerInfoValue">
                    riscv-dv__riscv_pmp_disable_all_regions_test_veer
                </td>
                <td></td>
                
    <td class="headerCovSummary rowLeft">
        Branch
    </td>
    <td class="headerCovSummaryEntry" style="color: #0E1116; background-color: #a9a9a9;">
        0.0%
    </td>
    <td class="headerCovSummaryEntry">
        0
    </td>
    <td class="headerCovSummaryEntry">
        0
    </td>

            </tr>
            
        </table>
    </center>

    <table border="0" cellpadding="0" cellspacing="0">
<tr>
<td><br/></td>
</tr>
<tr>
<td>
<pre class="sourceHeading">            Line data    Source code</pre>
<pre class="source">
<span id="L1"><span class="lineNum">       1</span>              : // SPDX-License-Identifier: Apache-2.0</span>
<span id="L2"><span class="lineNum">       2</span>              : // Copyright 2020 Western Digital Corporation or its affiliates.</span>
<span id="L3"><span class="lineNum">       3</span>              : //</span>
<span id="L4"><span class="lineNum">       4</span>              : // Licensed under the Apache License, Version 2.0 (the "License");</span>
<span id="L5"><span class="lineNum">       5</span>              : // you may not use this file except in compliance with the License.</span>
<span id="L6"><span class="lineNum">       6</span>              : // You may obtain a copy of the License at</span>
<span id="L7"><span class="lineNum">       7</span>              : //</span>
<span id="L8"><span class="lineNum">       8</span>              : // http://www.apache.org/licenses/LICENSE-2.0</span>
<span id="L9"><span class="lineNum">       9</span>              : //</span>
<span id="L10"><span class="lineNum">      10</span>              : // Unless required by applicable law or agreed to in writing, software</span>
<span id="L11"><span class="lineNum">      11</span>              : // distributed under the License is distributed on an "AS IS" BASIS,</span>
<span id="L12"><span class="lineNum">      12</span>              : // WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</span>
<span id="L13"><span class="lineNum">      13</span>              : // See the License for the specific language governing permissions and</span>
<span id="L14"><span class="lineNum">      14</span>              : // limitations under the License.</span>
<span id="L15"><span class="lineNum">      15</span>              : </span>
<span id="L16"><span class="lineNum">      16</span>              : module el2_dec_ib_ctl</span>
<span id="L17"><span class="lineNum">      17</span>              : import el2_pkg::*;</span>
<span id="L18"><span class="lineNum">      18</span>              : #(</span>
<span id="L19"><span class="lineNum">      19</span>              : `include "el2_param.vh"</span>
<span id="L20"><span class="lineNum">      20</span>              :  )</span>
<span id="L21"><span class="lineNum">      21</span>              :   (</span>
<span id="L22"><span class="lineNum">      22</span> <span class="tlaUNC tlaBgUNC">           0 :    input logic                 dbg_cmd_valid,                      // valid dbg cmd</span></span>
<span id="L23"><span class="lineNum">      23</span>              : </span>
<span id="L24"><span class="lineNum">      24</span> <span class="tlaUNC">           0 :    input logic                 dbg_cmd_write,                      // dbg cmd is write</span></span>
<span id="L25"><span class="lineNum">      25</span> <span class="tlaUNC">           0 :    input logic [1:0]           dbg_cmd_type,                       // dbg type</span></span>
<span id="L26"><span class="lineNum">      26</span> <span class="tlaUNC">           0 :    input logic [31:0]          dbg_cmd_addr,                       // expand to 31:0</span></span>
<span id="L27"><span class="lineNum">      27</span>              : </span>
<span id="L28"><span class="lineNum">      28</span> <span class="tlaGNC tlaBgGNC">        1240 :    input el2_br_pkt_t i0_brp,                                     // i0 branch packet from aligner</span></span>
<span id="L29"><span class="lineNum">      29</span> <span class="tlaGNC">        2394 :    input logic [pt.BTB_ADDR_HI:pt.BTB_ADDR_LO] ifu_i0_bp_index,    // BP index</span></span>
<span id="L30"><span class="lineNum">      30</span> <span class="tlaGNC">         438 :    input logic [pt.BHT_GHR_SIZE-1:0] ifu_i0_bp_fghr,               // BP FGHR</span></span>
<span id="L31"><span class="lineNum">      31</span> <span class="tlaGNC">         128 :    input logic [pt.BTB_BTAG_SIZE-1:0] ifu_i0_bp_btag,              // BP tag</span></span>
<span id="L32"><span class="lineNum">      32</span> <span class="tlaUNC tlaBgUNC">           0 :    input logic [$clog2(pt.BTB_SIZE)-1:0] ifu_i0_fa_index,          // Fully associt btb index</span></span>
<span id="L33"><span class="lineNum">      33</span>              : </span>
<span id="L34"><span class="lineNum">      34</span> <span class="tlaGNC tlaBgGNC">       42906 :    input logic       ifu_i0_pc4,                                   // i0 is 4B inst else 2B</span></span>
<span id="L35"><span class="lineNum">      35</span> <span class="tlaGNC">       87070 :    input logic       ifu_i0_valid,                                 // i0 valid from ifu</span></span>
<span id="L36"><span class="lineNum">      36</span> <span class="tlaUNC tlaBgUNC">           0 :    input logic       ifu_i0_icaf,                                  // i0 instruction access fault</span></span>
<span id="L37"><span class="lineNum">      37</span> <span class="tlaUNC">           0 :    input logic [1:0] ifu_i0_icaf_type,                             // i0 instruction access fault type</span></span>
<span id="L38"><span class="lineNum">      38</span>              : </span>
<span id="L39"><span class="lineNum">      39</span> <span class="tlaUNC">           0 :    input logic   ifu_i0_icaf_second,                               // i0 has access fault on second 2B of 4B inst</span></span>
<span id="L40"><span class="lineNum">      40</span> <span class="tlaUNC">           0 :    input logic   ifu_i0_dbecc,                                     // i0 double-bit error</span></span>
<span id="L41"><span class="lineNum">      41</span> <span class="tlaGNC tlaBgGNC">        6440 :    input logic [31:0]  ifu_i0_instr,                               // i0 instruction from the aligner</span></span>
<span id="L42"><span class="lineNum">      42</span> <span class="tlaGNC">          18 :    input logic [31:1]  ifu_i0_pc,                                  // i0 pc from the aligner</span></span>
<span id="L43"><span class="lineNum">      43</span>              : </span>
<span id="L44"><span class="lineNum">      44</span>              : </span>
<span id="L45"><span class="lineNum">      45</span> <span class="tlaGNC">       87070 :    output logic dec_ib0_valid_d,                                   // ib0 valid</span></span>
<span id="L46"><span class="lineNum">      46</span> <span class="tlaUNC tlaBgUNC">           0 :    output logic dec_debug_valid_d,                                 // Debug read or write at D-stage</span></span>
<span id="L47"><span class="lineNum">      47</span>              : </span>
<span id="L48"><span class="lineNum">      48</span>              : </span>
<span id="L49"><span class="lineNum">      49</span> <span class="tlaGNC tlaBgGNC">        6440 :    output logic [31:0] dec_i0_instr_d,                             // i0 inst at decode</span></span>
<span id="L50"><span class="lineNum">      50</span>              : </span>
<span id="L51"><span class="lineNum">      51</span> <span class="tlaGNC">          18 :    output logic [31:1] dec_i0_pc_d,                                // i0 pc at decode</span></span>
<span id="L52"><span class="lineNum">      52</span>              : </span>
<span id="L53"><span class="lineNum">      53</span> <span class="tlaGNC">       42906 :    output logic dec_i0_pc4_d,                                      // i0 is 4B inst else 2B</span></span>
<span id="L54"><span class="lineNum">      54</span>              : </span>
<span id="L55"><span class="lineNum">      55</span> <span class="tlaGNC">        1240 :    output el2_br_pkt_t dec_i0_brp,                                // i0 branch packet at decode</span></span>
<span id="L56"><span class="lineNum">      56</span> <span class="tlaGNC">        2394 :    output logic [pt.BTB_ADDR_HI:pt.BTB_ADDR_LO] dec_i0_bp_index,   // i0 branch index</span></span>
<span id="L57"><span class="lineNum">      57</span> <span class="tlaGNC">         438 :    output logic [pt.BHT_GHR_SIZE-1:0] dec_i0_bp_fghr,              // BP FGHR</span></span>
<span id="L58"><span class="lineNum">      58</span> <span class="tlaGNC">         128 :    output logic [pt.BTB_BTAG_SIZE-1:0] dec_i0_bp_btag,             // BP tag</span></span>
<span id="L59"><span class="lineNum">      59</span> <span class="tlaUNC tlaBgUNC">           0 :    output logic [$clog2(pt.BTB_SIZE)-1:0] dec_i0_bp_fa_index,          // Fully associt btb index</span></span>
<span id="L60"><span class="lineNum">      60</span>              : </span>
<span id="L61"><span class="lineNum">      61</span> <span class="tlaUNC">           0 :    output logic dec_i0_icaf_d,                                     // i0 instruction access fault at decode</span></span>
<span id="L62"><span class="lineNum">      62</span> <span class="tlaUNC">           0 :    output logic dec_i0_icaf_second_d,                              // i0 instruction access fault on second 2B of 4B inst</span></span>
<span id="L63"><span class="lineNum">      63</span> <span class="tlaUNC">           0 :    output logic [1:0] dec_i0_icaf_type_d,                          // i0 instruction access fault type</span></span>
<span id="L64"><span class="lineNum">      64</span> <span class="tlaUNC">           0 :    output logic dec_i0_dbecc_d,                                    // i0 double-bit error at decode</span></span>
<span id="L65"><span class="lineNum">      65</span> <span class="tlaUNC">           0 :    output logic dec_debug_wdata_rs1_d,                             // put debug write data onto rs1 source: machine is halted</span></span>
<span id="L66"><span class="lineNum">      66</span>              : </span>
<span id="L67"><span class="lineNum">      67</span> <span class="tlaUNC">           0 :    output logic dec_debug_fence_d                                  // debug fence inst</span></span>
<span id="L68"><span class="lineNum">      68</span>              : </span>
<span id="L69"><span class="lineNum">      69</span>              :    );</span>
<span id="L70"><span class="lineNum">      70</span>              : </span>
<span id="L71"><span class="lineNum">      71</span>              : </span>
<span id="L72"><span class="lineNum">      72</span> <span class="tlaUNC">           0 :    logic         debug_valid;</span></span>
<span id="L73"><span class="lineNum">      73</span> <span class="tlaUNC">           0 :    logic [4:0]   dreg;</span></span>
<span id="L74"><span class="lineNum">      74</span> <span class="tlaUNC">           0 :    logic [11:0]  dcsr;</span></span>
<span id="L75"><span class="lineNum">      75</span> <span class="tlaUNC">           0 :    logic [31:0]  ib0, ib0_debug_in;</span></span>
<span id="L76"><span class="lineNum">      76</span>              : </span>
<span id="L77"><span class="lineNum">      77</span> <span class="tlaUNC">           0 :    logic         debug_read;</span></span>
<span id="L78"><span class="lineNum">      78</span> <span class="tlaUNC">           0 :    logic         debug_write;</span></span>
<span id="L79"><span class="lineNum">      79</span> <span class="tlaUNC">           0 :    logic         debug_read_gpr;</span></span>
<span id="L80"><span class="lineNum">      80</span> <span class="tlaUNC">           0 :    logic         debug_write_gpr;</span></span>
<span id="L81"><span class="lineNum">      81</span> <span class="tlaUNC">           0 :    logic         debug_read_csr;</span></span>
<span id="L82"><span class="lineNum">      82</span> <span class="tlaUNC">           0 :    logic         debug_write_csr;</span></span>
<span id="L83"><span class="lineNum">      83</span>              : </span>
<span id="L84"><span class="lineNum">      84</span> <span class="tlaGNC tlaBgGNC">        1702 :    logic [34:0]  ifu_i0_pcdata, pc0;</span></span>
<span id="L85"><span class="lineNum">      85</span>              : </span>
<span id="L86"><span class="lineNum">      86</span>              :    assign ifu_i0_pcdata[34:0] = { ifu_i0_icaf_second, ifu_i0_dbecc, ifu_i0_icaf,</span>
<span id="L87"><span class="lineNum">      87</span>              :                                   ifu_i0_pc[31:1], ifu_i0_pc4 };</span>
<span id="L88"><span class="lineNum">      88</span>              : </span>
<span id="L89"><span class="lineNum">      89</span>              :    assign pc0[34:0] = ifu_i0_pcdata[34:0];</span>
<span id="L90"><span class="lineNum">      90</span>              : </span>
<span id="L91"><span class="lineNum">      91</span>              :    assign dec_i0_icaf_second_d = pc0[34];   // icaf's can only decode as i0</span>
<span id="L92"><span class="lineNum">      92</span>              : </span>
<span id="L93"><span class="lineNum">      93</span>              :    assign dec_i0_dbecc_d = pc0[33];</span>
<span id="L94"><span class="lineNum">      94</span>              : </span>
<span id="L95"><span class="lineNum">      95</span>              :    assign dec_i0_icaf_d = pc0[32];</span>
<span id="L96"><span class="lineNum">      96</span>              :    assign dec_i0_pc_d[31:1] = pc0[31:1];</span>
<span id="L97"><span class="lineNum">      97</span>              :    assign dec_i0_pc4_d = pc0[0];</span>
<span id="L98"><span class="lineNum">      98</span>              : </span>
<span id="L99"><span class="lineNum">      99</span>              :    assign dec_i0_icaf_type_d[1:0] = ifu_i0_icaf_type[1:0];</span>
<span id="L100"><span class="lineNum">     100</span>              : </span>
<span id="L101"><span class="lineNum">     101</span>              : // GPR accesses</span>
<span id="L102"><span class="lineNum">     102</span>              : </span>
<span id="L103"><span class="lineNum">     103</span>              : // put reg to read on rs1</span>
<span id="L104"><span class="lineNum">     104</span>              : // read -&gt;   or %x0,  %reg,%x0      {000000000000,reg[4:0],110000000110011}</span>
<span id="L105"><span class="lineNum">     105</span>              : </span>
<span id="L106"><span class="lineNum">     106</span>              : // put write date on rs1</span>
<span id="L107"><span class="lineNum">     107</span>              : // write -&gt;  or %reg, %x0, %x0      {00000000000000000110,reg[4:0],0110011}</span>
<span id="L108"><span class="lineNum">     108</span>              : </span>
<span id="L109"><span class="lineNum">     109</span>              : </span>
<span id="L110"><span class="lineNum">     110</span>              : // CSR accesses</span>
<span id="L111"><span class="lineNum">     111</span>              : // csr is of form rd, csr, rs1</span>
<span id="L112"><span class="lineNum">     112</span>              : </span>
<span id="L113"><span class="lineNum">     113</span>              : // read  -&gt; csrrs %x0, %csr, %x0     {csr[11:0],00000010000001110011}</span>
<span id="L114"><span class="lineNum">     114</span>              : </span>
<span id="L115"><span class="lineNum">     115</span>              : // put write data on rs1</span>
<span id="L116"><span class="lineNum">     116</span>              : // write -&gt; csrrw %x0, %csr, %x0     {csr[11:0],00000001000001110011}</span>
<span id="L117"><span class="lineNum">     117</span>              : </span>
<span id="L118"><span class="lineNum">     118</span>              : // abstract memory command not done here</span>
<span id="L119"><span class="lineNum">     119</span>              :    assign debug_valid = dbg_cmd_valid &amp; (dbg_cmd_type[1:0] != 2'h2);</span>
<span id="L120"><span class="lineNum">     120</span>              : </span>
<span id="L121"><span class="lineNum">     121</span>              : </span>
<span id="L122"><span class="lineNum">     122</span>              :    assign debug_read  = debug_valid &amp; ~dbg_cmd_write;</span>
<span id="L123"><span class="lineNum">     123</span>              :    assign debug_write = debug_valid &amp;  dbg_cmd_write;</span>
<span id="L124"><span class="lineNum">     124</span>              : </span>
<span id="L125"><span class="lineNum">     125</span>              :    assign debug_read_gpr  = debug_read  &amp; (dbg_cmd_type[1:0]==2'h0);</span>
<span id="L126"><span class="lineNum">     126</span>              :    assign debug_write_gpr = debug_write &amp; (dbg_cmd_type[1:0]==2'h0);</span>
<span id="L127"><span class="lineNum">     127</span>              :    assign debug_read_csr  = debug_read  &amp; (dbg_cmd_type[1:0]==2'h1);</span>
<span id="L128"><span class="lineNum">     128</span>              :    assign debug_write_csr = debug_write &amp; (dbg_cmd_type[1:0]==2'h1);</span>
<span id="L129"><span class="lineNum">     129</span>              : </span>
<span id="L130"><span class="lineNum">     130</span>              :    assign dreg[4:0]  = dbg_cmd_addr[4:0];</span>
<span id="L131"><span class="lineNum">     131</span>              :    assign dcsr[11:0] = dbg_cmd_addr[11:0];</span>
<span id="L132"><span class="lineNum">     132</span>              : </span>
<span id="L133"><span class="lineNum">     133</span>              : </span>
<span id="L134"><span class="lineNum">     134</span>              :    assign ib0_debug_in[31:0] = ({32{debug_read_gpr}}  &amp; {12'b000000000000,dreg[4:0],15'b110000000110011}) |</span>
<span id="L135"><span class="lineNum">     135</span>              :                                ({32{debug_write_gpr}} &amp; {20'b00000000000000000110,dreg[4:0],7'b0110011}) |</span>
<span id="L136"><span class="lineNum">     136</span>              :                                ({32{debug_read_csr}}  &amp; {dcsr[11:0],20'b00000010000001110011}) |</span>
<span id="L137"><span class="lineNum">     137</span>              :                                ({32{debug_write_csr}} &amp; {dcsr[11:0],20'b00000001000001110011});</span>
<span id="L138"><span class="lineNum">     138</span>              : </span>
<span id="L139"><span class="lineNum">     139</span>              : </span>
<span id="L140"><span class="lineNum">     140</span>              : </span>
<span id="L141"><span class="lineNum">     141</span>              :    // machine is in halted state, pipe empty, write will always happen next cycle</span>
<span id="L142"><span class="lineNum">     142</span>              : </span>
<span id="L143"><span class="lineNum">     143</span>              :    assign dec_debug_wdata_rs1_d = debug_write_gpr | debug_write_csr;</span>
<span id="L144"><span class="lineNum">     144</span>              : </span>
<span id="L145"><span class="lineNum">     145</span>              : </span>
<span id="L146"><span class="lineNum">     146</span>              :    // special fence csr for use only in debug mode</span>
<span id="L147"><span class="lineNum">     147</span>              : </span>
<span id="L148"><span class="lineNum">     148</span>              :    assign dec_debug_fence_d = debug_write_csr &amp; (dcsr[11:0] == 12'h7c4);</span>
<span id="L149"><span class="lineNum">     149</span>              : </span>
<span id="L150"><span class="lineNum">     150</span>              :    assign ib0[31:0] = (debug_valid) ? ib0_debug_in[31:0] : ifu_i0_instr[31:0];</span>
<span id="L151"><span class="lineNum">     151</span>              : </span>
<span id="L152"><span class="lineNum">     152</span>              :    assign dec_ib0_valid_d = ifu_i0_valid | debug_valid;</span>
<span id="L153"><span class="lineNum">     153</span>              : </span>
<span id="L154"><span class="lineNum">     154</span>              :    assign dec_debug_valid_d = debug_valid;</span>
<span id="L155"><span class="lineNum">     155</span>              : </span>
<span id="L156"><span class="lineNum">     156</span>              :    assign dec_i0_instr_d[31:0] = ib0[31:0];</span>
<span id="L157"><span class="lineNum">     157</span>              : </span>
<span id="L158"><span class="lineNum">     158</span>              :    assign dec_i0_brp = i0_brp;</span>
<span id="L159"><span class="lineNum">     159</span>              :    assign dec_i0_bp_index = ifu_i0_bp_index;</span>
<span id="L160"><span class="lineNum">     160</span>              :    assign dec_i0_bp_fghr = ifu_i0_bp_fghr;</span>
<span id="L161"><span class="lineNum">     161</span>              :    assign dec_i0_bp_btag = ifu_i0_bp_btag;</span>
<span id="L162"><span class="lineNum">     162</span>              :    assign dec_i0_bp_fa_index = ifu_i0_fa_index;</span>
<span id="L163"><span class="lineNum">     163</span>              : </span>
<span id="L164"><span class="lineNum">     164</span>              : endmodule</span>
        </pre>
</td>
</tr>
</table>

</body>
</html>
