#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sat Aug 10 18:46:13 2024
# Process ID: 27376
# Current directory: F:/Users/wen02/Documents/GitHub/zynq_dma_test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12748 F:\Users\wen02\Documents\GitHub\zynq_dma_test\zynq_dma_test.xpr
# Log file: F:/Users/wen02/Documents/GitHub/zynq_dma_test/vivado.log
# Journal file: F:/Users/wen02/Documents/GitHub/zynq_dma_test\vivado.jou
# Running On: DESKTOP-Q5FQ0UQ, OS: Windows, CPU Frequency: 4700 MHz, CPU Physical cores: 24, Host memory: 33454 MB
#-----------------------------------------------------------
start_gui
open_project F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.xpr
update_compile_order -fileset sources_1
open_bd_design {F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/TDCsystem.bd}
set_property offset a000000 [get_bd_addr_segs {axi_dma_0/Data_S2MM/SEG_processing_system7_0_HP0_DDR_LOWOCM}]
set_property offset 0xa000000 [get_bd_addr_segs {axi_dma_0/Data_S2MM/SEG_processing_system7_0_HP0_DDR_LOWOCM}]
set_property offset 0xA000000 [get_bd_addr_segs {axi_dma_0/Data_S2MM/SEG_processing_system7_0_HP0_DDR_LOWOCM}]
set_property range 32M [get_bd_addr_segs {axi_dma_0/Data_S2MM/SEG_processing_system7_0_HP0_DDR_LOWOCM}]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
close_bd_design [get_bd_designs TDCsystem]
open_bd_design {F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/TDCsystem.bd}
write_bd_layout -format pdf -orientation landscape F:/Users/wen02/Documents/GitHub/TDCsystem.pdf
close_bd_design [get_bd_designs TDCsystem]
open_bd_design {F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/TDCsystem.bd}
startgroup
set_property CONFIG.FIFO_DEPTH {2048} [get_bd_cells axis_data_fifo_0]
endgroup
save_bd_design
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
delete_bd_objs [get_bd_nets c_counter_binary_0_Q] [get_bd_cells c_counter_binary_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_2
endgroup
set_property -dict [list \
  CONFIG.CONST_VAL {18} \
  CONFIG.CONST_WIDTH {64} \
] [get_bd_cells xlconstant_2]
connect_bd_net [get_bd_pins xlconstant_2/dout] [get_bd_pins fifo_generator_0/din]
startgroup
set_property CONFIG.Fifo_Implementation {Common_Clock_Block_RAM} [get_bd_cells fifo_generator_0]
endgroup
connect_bd_net [get_bd_pins fifo_generator_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property offset 0x43C20000 [get_bd_addr_segs {processing_system7_0/Data/SEG_AXITDC_0_reg0}]
save_bd_design
set_property offset 0 [get_bd_addr_segs {axi_dma_0/Data_S2MM/SEG_processing_system7_0_HP0_DDR_LOWOCM}]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_run impl_1
save_project_as dma_loop F:/Users/wen02/Documents/GitHub/dma_loop -force
import_files
delete_bd_objs [get_bd_nets native2axis_0_fifo_rd_en] [get_bd_nets fifo_generator_0_dout] [get_bd_nets fifo_generator_0_empty] [get_bd_intf_nets native2axis_0_m_axis] [get_bd_cells native2axis_0]
update_compile_order -fileset sources_1
startgroup
set_property -dict [list \
  CONFIG.c_include_mm2s {1} \
  CONFIG.c_m_axis_mm2s_tdata_width {64} \
  CONFIG.c_sg_length_width {20} \
] [get_bd_cells axi_dma_0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/axi_dma_0/M_AXI_MM2S} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {/smartconnect_0} master_apm {0}}  [get_bd_intf_pins axi_dma_0/M_AXI_MM2S]
save_bd_design
close_project
open_project F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.xpr
update_compile_order -fileset sources_1
close_project
open_project F:/Users/wen02/Documents/GitHub/dma_loop/dma_loop.xpr
update_compile_order -fileset sources_1
open_bd_design {F:/Users/wen02/Documents/GitHub/dma_loop/dma_loop.srcs/sources_1/bd/TDCsystem/TDCsystem.bd}
delete_bd_objs [get_bd_intf_nets axis_data_fifo_0_M_AXIS] [get_bd_cells axis_data_fifo_0]
delete_bd_objs [get_bd_nets axi_dma_0_s2mm_introut] [get_bd_intf_nets ps7_0_axi_periph_M04_AXI] [get_bd_intf_nets axi_dma_0_M_AXI_S2MM] [get_bd_cells axi_dma_0]
delete_bd_objs [get_bd_nets xlconstant_2_dout] [get_bd_nets xlconstant_1_dout] [get_bd_cells fifo_generator_0]
delete_bd_objs [get_bd_cells xlconstant_2]
delete_bd_objs [get_bd_cells xlconstant_1]
startgroup
set_property CONFIG.CONST_VAL {2} [get_bd_cells xlconstant_0]
endgroup
save_bd_design
delete_bd_objs [get_bd_intf_nets smartconnect_0_M00_AXI] [get_bd_cells smartconnect_0]
save_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup
set_property -dict [list \
  CONFIG.c_include_sg {0} \
  CONFIG.c_m_axi_mm2s_data_width {64} \
  CONFIG.c_m_axis_mm2s_tdata_width {64} \
  CONFIG.c_sg_length_width {20} \
] [get_bd_cells axi_dma_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 axis_data_fifo_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_dma_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {Auto} Master {/axi_dma_0/M_AXI_MM2S} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
endgroup
save_bd_design
connect_bd_intf_net [get_bd_intf_pins axis_data_fifo_0/M_AXIS] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
connect_bd_intf_net [get_bd_intf_pins axis_data_fifo_0/S_AXIS] [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S]
startgroup
set_property -dict [list \
  CONFIG.NUM_MI {1} \
  CONFIG.NUM_SI {2} \
] [get_bd_cells axi_mem_intercon]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/axi_dma_0/M_AXI_S2MM} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins axi_dma_0/M_AXI_S2MM]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axis_data_fifo_0/s_axis_aclk]
endgroup
validate_bd_design
save_bd_design
