v 20070216 1
C 40000 40000 0 0 0 title-B.sym
C 46600 47800 1 180 0 face-west-ethernet.sym
{
T 44700 42400 5 10 1 1 180 6 1
refdes=S?
T 46200 42200 5 10 0 0 180 0 1
device=face-west-ethernet
T 46400 42400 5 10 1 1 180 0 1
source=face-west.sch
}
C 40500 40800 1 0 0 gnd-1.sym
{
T 40800 40700 5 10 1 1 180 0 1
netname=GND
}
N 42200 44800 43000 44800 4
{
T 42500 44600 5 10 1 1 0 0 1
netname=MDIO
}
N 42200 44000 43400 44000 4
{
T 42200 43800 5 10 1 1 0 0 1
net=TX_CLK
}
N 42200 49400 43600 49400 4
{
T 43200 49200 5 10 1 1 0 0 1
netname=MDC
}
N 42200 46600 43000 46600 4
{
T 42200 46400 5 10 1 1 0 0 1
net=SDA
}
N 42200 44400 43200 44400 4
{
T 42200 44200 5 10 1 1 0 0 1
net=RX_CLK
}
N 42200 43600 43600 43600 4
{
T 42200 43400 5 10 1 1 0 0 1
net=TX_EN
}
N 40800 49400 40600 49400 4
N 40800 48600 40600 48600 4
N 40800 47800 40600 47800 4
N 40800 47000 40600 47000 4
N 40800 46200 40600 46200 4
N 40800 44800 40600 44800 4
N 40800 44000 40600 44000 4
N 40800 43200 40600 43200 4
N 40800 42800 40600 42800 4
N 42200 47400 43000 47400 4
{
T 42200 47200 5 10 1 1 0 0 1
net=SCL
}
N 40800 43600 40600 43600 4
N 40800 44400 40600 44400 4
N 40800 45200 40600 45200 4
N 40800 46600 40600 46600 4
N 40800 47400 40600 47400 4
N 40800 48200 40600 48200 4
N 40800 49000 40600 49000 4
N 42200 49800 42400 49800 4
N 42400 49800 42400 50500 4
N 42400 50500 40600 50500 4
N 40600 41100 40600 50500 4
N 40800 49800 40600 49800 4
N 40800 42400 40600 42400 4
N 40800 42000 40600 42000 4
N 40800 41600 40600 41600 4
N 42200 45200 42400 45200 4
N 42400 45700 40600 45700 4
N 42200 41600 42300 41600 4
N 42300 41600 42300 41100 4
N 42300 41100 40600 41100 4
N 42200 46200 42400 46200 4
N 42400 45200 42400 46200 4
C 42200 45400 1 180 0 header20-1.sym
{
T 42000 45650 5 10 0 1 180 0 1
device=HEADER20
T 41100 45500 5 10 1 1 0 0 1
refdes=J2
T 42200 45400 5 10 0 0 0 0 1
footprint=HEADER10x2_SMT
T 41000 41200 5 10 1 1 0 0 1
value=15-91-2200
}
C 42200 50000 1 180 0 header20-1.sym
{
T 42000 50250 5 10 0 1 180 0 1
device=HEADER20
T 41100 50100 5 10 1 1 0 0 1
refdes=J1
T 42200 50000 5 10 0 0 0 0 1
footprint=HEADER10x2_SMT
T 41000 45800 5 10 1 1 0 0 1
value=15-91-2200
}
C 50800 41800 1 0 0 tpic2810.sym
{
T 52400 45600 5 10 1 1 0 6 1
refdes=U?
T 51200 45800 5 10 0 0 0 0 1
device=TPIC2810
T 50800 41800 5 10 0 0 0 0 1
footprint=SOP-16
}
C 54300 45600 1 270 0 led-small.sym
{
T 54500 45400 5 10 1 1 270 0 1
refdes=D?
T 54900 45500 5 10 0 0 270 0 1
device=LED
T 54300 45600 5 10 0 0 0 0 1
footprint=0603_LED
}
C 53200 43700 1 0 0 respack4-2.sym
{
T 53500 44800 5 6 0 1 0 0 1
device=RPAK_CTS
T 53500 45000 5 6 1 1 0 0 1
refdes=RP?
T 53500 43900 5 10 1 1 0 0 1
value=510
T 53200 43700 5 10 0 0 0 0 1
footprint=RA4
}
C 53200 42100 1 0 0 respack4-2.sym
{
T 53500 43200 5 6 0 1 0 0 1
device=RPAK_CTS
T 53500 43400 5 6 1 1 0 0 1
refdes=RP?
T 53500 42300 5 10 1 1 0 0 1
value=510
T 53200 42100 5 10 0 0 0 0 1
footprint=RA4
}
N 52700 45100 53200 45100 4
N 53200 45100 53200 44800 4
N 52700 44700 53000 44700 4
N 53000 44700 53000 44600 4
N 53000 44600 53200 44600 4
N 52700 44300 53000 44300 4
N 53000 44300 53000 44400 4
N 53000 44400 53200 44400 4
N 52700 43900 53200 43900 4
N 53200 43900 53200 44200 4
N 52700 43500 53200 43500 4
N 53200 43500 53200 43200 4
N 52700 43100 53000 43100 4
N 53000 43100 53000 43000 4
N 53000 43000 53200 43000 4
N 52700 42700 53000 42700 4
N 53000 42700 53000 42800 4
N 53000 42800 53200 42800 4
N 52700 42300 53200 42300 4
N 53200 42300 53200 42600 4
N 54200 44800 54400 44800 4
N 54400 44800 54400 44900 4
N 54200 44600 54900 44600 4
N 54900 44600 54900 44900 4
N 54200 44400 55400 44400 4
N 55400 44400 55400 44900 4
N 54200 44200 55900 44200 4
N 55900 44200 55900 44900 4
N 54200 43200 54400 43200 4
N 54400 43200 54400 43300 4
N 54200 43000 54900 43000 4
N 54900 43000 54900 43300 4
N 54200 42800 55400 42800 4
N 55400 42800 55400 43300 4
N 54200 42600 55900 42600 4
N 55900 42600 55900 43300 4
N 54400 43900 56400 43900 4
N 56400 43900 56400 45600 4
N 56400 45600 54400 45600 4
{
T 56400 45600 5 10 0 0 0 0 1
netname=+3.3V
}
N 54400 45600 54400 45400 4
N 54900 45600 54900 45400 4
N 55400 45600 55400 45400 4
N 55900 45600 55900 45400 4
N 54400 43900 54400 43800 4
N 54900 43900 54900 43800 4
N 55400 43900 55400 43800 4
N 55900 43900 55900 43800 4
C 54800 45600 1 270 0 led-small.sym
{
T 55000 45400 5 10 1 1 270 0 1
refdes=D?
T 55400 45500 5 10 0 0 270 0 1
device=LED
T 54800 45600 5 10 0 0 0 0 1
footprint=0603_LED
}
C 55300 45600 1 270 0 led-small.sym
{
T 55500 45400 5 10 1 1 270 0 1
refdes=D?
T 55900 45500 5 10 0 0 270 0 1
device=LED
T 55300 45600 5 10 0 0 0 0 1
footprint=0603_LED
}
C 55800 45600 1 270 0 led-small.sym
{
T 56000 45400 5 10 1 1 270 0 1
refdes=D?
T 56400 45500 5 10 0 0 270 0 1
device=LED
T 55800 45600 5 10 0 0 0 0 1
footprint=0603_LED
}
C 55800 44000 1 270 0 led-small.sym
{
T 56000 43800 5 10 1 1 270 0 1
refdes=D?
T 56400 43900 5 10 0 0 270 0 1
device=LED
T 55800 44000 5 10 0 0 0 0 1
footprint=0603_LED
}
C 55300 44000 1 270 0 led-small.sym
{
T 55500 43800 5 10 1 1 270 0 1
refdes=D?
T 55900 43900 5 10 0 0 270 0 1
device=LED
T 55300 44000 5 10 0 0 0 0 1
footprint=0603_LED
}
C 54800 44000 1 270 0 led-small.sym
{
T 55000 43800 5 10 1 1 270 0 1
refdes=D?
T 55400 43900 5 10 0 0 270 0 1
device=LED
T 54800 44000 5 10 0 0 0 0 1
footprint=0603_LED
}
C 54300 44000 1 270 0 led-small.sym
{
T 54500 43800 5 10 1 1 270 0 1
refdes=D?
T 54900 43900 5 10 0 0 270 0 1
device=LED
T 54300 44000 5 10 0 0 0 0 1
footprint=0603_LED
}
C 56300 45500 1 0 0 vcc-small.sym
{
T 56300 46040 5 10 0 0 0 0 1
device=VCC Small
T 56100 46000 5 10 1 1 0 0 1
refdes=+3.3V
}
C 52700 50100 1 0 0 inductor-1.sym
{
T 52900 50600 5 10 0 0 0 0 1
device=INDUCTOR
T 53400 50300 5 10 1 1 0 0 1
refdes=L5
T 52900 50800 5 10 0 0 0 0 1
symversion=0.1
T 52900 50000 5 10 1 1 0 0 1
value=FB
T 52700 50100 5 10 0 0 0 0 1
footprint=1206
}
C 53600 49200 1 0 0 lt1963.sym
{
T 55100 49500 5 10 1 1 0 6 1
refdes=U2
T 54000 50800 5 10 0 0 0 0 1
device=Regulator
T 54000 50600 5 10 1 1 0 0 1
value=LT1963-5.0
T 53600 49200 5 10 0 0 0 0 1
footprint=SOT223-3
}
N 55300 50200 56600 50200 4
{
T 56300 50300 5 10 1 1 0 0 1
netname=+5V
}
C 53400 50300 1 270 0 cap-small-pol.sym
{
T 53700 49080 5 10 1 1 0 6 1
refdes=C?
T 53880 49900 5 10 0 0 270 0 1
device=Cap Small
T 53400 48900 5 10 1 1 0 0 1
value=33u
T 53700 49800 5 10 0 1 0 0 1
footprint=7343
}
C 55400 50300 1 270 0 cap-small-pol.sym
{
T 55700 49080 5 10 1 1 0 6 1
refdes=C?
T 55880 49900 5 10 0 0 270 0 1
device=Cap Small
T 55400 48900 5 10 1 1 0 0 1
value=33u
T 55700 49800 5 10 0 1 0 0 1
footprint=7343
}
N 55600 49300 55600 49700 4
C 54300 49000 1 0 0 gnd-1.sym
{
T 54100 48800 5 10 1 1 0 0 1
netname=GND
}
N 53600 49300 53600 49700 4
N 54700 49400 54700 49300 4
N 54400 49400 54400 49300 4
N 55600 50000 55600 50200 4
N 52600 50200 52700 50200 4
N 53600 50000 53600 50200 4
N 53700 50200 53600 50200 4
N 52600 49300 52600 50200 4
N 51600 48900 53100 48900 4
{
T 52200 48700 5 10 1 1 0 0 1
netname=GND
}
C 56000 50300 1 270 0 cap-small-pol.sym
{
T 56300 49080 5 10 1 1 0 6 1
refdes=C?
T 56480 49900 5 10 0 0 270 0 1
device=Cap Small
T 56000 48900 5 10 1 1 0 0 1
value=100u
T 56300 49800 5 10 0 1 0 0 1
footprint=7260
}
N 53600 49300 56200 49300 4
N 56200 49300 56200 49700 4
N 56200 50000 56200 50200 4
N 51600 49300 52600 49300 4
C 53000 48600 1 0 0 gnd-1.sym
{
T 52800 48400 5 10 1 1 0 0 1
netname=GND
}
C 47400 41600 1 270 0 cap-small-pol.sym
{
T 47500 40880 5 10 1 1 0 6 1
refdes=C2
T 47880 41200 5 10 0 0 270 0 1
device=Cap Small
T 47400 41600 5 10 0 0 270 0 1
footprint=6032
T 47200 41300 5 10 1 1 0 0 1
value=10u
}
C 48500 40700 1 90 0 cap-small.sym
{
T 47900 41020 5 10 1 1 180 6 1
refdes=C3
T 48020 41100 5 10 0 0 90 0 1
device=Cap Small
T 48500 40700 5 10 0 0 90 0 1
footprint=0603
T 48200 41400 5 10 1 1 180 0 1
value=1u
}
C 47500 40400 1 0 0 gnd-1.sym
{
T 47400 40200 5 10 1 1 0 0 1
netname=GND
}
N 47600 40700 47600 41000 4
N 48300 41000 48300 40700 4
C 46700 41600 1 270 0 cap-small-pol.sym
{
T 46800 40880 5 10 1 1 0 6 1
refdes=C1
T 47180 41200 5 10 0 0 270 0 1
device=Cap Small
T 46700 41600 5 10 0 0 270 0 1
footprint=7343
T 46400 41300 5 10 1 1 0 0 1
value=100u
}
N 46900 41000 46900 40700 4
C 46100 42000 1 180 0 connector2-2.sym
{
T 45400 40700 5 10 1 1 180 6 1
refdes=J?
T 45800 40750 5 10 0 0 180 0 1
device=CONNECTOR_2
T 45800 40550 5 10 0 0 180 0 1
footprint=MOLEX2
T 44200 40900 5 10 1 1 0 0 1
value=22-27-2021
}
N 46100 41200 46100 40700 4
N 46100 40700 48300 40700 4
N 46100 41600 49000 41600 4
{
T 48500 41400 5 10 1 1 0 0 1
netname=+3.3V
}
N 46900 41600 46900 41300 4
N 47600 41300 47600 41600 4
N 48300 41300 48300 41600 4
C 51600 49700 1 180 0 connector2-2.sym
{
T 50900 48400 5 10 1 1 180 6 1
refdes=J?
T 51300 48450 5 10 0 0 180 0 1
device=CONNECTOR_2
T 51300 48250 5 10 0 0 180 0 1
footprint=MOLEX2
T 50900 49800 5 10 1 1 0 0 1
value=22-27-2021
}
T 54500 48400 9 10 1 0 0 0 1
+5V regulator circuit
T 43500 40200 9 10 1 0 0 0 1
+3.3V power circuit (regulated off-board)
C 50300 42900 1 270 0 cap-small-pol.sym
{
T 50100 42380 5 10 1 1 0 6 1
refdes=C?
T 50780 42500 5 10 0 0 270 0 1
device=Cap Small
T 49800 42200 5 10 1 1 0 0 1
value=0.1u
T 50600 42400 5 10 0 1 0 0 1
footprint=0402
}
N 50900 42700 50500 42700 4
N 50500 42700 50500 42600 4
N 50900 42300 50500 42300 4
C 50400 42000 1 0 0 gnd-1.sym
{
T 50300 41800 5 10 1 1 0 0 1
netname=GND
}
C 50400 43600 1 0 0 gnd-1.sym
{
T 50300 43400 5 10 1 1 0 0 1
netname=GND
}
N 50800 43900 50800 43100 4
N 50500 43900 50900 43900 4
N 50900 43500 50800 43500 4
N 50900 43100 50800 43100 4
N 50900 44300 50800 44300 4
N 50800 44300 50800 43900 4
N 51200 45000 49300 45000 4
{
T 49300 44800 5 10 1 1 0 0 1
netname=SCL
}
N 50900 44700 49300 44700 4
{
T 49300 44400 5 10 1 1 0 0 1
netname=SDA
}
C 50600 45100 1 90 0 resistor-1.sym
{
T 50200 45400 5 10 0 0 90 0 1
device=RESISTOR
T 50800 45200 5 10 1 1 90 0 1
refdes=R?
T 50800 45600 5 10 1 1 90 0 1
value=1.2k
T 50600 45100 5 10 0 0 90 0 1
footprint=0402
}
C 50000 45100 1 90 0 resistor-1.sym
{
T 49600 45400 5 10 0 0 90 0 1
device=RESISTOR
T 50200 45200 5 10 1 1 90 0 1
refdes=R?
T 50200 45600 5 10 1 1 90 0 1
value=1.2k
T 50000 45100 5 10 0 0 90 0 1
footprint=0402
}
N 50500 45100 50500 45000 4
N 49900 45100 49900 44600 4
N 50500 46000 49600 46000 4
{
T 50500 46000 5 10 0 0 0 0 1
netname=+3.3V
}
C 49700 45900 1 90 0 vcc-small.sym
{
T 49160 45900 5 10 0 0 90 0 1
device=VCC Small
T 49700 45900 5 10 0 0 0 0 1
netname=+3.3V
T 49100 46100 5 10 1 1 0 0 1
refdes=+3.3V
}
N 46500 44100 46800 44100 4
N 46500 44500 46800 44500 4
C 47100 44400 1 90 0 gnd-1.sym
{
T 47600 44500 5 10 1 1 180 0 1
netname=GND
}
C 46700 44200 1 270 0 vcc-small.sym
{
T 47240 44200 5 10 0 0 270 0 1
device=VCC Small
T 47100 44000 5 10 1 1 0 0 1
refdes=+5V
}
N 42200 48600 44100 48600 4
{
T 42200 48400 5 10 1 1 0 0 1
net=RXD[0]
}
N 42200 48200 43900 48200 4
{
T 42200 48000 5 10 1 1 0 0 1
net=RXD[1]
}
N 44100 48600 44100 46900 4
N 44100 46900 44400 46900 4
N 44300 47300 44300 49000 4
N 42200 49000 44300 49000 4
{
T 42200 48800 5 10 1 1 0 0 1
net=RX_DV
}
N 43900 48200 43900 46500 4
N 43900 46500 44400 46500 4
N 42200 47800 43700 47800 4
{
T 42200 47600 5 10 1 1 0 0 1
net=RXD[2]
}
N 43700 47800 43700 46100 4
N 43700 46100 44400 46100 4
N 42200 47000 43500 47000 4
{
T 42200 46800 5 10 1 1 0 0 1
net=RXD[3]
}
N 43500 47000 43500 45700 4
N 43500 45700 44400 45700 4
N 43200 44400 43200 45300 4
N 43200 45300 44400 45300 4
N 43400 44000 43400 44900 4
N 43400 44900 44400 44900 4
N 43600 43600 43600 44500 4
N 43600 44500 44400 44500 4
N 42200 43200 43800 43200 4
{
T 42200 43000 5 10 1 1 0 0 1
net=TXD[0]
}
N 43800 43200 43800 44100 4
N 43800 44100 44400 44100 4
N 42200 42800 44000 42800 4
{
T 42200 42600 5 10 1 1 0 0 1
net=TXD[1]
}
N 44000 42800 44000 43700 4
N 44400 43300 44200 43300 4
N 44200 43300 44200 42400 4
N 42200 42400 44200 42400 4
{
T 42200 42200 5 10 1 1 0 0 1
netname=TXD[2]
}
N 42200 42000 44400 42000 4
{
T 42200 41800 5 10 1 1 0 0 1
netname=TXD[3]
}
N 44400 42000 44400 42900 4
N 44000 43700 44400 43700 4
N 44300 47300 44400 47300 4
N 46500 43700 47500 43700 4
{
T 47000 43500 5 10 1 1 0 0 1
netname=MDIO
}
N 46500 43300 47500 43300 4
{
T 47000 43100 5 10 1 1 0 0 1
netname=MDC
}
C 45700 48300 1 0 0 tl7705.sym
{
T 47600 50500 5 10 1 1 0 6 1
refdes=U?
T 46100 50700 5 10 0 0 0 0 1
device=TL7705A
T 45700 48300 5 10 0 0 0 0 1
footprint=SO-8
}
C 47800 47800 1 0 0 gnd-1.sym
{
T 47600 47600 5 10 1 1 0 0 1
netname=GND
}
N 47900 49200 48800 49200 4
N 48800 49200 48800 48100 4
C 45600 48900 1 270 0 cap-small-pol.sym
{
T 45400 48380 5 10 1 1 0 6 1
refdes=C?
T 46080 48500 5 10 0 0 270 0 1
device=Cap Small
T 45100 48200 5 10 1 1 0 0 1
value=2.2u
T 45900 48400 5 10 0 1 0 0 1
footprint=0402
}
N 45800 48800 45800 48600 4
N 45800 48300 45800 48100 4
C 47700 48900 1 270 0 cap-small-pol.sym
{
T 48400 48480 5 10 1 1 0 6 1
refdes=C?
T 48180 48500 5 10 0 0 270 0 1
device=Cap Small
T 48100 48200 5 10 1 1 0 0 1
value=0.1u
T 48000 48400 5 10 0 1 0 0 1
footprint=0402
}
C 49200 48600 1 90 0 resistor-1.sym
{
T 48800 48900 5 10 0 0 90 0 1
device=RESISTOR
T 49400 48700 5 10 1 1 90 0 1
refdes=R?
T 49400 49100 5 10 1 1 90 0 1
value=10k
T 49200 48600 5 10 0 0 90 0 1
footprint=0402
}
N 47900 49600 49100 49600 4
N 49100 49600 49100 49500 4
N 49100 48600 49100 48100 4
C 49800 48600 1 90 0 resistor-1.sym
{
T 49400 48900 5 10 0 0 90 0 1
device=RESISTOR
T 50000 48700 5 10 1 1 90 0 1
refdes=R?
T 50000 49100 5 10 1 1 90 0 1
value=10k
T 49800 48600 5 10 0 0 90 0 1
footprint=0402
}
N 47900 50000 49700 50000 4
{
T 49000 50100 5 10 1 1 0 0 1
netname=RESET
}
N 49700 50000 49700 49500 4
N 49700 48600 49700 48100 4
N 45100 48100 49700 48100 4
N 45800 49600 44900 49600 4
{
T 44900 49400 5 10 1 1 0 0 1
netname=+5V
}
N 45800 49200 45800 50000 4
T 48700 47700 9 10 1 0 0 0 1
Reset circuit
