#-----------------------------------------------------------
# Vivado v2013.4 (64-bit)
# SW Build 353583 on Mon Dec  9 17:26:26 MST 2013
# IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
# Start of session at: Sat Jan 11 03:11:22 2014
# Process ID: 31536
# Log file: /home/sanjayr/projects/KC705/PCIe_gen2x8_PIO_test13/IP/pcie_7x_gen2x8_core_example/pcie_7x_gen2x8_core_example.runs/impl_1/xilinx_pcie_2_1_ep_7x.rdi
# Journal file: /home/sanjayr/projects/KC705/PCIe_gen2x8_PIO_test13/IP/pcie_7x_gen2x8_core_example/pcie_7x_gen2x8_core_example.runs/impl_1/vivado.jou
#-----------------------------------------------------------
Attempting to get a license: Implementation
Feature available: Implementation
Loading parts and site information from /home/applications/Xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [/home/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/home/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source xilinx_pcie_2_1_ep_7x.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-43] Netlist 'xilinx_pcie_2_1_ep_7x' is not ideal for floorplanning, since the cellview 'pcie_7x_v3_0_top' defined in file 'xilinx_pcie_2_1_ep_7x.edf' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2013.4
Loading clock regions from /home/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/kintex7/kintex7/xc7k325t/ClockRegion.xml
Loading clock buffers from /home/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/kintex7/kintex7/xc7k325t/ClockBuffers.xml
Loading clock placement rules from /home/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/kintex7/ClockPlacerRules.xml
Loading package pin functions from /home/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/kintex7/PinFunctions.xml...
Loading package from /home/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/kintex7/kintex7/xc7k325t/ffg900/Package.xml
Loading io standards from /home/applications/Xilinx/Vivado/2013.4/data/./parts/xilinx/kintex7/IOStandards.xml
Loading device configuration modes from /home/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/kintex7/ConfigModes.xml
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [/home/sanjayr/projects/KC705/PCIe_gen2x8_PIO_test13/IP/pcie_7x_gen2x8_core_example/pcie_7x_gen2x8_core_example.srcs/sources_1/ip/pcie_7x_gen2x8_core/pcie_7x_gen2x8_core/source/pcie_7x_gen2x8_core-PCIE_X0Y0.xdc] for cell 'pcie_7x_gen2x8_core_i/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/sanjayr/projects/KC705/PCIe_gen2x8_PIO_test13/IP/pcie_7x_gen2x8_core_example/pcie_7x_gen2x8_core_example.srcs/sources_1/ip/pcie_7x_gen2x8_core/pcie_7x_gen2x8_core/source/pcie_7x_gen2x8_core-PCIE_X0Y0.xdc:121]
INFO: [Timing 38-2] Deriving generated clocks [/home/sanjayr/projects/KC705/PCIe_gen2x8_PIO_test13/IP/pcie_7x_gen2x8_core_example/pcie_7x_gen2x8_core_example.srcs/sources_1/ip/pcie_7x_gen2x8_core/pcie_7x_gen2x8_core/source/pcie_7x_gen2x8_core-PCIE_X0Y0.xdc:121]
Finished Parsing XDC File [/home/sanjayr/projects/KC705/PCIe_gen2x8_PIO_test13/IP/pcie_7x_gen2x8_core_example/pcie_7x_gen2x8_core_example.srcs/sources_1/ip/pcie_7x_gen2x8_core/pcie_7x_gen2x8_core/source/pcie_7x_gen2x8_core-PCIE_X0Y0.xdc] for cell 'pcie_7x_gen2x8_core_i/inst'
Parsing XDC File [/home/sanjayr/projects/KC705/PCIe_gen2x8_PIO_test13/IP/pcie_7x_gen2x8_core_example/pcie_7x_gen2x8_core_example.srcs/constrs_1/imports/example_design/xilinx_pcie_7x_ep_x8g2_KC705_REVC.xdc]
Finished Parsing XDC File [/home/sanjayr/projects/KC705/PCIe_gen2x8_PIO_test13/IP/pcie_7x_gen2x8_core_example/pcie_7x_gen2x8_core_example.srcs/constrs_1/imports/example_design/xilinx_pcie_7x_ep_x8g2_KC705_REVC.xdc]
Parsing XDC File [/home/sanjayr/projects/KC705/PCIe_gen2x8_PIO_test13/IP/pcie_7x_gen2x8_core_example/pcie_7x_gen2x8_core_example.runs/impl_1/.Xil/Vivado-31536-MCmicro/dcp/xilinx_pcie_2_1_ep_7x.xdc]
Finished Parsing XDC File [/home/sanjayr/projects/KC705/PCIe_gen2x8_PIO_test13/IP/pcie_7x_gen2x8_core_example/pcie_7x_gen2x8_core_example.runs/impl_1/.Xil/Vivado-31536-MCmicro/dcp/xilinx_pcie_2_1_ep_7x.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1585.426 ; gain = 797.137
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1590.430 ; gain = 4.004

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 2e70273a0

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.33 . Memory (MB): peak = 1590.430 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 48 inverter(s).
INFO: [Opt 31-10] Eliminated 2163 cells.
Phase 2 Constant Propagation | Checksum: 20551e640

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1590.430 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 4071 unconnected nets.
INFO: [Opt 31-11] Eliminated 2816 unconnected cells.
Phase 3 Sweep | Checksum: 14fdffb6f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1590.430 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 14fdffb6f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1590.430 ; gain = 0.000
Implement Debug Cores | Checksum: 27b5ef46d
Logic Optimization | Checksum: 27b5ef46d

Starting Power Optimization Task

Starting PowerOpt TimerUpdates Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending PowerOpt TimerUpdates Task | Checksum: 14fdffb6f

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.35 . Memory (MB): peak = 1590.430 ; gain = 0.000
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

INFO: [Pwropt 34-162] WRITE_MODE attribute of 4 BRAM(s) out of a total of 8 was updated to NO_CHANGE to save power.
    Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 8 Total Ports: 16
Ending Power Optimization Task | Checksum: 22630f620

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1677.445 ; gain = 87.016
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1677.449 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1677.449 ; gain = 0.000

Phase 1.1.1 Mandatory Logic Optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1677.449 ; gain = 0.000
Phase 1.1.1 Mandatory Logic Optimization | Checksum: 10acdb945

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.25 . Memory (MB): peak = 1677.449 ; gain = 0.000

Phase 1.1.2 Build Super Logic Region (SLR) Database
Phase 1.1.2 Build Super Logic Region (SLR) Database | Checksum: 10acdb945

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.29 . Memory (MB): peak = 1677.449 ; gain = 0.000

Phase 1.1.3 Add Constraints
Phase 1.1.3 Add Constraints | Checksum: 10acdb945

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.29 . Memory (MB): peak = 1677.449 ; gain = 0.000

Phase 1.1.4 Build Macros
Phase 1.1.4 Build Macros | Checksum: 117eab1c8

Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.80 . Memory (MB): peak = 1677.449 ; gain = 0.000

Phase 1.1.5 Implementation Feasibility check
Phase 1.1.5 Implementation Feasibility check | Checksum: 117eab1c8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1677.449 ; gain = 0.000

Phase 1.1.6 Pre-Place Cells
Phase 1.1.6 Pre-Place Cells | Checksum: 117eab1c8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1677.449 ; gain = 0.000

Phase 1.1.7 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.1.7 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e071dc3e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1707.457 ; gain = 30.008

Phase 1.1.8 Build Placer Netlist Model

Phase 1.1.8.1 Place Init Design

Phase 1.1.8.1.1 Build Clock Data
Phase 1.1.8.1.1 Build Clock Data | Checksum: 14ec3b75f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1707.457 ; gain = 30.008
Phase 1.1.8.1 Place Init Design | Checksum: 180341935

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1707.457 ; gain = 30.008
Phase 1.1.8 Build Placer Netlist Model | Checksum: 180341935

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1707.457 ; gain = 30.008

Phase 1.1.9 Constrain Clocks/Macros

Phase 1.1.9.1 Constrain Global/Regional Clocks
Phase 1.1.9.1 Constrain Global/Regional Clocks | Checksum: 11a2cd1ae

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1707.457 ; gain = 30.008
Phase 1.1.9 Constrain Clocks/Macros | Checksum: 11a2cd1ae

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1707.457 ; gain = 30.008
Phase 1.1 Placer Initialization Core | Checksum: 11a2cd1ae

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1707.457 ; gain = 30.008
Phase 1 Placer Initialization | Checksum: 11a2cd1ae

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1707.457 ; gain = 30.008

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1a133d838

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 1707.457 ; gain = 30.008

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1a133d838

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 1707.457 ; gain = 30.008

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: a02a6249

Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 1707.457 ; gain = 30.008

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 15237fb14

Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 1707.457 ; gain = 30.008

Phase 3.4 Timing Path Optimizer
Phase 3.4 Timing Path Optimizer | Checksum: 7f9a9d21

Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 1707.457 ; gain = 30.008

Phase 3.5 Commit Small Macros & Core Logic
Phase 3.5 Commit Small Macros & Core Logic | Checksum: 157f1ff19

Time (s): cpu = 00:00:27 ; elapsed = 00:00:14 . Memory (MB): peak = 1755.555 ; gain = 78.105

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 157f1ff19

Time (s): cpu = 00:00:27 ; elapsed = 00:00:14 . Memory (MB): peak = 1755.555 ; gain = 78.105
Phase 3 Detail Placement | Checksum: 157f1ff19

Time (s): cpu = 00:00:27 ; elapsed = 00:00:14 . Memory (MB): peak = 1755.555 ; gain = 78.105

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 PCOPT Shape updates
Phase 4.1 PCOPT Shape updates | Checksum: 200f3a5be

Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 1755.555 ; gain = 78.105

Phase 4.2 Post Placement Optimization

Phase 4.2.1 Post Placement Timing Optimization

Phase 4.2.1.1 Restore Best Placement
Phase 4.2.1.1 Restore Best Placement | Checksum: 1e5603dd6

Time (s): cpu = 00:00:29 ; elapsed = 00:00:16 . Memory (MB): peak = 1755.555 ; gain = 78.105
Phase 4.2.1 Post Placement Timing Optimization | Checksum: 1e5603dd6

Time (s): cpu = 00:00:30 ; elapsed = 00:00:16 . Memory (MB): peak = 1755.555 ; gain = 78.105
Phase 4.2 Post Placement Optimization | Checksum: 1e5603dd6

Time (s): cpu = 00:00:30 ; elapsed = 00:00:16 . Memory (MB): peak = 1755.555 ; gain = 78.105

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 1e5603dd6

Time (s): cpu = 00:00:30 ; elapsed = 00:00:16 . Memory (MB): peak = 1755.555 ; gain = 78.105

Phase 4.4 Placer Reporting

Phase 4.4.1 Congestion Reporting
Phase 4.4.1 Congestion Reporting | Checksum: 1e5603dd6

Time (s): cpu = 00:00:30 ; elapsed = 00:00:16 . Memory (MB): peak = 1755.555 ; gain = 78.105

Phase 4.4.2 Dump Critical Paths 
Phase 4.4.2 Dump Critical Paths  | Checksum: 1e5603dd6

Time (s): cpu = 00:00:30 ; elapsed = 00:00:16 . Memory (MB): peak = 1755.555 ; gain = 78.105

Phase 4.4.3 Restore STA
Phase 4.4.3 Restore STA | Checksum: 1e5603dd6

Time (s): cpu = 00:00:30 ; elapsed = 00:00:16 . Memory (MB): peak = 1755.555 ; gain = 78.105

Phase 4.4.4 Print Final WNS
INFO: [Place 30-100] Post Placement Timing Summary | WNS=0.318  | TNS=0.000  |

Phase 4.4.4 Print Final WNS | Checksum: 1e5603dd6

Time (s): cpu = 00:00:33 ; elapsed = 00:00:17 . Memory (MB): peak = 1755.555 ; gain = 78.105
Phase 4.4 Placer Reporting | Checksum: 1eeb73c5e

Time (s): cpu = 00:00:33 ; elapsed = 00:00:17 . Memory (MB): peak = 1755.555 ; gain = 78.105

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 206773b6c

Time (s): cpu = 00:00:33 ; elapsed = 00:00:17 . Memory (MB): peak = 1755.555 ; gain = 78.105
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 206773b6c

Time (s): cpu = 00:00:33 ; elapsed = 00:00:17 . Memory (MB): peak = 1755.555 ; gain = 78.105
Ending Placer Task | Checksum: 1c8f51541

Time (s): cpu = 00:00:33 ; elapsed = 00:00:17 . Memory (MB): peak = 1755.555 ; gain = 78.105
INFO: [Common 17-83] Releasing license: Implementation
37 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:18 . Memory (MB): peak = 1755.555 ; gain = 78.105
INFO: [Timing 38-163] DEBUG : Generate clock report | CPU: 0.33 secs 

report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1757.570 ; gain = 0.000
INFO: [Designutils 20-134] DEBUG : Generate Control Sets report | CPU: 0.04 secs 
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.55 . Memory (MB): peak = 1757.574 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Starting Route Task

Phase 1 Build RT Design

Phase 1.1 Build Netlist & NodeGraph
Phase 1.1 Build Netlist & NodeGraph | Checksum: 22efc5cc8

Time (s): cpu = 00:00:50 ; elapsed = 00:00:34 . Memory (MB): peak = 1990.594 ; gain = 194.023
Phase 1 Build RT Design | Checksum: 106a27c2

Time (s): cpu = 00:00:50 ; elapsed = 00:00:34 . Memory (MB): peak = 1990.594 ; gain = 194.023

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 106a27c2

Time (s): cpu = 00:00:50 ; elapsed = 00:00:34 . Memory (MB): peak = 1990.598 ; gain = 194.027

Phase 2.2 Restore Routing
Phase 2.2 Restore Routing | Checksum: 106a27c2

Time (s): cpu = 00:00:51 ; elapsed = 00:00:34 . Memory (MB): peak = 2015.477 ; gain = 218.906

Phase 2.3 Special Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Special Net Routing | Checksum: 1537fbf0d

Time (s): cpu = 00:00:52 ; elapsed = 00:00:35 . Memory (MB): peak = 2016.477 ; gain = 219.906

Phase 2.4 Local Clock Net Routing
Phase 2.4 Local Clock Net Routing | Checksum: 11223a18b

Time (s): cpu = 00:00:52 ; elapsed = 00:00:35 . Memory (MB): peak = 2016.477 ; gain = 219.906

Phase 2.5 Update Timing

Phase 2.5.1 Update timing with NCN CRPR

Phase 2.5.1.1 Hold Budgeting
Phase 2.5.1.1 Hold Budgeting | Checksum: 11223a18b

Time (s): cpu = 00:00:56 ; elapsed = 00:00:37 . Memory (MB): peak = 2016.477 ; gain = 219.906
Phase 2.5.1 Update timing with NCN CRPR | Checksum: 11223a18b

Time (s): cpu = 00:00:56 ; elapsed = 00:00:37 . Memory (MB): peak = 2016.477 ; gain = 219.906
Phase 2.5 Update Timing | Checksum: 11223a18b

Time (s): cpu = 00:00:56 ; elapsed = 00:00:37 . Memory (MB): peak = 2016.477 ; gain = 219.906
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.242  | TNS=0      | WHS=-0.501 | THS=-412   |


Phase 2.6 Budgeting
Phase 2.6 Budgeting | Checksum: 11223a18b

Time (s): cpu = 00:00:57 ; elapsed = 00:00:38 . Memory (MB): peak = 2016.477 ; gain = 219.906
Phase 2 Router Initialization | Checksum: 11f7a814b

Time (s): cpu = 00:00:57 ; elapsed = 00:00:38 . Memory (MB): peak = 2016.477 ; gain = 219.906

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 22ac1cdd

Time (s): cpu = 00:01:08 ; elapsed = 00:00:41 . Memory (MB): peak = 2016.477 ; gain = 219.906

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Remove Overlaps
 Number of Nodes with overlaps = 506
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
Phase 4.1.1 Remove Overlaps | Checksum: 15ff6bbb4

Time (s): cpu = 00:01:21 ; elapsed = 00:00:47 . Memory (MB): peak = 2016.477 ; gain = 219.906

Phase 4.1.2 Update Timing
Phase 4.1.2 Update Timing | Checksum: 15ff6bbb4

Time (s): cpu = 00:01:22 ; elapsed = 00:00:47 . Memory (MB): peak = 2016.477 ; gain = 219.906
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.00222| TNS=-0.00222| WHS=N/A    | THS=N/A    |


Phase 4.1.3 collectNewHoldAndFix
Phase 4.1.3 collectNewHoldAndFix | Checksum: 15ff6bbb4

Time (s): cpu = 00:01:22 ; elapsed = 00:00:47 . Memory (MB): peak = 2016.477 ; gain = 219.906

Phase 4.1.4 Hold Budgeting
Phase 4.1.4 Hold Budgeting | Checksum: 15ff6bbb4

Time (s): cpu = 00:01:22 ; elapsed = 00:00:47 . Memory (MB): peak = 2016.477 ; gain = 219.906

Phase 4.1.5 GlobIterForTiming

Phase 4.1.5.1 Update Timing
Phase 4.1.5.1 Update Timing | Checksum: 15ff6bbb4

Time (s): cpu = 00:01:22 ; elapsed = 00:00:47 . Memory (MB): peak = 2016.477 ; gain = 219.906

Phase 4.1.5.2 Fast Budgeting
Phase 4.1.5.2 Fast Budgeting | Checksum: 15ff6bbb4

Time (s): cpu = 00:01:23 ; elapsed = 00:00:47 . Memory (MB): peak = 2017.477 ; gain = 220.906
Phase 4.1.5 GlobIterForTiming | Checksum: 132aee231

Time (s): cpu = 00:01:23 ; elapsed = 00:00:48 . Memory (MB): peak = 2017.477 ; gain = 220.906
Phase 4.1 Global Iteration 0 | Checksum: 132aee231

Time (s): cpu = 00:01:23 ; elapsed = 00:00:48 . Memory (MB): peak = 2017.477 ; gain = 220.906

Phase 4.2 Global Iteration 1

Phase 4.2.1 Remove Overlaps
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
Phase 4.2.1 Remove Overlaps | Checksum: 1ccdf3830

Time (s): cpu = 00:01:27 ; elapsed = 00:00:51 . Memory (MB): peak = 2019.477 ; gain = 222.906

Phase 4.2.2 Update Timing
Phase 4.2.2 Update Timing | Checksum: 1ccdf3830

Time (s): cpu = 00:01:27 ; elapsed = 00:00:51 . Memory (MB): peak = 2019.477 ; gain = 222.906
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.000777| TNS=0      | WHS=N/A    | THS=N/A    |


Phase 4.2.3 collectNewHoldAndFix
Phase 4.2.3 collectNewHoldAndFix | Checksum: 1ccdf3830

Time (s): cpu = 00:01:27 ; elapsed = 00:00:51 . Memory (MB): peak = 2019.477 ; gain = 222.906
Phase 4.2 Global Iteration 1 | Checksum: 1ccdf3830

Time (s): cpu = 00:01:27 ; elapsed = 00:00:51 . Memory (MB): peak = 2019.477 ; gain = 222.906
Phase 4 Rip-up And Reroute | Checksum: 1ccdf3830

Time (s): cpu = 00:01:27 ; elapsed = 00:00:51 . Memory (MB): peak = 2019.477 ; gain = 222.906

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 1ccdf3830

Time (s): cpu = 00:01:28 ; elapsed = 00:00:51 . Memory (MB): peak = 2019.477 ; gain = 222.906
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.0858 | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 1ccdf3830

Time (s): cpu = 00:01:28 ; elapsed = 00:00:51 . Memory (MB): peak = 2019.477 ; gain = 222.906

Phase 6 Post Hold Fix

Phase 6.1 Full Hold Analysis

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1ccdf3830

Time (s): cpu = 00:01:29 ; elapsed = 00:00:52 . Memory (MB): peak = 2019.477 ; gain = 222.906
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.0858 | TNS=0      | WHS=0.034  | THS=0      |

Phase 6.1 Full Hold Analysis | Checksum: 1ccdf3830

Time (s): cpu = 00:01:29 ; elapsed = 00:00:52 . Memory (MB): peak = 2019.477 ; gain = 222.906
Phase 6 Post Hold Fix | Checksum: 1ccdf3830

Time (s): cpu = 00:01:29 ; elapsed = 00:00:52 . Memory (MB): peak = 2019.477 ; gain = 222.906

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.628886 %
  Global Horizontal Routing Utilization  = 0.495415 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 7 Verifying routed nets

 Verification completed successfully
Phase 7 Verifying routed nets | Checksum: 1ccdf3830

Time (s): cpu = 00:01:29 ; elapsed = 00:00:52 . Memory (MB): peak = 2021.477 ; gain = 224.906

Phase 8 Depositing Routes
Phase 8 Depositing Routes | Checksum: 1c239d91e

Time (s): cpu = 00:01:30 ; elapsed = 00:00:52 . Memory (MB): peak = 2021.477 ; gain = 224.906

Phase 9 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.088  | TNS=0.000  | WHS=0.036  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 9 Post Router Timing | Checksum: 1c239d91e

Time (s): cpu = 00:01:35 ; elapsed = 00:00:54 . Memory (MB): peak = 2021.477 ; gain = 224.906
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: 1c239d91e

Time (s): cpu = 00:01:35 ; elapsed = 00:00:54 . Memory (MB): peak = 2021.477 ; gain = 224.906

Routing Is Done.

Time (s): cpu = 00:01:35 ; elapsed = 00:00:54 . Memory (MB): peak = 2021.477 ; gain = 224.906
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:36 ; elapsed = 00:00:55 . Memory (MB): peak = 2021.477 ; gain = 263.902
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/sanjayr/projects/KC705/PCIe_gen2x8_PIO_test13/IP/pcie_7x_gen2x8_core_example/pcie_7x_gen2x8_core_example.runs/impl_1/xilinx_pcie_2_1_ep_7x_drc_routed.rpt.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2021.477 ; gain = 0.000
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2021.480 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jan 11 03:13:12 2014...
#-----------------------------------------------------------
# Vivado v2013.4 (64-bit)
# SW Build 353583 on Mon Dec  9 17:26:26 MST 2013
# IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
# Start of session at: Sat Jan 11 03:36:09 2014
# Process ID: 32659
# Log file: /home/sanjayr/projects/KC705/PCIe_gen2x8_PIO_test13/IP/pcie_7x_gen2x8_core_example/pcie_7x_gen2x8_core_example.runs/impl_1/xilinx_pcie_2_1_ep_7x.rdi
# Journal file: /home/sanjayr/projects/KC705/PCIe_gen2x8_PIO_test13/IP/pcie_7x_gen2x8_core_example/pcie_7x_gen2x8_core_example.runs/impl_1/vivado.jou
#-----------------------------------------------------------
Attempting to get a license: Implementation
Feature available: Implementation
Loading parts and site information from /home/applications/Xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [/home/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/home/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source xilinx_pcie_2_1_ep_7x.tcl -notrace
Command: open_checkpoint xilinx_pcie_2_1_ep_7x_routed.dcp
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-43] Netlist 'xilinx_pcie_2_1_ep_7x' is not ideal for floorplanning, since the cellview 'pcie_7x_v3_0_top' defined in file 'xilinx_pcie_2_1_ep_7x.edf' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2013.4
Loading clock regions from /home/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/kintex7/kintex7/xc7k325t/ClockRegion.xml
Loading clock buffers from /home/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/kintex7/kintex7/xc7k325t/ClockBuffers.xml
Loading clock placement rules from /home/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/kintex7/ClockPlacerRules.xml
Loading package pin functions from /home/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/kintex7/PinFunctions.xml...
Loading package from /home/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/kintex7/kintex7/xc7k325t/ffg900/Package.xml
Loading io standards from /home/applications/Xilinx/Vivado/2013.4/data/./parts/xilinx/kintex7/IOStandards.xml
Loading device configuration modes from /home/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/kintex7/ConfigModes.xml
Parsing XDC File [/home/sanjayr/projects/KC705/PCIe_gen2x8_PIO_test13/IP/pcie_7x_gen2x8_core_example/pcie_7x_gen2x8_core_example.runs/impl_1/.Xil/Vivado-32659-MCmicro/dcp/xilinx_pcie_2_1_ep_7x_early.xdc]
Finished Parsing XDC File [/home/sanjayr/projects/KC705/PCIe_gen2x8_PIO_test13/IP/pcie_7x_gen2x8_core_example/pcie_7x_gen2x8_core_example.runs/impl_1/.Xil/Vivado-32659-MCmicro/dcp/xilinx_pcie_2_1_ep_7x_early.xdc]
Parsing XDC File [/home/sanjayr/projects/KC705/PCIe_gen2x8_PIO_test13/IP/pcie_7x_gen2x8_core_example/pcie_7x_gen2x8_core_example.runs/impl_1/.Xil/Vivado-32659-MCmicro/dcp/xilinx_pcie_2_1_ep_7x.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/sanjayr/projects/KC705/PCIe_gen2x8_PIO_test13/IP/pcie_7x_gen2x8_core_example/pcie_7x_gen2x8_core_example.srcs/sources_1/ip/pcie_7x_gen2x8_core/pcie_7x_gen2x8_core/source/pcie_7x_gen2x8_core-PCIE_X0Y0.xdc:121]
INFO: [Timing 38-2] Deriving generated clocks [/home/sanjayr/projects/KC705/PCIe_gen2x8_PIO_test13/IP/pcie_7x_gen2x8_core_example/pcie_7x_gen2x8_core_example.srcs/sources_1/ip/pcie_7x_gen2x8_core/pcie_7x_gen2x8_core/source/pcie_7x_gen2x8_core-PCIE_X0Y0.xdc:121]
Finished Parsing XDC File [/home/sanjayr/projects/KC705/PCIe_gen2x8_PIO_test13/IP/pcie_7x_gen2x8_core_example/pcie_7x_gen2x8_core_example.runs/impl_1/.Xil/Vivado-32659-MCmicro/dcp/xilinx_pcie_2_1_ep_7x.xdc]
Reading XDEF placement.
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.30 . Memory (MB): peak = 1580.723 ; gain = 5.000
Restoring placement.
Restored 1796 out of 1796 XDEF sites from archive | CPU: 0.880000 secs | Memory: 13.882423 MB |
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-484] Checkpoint was created with build 353583
open_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1584.723 ; gain = 796.438
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings, 1 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./xilinx_pcie_2_1_ep_7x.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:38 ; elapsed = 00:00:37 . Memory (MB): peak = 1979.797 ; gain = 395.074
INFO: [Common 17-206] Exiting Vivado at Sat Jan 11 03:37:05 2014...
