{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1596460347543 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1596460347543 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 03 15:12:27 2020 " "Processing started: Mon Aug 03 15:12:27 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1596460347543 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1596460347543 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off master_thesis_layer -c inverted_residual_block --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off master_thesis_layer -c inverted_residual_block --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1596460347543 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Design Software" 0 -1 1596460348213 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "size_kex size_KEX inverted_residual_block.sv(57) " "Verilog HDL Declaration information at inverted_residual_block.sv(57): object \"size_kex\" differs only in case from object \"size_KEX\" in the same scope" {  } { { "inverted_residual_block.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/inverted_residual_block.sv" 57 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1596460359079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inverted_residual_block.sv 1 1 " "Found 1 design units, including 1 entities, in source file inverted_residual_block.sv" { { "Info" "ISGN_ENTITY_NAME" "1 inverted_residual_block " "Found entity 1: inverted_residual_block" {  } { { "inverted_residual_block.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/inverted_residual_block.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596460359081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596460359081 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "finish FINISH Main_Controller.sv(22) " "Verilog HDL Declaration information at Main_Controller.sv(22): object \"finish\" differs only in case from object \"FINISH\" in the same scope" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1596460359084 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "tox Tox Main_Controller.sv(50) " "Verilog HDL Declaration information at Main_Controller.sv(50): object \"tox\" differs only in case from object \"Tox\" in the same scope" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 50 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1596460359084 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "toy Toy Main_Controller.sv(50) " "Verilog HDL Declaration information at Main_Controller.sv(50): object \"toy\" differs only in case from object \"Toy\" in the same scope" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 50 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1596460359084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file main_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Main_controller " "Found entity 1: Main_controller" {  } { { "Main_Controller.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596460359085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596460359085 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "w_fmi W_FMI DMA.sv(25) " "Verilog HDL Declaration information at DMA.sv(25): object \"w_fmi\" differs only in case from object \"W_FMI\" in the same scope" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1596460359088 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "w_kpw W_KPW DMA.sv(25) " "Verilog HDL Declaration information at DMA.sv(25): object \"w_kpw\" differs only in case from object \"W_KPW\" in the same scope" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1596460359088 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "w_kdw W_KDW DMA.sv(25) " "Verilog HDL Declaration information at DMA.sv(25): object \"w_kdw\" differs only in case from object \"W_KDW\" in the same scope" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1596460359088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma.sv 1 1 " "Found 1 design units, including 1 entities, in source file dma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DMA " "Found entity 1: DMA" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596460359089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596460359089 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "write WRITE Convolution_1_1.sv(27) " "Verilog HDL Declaration information at Convolution_1_1.sv(27): object \"write\" differs only in case from object \"WRITE\" in the same scope" {  } { { "Convolution_1_1.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_1_1.sv" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1596460359092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convolution_1_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file convolution_1_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Convolution_1_1 " "Found entity 1: Convolution_1_1" {  } { { "Convolution_1_1.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_1_1.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596460359094 ""} { "Info" "ISGN_ENTITY_NAME" "2 SHIFT_REGISTER_PX " "Found entity 2: SHIFT_REGISTER_PX" {  } { { "Convolution_1_1.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_1_1.sv" 300 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596460359094 ""} { "Info" "ISGN_ENTITY_NAME" "3 SHIFT_REGISTER_WG " "Found entity 3: SHIFT_REGISTER_WG" {  } { { "Convolution_1_1.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_1_1.sv" 315 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596460359094 ""} { "Info" "ISGN_ENTITY_NAME" "4 SHIFT_REGISTER_POS " "Found entity 4: SHIFT_REGISTER_POS" {  } { { "Convolution_1_1.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_1_1.sv" 330 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596460359094 ""} { "Info" "ISGN_ENTITY_NAME" "5 RELU6 " "Found entity 5: RELU6" {  } { { "Convolution_1_1.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_1_1.sv" 345 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596460359094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596460359094 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "write WRITE Convolution_dsc.sv(31) " "Verilog HDL Declaration information at Convolution_dsc.sv(31): object \"write\" differs only in case from object \"WRITE\" in the same scope" {  } { { "Convolution_dsc.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1596460359098 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LOAD_FMINT load_fmint Convolution_dsc.sv(44) " "Verilog HDL Declaration information at Convolution_dsc.sv(44): object \"LOAD_FMINT\" differs only in case from object \"load_fmint\" in the same scope" {  } { { "Convolution_dsc.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 44 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1596460359098 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Tox tox Convolution_dsc.sv(26) " "Verilog HDL Declaration information at Convolution_dsc.sv(26): object \"Tox\" differs only in case from object \"tox\" in the same scope" {  } { { "Convolution_dsc.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1596460359098 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Toy toy Convolution_dsc.sv(26) " "Verilog HDL Declaration information at Convolution_dsc.sv(26): object \"Toy\" differs only in case from object \"toy\" in the same scope" {  } { { "Convolution_dsc.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1596460359098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convolution_dsc.sv 6 6 " "Found 6 design units, including 6 entities, in source file convolution_dsc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Convolution_dsc " "Found entity 1: Convolution_dsc" {  } { { "Convolution_dsc.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596460359100 ""} { "Info" "ISGN_ENTITY_NAME" "2 SHIFT_REGISTER_FMINT " "Found entity 2: SHIFT_REGISTER_FMINT" {  } { { "Convolution_dsc.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 450 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596460359100 ""} { "Info" "ISGN_ENTITY_NAME" "3 SHIFT_REGISTER_DW_WG " "Found entity 3: SHIFT_REGISTER_DW_WG" {  } { { "Convolution_dsc.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 465 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596460359100 ""} { "Info" "ISGN_ENTITY_NAME" "4 SHIFT_REGISTER_PW_PS " "Found entity 4: SHIFT_REGISTER_PW_PS" {  } { { "Convolution_dsc.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 480 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596460359100 ""} { "Info" "ISGN_ENTITY_NAME" "5 SHIFT_REGISTER_PW_WG " "Found entity 5: SHIFT_REGISTER_PW_WG" {  } { { "Convolution_dsc.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 495 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596460359100 ""} { "Info" "ISGN_ENTITY_NAME" "6 RELU6_DSC " "Found entity 6: RELU6_DSC" {  } { { "Convolution_dsc.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 510 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596460359100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596460359100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_fmi.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram_fmi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_FMI " "Found entity 1: RAM_FMI" {  } { { "RAM_FMI.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/RAM_FMI.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596460359103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596460359103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_fmint.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram_fmint.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_FMINT " "Found entity 1: RAM_FMINT" {  } { { "RAM_FMINT.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/RAM_FMINT.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596460359106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596460359106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_fmo.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram_fmo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_FMO " "Found entity 1: RAM_FMO" {  } { { "RAM_FMO.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/RAM_FMO.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596460359109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596460359109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_kex.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram_kex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_KEX " "Found entity 1: RAM_KEX" {  } { { "RAM_KEX.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/RAM_KEX.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596460359112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596460359112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_kdw.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram_kdw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_KDW " "Found entity 1: RAM_KDW" {  } { { "RAM_KDW.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/RAM_KDW.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596460359115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596460359115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_kpw.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram_kpw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_KPW " "Found entity 1: RAM_KPW" {  } { { "RAM_KPW.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/RAM_KPW.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596460359118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596460359118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irb_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file irb_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 irb_pkg (SystemVerilog) " "Found design unit 1: irb_pkg (SystemVerilog)" {  } { { "irb_pkg.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/irb_pkg.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596460359122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596460359122 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "testbench.sv(197) " "Verilog HDL information at testbench.sv(197): always construct contains both blocking and non-blocking assignments" {  } { { "testbench.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/testbench.sv" 197 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1596460359125 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "testbench.sv(224) " "Verilog HDL syntax warning at testbench.sv(224): extra block comment delimiter characters /* within block comment" {  } { { "testbench.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/testbench.sv" 224 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Design Software" 0 -1 1596460359126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/testbench.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596460359126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596460359126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file tb_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_pkg (SystemVerilog) " "Found design unit 1: tb_pkg (SystemVerilog)" {  } { { "tb_pkg.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/tb_pkg.sv" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596460359130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596460359130 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "inverted_residual_block " "Elaborating entity \"inverted_residual_block\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1596460359207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Main_controller Main_controller:mc " "Elaborating entity \"Main_controller\" for hierarchy \"Main_controller:mc\"" {  } { { "inverted_residual_block.sv" "mc" { Text "D:/GitRepo/Memoire/src/Simulation_code/inverted_residual_block.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596460359212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DMA DMA:dma " "Elaborating entity \"DMA\" for hierarchy \"DMA:dma\"" {  } { { "inverted_residual_block.sv" "dma" { Text "D:/GitRepo/Memoire/src/Simulation_code/inverted_residual_block.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596460359362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Convolution_1_1 Convolution_1_1:conv_11 " "Elaborating entity \"Convolution_1_1\" for hierarchy \"Convolution_1_1:conv_11\"" {  } { { "inverted_residual_block.sv" "conv_11" { Text "D:/GitRepo/Memoire/src/Simulation_code/inverted_residual_block.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596460359380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHIFT_REGISTER_PX Convolution_1_1:conv_11\|SHIFT_REGISTER_PX:reg_px " "Elaborating entity \"SHIFT_REGISTER_PX\" for hierarchy \"Convolution_1_1:conv_11\|SHIFT_REGISTER_PX:reg_px\"" {  } { { "Convolution_1_1.sv" "reg_px" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_1_1.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596460359385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHIFT_REGISTER_WG Convolution_1_1:conv_11\|SHIFT_REGISTER_WG:reg_wg " "Elaborating entity \"SHIFT_REGISTER_WG\" for hierarchy \"Convolution_1_1:conv_11\|SHIFT_REGISTER_WG:reg_wg\"" {  } { { "Convolution_1_1.sv" "reg_wg" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_1_1.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596460359388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHIFT_REGISTER_POS Convolution_1_1:conv_11\|SHIFT_REGISTER_POS:reg_pos " "Elaborating entity \"SHIFT_REGISTER_POS\" for hierarchy \"Convolution_1_1:conv_11\|SHIFT_REGISTER_POS:reg_pos\"" {  } { { "Convolution_1_1.sv" "reg_pos" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_1_1.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596460359390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RELU6 Convolution_1_1:conv_11\|RELU6:activation " "Elaborating entity \"RELU6\" for hierarchy \"Convolution_1_1:conv_11\|RELU6:activation\"" {  } { { "Convolution_1_1.sv" "activation" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_1_1.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596460359392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Convolution_dsc Convolution_dsc:conv_dsc " "Elaborating entity \"Convolution_dsc\" for hierarchy \"Convolution_dsc:conv_dsc\"" {  } { { "inverted_residual_block.sv" "conv_dsc" { Text "D:/GitRepo/Memoire/src/Simulation_code/inverted_residual_block.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596460359394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHIFT_REGISTER_FMINT Convolution_dsc:conv_dsc\|SHIFT_REGISTER_FMINT:reg_fmint " "Elaborating entity \"SHIFT_REGISTER_FMINT\" for hierarchy \"Convolution_dsc:conv_dsc\|SHIFT_REGISTER_FMINT:reg_fmint\"" {  } { { "Convolution_dsc.sv" "reg_fmint" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596460359404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHIFT_REGISTER_DW_WG Convolution_dsc:conv_dsc\|SHIFT_REGISTER_DW_WG:reg_dw_wg " "Elaborating entity \"SHIFT_REGISTER_DW_WG\" for hierarchy \"Convolution_dsc:conv_dsc\|SHIFT_REGISTER_DW_WG:reg_dw_wg\"" {  } { { "Convolution_dsc.sv" "reg_dw_wg" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596460359411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHIFT_REGISTER_PW_PS Convolution_dsc:conv_dsc\|SHIFT_REGISTER_PW_PS:reg_pw_ps " "Elaborating entity \"SHIFT_REGISTER_PW_PS\" for hierarchy \"Convolution_dsc:conv_dsc\|SHIFT_REGISTER_PW_PS:reg_pw_ps\"" {  } { { "Convolution_dsc.sv" "reg_pw_ps" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596460359417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHIFT_REGISTER_PW_WG Convolution_dsc:conv_dsc\|SHIFT_REGISTER_PW_WG:reg_pw_wg " "Elaborating entity \"SHIFT_REGISTER_PW_WG\" for hierarchy \"Convolution_dsc:conv_dsc\|SHIFT_REGISTER_PW_WG:reg_pw_wg\"" {  } { { "Convolution_dsc.sv" "reg_pw_wg" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596460359419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RELU6_DSC Convolution_dsc:conv_dsc\|RELU6_DSC:activation_for\[0\].activation " "Elaborating entity \"RELU6_DSC\" for hierarchy \"Convolution_dsc:conv_dsc\|RELU6_DSC:activation_for\[0\].activation\"" {  } { { "Convolution_dsc.sv" "activation_for\[0\].activation" { Text "D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596460359422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_FMI RAM_FMI:ram_fmi " "Elaborating entity \"RAM_FMI\" for hierarchy \"RAM_FMI:ram_fmi\"" {  } { { "inverted_residual_block.sv" "ram_fmi" { Text "D:/GitRepo/Memoire/src/Simulation_code/inverted_residual_block.sv" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596460359426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_KEX RAM_KEX:ram_kex " "Elaborating entity \"RAM_KEX\" for hierarchy \"RAM_KEX:ram_kex\"" {  } { { "inverted_residual_block.sv" "ram_kex" { Text "D:/GitRepo/Memoire/src/Simulation_code/inverted_residual_block.sv" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596460359429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_FMINT RAM_FMINT:ram_fmint " "Elaborating entity \"RAM_FMINT\" for hierarchy \"RAM_FMINT:ram_fmint\"" {  } { { "inverted_residual_block.sv" "ram_fmint" { Text "D:/GitRepo/Memoire/src/Simulation_code/inverted_residual_block.sv" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596460359432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_FMO RAM_FMO:ram_fmo " "Elaborating entity \"RAM_FMO\" for hierarchy \"RAM_FMO:ram_fmo\"" {  } { { "inverted_residual_block.sv" "ram_fmo" { Text "D:/GitRepo/Memoire/src/Simulation_code/inverted_residual_block.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596460359434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_KDW RAM_KDW:ram_kdw " "Elaborating entity \"RAM_KDW\" for hierarchy \"RAM_KDW:ram_kdw\"" {  } { { "inverted_residual_block.sv" "ram_kdw" { Text "D:/GitRepo/Memoire/src/Simulation_code/inverted_residual_block.sv" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596460359437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_KPW RAM_KPW:ram_kpw " "Elaborating entity \"RAM_KPW\" for hierarchy \"RAM_KPW:ram_kpw\"" {  } { { "inverted_residual_block.sv" "ram_kpw" { Text "D:/GitRepo/Memoire/src/Simulation_code/inverted_residual_block.sv" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596460359440 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/GitRepo/Memoire/src/Simulation_code/output_files/inverted_residual_block.map.smsg " "Generated suppressed messages file D:/GitRepo/Memoire/src/Simulation_code/output_files/inverted_residual_block.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1596460359954 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4779 " "Peak virtual memory: 4779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1596460359972 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 03 15:12:39 2020 " "Processing ended: Mon Aug 03 15:12:39 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1596460359972 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1596460359972 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1596460359972 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1596460359972 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 1  " "Quartus Prime Flow was successful. 0 errors, 1 warning" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1596460360603 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1596460361441 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1596460361452 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 03 15:12:41 2020 " "Processing started: Mon Aug 03 15:12:41 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1596460361452 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1596460361452 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t d:/quartus/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim master_thesis_layer inverted_residual_block " "Command: quartus_sh -t d:/quartus/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim master_thesis_layer inverted_residual_block" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1596460361452 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim master_thesis_layer inverted_residual_block " "Quartus(args): --rtl_sim master_thesis_layer inverted_residual_block" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1596460361452 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1596460361710 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Shell" 0 0 1596460361932 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1596460361934 ""}
{ "Warning" "0" "" "Warning: File inverted_residual_block_run_msim_rtl_verilog.do already exists - backing up current file as inverted_residual_block_run_msim_rtl_verilog.do.bak11" {  } {  } 0 0 "Warning: File inverted_residual_block_run_msim_rtl_verilog.do already exists - backing up current file as inverted_residual_block_run_msim_rtl_verilog.do.bak11" 0 0 "Shell" 0 0 1596460362059 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file D:/GitRepo/Memoire/src/Simulation_code/simulation/modelsim/inverted_residual_block_run_msim_rtl_verilog.do" {  } { { "D:/GitRepo/Memoire/src/Simulation_code/simulation/modelsim/inverted_residual_block_run_msim_rtl_verilog.do" "0" { Text "D:/GitRepo/Memoire/src/Simulation_code/simulation/modelsim/inverted_residual_block_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file D:/GitRepo/Memoire/src/Simulation_code/simulation/modelsim/inverted_residual_block_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1596460362155 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Shell" 0 0 1596460362156 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Shell" 0 0 1596460362160 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1596460362161 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file D:/GitRepo/Memoire/src/Simulation_code/inverted_residual_block_nativelink_simulation.rpt" {  } { { "D:/GitRepo/Memoire/src/Simulation_code/inverted_residual_block_nativelink_simulation.rpt" "0" { Text "D:/GitRepo/Memoire/src/Simulation_code/inverted_residual_block_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file D:/GitRepo/Memoire/src/Simulation_code/inverted_residual_block_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1596460362161 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "d:/quartus/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script d:/quartus/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1596460362161 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4676 " "Peak virtual memory: 4676 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1596460362162 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 03 15:12:42 2020 " "Processing ended: Mon Aug 03 15:12:42 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1596460362162 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1596460362162 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1596460362162 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1596460362162 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 2 s " "Quartus Prime Flow was successful. 0 errors, 2 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1596461056221 ""}
