<use f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='612' u='c' c='_ZNK4llvm18TargetRegisterInfo26composeSubRegIndexLaneMaskEjNS_11LaneBitmaskE'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='626' u='c' c='_ZNK4llvm18TargetRegisterInfo33reverseComposeSubRegIndexLaneMaskEjNS_11LaneBitmaskE'/>
<use f='llvm/llvm/include/llvm/CodeGen/LiveRegUnits.h' l='95' u='c' c='_ZN4llvm12LiveRegUnits12addRegMaskedEtNS_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='236' u='c' c='_ZNK12_GLOBAL__N_115DetectDeadLanes17transferUsedLanesERKN4llvm12MachineInstrENS1_11LaneBitmaskERKNS1_14MachineOperandE'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='346' u='c' c='_ZNK12_GLOBAL__N_115DetectDeadLanes20transferDefinedLanesERKN4llvm14MachineOperandEjNS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/LiveRegMatrix.cpp' l='86' u='c' c='_ZL11foreachUnitPKN4llvm18TargetRegisterInfoERNS_12LiveIntervalENS_10MCRegisterET_'/>
<use f='llvm/llvm/lib/CodeGen/MachineSink.cpp' l='1452' u='c' c='_ZL12updateLiveInPN4llvm12MachineInstrEPNS_17MachineBasicBlockERNS_15SmallVectorImplIjEES6_'/>
<use f='llvm/llvm/include/llvm/CodeGen/RDFRegisters.h' l='77' u='c' c='_ZN4llvm3rdf11RegisterRefC1EjNS_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/RDFLiveness.cpp' l='840' u='c' c='_ZN4llvm3rdf8Liveness14computeLiveInsEv'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='445' u='c' c='_ZL20getLanesWithPropertyRKN4llvm13LiveIntervalsERKNS_19MachineRegisterInfoEbNS_8RegisterENS_9SlotIndexENS_11LaneBitmaskEPFbRKNS_9LiveRangeES7_E'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='1242' u='c' c='_ZL14findUseBetweenjN4llvm11LaneBitmaskENS_9SlotIndexES1_RKNS_19MachineRegisterInfoEPKNS_13LiveIntervalsE'/>
