0.7
2020.1
May 27 2020
20:09:33
D:/OneDrive - Habib University/HABIB/Semester-4/Computer Architecture/Project/singcycle/Lab_11.sim/sim_1/behav/xsim/glbl.v,1680155540,verilog,,,,glbl,,,,,,,,
D:/OneDrive - Habib University/HABIB/Semester-4/Computer Architecture/Project/singcycle/Lab_11.srcs/sim_1/new/TASK2.v,1680155542,verilog,,,,tbPuraProcessor,,,,,,,,
D:/OneDrive - Habib University/HABIB/Semester-4/Computer Architecture/Project/singcycle/Lab_11.srcs/sources_1/imports/Desktop/CALab05/CALab05/ImmGen.v,1680155542,verilog,,D:/OneDrive - Habib University/HABIB/Semester-4/Computer Architecture/Project/singcycle/Lab_11.srcs/sources_1/imports/Desktop/CALab05/CALab05/InsParser.v,,ImmGen,,,,,,,,
D:/OneDrive - Habib University/HABIB/Semester-4/Computer Architecture/Project/singcycle/Lab_11.srcs/sources_1/imports/Desktop/CALab05/CALab05/InsParser.v,1680155542,verilog,,D:/OneDrive - Habib University/HABIB/Semester-4/Computer Architecture/Project/singcycle/Lab_11.srcs/sources_1/imports/Desktop/CA_Lab8/CA_Lab8.srcs/sources_1/new/Instruction_Memory.v,,InsParser,,,,,,,,
D:/OneDrive - Habib University/HABIB/Semester-4/Computer Architecture/Project/singcycle/Lab_11.srcs/sources_1/imports/Desktop/CALab05/CALab05/Mux.v,1680155542,verilog,,D:/OneDrive - Habib University/HABIB/Semester-4/Computer Architecture/Project/singcycle/Lab_11.srcs/sources_1/imports/Desktop/YDrLoZ/Instruction_Memory/Instruction_Memory.srcs/sources_1/new/Program_Counter.v,,Mux,,,,,,,,
D:/OneDrive - Habib University/HABIB/Semester-4/Computer Architecture/Project/singcycle/Lab_11.srcs/sources_1/imports/Desktop/CA_Lab10/CA_Lab10/CA_Lab10.srcs/sources_1/new/ALU_Control.v,1681792872,verilog,,D:/OneDrive - Habib University/HABIB/Semester-4/Computer Architecture/Project/singcycle/Lab_11.srcs/sources_1/imports/Desktop/CA_Lab10/CA_Lab10/CA_Lab10.srcs/sources_1/new/Control_Unit.v,,ALU_Control,,,,,,,,
D:/OneDrive - Habib University/HABIB/Semester-4/Computer Architecture/Project/singcycle/Lab_11.srcs/sources_1/imports/Desktop/CA_Lab10/CA_Lab10/CA_Lab10.srcs/sources_1/new/Control_Unit.v,1680242415,verilog,,D:/OneDrive - Habib University/HABIB/Semester-4/Computer Architecture/Project/singcycle/Lab_11.srcs/sources_1/imports/Desktop/CA_Lab8/CA_Lab8.srcs/sources_1/new/Data_Memory.v,,Control_Unit,,,,,,,,
D:/OneDrive - Habib University/HABIB/Semester-4/Computer Architecture/Project/singcycle/Lab_11.srcs/sources_1/imports/Desktop/CA_Lab8/CA_Lab8.srcs/sources_1/new/Data_Memory.v,1681799783,verilog,,D:/OneDrive - Habib University/HABIB/Semester-4/Computer Architecture/Project/singcycle/Lab_11.srcs/sources_1/imports/Desktop/CALab05/CALab05/ImmGen.v,,Data_Memory,,,,,,,,
D:/OneDrive - Habib University/HABIB/Semester-4/Computer Architecture/Project/singcycle/Lab_11.srcs/sources_1/imports/Desktop/CA_Lab8/CA_Lab8.srcs/sources_1/new/Instruction_Memory.v,1681794614,verilog,,D:/OneDrive - Habib University/HABIB/Semester-4/Computer Architecture/Project/singcycle/Lab_11.srcs/sources_1/imports/Desktop/CALab05/CALab05/Mux.v,,Instruction_Memory,,,,,,,,
D:/OneDrive - Habib University/HABIB/Semester-4/Computer Architecture/Project/singcycle/Lab_11.srcs/sources_1/imports/Desktop/Lab7/registers.v,1681797770,verilog,,D:/OneDrive - Habib University/HABIB/Semester-4/Computer Architecture/Project/singcycle/Lab_11.srcs/sim_1/new/TASK2.v,,registerFile,,,,,,,,
D:/OneDrive - Habib University/HABIB/Semester-4/Computer Architecture/Project/singcycle/Lab_11.srcs/sources_1/imports/Desktop/YDrLoZ/Instruction_Memory/Instruction_Memory.srcs/sources_1/new/Program_Counter.v,1680155542,verilog,,D:/OneDrive - Habib University/HABIB/Semester-4/Computer Architecture/Project/singcycle/Lab_11.srcs/sources_1/new/PuraProcessor.v,,Program_Counter;pc_adder,,,,,,,,
D:/OneDrive - Habib University/HABIB/Semester-4/Computer Architecture/Project/singcycle/Lab_11.srcs/sources_1/new/ALU_64.v,1681792857,verilog,,D:/OneDrive - Habib University/HABIB/Semester-4/Computer Architecture/Project/singcycle/Lab_11.srcs/sources_1/imports/Desktop/CA_Lab10/CA_Lab10/CA_Lab10.srcs/sources_1/new/ALU_Control.v,,ALU_64,,,,,,,,
D:/OneDrive - Habib University/HABIB/Semester-4/Computer Architecture/Project/singcycle/Lab_11.srcs/sources_1/new/PuraProcessor.v,1681798651,verilog,,D:/OneDrive - Habib University/HABIB/Semester-4/Computer Architecture/Project/singcycle/Lab_11.srcs/sources_1/imports/Desktop/Lab7/registers.v,,PuraProcessor,,,,,,,,
