{
  "Top": "mm",
  "RtlTop": "mm",
  "RtlPrefix": "",
  "RtlSubPrefix": "mm_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu7ev",
    "Package": "-ffvc1156",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "A": {
      "index": "0",
      "direction": "in",
      "srcType": "*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_A_port",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_CONTROL_BUS",
          "name": "A_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_CONTROL_BUS",
          "name": "A_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "B": {
      "index": "1",
      "direction": "in",
      "srcType": "*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_B_port",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_CONTROL_BUS",
          "name": "B_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_CONTROL_BUS",
          "name": "B_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "AB": {
      "index": "2",
      "direction": "out",
      "srcType": "*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_AB_port",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_CONTROL_BUS",
          "name": "AB_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_CONTROL_BUS",
          "name": "AB_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": ["set_directive_top mm -name mm"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "mm"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "171",
    "Latency": "170"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "mm",
    "Version": "1.0",
    "DisplayName": "Mm",
    "Revision": "2113318460",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_mm_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/gemm.cc"],
    "Vhdl": [
      "impl\/vhdl\/mm_A_buff_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/mm_A_port_m_axi.vhd",
      "impl\/vhdl\/mm_AB_port_m_axi.vhd",
      "impl\/vhdl\/mm_B_port_m_axi.vhd",
      "impl\/vhdl\/mm_CONTROL_BUS_s_axi.vhd",
      "impl\/vhdl\/mm_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/mm_mm_Pipeline_1.vhd",
      "impl\/vhdl\/mm_mm_Pipeline_2.vhd",
      "impl\/vhdl\/mm_mm_Pipeline_4.vhd",
      "impl\/vhdl\/mm_mm_Pipeline_row.vhd",
      "impl\/vhdl\/mm_mul_32s_32s_32_1_1.vhd",
      "impl\/vhdl\/mm_mux_83_32_1_1.vhd",
      "impl\/vhdl\/mm.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/mm_A_buff_RAM_AUTO_1R1W.v",
      "impl\/verilog\/mm_A_port_m_axi.v",
      "impl\/verilog\/mm_AB_port_m_axi.v",
      "impl\/verilog\/mm_B_port_m_axi.v",
      "impl\/verilog\/mm_CONTROL_BUS_s_axi.v",
      "impl\/verilog\/mm_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/mm_mm_Pipeline_1.v",
      "impl\/verilog\/mm_mm_Pipeline_2.v",
      "impl\/verilog\/mm_mm_Pipeline_4.v",
      "impl\/verilog\/mm_mm_Pipeline_row.v",
      "impl\/verilog\/mm_mul_32s_32s_32_1_1.v",
      "impl\/verilog\/mm_mux_83_32_1_1.v",
      "impl\/verilog\/mm.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/mm_v1_0\/data\/mm.mdd",
      "impl\/misc\/drivers\/mm_v1_0\/data\/mm.tcl",
      "impl\/misc\/drivers\/mm_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/mm_v1_0\/src\/xmm.c",
      "impl\/misc\/drivers\/mm_v1_0\/src\/xmm.h",
      "impl\/misc\/drivers\/mm_v1_0\/src\/xmm_hw.h",
      "impl\/misc\/drivers\/mm_v1_0\/src\/xmm_linux.c",
      "impl\/misc\/drivers\/mm_v1_0\/src\/xmm_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/mm.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_CONTROL_BUS": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_CONTROL_BUS_",
      "paramPrefix": "C_S_AXI_CONTROL_BUS_",
      "ports": [
        "s_axi_CONTROL_BUS_ARADDR",
        "s_axi_CONTROL_BUS_ARREADY",
        "s_axi_CONTROL_BUS_ARVALID",
        "s_axi_CONTROL_BUS_AWADDR",
        "s_axi_CONTROL_BUS_AWREADY",
        "s_axi_CONTROL_BUS_AWVALID",
        "s_axi_CONTROL_BUS_BREADY",
        "s_axi_CONTROL_BUS_BRESP",
        "s_axi_CONTROL_BUS_BVALID",
        "s_axi_CONTROL_BUS_RDATA",
        "s_axi_CONTROL_BUS_RREADY",
        "s_axi_CONTROL_BUS_RRESP",
        "s_axi_CONTROL_BUS_RVALID",
        "s_axi_CONTROL_BUS_WDATA",
        "s_axi_CONTROL_BUS_WREADY",
        "s_axi_CONTROL_BUS_WSTRB",
        "s_axi_CONTROL_BUS_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "A_1",
          "access": "W",
          "description": "Data signal of A",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "A",
              "access": "W",
              "description": "Bit 31 to 0 of A"
            }]
        },
        {
          "offset": "0x14",
          "name": "A_2",
          "access": "W",
          "description": "Data signal of A",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "A",
              "access": "W",
              "description": "Bit 63 to 32 of A"
            }]
        },
        {
          "offset": "0x1c",
          "name": "B_1",
          "access": "W",
          "description": "Data signal of B",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "B",
              "access": "W",
              "description": "Bit 31 to 0 of B"
            }]
        },
        {
          "offset": "0x20",
          "name": "B_2",
          "access": "W",
          "description": "Data signal of B",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "B",
              "access": "W",
              "description": "Bit 63 to 32 of B"
            }]
        },
        {
          "offset": "0x28",
          "name": "AB_1",
          "access": "W",
          "description": "Data signal of AB",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "AB",
              "access": "W",
              "description": "Bit 31 to 0 of AB"
            }]
        },
        {
          "offset": "0x2c",
          "name": "AB_2",
          "access": "W",
          "description": "Data signal of AB",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "AB",
              "access": "W",
              "description": "Bit 63 to 32 of AB"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "A"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "B"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "AB"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_CONTROL_BUS:m_axi_A_port:m_axi_B_port:m_axi_AB_port",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_A_port": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_A_port_",
      "paramPrefix": "C_M_AXI_A_PORT_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_A_port_ARADDR",
        "m_axi_A_port_ARBURST",
        "m_axi_A_port_ARCACHE",
        "m_axi_A_port_ARID",
        "m_axi_A_port_ARLEN",
        "m_axi_A_port_ARLOCK",
        "m_axi_A_port_ARPROT",
        "m_axi_A_port_ARQOS",
        "m_axi_A_port_ARREADY",
        "m_axi_A_port_ARREGION",
        "m_axi_A_port_ARSIZE",
        "m_axi_A_port_ARUSER",
        "m_axi_A_port_ARVALID",
        "m_axi_A_port_AWADDR",
        "m_axi_A_port_AWBURST",
        "m_axi_A_port_AWCACHE",
        "m_axi_A_port_AWID",
        "m_axi_A_port_AWLEN",
        "m_axi_A_port_AWLOCK",
        "m_axi_A_port_AWPROT",
        "m_axi_A_port_AWQOS",
        "m_axi_A_port_AWREADY",
        "m_axi_A_port_AWREGION",
        "m_axi_A_port_AWSIZE",
        "m_axi_A_port_AWUSER",
        "m_axi_A_port_AWVALID",
        "m_axi_A_port_BID",
        "m_axi_A_port_BREADY",
        "m_axi_A_port_BRESP",
        "m_axi_A_port_BUSER",
        "m_axi_A_port_BVALID",
        "m_axi_A_port_RDATA",
        "m_axi_A_port_RID",
        "m_axi_A_port_RLAST",
        "m_axi_A_port_RREADY",
        "m_axi_A_port_RRESP",
        "m_axi_A_port_RUSER",
        "m_axi_A_port_RVALID",
        "m_axi_A_port_WDATA",
        "m_axi_A_port_WID",
        "m_axi_A_port_WLAST",
        "m_axi_A_port_WREADY",
        "m_axi_A_port_WSTRB",
        "m_axi_A_port_WUSER",
        "m_axi_A_port_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "A"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "A"
        }
      ]
    },
    "m_axi_B_port": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_B_port_",
      "paramPrefix": "C_M_AXI_B_PORT_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_B_port_ARADDR",
        "m_axi_B_port_ARBURST",
        "m_axi_B_port_ARCACHE",
        "m_axi_B_port_ARID",
        "m_axi_B_port_ARLEN",
        "m_axi_B_port_ARLOCK",
        "m_axi_B_port_ARPROT",
        "m_axi_B_port_ARQOS",
        "m_axi_B_port_ARREADY",
        "m_axi_B_port_ARREGION",
        "m_axi_B_port_ARSIZE",
        "m_axi_B_port_ARUSER",
        "m_axi_B_port_ARVALID",
        "m_axi_B_port_AWADDR",
        "m_axi_B_port_AWBURST",
        "m_axi_B_port_AWCACHE",
        "m_axi_B_port_AWID",
        "m_axi_B_port_AWLEN",
        "m_axi_B_port_AWLOCK",
        "m_axi_B_port_AWPROT",
        "m_axi_B_port_AWQOS",
        "m_axi_B_port_AWREADY",
        "m_axi_B_port_AWREGION",
        "m_axi_B_port_AWSIZE",
        "m_axi_B_port_AWUSER",
        "m_axi_B_port_AWVALID",
        "m_axi_B_port_BID",
        "m_axi_B_port_BREADY",
        "m_axi_B_port_BRESP",
        "m_axi_B_port_BUSER",
        "m_axi_B_port_BVALID",
        "m_axi_B_port_RDATA",
        "m_axi_B_port_RID",
        "m_axi_B_port_RLAST",
        "m_axi_B_port_RREADY",
        "m_axi_B_port_RRESP",
        "m_axi_B_port_RUSER",
        "m_axi_B_port_RVALID",
        "m_axi_B_port_WDATA",
        "m_axi_B_port_WID",
        "m_axi_B_port_WLAST",
        "m_axi_B_port_WREADY",
        "m_axi_B_port_WSTRB",
        "m_axi_B_port_WUSER",
        "m_axi_B_port_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "B"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "B"
        }
      ]
    },
    "m_axi_AB_port": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_AB_port_",
      "paramPrefix": "C_M_AXI_AB_PORT_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "WRITE_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_AB_port_ARADDR",
        "m_axi_AB_port_ARBURST",
        "m_axi_AB_port_ARCACHE",
        "m_axi_AB_port_ARID",
        "m_axi_AB_port_ARLEN",
        "m_axi_AB_port_ARLOCK",
        "m_axi_AB_port_ARPROT",
        "m_axi_AB_port_ARQOS",
        "m_axi_AB_port_ARREADY",
        "m_axi_AB_port_ARREGION",
        "m_axi_AB_port_ARSIZE",
        "m_axi_AB_port_ARUSER",
        "m_axi_AB_port_ARVALID",
        "m_axi_AB_port_AWADDR",
        "m_axi_AB_port_AWBURST",
        "m_axi_AB_port_AWCACHE",
        "m_axi_AB_port_AWID",
        "m_axi_AB_port_AWLEN",
        "m_axi_AB_port_AWLOCK",
        "m_axi_AB_port_AWPROT",
        "m_axi_AB_port_AWQOS",
        "m_axi_AB_port_AWREADY",
        "m_axi_AB_port_AWREGION",
        "m_axi_AB_port_AWSIZE",
        "m_axi_AB_port_AWUSER",
        "m_axi_AB_port_AWVALID",
        "m_axi_AB_port_BID",
        "m_axi_AB_port_BREADY",
        "m_axi_AB_port_BRESP",
        "m_axi_AB_port_BUSER",
        "m_axi_AB_port_BVALID",
        "m_axi_AB_port_RDATA",
        "m_axi_AB_port_RID",
        "m_axi_AB_port_RLAST",
        "m_axi_AB_port_RREADY",
        "m_axi_AB_port_RRESP",
        "m_axi_AB_port_RUSER",
        "m_axi_AB_port_RVALID",
        "m_axi_AB_port_WDATA",
        "m_axi_AB_port_WID",
        "m_axi_AB_port_WLAST",
        "m_axi_AB_port_WREADY",
        "m_axi_AB_port_WSTRB",
        "m_axi_AB_port_WUSER",
        "m_axi_AB_port_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "AB"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "AB"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_CONTROL_BUS_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_CONTROL_BUS_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_CONTROL_BUS_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_CONTROL_BUS_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_CONTROL_BUS_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_CONTROL_BUS_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_CONTROL_BUS_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_A_port_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_A_port_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_A_port_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_A_port_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_A_port_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_A_port_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_A_port_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_A_port_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_A_port_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_A_port_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_A_port_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_A_port_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_A_port_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_A_port_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_A_port_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_A_port_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_A_port_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_A_port_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_A_port_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_A_port_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_A_port_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_A_port_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_A_port_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_A_port_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_A_port_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_A_port_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_A_port_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_A_port_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_A_port_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_A_port_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_A_port_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_A_port_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_A_port_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_A_port_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_A_port_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_A_port_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_A_port_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_A_port_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_A_port_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_A_port_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_A_port_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_A_port_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_A_port_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_A_port_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_A_port_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_B_port_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_B_port_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_B_port_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_B_port_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_B_port_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_B_port_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_B_port_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_B_port_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_B_port_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_B_port_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_B_port_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_B_port_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_B_port_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_B_port_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_B_port_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_B_port_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_B_port_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_B_port_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_B_port_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_B_port_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_B_port_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_B_port_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_B_port_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_B_port_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_B_port_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_B_port_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_B_port_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_B_port_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_B_port_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_B_port_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_B_port_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_B_port_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_B_port_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_B_port_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_B_port_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_B_port_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_B_port_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_B_port_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_B_port_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_B_port_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_B_port_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_B_port_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_B_port_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_B_port_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_B_port_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_AB_port_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_AB_port_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_AB_port_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_AB_port_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_AB_port_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_AB_port_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_AB_port_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_AB_port_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_AB_port_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_AB_port_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_AB_port_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_AB_port_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_AB_port_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_AB_port_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_AB_port_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_AB_port_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_AB_port_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_AB_port_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_AB_port_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_AB_port_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_AB_port_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_AB_port_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_AB_port_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_AB_port_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_AB_port_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_AB_port_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_AB_port_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_AB_port_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_AB_port_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_AB_port_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_AB_port_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_AB_port_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_AB_port_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_AB_port_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_AB_port_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_AB_port_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_AB_port_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_AB_port_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_AB_port_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_AB_port_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_AB_port_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_AB_port_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_AB_port_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_AB_port_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_AB_port_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "mm",
      "Instances": [
        {
          "ModuleName": "mm_Pipeline_1",
          "InstanceName": "grp_mm_Pipeline_1_fu_438"
        },
        {
          "ModuleName": "mm_Pipeline_2",
          "InstanceName": "grp_mm_Pipeline_2_fu_453"
        },
        {
          "ModuleName": "mm_Pipeline_row",
          "InstanceName": "grp_mm_Pipeline_row_fu_524"
        },
        {
          "ModuleName": "mm_Pipeline_4",
          "InstanceName": "grp_mm_Pipeline_4_fu_608"
        }
      ]
    },
    "Info": {
      "mm_Pipeline_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "mm_Pipeline_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "mm_Pipeline_row": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "mm_Pipeline_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "mm": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "mm_Pipeline_1": {
        "Latency": {
          "LatencyBest": "67",
          "LatencyAvg": "67",
          "LatencyWorst": "67",
          "PipelineII": "67",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "64",
            "Latency": "65",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "57",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "76",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "mm_Pipeline_2": {
        "Latency": {
          "LatencyBest": "66",
          "LatencyAvg": "66",
          "LatencyWorst": "66",
          "PipelineII": "66",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "64",
            "Latency": "64",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "2064",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "74",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "mm_Pipeline_row": {
        "Latency": {
          "LatencyBest": "18",
          "LatencyAvg": "18",
          "LatencyWorst": "18",
          "PipelineII": "18",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.252"
        },
        "Loops": [{
            "Name": "row",
            "TripCount": "8",
            "Latency": "16",
            "PipelineII": "2",
            "PipelineDepth": "3"
          }],
        "Area": {
          "DSP": "192",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "11",
          "FF": "270",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "3331",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "mm_Pipeline_4": {
        "Latency": {
          "LatencyBest": "67",
          "LatencyAvg": "67",
          "LatencyWorst": "67",
          "PipelineII": "67",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "64",
            "Latency": "65",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "48",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "117",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "mm": {
        "Latency": {
          "LatencyBest": "170",
          "LatencyAvg": "170",
          "LatencyWorst": "170",
          "PipelineII": "171",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "192",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "11",
          "FF": "5536",
          "AVAIL_FF": "460800",
          "UTIL_FF": "1",
          "LUT": "8808",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "3",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2023-11-30 16:20:16 +0900",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.2"
  }
}
