Data: 11/04/2025

**Pontifical Catholic University of Campinas**
**electrical engineering**

**PI: Logic and Logic Circuits**
**Prof. Frank**

**LED DIGITAL CLOCK PROJECT**

**Group participants:**

Felipe Grolla Freitas         RA: 24004846<br>
Guilherme Oliveira Nogueira    RA: 25006542<br>
Giovanna Lima Salvagnini      RA: 25015692<br>
Henrique Spadaccia Chamb√≥    RA: 25008942<br>

**CAMPINAS ‚Äî SP**
**2025**

---

**1. INTRODUCTION**

This report details the development of a digital clock with seven-segment LED displays, a project that integrates fundamental concepts of digital and analog electronics. The architecture of the implemented circuit employs a variety of discrete components to perform the continuous counting and display of time in hours, minutes and seconds. The central sequential logic is built using D-type flip-flops, responsible for storing and advancing the counting states. The system timing is generated by an oscillator based on the NE555 integrated circuit, whose frequency is subsequently divided by asynchronous counters implemented with D flip-flops to obtain the necessary time bases. The conversion of the binary codes of the counters to the display format on the seven-segment displays is performed by BCD-to-seven-segment decoders. Additionally, the project incorporates logic gates (AND, OR, NOT) to implement the counter control logic and the clock adjustment and reset circuits, demonstrating a complete solution based on dedicated hardware.

**2. OBJECTIVE**

The main objective of this project was to develop a functional digital clock capable of accurately counting hours, minutes and seconds, using only discrete electronic circuits and digital logic components, without the use of programming languages ‚Äã‚Äãor microcontrollers. The aim was to apply in a practical way the knowledge acquired in Electronics and Digital Circuits courses, focusing on the construction of a complete timing and display system on seven-segment LED displays. The specific objectives of the project include:

* Design and implement a rectifier power supply with adequate filtering to power the digital circuits;
* Develop a clock generation system using delay and frequency division circuits to provide stable pulses;
* Develop synchronous and asynchronous counters using D flip-flops to count units and tens of seconds, minutes and hours;
* Integrate binary decoders for 7 segments with the counters, allowing the correct display of time values.

At the end of the project, the system was expected to be able to operate continuously, stably and accurately, correctly representing time in digital format with real-time updates on LED displays.

**3. METHODOLOGY**

The methodology adopted for the development of the LED digital clock was based on a sequential approach, structured in interdependent stages, from the theoretical analysis of the circuits involved to the practical assembly and functional tests in the laboratory. The project was conducted entirely based on hardware, using discrete electronic components and classic digital circuits, which required detailed planning and careful validation of each subsystem. Initially, a theoretical study of the main functional blocks required was carried out: power supply, clock generator, counters, decoders and display circuits. This stage included the review of concepts such as alternating current rectification and filtering, D flip-flop operation, binary counting logic, decoding for seven-segment displays and multiplexing techniques. Based on this study, the circuits were schematized in modular stages:

* **Rectifier Power Supply::** conversion of alternating current into direct current using diodes and capacitors, with dimensions appropriate to the voltage and current required by the logic circuits.
* **Clock Generator and Delay Circuit:** creation of a stable time base using oscillators and a sequential frequency divider of 12 flip-flops for frequency control.
* **Counters and Registers:** implementation of synchronous binary counters with D flip-flops for counting seconds, minutes and hours, with automatic resets configured for 60 seconds/minutes and 24 hours.
* **Decoders and Display:** use of BCD decoder circuits for 7 segments connected to the counters, allowing display on common cathode displays.

Each step was individually tested to validate its operation before the system was fully integrated. The assembly process initially used a protoboard, followed by final assembly on a standard board with solder, ensuring robustness and stability in the continuous operation of the clock. The practical methodology reinforced the understanding of the theoretical concepts involved, in addition to developing diagnostic and fault correction skills during assembly, contributing to the student's complete technical training.

**4. THEORETICAL DEVELOPMENT**

**4.1 Transformer and Rectifier Source**

The main objective of the rectifier source developed for the digital clock project was to provide a stable continuous voltage of approximately 5V, suitable for the operation of digital circuits. The circuit was designed in stages, starting with the conversion of the alternating voltage from the electrical network. A transformer with a 127V input and 12V AC output was used, responsible for reducing the voltage from the electrical network to a safe level compatible with the subsequent electronic circuits. Next, four rectifier diodes were arranged in a Graetz bridge configuration, allowing full-wave rectification ‚Äî that is, the conversion of both half-cycles of the alternating current into unidirectional pulses, increasing the energy efficiency of the system.

The output of the rectifier bridge was connected to a 220ŒºF electrolytic capacitor with a working voltage between 35V and 50V, which had the function of filtering the rectified voltage, significantly reducing ripples and storing charge to provide a more continuous voltage to the other components. To further stabilize the output voltage and protect sensitive circuits, a regulator circuit with a transistor and Zener diode was incorporated. The BD135 transistor, of the NPN type, was used as a current amplification and switching element, acting as a linear regulator. Its base was polarized by means of a voltage divider formed by a 1kŒ© resistor and the 1N4734A Zener diode, with a breakdown voltage of approximately 5.6V. This Zener maintained a constant voltage at the base of the transistor, allowing the emitter output voltage to be regulated around 5V, suitable for the TTL and CMOS logic circuits used in the project.

The 1kŒ© resistor was used to limit the current flowing through the Zener diode, protecting it against overcurrent and ensuring its operation in the controlled avalanche region. In this way, the RC, transistor and Zener assembly formed a simple but efficient regulator, capable of providing a stabilized direct voltage with sufficient current to power the flip-flops, decoders, displays and other digital elements of the clock. The correct selection and dimensioning of these components were essential to ensure the reliability of the system and avoid failures resulting from variations in the power supply.

**4.2 Conversor Anal√≥gico-Digital, Oscilador NE555**

No projeto do rel√≥gio digital com LED, foi implementado um oscilador utilizando o circuito integrado NE555, configurado no modo est√°vel. Sua fun√ß√£o principal √© gerar um sinal de clock, uma onda quadrada peri√≥dica essencial para a sincroniza√ß√£o e o funcionamento sequencial dos diversos componentes digitais do sistema, incluindo a l√≥gica de contagem do tempo e o controle dos LEDs. O NE555, operando como oscilador, produzir√° pulsos el√©tricos cont√≠nuos com uma frequ√™ncia determinada pelos valores dos resistores (um de 1kŒ© e outro de 10kŒ© em s√©rie) e do capacitor de 250 mF conectados externamente. Essa configura√ß√£o permite a gera√ß√£o de um sinal de clock com um per√≠odo de aproximadamente uma hora, ditando o ritmo no qual as informa√ß√µes de tempo ser√£o atualizadas e exibidas pelos LEDs. O capacitor de 10 nF conectado ao pino de controle (pino 5) tem a fun√ß√£o de desacoplar ru√≠dos e garantir a estabilidade da opera√ß√£o do oscilador. A sa√≠da deste oscilador (pino 3 do NE555) fornecer√° o sinal de clock necess√°rio para a l√≥gica digital do rel√≥gio.

**4.3 Circuito de Regulagem de Onda**

O circuito divisor de frequ√™ncia implementado introduz inerentemente um conceito de atraso de sinal, uma vez que a onda de sa√≠da de 2 Hz √© gerada somente ap√≥s o ac√∫mulo de um n√∫mero espec√≠fico de ciclos da onda de entrada de 60 Hz. Esse atraso, embora fundamental para a divis√£o da frequ√™ncia, ilustra a import√¢ncia do controle de tempo e sincronismo em sistemas digitais. No contexto de um rel√≥gio digital, por exemplo, a precis√£o na gera√ß√£o dos pulsos de frequ√™ncia mais baixa (como os de segundo, minuto e hora) √© crucial para a manuten√ß√£o de uma contagem de tempo correta e para o sincronismo com outros componentes do sistema. O atraso introduzido pelo divisor de frequ√™ncia precisa ser cuidadosamente considerado no projeto de sistemas mais complexos para garantir a opera√ß√£o coordenada de todos os seus elementos.

**4.4 Contadores e Registradores**

A contagem de tempo no rel√≥gio digital foi realizada por meio de um sistema sequencial composto por flip-flops D interligados, formando contadores s√≠ncronos e ass√≠ncronos respons√°veis por contabilizar segundos, minutos e horas. O clock principal que alimenta o primeiro flip-flop do sistema foi configurado para operar com um per√≠odo de 500 ms, correspondente a uma frequ√™ncia de 2 Hz, garantindo que dois pulsos completos representem exatamente um segundo ‚Äî permitindo assim a contagem exata de tempo com base em pulsos digitais. Cada unidade de contagem foi constru√≠da com flip-flops conectados de forma que a sa√≠da <span class="math-inline">Q</span> de um est√°gio alimenta a entrada de clock do pr√≥ximo, resultando em uma contagem bin√°ria crescente a cada pulso. Esses agrupamentos de flip-flops funcionam como registradores de 4 bits, representando os d√≠gitos em bin√°rio, que posteriormente s√£o decodificados para exibi√ß√£o. Para controlar a transi√ß√£o entre os segmentos (unidade para dezena de segundos, minutos e horas), ao final de cada registrador foi inserida uma porta l√≥gica AND. Essa porta √© configurada para detectar quando o conte√∫do bin√°rio do registrador atinge seu valor m√°ximo programado (como 1001 para contagem at√© 9, ou 0101 para contagem at√© 5, conforme o caso). Quando essa condi√ß√£o √© satisfeita, a sa√≠da da porta AND gera um pulso l√≥gico alto (n√≠vel 1), utilizado para duas fun√ß√µes principais: primeiramente, esse pulso √© conectado √† entrada de clock do primeiro flip-flop do registrador seguinte, promovendo o incremento da pr√≥xima casa decimal do rel√≥gio (por exemplo, da unidade para a dezena de segundos); em segundo lugar, o mesmo sinal atua no circuito de reset dos flip-flops do registrador correspondente, for√ßando-os a retornar ao estado l√≥gico 0 e reiniciar a contagem. Esse sistema de contadores e l√≥gica de controle garante que a contagem seja cont√≠nua, sincronizada e compat√≠vel com a estrutura decimal exibida nos displays de 7 segmentos. A utiliza√ß√£o de portas AND como detectores de estado m√°ximo e geradores de pulso de avan√ßo permitiu eliminar a necessidade de elementos program√°veis, mantendo toda a l√≥gica baseada em componentes discretos e l√≥gica combinacional.

**5. DESENVOLVIMENTO PR√ÅTICO**

**5.1 Fonte Retificadora**

A montagem da fonte retificadora foi essencial para garantir a alimenta√ß√£o adequada do circuito l√≥gico integrado do rel√≥gio LED. O circuito foi constru√≠do utilizando quatro diodos retificadores em ponte, respons√°veis pela convers√£o da tens√£o alternada em tens√£o cont√≠nua pulsante. Em seguida, foi inserido um capacitor eletrol√≠tico de 220 ¬µF para realizar a filtragem da tens√£o, suavizando as oscila√ß√µes e fornecendo uma sa√≠da mais est√°vel. Para limitar a corrente e proteger os componentes subsequentes, utilizamos um resistor de 1 kŒ© em s√©rie com a carga. Um diodo zener de 5,6 V foi empregado para regular a tens√£o de sa√≠da, garantindo uma alimenta√ß√£o constante ao circuito digital. Al√©m disso, um transistor 137 foi inserido como parte do est√°gio de estabiliza√ß√£o da fonte, atuando como regulador adicional. A fonte do circuito foi um transformador ligado diretamente √† rede el√©trica de 127 V, com sa√≠da de 6 V em corrente alternada. Ap√≥s a retifica√ß√£o, foi medida uma tens√£o cont√≠nua de aproximadamente 8,5 V na sa√≠da da ponte de diodos. Com a filtragem do capacitor, essa tens√£o se estabilizou em torno de 8,2 V. Finalmente, ap√≥s a regula√ß√£o pelo diodo zener e pelo transistor, obteve-se uma tens√£o de sa√≠da final pr√≥xima de 5,6 V, adequada para o funcionamento dos circuitos digitais do rel√≥gio.

**5.2 Conversor Anal√≥gico-Digital**
Implementa√ß√£o do ADC no circuito.
Verifica√ß√£o da convers√£o de sinal.

**5.3 Circuito de Atraso de Onda**
Montagem pr√°tica do circuito de atraso.
Avalia√ß√£o da estabilidade do tempo.

**5.4 Contadores e Registradores**
Implementa√ß√£o dos contadores para horas, minutos e segundos.
Integra√ß√£o com os displays de LED.

**6. COMPLEMENTARY CIRCUITS**

**6.1 Clock Time Adjustment**

To provide an intuitive method of adjusting the time on a digital clock, the design incorporates a control circuit that changes the timing dynamics when the buttons are pressed. Instead of a single increment per press, holding down one of the adjustment buttons (S1 or S2) temporarily accelerates the clock frequency that powers the counters. This acceleration allows the minutes and hours digits to be rapidly advanced to the desired value. Additionally, simultaneously pressing both adjustment buttons (S1 and S2) implements a full clock reset function. This action forces all registers to a predefined initial state, restarting the time count from zero. This simplified approach to manual adjustment eliminates the need for repetitive presses for large changes and provides a quick way to reset the system when necessary, while maintaining the integrity of the counters' sequential logic during normal operation.

**6.2 Unit Separation LEDs**

To improve visualization and visually separate the hour, minute and second segments on the display, a circuit with separation LEDs between each of the time units was implemented. This circuit uses a total of four LEDs, arranged to alternate the hours, minutes and seconds digits on the 7-segment display. Each pair of LEDs, two on each separator, was connected to an inverter gate (NOT), with the gate input connected directly to the system's original clock ‚Äî the same clock that powers the flip-flops responsible for counting.

The function of this configuration is to keep the LEDs constantly lit while the clock is running, since the inverter inverts the phase of the original clock signal. Thus, when the clock signal is at a high level, the inverter gate generates a low level at the output, and vice versa, causing the LEDs to always remain lit, regardless of the value contained in the hour, minute or second registers. This creates a continuous visual effect, clearly highlighting the separation between time units, without interfering with the counting operation or the display of values. The use of the inverter gate, together with the original clock, ensures simple and efficient control to keep the LEDs illuminated throughout the clock's operating cycle.

**6.3 Battery Level Indicator**

The battery power meter circuit was implemented to provide a visual and intuitive indication of the remaining charge level of the battery that powers the system. This indicator consists of four LEDs connected in parallel, each in series with a 1kŒ© resistor, forming a simple and efficient arrangement for monitoring the percentage of the source voltage. The circuit is powered directly from the battery terminals, without the need for complex measurement circuits or microcontrollers.

Each LED represents a fraction of 25% of the total battery charge: with all four LEDs lit, the system is operating at full charge (100%); with three LEDs, the estimated charge is 75%; two LEDs indicate 50%, and only one LED lit represents approximately 25% of the remaining capacity. When all LEDs are off, it is assumed that the battery is close to being completely discharged.

Dividing the current between the 1kŒ© resistors ensures adequate limitation of the current passing through each LED, preventing overload and extending the life of the components. The parallel connection allows the activation of the LEDs to be directly influenced by the battery voltage: as the voltage level decreases, the potential difference is no longer sufficient to activate all the LEDs, causing them to gradually turn off, according to their position in the circuit. This simple and effective method provides the user with an instant visual reading of the power supply status, contributing to preventive maintenance and ensuring the reliable operation of the digital clock.


**7. CONCLUSIONS**

The development of the LED digital clock proposed in this project allowed the practical application of several fundamental concepts of digital and analog electronics, through the construction of a fully integrated circuit, without the use of programming. The system structure was organized into interdependent modules, starting with the rectifier source, composed of a 127V to 12V transformer, four rectifier diodes, a 220¬µF capacitor, a 1kŒ© resistor, a BD135 transistor and a 1N4734A Zener diode, which together provided a stabilized power supply for the circuit.

The core of the system was built based on D flip-flops, organized into binary registers and counters that, through connections between ùëÑ Q outputs and subsequent clock inputs, ensured the accurate counting of seconds, minutes and hours. The control logic was complemented with AND gates, responsible for detecting the maximum value of each register and triggering both the reset of the flip-flops and the advancement of the next register. The clock signal, operating at 1Hz (1s), was the basis for the synchronization of the entire count.

To ensure interactivity, a time adjustment system was implemented, in which buttons inserted between the AND gates and the flip-flops allowed manual advancement of each register. The time display was organized with 7-segment displays, separated by auxiliary LEDs controlled by inverter gates connected to the clock, keeping them always lit to clearly delimit the time units.

In addition, a battery power indicator was incorporated with four LEDs and 1kŒ© resistors connected in parallel, allowing a visual reading of the remaining charge based on the available voltage of the source. This compact and practical solution provides a clear notion of the energy status of the system.

Thus, the final project unified knowledge in rectification, voltage stabilization, sequential logic with flip-flops, decoding, state control and signaling by LEDs, demonstrating the feasibility of building a functional digital clock without resorting to programmable components, only with logic circuits and discrete devices.

**8. BIBLIOGRAPHICAL REFERENCES**

[1] &#9;BEHRENS, Frank Herman ‚Äî 000 Proposta de projeto ‚Äî Desafio.pdf, &#9;20 de mar de 2025.
[2] &#9;Newton C. Braga; Alexandre Braga ‚Äî Monte um rel√≥gio digital (ART329), &#9;20 de mar de 2025.
[3] &#9;SHAIKH, Kaif ‚Äî Life Of Electrician, &#9;21 de fev. de 2025.
[4] &#9;APPLICATIONS, Electrical Electronics ‚Äî How to Make Simple 12 Volt Battery Level Indicator Circuit? , &#9;23 de jul. de 2023.
[5] &#9;APPLICATIONS, Electrical Electronics ‚Äî How to Convert AC to DC?, &#9;20 de nov. de 2022.
[6] &#9;FERNANDES, Charles ‚Äî Rel√≥gio com flip flops, contador de dias, horas, minutos e segundos com flip flops, &#9;21 de jun. de 2019.
[7] &#9;RAMBO, Wagner ‚Äî REL√ìGIO DIGITAL COMPLETO | V√≠deo Aula \#175, &#9;23 de jun. de 2017.
[8] &#9;HOROWITZ, P.; HILL, W. A arte da eletr√¥nica: circuitos eletr√¥nicos e microeletr√¥nica. 3. ed. Porto Alegre: Bookman, 2017.


*Portuguese version for record*
https://docs.google.com/document/d/1XoNMRVHJ5W8g1v679qr8xJzX6RdXnsWyQHfxqDVIFlg/edit?usp=sharing
