

@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 43 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 16 clock pin(s) of sequential element(s)
0 instances converted, 16 sequential instances remain driven by gated/generated clocks

==================================== Non-Gated/Non-Generated Clocks ====================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                 
--------------------------------------------------------------------------------------------------------
@KP:ckid0_0       clk_25m             Unconstrained_port     43         I_upravljac.R_debounce_cnt[31:0]
========================================================================================================
======================================================================= Gated/Generated Clocks =======================================================================
Clock Tree ID     Driving Element                       Drive Element Type     Unconverted Fanout     Sample Instance       Explanation                               
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_1       I_upravljac.R_keys_last[3:0].Q[3]     dffe                   16                     I_regfile.R3[3:0]     Derived clock on input (not legal for GCC)
======================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

