#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Apr  6 11:18:09 2022
# Process ID: 1484
# Current directory: D:/dataD files/FPGA Lab/Lab6/ila
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11836 D:\dataD files\FPGA Lab\Lab6\ila\ila.xpr
# Log file: D:/dataD files/FPGA Lab/Lab6/ila/vivado.log
# Journal file: D:/dataD files/FPGA Lab/Lab6/ila\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/dataD files/FPGA Lab/Lab6/ila/ila.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/SANJU/ila' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/VIVADO/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'vio_0' is locked:
* The IP Data in the repository is incompatible with the current instance (despite having identical Version and Revision). You will need to upgrade the IP before viewing the customization and generating outputs.
WARNING: [IP_Flow 19-2162] IP 'ila_0' is locked:
* IP definition 'ILA (Integrated Logic Analyzer) (6.2)' for IP 'ila_0' (customized with software release 2018.2) has a different revision in the IP Catalog.
INFO: [Project 1-230] Project 'ila.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 1026.176 ; gain = 0.000
update_compile_order -fileset sources_1
WARNING: [Vivado 12-4144] IP run ila_0_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg484-1
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
D:/dataD files/FPGA Lab/Lab6/ila/ila.srcs/sources_1/ip/ila_0/ila_0.xci

WARNING: [Vivado_Tcl 4-393] The 'Implementation' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
D:/dataD files/FPGA Lab/Lab6/ila/ila.srcs/sources_1/ip/ila_0/ila_0.xci

Top: main_ila
INFO: [Device 21-403] Loading part xc7z020clg484-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1396.949 ; gain = 231.977
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main_ila' [D:/dataD files/FPGA Lab/Lab6/ila/ila.srcs/sources_1/new/main_ila.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/dataD files/FPGA Lab/Lab6/ila/ila.srcs/sources_1/new/main_ila.v:28]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [D:/dataD files/FPGA Lab/Lab6/ila/.Xil/Vivado-1484-karthikteja/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (1#1) [D:/dataD files/FPGA Lab/Lab6/ila/.Xil/Vivado-1484-karthikteja/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'vio_0' [D:/dataD files/FPGA Lab/Lab6/ila/.Xil/Vivado-1484-karthikteja/realtime/vio_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vio_0' (2#1) [D:/dataD files/FPGA Lab/Lab6/ila/.Xil/Vivado-1484-karthikteja/realtime/vio_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'updowncounter' [D:/dataD files/FPGA Lab/Lab6/ila/ila.srcs/sources_1/new/updowncounter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'updowncounter' (3#1) [D:/dataD files/FPGA Lab/Lab6/ila/ila.srcs/sources_1/new/updowncounter.v:23]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'vi'. This will prevent further optimization [D:/dataD files/FPGA Lab/Lab6/ila/ila.srcs/sources_1/new/main_ila.v:29]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'counter'. This will prevent further optimization [D:/dataD files/FPGA Lab/Lab6/ila/ila.srcs/sources_1/new/main_ila.v:30]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'il'. This will prevent further optimization [D:/dataD files/FPGA Lab/Lab6/ila/ila.srcs/sources_1/new/main_ila.v:28]
INFO: [Synth 8-6155] done synthesizing module 'main_ila' (4#1) [D:/dataD files/FPGA Lab/Lab6/ila/ila.srcs/sources_1/new/main_ila.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1449.277 ; gain = 284.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1449.277 ; gain = 284.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1449.277 ; gain = 284.305
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/dataD files/FPGA Lab/Lab6/ila/ila.srcs/sources_1/ip/ila_0/ila_0.dcp' for cell 'il'
INFO: [Project 1-454] Reading design checkpoint 'd:/dataD files/FPGA Lab/Lab6/ila/ila.srcs/sources_1/ip/vio_0/vio_0.dcp' for cell 'vi'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1457.531 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 70 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/dataD files/FPGA Lab/Lab6/ila/ila.srcs/sources_1/ip/vio_0/vio_0.xdc] for cell 'vi'
Finished Parsing XDC File [d:/dataD files/FPGA Lab/Lab6/ila/ila.srcs/sources_1/ip/vio_0/vio_0.xdc] for cell 'vi'
Parsing XDC File [d:/dataD files/FPGA Lab/Lab6/ila/ila.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'il/inst'
Finished Parsing XDC File [d:/dataD files/FPGA Lab/Lab6/ila/ila.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'il/inst'
Parsing XDC File [D:/dataD files/FPGA Lab/Lab6/ila/ila.srcs/constrs_1/new/ila_constraints.xdc]
Finished Parsing XDC File [D:/dataD files/FPGA Lab/Lab6/ila/ila.srcs/constrs_1/new/ila_constraints.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1602.961 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 40 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 40 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:34 ; elapsed = 00:00:21 . Memory (MB): peak = 1605.461 ; gain = 440.488
21 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:38 . Memory (MB): peak = 1605.461 ; gain = 579.285
reset_run synth_1
reset_run ila_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Project 1-577] IP run ila_0_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/dataD files/FPGA Lab/Lab6/ila/ila.srcs/sources_1/ip/ila_0/ila_0.xci

WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Implementation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/dataD files/FPGA Lab/Lab6/ila/ila.srcs/sources_1/ip/ila_0/ila_0.xci

WARNING: [Project 1-576] IP 'D:/dataD files/FPGA Lab/Lab6/ila/ila.srcs/sources_1/ip/ila_0/ila_0.xci' in run ila_0_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
[Wed Apr  6 11:48:16 2022] Launched ila_0_synth_1, synth_1...
Run output will be captured here:
ila_0_synth_1: D:/dataD files/FPGA Lab/Lab6/ila/ila.runs/ila_0_synth_1/runme.log
synth_1: D:/dataD files/FPGA Lab/Lab6/ila/ila.runs/synth_1/runme.log
[Wed Apr  6 11:48:16 2022] Launched impl_1...
Run output will be captured here: D:/dataD files/FPGA Lab/Lab6/ila/ila.runs/impl_1/runme.log
close_design
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 1661.980 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 78 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.344 . Memory (MB): peak = 2169.812 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.346 . Memory (MB): peak = 2169.812 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2169.812 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 46 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 40 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances

open_run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2270.234 ; gain = 608.254
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-06:40:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 2572.020 ; gain = 13.770
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248684771
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 3831.551 ; gain = 1259.531
set_property PROGRAM.FILE {D:/dataD files/FPGA Lab/Lab6/ila/ila.runs/impl_1/main_ila.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {D:/dataD files/FPGA Lab/Lab6/ila/ila.runs/impl_1/main_ila.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/dataD files/FPGA Lab/Lab6/ila/ila.runs/impl_1/main_ila.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {D:/dataD files/FPGA Lab/Lab6/ila/ila.runs/impl_1/main_ila.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/dataD files/FPGA Lab/Lab6/ila/ila.runs/impl_1/main_ila.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/dataD files/FPGA Lab/Lab6/ila/ila.runs/impl_1/main_ila.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 VIO core(s).
INFO: [Labtools 27-1967] Uploading output probe values from VIO core [hw_vio_1], for hw_probes which did not have this property set
refresh_hw_device: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 3876.340 ; gain = 40.008
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"il"}]]
WARNING: Simulation object rst was not found in the design.
WARNING: Simulation object cnt was not found in the design.
set_property OUTPUT_VALUE 1 [get_hw_probes updown -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"vi"}]]
commit_hw_vio [get_hw_probes {updown} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"vi"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"il"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Apr-06 12:03:44
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"il"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"il"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Apr-06 12:03:44
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/dataD files/FPGA Lab/Lab6/ila/ila.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {rst_1} {cnt_1} }
set_property OUTPUT_VALUE 1 [get_hw_probes rst -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"vi"}]]
commit_hw_vio [get_hw_probes {rst} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"vi"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"il"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Apr-06 12:04:40
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"il"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"il"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Apr-06 12:04:40
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/dataD files/FPGA Lab/Lab6/ila/ila.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property OUTPUT_VALUE 0 [get_hw_probes rst -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"vi"}]]
commit_hw_vio [get_hw_probes {rst} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"vi"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"il"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Apr-06 12:04:57
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"il"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"il"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Apr-06 12:04:57
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/dataD files/FPGA Lab/Lab6/ila/ila.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property OUTPUT_VALUE 0 [get_hw_probes updown -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"vi"}]]
commit_hw_vio [get_hw_probes {updown} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"vi"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"il"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Apr-06 12:06:43
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"il"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"il"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Apr-06 12:06:43
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/dataD files/FPGA Lab/Lab6/ila/ila.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property OUTPUT_VALUE 1 [get_hw_probes updown -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"vi"}]]
commit_hw_vio [get_hw_probes {updown} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"vi"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"il"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Apr-06 12:12:21
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"il"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"il"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Apr-06 12:12:21
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/dataD files/FPGA Lab/Lab6/ila/ila.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {D:/dataD files/FPGA Lab/Lab6/ila/ila.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr  6 12:24:26 2022...
