INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project_Lib/MySoureCode-Backup/VIVADO/Train/adder8bit_p277_211112/adder8bit_p277_211112.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Project_Lib/MySoureCode-Backup/VIVADO/Train/adder8bit_p277_211112/adder8bit_p277_211112.srcs/sim_1/new/tb_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_adder
