
*** Running vivado
    with args -log UART_loop.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source UART_loop.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source UART_loop.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 439.766 ; gain = 157.949
Command: synth_design -top UART_loop -part xc7a50tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50t'
INFO: [Device 21-403] Loading part xc7a50tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1596 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 963.566 ; gain = 234.961
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'UART_loop' [C:/Users/max95/OneDrive/Documents/Personnel/Etudes/ENSEIRB/03_SEE_3A/EN321_Systeme_embarque_pour_les_telecommunications/TP/src.vhd/UART_loop.vhd:43]
INFO: [Synth 8-3491] module 'UART_recv' declared at 'C:/Users/max95/OneDrive/Documents/Personnel/Etudes/ENSEIRB/03_SEE_3A/EN321_Systeme_embarque_pour_les_telecommunications/TP/src.vhd/uart_recv.vhd:27' bound to instance 'recv' of component 'UART_recv' [C:/Users/max95/OneDrive/Documents/Personnel/Etudes/ENSEIRB/03_SEE_3A/EN321_Systeme_embarque_pour_les_telecommunications/TP/src.vhd/UART_loop.vhd:124]
INFO: [Synth 8-638] synthesizing module 'UART_recv' [C:/Users/max95/OneDrive/Documents/Personnel/Etudes/ENSEIRB/03_SEE_3A/EN321_Systeme_embarque_pour_les_telecommunications/TP/src.vhd/uart_recv.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'UART_recv' (1#1) [C:/Users/max95/OneDrive/Documents/Personnel/Etudes/ENSEIRB/03_SEE_3A/EN321_Systeme_embarque_pour_les_telecommunications/TP/src.vhd/uart_recv.vhd:35]
INFO: [Synth 8-3491] module 'transmitter' declared at 'C:/Users/max95/OneDrive/Documents/Personnel/Etudes/ENSEIRB/03_SEE_3A/EN321_Systeme_embarque_pour_les_telecommunications/TP/src.vhd/transmitter.vhd:34' bound to instance 'trans' of component 'transmitter' [C:/Users/max95/OneDrive/Documents/Personnel/Etudes/ENSEIRB/03_SEE_3A/EN321_Systeme_embarque_pour_les_telecommunications/TP/src.vhd/UART_loop.vhd:130]
INFO: [Synth 8-638] synthesizing module 'transmitter' [C:/Users/max95/OneDrive/Documents/Personnel/Etudes/ENSEIRB/03_SEE_3A/EN321_Systeme_embarque_pour_les_telecommunications/TP/src.vhd/transmitter.vhd:43]
INFO: [Synth 8-3491] module 'codeur_conv' declared at 'C:/Users/max95/OneDrive/Documents/Personnel/Etudes/ENSEIRB/03_SEE_3A/EN321_Systeme_embarque_pour_les_telecommunications/TP/src.vhd/code_conv.vhd:34' bound to instance 'cc_test' of component 'codeur_conv' [C:/Users/max95/OneDrive/Documents/Personnel/Etudes/ENSEIRB/03_SEE_3A/EN321_Systeme_embarque_pour_les_telecommunications/TP/src.vhd/transmitter.vhd:176]
INFO: [Synth 8-638] synthesizing module 'codeur_conv' [C:/Users/max95/OneDrive/Documents/Personnel/Etudes/ENSEIRB/03_SEE_3A/EN321_Systeme_embarque_pour_les_telecommunications/TP/src.vhd/code_conv.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'codeur_conv' (2#1) [C:/Users/max95/OneDrive/Documents/Personnel/Etudes/ENSEIRB/03_SEE_3A/EN321_Systeme_embarque_pour_les_telecommunications/TP/src.vhd/code_conv.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'transmitter' (3#1) [C:/Users/max95/OneDrive/Documents/Personnel/Etudes/ENSEIRB/03_SEE_3A/EN321_Systeme_embarque_pour_les_telecommunications/TP/src.vhd/transmitter.vhd:43]
	Parameter fifo_size bound to: 4096 - type: integer 
	Parameter fifo_almost bound to: 8 - type: integer 
	Parameter drop_oldest_when_full bound to: 0 - type: bool 
	Parameter asynch_fifo_full bound to: 1 - type: bool 
	Parameter baudrate bound to: 115200 - type: integer 
	Parameter clock_frequency bound to: 100000000 - type: integer 
INFO: [Synth 8-3491] module 'UART_fifoed_send' declared at 'C:/Users/max95/OneDrive/Documents/Personnel/Etudes/ENSEIRB/03_SEE_3A/EN321_Systeme_embarque_pour_les_telecommunications/TP/src.vhd/UART_fifoed_send_V1.vhd:18' bound to instance 'send' of component 'UART_fifoed_send' [C:/Users/max95/OneDrive/Documents/Personnel/Etudes/ENSEIRB/03_SEE_3A/EN321_Systeme_embarque_pour_les_telecommunications/TP/src.vhd/UART_loop.vhd:145]
INFO: [Synth 8-638] synthesizing module 'UART_fifoed_send' [C:/Users/max95/OneDrive/Documents/Personnel/Etudes/ENSEIRB/03_SEE_3A/EN321_Systeme_embarque_pour_les_telecommunications/TP/src.vhd/UART_fifoed_send_V1.vhd:38]
	Parameter fifo_size bound to: 4096 - type: integer 
	Parameter fifo_almost bound to: 8 - type: integer 
	Parameter drop_oldest_when_full bound to: 0 - type: bool 
	Parameter asynch_fifo_full bound to: 1 - type: bool 
	Parameter baudrate bound to: 115200 - type: integer 
	Parameter clock_frequency bound to: 100000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'UART_fifoed_send' (4#1) [C:/Users/max95/OneDrive/Documents/Personnel/Etudes/ENSEIRB/03_SEE_3A/EN321_Systeme_embarque_pour_les_telecommunications/TP/src.vhd/UART_fifoed_send_V1.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'UART_loop' (5#1) [C:/Users/max95/OneDrive/Documents/Personnel/Etudes/ENSEIRB/03_SEE_3A/EN321_Systeme_embarque_pour_les_telecommunications/TP/src.vhd/UART_loop.vhd:43]
WARNING: [Synth 8-3917] design UART_loop has port led[8] driven by constant 1
WARNING: [Synth 8-3917] design UART_loop has port led[7] driven by constant 1
WARNING: [Synth 8-3917] design UART_loop has port led[6] driven by constant 1
WARNING: [Synth 8-3917] design UART_loop has port led[5] driven by constant 1
WARNING: [Synth 8-3917] design UART_loop has port led[4] driven by constant 1
WARNING: [Synth 8-3917] design UART_loop has port led[3] driven by constant 1
WARNING: [Synth 8-3331] design transmitter has unconnected port stream_in[7]
WARNING: [Synth 8-3331] design transmitter has unconnected port stream_in[6]
WARNING: [Synth 8-3331] design transmitter has unconnected port stream_in[5]
WARNING: [Synth 8-3331] design transmitter has unconnected port stream_in[4]
WARNING: [Synth 8-3331] design transmitter has unconnected port stream_in[3]
WARNING: [Synth 8-3331] design transmitter has unconnected port stream_in[2]
WARNING: [Synth 8-3331] design transmitter has unconnected port stream_in[1]
WARNING: [Synth 8-3331] design UART_loop has unconnected port sw[1]
WARNING: [Synth 8-3331] design UART_loop has unconnected port sw[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1035.871 ; gain = 307.266
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1035.871 ; gain = 307.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1035.871 ; gain = 307.266
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1035.871 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/max95/OneDrive/Documents/Personnel/Etudes/ENSEIRB/03_SEE_3A/EN321_Systeme_embarque_pour_les_telecommunications/TP/xdc/Nexys-A7-50T-UART-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'SW[0]'. [C:/Users/max95/OneDrive/Documents/Personnel/Etudes/ENSEIRB/03_SEE_3A/EN321_Systeme_embarque_pour_les_telecommunications/TP/xdc/Nexys-A7-50T-UART-Master.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/max95/OneDrive/Documents/Personnel/Etudes/ENSEIRB/03_SEE_3A/EN321_Systeme_embarque_pour_les_telecommunications/TP/xdc/Nexys-A7-50T-UART-Master.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[1]'. [C:/Users/max95/OneDrive/Documents/Personnel/Etudes/ENSEIRB/03_SEE_3A/EN321_Systeme_embarque_pour_les_telecommunications/TP/xdc/Nexys-A7-50T-UART-Master.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/max95/OneDrive/Documents/Personnel/Etudes/ENSEIRB/03_SEE_3A/EN321_Systeme_embarque_pour_les_telecommunications/TP/xdc/Nexys-A7-50T-UART-Master.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/max95/OneDrive/Documents/Personnel/Etudes/ENSEIRB/03_SEE_3A/EN321_Systeme_embarque_pour_les_telecommunications/TP/xdc/Nexys-A7-50T-UART-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/max95/OneDrive/Documents/Personnel/Etudes/ENSEIRB/03_SEE_3A/EN321_Systeme_embarque_pour_les_telecommunications/TP/xdc/Nexys-A7-50T-UART-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/UART_loop_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/UART_loop_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1139.582 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1139.582 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1139.582 ; gain = 410.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a50tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1139.582 ; gain = 410.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1139.582 ; gain = 410.977
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'UART_recv'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                              000
           zero_as_input |                              110 |                              001
           wait_next_bit |                              100 |                              010
              bit_sample |                              101 |                              011
            bit_received |                              011 |                              100
           wait_stop_bit |                              010 |                              101
        last_bit_is_zero |                              000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'UART_recv'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1139.582 ; gain = 410.977
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---RAMs : 
	              32K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 3     
	   3 Input     10 Bit        Muxes := 1     
	   7 Input     10 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module UART_recv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   3 Input     10 Bit        Muxes := 1     
	   7 Input     10 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 1     
Module codeur_conv 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                2 Bit    Registers := 1     
Module UART_fifoed_send 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3936] Found unconnected internal register 'recv/dat_reg' and it is trimmed from '8' to '1' bits. [C:/Users/max95/OneDrive/Documents/Personnel/Etudes/ENSEIRB/03_SEE_3A/EN321_Systeme_embarque_pour_les_telecommunications/TP/src.vhd/uart_recv.vhd:169]
WARNING: [Synth 8-3917] design UART_loop has port led[8] driven by constant 1
WARNING: [Synth 8-3917] design UART_loop has port led[7] driven by constant 1
WARNING: [Synth 8-3917] design UART_loop has port led[6] driven by constant 1
WARNING: [Synth 8-3917] design UART_loop has port led[5] driven by constant 1
WARNING: [Synth 8-3917] design UART_loop has port led[4] driven by constant 1
WARNING: [Synth 8-3917] design UART_loop has port led[3] driven by constant 1
WARNING: [Synth 8-3331] design UART_loop has unconnected port sw[1]
WARNING: [Synth 8-3331] design UART_loop has unconnected port sw[0]
INFO: [Synth 8-3886] merging instance 'send/read_index_reg_rep[0]' (FDRE) to 'send/read_index_reg[0]'
INFO: [Synth 8-3886] merging instance 'send/read_index_reg_rep[1]' (FDRE) to 'send/read_index_reg[1]'
INFO: [Synth 8-3886] merging instance 'send/read_index_reg_rep[2]' (FDRE) to 'send/read_index_reg[2]'
INFO: [Synth 8-3886] merging instance 'send/read_index_reg_rep[3]' (FDRE) to 'send/read_index_reg[3]'
INFO: [Synth 8-3886] merging instance 'send/read_index_reg_rep[4]' (FDRE) to 'send/read_index_reg[4]'
INFO: [Synth 8-3886] merging instance 'send/read_index_reg_rep[5]' (FDRE) to 'send/read_index_reg[5]'
INFO: [Synth 8-3886] merging instance 'send/read_index_reg_rep[10]' (FDRE) to 'send/read_index_reg[10]'
INFO: [Synth 8-3886] merging instance 'send/read_index_reg_rep[11]' (FDRE) to 'send/read_index_reg[11]'
INFO: [Synth 8-3886] merging instance 'send/read_index_reg_rep[9]' (FDRE) to 'send/read_index_reg[9]'
INFO: [Synth 8-3886] merging instance 'send/read_index_reg_rep[8]' (FDRE) to 'send/read_index_reg[8]'
INFO: [Synth 8-3886] merging instance 'send/read_index_reg_rep[7]' (FDRE) to 'send/read_index_reg[7]'
INFO: [Synth 8-3886] merging instance 'send/read_index_reg_rep[6]' (FDRE) to 'send/read_index_reg[6]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 1139.582 ; gain = 410.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------+---------------+-----------+----------------------+------------------------------+
|Module Name | RTL Object    | Inference | Size (Depth x Width) | Primitives                   | 
+------------+---------------+-----------+----------------------+------------------------------+
|UART_loop   | send/FIFO_reg | Implied   | 4 K x 2              | RAM64X1D x 128	RAM64M x 128	 | 
+------------+---------------+-----------+----------------------+------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:59 ; elapsed = 00:01:03 . Memory (MB): peak = 1139.582 ; gain = 410.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:00 ; elapsed = 00:01:04 . Memory (MB): peak = 1143.418 ; gain = 414.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+------------+---------------+-----------+----------------------+------------------------------+
|Module Name | RTL Object    | Inference | Size (Depth x Width) | Primitives                   | 
+------------+---------------+-----------+----------------------+------------------------------+
|UART_loop   | send/FIFO_reg | Implied   | 4 K x 2              | RAM64X1D x 128	RAM64M x 128	 | 
+------------+---------------+-----------+----------------------+------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:01 ; elapsed = 00:01:05 . Memory (MB): peak = 1147.434 ; gain = 418.828
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:09 ; elapsed = 00:01:14 . Memory (MB): peak = 1152.305 ; gain = 423.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:09 ; elapsed = 00:01:14 . Memory (MB): peak = 1152.305 ; gain = 423.699
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:10 ; elapsed = 00:01:14 . Memory (MB): peak = 1152.305 ; gain = 423.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:10 ; elapsed = 00:01:14 . Memory (MB): peak = 1152.305 ; gain = 423.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:10 ; elapsed = 00:01:14 . Memory (MB): peak = 1152.305 ; gain = 423.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:10 ; elapsed = 00:01:14 . Memory (MB): peak = 1152.305 ; gain = 423.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|UART_loop   | recv/shift_reg[0] | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    17|
|3     |LUT1     |    16|
|4     |LUT2     |    72|
|5     |LUT3     |    14|
|6     |LUT4     |    44|
|7     |LUT5     |    19|
|8     |LUT6     |   215|
|9     |MUXF7    |    56|
|10    |MUXF8    |    28|
|11    |RAM64M   |   128|
|12    |RAM64X1D |    64|
|13    |SRL16E   |     1|
|14    |FDCE     |     2|
|15    |FDRE     |    82|
|16    |FDSE     |    14|
|17    |IBUF     |     3|
|18    |OBUF     |    17|
+------+---------+------+

Report Instance Areas: 
+------+------------+-----------------+------+
|      |Instance    |Module           |Cells |
+------+------------+-----------------+------+
|1     |top         |                 |   793|
|2     |  recv      |UART_recv        |    97|
|3     |  send      |UART_fifoed_send |   659|
|4     |  trans     |transmitter      |     6|
|5     |    cc_test |codeur_conv      |     6|
+------+------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:10 ; elapsed = 00:01:14 . Memory (MB): peak = 1152.305 ; gain = 423.699
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:50 ; elapsed = 00:01:08 . Memory (MB): peak = 1152.305 ; gain = 319.988
Synthesis Optimization Complete : Time (s): cpu = 00:01:10 ; elapsed = 00:01:14 . Memory (MB): peak = 1152.305 ; gain = 423.699
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1164.309 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 293 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1167.434 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 192 instances were transformed.
  RAM64M => RAM64M (RAMD64E(x4)): 128 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 64 instances

INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 26 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:22 ; elapsed = 00:01:30 . Memory (MB): peak = 1167.434 ; gain = 727.668
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1167.434 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/max95/OneDrive/Documents/Personnel/Etudes/ENSEIRB/03_SEE_3A/EN321_Systeme_embarque_pour_les_telecommunications/TP/Chaine_FMD/Chaine_FMD.runs/synth_1/UART_loop.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file UART_loop_utilization_synth.rpt -pb UART_loop_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Oct 19 11:58:45 2021...
