

================================================================
== Vitis HLS Report for 'spmm_hls_Pipeline_pe_loop'
================================================================
* Date:           Mon Sep 15 18:16:57 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        spmm_prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.894 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------+-------------+---------+---------+----------+----------+-----+-----+---------+
        |                        |             |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |        Instance        |    Module   |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------+-------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_pe_kernel_0_fu_416  |pe_kernel_0  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_pe_kernel_1_fu_455  |pe_kernel_1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +------------------------+-------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- pe_loop  |        ?|        ?|         ?|          -|          -|    16|        no|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        0|       54|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     6|      869|      790|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      897|    -|
|Register             |        -|     -|      106|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     7|      975|     1741|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------+----------------+---------+----+-----+-----+-----+
    |        Instance        |     Module     | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------+----------------+---------+----+-----+-----+-----+
    |mux_164_32_1_1_U191     |mux_164_32_1_1  |        0|   0|    0|   65|    0|
    |grp_pe_kernel_0_fu_416  |pe_kernel_0     |        0|   3|  433|  344|    0|
    |grp_pe_kernel_1_fu_455  |pe_kernel_1     |        0|   3|  436|  381|    0|
    +------------------------+----------------+---------+----+-----+-----+-----+
    |Total                   |                |        0|   6|  869|  790|    0|
    +------------------------+----------------+---------+----+-----+-----+-----+

    * DSP: 
    +-----------------------------+------------------------+-----------+
    |           Instance          |         Module         | Expression|
    +-----------------------------+------------------------+-----------+
    |mul_mul_16s_16s_16_4_1_U192  |mul_mul_16s_16s_16_4_1  |    i0 * i1|
    +-----------------------------+------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln114_fu_602_p2                |         +|   0|  0|  12|           5|           1|
    |grp_fu_495_p2                      |         +|   0|  0|  23|          16|          16|
    |icmp_ln114_fu_596_p2               |      icmp|   0|  0|  10|           5|           6|
    |ap_block_state7_on_subcall_done    |        or|   0|  0|   2|           1|           1|
    |ap_block_state9_on_subcall_done    |        or|   0|  0|   2|           1|           1|
    |zext_ln160_16_cast_cast_fu_572_p3  |    select|   0|  0|   2|           1|           2|
    |zext_ln160_20_cast_cast_fu_548_p3  |    select|   0|  0|   3|           1|           3|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|  54|          30|          30|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |Dense_Buf0_1_address0          |  14|          3|   17|         51|
    |Dense_Buf0_1_ce0               |  14|          3|    1|          3|
    |Dense_Buf0_2_address0          |  14|          3|   17|         51|
    |Dense_Buf0_2_ce0               |  14|          3|    1|          3|
    |Dense_Buf0_3_address0          |  14|          3|   17|         51|
    |Dense_Buf0_3_ce0               |  14|          3|    1|          3|
    |Dense_Buf0_4_address0          |  14|          3|   17|         51|
    |Dense_Buf0_4_ce0               |  14|          3|    1|          3|
    |Dense_Buf0_5_address0          |  14|          3|   17|         51|
    |Dense_Buf0_5_ce0               |  14|          3|    1|          3|
    |Dense_Buf0_6_address0          |  14|          3|   17|         51|
    |Dense_Buf0_6_ce0               |  14|          3|    1|          3|
    |Dense_Buf0_7_address0          |  14|          3|   17|         51|
    |Dense_Buf0_7_ce0               |  14|          3|    1|          3|
    |Dense_Buf0_address0            |  14|          3|   17|         51|
    |Dense_Buf0_ce0                 |  14|          3|    1|          3|
    |Out_Buf0_10_address1           |  14|          3|   13|         39|
    |Out_Buf0_10_ce1                |  14|          3|    1|          3|
    |Out_Buf0_10_d1                 |  14|          3|   32|         96|
    |Out_Buf0_10_we1                |  14|          3|    1|          3|
    |Out_Buf0_11_address1           |  14|          3|   13|         39|
    |Out_Buf0_11_ce1                |  14|          3|    1|          3|
    |Out_Buf0_11_d1                 |  14|          3|   32|         96|
    |Out_Buf0_11_we1                |  14|          3|    1|          3|
    |Out_Buf0_12_address1           |  14|          3|   13|         39|
    |Out_Buf0_12_ce1                |  14|          3|    1|          3|
    |Out_Buf0_12_d1                 |  14|          3|   32|         96|
    |Out_Buf0_12_we1                |  14|          3|    1|          3|
    |Out_Buf0_13_address1           |  14|          3|   13|         39|
    |Out_Buf0_13_ce1                |  14|          3|    1|          3|
    |Out_Buf0_13_d1                 |  14|          3|   32|         96|
    |Out_Buf0_13_we1                |  14|          3|    1|          3|
    |Out_Buf0_14_address1           |  14|          3|   13|         39|
    |Out_Buf0_14_ce1                |  14|          3|    1|          3|
    |Out_Buf0_14_d1                 |  14|          3|   32|         96|
    |Out_Buf0_14_we1                |  14|          3|    1|          3|
    |Out_Buf0_8_address1            |  14|          3|   13|         39|
    |Out_Buf0_8_ce1                 |  14|          3|    1|          3|
    |Out_Buf0_8_d1                  |  14|          3|   32|         96|
    |Out_Buf0_8_we1                 |  14|          3|    1|          3|
    |Out_Buf0_9_address1            |  14|          3|   13|         39|
    |Out_Buf0_9_ce1                 |  14|          3|    1|          3|
    |Out_Buf0_9_d1                  |  14|          3|   32|         96|
    |Out_Buf0_9_we1                 |  14|          3|    1|          3|
    |Out_Buf0_address1              |  14|          3|   13|         39|
    |Out_Buf0_ce1                   |  14|          3|    1|          3|
    |Out_Buf0_d1                    |  14|          3|   32|         96|
    |Out_Buf0_we1                   |  14|          3|    1|          3|
    |ap_NS_fsm                      |  54|         10|    1|         10|
    |grp_pe_kernel_0_fu_416_p_read  |  81|         17|   32|        544|
    |grp_pe_kernel_1_fu_455_p_read  |  81|         17|   32|        544|
    |i_fu_190                       |   9|          2|    5|         10|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 897|        190|  590|       2668|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add_ln114_reg_858                    |   5|   0|    5|          0|
    |ap_CS_fsm                            |   9|   0|    9|          0|
    |grp_pe_kernel_0_fu_416_ap_start_reg  |   1|   0|    1|          0|
    |grp_pe_kernel_1_fu_455_ap_start_reg  |   1|   0|    1|          0|
    |i_fu_190                             |   5|   0|    5|          0|
    |mul_ln116_reg_872                    |  16|   0|   16|          0|
    |reg_499                              |  16|   0|   16|          0|
    |trunc_ln116_reg_863                  |   4|   0|    4|          0|
    |zext_ln116_1_cast_reg_780            |   4|   0|   32|         28|
    |zext_ln160_14_cast_reg_850           |   1|   0|   32|         31|
    |zext_ln160_15_cast_reg_845           |   2|   0|   32|         30|
    |zext_ln160_16_cast_cast_reg_840      |   2|   0|   32|         30|
    |zext_ln160_17_cast_reg_835           |   3|   0|   32|         29|
    |zext_ln160_18_cast_reg_830           |   3|   0|   32|         29|
    |zext_ln160_19_cast_cast_reg_825      |   3|   0|   32|         29|
    |zext_ln160_20_cast_cast_reg_820      |   3|   0|   32|         29|
    |zext_ln160_21_cast_reg_815           |   4|   0|   32|         28|
    |zext_ln160_22_cast_reg_810           |   4|   0|   32|         28|
    |zext_ln160_23_cast_reg_805           |   4|   0|   32|         28|
    |zext_ln160_24_cast_reg_800           |   4|   0|   32|         28|
    |zext_ln160_25_cast_cast_reg_795      |   4|   0|   32|         28|
    |zext_ln160_26_cast_cast_reg_790      |   4|   0|   32|         28|
    |zext_ln160_27_cast_cast_reg_785      |   4|   0|   32|         28|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 106|   0|  537|        431|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+-----------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  spmm_hls_Pipeline_pe_loop|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  spmm_hls_Pipeline_pe_loop|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  spmm_hls_Pipeline_pe_loop|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  spmm_hls_Pipeline_pe_loop|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  spmm_hls_Pipeline_pe_loop|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  spmm_hls_Pipeline_pe_loop|  return value|
|buf0_value_V_load      |   in|   32|     ap_none|          buf0_value_V_load|        scalar|
|Dense_Buf0_address0    |  out|   17|   ap_memory|                 Dense_Buf0|         array|
|Dense_Buf0_ce0         |  out|    1|   ap_memory|                 Dense_Buf0|         array|
|Dense_Buf0_q0          |   in|   32|   ap_memory|                 Dense_Buf0|         array|
|Dense_Buf0_1_address0  |  out|   17|   ap_memory|               Dense_Buf0_1|         array|
|Dense_Buf0_1_ce0       |  out|    1|   ap_memory|               Dense_Buf0_1|         array|
|Dense_Buf0_1_q0        |   in|   32|   ap_memory|               Dense_Buf0_1|         array|
|Dense_Buf0_2_address0  |  out|   17|   ap_memory|               Dense_Buf0_2|         array|
|Dense_Buf0_2_ce0       |  out|    1|   ap_memory|               Dense_Buf0_2|         array|
|Dense_Buf0_2_q0        |   in|   32|   ap_memory|               Dense_Buf0_2|         array|
|Dense_Buf0_3_address0  |  out|   17|   ap_memory|               Dense_Buf0_3|         array|
|Dense_Buf0_3_ce0       |  out|    1|   ap_memory|               Dense_Buf0_3|         array|
|Dense_Buf0_3_q0        |   in|   32|   ap_memory|               Dense_Buf0_3|         array|
|Dense_Buf0_4_address0  |  out|   17|   ap_memory|               Dense_Buf0_4|         array|
|Dense_Buf0_4_ce0       |  out|    1|   ap_memory|               Dense_Buf0_4|         array|
|Dense_Buf0_4_q0        |   in|   32|   ap_memory|               Dense_Buf0_4|         array|
|Dense_Buf0_5_address0  |  out|   17|   ap_memory|               Dense_Buf0_5|         array|
|Dense_Buf0_5_ce0       |  out|    1|   ap_memory|               Dense_Buf0_5|         array|
|Dense_Buf0_5_q0        |   in|   32|   ap_memory|               Dense_Buf0_5|         array|
|Dense_Buf0_6_address0  |  out|   17|   ap_memory|               Dense_Buf0_6|         array|
|Dense_Buf0_6_ce0       |  out|    1|   ap_memory|               Dense_Buf0_6|         array|
|Dense_Buf0_6_q0        |   in|   32|   ap_memory|               Dense_Buf0_6|         array|
|Dense_Buf0_7_address0  |  out|   17|   ap_memory|               Dense_Buf0_7|         array|
|Dense_Buf0_7_ce0       |  out|    1|   ap_memory|               Dense_Buf0_7|         array|
|Dense_Buf0_7_q0        |   in|   32|   ap_memory|               Dense_Buf0_7|         array|
|Out_Buf0_address1      |  out|   13|   ap_memory|                   Out_Buf0|         array|
|Out_Buf0_ce1           |  out|    1|   ap_memory|                   Out_Buf0|         array|
|Out_Buf0_we1           |  out|    1|   ap_memory|                   Out_Buf0|         array|
|Out_Buf0_d1            |  out|   32|   ap_memory|                   Out_Buf0|         array|
|Out_Buf0_8_address1    |  out|   13|   ap_memory|                 Out_Buf0_8|         array|
|Out_Buf0_8_ce1         |  out|    1|   ap_memory|                 Out_Buf0_8|         array|
|Out_Buf0_8_we1         |  out|    1|   ap_memory|                 Out_Buf0_8|         array|
|Out_Buf0_8_d1          |  out|   32|   ap_memory|                 Out_Buf0_8|         array|
|Out_Buf0_9_address1    |  out|   13|   ap_memory|                 Out_Buf0_9|         array|
|Out_Buf0_9_ce1         |  out|    1|   ap_memory|                 Out_Buf0_9|         array|
|Out_Buf0_9_we1         |  out|    1|   ap_memory|                 Out_Buf0_9|         array|
|Out_Buf0_9_d1          |  out|   32|   ap_memory|                 Out_Buf0_9|         array|
|Out_Buf0_10_address1   |  out|   13|   ap_memory|                Out_Buf0_10|         array|
|Out_Buf0_10_ce1        |  out|    1|   ap_memory|                Out_Buf0_10|         array|
|Out_Buf0_10_we1        |  out|    1|   ap_memory|                Out_Buf0_10|         array|
|Out_Buf0_10_d1         |  out|   32|   ap_memory|                Out_Buf0_10|         array|
|Out_Buf0_11_address1   |  out|   13|   ap_memory|                Out_Buf0_11|         array|
|Out_Buf0_11_ce1        |  out|    1|   ap_memory|                Out_Buf0_11|         array|
|Out_Buf0_11_we1        |  out|    1|   ap_memory|                Out_Buf0_11|         array|
|Out_Buf0_11_d1         |  out|   32|   ap_memory|                Out_Buf0_11|         array|
|Out_Buf0_12_address1   |  out|   13|   ap_memory|                Out_Buf0_12|         array|
|Out_Buf0_12_ce1        |  out|    1|   ap_memory|                Out_Buf0_12|         array|
|Out_Buf0_12_we1        |  out|    1|   ap_memory|                Out_Buf0_12|         array|
|Out_Buf0_12_d1         |  out|   32|   ap_memory|                Out_Buf0_12|         array|
|Out_Buf0_13_address1   |  out|   13|   ap_memory|                Out_Buf0_13|         array|
|Out_Buf0_13_ce1        |  out|    1|   ap_memory|                Out_Buf0_13|         array|
|Out_Buf0_13_we1        |  out|    1|   ap_memory|                Out_Buf0_13|         array|
|Out_Buf0_13_d1         |  out|   32|   ap_memory|                Out_Buf0_13|         array|
|Out_Buf0_14_address1   |  out|   13|   ap_memory|                Out_Buf0_14|         array|
|Out_Buf0_14_ce1        |  out|    1|   ap_memory|                Out_Buf0_14|         array|
|Out_Buf0_14_we1        |  out|    1|   ap_memory|                Out_Buf0_14|         array|
|Out_Buf0_14_d1         |  out|   32|   ap_memory|                Out_Buf0_14|         array|
|half                   |   in|   32|     ap_none|                       half|        scalar|
|half_cast              |   in|   16|     ap_none|                  half_cast|        scalar|
|sub_i                  |   in|   32|     ap_none|                      sub_i|        scalar|
|half_cast4             |   in|   20|     ap_none|                 half_cast4|        scalar|
|map_buf_load           |   in|   32|     ap_none|               map_buf_load|        scalar|
|zext_ln160_14          |   in|    1|     ap_none|              zext_ln160_14|        scalar|
|zext_ln160_15          |   in|    2|     ap_none|              zext_ln160_15|        scalar|
|zext_ln160_16          |   in|    1|     ap_none|              zext_ln160_16|        scalar|
|zext_ln160_17          |   in|    3|     ap_none|              zext_ln160_17|        scalar|
|zext_ln160_18          |   in|    3|     ap_none|              zext_ln160_18|        scalar|
|zext_ln160_19          |   in|    2|     ap_none|              zext_ln160_19|        scalar|
|zext_ln160_20          |   in|    1|     ap_none|              zext_ln160_20|        scalar|
|zext_ln160_21          |   in|    4|     ap_none|              zext_ln160_21|        scalar|
|zext_ln160_22          |   in|    4|     ap_none|              zext_ln160_22|        scalar|
|zext_ln160_23          |   in|    4|     ap_none|              zext_ln160_23|        scalar|
|zext_ln160_24          |   in|    4|     ap_none|              zext_ln160_24|        scalar|
|zext_ln160_25          |   in|    3|     ap_none|              zext_ln160_25|        scalar|
|zext_ln160_26          |   in|    3|     ap_none|              zext_ln160_26|        scalar|
|zext_ln160_27          |   in|    2|     ap_none|              zext_ln160_27|        scalar|
|zext_ln116_1           |   in|    4|     ap_none|               zext_ln116_1|        scalar|
|K                      |   in|   16|     ap_none|                          K|        scalar|
|buf0_value_V_1_load    |   in|   32|     ap_none|        buf0_value_V_1_load|        scalar|
|buf0_value_V_2_load    |   in|   32|     ap_none|        buf0_value_V_2_load|        scalar|
|buf0_value_V_3_load    |   in|   32|     ap_none|        buf0_value_V_3_load|        scalar|
|buf0_value_V_4_load    |   in|   32|     ap_none|        buf0_value_V_4_load|        scalar|
|buf0_value_V_5_load    |   in|   32|     ap_none|        buf0_value_V_5_load|        scalar|
|buf0_value_V_6_load    |   in|   32|     ap_none|        buf0_value_V_6_load|        scalar|
|buf0_value_V_7_load    |   in|   32|     ap_none|        buf0_value_V_7_load|        scalar|
|buf0_value_V_8_load    |   in|   32|     ap_none|        buf0_value_V_8_load|        scalar|
|buf0_value_V_9_load    |   in|   32|     ap_none|        buf0_value_V_9_load|        scalar|
|buf0_value_V_10_load   |   in|   32|     ap_none|       buf0_value_V_10_load|        scalar|
|buf0_value_V_11_load   |   in|   32|     ap_none|       buf0_value_V_11_load|        scalar|
|buf0_value_V_12_load   |   in|   32|     ap_none|       buf0_value_V_12_load|        scalar|
|buf0_value_V_13_load   |   in|   32|     ap_none|       buf0_value_V_13_load|        scalar|
|buf0_value_V_14_load   |   in|   32|     ap_none|       buf0_value_V_14_load|        scalar|
|buf0_value_V_15_load   |   in|   32|     ap_none|       buf0_value_V_15_load|        scalar|
+-----------------------+-----+-----+------------+---------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%buf0_value_V_15_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %buf0_value_V_15_load"   --->   Operation 11 'read' 'buf0_value_V_15_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%buf0_value_V_14_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %buf0_value_V_14_load"   --->   Operation 12 'read' 'buf0_value_V_14_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%buf0_value_V_13_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %buf0_value_V_13_load"   --->   Operation 13 'read' 'buf0_value_V_13_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%buf0_value_V_12_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %buf0_value_V_12_load"   --->   Operation 14 'read' 'buf0_value_V_12_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%buf0_value_V_11_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %buf0_value_V_11_load"   --->   Operation 15 'read' 'buf0_value_V_11_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%buf0_value_V_10_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %buf0_value_V_10_load"   --->   Operation 16 'read' 'buf0_value_V_10_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%buf0_value_V_9_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %buf0_value_V_9_load"   --->   Operation 17 'read' 'buf0_value_V_9_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%buf0_value_V_8_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %buf0_value_V_8_load"   --->   Operation 18 'read' 'buf0_value_V_8_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%buf0_value_V_7_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %buf0_value_V_7_load"   --->   Operation 19 'read' 'buf0_value_V_7_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%buf0_value_V_6_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %buf0_value_V_6_load"   --->   Operation 20 'read' 'buf0_value_V_6_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%buf0_value_V_5_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %buf0_value_V_5_load"   --->   Operation 21 'read' 'buf0_value_V_5_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%buf0_value_V_4_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %buf0_value_V_4_load"   --->   Operation 22 'read' 'buf0_value_V_4_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%buf0_value_V_3_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %buf0_value_V_3_load"   --->   Operation 23 'read' 'buf0_value_V_3_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%buf0_value_V_2_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %buf0_value_V_2_load"   --->   Operation 24 'read' 'buf0_value_V_2_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%buf0_value_V_1_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %buf0_value_V_1_load"   --->   Operation 25 'read' 'buf0_value_V_1_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%K_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %K"   --->   Operation 26 'read' 'K_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln116_1_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln116_1"   --->   Operation 27 'read' 'zext_ln116_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln160_27_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %zext_ln160_27"   --->   Operation 28 'read' 'zext_ln160_27_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln160_26_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %zext_ln160_26"   --->   Operation 29 'read' 'zext_ln160_26_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln160_25_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %zext_ln160_25"   --->   Operation 30 'read' 'zext_ln160_25_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln160_24_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln160_24"   --->   Operation 31 'read' 'zext_ln160_24_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln160_23_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln160_23"   --->   Operation 32 'read' 'zext_ln160_23_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln160_22_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln160_22"   --->   Operation 33 'read' 'zext_ln160_22_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln160_21_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln160_21"   --->   Operation 34 'read' 'zext_ln160_21_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln160_20_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %zext_ln160_20"   --->   Operation 35 'read' 'zext_ln160_20_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln160_19_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %zext_ln160_19"   --->   Operation 36 'read' 'zext_ln160_19_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln160_18_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %zext_ln160_18"   --->   Operation 37 'read' 'zext_ln160_18_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln160_17_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %zext_ln160_17"   --->   Operation 38 'read' 'zext_ln160_17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln160_16_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %zext_ln160_16"   --->   Operation 39 'read' 'zext_ln160_16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln160_15_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %zext_ln160_15"   --->   Operation 40 'read' 'zext_ln160_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln160_14_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %zext_ln160_14"   --->   Operation 41 'read' 'zext_ln160_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%map_buf_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %map_buf_load"   --->   Operation 42 'read' 'map_buf_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%half_cast4_read = read i20 @_ssdm_op_Read.ap_auto.i20, i20 %half_cast4"   --->   Operation 43 'read' 'half_cast4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%sub_i_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub_i"   --->   Operation 44 'read' 'sub_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%half_cast_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %half_cast"   --->   Operation 45 'read' 'half_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%half_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %half"   --->   Operation 46 'read' 'half_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%buf0_value_V_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %buf0_value_V_load"   --->   Operation 47 'read' 'buf0_value_V_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln116_1_cast = zext i4 %zext_ln116_1_read"   --->   Operation 48 'zext' 'zext_ln116_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln160_27_cast = sext i2 %zext_ln160_27_read"   --->   Operation 49 'sext' 'zext_ln160_27_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln160_27_cast_cast = zext i4 %zext_ln160_27_cast"   --->   Operation 50 'zext' 'zext_ln160_27_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln160_26_cast = sext i3 %zext_ln160_26_read"   --->   Operation 51 'sext' 'zext_ln160_26_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln160_26_cast_cast = zext i4 %zext_ln160_26_cast"   --->   Operation 52 'zext' 'zext_ln160_26_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln160_25_cast = sext i3 %zext_ln160_25_read"   --->   Operation 53 'sext' 'zext_ln160_25_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln160_25_cast_cast = zext i4 %zext_ln160_25_cast"   --->   Operation 54 'zext' 'zext_ln160_25_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln160_24_cast = zext i4 %zext_ln160_24_read"   --->   Operation 55 'zext' 'zext_ln160_24_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln160_23_cast = zext i4 %zext_ln160_23_read"   --->   Operation 56 'zext' 'zext_ln160_23_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln160_22_cast = zext i4 %zext_ln160_22_read"   --->   Operation 57 'zext' 'zext_ln160_22_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln160_21_cast = zext i4 %zext_ln160_21_read"   --->   Operation 58 'zext' 'zext_ln160_21_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.35ns)   --->   "%zext_ln160_20_cast_cast = select i1 %zext_ln160_20_read, i32 7, i32 0"   --->   Operation 59 'select' 'zext_ln160_20_cast_cast' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln160_19_cast = sext i2 %zext_ln160_19_read"   --->   Operation 60 'sext' 'zext_ln160_19_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln160_19_cast_cast = zext i3 %zext_ln160_19_cast"   --->   Operation 61 'zext' 'zext_ln160_19_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln160_18_cast = zext i3 %zext_ln160_18_read"   --->   Operation 62 'zext' 'zext_ln160_18_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln160_17_cast = zext i3 %zext_ln160_17_read"   --->   Operation 63 'zext' 'zext_ln160_17_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.27ns)   --->   "%zext_ln160_16_cast_cast = select i1 %zext_ln160_16_read, i32 3, i32 0"   --->   Operation 64 'select' 'zext_ln160_16_cast_cast' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln160_15_cast = zext i2 %zext_ln160_15_read"   --->   Operation 65 'zext' 'zext_ln160_15_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln160_14_cast = zext i1 %zext_ln160_14_read"   --->   Operation 66 'zext' 'zext_ln160_14_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Out_Buf0, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 67 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Out_Buf0_8, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 68 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Out_Buf0_9, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 69 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Out_Buf0_10, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 70 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Out_Buf0_11, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 71 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Out_Buf0_12, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 72 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Out_Buf0_13, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 73 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Out_Buf0_14, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 74 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Dense_Buf0, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 75 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Dense_Buf0_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 76 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Dense_Buf0_2, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 77 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Dense_Buf0_3, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 78 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Dense_Buf0_4, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 79 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Dense_Buf0_5, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 80 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Dense_Buf0_6, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 81 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Dense_Buf0_7, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 82 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.38ns)   --->   "%store_ln0 = store i5 0, i5 %i"   --->   Operation 83 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 84 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.02>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%i_2 = load i5 %i" [src/spmm_device_fpga.cpp:116]   --->   Operation 85 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.63ns)   --->   "%icmp_ln114 = icmp_eq  i5 %i_2, i5 16" [src/spmm_device_fpga.cpp:114]   --->   Operation 86 'icmp' 'icmp_ln114' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 87 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.70ns)   --->   "%add_ln114 = add i5 %i_2, i5 1" [src/spmm_device_fpga.cpp:114]   --->   Operation 88 'add' 'add_ln114' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln114 = br i1 %icmp_ln114, void %for.inc.i.split, void %for.inc.loopexit2.exitStub" [src/spmm_device_fpga.cpp:114]   --->   Operation 89 'br' 'br_ln114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln116 = trunc i5 %i_2" [src/spmm_device_fpga.cpp:116]   --->   Operation 90 'trunc' 'trunc_ln116' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.49ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 %map_buf_load_read, i32 %zext_ln160_14_cast, i32 %zext_ln160_15_cast, i32 %zext_ln160_16_cast_cast, i32 %zext_ln160_17_cast, i32 %zext_ln160_18_cast, i32 %zext_ln160_19_cast_cast, i32 %zext_ln160_20_cast_cast, i32 %zext_ln160_21_cast, i32 %zext_ln160_22_cast, i32 %zext_ln160_23_cast, i32 %zext_ln160_24_cast, i32 %zext_ln160_25_cast_cast, i32 %zext_ln160_26_cast_cast, i32 %zext_ln160_27_cast_cast, i32 %zext_ln116_1_cast, i4 %trunc_ln116" [src/spmm_device_fpga.cpp:116]   --->   Operation 91 'mux' 'tmp' <Predicate = (!icmp_ln114)> <Delay = 0.49> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln116_2 = trunc i32 %tmp" [src/spmm_device_fpga.cpp:116]   --->   Operation 92 'trunc' 'trunc_ln116_2' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_2 : Operation 93 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln116 = mul i16 %trunc_ln116_2, i16 %K_read" [src/spmm_device_fpga.cpp:116]   --->   Operation 93 'mul' 'mul_ln116' <Predicate = (!icmp_ln114)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 94 'ret' 'ret_ln0' <Predicate = (icmp_ln114)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.53>
ST_3 : Operation 95 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln116 = mul i16 %trunc_ln116_2, i16 %K_read" [src/spmm_device_fpga.cpp:116]   --->   Operation 95 'mul' 'mul_ln116' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.53>
ST_4 : Operation 96 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln116 = mul i16 %trunc_ln116_2, i16 %K_read" [src/spmm_device_fpga.cpp:116]   --->   Operation 96 'mul' 'mul_ln116' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 0.34>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%specpipeline_ln115 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [src/spmm_device_fpga.cpp:115]   --->   Operation 97 'specpipeline' 'specpipeline_ln115' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [src/spmm_device_fpga.cpp:114]   --->   Operation 98 'specloopname' 'specloopname_ln114' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln116 = mul i16 %trunc_ln116_2, i16 %K_read" [src/spmm_device_fpga.cpp:116]   --->   Operation 99 'mul' 'mul_ln116' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 100 [1/1] (0.34ns)   --->   "%switch_ln116 = switch i4 %trunc_ln116, void %arrayidx.2.i36.case.15116, i4 0, void %arrayidx.2.i36.case.0101, i4 1, void %arrayidx.2.i36.case.1102, i4 2, void %arrayidx.2.i36.case.2103, i4 3, void %arrayidx.2.i36.case.3104, i4 4, void %arrayidx.2.i36.case.4105, i4 5, void %arrayidx.2.i36.case.5106, i4 6, void %arrayidx.2.i36.case.6107, i4 7, void %arrayidx.2.i36.case.7108, i4 8, void %arrayidx.2.i36.case.8109, i4 9, void %arrayidx.2.i36.case.9110, i4 10, void %arrayidx.2.i36.case.10111, i4 11, void %arrayidx.2.i36.case.11112, i4 12, void %arrayidx.2.i36.case.12113, i4 13, void %arrayidx.2.i36.case.13114, i4 14, void %arrayidx.2.i36.case.14115" [src/spmm_device_fpga.cpp:116]   --->   Operation 100 'switch' 'switch_ln116' <Predicate = true> <Delay = 0.34>

State 6 <SV = 5> <Delay = 2.89>
ST_6 : Operation 101 [2/2] (2.89ns)   --->   "%call_ln116 = call void @pe_kernel_0, i32 %buf0_value_V_14_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %half_read, i16 %mul_ln116" [src/spmm_device_fpga.cpp:116]   --->   Operation 101 'call' 'call_ln116' <Predicate = (trunc_ln116 == 14)> <Delay = 2.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 102 [2/2] (2.89ns)   --->   "%call_ln116 = call void @pe_kernel_0, i32 %buf0_value_V_13_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %half_read, i16 %mul_ln116" [src/spmm_device_fpga.cpp:116]   --->   Operation 102 'call' 'call_ln116' <Predicate = (trunc_ln116 == 13)> <Delay = 2.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 103 [2/2] (2.89ns)   --->   "%call_ln116 = call void @pe_kernel_0, i32 %buf0_value_V_12_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %half_read, i16 %mul_ln116" [src/spmm_device_fpga.cpp:116]   --->   Operation 103 'call' 'call_ln116' <Predicate = (trunc_ln116 == 12)> <Delay = 2.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 104 [2/2] (2.89ns)   --->   "%call_ln116 = call void @pe_kernel_0, i32 %buf0_value_V_11_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %half_read, i16 %mul_ln116" [src/spmm_device_fpga.cpp:116]   --->   Operation 104 'call' 'call_ln116' <Predicate = (trunc_ln116 == 11)> <Delay = 2.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 105 [2/2] (2.89ns)   --->   "%call_ln116 = call void @pe_kernel_0, i32 %buf0_value_V_10_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %half_read, i16 %mul_ln116" [src/spmm_device_fpga.cpp:116]   --->   Operation 105 'call' 'call_ln116' <Predicate = (trunc_ln116 == 10)> <Delay = 2.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 106 [2/2] (2.89ns)   --->   "%call_ln116 = call void @pe_kernel_0, i32 %buf0_value_V_9_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %half_read, i16 %mul_ln116" [src/spmm_device_fpga.cpp:116]   --->   Operation 106 'call' 'call_ln116' <Predicate = (trunc_ln116 == 9)> <Delay = 2.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 107 [2/2] (2.89ns)   --->   "%call_ln116 = call void @pe_kernel_0, i32 %buf0_value_V_8_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %half_read, i16 %mul_ln116" [src/spmm_device_fpga.cpp:116]   --->   Operation 107 'call' 'call_ln116' <Predicate = (trunc_ln116 == 8)> <Delay = 2.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 108 [2/2] (2.89ns)   --->   "%call_ln116 = call void @pe_kernel_0, i32 %buf0_value_V_7_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %half_read, i16 %mul_ln116" [src/spmm_device_fpga.cpp:116]   --->   Operation 108 'call' 'call_ln116' <Predicate = (trunc_ln116 == 7)> <Delay = 2.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 109 [2/2] (2.89ns)   --->   "%call_ln116 = call void @pe_kernel_0, i32 %buf0_value_V_6_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %half_read, i16 %mul_ln116" [src/spmm_device_fpga.cpp:116]   --->   Operation 109 'call' 'call_ln116' <Predicate = (trunc_ln116 == 6)> <Delay = 2.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 110 [2/2] (2.89ns)   --->   "%call_ln116 = call void @pe_kernel_0, i32 %buf0_value_V_5_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %half_read, i16 %mul_ln116" [src/spmm_device_fpga.cpp:116]   --->   Operation 110 'call' 'call_ln116' <Predicate = (trunc_ln116 == 5)> <Delay = 2.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 111 [2/2] (2.89ns)   --->   "%call_ln116 = call void @pe_kernel_0, i32 %buf0_value_V_4_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %half_read, i16 %mul_ln116" [src/spmm_device_fpga.cpp:116]   --->   Operation 111 'call' 'call_ln116' <Predicate = (trunc_ln116 == 4)> <Delay = 2.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 112 [2/2] (2.89ns)   --->   "%call_ln116 = call void @pe_kernel_0, i32 %buf0_value_V_3_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %half_read, i16 %mul_ln116" [src/spmm_device_fpga.cpp:116]   --->   Operation 112 'call' 'call_ln116' <Predicate = (trunc_ln116 == 3)> <Delay = 2.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 113 [2/2] (2.89ns)   --->   "%call_ln116 = call void @pe_kernel_0, i32 %buf0_value_V_2_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %half_read, i16 %mul_ln116" [src/spmm_device_fpga.cpp:116]   --->   Operation 113 'call' 'call_ln116' <Predicate = (trunc_ln116 == 2)> <Delay = 2.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 114 [2/2] (2.89ns)   --->   "%call_ln116 = call void @pe_kernel_0, i32 %buf0_value_V_1_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %half_read, i16 %mul_ln116" [src/spmm_device_fpga.cpp:116]   --->   Operation 114 'call' 'call_ln116' <Predicate = (trunc_ln116 == 1)> <Delay = 2.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 115 [2/2] (2.89ns)   --->   "%call_ln116 = call void @pe_kernel_0, i32 %buf0_value_V_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %half_read, i16 %mul_ln116" [src/spmm_device_fpga.cpp:116]   --->   Operation 115 'call' 'call_ln116' <Predicate = (trunc_ln116 == 0)> <Delay = 2.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 116 [2/2] (2.89ns)   --->   "%call_ln116 = call void @pe_kernel_0, i32 %buf0_value_V_15_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %half_read, i16 %mul_ln116" [src/spmm_device_fpga.cpp:116]   --->   Operation 116 'call' 'call_ln116' <Predicate = (trunc_ln116 == 15)> <Delay = 2.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.78>
ST_7 : Operation 117 [1/2] (0.00ns)   --->   "%call_ln116 = call void @pe_kernel_0, i32 %buf0_value_V_14_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %half_read, i16 %mul_ln116" [src/spmm_device_fpga.cpp:116]   --->   Operation 117 'call' 'call_ln116' <Predicate = (trunc_ln116 == 14)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 118 [1/1] (0.78ns)   --->   "%add_ln117_15 = add i16 %mul_ln116, i16 %half_cast_read" [src/spmm_device_fpga.cpp:117]   --->   Operation 118 'add' 'add_ln117_15' <Predicate = (trunc_ln116 == 14)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 119 [1/2] (0.00ns)   --->   "%call_ln116 = call void @pe_kernel_0, i32 %buf0_value_V_13_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %half_read, i16 %mul_ln116" [src/spmm_device_fpga.cpp:116]   --->   Operation 119 'call' 'call_ln116' <Predicate = (trunc_ln116 == 13)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 120 [1/1] (0.78ns)   --->   "%add_ln117_14 = add i16 %mul_ln116, i16 %half_cast_read" [src/spmm_device_fpga.cpp:117]   --->   Operation 120 'add' 'add_ln117_14' <Predicate = (trunc_ln116 == 13)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 121 [1/2] (0.00ns)   --->   "%call_ln116 = call void @pe_kernel_0, i32 %buf0_value_V_12_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %half_read, i16 %mul_ln116" [src/spmm_device_fpga.cpp:116]   --->   Operation 121 'call' 'call_ln116' <Predicate = (trunc_ln116 == 12)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 122 [1/1] (0.78ns)   --->   "%add_ln117_13 = add i16 %mul_ln116, i16 %half_cast_read" [src/spmm_device_fpga.cpp:117]   --->   Operation 122 'add' 'add_ln117_13' <Predicate = (trunc_ln116 == 12)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 123 [1/2] (0.00ns)   --->   "%call_ln116 = call void @pe_kernel_0, i32 %buf0_value_V_11_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %half_read, i16 %mul_ln116" [src/spmm_device_fpga.cpp:116]   --->   Operation 123 'call' 'call_ln116' <Predicate = (trunc_ln116 == 11)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 124 [1/1] (0.78ns)   --->   "%add_ln117_12 = add i16 %mul_ln116, i16 %half_cast_read" [src/spmm_device_fpga.cpp:117]   --->   Operation 124 'add' 'add_ln117_12' <Predicate = (trunc_ln116 == 11)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 125 [1/2] (0.00ns)   --->   "%call_ln116 = call void @pe_kernel_0, i32 %buf0_value_V_10_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %half_read, i16 %mul_ln116" [src/spmm_device_fpga.cpp:116]   --->   Operation 125 'call' 'call_ln116' <Predicate = (trunc_ln116 == 10)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 126 [1/1] (0.78ns)   --->   "%add_ln117_11 = add i16 %mul_ln116, i16 %half_cast_read" [src/spmm_device_fpga.cpp:117]   --->   Operation 126 'add' 'add_ln117_11' <Predicate = (trunc_ln116 == 10)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 127 [1/2] (0.00ns)   --->   "%call_ln116 = call void @pe_kernel_0, i32 %buf0_value_V_9_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %half_read, i16 %mul_ln116" [src/spmm_device_fpga.cpp:116]   --->   Operation 127 'call' 'call_ln116' <Predicate = (trunc_ln116 == 9)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 128 [1/1] (0.78ns)   --->   "%add_ln117_10 = add i16 %mul_ln116, i16 %half_cast_read" [src/spmm_device_fpga.cpp:117]   --->   Operation 128 'add' 'add_ln117_10' <Predicate = (trunc_ln116 == 9)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 129 [1/2] (0.00ns)   --->   "%call_ln116 = call void @pe_kernel_0, i32 %buf0_value_V_8_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %half_read, i16 %mul_ln116" [src/spmm_device_fpga.cpp:116]   --->   Operation 129 'call' 'call_ln116' <Predicate = (trunc_ln116 == 8)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 130 [1/1] (0.78ns)   --->   "%add_ln117_9 = add i16 %mul_ln116, i16 %half_cast_read" [src/spmm_device_fpga.cpp:117]   --->   Operation 130 'add' 'add_ln117_9' <Predicate = (trunc_ln116 == 8)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 131 [1/2] (0.00ns)   --->   "%call_ln116 = call void @pe_kernel_0, i32 %buf0_value_V_7_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %half_read, i16 %mul_ln116" [src/spmm_device_fpga.cpp:116]   --->   Operation 131 'call' 'call_ln116' <Predicate = (trunc_ln116 == 7)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 132 [1/1] (0.78ns)   --->   "%add_ln117_8 = add i16 %mul_ln116, i16 %half_cast_read" [src/spmm_device_fpga.cpp:117]   --->   Operation 132 'add' 'add_ln117_8' <Predicate = (trunc_ln116 == 7)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 133 [1/2] (0.00ns)   --->   "%call_ln116 = call void @pe_kernel_0, i32 %buf0_value_V_6_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %half_read, i16 %mul_ln116" [src/spmm_device_fpga.cpp:116]   --->   Operation 133 'call' 'call_ln116' <Predicate = (trunc_ln116 == 6)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 134 [1/1] (0.78ns)   --->   "%add_ln117_7 = add i16 %mul_ln116, i16 %half_cast_read" [src/spmm_device_fpga.cpp:117]   --->   Operation 134 'add' 'add_ln117_7' <Predicate = (trunc_ln116 == 6)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 135 [1/2] (0.00ns)   --->   "%call_ln116 = call void @pe_kernel_0, i32 %buf0_value_V_5_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %half_read, i16 %mul_ln116" [src/spmm_device_fpga.cpp:116]   --->   Operation 135 'call' 'call_ln116' <Predicate = (trunc_ln116 == 5)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 136 [1/1] (0.78ns)   --->   "%add_ln117_6 = add i16 %mul_ln116, i16 %half_cast_read" [src/spmm_device_fpga.cpp:117]   --->   Operation 136 'add' 'add_ln117_6' <Predicate = (trunc_ln116 == 5)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 137 [1/2] (0.00ns)   --->   "%call_ln116 = call void @pe_kernel_0, i32 %buf0_value_V_4_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %half_read, i16 %mul_ln116" [src/spmm_device_fpga.cpp:116]   --->   Operation 137 'call' 'call_ln116' <Predicate = (trunc_ln116 == 4)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 138 [1/1] (0.78ns)   --->   "%add_ln117_5 = add i16 %mul_ln116, i16 %half_cast_read" [src/spmm_device_fpga.cpp:117]   --->   Operation 138 'add' 'add_ln117_5' <Predicate = (trunc_ln116 == 4)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 139 [1/2] (0.00ns)   --->   "%call_ln116 = call void @pe_kernel_0, i32 %buf0_value_V_3_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %half_read, i16 %mul_ln116" [src/spmm_device_fpga.cpp:116]   --->   Operation 139 'call' 'call_ln116' <Predicate = (trunc_ln116 == 3)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 140 [1/1] (0.78ns)   --->   "%add_ln117_4 = add i16 %mul_ln116, i16 %half_cast_read" [src/spmm_device_fpga.cpp:117]   --->   Operation 140 'add' 'add_ln117_4' <Predicate = (trunc_ln116 == 3)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 141 [1/2] (0.00ns)   --->   "%call_ln116 = call void @pe_kernel_0, i32 %buf0_value_V_2_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %half_read, i16 %mul_ln116" [src/spmm_device_fpga.cpp:116]   --->   Operation 141 'call' 'call_ln116' <Predicate = (trunc_ln116 == 2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 142 [1/1] (0.78ns)   --->   "%add_ln117_3 = add i16 %mul_ln116, i16 %half_cast_read" [src/spmm_device_fpga.cpp:117]   --->   Operation 142 'add' 'add_ln117_3' <Predicate = (trunc_ln116 == 2)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 143 [1/2] (0.00ns)   --->   "%call_ln116 = call void @pe_kernel_0, i32 %buf0_value_V_1_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %half_read, i16 %mul_ln116" [src/spmm_device_fpga.cpp:116]   --->   Operation 143 'call' 'call_ln116' <Predicate = (trunc_ln116 == 1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 144 [1/1] (0.78ns)   --->   "%add_ln117_2 = add i16 %mul_ln116, i16 %half_cast_read" [src/spmm_device_fpga.cpp:117]   --->   Operation 144 'add' 'add_ln117_2' <Predicate = (trunc_ln116 == 1)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 145 [1/2] (0.00ns)   --->   "%call_ln116 = call void @pe_kernel_0, i32 %buf0_value_V_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %half_read, i16 %mul_ln116" [src/spmm_device_fpga.cpp:116]   --->   Operation 145 'call' 'call_ln116' <Predicate = (trunc_ln116 == 0)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 146 [1/1] (0.78ns)   --->   "%add_ln117_1 = add i16 %mul_ln116, i16 %half_cast_read" [src/spmm_device_fpga.cpp:117]   --->   Operation 146 'add' 'add_ln117_1' <Predicate = (trunc_ln116 == 0)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 147 [1/2] (0.00ns)   --->   "%call_ln116 = call void @pe_kernel_0, i32 %buf0_value_V_15_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %half_read, i16 %mul_ln116" [src/spmm_device_fpga.cpp:116]   --->   Operation 147 'call' 'call_ln116' <Predicate = (trunc_ln116 == 15)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 148 [1/1] (0.78ns)   --->   "%add_ln117 = add i16 %mul_ln116, i16 %half_cast_read" [src/spmm_device_fpga.cpp:117]   --->   Operation 148 'add' 'add_ln117' <Predicate = (trunc_ln116 == 15)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.89>
ST_8 : Operation 149 [2/2] (2.89ns)   --->   "%call_ln117 = call void @pe_kernel_1, i32 %buf0_value_V_14_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %sub_i_read, i20 %half_cast4_read, i16 %add_ln117_15" [src/spmm_device_fpga.cpp:117]   --->   Operation 149 'call' 'call_ln117' <Predicate = (trunc_ln116 == 14)> <Delay = 2.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 150 [2/2] (2.89ns)   --->   "%call_ln117 = call void @pe_kernel_1, i32 %buf0_value_V_13_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %sub_i_read, i20 %half_cast4_read, i16 %add_ln117_14" [src/spmm_device_fpga.cpp:117]   --->   Operation 150 'call' 'call_ln117' <Predicate = (trunc_ln116 == 13)> <Delay = 2.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 151 [2/2] (2.89ns)   --->   "%call_ln117 = call void @pe_kernel_1, i32 %buf0_value_V_12_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %sub_i_read, i20 %half_cast4_read, i16 %add_ln117_13" [src/spmm_device_fpga.cpp:117]   --->   Operation 151 'call' 'call_ln117' <Predicate = (trunc_ln116 == 12)> <Delay = 2.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 152 [2/2] (2.89ns)   --->   "%call_ln117 = call void @pe_kernel_1, i32 %buf0_value_V_11_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %sub_i_read, i20 %half_cast4_read, i16 %add_ln117_12" [src/spmm_device_fpga.cpp:117]   --->   Operation 152 'call' 'call_ln117' <Predicate = (trunc_ln116 == 11)> <Delay = 2.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 153 [2/2] (2.89ns)   --->   "%call_ln117 = call void @pe_kernel_1, i32 %buf0_value_V_10_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %sub_i_read, i20 %half_cast4_read, i16 %add_ln117_11" [src/spmm_device_fpga.cpp:117]   --->   Operation 153 'call' 'call_ln117' <Predicate = (trunc_ln116 == 10)> <Delay = 2.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 154 [2/2] (2.89ns)   --->   "%call_ln117 = call void @pe_kernel_1, i32 %buf0_value_V_9_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %sub_i_read, i20 %half_cast4_read, i16 %add_ln117_10" [src/spmm_device_fpga.cpp:117]   --->   Operation 154 'call' 'call_ln117' <Predicate = (trunc_ln116 == 9)> <Delay = 2.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 155 [2/2] (2.89ns)   --->   "%call_ln117 = call void @pe_kernel_1, i32 %buf0_value_V_8_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %sub_i_read, i20 %half_cast4_read, i16 %add_ln117_9" [src/spmm_device_fpga.cpp:117]   --->   Operation 155 'call' 'call_ln117' <Predicate = (trunc_ln116 == 8)> <Delay = 2.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 156 [2/2] (2.89ns)   --->   "%call_ln117 = call void @pe_kernel_1, i32 %buf0_value_V_7_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %sub_i_read, i20 %half_cast4_read, i16 %add_ln117_8" [src/spmm_device_fpga.cpp:117]   --->   Operation 156 'call' 'call_ln117' <Predicate = (trunc_ln116 == 7)> <Delay = 2.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 157 [2/2] (2.89ns)   --->   "%call_ln117 = call void @pe_kernel_1, i32 %buf0_value_V_6_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %sub_i_read, i20 %half_cast4_read, i16 %add_ln117_7" [src/spmm_device_fpga.cpp:117]   --->   Operation 157 'call' 'call_ln117' <Predicate = (trunc_ln116 == 6)> <Delay = 2.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 158 [2/2] (2.89ns)   --->   "%call_ln117 = call void @pe_kernel_1, i32 %buf0_value_V_5_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %sub_i_read, i20 %half_cast4_read, i16 %add_ln117_6" [src/spmm_device_fpga.cpp:117]   --->   Operation 158 'call' 'call_ln117' <Predicate = (trunc_ln116 == 5)> <Delay = 2.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 159 [2/2] (2.89ns)   --->   "%call_ln117 = call void @pe_kernel_1, i32 %buf0_value_V_4_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %sub_i_read, i20 %half_cast4_read, i16 %add_ln117_5" [src/spmm_device_fpga.cpp:117]   --->   Operation 159 'call' 'call_ln117' <Predicate = (trunc_ln116 == 4)> <Delay = 2.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 160 [2/2] (2.89ns)   --->   "%call_ln117 = call void @pe_kernel_1, i32 %buf0_value_V_3_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %sub_i_read, i20 %half_cast4_read, i16 %add_ln117_4" [src/spmm_device_fpga.cpp:117]   --->   Operation 160 'call' 'call_ln117' <Predicate = (trunc_ln116 == 3)> <Delay = 2.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 161 [2/2] (2.89ns)   --->   "%call_ln117 = call void @pe_kernel_1, i32 %buf0_value_V_2_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %sub_i_read, i20 %half_cast4_read, i16 %add_ln117_3" [src/spmm_device_fpga.cpp:117]   --->   Operation 161 'call' 'call_ln117' <Predicate = (trunc_ln116 == 2)> <Delay = 2.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 162 [2/2] (2.89ns)   --->   "%call_ln117 = call void @pe_kernel_1, i32 %buf0_value_V_1_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %sub_i_read, i20 %half_cast4_read, i16 %add_ln117_2" [src/spmm_device_fpga.cpp:117]   --->   Operation 162 'call' 'call_ln117' <Predicate = (trunc_ln116 == 1)> <Delay = 2.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 163 [2/2] (2.89ns)   --->   "%call_ln117 = call void @pe_kernel_1, i32 %buf0_value_V_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %sub_i_read, i20 %half_cast4_read, i16 %add_ln117_1" [src/spmm_device_fpga.cpp:117]   --->   Operation 163 'call' 'call_ln117' <Predicate = (trunc_ln116 == 0)> <Delay = 2.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 164 [2/2] (2.89ns)   --->   "%call_ln117 = call void @pe_kernel_1, i32 %buf0_value_V_15_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %sub_i_read, i20 %half_cast4_read, i16 %add_ln117" [src/spmm_device_fpga.cpp:117]   --->   Operation 164 'call' 'call_ln117' <Predicate = (trunc_ln116 == 15)> <Delay = 2.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.38>
ST_9 : Operation 165 [1/2] (0.00ns)   --->   "%call_ln117 = call void @pe_kernel_1, i32 %buf0_value_V_14_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %sub_i_read, i20 %half_cast4_read, i16 %add_ln117_15" [src/spmm_device_fpga.cpp:117]   --->   Operation 165 'call' 'call_ln117' <Predicate = (trunc_ln116 == 14)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx.2.i36.exit100" [src/spmm_device_fpga.cpp:117]   --->   Operation 166 'br' 'br_ln117' <Predicate = (trunc_ln116 == 14)> <Delay = 0.00>
ST_9 : Operation 167 [1/2] (0.00ns)   --->   "%call_ln117 = call void @pe_kernel_1, i32 %buf0_value_V_13_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %sub_i_read, i20 %half_cast4_read, i16 %add_ln117_14" [src/spmm_device_fpga.cpp:117]   --->   Operation 167 'call' 'call_ln117' <Predicate = (trunc_ln116 == 13)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx.2.i36.exit100" [src/spmm_device_fpga.cpp:117]   --->   Operation 168 'br' 'br_ln117' <Predicate = (trunc_ln116 == 13)> <Delay = 0.00>
ST_9 : Operation 169 [1/2] (0.00ns)   --->   "%call_ln117 = call void @pe_kernel_1, i32 %buf0_value_V_12_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %sub_i_read, i20 %half_cast4_read, i16 %add_ln117_13" [src/spmm_device_fpga.cpp:117]   --->   Operation 169 'call' 'call_ln117' <Predicate = (trunc_ln116 == 12)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 170 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx.2.i36.exit100" [src/spmm_device_fpga.cpp:117]   --->   Operation 170 'br' 'br_ln117' <Predicate = (trunc_ln116 == 12)> <Delay = 0.00>
ST_9 : Operation 171 [1/2] (0.00ns)   --->   "%call_ln117 = call void @pe_kernel_1, i32 %buf0_value_V_11_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %sub_i_read, i20 %half_cast4_read, i16 %add_ln117_12" [src/spmm_device_fpga.cpp:117]   --->   Operation 171 'call' 'call_ln117' <Predicate = (trunc_ln116 == 11)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx.2.i36.exit100" [src/spmm_device_fpga.cpp:117]   --->   Operation 172 'br' 'br_ln117' <Predicate = (trunc_ln116 == 11)> <Delay = 0.00>
ST_9 : Operation 173 [1/2] (0.00ns)   --->   "%call_ln117 = call void @pe_kernel_1, i32 %buf0_value_V_10_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %sub_i_read, i20 %half_cast4_read, i16 %add_ln117_11" [src/spmm_device_fpga.cpp:117]   --->   Operation 173 'call' 'call_ln117' <Predicate = (trunc_ln116 == 10)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 174 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx.2.i36.exit100" [src/spmm_device_fpga.cpp:117]   --->   Operation 174 'br' 'br_ln117' <Predicate = (trunc_ln116 == 10)> <Delay = 0.00>
ST_9 : Operation 175 [1/2] (0.00ns)   --->   "%call_ln117 = call void @pe_kernel_1, i32 %buf0_value_V_9_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %sub_i_read, i20 %half_cast4_read, i16 %add_ln117_10" [src/spmm_device_fpga.cpp:117]   --->   Operation 175 'call' 'call_ln117' <Predicate = (trunc_ln116 == 9)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx.2.i36.exit100" [src/spmm_device_fpga.cpp:117]   --->   Operation 176 'br' 'br_ln117' <Predicate = (trunc_ln116 == 9)> <Delay = 0.00>
ST_9 : Operation 177 [1/2] (0.00ns)   --->   "%call_ln117 = call void @pe_kernel_1, i32 %buf0_value_V_8_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %sub_i_read, i20 %half_cast4_read, i16 %add_ln117_9" [src/spmm_device_fpga.cpp:117]   --->   Operation 177 'call' 'call_ln117' <Predicate = (trunc_ln116 == 8)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 178 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx.2.i36.exit100" [src/spmm_device_fpga.cpp:117]   --->   Operation 178 'br' 'br_ln117' <Predicate = (trunc_ln116 == 8)> <Delay = 0.00>
ST_9 : Operation 179 [1/2] (0.00ns)   --->   "%call_ln117 = call void @pe_kernel_1, i32 %buf0_value_V_7_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %sub_i_read, i20 %half_cast4_read, i16 %add_ln117_8" [src/spmm_device_fpga.cpp:117]   --->   Operation 179 'call' 'call_ln117' <Predicate = (trunc_ln116 == 7)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 180 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx.2.i36.exit100" [src/spmm_device_fpga.cpp:117]   --->   Operation 180 'br' 'br_ln117' <Predicate = (trunc_ln116 == 7)> <Delay = 0.00>
ST_9 : Operation 181 [1/2] (0.00ns)   --->   "%call_ln117 = call void @pe_kernel_1, i32 %buf0_value_V_6_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %sub_i_read, i20 %half_cast4_read, i16 %add_ln117_7" [src/spmm_device_fpga.cpp:117]   --->   Operation 181 'call' 'call_ln117' <Predicate = (trunc_ln116 == 6)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 182 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx.2.i36.exit100" [src/spmm_device_fpga.cpp:117]   --->   Operation 182 'br' 'br_ln117' <Predicate = (trunc_ln116 == 6)> <Delay = 0.00>
ST_9 : Operation 183 [1/2] (0.00ns)   --->   "%call_ln117 = call void @pe_kernel_1, i32 %buf0_value_V_5_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %sub_i_read, i20 %half_cast4_read, i16 %add_ln117_6" [src/spmm_device_fpga.cpp:117]   --->   Operation 183 'call' 'call_ln117' <Predicate = (trunc_ln116 == 5)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 184 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx.2.i36.exit100" [src/spmm_device_fpga.cpp:117]   --->   Operation 184 'br' 'br_ln117' <Predicate = (trunc_ln116 == 5)> <Delay = 0.00>
ST_9 : Operation 185 [1/2] (0.00ns)   --->   "%call_ln117 = call void @pe_kernel_1, i32 %buf0_value_V_4_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %sub_i_read, i20 %half_cast4_read, i16 %add_ln117_5" [src/spmm_device_fpga.cpp:117]   --->   Operation 185 'call' 'call_ln117' <Predicate = (trunc_ln116 == 4)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 186 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx.2.i36.exit100" [src/spmm_device_fpga.cpp:117]   --->   Operation 186 'br' 'br_ln117' <Predicate = (trunc_ln116 == 4)> <Delay = 0.00>
ST_9 : Operation 187 [1/2] (0.00ns)   --->   "%call_ln117 = call void @pe_kernel_1, i32 %buf0_value_V_3_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %sub_i_read, i20 %half_cast4_read, i16 %add_ln117_4" [src/spmm_device_fpga.cpp:117]   --->   Operation 187 'call' 'call_ln117' <Predicate = (trunc_ln116 == 3)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 188 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx.2.i36.exit100" [src/spmm_device_fpga.cpp:117]   --->   Operation 188 'br' 'br_ln117' <Predicate = (trunc_ln116 == 3)> <Delay = 0.00>
ST_9 : Operation 189 [1/2] (0.00ns)   --->   "%call_ln117 = call void @pe_kernel_1, i32 %buf0_value_V_2_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %sub_i_read, i20 %half_cast4_read, i16 %add_ln117_3" [src/spmm_device_fpga.cpp:117]   --->   Operation 189 'call' 'call_ln117' <Predicate = (trunc_ln116 == 2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 190 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx.2.i36.exit100" [src/spmm_device_fpga.cpp:117]   --->   Operation 190 'br' 'br_ln117' <Predicate = (trunc_ln116 == 2)> <Delay = 0.00>
ST_9 : Operation 191 [1/2] (0.00ns)   --->   "%call_ln117 = call void @pe_kernel_1, i32 %buf0_value_V_1_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %sub_i_read, i20 %half_cast4_read, i16 %add_ln117_2" [src/spmm_device_fpga.cpp:117]   --->   Operation 191 'call' 'call_ln117' <Predicate = (trunc_ln116 == 1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 192 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx.2.i36.exit100" [src/spmm_device_fpga.cpp:117]   --->   Operation 192 'br' 'br_ln117' <Predicate = (trunc_ln116 == 1)> <Delay = 0.00>
ST_9 : Operation 193 [1/2] (0.00ns)   --->   "%call_ln117 = call void @pe_kernel_1, i32 %buf0_value_V_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %sub_i_read, i20 %half_cast4_read, i16 %add_ln117_1" [src/spmm_device_fpga.cpp:117]   --->   Operation 193 'call' 'call_ln117' <Predicate = (trunc_ln116 == 0)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 194 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx.2.i36.exit100" [src/spmm_device_fpga.cpp:117]   --->   Operation 194 'br' 'br_ln117' <Predicate = (trunc_ln116 == 0)> <Delay = 0.00>
ST_9 : Operation 195 [1/2] (0.00ns)   --->   "%call_ln117 = call void @pe_kernel_1, i32 %buf0_value_V_15_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %sub_i_read, i20 %half_cast4_read, i16 %add_ln117" [src/spmm_device_fpga.cpp:117]   --->   Operation 195 'call' 'call_ln117' <Predicate = (trunc_ln116 == 15)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 196 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx.2.i36.exit100" [src/spmm_device_fpga.cpp:117]   --->   Operation 196 'br' 'br_ln117' <Predicate = (trunc_ln116 == 15)> <Delay = 0.00>
ST_9 : Operation 197 [1/1] (0.38ns)   --->   "%store_ln114 = store i5 %add_ln114, i5 %i" [src/spmm_device_fpga.cpp:114]   --->   Operation 197 'store' 'store_ln114' <Predicate = true> <Delay = 0.38>
ST_9 : Operation 198 [1/1] (0.00ns)   --->   "%br_ln114 = br void %for.inc.i" [src/spmm_device_fpga.cpp:114]   --->   Operation 198 'br' 'br_ln114' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ buf0_value_V_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Dense_Buf0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Dense_Buf0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Dense_Buf0_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Dense_Buf0_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Dense_Buf0_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Dense_Buf0_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Dense_Buf0_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Dense_Buf0_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Out_Buf0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ Out_Buf0_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ Out_Buf0_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ Out_Buf0_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ Out_Buf0_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ Out_Buf0_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ Out_Buf0_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ Out_Buf0_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ half]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ half_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ half_cast4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ map_buf_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln160_14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln160_15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln160_16]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln160_17]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln160_18]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln160_19]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln160_20]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln160_21]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln160_22]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln160_23]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln160_24]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln160_25]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln160_26]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln160_27]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln116_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buf0_value_V_1_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buf0_value_V_2_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buf0_value_V_3_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buf0_value_V_4_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buf0_value_V_5_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buf0_value_V_6_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buf0_value_V_7_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buf0_value_V_8_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buf0_value_V_9_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buf0_value_V_10_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buf0_value_V_11_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buf0_value_V_12_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buf0_value_V_13_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buf0_value_V_14_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buf0_value_V_15_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                         (alloca           ) [ 0111111111]
buf0_value_V_15_load_read (read             ) [ 0011111111]
buf0_value_V_14_load_read (read             ) [ 0011111111]
buf0_value_V_13_load_read (read             ) [ 0011111111]
buf0_value_V_12_load_read (read             ) [ 0011111111]
buf0_value_V_11_load_read (read             ) [ 0011111111]
buf0_value_V_10_load_read (read             ) [ 0011111111]
buf0_value_V_9_load_read  (read             ) [ 0011111111]
buf0_value_V_8_load_read  (read             ) [ 0011111111]
buf0_value_V_7_load_read  (read             ) [ 0011111111]
buf0_value_V_6_load_read  (read             ) [ 0011111111]
buf0_value_V_5_load_read  (read             ) [ 0011111111]
buf0_value_V_4_load_read  (read             ) [ 0011111111]
buf0_value_V_3_load_read  (read             ) [ 0011111111]
buf0_value_V_2_load_read  (read             ) [ 0011111111]
buf0_value_V_1_load_read  (read             ) [ 0011111111]
K_read                    (read             ) [ 0011111111]
zext_ln116_1_read         (read             ) [ 0000000000]
zext_ln160_27_read        (read             ) [ 0000000000]
zext_ln160_26_read        (read             ) [ 0000000000]
zext_ln160_25_read        (read             ) [ 0000000000]
zext_ln160_24_read        (read             ) [ 0000000000]
zext_ln160_23_read        (read             ) [ 0000000000]
zext_ln160_22_read        (read             ) [ 0000000000]
zext_ln160_21_read        (read             ) [ 0000000000]
zext_ln160_20_read        (read             ) [ 0000000000]
zext_ln160_19_read        (read             ) [ 0000000000]
zext_ln160_18_read        (read             ) [ 0000000000]
zext_ln160_17_read        (read             ) [ 0000000000]
zext_ln160_16_read        (read             ) [ 0000000000]
zext_ln160_15_read        (read             ) [ 0000000000]
zext_ln160_14_read        (read             ) [ 0000000000]
map_buf_load_read         (read             ) [ 0011111111]
half_cast4_read           (read             ) [ 0011111111]
sub_i_read                (read             ) [ 0011111111]
half_cast_read            (read             ) [ 0011111111]
half_read                 (read             ) [ 0011111111]
buf0_value_V_load_read    (read             ) [ 0011111111]
zext_ln116_1_cast         (zext             ) [ 0011111111]
zext_ln160_27_cast        (sext             ) [ 0000000000]
zext_ln160_27_cast_cast   (zext             ) [ 0011111111]
zext_ln160_26_cast        (sext             ) [ 0000000000]
zext_ln160_26_cast_cast   (zext             ) [ 0011111111]
zext_ln160_25_cast        (sext             ) [ 0000000000]
zext_ln160_25_cast_cast   (zext             ) [ 0011111111]
zext_ln160_24_cast        (zext             ) [ 0011111111]
zext_ln160_23_cast        (zext             ) [ 0011111111]
zext_ln160_22_cast        (zext             ) [ 0011111111]
zext_ln160_21_cast        (zext             ) [ 0011111111]
zext_ln160_20_cast_cast   (select           ) [ 0011111111]
zext_ln160_19_cast        (sext             ) [ 0000000000]
zext_ln160_19_cast_cast   (zext             ) [ 0011111111]
zext_ln160_18_cast        (zext             ) [ 0011111111]
zext_ln160_17_cast        (zext             ) [ 0011111111]
zext_ln160_16_cast_cast   (select           ) [ 0011111111]
zext_ln160_15_cast        (zext             ) [ 0011111111]
zext_ln160_14_cast        (zext             ) [ 0011111111]
specmemcore_ln0           (specmemcore      ) [ 0000000000]
specmemcore_ln0           (specmemcore      ) [ 0000000000]
specmemcore_ln0           (specmemcore      ) [ 0000000000]
specmemcore_ln0           (specmemcore      ) [ 0000000000]
specmemcore_ln0           (specmemcore      ) [ 0000000000]
specmemcore_ln0           (specmemcore      ) [ 0000000000]
specmemcore_ln0           (specmemcore      ) [ 0000000000]
specmemcore_ln0           (specmemcore      ) [ 0000000000]
specmemcore_ln0           (specmemcore      ) [ 0000000000]
specmemcore_ln0           (specmemcore      ) [ 0000000000]
specmemcore_ln0           (specmemcore      ) [ 0000000000]
specmemcore_ln0           (specmemcore      ) [ 0000000000]
specmemcore_ln0           (specmemcore      ) [ 0000000000]
specmemcore_ln0           (specmemcore      ) [ 0000000000]
specmemcore_ln0           (specmemcore      ) [ 0000000000]
specmemcore_ln0           (specmemcore      ) [ 0000000000]
store_ln0                 (store            ) [ 0000000000]
br_ln0                    (br               ) [ 0000000000]
i_2                       (load             ) [ 0000000000]
icmp_ln114                (icmp             ) [ 0011111111]
empty                     (speclooptripcount) [ 0000000000]
add_ln114                 (add              ) [ 0001111111]
br_ln114                  (br               ) [ 0000000000]
trunc_ln116               (trunc            ) [ 0001111111]
tmp                       (mux              ) [ 0000000000]
trunc_ln116_2             (trunc            ) [ 0001110000]
ret_ln0                   (ret              ) [ 0000000000]
specpipeline_ln115        (specpipeline     ) [ 0000000000]
specloopname_ln114        (specloopname     ) [ 0000000000]
mul_ln116                 (mul              ) [ 0000001100]
switch_ln116              (switch           ) [ 0000000000]
call_ln116                (call             ) [ 0000000000]
add_ln117_15              (add              ) [ 0000000011]
call_ln116                (call             ) [ 0000000000]
add_ln117_14              (add              ) [ 0000000011]
call_ln116                (call             ) [ 0000000000]
add_ln117_13              (add              ) [ 0000000011]
call_ln116                (call             ) [ 0000000000]
add_ln117_12              (add              ) [ 0000000011]
call_ln116                (call             ) [ 0000000000]
add_ln117_11              (add              ) [ 0000000011]
call_ln116                (call             ) [ 0000000000]
add_ln117_10              (add              ) [ 0000000011]
call_ln116                (call             ) [ 0000000000]
add_ln117_9               (add              ) [ 0000000011]
call_ln116                (call             ) [ 0000000000]
add_ln117_8               (add              ) [ 0000000011]
call_ln116                (call             ) [ 0000000000]
add_ln117_7               (add              ) [ 0000000011]
call_ln116                (call             ) [ 0000000000]
add_ln117_6               (add              ) [ 0000000011]
call_ln116                (call             ) [ 0000000000]
add_ln117_5               (add              ) [ 0000000011]
call_ln116                (call             ) [ 0000000000]
add_ln117_4               (add              ) [ 0000000011]
call_ln116                (call             ) [ 0000000000]
add_ln117_3               (add              ) [ 0000000011]
call_ln116                (call             ) [ 0000000000]
add_ln117_2               (add              ) [ 0000000011]
call_ln116                (call             ) [ 0000000000]
add_ln117_1               (add              ) [ 0000000011]
call_ln116                (call             ) [ 0000000000]
add_ln117                 (add              ) [ 0000000011]
call_ln117                (call             ) [ 0000000000]
br_ln117                  (br               ) [ 0000000000]
call_ln117                (call             ) [ 0000000000]
br_ln117                  (br               ) [ 0000000000]
call_ln117                (call             ) [ 0000000000]
br_ln117                  (br               ) [ 0000000000]
call_ln117                (call             ) [ 0000000000]
br_ln117                  (br               ) [ 0000000000]
call_ln117                (call             ) [ 0000000000]
br_ln117                  (br               ) [ 0000000000]
call_ln117                (call             ) [ 0000000000]
br_ln117                  (br               ) [ 0000000000]
call_ln117                (call             ) [ 0000000000]
br_ln117                  (br               ) [ 0000000000]
call_ln117                (call             ) [ 0000000000]
br_ln117                  (br               ) [ 0000000000]
call_ln117                (call             ) [ 0000000000]
br_ln117                  (br               ) [ 0000000000]
call_ln117                (call             ) [ 0000000000]
br_ln117                  (br               ) [ 0000000000]
call_ln117                (call             ) [ 0000000000]
br_ln117                  (br               ) [ 0000000000]
call_ln117                (call             ) [ 0000000000]
br_ln117                  (br               ) [ 0000000000]
call_ln117                (call             ) [ 0000000000]
br_ln117                  (br               ) [ 0000000000]
call_ln117                (call             ) [ 0000000000]
br_ln117                  (br               ) [ 0000000000]
call_ln117                (call             ) [ 0000000000]
br_ln117                  (br               ) [ 0000000000]
call_ln117                (call             ) [ 0000000000]
br_ln117                  (br               ) [ 0000000000]
store_ln114               (store            ) [ 0000000000]
br_ln114                  (br               ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="buf0_value_V_load">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf0_value_V_load"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="Dense_Buf0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Dense_Buf0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Dense_Buf0_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Dense_Buf0_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Dense_Buf0_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Dense_Buf0_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="Dense_Buf0_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Dense_Buf0_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="Dense_Buf0_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Dense_Buf0_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="Dense_Buf0_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Dense_Buf0_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="Dense_Buf0_6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Dense_Buf0_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="Dense_Buf0_7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Dense_Buf0_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="Out_Buf0">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Out_Buf0"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="Out_Buf0_8">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Out_Buf0_8"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="Out_Buf0_9">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Out_Buf0_9"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="Out_Buf0_10">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Out_Buf0_10"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="Out_Buf0_11">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Out_Buf0_11"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="Out_Buf0_12">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Out_Buf0_12"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="Out_Buf0_13">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Out_Buf0_13"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="Out_Buf0_14">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Out_Buf0_14"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="half">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="half"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="half_cast">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="half_cast"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="sub_i">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub_i"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="half_cast4">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="half_cast4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="map_buf_load">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="map_buf_load"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="zext_ln160_14">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln160_14"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="zext_ln160_15">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln160_15"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="zext_ln160_16">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln160_16"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="zext_ln160_17">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln160_17"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="zext_ln160_18">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln160_18"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="zext_ln160_19">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln160_19"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="zext_ln160_20">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln160_20"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="zext_ln160_21">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln160_21"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="zext_ln160_22">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln160_22"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="zext_ln160_23">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln160_23"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="zext_ln160_24">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln160_24"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="zext_ln160_25">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln160_25"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="zext_ln160_26">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln160_26"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="zext_ln160_27">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln160_27"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="zext_ln116_1">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln116_1"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="K">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="buf0_value_V_1_load">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf0_value_V_1_load"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="buf0_value_V_2_load">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf0_value_V_2_load"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="buf0_value_V_3_load">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf0_value_V_3_load"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="buf0_value_V_4_load">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf0_value_V_4_load"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="buf0_value_V_5_load">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf0_value_V_5_load"/></StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="buf0_value_V_6_load">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf0_value_V_6_load"/></StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="buf0_value_V_7_load">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf0_value_V_7_load"/></StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="buf0_value_V_8_load">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf0_value_V_8_load"/></StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="buf0_value_V_9_load">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf0_value_V_9_load"/></StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="buf0_value_V_10_load">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf0_value_V_10_load"/></StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="buf0_value_V_11_load">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf0_value_V_11_load"/></StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="buf0_value_V_12_load">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf0_value_V_12_load"/></StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="buf0_value_V_13_load">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf0_value_V_13_load"/></StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="buf0_value_V_14_load">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf0_value_V_14_load"/></StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="buf0_value_V_15_load">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf0_value_V_15_load"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i20"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.16i32.i4"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pe_kernel_0"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pe_kernel_1"/></StgValue>
</bind>
</comp>

<comp id="190" class="1004" name="i_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="buf0_value_V_15_load_read_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="0"/>
<pin id="197" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="buf0_value_V_15_load_read/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="buf0_value_V_14_load_read_read_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="buf0_value_V_14_load_read/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="buf0_value_V_13_load_read_read_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="buf0_value_V_13_load_read/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="buf0_value_V_12_load_read_read_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="0"/>
<pin id="215" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="buf0_value_V_12_load_read/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="buf0_value_V_11_load_read_read_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="0"/>
<pin id="221" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="buf0_value_V_11_load_read/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="buf0_value_V_10_load_read_read_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="0"/>
<pin id="227" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="buf0_value_V_10_load_read/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="buf0_value_V_9_load_read_read_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="0"/>
<pin id="233" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="buf0_value_V_9_load_read/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="buf0_value_V_8_load_read_read_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="0"/>
<pin id="239" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="buf0_value_V_8_load_read/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="buf0_value_V_7_load_read_read_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="0"/>
<pin id="245" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="buf0_value_V_7_load_read/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="buf0_value_V_6_load_read_read_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="0" index="1" bw="32" slack="0"/>
<pin id="251" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="buf0_value_V_6_load_read/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="buf0_value_V_5_load_read_read_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="0"/>
<pin id="256" dir="0" index="1" bw="32" slack="0"/>
<pin id="257" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="buf0_value_V_5_load_read/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="buf0_value_V_4_load_read_read_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="0"/>
<pin id="262" dir="0" index="1" bw="32" slack="0"/>
<pin id="263" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="buf0_value_V_4_load_read/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="buf0_value_V_3_load_read_read_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="0"/>
<pin id="269" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="buf0_value_V_3_load_read/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="buf0_value_V_2_load_read_read_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="0"/>
<pin id="274" dir="0" index="1" bw="32" slack="0"/>
<pin id="275" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="buf0_value_V_2_load_read/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="buf0_value_V_1_load_read_read_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="0"/>
<pin id="280" dir="0" index="1" bw="32" slack="0"/>
<pin id="281" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="buf0_value_V_1_load_read/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="K_read_read_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="16" slack="0"/>
<pin id="286" dir="0" index="1" bw="16" slack="0"/>
<pin id="287" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="K_read/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="zext_ln116_1_read_read_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="4" slack="0"/>
<pin id="292" dir="0" index="1" bw="4" slack="0"/>
<pin id="293" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln116_1_read/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="zext_ln160_27_read_read_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="2" slack="0"/>
<pin id="298" dir="0" index="1" bw="2" slack="0"/>
<pin id="299" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln160_27_read/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="zext_ln160_26_read_read_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="3" slack="0"/>
<pin id="304" dir="0" index="1" bw="3" slack="0"/>
<pin id="305" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln160_26_read/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="zext_ln160_25_read_read_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="3" slack="0"/>
<pin id="310" dir="0" index="1" bw="3" slack="0"/>
<pin id="311" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln160_25_read/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="zext_ln160_24_read_read_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="4" slack="0"/>
<pin id="316" dir="0" index="1" bw="4" slack="0"/>
<pin id="317" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln160_24_read/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="zext_ln160_23_read_read_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="4" slack="0"/>
<pin id="322" dir="0" index="1" bw="4" slack="0"/>
<pin id="323" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln160_23_read/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="zext_ln160_22_read_read_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="4" slack="0"/>
<pin id="328" dir="0" index="1" bw="4" slack="0"/>
<pin id="329" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln160_22_read/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="zext_ln160_21_read_read_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="4" slack="0"/>
<pin id="334" dir="0" index="1" bw="4" slack="0"/>
<pin id="335" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln160_21_read/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="zext_ln160_20_read_read_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln160_20_read/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="zext_ln160_19_read_read_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="2" slack="0"/>
<pin id="346" dir="0" index="1" bw="2" slack="0"/>
<pin id="347" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln160_19_read/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="zext_ln160_18_read_read_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="3" slack="0"/>
<pin id="352" dir="0" index="1" bw="3" slack="0"/>
<pin id="353" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln160_18_read/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="zext_ln160_17_read_read_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="3" slack="0"/>
<pin id="358" dir="0" index="1" bw="3" slack="0"/>
<pin id="359" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln160_17_read/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="zext_ln160_16_read_read_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="0"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln160_16_read/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="zext_ln160_15_read_read_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="2" slack="0"/>
<pin id="370" dir="0" index="1" bw="2" slack="0"/>
<pin id="371" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln160_15_read/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="zext_ln160_14_read_read_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="0"/>
<pin id="376" dir="0" index="1" bw="1" slack="0"/>
<pin id="377" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln160_14_read/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="map_buf_load_read_read_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="0"/>
<pin id="382" dir="0" index="1" bw="32" slack="0"/>
<pin id="383" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="map_buf_load_read/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="half_cast4_read_read_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="20" slack="0"/>
<pin id="388" dir="0" index="1" bw="20" slack="0"/>
<pin id="389" dir="1" index="2" bw="20" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="half_cast4_read/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="sub_i_read_read_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="0"/>
<pin id="394" dir="0" index="1" bw="32" slack="0"/>
<pin id="395" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_i_read/1 "/>
</bind>
</comp>

<comp id="398" class="1004" name="half_cast_read_read_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="16" slack="0"/>
<pin id="400" dir="0" index="1" bw="16" slack="0"/>
<pin id="401" dir="1" index="2" bw="16" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="half_cast_read/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="half_read_read_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="0"/>
<pin id="406" dir="0" index="1" bw="32" slack="0"/>
<pin id="407" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="half_read/1 "/>
</bind>
</comp>

<comp id="410" class="1004" name="buf0_value_V_load_read_read_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="0"/>
<pin id="412" dir="0" index="1" bw="32" slack="0"/>
<pin id="413" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="buf0_value_V_load_read/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="grp_pe_kernel_0_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="0" slack="0"/>
<pin id="418" dir="0" index="1" bw="32" slack="5"/>
<pin id="419" dir="0" index="2" bw="32" slack="0"/>
<pin id="420" dir="0" index="3" bw="32" slack="0"/>
<pin id="421" dir="0" index="4" bw="32" slack="0"/>
<pin id="422" dir="0" index="5" bw="32" slack="0"/>
<pin id="423" dir="0" index="6" bw="32" slack="0"/>
<pin id="424" dir="0" index="7" bw="32" slack="0"/>
<pin id="425" dir="0" index="8" bw="32" slack="0"/>
<pin id="426" dir="0" index="9" bw="32" slack="0"/>
<pin id="427" dir="0" index="10" bw="32" slack="0"/>
<pin id="428" dir="0" index="11" bw="32" slack="0"/>
<pin id="429" dir="0" index="12" bw="32" slack="0"/>
<pin id="430" dir="0" index="13" bw="32" slack="0"/>
<pin id="431" dir="0" index="14" bw="32" slack="0"/>
<pin id="432" dir="0" index="15" bw="32" slack="0"/>
<pin id="433" dir="0" index="16" bw="32" slack="0"/>
<pin id="434" dir="0" index="17" bw="32" slack="0"/>
<pin id="435" dir="0" index="18" bw="32" slack="5"/>
<pin id="436" dir="0" index="19" bw="16" slack="1"/>
<pin id="437" dir="1" index="20" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln116/6 call_ln116/6 call_ln116/6 call_ln116/6 call_ln116/6 call_ln116/6 call_ln116/6 call_ln116/6 call_ln116/6 call_ln116/6 call_ln116/6 call_ln116/6 call_ln116/6 call_ln116/6 call_ln116/6 call_ln116/6 "/>
</bind>
</comp>

<comp id="455" class="1004" name="grp_pe_kernel_1_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="0" slack="0"/>
<pin id="457" dir="0" index="1" bw="32" slack="7"/>
<pin id="458" dir="0" index="2" bw="32" slack="0"/>
<pin id="459" dir="0" index="3" bw="32" slack="0"/>
<pin id="460" dir="0" index="4" bw="32" slack="0"/>
<pin id="461" dir="0" index="5" bw="32" slack="0"/>
<pin id="462" dir="0" index="6" bw="32" slack="0"/>
<pin id="463" dir="0" index="7" bw="32" slack="0"/>
<pin id="464" dir="0" index="8" bw="32" slack="0"/>
<pin id="465" dir="0" index="9" bw="32" slack="0"/>
<pin id="466" dir="0" index="10" bw="32" slack="0"/>
<pin id="467" dir="0" index="11" bw="32" slack="0"/>
<pin id="468" dir="0" index="12" bw="32" slack="0"/>
<pin id="469" dir="0" index="13" bw="32" slack="0"/>
<pin id="470" dir="0" index="14" bw="32" slack="0"/>
<pin id="471" dir="0" index="15" bw="32" slack="0"/>
<pin id="472" dir="0" index="16" bw="32" slack="0"/>
<pin id="473" dir="0" index="17" bw="32" slack="0"/>
<pin id="474" dir="0" index="18" bw="32" slack="7"/>
<pin id="475" dir="0" index="19" bw="20" slack="7"/>
<pin id="476" dir="0" index="20" bw="16" slack="1"/>
<pin id="477" dir="1" index="21" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln117/8 call_ln117/8 call_ln117/8 call_ln117/8 call_ln117/8 call_ln117/8 call_ln117/8 call_ln117/8 call_ln117/8 call_ln117/8 call_ln117/8 call_ln117/8 call_ln117/8 call_ln117/8 call_ln117/8 call_ln117/8 "/>
</bind>
</comp>

<comp id="495" class="1004" name="grp_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="16" slack="2"/>
<pin id="497" dir="0" index="1" bw="16" slack="6"/>
<pin id="498" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln117_15/7 add_ln117_14/7 add_ln117_13/7 add_ln117_12/7 add_ln117_11/7 add_ln117_10/7 add_ln117_9/7 add_ln117_8/7 add_ln117_7/7 add_ln117_6/7 add_ln117_5/7 add_ln117_4/7 add_ln117_3/7 add_ln117_2/7 add_ln117_1/7 add_ln117/7 "/>
</bind>
</comp>

<comp id="499" class="1005" name="reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="16" slack="1"/>
<pin id="501" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln117_15 add_ln117_14 add_ln117_13 add_ln117_12 add_ln117_11 add_ln117_10 add_ln117_9 add_ln117_8 add_ln117_7 add_ln117_6 add_ln117_5 add_ln117_4 add_ln117_3 add_ln117_2 add_ln117_1 add_ln117 "/>
</bind>
</comp>

<comp id="504" class="1004" name="zext_ln116_1_cast_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="4" slack="0"/>
<pin id="506" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116_1_cast/1 "/>
</bind>
</comp>

<comp id="508" class="1004" name="zext_ln160_27_cast_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="2" slack="0"/>
<pin id="510" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="zext_ln160_27_cast/1 "/>
</bind>
</comp>

<comp id="512" class="1004" name="zext_ln160_27_cast_cast_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="2" slack="0"/>
<pin id="514" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln160_27_cast_cast/1 "/>
</bind>
</comp>

<comp id="516" class="1004" name="zext_ln160_26_cast_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="3" slack="0"/>
<pin id="518" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="zext_ln160_26_cast/1 "/>
</bind>
</comp>

<comp id="520" class="1004" name="zext_ln160_26_cast_cast_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="3" slack="0"/>
<pin id="522" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln160_26_cast_cast/1 "/>
</bind>
</comp>

<comp id="524" class="1004" name="zext_ln160_25_cast_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="3" slack="0"/>
<pin id="526" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="zext_ln160_25_cast/1 "/>
</bind>
</comp>

<comp id="528" class="1004" name="zext_ln160_25_cast_cast_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="3" slack="0"/>
<pin id="530" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln160_25_cast_cast/1 "/>
</bind>
</comp>

<comp id="532" class="1004" name="zext_ln160_24_cast_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="4" slack="0"/>
<pin id="534" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln160_24_cast/1 "/>
</bind>
</comp>

<comp id="536" class="1004" name="zext_ln160_23_cast_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="4" slack="0"/>
<pin id="538" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln160_23_cast/1 "/>
</bind>
</comp>

<comp id="540" class="1004" name="zext_ln160_22_cast_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="4" slack="0"/>
<pin id="542" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln160_22_cast/1 "/>
</bind>
</comp>

<comp id="544" class="1004" name="zext_ln160_21_cast_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="4" slack="0"/>
<pin id="546" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln160_21_cast/1 "/>
</bind>
</comp>

<comp id="548" class="1004" name="zext_ln160_20_cast_cast_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="1" slack="0"/>
<pin id="550" dir="0" index="1" bw="32" slack="0"/>
<pin id="551" dir="0" index="2" bw="32" slack="0"/>
<pin id="552" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="zext_ln160_20_cast_cast/1 "/>
</bind>
</comp>

<comp id="556" class="1004" name="zext_ln160_19_cast_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="2" slack="0"/>
<pin id="558" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="zext_ln160_19_cast/1 "/>
</bind>
</comp>

<comp id="560" class="1004" name="zext_ln160_19_cast_cast_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="2" slack="0"/>
<pin id="562" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln160_19_cast_cast/1 "/>
</bind>
</comp>

<comp id="564" class="1004" name="zext_ln160_18_cast_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="3" slack="0"/>
<pin id="566" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln160_18_cast/1 "/>
</bind>
</comp>

<comp id="568" class="1004" name="zext_ln160_17_cast_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="3" slack="0"/>
<pin id="570" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln160_17_cast/1 "/>
</bind>
</comp>

<comp id="572" class="1004" name="zext_ln160_16_cast_cast_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="1" slack="0"/>
<pin id="574" dir="0" index="1" bw="32" slack="0"/>
<pin id="575" dir="0" index="2" bw="32" slack="0"/>
<pin id="576" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="zext_ln160_16_cast_cast/1 "/>
</bind>
</comp>

<comp id="580" class="1004" name="zext_ln160_15_cast_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="2" slack="0"/>
<pin id="582" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln160_15_cast/1 "/>
</bind>
</comp>

<comp id="584" class="1004" name="zext_ln160_14_cast_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="1" slack="0"/>
<pin id="586" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln160_14_cast/1 "/>
</bind>
</comp>

<comp id="588" class="1004" name="store_ln0_store_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="1" slack="0"/>
<pin id="590" dir="0" index="1" bw="5" slack="0"/>
<pin id="591" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="593" class="1004" name="i_2_load_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="5" slack="1"/>
<pin id="595" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="596" class="1004" name="icmp_ln114_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="5" slack="0"/>
<pin id="598" dir="0" index="1" bw="5" slack="0"/>
<pin id="599" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln114/2 "/>
</bind>
</comp>

<comp id="602" class="1004" name="add_ln114_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="5" slack="0"/>
<pin id="604" dir="0" index="1" bw="1" slack="0"/>
<pin id="605" dir="1" index="2" bw="5" slack="7"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114/2 "/>
</bind>
</comp>

<comp id="608" class="1004" name="trunc_ln116_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="5" slack="0"/>
<pin id="610" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln116/2 "/>
</bind>
</comp>

<comp id="612" class="1004" name="tmp_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="32" slack="0"/>
<pin id="614" dir="0" index="1" bw="32" slack="1"/>
<pin id="615" dir="0" index="2" bw="1" slack="1"/>
<pin id="616" dir="0" index="3" bw="2" slack="1"/>
<pin id="617" dir="0" index="4" bw="3" slack="1"/>
<pin id="618" dir="0" index="5" bw="3" slack="1"/>
<pin id="619" dir="0" index="6" bw="3" slack="1"/>
<pin id="620" dir="0" index="7" bw="3" slack="1"/>
<pin id="621" dir="0" index="8" bw="4" slack="1"/>
<pin id="622" dir="0" index="9" bw="4" slack="1"/>
<pin id="623" dir="0" index="10" bw="4" slack="1"/>
<pin id="624" dir="0" index="11" bw="4" slack="1"/>
<pin id="625" dir="0" index="12" bw="4" slack="1"/>
<pin id="626" dir="0" index="13" bw="4" slack="1"/>
<pin id="627" dir="0" index="14" bw="4" slack="1"/>
<pin id="628" dir="0" index="15" bw="4" slack="1"/>
<pin id="629" dir="0" index="16" bw="4" slack="1"/>
<pin id="630" dir="0" index="17" bw="4" slack="0"/>
<pin id="631" dir="1" index="18" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="634" class="1004" name="trunc_ln116_2_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="32" slack="0"/>
<pin id="636" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln116_2/2 "/>
</bind>
</comp>

<comp id="638" class="1004" name="store_ln114_store_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="5" slack="7"/>
<pin id="640" dir="0" index="1" bw="5" slack="8"/>
<pin id="641" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln114/9 "/>
</bind>
</comp>

<comp id="642" class="1007" name="grp_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="16" slack="0"/>
<pin id="644" dir="0" index="1" bw="16" slack="1"/>
<pin id="645" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln116/2 "/>
</bind>
</comp>

<comp id="647" class="1005" name="i_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="5" slack="0"/>
<pin id="649" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="654" class="1005" name="buf0_value_V_15_load_read_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="32" slack="5"/>
<pin id="656" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="buf0_value_V_15_load_read "/>
</bind>
</comp>

<comp id="660" class="1005" name="buf0_value_V_14_load_read_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="32" slack="5"/>
<pin id="662" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="buf0_value_V_14_load_read "/>
</bind>
</comp>

<comp id="666" class="1005" name="buf0_value_V_13_load_read_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="32" slack="5"/>
<pin id="668" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="buf0_value_V_13_load_read "/>
</bind>
</comp>

<comp id="672" class="1005" name="buf0_value_V_12_load_read_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="32" slack="5"/>
<pin id="674" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="buf0_value_V_12_load_read "/>
</bind>
</comp>

<comp id="678" class="1005" name="buf0_value_V_11_load_read_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="32" slack="5"/>
<pin id="680" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="buf0_value_V_11_load_read "/>
</bind>
</comp>

<comp id="684" class="1005" name="buf0_value_V_10_load_read_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="32" slack="5"/>
<pin id="686" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="buf0_value_V_10_load_read "/>
</bind>
</comp>

<comp id="690" class="1005" name="buf0_value_V_9_load_read_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="32" slack="5"/>
<pin id="692" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="buf0_value_V_9_load_read "/>
</bind>
</comp>

<comp id="696" class="1005" name="buf0_value_V_8_load_read_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="32" slack="5"/>
<pin id="698" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="buf0_value_V_8_load_read "/>
</bind>
</comp>

<comp id="702" class="1005" name="buf0_value_V_7_load_read_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="32" slack="5"/>
<pin id="704" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="buf0_value_V_7_load_read "/>
</bind>
</comp>

<comp id="708" class="1005" name="buf0_value_V_6_load_read_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="32" slack="5"/>
<pin id="710" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="buf0_value_V_6_load_read "/>
</bind>
</comp>

<comp id="714" class="1005" name="buf0_value_V_5_load_read_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="32" slack="5"/>
<pin id="716" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="buf0_value_V_5_load_read "/>
</bind>
</comp>

<comp id="720" class="1005" name="buf0_value_V_4_load_read_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="32" slack="5"/>
<pin id="722" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="buf0_value_V_4_load_read "/>
</bind>
</comp>

<comp id="726" class="1005" name="buf0_value_V_3_load_read_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="32" slack="5"/>
<pin id="728" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="buf0_value_V_3_load_read "/>
</bind>
</comp>

<comp id="732" class="1005" name="buf0_value_V_2_load_read_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="32" slack="5"/>
<pin id="734" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="buf0_value_V_2_load_read "/>
</bind>
</comp>

<comp id="738" class="1005" name="buf0_value_V_1_load_read_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="32" slack="5"/>
<pin id="740" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="buf0_value_V_1_load_read "/>
</bind>
</comp>

<comp id="744" class="1005" name="K_read_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="16" slack="1"/>
<pin id="746" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="K_read "/>
</bind>
</comp>

<comp id="749" class="1005" name="map_buf_load_read_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="32" slack="1"/>
<pin id="751" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="map_buf_load_read "/>
</bind>
</comp>

<comp id="754" class="1005" name="half_cast4_read_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="20" slack="7"/>
<pin id="756" dir="1" index="1" bw="20" slack="7"/>
</pin_list>
<bind>
<opset="half_cast4_read "/>
</bind>
</comp>

<comp id="759" class="1005" name="sub_i_read_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="32" slack="7"/>
<pin id="761" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="sub_i_read "/>
</bind>
</comp>

<comp id="764" class="1005" name="half_cast_read_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="16" slack="6"/>
<pin id="766" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="half_cast_read "/>
</bind>
</comp>

<comp id="769" class="1005" name="half_read_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="32" slack="5"/>
<pin id="771" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="half_read "/>
</bind>
</comp>

<comp id="774" class="1005" name="buf0_value_V_load_read_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="32" slack="5"/>
<pin id="776" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="buf0_value_V_load_read "/>
</bind>
</comp>

<comp id="780" class="1005" name="zext_ln116_1_cast_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="32" slack="1"/>
<pin id="782" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln116_1_cast "/>
</bind>
</comp>

<comp id="785" class="1005" name="zext_ln160_27_cast_cast_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="32" slack="1"/>
<pin id="787" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln160_27_cast_cast "/>
</bind>
</comp>

<comp id="790" class="1005" name="zext_ln160_26_cast_cast_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="32" slack="1"/>
<pin id="792" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln160_26_cast_cast "/>
</bind>
</comp>

<comp id="795" class="1005" name="zext_ln160_25_cast_cast_reg_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="32" slack="1"/>
<pin id="797" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln160_25_cast_cast "/>
</bind>
</comp>

<comp id="800" class="1005" name="zext_ln160_24_cast_reg_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="32" slack="1"/>
<pin id="802" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln160_24_cast "/>
</bind>
</comp>

<comp id="805" class="1005" name="zext_ln160_23_cast_reg_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="32" slack="1"/>
<pin id="807" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln160_23_cast "/>
</bind>
</comp>

<comp id="810" class="1005" name="zext_ln160_22_cast_reg_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="32" slack="1"/>
<pin id="812" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln160_22_cast "/>
</bind>
</comp>

<comp id="815" class="1005" name="zext_ln160_21_cast_reg_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="32" slack="1"/>
<pin id="817" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln160_21_cast "/>
</bind>
</comp>

<comp id="820" class="1005" name="zext_ln160_20_cast_cast_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="32" slack="1"/>
<pin id="822" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln160_20_cast_cast "/>
</bind>
</comp>

<comp id="825" class="1005" name="zext_ln160_19_cast_cast_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="32" slack="1"/>
<pin id="827" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln160_19_cast_cast "/>
</bind>
</comp>

<comp id="830" class="1005" name="zext_ln160_18_cast_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="32" slack="1"/>
<pin id="832" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln160_18_cast "/>
</bind>
</comp>

<comp id="835" class="1005" name="zext_ln160_17_cast_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="32" slack="1"/>
<pin id="837" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln160_17_cast "/>
</bind>
</comp>

<comp id="840" class="1005" name="zext_ln160_16_cast_cast_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="32" slack="1"/>
<pin id="842" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln160_16_cast_cast "/>
</bind>
</comp>

<comp id="845" class="1005" name="zext_ln160_15_cast_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="32" slack="1"/>
<pin id="847" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln160_15_cast "/>
</bind>
</comp>

<comp id="850" class="1005" name="zext_ln160_14_cast_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="32" slack="1"/>
<pin id="852" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln160_14_cast "/>
</bind>
</comp>

<comp id="858" class="1005" name="add_ln114_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="5" slack="7"/>
<pin id="860" dir="1" index="1" bw="5" slack="7"/>
</pin_list>
<bind>
<opset="add_ln114 "/>
</bind>
</comp>

<comp id="863" class="1005" name="trunc_ln116_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="4" slack="3"/>
<pin id="865" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln116 "/>
</bind>
</comp>

<comp id="867" class="1005" name="trunc_ln116_2_reg_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="16" slack="1"/>
<pin id="869" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln116_2 "/>
</bind>
</comp>

<comp id="872" class="1005" name="mul_ln116_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="16" slack="1"/>
<pin id="874" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln116 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="193"><net_src comp="106" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="198"><net_src comp="108" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="104" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="108" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="102" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="108" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="100" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="108" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="98" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="108" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="96" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="108" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="94" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="108" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="92" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="108" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="90" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="108" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="88" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="108" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="86" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="108" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="84" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="108" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="82" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="108" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="80" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="108" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="78" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="108" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="76" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="110" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="74" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="112" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="72" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="114" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="70" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="116" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="68" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="116" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="66" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="112" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="64" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="112" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="62" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="112" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="60" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="112" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="58" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="118" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="56" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="114" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="54" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="116" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="52" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="116" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="50" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="118" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="48" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="114" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="46" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="378"><net_src comp="118" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="44" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="384"><net_src comp="108" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="42" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="390"><net_src comp="120" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="40" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="396"><net_src comp="108" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="38" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="402"><net_src comp="110" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="36" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="408"><net_src comp="108" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="34" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="414"><net_src comp="108" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="0" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="438"><net_src comp="186" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="439"><net_src comp="2" pin="0"/><net_sink comp="416" pin=2"/></net>

<net id="440"><net_src comp="4" pin="0"/><net_sink comp="416" pin=3"/></net>

<net id="441"><net_src comp="6" pin="0"/><net_sink comp="416" pin=4"/></net>

<net id="442"><net_src comp="8" pin="0"/><net_sink comp="416" pin=5"/></net>

<net id="443"><net_src comp="10" pin="0"/><net_sink comp="416" pin=6"/></net>

<net id="444"><net_src comp="12" pin="0"/><net_sink comp="416" pin=7"/></net>

<net id="445"><net_src comp="14" pin="0"/><net_sink comp="416" pin=8"/></net>

<net id="446"><net_src comp="16" pin="0"/><net_sink comp="416" pin=9"/></net>

<net id="447"><net_src comp="18" pin="0"/><net_sink comp="416" pin=10"/></net>

<net id="448"><net_src comp="20" pin="0"/><net_sink comp="416" pin=11"/></net>

<net id="449"><net_src comp="22" pin="0"/><net_sink comp="416" pin=12"/></net>

<net id="450"><net_src comp="24" pin="0"/><net_sink comp="416" pin=13"/></net>

<net id="451"><net_src comp="26" pin="0"/><net_sink comp="416" pin=14"/></net>

<net id="452"><net_src comp="28" pin="0"/><net_sink comp="416" pin=15"/></net>

<net id="453"><net_src comp="30" pin="0"/><net_sink comp="416" pin=16"/></net>

<net id="454"><net_src comp="32" pin="0"/><net_sink comp="416" pin=17"/></net>

<net id="478"><net_src comp="188" pin="0"/><net_sink comp="455" pin=0"/></net>

<net id="479"><net_src comp="2" pin="0"/><net_sink comp="455" pin=2"/></net>

<net id="480"><net_src comp="4" pin="0"/><net_sink comp="455" pin=3"/></net>

<net id="481"><net_src comp="6" pin="0"/><net_sink comp="455" pin=4"/></net>

<net id="482"><net_src comp="8" pin="0"/><net_sink comp="455" pin=5"/></net>

<net id="483"><net_src comp="10" pin="0"/><net_sink comp="455" pin=6"/></net>

<net id="484"><net_src comp="12" pin="0"/><net_sink comp="455" pin=7"/></net>

<net id="485"><net_src comp="14" pin="0"/><net_sink comp="455" pin=8"/></net>

<net id="486"><net_src comp="16" pin="0"/><net_sink comp="455" pin=9"/></net>

<net id="487"><net_src comp="18" pin="0"/><net_sink comp="455" pin=10"/></net>

<net id="488"><net_src comp="20" pin="0"/><net_sink comp="455" pin=11"/></net>

<net id="489"><net_src comp="22" pin="0"/><net_sink comp="455" pin=12"/></net>

<net id="490"><net_src comp="24" pin="0"/><net_sink comp="455" pin=13"/></net>

<net id="491"><net_src comp="26" pin="0"/><net_sink comp="455" pin=14"/></net>

<net id="492"><net_src comp="28" pin="0"/><net_sink comp="455" pin=15"/></net>

<net id="493"><net_src comp="30" pin="0"/><net_sink comp="455" pin=16"/></net>

<net id="494"><net_src comp="32" pin="0"/><net_sink comp="455" pin=17"/></net>

<net id="502"><net_src comp="495" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="455" pin=20"/></net>

<net id="507"><net_src comp="290" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="511"><net_src comp="296" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="515"><net_src comp="508" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="519"><net_src comp="302" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="523"><net_src comp="516" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="527"><net_src comp="308" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="531"><net_src comp="524" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="535"><net_src comp="314" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="539"><net_src comp="320" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="543"><net_src comp="326" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="547"><net_src comp="332" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="553"><net_src comp="338" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="554"><net_src comp="122" pin="0"/><net_sink comp="548" pin=1"/></net>

<net id="555"><net_src comp="124" pin="0"/><net_sink comp="548" pin=2"/></net>

<net id="559"><net_src comp="344" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="563"><net_src comp="556" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="567"><net_src comp="350" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="571"><net_src comp="356" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="577"><net_src comp="362" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="578"><net_src comp="126" pin="0"/><net_sink comp="572" pin=1"/></net>

<net id="579"><net_src comp="124" pin="0"/><net_sink comp="572" pin=2"/></net>

<net id="583"><net_src comp="368" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="587"><net_src comp="374" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="592"><net_src comp="136" pin="0"/><net_sink comp="588" pin=0"/></net>

<net id="600"><net_src comp="593" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="601"><net_src comp="138" pin="0"/><net_sink comp="596" pin=1"/></net>

<net id="606"><net_src comp="593" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="607"><net_src comp="144" pin="0"/><net_sink comp="602" pin=1"/></net>

<net id="611"><net_src comp="593" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="632"><net_src comp="146" pin="0"/><net_sink comp="612" pin=0"/></net>

<net id="633"><net_src comp="608" pin="1"/><net_sink comp="612" pin=17"/></net>

<net id="637"><net_src comp="612" pin="18"/><net_sink comp="634" pin=0"/></net>

<net id="646"><net_src comp="634" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="650"><net_src comp="190" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="588" pin=1"/></net>

<net id="652"><net_src comp="647" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="653"><net_src comp="647" pin="1"/><net_sink comp="638" pin=1"/></net>

<net id="657"><net_src comp="194" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="659"><net_src comp="654" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="663"><net_src comp="200" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="665"><net_src comp="660" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="669"><net_src comp="206" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="671"><net_src comp="666" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="675"><net_src comp="212" pin="2"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="677"><net_src comp="672" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="681"><net_src comp="218" pin="2"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="683"><net_src comp="678" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="687"><net_src comp="224" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="689"><net_src comp="684" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="693"><net_src comp="230" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="695"><net_src comp="690" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="699"><net_src comp="236" pin="2"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="701"><net_src comp="696" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="705"><net_src comp="242" pin="2"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="707"><net_src comp="702" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="711"><net_src comp="248" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="713"><net_src comp="708" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="717"><net_src comp="254" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="719"><net_src comp="714" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="723"><net_src comp="260" pin="2"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="725"><net_src comp="720" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="729"><net_src comp="266" pin="2"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="731"><net_src comp="726" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="735"><net_src comp="272" pin="2"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="737"><net_src comp="732" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="741"><net_src comp="278" pin="2"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="743"><net_src comp="738" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="747"><net_src comp="284" pin="2"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="642" pin=1"/></net>

<net id="752"><net_src comp="380" pin="2"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="612" pin=1"/></net>

<net id="757"><net_src comp="386" pin="2"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="455" pin=19"/></net>

<net id="762"><net_src comp="392" pin="2"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="455" pin=18"/></net>

<net id="767"><net_src comp="398" pin="2"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="772"><net_src comp="404" pin="2"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="416" pin=18"/></net>

<net id="777"><net_src comp="410" pin="2"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="779"><net_src comp="774" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="783"><net_src comp="504" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="612" pin=16"/></net>

<net id="788"><net_src comp="512" pin="1"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="612" pin=15"/></net>

<net id="793"><net_src comp="520" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="612" pin=14"/></net>

<net id="798"><net_src comp="528" pin="1"/><net_sink comp="795" pin=0"/></net>

<net id="799"><net_src comp="795" pin="1"/><net_sink comp="612" pin=13"/></net>

<net id="803"><net_src comp="532" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="804"><net_src comp="800" pin="1"/><net_sink comp="612" pin=12"/></net>

<net id="808"><net_src comp="536" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="612" pin=11"/></net>

<net id="813"><net_src comp="540" pin="1"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="612" pin=10"/></net>

<net id="818"><net_src comp="544" pin="1"/><net_sink comp="815" pin=0"/></net>

<net id="819"><net_src comp="815" pin="1"/><net_sink comp="612" pin=9"/></net>

<net id="823"><net_src comp="548" pin="3"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="612" pin=8"/></net>

<net id="828"><net_src comp="560" pin="1"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="612" pin=7"/></net>

<net id="833"><net_src comp="564" pin="1"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="612" pin=6"/></net>

<net id="838"><net_src comp="568" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="612" pin=5"/></net>

<net id="843"><net_src comp="572" pin="3"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="612" pin=4"/></net>

<net id="848"><net_src comp="580" pin="1"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="612" pin=3"/></net>

<net id="853"><net_src comp="584" pin="1"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="612" pin=2"/></net>

<net id="861"><net_src comp="602" pin="2"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="866"><net_src comp="608" pin="1"/><net_sink comp="863" pin=0"/></net>

<net id="870"><net_src comp="634" pin="1"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="875"><net_src comp="642" pin="2"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="416" pin=19"/></net>

<net id="877"><net_src comp="872" pin="1"/><net_sink comp="495" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Out_Buf0 | {6 7 8 9 }
	Port: Out_Buf0_8 | {6 7 8 9 }
	Port: Out_Buf0_9 | {6 7 8 9 }
	Port: Out_Buf0_10 | {6 7 8 9 }
	Port: Out_Buf0_11 | {6 7 8 9 }
	Port: Out_Buf0_12 | {6 7 8 9 }
	Port: Out_Buf0_13 | {6 7 8 9 }
	Port: Out_Buf0_14 | {6 7 8 9 }
 - Input state : 
	Port: spmm_hls_Pipeline_pe_loop : buf0_value_V_load | {1 }
	Port: spmm_hls_Pipeline_pe_loop : Dense_Buf0 | {6 7 8 9 }
	Port: spmm_hls_Pipeline_pe_loop : Dense_Buf0_1 | {6 7 8 9 }
	Port: spmm_hls_Pipeline_pe_loop : Dense_Buf0_2 | {6 7 8 9 }
	Port: spmm_hls_Pipeline_pe_loop : Dense_Buf0_3 | {6 7 8 9 }
	Port: spmm_hls_Pipeline_pe_loop : Dense_Buf0_4 | {6 7 8 9 }
	Port: spmm_hls_Pipeline_pe_loop : Dense_Buf0_5 | {6 7 8 9 }
	Port: spmm_hls_Pipeline_pe_loop : Dense_Buf0_6 | {6 7 8 9 }
	Port: spmm_hls_Pipeline_pe_loop : Dense_Buf0_7 | {6 7 8 9 }
	Port: spmm_hls_Pipeline_pe_loop : half | {1 }
	Port: spmm_hls_Pipeline_pe_loop : half_cast | {1 }
	Port: spmm_hls_Pipeline_pe_loop : sub_i | {1 }
	Port: spmm_hls_Pipeline_pe_loop : half_cast4 | {1 }
	Port: spmm_hls_Pipeline_pe_loop : map_buf_load | {1 }
	Port: spmm_hls_Pipeline_pe_loop : zext_ln160_14 | {1 }
	Port: spmm_hls_Pipeline_pe_loop : zext_ln160_15 | {1 }
	Port: spmm_hls_Pipeline_pe_loop : zext_ln160_16 | {1 }
	Port: spmm_hls_Pipeline_pe_loop : zext_ln160_17 | {1 }
	Port: spmm_hls_Pipeline_pe_loop : zext_ln160_18 | {1 }
	Port: spmm_hls_Pipeline_pe_loop : zext_ln160_19 | {1 }
	Port: spmm_hls_Pipeline_pe_loop : zext_ln160_20 | {1 }
	Port: spmm_hls_Pipeline_pe_loop : zext_ln160_21 | {1 }
	Port: spmm_hls_Pipeline_pe_loop : zext_ln160_22 | {1 }
	Port: spmm_hls_Pipeline_pe_loop : zext_ln160_23 | {1 }
	Port: spmm_hls_Pipeline_pe_loop : zext_ln160_24 | {1 }
	Port: spmm_hls_Pipeline_pe_loop : zext_ln160_25 | {1 }
	Port: spmm_hls_Pipeline_pe_loop : zext_ln160_26 | {1 }
	Port: spmm_hls_Pipeline_pe_loop : zext_ln160_27 | {1 }
	Port: spmm_hls_Pipeline_pe_loop : zext_ln116_1 | {1 }
	Port: spmm_hls_Pipeline_pe_loop : K | {1 }
	Port: spmm_hls_Pipeline_pe_loop : buf0_value_V_1_load | {1 }
	Port: spmm_hls_Pipeline_pe_loop : buf0_value_V_2_load | {1 }
	Port: spmm_hls_Pipeline_pe_loop : buf0_value_V_3_load | {1 }
	Port: spmm_hls_Pipeline_pe_loop : buf0_value_V_4_load | {1 }
	Port: spmm_hls_Pipeline_pe_loop : buf0_value_V_5_load | {1 }
	Port: spmm_hls_Pipeline_pe_loop : buf0_value_V_6_load | {1 }
	Port: spmm_hls_Pipeline_pe_loop : buf0_value_V_7_load | {1 }
	Port: spmm_hls_Pipeline_pe_loop : buf0_value_V_8_load | {1 }
	Port: spmm_hls_Pipeline_pe_loop : buf0_value_V_9_load | {1 }
	Port: spmm_hls_Pipeline_pe_loop : buf0_value_V_10_load | {1 }
	Port: spmm_hls_Pipeline_pe_loop : buf0_value_V_11_load | {1 }
	Port: spmm_hls_Pipeline_pe_loop : buf0_value_V_12_load | {1 }
	Port: spmm_hls_Pipeline_pe_loop : buf0_value_V_13_load | {1 }
	Port: spmm_hls_Pipeline_pe_loop : buf0_value_V_14_load | {1 }
	Port: spmm_hls_Pipeline_pe_loop : buf0_value_V_15_load | {1 }
  - Chain level:
	State 1
		zext_ln160_27_cast_cast : 1
		zext_ln160_26_cast_cast : 1
		zext_ln160_25_cast_cast : 1
		zext_ln160_19_cast_cast : 1
		store_ln0 : 1
	State 2
		icmp_ln114 : 1
		add_ln114 : 1
		br_ln114 : 2
		trunc_ln116 : 1
		tmp : 2
		trunc_ln116_2 : 3
		mul_ln116 : 4
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|---------|---------|---------|---------|
| Operation|            Functional Unit            |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------|---------|---------|---------|---------|
|   call   |         grp_pe_kernel_0_fu_416        |    3    |  3.483  |   508   |   293   |
|          |         grp_pe_kernel_1_fu_455        |    3    |  3.483  |   531   |   330   |
|----------|---------------------------------------|---------|---------|---------|---------|
|    mux   |               tmp_fu_612              |    0    |    0    |    0    |    65   |
|----------|---------------------------------------|---------|---------|---------|---------|
|  select  |     zext_ln160_20_cast_cast_fu_548    |    0    |    0    |    0    |    32   |
|          |     zext_ln160_16_cast_cast_fu_572    |    0    |    0    |    0    |    32   |
|----------|---------------------------------------|---------|---------|---------|---------|
|    add   |               grp_fu_495              |    0    |    0    |    0    |    23   |
|          |            add_ln114_fu_602           |    0    |    0    |    0    |    12   |
|----------|---------------------------------------|---------|---------|---------|---------|
|   icmp   |           icmp_ln114_fu_596           |    0    |    0    |    0    |    9    |
|----------|---------------------------------------|---------|---------|---------|---------|
|    mul   |               grp_fu_642              |    1    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|
|          | buf0_value_V_15_load_read_read_fu_194 |    0    |    0    |    0    |    0    |
|          | buf0_value_V_14_load_read_read_fu_200 |    0    |    0    |    0    |    0    |
|          | buf0_value_V_13_load_read_read_fu_206 |    0    |    0    |    0    |    0    |
|          | buf0_value_V_12_load_read_read_fu_212 |    0    |    0    |    0    |    0    |
|          | buf0_value_V_11_load_read_read_fu_218 |    0    |    0    |    0    |    0    |
|          | buf0_value_V_10_load_read_read_fu_224 |    0    |    0    |    0    |    0    |
|          |  buf0_value_V_9_load_read_read_fu_230 |    0    |    0    |    0    |    0    |
|          |  buf0_value_V_8_load_read_read_fu_236 |    0    |    0    |    0    |    0    |
|          |  buf0_value_V_7_load_read_read_fu_242 |    0    |    0    |    0    |    0    |
|          |  buf0_value_V_6_load_read_read_fu_248 |    0    |    0    |    0    |    0    |
|          |  buf0_value_V_5_load_read_read_fu_254 |    0    |    0    |    0    |    0    |
|          |  buf0_value_V_4_load_read_read_fu_260 |    0    |    0    |    0    |    0    |
|          |  buf0_value_V_3_load_read_read_fu_266 |    0    |    0    |    0    |    0    |
|          |  buf0_value_V_2_load_read_read_fu_272 |    0    |    0    |    0    |    0    |
|          |  buf0_value_V_1_load_read_read_fu_278 |    0    |    0    |    0    |    0    |
|          |           K_read_read_fu_284          |    0    |    0    |    0    |    0    |
|          |     zext_ln116_1_read_read_fu_290     |    0    |    0    |    0    |    0    |
|          |     zext_ln160_27_read_read_fu_296    |    0    |    0    |    0    |    0    |
|   read   |     zext_ln160_26_read_read_fu_302    |    0    |    0    |    0    |    0    |
|          |     zext_ln160_25_read_read_fu_308    |    0    |    0    |    0    |    0    |
|          |     zext_ln160_24_read_read_fu_314    |    0    |    0    |    0    |    0    |
|          |     zext_ln160_23_read_read_fu_320    |    0    |    0    |    0    |    0    |
|          |     zext_ln160_22_read_read_fu_326    |    0    |    0    |    0    |    0    |
|          |     zext_ln160_21_read_read_fu_332    |    0    |    0    |    0    |    0    |
|          |     zext_ln160_20_read_read_fu_338    |    0    |    0    |    0    |    0    |
|          |     zext_ln160_19_read_read_fu_344    |    0    |    0    |    0    |    0    |
|          |     zext_ln160_18_read_read_fu_350    |    0    |    0    |    0    |    0    |
|          |     zext_ln160_17_read_read_fu_356    |    0    |    0    |    0    |    0    |
|          |     zext_ln160_16_read_read_fu_362    |    0    |    0    |    0    |    0    |
|          |     zext_ln160_15_read_read_fu_368    |    0    |    0    |    0    |    0    |
|          |     zext_ln160_14_read_read_fu_374    |    0    |    0    |    0    |    0    |
|          |     map_buf_load_read_read_fu_380     |    0    |    0    |    0    |    0    |
|          |      half_cast4_read_read_fu_386      |    0    |    0    |    0    |    0    |
|          |         sub_i_read_read_fu_392        |    0    |    0    |    0    |    0    |
|          |       half_cast_read_read_fu_398      |    0    |    0    |    0    |    0    |
|          |         half_read_read_fu_404         |    0    |    0    |    0    |    0    |
|          |   buf0_value_V_load_read_read_fu_410  |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|
|          |        zext_ln116_1_cast_fu_504       |    0    |    0    |    0    |    0    |
|          |     zext_ln160_27_cast_cast_fu_512    |    0    |    0    |    0    |    0    |
|          |     zext_ln160_26_cast_cast_fu_520    |    0    |    0    |    0    |    0    |
|          |     zext_ln160_25_cast_cast_fu_528    |    0    |    0    |    0    |    0    |
|          |       zext_ln160_24_cast_fu_532       |    0    |    0    |    0    |    0    |
|          |       zext_ln160_23_cast_fu_536       |    0    |    0    |    0    |    0    |
|   zext   |       zext_ln160_22_cast_fu_540       |    0    |    0    |    0    |    0    |
|          |       zext_ln160_21_cast_fu_544       |    0    |    0    |    0    |    0    |
|          |     zext_ln160_19_cast_cast_fu_560    |    0    |    0    |    0    |    0    |
|          |       zext_ln160_18_cast_fu_564       |    0    |    0    |    0    |    0    |
|          |       zext_ln160_17_cast_fu_568       |    0    |    0    |    0    |    0    |
|          |       zext_ln160_15_cast_fu_580       |    0    |    0    |    0    |    0    |
|          |       zext_ln160_14_cast_fu_584       |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|
|          |       zext_ln160_27_cast_fu_508       |    0    |    0    |    0    |    0    |
|   sext   |       zext_ln160_26_cast_fu_516       |    0    |    0    |    0    |    0    |
|          |       zext_ln160_25_cast_fu_524       |    0    |    0    |    0    |    0    |
|          |       zext_ln160_19_cast_fu_556       |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|
|   trunc  |           trunc_ln116_fu_608          |    0    |    0    |    0    |    0    |
|          |          trunc_ln116_2_fu_634         |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|
|   Total  |                                       |    7    |  6.966  |   1039  |   796   |
|----------|---------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------+--------+
|                                 |   FF   |
+---------------------------------+--------+
|          K_read_reg_744         |   16   |
|        add_ln114_reg_858        |    5   |
|buf0_value_V_10_load_read_reg_684|   32   |
|buf0_value_V_11_load_read_reg_678|   32   |
|buf0_value_V_12_load_read_reg_672|   32   |
|buf0_value_V_13_load_read_reg_666|   32   |
|buf0_value_V_14_load_read_reg_660|   32   |
|buf0_value_V_15_load_read_reg_654|   32   |
| buf0_value_V_1_load_read_reg_738|   32   |
| buf0_value_V_2_load_read_reg_732|   32   |
| buf0_value_V_3_load_read_reg_726|   32   |
| buf0_value_V_4_load_read_reg_720|   32   |
| buf0_value_V_5_load_read_reg_714|   32   |
| buf0_value_V_6_load_read_reg_708|   32   |
| buf0_value_V_7_load_read_reg_702|   32   |
| buf0_value_V_8_load_read_reg_696|   32   |
| buf0_value_V_9_load_read_reg_690|   32   |
|  buf0_value_V_load_read_reg_774 |   32   |
|     half_cast4_read_reg_754     |   20   |
|      half_cast_read_reg_764     |   16   |
|        half_read_reg_769        |   32   |
|            i_reg_647            |    5   |
|    map_buf_load_read_reg_749    |   32   |
|        mul_ln116_reg_872        |   16   |
|             reg_499             |   16   |
|        sub_i_read_reg_759       |   32   |
|      trunc_ln116_2_reg_867      |   16   |
|       trunc_ln116_reg_863       |    4   |
|    zext_ln116_1_cast_reg_780    |   32   |
|    zext_ln160_14_cast_reg_850   |   32   |
|    zext_ln160_15_cast_reg_845   |   32   |
| zext_ln160_16_cast_cast_reg_840 |   32   |
|    zext_ln160_17_cast_reg_835   |   32   |
|    zext_ln160_18_cast_reg_830   |   32   |
| zext_ln160_19_cast_cast_reg_825 |   32   |
| zext_ln160_20_cast_cast_reg_820 |   32   |
|    zext_ln160_21_cast_reg_815   |   32   |
|    zext_ln160_22_cast_reg_810   |   32   |
|    zext_ln160_23_cast_reg_805   |   32   |
|    zext_ln160_24_cast_reg_800   |   32   |
| zext_ln160_25_cast_cast_reg_795 |   32   |
| zext_ln160_26_cast_cast_reg_790 |   32   |
| zext_ln160_27_cast_cast_reg_785 |   32   |
+---------------------------------+--------+
|              Total              |  1202  |
+---------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------|------|------|------|--------||---------||---------|
|          Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------|------|------|------|--------||---------||---------|
| grp_pe_kernel_0_fu_416 |  p1  |  16  |  32  |   512  ||    65   |
| grp_pe_kernel_1_fu_455 |  p1  |  16  |  32  |   512  ||    65   |
|       grp_fu_642       |  p0  |   2  |  16  |   32   ||    9    |
|------------------------|------|------|------|--------||---------||---------|
|          Total         |      |      |      |  1056  ||  1.373  ||   139   |
|------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    7   |    6   |  1039  |   796  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   139  |
|  Register |    -   |    -   |  1202  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    7   |    8   |  2241  |   935  |
+-----------+--------+--------+--------+--------+
