# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../DDR_TEST.srcs/sources_1/ip/ddr_edge_ctr/sim/ddr_edge_ctr.vhd" \
"../../../../DDR_TEST.srcs/sources_1/new/DDR_EDGE.vhd" \

# Do not sort compile order
nosort
