//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_mm
.extern .shared .align 16 .b8 global_smem[];

.visible .entry triton_mm(
	.param .u64 triton_mm_param_0,
	.param .u64 triton_mm_param_1,
	.param .u64 triton_mm_param_2,
	.param .u32 triton_mm_param_3
)
.maxntid 128, 1, 1
{
	.reg .pred 	%p<13>;
	.reg .b16 	%rs<17>;
	.reg .b32 	%r<191>;
	.reg .f32 	%f<161>;
	.reg .b64 	%rd<34>;
	.loc	1 18 0
$L__func_begin0:
	.loc	1 18 0

	ld.param.u32 	%r1, [triton_mm_param_3];
$L__tmp0:
	.loc	1 33 11
	mul.lo.s32 	%r2, %r1, 3072;
	.loc	1 33 16
	setp.ne.s32 	%p1, %r2, 0;
	@%p1 bra 	$L__BB0_2;
	bra.uni 	$L__BB0_1;
$L__BB0_2:
	.loc	1 0 16
	ld.param.u64 	%rd3, [triton_mm_param_2];
	ld.param.u64 	%rd2, [triton_mm_param_1];
	ld.param.u64 	%rd1, [triton_mm_param_0];
	.loc	1 42 24
	// begin inline asm
	mov.u32 %r3, %ctaid.x;
	// end inline asm
	.loc	1 43 28
	add.s32 	%r52, %r1, 63;
	.loc	1 43 34
	shr.s32 	%r53, %r52, 31;
	shr.u32 	%r54, %r53, 26;
	add.s32 	%r55, %r52, %r54;
	shr.s32 	%r56, %r55, 6;
	.loc	1 48 22
	mul.hi.s32 	%r57, %r3, 715827883;
	shr.u32 	%r58, %r57, 31;
	shr.s32 	%r59, %r57, 7;
	add.s32 	%r60, %r59, %r58;
	.loc	1 49 41
	shl.b32 	%r61, %r60, 3;
	.loc	1 49 30
	sub.s32 	%r62, %r56, %r61;
	.loc	1 49 50
	min.s32 	%r63, %r62, 8;
	.loc	1 50 40
	rem.s32 	%r64, %r3, %r63;
	.loc	1 50 34
	add.s32 	%r65, %r61, %r64;
	mul.lo.s32 	%r66, %r60, 768;
	sub.s32 	%r67, %r3, %r66;
	.loc	1 51 30
	div.s32 	%r68, %r67, %r63;
	.loc	1 53 17
	shl.b32 	%r69, %r65, 6;
	.loc	1 53 40
	mov.u32 	%r70, %tid.x;
	shr.u32 	%r71, %r70, 5;
	bfe.u32 	%r72, %r70, 3, 4;
	or.b32  	%r73, %r72, 16;
	or.b32  	%r74, %r72, 32;
	or.b32  	%r75, %r72, 48;
	bfe.u32 	%r76, %r70, 2, 5;
	.loc	1 53 27
	or.b32  	%r77, %r69, %r72;
	or.b32  	%r78, %r69, %r73;
	or.b32  	%r79, %r69, %r74;
	or.b32  	%r80, %r69, %r75;
	or.b32  	%r81, %r76, %r69;
	or.b32  	%r82, %r81, 32;
	.loc	1 54 17
	shl.b32 	%r83, %r68, 5;
	.loc	1 54 40
	shl.b32 	%r84, %r70, 3;
	and.b32  	%r85, %r84, 24;
	.loc	1 54 27
	or.b32  	%r86, %r83, %r72;
	or.b32  	%r87, %r83, %r73;
	or.b32  	%r88, %r83, %r85;
	.loc	1 56 52
	rem.s32 	%r89, %r77, %r1;
	rem.s32 	%r90, %r78, %r1;
	rem.s32 	%r91, %r79, %r1;
	rem.s32 	%r92, %r80, %r1;
	.loc	1 60 52
	mul.hi.s32 	%r93, %r86, 715827883;
	shr.u32 	%r94, %r93, 31;
	shr.u32 	%r95, %r93, 9;
	add.s32 	%r96, %r95, %r94;
	mul.lo.s32 	%r97, %r96, 3072;
	sub.s32 	%r98, %r86, %r97;
	mul.hi.s32 	%r99, %r87, 715827883;
	shr.u32 	%r100, %r99, 31;
	shr.u32 	%r101, %r99, 9;
	add.s32 	%r102, %r101, %r100;
	mul.lo.s32 	%r103, %r102, 3072;
	sub.s32 	%r104, %r87, %r103;
	.loc	1 64 28
	shl.b32 	%r105, %r89, 6;
	shl.b32 	%r106, %r90, 6;
	shl.b32 	%r107, %r91, 6;
	shl.b32 	%r108, %r92, 6;
	.loc	1 64 43
	and.b32  	%r109, %r84, 56;
	.loc	1 64 40
	or.b32  	%r110, %r105, %r109;
	or.b32  	%r111, %r106, %r109;
	or.b32  	%r112, %r107, %r109;
	or.b32  	%r113, %r108, %r109;
	.loc	1 64 13
	mul.wide.s32 	%rd20, %r110, 2;
	add.s64 	%rd4, %rd1, %rd20;
	mul.wide.s32 	%rd21, %r111, 2;
	add.s64 	%rd5, %rd1, %rd21;
	mul.wide.s32 	%rd22, %r112, 2;
	add.s64 	%rd6, %rd1, %rd22;
	mul.wide.s32 	%rd23, %r113, 2;
	add.s64 	%rd7, %rd1, %rd23;
	.loc	1 65 54
	shl.b32 	%r114, %r98, 6;
	shl.b32 	%r115, %r104, 6;
	.loc	1 65 39
	or.b32  	%r116, %r114, %r109;
	or.b32  	%r117, %r115, %r109;
	.loc	1 65 13
	mul.wide.s32 	%rd24, %r116, 2;
	add.s64 	%rd8, %rd2, %rd24;
	mul.wide.s32 	%rd25, %r117, 2;
	add.s64 	%rd9, %rd2, %rd25;
	mov.pred 	%p2, -1;
	.loc	1 70 24
	// begin inline asm
	mov.u32 %r4, 0x0;
	mov.u32 %r5, 0x0;
	mov.u32 %r6, 0x0;
	mov.u32 %r7, 0x0;
	@%p2 ld.global.v4.b32 { %r4, %r5, %r6, %r7 }, [ %rd4 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r8, 0x0;
	mov.u32 %r9, 0x0;
	mov.u32 %r10, 0x0;
	mov.u32 %r11, 0x0;
	@%p2 ld.global.v4.b32 { %r8, %r9, %r10, %r11 }, [ %rd5 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r12, 0x0;
	mov.u32 %r13, 0x0;
	mov.u32 %r14, 0x0;
	mov.u32 %r15, 0x0;
	@%p2 ld.global.v4.b32 { %r12, %r13, %r14, %r15 }, [ %rd6 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r16, 0x0;
	mov.u32 %r17, 0x0;
	mov.u32 %r18, 0x0;
	mov.u32 %r19, 0x0;
	@%p2 ld.global.v4.b32 { %r16, %r17, %r18, %r19 }, [ %rd7 + 0 ];
	// end inline asm
	xor.b32  	%r130, %r84, %r70;
	and.b32  	%r131, %r130, 56;
	shl.b32 	%r132, %r72, 7;
	shl.b32 	%r133, %r131, 1;
	or.b32  	%r134, %r132, %r133;
	mov.u32 	%r135, global_smem;
	add.s32 	%r136, %r135, %r134;
	shl.b32 	%r137, %r73, 7;
	or.b32  	%r138, %r137, %r133;
	add.s32 	%r139, %r135, %r138;
	shl.b32 	%r140, %r74, 7;
	or.b32  	%r141, %r140, %r133;
	add.s32 	%r142, %r135, %r141;
	shl.b32 	%r143, %r75, 7;
	or.b32  	%r144, %r143, %r133;
	add.s32 	%r145, %r135, %r144;
	st.shared.v4.b32 	[%r136], {%r4, %r5, %r6, %r7};
	st.shared.v4.b32 	[%r139], {%r8, %r9, %r10, %r11};
	st.shared.v4.b32 	[%r142], {%r12, %r13, %r14, %r15};
	st.shared.v4.b32 	[%r145], {%r16, %r17, %r18, %r19};
	.loc	1 71 24
	// begin inline asm
	mov.u32 %r20, 0x0;
	mov.u32 %r21, 0x0;
	mov.u32 %r22, 0x0;
	mov.u32 %r23, 0x0;
	@%p2 ld.global.v4.b32 { %r20, %r21, %r22, %r23 }, [ %rd8 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r24, 0x0;
	mov.u32 %r25, 0x0;
	mov.u32 %r26, 0x0;
	mov.u32 %r27, 0x0;
	@%p2 ld.global.v4.b32 { %r24, %r25, %r26, %r27 }, [ %rd9 + 0 ];
	// end inline asm
	add.s32 	%r156, %r135, 8192;
	add.s32 	%r157, %r156, %r134;
	add.s32 	%r158, %r156, %r138;
	st.shared.v4.b32 	[%r157], {%r20, %r21, %r22, %r23};
	st.shared.v4.b32 	[%r158], {%r24, %r25, %r26, %r27};
	.loc	1 77 25
	// begin inline asm
	fence.proxy.async.shared::cta;
	// end inline asm
	bar.sync 	0;
	and.b32  	%r161, %r71, 134217724;
	shfl.sync.idx.b32	%r162, %r161, 0, 31, -1;
	// begin inline asm
	wgmma.fence.sync.aligned;
	// end inline asm
	shl.b32 	%r163, %r162, 7;
	and.b32  	%r164, %r163, 384;
	cvt.u64.u32 	%rd26, %r164;
	shr.u32 	%r165, %r135, 4;
	cvt.u64.u32 	%rd27, %r165;
	and.b64  	%rd28, %rd27, 16383;
	add.s64 	%rd29, %rd28, %rd26;
	or.b64  	%rd10, %rd29, 4611686293338849280;
	shr.u32 	%r166, %r156, 4;
	cvt.u64.u32 	%rd30, %r166;
	and.b64  	%rd31, %rd30, 16383;
	or.b64  	%rd11, %rd31, 4611686293322072064;
	// begin inline asm
	wgmma.mma_async.sync.aligned.m64n32k16.f32.bf16.bf16 {%f49,%f50,%f51,%f52,%f53,%f54,%f55,%f56,%f57,%f58,%f59,%f60,%f61,%f62,%f63,%f64}, %rd10, %rd11, 0, 1, 1, 0, 0;
	// end inline asm
	add.s64 	%rd12, %rd29, 4611686293338849282;
	add.s64 	%rd13, %rd31, 4611686293322072066;
	// begin inline asm
	wgmma.mma_async.sync.aligned.m64n32k16.f32.bf16.bf16 {%f49,%f50,%f51,%f52,%f53,%f54,%f55,%f56,%f57,%f58,%f59,%f60,%f61,%f62,%f63,%f64}, %rd12, %rd13, 1, 1, 1, 0, 0;
	// end inline asm
	add.s64 	%rd14, %rd29, 4611686293338849284;
	add.s64 	%rd15, %rd31, 4611686293322072068;
	// begin inline asm
	wgmma.mma_async.sync.aligned.m64n32k16.f32.bf16.bf16 {%f49,%f50,%f51,%f52,%f53,%f54,%f55,%f56,%f57,%f58,%f59,%f60,%f61,%f62,%f63,%f64}, %rd14, %rd15, 1, 1, 1, 0, 0;
	// end inline asm
	add.s64 	%rd16, %rd29, 4611686293338849286;
	add.s64 	%rd17, %rd31, 4611686293322072070;
	// begin inline asm
	wgmma.mma_async.sync.aligned.m64n32k16.f32.bf16.bf16 {%f49,%f50,%f51,%f52,%f53,%f54,%f55,%f56,%f57,%f58,%f59,%f60,%f61,%f62,%f63,%f64}, %rd16, %rd17, 1, 1, 1, 0, 0;
	// end inline asm
	// begin inline asm
	wgmma.commit_group.sync.aligned;
	// end inline asm
	// begin inline asm
	// wait for regs: %f49,%f50,%f51,%f52,%f53,%f54,%f55,%f56,%f57,%f58,%f59,%f60,%f61,%f62,%f63,%f64
	wgmma.wait_group.sync.aligned 0;
	// end inline asm
	bar.sync 	0;
	bfe.u32 	%r167, %r70, 5, 2;
	bfe.u32 	%r168, %r70, 2, 3;
	and.b32  	%r169, %r70, 3;
	shl.b32 	%r170, %r167, 4;
	or.b32  	%r171, %r170, %r168;
	mul.lo.s32 	%r172, %r171, 160;
	shl.b32 	%r173, %r169, 3;
	or.b32  	%r174, %r173, %r172;
	add.s32 	%r175, %r135, %r174;
	st.shared.v2.f32 	[%r175], {%f49, %f50};
	st.shared.v2.f32 	[%r175+1280], {%f51, %f52};
	st.shared.v2.f32 	[%r175+32], {%f53, %f54};
	st.shared.v2.f32 	[%r175+1312], {%f55, %f56};
	st.shared.v2.f32 	[%r175+64], {%f57, %f58};
	st.shared.v2.f32 	[%r175+1344], {%f59, %f60};
	st.shared.v2.f32 	[%r175+96], {%f61, %f62};
	st.shared.v2.f32 	[%r175+1376], {%f63, %f64};
	bar.sync 	0;
	shl.b32 	%r176, %r167, 3;
	or.b32  	%r177, %r176, %r168;
	mad.lo.s32 	%r178, %r177, 40, %r173;
	shl.b32 	%r179, %r178, 2;
	add.s32 	%r180, %r135, %r179;
	ld.shared.v4.f32 	{%f145, %f146, %f147, %f148}, [%r180];
	ld.shared.v4.f32 	{%f149, %f150, %f151, %f152}, [%r180+16];
	ld.shared.v4.f32 	{%f153, %f154, %f155, %f156}, [%r180+5120];
	ld.shared.v4.f32 	{%f157, %f158, %f159, %f160}, [%r180+5136];
	.loc	1 86 20
	setp.lt.s32 	%p10, %r81, %r1;
	setp.lt.s32 	%p11, %r82, %r1;
	.loc	1 86 34
	setp.lt.s32 	%p12, %r88, 3072;
	.loc	1 86 26
	and.pred  	%p8, %p12, %p10;
	and.pred  	%p9, %p12, %p11;
	.loc	1 89 22
	mad.lo.s32 	%r181, %r81, 3072, %r88;
	add.s32 	%r182, %r181, 98304;
	.loc	1 90 25
	mul.wide.s32 	%rd32, %r181, 2;
	add.s64 	%rd18, %rd3, %rd32;
	mul.wide.s32 	%rd33, %r182, 2;
	add.s64 	%rd19, %rd3, %rd33;
	.loc	1 90 67
	mov.b32 	%r28, %f145;
	// begin inline asm
	cvt.rn.bf16.f32 %rs1, %r28;
	// end inline asm
	mov.b32 	%r29, %f146;
	// begin inline asm
	cvt.rn.bf16.f32 %rs2, %r29;
	// end inline asm
	mov.b32 	%r30, %f147;
	// begin inline asm
	cvt.rn.bf16.f32 %rs3, %r30;
	// end inline asm
	mov.b32 	%r31, %f148;
	// begin inline asm
	cvt.rn.bf16.f32 %rs4, %r31;
	// end inline asm
	mov.b32 	%r32, %f149;
	// begin inline asm
	cvt.rn.bf16.f32 %rs5, %r32;
	// end inline asm
	mov.b32 	%r33, %f150;
	// begin inline asm
	cvt.rn.bf16.f32 %rs6, %r33;
	// end inline asm
	mov.b32 	%r34, %f151;
	// begin inline asm
	cvt.rn.bf16.f32 %rs7, %r34;
	// end inline asm
	mov.b32 	%r35, %f152;
	// begin inline asm
	cvt.rn.bf16.f32 %rs8, %r35;
	// end inline asm
	mov.b32 	%r36, %f153;
	// begin inline asm
	cvt.rn.bf16.f32 %rs9, %r36;
	// end inline asm
	mov.b32 	%r37, %f154;
	// begin inline asm
	cvt.rn.bf16.f32 %rs10, %r37;
	// end inline asm
	mov.b32 	%r38, %f155;
	// begin inline asm
	cvt.rn.bf16.f32 %rs11, %r38;
	// end inline asm
	mov.b32 	%r39, %f156;
	// begin inline asm
	cvt.rn.bf16.f32 %rs12, %r39;
	// end inline asm
	mov.b32 	%r40, %f157;
	// begin inline asm
	cvt.rn.bf16.f32 %rs13, %r40;
	// end inline asm
	mov.b32 	%r41, %f158;
	// begin inline asm
	cvt.rn.bf16.f32 %rs14, %r41;
	// end inline asm
	mov.b32 	%r42, %f159;
	// begin inline asm
	cvt.rn.bf16.f32 %rs15, %r42;
	// end inline asm
	mov.b32 	%r43, %f160;
	// begin inline asm
	cvt.rn.bf16.f32 %rs16, %r43;
	// end inline asm
	mov.b32 	%r183, {%rs1, %rs2};
	mov.b32 	%r184, {%rs3, %rs4};
	mov.b32 	%r185, {%rs5, %rs6};
	mov.b32 	%r186, {%rs7, %rs8};
	// begin inline asm
	@%p8 st.global.v4.b32 [ %rd18 + 0 ], { %r183, %r184, %r185, %r186 };
	// end inline asm
	mov.b32 	%r187, {%rs9, %rs10};
	mov.b32 	%r188, {%rs11, %rs12};
	mov.b32 	%r189, {%rs13, %rs14};
	mov.b32 	%r190, {%rs15, %rs16};
	// begin inline asm
	@%p9 st.global.v4.b32 [ %rd19 + 0 ], { %r187, %r188, %r189, %r190 };
	// end inline asm
$L__BB0_1:
	.loc	1 0 0
	ret;
$L__tmp1:
$L__func_end0:

}
	.file	1 "/opt/inductor_cache/m7/cm7fn42h4eape5ll25k2jrxdpyyvrve3tccvccu7apjrrtykoiul.py"
	.section	.debug_abbrev
	{
.b8 1
.b8 17
.b8 0
.b8 37
.b8 8
.b8 19
.b8 5
.b8 3
.b8 8
.b8 16
.b8 6
.b8 27
.b8 8
.b8 17
.b8 1
.b8 18
.b8 1
.b8 0
.b8 0
.b8 0
	}
	.section	.debug_info
	{
.b32 116
.b8 2
.b8 0
.b32 .debug_abbrev
.b8 8
.b8 1
.b8 116
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2
.b8 0
.b8 99
.b8 109
.b8 55
.b8 102
.b8 110
.b8 52
.b8 50
.b8 104
.b8 52
.b8 101
.b8 97
.b8 112
.b8 101
.b8 53
.b8 108
.b8 108
.b8 50
.b8 53
.b8 107
.b8 50
.b8 106
.b8 114
.b8 120
.b8 100
.b8 112
.b8 121
.b8 121
.b8 118
.b8 114
.b8 118
.b8 101
.b8 51
.b8 116
.b8 99
.b8 99
.b8 118
.b8 99
.b8 99
.b8 117
.b8 55
.b8 97
.b8 112
.b8 106
.b8 114
.b8 114
.b8 116
.b8 121
.b8 107
.b8 111
.b8 105
.b8 117
.b8 108
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line
.b8 47
.b8 111
.b8 112
.b8 116
.b8 47
.b8 105
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 109
.b8 55
.b8 0
.b64 $L__func_begin0
.b64 $L__func_end0
	}
	.section	.debug_loc	{	}
