<profile>

<section name = "Vitis HLS Report for 'EvalCircuit'" level="0">
<item name = "Date">Mon Nov 17 18:42:25 2025
</item>
<item name = "Version">2025.1 (Build 6135595 on May 21 2025)</item>
<item name = "Project">hls_component</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu250-figd2104-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 4.978 ns, 0 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">577873, 577873, 2.889 ms, 2.889 ms, 577873, 577873, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_EvalCircuit_Pipeline_VITIS_LOOP_100_1_fu_56">EvalCircuit_Pipeline_VITIS_LOOP_100_1, 1603, 1603, 8.015 us, 8.015 us, 1602, 1602, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_EvalCircuit_Pipeline_VITIS_LOOP_107_2_fu_72">EvalCircuit_Pipeline_VITIS_LOOP_107_2, 576267, 576267, 2.881 ms, 2.881 ms, 576261, 576261, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 4, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 10087, 62422, -</column>
<column name="Memory">1, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, 0, 261, -</column>
<column name="Register">-, -, 14, -, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">~0, 0, 1, 14, 0</specialColumn>
<specialColumn name="Available">5376, 12288, 3456000, 1728000, 1280</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, ~0, 3, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_EvalCircuit_Pipeline_VITIS_LOOP_100_1_fu_56">EvalCircuit_Pipeline_VITIS_LOOP_100_1, 0, 0, 25, 109, 0</column>
<column name="grp_EvalCircuit_Pipeline_VITIS_LOOP_107_2_fu_72">EvalCircuit_Pipeline_VITIS_LOOP_107_2, 0, 0, 10062, 62313, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="extended_witness_U">EvalCircuit_extended_witness_RAM_1WNR_AUTO_1R1W, 1, 0, 0, 0, 386045, 1, 1, 386045</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="grp_EvalCircuit_Pipeline_VITIS_LOOP_100_1_fu_56_d_strm_TREADY">and, 0, 0, 2, 1, 1</column>
<column name="grp_EvalCircuit_Pipeline_VITIS_LOOP_107_2_fu_72_d_strm_TREADY">and, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">26, 5, 1, 5</column>
<column name="circuit_TREADY">9, 2, 1, 2</column>
<column name="d_strm_TDATA">14, 3, 8, 24</column>
<column name="d_strm_TDATA_reg">9, 2, 8, 16</column>
<column name="d_strm_TVALID">14, 3, 1, 3</column>
<column name="d_strm_cp_din">9, 2, 1, 2</column>
<column name="d_strm_cp_write">14, 3, 1, 3</column>
<column name="extended_witness_address0">14, 3, 19, 57</column>
<column name="extended_witness_ce0">14, 3, 1, 3</column>
<column name="extended_witness_ce1">9, 2, 1, 2</column>
<column name="extended_witness_d0">14, 3, 1, 3</column>
<column name="extended_witness_we0">14, 3, 1, 3</column>
<column name="u_0_address0">14, 3, 18, 54</column>
<column name="u_0_ce0">14, 3, 1, 3</column>
<column name="u_0_ce1">9, 2, 1, 2</column>
<column name="u_0_we1">9, 2, 1, 2</column>
<column name="u_1_address0">14, 3, 18, 54</column>
<column name="u_1_ce0">14, 3, 1, 3</column>
<column name="u_1_ce1">9, 2, 1, 2</column>
<column name="u_1_we1">9, 2, 1, 2</column>
<column name="witness_TREADY">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="d_strm_TDATA_reg">8, 0, 8, 0</column>
<column name="grp_EvalCircuit_Pipeline_VITIS_LOOP_100_1_fu_56_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_EvalCircuit_Pipeline_VITIS_LOOP_107_2_fu_72_ap_start_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, EvalCircuit, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, EvalCircuit, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, EvalCircuit, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, EvalCircuit, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, EvalCircuit, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, EvalCircuit, return value</column>
<column name="u_0_address0">out, 18, ap_memory, u_0, array</column>
<column name="u_0_ce0">out, 1, ap_memory, u_0, array</column>
<column name="u_0_q0">in, 1, ap_memory, u_0, array</column>
<column name="u_0_address1">out, 18, ap_memory, u_0, array</column>
<column name="u_0_ce1">out, 1, ap_memory, u_0, array</column>
<column name="u_0_we1">out, 1, ap_memory, u_0, array</column>
<column name="u_0_d1">out, 1, ap_memory, u_0, array</column>
<column name="u_1_address0">out, 18, ap_memory, u_1, array</column>
<column name="u_1_ce0">out, 1, ap_memory, u_1, array</column>
<column name="u_1_q0">in, 1, ap_memory, u_1, array</column>
<column name="u_1_address1">out, 18, ap_memory, u_1, array</column>
<column name="u_1_ce1">out, 1, ap_memory, u_1, array</column>
<column name="u_1_we1">out, 1, ap_memory, u_1, array</column>
<column name="u_1_d1">out, 1, ap_memory, u_1, array</column>
<column name="V_0_address0">out, 18, ap_memory, V_0, array</column>
<column name="V_0_ce0">out, 1, ap_memory, V_0, array</column>
<column name="V_0_q0">in, 128, ap_memory, V_0, array</column>
<column name="V_0_address1">out, 18, ap_memory, V_0, array</column>
<column name="V_0_ce1">out, 1, ap_memory, V_0, array</column>
<column name="V_0_we1">out, 1, ap_memory, V_0, array</column>
<column name="V_0_d1">out, 128, ap_memory, V_0, array</column>
<column name="V_0_q1">in, 128, ap_memory, V_0, array</column>
<column name="V_1_address0">out, 18, ap_memory, V_1, array</column>
<column name="V_1_ce0">out, 1, ap_memory, V_1, array</column>
<column name="V_1_q0">in, 128, ap_memory, V_1, array</column>
<column name="V_1_address1">out, 18, ap_memory, V_1, array</column>
<column name="V_1_ce1">out, 1, ap_memory, V_1, array</column>
<column name="V_1_we1">out, 1, ap_memory, V_1, array</column>
<column name="V_1_d1">out, 128, ap_memory, V_1, array</column>
<column name="V_1_q1">in, 128, ap_memory, V_1, array</column>
<column name="witness_TDATA">in, 8, axis, witness, pointer</column>
<column name="witness_TVALID">in, 1, axis, witness, pointer</column>
<column name="witness_TREADY">out, 1, axis, witness, pointer</column>
<column name="circuit_TDATA">in, 128, axis, circuit, pointer</column>
<column name="circuit_TVALID">in, 1, axis, circuit, pointer</column>
<column name="circuit_TREADY">out, 1, axis, circuit, pointer</column>
<column name="d_strm_TDATA">out, 8, axis, d_strm, pointer</column>
<column name="d_strm_TVALID">out, 1, axis, d_strm, pointer</column>
<column name="d_strm_TREADY">in, 1, axis, d_strm, pointer</column>
<column name="d_strm_cp_din">out, 1, ap_fifo, d_strm_cp, pointer</column>
<column name="d_strm_cp_full_n">in, 1, ap_fifo, d_strm_cp, pointer</column>
<column name="d_strm_cp_write">out, 1, ap_fifo, d_strm_cp, pointer</column>
<column name="d_strm_cp_num_data_valid">in, 3, ap_fifo, d_strm_cp, pointer</column>
<column name="d_strm_cp_fifo_cap">in, 3, ap_fifo, d_strm_cp, pointer</column>
<column name="a0_strm_din">out, 256, ap_fifo, a0_strm, pointer</column>
<column name="a0_strm_full_n">in, 1, ap_fifo, a0_strm, pointer</column>
<column name="a0_strm_write">out, 1, ap_fifo, a0_strm, pointer</column>
<column name="a0_strm_num_data_valid">in, 3, ap_fifo, a0_strm, pointer</column>
<column name="a0_strm_fifo_cap">in, 3, ap_fifo, a0_strm, pointer</column>
<column name="a1_strm_din">out, 128, ap_fifo, a1_strm, pointer</column>
<column name="a1_strm_full_n">in, 1, ap_fifo, a1_strm, pointer</column>
<column name="a1_strm_write">out, 1, ap_fifo, a1_strm, pointer</column>
<column name="a1_strm_num_data_valid">in, 3, ap_fifo, a1_strm, pointer</column>
<column name="a1_strm_fifo_cap">in, 3, ap_fifo, a1_strm, pointer</column>
</table>
</item>
</section>
</profile>
