{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1609621365865 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1609621365866 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 02 22:02:45 2021 " "Processing started: Sat Jan 02 22:02:45 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1609621365866 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609621365866 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bus_interface -c bus_interfaceDP " "Command: quartus_map --read_settings_files=on --write_settings_files=off bus_interface -c bus_interfaceDP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609621365866 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1609621366429 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1609621366429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bus_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BUS_INTERFACE-STR " "Found design unit 1: BUS_INTERFACE-STR" {  } { { "bus_interface.vhd" "" { Text "C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/labsRR/UART/general_components/bus_interface/quartus/bus_interface.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609621381931 ""} { "Info" "ISGN_ENTITY_NAME" "1 BUS_INTERFACE " "Found entity 1: BUS_INTERFACE" {  } { { "bus_interface.vhd" "" { Text "C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/labsRR/UART/general_components/bus_interface/quartus/bus_interface.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609621381931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609621381931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/dropbox/il mio pc (laptop-ald2iqr5)/documents/github/sdi_20_21/labsrr/uart/general_components/bus_interface/bus_interfacedp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/dropbox/il mio pc (laptop-ald2iqr5)/documents/github/sdi_20_21/labsrr/uart/general_components/bus_interface/bus_interfacedp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_interfaceDP-behav " "Found design unit 1: bus_interfaceDP-behav" {  } { { "../bus_interfaceDP.vhd" "" { Text "C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/labsRR/UART/general_components/bus_interface/bus_interfaceDP.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609621381931 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus_interfaceDP " "Found entity 1: bus_interfaceDP" {  } { { "../bus_interfaceDP.vhd" "" { Text "C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/labsRR/UART/general_components/bus_interface/bus_interfaceDP.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609621381931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609621381931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/dropbox/il mio pc (laptop-ald2iqr5)/documents/github/sdi_20_21/labsrr/uart/general_components/bus_interface/mux2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/dropbox/il mio pc (laptop-ald2iqr5)/documents/github/sdi_20_21/labsrr/uart/general_components/bus_interface/mux2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2_to_1-behavior " "Found design unit 1: mux_2_to_1-behavior" {  } { { "../MUX2TO1.vhd" "" { Text "C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/labsRR/UART/general_components/bus_interface/MUX2TO1.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609621381939 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2_to_1 " "Found entity 1: mux_2_to_1" {  } { { "../MUX2TO1.vhd" "" { Text "C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/labsRR/UART/general_components/bus_interface/MUX2TO1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609621381939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609621381939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/dropbox/il mio pc (laptop-ald2iqr5)/documents/github/sdi_20_21/labsrr/uart/general_components/bus_interface/controlunit_bus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/dropbox/il mio pc (laptop-ald2iqr5)/documents/github/sdi_20_21/labsrr/uart/general_components/bus_interface/controlunit_bus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit_bus-behav " "Found design unit 1: ControlUnit_bus-behav" {  } { { "../CONTROLUNIT_BUS.vhd" "" { Text "C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/labsRR/UART/general_components/bus_interface/CONTROLUNIT_BUS.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609621381941 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit_bus " "Found entity 1: ControlUnit_bus" {  } { { "../CONTROLUNIT_BUS.vhd" "" { Text "C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/labsRR/UART/general_components/bus_interface/CONTROLUNIT_BUS.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609621381941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609621381941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/dropbox/il mio pc (laptop-ald2iqr5)/documents/github/sdi_20_21/labsrr/uart/general_components/bus_interface/bus_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/dropbox/il mio pc (laptop-ald2iqr5)/documents/github/sdi_20_21/labsrr/uart/general_components/bus_interface/bus_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_reg-behav " "Found design unit 1: bus_reg-behav" {  } { { "../BUS_REG.vhd" "" { Text "C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/labsRR/UART/general_components/bus_interface/BUS_REG.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609621381944 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus_reg " "Found entity 1: bus_reg" {  } { { "../BUS_REG.vhd" "" { Text "C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/labsRR/UART/general_components/bus_interface/BUS_REG.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609621381944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609621381944 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bus_interface " "Elaborating entity \"bus_interface\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1609621382007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_interfaceDP bus_interfaceDP:DATAPATH " "Elaborating entity \"bus_interfaceDP\" for hierarchy \"bus_interfaceDP:DATAPATH\"" {  } { { "bus_interface.vhd" "DATAPATH" { Text "C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/labsRR/UART/general_components/bus_interface/quartus/bus_interface.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609621382013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_to_1 bus_interfaceDP:DATAPATH\|mux_2_to_1:mux " "Elaborating entity \"mux_2_to_1\" for hierarchy \"bus_interfaceDP:DATAPATH\|mux_2_to_1:mux\"" {  } { { "../bus_interfaceDP.vhd" "mux" { Text "C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/labsRR/UART/general_components/bus_interface/bus_interfaceDP.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609621382020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_reg bus_interfaceDP:DATAPATH\|bus_reg:reg_TX_Data " "Elaborating entity \"bus_reg\" for hierarchy \"bus_interfaceDP:DATAPATH\|bus_reg:reg_TX_Data\"" {  } { { "../bus_interfaceDP.vhd" "reg_TX_Data" { Text "C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/labsRR/UART/general_components/bus_interface/bus_interfaceDP.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609621382026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit_bus ControlUnit_bus:CONTROLUNIT " "Elaborating entity \"ControlUnit_bus\" for hierarchy \"ControlUnit_bus:CONTROLUNIT\"" {  } { { "bus_interface.vhd" "CONTROLUNIT" { Text "C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/labsRR/UART/general_components/bus_interface/quartus/bus_interface.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609621382034 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ERROR_cu CONTROLUNIT_BUS.vhd(142) " "VHDL Process Statement warning at CONTROLUNIT_BUS.vhd(142): signal \"ERROR_cu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CONTROLUNIT_BUS.vhd" "" { Text "C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/labsRR/UART/general_components/bus_interface/CONTROLUNIT_BUS.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609621382035 "|bus_interface|ControlUnit_bus:CONTROLUNIT"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TX_EMPTY_cu CONTROLUNIT_BUS.vhd(152) " "VHDL Process Statement warning at CONTROLUNIT_BUS.vhd(152): signal \"TX_EMPTY_cu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CONTROLUNIT_BUS.vhd" "" { Text "C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/labsRR/UART/general_components/bus_interface/CONTROLUNIT_BUS.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609621382036 "|bus_interface|ControlUnit_bus:CONTROLUNIT"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RX_FULL_cu CONTROLUNIT_BUS.vhd(159) " "VHDL Process Statement warning at CONTROLUNIT_BUS.vhd(159): signal \"RX_FULL_cu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CONTROLUNIT_BUS.vhd" "" { Text "C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/labsRR/UART/general_components/bus_interface/CONTROLUNIT_BUS.vhd" 159 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609621382036 "|bus_interface|ControlUnit_bus:CONTROLUNIT"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CLRatn_cu CONTROLUNIT_BUS.vhd(182) " "VHDL Process Statement warning at CONTROLUNIT_BUS.vhd(182): signal \"CLRatn_cu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CONTROLUNIT_BUS.vhd" "" { Text "C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/labsRR/UART/general_components/bus_interface/CONTROLUNIT_BUS.vhd" 182 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609621382036 "|bus_interface|ControlUnit_bus:CONTROLUNIT"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ATNack_cu CONTROLUNIT_BUS.vhd(196) " "VHDL Process Statement warning at CONTROLUNIT_BUS.vhd(196): signal \"ATNack_cu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CONTROLUNIT_BUS.vhd" "" { Text "C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/labsRR/UART/general_components/bus_interface/CONTROLUNIT_BUS.vhd" 196 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609621382036 "|bus_interface|ControlUnit_bus:CONTROLUNIT"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1609621383108 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1609621383681 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609621383681 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADD\[1\] " "No output dependent on input pin \"ADD\[1\]\"" {  } { { "bus_interface.vhd" "" { Text "C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/labsRR/UART/general_components/bus_interface/quartus/bus_interface.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609621383858 "|BUS_INTERFACE|ADD[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADD\[2\] " "No output dependent on input pin \"ADD\[2\]\"" {  } { { "bus_interface.vhd" "" { Text "C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/labsRR/UART/general_components/bus_interface/quartus/bus_interface.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609621383858 "|BUS_INTERFACE|ADD[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1609621383858 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "97 " "Implemented 97 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Implemented 27 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1609621383858 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1609621383858 ""} { "Info" "ICUT_CUT_TM_LCELLS" "50 " "Implemented 50 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1609621383858 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1609621383858 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4784 " "Peak virtual memory: 4784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1609621383933 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 02 22:03:03 2021 " "Processing ended: Sat Jan 02 22:03:03 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1609621383933 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1609621383933 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1609621383933 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1609621383933 ""}
