{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 24 23:28:27 2019 " "Info: Processing started: Tue Sep 24 23:28:27 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off traffic_lights -c traffic_lights " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off traffic_lights -c traffic_lights" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traffic_lights.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file traffic_lights.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 traffic_lights " "Info: Found entity 1: traffic_lights" {  } { { "traffic_lights.bdf" "" { Schematic "D:/quartus9/quartus/traffic_lights/traffic_lights.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fen.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fen-fen_architecture " "Info: Found design unit 1: fen-fen_architecture" {  } { { "fen.vhd" "" { Text "D:/quartus9/quartus/traffic_lights/fen.vhd" 44 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fen " "Info: Found entity 1: fen" {  } { { "fen.vhd" "" { Text "D:/quartus9/quartus/traffic_lights/fen.vhd" 30 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-controller_architecture " "Info: Found design unit 1: controller-controller_architecture" {  } { { "controller.vhd" "" { Text "D:/quartus9/quartus/traffic_lights/controller.vhd" 48 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Info: Found entity 1: controller" {  } { { "controller.vhd" "" { Text "D:/quartus9/quartus/traffic_lights/controller.vhd" 30 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "disp1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file disp1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 disp1-disp1_architecture " "Info: Found design unit 1: disp1-disp1_architecture" {  } { { "disp1.vhd" "" { Text "D:/quartus9/quartus/traffic_lights/disp1.vhd" 44 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 disp1 " "Info: Found entity 1: disp1" {  } { { "disp1.vhd" "" { Text "D:/quartus9/quartus/traffic_lights/disp1.vhd" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "disp2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file disp2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 disp2-disp2_architecture " "Info: Found design unit 1: disp2-disp2_architecture" {  } { { "disp2.vhd" "" { Text "D:/quartus9/quartus/traffic_lights/disp2.vhd" 43 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 disp2 " "Info: Found entity 1: disp2" {  } { { "disp2.vhd" "" { Text "D:/quartus9/quartus/traffic_lights/disp2.vhd" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdisp.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sdisp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdisp-sdisp_architecture " "Info: Found design unit 1: sdisp-sdisp_architecture" {  } { { "sdisp.vhd" "" { Text "D:/quartus9/quartus/traffic_lights/sdisp.vhd" 44 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sdisp " "Info: Found entity 1: sdisp" {  } { { "sdisp.vhd" "" { Text "D:/quartus9/quartus/traffic_lights/sdisp.vhd" 30 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "traffic_lights " "Info: Elaborating entity \"traffic_lights\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdisp sdisp:inst6 " "Info: Elaborating entity \"sdisp\" for hierarchy \"sdisp:inst6\"" {  } { { "traffic_lights.bdf" "inst6" { Schematic "D:/quartus9/quartus/traffic_lights/traffic_lights.bdf" { { -56 1056 1208 48 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disp1 disp1:inst2 " "Info: Elaborating entity \"disp1\" for hierarchy \"disp1:inst2\"" {  } { { "traffic_lights.bdf" "inst2" { Schematic "D:/quartus9/quartus/traffic_lights/traffic_lights.bdf" { { -16 816 928 88 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:inst1 " "Info: Elaborating entity \"controller\" for hierarchy \"controller:inst1\"" {  } { { "traffic_lights.bdf" "inst1" { Schematic "D:/quartus9/quartus/traffic_lights/traffic_lights.bdf" { { 56 360 584 232 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "switch controller.vhd(56) " "Warning (10492): VHDL Process Statement warning at controller.vhd(56): signal \"switch\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "D:/quartus9/quartus/traffic_lights/controller.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fen fen:inst " "Info: Elaborating entity \"fen\" for hierarchy \"fen:inst\"" {  } { { "traffic_lights.bdf" "inst" { Schematic "D:/quartus9/quartus/traffic_lights/traffic_lights.bdf" { { 232 144 256 336 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disp2 disp2:inst3 " "Info: Elaborating entity \"disp2\" for hierarchy \"disp2:inst3\"" {  } { { "traffic_lights.bdf" "inst3" { Schematic "D:/quartus9/quartus/traffic_lights/traffic_lights.bdf" { { 104 816 928 224 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Info: Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "disp1:inst2\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"disp1:inst2\|Div0\"" {  } { { "disp1.vhd" "Div0" { Text "D:/quartus9/quartus/traffic_lights/disp1.vhd" 50 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "disp1:inst4\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"disp1:inst4\|Div0\"" {  } { { "disp1.vhd" "Div0" { Text "D:/quartus9/quartus/traffic_lights/disp1.vhd" 50 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "disp1:inst2\|Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"disp1:inst2\|Mod0\"" {  } { { "disp1.vhd" "Mod0" { Text "D:/quartus9/quartus/traffic_lights/disp1.vhd" 51 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "disp1:inst4\|Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"disp1:inst4\|Mod0\"" {  } { { "disp1.vhd" "Mod0" { Text "D:/quartus9/quartus/traffic_lights/disp1.vhd" 51 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "disp1:inst2\|lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"disp1:inst2\|lpm_divide:Div0\"" {  } { { "disp1.vhd" "" { Text "D:/quartus9/quartus/traffic_lights/disp1.vhd" 50 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "disp1:inst2\|lpm_divide:Div0 " "Info: Instantiated megafunction \"disp1:inst2\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Info: Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "disp1.vhd" "" { Text "D:/quartus9/quartus/traffic_lights/disp1.vhd" 50 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_7gm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_7gm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_7gm " "Info: Found entity 1: lpm_divide_7gm" {  } { { "db/lpm_divide_7gm.tdf" "" { Text "D:/quartus9/quartus/traffic_lights/db/lpm_divide_7gm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8kh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8kh " "Info: Found entity 1: sign_div_unsign_8kh" {  } { { "db/sign_div_unsign_8kh.tdf" "" { Text "D:/quartus9/quartus/traffic_lights/db/sign_div_unsign_8kh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_r2f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_r2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_r2f " "Info: Found entity 1: alt_u_div_r2f" {  } { { "db/alt_u_div_r2f.tdf" "" { Text "D:/quartus9/quartus/traffic_lights/db/alt_u_div_r2f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Info: Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "D:/quartus9/quartus/traffic_lights/db/add_sub_unc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Info: Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "D:/quartus9/quartus/traffic_lights/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "disp1:inst2\|lpm_divide:Mod0 " "Info: Elaborated megafunction instantiation \"disp1:inst2\|lpm_divide:Mod0\"" {  } { { "disp1.vhd" "" { Text "D:/quartus9/quartus/traffic_lights/disp1.vhd" 51 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "disp1:inst2\|lpm_divide:Mod0 " "Info: Instantiated megafunction \"disp1:inst2\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Info: Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Info: Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "disp1.vhd" "" { Text "D:/quartus9/quartus/traffic_lights/disp1.vhd" 51 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_b8m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_b8m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_b8m " "Info: Found entity 1: lpm_divide_b8m" {  } { { "db/lpm_divide_b8m.tdf" "" { Text "D:/quartus9/quartus/traffic_lights/db/lpm_divide_b8m.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Info: Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "D:/quartus9/quartus/traffic_lights/db/sign_div_unsign_9kh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_t2f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_t2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_t2f " "Info: Found entity 1: alt_u_div_t2f" {  } { { "db/alt_u_div_t2f.tdf" "" { Text "D:/quartus9/quartus/traffic_lights/db/alt_u_div_t2f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "controller.vhd" "" { Text "D:/quartus9/quartus/traffic_lights/controller.vhd" 63 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "H1\[7\] GND " "Warning (13410): Pin \"H1\[7\]\" is stuck at GND" {  } { { "traffic_lights.bdf" "" { Schematic "D:/quartus9/quartus/traffic_lights/traffic_lights.bdf" { { -40 1248 1424 -24 "H1\[7..0\]" "" } { -48 1208 1248 -32 "H1\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "H1\[1\] VCC " "Warning (13410): Pin \"H1\[1\]\" is stuck at VCC" {  } { { "traffic_lights.bdf" "" { Schematic "D:/quartus9/quartus/traffic_lights/traffic_lights.bdf" { { -40 1248 1424 -24 "H1\[7..0\]" "" } { -48 1208 1248 -32 "H1\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "H2\[7\] GND " "Warning (13410): Pin \"H2\[7\]\" is stuck at GND" {  } { { "traffic_lights.bdf" "" { Schematic "D:/quartus9/quartus/traffic_lights/traffic_lights.bdf" { { 344 1480 1656 360 "H2\[7..0\]" "" } { 336 1392 1480 352 "H2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "H2\[1\] VCC " "Warning (13410): Pin \"H2\[1\]\" is stuck at VCC" {  } { { "traffic_lights.bdf" "" { Schematic "D:/quartus9/quartus/traffic_lights/traffic_lights.bdf" { { 344 1480 1656 360 "H2\[7..0\]" "" } { 336 1392 1480 352 "H2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "L1\[7\] GND " "Warning (13410): Pin \"L1\[7\]\" is stuck at GND" {  } { { "traffic_lights.bdf" "" { Schematic "D:/quartus9/quartus/traffic_lights/traffic_lights.bdf" { { 40 1400 1576 56 "L1\[7..0\]" "" } { 32 1384 1471 48 "L1\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "L2\[7\] GND " "Warning (13410): Pin \"L2\[7\]\" is stuck at GND" {  } { { "traffic_lights.bdf" "" { Schematic "D:/quartus9/quartus/traffic_lights/traffic_lights.bdf" { { 456 1560 1736 472 "L2\[7..0\]" "" } { 448 1536 1573 464 "L2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Critical Warning: Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "controller:inst1\|eastout2\[1\] High " "Critical Warning (18010): Register controller:inst1\|eastout2\[1\] will power up to High" {  } { { "controller.vhd" "" { Text "D:/quartus9/quartus/traffic_lights/controller.vhd" 63 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "controller:inst1\|northout2\[1\] High " "Critical Warning (18010): Register controller:inst1\|northout2\[1\] will power up to High" {  } { { "controller.vhd" "" { Text "D:/quartus9/quartus/traffic_lights/controller.vhd" 63 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1}  } {  } 1 0 "Ignored Power-Up Level option on the following registers" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "197 " "Info: Implemented 197 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Info: Implemented 38 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "157 " "Info: Implemented 157 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4464 " "Info: Peak virtual memory: 4464 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 24 23:28:31 2019 " "Info: Processing ended: Tue Sep 24 23:28:31 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 24 23:28:31 2019 " "Info: Processing started: Tue Sep 24 23:28:31 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off traffic_lights -c traffic_lights " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off traffic_lights -c traffic_lights" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "traffic_lights EP3C16F484C6 " "Info: Selected device EP3C16F484C6 for design \"traffic_lights\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Info: Device EP3C40F484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Info: Device EP3C55F484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Info: Device EP3C80F484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "d:/quartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus9/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus9/quartus/traffic_lights/" 0 { } { { 0 { 0 ""} 0 497 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/quartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus9/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus9/quartus/traffic_lights/" 0 { } { { 0 { 0 ""} 0 499 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Info: Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "d:/quartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus9/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus9/quartus/traffic_lights/" 0 { } { { 0 { 0 ""} 0 501 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Info: Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "d:/quartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus9/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus9/quartus/traffic_lights/" 0 { } { { 0 { 0 ""} 0 503 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Info: Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "d:/quartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus9/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus9/quartus/traffic_lights/" 0 { } { { 0 { 0 ""} 0 505 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "40 40 " "Critical Warning: No exact pin location assignment(s) for 40 pins of 40 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "H1\[7\] " "Info: Pin H1\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus9/quartus/bin64/pin_planner.ppl" { H1[7] } } } { "traffic_lights.bdf" "" { Schematic "D:/quartus9/quartus/traffic_lights/traffic_lights.bdf" { { -40 1248 1424 -24 "H1\[7..0\]" "" } { -48 1208 1248 -32 "H1\[7..0\]" "" } } } } { "d:/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { H1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus9/quartus/traffic_lights/" 0 { } { { 0 { 0 ""} 0 82 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "H1\[6\] " "Info: Pin H1\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus9/quartus/bin64/pin_planner.ppl" { H1[6] } } } { "traffic_lights.bdf" "" { Schematic "D:/quartus9/quartus/traffic_lights/traffic_lights.bdf" { { -40 1248 1424 -24 "H1\[7..0\]" "" } { -48 1208 1248 -32 "H1\[7..0\]" "" } } } } { "d:/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { H1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus9/quartus/traffic_lights/" 0 { } { { 0 { 0 ""} 0 83 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "H1\[5\] " "Info: Pin H1\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus9/quartus/bin64/pin_planner.ppl" { H1[5] } } } { "traffic_lights.bdf" "" { Schematic "D:/quartus9/quartus/traffic_lights/traffic_lights.bdf" { { -40 1248 1424 -24 "H1\[7..0\]" "" } { -48 1208 1248 -32 "H1\[7..0\]" "" } } } } { "d:/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { H1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus9/quartus/traffic_lights/" 0 { } { { 0 { 0 ""} 0 84 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "H1\[4\] " "Info: Pin H1\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus9/quartus/bin64/pin_planner.ppl" { H1[4] } } } { "traffic_lights.bdf" "" { Schematic "D:/quartus9/quartus/traffic_lights/traffic_lights.bdf" { { -40 1248 1424 -24 "H1\[7..0\]" "" } { -48 1208 1248 -32 "H1\[7..0\]" "" } } } } { "d:/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { H1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus9/quartus/traffic_lights/" 0 { } { { 0 { 0 ""} 0 85 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "H1\[3\] " "Info: Pin H1\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus9/quartus/bin64/pin_planner.ppl" { H1[3] } } } { "traffic_lights.bdf" "" { Schematic "D:/quartus9/quartus/traffic_lights/traffic_lights.bdf" { { -40 1248 1424 -24 "H1\[7..0\]" "" } { -48 1208 1248 -32 "H1\[7..0\]" "" } } } } { "d:/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { H1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus9/quartus/traffic_lights/" 0 { } { { 0 { 0 ""} 0 86 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "H1\[2\] " "Info: Pin H1\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus9/quartus/bin64/pin_planner.ppl" { H1[2] } } } { "traffic_lights.bdf" "" { Schematic "D:/quartus9/quartus/traffic_lights/traffic_lights.bdf" { { -40 1248 1424 -24 "H1\[7..0\]" "" } { -48 1208 1248 -32 "H1\[7..0\]" "" } } } } { "d:/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { H1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus9/quartus/traffic_lights/" 0 { } { { 0 { 0 ""} 0 87 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "H1\[1\] " "Info: Pin H1\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus9/quartus/bin64/pin_planner.ppl" { H1[1] } } } { "traffic_lights.bdf" "" { Schematic "D:/quartus9/quartus/traffic_lights/traffic_lights.bdf" { { -40 1248 1424 -24 "H1\[7..0\]" "" } { -48 1208 1248 -32 "H1\[7..0\]" "" } } } } { "d:/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { H1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus9/quartus/traffic_lights/" 0 { } { { 0 { 0 ""} 0 88 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "H1\[0\] " "Info: Pin H1\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus9/quartus/bin64/pin_planner.ppl" { H1[0] } } } { "traffic_lights.bdf" "" { Schematic "D:/quartus9/quartus/traffic_lights/traffic_lights.bdf" { { -40 1248 1424 -24 "H1\[7..0\]" "" } { -48 1208 1248 -32 "H1\[7..0\]" "" } } } } { "d:/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { H1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus9/quartus/traffic_lights/" 0 { } { { 0 { 0 ""} 0 89 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "H2\[7\] " "Info: Pin H2\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus9/quartus/bin64/pin_planner.ppl" { H2[7] } } } { "traffic_lights.bdf" "" { Schematic "D:/quartus9/quartus/traffic_lights/traffic_lights.bdf" { { 344 1480 1656 360 "H2\[7..0\]" "" } { 336 1392 1480 352 "H2\[7..0\]" "" } } } } { "d:/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { H2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus9/quartus/traffic_lights/" 0 { } { { 0 { 0 ""} 0 90 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "H2\[6\] " "Info: Pin H2\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus9/quartus/bin64/pin_planner.ppl" { H2[6] } } } { "traffic_lights.bdf" "" { Schematic "D:/quartus9/quartus/traffic_lights/traffic_lights.bdf" { { 344 1480 1656 360 "H2\[7..0\]" "" } { 336 1392 1480 352 "H2\[7..0\]" "" } } } } { "d:/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { H2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus9/quartus/traffic_lights/" 0 { } { { 0 { 0 ""} 0 91 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "H2\[5\] " "Info: Pin H2\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus9/quartus/bin64/pin_planner.ppl" { H2[5] } } } { "traffic_lights.bdf" "" { Schematic "D:/quartus9/quartus/traffic_lights/traffic_lights.bdf" { { 344 1480 1656 360 "H2\[7..0\]" "" } { 336 1392 1480 352 "H2\[7..0\]" "" } } } } { "d:/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { H2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus9/quartus/traffic_lights/" 0 { } { { 0 { 0 ""} 0 92 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "H2\[4\] " "Info: Pin H2\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus9/quartus/bin64/pin_planner.ppl" { H2[4] } } } { "traffic_lights.bdf" "" { Schematic "D:/quartus9/quartus/traffic_lights/traffic_lights.bdf" { { 344 1480 1656 360 "H2\[7..0\]" "" } { 336 1392 1480 352 "H2\[7..0\]" "" } } } } { "d:/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { H2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus9/quartus/traffic_lights/" 0 { } { { 0 { 0 ""} 0 93 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "H2\[3\] " "Info: Pin H2\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus9/quartus/bin64/pin_planner.ppl" { H2[3] } } } { "traffic_lights.bdf" "" { Schematic "D:/quartus9/quartus/traffic_lights/traffic_lights.bdf" { { 344 1480 1656 360 "H2\[7..0\]" "" } { 336 1392 1480 352 "H2\[7..0\]" "" } } } } { "d:/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { H2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus9/quartus/traffic_lights/" 0 { } { { 0 { 0 ""} 0 94 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "H2\[2\] " "Info: Pin H2\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus9/quartus/bin64/pin_planner.ppl" { H2[2] } } } { "traffic_lights.bdf" "" { Schematic "D:/quartus9/quartus/traffic_lights/traffic_lights.bdf" { { 344 1480 1656 360 "H2\[7..0\]" "" } { 336 1392 1480 352 "H2\[7..0\]" "" } } } } { "d:/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { H2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus9/quartus/traffic_lights/" 0 { } { { 0 { 0 ""} 0 95 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "H2\[1\] " "Info: Pin H2\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus9/quartus/bin64/pin_planner.ppl" { H2[1] } } } { "traffic_lights.bdf" "" { Schematic "D:/quartus9/quartus/traffic_lights/traffic_lights.bdf" { { 344 1480 1656 360 "H2\[7..0\]" "" } { 336 1392 1480 352 "H2\[7..0\]" "" } } } } { "d:/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { H2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus9/quartus/traffic_lights/" 0 { } { { 0 { 0 ""} 0 96 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "H2\[0\] " "Info: Pin H2\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus9/quartus/bin64/pin_planner.ppl" { H2[0] } } } { "traffic_lights.bdf" "" { Schematic "D:/quartus9/quartus/traffic_lights/traffic_lights.bdf" { { 344 1480 1656 360 "H2\[7..0\]" "" } { 336 1392 1480 352 "H2\[7..0\]" "" } } } } { "d:/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { H2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus9/quartus/traffic_lights/" 0 { } { { 0 { 0 ""} 0 97 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L1\[7\] " "Info: Pin L1\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus9/quartus/bin64/pin_planner.ppl" { L1[7] } } } { "traffic_lights.bdf" "" { Schematic "D:/quartus9/quartus/traffic_lights/traffic_lights.bdf" { { 40 1400 1576 56 "L1\[7..0\]" "" } { 32 1384 1471 48 "L1\[7..0\]" "" } } } } { "d:/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus9/quartus/traffic_lights/" 0 { } { { 0 { 0 ""} 0 98 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L1\[6\] " "Info: Pin L1\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus9/quartus/bin64/pin_planner.ppl" { L1[6] } } } { "traffic_lights.bdf" "" { Schematic "D:/quartus9/quartus/traffic_lights/traffic_lights.bdf" { { 40 1400 1576 56 "L1\[7..0\]" "" } { 32 1384 1471 48 "L1\[7..0\]" "" } } } } { "d:/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus9/quartus/traffic_lights/" 0 { } { { 0 { 0 ""} 0 99 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L1\[5\] " "Info: Pin L1\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus9/quartus/bin64/pin_planner.ppl" { L1[5] } } } { "traffic_lights.bdf" "" { Schematic "D:/quartus9/quartus/traffic_lights/traffic_lights.bdf" { { 40 1400 1576 56 "L1\[7..0\]" "" } { 32 1384 1471 48 "L1\[7..0\]" "" } } } } { "d:/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus9/quartus/traffic_lights/" 0 { } { { 0 { 0 ""} 0 100 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L1\[4\] " "Info: Pin L1\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus9/quartus/bin64/pin_planner.ppl" { L1[4] } } } { "traffic_lights.bdf" "" { Schematic "D:/quartus9/quartus/traffic_lights/traffic_lights.bdf" { { 40 1400 1576 56 "L1\[7..0\]" "" } { 32 1384 1471 48 "L1\[7..0\]" "" } } } } { "d:/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus9/quartus/traffic_lights/" 0 { } { { 0 { 0 ""} 0 101 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L1\[3\] " "Info: Pin L1\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus9/quartus/bin64/pin_planner.ppl" { L1[3] } } } { "traffic_lights.bdf" "" { Schematic "D:/quartus9/quartus/traffic_lights/traffic_lights.bdf" { { 40 1400 1576 56 "L1\[7..0\]" "" } { 32 1384 1471 48 "L1\[7..0\]" "" } } } } { "d:/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus9/quartus/traffic_lights/" 0 { } { { 0 { 0 ""} 0 102 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L1\[2\] " "Info: Pin L1\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus9/quartus/bin64/pin_planner.ppl" { L1[2] } } } { "traffic_lights.bdf" "" { Schematic "D:/quartus9/quartus/traffic_lights/traffic_lights.bdf" { { 40 1400 1576 56 "L1\[7..0\]" "" } { 32 1384 1471 48 "L1\[7..0\]" "" } } } } { "d:/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus9/quartus/traffic_lights/" 0 { } { { 0 { 0 ""} 0 103 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L1\[1\] " "Info: Pin L1\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus9/quartus/bin64/pin_planner.ppl" { L1[1] } } } { "traffic_lights.bdf" "" { Schematic "D:/quartus9/quartus/traffic_lights/traffic_lights.bdf" { { 40 1400 1576 56 "L1\[7..0\]" "" } { 32 1384 1471 48 "L1\[7..0\]" "" } } } } { "d:/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus9/quartus/traffic_lights/" 0 { } { { 0 { 0 ""} 0 104 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L1\[0\] " "Info: Pin L1\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus9/quartus/bin64/pin_planner.ppl" { L1[0] } } } { "traffic_lights.bdf" "" { Schematic "D:/quartus9/quartus/traffic_lights/traffic_lights.bdf" { { 40 1400 1576 56 "L1\[7..0\]" "" } { 32 1384 1471 48 "L1\[7..0\]" "" } } } } { "d:/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus9/quartus/traffic_lights/" 0 { } { { 0 { 0 ""} 0 105 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L2\[7\] " "Info: Pin L2\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus9/quartus/bin64/pin_planner.ppl" { L2[7] } } } { "traffic_lights.bdf" "" { Schematic "D:/quartus9/quartus/traffic_lights/traffic_lights.bdf" { { 456 1560 1736 472 "L2\[7..0\]" "" } { 448 1536 1573 464 "L2\[7..0\]" "" } } } } { "d:/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus9/quartus/traffic_lights/" 0 { } { { 0 { 0 ""} 0 106 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L2\[6\] " "Info: Pin L2\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus9/quartus/bin64/pin_planner.ppl" { L2[6] } } } { "traffic_lights.bdf" "" { Schematic "D:/quartus9/quartus/traffic_lights/traffic_lights.bdf" { { 456 1560 1736 472 "L2\[7..0\]" "" } { 448 1536 1573 464 "L2\[7..0\]" "" } } } } { "d:/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus9/quartus/traffic_lights/" 0 { } { { 0 { 0 ""} 0 107 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L2\[5\] " "Info: Pin L2\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus9/quartus/bin64/pin_planner.ppl" { L2[5] } } } { "traffic_lights.bdf" "" { Schematic "D:/quartus9/quartus/traffic_lights/traffic_lights.bdf" { { 456 1560 1736 472 "L2\[7..0\]" "" } { 448 1536 1573 464 "L2\[7..0\]" "" } } } } { "d:/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus9/quartus/traffic_lights/" 0 { } { { 0 { 0 ""} 0 108 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L2\[4\] " "Info: Pin L2\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus9/quartus/bin64/pin_planner.ppl" { L2[4] } } } { "traffic_lights.bdf" "" { Schematic "D:/quartus9/quartus/traffic_lights/traffic_lights.bdf" { { 456 1560 1736 472 "L2\[7..0\]" "" } { 448 1536 1573 464 "L2\[7..0\]" "" } } } } { "d:/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus9/quartus/traffic_lights/" 0 { } { { 0 { 0 ""} 0 109 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L2\[3\] " "Info: Pin L2\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus9/quartus/bin64/pin_planner.ppl" { L2[3] } } } { "traffic_lights.bdf" "" { Schematic "D:/quartus9/quartus/traffic_lights/traffic_lights.bdf" { { 456 1560 1736 472 "L2\[7..0\]" "" } { 448 1536 1573 464 "L2\[7..0\]" "" } } } } { "d:/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus9/quartus/traffic_lights/" 0 { } { { 0 { 0 ""} 0 110 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L2\[2\] " "Info: Pin L2\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus9/quartus/bin64/pin_planner.ppl" { L2[2] } } } { "traffic_lights.bdf" "" { Schematic "D:/quartus9/quartus/traffic_lights/traffic_lights.bdf" { { 456 1560 1736 472 "L2\[7..0\]" "" } { 448 1536 1573 464 "L2\[7..0\]" "" } } } } { "d:/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus9/quartus/traffic_lights/" 0 { } { { 0 { 0 ""} 0 111 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L2\[1\] " "Info: Pin L2\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus9/quartus/bin64/pin_planner.ppl" { L2[1] } } } { "traffic_lights.bdf" "" { Schematic "D:/quartus9/quartus/traffic_lights/traffic_lights.bdf" { { 456 1560 1736 472 "L2\[7..0\]" "" } { 448 1536 1573 464 "L2\[7..0\]" "" } } } } { "d:/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus9/quartus/traffic_lights/" 0 { } { { 0 { 0 ""} 0 112 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L2\[0\] " "Info: Pin L2\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus9/quartus/bin64/pin_planner.ppl" { L2[0] } } } { "traffic_lights.bdf" "" { Schematic "D:/quartus9/quartus/traffic_lights/traffic_lights.bdf" { { 456 1560 1736 472 "L2\[7..0\]" "" } { 448 1536 1573 464 "L2\[7..0\]" "" } } } } { "d:/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus9/quartus/traffic_lights/" 0 { } { { 0 { 0 ""} 0 113 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "O1\[2\] " "Info: Pin O1\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus9/quartus/bin64/pin_planner.ppl" { O1[2] } } } { "traffic_lights.bdf" "" { Schematic "D:/quartus9/quartus/traffic_lights/traffic_lights.bdf" { { 152 1032 1208 168 "O1\[2..0\]" "" } { 144 928 1032 160 "O1\[2..0\]" "" } } } } { "d:/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { O1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus9/quartus/traffic_lights/" 0 { } { { 0 { 0 ""} 0 114 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "O1\[1\] " "Info: Pin O1\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus9/quartus/bin64/pin_planner.ppl" { O1[1] } } } { "traffic_lights.bdf" "" { Schematic "D:/quartus9/quartus/traffic_lights/traffic_lights.bdf" { { 152 1032 1208 168 "O1\[2..0\]" "" } { 144 928 1032 160 "O1\[2..0\]" "" } } } } { "d:/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { O1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus9/quartus/traffic_lights/" 0 { } { { 0 { 0 ""} 0 115 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "O1\[0\] " "Info: Pin O1\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus9/quartus/bin64/pin_planner.ppl" { O1[0] } } } { "traffic_lights.bdf" "" { Schematic "D:/quartus9/quartus/traffic_lights/traffic_lights.bdf" { { 152 1032 1208 168 "O1\[2..0\]" "" } { 144 928 1032 160 "O1\[2..0\]" "" } } } } { "d:/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { O1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus9/quartus/traffic_lights/" 0 { } { { 0 { 0 ""} 0 116 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "O2\[2\] " "Info: Pin O2\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus9/quartus/bin64/pin_planner.ppl" { O2[2] } } } { "traffic_lights.bdf" "" { Schematic "D:/quartus9/quartus/traffic_lights/traffic_lights.bdf" { { 616 1016 1192 632 "O2\[2..0\]" "" } { 608 904 1016 624 "O2\[2..0\]" "" } } } } { "d:/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { O2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus9/quartus/traffic_lights/" 0 { } { { 0 { 0 ""} 0 117 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "O2\[1\] " "Info: Pin O2\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus9/quartus/bin64/pin_planner.ppl" { O2[1] } } } { "traffic_lights.bdf" "" { Schematic "D:/quartus9/quartus/traffic_lights/traffic_lights.bdf" { { 616 1016 1192 632 "O2\[2..0\]" "" } { 608 904 1016 624 "O2\[2..0\]" "" } } } } { "d:/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { O2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus9/quartus/traffic_lights/" 0 { } { { 0 { 0 ""} 0 118 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "O2\[0\] " "Info: Pin O2\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus9/quartus/bin64/pin_planner.ppl" { O2[0] } } } { "traffic_lights.bdf" "" { Schematic "D:/quartus9/quartus/traffic_lights/traffic_lights.bdf" { { 616 1016 1192 632 "O2\[2..0\]" "" } { 608 904 1016 624 "O2\[2..0\]" "" } } } } { "d:/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { O2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus9/quartus/traffic_lights/" 0 { } { { 0 { 0 ""} 0 119 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "switch " "Info: Pin switch not assigned to an exact location on the device" {  } { { "d:/quartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus9/quartus/bin64/pin_planner.ppl" { switch } } } { "traffic_lights.bdf" "" { Schematic "D:/quartus9/quartus/traffic_lights/traffic_lights.bdf" { { 104 56 224 120 "switch" "" } { 96 224 360 112 "switch" "" } } } } { "d:/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { switch } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus9/quartus/traffic_lights/" 0 { } { { 0 { 0 ""} 0 121 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "d:/quartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus9/quartus/bin64/pin_planner.ppl" { clk } } } { "traffic_lights.bdf" "" { Schematic "D:/quartus9/quartus/traffic_lights/traffic_lights.bdf" { { 176 48 216 192 "clk" "" } { 272 72 144 288 "clk" "" } } } } { "d:/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus9/quartus/traffic_lights/" 0 { } { { 0 { 0 ""} 0 120 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "traffic_lights.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'traffic_lights.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{fen:inst\|x\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{fen:inst\|x\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{fen:inst\|x\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{fen:inst\|x\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{fen:inst\|x\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{fen:inst\|x\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{fen:inst\|x\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{fen:inst\|x\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{fen:inst\|x\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{fen:inst\|x\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{fen:inst\|x\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{fen:inst\|x\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{fen:inst\|x\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{fen:inst\|x\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{fen:inst\|x\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{fen:inst\|x\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{fen:inst\|x\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{fen:inst\|x\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{fen:inst\|x\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{fen:inst\|x\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{fen:inst\|x\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{fen:inst\|x\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{fen:inst\|x\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{fen:inst\|x\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{fen:inst\|x\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{fen:inst\|x\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{fen:inst\|x\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{fen:inst\|x\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{fen:inst\|x\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{fen:inst\|x\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{fen:inst\|x\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{fen:inst\|x\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN G2 (CLK0, DIFFCLK_0p)) " "Info: Automatically promoted node clk~input (placed in PIN G2 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "traffic_lights.bdf" "" { Schematic "D:/quartus9/quartus/traffic_lights/traffic_lights.bdf" { { 176 48 216 192 "clk" "" } { 272 72 144 288 "clk" "" } } } } { "d:/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus9/quartus/traffic_lights/" 0 { } { { 0 { 0 ""} 0 493 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fen:inst\|x  " "Info: Automatically promoted node fen:inst\|x " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fen:inst\|x~0 " "Info: Destination node fen:inst\|x~0" {  } { { "fen.vhd" "" { Text "D:/quartus9/quartus/traffic_lights/fen.vhd" 52 -1 0 } } { "d:/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fen:inst|x~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus9/quartus/traffic_lights/" 0 { } { { 0 { 0 ""} 0 402 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "fen.vhd" "" { Text "D:/quartus9/quartus/traffic_lights/fen.vhd" 52 -1 0 } } { "d:/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fen:inst|x } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus9/quartus/traffic_lights/" 0 { } { { 0 { 0 ""} 0 41 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "switch~input (placed in PIN G1 (CLK1, DIFFCLK_0n)) " "Info: Automatically promoted node switch~input (placed in PIN G1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controller:inst1\|m\[4\] " "Info: Destination node controller:inst1\|m\[4\]" {  } { { "controller.vhd" "" { Text "D:/quartus9/quartus/traffic_lights/controller.vhd" 63 -1 0 } } { "d:/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controller:inst1|m[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus9/quartus/traffic_lights/" 0 { } { { 0 { 0 ""} 0 48 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controller:inst1\|m\[3\] " "Info: Destination node controller:inst1\|m\[3\]" {  } { { "controller.vhd" "" { Text "D:/quartus9/quartus/traffic_lights/controller.vhd" 63 -1 0 } } { "d:/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controller:inst1|m[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus9/quartus/traffic_lights/" 0 { } { { 0 { 0 ""} 0 49 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controller:inst1\|m\[2\] " "Info: Destination node controller:inst1\|m\[2\]" {  } { { "controller.vhd" "" { Text "D:/quartus9/quartus/traffic_lights/controller.vhd" 63 -1 0 } } { "d:/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controller:inst1|m[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus9/quartus/traffic_lights/" 0 { } { { 0 { 0 ""} 0 50 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controller:inst1\|m\[1\] " "Info: Destination node controller:inst1\|m\[1\]" {  } { { "controller.vhd" "" { Text "D:/quartus9/quartus/traffic_lights/controller.vhd" 63 -1 0 } } { "d:/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controller:inst1|m[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus9/quartus/traffic_lights/" 0 { } { { 0 { 0 ""} 0 51 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controller:inst1\|m\[0\] " "Info: Destination node controller:inst1\|m\[0\]" {  } { { "controller.vhd" "" { Text "D:/quartus9/quartus/traffic_lights/controller.vhd" 63 -1 0 } } { "d:/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controller:inst1|m[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus9/quartus/traffic_lights/" 0 { } { { 0 { 0 ""} 0 52 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controller:inst1\|k~0 " "Info: Destination node controller:inst1\|k~0" {  } { { "controller.vhd" "" { Text "D:/quartus9/quartus/traffic_lights/controller.vhd" 54 -1 0 } } { "d:/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controller:inst1|k~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus9/quartus/traffic_lights/" 0 { } { { 0 { 0 ""} 0 391 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "traffic_lights.bdf" "" { Schematic "D:/quartus9/quartus/traffic_lights/traffic_lights.bdf" { { 104 56 224 120 "switch" "" } { 96 224 360 112 "switch" "" } } } } { "d:/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { switch~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/quartus9/quartus/traffic_lights/" 0 { } { { 0 { 0 ""} 0 492 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "38 unused 2.5V 0 38 0 " "Info: Number of I/O pins in group: 38 (unused VREF, 2.5V VCCIO, 0 input, 38 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "Info: I/O standards used: 2.5 V." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 6 27 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 6 total pin(s) used --  27 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 48 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 41 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 46 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 42 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 47 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  47 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info: Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X21_Y20 X30_Y29 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/quartus9/quartus/traffic_lights/traffic_lights.fit.smsg " "Info: Generated suppressed messages file D:/quartus9/quartus/traffic_lights/traffic_lights.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4608 " "Info: Peak virtual memory: 4608 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 24 23:28:38 2019 " "Info: Processing ended: Tue Sep 24 23:28:38 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 24 23:28:39 2019 " "Info: Processing started: Tue Sep 24 23:28:39 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off traffic_lights -c traffic_lights " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off traffic_lights -c traffic_lights" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 24 23:28:39 2019 " "Info: Processing started: Tue Sep 24 23:28:39 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta traffic_lights -c traffic_lights " "Info: Command: quartus_sta traffic_lights -c traffic_lights" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "traffic_lights.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'traffic_lights.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name fen:inst\|x fen:inst\|x " "Info: create_clock -period 1.000 -name fen:inst\|x fen:inst\|x" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "Info: create_clock -period 1.000 -name clk clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{fen:inst\|x\}\] -rise_to \[get_clocks \{fen:inst\|x\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{fen:inst\|x\}\] -rise_to \[get_clocks \{fen:inst\|x\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{fen:inst\|x\}\] -fall_to \[get_clocks \{fen:inst\|x\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{fen:inst\|x\}\] -fall_to \[get_clocks \{fen:inst\|x\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{fen:inst\|x\}\] -rise_to \[get_clocks \{fen:inst\|x\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{fen:inst\|x\}\] -rise_to \[get_clocks \{fen:inst\|x\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{fen:inst\|x\}\] -fall_to \[get_clocks \{fen:inst\|x\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{fen:inst\|x\}\] -fall_to \[get_clocks \{fen:inst\|x\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{fen:inst\|x\}\] -rise_to \[get_clocks \{fen:inst\|x\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{fen:inst\|x\}\] -rise_to \[get_clocks \{fen:inst\|x\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{fen:inst\|x\}\] -fall_to \[get_clocks \{fen:inst\|x\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{fen:inst\|x\}\] -fall_to \[get_clocks \{fen:inst\|x\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{fen:inst\|x\}\] -rise_to \[get_clocks \{fen:inst\|x\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{fen:inst\|x\}\] -rise_to \[get_clocks \{fen:inst\|x\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{fen:inst\|x\}\] -fall_to \[get_clocks \{fen:inst\|x\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{fen:inst\|x\}\] -fall_to \[get_clocks \{fen:inst\|x\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{fen:inst\|x\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{fen:inst\|x\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{fen:inst\|x\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{fen:inst\|x\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{fen:inst\|x\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{fen:inst\|x\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{fen:inst\|x\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{fen:inst\|x\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{fen:inst\|x\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{fen:inst\|x\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{fen:inst\|x\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{fen:inst\|x\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{fen:inst\|x\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{fen:inst\|x\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{fen:inst\|x\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{fen:inst\|x\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{fen:inst\|x\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{fen:inst\|x\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{fen:inst\|x\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{fen:inst\|x\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{fen:inst\|x\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{fen:inst\|x\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{fen:inst\|x\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{fen:inst\|x\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{fen:inst\|x\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{fen:inst\|x\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{fen:inst\|x\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{fen:inst\|x\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{fen:inst\|x\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{fen:inst\|x\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{fen:inst\|x\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{fen:inst\|x\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.762 " "Info: Worst-case setup slack is -2.762" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.762       -67.540 clk  " "Info:    -2.762       -67.540 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.263       -22.259 fen:inst\|x  " "Info:    -1.263       -22.259 fen:inst\|x " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.121 " "Info: Worst-case hold slack is -0.121" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.121        -0.121 clk  " "Info:    -0.121        -0.121 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339         0.000 fen:inst\|x  " "Info:     0.339         0.000 fen:inst\|x " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -29.000 clk  " "Info:    -3.000       -29.000 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -20.000 fen:inst\|x  " "Info:    -1.000       -20.000 fen:inst\|x " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4413 " "Info: Peak virtual memory: 4413 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 24 23:28:40 2019 " "Info: Processing ended: Tue Sep 24 23:28:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{fen:inst\|x\}\] -rise_to \[get_clocks \{fen:inst\|x\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{fen:inst\|x\}\] -rise_to \[get_clocks \{fen:inst\|x\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{fen:inst\|x\}\] -fall_to \[get_clocks \{fen:inst\|x\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{fen:inst\|x\}\] -fall_to \[get_clocks \{fen:inst\|x\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{fen:inst\|x\}\] -rise_to \[get_clocks \{fen:inst\|x\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{fen:inst\|x\}\] -rise_to \[get_clocks \{fen:inst\|x\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{fen:inst\|x\}\] -fall_to \[get_clocks \{fen:inst\|x\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{fen:inst\|x\}\] -fall_to \[get_clocks \{fen:inst\|x\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{fen:inst\|x\}\] -rise_to \[get_clocks \{fen:inst\|x\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{fen:inst\|x\}\] -rise_to \[get_clocks \{fen:inst\|x\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{fen:inst\|x\}\] -fall_to \[get_clocks \{fen:inst\|x\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{fen:inst\|x\}\] -fall_to \[get_clocks \{fen:inst\|x\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{fen:inst\|x\}\] -rise_to \[get_clocks \{fen:inst\|x\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{fen:inst\|x\}\] -rise_to \[get_clocks \{fen:inst\|x\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{fen:inst\|x\}\] -fall_to \[get_clocks \{fen:inst\|x\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{fen:inst\|x\}\] -fall_to \[get_clocks \{fen:inst\|x\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{fen:inst\|x\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{fen:inst\|x\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{fen:inst\|x\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{fen:inst\|x\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{fen:inst\|x\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{fen:inst\|x\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{fen:inst\|x\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{fen:inst\|x\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{fen:inst\|x\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{fen:inst\|x\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{fen:inst\|x\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{fen:inst\|x\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{fen:inst\|x\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{fen:inst\|x\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{fen:inst\|x\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{fen:inst\|x\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{fen:inst\|x\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{fen:inst\|x\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{fen:inst\|x\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{fen:inst\|x\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{fen:inst\|x\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{fen:inst\|x\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{fen:inst\|x\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{fen:inst\|x\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{fen:inst\|x\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{fen:inst\|x\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{fen:inst\|x\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{fen:inst\|x\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{fen:inst\|x\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{fen:inst\|x\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{fen:inst\|x\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{fen:inst\|x\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.380 " "Info: Worst-case setup slack is -2.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.380       -58.937 clk  " "Info:    -2.380       -58.937 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.039       -17.985 fen:inst\|x  " "Info:    -1.039       -17.985 fen:inst\|x " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.120 " "Info: Worst-case hold slack is -0.120" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.120        -0.120 clk  " "Info:    -0.120        -0.120 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.293         0.000 fen:inst\|x  " "Info:     0.293         0.000 fen:inst\|x " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -29.000 clk  " "Info:    -3.000       -29.000 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -20.000 fen:inst\|x  " "Info:    -1.000       -20.000 fen:inst\|x " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{fen:inst\|x\}\] -rise_to \[get_clocks \{fen:inst\|x\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{fen:inst\|x\}\] -rise_to \[get_clocks \{fen:inst\|x\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{fen:inst\|x\}\] -fall_to \[get_clocks \{fen:inst\|x\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{fen:inst\|x\}\] -fall_to \[get_clocks \{fen:inst\|x\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{fen:inst\|x\}\] -rise_to \[get_clocks \{fen:inst\|x\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{fen:inst\|x\}\] -rise_to \[get_clocks \{fen:inst\|x\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{fen:inst\|x\}\] -fall_to \[get_clocks \{fen:inst\|x\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{fen:inst\|x\}\] -fall_to \[get_clocks \{fen:inst\|x\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{fen:inst\|x\}\] -rise_to \[get_clocks \{fen:inst\|x\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{fen:inst\|x\}\] -rise_to \[get_clocks \{fen:inst\|x\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{fen:inst\|x\}\] -fall_to \[get_clocks \{fen:inst\|x\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{fen:inst\|x\}\] -fall_to \[get_clocks \{fen:inst\|x\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{fen:inst\|x\}\] -rise_to \[get_clocks \{fen:inst\|x\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{fen:inst\|x\}\] -rise_to \[get_clocks \{fen:inst\|x\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{fen:inst\|x\}\] -fall_to \[get_clocks \{fen:inst\|x\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{fen:inst\|x\}\] -fall_to \[get_clocks \{fen:inst\|x\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{fen:inst\|x\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{fen:inst\|x\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{fen:inst\|x\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{fen:inst\|x\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{fen:inst\|x\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{fen:inst\|x\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{fen:inst\|x\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{fen:inst\|x\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{fen:inst\|x\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{fen:inst\|x\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{fen:inst\|x\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{fen:inst\|x\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{fen:inst\|x\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{fen:inst\|x\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{fen:inst\|x\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{fen:inst\|x\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{fen:inst\|x\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{fen:inst\|x\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{fen:inst\|x\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{fen:inst\|x\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{fen:inst\|x\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{fen:inst\|x\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{fen:inst\|x\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{fen:inst\|x\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{fen:inst\|x\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{fen:inst\|x\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{fen:inst\|x\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{fen:inst\|x\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{fen:inst\|x\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{fen:inst\|x\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{fen:inst\|x\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{fen:inst\|x\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.068 " "Info: Worst-case setup slack is -1.068" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.068       -24.773 clk  " "Info:    -1.068       -24.773 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.265        -3.821 fen:inst\|x  " "Info:    -0.265        -3.821 fen:inst\|x " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.180 " "Info: Worst-case hold slack is -0.180" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.180        -0.180 clk  " "Info:    -0.180        -0.180 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.167         0.000 fen:inst\|x  " "Info:     0.167         0.000 fen:inst\|x " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -30.444 clk  " "Info:    -3.000       -30.444 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -20.000 fen:inst\|x  " "Info:    -1.000       -20.000 fen:inst\|x " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4471 " "Info: Peak virtual memory: 4471 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 24 23:28:41 2019 " "Info: Processing ended: Tue Sep 24 23:28:41 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 18 s " "Info: Quartus II Full Compilation was successful. 0 errors, 18 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
