// Seed: 2598270351
module module_0 (
    input uwire id_0,
    input tri0  id_1
);
  parameter id_3 = 1;
  assign module_1.id_5 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd53,
    parameter id_4 = 32'd13
) (
    input wor id_0,
    output supply1 id_1,
    input wor id_2,
    input wor _id_3,
    input wire _id_4,
    input wire id_5,
    output tri id_6,
    input uwire id_7,
    input wor id_8,
    output wire id_9,
    input tri0 id_10,
    output wand id_11,
    output uwire id_12,
    input uwire id_13,
    output supply0 id_14,
    input wire id_15,
    input wand id_16
);
  logic [id_3 : { 'b0 >=  1  {  (  id_4  )  }  }] id_18 = id_10;
  assign {id_3, 1} = 1;
  final begin : LABEL_0
    id_18 <= 1'b0;
  end
  reg id_19 = 1;
  module_0 modCall_1 (
      id_0,
      id_5
  );
  assign id_14 = id_3;
  initial id_19 <= 1;
  wire [1 : 1] id_20 = id_5;
endmodule
