#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Mar 26 15:58:25 2025
# Process ID: 1687469
# Current directory: /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.runs/synth_1
# Command line: vivado -log Monkey_X_NIC.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Monkey_X_NIC.tcl
# Log file: /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.runs/synth_1/Monkey_X_NIC.vds
# Journal file: /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source Monkey_X_NIC.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
add_files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2366.418 ; gain = 0.000 ; free physical = 31013 ; free virtual = 53705
Command: synth_design -top Monkey_X_NIC -part xcu200-fsgd2104-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu200'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu200'
INFO: [Device 21-403] Loading part xcu200-fsgd2104-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1687687
WARNING: [Synth 8-2507] parameter declaration becomes local in axil_crossbar_addr with formal parameter declaration list [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axi/rtl/axil_crossbar_addr.v:98]
WARNING: [Synth 8-2507] parameter declaration becomes local in axil_crossbar_addr with formal parameter declaration list [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axi/rtl/axil_crossbar_addr.v:99]
WARNING: [Synth 8-2507] parameter declaration becomes local in axil_crossbar_addr with formal parameter declaration list [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axi/rtl/axil_crossbar_addr.v:126]
WARNING: [Synth 8-2507] parameter declaration becomes local in axil_crossbar_rd with formal parameter declaration list [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axi/rtl/axil_crossbar_rd.v:109]
WARNING: [Synth 8-2507] parameter declaration becomes local in axil_crossbar_rd with formal parameter declaration list [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axi/rtl/axil_crossbar_rd.v:110]
WARNING: [Synth 8-2507] parameter declaration becomes local in axil_crossbar_rd with formal parameter declaration list [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axi/rtl/axil_crossbar_rd.v:111]
WARNING: [Synth 8-2507] parameter declaration becomes local in axil_crossbar_rd with formal parameter declaration list [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axi/rtl/axil_crossbar_rd.v:112]
WARNING: [Synth 8-2507] parameter declaration becomes local in axil_crossbar_wr with formal parameter declaration list [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axi/rtl/axil_crossbar_wr.v:121]
WARNING: [Synth 8-2507] parameter declaration becomes local in axil_crossbar_wr with formal parameter declaration list [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axi/rtl/axil_crossbar_wr.v:122]
WARNING: [Synth 8-2507] parameter declaration becomes local in axil_crossbar_wr with formal parameter declaration list [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axi/rtl/axil_crossbar_wr.v:123]
WARNING: [Synth 8-2507] parameter declaration becomes local in axil_crossbar_wr with formal parameter declaration list [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axi/rtl/axil_crossbar_wr.v:124]
WARNING: [Synth 8-2507] parameter declaration becomes local in axil_reg_if_rd with formal parameter declaration list [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axi/rtl/axil_reg_if_rd.v:71]
WARNING: [Synth 8-2507] parameter declaration becomes local in axil_reg_if_wr with formal parameter declaration list [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axi/rtl/axil_reg_if_wr.v:75]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_arb_mux with formal parameter declaration list [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/rtl/axis_arb_mux.v:96]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_arb_mux with formal parameter declaration list [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/rtl/axis_arb_mux.v:98]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_async_fifo with formal parameter declaration list [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/rtl/axis_async_fifo.v:145]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_async_fifo with formal parameter declaration list [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/rtl/axis_async_fifo.v:147]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_demux with formal parameter declaration list [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/rtl/axis_demux.v:97]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_demux with formal parameter declaration list [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/rtl/axis_demux.v:99]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_fifo with formal parameter declaration list [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/rtl/axis_fifo.v:137]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_fifo with formal parameter declaration list [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/rtl/axis_fifo.v:139]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_pipeline_fifo with formal parameter declaration list [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/rtl/axis_pipeline_fifo.v:88]
WARNING: [Synth 8-2507] parameter declaration becomes local in cpl_op_mux with formal parameter declaration list [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/cpl_op_mux.v:76]
WARNING: [Synth 8-2507] parameter declaration becomes local in cpl_queue_manager with formal parameter declaration list [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/cpl_queue_manager.v:115]
WARNING: [Synth 8-2507] parameter declaration becomes local in cpl_queue_manager with formal parameter declaration list [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/cpl_queue_manager.v:117]
WARNING: [Synth 8-2507] parameter declaration becomes local in cpl_queue_manager with formal parameter declaration list [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/cpl_queue_manager.v:119]
WARNING: [Synth 8-2507] parameter declaration becomes local in cpl_queue_manager with formal parameter declaration list [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/cpl_queue_manager.v:121]
WARNING: [Synth 8-2507] parameter declaration becomes local in cpl_queue_manager with formal parameter declaration list [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/cpl_queue_manager.v:122]
WARNING: [Synth 8-2507] parameter declaration becomes local in cpl_write with formal parameter declaration list [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/cpl_write.v:134]
WARNING: [Synth 8-2507] parameter declaration becomes local in cpl_write with formal parameter declaration list [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/cpl_write.v:135]
WARNING: [Synth 8-2507] parameter declaration becomes local in cpl_write with formal parameter declaration list [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/cpl_write.v:137]
WARNING: [Synth 8-2507] parameter declaration becomes local in desc_fetch with formal parameter declaration list [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/desc_fetch.v:160]
WARNING: [Synth 8-2507] parameter declaration becomes local in desc_fetch with formal parameter declaration list [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/desc_fetch.v:161]
WARNING: [Synth 8-2507] parameter declaration becomes local in desc_fetch with formal parameter declaration list [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/desc_fetch.v:163]
WARNING: [Synth 8-2507] parameter declaration becomes local in desc_fetch with formal parameter declaration list [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/desc_fetch.v:165]
WARNING: [Synth 8-2507] parameter declaration becomes local in desc_op_mux with formal parameter declaration list [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/desc_op_mux.v:108]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_sink with formal parameter declaration list [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/pcie/rtl/dma_client_axis_sink.v:124]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_sink with formal parameter declaration list [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/pcie/rtl/dma_client_axis_sink.v:125]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_sink with formal parameter declaration list [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/pcie/rtl/dma_client_axis_sink.v:127]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_sink with formal parameter declaration list [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/pcie/rtl/dma_client_axis_sink.v:128]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_sink with formal parameter declaration list [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/pcie/rtl/dma_client_axis_sink.v:129]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_sink with formal parameter declaration list [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/pcie/rtl/dma_client_axis_sink.v:131]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_sink with formal parameter declaration list [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/pcie/rtl/dma_client_axis_sink.v:132]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_sink with formal parameter declaration list [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/pcie/rtl/dma_client_axis_sink.v:133]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_sink with formal parameter declaration list [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/pcie/rtl/dma_client_axis_sink.v:134]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_sink with formal parameter declaration list [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/pcie/rtl/dma_client_axis_sink.v:135]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_sink with formal parameter declaration list [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/pcie/rtl/dma_client_axis_sink.v:137]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_sink with formal parameter declaration list [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/pcie/rtl/dma_client_axis_sink.v:138]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_sink with formal parameter declaration list [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/pcie/rtl/dma_client_axis_sink.v:139]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_sink with formal parameter declaration list [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/pcie/rtl/dma_client_axis_sink.v:140]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_sink with formal parameter declaration list [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/pcie/rtl/dma_client_axis_sink.v:142]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_sink with formal parameter declaration list [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/pcie/rtl/dma_client_axis_sink.v:143]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_source with formal parameter declaration list [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/pcie/rtl/dma_client_axis_source.v:122]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_source with formal parameter declaration list [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/pcie/rtl/dma_client_axis_source.v:123]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_source with formal parameter declaration list [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/pcie/rtl/dma_client_axis_source.v:125]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_source with formal parameter declaration list [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/pcie/rtl/dma_client_axis_source.v:126]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_source with formal parameter declaration list [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/pcie/rtl/dma_client_axis_source.v:127]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_source with formal parameter declaration list [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/pcie/rtl/dma_client_axis_source.v:129]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_source with formal parameter declaration list [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/pcie/rtl/dma_client_axis_source.v:130]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_source with formal parameter declaration list [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/pcie/rtl/dma_client_axis_source.v:131]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_source with formal parameter declaration list [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/pcie/rtl/dma_client_axis_source.v:132]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_source with formal parameter declaration list [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/pcie/rtl/dma_client_axis_source.v:133]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_source with formal parameter declaration list [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/pcie/rtl/dma_client_axis_source.v:135]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_source with formal parameter declaration list [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/pcie/rtl/dma_client_axis_source.v:136]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_source with formal parameter declaration list [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/pcie/rtl/dma_client_axis_source.v:137]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_source with formal parameter declaration list [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/pcie/rtl/dma_client_axis_source.v:138]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_source with formal parameter declaration list [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/pcie/rtl/dma_client_axis_source.v:140]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_if_desc_mux with formal parameter declaration list [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/pcie/rtl/dma_if_desc_mux.v:110]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_if_desc_mux with formal parameter declaration list [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/pcie/rtl/dma_if_desc_mux.v:112]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_if_desc_mux with formal parameter declaration list [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/pcie/rtl/dma_if_desc_mux.v:114]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_if_pcie_rd with formal parameter declaration list [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/pcie/rtl/dma_if_pcie_rd.v:179]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_if_pcie_rd with formal parameter declaration list [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/pcie/rtl/dma_if_pcie_rd.v:180]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_if_pcie_rd with formal parameter declaration list [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/pcie/rtl/dma_if_pcie_rd.v:181]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_if_pcie_rd with formal parameter declaration list [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/pcie/rtl/dma_if_pcie_rd.v:183]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_if_pcie_rd with formal parameter declaration list [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/pcie/rtl/dma_if_pcie_rd.v:184]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_if_pcie_rd with formal parameter declaration list [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/pcie/rtl/dma_if_pcie_rd.v:186]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_if_pcie_rd with formal parameter declaration list [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/pcie/rtl/dma_if_pcie_rd.v:187]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_if_pcie_rd with formal parameter declaration list [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/pcie/rtl/dma_if_pcie_rd.v:189]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_if_pcie_rd with formal parameter declaration list [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/pcie/rtl/dma_if_pcie_rd.v:190]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_if_pcie_rd with formal parameter declaration list [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/pcie/rtl/dma_if_pcie_rd.v:191]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_if_pcie_rd with formal parameter declaration list [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/pcie/rtl/dma_if_pcie_rd.v:192]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_if_pcie_rd with formal parameter declaration list [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/pcie/rtl/dma_if_pcie_rd.v:193]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_if_pcie_rd with formal parameter declaration list [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/pcie/rtl/dma_if_pcie_rd.v:195]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_if_pcie_rd with formal parameter declaration list [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/pcie/rtl/dma_if_pcie_rd.v:196]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_if_pcie_rd with formal parameter declaration list [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/pcie/rtl/dma_if_pcie_rd.v:198]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_if_pcie_rd with formal parameter declaration list [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/pcie/rtl/dma_if_pcie_rd.v:200]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_if_pcie_rd with formal parameter declaration list [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/pcie/rtl/dma_if_pcie_rd.v:201]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_if_pcie_rd with formal parameter declaration list [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/pcie/rtl/dma_if_pcie_rd.v:203]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_if_pcie_rd with formal parameter declaration list [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/pcie/rtl/dma_if_pcie_rd.v:204]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_if_pcie_rd with formal parameter declaration list [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/pcie/rtl/dma_if_pcie_rd.v:206]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_if_pcie_wr with formal parameter declaration list [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/pcie/rtl/dma_if_pcie_wr.v:164]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_if_pcie_wr with formal parameter declaration list [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/pcie/rtl/dma_if_pcie_wr.v:165]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_if_pcie_wr with formal parameter declaration list [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/pcie/rtl/dma_if_pcie_wr.v:166]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_if_pcie_wr with formal parameter declaration list [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/pcie/rtl/dma_if_pcie_wr.v:168]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_if_pcie_wr with formal parameter declaration list [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/pcie/rtl/dma_if_pcie_wr.v:169]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_if_pcie_wr with formal parameter declaration list [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/pcie/rtl/dma_if_pcie_wr.v:171]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_if_pcie_wr with formal parameter declaration list [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/pcie/rtl/dma_if_pcie_wr.v:172]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_if_pcie_wr with formal parameter declaration list [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/pcie/rtl/dma_if_pcie_wr.v:173]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_if_pcie_wr with formal parameter declaration list [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/pcie/rtl/dma_if_pcie_wr.v:174]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_if_pcie_wr with formal parameter declaration list [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/pcie/rtl/dma_if_pcie_wr.v:176]
INFO: [Common 17-14] Message 'Synth 8-2507' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6901] identifier 'DMA_CLIENT_LEN_WIDTH' is used before its declaration [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/mqnic_interface_rx.v:215]
WARNING: [Synth 8-6901] identifier 'DMA_CLIENT_LEN_WIDTH' is used before its declaration [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/mqnic_interface_tx.v:87]
WARNING: [Synth 8-6901] identifier 'DMA_CLIENT_LEN_WIDTH' is used before its declaration [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/mqnic_interface_tx.v:188]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 3025.043 ; gain = 263.719 ; free physical = 29690 ; free virtual = 52387
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Monkey_X_NIC' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/fpga_au200.v:15]
	Parameter FPGA_ID bound to: 78868627 - type: integer 
	Parameter FW_ID bound to: 0 - type: integer 
	Parameter FW_VER bound to: 256 - type: integer 
	Parameter BOARD_ID bound to: 284070088 - type: integer 
	Parameter BOARD_VER bound to: 16777216 - type: integer 
	Parameter BUILD_DATE bound to: 1736874991 - type: integer 
	Parameter GIT_HASH bound to: 480253211 - type: integer 
	Parameter RELEASE_INFO bound to: 0 - type: integer 
	Parameter CMS_ENABLE bound to: 1 - type: integer 
	Parameter IF_COUNT bound to: 1 - type: integer 
	Parameter PORTS_PER_IF bound to: 1 - type: integer 
	Parameter SCHED_PER_IF bound to: 1 - type: integer 
	Parameter PORT_MASK bound to: 0 - type: integer 
	Parameter CLK_PERIOD_NS_NUM bound to: 4 - type: integer 
	Parameter CLK_PERIOD_NS_DENOM bound to: 1 - type: integer 
	Parameter PTP_CLOCK_PIPELINE bound to: 0 - type: integer 
	Parameter PTP_CLOCK_CDC_PIPELINE bound to: 0 - type: integer 
	Parameter PTP_PORT_CDC_PIPELINE bound to: 0 - type: integer 
	Parameter PTP_PEROUT_ENABLE bound to: 0 - type: integer 
	Parameter PTP_PEROUT_COUNT bound to: 1 - type: integer 
	Parameter EVENT_QUEUE_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter TX_QUEUE_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter RX_QUEUE_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter CQ_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter EQN_WIDTH bound to: 6 - type: integer 
	Parameter TX_QUEUE_INDEX_WIDTH bound to: 6 - type: integer 
	Parameter RX_QUEUE_INDEX_WIDTH bound to: 8 - type: integer 
	Parameter CQN_WIDTH bound to: 9 - type: integer 
	Parameter EQ_PIPELINE bound to: 3 - type: integer 
	Parameter TX_QUEUE_PIPELINE bound to: 3 - type: integer 
	Parameter RX_QUEUE_PIPELINE bound to: 3 - type: integer 
	Parameter CQ_PIPELINE bound to: 3 - type: integer 
	Parameter TX_DESC_TABLE_SIZE bound to: 32 - type: integer 
	Parameter RX_DESC_TABLE_SIZE bound to: 32 - type: integer 
	Parameter RX_INDIR_TBL_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter TX_SCHEDULER_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter TX_SCHEDULER_PIPELINE bound to: 3 - type: integer 
	Parameter TDMA_INDEX_WIDTH bound to: 6 - type: integer 
	Parameter PTP_TS_ENABLE bound to: 1 - type: integer 
	Parameter TX_CPL_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter TX_CHECKSUM_ENABLE bound to: 1 - type: integer 
	Parameter RX_HASH_ENABLE bound to: 1 - type: integer 
	Parameter RX_CHECKSUM_ENABLE bound to: 1 - type: integer 
	Parameter PFC_ENABLE bound to: 0 - type: integer 
	Parameter LFC_ENABLE bound to: 0 - type: integer 
	Parameter TX_FIFO_DEPTH bound to: 32768 - type: integer 
	Parameter RX_FIFO_DEPTH bound to: 131072 - type: integer 
	Parameter MAX_TX_SIZE bound to: 9214 - type: integer 
	Parameter MAX_RX_SIZE bound to: 9214 - type: integer 
	Parameter TX_RAM_SIZE bound to: 131072 - type: integer 
	Parameter RX_RAM_SIZE bound to: 131072 - type: integer 
	Parameter DDR_CH bound to: 4 - type: integer 
	Parameter DDR_ENABLE bound to: 0 - type: integer 
	Parameter AXI_DDR_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXI_DDR_ADDR_WIDTH bound to: 34 - type: integer 
	Parameter AXI_DDR_ID_WIDTH bound to: 8 - type: integer 
	Parameter AXI_DDR_MAX_BURST_LEN bound to: 256 - type: integer 
	Parameter AXI_DDR_NARROW_BURST bound to: 0 - type: integer 
	Parameter APP_ID bound to: 0 - type: integer 
	Parameter APP_ENABLE bound to: 0 - type: integer 
	Parameter APP_CTRL_ENABLE bound to: 1 - type: integer 
	Parameter APP_DMA_ENABLE bound to: 1 - type: integer 
	Parameter APP_AXIS_DIRECT_ENABLE bound to: 1 - type: integer 
	Parameter APP_AXIS_SYNC_ENABLE bound to: 1 - type: integer 
	Parameter APP_AXIS_IF_ENABLE bound to: 1 - type: integer 
	Parameter APP_STAT_ENABLE bound to: 1 - type: integer 
	Parameter DMA_IMM_ENABLE bound to: 0 - type: integer 
	Parameter DMA_IMM_WIDTH bound to: 32 - type: integer 
	Parameter DMA_LEN_WIDTH bound to: 16 - type: integer 
	Parameter DMA_TAG_WIDTH bound to: 16 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter RAM_PIPELINE bound to: 2 - type: integer 
	Parameter AXIS_PCIE_DATA_WIDTH bound to: 512 - type: integer 
	Parameter PF_COUNT bound to: 1 - type: integer 
	Parameter VF_COUNT bound to: 0 - type: integer 
	Parameter IRQ_INDEX_WIDTH bound to: 6 - type: integer 
	Parameter AXIL_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXIL_CTRL_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter AXIL_APP_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXIL_APP_CTRL_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter AXIS_ETH_TX_PIPELINE bound to: 4 - type: integer 
	Parameter AXIS_ETH_TX_FIFO_PIPELINE bound to: 4 - type: integer 
	Parameter AXIS_ETH_TX_TS_PIPELINE bound to: 4 - type: integer 
	Parameter AXIS_ETH_RX_PIPELINE bound to: 4 - type: integer 
	Parameter AXIS_ETH_RX_FIFO_PIPELINE bound to: 4 - type: integer 
	Parameter STAT_ENABLE bound to: 1 - type: integer 
	Parameter STAT_DMA_ENABLE bound to: 1 - type: integer 
	Parameter STAT_PCIE_ENABLE bound to: 1 - type: integer 
	Parameter STAT_INC_WIDTH bound to: 24 - type: integer 
	Parameter STAT_ID_WIDTH bound to: 12 - type: integer 
	Parameter PTP_CLK_PERIOD_NS_NUM bound to: 1024 - type: integer 
	Parameter PTP_CLK_PERIOD_NS_DENOM bound to: 165 - type: integer 
	Parameter PTP_TS_WIDTH bound to: 96 - type: integer 
	Parameter TX_TAG_WIDTH bound to: 16 - type: integer 
	Parameter AXI_DDR_STRB_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_PCIE_KEEP_WIDTH bound to: 16 - type: integer 
	Parameter AXIS_PCIE_RC_USER_WIDTH bound to: 161 - type: integer 
	Parameter AXIS_PCIE_RQ_USER_WIDTH bound to: 137 - type: integer 
	Parameter AXIS_PCIE_CQ_USER_WIDTH bound to: 183 - type: integer 
	Parameter AXIS_PCIE_CC_USER_WIDTH bound to: 81 - type: integer 
	Parameter RC_STRADDLE bound to: 1'b1 
	Parameter RQ_STRADDLE bound to: 1'b1 
	Parameter CQ_STRADDLE bound to: 1'b1 
	Parameter CC_STRADDLE bound to: 1'b1 
	Parameter RQ_SEQ_NUM_WIDTH bound to: 6 - type: integer 
	Parameter PCIE_TAG_COUNT bound to: 256 - type: integer 
	Parameter AXIS_ETH_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_ETH_KEEP_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_ETH_SYNC_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_ETH_TX_USER_WIDTH bound to: 17 - type: integer 
	Parameter AXIS_ETH_RX_USER_WIDTH bound to: 97 - type: integer 
	Parameter QSFP_CNT bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axil_cdc' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axi/rtl/axil_cdc.v:34]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 18 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axil_cdc_wr' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axi/rtl/axil_cdc_wr.v:34]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 18 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axi/rtl/axil_cdc_wr.v:140]
INFO: [Synth 8-155] case statement is not full and has no default [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axi/rtl/axil_cdc_wr.v:194]
INFO: [Synth 8-6155] done synthesizing module 'axil_cdc_wr' (1#1) [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axi/rtl/axil_cdc_wr.v:34]
INFO: [Synth 8-6157] synthesizing module 'axil_cdc_rd' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axi/rtl/axil_cdc_rd.v:34]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 18 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axi/rtl/axil_cdc_rd.v:121]
INFO: [Synth 8-155] case statement is not full and has no default [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axi/rtl/axil_cdc_rd.v:174]
INFO: [Synth 8-6155] done synthesizing module 'axil_cdc_rd' (2#1) [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axi/rtl/axil_cdc_rd.v:34]
INFO: [Synth 8-6155] done synthesizing module 'axil_cdc' (3#1) [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axi/rtl/axil_cdc.v:34]
INFO: [Synth 8-6157] synthesizing module 'cms_wrapper' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/bd/cms/hdl/cms_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'cms' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/bd/cms/synth/cms.v:13]
INFO: [Synth 8-6157] synthesizing module 'cms_cms_subsystem_0_0' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.runs/synth_1/.Xil/Vivado-1687469-playmaker-MZ32-AR0-00/realtime/cms_cms_subsystem_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cms_cms_subsystem_0_0' (4#1) [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.runs/synth_1/.Xil/Vivado-1687469-playmaker-MZ32-AR0-00/realtime/cms_cms_subsystem_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cms' (5#1) [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/bd/cms/synth/cms.v:13]
INFO: [Synth 8-6155] done synthesizing module 'cms_wrapper' (6#1) [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/bd/cms/hdl/cms_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'OBUFTDS' [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:46629]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFTDS' (7#1) [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:46629]
INFO: [Synth 8-6157] synthesizing module 'IBUFGDS' [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:33462]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFGDS' (8#1) [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:33462]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (9#1) [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6157] synthesizing module 'MMCME4_BASE' [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:40518]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 3.333000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 8.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 20 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 3 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: double 
	Parameter DIVCLK_DIVIDE bound to: 3 - type: integer 
	Parameter IS_CLKFBIN_INVERTED bound to: 1'b0 
	Parameter IS_CLKIN1_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME4_BASE' (10#1) [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:40518]
INFO: [Synth 8-6157] synthesizing module 'sync_reset' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/rtl/sync_reset.v:35]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sync_reset' (11#1) [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/rtl/sync_reset.v:35]
INFO: [Synth 8-6157] synthesizing module 'debounce_switch' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/debounce_switch.v:34]
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter N bound to: 4 - type: integer 
	Parameter RATE bound to: 250000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debounce_switch' (12#1) [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/debounce_switch.v:34]
INFO: [Synth 8-6157] synthesizing module 'sync_signal' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/sync_signal.v:35]
	Parameter WIDTH bound to: 6 - type: integer 
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sync_signal' (13#1) [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/sync_signal.v:35]
WARNING: [Synth 8-689] width (4) of port connection 'out' does not match port width (6) of module 'sync_signal' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/fpga_au200.v:489]
INFO: [Synth 8-6157] synthesizing module 'sync_signal__parameterized0' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/sync_signal.v:35]
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sync_signal__parameterized0' (13#1) [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/sync_signal.v:35]
INFO: [Synth 8-6157] synthesizing module 'STARTUPE3' [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:78238]
	Parameter PROG_USR bound to: FALSE - type: string 
	Parameter SIM_CCLK_FREQ bound to: 0.000000 - type: double 
INFO: [Synth 8-6155] done synthesizing module 'STARTUPE3' (14#1) [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:78238]
INFO: [Synth 8-155] case statement is not full and has no default [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/fpga_au200.v:608]
INFO: [Synth 8-6157] synthesizing module 'ICAPE3' [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:34820]
	Parameter DEVICE_ID bound to: 56787091 - type: integer 
	Parameter ICAP_AUTO_SWITCH bound to: DISABLE - type: string 
	Parameter SIM_CFG_FILE_NAME bound to: NONE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ICAPE3' (15#1) [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:34820]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS_GTE4' [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:33175]
	Parameter REFCLK_EN_TX_PATH bound to: 1'b0 
	Parameter REFCLK_HROW_CK_SEL bound to: 2'b00 
	Parameter REFCLK_ICNTL_RX bound to: 2'b00 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS_GTE4' (16#1) [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:33175]
INFO: [Synth 8-6157] synthesizing module 'pcie4_uscale_plus_0' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.runs/synth_1/.Xil/Vivado-1687469-playmaker-MZ32-AR0-00/realtime/pcie4_uscale_plus_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pcie4_uscale_plus_0' (17#1) [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.runs/synth_1/.Xil/Vivado-1687469-playmaker-MZ32-AR0-00/realtime/pcie4_uscale_plus_0_stub.v:6]
WARNING: [Synth 8-689] width (1) of port connection 's_axis_rq_tready' does not match port width (4) of module 'pcie4_uscale_plus_0' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/fpga_au200.v:966]
WARNING: [Synth 8-689] width (1) of port connection 's_axis_cc_tready' does not match port width (4) of module 'pcie4_uscale_plus_0' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/fpga_au200.v:987]
WARNING: [Synth 8-689] width (3) of port connection 'cfg_max_payload' does not match port width (2) of module 'pcie4_uscale_plus_0' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/fpga_au200.v:1011]
WARNING: [Synth 8-7071] port 'cfg_bus_number' of module 'pcie4_uscale_plus_0' is unconnected for instance 'pcie4_uscale_plus_inst' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/fpga_au200.v:954]
WARNING: [Synth 8-7023] instance 'pcie4_uscale_plus_inst' of module 'pcie4_uscale_plus_0' has 133 connections declared, but only 132 given [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/fpga_au200.v:954]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS_GTE4__parameterized0' [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:33175]
	Parameter REFCLK_EN_TX_PATH bound to: 1'b0 
	Parameter REFCLK_HROW_CK_SEL bound to: 2'b00 
	Parameter REFCLK_ICNTL_RX bound to: 2'b00 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS_GTE4__parameterized0' (17#1) [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:33175]
INFO: [Synth 8-6157] synthesizing module 'BUFG_GT' [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1259]
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter STARTUP_SYNC bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'BUFG_GT' (18#1) [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1259]
INFO: [Synth 8-6157] synthesizing module 'cmac_gty_wrapper' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/cmac_gty_wrapper.v:15]
	Parameter COUNT bound to: 4 - type: integer 
	Parameter DRP_CLK_FREQ_HZ bound to: 125000000 - type: integer 
	Parameter QPLL0_PD bound to: 1'b0 
	Parameter QPLL1_PD bound to: 1'b1 
	Parameter GT_1_TX_PD bound to: 1'b0 
	Parameter GT_1_TX_QPLL_SEL bound to: 1'b0 
	Parameter GT_1_TX_POLARITY bound to: 1'b0 
	Parameter GT_1_TX_ELECIDLE bound to: 1'b0 
	Parameter GT_1_TX_INHIBIT bound to: 1'b0 
	Parameter GT_1_TX_DIFFCTRL bound to: 5'b11000 
	Parameter GT_1_TX_MAINCURSOR bound to: 7'b1000000 
	Parameter GT_1_TX_POSTCURSOR bound to: 5'b00000 
	Parameter GT_1_TX_PRECURSOR bound to: 5'b00000 
	Parameter GT_1_RX_PD bound to: 1'b0 
	Parameter GT_1_RX_QPLL_SEL bound to: 1'b0 
	Parameter GT_1_RX_LPM_EN bound to: 1'b1 
	Parameter GT_1_RX_POLARITY bound to: 1'b0 
	Parameter GT_2_TX_PD bound to: 1'b0 
	Parameter GT_2_TX_QPLL_SEL bound to: 1'b0 
	Parameter GT_2_TX_POLARITY bound to: 1'b0 
	Parameter GT_2_TX_ELECIDLE bound to: 1'b0 
	Parameter GT_2_TX_INHIBIT bound to: 1'b0 
	Parameter GT_2_TX_DIFFCTRL bound to: 5'b11000 
	Parameter GT_2_TX_MAINCURSOR bound to: 7'b1000000 
	Parameter GT_2_TX_POSTCURSOR bound to: 5'b00000 
	Parameter GT_2_TX_PRECURSOR bound to: 5'b00000 
	Parameter GT_2_RX_PD bound to: 1'b0 
	Parameter GT_2_RX_QPLL_SEL bound to: 1'b0 
	Parameter GT_2_RX_LPM_EN bound to: 1'b1 
	Parameter GT_2_RX_POLARITY bound to: 1'b0 
	Parameter GT_3_TX_PD bound to: 1'b0 
	Parameter GT_3_TX_QPLL_SEL bound to: 1'b0 
	Parameter GT_3_TX_POLARITY bound to: 1'b0 
	Parameter GT_3_TX_ELECIDLE bound to: 1'b0 
	Parameter GT_3_TX_INHIBIT bound to: 1'b0 
	Parameter GT_3_TX_DIFFCTRL bound to: 5'b11000 
	Parameter GT_3_TX_MAINCURSOR bound to: 7'b1000000 
	Parameter GT_3_TX_POSTCURSOR bound to: 5'b00000 
	Parameter GT_3_TX_PRECURSOR bound to: 5'b00000 
	Parameter GT_3_RX_PD bound to: 1'b0 
	Parameter GT_3_RX_QPLL_SEL bound to: 1'b0 
	Parameter GT_3_RX_LPM_EN bound to: 1'b1 
	Parameter GT_3_RX_POLARITY bound to: 1'b0 
	Parameter GT_4_TX_PD bound to: 1'b0 
	Parameter GT_4_TX_QPLL_SEL bound to: 1'b0 
	Parameter GT_4_TX_POLARITY bound to: 1'b0 
	Parameter GT_4_TX_ELECIDLE bound to: 1'b0 
	Parameter GT_4_TX_INHIBIT bound to: 1'b0 
	Parameter GT_4_TX_DIFFCTRL bound to: 5'b11000 
	Parameter GT_4_TX_MAINCURSOR bound to: 7'b1000000 
	Parameter GT_4_TX_POSTCURSOR bound to: 5'b00000 
	Parameter GT_4_TX_PRECURSOR bound to: 5'b00000 
	Parameter GT_4_RX_PD bound to: 1'b0 
	Parameter GT_4_RX_QPLL_SEL bound to: 1'b0 
	Parameter GT_4_RX_LPM_EN bound to: 1'b1 
	Parameter GT_4_RX_POLARITY bound to: 1'b0 
	Parameter AXIS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_KEEP_WIDTH bound to: 64 - type: integer 
	Parameter TX_SERDES_PIPELINE bound to: 0 - type: integer 
	Parameter RX_SERDES_PIPELINE bound to: 0 - type: integer 
	Parameter RS_FEC_ENABLE bound to: 1 - type: integer 
	Parameter WDT_COUNT bound to: 64'b0000000000000000000000000000000000000101100101101000001011110000 
	Parameter WDT_WIDTH bound to: 27 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/cmac_gty_wrapper.v:579]
INFO: [Synth 8-155] case statement is not full and has no default [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/cmac_gty_wrapper.v:614]
INFO: [Synth 8-6157] synthesizing module 'cmac_gty_ch_wrapper' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/cmac_gty_ch_wrapper.v:15]
	Parameter INDEX bound to: 0 - type: integer 
	Parameter HAS_COMMON bound to: 1 - type: integer 
	Parameter QPLL0_PD bound to: 1'b0 
	Parameter QPLL1_PD bound to: 1'b1 
	Parameter GT_TX_PD bound to: 1'b0 
	Parameter GT_TX_QPLL_SEL bound to: 1'b0 
	Parameter GT_TX_POLARITY bound to: 1'b0 
	Parameter GT_TX_ELECIDLE bound to: 1'b0 
	Parameter GT_TX_INHIBIT bound to: 1'b0 
	Parameter GT_TX_DIFFCTRL bound to: 5'b11000 
	Parameter GT_TX_MAINCURSOR bound to: 7'b1000000 
	Parameter GT_TX_POSTCURSOR bound to: 5'b00000 
	Parameter GT_TX_PRECURSOR bound to: 5'b00000 
	Parameter GT_RX_PD bound to: 1'b0 
	Parameter GT_RX_QPLL_SEL bound to: 1'b0 
	Parameter GT_RX_LPM_EN bound to: 1'b1 
	Parameter GT_RX_POLARITY bound to: 1'b0 
	Parameter TX_RESET_STATE_RESET bound to: 2'b00 
	Parameter TX_RESET_STATE_WAIT_LOCK bound to: 2'b01 
	Parameter TX_RESET_STATE_WAIT_USRCLK bound to: 2'b10 
	Parameter TX_RESET_STATE_DONE bound to: 2'b11 
	Parameter RX_RESET_STATE_RESET bound to: 3'b000 
	Parameter RX_RESET_STATE_WAIT_LOCK bound to: 3'b001 
	Parameter RX_RESET_STATE_WAIT_CDR bound to: 3'b010 
	Parameter RX_RESET_STATE_WAIT_USRCLK bound to: 3'b011 
	Parameter RX_RESET_STATE_DONE bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'cmac_gty_full' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.runs/synth_1/.Xil/Vivado-1687469-playmaker-MZ32-AR0-00/realtime/cmac_gty_full_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cmac_gty_full' (19#1) [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.runs/synth_1/.Xil/Vivado-1687469-playmaker-MZ32-AR0-00/realtime/cmac_gty_full_stub.v:6]
WARNING: [Synth 8-689] width (24) of port connection 'drpaddr_common_in' does not match port width (16) of module 'cmac_gty_full' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/cmac_gty_ch_wrapper.v:947]
WARNING: [Synth 8-689] width (24) of port connection 'drpaddr_in' does not match port width (10) of module 'cmac_gty_full' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/cmac_gty_ch_wrapper.v:955]
INFO: [Synth 8-155] case statement is not full and has no default [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/cmac_gty_ch_wrapper.v:513]
INFO: [Synth 8-155] case statement is not full and has no default [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/cmac_gty_ch_wrapper.v:717]
INFO: [Synth 8-155] case statement is not full and has no default [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/cmac_gty_ch_wrapper.v:734]
INFO: [Synth 8-155] case statement is not full and has no default [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/cmac_gty_ch_wrapper.v:762]
INFO: [Synth 8-155] case statement is not full and has no default [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/cmac_gty_ch_wrapper.v:812]
INFO: [Synth 8-6155] done synthesizing module 'cmac_gty_ch_wrapper' (20#1) [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/cmac_gty_ch_wrapper.v:15]
INFO: [Synth 8-6157] synthesizing module 'cmac_gty_ch_wrapper__parameterized0' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/cmac_gty_ch_wrapper.v:15]
	Parameter INDEX bound to: 0 - type: integer 
	Parameter HAS_COMMON bound to: 0 - type: integer 
	Parameter QPLL0_PD bound to: 1'b0 
	Parameter QPLL1_PD bound to: 1'b1 
	Parameter GT_TX_PD bound to: 1'b0 
	Parameter GT_TX_QPLL_SEL bound to: 1'b0 
	Parameter GT_TX_POLARITY bound to: 1'b0 
	Parameter GT_TX_ELECIDLE bound to: 1'b0 
	Parameter GT_TX_INHIBIT bound to: 1'b0 
	Parameter GT_TX_DIFFCTRL bound to: 5'b11000 
	Parameter GT_TX_MAINCURSOR bound to: 7'b1000000 
	Parameter GT_TX_POSTCURSOR bound to: 5'b00000 
	Parameter GT_TX_PRECURSOR bound to: 5'b00000 
	Parameter GT_RX_PD bound to: 1'b0 
	Parameter GT_RX_QPLL_SEL bound to: 1'b0 
	Parameter GT_RX_LPM_EN bound to: 1'b1 
	Parameter GT_RX_POLARITY bound to: 1'b0 
	Parameter TX_RESET_STATE_RESET bound to: 2'b00 
	Parameter TX_RESET_STATE_WAIT_LOCK bound to: 2'b01 
	Parameter TX_RESET_STATE_WAIT_USRCLK bound to: 2'b10 
	Parameter TX_RESET_STATE_DONE bound to: 2'b11 
	Parameter RX_RESET_STATE_RESET bound to: 3'b000 
	Parameter RX_RESET_STATE_WAIT_LOCK bound to: 3'b001 
	Parameter RX_RESET_STATE_WAIT_CDR bound to: 3'b010 
	Parameter RX_RESET_STATE_WAIT_USRCLK bound to: 3'b011 
	Parameter RX_RESET_STATE_DONE bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'cmac_gty_channel' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.runs/synth_1/.Xil/Vivado-1687469-playmaker-MZ32-AR0-00/realtime/cmac_gty_channel_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cmac_gty_channel' (21#1) [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.runs/synth_1/.Xil/Vivado-1687469-playmaker-MZ32-AR0-00/realtime/cmac_gty_channel_stub.v:6]
WARNING: [Synth 8-689] width (24) of port connection 'drpaddr_in' does not match port width (10) of module 'cmac_gty_channel' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/cmac_gty_ch_wrapper.v:1075]
INFO: [Synth 8-155] case statement is not full and has no default [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/cmac_gty_ch_wrapper.v:513]
INFO: [Synth 8-155] case statement is not full and has no default [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/cmac_gty_ch_wrapper.v:762]
INFO: [Synth 8-155] case statement is not full and has no default [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/cmac_gty_ch_wrapper.v:812]
INFO: [Synth 8-6155] done synthesizing module 'cmac_gty_ch_wrapper__parameterized0' (21#1) [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/cmac_gty_ch_wrapper.v:15]
INFO: [Synth 8-6157] synthesizing module 'cmac_pad' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/cmac_pad.v:15]
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter KEEP_WIDTH bound to: 64 - type: integer 
	Parameter USER_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cmac_pad' (22#1) [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/cmac_pad.v:15]
INFO: [Synth 8-6157] synthesizing module 'mac_ts_insert' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/mac_ts_insert.v:15]
	Parameter PTP_TS_WIDTH bound to: 80 - type: integer 
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter KEEP_WIDTH bound to: 64 - type: integer 
	Parameter S_USER_WIDTH bound to: 1 - type: integer 
	Parameter M_USER_WIDTH bound to: 81 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mac_ts_insert' (23#1) [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/mac_ts_insert.v:15]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus.v:56]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_wrapper' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus_v3_1_2/cmac_usplus_wrapper.v:53]
	Parameter C_CMAC_CAUI4_MODE bound to: 1 - type: integer 
	Parameter C_NUM_LANES bound to: 4 - type: integer 
	Parameter C_LINE_RATE bound to: 25.781250 - type: double 
	Parameter C_GT_TYPE bound to: GTY - type: string 
	Parameter C_GT_REF_CLK_FREQ bound to: 161.132812 - type: double 
	Parameter C_OPERATING_MODE bound to: 3 - type: string 
	Parameter C_CLOCKING_MODE bound to: Asynchronous - type: string 
	Parameter C_GT_DRP_CLK bound to: 125 - type: string 
	Parameter C_USER_INTERFACE bound to: AXIS - type: string 
	Parameter C_TX_FCS_INS_ENABLE bound to: 1 - type: integer 
	Parameter C_TX_IGNORE_FCS bound to: 1 - type: integer 
	Parameter C_TX_LANE0_VLM_BIP7_OVERRIDE bound to: 0 - type: integer 
	Parameter C_RX_DELETE_FCS bound to: 1 - type: integer 
	Parameter C_RX_IGNORE_FCS bound to: 0 - type: integer 
	Parameter C_RX_MAX_PACKET_LEN bound to: 15'b010010110000000 
	Parameter C_RX_MIN_PACKET_LEN bound to: 8'b01000000 
	Parameter C_RX_CHECK_ACK bound to: 1 - type: integer 
	Parameter C_RX_CHECK_PREAMBLE bound to: 0 - type: integer 
	Parameter C_RX_CHECK_SFD bound to: 0 - type: integer 
	Parameter C_RX_PROCESS_LFI bound to: 0 - type: integer 
	Parameter C_RX_RSFEC_AM_THRESHOLD bound to: 9'b001000110 
	Parameter C_RX_RSFEC_FILL_ADJUST bound to: 2'b00 
	Parameter C_TX_IPG_VALUE bound to: 4'b1100 
	Parameter C_TX_FLOW_CONTROL bound to: 1 - type: integer 
	Parameter C_RX_FLOW_CONTROL bound to: 1 - type: integer 
	Parameter C_RX_FORWARD_CONTROL_FRAMES bound to: 0 - type: integer 
	Parameter C_TX_PTP_1STEP_ENABLE bound to: 0 - type: integer 
	Parameter C_PTP_TRANSPCLK_MODE bound to: 0 - type: integer 
	Parameter C_TX_PTP_LATENCY_ADJUST bound to: 0 - type: integer 
	Parameter C_TX_PTP_VLANE_ADJUST_MODE bound to: 0 - type: integer 
	Parameter C_RX_PAUSE_DA_UCAST bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter C_RX_PAUSE_SA bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter C_RX_PAUSE_DA_MCAST bound to: 48'b000000011000000011000010000000000000000000000001 
	Parameter C_TX_DA_GPP bound to: 48'b000000011000000011000010000000000000000000000001 
	Parameter C_TX_SA_GPP bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter C_TX_DA_PPP bound to: 48'b000000011000000011000010000000000000000000000001 
	Parameter C_TX_SA_PPP bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter C_RX_OPCODE_MIN_GCP bound to: 16'b0000000000000000 
	Parameter C_RX_OPCODE_MAX_GCP bound to: 16'b1111111111111111 
	Parameter C_RX_OPCODE_MIN_PCP bound to: 16'b0000000000000000 
	Parameter C_RX_OPCODE_MAX_PCP bound to: 16'b1111111111111111 
	Parameter C_RX_OPCODE_GPP bound to: 16'b0000000000000001 
	Parameter C_RX_OPCODE_PPP bound to: 16'b0000000100000001 
	Parameter C_TX_OPCODE_GPP bound to: 16'b0000000000000001 
	Parameter C_TX_OPCODE_PPP bound to: 16'b0000000100000001 
	Parameter C_RX_ETYPE_GCP bound to: 16'b1000100000001000 
	Parameter C_RX_ETYPE_PCP bound to: 16'b1000100000001000 
	Parameter C_RX_ETYPE_GPP bound to: 16'b1000100000001000 
	Parameter C_RX_ETYPE_PPP bound to: 16'b1000100000001000 
	Parameter C_TX_ETHERTYPE_GPP bound to: 16'b1000100000001000 
	Parameter C_TX_ETHERTYPE_PPP bound to: 16'b1000100000001000 
	Parameter C_CMAC_CORE_SELECT bound to: CMACE4_X0Y7 - type: string 
	Parameter C_LANE1_GT_LOC bound to: X1Y44 - type: string 
	Parameter C_LANE2_GT_LOC bound to: X1Y45 - type: string 
	Parameter C_LANE3_GT_LOC bound to: X1Y46 - type: string 
	Parameter C_LANE4_GT_LOC bound to: X1Y47 - type: string 
	Parameter C_LANE5_GT_LOC bound to: NA - type: string 
	Parameter C_LANE6_GT_LOC bound to: NA - type: string 
	Parameter C_LANE7_GT_LOC bound to: NA - type: string 
	Parameter C_LANE8_GT_LOC bound to: NA - type: string 
	Parameter C_LANE9_GT_LOC bound to: NA - type: string 
	Parameter C_LANE10_GT_LOC bound to: NA - type: string 
	Parameter C_INCLUDE_SHARED_LOGIC bound to: 1 - type: integer 
	Parameter C_INS_LOSS_NYQ bound to: 12 - type: integer 
	Parameter C_RX_EQ_MODE bound to: AUTO - type: string 
	Parameter C_RX_GT_BUFFER bound to: 2 - type: integer 
	Parameter C_GT_RX_BUFFER_BYPASS bound to: 2 - type: integer 
	Parameter C_ENABLE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_ADD_GT_CNRL_STS_PORTS bound to: 1 - type: integer 
	Parameter C_PLL_TYPE bound to: QPLL0 - type: string 
	Parameter C_RS_FEC_TRANSCODE_BYPASS bound to: 0 - type: integer 
	Parameter C_RS_FEC_CORE_SEL bound to: CMACE4_X0Y0 - type: string 
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_tx_sync' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus_v3_1_2/cmac_usplus_wrapper.v:1561]
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_tx_sync' (24#1) [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus_v3_1_2/cmac_usplus_wrapper.v:1561]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_rx_64bit_sync' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus_v3_1_2/cmac_usplus_wrapper.v:1602]
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_rx_64bit_sync' (25#1) [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus_v3_1_2/cmac_usplus_wrapper.v:1602]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_rx_32bit_sync' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus_v3_1_2/cmac_usplus_wrapper.v:1621]
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_rx_32bit_sync' (26#1) [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus_v3_1_2/cmac_usplus_wrapper.v:1621]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_rx_16bit_sync' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus_v3_1_2/cmac_usplus_wrapper.v:1640]
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_rx_16bit_sync' (27#1) [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus_v3_1_2/cmac_usplus_wrapper.v:1640]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_lbus2axis_segmented_top' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_lbus2axis_segmented_top.v:54]
	Parameter FIFO_DEPTH bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_HAS_PTP bound to: 1 - type: integer 
	Parameter REG_E bound to: 1 - type: integer 
	Parameter NUM_SEG bound to: 4 - type: integer 
	Parameter SEG_DATA_WIDTH bound to: 128 - type: integer 
	Parameter SEG_MTY_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_fifo' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_lbus2axis_segmented_top.v:545]
	Parameter DATA_WIDTH bound to: 136 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter PROG_FULL bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_fifo' (28#1) [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_lbus2axis_segmented_top.v:545]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_fifo__parameterized0' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_lbus2axis_segmented_top.v:545]
	Parameter DATA_WIDTH bound to: 92 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter PROG_FULL bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_fifo__parameterized0' (28#1) [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_lbus2axis_segmented_top.v:545]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_lbus2axis_segmented_corelogic' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_lbus2axis_segmented_top.v:460]
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter SEG_DATA_WIDTH bound to: 128 - type: integer 
	Parameter SEG_MTY_WIDTH bound to: 4 - type: integer 
	Parameter ALL_ONES bound to: 16'b1111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_lbus2axis_segmented_corelogic' (29#1) [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_lbus2axis_segmented_top.v:460]
INFO: [Synth 8-226] default block is never used [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_lbus2axis_segmented_top.v:223]
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_lbus2axis_segmented_top' (30#1) [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_lbus2axis_segmented_top.v:54]
WARNING: [Synth 8-7071] port 'rx_preambleout_i' of module 'cmac_usplus_lbus2axis_segmented_top' is unconnected for instance 'i_cmac_usplus_lbus2axis' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus_v3_1_2/cmac_usplus_wrapper.v:910]
WARNING: [Synth 8-7071] port 'rx_preambleout_o' of module 'cmac_usplus_lbus2axis_segmented_top' is unconnected for instance 'i_cmac_usplus_lbus2axis' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus_v3_1_2/cmac_usplus_wrapper.v:910]
WARNING: [Synth 8-7023] instance 'i_cmac_usplus_lbus2axis' of module 'cmac_usplus_lbus2axis_segmented_top' has 39 connections declared, but only 37 given [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus_v3_1_2/cmac_usplus_wrapper.v:910]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_axis2lbus_segmented_top' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_axis2lbus_segmented_top.v:54]
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_HAS_PTP bound to: 1 - type: integer 
	Parameter SEG_DATA_WIDTH bound to: 128 - type: integer 
	Parameter SEG_MTY_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_axis2lbus_segmented_corelogic' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_axis2lbus_segmented_top.v:181]
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_HAS_PTP bound to: 1 - type: integer 
	Parameter SEG_DATA_WIDTH bound to: 128 - type: integer 
	Parameter SEG_MTY_WIDTH bound to: 4 - type: integer 
	Parameter WAIT_FOR_SOP bound to: 1'b0 
	Parameter PKT bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_axis2lbus_segmented_corelogic' (31#1) [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_axis2lbus_segmented_top.v:181]
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_axis2lbus_segmented_top' (32#1) [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_axis2lbus_segmented_top.v:54]
WARNING: [Synth 8-7071] port 'tx_preamblein_i' of module 'cmac_usplus_axis2lbus_segmented_top' is unconnected for instance 'i_cmac_usplus_axis2lbus' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus_v3_1_2/cmac_usplus_wrapper.v:955]
WARNING: [Synth 8-7071] port 'tx_preamblein_o' of module 'cmac_usplus_axis2lbus_segmented_top' is unconnected for instance 'i_cmac_usplus_axis2lbus' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus_v3_1_2/cmac_usplus_wrapper.v:955]
WARNING: [Synth 8-7023] instance 'i_cmac_usplus_axis2lbus' of module 'cmac_usplus_axis2lbus_segmented_top' has 49 connections declared, but only 47 given [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus_v3_1_2/cmac_usplus_wrapper.v:955]
INFO: [Synth 8-6157] synthesizing module 'CMACE4' [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:2450]
INFO: [Synth 8-6155] done synthesizing module 'CMACE4' (33#1) [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:2450]
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_wrapper' (35#1) [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus_v3_1_2/cmac_usplus_wrapper.v:53]
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus' (36#1) [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus.v:56]
WARNING: [Synth 8-689] width (24) of port connection 'drp_addr' does not match port width (10) of module 'cmac_usplus' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/cmac_gty_wrapper.v:1754]
INFO: [Synth 8-6155] done synthesizing module 'cmac_gty_wrapper' (37#1) [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/cmac_gty_wrapper.v:15]
WARNING: [Synth 8-324] index 1 out of range [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/fpga_au200.v:1438]
INFO: [Synth 8-6157] synthesizing module 'fpga_core' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/fpga_core.v:15]
	Parameter FPGA_ID bound to: 78868627 - type: integer 
	Parameter FW_ID bound to: 0 - type: integer 
	Parameter FW_VER bound to: 256 - type: integer 
	Parameter BOARD_ID bound to: 284070088 - type: integer 
	Parameter BOARD_VER bound to: 16777216 - type: integer 
	Parameter BUILD_DATE bound to: 1736874991 - type: integer 
	Parameter GIT_HASH bound to: 480253211 - type: integer 
	Parameter RELEASE_INFO bound to: 0 - type: integer 
	Parameter QSFP_CNT bound to: 1 - type: integer 
	Parameter CH_CNT bound to: 4 - type: integer 
	Parameter CMS_ENABLE bound to: 1 - type: integer 
	Parameter FLASH_SEG_COUNT bound to: 2 - type: integer 
	Parameter FLASH_SEG_DEFAULT bound to: 1 - type: integer 
	Parameter FLASH_SEG_FALLBACK bound to: 0 - type: integer 
	Parameter FLASH_SEG0_SIZE bound to: 16785408 - type: integer 
	Parameter IF_COUNT bound to: 1 - type: integer 
	Parameter PORTS_PER_IF bound to: 1 - type: integer 
	Parameter SCHED_PER_IF bound to: 1 - type: integer 
	Parameter PORT_MASK bound to: 0 - type: integer 
	Parameter CLK_PERIOD_NS_NUM bound to: 4 - type: integer 
	Parameter CLK_PERIOD_NS_DENOM bound to: 1 - type: integer 
	Parameter PTP_CLK_PERIOD_NS_NUM bound to: 1024 - type: integer 
	Parameter PTP_CLK_PERIOD_NS_DENOM bound to: 165 - type: integer 
	Parameter PTP_TS_WIDTH bound to: 96 - type: integer 
	Parameter PTP_CLOCK_PIPELINE bound to: 0 - type: integer 
	Parameter PTP_CLOCK_CDC_PIPELINE bound to: 0 - type: integer 
	Parameter PTP_PORT_CDC_PIPELINE bound to: 0 - type: integer 
	Parameter PTP_PEROUT_ENABLE bound to: 0 - type: integer 
	Parameter PTP_PEROUT_COUNT bound to: 1 - type: integer 
	Parameter EVENT_QUEUE_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter TX_QUEUE_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter RX_QUEUE_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter CQ_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter EQN_WIDTH bound to: 6 - type: integer 
	Parameter TX_QUEUE_INDEX_WIDTH bound to: 6 - type: integer 
	Parameter RX_QUEUE_INDEX_WIDTH bound to: 8 - type: integer 
	Parameter CQN_WIDTH bound to: 9 - type: integer 
	Parameter EQ_PIPELINE bound to: 3 - type: integer 
	Parameter TX_QUEUE_PIPELINE bound to: 3 - type: integer 
	Parameter RX_QUEUE_PIPELINE bound to: 3 - type: integer 
	Parameter CQ_PIPELINE bound to: 3 - type: integer 
	Parameter TX_DESC_TABLE_SIZE bound to: 32 - type: integer 
	Parameter RX_DESC_TABLE_SIZE bound to: 32 - type: integer 
	Parameter RX_INDIR_TBL_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter TX_SCHEDULER_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter TX_SCHEDULER_PIPELINE bound to: 3 - type: integer 
	Parameter TDMA_INDEX_WIDTH bound to: 6 - type: integer 
	Parameter PTP_TS_ENABLE bound to: 1 - type: integer 
	Parameter TX_CPL_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter TX_TAG_WIDTH bound to: 16 - type: integer 
	Parameter TX_CHECKSUM_ENABLE bound to: 1 - type: integer 
	Parameter RX_HASH_ENABLE bound to: 1 - type: integer 
	Parameter RX_CHECKSUM_ENABLE bound to: 1 - type: integer 
	Parameter PFC_ENABLE bound to: 0 - type: integer 
	Parameter LFC_ENABLE bound to: 0 - type: integer 
	Parameter TX_FIFO_DEPTH bound to: 32768 - type: integer 
	Parameter RX_FIFO_DEPTH bound to: 131072 - type: integer 
	Parameter MAX_TX_SIZE bound to: 9214 - type: integer 
	Parameter MAX_RX_SIZE bound to: 9214 - type: integer 
	Parameter TX_RAM_SIZE bound to: 131072 - type: integer 
	Parameter RX_RAM_SIZE bound to: 131072 - type: integer 
	Parameter DDR_CH bound to: 4 - type: integer 
	Parameter DDR_ENABLE bound to: 0 - type: integer 
	Parameter AXI_DDR_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXI_DDR_ADDR_WIDTH bound to: 34 - type: integer 
	Parameter AXI_DDR_STRB_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DDR_ID_WIDTH bound to: 8 - type: integer 
	Parameter AXI_DDR_MAX_BURST_LEN bound to: 256 - type: integer 
	Parameter AXI_DDR_NARROW_BURST bound to: 0 - type: integer 
	Parameter HBM_CH bound to: 32 - type: integer 
	Parameter HBM_ENABLE bound to: 0 - type: integer 
	Parameter HBM_GROUP_SIZE bound to: 32 - type: integer 
	Parameter AXI_HBM_DATA_WIDTH bound to: 256 - type: integer 
	Parameter AXI_HBM_ADDR_WIDTH bound to: 33 - type: integer 
	Parameter AXI_HBM_STRB_WIDTH bound to: 32 - type: integer 
	Parameter AXI_HBM_ID_WIDTH bound to: 6 - type: integer 
	Parameter AXI_HBM_MAX_BURST_LEN bound to: 16 - type: integer 
	Parameter APP_ID bound to: 0 - type: integer 
	Parameter APP_ENABLE bound to: 0 - type: integer 
	Parameter APP_CTRL_ENABLE bound to: 1 - type: integer 
	Parameter APP_DMA_ENABLE bound to: 1 - type: integer 
	Parameter APP_AXIS_DIRECT_ENABLE bound to: 1 - type: integer 
	Parameter APP_AXIS_SYNC_ENABLE bound to: 1 - type: integer 
	Parameter APP_AXIS_IF_ENABLE bound to: 1 - type: integer 
	Parameter APP_STAT_ENABLE bound to: 1 - type: integer 
	Parameter DMA_IMM_ENABLE bound to: 0 - type: integer 
	Parameter DMA_IMM_WIDTH bound to: 32 - type: integer 
	Parameter DMA_LEN_WIDTH bound to: 16 - type: integer 
	Parameter DMA_TAG_WIDTH bound to: 16 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter RAM_PIPELINE bound to: 2 - type: integer 
	Parameter AXIS_PCIE_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_PCIE_KEEP_WIDTH bound to: 16 - type: integer 
	Parameter AXIS_PCIE_RC_USER_WIDTH bound to: 161 - type: integer 
	Parameter AXIS_PCIE_RQ_USER_WIDTH bound to: 137 - type: integer 
	Parameter AXIS_PCIE_CQ_USER_WIDTH bound to: 183 - type: integer 
	Parameter AXIS_PCIE_CC_USER_WIDTH bound to: 81 - type: integer 
	Parameter RC_STRADDLE bound to: 1'b1 
	Parameter RQ_STRADDLE bound to: 1'b1 
	Parameter CQ_STRADDLE bound to: 1'b1 
	Parameter CC_STRADDLE bound to: 1'b1 
	Parameter RQ_SEQ_NUM_WIDTH bound to: 6 - type: integer 
	Parameter PF_COUNT bound to: 1 - type: integer 
	Parameter VF_COUNT bound to: 0 - type: integer 
	Parameter PCIE_TAG_COUNT bound to: 256 - type: integer 
	Parameter IRQ_INDEX_WIDTH bound to: 6 - type: integer 
	Parameter AXIL_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXIL_CTRL_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter AXIL_APP_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXIL_APP_CTRL_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter AXIS_ETH_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_ETH_KEEP_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_ETH_SYNC_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_ETH_TX_USER_WIDTH bound to: 17 - type: integer 
	Parameter AXIS_ETH_RX_USER_WIDTH bound to: 97 - type: integer 
	Parameter AXIS_ETH_TX_PIPELINE bound to: 4 - type: integer 
	Parameter AXIS_ETH_TX_FIFO_PIPELINE bound to: 4 - type: integer 
	Parameter AXIS_ETH_TX_TS_PIPELINE bound to: 4 - type: integer 
	Parameter AXIS_ETH_RX_PIPELINE bound to: 4 - type: integer 
	Parameter AXIS_ETH_RX_FIFO_PIPELINE bound to: 4 - type: integer 
	Parameter STAT_ENABLE bound to: 1 - type: integer 
	Parameter STAT_DMA_ENABLE bound to: 1 - type: integer 
	Parameter STAT_PCIE_ENABLE bound to: 1 - type: integer 
	Parameter STAT_INC_WIDTH bound to: 24 - type: integer 
	Parameter STAT_ID_WIDTH bound to: 12 - type: integer 
	Parameter PORT_COUNT bound to: 1 - type: integer 
	Parameter F_COUNT bound to: 1 - type: integer 
	Parameter AXIL_CTRL_STRB_WIDTH bound to: 4 - type: integer 
	Parameter AXIL_IF_CTRL_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter AXIL_CSR_ADDR_WIDTH bound to: 19 - type: integer 
	Parameter RB_BASE_ADDR bound to: 16'b0001000000000000 
	Parameter RBB bound to: 24'b000000000001000000000000 
	Parameter RB_DRP_QSFP_BASE bound to: 16'b0001000001100000 
INFO: [Synth 8-6157] synthesizing module 'rb_drp' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/rb_drp.v:15]
	Parameter DRP_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter DRP_DATA_WIDTH bound to: 16 - type: integer 
	Parameter DRP_INFO bound to: 151192068 - type: integer 
	Parameter REG_ADDR_WIDTH bound to: 19 - type: integer 
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REG_STRB_WIDTH bound to: 4 - type: integer 
	Parameter RB_TYPE bound to: 49488 - type: integer 
	Parameter RB_BASE_ADDR bound to: 4192 - type: integer 
	Parameter RB_NEXT_PTR bound to: 4224 - type: integer 
	Parameter RBB bound to: 4192 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/rb_drp.v:140]
INFO: [Synth 8-155] case statement is not full and has no default [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/rb_drp.v:191]
INFO: [Synth 8-6155] done synthesizing module 'rb_drp' (38#1) [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/rb_drp.v:15]
INFO: [Synth 8-6157] synthesizing module 'mqnic_port_map_mac_axis' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/mqnic_port_map_mac_axis.v:15]
	Parameter MAC_COUNT bound to: 1 - type: integer 
	Parameter PORT_MASK bound to: 0 - type: integer 
	Parameter PORT_GROUP_SIZE bound to: 1 - type: integer 
	Parameter IF_COUNT bound to: 1 - type: integer 
	Parameter PORTS_PER_IF bound to: 1 - type: integer 
	Parameter PORT_COUNT bound to: 1 - type: integer 
	Parameter PTP_TS_WIDTH bound to: 96 - type: integer 
	Parameter PTP_TAG_WIDTH bound to: 16 - type: integer 
	Parameter AXIS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_KEEP_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_TX_USER_WIDTH bound to: 17 - type: integer 
	Parameter AXIS_RX_USER_WIDTH bound to: 97 - type: integer 
	Parameter PORT_MASK_INT bound to: 1 - type: integer 
	Parameter IND bound to: 8'b00000000 
INFO: [Synth 8-6155] done synthesizing module 'mqnic_port_map_mac_axis' (39#1) [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/mqnic_port_map_mac_axis.v:15]
INFO: [Synth 8-6157] synthesizing module 'mqnic_core_pcie_us' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/mqnic_core_pcie_us.v:15]
	Parameter FPGA_ID bound to: 78868627 - type: integer 
	Parameter FW_ID bound to: 0 - type: integer 
	Parameter FW_VER bound to: 256 - type: integer 
	Parameter BOARD_ID bound to: 284070088 - type: integer 
	Parameter BOARD_VER bound to: 16777216 - type: integer 
	Parameter BUILD_DATE bound to: 1736874991 - type: integer 
	Parameter GIT_HASH bound to: 480253211 - type: integer 
	Parameter RELEASE_INFO bound to: 0 - type: integer 
	Parameter IF_COUNT bound to: 1 - type: integer 
	Parameter PORTS_PER_IF bound to: 1 - type: integer 
	Parameter SCHED_PER_IF bound to: 1 - type: integer 
	Parameter PORT_COUNT bound to: 1 - type: integer 
	Parameter CLK_PERIOD_NS_NUM bound to: 4 - type: integer 
	Parameter CLK_PERIOD_NS_DENOM bound to: 1 - type: integer 
	Parameter PTP_CLK_PERIOD_NS_NUM bound to: 1024 - type: integer 
	Parameter PTP_CLK_PERIOD_NS_DENOM bound to: 165 - type: integer 
	Parameter PTP_TS_WIDTH bound to: 96 - type: integer 
	Parameter PTP_CLOCK_PIPELINE bound to: 0 - type: integer 
	Parameter PTP_CLOCK_CDC_PIPELINE bound to: 0 - type: integer 
	Parameter PTP_SEPARATE_TX_CLOCK bound to: 0 - type: integer 
	Parameter PTP_SEPARATE_RX_CLOCK bound to: 0 - type: integer 
	Parameter PTP_PORT_CDC_PIPELINE bound to: 0 - type: integer 
	Parameter PTP_PEROUT_ENABLE bound to: 0 - type: integer 
	Parameter PTP_PEROUT_COUNT bound to: 1 - type: integer 
	Parameter EVENT_QUEUE_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter TX_QUEUE_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter RX_QUEUE_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter CQ_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter EQN_WIDTH bound to: 6 - type: integer 
	Parameter TX_QUEUE_INDEX_WIDTH bound to: 6 - type: integer 
	Parameter RX_QUEUE_INDEX_WIDTH bound to: 8 - type: integer 
	Parameter CQN_WIDTH bound to: 9 - type: integer 
	Parameter EQ_PIPELINE bound to: 3 - type: integer 
	Parameter TX_QUEUE_PIPELINE bound to: 3 - type: integer 
	Parameter RX_QUEUE_PIPELINE bound to: 3 - type: integer 
	Parameter CQ_PIPELINE bound to: 3 - type: integer 
	Parameter TX_DESC_TABLE_SIZE bound to: 32 - type: integer 
	Parameter RX_DESC_TABLE_SIZE bound to: 32 - type: integer 
	Parameter RX_INDIR_TBL_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter TX_SCHEDULER_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter TX_SCHEDULER_PIPELINE bound to: 3 - type: integer 
	Parameter TDMA_INDEX_WIDTH bound to: 6 - type: integer 
	Parameter PTP_TS_ENABLE bound to: 1 - type: integer 
	Parameter TX_CPL_ENABLE bound to: 1 - type: integer 
	Parameter TX_CPL_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter TX_TAG_WIDTH bound to: 16 - type: integer 
	Parameter TX_CHECKSUM_ENABLE bound to: 1 - type: integer 
	Parameter RX_HASH_ENABLE bound to: 1 - type: integer 
	Parameter RX_CHECKSUM_ENABLE bound to: 1 - type: integer 
	Parameter PFC_ENABLE bound to: 0 - type: integer 
	Parameter LFC_ENABLE bound to: 0 - type: integer 
	Parameter MAC_CTRL_ENABLE bound to: 0 - type: integer 
	Parameter TX_FIFO_DEPTH bound to: 32768 - type: integer 
	Parameter RX_FIFO_DEPTH bound to: 131072 - type: integer 
	Parameter MAX_TX_SIZE bound to: 9214 - type: integer 
	Parameter MAX_RX_SIZE bound to: 9214 - type: integer 
	Parameter TX_RAM_SIZE bound to: 131072 - type: integer 
	Parameter RX_RAM_SIZE bound to: 131072 - type: integer 
	Parameter APP_ID bound to: 0 - type: integer 
	Parameter APP_ENABLE bound to: 0 - type: integer 
	Parameter APP_CTRL_ENABLE bound to: 1 - type: integer 
	Parameter APP_DMA_ENABLE bound to: 1 - type: integer 
	Parameter APP_AXIS_DIRECT_ENABLE bound to: 1 - type: integer 
	Parameter APP_AXIS_SYNC_ENABLE bound to: 1 - type: integer 
	Parameter APP_AXIS_IF_ENABLE bound to: 1 - type: integer 
	Parameter APP_STAT_ENABLE bound to: 1 - type: integer 
	Parameter APP_GPIO_IN_WIDTH bound to: 32 - type: integer 
	Parameter APP_GPIO_OUT_WIDTH bound to: 32 - type: integer 
	Parameter DDR_CH bound to: 4 - type: integer 
	Parameter DDR_ENABLE bound to: 0 - type: integer 
	Parameter DDR_GROUP_SIZE bound to: 1 - type: integer 
	Parameter AXI_DDR_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXI_DDR_ADDR_WIDTH bound to: 34 - type: integer 
	Parameter AXI_DDR_STRB_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DDR_ID_WIDTH bound to: 8 - type: integer 
	Parameter AXI_DDR_AWUSER_ENABLE bound to: 0 - type: integer 
	Parameter AXI_DDR_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_DDR_WUSER_ENABLE bound to: 0 - type: integer 
	Parameter AXI_DDR_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_DDR_BUSER_ENABLE bound to: 0 - type: integer 
	Parameter AXI_DDR_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_DDR_ARUSER_ENABLE bound to: 0 - type: integer 
	Parameter AXI_DDR_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_DDR_RUSER_ENABLE bound to: 0 - type: integer 
	Parameter AXI_DDR_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_DDR_MAX_BURST_LEN bound to: 256 - type: integer 
	Parameter AXI_DDR_NARROW_BURST bound to: 0 - type: integer 
	Parameter AXI_DDR_FIXED_BURST bound to: 0 - type: integer 
	Parameter AXI_DDR_WRAP_BURST bound to: 1 - type: integer 
	Parameter HBM_CH bound to: 32 - type: integer 
	Parameter HBM_ENABLE bound to: 0 - type: integer 
	Parameter HBM_GROUP_SIZE bound to: 32 - type: integer 
	Parameter AXI_HBM_DATA_WIDTH bound to: 256 - type: integer 
	Parameter AXI_HBM_ADDR_WIDTH bound to: 33 - type: integer 
	Parameter AXI_HBM_STRB_WIDTH bound to: 32 - type: integer 
	Parameter AXI_HBM_ID_WIDTH bound to: 6 - type: integer 
	Parameter AXI_HBM_AWUSER_ENABLE bound to: 0 - type: integer 
	Parameter AXI_HBM_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_HBM_WUSER_ENABLE bound to: 0 - type: integer 
	Parameter AXI_HBM_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_HBM_BUSER_ENABLE bound to: 0 - type: integer 
	Parameter AXI_HBM_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_HBM_ARUSER_ENABLE bound to: 0 - type: integer 
	Parameter AXI_HBM_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_HBM_RUSER_ENABLE bound to: 0 - type: integer 
	Parameter AXI_HBM_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_HBM_MAX_BURST_LEN bound to: 16 - type: integer 
	Parameter AXI_HBM_NARROW_BURST bound to: 0 - type: integer 
	Parameter AXI_HBM_FIXED_BURST bound to: 0 - type: integer 
	Parameter AXI_HBM_WRAP_BURST bound to: 1 - type: integer 
	Parameter DMA_IMM_ENABLE bound to: 0 - type: integer 
	Parameter DMA_IMM_WIDTH bound to: 32 - type: integer 
	Parameter DMA_LEN_WIDTH bound to: 16 - type: integer 
	Parameter DMA_TAG_WIDTH bound to: 16 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter RAM_PIPELINE bound to: 2 - type: integer 
	Parameter AXIS_PCIE_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_PCIE_KEEP_WIDTH bound to: 16 - type: integer 
	Parameter AXIS_PCIE_RC_USER_WIDTH bound to: 161 - type: integer 
	Parameter AXIS_PCIE_RQ_USER_WIDTH bound to: 137 - type: integer 
	Parameter AXIS_PCIE_CQ_USER_WIDTH bound to: 183 - type: integer 
	Parameter AXIS_PCIE_CC_USER_WIDTH bound to: 81 - type: integer 
	Parameter RC_STRADDLE bound to: 1'b1 
	Parameter RQ_STRADDLE bound to: 1'b1 
	Parameter CQ_STRADDLE bound to: 1'b1 
	Parameter CC_STRADDLE bound to: 1'b1 
	Parameter RQ_SEQ_NUM_WIDTH bound to: 6 - type: integer 
	Parameter PF_COUNT bound to: 1 - type: integer 
	Parameter VF_COUNT bound to: 0 - type: integer 
	Parameter F_COUNT bound to: 1 - type: integer 
	Parameter PCIE_TAG_COUNT bound to: 256 - type: integer 
	Parameter PCIE_DMA_READ_OP_TABLE_SIZE bound to: 256 - type: integer 
	Parameter PCIE_DMA_READ_TX_LIMIT bound to: 32 - type: integer 
	Parameter PCIE_DMA_READ_CPLH_FC_LIMIT bound to: 256 - type: integer 
	Parameter PCIE_DMA_READ_CPLD_FC_LIMIT bound to: 1792 - type: integer 
	Parameter PCIE_DMA_WRITE_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter PCIE_DMA_WRITE_TX_LIMIT bound to: 32 - type: integer 
	Parameter IRQ_INDEX_WIDTH bound to: 6 - type: integer 
	Parameter AXIL_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXIL_CTRL_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter AXIL_CTRL_STRB_WIDTH bound to: 4 - type: integer 
	Parameter AXIL_IF_CTRL_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter AXIL_CSR_ADDR_WIDTH bound to: 19 - type: integer 
	Parameter AXIL_CSR_PASSTHROUGH_ENABLE bound to: 0 - type: integer 
	Parameter RB_NEXT_PTR bound to: 16'b0001000000000000 
	Parameter AXIL_APP_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXIL_APP_CTRL_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter AXIS_ETH_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_ETH_KEEP_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_ETH_SYNC_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_ETH_IF_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_ETH_TX_USER_WIDTH bound to: 17 - type: integer 
	Parameter AXIS_ETH_RX_USER_WIDTH bound to: 97 - type: integer 
	Parameter AXIS_ETH_RX_USE_READY bound to: 0 - type: integer 
	Parameter AXIS_ETH_TX_PIPELINE bound to: 4 - type: integer 
	Parameter AXIS_ETH_TX_FIFO_PIPELINE bound to: 4 - type: integer 
	Parameter AXIS_ETH_TX_TS_PIPELINE bound to: 4 - type: integer 
	Parameter AXIS_ETH_RX_PIPELINE bound to: 4 - type: integer 
	Parameter AXIS_ETH_RX_FIFO_PIPELINE bound to: 4 - type: integer 
	Parameter STAT_ENABLE bound to: 1 - type: integer 
	Parameter STAT_DMA_ENABLE bound to: 1 - type: integer 
	Parameter STAT_PCIE_ENABLE bound to: 1 - type: integer 
	Parameter STAT_INC_WIDTH bound to: 24 - type: integer 
	Parameter STAT_ID_WIDTH bound to: 12 - type: integer 
	Parameter TLP_DATA_WIDTH bound to: 512 - type: integer 
	Parameter TLP_STRB_WIDTH bound to: 16 - type: integer 
	Parameter TLP_HDR_WIDTH bound to: 128 - type: integer 
	Parameter TLP_SEG_COUNT bound to: 1 - type: integer 
	Parameter TX_SEQ_NUM_COUNT bound to: 2 - type: integer 
	Parameter TX_SEQ_NUM_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pcie_us_if' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/pcie/rtl/pcie_us_if.v:34]
	Parameter AXIS_PCIE_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_PCIE_KEEP_WIDTH bound to: 16 - type: integer 
	Parameter AXIS_PCIE_RC_USER_WIDTH bound to: 161 - type: integer 
	Parameter AXIS_PCIE_RQ_USER_WIDTH bound to: 137 - type: integer 
	Parameter AXIS_PCIE_CQ_USER_WIDTH bound to: 183 - type: integer 
	Parameter AXIS_PCIE_CC_USER_WIDTH bound to: 81 - type: integer 
	Parameter RC_STRADDLE bound to: 1'b1 
	Parameter RQ_STRADDLE bound to: 1'b1 
	Parameter CQ_STRADDLE bound to: 1'b1 
	Parameter CC_STRADDLE bound to: 1'b1 
	Parameter RQ_SEQ_NUM_WIDTH bound to: 6 - type: integer 
	Parameter TLP_DATA_WIDTH bound to: 512 - type: integer 
	Parameter TLP_STRB_WIDTH bound to: 16 - type: integer 
	Parameter TLP_HDR_WIDTH bound to: 128 - type: integer 
	Parameter TLP_SEG_COUNT bound to: 1 - type: integer 
	Parameter TX_SEQ_NUM_COUNT bound to: 2 - type: integer 
	Parameter TX_SEQ_NUM_WIDTH bound to: 5 - type: integer 
	Parameter PF_COUNT bound to: 1 - type: integer 
	Parameter VF_COUNT bound to: 0 - type: integer 
	Parameter F_COUNT bound to: 1 - type: integer 
	Parameter READ_EXT_TAG_ENABLE bound to: 1 - type: integer 
	Parameter READ_MAX_READ_REQ_SIZE bound to: 1 - type: integer 
	Parameter READ_MAX_PAYLOAD_SIZE bound to: 1 - type: integer 
	Parameter MSIX_ENABLE bound to: 1 - type: integer 
	Parameter MSI_ENABLE bound to: 0 - type: integer 
	Parameter MSI_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pcie_us_cfg' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/pcie/rtl/pcie_us_cfg.v:34]
	Parameter PF_COUNT bound to: 1 - type: integer 
	Parameter VF_COUNT bound to: 0 - type: integer 
	Parameter VF_OFFSET bound to: 4 - type: integer 
	Parameter F_COUNT bound to: 1 - type: integer 
	Parameter READ_EXT_TAG_ENABLE bound to: 1 - type: integer 
	Parameter READ_MAX_READ_REQ_SIZE bound to: 1 - type: integer 
	Parameter READ_MAX_PAYLOAD_SIZE bound to: 1 - type: integer 
	Parameter PCIE_CAP_OFFSET bound to: 12'b000001110000 
	Parameter READ_REV_CTRL bound to: 1'b1 
	Parameter DEV_CTRL_OFFSET bound to: 12'b000001111000 
INFO: [Synth 8-6155] done synthesizing module 'pcie_us_cfg' (40#1) [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/pcie/rtl/pcie_us_cfg.v:34]
INFO: [Synth 8-6157] synthesizing module 'pcie_us_if_rc' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/pcie/rtl/pcie_us_if_rc.v:34]
	Parameter AXIS_PCIE_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_PCIE_KEEP_WIDTH bound to: 16 - type: integer 
	Parameter AXIS_PCIE_RC_USER_WIDTH bound to: 161 - type: integer 
	Parameter RC_STRADDLE bound to: 1'b1 
	Parameter TLP_DATA_WIDTH bound to: 512 - type: integer 
	Parameter TLP_STRB_WIDTH bound to: 16 - type: integer 
	Parameter TLP_HDR_WIDTH bound to: 128 - type: integer 
	Parameter TLP_SEG_COUNT bound to: 1 - type: integer 
	Parameter INT_TLP_SEG_COUNT bound to: 4 - type: integer 
	Parameter INT_TLP_SEG_DATA_WIDTH bound to: 128 - type: integer 
	Parameter INT_TLP_SEG_STRB_WIDTH bound to: 4 - type: integer 
	Parameter TLP_FMT_3DW bound to: 3'b000 
	Parameter TLP_FMT_4DW bound to: 3'b001 
	Parameter TLP_FMT_3DW_DATA bound to: 3'b010 
	Parameter TLP_FMT_4DW_DATA bound to: 3'b011 
	Parameter TLP_FMT_PREFIX bound to: 3'b100 
	Parameter CPL_STATUS_SC bound to: 3'b000 
	Parameter CPL_STATUS_UR bound to: 3'b001 
	Parameter CPL_STATUS_CRS bound to: 3'b010 
	Parameter CPL_STATUS_CA bound to: 3'b100 
	Parameter RC_ERROR_NORMAL_TERMINATION bound to: 4'b0000 
	Parameter RC_ERROR_POISONED bound to: 4'b0001 
	Parameter RC_ERROR_BAD_STATUS bound to: 4'b0010 
	Parameter RC_ERROR_INVALID_LENGTH bound to: 4'b0011 
	Parameter RC_ERROR_MISMATCH bound to: 4'b0100 
	Parameter RC_ERROR_INVALID_ADDRESS bound to: 4'b0101 
	Parameter RC_ERROR_INVALID_TAG bound to: 4'b0110 
	Parameter RC_ERROR_TIMEOUT bound to: 4'b1001 
	Parameter RC_ERROR_FLR bound to: 4'b1000 
	Parameter PCIE_ERROR_NONE bound to: 4'b0000 
	Parameter PCIE_ERROR_POISONED bound to: 4'b0001 
	Parameter PCIE_ERROR_BAD_STATUS bound to: 4'b0010 
	Parameter PCIE_ERROR_MISMATCH bound to: 4'b0011 
	Parameter PCIE_ERROR_INVALID_LEN bound to: 4'b0100 
	Parameter PCIE_ERROR_INVALID_ADDR bound to: 4'b0101 
	Parameter PCIE_ERROR_INVALID_TAG bound to: 4'b0110 
	Parameter PCIE_ERROR_FLR bound to: 4'b1000 
	Parameter PCIE_ERROR_TIMEOUT bound to: 4'b1111 
INFO: [Synth 8-6157] synthesizing module 'pcie_tlp_fifo' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/pcie/rtl/pcie_tlp_fifo.v:34]
	Parameter DEPTH bound to: 512 - type: integer 
	Parameter TLP_DATA_WIDTH bound to: 512 - type: integer 
	Parameter TLP_STRB_WIDTH bound to: 16 - type: integer 
	Parameter TLP_HDR_WIDTH bound to: 128 - type: integer 
	Parameter SEQ_NUM_WIDTH bound to: 1 - type: integer 
	Parameter IN_TLP_SEG_COUNT bound to: 4 - type: integer 
	Parameter OUT_TLP_SEG_COUNT bound to: 1 - type: integer 
	Parameter WATERMARK bound to: 256 - type: integer 
	Parameter INT_TLP_SEG_COUNT bound to: 4 - type: integer 
	Parameter IN_TLP_SEG_DATA_WIDTH bound to: 128 - type: integer 
	Parameter IN_TLP_SEG_STRB_WIDTH bound to: 4 - type: integer 
	Parameter INT_TLP_SEG_DATA_WIDTH bound to: 128 - type: integer 
	Parameter INT_TLP_SEG_STRB_WIDTH bound to: 4 - type: integer 
	Parameter OUT_TLP_SEG_DATA_WIDTH bound to: 512 - type: integer 
	Parameter OUT_TLP_SEG_STRB_WIDTH bound to: 16 - type: integer 
	Parameter SEG_RATIO bound to: 4 - type: integer 
	Parameter SEG_SEL_WIDTH bound to: 2 - type: integer 
	Parameter OUTPUT_FIFO_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pcie_tlp_fifo_raw' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/pcie/rtl/pcie_tlp_fifo_raw.v:34]
	Parameter DEPTH bound to: 512 - type: integer 
	Parameter TLP_DATA_WIDTH bound to: 512 - type: integer 
	Parameter TLP_STRB_WIDTH bound to: 16 - type: integer 
	Parameter TLP_HDR_WIDTH bound to: 128 - type: integer 
	Parameter SEQ_NUM_WIDTH bound to: 1 - type: integer 
	Parameter IN_TLP_SEG_COUNT bound to: 4 - type: integer 
	Parameter OUT_TLP_SEG_COUNT bound to: 4 - type: integer 
	Parameter SEG_SEL_WIDTH bound to: 2 - type: integer 
	Parameter WATERMARK bound to: 256 - type: integer 
	Parameter CTRL_OUT_EN bound to: 1'b1 
	Parameter IN_TLP_SEG_DATA_WIDTH bound to: 128 - type: integer 
	Parameter IN_TLP_SEG_STRB_WIDTH bound to: 4 - type: integer 
	Parameter OUT_TLP_SEG_DATA_WIDTH bound to: 128 - type: integer 
	Parameter OUT_TLP_SEG_STRB_WIDTH bound to: 4 - type: integer 
	Parameter SEG_RATIO bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter PTR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pcie_tlp_fifo_raw' (41#1) [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/pcie/rtl/pcie_tlp_fifo_raw.v:34]
INFO: [Synth 8-6155] done synthesizing module 'pcie_tlp_fifo' (42#1) [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/pcie/rtl/pcie_tlp_fifo.v:34]
INFO: [Synth 8-6155] done synthesizing module 'pcie_us_if_rc' (43#1) [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/pcie/rtl/pcie_us_if_rc.v:34]
INFO: [Synth 8-6157] synthesizing module 'pcie_us_if_rq' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/pcie/rtl/pcie_us_if_rq.v:34]
	Parameter AXIS_PCIE_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_PCIE_KEEP_WIDTH bound to: 16 - type: integer 
	Parameter AXIS_PCIE_RQ_USER_WIDTH bound to: 137 - type: integer 
	Parameter RQ_STRADDLE bound to: 1'b1 
	Parameter RQ_SEQ_NUM_WIDTH bound to: 6 - type: integer 
	Parameter TLP_DATA_WIDTH bound to: 512 - type: integer 
	Parameter TLP_STRB_WIDTH bound to: 16 - type: integer 
	Parameter TLP_HDR_WIDTH bound to: 128 - type: integer 
	Parameter TLP_SEG_COUNT bound to: 1 - type: integer 
	Parameter TX_SEQ_NUM_COUNT bound to: 2 - type: integer 
	Parameter TX_SEQ_NUM_WIDTH bound to: 5 - type: integer 
	Parameter TLP_DATA_WIDTH_BYTES bound to: 64 - type: integer 
	Parameter TLP_DATA_WIDTH_DWORDS bound to: 16 - type: integer 
	Parameter INT_TLP_SEG_COUNT bound to: 2 - type: integer 
	Parameter INT_TLP_SEG_DATA_WIDTH bound to: 256 - type: integer 
	Parameter INT_TLP_SEG_STRB_WIDTH bound to: 8 - type: integer 
	Parameter SEG_SEL_WIDTH bound to: 1 - type: integer 
	Parameter PORTS bound to: 2 - type: integer 
	Parameter CL_PORTS bound to: 1 - type: integer 
	Parameter SEQ_NUM_MASK bound to: 5'b11111 
	Parameter SEQ_NUM_FLAG bound to: 6'b100000 
	Parameter REQ_MEM_READ bound to: 4'b0000 
	Parameter REQ_MEM_WRITE bound to: 4'b0001 
	Parameter REQ_IO_READ bound to: 4'b0010 
	Parameter REQ_IO_WRITE bound to: 4'b0011 
	Parameter REQ_MEM_FETCH_ADD bound to: 4'b0100 
	Parameter REQ_MEM_SWAP bound to: 4'b0101 
	Parameter REQ_MEM_CAS bound to: 4'b0110 
	Parameter REQ_MEM_READ_LOCKED bound to: 4'b0111 
	Parameter REQ_CFG_READ_0 bound to: 4'b1000 
	Parameter REQ_CFG_READ_1 bound to: 4'b1001 
	Parameter REQ_CFG_WRITE_0 bound to: 4'b1010 
	Parameter REQ_CFG_WRITE_1 bound to: 4'b1011 
	Parameter REQ_MSG bound to: 4'b1100 
	Parameter REQ_MSG_VENDOR bound to: 4'b1101 
	Parameter REQ_MSG_ATS bound to: 4'b1110 
INFO: [Synth 8-6157] synthesizing module 'pcie_tlp_fifo_raw__parameterized0' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/pcie/rtl/pcie_tlp_fifo_raw.v:34]
	Parameter DEPTH bound to: 512 - type: integer 
	Parameter TLP_DATA_WIDTH bound to: 512 - type: integer 
	Parameter TLP_STRB_WIDTH bound to: 16 - type: integer 
	Parameter TLP_HDR_WIDTH bound to: 128 - type: integer 
	Parameter SEQ_NUM_WIDTH bound to: 5 - type: integer 
	Parameter IN_TLP_SEG_COUNT bound to: 1 - type: integer 
	Parameter OUT_TLP_SEG_COUNT bound to: 2 - type: integer 
	Parameter SEG_SEL_WIDTH bound to: 1 - type: integer 
	Parameter WATERMARK bound to: 256 - type: integer 
	Parameter CTRL_OUT_EN bound to: 0 - type: integer 
	Parameter IN_TLP_SEG_DATA_WIDTH bound to: 512 - type: integer 
	Parameter IN_TLP_SEG_STRB_WIDTH bound to: 16 - type: integer 
	Parameter OUT_TLP_SEG_DATA_WIDTH bound to: 256 - type: integer 
	Parameter OUT_TLP_SEG_STRB_WIDTH bound to: 8 - type: integer 
	Parameter SEG_RATIO bound to: 2 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter PTR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pcie_tlp_fifo_raw__parameterized0' (43#1) [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/pcie/rtl/pcie_tlp_fifo_raw.v:34]
INFO: [Synth 8-6155] done synthesizing module 'pcie_us_if_rq' (44#1) [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/pcie/rtl/pcie_us_if_rq.v:34]
INFO: [Synth 8-6157] synthesizing module 'pcie_us_if_cq' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/pcie/rtl/pcie_us_if_cq.v:34]
	Parameter AXIS_PCIE_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_PCIE_KEEP_WIDTH bound to: 16 - type: integer 
	Parameter AXIS_PCIE_CQ_USER_WIDTH bound to: 183 - type: integer 
	Parameter CQ_STRADDLE bound to: 1'b1 
	Parameter TLP_DATA_WIDTH bound to: 512 - type: integer 
	Parameter TLP_STRB_WIDTH bound to: 16 - type: integer 
	Parameter TLP_HDR_WIDTH bound to: 128 - type: integer 
	Parameter TLP_SEG_COUNT bound to: 1 - type: integer 
	Parameter TLP_DATA_WIDTH_BYTES bound to: 64 - type: integer 
	Parameter TLP_DATA_WIDTH_DWORDS bound to: 16 - type: integer 
	Parameter INT_TLP_SEG_COUNT bound to: 2 - type: integer 
	Parameter INT_TLP_SEG_DATA_WIDTH bound to: 256 - type: integer 
	Parameter INT_TLP_SEG_STRB_WIDTH bound to: 8 - type: integer 
	Parameter TLP_FMT_3DW bound to: 3'b000 
	Parameter TLP_FMT_4DW bound to: 3'b001 
	Parameter TLP_FMT_3DW_DATA bound to: 3'b010 
	Parameter TLP_FMT_4DW_DATA bound to: 3'b011 
	Parameter TLP_FMT_PREFIX bound to: 3'b100 
	Parameter REQ_MEM_READ bound to: 4'b0000 
	Parameter REQ_MEM_WRITE bound to: 4'b0001 
	Parameter REQ_IO_READ bound to: 4'b0010 
	Parameter REQ_IO_WRITE bound to: 4'b0011 
	Parameter REQ_MEM_FETCH_ADD bound to: 4'b0100 
	Parameter REQ_MEM_SWAP bound to: 4'b0101 
	Parameter REQ_MEM_CAS bound to: 4'b0110 
	Parameter REQ_MEM_READ_LOCKED bound to: 4'b0111 
	Parameter REQ_CFG_READ_0 bound to: 4'b1000 
	Parameter REQ_CFG_READ_1 bound to: 4'b1001 
	Parameter REQ_CFG_WRITE_0 bound to: 4'b1010 
	Parameter REQ_CFG_WRITE_1 bound to: 4'b1011 
	Parameter REQ_MSG bound to: 4'b1100 
	Parameter REQ_MSG_VENDOR bound to: 4'b1101 
	Parameter REQ_MSG_ATS bound to: 4'b1110 
INFO: [Synth 8-6157] synthesizing module 'pcie_tlp_fifo__parameterized0' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/pcie/rtl/pcie_tlp_fifo.v:34]
	Parameter DEPTH bound to: 512 - type: integer 
	Parameter TLP_DATA_WIDTH bound to: 512 - type: integer 
	Parameter TLP_STRB_WIDTH bound to: 16 - type: integer 
	Parameter TLP_HDR_WIDTH bound to: 128 - type: integer 
	Parameter SEQ_NUM_WIDTH bound to: 1 - type: integer 
	Parameter IN_TLP_SEG_COUNT bound to: 2 - type: integer 
	Parameter OUT_TLP_SEG_COUNT bound to: 1 - type: integer 
	Parameter WATERMARK bound to: 256 - type: integer 
	Parameter INT_TLP_SEG_COUNT bound to: 2 - type: integer 
	Parameter IN_TLP_SEG_DATA_WIDTH bound to: 256 - type: integer 
	Parameter IN_TLP_SEG_STRB_WIDTH bound to: 8 - type: integer 
	Parameter INT_TLP_SEG_DATA_WIDTH bound to: 256 - type: integer 
	Parameter INT_TLP_SEG_STRB_WIDTH bound to: 8 - type: integer 
	Parameter OUT_TLP_SEG_DATA_WIDTH bound to: 512 - type: integer 
	Parameter OUT_TLP_SEG_STRB_WIDTH bound to: 16 - type: integer 
	Parameter SEG_RATIO bound to: 2 - type: integer 
	Parameter SEG_SEL_WIDTH bound to: 1 - type: integer 
	Parameter OUTPUT_FIFO_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pcie_tlp_fifo_raw__parameterized1' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/pcie/rtl/pcie_tlp_fifo_raw.v:34]
	Parameter DEPTH bound to: 512 - type: integer 
	Parameter TLP_DATA_WIDTH bound to: 512 - type: integer 
	Parameter TLP_STRB_WIDTH bound to: 16 - type: integer 
	Parameter TLP_HDR_WIDTH bound to: 128 - type: integer 
	Parameter SEQ_NUM_WIDTH bound to: 1 - type: integer 
	Parameter IN_TLP_SEG_COUNT bound to: 2 - type: integer 
	Parameter OUT_TLP_SEG_COUNT bound to: 2 - type: integer 
	Parameter SEG_SEL_WIDTH bound to: 1 - type: integer 
	Parameter WATERMARK bound to: 256 - type: integer 
	Parameter CTRL_OUT_EN bound to: 1'b1 
	Parameter IN_TLP_SEG_DATA_WIDTH bound to: 256 - type: integer 
	Parameter IN_TLP_SEG_STRB_WIDTH bound to: 8 - type: integer 
	Parameter OUT_TLP_SEG_DATA_WIDTH bound to: 256 - type: integer 
	Parameter OUT_TLP_SEG_STRB_WIDTH bound to: 8 - type: integer 
	Parameter SEG_RATIO bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter PTR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pcie_tlp_fifo_raw__parameterized1' (44#1) [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/pcie/rtl/pcie_tlp_fifo_raw.v:34]
INFO: [Synth 8-6155] done synthesizing module 'pcie_tlp_fifo__parameterized0' (44#1) [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/pcie/rtl/pcie_tlp_fifo.v:34]
INFO: [Synth 8-6155] done synthesizing module 'pcie_us_if_cq' (45#1) [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/pcie/rtl/pcie_us_if_cq.v:34]
INFO: [Synth 8-6157] synthesizing module 'pcie_us_if_cc' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/pcie/rtl/pcie_us_if_cc.v:34]
	Parameter AXIS_PCIE_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_PCIE_KEEP_WIDTH bound to: 16 - type: integer 
	Parameter AXIS_PCIE_CC_USER_WIDTH bound to: 81 - type: integer 
	Parameter CC_STRADDLE bound to: 1'b1 
	Parameter TLP_DATA_WIDTH bound to: 512 - type: integer 
	Parameter TLP_STRB_WIDTH bound to: 16 - type: integer 
	Parameter TLP_HDR_WIDTH bound to: 128 - type: integer 
	Parameter TLP_SEG_COUNT bound to: 1 - type: integer 
	Parameter TLP_DATA_WIDTH_BYTES bound to: 64 - type: integer 
	Parameter TLP_DATA_WIDTH_DWORDS bound to: 16 - type: integer 
	Parameter INT_TLP_SEG_COUNT bound to: 2 - type: integer 
	Parameter INT_TLP_SEG_DATA_WIDTH bound to: 256 - type: integer 
	Parameter INT_TLP_SEG_STRB_WIDTH bound to: 8 - type: integer 
	Parameter SEG_SEL_WIDTH bound to: 1 - type: integer 
	Parameter TLP_FMT_3DW bound to: 3'b000 
	Parameter TLP_FMT_4DW bound to: 3'b001 
	Parameter TLP_FMT_3DW_DATA bound to: 3'b010 
	Parameter TLP_FMT_4DW_DATA bound to: 3'b011 
	Parameter TLP_FMT_PREFIX bound to: 3'b100 
	Parameter CPL_STATUS_SC bound to: 3'b000 
	Parameter CPL_STATUS_UR bound to: 3'b001 
	Parameter CPL_STATUS_CRS bound to: 3'b010 
	Parameter CPL_STATUS_CA bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'pcie_tlp_fifo_raw__parameterized2' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/pcie/rtl/pcie_tlp_fifo_raw.v:34]
	Parameter DEPTH bound to: 512 - type: integer 
	Parameter TLP_DATA_WIDTH bound to: 512 - type: integer 
	Parameter TLP_STRB_WIDTH bound to: 16 - type: integer 
	Parameter TLP_HDR_WIDTH bound to: 128 - type: integer 
	Parameter SEQ_NUM_WIDTH bound to: 1 - type: integer 
	Parameter IN_TLP_SEG_COUNT bound to: 1 - type: integer 
	Parameter OUT_TLP_SEG_COUNT bound to: 2 - type: integer 
	Parameter SEG_SEL_WIDTH bound to: 1 - type: integer 
	Parameter WATERMARK bound to: 256 - type: integer 
	Parameter CTRL_OUT_EN bound to: 0 - type: integer 
	Parameter IN_TLP_SEG_DATA_WIDTH bound to: 512 - type: integer 
	Parameter IN_TLP_SEG_STRB_WIDTH bound to: 16 - type: integer 
	Parameter OUT_TLP_SEG_DATA_WIDTH bound to: 256 - type: integer 
	Parameter OUT_TLP_SEG_STRB_WIDTH bound to: 8 - type: integer 
	Parameter SEG_RATIO bound to: 2 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter PTR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pcie_tlp_fifo_raw__parameterized2' (45#1) [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/pcie/rtl/pcie_tlp_fifo_raw.v:34]
INFO: [Synth 8-6155] done synthesizing module 'pcie_us_if_cc' (46#1) [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/pcie/rtl/pcie_us_if_cc.v:34]
INFO: [Synth 8-6155] done synthesizing module 'pcie_us_if' (47#1) [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/pcie/rtl/pcie_us_if.v:34]
INFO: [Synth 8-6157] synthesizing module 'mqnic_core_pcie' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/mqnic_core_pcie.v:15]
	Parameter FPGA_ID bound to: 78868627 - type: integer 
	Parameter FW_ID bound to: 0 - type: integer 
	Parameter FW_VER bound to: 256 - type: integer 
	Parameter BOARD_ID bound to: 284070088 - type: integer 
	Parameter BOARD_VER bound to: 16777216 - type: integer 
	Parameter BUILD_DATE bound to: 1736874991 - type: integer 
	Parameter GIT_HASH bound to: 480253211 - type: integer 
	Parameter RELEASE_INFO bound to: 0 - type: integer 
	Parameter IF_COUNT bound to: 1 - type: integer 
	Parameter PORTS_PER_IF bound to: 1 - type: integer 
	Parameter SCHED_PER_IF bound to: 1 - type: integer 
	Parameter PORT_COUNT bound to: 1 - type: integer 
	Parameter CLK_PERIOD_NS_NUM bound to: 4 - type: integer 
	Parameter CLK_PERIOD_NS_DENOM bound to: 1 - type: integer 
	Parameter PTP_CLK_PERIOD_NS_NUM bound to: 1024 - type: integer 
	Parameter PTP_CLK_PERIOD_NS_DENOM bound to: 165 - type: integer 
	Parameter PTP_TS_WIDTH bound to: 96 - type: integer 
	Parameter PTP_CLOCK_PIPELINE bound to: 0 - type: integer 
	Parameter PTP_CLOCK_CDC_PIPELINE bound to: 0 - type: integer 
	Parameter PTP_SEPARATE_TX_CLOCK bound to: 0 - type: integer 
	Parameter PTP_SEPARATE_RX_CLOCK bound to: 0 - type: integer 
	Parameter PTP_PORT_CDC_PIPELINE bound to: 0 - type: integer 
	Parameter PTP_PEROUT_ENABLE bound to: 0 - type: integer 
	Parameter PTP_PEROUT_COUNT bound to: 1 - type: integer 
	Parameter EVENT_QUEUE_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter TX_QUEUE_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter RX_QUEUE_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter CQ_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter EQN_WIDTH bound to: 6 - type: integer 
	Parameter TX_QUEUE_INDEX_WIDTH bound to: 6 - type: integer 
	Parameter RX_QUEUE_INDEX_WIDTH bound to: 8 - type: integer 
	Parameter CQN_WIDTH bound to: 9 - type: integer 
	Parameter EQ_PIPELINE bound to: 3 - type: integer 
	Parameter TX_QUEUE_PIPELINE bound to: 3 - type: integer 
	Parameter RX_QUEUE_PIPELINE bound to: 3 - type: integer 
	Parameter CQ_PIPELINE bound to: 3 - type: integer 
	Parameter TX_DESC_TABLE_SIZE bound to: 32 - type: integer 
	Parameter RX_DESC_TABLE_SIZE bound to: 32 - type: integer 
	Parameter RX_INDIR_TBL_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter TX_SCHEDULER_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter TX_SCHEDULER_PIPELINE bound to: 3 - type: integer 
	Parameter TDMA_INDEX_WIDTH bound to: 6 - type: integer 
	Parameter PTP_TS_ENABLE bound to: 1 - type: integer 
	Parameter TX_CPL_ENABLE bound to: 1 - type: integer 
	Parameter TX_CPL_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter TX_TAG_WIDTH bound to: 16 - type: integer 
	Parameter TX_CHECKSUM_ENABLE bound to: 1 - type: integer 
	Parameter RX_HASH_ENABLE bound to: 1 - type: integer 
	Parameter RX_CHECKSUM_ENABLE bound to: 1 - type: integer 
	Parameter PFC_ENABLE bound to: 0 - type: integer 
	Parameter LFC_ENABLE bound to: 0 - type: integer 
	Parameter MAC_CTRL_ENABLE bound to: 0 - type: integer 
	Parameter TX_FIFO_DEPTH bound to: 32768 - type: integer 
	Parameter RX_FIFO_DEPTH bound to: 131072 - type: integer 
	Parameter MAX_TX_SIZE bound to: 9214 - type: integer 
	Parameter MAX_RX_SIZE bound to: 9214 - type: integer 
	Parameter TX_RAM_SIZE bound to: 131072 - type: integer 
	Parameter RX_RAM_SIZE bound to: 131072 - type: integer 
	Parameter DDR_CH bound to: 4 - type: integer 
	Parameter DDR_ENABLE bound to: 0 - type: integer 
	Parameter DDR_GROUP_SIZE bound to: 1 - type: integer 
	Parameter AXI_DDR_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXI_DDR_ADDR_WIDTH bound to: 34 - type: integer 
	Parameter AXI_DDR_STRB_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DDR_ID_WIDTH bound to: 8 - type: integer 
	Parameter AXI_DDR_AWUSER_ENABLE bound to: 0 - type: integer 
	Parameter AXI_DDR_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_DDR_WUSER_ENABLE bound to: 0 - type: integer 
	Parameter AXI_DDR_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_DDR_BUSER_ENABLE bound to: 0 - type: integer 
	Parameter AXI_DDR_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_DDR_ARUSER_ENABLE bound to: 0 - type: integer 
	Parameter AXI_DDR_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_DDR_RUSER_ENABLE bound to: 0 - type: integer 
	Parameter AXI_DDR_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_DDR_MAX_BURST_LEN bound to: 256 - type: integer 
	Parameter AXI_DDR_NARROW_BURST bound to: 0 - type: integer 
	Parameter AXI_DDR_FIXED_BURST bound to: 0 - type: integer 
	Parameter AXI_DDR_WRAP_BURST bound to: 1 - type: integer 
	Parameter HBM_CH bound to: 32 - type: integer 
	Parameter HBM_ENABLE bound to: 0 - type: integer 
	Parameter HBM_GROUP_SIZE bound to: 32 - type: integer 
	Parameter AXI_HBM_DATA_WIDTH bound to: 256 - type: integer 
	Parameter AXI_HBM_ADDR_WIDTH bound to: 33 - type: integer 
	Parameter AXI_HBM_STRB_WIDTH bound to: 32 - type: integer 
	Parameter AXI_HBM_ID_WIDTH bound to: 6 - type: integer 
	Parameter AXI_HBM_AWUSER_ENABLE bound to: 0 - type: integer 
	Parameter AXI_HBM_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_HBM_WUSER_ENABLE bound to: 0 - type: integer 
	Parameter AXI_HBM_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_HBM_BUSER_ENABLE bound to: 0 - type: integer 
	Parameter AXI_HBM_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_HBM_ARUSER_ENABLE bound to: 0 - type: integer 
	Parameter AXI_HBM_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_HBM_RUSER_ENABLE bound to: 0 - type: integer 
	Parameter AXI_HBM_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_HBM_MAX_BURST_LEN bound to: 16 - type: integer 
	Parameter AXI_HBM_NARROW_BURST bound to: 0 - type: integer 
	Parameter AXI_HBM_FIXED_BURST bound to: 0 - type: integer 
	Parameter AXI_HBM_WRAP_BURST bound to: 1 - type: integer 
	Parameter APP_ID bound to: 0 - type: integer 
	Parameter APP_ENABLE bound to: 0 - type: integer 
	Parameter APP_CTRL_ENABLE bound to: 1 - type: integer 
	Parameter APP_DMA_ENABLE bound to: 1 - type: integer 
	Parameter APP_AXIS_DIRECT_ENABLE bound to: 1 - type: integer 
	Parameter APP_AXIS_SYNC_ENABLE bound to: 1 - type: integer 
	Parameter APP_AXIS_IF_ENABLE bound to: 1 - type: integer 
	Parameter APP_STAT_ENABLE bound to: 1 - type: integer 
	Parameter APP_GPIO_IN_WIDTH bound to: 32 - type: integer 
	Parameter APP_GPIO_OUT_WIDTH bound to: 32 - type: integer 
	Parameter DMA_LEN_WIDTH bound to: 16 - type: integer 
	Parameter DMA_TAG_WIDTH bound to: 16 - type: integer 
	Parameter DMA_IMM_ENABLE bound to: 0 - type: integer 
	Parameter DMA_IMM_WIDTH bound to: 32 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter RAM_PIPELINE bound to: 2 - type: integer 
	Parameter TLP_DATA_WIDTH bound to: 512 - type: integer 
	Parameter TLP_STRB_WIDTH bound to: 16 - type: integer 
	Parameter TLP_HDR_WIDTH bound to: 128 - type: integer 
	Parameter TLP_SEG_COUNT bound to: 1 - type: integer 
	Parameter TX_SEQ_NUM_COUNT bound to: 2 - type: integer 
	Parameter TX_SEQ_NUM_WIDTH bound to: 5 - type: integer 
	Parameter TX_SEQ_NUM_ENABLE bound to: 1 - type: integer 
	Parameter PF_COUNT bound to: 1 - type: integer 
	Parameter VF_COUNT bound to: 0 - type: integer 
	Parameter F_COUNT bound to: 1 - type: integer 
	Parameter PCIE_TAG_COUNT bound to: 256 - type: integer 
	Parameter PCIE_DMA_READ_OP_TABLE_SIZE bound to: 256 - type: integer 
	Parameter PCIE_DMA_READ_TX_LIMIT bound to: 32 - type: integer 
	Parameter PCIE_DMA_READ_CPLH_FC_LIMIT bound to: 256 - type: integer 
	Parameter PCIE_DMA_READ_CPLD_FC_LIMIT bound to: 1792 - type: integer 
	Parameter PCIE_DMA_WRITE_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter PCIE_DMA_WRITE_TX_LIMIT bound to: 32 - type: integer 
	Parameter TLP_FORCE_64_BIT_ADDR bound to: 1 - type: integer 
	Parameter CHECK_BUS_NUMBER bound to: 0 - type: integer 
	Parameter IRQ_INDEX_WIDTH bound to: 6 - type: integer 
	Parameter AXIL_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXIL_CTRL_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter AXIL_CTRL_STRB_WIDTH bound to: 4 - type: integer 
	Parameter AXIL_IF_CTRL_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter AXIL_CSR_ADDR_WIDTH bound to: 19 - type: integer 
	Parameter AXIL_CSR_PASSTHROUGH_ENABLE bound to: 0 - type: integer 
	Parameter RB_NEXT_PTR bound to: 16'b0001000000000000 
	Parameter AXIL_APP_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXIL_APP_CTRL_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter AXIS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_KEEP_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_SYNC_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_IF_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_TX_USER_WIDTH bound to: 17 - type: integer 
	Parameter AXIS_RX_USER_WIDTH bound to: 97 - type: integer 
	Parameter AXIS_RX_USE_READY bound to: 0 - type: integer 
	Parameter AXIS_TX_PIPELINE bound to: 4 - type: integer 
	Parameter AXIS_TX_FIFO_PIPELINE bound to: 4 - type: integer 
	Parameter AXIS_TX_TS_PIPELINE bound to: 4 - type: integer 
	Parameter AXIS_RX_PIPELINE bound to: 4 - type: integer 
	Parameter AXIS_RX_FIFO_PIPELINE bound to: 4 - type: integer 
	Parameter STAT_ENABLE bound to: 1 - type: integer 
	Parameter STAT_DMA_ENABLE bound to: 1 - type: integer 
	Parameter STAT_PCIE_ENABLE bound to: 1 - type: integer 
	Parameter STAT_INC_WIDTH bound to: 24 - type: integer 
	Parameter STAT_ID_WIDTH bound to: 12 - type: integer 
	Parameter DMA_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter IF_RAM_SEL_WIDTH bound to: 1 - type: integer 
	Parameter RAM_SEL_WIDTH bound to: 2 - type: integer 
	Parameter RAM_SEG_COUNT bound to: 2 - type: integer 
	Parameter RAM_SEG_DATA_WIDTH bound to: 512 - type: integer 
	Parameter RAM_SEG_BE_WIDTH bound to: 64 - type: integer 
	Parameter RAM_SEG_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter AXIL_MSIX_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter AXIL_APP_CTRL_STRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'stats_pcie_if' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/stats_pcie_if.v:34]
	Parameter TLP_HDR_WIDTH bound to: 128 - type: integer 
	Parameter TLP_SEG_COUNT bound to: 1 - type: integer 
	Parameter STAT_INC_WIDTH bound to: 24 - type: integer 
	Parameter STAT_ID_WIDTH bound to: 5 - type: integer 
	Parameter UPDATE_PERIOD bound to: 1024 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'stats_pcie_tlp' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/stats_pcie_tlp.v:34]
	Parameter TLP_HDR_WIDTH bound to: 128 - type: integer 
	Parameter TLP_SEG_COUNT bound to: 1 - type: integer 
	Parameter TLP_FMT_3DW bound to: 3'b000 
	Parameter TLP_FMT_4DW bound to: 3'b001 
	Parameter TLP_FMT_3DW_DATA bound to: 3'b010 
	Parameter TLP_FMT_4DW_DATA bound to: 3'b011 
	Parameter TLP_FMT_PREFIX bound to: 3'b100 
	Parameter CPL_STATUS_SC bound to: 3'b000 
	Parameter CPL_STATUS_UR bound to: 3'b001 
	Parameter CPL_STATUS_CRS bound to: 3'b010 
	Parameter CPL_STATUS_CA bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/stats_pcie_tlp.v:151]
INFO: [Synth 8-6155] done synthesizing module 'stats_pcie_tlp' (48#1) [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/stats_pcie_tlp.v:34]
INFO: [Synth 8-6157] synthesizing module 'stats_collect' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/stats_collect.v:34]
	Parameter COUNT bound to: 32 - type: integer 
	Parameter INC_WIDTH bound to: 11 - type: integer 
	Parameter STAT_INC_WIDTH bound to: 24 - type: integer 
	Parameter STAT_ID_WIDTH bound to: 5 - type: integer 
	Parameter UPDATE_PERIOD bound to: 1024 - type: integer 
	Parameter COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PERIOD_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter ACC_WIDTH bound to: 17 - type: integer 
	Parameter STATE_READ bound to: 2'b00 
	Parameter STATE_WRITE bound to: 2'b01 
INFO: [Synth 8-155] case statement is not full and has no default [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/stats_collect.v:154]
INFO: [Synth 8-6155] done synthesizing module 'stats_collect' (49#1) [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/stats_collect.v:34]
INFO: [Synth 8-6155] done synthesizing module 'stats_pcie_if' (50#1) [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/stats_pcie_if.v:34]
INFO: [Synth 8-6157] synthesizing module 'stats_dma_if_pcie' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/stats_dma_if_pcie.v:34]
	Parameter PCIE_TAG_COUNT bound to: 256 - type: integer 
	Parameter LEN_WIDTH bound to: 16 - type: integer 
	Parameter READ_OP_TABLE_SIZE bound to: 256 - type: integer 
	Parameter WRITE_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter STAT_INC_WIDTH bound to: 24 - type: integer 
	Parameter STAT_ID_WIDTH bound to: 5 - type: integer 
	Parameter UPDATE_PERIOD bound to: 1024 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'stats_dma_latency' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/stats_dma_latency.v:34]
	Parameter COUNT_WIDTH bound to: 16 - type: integer 
	Parameter TAG_WIDTH bound to: 8 - type: integer 
	Parameter LEN_WIDTH bound to: 16 - type: integer 
	Parameter STATUS_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'stats_dma_latency' (51#1) [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/stats_dma_latency.v:34]
INFO: [Synth 8-6157] synthesizing module 'stats_dma_latency__parameterized0' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/stats_dma_latency.v:34]
	Parameter COUNT_WIDTH bound to: 16 - type: integer 
	Parameter TAG_WIDTH bound to: 8 - type: integer 
	Parameter LEN_WIDTH bound to: 13 - type: integer 
	Parameter STATUS_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'stats_dma_latency__parameterized0' (51#1) [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/stats_dma_latency.v:34]
INFO: [Synth 8-6157] synthesizing module 'stats_dma_latency__parameterized1' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/stats_dma_latency.v:34]
	Parameter COUNT_WIDTH bound to: 16 - type: integer 
	Parameter TAG_WIDTH bound to: 5 - type: integer 
	Parameter LEN_WIDTH bound to: 16 - type: integer 
	Parameter STATUS_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'stats_dma_latency__parameterized1' (51#1) [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/stats_dma_latency.v:34]
INFO: [Synth 8-6157] synthesizing module 'stats_dma_latency__parameterized2' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/stats_dma_latency.v:34]
	Parameter COUNT_WIDTH bound to: 16 - type: integer 
	Parameter TAG_WIDTH bound to: 5 - type: integer 
	Parameter LEN_WIDTH bound to: 13 - type: integer 
	Parameter STATUS_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'stats_dma_latency__parameterized2' (51#1) [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/stats_dma_latency.v:34]
INFO: [Synth 8-6157] synthesizing module 'stats_collect__parameterized0' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/stats_collect.v:34]
	Parameter COUNT bound to: 32 - type: integer 
	Parameter INC_WIDTH bound to: 16 - type: integer 
	Parameter STAT_INC_WIDTH bound to: 24 - type: integer 
	Parameter STAT_ID_WIDTH bound to: 5 - type: integer 
	Parameter UPDATE_PERIOD bound to: 1024 - type: integer 
	Parameter COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PERIOD_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter ACC_WIDTH bound to: 22 - type: integer 
	Parameter STATE_READ bound to: 2'b00 
	Parameter STATE_WRITE bound to: 2'b01 
INFO: [Synth 8-155] case statement is not full and has no default [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/stats_collect.v:154]
INFO: [Synth 8-6155] done synthesizing module 'stats_collect__parameterized0' (51#1) [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/stats_collect.v:34]
INFO: [Synth 8-6155] done synthesizing module 'stats_dma_if_pcie' (52#1) [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/stats_dma_if_pcie.v:34]
INFO: [Synth 8-6157] synthesizing module 'axis_arb_mux' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/rtl/axis_arb_mux.v:34]
	Parameter S_COUNT bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter KEEP_ENABLE bound to: 0 - type: integer 
	Parameter KEEP_WIDTH bound to: 3 - type: integer 
	Parameter ID_ENABLE bound to: 1 - type: integer 
	Parameter S_ID_WIDTH bound to: 12 - type: integer 
	Parameter M_ID_WIDTH bound to: 12 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 0 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter LAST_ENABLE bound to: 0 - type: integer 
	Parameter UPDATE_TID bound to: 0 - type: integer 
	Parameter ARB_TYPE_ROUND_ROBIN bound to: 1 - type: integer 
	Parameter ARB_LSB_HIGH_PRIORITY bound to: 1 - type: integer 
	Parameter CL_S_COUNT bound to: 2 - type: integer 
	Parameter S_ID_WIDTH_INT bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'arbiter' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axi/rtl/arbiter.v:34]
	Parameter PORTS bound to: 3 - type: integer 
	Parameter ARB_TYPE_ROUND_ROBIN bound to: 1 - type: integer 
	Parameter ARB_BLOCK bound to: 1 - type: integer 
	Parameter ARB_BLOCK_ACK bound to: 1 - type: integer 
	Parameter ARB_LSB_HIGH_PRIORITY bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'priority_encoder' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axi/rtl/priority_encoder.v:34]
	Parameter WIDTH bound to: 3 - type: integer 
	Parameter LSB_HIGH_PRIORITY bound to: 1 - type: integer 
	Parameter LEVELS bound to: 2 - type: integer 
	Parameter W bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'priority_encoder' (53#1) [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axi/rtl/priority_encoder.v:34]
INFO: [Synth 8-6155] done synthesizing module 'arbiter' (54#1) [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axi/rtl/arbiter.v:34]
INFO: [Synth 8-6155] done synthesizing module 'axis_arb_mux' (55#1) [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/rtl/axis_arb_mux.v:34]
INFO: [Synth 8-6157] synthesizing module 'pcie_axil_master' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/pcie/rtl/pcie_axil_master.v:34]
	Parameter TLP_DATA_WIDTH bound to: 512 - type: integer 
	Parameter TLP_STRB_WIDTH bound to: 16 - type: integer 
	Parameter TLP_HDR_WIDTH bound to: 128 - type: integer 
	Parameter TLP_SEG_COUNT bound to: 1 - type: integer 
	Parameter AXIL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXIL_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter AXIL_STRB_WIDTH bound to: 4 - type: integer 
	Parameter TLP_FORCE_64_BIT_ADDR bound to: 1 - type: integer 
	Parameter TLP_DATA_WIDTH_BYTES bound to: 64 - type: integer 
	Parameter TLP_DATA_WIDTH_DWORDS bound to: 16 - type: integer 
	Parameter CHUNK_WIDTH bound to: 4 - type: integer 
	Parameter RESP_FIFO_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter TLP_FMT_3DW bound to: 3'b000 
	Parameter TLP_FMT_4DW bound to: 3'b001 
	Parameter TLP_FMT_3DW_DATA bound to: 3'b010 
	Parameter TLP_FMT_4DW_DATA bound to: 3'b011 
	Parameter TLP_FMT_PREFIX bound to: 3'b100 
	Parameter CPL_STATUS_SC bound to: 3'b000 
	Parameter CPL_STATUS_UR bound to: 3'b001 
	Parameter CPL_STATUS_CRS bound to: 3'b010 
	Parameter CPL_STATUS_CA bound to: 3'b100 
	Parameter REQ_STATE_IDLE bound to: 3'b000 
	Parameter REQ_STATE_READ_1 bound to: 3'b001 
	Parameter REQ_STATE_READ_2 bound to: 3'b010 
	Parameter REQ_STATE_WRITE_1 bound to: 3'b011 
	Parameter REQ_STATE_WRITE_2 bound to: 3'b100 
	Parameter REQ_STATE_WAIT_END bound to: 3'b101 
	Parameter RESP_STATE_IDLE bound to: 2'b00 
	Parameter RESP_STATE_READ bound to: 2'b01 
	Parameter RESP_STATE_WRITE bound to: 2'b10 
	Parameter RESP_STATE_CPL bound to: 2'b11 
INFO: [Synth 8-155] case statement is not full and has no default [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/pcie/rtl/pcie_axil_master.v:428]
INFO: [Synth 8-6155] done synthesizing module 'pcie_axil_master' (56#1) [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/pcie/rtl/pcie_axil_master.v:34]
INFO: [Synth 8-6157] synthesizing module 'dma_if_pcie' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/pcie/rtl/dma_if_pcie.v:34]
	Parameter TLP_DATA_WIDTH bound to: 512 - type: integer 
	Parameter TLP_STRB_WIDTH bound to: 16 - type: integer 
	Parameter TLP_HDR_WIDTH bound to: 128 - type: integer 
	Parameter TLP_SEG_COUNT bound to: 1 - type: integer 
	Parameter TX_SEQ_NUM_COUNT bound to: 2 - type: integer 
	Parameter TX_SEQ_NUM_WIDTH bound to: 5 - type: integer 
	Parameter TX_SEQ_NUM_ENABLE bound to: 1 - type: integer 
	Parameter RAM_SEL_WIDTH bound to: 2 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter RAM_SEG_COUNT bound to: 2 - type: integer 
	Parameter RAM_SEG_DATA_WIDTH bound to: 512 - type: integer 
	Parameter RAM_SEG_BE_WIDTH bound to: 64 - type: integer 
	Parameter RAM_SEG_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter PCIE_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter PCIE_TAG_COUNT bound to: 256 - type: integer 
	Parameter IMM_ENABLE bound to: 0 - type: integer 
	Parameter IMM_WIDTH bound to: 32 - type: integer 
	Parameter LEN_WIDTH bound to: 16 - type: integer 
	Parameter TAG_WIDTH bound to: 16 - type: integer 
	Parameter READ_OP_TABLE_SIZE bound to: 256 - type: integer 
	Parameter READ_TX_LIMIT bound to: 32 - type: integer 
	Parameter READ_CPLH_FC_LIMIT bound to: 256 - type: integer 
	Parameter READ_CPLD_FC_LIMIT bound to: 1792 - type: integer 
	Parameter WRITE_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter WRITE_TX_LIMIT bound to: 32 - type: integer 
	Parameter TLP_FORCE_64_BIT_ADDR bound to: 1 - type: integer 
	Parameter CHECK_BUS_NUMBER bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dma_if_pcie_rd' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/pcie/rtl/dma_if_pcie_rd.v:34]
	Parameter TLP_DATA_WIDTH bound to: 512 - type: integer 
	Parameter TLP_HDR_WIDTH bound to: 128 - type: integer 
	Parameter TLP_SEG_COUNT bound to: 1 - type: integer 
	Parameter TX_SEQ_NUM_COUNT bound to: 2 - type: integer 
	Parameter TX_SEQ_NUM_WIDTH bound to: 5 - type: integer 
	Parameter TX_SEQ_NUM_ENABLE bound to: 1 - type: integer 
	Parameter RAM_SEL_WIDTH bound to: 2 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter RAM_SEG_COUNT bound to: 2 - type: integer 
	Parameter RAM_SEG_DATA_WIDTH bound to: 512 - type: integer 
	Parameter RAM_SEG_BE_WIDTH bound to: 64 - type: integer 
	Parameter RAM_SEG_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter PCIE_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter PCIE_TAG_COUNT bound to: 256 - type: integer 
	Parameter LEN_WIDTH bound to: 16 - type: integer 
	Parameter TAG_WIDTH bound to: 16 - type: integer 
	Parameter OP_TABLE_SIZE bound to: 256 - type: integer 
	Parameter TX_LIMIT bound to: 32 - type: integer 
	Parameter CPLH_FC_LIMIT bound to: 256 - type: integer 
	Parameter CPLD_FC_LIMIT bound to: 1792 - type: integer 
	Parameter TLP_FORCE_64_BIT_ADDR bound to: 1 - type: integer 
	Parameter CHECK_BUS_NUMBER bound to: 0 - type: integer 
	Parameter RAM_DATA_WIDTH bound to: 1024 - type: integer 
	Parameter RAM_WORD_WIDTH bound to: 64 - type: integer 
	Parameter RAM_WORD_SIZE bound to: 8 - type: integer 
	Parameter TLP_DATA_WIDTH_BYTES bound to: 64 - type: integer 
	Parameter TLP_DATA_WIDTH_DWORDS bound to: 16 - type: integer 
	Parameter OFFSET_WIDTH bound to: 6 - type: integer 
	Parameter RAM_OFFSET_WIDTH bound to: 7 - type: integer 
	Parameter PCIE_TAG_WIDTH bound to: 8 - type: integer 
	Parameter PCIE_TAG_COUNT_1 bound to: 32 - type: integer 
	Parameter PCIE_TAG_WIDTH_1 bound to: 5 - type: integer 
	Parameter PCIE_TAG_COUNT_2 bound to: 224 - type: integer 
	Parameter PCIE_TAG_WIDTH_2 bound to: 8 - type: integer 
	Parameter OP_TAG_WIDTH bound to: 8 - type: integer 
	Parameter OP_TABLE_READ_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter TX_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter CL_CPLH_FC_LIMIT bound to: 8 - type: integer 
	Parameter CL_CPLD_FC_LIMIT bound to: 11 - type: integer 
	Parameter STATUS_FIFO_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter OUTPUT_FIFO_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter INIT_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter TLP_FMT_3DW bound to: 3'b000 
	Parameter TLP_FMT_4DW bound to: 3'b001 
	Parameter TLP_FMT_3DW_DATA bound to: 3'b010 
	Parameter TLP_FMT_4DW_DATA bound to: 3'b011 
	Parameter TLP_FMT_PREFIX bound to: 3'b100 
	Parameter CPL_STATUS_SC bound to: 3'b000 
	Parameter CPL_STATUS_UR bound to: 3'b001 
	Parameter CPL_STATUS_CRS bound to: 3'b010 
	Parameter CPL_STATUS_CA bound to: 3'b100 
	Parameter PCIE_ERROR_NONE bound to: 4'b0000 
	Parameter PCIE_ERROR_POISONED bound to: 4'b0001 
	Parameter PCIE_ERROR_BAD_STATUS bound to: 4'b0010 
	Parameter PCIE_ERROR_MISMATCH bound to: 4'b0011 
	Parameter PCIE_ERROR_INVALID_LEN bound to: 4'b0100 
	Parameter PCIE_ERROR_INVALID_ADDR bound to: 4'b0101 
	Parameter PCIE_ERROR_INVALID_TAG bound to: 4'b0110 
	Parameter PCIE_ERROR_FLR bound to: 4'b1000 
	Parameter PCIE_ERROR_TIMEOUT bound to: 4'b1111 
	Parameter DMA_ERROR_NONE bound to: 4'b0000 
	Parameter DMA_ERROR_TIMEOUT bound to: 4'b0001 
	Parameter DMA_ERROR_PARITY bound to: 4'b0010 
	Parameter DMA_ERROR_AXI_RD_SLVERR bound to: 4'b0100 
	Parameter DMA_ERROR_AXI_RD_DECERR bound to: 4'b0101 
	Parameter DMA_ERROR_AXI_WR_SLVERR bound to: 4'b0110 
	Parameter DMA_ERROR_AXI_WR_DECERR bound to: 4'b0111 
	Parameter DMA_ERROR_PCIE_FLR bound to: 4'b1000 
	Parameter DMA_ERROR_PCIE_CPL_POISONED bound to: 4'b1001 
	Parameter DMA_ERROR_PCIE_CPL_STATUS_UR bound to: 4'b1010 
	Parameter DMA_ERROR_PCIE_CPL_STATUS_CA bound to: 4'b1011 
	Parameter REQ_STATE_IDLE bound to: 1'b0 
	Parameter REQ_STATE_START bound to: 1'b1 
	Parameter TLP_STATE_IDLE bound to: 2'b00 
	Parameter TLP_STATE_WRITE bound to: 2'b01 
	Parameter TLP_STATE_WAIT_END bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/pcie/rtl/dma_if_pcie_rd.v:995]
INFO: [Synth 8-6155] done synthesizing module 'dma_if_pcie_rd' (57#1) [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/pcie/rtl/dma_if_pcie_rd.v:34]
INFO: [Synth 8-6157] synthesizing module 'dma_if_pcie_wr' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/pcie/rtl/dma_if_pcie_wr.v:34]
	Parameter TLP_DATA_WIDTH bound to: 512 - type: integer 
	Parameter TLP_STRB_WIDTH bound to: 16 - type: integer 
	Parameter TLP_HDR_WIDTH bound to: 128 - type: integer 
	Parameter TLP_SEG_COUNT bound to: 1 - type: integer 
	Parameter TX_SEQ_NUM_COUNT bound to: 2 - type: integer 
	Parameter TX_SEQ_NUM_WIDTH bound to: 5 - type: integer 
	Parameter TX_SEQ_NUM_ENABLE bound to: 1 - type: integer 
	Parameter RAM_SEL_WIDTH bound to: 2 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter RAM_SEG_COUNT bound to: 2 - type: integer 
	Parameter RAM_SEG_DATA_WIDTH bound to: 512 - type: integer 
	Parameter RAM_SEG_BE_WIDTH bound to: 64 - type: integer 
	Parameter RAM_SEG_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter PCIE_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter IMM_ENABLE bound to: 0 - type: integer 
	Parameter IMM_WIDTH bound to: 32 - type: integer 
	Parameter LEN_WIDTH bound to: 16 - type: integer 
	Parameter TAG_WIDTH bound to: 16 - type: integer 
	Parameter OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter TX_LIMIT bound to: 32 - type: integer 
	Parameter TLP_FORCE_64_BIT_ADDR bound to: 1 - type: integer 
	Parameter RAM_DATA_WIDTH bound to: 1024 - type: integer 
	Parameter RAM_WORD_WIDTH bound to: 64 - type: integer 
	Parameter RAM_WORD_SIZE bound to: 8 - type: integer 
	Parameter TLP_DATA_WIDTH_BYTES bound to: 64 - type: integer 
	Parameter TLP_DATA_WIDTH_DWORDS bound to: 16 - type: integer 
	Parameter OFFSET_WIDTH bound to: 6 - type: integer 
	Parameter RAM_OFFSET_WIDTH bound to: 7 - type: integer 
	Parameter WORD_LEN_WIDTH bound to: 12 - type: integer 
	Parameter CYCLE_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter MASK_FIFO_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter OP_TAG_WIDTH bound to: 5 - type: integer 
	Parameter TX_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter TLP_FMT_3DW bound to: 3'b000 
	Parameter TLP_FMT_4DW bound to: 3'b001 
	Parameter TLP_FMT_3DW_DATA bound to: 3'b010 
	Parameter TLP_FMT_4DW_DATA bound to: 3'b011 
	Parameter TLP_FMT_PREFIX bound to: 3'b100 
	Parameter REQ_STATE_IDLE bound to: 1'b0 
	Parameter REQ_STATE_START bound to: 1'b1 
	Parameter READ_STATE_IDLE bound to: 1'b0 
	Parameter READ_STATE_READ bound to: 1'b1 
	Parameter TLP_STATE_IDLE bound to: 1'b0 
	Parameter TLP_STATE_TRANSFER bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'dma_if_pcie_wr' (58#1) [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/pcie/rtl/dma_if_pcie_wr.v:34]
INFO: [Synth 8-6155] done synthesizing module 'dma_if_pcie' (59#1) [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/pcie/rtl/dma_if_pcie.v:34]
INFO: [Synth 8-6157] synthesizing module 'pcie_msix' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/pcie/rtl/pcie_msix.v:34]
	Parameter IRQ_INDEX_WIDTH bound to: 6 - type: integer 
	Parameter AXIL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXIL_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter AXIL_STRB_WIDTH bound to: 4 - type: integer 
	Parameter TLP_HDR_WIDTH bound to: 128 - type: integer 
	Parameter TLP_FORCE_64_BIT_ADDR bound to: 1 - type: integer 
	Parameter TBL_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter PBA_ADDR_WIDTH bound to: 0 - type: integer 
	Parameter PBA_ADDR_WIDTH_INT bound to: 1 - type: integer 
	Parameter INDEX_SHIFT bound to: 3 - type: integer 
	Parameter WORD_SELECT_SHIFT bound to: 2 - type: integer 
	Parameter WORD_SELECT_WIDTH bound to: 1 - type: integer 
	Parameter TLP_FMT_3DW bound to: 3'b000 
	Parameter TLP_FMT_4DW bound to: 3'b001 
	Parameter TLP_FMT_3DW_DATA bound to: 3'b010 
	Parameter TLP_FMT_4DW_DATA bound to: 3'b011 
	Parameter TLP_FMT_PREFIX bound to: 3'b100 
	Parameter STATE_IDLE bound to: 2'b00 
	Parameter STATE_READ_TBL_1 bound to: 2'b01 
	Parameter STATE_READ_TBL_2 bound to: 2'b10 
	Parameter STATE_SEND_TLP bound to: 2'b11 
Reason is one or more of the following :
	1: Only 1 word in RAM 
RAM "pba_mem_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'pcie_msix' (60#1) [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/pcie/rtl/pcie_msix.v:34]
INFO: [Synth 8-6157] synthesizing module 'pulse_merge' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/pcie/rtl/pulse_merge.v:34]
	Parameter INPUT_WIDTH bound to: 3 - type: integer 
	Parameter COUNT_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pulse_merge' (61#1) [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/pcie/rtl/pulse_merge.v:34]
INFO: [Synth 8-6157] synthesizing module 'mqnic_core' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/mqnic_core.v:15]
	Parameter FPGA_ID bound to: 78868627 - type: integer 
	Parameter FW_ID bound to: 0 - type: integer 
	Parameter FW_VER bound to: 256 - type: integer 
	Parameter BOARD_ID bound to: 284070088 - type: integer 
	Parameter BOARD_VER bound to: 16777216 - type: integer 
	Parameter BUILD_DATE bound to: 1736874991 - type: integer 
	Parameter GIT_HASH bound to: 480253211 - type: integer 
	Parameter RELEASE_INFO bound to: 0 - type: integer 
	Parameter IF_COUNT bound to: 1 - type: integer 
	Parameter PORTS_PER_IF bound to: 1 - type: integer 
	Parameter SCHED_PER_IF bound to: 1 - type: integer 
	Parameter PORT_COUNT bound to: 1 - type: integer 
	Parameter CLK_PERIOD_NS_NUM bound to: 4 - type: integer 
	Parameter CLK_PERIOD_NS_DENOM bound to: 1 - type: integer 
	Parameter PTP_CLK_PERIOD_NS_NUM bound to: 1024 - type: integer 
	Parameter PTP_CLK_PERIOD_NS_DENOM bound to: 165 - type: integer 
	Parameter PTP_TS_WIDTH bound to: 96 - type: integer 
	Parameter PTP_CLOCK_PIPELINE bound to: 0 - type: integer 
	Parameter PTP_CLOCK_CDC_PIPELINE bound to: 0 - type: integer 
	Parameter PTP_SEPARATE_TX_CLOCK bound to: 0 - type: integer 
	Parameter PTP_SEPARATE_RX_CLOCK bound to: 0 - type: integer 
	Parameter PTP_PORT_CDC_PIPELINE bound to: 0 - type: integer 
	Parameter PTP_PEROUT_ENABLE bound to: 0 - type: integer 
	Parameter PTP_PEROUT_COUNT bound to: 1 - type: integer 
	Parameter EVENT_QUEUE_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter TX_QUEUE_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter RX_QUEUE_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter CQ_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter EQN_WIDTH bound to: 6 - type: integer 
	Parameter TX_QUEUE_INDEX_WIDTH bound to: 6 - type: integer 
	Parameter RX_QUEUE_INDEX_WIDTH bound to: 8 - type: integer 
	Parameter CQN_WIDTH bound to: 9 - type: integer 
	Parameter EQ_PIPELINE bound to: 3 - type: integer 
	Parameter TX_QUEUE_PIPELINE bound to: 3 - type: integer 
	Parameter RX_QUEUE_PIPELINE bound to: 3 - type: integer 
	Parameter CQ_PIPELINE bound to: 3 - type: integer 
	Parameter TX_DESC_TABLE_SIZE bound to: 32 - type: integer 
	Parameter RX_DESC_TABLE_SIZE bound to: 32 - type: integer 
	Parameter RX_INDIR_TBL_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter TX_SCHEDULER_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter TX_SCHEDULER_PIPELINE bound to: 3 - type: integer 
	Parameter TDMA_INDEX_WIDTH bound to: 6 - type: integer 
	Parameter PTP_TS_ENABLE bound to: 1 - type: integer 
	Parameter TX_CPL_ENABLE bound to: 1 - type: integer 
	Parameter TX_CPL_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter TX_TAG_WIDTH bound to: 16 - type: integer 
	Parameter TX_CHECKSUM_ENABLE bound to: 1 - type: integer 
	Parameter RX_HASH_ENABLE bound to: 1 - type: integer 
	Parameter RX_CHECKSUM_ENABLE bound to: 1 - type: integer 
	Parameter PFC_ENABLE bound to: 0 - type: integer 
	Parameter LFC_ENABLE bound to: 0 - type: integer 
	Parameter MAC_CTRL_ENABLE bound to: 0 - type: integer 
	Parameter TX_FIFO_DEPTH bound to: 32768 - type: integer 
	Parameter RX_FIFO_DEPTH bound to: 131072 - type: integer 
	Parameter MAX_TX_SIZE bound to: 9214 - type: integer 
	Parameter MAX_RX_SIZE bound to: 9214 - type: integer 
	Parameter TX_RAM_SIZE bound to: 131072 - type: integer 
	Parameter RX_RAM_SIZE bound to: 131072 - type: integer 
	Parameter DDR_CH bound to: 4 - type: integer 
	Parameter DDR_ENABLE bound to: 0 - type: integer 
	Parameter DDR_GROUP_SIZE bound to: 1 - type: integer 
	Parameter AXI_DDR_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXI_DDR_ADDR_WIDTH bound to: 34 - type: integer 
	Parameter AXI_DDR_STRB_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DDR_ID_WIDTH bound to: 8 - type: integer 
	Parameter AXI_DDR_AWUSER_ENABLE bound to: 0 - type: integer 
	Parameter AXI_DDR_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_DDR_WUSER_ENABLE bound to: 0 - type: integer 
	Parameter AXI_DDR_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_DDR_BUSER_ENABLE bound to: 0 - type: integer 
	Parameter AXI_DDR_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_DDR_ARUSER_ENABLE bound to: 0 - type: integer 
	Parameter AXI_DDR_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_DDR_RUSER_ENABLE bound to: 0 - type: integer 
	Parameter AXI_DDR_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_DDR_MAX_BURST_LEN bound to: 256 - type: integer 
	Parameter AXI_DDR_NARROW_BURST bound to: 0 - type: integer 
	Parameter AXI_DDR_FIXED_BURST bound to: 0 - type: integer 
	Parameter AXI_DDR_WRAP_BURST bound to: 1 - type: integer 
	Parameter HBM_CH bound to: 32 - type: integer 
	Parameter HBM_ENABLE bound to: 0 - type: integer 
	Parameter HBM_GROUP_SIZE bound to: 32 - type: integer 
	Parameter AXI_HBM_DATA_WIDTH bound to: 256 - type: integer 
	Parameter AXI_HBM_ADDR_WIDTH bound to: 33 - type: integer 
	Parameter AXI_HBM_STRB_WIDTH bound to: 32 - type: integer 
	Parameter AXI_HBM_ID_WIDTH bound to: 6 - type: integer 
	Parameter AXI_HBM_AWUSER_ENABLE bound to: 0 - type: integer 
	Parameter AXI_HBM_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_HBM_WUSER_ENABLE bound to: 0 - type: integer 
	Parameter AXI_HBM_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_HBM_BUSER_ENABLE bound to: 0 - type: integer 
	Parameter AXI_HBM_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_HBM_ARUSER_ENABLE bound to: 0 - type: integer 
	Parameter AXI_HBM_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_HBM_RUSER_ENABLE bound to: 0 - type: integer 
	Parameter AXI_HBM_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_HBM_MAX_BURST_LEN bound to: 16 - type: integer 
	Parameter AXI_HBM_NARROW_BURST bound to: 0 - type: integer 
	Parameter AXI_HBM_FIXED_BURST bound to: 0 - type: integer 
	Parameter AXI_HBM_WRAP_BURST bound to: 1 - type: integer 
	Parameter APP_ID bound to: 0 - type: integer 
	Parameter APP_ENABLE bound to: 0 - type: integer 
	Parameter APP_CTRL_ENABLE bound to: 1 - type: integer 
	Parameter APP_DMA_ENABLE bound to: 1 - type: integer 
	Parameter APP_AXIS_DIRECT_ENABLE bound to: 1 - type: integer 
	Parameter APP_AXIS_SYNC_ENABLE bound to: 1 - type: integer 
	Parameter APP_AXIS_IF_ENABLE bound to: 1 - type: integer 
	Parameter APP_STAT_ENABLE bound to: 1 - type: integer 
	Parameter APP_GPIO_IN_WIDTH bound to: 32 - type: integer 
	Parameter APP_GPIO_OUT_WIDTH bound to: 32 - type: integer 
	Parameter DMA_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DMA_IMM_ENABLE bound to: 0 - type: integer 
	Parameter DMA_IMM_WIDTH bound to: 32 - type: integer 
	Parameter DMA_LEN_WIDTH bound to: 16 - type: integer 
	Parameter DMA_TAG_WIDTH bound to: 16 - type: integer 
	Parameter IF_RAM_SEL_WIDTH bound to: 1 - type: integer 
	Parameter RAM_SEL_WIDTH bound to: 2 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter RAM_SEG_COUNT bound to: 2 - type: integer 
	Parameter RAM_SEG_DATA_WIDTH bound to: 512 - type: integer 
	Parameter RAM_SEG_BE_WIDTH bound to: 64 - type: integer 
	Parameter RAM_SEG_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter RAM_PIPELINE bound to: 2 - type: integer 
	Parameter IRQ_INDEX_WIDTH bound to: 6 - type: integer 
	Parameter MSIX_ENABLE bound to: 1 - type: integer 
	Parameter AXIL_MSIX_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter AXIL_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXIL_CTRL_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter AXIL_CTRL_STRB_WIDTH bound to: 4 - type: integer 
	Parameter AXIL_IF_CTRL_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter AXIL_CSR_ADDR_WIDTH bound to: 19 - type: integer 
	Parameter AXIL_CSR_PASSTHROUGH_ENABLE bound to: 0 - type: integer 
	Parameter RB_NEXT_PTR bound to: 16'b0001000000000000 
	Parameter AXIL_APP_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXIL_APP_CTRL_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter AXIL_APP_CTRL_STRB_WIDTH bound to: 4 - type: integer 
	Parameter AXIS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_KEEP_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_SYNC_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_IF_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_TX_USER_WIDTH bound to: 17 - type: integer 
	Parameter AXIS_RX_USER_WIDTH bound to: 97 - type: integer 
	Parameter AXIS_RX_USE_READY bound to: 0 - type: integer 
	Parameter AXIS_TX_PIPELINE bound to: 4 - type: integer 
	Parameter AXIS_TX_FIFO_PIPELINE bound to: 4 - type: integer 
	Parameter AXIS_TX_TS_PIPELINE bound to: 4 - type: integer 
	Parameter AXIS_RX_PIPELINE bound to: 4 - type: integer 
	Parameter AXIS_RX_FIFO_PIPELINE bound to: 4 - type: integer 
	Parameter STAT_ENABLE bound to: 1 - type: integer 
	Parameter STAT_INC_WIDTH bound to: 24 - type: integer 
	Parameter STAT_ID_WIDTH bound to: 12 - type: integer 
	Parameter IF_COUNT_INT bound to: 1 - type: integer 
	Parameter IF_DMA_TAG_WIDTH bound to: 15 - type: integer 
	Parameter AXIS_TX_ID_WIDTH bound to: 6 - type: integer 
	Parameter AXIS_TX_DEST_WIDTH bound to: 4 - type: integer 
	Parameter AXIS_RX_DEST_WIDTH bound to: 9 - type: integer 
	Parameter AXIS_SYNC_KEEP_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_IF_KEEP_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_IF_TX_ID_WIDTH bound to: 6 - type: integer 
	Parameter AXIS_IF_RX_ID_WIDTH bound to: 1 - type: integer 
	Parameter AXIS_IF_TX_DEST_WIDTH bound to: 4 - type: integer 
	Parameter AXIS_IF_RX_DEST_WIDTH bound to: 9 - type: integer 
	Parameter AXIS_IF_TX_USER_WIDTH bound to: 17 - type: integer 
	Parameter AXIS_IF_RX_USER_WIDTH bound to: 97 - type: integer 
	Parameter CLK_CYCLES_PER_US bound to: 250 - type: integer 
	Parameter PHC_RB_BASE_ADDR bound to: 256 - type: integer 
	Parameter CLK_RB_BASE_ADDR bound to: 512 - type: integer 
	Parameter CLK_CNT bound to: 2 - type: integer 
	Parameter CTRL_XBAR_MAIN_OFFSET bound to: 0 - type: integer 
	Parameter CTRL_XBAR_APP_OFFSET bound to: 1 - type: integer 
	Parameter CTRL_XBAR_S_COUNT bound to: 1 - type: integer 
	Parameter CSR_XBAR_CSR_OFFSET bound to: 0 - type: integer 
	Parameter CSR_XBAR_MSIX_OFFSET bound to: 1 - type: integer 
	Parameter CSR_XBAR_STAT_OFFSET bound to: 2 - type: integer 
	Parameter CSR_XBAR_PASSTHROUGH_OFFSET bound to: 3 - type: integer 
	Parameter CSR_XBAR_M_COUNT bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'stats_counter' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/stats_counter.v:34]
	Parameter STAT_INC_WIDTH bound to: 24 - type: integer 
	Parameter STAT_ID_WIDTH bound to: 12 - type: integer 
	Parameter STAT_COUNT_WIDTH bound to: 64 - type: integer 
	Parameter AXIL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXIL_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter AXIL_STRB_WIDTH bound to: 4 - type: integer 
	Parameter PIPELINE bound to: 2 - type: integer 
	Parameter ID_SHIFT bound to: 3 - type: integer 
	Parameter WORD_SELECT_SHIFT bound to: 2 - type: integer 
	Parameter WORD_SELECT_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'stats_counter' (62#1) [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/stats_counter.v:34]
WARNING: [Synth 8-689] width (19) of port connection 's_axil_awaddr' does not match port width (16) of module 'stats_counter' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/mqnic_core.v:1420]
WARNING: [Synth 8-689] width (19) of port connection 's_axil_araddr' does not match port width (16) of module 'stats_counter' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/mqnic_core.v:1431]
INFO: [Synth 8-6157] synthesizing module 'ptp_td_leaf' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/rtl/ptp_td_leaf.v:34]
	Parameter TS_REL_EN bound to: 0 - type: integer 
	Parameter TS_TOD_EN bound to: 1 - type: integer 
	Parameter TS_FNS_W bound to: 16 - type: integer 
	Parameter TS_REL_NS_W bound to: 48 - type: integer 
	Parameter TS_TOD_S_W bound to: 48 - type: integer 
	Parameter TS_REL_W bound to: 64 - type: integer 
	Parameter TS_TOD_W bound to: 96 - type: integer 
	Parameter TD_SDI_PIPELINE bound to: 0 - type: integer 
	Parameter SYNC_DELAY bound to: 30 - type: integer 
	Parameter TS_NS_W bound to: 48 - type: integer 
	Parameter TS_TOD_NS_W bound to: 30 - type: integer 
	Parameter PERIOD_NS_W bound to: 8 - type: integer 
	Parameter FNS_W bound to: 16 - type: integer 
	Parameter CMP_FNS_W bound to: 4 - type: integer 
	Parameter SRC_FNS_W bound to: 12 - type: integer 
	Parameter LOG_RATE bound to: 3 - type: integer 
	Parameter PHASE_CNT_W bound to: 3 - type: integer 
	Parameter PHASE_ACC_W bound to: 19 - type: integer 
	Parameter LOAD_CNT_W bound to: 4 - type: integer 
	Parameter LOG_SAMPLE_SYNC_RATE bound to: 4 - type: integer 
	Parameter SAMPLE_ACC_W bound to: 6 - type: integer 
	Parameter LOG_PHASE_ERR_RATE bound to: 3 - type: integer 
	Parameter PHASE_ERR_ACC_W bound to: 5 - type: integer 
	Parameter DST_SYNC_LOCK_W bound to: 5 - type: integer 
	Parameter FREQ_LOCK_W bound to: 5 - type: integer 
	Parameter PTP_LOCK_W bound to: 8 - type: integer 
	Parameter TIME_ERR_INT_W bound to: 24 - type: integer 
	Parameter NS_PER_S bound to: 31'b0111011100110101100101000000000 
INFO: [Synth 8-226] default block is never used [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/rtl/ptp_td_leaf.v:430]
INFO: [Synth 8-226] default block is never used [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/rtl/ptp_td_leaf.v:858]
INFO: [Synth 8-6155] done synthesizing module 'ptp_td_leaf' (63#1) [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/rtl/ptp_td_leaf.v:34]
INFO: [Synth 8-6157] synthesizing module 'mqnic_interface' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/mqnic_interface.v:15]
	Parameter PORTS bound to: 1 - type: integer 
	Parameter SCHEDULERS bound to: 1 - type: integer 
	Parameter PACKET_WIDTH bound to: 7 - type: integer 
	Parameter CLK_PERIOD_NS_NUM bound to: 4 - type: integer 
	Parameter CLK_PERIOD_NS_DENOM bound to: 1 - type: integer 
	Parameter PTP_CLK_PERIOD_NS_NUM bound to: 1024 - type: integer 
	Parameter PTP_CLK_PERIOD_NS_DENOM bound to: 165 - type: integer 
	Parameter PTP_TS_WIDTH bound to: 96 - type: integer 
	Parameter PTP_CLOCK_CDC_PIPELINE bound to: 0 - type: integer 
	Parameter PTP_PEROUT_ENABLE bound to: 0 - type: integer 
	Parameter PTP_PEROUT_COUNT bound to: 1 - type: integer 
	Parameter EVENT_QUEUE_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter TX_QUEUE_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter RX_QUEUE_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter CQ_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter EQN_WIDTH bound to: 6 - type: integer 
	Parameter TX_QUEUE_INDEX_WIDTH bound to: 6 - type: integer 
	Parameter RX_QUEUE_INDEX_WIDTH bound to: 8 - type: integer 
	Parameter CQN_WIDTH bound to: 9 - type: integer 
	Parameter EQ_PIPELINE bound to: 3 - type: integer 
	Parameter TX_QUEUE_PIPELINE bound to: 3 - type: integer 
	Parameter RX_QUEUE_PIPELINE bound to: 3 - type: integer 
	Parameter CQ_PIPELINE bound to: 3 - type: integer 
	Parameter QUEUE_PTR_WIDTH bound to: 16 - type: integer 
	Parameter LOG_QUEUE_SIZE_WIDTH bound to: 4 - type: integer 
	Parameter LOG_BLOCK_SIZE_WIDTH bound to: 2 - type: integer 
	Parameter TX_MAX_DESC_REQ bound to: 16 - type: integer 
	Parameter TX_DESC_FIFO_SIZE bound to: 128 - type: integer 
	Parameter RX_MAX_DESC_REQ bound to: 16 - type: integer 
	Parameter RX_DESC_FIFO_SIZE bound to: 128 - type: integer 
	Parameter TX_DESC_TABLE_SIZE bound to: 32 - type: integer 
	Parameter RX_DESC_TABLE_SIZE bound to: 32 - type: integer 
	Parameter RX_INDIR_TBL_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter TX_SCHEDULER_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter TX_SCHEDULER_PIPELINE bound to: 3 - type: integer 
	Parameter TDMA_INDEX_WIDTH bound to: 6 - type: integer 
	Parameter PTP_TS_ENABLE bound to: 1 - type: integer 
	Parameter TX_CPL_ENABLE bound to: 1 - type: integer 
	Parameter TX_CPL_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter TX_TAG_WIDTH bound to: 16 - type: integer 
	Parameter TX_CHECKSUM_ENABLE bound to: 1 - type: integer 
	Parameter RX_HASH_ENABLE bound to: 1 - type: integer 
	Parameter RX_CHECKSUM_ENABLE bound to: 1 - type: integer 
	Parameter PFC_ENABLE bound to: 0 - type: integer 
	Parameter LFC_ENABLE bound to: 0 - type: integer 
	Parameter MAC_CTRL_ENABLE bound to: 0 - type: integer 
	Parameter TX_FIFO_DEPTH bound to: 32768 - type: integer 
	Parameter RX_FIFO_DEPTH bound to: 131072 - type: integer 
	Parameter MAX_TX_SIZE bound to: 9214 - type: integer 
	Parameter MAX_RX_SIZE bound to: 9214 - type: integer 
	Parameter TX_RAM_SIZE bound to: 131072 - type: integer 
	Parameter RX_RAM_SIZE bound to: 131072 - type: integer 
	Parameter APP_AXIS_DIRECT_ENABLE bound to: 1'b0 
	Parameter APP_AXIS_SYNC_ENABLE bound to: 1'b0 
	Parameter APP_AXIS_IF_ENABLE bound to: 1'b0 
	Parameter DMA_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DMA_IMM_ENABLE bound to: 0 - type: integer 
	Parameter DMA_IMM_WIDTH bound to: 32 - type: integer 
	Parameter DMA_LEN_WIDTH bound to: 16 - type: integer 
	Parameter DMA_TAG_WIDTH bound to: 15 - type: integer 
	Parameter RAM_SEL_WIDTH bound to: 1 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter RAM_SEG_COUNT bound to: 2 - type: integer 
	Parameter RAM_SEG_DATA_WIDTH bound to: 512 - type: integer 
	Parameter RAM_SEG_BE_WIDTH bound to: 64 - type: integer 
	Parameter RAM_SEG_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter RAM_PIPELINE bound to: 2 - type: integer 
	Parameter IRQ_INDEX_WIDTH bound to: 6 - type: integer 
	Parameter AXIL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXIL_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter AXIL_STRB_WIDTH bound to: 4 - type: integer 
	Parameter AXIS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_KEEP_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_TX_USER_WIDTH bound to: 17 - type: integer 
	Parameter AXIS_RX_USER_WIDTH bound to: 97 - type: integer 
	Parameter AXIS_RX_USE_READY bound to: 0 - type: integer 
	Parameter AXIS_TX_PIPELINE bound to: 4 - type: integer 
	Parameter AXIS_TX_FIFO_PIPELINE bound to: 4 - type: integer 
	Parameter AXIS_TX_TS_PIPELINE bound to: 4 - type: integer 
	Parameter AXIS_RX_PIPELINE bound to: 4 - type: integer 
	Parameter AXIS_RX_FIFO_PIPELINE bound to: 4 - type: integer 
	Parameter AXIS_SYNC_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_SYNC_KEEP_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_SYNC_TX_USER_WIDTH bound to: 17 - type: integer 
	Parameter AXIS_SYNC_RX_USER_WIDTH bound to: 97 - type: integer 
	Parameter AXIS_IF_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_IF_KEEP_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_IF_TX_ID_WIDTH bound to: 6 - type: integer 
	Parameter AXIS_IF_RX_ID_WIDTH bound to: 1 - type: integer 
	Parameter AXIS_IF_TX_DEST_WIDTH bound to: 4 - type: integer 
	Parameter AXIS_IF_RX_DEST_WIDTH bound to: 9 - type: integer 
	Parameter AXIS_IF_TX_USER_WIDTH bound to: 17 - type: integer 
	Parameter AXIS_IF_RX_USER_WIDTH bound to: 97 - type: integer 
	Parameter DESC_SIZE bound to: 16 - type: integer 
	Parameter CPL_SIZE bound to: 32 - type: integer 
	Parameter EVENT_SIZE bound to: 32 - type: integer 
	Parameter AXIS_DESC_DATA_WIDTH bound to: 128 - type: integer 
	Parameter AXIS_DESC_KEEP_WIDTH bound to: 16 - type: integer 
	Parameter EVENT_SOURCE_WIDTH bound to: 16 - type: integer 
	Parameter EVENT_TYPE_WIDTH bound to: 16 - type: integer 
	Parameter MAX_DESC_TABLE_SIZE bound to: 32 - type: integer 
	Parameter REQ_TAG_WIDTH_INT bound to: 5 - type: integer 
	Parameter REQ_TAG_WIDTH bound to: 5 - type: integer 
	Parameter DESC_REQ_TAG_WIDTH_INT bound to: 5 - type: integer 
	Parameter DESC_REQ_TAG_WIDTH bound to: 6 - type: integer 
	Parameter CPL_REQ_TAG_WIDTH_INT bound to: 5 - type: integer 
	Parameter CPL_REQ_TAG_WIDTH bound to: 7 - type: integer 
	Parameter QUEUE_REQ_TAG_WIDTH bound to: 6 - type: integer 
	Parameter CPL_QUEUE_REQ_TAG_WIDTH bound to: 7 - type: integer 
	Parameter QUEUE_OP_TAG_WIDTH bound to: 6 - type: integer 
	Parameter DMA_CLIENT_LEN_WIDTH bound to: 16 - type: integer 
	Parameter QUEUE_INDEX_WIDTH bound to: 8 - type: integer 
	Parameter AXIL_CSR_ADDR_WIDTH bound to: 19 - type: integer 
	Parameter AXIL_CTRL_ADDR_WIDTH bound to: 19 - type: integer 
	Parameter AXIL_RX_INDIR_TBL_ADDR_WIDTH bound to: 19 - type: integer 
	Parameter AXIL_EQM_ADDR_WIDTH bound to: 19 - type: integer 
	Parameter AXIL_CQM_ADDR_WIDTH bound to: 21 - type: integer 
	Parameter AXIL_TX_QM_ADDR_WIDTH bound to: 21 - type: integer 
	Parameter AXIL_RX_QM_ADDR_WIDTH bound to: 21 - type: integer 
	Parameter AXIL_SCHED_ADDR_WIDTH bound to: 21 - type: integer 
	Parameter AXIL_CSR_BASE_ADDR bound to: 0 - type: integer 
	Parameter AXIL_CTRL_BASE_ADDR bound to: 524288 - type: integer 
	Parameter AXIL_RX_INDIR_TBL_BASE_ADDR bound to: 1048576 - type: integer 
	Parameter AXIL_EQM_BASE_ADDR bound to: 1572864 - type: integer 
	Parameter AXIL_CQM_BASE_ADDR bound to: 2097152 - type: integer 
	Parameter AXIL_TX_QM_BASE_ADDR bound to: 4194304 - type: integer 
	Parameter AXIL_RX_QM_BASE_ADDR bound to: 6291456 - type: integer 
	Parameter AXIL_SCHED_BASE_ADDR bound to: 8388608 - type: integer 
	Parameter PRIORITY_WIDTH bound to: 6 - type: integer 
	Parameter REG_ADDR_WIDTH bound to: 19 - type: integer 
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REG_STRB_WIDTH bound to: 4 - type: integer 
	Parameter RB_BASE_ADDR bound to: 524288 - type: integer 
	Parameter RBB bound to: 0 - type: integer 
	Parameter RX_RB_BASE_ADDR bound to: 524544 - type: integer 
	Parameter PORT_RB_BASE_ADDR bound to: 528384 - type: integer 
	Parameter PORT_RB_STRIDE bound to: 16'b0001000000000000 
	Parameter SCHED_RB_BASE_ADDR bound to: 532480 - type: integer 
	Parameter SCHED_RB_STRIDE bound to: 16'b0001000000000000 
	Parameter TX_FIFO_DEPTH_WIDTH bound to: 16 - type: integer 
	Parameter RX_FIFO_DEPTH_WIDTH bound to: 18 - type: integer 
	Parameter AXIL_S_COUNT bound to: 1 - type: integer 
	Parameter AXIL_M_COUNT bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mqnic_tx_scheduler_trico' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/mqnic_tx_scheduler_trico.v:18]
	Parameter PORTS bound to: 1 - type: integer 
	Parameter INDEX bound to: 0 - type: integer 
	Parameter CLK_PERIOD_NS_NUM bound to: 4 - type: integer 
	Parameter CLK_PERIOD_NS_DENOM bound to: 1 - type: integer 
	Parameter PTP_CLK_PERIOD_NS_NUM bound to: 1024 - type: integer 
	Parameter PTP_CLK_PERIOD_NS_DENOM bound to: 165 - type: integer 
	Parameter PTP_CLOCK_CDC_PIPELINE bound to: 0 - type: integer 
	Parameter PTP_PEROUT_ENABLE bound to: 0 - type: integer 
	Parameter PTP_PEROUT_COUNT bound to: 1 - type: integer 
	Parameter QUEUE_INDEX_WIDTH bound to: 6 - type: integer 
	Parameter PRIORITY_WIDTH bound to: 6 - type: integer 
	Parameter PER_PRIORITY_WIDTH bound to: 3 - type: integer 
	Parameter PACKET_WIDTH bound to: 7 - type: integer 
	Parameter TX_SCHEDULER_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter TX_SCHEDULER_PIPELINE bound to: 3 - type: integer 
	Parameter TDMA_INDEX_WIDTH bound to: 6 - type: integer 
	Parameter DMA_LEN_WIDTH bound to: 16 - type: integer 
	Parameter TX_REQ_TAG_WIDTH bound to: 5 - type: integer 
	Parameter MAX_TX_SIZE bound to: 9214 - type: integer 
	Parameter REG_ADDR_WIDTH bound to: 19 - type: integer 
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REG_STRB_WIDTH bound to: 4 - type: integer 
	Parameter RB_BASE_ADDR bound to: 532480 - type: integer 
	Parameter RB_NEXT_PTR bound to: 0 - type: integer 
	Parameter AXIL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXIL_ADDR_WIDTH bound to: 21 - type: integer 
	Parameter AXIL_STRB_WIDTH bound to: 4 - type: integer 
	Parameter AXIL_OFFSET bound to: 8388608 - type: integer 
	Parameter AXIS_TX_DEST_WIDTH bound to: 4 - type: integer 
	Parameter SCHED_COUNT bound to: 1 - type: integer 
	Parameter AXIL_SCHED_ADDR_WIDTH bound to: 21 - type: integer 
	Parameter RBB bound to: 8192 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'tx_scheduler_trico' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/tx_scheduler_trico.v:18]
	Parameter AXIL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXIL_ADDR_WIDTH bound to: 21 - type: integer 
	Parameter AXIL_STRB_WIDTH bound to: 4 - type: integer 
	Parameter LEN_WIDTH bound to: 16 - type: integer 
	Parameter REQ_TAG_WIDTH bound to: 5 - type: integer 
	Parameter OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter QUEUE_INDEX_WIDTH bound to: 6 - type: integer 
	Parameter PIPELINE bound to: 3 - type: integer 
	Parameter SCHED_CTRL_ENABLE bound to: 0 - type: integer 
	Parameter PRIORITY_WIDTH bound to: 6 - type: integer 
	Parameter PACKET_WIDTH bound to: 7 - type: integer 
	Parameter PER_PRIORITY_WIDTH bound to: 3 - type: integer 
	Parameter TREE_NUM_BITS bound to: 2 - type: integer 
	Parameter QUEUE_COUNT bound to: 64 - type: integer 
	Parameter CL_OP_TABLE_SIZE bound to: 5 - type: integer 
	Parameter QUEUE_RAM_BE_WIDTH bound to: 2 - type: integer 
	Parameter QUEUE_RAM_WIDTH bound to: 16 - type: integer 
	Parameter METADATA_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'metadata_store' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:14]
	Parameter DEPTH_PER_FIFO bound to: 16 - type: integer 
	Parameter PRIORITY_WIDTH bound to: 6 - type: integer 
	Parameter QUEUE_COUNT bound to: 64 - type: integer 
	Parameter QUEUE_INDEX_WIDTH bound to: 6 - type: integer 
	Parameter PACKET_WIDTH bound to: 7 - type: integer 
	Parameter PER_PRIORITY_WIDTH bound to: 3 - type: integer 
	Parameter METADATA_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'metadata_fifo' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_fifo.v:37]
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter KEEP_ENABLE bound to: 0 - type: integer 
	Parameter KEEP_WIDTH bound to: 1 - type: integer 
	Parameter LAST_ENABLE bound to: 0 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 0 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter RAM_PIPELINE bound to: 1 - type: integer 
	Parameter OUTPUT_FIFO_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_FIFO bound to: 0 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_OVERSIZE_FRAME bound to: 0 - type: integer 
	Parameter DROP_BAD_FRAME bound to: 0 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
	Parameter MARK_WHEN_FULL bound to: 0 - type: integer 
	Parameter PAUSE_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_PAUSE bound to: 0 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter OUTPUT_FIFO_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter KEEP_OFFSET bound to: 10 - type: integer 
	Parameter LAST_OFFSET bound to: 10 - type: integer 
	Parameter ID_OFFSET bound to: 10 - type: integer 
	Parameter DEST_OFFSET bound to: 10 - type: integer 
	Parameter USER_OFFSET bound to: 10 - type: integer 
	Parameter WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'metadata_fifo' (64#1) [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_fifo.v:37]
WARNING: [Synth 8-7071] port 'pause_req' of module 'metadata_fifo' is unconnected for instance 'doorbell_axis_fifo' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7071] port 'pause_ack' of module 'metadata_fifo' is unconnected for instance 'doorbell_axis_fifo' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7071] port 'status_depth' of module 'metadata_fifo' is unconnected for instance 'doorbell_axis_fifo' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7071] port 'status_depth_commit' of module 'metadata_fifo' is unconnected for instance 'doorbell_axis_fifo' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7023] instance 'doorbell_axis_fifo' of module 'metadata_fifo' has 25 connections declared, but only 21 given [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7071] port 'pause_req' of module 'metadata_fifo' is unconnected for instance 'doorbell_axis_fifo' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7071] port 'pause_ack' of module 'metadata_fifo' is unconnected for instance 'doorbell_axis_fifo' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7071] port 'status_depth' of module 'metadata_fifo' is unconnected for instance 'doorbell_axis_fifo' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7071] port 'status_depth_commit' of module 'metadata_fifo' is unconnected for instance 'doorbell_axis_fifo' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7023] instance 'doorbell_axis_fifo' of module 'metadata_fifo' has 25 connections declared, but only 21 given [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7071] port 'pause_req' of module 'metadata_fifo' is unconnected for instance 'doorbell_axis_fifo' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7071] port 'pause_ack' of module 'metadata_fifo' is unconnected for instance 'doorbell_axis_fifo' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7071] port 'status_depth' of module 'metadata_fifo' is unconnected for instance 'doorbell_axis_fifo' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7071] port 'status_depth_commit' of module 'metadata_fifo' is unconnected for instance 'doorbell_axis_fifo' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7023] instance 'doorbell_axis_fifo' of module 'metadata_fifo' has 25 connections declared, but only 21 given [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7071] port 'pause_req' of module 'metadata_fifo' is unconnected for instance 'doorbell_axis_fifo' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7071] port 'pause_ack' of module 'metadata_fifo' is unconnected for instance 'doorbell_axis_fifo' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7071] port 'status_depth' of module 'metadata_fifo' is unconnected for instance 'doorbell_axis_fifo' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7071] port 'status_depth_commit' of module 'metadata_fifo' is unconnected for instance 'doorbell_axis_fifo' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7023] instance 'doorbell_axis_fifo' of module 'metadata_fifo' has 25 connections declared, but only 21 given [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7071] port 'pause_req' of module 'metadata_fifo' is unconnected for instance 'doorbell_axis_fifo' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7071] port 'pause_ack' of module 'metadata_fifo' is unconnected for instance 'doorbell_axis_fifo' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7071] port 'status_depth' of module 'metadata_fifo' is unconnected for instance 'doorbell_axis_fifo' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7071] port 'status_depth_commit' of module 'metadata_fifo' is unconnected for instance 'doorbell_axis_fifo' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7023] instance 'doorbell_axis_fifo' of module 'metadata_fifo' has 25 connections declared, but only 21 given [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7071] port 'pause_req' of module 'metadata_fifo' is unconnected for instance 'doorbell_axis_fifo' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7071] port 'pause_ack' of module 'metadata_fifo' is unconnected for instance 'doorbell_axis_fifo' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7071] port 'status_depth' of module 'metadata_fifo' is unconnected for instance 'doorbell_axis_fifo' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7071] port 'status_depth_commit' of module 'metadata_fifo' is unconnected for instance 'doorbell_axis_fifo' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7023] instance 'doorbell_axis_fifo' of module 'metadata_fifo' has 25 connections declared, but only 21 given [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7071] port 'pause_req' of module 'metadata_fifo' is unconnected for instance 'doorbell_axis_fifo' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7071] port 'pause_ack' of module 'metadata_fifo' is unconnected for instance 'doorbell_axis_fifo' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7071] port 'status_depth' of module 'metadata_fifo' is unconnected for instance 'doorbell_axis_fifo' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7071] port 'status_depth_commit' of module 'metadata_fifo' is unconnected for instance 'doorbell_axis_fifo' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7023] instance 'doorbell_axis_fifo' of module 'metadata_fifo' has 25 connections declared, but only 21 given [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7071] port 'pause_req' of module 'metadata_fifo' is unconnected for instance 'doorbell_axis_fifo' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7071] port 'pause_ack' of module 'metadata_fifo' is unconnected for instance 'doorbell_axis_fifo' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7071] port 'status_depth' of module 'metadata_fifo' is unconnected for instance 'doorbell_axis_fifo' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7071] port 'status_depth_commit' of module 'metadata_fifo' is unconnected for instance 'doorbell_axis_fifo' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7023] instance 'doorbell_axis_fifo' of module 'metadata_fifo' has 25 connections declared, but only 21 given [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7071] port 'pause_req' of module 'metadata_fifo' is unconnected for instance 'doorbell_axis_fifo' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7071] port 'pause_ack' of module 'metadata_fifo' is unconnected for instance 'doorbell_axis_fifo' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7071] port 'status_depth' of module 'metadata_fifo' is unconnected for instance 'doorbell_axis_fifo' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7071] port 'status_depth_commit' of module 'metadata_fifo' is unconnected for instance 'doorbell_axis_fifo' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7023] instance 'doorbell_axis_fifo' of module 'metadata_fifo' has 25 connections declared, but only 21 given [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7071] port 'pause_req' of module 'metadata_fifo' is unconnected for instance 'doorbell_axis_fifo' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7071] port 'pause_ack' of module 'metadata_fifo' is unconnected for instance 'doorbell_axis_fifo' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7071] port 'status_depth' of module 'metadata_fifo' is unconnected for instance 'doorbell_axis_fifo' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7071] port 'status_depth_commit' of module 'metadata_fifo' is unconnected for instance 'doorbell_axis_fifo' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7023] instance 'doorbell_axis_fifo' of module 'metadata_fifo' has 25 connections declared, but only 21 given [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7071] port 'pause_req' of module 'metadata_fifo' is unconnected for instance 'doorbell_axis_fifo' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7071] port 'pause_ack' of module 'metadata_fifo' is unconnected for instance 'doorbell_axis_fifo' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7071] port 'status_depth' of module 'metadata_fifo' is unconnected for instance 'doorbell_axis_fifo' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7071] port 'status_depth_commit' of module 'metadata_fifo' is unconnected for instance 'doorbell_axis_fifo' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7023] instance 'doorbell_axis_fifo' of module 'metadata_fifo' has 25 connections declared, but only 21 given [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7071] port 'pause_req' of module 'metadata_fifo' is unconnected for instance 'doorbell_axis_fifo' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7071] port 'pause_ack' of module 'metadata_fifo' is unconnected for instance 'doorbell_axis_fifo' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7071] port 'status_depth' of module 'metadata_fifo' is unconnected for instance 'doorbell_axis_fifo' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7071] port 'status_depth_commit' of module 'metadata_fifo' is unconnected for instance 'doorbell_axis_fifo' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7023] instance 'doorbell_axis_fifo' of module 'metadata_fifo' has 25 connections declared, but only 21 given [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7071] port 'pause_req' of module 'metadata_fifo' is unconnected for instance 'doorbell_axis_fifo' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7071] port 'pause_ack' of module 'metadata_fifo' is unconnected for instance 'doorbell_axis_fifo' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7071] port 'status_depth' of module 'metadata_fifo' is unconnected for instance 'doorbell_axis_fifo' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7071] port 'status_depth_commit' of module 'metadata_fifo' is unconnected for instance 'doorbell_axis_fifo' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7023] instance 'doorbell_axis_fifo' of module 'metadata_fifo' has 25 connections declared, but only 21 given [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7071] port 'pause_req' of module 'metadata_fifo' is unconnected for instance 'doorbell_axis_fifo' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7071] port 'pause_ack' of module 'metadata_fifo' is unconnected for instance 'doorbell_axis_fifo' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7071] port 'status_depth' of module 'metadata_fifo' is unconnected for instance 'doorbell_axis_fifo' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7071] port 'status_depth_commit' of module 'metadata_fifo' is unconnected for instance 'doorbell_axis_fifo' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7023] instance 'doorbell_axis_fifo' of module 'metadata_fifo' has 25 connections declared, but only 21 given [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7071] port 'pause_req' of module 'metadata_fifo' is unconnected for instance 'doorbell_axis_fifo' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7071] port 'pause_ack' of module 'metadata_fifo' is unconnected for instance 'doorbell_axis_fifo' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7071] port 'status_depth' of module 'metadata_fifo' is unconnected for instance 'doorbell_axis_fifo' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7071] port 'status_depth_commit' of module 'metadata_fifo' is unconnected for instance 'doorbell_axis_fifo' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7023] instance 'doorbell_axis_fifo' of module 'metadata_fifo' has 25 connections declared, but only 21 given [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7071] port 'pause_req' of module 'metadata_fifo' is unconnected for instance 'doorbell_axis_fifo' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7071] port 'pause_ack' of module 'metadata_fifo' is unconnected for instance 'doorbell_axis_fifo' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7071] port 'status_depth' of module 'metadata_fifo' is unconnected for instance 'doorbell_axis_fifo' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7071] port 'status_depth_commit' of module 'metadata_fifo' is unconnected for instance 'doorbell_axis_fifo' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7023] instance 'doorbell_axis_fifo' of module 'metadata_fifo' has 25 connections declared, but only 21 given [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7071] port 'pause_req' of module 'metadata_fifo' is unconnected for instance 'doorbell_axis_fifo' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7071] port 'pause_ack' of module 'metadata_fifo' is unconnected for instance 'doorbell_axis_fifo' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7071] port 'status_depth' of module 'metadata_fifo' is unconnected for instance 'doorbell_axis_fifo' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7071] port 'status_depth_commit' of module 'metadata_fifo' is unconnected for instance 'doorbell_axis_fifo' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7023] instance 'doorbell_axis_fifo' of module 'metadata_fifo' has 25 connections declared, but only 21 given [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7071] port 'pause_req' of module 'metadata_fifo' is unconnected for instance 'doorbell_axis_fifo' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7071] port 'pause_ack' of module 'metadata_fifo' is unconnected for instance 'doorbell_axis_fifo' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7071] port 'status_depth' of module 'metadata_fifo' is unconnected for instance 'doorbell_axis_fifo' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7071] port 'status_depth_commit' of module 'metadata_fifo' is unconnected for instance 'doorbell_axis_fifo' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7023] instance 'doorbell_axis_fifo' of module 'metadata_fifo' has 25 connections declared, but only 21 given [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7071] port 'pause_req' of module 'metadata_fifo' is unconnected for instance 'doorbell_axis_fifo' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7071] port 'pause_ack' of module 'metadata_fifo' is unconnected for instance 'doorbell_axis_fifo' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7071] port 'status_depth' of module 'metadata_fifo' is unconnected for instance 'doorbell_axis_fifo' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7071] port 'status_depth_commit' of module 'metadata_fifo' is unconnected for instance 'doorbell_axis_fifo' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7023] instance 'doorbell_axis_fifo' of module 'metadata_fifo' has 25 connections declared, but only 21 given [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7071] port 'pause_req' of module 'metadata_fifo' is unconnected for instance 'doorbell_axis_fifo' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7071] port 'pause_ack' of module 'metadata_fifo' is unconnected for instance 'doorbell_axis_fifo' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7071] port 'status_depth' of module 'metadata_fifo' is unconnected for instance 'doorbell_axis_fifo' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7071] port 'status_depth_commit' of module 'metadata_fifo' is unconnected for instance 'doorbell_axis_fifo' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7023] instance 'doorbell_axis_fifo' of module 'metadata_fifo' has 25 connections declared, but only 21 given [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7071] port 'pause_req' of module 'metadata_fifo' is unconnected for instance 'doorbell_axis_fifo' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7071] port 'pause_ack' of module 'metadata_fifo' is unconnected for instance 'doorbell_axis_fifo' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7071] port 'status_depth' of module 'metadata_fifo' is unconnected for instance 'doorbell_axis_fifo' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7071] port 'status_depth_commit' of module 'metadata_fifo' is unconnected for instance 'doorbell_axis_fifo' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7023] instance 'doorbell_axis_fifo' of module 'metadata_fifo' has 25 connections declared, but only 21 given [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7071] port 'pause_req' of module 'metadata_fifo' is unconnected for instance 'doorbell_axis_fifo' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7071] port 'pause_ack' of module 'metadata_fifo' is unconnected for instance 'doorbell_axis_fifo' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7071] port 'status_depth' of module 'metadata_fifo' is unconnected for instance 'doorbell_axis_fifo' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7071] port 'status_depth_commit' of module 'metadata_fifo' is unconnected for instance 'doorbell_axis_fifo' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7023] instance 'doorbell_axis_fifo' of module 'metadata_fifo' has 25 connections declared, but only 21 given [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7071] port 'pause_req' of module 'metadata_fifo' is unconnected for instance 'doorbell_axis_fifo' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7071] port 'pause_ack' of module 'metadata_fifo' is unconnected for instance 'doorbell_axis_fifo' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7071] port 'status_depth' of module 'metadata_fifo' is unconnected for instance 'doorbell_axis_fifo' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7071] port 'status_depth_commit' of module 'metadata_fifo' is unconnected for instance 'doorbell_axis_fifo' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7023] instance 'doorbell_axis_fifo' of module 'metadata_fifo' has 25 connections declared, but only 21 given [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7071] port 'pause_req' of module 'metadata_fifo' is unconnected for instance 'doorbell_axis_fifo' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7071] port 'pause_ack' of module 'metadata_fifo' is unconnected for instance 'doorbell_axis_fifo' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7071] port 'status_depth' of module 'metadata_fifo' is unconnected for instance 'doorbell_axis_fifo' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
INFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'doorbell_axis_fifo' of module 'metadata_fifo' has 25 connections declared, but only 21 given [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7023] instance 'doorbell_axis_fifo' of module 'metadata_fifo' has 25 connections declared, but only 21 given [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7023] instance 'doorbell_axis_fifo' of module 'metadata_fifo' has 25 connections declared, but only 21 given [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7023] instance 'doorbell_axis_fifo' of module 'metadata_fifo' has 25 connections declared, but only 21 given [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7023] instance 'doorbell_axis_fifo' of module 'metadata_fifo' has 25 connections declared, but only 21 given [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7023] instance 'doorbell_axis_fifo' of module 'metadata_fifo' has 25 connections declared, but only 21 given [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7023] instance 'doorbell_axis_fifo' of module 'metadata_fifo' has 25 connections declared, but only 21 given [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7023] instance 'doorbell_axis_fifo' of module 'metadata_fifo' has 25 connections declared, but only 21 given [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7023] instance 'doorbell_axis_fifo' of module 'metadata_fifo' has 25 connections declared, but only 21 given [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7023] instance 'doorbell_axis_fifo' of module 'metadata_fifo' has 25 connections declared, but only 21 given [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7023] instance 'doorbell_axis_fifo' of module 'metadata_fifo' has 25 connections declared, but only 21 given [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7023] instance 'doorbell_axis_fifo' of module 'metadata_fifo' has 25 connections declared, but only 21 given [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7023] instance 'doorbell_axis_fifo' of module 'metadata_fifo' has 25 connections declared, but only 21 given [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7023] instance 'doorbell_axis_fifo' of module 'metadata_fifo' has 25 connections declared, but only 21 given [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7023] instance 'doorbell_axis_fifo' of module 'metadata_fifo' has 25 connections declared, but only 21 given [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7023] instance 'doorbell_axis_fifo' of module 'metadata_fifo' has 25 connections declared, but only 21 given [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7023] instance 'doorbell_axis_fifo' of module 'metadata_fifo' has 25 connections declared, but only 21 given [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7023] instance 'doorbell_axis_fifo' of module 'metadata_fifo' has 25 connections declared, but only 21 given [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7023] instance 'doorbell_axis_fifo' of module 'metadata_fifo' has 25 connections declared, but only 21 given [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7023] instance 'doorbell_axis_fifo' of module 'metadata_fifo' has 25 connections declared, but only 21 given [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7023] instance 'doorbell_axis_fifo' of module 'metadata_fifo' has 25 connections declared, but only 21 given [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7023] instance 'doorbell_axis_fifo' of module 'metadata_fifo' has 25 connections declared, but only 21 given [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7023] instance 'doorbell_axis_fifo' of module 'metadata_fifo' has 25 connections declared, but only 21 given [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7023] instance 'doorbell_axis_fifo' of module 'metadata_fifo' has 25 connections declared, but only 21 given [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7023] instance 'doorbell_axis_fifo' of module 'metadata_fifo' has 25 connections declared, but only 21 given [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7023] instance 'doorbell_axis_fifo' of module 'metadata_fifo' has 25 connections declared, but only 21 given [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7023] instance 'doorbell_axis_fifo' of module 'metadata_fifo' has 25 connections declared, but only 21 given [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7023] instance 'doorbell_axis_fifo' of module 'metadata_fifo' has 25 connections declared, but only 21 given [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7023] instance 'doorbell_axis_fifo' of module 'metadata_fifo' has 25 connections declared, but only 21 given [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7023] instance 'doorbell_axis_fifo' of module 'metadata_fifo' has 25 connections declared, but only 21 given [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7023] instance 'doorbell_axis_fifo' of module 'metadata_fifo' has 25 connections declared, but only 21 given [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7023] instance 'doorbell_axis_fifo' of module 'metadata_fifo' has 25 connections declared, but only 21 given [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7023] instance 'doorbell_axis_fifo' of module 'metadata_fifo' has 25 connections declared, but only 21 given [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7023] instance 'doorbell_axis_fifo' of module 'metadata_fifo' has 25 connections declared, but only 21 given [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7023] instance 'doorbell_axis_fifo' of module 'metadata_fifo' has 25 connections declared, but only 21 given [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7023] instance 'doorbell_axis_fifo' of module 'metadata_fifo' has 25 connections declared, but only 21 given [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7023] instance 'doorbell_axis_fifo' of module 'metadata_fifo' has 25 connections declared, but only 21 given [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7023] instance 'doorbell_axis_fifo' of module 'metadata_fifo' has 25 connections declared, but only 21 given [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7023] instance 'doorbell_axis_fifo' of module 'metadata_fifo' has 25 connections declared, but only 21 given [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7023] instance 'doorbell_axis_fifo' of module 'metadata_fifo' has 25 connections declared, but only 21 given [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
WARNING: [Synth 8-7023] instance 'doorbell_axis_fifo' of module 'metadata_fifo' has 25 connections declared, but only 21 given [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:98]
INFO: [Synth 8-6155] done synthesizing module 'metadata_store' (65#1) [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/metadata_store.v:14]
INFO: [Synth 8-6157] synthesizing module 'trico_tree_top' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/trico_tree_top.sv:8]
	Parameter PTW bound to: 3 - type: integer 
	Parameter TREE_NUM_BITS bound to: 2 - type: integer 
	Parameter QUEUE_INDEX_WIDTH bound to: 6 - type: integer 
	Parameter MTW bound to: 8 - type: integer 
	Parameter CTW bound to: 10 - type: integer 
	Parameter LEVEL bound to: 3 - type: integer 
	Parameter TREE_NUM bound to: 3 - type: integer 
	Parameter FIFO_SIZE bound to: 8 - type: integer 
	Parameter PLW bound to: 7 - type: integer 
	Parameter CDW bound to: 16 - type: integer 
	Parameter FIFO_WIDTH bound to: 3 - type: integer 
	Parameter LEVEL_BITS bound to: 2 - type: integer 
	Parameter ROOT_TREE_ID bound to: 0 - type: integer 
	Parameter ROOT_RPU_ID bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'PIFO_TOP' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/PIFO_TOP.sv:8]
	Parameter PTW bound to: 3 - type: integer 
	Parameter MTW bound to: 8 - type: integer 
	Parameter CTW bound to: 10 - type: integer 
	Parameter LEVEL bound to: 3 - type: integer 
	Parameter TREE_NUM bound to: 3 - type: integer 
	Parameter FIFO_SIZE bound to: 8 - type: integer 
	Parameter PLW bound to: 7 - type: integer 
	Parameter FIFO_WIDTH bound to: 3 - type: integer 
	Parameter LEVEL_BITS bound to: 2 - type: integer 
	Parameter TREE_NUM_BITS bound to: 2 - type: integer 
	Parameter TREE_SIZE_BITS bound to: 3 - type: integer 
	Parameter SRAM_ADW bound to: 3 - type: integer 
	Parameter TaskFIFO_DATA_BITS bound to: 24 - type: integer 
	Parameter ADW bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pifo' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/pifo.sv:21]
	Parameter PTW bound to: 3 - type: integer 
	Parameter MTW bound to: 8 - type: integer 
	Parameter CTW bound to: 10 - type: integer 
	Parameter LEVEL bound to: 3 - type: integer 
	Parameter TREE_NUM bound to: 3 - type: integer 
	Parameter PLW bound to: 7 - type: integer 
	Parameter LEVEL_BITS bound to: 2 - type: integer 
	Parameter TREE_NUM_BITS bound to: 2 - type: integer 
	Parameter TREE_SIZE_BITS bound to: 3 - type: integer 
	Parameter SRAM_ADW_HI_BITS bound to: 0 - type: integer 
	Parameter SRAM_ADW bound to: 3 - type: integer 
	Parameter ADW bound to: 2 - type: integer 
	Parameter TREE_SIZE bound to: 3'b111 
	Parameter ST_IDLE bound to: 3'b000 
	Parameter ST_PUSH bound to: 3'b001 
	Parameter ST_POP bound to: 3'b011 
	Parameter ST_WB bound to: 3'b010 
	Parameter ST_PP bound to: 3'b100 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/pifo.sv:129]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/pifo.sv:131]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/pifo.sv:154]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/pifo.sv:185]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/pifo.sv:250]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/pifo.sv:256]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/pifo.sv:283]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/pifo.sv:325]
INFO: [Synth 8-6155] done synthesizing module 'pifo' (66#1) [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/pifo.sv:21]
INFO: [Synth 8-6157] synthesizing module 'INFER_SDPRAM' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/INFER_SDPRAM.v:23]
	Parameter DATA_WIDTH bound to: 56 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter ARCH bound to: 0 - type: integer 
	Parameter RDW_MODE bound to: 1 - type: integer 
	Parameter INIT_VALUE bound to: 56'b00000000001111111111111111110000000000111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'INFER_SDPRAM' (67#1) [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/INFER_SDPRAM.v:23]
INFO: [Synth 8-6157] synthesizing module 'task_fifo' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/task_fifo.sv:21]
	Parameter PTW bound to: 3 - type: integer 
	Parameter MTW bound to: 8 - type: integer 
	Parameter TREE_NUM bound to: 3 - type: integer 
	Parameter PLW bound to: 7 - type: integer 
	Parameter BUF_SIZE bound to: 8 - type: integer 
	Parameter TREE_NUM_BITS bound to: 2 - type: integer 
	Parameter BUF_WIDTH bound to: 3 - type: integer 
	Parameter TaskFIFO_DATA_BITS bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'task_fifo' (68#1) [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/task_fifo.sv:21]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/PIFO_TOP.sv:148]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/PIFO_TOP.sv:148]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/PIFO_TOP.sv:148]
INFO: [Synth 8-6157] synthesizing module 'task_distribute' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/task_distribute.sv:1]
	Parameter PTW bound to: 3 - type: integer 
	Parameter MTW bound to: 8 - type: integer 
	Parameter LEVEL bound to: 3 - type: integer 
	Parameter PLW bound to: 7 - type: integer 
	Parameter TREE_NUM bound to: 3 - type: integer 
	Parameter LEVEL_BITS bound to: 2 - type: integer 
	Parameter TREE_NUM_BITS bound to: 2 - type: integer 
	Parameter TaskFIFO_DATA_BITS bound to: 24 - type: integer 
	Parameter TaskFIFO_DATA_PUSH_TaskFIFO_INVERT bound to: 24'b100000000000000000000000 
	Parameter TaskFIFO_DATA_POP_TaskFIFO_INVERT bound to: 24'b010000000000000000000000 
	Parameter TaskFIFO_DATA_PP_TaskFIFO_INVERT bound to: 24'b110000000000000000000000 
	Parameter ST_IDLE bound to: 3'b000 
	Parameter ST_PUSH bound to: 3'b001 
	Parameter ST_POP bound to: 3'b011 
	Parameter ST_WB bound to: 3'b010 
	Parameter ST_PP bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/task_distribute.sv:134]
INFO: [Synth 8-155] case statement is not full and has no default [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/task_distribute.sv:134]
INFO: [Synth 8-155] case statement is not full and has no default [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/task_distribute.sv:134]
WARNING: [Synth 8-151] case item 2'b11 is unreachable [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/task_distribute.sv:259]
INFO: [Synth 8-155] case statement is not full and has no default [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/task_distribute.sv:217]
WARNING: [Synth 8-151] case item 2'b11 is unreachable [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/task_distribute.sv:259]
INFO: [Synth 8-155] case statement is not full and has no default [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/task_distribute.sv:217]
WARNING: [Synth 8-151] case item 2'b11 is unreachable [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/task_distribute.sv:259]
INFO: [Synth 8-155] case statement is not full and has no default [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/task_distribute.sv:217]
INFO: [Synth 8-6155] done synthesizing module 'task_distribute' (69#1) [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/task_distribute.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'PIFO_TOP' (70#1) [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/PIFO_TOP.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'trico_tree_top' (71#1) [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/trico_tree_top.sv:8]
INFO: [Synth 8-6157] synthesizing module 'priority_encoder__parameterized0' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axi/rtl/priority_encoder.v:34]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter LSB_HIGH_PRIORITY bound to: 1 - type: integer 
	Parameter LEVELS bound to: 5 - type: integer 
	Parameter W bound to: 32 - type: integer 
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axi/rtl/priority_encoder.v:51]
INFO: [Synth 8-6155] done synthesizing module 'priority_encoder__parameterized0' (71#1) [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axi/rtl/priority_encoder.v:34]
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "op_table_doorbell_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'tx_scheduler_trico' (72#1) [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/tx_scheduler_trico.v:18]
INFO: [Synth 8-6155] done synthesizing module 'mqnic_tx_scheduler_trico' (73#1) [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/mqnic_tx_scheduler_trico.v:18]
WARNING: [Synth 8-689] width (24) of port connection 's_axil_awaddr' does not match port width (21) of module 'mqnic_tx_scheduler_trico' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/mqnic_interface.v:2323]
WARNING: [Synth 8-689] width (24) of port connection 's_axil_araddr' does not match port width (21) of module 'mqnic_tx_scheduler_trico' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/mqnic_interface.v:2334]
INFO: [Synth 8-6157] synthesizing module 'mqnic_port' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/mqnic_port.v:15]
	Parameter PTP_TS_WIDTH bound to: 96 - type: integer 
	Parameter PTP_TS_ENABLE bound to: 1 - type: integer 
	Parameter TX_CPL_ENABLE bound to: 1 - type: integer 
	Parameter TX_CPL_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter TX_TAG_WIDTH bound to: 16 - type: integer 
	Parameter PFC_ENABLE bound to: 0 - type: integer 
	Parameter LFC_ENABLE bound to: 0 - type: integer 
	Parameter MAC_CTRL_ENABLE bound to: 0 - type: integer 
	Parameter TX_FIFO_DEPTH bound to: 32768 - type: integer 
	Parameter RX_FIFO_DEPTH bound to: 131072 - type: integer 
	Parameter TX_FIFO_DEPTH_WIDTH bound to: 16 - type: integer 
	Parameter RX_FIFO_DEPTH_WIDTH bound to: 18 - type: integer 
	Parameter MAX_TX_SIZE bound to: 9214 - type: integer 
	Parameter MAX_RX_SIZE bound to: 9214 - type: integer 
	Parameter APP_AXIS_DIRECT_ENABLE bound to: 1'b0 
	Parameter APP_AXIS_SYNC_ENABLE bound to: 1'b0 
	Parameter REG_ADDR_WIDTH bound to: 19 - type: integer 
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REG_STRB_WIDTH bound to: 4 - type: integer 
	Parameter RB_BASE_ADDR bound to: 528384 - type: integer 
	Parameter RB_NEXT_PTR bound to: 532480 - type: integer 
	Parameter AXIS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_KEEP_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_TX_USER_WIDTH bound to: 17 - type: integer 
	Parameter AXIS_RX_USER_WIDTH bound to: 97 - type: integer 
	Parameter AXIS_RX_USE_READY bound to: 0 - type: integer 
	Parameter AXIS_TX_PIPELINE bound to: 4 - type: integer 
	Parameter AXIS_TX_FIFO_PIPELINE bound to: 4 - type: integer 
	Parameter AXIS_TX_TS_PIPELINE bound to: 4 - type: integer 
	Parameter AXIS_RX_PIPELINE bound to: 4 - type: integer 
	Parameter AXIS_RX_FIFO_PIPELINE bound to: 4 - type: integer 
	Parameter AXIS_SYNC_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_SYNC_KEEP_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_SYNC_TX_USER_WIDTH bound to: 17 - type: integer 
	Parameter AXIS_SYNC_RX_USER_WIDTH bound to: 97 - type: integer 
	Parameter RBB bound to: 4096 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mqnic_port_tx' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/mqnic_port_tx.v:15]
	Parameter PTP_TS_WIDTH bound to: 96 - type: integer 
	Parameter PTP_TS_ENABLE bound to: 1 - type: integer 
	Parameter TX_CPL_ENABLE bound to: 1 - type: integer 
	Parameter TX_CPL_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter TX_TAG_WIDTH bound to: 16 - type: integer 
	Parameter PFC_ENABLE bound to: 0 - type: integer 
	Parameter LFC_ENABLE bound to: 0 - type: integer 
	Parameter MAC_CTRL_ENABLE bound to: 0 - type: integer 
	Parameter MAX_TX_SIZE bound to: 9214 - type: integer 
	Parameter APP_AXIS_DIRECT_ENABLE bound to: 1'b0 
	Parameter APP_AXIS_SYNC_ENABLE bound to: 1'b0 
	Parameter AXIS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_KEEP_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_TX_USER_WIDTH bound to: 17 - type: integer 
	Parameter AXIS_TX_PIPELINE bound to: 4 - type: integer 
	Parameter AXIS_TX_FIFO_PIPELINE bound to: 4 - type: integer 
	Parameter AXIS_TX_TS_PIPELINE bound to: 4 - type: integer 
	Parameter AXIS_SYNC_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_SYNC_KEEP_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_SYNC_TX_USER_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_async_fifo' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/rtl/axis_async_fifo.v:34]
	Parameter DEPTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 96 - type: integer 
	Parameter KEEP_ENABLE bound to: 0 - type: integer 
	Parameter KEEP_WIDTH bound to: 12 - type: integer 
	Parameter LAST_ENABLE bound to: 0 - type: integer 
	Parameter ID_ENABLE bound to: 1 - type: integer 
	Parameter ID_WIDTH bound to: 16 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 0 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter RAM_PIPELINE bound to: 1 - type: integer 
	Parameter OUTPUT_FIFO_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_FIFO bound to: 0 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_OVERSIZE_FRAME bound to: 0 - type: integer 
	Parameter DROP_BAD_FRAME bound to: 0 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
	Parameter MARK_WHEN_FULL bound to: 0 - type: integer 
	Parameter PAUSE_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_PAUSE bound to: 0 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter OUTPUT_FIFO_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter KEEP_OFFSET bound to: 96 - type: integer 
	Parameter LAST_OFFSET bound to: 96 - type: integer 
	Parameter ID_OFFSET bound to: 96 - type: integer 
	Parameter DEST_OFFSET bound to: 112 - type: integer 
	Parameter USER_OFFSET bound to: 112 - type: integer 
	Parameter WIDTH bound to: 112 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_async_fifo' (74#1) [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/rtl/axis_async_fifo.v:34]
WARNING: [Synth 8-7023] instance 'tx_cpl_fifo_inst' of module 'axis_async_fifo' has 34 connections declared, but only 26 given [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/mqnic_port_tx.v:238]
INFO: [Synth 8-6157] synthesizing module 'axis_pipeline_fifo' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/rtl/axis_pipeline_fifo.v:34]
	Parameter DATA_WIDTH bound to: 96 - type: integer 
	Parameter KEEP_ENABLE bound to: 0 - type: integer 
	Parameter KEEP_WIDTH bound to: 12 - type: integer 
	Parameter LAST_ENABLE bound to: 0 - type: integer 
	Parameter ID_ENABLE bound to: 1 - type: integer 
	Parameter ID_WIDTH bound to: 16 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 0 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter LENGTH bound to: 4 - type: integer 
	Parameter FIFO_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_pipeline_fifo' (75#1) [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/rtl/axis_pipeline_fifo.v:34]
INFO: [Synth 8-6157] synthesizing module 'axis_pipeline_fifo__parameterized0' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/rtl/axis_pipeline_fifo.v:34]
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter KEEP_ENABLE bound to: 1'b1 
	Parameter KEEP_WIDTH bound to: 64 - type: integer 
	Parameter LAST_ENABLE bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 17 - type: integer 
	Parameter LENGTH bound to: 4 - type: integer 
	Parameter FIFO_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_pipeline_fifo__parameterized0' (75#1) [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/rtl/axis_pipeline_fifo.v:34]
INFO: [Synth 8-6157] synthesizing module 'axis_async_fifo_adapter' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/rtl/axis_async_fifo_adapter.v:34]
	Parameter DEPTH bound to: 2048 - type: integer 
	Parameter S_DATA_WIDTH bound to: 512 - type: integer 
	Parameter S_KEEP_ENABLE bound to: 1'b1 
	Parameter S_KEEP_WIDTH bound to: 64 - type: integer 
	Parameter M_DATA_WIDTH bound to: 512 - type: integer 
	Parameter M_KEEP_ENABLE bound to: 1'b1 
	Parameter M_KEEP_WIDTH bound to: 64 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 17 - type: integer 
	Parameter RAM_PIPELINE bound to: 0 - type: integer 
	Parameter OUTPUT_FIFO_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_FIFO bound to: 1 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_OVERSIZE_FRAME bound to: 0 - type: integer 
	Parameter DROP_BAD_FRAME bound to: 0 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
	Parameter MARK_WHEN_FULL bound to: 0 - type: integer 
	Parameter PAUSE_ENABLE bound to: 1 - type: integer 
	Parameter FRAME_PAUSE bound to: 1 - type: integer 
	Parameter S_BYTE_LANES bound to: 64 - type: integer 
	Parameter M_BYTE_LANES bound to: 64 - type: integer 
	Parameter S_BYTE_SIZE bound to: 8 - type: integer 
	Parameter M_BYTE_SIZE bound to: 8 - type: integer 
	Parameter EXPAND_BUS bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter KEEP_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_async_fifo__parameterized0' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/rtl/axis_async_fifo.v:34]
	Parameter DEPTH bound to: 2048 - type: integer 
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter KEEP_ENABLE bound to: 1'b1 
	Parameter KEEP_WIDTH bound to: 64 - type: integer 
	Parameter LAST_ENABLE bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 17 - type: integer 
	Parameter RAM_PIPELINE bound to: 0 - type: integer 
	Parameter OUTPUT_FIFO_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_FIFO bound to: 1 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_OVERSIZE_FRAME bound to: 0 - type: integer 
	Parameter DROP_BAD_FRAME bound to: 0 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
	Parameter MARK_WHEN_FULL bound to: 0 - type: integer 
	Parameter PAUSE_ENABLE bound to: 1 - type: integer 
	Parameter FRAME_PAUSE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter OUTPUT_FIFO_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter KEEP_OFFSET bound to: 512 - type: integer 
	Parameter LAST_OFFSET bound to: 576 - type: integer 
	Parameter ID_OFFSET bound to: 577 - type: integer 
	Parameter DEST_OFFSET bound to: 577 - type: integer 
	Parameter USER_OFFSET bound to: 577 - type: integer 
	Parameter WIDTH bound to: 594 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_async_fifo__parameterized0' (75#1) [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/rtl/axis_async_fifo.v:34]
INFO: [Synth 8-6155] done synthesizing module 'axis_async_fifo_adapter' (76#1) [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/rtl/axis_async_fifo_adapter.v:34]
INFO: [Synth 8-6157] synthesizing module 'mqnic_l2_egress' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/mqnic_l2_egress.v:15]
	Parameter PFC_ENABLE bound to: 0 - type: integer 
	Parameter LFC_ENABLE bound to: 0 - type: integer 
	Parameter MAC_CTRL_ENABLE bound to: 0 - type: integer 
	Parameter AXIS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_KEEP_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_USER_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mqnic_l2_egress' (77#1) [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/mqnic_l2_egress.v:15]
INFO: [Synth 8-6155] done synthesizing module 'mqnic_port_tx' (78#1) [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/mqnic_port_tx.v:15]
INFO: [Synth 8-6157] synthesizing module 'mqnic_port_rx' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/mqnic_port_rx.v:15]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter PTP_TS_WIDTH bound to: 96 - type: integer 
	Parameter PTP_TS_ENABLE bound to: 1 - type: integer 
	Parameter PFC_ENABLE bound to: 0 - type: integer 
	Parameter LFC_ENABLE bound to: 0 - type: integer 
	Parameter MAC_CTRL_ENABLE bound to: 0 - type: integer 
	Parameter MAX_RX_SIZE bound to: 9214 - type: integer 
	Parameter APP_AXIS_DIRECT_ENABLE bound to: 1'b0 
	Parameter APP_AXIS_SYNC_ENABLE bound to: 1'b0 
	Parameter AXIS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_KEEP_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_RX_USER_WIDTH bound to: 97 - type: integer 
	Parameter AXIS_RX_USE_READY bound to: 0 - type: integer 
	Parameter AXIS_RX_PIPELINE bound to: 4 - type: integer 
	Parameter AXIS_RX_FIFO_PIPELINE bound to: 4 - type: integer 
	Parameter AXIS_SYNC_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_SYNC_KEEP_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_SYNC_RX_USER_WIDTH bound to: 97 - type: integer 
	Parameter PFC_ENABLE bound to: 0 - type: integer 
	Parameter LFC_ENABLE bound to: 0 - type: integer 
	Parameter MAC_CTRL_ENABLE bound to: 0 - type: integer 
	Parameter AXIS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_KEEP_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_USER_WIDTH bound to: 97 - type: integer 
	Parameter AXIS_USE_READY bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mqnic_l2_ingress' (79#1) [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/mqnic_l2_ingress.v:15]
	Parameter DEPTH bound to: 2048 - type: integer 
	Parameter S_DATA_WIDTH bound to: 512 - type: integer 
	Parameter S_KEEP_ENABLE bound to: 1'b1 
	Parameter S_KEEP_WIDTH bound to: 64 - type: integer 
	Parameter M_DATA_WIDTH bound to: 512 - type: integer 
	Parameter M_KEEP_ENABLE bound to: 1'b1 
	Parameter M_KEEP_WIDTH bound to: 64 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 97 - type: integer 
	Parameter RAM_PIPELINE bound to: 0 - type: integer 
	Parameter OUTPUT_FIFO_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_FIFO bound to: 0 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_OVERSIZE_FRAME bound to: 0 - type: integer 
	Parameter DROP_BAD_FRAME bound to: 0 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
	Parameter MARK_WHEN_FULL bound to: 1'b1 
	Parameter PAUSE_ENABLE bound to: 1 - type: integer 
	Parameter FRAME_PAUSE bound to: 1 - type: integer 
	Parameter S_BYTE_LANES bound to: 64 - type: integer 
	Parameter M_BYTE_LANES bound to: 64 - type: integer 
	Parameter S_BYTE_SIZE bound to: 8 - type: integer 
	Parameter M_BYTE_SIZE bound to: 8 - type: integer 
	Parameter EXPAND_BUS bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter KEEP_WIDTH bound to: 64 - type: integer 
	Parameter DEPTH bound to: 2048 - type: integer 
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter KEEP_ENABLE bound to: 1'b1 
	Parameter KEEP_WIDTH bound to: 64 - type: integer 
	Parameter LAST_ENABLE bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 97 - type: integer 
	Parameter RAM_PIPELINE bound to: 0 - type: integer 
	Parameter OUTPUT_FIFO_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_FIFO bound to: 0 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_OVERSIZE_FRAME bound to: 0 - type: integer 
	Parameter DROP_BAD_FRAME bound to: 0 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
	Parameter MARK_WHEN_FULL bound to: 1'b1 
	Parameter PAUSE_ENABLE bound to: 1 - type: integer 
	Parameter FRAME_PAUSE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter OUTPUT_FIFO_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter KEEP_OFFSET bound to: 512 - type: integer 
	Parameter LAST_OFFSET bound to: 576 - type: integer 
	Parameter ID_OFFSET bound to: 577 - type: integer 
	Parameter DEST_OFFSET bound to: 577 - type: integer 
	Parameter USER_OFFSET bound to: 577 - type: integer 
	Parameter WIDTH bound to: 674 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_async_fifo__parameterized1' (79#1) [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/rtl/axis_async_fifo.v:34]
INFO: [Synth 8-6155] done synthesizing module 'axis_async_fifo_adapter__parameterized0' (79#1) [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/rtl/axis_async_fifo_adapter.v:34]
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter KEEP_ENABLE bound to: 1'b1 
	Parameter KEEP_WIDTH bound to: 64 - type: integer 
	Parameter LAST_ENABLE bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 97 - type: integer 
	Parameter LENGTH bound to: 4 - type: integer 
	Parameter FIFO_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_pipeline_fifo__parameterized1' (79#1) [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/rtl/axis_pipeline_fifo.v:34]
INFO: [Synth 8-6155] done synthesizing module 'mqnic_port_rx' (80#1) [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/mqnic_port_rx.v:15]
INFO: [Synth 8-6155] done synthesizing module 'mqnic_port' (81#1) [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/mqnic_port.v:15]
	Parameter DEPTH bound to: 128 - type: integer 
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter KEEP_ENABLE bound to: 0 - type: integer 
	Parameter KEEP_WIDTH bound to: 1 - type: integer 
	Parameter LAST_ENABLE bound to: 0 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 0 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter RAM_PIPELINE bound to: 1 - type: integer 
	Parameter OUTPUT_FIFO_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_FIFO bound to: 0 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_OVERSIZE_FRAME bound to: 0 - type: integer 
	Parameter DROP_BAD_FRAME bound to: 0 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
	Parameter MARK_WHEN_FULL bound to: 0 - type: integer 
	Parameter PAUSE_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_PAUSE bound to: 0 - type: integer 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
	Parameter OUTPUT_FIFO_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter KEEP_OFFSET bound to: 6 - type: integer 
	Parameter LAST_OFFSET bound to: 6 - type: integer 
	Parameter ID_OFFSET bound to: 6 - type: integer 
	Parameter DEST_OFFSET bound to: 6 - type: integer 
	Parameter USER_OFFSET bound to: 6 - type: integer 
	Parameter WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_fifo' (82#1) [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/rtl/axis_fifo.v:34]
WARNING: [Synth 8-7023] instance 'irq_fifo' of module 'axis_fifo' has 25 connections declared, but only 21 given [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/mqnic_interface.v:949]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 19 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter TIMEOUT bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 19 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter TIMEOUT bound to: 4 - type: integer 
	Parameter TIMEOUT_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axil_reg_if_wr' (83#1) [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axi/rtl/axil_reg_if_wr.v:34]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 19 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter TIMEOUT bound to: 4 - type: integer 
	Parameter TIMEOUT_WIDTH bound to: 2 - type: integer 
WARNING: [Synth 8-689] width (24) of port connection 's_axil_awaddr' does not match port width (19) of module 'axil_reg_if' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/mqnic_interface.v:1005]
WARNING: [Synth 8-689] width (24) of port connection 's_axil_araddr' does not match port width (19) of module 'axil_reg_if' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/mqnic_interface.v:1016]
	Parameter S_COUNT bound to: 1 - type: integer 
	Parameter M_COUNT bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 24 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter S_ACCEPT bound to: 16 - type: integer 
	Parameter M_REGIONS bound to: 1 - type: integer 
	Parameter M_BASE_ADDR bound to: 0 - type: integer 
	Parameter M_ADDR_WIDTH bound to: 256'b0000000000000000000000000001010100000000000000000000000000010101000000000000000000000000000101010000000000000000000000000001010100000000000000000000000000010011000000000000000000000000000100110000000000000000000000000001001100000000000000000000000000010011 
	Parameter M_CONNECT_READ bound to: 8'b11111111 
	Parameter M_CONNECT_WRITE bound to: 8'b11111111 
	Parameter M_ISSUE bound to: 256'b0000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000 
	Parameter M_SECURE bound to: 8'b00000000 
	Parameter S_AW_REG_TYPE bound to: 2'b00 
	Parameter S_W_REG_TYPE bound to: 2'b00 
	Parameter S_B_REG_TYPE bound to: 2'b01 
	Parameter S_AR_REG_TYPE bound to: 2'b00 
	Parameter S_R_REG_TYPE bound to: 2'b10 
	Parameter M_AW_REG_TYPE bound to: 16'b0101010101010101 
	Parameter M_W_REG_TYPE bound to: 16'b1010101010101010 
	Parameter M_B_REG_TYPE bound to: 16'b0000000000000000 
	Parameter M_AR_REG_TYPE bound to: 16'b0101010101010101 
	Parameter M_R_REG_TYPE bound to: 16'b0000000000000000 
	Parameter S_COUNT bound to: 1 - type: integer 
	Parameter M_COUNT bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 24 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter S_ACCEPT bound to: 16 - type: integer 
	Parameter M_REGIONS bound to: 1 - type: integer 
	Parameter M_BASE_ADDR bound to: 0 - type: integer 
	Parameter M_ADDR_WIDTH bound to: 256'b0000000000000000000000000001010100000000000000000000000000010101000000000000000000000000000101010000000000000000000000000001010100000000000000000000000000010011000000000000000000000000000100110000000000000000000000000001001100000000000000000000000000010011 
	Parameter M_CONNECT bound to: 8'b11111111 
	Parameter M_ISSUE bound to: 256'b0000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000 
	Parameter M_SECURE bound to: 8'b00000000 
	Parameter S_AW_REG_TYPE bound to: 2'b00 
	Parameter S_W_REG_TYPE bound to: 2'b00 
	Parameter S_B_REG_TYPE bound to: 2'b01 
	Parameter M_AW_REG_TYPE bound to: 16'b0101010101010101 
	Parameter M_W_REG_TYPE bound to: 16'b1010101010101010 
	Parameter M_B_REG_TYPE bound to: 16'b0000000000000000 
	Parameter CL_S_COUNT bound to: 0 - type: integer 
	Parameter CL_M_COUNT bound to: 3 - type: integer 
	Parameter M_COUNT_P1 bound to: 9 - type: integer 
	Parameter CL_M_COUNT_P1 bound to: 4 - type: integer 
	Parameter S bound to: 0 - type: integer 
	Parameter S_COUNT bound to: 1 - type: integer 
	Parameter M_COUNT bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 24 - type: integer 
	Parameter M_REGIONS bound to: 1 - type: integer 
	Parameter M_BASE_ADDR bound to: 0 - type: integer 
	Parameter M_ADDR_WIDTH bound to: 256'b0000000000000000000000000001010100000000000000000000000000010101000000000000000000000000000101010000000000000000000000000001010100000000000000000000000000010011000000000000000000000000000100110000000000000000000000000001001100000000000000000000000000010011 
	Parameter M_CONNECT bound to: 8'b11111111 
	Parameter M_SECURE bound to: 8'b00000000 
	Parameter WC_OUTPUT bound to: 1 - type: integer 
	Parameter CL_S_COUNT bound to: 0 - type: integer 
	Parameter CL_M_COUNT bound to: 3 - type: integer 
	Parameter M_BASE_ADDR_INT bound to: 192'b100000000000000000000000011000000000000000000000010000000000000000000000001000000000000000000000000110000000000000000000000100000000000000000000000010000000000000000000000000000000000000000000 
	Parameter STATE_IDLE bound to: 3'b000 
	Parameter STATE_DECODE bound to: 3'b001 
INFO: [Synth 8-251] Addressing configuration for axil_crossbar_addr instance  [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axi/rtl/axil_crossbar_addr.v:144]
INFO: [Synth 8-251] 0 (0): 0 / 19 -- 0-7ffff [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axi/rtl/axil_crossbar_addr.v:147]
INFO: [Synth 8-251] 1 (0): 80000 / 19 -- 80000-fffff [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axi/rtl/axil_crossbar_addr.v:147]
INFO: [Synth 8-251] 2 (0): 100000 / 19 -- 100000-17ffff [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axi/rtl/axil_crossbar_addr.v:147]
INFO: [Synth 8-251] 3 (0): 180000 / 19 -- 180000-1fffff [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axi/rtl/axil_crossbar_addr.v:147]
INFO: [Synth 8-251] 4 (0): 200000 / 21 -- 200000-3fffff [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axi/rtl/axil_crossbar_addr.v:147]
INFO: [Synth 8-251] 5 (0): 400000 / 21 -- 400000-5fffff [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axi/rtl/axil_crossbar_addr.v:147]
INFO: [Synth 8-251] 6 (0): 600000 / 21 -- 600000-7fffff [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axi/rtl/axil_crossbar_addr.v:147]
INFO: [Synth 8-251] 7 (0): 800000 / 21 -- 800000-9fffff [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axi/rtl/axil_crossbar_addr.v:147]
INFO: [Synth 8-155] case statement is not full and has no default [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axi/rtl/axil_crossbar_addr.v:242]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 24 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter AW_REG_TYPE bound to: 2'b00 
	Parameter W_REG_TYPE bound to: 2'b00 
	Parameter B_REG_TYPE bound to: 2'b01 
	Parameter PORTS bound to: 1 - type: integer 
	Parameter ARB_TYPE_ROUND_ROBIN bound to: 1 - type: integer 
	Parameter ARB_BLOCK bound to: 1 - type: integer 
	Parameter ARB_BLOCK_ACK bound to: 1 - type: integer 
	Parameter ARB_LSB_HIGH_PRIORITY bound to: 1 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter LSB_HIGH_PRIORITY bound to: 1 - type: integer 
	Parameter LEVELS bound to: 1 - type: integer 
	Parameter W bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 24 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter AW_REG_TYPE bound to: 2'b01 
	Parameter W_REG_TYPE bound to: 2'b10 
	Parameter B_REG_TYPE bound to: 2'b00 
	Parameter S_COUNT bound to: 1 - type: integer 
	Parameter M_COUNT bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 24 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter S_ACCEPT bound to: 16 - type: integer 
	Parameter M_REGIONS bound to: 1 - type: integer 
	Parameter M_BASE_ADDR bound to: 0 - type: integer 
	Parameter M_ADDR_WIDTH bound to: 256'b0000000000000000000000000001010100000000000000000000000000010101000000000000000000000000000101010000000000000000000000000001010100000000000000000000000000010011000000000000000000000000000100110000000000000000000000000001001100000000000000000000000000010011 
	Parameter M_CONNECT bound to: 8'b11111111 
	Parameter M_ISSUE bound to: 256'b0000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000 
	Parameter M_SECURE bound to: 8'b00000000 
	Parameter S_AR_REG_TYPE bound to: 2'b00 
	Parameter S_R_REG_TYPE bound to: 2'b10 
	Parameter M_AR_REG_TYPE bound to: 16'b0101010101010101 
	Parameter M_R_REG_TYPE bound to: 16'b0000000000000000 
	Parameter CL_S_COUNT bound to: 0 - type: integer 
	Parameter CL_M_COUNT bound to: 3 - type: integer 
	Parameter M_COUNT_P1 bound to: 9 - type: integer 
	Parameter CL_M_COUNT_P1 bound to: 4 - type: integer 
	Parameter S bound to: 0 - type: integer 
	Parameter S_COUNT bound to: 1 - type: integer 
	Parameter M_COUNT bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 24 - type: integer 
	Parameter M_REGIONS bound to: 1 - type: integer 
	Parameter M_BASE_ADDR bound to: 0 - type: integer 
	Parameter M_ADDR_WIDTH bound to: 256'b0000000000000000000000000001010100000000000000000000000000010101000000000000000000000000000101010000000000000000000000000001010100000000000000000000000000010011000000000000000000000000000100110000000000000000000000000001001100000000000000000000000000010011 
	Parameter M_CONNECT bound to: 8'b11111111 
	Parameter M_SECURE bound to: 8'b00000000 
	Parameter WC_OUTPUT bound to: 0 - type: integer 
	Parameter CL_S_COUNT bound to: 0 - type: integer 
	Parameter CL_M_COUNT bound to: 3 - type: integer 
	Parameter M_BASE_ADDR_INT bound to: 192'b100000000000000000000000011000000000000000000000010000000000000000000000001000000000000000000000000110000000000000000000000100000000000000000000000010000000000000000000000000000000000000000000 
	Parameter STATE_IDLE bound to: 3'b000 
	Parameter STATE_DECODE bound to: 3'b001 
INFO: [Synth 8-251] Addressing configuration for axil_crossbar_addr instance  [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axi/rtl/axil_crossbar_addr.v:144]
INFO: [Synth 8-251] 0 (0): 0 / 19 -- 0-7ffff [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axi/rtl/axil_crossbar_addr.v:147]
INFO: [Synth 8-251] 1 (0): 80000 / 19 -- 80000-fffff [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axi/rtl/axil_crossbar_addr.v:147]
INFO: [Synth 8-251] 2 (0): 100000 / 19 -- 100000-17ffff [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axi/rtl/axil_crossbar_addr.v:147]
INFO: [Synth 8-251] 3 (0): 180000 / 19 -- 180000-1fffff [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axi/rtl/axil_crossbar_addr.v:147]
INFO: [Synth 8-251] 4 (0): 200000 / 21 -- 200000-3fffff [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axi/rtl/axil_crossbar_addr.v:147]
INFO: [Synth 8-251] 5 (0): 400000 / 21 -- 400000-5fffff [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axi/rtl/axil_crossbar_addr.v:147]
INFO: [Synth 8-251] 6 (0): 600000 / 21 -- 600000-7fffff [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axi/rtl/axil_crossbar_addr.v:147]
INFO: [Synth 8-251] 7 (0): 800000 / 21 -- 800000-9fffff [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axi/rtl/axil_crossbar_addr.v:147]
INFO: [Synth 8-155] case statement is not full and has no default [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axi/rtl/axil_crossbar_addr.v:242]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 24 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter AR_REG_TYPE bound to: 2'b00 
	Parameter R_REG_TYPE bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 24 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter AR_REG_TYPE bound to: 2'b01 
	Parameter R_REG_TYPE bound to: 2'b00 
	Parameter PORTS bound to: 2 - type: integer 
	Parameter SEG_COUNT bound to: 2 - type: integer 
	Parameter SEG_DATA_WIDTH bound to: 512 - type: integer 
	Parameter SEG_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter SEG_BE_WIDTH bound to: 64 - type: integer 
	Parameter S_RAM_SEL_WIDTH bound to: 0 - type: integer 
	Parameter M_RAM_SEL_WIDTH bound to: 1 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter DMA_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter IMM_ENABLE bound to: 0 - type: integer 
	Parameter IMM_WIDTH bound to: 32 - type: integer 
	Parameter LEN_WIDTH bound to: 16 - type: integer 
	Parameter S_TAG_WIDTH bound to: 14 - type: integer 
	Parameter M_TAG_WIDTH bound to: 15 - type: integer 
	Parameter ARB_TYPE_ROUND_ROBIN bound to: 0 - type: integer 
	Parameter ARB_LSB_HIGH_PRIORITY bound to: 1 - type: integer 
	Parameter PORTS bound to: 2 - type: integer 
	Parameter EXTEND_RAM_SEL bound to: 1 - type: integer 
	Parameter S_RAM_SEL_WIDTH bound to: 0 - type: integer 
	Parameter M_RAM_SEL_WIDTH bound to: 1 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter DMA_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter IMM_ENABLE bound to: 0 - type: integer 
	Parameter IMM_WIDTH bound to: 32 - type: integer 
	Parameter LEN_WIDTH bound to: 16 - type: integer 
	Parameter S_TAG_WIDTH bound to: 14 - type: integer 
	Parameter M_TAG_WIDTH bound to: 15 - type: integer 
	Parameter ARB_TYPE_ROUND_ROBIN bound to: 0 - type: integer 
	Parameter ARB_LSB_HIGH_PRIORITY bound to: 1 - type: integer 
	Parameter CL_PORTS bound to: 1 - type: integer 
	Parameter S_RAM_SEL_WIDTH_INT bound to: 1 - type: integer 
	Parameter FIFO_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter PORTS bound to: 2 - type: integer 
	Parameter ARB_TYPE_ROUND_ROBIN bound to: 0 - type: integer 
	Parameter ARB_BLOCK bound to: 1 - type: integer 
	Parameter ARB_BLOCK_ACK bound to: 1 - type: integer 
	Parameter ARB_LSB_HIGH_PRIORITY bound to: 1 - type: integer 
	Parameter WIDTH bound to: 2 - type: integer 
	Parameter LSB_HIGH_PRIORITY bound to: 1 - type: integer 
	Parameter LEVELS bound to: 1 - type: integer 
	Parameter W bound to: 2 - type: integer 
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axi/rtl/priority_encoder.v:51]
	Parameter PORTS bound to: 2 - type: integer 
	Parameter SEG_COUNT bound to: 2 - type: integer 
	Parameter SEG_DATA_WIDTH bound to: 512 - type: integer 
	Parameter SEG_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter S_RAM_SEL_WIDTH bound to: 0 - type: integer 
	Parameter M_RAM_SEL_WIDTH bound to: 1 - type: integer 
	Parameter CL_PORTS bound to: 1 - type: integer 
	Parameter S_RAM_SEL_WIDTH_INT bound to: 1 - type: integer 
	Parameter FIFO_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter OUTPUT_FIFO_ADDR_WIDTH bound to: 5 - type: integer 
WARNING: [Synth 8-689] width (4) of port connection 's_axis_write_desc_ram_sel' does not match port width (2) of module 'dma_if_mux_wr' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/mqnic_interface.v:1335]
WARNING: [Synth 8-689] width (4) of port connection 'ram_rd_cmd_sel' does not match port width (2) of module 'dma_if_mux_wr' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/mqnic_interface.v:1365]
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter REQ_TAG_WIDTH bound to: 7 - type: integer 
	Parameter OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter OP_TAG_WIDTH bound to: 6 - type: integer 
	Parameter QUEUE_INDEX_WIDTH bound to: 6 - type: integer 
	Parameter EVENT_WIDTH bound to: 6 - type: integer 
	Parameter QUEUE_PTR_WIDTH bound to: 16 - type: integer 
	Parameter LOG_QUEUE_SIZE_WIDTH bound to: 4 - type: integer 
	Parameter CPL_SIZE bound to: 32 - type: integer 
	Parameter PIPELINE bound to: 3 - type: integer 
	Parameter AXIL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXIL_ADDR_WIDTH bound to: 19 - type: integer 
	Parameter AXIL_STRB_WIDTH bound to: 4 - type: integer 
	Parameter QUEUE_COUNT bound to: 64 - type: integer 
	Parameter CL_OP_TABLE_SIZE bound to: 5 - type: integer 
	Parameter CL_CPL_SIZE bound to: 5 - type: integer 
	Parameter QUEUE_RAM_BE_WIDTH bound to: 16 - type: integer 
	Parameter QUEUE_RAM_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-251] Error: Invalid command 0xxxxxxxxx for queue x (instance ) [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/cpl_queue_manager.v:573]
WARNING: [Synth 8-689] width (9) of port connection 's_axis_enqueue_req_queue' does not match port width (6) of module 'cpl_queue_manager' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/mqnic_interface.v:1397]
WARNING: [Synth 8-689] width (24) of port connection 's_axil_awaddr' does not match port width (19) of module 'cpl_queue_manager' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/mqnic_interface.v:1435]
WARNING: [Synth 8-689] width (24) of port connection 's_axil_araddr' does not match port width (19) of module 'cpl_queue_manager' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/mqnic_interface.v:1446]
	Parameter PORTS bound to: 1 - type: integer 
	Parameter SELECT_WIDTH bound to: 1 - type: integer 
	Parameter SEG_COUNT bound to: 2 - type: integer 
	Parameter SEG_DATA_WIDTH bound to: 512 - type: integer 
	Parameter SEG_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter SEG_BE_WIDTH bound to: 64 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter RAM_PIPELINE bound to: 2 - type: integer 
	Parameter DMA_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DMA_LEN_WIDTH bound to: 16 - type: integer 
	Parameter DMA_TAG_WIDTH bound to: 14 - type: integer 
	Parameter REQ_TAG_WIDTH bound to: 7 - type: integer 
	Parameter QUEUE_REQ_TAG_WIDTH bound to: 7 - type: integer 
	Parameter QUEUE_OP_TAG_WIDTH bound to: 6 - type: integer 
	Parameter QUEUE_INDEX_WIDTH bound to: 6 - type: integer 
	Parameter CPL_SIZE bound to: 32 - type: integer 
	Parameter DESC_TABLE_SIZE bound to: 32 - type: integer 
	Parameter CL_DESC_TABLE_SIZE bound to: 5 - type: integer 
	Parameter DESC_PTR_MASK bound to: 5'b11111 
	Parameter CL_PORTS bound to: 0 - type: integer 
WARNING: [Synth 8-689] width (9) of port connection 's_axis_req_queue' does not match port width (6) of module 'cpl_write' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/mqnic_interface.v:1488]
WARNING: [Synth 8-689] width (5) of port connection 'm_axis_req_status_tag' does not match port width (7) of module 'cpl_write' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/mqnic_interface.v:1497]
WARNING: [Synth 8-689] width (9) of port connection 'm_axis_cpl_enqueue_req_queue' does not match port width (6) of module 'cpl_write' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/mqnic_interface.v:1505]
	Parameter DEPTH bound to: 1024 - type: integer 
	Parameter DATA_WIDTH bound to: 22 - type: integer 
	Parameter KEEP_ENABLE bound to: 0 - type: integer 
	Parameter KEEP_WIDTH bound to: 3 - type: integer 
	Parameter LAST_ENABLE bound to: 0 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 0 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter RAM_PIPELINE bound to: 1 - type: integer 
	Parameter OUTPUT_FIFO_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_FIFO bound to: 0 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_OVERSIZE_FRAME bound to: 0 - type: integer 
	Parameter DROP_BAD_FRAME bound to: 0 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
	Parameter MARK_WHEN_FULL bound to: 0 - type: integer 
	Parameter PAUSE_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_PAUSE bound to: 0 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter OUTPUT_FIFO_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter KEEP_OFFSET bound to: 22 - type: integer 
	Parameter LAST_OFFSET bound to: 22 - type: integer 
	Parameter ID_OFFSET bound to: 22 - type: integer 
	Parameter DEST_OFFSET bound to: 22 - type: integer 
	Parameter USER_OFFSET bound to: 22 - type: integer 
	Parameter WIDTH bound to: 22 - type: integer 
WARNING: [Synth 8-7023] instance 'event_fifo' of module 'axis_fifo' has 25 connections declared, but only 21 given [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/mqnic_interface.v:1580]
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter REQ_TAG_WIDTH bound to: 7 - type: integer 
	Parameter OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter OP_TAG_WIDTH bound to: 6 - type: integer 
	Parameter QUEUE_INDEX_WIDTH bound to: 9 - type: integer 
	Parameter EVENT_WIDTH bound to: 6 - type: integer 
	Parameter QUEUE_PTR_WIDTH bound to: 16 - type: integer 
	Parameter LOG_QUEUE_SIZE_WIDTH bound to: 4 - type: integer 
	Parameter CPL_SIZE bound to: 32 - type: integer 
	Parameter PIPELINE bound to: 3 - type: integer 
	Parameter AXIL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXIL_ADDR_WIDTH bound to: 21 - type: integer 
	Parameter AXIL_STRB_WIDTH bound to: 4 - type: integer 
	Parameter QUEUE_COUNT bound to: 512 - type: integer 
	Parameter CL_OP_TABLE_SIZE bound to: 5 - type: integer 
	Parameter CL_CPL_SIZE bound to: 5 - type: integer 
	Parameter QUEUE_RAM_BE_WIDTH bound to: 16 - type: integer 
	Parameter QUEUE_RAM_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-251] Error: Invalid command 0xxxxxxxxx for queue x (instance ) [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/cpl_queue_manager.v:573]
WARNING: [Synth 8-689] width (16) of port connection 'm_axis_event_source' does not match port width (9) of module 'cpl_queue_manager__parameterized0' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/mqnic_interface.v:1664]
WARNING: [Synth 8-689] width (24) of port connection 's_axil_awaddr' does not match port width (21) of module 'cpl_queue_manager__parameterized0' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/mqnic_interface.v:1671]
WARNING: [Synth 8-689] width (24) of port connection 's_axil_araddr' does not match port width (21) of module 'cpl_queue_manager__parameterized0' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/mqnic_interface.v:1682]
	Parameter PORTS bound to: 2 - type: integer 
	Parameter SELECT_WIDTH bound to: 1 - type: integer 
	Parameter QUEUE_INDEX_WIDTH bound to: 9 - type: integer 
	Parameter S_REQ_TAG_WIDTH bound to: 5 - type: integer 
	Parameter M_REQ_TAG_WIDTH bound to: 7 - type: integer 
	Parameter CPL_SIZE bound to: 32 - type: integer 
	Parameter ARB_TYPE_ROUND_ROBIN bound to: 1 - type: integer 
	Parameter ARB_LSB_HIGH_PRIORITY bound to: 1 - type: integer 
	Parameter CL_PORTS bound to: 1 - type: integer 
	Parameter PORTS bound to: 2 - type: integer 
	Parameter ARB_TYPE_ROUND_ROBIN bound to: 1 - type: integer 
	Parameter ARB_BLOCK bound to: 1 - type: integer 
	Parameter ARB_BLOCK_ACK bound to: 1 - type: integer 
	Parameter ARB_LSB_HIGH_PRIORITY bound to: 1 - type: integer 
	Parameter PORTS bound to: 1 - type: integer 
	Parameter SELECT_WIDTH bound to: 1 - type: integer 
	Parameter SEG_COUNT bound to: 2 - type: integer 
	Parameter SEG_DATA_WIDTH bound to: 512 - type: integer 
	Parameter SEG_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter SEG_BE_WIDTH bound to: 64 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter RAM_PIPELINE bound to: 2 - type: integer 
	Parameter DMA_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DMA_LEN_WIDTH bound to: 16 - type: integer 
	Parameter DMA_TAG_WIDTH bound to: 14 - type: integer 
	Parameter REQ_TAG_WIDTH bound to: 7 - type: integer 
	Parameter QUEUE_REQ_TAG_WIDTH bound to: 7 - type: integer 
	Parameter QUEUE_OP_TAG_WIDTH bound to: 6 - type: integer 
	Parameter QUEUE_INDEX_WIDTH bound to: 9 - type: integer 
	Parameter CPL_SIZE bound to: 32 - type: integer 
	Parameter DESC_TABLE_SIZE bound to: 32 - type: integer 
	Parameter CL_DESC_TABLE_SIZE bound to: 5 - type: integer 
	Parameter DESC_PTR_MASK bound to: 5'b11111 
	Parameter CL_PORTS bound to: 0 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter REQ_TAG_WIDTH bound to: 6 - type: integer 
	Parameter OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter OP_TAG_WIDTH bound to: 6 - type: integer 
	Parameter QUEUE_INDEX_WIDTH bound to: 6 - type: integer 
	Parameter CPL_INDEX_WIDTH bound to: 9 - type: integer 
	Parameter QUEUE_PTR_WIDTH bound to: 16 - type: integer 
	Parameter LOG_QUEUE_SIZE_WIDTH bound to: 4 - type: integer 
	Parameter DESC_SIZE bound to: 16 - type: integer 
	Parameter LOG_BLOCK_SIZE_WIDTH bound to: 2 - type: integer 
	Parameter PIPELINE bound to: 3 - type: integer 
	Parameter AXIL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXIL_ADDR_WIDTH bound to: 21 - type: integer 
	Parameter AXIL_STRB_WIDTH bound to: 4 - type: integer 
	Parameter PRIORITY_WIDTH bound to: 6 - type: integer 
	Parameter PACKET_WIDTH bound to: 7 - type: integer 
	Parameter QUEUE_COUNT bound to: 64 - type: integer 
	Parameter CL_OP_TABLE_SIZE bound to: 5 - type: integer 
	Parameter CL_DESC_SIZE bound to: 4 - type: integer 
	Parameter QUEUE_RAM_BE_WIDTH bound to: 16 - type: integer 
	Parameter QUEUE_RAM_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-251] Error: Invalid command 0xxxxxxxxx for queue x (instance ) [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/tx_queue_manager.v:569]
INFO: [Synth 8-155] case statement is not full and has no default [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/tx_queue_manager.v:490]
INFO: [Synth 8-155] case statement is not full and has no default [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/tx_queue_manager.v:580]
WARNING: [Synth 8-689] width (8) of port connection 's_axis_dequeue_req_queue' does not match port width (6) of module 'tx_queue_manager' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/mqnic_interface.v:1875]
WARNING: [Synth 8-689] width (8) of port connection 'm_axis_dequeue_resp_queue' does not match port width (6) of module 'tx_queue_manager' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/mqnic_interface.v:1883]
WARNING: [Synth 8-689] width (24) of port connection 's_axil_awaddr' does not match port width (21) of module 'tx_queue_manager' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/mqnic_interface.v:1912]
WARNING: [Synth 8-689] width (24) of port connection 's_axil_araddr' does not match port width (21) of module 'tx_queue_manager' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/mqnic_interface.v:1923]
WARNING: [Synth 8-7023] instance 'tx_qm_inst' of module 'tx_queue_manager' has 45 connections declared, but only 44 given [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/mqnic_interface.v:1868]
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter REQ_TAG_WIDTH bound to: 6 - type: integer 
	Parameter OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter OP_TAG_WIDTH bound to: 6 - type: integer 
	Parameter QUEUE_INDEX_WIDTH bound to: 8 - type: integer 
	Parameter CPL_INDEX_WIDTH bound to: 9 - type: integer 
	Parameter QUEUE_PTR_WIDTH bound to: 16 - type: integer 
	Parameter LOG_QUEUE_SIZE_WIDTH bound to: 4 - type: integer 
	Parameter DESC_SIZE bound to: 16 - type: integer 
	Parameter LOG_BLOCK_SIZE_WIDTH bound to: 2 - type: integer 
	Parameter PIPELINE bound to: 3 - type: integer 
	Parameter AXIL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXIL_ADDR_WIDTH bound to: 21 - type: integer 
	Parameter AXIL_STRB_WIDTH bound to: 4 - type: integer 
	Parameter QUEUE_COUNT bound to: 256 - type: integer 
	Parameter CL_OP_TABLE_SIZE bound to: 5 - type: integer 
	Parameter CL_DESC_SIZE bound to: 4 - type: integer 
	Parameter QUEUE_RAM_BE_WIDTH bound to: 16 - type: integer 
	Parameter QUEUE_RAM_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-251] Error: Invalid command 0xxxxxxxxx for queue x (instance ) [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/queue_manager.v:534]
INFO: [Synth 8-155] case statement is not full and has no default [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/queue_manager.v:469]
INFO: [Synth 8-155] case statement is not full and has no default [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/queue_manager.v:545]
WARNING: [Synth 8-689] width (24) of port connection 's_axil_awaddr' does not match port width (21) of module 'queue_manager' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/mqnic_interface.v:1997]
WARNING: [Synth 8-689] width (24) of port connection 's_axil_araddr' does not match port width (21) of module 'queue_manager' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/mqnic_interface.v:2008]
WARNING: [Synth 8-7023] instance 'rx_qm_inst' of module 'queue_manager' has 43 connections declared, but only 42 given [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/mqnic_interface.v:1954]
	Parameter PORTS bound to: 2 - type: integer 
	Parameter SELECT_WIDTH bound to: 1 - type: integer 
	Parameter QUEUE_INDEX_WIDTH bound to: 8 - type: integer 
	Parameter QUEUE_PTR_WIDTH bound to: 16 - type: integer 
	Parameter CPL_QUEUE_INDEX_WIDTH bound to: 9 - type: integer 
	Parameter S_REQ_TAG_WIDTH bound to: 5 - type: integer 
	Parameter M_REQ_TAG_WIDTH bound to: 6 - type: integer 
	Parameter AXIS_DATA_WIDTH bound to: 128 - type: integer 
	Parameter AXIS_KEEP_WIDTH bound to: 16 - type: integer 
	Parameter ARB_TYPE_ROUND_ROBIN bound to: 1 - type: integer 
	Parameter ARB_LSB_HIGH_PRIORITY bound to: 1 - type: integer 
	Parameter CL_PORTS bound to: 1 - type: integer 
	Parameter PORTS bound to: 2 - type: integer 
	Parameter SELECT_WIDTH bound to: 1 - type: integer 
	Parameter SEG_COUNT bound to: 2 - type: integer 
	Parameter SEG_DATA_WIDTH bound to: 512 - type: integer 
	Parameter SEG_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter SEG_BE_WIDTH bound to: 64 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter RAM_PIPELINE bound to: 2 - type: integer 
	Parameter DMA_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DMA_LEN_WIDTH bound to: 16 - type: integer 
	Parameter DMA_TAG_WIDTH bound to: 15 - type: integer 
	Parameter REQ_TAG_WIDTH bound to: 6 - type: integer 
	Parameter QUEUE_REQ_TAG_WIDTH bound to: 6 - type: integer 
	Parameter QUEUE_OP_TAG_WIDTH bound to: 6 - type: integer 
	Parameter QUEUE_INDEX_WIDTH bound to: 8 - type: integer 
	Parameter CPL_QUEUE_INDEX_WIDTH bound to: 9 - type: integer 
	Parameter QUEUE_PTR_WIDTH bound to: 16 - type: integer 
	Parameter DESC_SIZE bound to: 16 - type: integer 
	Parameter LOG_BLOCK_SIZE_WIDTH bound to: 2 - type: integer 
	Parameter DESC_TABLE_SIZE bound to: 32 - type: integer 
	Parameter AXIS_DATA_WIDTH bound to: 128 - type: integer 
	Parameter AXIS_KEEP_WIDTH bound to: 16 - type: integer 
	Parameter CL_DESC_TABLE_SIZE bound to: 5 - type: integer 
	Parameter DESC_PTR_MASK bound to: 5'b11111 
	Parameter CL_PORTS bound to: 1 - type: integer 
	Parameter CL_DESC_SIZE bound to: 4 - type: integer 
	Parameter SIZE bound to: 4096 - type: integer 
	Parameter SEG_COUNT bound to: 2 - type: integer 
	Parameter SEG_DATA_WIDTH bound to: 512 - type: integer 
	Parameter SEG_BE_WIDTH bound to: 64 - type: integer 
	Parameter SEG_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter PIPELINE bound to: 2 - type: integer 
	Parameter INT_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter SEG_COUNT bound to: 2 - type: integer 
	Parameter SEG_DATA_WIDTH bound to: 512 - type: integer 
	Parameter SEG_BE_WIDTH bound to: 64 - type: integer 
	Parameter SEG_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter AXIS_DATA_WIDTH bound to: 128 - type: integer 
	Parameter AXIS_KEEP_ENABLE bound to: 1'b1 
	Parameter AXIS_KEEP_WIDTH bound to: 16 - type: integer 
	Parameter AXIS_LAST_ENABLE bound to: 1 - type: integer 
	Parameter AXIS_ID_ENABLE bound to: 1 - type: integer 
	Parameter AXIS_ID_WIDTH bound to: 6 - type: integer 
	Parameter AXIS_DEST_ENABLE bound to: 0 - type: integer 
	Parameter AXIS_DEST_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_USER_ENABLE bound to: 1 - type: integer 
	Parameter AXIS_USER_WIDTH bound to: 1 - type: integer 
	Parameter LEN_WIDTH bound to: 8 - type: integer 
	Parameter TAG_WIDTH bound to: 5 - type: integer 
	Parameter RAM_WORD_WIDTH bound to: 64 - type: integer 
	Parameter RAM_WORD_SIZE bound to: 8 - type: integer 
	Parameter AXIS_KEEP_WIDTH_INT bound to: 16 - type: integer 
	Parameter AXIS_WORD_WIDTH bound to: 16 - type: integer 
	Parameter AXIS_WORD_SIZE bound to: 8 - type: integer 
	Parameter PART_COUNT bound to: 8 - type: integer 
	Parameter PART_COUNT_WIDTH bound to: 3 - type: integer 
	Parameter PART_OFFSET_WIDTH bound to: 4 - type: integer 
	Parameter PARTS_PER_SEG bound to: 4 - type: integer 
	Parameter SEGS_PER_PART bound to: 1 - type: integer 
	Parameter OFFSET_WIDTH bound to: 4 - type: integer 
	Parameter OFFSET_MASK bound to: 15 - type: integer 
	Parameter ADDR_MASK bound to: 17'b11111111111110000 
	Parameter CYCLE_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter OUTPUT_FIFO_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter READ_STATE_IDLE bound to: 1'b0 
	Parameter READ_STATE_READ bound to: 1'b1 
	Parameter AXIS_STATE_IDLE bound to: 1'b0 
	Parameter AXIS_STATE_READ bound to: 1'b1 
	Parameter PORTS bound to: 1 - type: integer 
	Parameter PTP_TS_WIDTH bound to: 96 - type: integer 
	Parameter TX_QUEUE_INDEX_WIDTH bound to: 6 - type: integer 
	Parameter QUEUE_INDEX_WIDTH bound to: 8 - type: integer 
	Parameter CQN_WIDTH bound to: 9 - type: integer 
	Parameter QUEUE_PTR_WIDTH bound to: 16 - type: integer 
	Parameter LOG_QUEUE_SIZE_WIDTH bound to: 4 - type: integer 
	Parameter LOG_BLOCK_SIZE_WIDTH bound to: 2 - type: integer 
	Parameter TX_MAX_DESC_REQ bound to: 16 - type: integer 
	Parameter TX_DESC_FIFO_SIZE bound to: 128 - type: integer 
	Parameter DESC_SIZE bound to: 16 - type: integer 
	Parameter CPL_SIZE bound to: 32 - type: integer 
	Parameter AXIS_DESC_DATA_WIDTH bound to: 128 - type: integer 
	Parameter AXIS_DESC_KEEP_WIDTH bound to: 16 - type: integer 
	Parameter REQ_TAG_WIDTH bound to: 5 - type: integer 
	Parameter DESC_REQ_TAG_WIDTH bound to: 5 - type: integer 
	Parameter CPL_REQ_TAG_WIDTH bound to: 5 - type: integer 
	Parameter TX_DESC_TABLE_SIZE bound to: 32 - type: integer 
	Parameter DESC_TABLE_DMA_OP_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PTP_TS_ENABLE bound to: 1 - type: integer 
	Parameter TX_TAG_WIDTH bound to: 16 - type: integer 
	Parameter TX_CHECKSUM_ENABLE bound to: 1 - type: integer 
	Parameter MAX_TX_SIZE bound to: 9214 - type: integer 
	Parameter TX_RAM_SIZE bound to: 131072 - type: integer 
	Parameter DMA_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DMA_LEN_WIDTH bound to: 16 - type: integer 
	Parameter DMA_TAG_WIDTH bound to: 15 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter RAM_SEG_COUNT bound to: 2 - type: integer 
	Parameter RAM_SEG_DATA_WIDTH bound to: 512 - type: integer 
	Parameter RAM_SEG_BE_WIDTH bound to: 64 - type: integer 
	Parameter RAM_SEG_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter RAM_PIPELINE bound to: 2 - type: integer 
	Parameter AXIS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_KEEP_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_TX_ID_WIDTH bound to: 6 - type: integer 
	Parameter AXIS_TX_DEST_WIDTH bound to: 4 - type: integer 
	Parameter AXIS_TX_USER_WIDTH bound to: 17 - type: integer 
	Parameter DMA_CLIENT_TAG_WIDTH bound to: 5 - type: integer 
	Parameter DMA_CLIENT_LEN_WIDTH bound to: 16 - type: integer 
	Parameter DEPTH bound to: 2048 - type: integer 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter KEEP_ENABLE bound to: 1'b1 
	Parameter KEEP_WIDTH bound to: 16 - type: integer 
	Parameter LAST_ENABLE bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 1 - type: integer 
	Parameter ID_WIDTH bound to: 5 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 0 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter RAM_PIPELINE bound to: 2 - type: integer 
	Parameter OUTPUT_FIFO_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_FIFO bound to: 0 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_OVERSIZE_FRAME bound to: 0 - type: integer 
	Parameter DROP_BAD_FRAME bound to: 0 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
	Parameter MARK_WHEN_FULL bound to: 0 - type: integer 
	Parameter PAUSE_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_PAUSE bound to: 0 - type: integer 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
	Parameter OUTPUT_FIFO_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter KEEP_OFFSET bound to: 128 - type: integer 
	Parameter LAST_OFFSET bound to: 144 - type: integer 
	Parameter ID_OFFSET bound to: 145 - type: integer 
	Parameter DEST_OFFSET bound to: 150 - type: integer 
	Parameter USER_OFFSET bound to: 150 - type: integer 
	Parameter WIDTH bound to: 150 - type: integer 
WARNING: [Synth 8-7023] instance 'tx_desc_fifo' of module 'axis_fifo' has 25 connections declared, but only 21 given [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/mqnic_interface_tx.v:214]
	Parameter PORTS bound to: 1 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter DMA_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DMA_LEN_WIDTH bound to: 16 - type: integer 
	Parameter DMA_CLIENT_LEN_WIDTH bound to: 16 - type: integer 
	Parameter REQ_TAG_WIDTH bound to: 5 - type: integer 
	Parameter DESC_REQ_TAG_WIDTH bound to: 5 - type: integer 
	Parameter CPL_REQ_TAG_WIDTH bound to: 5 - type: integer 
	Parameter DMA_TAG_WIDTH bound to: 15 - type: integer 
	Parameter DMA_CLIENT_TAG_WIDTH bound to: 5 - type: integer 
	Parameter QUEUE_INDEX_WIDTH bound to: 6 - type: integer 
	Parameter QUEUE_PTR_WIDTH bound to: 16 - type: integer 
	Parameter CQN_WIDTH bound to: 9 - type: integer 
	Parameter DESC_TABLE_SIZE bound to: 32 - type: integer 
	Parameter DESC_TABLE_DMA_OP_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter MAX_TX_SIZE bound to: 9214 - type: integer 
	Parameter TX_BUFFER_OFFSET bound to: 0 - type: integer 
	Parameter TX_BUFFER_SIZE bound to: 131072 - type: integer 
	Parameter TX_BUFFER_STEP_SIZE bound to: 128 - type: integer 
	Parameter DESC_SIZE bound to: 16 - type: integer 
	Parameter CPL_SIZE bound to: 32 - type: integer 
	Parameter MAX_DESC_REQ bound to: 16 - type: integer 
	Parameter AXIS_DESC_DATA_WIDTH bound to: 128 - type: integer 
	Parameter AXIS_DESC_KEEP_WIDTH bound to: 16 - type: integer 
	Parameter PTP_TS_ENABLE bound to: 1 - type: integer 
	Parameter PTP_TS_WIDTH bound to: 96 - type: integer 
	Parameter TX_TAG_WIDTH bound to: 16 - type: integer 
	Parameter TX_CHECKSUM_ENABLE bound to: 1 - type: integer 
	Parameter AXIS_TX_ID_WIDTH bound to: 6 - type: integer 
	Parameter AXIS_TX_DEST_WIDTH bound to: 4 - type: integer 
	Parameter AXIS_TX_USER_WIDTH bound to: 17 - type: integer 
	Parameter CL_DESC_TABLE_SIZE bound to: 5 - type: integer 
	Parameter DESC_PTR_MASK bound to: 5'b11111 
	Parameter CL_MAX_TX_SIZE bound to: 14 - type: integer 
	Parameter CL_TX_BUFFER_SIZE bound to: 17 - type: integer 
	Parameter TX_BUFFER_PTR_MASK bound to: 17'b11111111111111111 
	Parameter TX_BUFFER_PTR_MASK_LOWER bound to: 7'b1111111 
	Parameter TX_BUFFER_PTR_MASK_UPPER bound to: 17'b11111111110000000 
	Parameter CL_MAX_DESC_REQ bound to: 4 - type: integer 
WARNING: [Synth 8-689] width (8) of port connection 's_axis_tx_req_queue' does not match port width (6) of module 'tx_engine' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/mqnic_interface_tx.v:302]
WARNING: [Synth 8-689] width (8) of port connection 'm_axis_desc_req_queue' does not match port width (6) of module 'tx_engine' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/mqnic_interface_tx.v:318]
WARNING: [Synth 8-689] width (8) of port connection 's_axis_desc_req_status_queue' does not match port width (6) of module 'tx_engine' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/mqnic_interface_tx.v:326]
	Parameter SIZE bound to: 131072 - type: integer 
	Parameter SEG_COUNT bound to: 2 - type: integer 
	Parameter SEG_DATA_WIDTH bound to: 512 - type: integer 
	Parameter SEG_BE_WIDTH bound to: 64 - type: integer 
	Parameter SEG_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter PIPELINE bound to: 2 - type: integer 
	Parameter INT_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter SEG_COUNT bound to: 2 - type: integer 
	Parameter SEG_DATA_WIDTH bound to: 512 - type: integer 
	Parameter SEG_BE_WIDTH bound to: 64 - type: integer 
	Parameter SEG_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter AXIS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_KEEP_ENABLE bound to: 1'b1 
	Parameter AXIS_KEEP_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_LAST_ENABLE bound to: 1 - type: integer 
	Parameter AXIS_ID_ENABLE bound to: 1 - type: integer 
	Parameter AXIS_ID_WIDTH bound to: 6 - type: integer 
	Parameter AXIS_DEST_ENABLE bound to: 1 - type: integer 
	Parameter AXIS_DEST_WIDTH bound to: 4 - type: integer 
	Parameter AXIS_USER_ENABLE bound to: 1 - type: integer 
	Parameter AXIS_USER_WIDTH bound to: 17 - type: integer 
	Parameter LEN_WIDTH bound to: 16 - type: integer 
	Parameter TAG_WIDTH bound to: 5 - type: integer 
	Parameter RAM_WORD_WIDTH bound to: 64 - type: integer 
	Parameter RAM_WORD_SIZE bound to: 8 - type: integer 
	Parameter AXIS_KEEP_WIDTH_INT bound to: 64 - type: integer 
	Parameter AXIS_WORD_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_WORD_SIZE bound to: 8 - type: integer 
	Parameter PART_COUNT bound to: 2 - type: integer 
	Parameter PART_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter PART_OFFSET_WIDTH bound to: 6 - type: integer 
	Parameter PARTS_PER_SEG bound to: 1 - type: integer 
	Parameter SEGS_PER_PART bound to: 1 - type: integer 
	Parameter OFFSET_WIDTH bound to: 6 - type: integer 
	Parameter OFFSET_MASK bound to: 63 - type: integer 
	Parameter ADDR_MASK bound to: 17'b11111111111000000 
	Parameter CYCLE_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter OUTPUT_FIFO_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter READ_STATE_IDLE bound to: 1'b0 
	Parameter READ_STATE_READ bound to: 1'b1 
	Parameter AXIS_STATE_IDLE bound to: 1'b0 
	Parameter AXIS_STATE_READ bound to: 1'b1 
	Parameter TX_CHECKSUM_ENABLE bound to: 1 - type: integer 
	Parameter AXIS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_KEEP_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_ID_WIDTH bound to: 6 - type: integer 
	Parameter AXIS_DEST_WIDTH bound to: 4 - type: integer 
	Parameter AXIS_USER_WIDTH bound to: 17 - type: integer 
	Parameter MAX_TX_SIZE bound to: 9214 - type: integer 
	Parameter DEPTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 17 - type: integer 
	Parameter KEEP_ENABLE bound to: 0 - type: integer 
	Parameter KEEP_WIDTH bound to: 3 - type: integer 
	Parameter LAST_ENABLE bound to: 0 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 0 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter RAM_PIPELINE bound to: 1 - type: integer 
	Parameter OUTPUT_FIFO_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_FIFO bound to: 0 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_OVERSIZE_FRAME bound to: 0 - type: integer 
	Parameter DROP_BAD_FRAME bound to: 0 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
	Parameter MARK_WHEN_FULL bound to: 0 - type: integer 
	Parameter PAUSE_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_PAUSE bound to: 0 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter OUTPUT_FIFO_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter KEEP_OFFSET bound to: 17 - type: integer 
	Parameter LAST_OFFSET bound to: 17 - type: integer 
	Parameter ID_OFFSET bound to: 17 - type: integer 
	Parameter DEST_OFFSET bound to: 17 - type: integer 
	Parameter USER_OFFSET bound to: 17 - type: integer 
	Parameter WIDTH bound to: 17 - type: integer 
WARNING: [Synth 8-7023] instance 'tx_csum_cmd_fifo' of module 'axis_fifo' has 25 connections declared, but only 21 given [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/mqnic_egress.v:90]
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter KEEP_WIDTH bound to: 64 - type: integer 
	Parameter ID_ENABLE bound to: 1 - type: integer 
	Parameter ID_WIDTH bound to: 6 - type: integer 
	Parameter DEST_ENABLE bound to: 1 - type: integer 
	Parameter DEST_WIDTH bound to: 4 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 17 - type: integer 
	Parameter USE_INIT_VALUE bound to: 0 - type: integer 
	Parameter DATA_FIFO_DEPTH bound to: 9214 - type: integer 
	Parameter CHECKSUM_FIFO_DEPTH bound to: 64 - type: integer 
	Parameter LEVELS bound to: 6 - type: integer 
	Parameter DEPTH bound to: 9214 - type: integer 
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter KEEP_ENABLE bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 64 - type: integer 
	Parameter LAST_ENABLE bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 1 - type: integer 
	Parameter ID_WIDTH bound to: 6 - type: integer 
	Parameter DEST_ENABLE bound to: 1 - type: integer 
	Parameter DEST_WIDTH bound to: 4 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 17 - type: integer 
	Parameter RAM_PIPELINE bound to: 1 - type: integer 
	Parameter OUTPUT_FIFO_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_FIFO bound to: 0 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_OVERSIZE_FRAME bound to: 0 - type: integer 
	Parameter DROP_BAD_FRAME bound to: 0 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
	Parameter MARK_WHEN_FULL bound to: 0 - type: integer 
	Parameter PAUSE_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_PAUSE bound to: 0 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter OUTPUT_FIFO_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter KEEP_OFFSET bound to: 512 - type: integer 
	Parameter LAST_OFFSET bound to: 576 - type: integer 
	Parameter ID_OFFSET bound to: 577 - type: integer 
	Parameter DEST_OFFSET bound to: 583 - type: integer 
	Parameter USER_OFFSET bound to: 587 - type: integer 
	Parameter WIDTH bound to: 604 - type: integer 
WARNING: [Synth 8-7023] instance 'data_fifo' of module 'axis_fifo' has 25 connections declared, but only 21 given [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/tx_checksum.v:183]
	Parameter DEPTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 25 - type: integer 
	Parameter KEEP_ENABLE bound to: 0 - type: integer 
	Parameter KEEP_WIDTH bound to: 4 - type: integer 
	Parameter LAST_ENABLE bound to: 0 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 0 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter RAM_PIPELINE bound to: 1 - type: integer 
	Parameter OUTPUT_FIFO_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_FIFO bound to: 0 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_OVERSIZE_FRAME bound to: 0 - type: integer 
	Parameter DROP_BAD_FRAME bound to: 0 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
	Parameter MARK_WHEN_FULL bound to: 0 - type: integer 
	Parameter PAUSE_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_PAUSE bound to: 0 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter OUTPUT_FIFO_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter KEEP_OFFSET bound to: 25 - type: integer 
	Parameter LAST_OFFSET bound to: 25 - type: integer 
	Parameter ID_OFFSET bound to: 25 - type: integer 
	Parameter DEST_OFFSET bound to: 25 - type: integer 
	Parameter USER_OFFSET bound to: 25 - type: integer 
	Parameter WIDTH bound to: 25 - type: integer 
WARNING: [Synth 8-7023] instance 'csum_fifo' of module 'axis_fifo' has 25 connections declared, but only 21 given [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/tx_checksum.v:221]
	Parameter PORTS bound to: 1 - type: integer 
	Parameter PTP_TS_WIDTH bound to: 96 - type: integer 
	Parameter RX_QUEUE_INDEX_WIDTH bound to: 8 - type: integer 
	Parameter QUEUE_INDEX_WIDTH bound to: 8 - type: integer 
	Parameter CQN_WIDTH bound to: 9 - type: integer 
	Parameter QUEUE_PTR_WIDTH bound to: 16 - type: integer 
	Parameter LOG_QUEUE_SIZE_WIDTH bound to: 4 - type: integer 
	Parameter LOG_BLOCK_SIZE_WIDTH bound to: 2 - type: integer 
	Parameter RX_MAX_DESC_REQ bound to: 16 - type: integer 
	Parameter RX_DESC_FIFO_SIZE bound to: 128 - type: integer 
	Parameter DESC_SIZE bound to: 16 - type: integer 
	Parameter CPL_SIZE bound to: 32 - type: integer 
	Parameter AXIS_DESC_DATA_WIDTH bound to: 128 - type: integer 
	Parameter AXIS_DESC_KEEP_WIDTH bound to: 16 - type: integer 
	Parameter DESC_REQ_TAG_WIDTH bound to: 5 - type: integer 
	Parameter CPL_REQ_TAG_WIDTH bound to: 5 - type: integer 
	Parameter RX_DESC_TABLE_SIZE bound to: 32 - type: integer 
	Parameter DESC_TABLE_DMA_OP_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter RX_INDIR_TBL_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter PTP_TS_ENABLE bound to: 1 - type: integer 
	Parameter RX_HASH_ENABLE bound to: 1 - type: integer 
	Parameter RX_CHECKSUM_ENABLE bound to: 1 - type: integer 
	Parameter MAX_RX_SIZE bound to: 9214 - type: integer 
	Parameter RX_RAM_SIZE bound to: 131072 - type: integer 
	Parameter DMA_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DMA_LEN_WIDTH bound to: 16 - type: integer 
	Parameter DMA_TAG_WIDTH bound to: 15 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter RAM_SEG_COUNT bound to: 2 - type: integer 
	Parameter RAM_SEG_DATA_WIDTH bound to: 512 - type: integer 
	Parameter RAM_SEG_BE_WIDTH bound to: 64 - type: integer 
	Parameter RAM_SEG_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter RAM_PIPELINE bound to: 2 - type: integer 
	Parameter REG_ADDR_WIDTH bound to: 19 - type: integer 
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REG_STRB_WIDTH bound to: 4 - type: integer 
	Parameter RB_BASE_ADDR bound to: 524544 - type: integer 
	Parameter RB_NEXT_PTR bound to: 528384 - type: integer 
	Parameter AXIL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXIL_ADDR_WIDTH bound to: 19 - type: integer 
	Parameter AXIL_STRB_WIDTH bound to: 4 - type: integer 
	Parameter AXIL_BASE_ADDR bound to: 1048576 - type: integer 
	Parameter AXIS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_KEEP_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_RX_ID_WIDTH bound to: 1 - type: integer 
	Parameter AXIS_RX_DEST_WIDTH bound to: 9 - type: integer 
	Parameter AXIS_RX_USER_WIDTH bound to: 97 - type: integer 
	Parameter DMA_CLIENT_TAG_WIDTH bound to: 5 - type: integer 
	Parameter DMA_CLIENT_LEN_WIDTH bound to: 16 - type: integer 
	Parameter REQ_TAG_WIDTH bound to: 5 - type: integer 
	Parameter RX_HASH_WIDTH bound to: 32 - type: integer 
	Parameter RX_HASH_TYPE_WIDTH bound to: 4 - type: integer 
	Parameter TUSER_HASH_OFFSET bound to: 97 - type: integer 
	Parameter TUSER_HASH_TYPE_OFFSET bound to: 129 - type: integer 
	Parameter INT_AXIS_RX_USER_WIDTH bound to: 133 - type: integer 
WARNING: [Synth 8-7023] instance 'rx_desc_fifo' of module 'axis_fifo' has 25 connections declared, but only 21 given [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/mqnic_interface_rx.v:250]
	Parameter PORTS bound to: 1 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter DMA_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DMA_LEN_WIDTH bound to: 16 - type: integer 
	Parameter DMA_CLIENT_LEN_WIDTH bound to: 16 - type: integer 
	Parameter REQ_TAG_WIDTH bound to: 5 - type: integer 
	Parameter DESC_REQ_TAG_WIDTH bound to: 5 - type: integer 
	Parameter CPL_REQ_TAG_WIDTH bound to: 5 - type: integer 
	Parameter DMA_TAG_WIDTH bound to: 15 - type: integer 
	Parameter DMA_CLIENT_TAG_WIDTH bound to: 5 - type: integer 
	Parameter QUEUE_INDEX_WIDTH bound to: 8 - type: integer 
	Parameter QUEUE_PTR_WIDTH bound to: 16 - type: integer 
	Parameter CQN_WIDTH bound to: 9 - type: integer 
	Parameter DESC_TABLE_SIZE bound to: 32 - type: integer 
	Parameter DESC_TABLE_DMA_OP_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter INDIR_TBL_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter MAX_RX_SIZE bound to: 9214 - type: integer 
	Parameter RX_BUFFER_OFFSET bound to: 0 - type: integer 
	Parameter RX_BUFFER_SIZE bound to: 131072 - type: integer 
	Parameter RX_BUFFER_STEP_SIZE bound to: 128 - type: integer 
	Parameter DESC_SIZE bound to: 16 - type: integer 
	Parameter CPL_SIZE bound to: 32 - type: integer 
	Parameter MAX_DESC_REQ bound to: 16 - type: integer 
	Parameter AXIS_DESC_DATA_WIDTH bound to: 128 - type: integer 
	Parameter AXIS_DESC_KEEP_WIDTH bound to: 16 - type: integer 
	Parameter PTP_TS_ENABLE bound to: 1 - type: integer 
	Parameter PTP_TS_WIDTH bound to: 96 - type: integer 
	Parameter RX_HASH_ENABLE bound to: 1 - type: integer 
	Parameter RX_CHECKSUM_ENABLE bound to: 1 - type: integer 
	Parameter REG_ADDR_WIDTH bound to: 19 - type: integer 
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REG_STRB_WIDTH bound to: 4 - type: integer 
	Parameter RB_BASE_ADDR bound to: 524544 - type: integer 
	Parameter RB_NEXT_PTR bound to: 528384 - type: integer 
	Parameter AXIL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXIL_ADDR_WIDTH bound to: 19 - type: integer 
	Parameter AXIL_STRB_WIDTH bound to: 4 - type: integer 
	Parameter AXIL_BASE_ADDR bound to: 1048576 - type: integer 
	Parameter AXIS_RX_ID_WIDTH bound to: 1 - type: integer 
	Parameter AXIS_RX_DEST_WIDTH bound to: 9 - type: integer 
	Parameter AXIS_RX_USER_WIDTH bound to: 133 - type: integer 
	Parameter CL_DESC_TABLE_SIZE bound to: 5 - type: integer 
	Parameter DESC_PTR_MASK bound to: 5'b11111 
	Parameter CL_MAX_RX_SIZE bound to: 14 - type: integer 
	Parameter CL_RX_BUFFER_SIZE bound to: 17 - type: integer 
	Parameter RX_BUFFER_PTR_MASK bound to: 17'b11111111111111111 
	Parameter RX_BUFFER_PTR_MASK_LOWER bound to: 7'b1111111 
	Parameter RX_BUFFER_PTR_MASK_UPPER bound to: 17'b11111111110000000 
	Parameter CL_MAX_DESC_REQ bound to: 4 - type: integer 
	Parameter RX_HASH_WIDTH bound to: 32 - type: integer 
	Parameter RX_HASH_TYPE_WIDTH bound to: 4 - type: integer 
	Parameter TUSER_PTP_TS_OFFSET bound to: 1 - type: integer 
	Parameter TUSER_HASH_OFFSET bound to: 97 - type: integer 
	Parameter TUSER_HASH_TYPE_OFFSET bound to: 129 - type: integer 
	Parameter INT_TUSER_WIDTH bound to: 133 - type: integer 
	Parameter PORTS bound to: 1 - type: integer 
	Parameter QUEUE_INDEX_WIDTH bound to: 8 - type: integer 
	Parameter INDIR_TBL_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter ID_WIDTH bound to: 1 - type: integer 
	Parameter DEST_WIDTH bound to: 9 - type: integer 
	Parameter HASH_WIDTH bound to: 32 - type: integer 
	Parameter TAG_WIDTH bound to: 6 - type: integer 
	Parameter REG_ADDR_WIDTH bound to: 19 - type: integer 
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REG_STRB_WIDTH bound to: 4 - type: integer 
	Parameter RB_BASE_ADDR bound to: 524544 - type: integer 
	Parameter RB_NEXT_PTR bound to: 528384 - type: integer 
	Parameter AXIL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXIL_ADDR_WIDTH bound to: 19 - type: integer 
	Parameter AXIL_STRB_WIDTH bound to: 4 - type: integer 
	Parameter AXIL_BASE_ADDR bound to: 1048576 - type: integer 
	Parameter CL_PORTS bound to: 0 - type: integer 
	Parameter FULL_TABLE_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter RBB bound to: 256 - type: integer 
WARNING: [Synth 8-689] width (133) of port connection 'req_hash' does not match port width (32) of module 'mqnic_rx_queue_map' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/rx_engine.v:557]
	Parameter REQ_TAG_WIDTH bound to: 5 - type: integer 
	Parameter RX_QUEUE_INDEX_WIDTH bound to: 8 - type: integer 
	Parameter RX_HASH_ENABLE bound to: 1 - type: integer 
	Parameter RX_CHECKSUM_ENABLE bound to: 1 - type: integer 
	Parameter AXIS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_KEEP_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_ID_WIDTH bound to: 1 - type: integer 
	Parameter AXIS_DEST_WIDTH bound to: 9 - type: integer 
	Parameter S_AXIS_USER_WIDTH bound to: 97 - type: integer 
	Parameter M_AXIS_USER_WIDTH bound to: 133 - type: integer 
	Parameter MAX_RX_SIZE bound to: 9214 - type: integer 
	Parameter RX_HASH_WIDTH bound to: 32 - type: integer 
	Parameter RX_HASH_TYPE_WIDTH bound to: 4 - type: integer 
	Parameter TUSER_HASH_OFFSET bound to: 97 - type: integer 
	Parameter TUSER_HASH_TYPE_OFFSET bound to: 129 - type: integer 
	Parameter INT_TUSER_WIDTH bound to: 133 - type: integer 
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter KEEP_WIDTH bound to: 64 - type: integer 
	Parameter CYCLE_COUNT bound to: 1 - type: integer 
	Parameter PTR_WIDTH bound to: 0 - type: integer 
	Parameter DEPTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter KEEP_ENABLE bound to: 0 - type: integer 
	Parameter KEEP_WIDTH bound to: 5 - type: integer 
	Parameter LAST_ENABLE bound to: 0 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 0 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter RAM_PIPELINE bound to: 1 - type: integer 
	Parameter OUTPUT_FIFO_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_FIFO bound to: 0 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_OVERSIZE_FRAME bound to: 0 - type: integer 
	Parameter DROP_BAD_FRAME bound to: 0 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
	Parameter MARK_WHEN_FULL bound to: 0 - type: integer 
	Parameter PAUSE_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_PAUSE bound to: 0 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter OUTPUT_FIFO_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter KEEP_OFFSET bound to: 36 - type: integer 
	Parameter LAST_OFFSET bound to: 36 - type: integer 
	Parameter ID_OFFSET bound to: 36 - type: integer 
	Parameter DEST_OFFSET bound to: 36 - type: integer 
	Parameter USER_OFFSET bound to: 36 - type: integer 
	Parameter WIDTH bound to: 36 - type: integer 
WARNING: [Synth 8-7023] instance 'rx_hash_fifo' of module 'axis_fifo' has 25 connections declared, but only 21 given [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/mqnic_ingress.v:123]
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter KEEP_WIDTH bound to: 64 - type: integer 
	Parameter START_OFFSET bound to: 14 - type: integer 
	Parameter LEVELS bound to: 6 - type: integer 
	Parameter OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter KEEP_ENABLE bound to: 0 - type: integer 
	Parameter KEEP_WIDTH bound to: 2 - type: integer 
	Parameter LAST_ENABLE bound to: 0 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 0 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter RAM_PIPELINE bound to: 1 - type: integer 
	Parameter OUTPUT_FIFO_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_FIFO bound to: 0 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_OVERSIZE_FRAME bound to: 0 - type: integer 
	Parameter DROP_BAD_FRAME bound to: 0 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
	Parameter MARK_WHEN_FULL bound to: 0 - type: integer 
	Parameter PAUSE_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_PAUSE bound to: 0 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter OUTPUT_FIFO_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter KEEP_OFFSET bound to: 16 - type: integer 
	Parameter LAST_OFFSET bound to: 16 - type: integer 
	Parameter ID_OFFSET bound to: 16 - type: integer 
	Parameter DEST_OFFSET bound to: 16 - type: integer 
	Parameter USER_OFFSET bound to: 16 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
WARNING: [Synth 8-7023] instance 'rx_csum_fifo' of module 'axis_fifo' has 25 connections declared, but only 21 given [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/mqnic_ingress.v:190]
	Parameter DEPTH bound to: 2048 - type: integer 
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter KEEP_ENABLE bound to: 1'b1 
	Parameter KEEP_WIDTH bound to: 64 - type: integer 
	Parameter LAST_ENABLE bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 1 - type: integer 
	Parameter ID_WIDTH bound to: 1 - type: integer 
	Parameter DEST_ENABLE bound to: 1 - type: integer 
	Parameter DEST_WIDTH bound to: 9 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 97 - type: integer 
	Parameter RAM_PIPELINE bound to: 1 - type: integer 
	Parameter OUTPUT_FIFO_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_FIFO bound to: 0 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_OVERSIZE_FRAME bound to: 0 - type: integer 
	Parameter DROP_BAD_FRAME bound to: 0 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
	Parameter MARK_WHEN_FULL bound to: 0 - type: integer 
	Parameter PAUSE_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_PAUSE bound to: 0 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter OUTPUT_FIFO_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter KEEP_OFFSET bound to: 512 - type: integer 
	Parameter LAST_OFFSET bound to: 576 - type: integer 
	Parameter ID_OFFSET bound to: 577 - type: integer 
	Parameter DEST_OFFSET bound to: 578 - type: integer 
	Parameter USER_OFFSET bound to: 587 - type: integer 
	Parameter WIDTH bound to: 684 - type: integer 
WARNING: [Synth 8-7023] instance 'rx_hash_data_fifo' of module 'axis_fifo' has 25 connections declared, but only 21 given [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/mqnic_ingress.v:252]
	Parameter RAM_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter SEG_COUNT bound to: 2 - type: integer 
	Parameter SEG_DATA_WIDTH bound to: 512 - type: integer 
	Parameter SEG_BE_WIDTH bound to: 64 - type: integer 
	Parameter SEG_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter AXIS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_KEEP_ENABLE bound to: 1'b1 
	Parameter AXIS_KEEP_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_LAST_ENABLE bound to: 1 - type: integer 
	Parameter AXIS_ID_ENABLE bound to: 1 - type: integer 
	Parameter AXIS_ID_WIDTH bound to: 1 - type: integer 
	Parameter AXIS_DEST_ENABLE bound to: 1 - type: integer 
	Parameter AXIS_DEST_WIDTH bound to: 9 - type: integer 
	Parameter AXIS_USER_ENABLE bound to: 1 - type: integer 
	Parameter AXIS_USER_WIDTH bound to: 133 - type: integer 
	Parameter LEN_WIDTH bound to: 16 - type: integer 
	Parameter TAG_WIDTH bound to: 5 - type: integer 
	Parameter RAM_WORD_WIDTH bound to: 64 - type: integer 
	Parameter RAM_WORD_SIZE bound to: 8 - type: integer 
	Parameter AXIS_KEEP_WIDTH_INT bound to: 64 - type: integer 
	Parameter AXIS_WORD_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_WORD_SIZE bound to: 8 - type: integer 
	Parameter PART_COUNT bound to: 2 - type: integer 
	Parameter PART_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter PART_OFFSET_WIDTH bound to: 6 - type: integer 
	Parameter PARTS_PER_SEG bound to: 1 - type: integer 
	Parameter SEGS_PER_PART bound to: 1 - type: integer 
	Parameter OFFSET_WIDTH bound to: 6 - type: integer 
	Parameter OFFSET_MASK bound to: 63 - type: integer 
	Parameter ADDR_MASK bound to: 17'b11111111111000000 
	Parameter CYCLE_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter STATUS_FIFO_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter OUTPUT_FIFO_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter STATE_IDLE bound to: 2'b00 
	Parameter STATE_WRITE bound to: 2'b01 
	Parameter STATE_DROP_DATA bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/pcie/rtl/dma_client_axis_sink.v:314]
WARNING: [Synth 8-689] width (24) of port connection 's_axil_awaddr' does not match port width (19) of module 'mqnic_interface_rx' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/mqnic_interface.v:2752]
WARNING: [Synth 8-689] width (24) of port connection 's_axil_araddr' does not match port width (19) of module 'mqnic_interface_rx' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/mqnic_interface.v:2763]
	Parameter FIFO_DEPTH bound to: 32768 - type: integer 
	Parameter FIFO_DEPTH_WIDTH bound to: 16 - type: integer 
	Parameter PORTS bound to: 1 - type: integer 
	Parameter S_DATA_WIDTH bound to: 512 - type: integer 
	Parameter S_KEEP_ENABLE bound to: 1'b1 
	Parameter S_KEEP_WIDTH bound to: 64 - type: integer 
	Parameter M_DATA_WIDTH bound to: 512 - type: integer 
	Parameter M_KEEP_ENABLE bound to: 1'b1 
	Parameter M_KEEP_WIDTH bound to: 64 - type: integer 
	Parameter ID_ENABLE bound to: 1 - type: integer 
	Parameter ID_WIDTH bound to: 6 - type: integer 
	Parameter M_DEST_WIDTH bound to: 4 - type: integer 
	Parameter S_DEST_WIDTH bound to: 4 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 17 - type: integer 
	Parameter RAM_PIPELINE bound to: 4 - type: integer 
	Parameter DEPTH bound to: 32768 - type: integer 
	Parameter S_DATA_WIDTH bound to: 512 - type: integer 
	Parameter S_KEEP_ENABLE bound to: 1'b1 
	Parameter S_KEEP_WIDTH bound to: 64 - type: integer 
	Parameter M_DATA_WIDTH bound to: 512 - type: integer 
	Parameter M_KEEP_ENABLE bound to: 1'b1 
	Parameter M_KEEP_WIDTH bound to: 64 - type: integer 
	Parameter ID_ENABLE bound to: 1 - type: integer 
	Parameter ID_WIDTH bound to: 6 - type: integer 
	Parameter DEST_ENABLE bound to: 1 - type: integer 
	Parameter DEST_WIDTH bound to: 4 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 17 - type: integer 
	Parameter RAM_PIPELINE bound to: 4 - type: integer 
	Parameter OUTPUT_FIFO_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_FIFO bound to: 1 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_OVERSIZE_FRAME bound to: 1 - type: integer 
	Parameter DROP_BAD_FRAME bound to: 1 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
	Parameter MARK_WHEN_FULL bound to: 0 - type: integer 
	Parameter PAUSE_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_PAUSE bound to: 1 - type: integer 
	Parameter S_BYTE_LANES bound to: 64 - type: integer 
	Parameter M_BYTE_LANES bound to: 64 - type: integer 
	Parameter S_BYTE_SIZE bound to: 8 - type: integer 
	Parameter M_BYTE_SIZE bound to: 8 - type: integer 
	Parameter EXPAND_BUS bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter KEEP_WIDTH bound to: 64 - type: integer 
	Parameter DEPTH bound to: 32768 - type: integer 
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter KEEP_ENABLE bound to: 1'b1 
	Parameter KEEP_WIDTH bound to: 64 - type: integer 
	Parameter LAST_ENABLE bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 1 - type: integer 
	Parameter ID_WIDTH bound to: 6 - type: integer 
	Parameter DEST_ENABLE bound to: 1 - type: integer 
	Parameter DEST_WIDTH bound to: 4 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 17 - type: integer 
	Parameter RAM_PIPELINE bound to: 4 - type: integer 
	Parameter OUTPUT_FIFO_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_FIFO bound to: 1 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_OVERSIZE_FRAME bound to: 1 - type: integer 
	Parameter DROP_BAD_FRAME bound to: 1 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
	Parameter MARK_WHEN_FULL bound to: 0 - type: integer 
	Parameter PAUSE_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_PAUSE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 9 - type: integer 
	Parameter OUTPUT_FIFO_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter KEEP_OFFSET bound to: 512 - type: integer 
	Parameter LAST_OFFSET bound to: 576 - type: integer 
	Parameter ID_OFFSET bound to: 577 - type: integer 
	Parameter DEST_OFFSET bound to: 583 - type: integer 
	Parameter USER_OFFSET bound to: 587 - type: integer 
	Parameter WIDTH bound to: 604 - type: integer 
WARNING: [Synth 8-689] width (18) of port connection 'status_depth' does not match port width (16) of module 'tx_fifo' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/mqnic_interface.v:3068]
	Parameter FIFO_DEPTH bound to: 131072 - type: integer 
	Parameter FIFO_DEPTH_WIDTH bound to: 18 - type: integer 
	Parameter PORTS bound to: 1 - type: integer 
	Parameter S_DATA_WIDTH bound to: 512 - type: integer 
	Parameter S_KEEP_ENABLE bound to: 1'b1 
	Parameter S_KEEP_WIDTH bound to: 64 - type: integer 
	Parameter M_DATA_WIDTH bound to: 512 - type: integer 
	Parameter M_KEEP_ENABLE bound to: 1'b1 
	Parameter M_KEEP_WIDTH bound to: 64 - type: integer 
	Parameter ID_ENABLE bound to: 1 - type: integer 
	Parameter S_ID_WIDTH bound to: 1 - type: integer 
	Parameter M_ID_WIDTH bound to: 1 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 9 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 97 - type: integer 
	Parameter RAM_PIPELINE bound to: 4 - type: integer 
	Parameter DEPTH bound to: 131072 - type: integer 
	Parameter S_DATA_WIDTH bound to: 512 - type: integer 
	Parameter S_KEEP_ENABLE bound to: 1'b1 
	Parameter S_KEEP_WIDTH bound to: 64 - type: integer 
	Parameter M_DATA_WIDTH bound to: 512 - type: integer 
	Parameter M_KEEP_ENABLE bound to: 1'b1 
	Parameter M_KEEP_WIDTH bound to: 64 - type: integer 
	Parameter ID_ENABLE bound to: 1 - type: integer 
	Parameter ID_WIDTH bound to: 1 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 9 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 97 - type: integer 
	Parameter RAM_PIPELINE bound to: 4 - type: integer 
	Parameter OUTPUT_FIFO_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_FIFO bound to: 1 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_OVERSIZE_FRAME bound to: 1 - type: integer 
	Parameter DROP_BAD_FRAME bound to: 1 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
	Parameter MARK_WHEN_FULL bound to: 0 - type: integer 
	Parameter PAUSE_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_PAUSE bound to: 1 - type: integer 
	Parameter S_BYTE_LANES bound to: 64 - type: integer 
	Parameter M_BYTE_LANES bound to: 64 - type: integer 
	Parameter S_BYTE_SIZE bound to: 8 - type: integer 
	Parameter M_BYTE_SIZE bound to: 8 - type: integer 
	Parameter EXPAND_BUS bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter KEEP_WIDTH bound to: 64 - type: integer 
	Parameter DEPTH bound to: 131072 - type: integer 
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter KEEP_ENABLE bound to: 1'b1 
	Parameter KEEP_WIDTH bound to: 64 - type: integer 
	Parameter LAST_ENABLE bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 1 - type: integer 
	Parameter ID_WIDTH bound to: 1 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 9 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 97 - type: integer 
	Parameter RAM_PIPELINE bound to: 4 - type: integer 
	Parameter OUTPUT_FIFO_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_FIFO bound to: 1 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_OVERSIZE_FRAME bound to: 1 - type: integer 
	Parameter DROP_BAD_FRAME bound to: 1 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
	Parameter MARK_WHEN_FULL bound to: 0 - type: integer 
	Parameter PAUSE_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_PAUSE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
	Parameter OUTPUT_FIFO_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter KEEP_OFFSET bound to: 512 - type: integer 
	Parameter LAST_OFFSET bound to: 576 - type: integer 
	Parameter ID_OFFSET bound to: 577 - type: integer 
	Parameter DEST_OFFSET bound to: 578 - type: integer 
	Parameter USER_OFFSET bound to: 578 - type: integer 
	Parameter WIDTH bound to: 675 - type: integer 
WARNING: [Synth 8-689] width (19) of port connection 'm_axil_csr_awaddr' does not match port width (24) of module 'mqnic_interface' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/mqnic_core.v:3263]
WARNING: [Synth 8-689] width (19) of port connection 'm_axil_csr_araddr' does not match port width (24) of module 'mqnic_interface' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/mqnic_core.v:3274]
	Parameter PTP_CLK_PERIOD_NS_NUM bound to: 1024 - type: integer 
	Parameter PTP_CLK_PERIOD_NS_DENOM bound to: 165 - type: integer 
	Parameter PTP_CLOCK_CDC_PIPELINE bound to: 0 - type: integer 
	Parameter PTP_PEROUT_ENABLE bound to: 0 - type: integer 
	Parameter PTP_PEROUT_COUNT bound to: 1 - type: integer 
	Parameter REG_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REG_STRB_WIDTH bound to: 4 - type: integer 
	Parameter RB_BASE_ADDR bound to: 256 - type: integer 
	Parameter RB_NEXT_PTR bound to: 512 - type: integer 
	Parameter PTP_CLK_PERIOD_NS_NUM bound to: 1024 - type: integer 
	Parameter PTP_CLK_PERIOD_NS_DENOM bound to: 165 - type: integer 
	Parameter PTP_CLOCK_CDC_PIPELINE bound to: 0 - type: integer 
	Parameter REG_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REG_STRB_WIDTH bound to: 4 - type: integer 
	Parameter RB_BASE_ADDR bound to: 256 - type: integer 
	Parameter RB_NEXT_PTR bound to: 512 - type: integer 
	Parameter PTP_FNS_WIDTH bound to: 32 - type: integer 
	Parameter PTP_CLK_PERIOD_NS bound to: 6 - type: integer 
	Parameter PTP_CLK_PERIOD_NS_REM bound to: 34 - type: integer 
	Parameter PTP_CLK_PERIOD_FNS bound to: 64'b0000000000000000000000000000000000110100110000000110001101001100 
	Parameter PTP_CLK_PERIOD_FNS_REM bound to: 64'b0000000000000000000000000000000000000000000000000000000000000100 
	Parameter RBB bound to: 256 - type: integer 
	Parameter PERIOD_NS_NUM bound to: 1024 - type: integer 
	Parameter PERIOD_NS_DENOM bound to: 165 - type: integer 
	Parameter INC_NS_W bound to: 17 - type: integer 
	Parameter FNS_W bound to: 32 - type: integer 
	Parameter PERIOD_NS bound to: 6 - type: integer 
	Parameter PERIOD_NS_REM bound to: 34 - type: integer 
	Parameter PERIOD_FNS bound to: 64'b0000000000000000000000000000000000110100110000000110001101001100 
	Parameter PERIOD_FNS_REM bound to: 64'b0000000000000000000000000000000000000000000000000000000000000100 
	Parameter NS_PER_S bound to: 31'b0111011100110101100101000000000 
INFO: [Synth 8-226] default block is never used [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/rtl/ptp_td_phc.v:270]
INFO: [Synth 8-155] case statement is not full and has no default [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/rtl/ptp_td_phc.v:522]
	Parameter TS_REL_EN bound to: 1 - type: integer 
	Parameter TS_TOD_EN bound to: 1 - type: integer 
	Parameter TS_FNS_W bound to: 16 - type: integer 
	Parameter TS_REL_NS_W bound to: 48 - type: integer 
	Parameter TS_TOD_S_W bound to: 48 - type: integer 
	Parameter TS_REL_W bound to: 64 - type: integer 
	Parameter TS_TOD_W bound to: 96 - type: integer 
	Parameter TD_SDI_PIPELINE bound to: 0 - type: integer 
	Parameter SYNC_DELAY bound to: 30 - type: integer 
	Parameter TS_NS_W bound to: 48 - type: integer 
	Parameter TS_TOD_NS_W bound to: 30 - type: integer 
	Parameter PERIOD_NS_W bound to: 8 - type: integer 
	Parameter FNS_W bound to: 16 - type: integer 
	Parameter CMP_FNS_W bound to: 4 - type: integer 
	Parameter SRC_FNS_W bound to: 12 - type: integer 
	Parameter LOG_RATE bound to: 3 - type: integer 
	Parameter PHASE_CNT_W bound to: 3 - type: integer 
	Parameter PHASE_ACC_W bound to: 19 - type: integer 
	Parameter LOAD_CNT_W bound to: 4 - type: integer 
	Parameter LOG_SAMPLE_SYNC_RATE bound to: 4 - type: integer 
	Parameter SAMPLE_ACC_W bound to: 6 - type: integer 
	Parameter LOG_PHASE_ERR_RATE bound to: 3 - type: integer 
	Parameter PHASE_ERR_ACC_W bound to: 5 - type: integer 
	Parameter DST_SYNC_LOCK_W bound to: 5 - type: integer 
	Parameter FREQ_LOCK_W bound to: 5 - type: integer 
	Parameter PTP_LOCK_W bound to: 8 - type: integer 
	Parameter TIME_ERR_INT_W bound to: 24 - type: integer 
	Parameter NS_PER_S bound to: 31'b0111011100110101100101000000000 
INFO: [Synth 8-226] default block is never used [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/rtl/ptp_td_leaf.v:430]
INFO: [Synth 8-226] default block is never used [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/rtl/ptp_td_leaf.v:858]
WARNING: [Synth 8-689] width (97) of port connection 'ptp_sync_ts_tod' does not match port width (96) of module 'mqnic_ptp' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/mqnic_core.v:868]
	Parameter CLK_PERIOD_NS_NUM bound to: 4 - type: integer 
	Parameter CLK_PERIOD_NS_DENOM bound to: 1 - type: integer 
	Parameter REF_CLK_PERIOD_NS_NUM bound to: 1024 - type: integer 
	Parameter REF_CLK_PERIOD_NS_DENOM bound to: 165 - type: integer 
	Parameter CH_CNT bound to: 2 - type: integer 
	Parameter REG_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REG_STRB_WIDTH bound to: 4 - type: integer 
	Parameter RB_TYPE bound to: 49160 - type: integer 
	Parameter RB_BASE_ADDR bound to: 512 - type: integer 
	Parameter RB_NEXT_PTR bound to: 16'b0001000000000000 
	Parameter SHIFT bound to: 8 - type: integer 
	Parameter RESOLUTION bound to: 30 - type: integer 
	Parameter REF_CLK_CYCLES_PER_SEC bound to: 64'b0000000000000000000000000000000000001001100110101011000100001100 
	Parameter REF_CNT_WIDTH bound to: 20 - type: integer 
	Parameter CH_PRESCALE_WIDTH bound to: 3 - type: integer 
	Parameter CNT_WIDTH bound to: 22 - type: integer 
	Parameter CH_CNT_WIDTH bound to: 19 - type: integer 
	Parameter RBB bound to: 512 - type: integer 
	Parameter S_COUNT bound to: 1 - type: integer 
	Parameter M_COUNT bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 24 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter S_ACCEPT bound to: 16 - type: integer 
	Parameter M_REGIONS bound to: 1 - type: integer 
	Parameter M_BASE_ADDR bound to: 0 - type: integer 
	Parameter M_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter M_CONNECT_READ bound to: 1'b1 
	Parameter M_CONNECT_WRITE bound to: 1'b1 
	Parameter M_ISSUE bound to: 16 - type: integer 
	Parameter M_SECURE bound to: 1'b0 
	Parameter S_AW_REG_TYPE bound to: 2'b00 
	Parameter S_W_REG_TYPE bound to: 2'b00 
	Parameter S_B_REG_TYPE bound to: 2'b01 
	Parameter S_AR_REG_TYPE bound to: 2'b00 
	Parameter S_R_REG_TYPE bound to: 2'b10 
	Parameter M_AW_REG_TYPE bound to: 2'b01 
	Parameter M_W_REG_TYPE bound to: 2'b10 
	Parameter M_B_REG_TYPE bound to: 2'b00 
	Parameter M_AR_REG_TYPE bound to: 2'b01 
	Parameter M_R_REG_TYPE bound to: 2'b00 
	Parameter S_COUNT bound to: 1 - type: integer 
	Parameter M_COUNT bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 24 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter S_ACCEPT bound to: 16 - type: integer 
	Parameter M_REGIONS bound to: 1 - type: integer 
	Parameter M_BASE_ADDR bound to: 0 - type: integer 
	Parameter M_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter M_CONNECT bound to: 1'b1 
	Parameter M_ISSUE bound to: 16 - type: integer 
	Parameter M_SECURE bound to: 1'b0 
	Parameter S_AW_REG_TYPE bound to: 2'b00 
	Parameter S_W_REG_TYPE bound to: 2'b00 
	Parameter S_B_REG_TYPE bound to: 2'b01 
	Parameter M_AW_REG_TYPE bound to: 2'b01 
	Parameter M_W_REG_TYPE bound to: 2'b10 
	Parameter M_B_REG_TYPE bound to: 2'b00 
	Parameter CL_S_COUNT bound to: 0 - type: integer 
	Parameter CL_M_COUNT bound to: 0 - type: integer 
	Parameter M_COUNT_P1 bound to: 2 - type: integer 
	Parameter CL_M_COUNT_P1 bound to: 1 - type: integer 
	Parameter S bound to: 0 - type: integer 
	Parameter S_COUNT bound to: 1 - type: integer 
	Parameter M_COUNT bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 24 - type: integer 
	Parameter M_REGIONS bound to: 1 - type: integer 
	Parameter M_BASE_ADDR bound to: 0 - type: integer 
	Parameter M_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter M_CONNECT bound to: 1'b1 
	Parameter M_SECURE bound to: 1'b0 
	Parameter WC_OUTPUT bound to: 1 - type: integer 
	Parameter CL_S_COUNT bound to: 0 - type: integer 
	Parameter CL_M_COUNT bound to: 0 - type: integer 
	Parameter M_BASE_ADDR_INT bound to: 0 - type: integer 
	Parameter STATE_IDLE bound to: 3'b000 
	Parameter STATE_DECODE bound to: 3'b001 
INFO: [Synth 8-251] Addressing configuration for axil_crossbar_addr instance  [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axi/rtl/axil_crossbar_addr.v:144]
INFO: [Synth 8-251] 0 (0): 0 / 24 -- 0-ffffff [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axi/rtl/axil_crossbar_addr.v:147]
INFO: [Synth 8-155] case statement is not full and has no default [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axi/rtl/axil_crossbar_addr.v:242]
	Parameter S_COUNT bound to: 1 - type: integer 
	Parameter M_COUNT bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 24 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter S_ACCEPT bound to: 16 - type: integer 
	Parameter M_REGIONS bound to: 1 - type: integer 
	Parameter M_BASE_ADDR bound to: 0 - type: integer 
	Parameter M_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter M_CONNECT bound to: 1'b1 
	Parameter M_ISSUE bound to: 16 - type: integer 
	Parameter M_SECURE bound to: 1'b0 
	Parameter S_AR_REG_TYPE bound to: 2'b00 
	Parameter S_R_REG_TYPE bound to: 2'b10 
	Parameter M_AR_REG_TYPE bound to: 2'b01 
	Parameter M_R_REG_TYPE bound to: 2'b00 
	Parameter CL_S_COUNT bound to: 0 - type: integer 
	Parameter CL_M_COUNT bound to: 0 - type: integer 
	Parameter M_COUNT_P1 bound to: 2 - type: integer 
	Parameter CL_M_COUNT_P1 bound to: 1 - type: integer 
	Parameter S bound to: 0 - type: integer 
	Parameter S_COUNT bound to: 1 - type: integer 
	Parameter M_COUNT bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 24 - type: integer 
	Parameter M_REGIONS bound to: 1 - type: integer 
	Parameter M_BASE_ADDR bound to: 0 - type: integer 
	Parameter M_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter M_CONNECT bound to: 1'b1 
	Parameter M_SECURE bound to: 1'b0 
	Parameter WC_OUTPUT bound to: 0 - type: integer 
	Parameter CL_S_COUNT bound to: 0 - type: integer 
	Parameter CL_M_COUNT bound to: 0 - type: integer 
	Parameter M_BASE_ADDR_INT bound to: 0 - type: integer 
	Parameter STATE_IDLE bound to: 3'b000 
	Parameter STATE_DECODE bound to: 3'b001 
INFO: [Synth 8-251] Addressing configuration for axil_crossbar_addr instance  [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axi/rtl/axil_crossbar_addr.v:144]
INFO: [Synth 8-251] 0 (0): 0 / 24 -- 0-ffffff [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axi/rtl/axil_crossbar_addr.v:147]
INFO: [Synth 8-155] case statement is not full and has no default [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axi/rtl/axil_crossbar_addr.v:242]
	Parameter S_COUNT bound to: 1 - type: integer 
	Parameter M_COUNT bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 19 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter S_ACCEPT bound to: 16 - type: integer 
	Parameter M_REGIONS bound to: 1 - type: integer 
	Parameter M_BASE_ADDR bound to: 0 - type: integer 
	Parameter M_ADDR_WIDTH bound to: 96'b000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000 
	Parameter M_CONNECT_READ bound to: 3'b111 
	Parameter M_CONNECT_WRITE bound to: 3'b111 
	Parameter M_ISSUE bound to: 96'b000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000 
	Parameter M_SECURE bound to: 3'b000 
	Parameter S_AW_REG_TYPE bound to: 2'b00 
	Parameter S_W_REG_TYPE bound to: 2'b00 
	Parameter S_B_REG_TYPE bound to: 2'b01 
	Parameter S_AR_REG_TYPE bound to: 2'b00 
	Parameter S_R_REG_TYPE bound to: 2'b10 
	Parameter M_AW_REG_TYPE bound to: 6'b010101 
	Parameter M_W_REG_TYPE bound to: 6'b101010 
	Parameter M_B_REG_TYPE bound to: 6'b000000 
	Parameter M_AR_REG_TYPE bound to: 6'b010101 
	Parameter M_R_REG_TYPE bound to: 6'b000000 
	Parameter S_COUNT bound to: 1 - type: integer 
	Parameter M_COUNT bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 19 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter S_ACCEPT bound to: 16 - type: integer 
	Parameter M_REGIONS bound to: 1 - type: integer 
	Parameter M_BASE_ADDR bound to: 0 - type: integer 
	Parameter M_ADDR_WIDTH bound to: 96'b000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000 
	Parameter M_CONNECT bound to: 3'b111 
	Parameter M_ISSUE bound to: 96'b000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000 
	Parameter M_SECURE bound to: 3'b000 
	Parameter S_AW_REG_TYPE bound to: 2'b00 
	Parameter S_W_REG_TYPE bound to: 2'b00 
	Parameter S_B_REG_TYPE bound to: 2'b01 
	Parameter M_AW_REG_TYPE bound to: 6'b010101 
	Parameter M_W_REG_TYPE bound to: 6'b101010 
	Parameter M_B_REG_TYPE bound to: 6'b000000 
	Parameter CL_S_COUNT bound to: 0 - type: integer 
	Parameter CL_M_COUNT bound to: 2 - type: integer 
	Parameter M_COUNT_P1 bound to: 4 - type: integer 
	Parameter CL_M_COUNT_P1 bound to: 2 - type: integer 
	Parameter S bound to: 0 - type: integer 
	Parameter S_COUNT bound to: 1 - type: integer 
	Parameter M_COUNT bound to: 3 - type: integer 
	Parameter ADDR_WIDTH bound to: 19 - type: integer 
	Parameter M_REGIONS bound to: 1 - type: integer 
	Parameter M_BASE_ADDR bound to: 0 - type: integer 
	Parameter M_ADDR_WIDTH bound to: 96'b000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000 
	Parameter M_CONNECT bound to: 3'b111 
	Parameter M_SECURE bound to: 3'b000 
	Parameter WC_OUTPUT bound to: 1 - type: integer 
	Parameter CL_S_COUNT bound to: 0 - type: integer 
	Parameter CL_M_COUNT bound to: 2 - type: integer 
	Parameter M_BASE_ADDR_INT bound to: 57'b010000000000000000000100000000000000000000000000000000000 
	Parameter STATE_IDLE bound to: 3'b000 
	Parameter STATE_DECODE bound to: 3'b001 
INFO: [Synth 8-251] Addressing configuration for axil_crossbar_addr instance  [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axi/rtl/axil_crossbar_addr.v:144]
INFO: [Synth 8-251] 0 (0): 0 / 16 -- 0-ffff [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axi/rtl/axil_crossbar_addr.v:147]
INFO: [Synth 8-251] 1 (0): 10000 / 16 -- 10000-1ffff [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axi/rtl/axil_crossbar_addr.v:147]
INFO: [Synth 8-251] 2 (0): 20000 / 16 -- 20000-2ffff [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axi/rtl/axil_crossbar_addr.v:147]
INFO: [Synth 8-155] case statement is not full and has no default [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axi/rtl/axil_crossbar_addr.v:242]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 19 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter AW_REG_TYPE bound to: 2'b00 
	Parameter W_REG_TYPE bound to: 2'b00 
	Parameter B_REG_TYPE bound to: 2'b01 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 19 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter AW_REG_TYPE bound to: 2'b01 
	Parameter W_REG_TYPE bound to: 2'b10 
	Parameter B_REG_TYPE bound to: 2'b00 
	Parameter S_COUNT bound to: 1 - type: integer 
	Parameter M_COUNT bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 19 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter S_ACCEPT bound to: 16 - type: integer 
	Parameter M_REGIONS bound to: 1 - type: integer 
	Parameter M_BASE_ADDR bound to: 0 - type: integer 
	Parameter M_ADDR_WIDTH bound to: 96'b000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000 
	Parameter M_CONNECT bound to: 3'b111 
	Parameter M_ISSUE bound to: 96'b000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000 
	Parameter M_SECURE bound to: 3'b000 
	Parameter S_AR_REG_TYPE bound to: 2'b00 
	Parameter S_R_REG_TYPE bound to: 2'b10 
	Parameter M_AR_REG_TYPE bound to: 6'b010101 
	Parameter M_R_REG_TYPE bound to: 6'b000000 
	Parameter CL_S_COUNT bound to: 0 - type: integer 
	Parameter CL_M_COUNT bound to: 2 - type: integer 
	Parameter M_COUNT_P1 bound to: 4 - type: integer 
	Parameter CL_M_COUNT_P1 bound to: 2 - type: integer 
	Parameter S bound to: 0 - type: integer 
	Parameter S_COUNT bound to: 1 - type: integer 
	Parameter M_COUNT bound to: 3 - type: integer 
	Parameter ADDR_WIDTH bound to: 19 - type: integer 
	Parameter M_REGIONS bound to: 1 - type: integer 
	Parameter M_BASE_ADDR bound to: 0 - type: integer 
	Parameter M_ADDR_WIDTH bound to: 96'b000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000 
	Parameter M_CONNECT bound to: 3'b111 
	Parameter M_SECURE bound to: 3'b000 
	Parameter WC_OUTPUT bound to: 0 - type: integer 
	Parameter CL_S_COUNT bound to: 0 - type: integer 
	Parameter CL_M_COUNT bound to: 2 - type: integer 
	Parameter M_BASE_ADDR_INT bound to: 57'b010000000000000000000100000000000000000000000000000000000 
	Parameter STATE_IDLE bound to: 3'b000 
	Parameter STATE_DECODE bound to: 3'b001 
INFO: [Synth 8-251] Addressing configuration for axil_crossbar_addr instance  [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axi/rtl/axil_crossbar_addr.v:144]
INFO: [Synth 8-251] 0 (0): 0 / 16 -- 0-ffff [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axi/rtl/axil_crossbar_addr.v:147]
INFO: [Synth 8-251] 1 (0): 10000 / 16 -- 10000-1ffff [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axi/rtl/axil_crossbar_addr.v:147]
INFO: [Synth 8-251] 2 (0): 20000 / 16 -- 20000-2ffff [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axi/rtl/axil_crossbar_addr.v:147]
INFO: [Synth 8-155] case statement is not full and has no default [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axi/rtl/axil_crossbar_addr.v:242]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 19 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter AR_REG_TYPE bound to: 2'b00 
	Parameter R_REG_TYPE bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 19 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter AR_REG_TYPE bound to: 2'b01 
	Parameter R_REG_TYPE bound to: 2'b00 
	Parameter PORTS bound to: 2 - type: integer 
	Parameter SEG_COUNT bound to: 2 - type: integer 
	Parameter SEG_DATA_WIDTH bound to: 512 - type: integer 
	Parameter SEG_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter SEG_BE_WIDTH bound to: 64 - type: integer 
	Parameter S_RAM_SEL_WIDTH bound to: 1 - type: integer 
	Parameter M_RAM_SEL_WIDTH bound to: 2 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter DMA_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter IMM_ENABLE bound to: 0 - type: integer 
	Parameter IMM_WIDTH bound to: 32 - type: integer 
	Parameter LEN_WIDTH bound to: 16 - type: integer 
	Parameter S_TAG_WIDTH bound to: 15 - type: integer 
	Parameter M_TAG_WIDTH bound to: 16 - type: integer 
	Parameter ARB_TYPE_ROUND_ROBIN bound to: 0 - type: integer 
	Parameter ARB_LSB_HIGH_PRIORITY bound to: 1 - type: integer 
	Parameter PORTS bound to: 2 - type: integer 
	Parameter SEG_COUNT bound to: 2 - type: integer 
	Parameter SEG_DATA_WIDTH bound to: 512 - type: integer 
	Parameter SEG_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter SEG_BE_WIDTH bound to: 64 - type: integer 
	Parameter S_RAM_SEL_WIDTH bound to: 1 - type: integer 
	Parameter M_RAM_SEL_WIDTH bound to: 2 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter DMA_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter LEN_WIDTH bound to: 16 - type: integer 
	Parameter S_TAG_WIDTH bound to: 15 - type: integer 
	Parameter M_TAG_WIDTH bound to: 16 - type: integer 
	Parameter ARB_TYPE_ROUND_ROBIN bound to: 0 - type: integer 
	Parameter ARB_LSB_HIGH_PRIORITY bound to: 1 - type: integer 
	Parameter PORTS bound to: 2 - type: integer 
	Parameter EXTEND_RAM_SEL bound to: 1 - type: integer 
	Parameter S_RAM_SEL_WIDTH bound to: 1 - type: integer 
	Parameter M_RAM_SEL_WIDTH bound to: 2 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter DMA_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter IMM_ENABLE bound to: 0 - type: integer 
	Parameter IMM_WIDTH bound to: 32 - type: integer 
	Parameter LEN_WIDTH bound to: 16 - type: integer 
	Parameter S_TAG_WIDTH bound to: 15 - type: integer 
	Parameter M_TAG_WIDTH bound to: 16 - type: integer 
	Parameter ARB_TYPE_ROUND_ROBIN bound to: 0 - type: integer 
	Parameter ARB_LSB_HIGH_PRIORITY bound to: 1 - type: integer 
	Parameter CL_PORTS bound to: 1 - type: integer 
	Parameter S_RAM_SEL_WIDTH_INT bound to: 1 - type: integer 
	Parameter FIFO_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter PORTS bound to: 2 - type: integer 
	Parameter SEG_COUNT bound to: 2 - type: integer 
	Parameter SEG_DATA_WIDTH bound to: 512 - type: integer 
	Parameter SEG_BE_WIDTH bound to: 64 - type: integer 
	Parameter SEG_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter S_RAM_SEL_WIDTH bound to: 1 - type: integer 
	Parameter M_RAM_SEL_WIDTH bound to: 2 - type: integer 
	Parameter CL_PORTS bound to: 1 - type: integer 
	Parameter S_RAM_SEL_WIDTH_INT bound to: 1 - type: integer 
	Parameter FIFO_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter PORTS bound to: 2 - type: integer 
	Parameter SEG_COUNT bound to: 2 - type: integer 
	Parameter SEG_DATA_WIDTH bound to: 512 - type: integer 
	Parameter SEG_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter SEG_BE_WIDTH bound to: 64 - type: integer 
	Parameter S_RAM_SEL_WIDTH bound to: 1 - type: integer 
	Parameter M_RAM_SEL_WIDTH bound to: 2 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter DMA_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter IMM_ENABLE bound to: 0 - type: integer 
	Parameter IMM_WIDTH bound to: 32 - type: integer 
	Parameter LEN_WIDTH bound to: 16 - type: integer 
	Parameter S_TAG_WIDTH bound to: 15 - type: integer 
	Parameter M_TAG_WIDTH bound to: 16 - type: integer 
	Parameter ARB_TYPE_ROUND_ROBIN bound to: 0 - type: integer 
	Parameter ARB_LSB_HIGH_PRIORITY bound to: 1 - type: integer 
	Parameter PORTS bound to: 2 - type: integer 
	Parameter SEG_COUNT bound to: 2 - type: integer 
	Parameter SEG_DATA_WIDTH bound to: 512 - type: integer 
	Parameter SEG_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter S_RAM_SEL_WIDTH bound to: 1 - type: integer 
	Parameter M_RAM_SEL_WIDTH bound to: 2 - type: integer 
	Parameter CL_PORTS bound to: 1 - type: integer 
	Parameter S_RAM_SEL_WIDTH_INT bound to: 1 - type: integer 
	Parameter FIFO_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter OUTPUT_FIFO_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter IRQ_INDEX_WIDTH bound to: 6 - type: integer 
	Parameter STATE_INIT bound to: 2'b00 
	Parameter STATE_IDLE bound to: 2'b01 
	Parameter STATE_IRQ_IN bound to: 2'b10 
	Parameter STATE_IRQ_OUT bound to: 2'b11 
WARNING: [Synth 8-689] width (4) of port connection 'rcb_128b' does not match port width (1) of module 'mqnic_core_pcie' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/mqnic_core_pcie_us.v:1158]
WARNING: [Synth 8-689] width (96) of port connection 'ptp_sync_ts_tod' does not match port width (97) of module 'mqnic_core_pcie_us' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/fpga_core.v:1362]
WARNING: [Synth 8-689] width (4) of port connection 'pcie_tfc_nph_av' does not match port width (2) of module 'fpga_core' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/fpga_au200.v:2272]
WARNING: [Synth 8-689] width (4) of port connection 'pcie_tfc_npd_av' does not match port width (2) of module 'fpga_core' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/fpga_au200.v:2273]
WARNING: [Synth 8-689] width (2) of port connection 'qsfp_modprsl' does not match port width (1) of module 'fpga_core' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/fpga_au200.v:2361]
WARNING: [Synth 8-689] width (2) of port connection 'qsfp_intl' does not match port width (1) of module 'fpga_core' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/fpga_au200.v:2364]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:22 ; elapsed = 00:00:32 . Memory (MB): peak = 3595.410 ; gain = 834.086 ; free physical = 29293 ; free virtual = 52005
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:40 . Memory (MB): peak = 3595.410 ; gain = 834.086 ; free physical = 29383 ; free virtual = 52099
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:40 . Memory (MB): peak = 3595.410 ; gain = 834.086 ; free physical = 29383 ; free virtual = 52099
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3715.840 ; gain = 0.000 ; free physical = 29013 ; free virtual = 51729
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/cms_cms_subsystem_0_0/cms_cms_subsystem_0_0_in_context.xdc] for cell 'cms.cms_inst/cms_i/cms_subsystem_0'
Finished Parsing XDC File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/cms_cms_subsystem_0_0/cms_cms_subsystem_0_0_in_context.xdc] for cell 'cms.cms_inst/cms_i/cms_subsystem_0'
Parsing XDC File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc] for cell 'pcie4_uscale_plus_inst'
Finished Parsing XDC File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc] for cell 'pcie4_uscale_plus_inst'
Parsing XDC File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_gty_full/cmac_gty_full/cmac_gty_full_in_context.xdc] for cell 'qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst'
Finished Parsing XDC File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_gty_full/cmac_gty_full/cmac_gty_full_in_context.xdc] for cell 'qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst'
Parsing XDC File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_gty_channel/cmac_gty_channel/cmac_gty_channel_in_context.xdc] for cell 'qsfp0_cmac_inst/gty_ch_2/xcvr_gty.cmac_gty_channel_inst'
Finished Parsing XDC File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_gty_channel/cmac_gty_channel/cmac_gty_channel_in_context.xdc] for cell 'qsfp0_cmac_inst/gty_ch_2/xcvr_gty.cmac_gty_channel_inst'
Parsing XDC File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_gty_channel/cmac_gty_channel/cmac_gty_channel_in_context.xdc] for cell 'qsfp0_cmac_inst/gty_ch_3/xcvr_gty.cmac_gty_channel_inst'
Finished Parsing XDC File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_gty_channel/cmac_gty_channel/cmac_gty_channel_in_context.xdc] for cell 'qsfp0_cmac_inst/gty_ch_3/xcvr_gty.cmac_gty_channel_inst'
Parsing XDC File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_gty_channel/cmac_gty_channel/cmac_gty_channel_in_context.xdc] for cell 'qsfp0_cmac_inst/gty_ch_4/xcvr_gty.cmac_gty_channel_inst'
Finished Parsing XDC File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_gty_channel/cmac_gty_channel/cmac_gty_channel_in_context.xdc] for cell 'qsfp0_cmac_inst/gty_ch_4/xcvr_gty.cmac_gty_channel_inst'
Parsing XDC File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/synth/cmac_usplus_board.xdc] for cell 'qsfp0_cmac_inst/cmac_inst/inst'
Finished Parsing XDC File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/synth/cmac_usplus_board.xdc] for cell 'qsfp0_cmac_inst/cmac_inst/inst'
Parsing XDC File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_au200.xdc]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_au200.xdc:58]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_au200.xdc:73]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_au200.xdc:97]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_au200.xdc:99]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_au200.xdc:145]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_au200.xdc:147]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_au200.xdc:202]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_au200.xdc:204]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_au200.xdc:281]
Finished Parsing XDC File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_au200.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_au200.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Monkey_X_NIC_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Monkey_X_NIC_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/placement_au200.xdc]
Finished Parsing XDC File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/placement_au200.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/placement_au200.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Monkey_X_NIC_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Monkey_X_NIC_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/cfgmclk.xdc]
Finished Parsing XDC File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/cfgmclk.xdc]
Parsing XDC File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/boot.xdc]
Finished Parsing XDC File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/boot.xdc]
Sourcing Tcl File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axi/syn/vivado/axil_cdc.tcl]
Inserting timing constraints for axil_cdc instance cms.cms_axil_cdc_inst/axil_cdc_rd_inst
INFO: [Timing 38-2] Deriving generated clocks [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axi/syn/vivado/axil_cdc.tcl:23]
Inserting timing constraints for axil_cdc instance cms.cms_axil_cdc_inst/axil_cdc_wr_inst
Finished Sourcing Tcl File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axi/syn/vivado/axil_cdc.tcl]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axi/syn/vivado/axil_cdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Monkey_X_NIC_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Monkey_X_NIC_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl]
Inserting timing constraints for axis_async_fifo instance core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst
Inserting timing constraints for axis_async_fifo instance core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst
Inserting timing constraints for axis_async_fifo instance core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst
Finished Sourcing Tcl File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Monkey_X_NIC_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Monkey_X_NIC_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl]
Inserting timing constraints for sync_reset instance qsfp0_sync_reset_inst
Inserting timing constraints for sync_reset instance sync_reset_125mhz_inst
Inserting timing constraints for sync_reset instance sync_reset_50mhz_inst
Inserting timing constraints for sync_reset instance qsfp0_cmac_inst/sync_reset_rx_rst_inst
Inserting timing constraints for sync_reset instance qsfp0_cmac_inst/sync_reset_tx_rst_inst
Inserting timing constraints for sync_reset instance qsfp0_cmac_inst/gty_ch_1/sync_reset_common_reset_inst
Inserting timing constraints for sync_reset instance qsfp0_cmac_inst/gty_ch_1/sync_reset_rx_reset_inst
Inserting timing constraints for sync_reset instance qsfp0_cmac_inst/gty_ch_1/sync_reset_tx_reset_inst
Inserting timing constraints for sync_reset instance qsfp0_cmac_inst/gty_ch_2/sync_reset_common_reset_inst
Inserting timing constraints for sync_reset instance qsfp0_cmac_inst/gty_ch_2/sync_reset_rx_reset_inst
Inserting timing constraints for sync_reset instance qsfp0_cmac_inst/gty_ch_2/sync_reset_tx_reset_inst
Inserting timing constraints for sync_reset instance qsfp0_cmac_inst/gty_ch_3/sync_reset_common_reset_inst
Inserting timing constraints for sync_reset instance qsfp0_cmac_inst/gty_ch_3/sync_reset_rx_reset_inst
Inserting timing constraints for sync_reset instance qsfp0_cmac_inst/gty_ch_3/sync_reset_tx_reset_inst
Inserting timing constraints for sync_reset instance qsfp0_cmac_inst/gty_ch_4/sync_reset_common_reset_inst
Inserting timing constraints for sync_reset instance qsfp0_cmac_inst/gty_ch_4/sync_reset_rx_reset_inst
Inserting timing constraints for sync_reset instance qsfp0_cmac_inst/gty_ch_4/sync_reset_tx_reset_inst
Finished Sourcing Tcl File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Monkey_X_NIC_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Monkey_X_NIC_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl]
Inserting timing constraints for ptp_td_leaf instance core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst
Inserting timing constraints for ptp_td_leaf instance core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst
Inserting timing constraints for ptp_td_leaf instance core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst
Finished Sourcing Tcl File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Monkey_X_NIC_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Monkey_X_NIC_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/mqnic_port.tcl]
Inserting timing constraints for mqnic_port instance core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst
WARNING: [Vivado 12-180] No cells matched 'tx_lfc_en_sync_1_reg_reg'. [/home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/mqnic_port.tcl:6]
WARNING: [Vivado 12-180] No cells matched 'tx_lfc_en_sync_2_reg_reg'. [/home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/mqnic_port.tcl:6]
WARNING: [Vivado 12-180] No cells matched 'tx_lfc_req_sync_1_reg_reg'. [/home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/mqnic_port.tcl:6]
WARNING: [Vivado 12-180] No cells matched 'tx_lfc_req_sync_2_reg_reg'. [/home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/mqnic_port.tcl:6]
WARNING: [Vivado 12-180] No cells matched 'tx_pfc_en_sync_1_reg_reg[*]'. [/home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/mqnic_port.tcl:6]
WARNING: [Vivado 12-180] No cells matched 'tx_pfc_en_sync_2_reg_reg[*]'. [/home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/mqnic_port.tcl:6]
WARNING: [Vivado 12-180] No cells matched 'tx_pfc_req_sync_1_reg_reg[*]'. [/home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/mqnic_port.tcl:6]
WARNING: [Vivado 12-180] No cells matched 'tx_pfc_req_sync_2_reg_reg[*]'. [/home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/mqnic_port.tcl:6]
WARNING: [Vivado 12-180] No cells matched 'tx_fc_quanta_step_sync_1_reg_reg[*]'. [/home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/mqnic_port.tcl:6]
WARNING: [Vivado 12-180] No cells matched 'tx_fc_quanta_step_sync_2_reg_reg[*]'. [/home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/mqnic_port.tcl:6]
WARNING: [Vivado 12-180] No cells matched 'rx_lfc_en_sync_1_reg_reg'. [/home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/mqnic_port.tcl:6]
WARNING: [Vivado 12-180] No cells matched 'rx_lfc_en_sync_2_reg_reg'. [/home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/mqnic_port.tcl:6]
WARNING: [Vivado 12-180] No cells matched 'rx_lfc_ack_sync_1_reg_reg'. [/home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/mqnic_port.tcl:6]
WARNING: [Vivado 12-180] No cells matched 'rx_lfc_ack_sync_2_reg_reg'. [/home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/mqnic_port.tcl:6]
WARNING: [Vivado 12-180] No cells matched 'rx_pfc_en_sync_1_reg_reg[*]'. [/home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/mqnic_port.tcl:6]
WARNING: [Vivado 12-180] No cells matched 'rx_pfc_en_sync_2_reg_reg[*]'. [/home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/mqnic_port.tcl:6]
WARNING: [Vivado 12-180] No cells matched 'rx_pfc_ack_sync_1_reg_reg[*]'. [/home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/mqnic_port.tcl:6]
WARNING: [Vivado 12-180] No cells matched 'rx_pfc_ack_sync_2_reg_reg[*]'. [/home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/mqnic_port.tcl:6]
WARNING: [Vivado 12-180] No cells matched 'rx_lfc_req_sync_2_reg_reg'. [/home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/mqnic_port.tcl:6]
WARNING: [Vivado 12-180] No cells matched 'rx_lfc_req_sync_3_reg_reg'. [/home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/mqnic_port.tcl:6]
WARNING: [Vivado 12-180] No cells matched 'rx_pfc_req_sync_2_reg_reg[*]'. [/home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/mqnic_port.tcl:6]
WARNING: [Vivado 12-180] No cells matched 'rx_pfc_req_sync_3_reg_reg[*]'. [/home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/mqnic_port.tcl:6]
WARNING: [Vivado 12-180] No cells matched 'rx_fc_quanta_step_sync_1_reg_reg[*]'. [/home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/mqnic_port.tcl:6]
WARNING: [Vivado 12-180] No cells matched 'rx_fc_quanta_step_sync_2_reg_reg[*]'. [/home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/mqnic_port.tcl:6]
Finished Sourcing Tcl File [/home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/mqnic_port.tcl]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/mqnic_port.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Monkey_X_NIC_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Monkey_X_NIC_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/mqnic_ptp_clock.tcl]
Inserting timing constraints for mqnic_ptp_clock instance core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst
Finished Sourcing Tcl File [/home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/mqnic_ptp_clock.tcl]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/mqnic_ptp_clock.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Monkey_X_NIC_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Monkey_X_NIC_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/mqnic_rb_clk_info.tcl]
Inserting timing constraints for mqnic_rb_clk_info instance core_inst/core_inst/core_pcie_inst/core_inst/mqnic_rb_clk_info_inst
Finished Sourcing Tcl File [/home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/mqnic_rb_clk_info.tcl]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/mqnic_rb_clk_info.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Monkey_X_NIC_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Monkey_X_NIC_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/rb_drp.tcl]
Inserting timing constraints for rb_drp instance core_inst/qsfp[0].qsfp0_rb_drp_inst
Finished Sourcing Tcl File [/home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/rb_drp.tcl]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/rb_drp.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Monkey_X_NIC_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Monkey_X_NIC_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl]
Inserting timing constraints for cmac_gty_wrapper instance qsfp0_cmac_inst
Finished Sourcing Tcl File [/home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Monkey_X_NIC_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Monkey_X_NIC_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl]
Inserting timing constraints for cmac_gty_ch_wrapper instance qsfp0_cmac_inst/gty_ch_1
Inserting timing constraints for cmac_gty_ch_wrapper instance qsfp0_cmac_inst/gty_ch_2
Inserting timing constraints for cmac_gty_ch_wrapper instance qsfp0_cmac_inst/gty_ch_3
Inserting timing constraints for cmac_gty_ch_wrapper instance qsfp0_cmac_inst/gty_ch_4
Finished Sourcing Tcl File [/home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Monkey_X_NIC_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Monkey_X_NIC_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Monkey_X_NIC_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Monkey_X_NIC_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4787.566 ; gain = 0.000 ; free physical = 28082 ; free virtual = 50800
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 17 instances were transformed.
  BUFG => BUFGCE: 8 instances
  IBUFGDS => IBUFDS (DIFFINBUF, IBUFCTRL): 4 instances
  MMCME4_BASE => MMCME4_ADV: 1 instance 
  OBUFTDS => OBUFTDS_DUAL_BUF (INV, OBUFT(x2)): 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4787.566 ; gain = 0.000 ; free physical = 28077 ; free virtual = 50801
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'cms.cms_inst/cms_i/cms_subsystem_0' at clock pin 'aclk_ctrl' is different from the actual clock period '19.998', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:22 ; elapsed = 00:02:23 . Memory (MB): peak = 4787.566 ; gain = 2026.242 ; free physical = 29086 ; free virtual = 51816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu200-fsgd2104-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:22 ; elapsed = 00:02:23 . Memory (MB): peak = 4787.566 ; gain = 2026.242 ; free physical = 29084 ; free virtual = 51813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_n[0]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_n[0]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_n[10]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_n[10]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_n[11]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_n[11]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_n[12]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_n[12]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_n[13]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_n[13]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_n[14]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_n[14]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_n[15]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_n[15]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_n[1]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_n[1]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_n[2]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_n[2]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_n[3]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_n[3]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_n[4]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_n[4]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_n[5]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_n[5]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_n[6]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_n[6]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_n[7]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_n[7]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_n[8]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_n[8]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_n[9]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_n[9]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_p[0]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_p[0]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_p[10]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_p[10]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_p[11]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_p[11]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_p[12]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_p[12]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_p[13]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_p[13]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_p[14]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_p[14]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_p[15]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_p[15]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_p[1]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_p[1]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_p[2]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_p[2]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_p[3]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_p[3]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_p[4]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_p[4]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_p[5]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_p[5]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_p[6]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_p[6]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_p[7]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_p[7]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_p[8]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_p[8]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_p[9]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_p[9]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_n[0]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_n[0]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_n[10]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_n[10]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_n[11]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_n[11]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_n[12]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_n[12]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_n[13]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_n[13]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_n[14]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_n[14]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_n[15]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_n[15]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_n[1]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_n[1]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_n[2]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_n[2]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_n[3]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_n[3]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_n[4]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_n[4]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_n[5]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_n[5]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_n[6]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_n[6]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_n[7]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_n[7]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_n[8]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_n[8]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_n[9]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_n[9]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_p[0]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_p[0]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_p[10]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 100).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_p[10]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 101).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_p[11]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 102).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_p[11]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 103).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_p[12]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 104).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_p[12]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 105).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_p[13]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 106).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_p[13]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 107).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_p[14]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 108).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_p[14]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 109).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_p[15]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 110).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_p[15]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 111).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_p[1]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 112).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_p[1]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 113).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_p[2]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 114).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_p[2]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 115).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_p[3]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 116).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_p[3]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 117).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_p[4]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 118).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_p[4]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 119).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_p[5]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 120).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_p[5]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 121).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_p[6]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 122).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_p[6]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 123).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_p[7]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 124).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_p[7]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 125).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_p[8]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 126).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_p[8]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 127).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_p[9]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 128).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_p[9]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 129).
Applied set_property IO_BUFFER_TYPE = NONE for qsfp0_rx_n[0]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_gty_full/cmac_gty_full/cmac_gty_full_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for qsfp0_rx_n[0]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_gty_full/cmac_gty_full/cmac_gty_full_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for qsfp0_rx_p[0]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_gty_full/cmac_gty_full/cmac_gty_full_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for qsfp0_rx_p[0]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_gty_full/cmac_gty_full/cmac_gty_full_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for qsfp0_tx_n[0]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_gty_full/cmac_gty_full/cmac_gty_full_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for qsfp0_tx_n[0]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_gty_full/cmac_gty_full/cmac_gty_full_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for qsfp0_tx_p[0]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_gty_full/cmac_gty_full/cmac_gty_full_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for qsfp0_tx_p[0]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_gty_full/cmac_gty_full/cmac_gty_full_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for qsfp0_rx_n[1]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_gty_channel/cmac_gty_channel/cmac_gty_channel_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for qsfp0_rx_n[1]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_gty_channel/cmac_gty_channel/cmac_gty_channel_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for qsfp0_rx_p[1]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_gty_channel/cmac_gty_channel/cmac_gty_channel_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for qsfp0_rx_p[1]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_gty_channel/cmac_gty_channel/cmac_gty_channel_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for qsfp0_tx_n[1]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_gty_channel/cmac_gty_channel/cmac_gty_channel_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for qsfp0_tx_n[1]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_gty_channel/cmac_gty_channel/cmac_gty_channel_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for qsfp0_tx_p[1]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_gty_channel/cmac_gty_channel/cmac_gty_channel_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for qsfp0_tx_p[1]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_gty_channel/cmac_gty_channel/cmac_gty_channel_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for qsfp0_rx_n[2]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_gty_channel/cmac_gty_channel/cmac_gty_channel_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for qsfp0_rx_n[2]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_gty_channel/cmac_gty_channel/cmac_gty_channel_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for qsfp0_rx_p[2]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_gty_channel/cmac_gty_channel/cmac_gty_channel_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for qsfp0_rx_p[2]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_gty_channel/cmac_gty_channel/cmac_gty_channel_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for qsfp0_tx_n[2]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_gty_channel/cmac_gty_channel/cmac_gty_channel_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for qsfp0_tx_n[2]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_gty_channel/cmac_gty_channel/cmac_gty_channel_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for qsfp0_tx_p[2]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_gty_channel/cmac_gty_channel/cmac_gty_channel_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for qsfp0_tx_p[2]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_gty_channel/cmac_gty_channel/cmac_gty_channel_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for qsfp0_rx_n[3]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_gty_channel/cmac_gty_channel/cmac_gty_channel_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for qsfp0_rx_n[3]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_gty_channel/cmac_gty_channel/cmac_gty_channel_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for qsfp0_rx_p[3]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_gty_channel/cmac_gty_channel/cmac_gty_channel_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for qsfp0_rx_p[3]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_gty_channel/cmac_gty_channel/cmac_gty_channel_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for qsfp0_tx_n[3]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_gty_channel/cmac_gty_channel/cmac_gty_channel_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for qsfp0_tx_n[3]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_gty_channel/cmac_gty_channel/cmac_gty_channel_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for qsfp0_tx_p[3]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_gty_channel/cmac_gty_channel/cmac_gty_channel_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for qsfp0_tx_p[3]. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_gty_channel/cmac_gty_channel/cmac_gty_channel_in_context.xdc, line 10).
Applied set_property ASYNC_REG = true for fpga_boot_sync_reg_0_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/boot.xdc, line 3).
Applied set_property ASYNC_REG = true for fpga_boot_sync_reg_1_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/boot.xdc, line 4).
Applied set_property ASYNC_REG = true for \cms.cms_axil_cdc_inst /axil_cdc_rd_inst/m_flag_sync_reg_1_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axi/syn/vivado/axil_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for \cms.cms_axil_cdc_inst /axil_cdc_rd_inst/m_flag_sync_reg_2_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axi/syn/vivado/axil_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for \cms.cms_axil_cdc_inst /axil_cdc_rd_inst/s_flag_sync_reg_1_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axi/syn/vivado/axil_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for \cms.cms_axil_cdc_inst /axil_cdc_rd_inst/s_flag_sync_reg_2_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axi/syn/vivado/axil_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for \cms.cms_axil_cdc_inst /axil_cdc_wr_inst/m_flag_sync_reg_1_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axi/syn/vivado/axil_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for \cms.cms_axil_cdc_inst /axil_cdc_wr_inst/m_flag_sync_reg_2_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axi/syn/vivado/axil_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for \cms.cms_axil_cdc_inst /axil_cdc_wr_inst/s_flag_sync_reg_1_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axi/syn/vivado/axil_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for \cms.cms_axil_cdc_inst /axil_cdc_wr_inst/s_flag_sync_reg_2_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axi/syn/vivado/axil_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/s_rst_sync2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/s_rst_sync3_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/m_rst_sync2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/m_rst_sync3_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/overflow_sync1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/overflow_sync2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/overflow_sync3_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/bad_frame_sync1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/bad_frame_sync2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/bad_frame_sync3_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/good_frame_sync1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/good_frame_sync2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/good_frame_sync3_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/\pause.s_pause_req_sync1_reg_reg . (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/\pause.s_pause_req_sync2_reg_reg . (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/\pause.s_pause_req_sync3_reg_reg . (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/\pause.s_pause_ack_sync1_reg_reg . (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/\pause.s_pause_ack_sync2_reg_reg . (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/\pause.s_pause_ack_sync3_reg_reg . (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/s_rst_sync2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/s_rst_sync3_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/m_rst_sync2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/m_rst_sync3_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/overflow_sync1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/overflow_sync2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/overflow_sync3_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/bad_frame_sync1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/bad_frame_sync2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/bad_frame_sync3_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/good_frame_sync1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/good_frame_sync2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/good_frame_sync3_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/s_rst_sync2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/s_rst_sync3_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/m_rst_sync2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/m_rst_sync3_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_commit_sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_update_ack_sync1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_update_ack_sync2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_update_sync1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_update_sync2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_update_sync3_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/overflow_sync1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/overflow_sync2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/overflow_sync3_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/bad_frame_sync1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/bad_frame_sync2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/bad_frame_sync3_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/good_frame_sync1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/good_frame_sync2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/good_frame_sync3_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/\pause.s_pause_req_sync1_reg_reg . (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/\pause.s_pause_req_sync2_reg_reg . (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/\pause.s_pause_req_sync3_reg_reg . (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/\pause.s_pause_ack_sync1_reg_reg . (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/\pause.s_pause_ack_sync2_reg_reg . (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/\pause.s_pause_ack_sync3_reg_reg . (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp0_sync_reset_inst/sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp0_sync_reset_inst/sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp0_sync_reset_inst/sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp0_sync_reset_inst/sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for sync_reset_125mhz_inst/sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for sync_reset_125mhz_inst/sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for sync_reset_125mhz_inst/sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for sync_reset_125mhz_inst/sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for sync_reset_50mhz_inst/sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for sync_reset_50mhz_inst/sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for sync_reset_50mhz_inst/sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for sync_reset_50mhz_inst/sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/sync_reset_rx_rst_inst/sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/sync_reset_rx_rst_inst/sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/sync_reset_rx_rst_inst/sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/sync_reset_rx_rst_inst/sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/sync_reset_tx_rst_inst/sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/sync_reset_tx_rst_inst/sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/sync_reset_tx_rst_inst/sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/sync_reset_tx_rst_inst/sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/sync_reset_common_reset_inst/sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/sync_reset_common_reset_inst/sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/sync_reset_common_reset_inst/sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/sync_reset_common_reset_inst/sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/sync_reset_rx_reset_inst/sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/sync_reset_rx_reset_inst/sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/sync_reset_rx_reset_inst/sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/sync_reset_rx_reset_inst/sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/sync_reset_tx_reset_inst/sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/sync_reset_tx_reset_inst/sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/sync_reset_tx_reset_inst/sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/sync_reset_tx_reset_inst/sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/sync_reset_common_reset_inst/sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/sync_reset_common_reset_inst/sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/sync_reset_common_reset_inst/sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/sync_reset_common_reset_inst/sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/sync_reset_rx_reset_inst/sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/sync_reset_rx_reset_inst/sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/sync_reset_rx_reset_inst/sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/sync_reset_rx_reset_inst/sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/sync_reset_tx_reset_inst/sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/sync_reset_tx_reset_inst/sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/sync_reset_tx_reset_inst/sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/sync_reset_tx_reset_inst/sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/sync_reset_common_reset_inst/sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/sync_reset_common_reset_inst/sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/sync_reset_common_reset_inst/sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/sync_reset_common_reset_inst/sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/sync_reset_rx_reset_inst/sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/sync_reset_rx_reset_inst/sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/sync_reset_rx_reset_inst/sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/sync_reset_rx_reset_inst/sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/sync_reset_tx_reset_inst/sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/sync_reset_tx_reset_inst/sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/sync_reset_tx_reset_inst/sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/sync_reset_tx_reset_inst/sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/sync_reset_common_reset_inst/sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/sync_reset_common_reset_inst/sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/sync_reset_common_reset_inst/sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/sync_reset_common_reset_inst/sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/sync_reset_rx_reset_inst/sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/sync_reset_rx_reset_inst/sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/sync_reset_rx_reset_inst/sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/sync_reset_rx_reset_inst/sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/sync_reset_tx_reset_inst/sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/sync_reset_tx_reset_inst/sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/sync_reset_tx_reset_inst/sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/sync_reset_tx_reset_inst/sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_td_leaf_inst /dst_td_tdata_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_td_leaf_inst /dst_td_tdata_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_td_leaf_inst /dst_td_tdata_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_td_leaf_inst /dst_td_tdata_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_td_leaf_inst /dst_td_tdata_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_td_leaf_inst /dst_td_tdata_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_td_leaf_inst /dst_td_tdata_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_td_leaf_inst /dst_td_tdata_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_td_leaf_inst /dst_td_tdata_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_td_leaf_inst /dst_td_tdata_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_td_leaf_inst /dst_td_tdata_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_td_leaf_inst /dst_td_tdata_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_td_leaf_inst /dst_td_tdata_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_td_leaf_inst /dst_td_tdata_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_td_leaf_inst /dst_td_tdata_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_td_leaf_inst /dst_td_tdata_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_td_leaf_inst /dst_td_tid_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_td_leaf_inst /dst_td_tid_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_td_leaf_inst /dst_td_tid_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_td_leaf_inst /dst_td_tid_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_td_leaf_inst /dst_td_tid_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_td_leaf_inst /dst_td_tid_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_td_leaf_inst /dst_td_tid_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_td_leaf_inst /dst_td_tid_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_td_leaf_inst /td_sync_sync1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_td_leaf_inst /td_sync_sync2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_td_leaf_inst /src_ns_sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_td_leaf_inst /src_ns_sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_td_leaf_inst /src_ns_sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_td_leaf_inst /src_ns_sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_td_leaf_inst /src_ns_sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_td_leaf_inst /src_ns_sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_td_leaf_inst /src_ns_sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_td_leaf_inst /src_ns_sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_td_leaf_inst /src_ns_sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_td_leaf_inst /src_ns_sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_td_leaf_inst /src_ns_sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_td_leaf_inst /src_ns_sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_td_leaf_inst /src_ns_sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_td_leaf_inst /src_sync_sample_sync1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_td_leaf_inst /src_sync_sample_sync2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_td_leaf_inst /dst_sync_sample_sync1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_td_leaf_inst /dst_sync_sample_sync2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_td_leaf_inst /sample_update_sync1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_td_leaf_inst /sample_update_sync2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_td_leaf_inst /sample_update_sync3_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_td_leaf_inst /src_sync_sync1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_td_leaf_inst /src_sync_sync2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_td_leaf_inst /src_marker_sync1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_td_leaf_inst /src_marker_sync2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_td_leaf_inst /dst_td_tdata_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_td_leaf_inst /dst_td_tdata_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_td_leaf_inst /dst_td_tdata_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_td_leaf_inst /dst_td_tdata_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_td_leaf_inst /dst_td_tdata_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_td_leaf_inst /dst_td_tdata_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_td_leaf_inst /dst_td_tdata_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_td_leaf_inst /dst_td_tdata_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_td_leaf_inst /dst_td_tdata_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_td_leaf_inst /dst_td_tdata_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_td_leaf_inst /dst_td_tdata_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_td_leaf_inst /dst_td_tdata_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_td_leaf_inst /dst_td_tdata_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_td_leaf_inst /dst_td_tdata_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_td_leaf_inst /dst_td_tdata_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_td_leaf_inst /dst_td_tdata_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_td_leaf_inst /dst_td_tid_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_td_leaf_inst /dst_td_tid_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_td_leaf_inst /dst_td_tid_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_td_leaf_inst /dst_td_tid_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_td_leaf_inst /dst_td_tid_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_td_leaf_inst /dst_td_tid_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_td_leaf_inst /dst_td_tid_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_td_leaf_inst /dst_td_tid_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_td_leaf_inst /td_sync_sync1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_td_leaf_inst /td_sync_sync2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_td_leaf_inst /src_ns_sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_td_leaf_inst /src_ns_sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_td_leaf_inst /src_ns_sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_td_leaf_inst /src_ns_sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_td_leaf_inst /src_ns_sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_td_leaf_inst /src_ns_sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_td_leaf_inst /src_ns_sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_td_leaf_inst /src_ns_sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_td_leaf_inst /src_ns_sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_td_leaf_inst /src_ns_sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_td_leaf_inst /src_ns_sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_td_leaf_inst /src_ns_sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_td_leaf_inst /src_ns_sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_td_leaf_inst /src_sync_sample_sync1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_td_leaf_inst /src_sync_sample_sync2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_td_leaf_inst /dst_sync_sample_sync1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_td_leaf_inst /dst_sync_sample_sync2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_td_leaf_inst /sample_update_sync1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_td_leaf_inst /sample_update_sync2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_td_leaf_inst /sample_update_sync3_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_td_leaf_inst /src_sync_sync1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_td_leaf_inst /src_sync_sync2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_td_leaf_inst /src_marker_sync1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_td_leaf_inst /src_marker_sync2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tdata_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tdata_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tdata_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tdata_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tdata_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tdata_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tdata_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tdata_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tdata_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tdata_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tdata_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tdata_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tdata_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tdata_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tdata_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tdata_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tid_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tid_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tid_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tid_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tid_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tid_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tid_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_td_tid_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_sync_sync1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/td_sync_sync2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_ns_sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_sync_sample_sync1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_sync_sample_sync2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_sync_sample_sync1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/dst_sync_sample_sync2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/sample_update_sync1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/sample_update_sync2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/sample_update_sync3_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_sync_sync1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_sync_sync2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_marker_sync1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst/src_marker_sync2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /tx_enable_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/mqnic_port.tcl, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /tx_enable_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/mqnic_port.tcl, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /tx_rst_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/mqnic_port.tcl, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /tx_rst_sync_3_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/mqnic_port.tcl, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /tx_status_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/mqnic_port.tcl, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /tx_status_sync_3_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/mqnic_port.tcl, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /rx_enable_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/mqnic_port.tcl, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /rx_enable_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/mqnic_port.tcl, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /rx_rst_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/mqnic_port.tcl, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /rx_rst_sync_3_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/mqnic_port.tcl, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /rx_status_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/mqnic_port.tcl, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /rx_status_sync_3_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/mqnic_port.tcl, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/set_ptp_ts_tod_ack_sync1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/mqnic_ptp_clock.tcl, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/set_ptp_ts_tod_ack_sync2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/mqnic_ptp_clock.tcl, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/set_ptp_ts_tod_req_sync1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/mqnic_ptp_clock.tcl, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/set_ptp_ts_tod_req_sync2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/mqnic_ptp_clock.tcl, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/offset_ptp_ts_tod_ack_sync1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/mqnic_ptp_clock.tcl, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/offset_ptp_ts_tod_ack_sync2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/mqnic_ptp_clock.tcl, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/offset_ptp_ts_tod_req_sync1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/mqnic_ptp_clock.tcl, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/offset_ptp_ts_tod_req_sync2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/mqnic_ptp_clock.tcl, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/set_ptp_ts_rel_ack_sync1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/mqnic_ptp_clock.tcl, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/set_ptp_ts_rel_ack_sync2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/mqnic_ptp_clock.tcl, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/set_ptp_ts_rel_req_sync1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/mqnic_ptp_clock.tcl, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/set_ptp_ts_rel_req_sync2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/mqnic_ptp_clock.tcl, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/offset_ptp_ts_rel_ack_sync1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/mqnic_ptp_clock.tcl, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/offset_ptp_ts_rel_ack_sync2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/mqnic_ptp_clock.tcl, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/offset_ptp_ts_rel_req_sync1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/mqnic_ptp_clock.tcl, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/offset_ptp_ts_rel_req_sync2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/mqnic_ptp_clock.tcl, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/set_ptp_period_ack_sync1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/mqnic_ptp_clock.tcl, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/set_ptp_period_ack_sync2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/mqnic_ptp_clock.tcl, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/set_ptp_period_req_sync1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/mqnic_ptp_clock.tcl, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/set_ptp_period_req_sync2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/mqnic_ptp_clock.tcl, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/offset_ptp_ts_ack_sync1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/mqnic_ptp_clock.tcl, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/offset_ptp_ts_ack_sync2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/mqnic_ptp_clock.tcl, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/offset_ptp_ts_req_sync1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/mqnic_ptp_clock.tcl, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/offset_ptp_ts_req_sync2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/mqnic_ptp_clock.tcl, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_rb_clk_info_inst/ref_strb_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/mqnic_rb_clk_info.tcl, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_rb_clk_info_inst/ref_strb_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/mqnic_rb_clk_info.tcl, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_rb_clk_info_inst/ref_strb_sync_3_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/mqnic_rb_clk_info.tcl, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_rb_clk_info_inst/\channel[0].ch_flag_sync_1_reg_reg . (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/mqnic_rb_clk_info.tcl, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_rb_clk_info_inst/\channel[0].ch_flag_sync_2_reg_reg . (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/mqnic_rb_clk_info.tcl, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_rb_clk_info_inst/\channel[0].ch_flag_sync_3_reg_reg . (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/mqnic_rb_clk_info.tcl, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_rb_clk_info_inst/\channel[1].ch_flag_sync_1_reg_reg . (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/mqnic_rb_clk_info.tcl, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_rb_clk_info_inst/\channel[1].ch_flag_sync_2_reg_reg . (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/mqnic_rb_clk_info.tcl, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_rb_clk_info_inst/\channel[1].ch_flag_sync_3_reg_reg . (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/mqnic_rb_clk_info.tcl, line 6).
Applied set_property ASYNC_REG = true for core_inst/\qsfp[0].qsfp0_rb_drp_inst /drp_flag_sync_reg_1_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/rb_drp.tcl, line 6).
Applied set_property ASYNC_REG = true for core_inst/\qsfp[0].qsfp0_rb_drp_inst /drp_flag_sync_reg_2_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/rb_drp.tcl, line 6).
Applied set_property ASYNC_REG = true for core_inst/\qsfp[0].qsfp0_rb_drp_inst /rb_flag_sync_reg_1_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/rb_drp.tcl, line 6).
Applied set_property ASYNC_REG = true for core_inst/\qsfp[0].qsfp0_rb_drp_inst /rb_flag_sync_reg_2_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/rb_drp.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/tx_rst_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/tx_rst_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/rx_rst_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/rx_rst_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_ctl_tx_rsfec_enable_drp_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_ctl_tx_rsfec_enable_sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_ctl_tx_rsfec_enable_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_ctl_rx_rsfec_enable_drp_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_ctl_rx_rsfec_enable_sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_ctl_rx_rsfec_enable_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_ctl_rsfec_ieee_error_indication_mode_drp_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_ctl_rsfec_ieee_error_indication_mode_sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_ctl_rsfec_ieee_error_indication_mode_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_ctl_rx_rsfec_enable_correction_drp_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_ctl_rx_rsfec_enable_correction_sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_ctl_rx_rsfec_enable_correction_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_ctl_rx_rsfec_enable_indication_drp_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_ctl_rx_rsfec_enable_indication_sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_ctl_rx_rsfec_enable_indication_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_am_lock_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_am_lock_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_am_lock_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_am_lock_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_am_lock_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_am_lock_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_am_lock_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_am_lock_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_hi_ser_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_hi_ser_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_alignment_status_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_alignment_status_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_mapping_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_mapping_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_mapping_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_mapping_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_mapping_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_mapping_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_mapping_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_mapping_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_mapping_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_mapping_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_mapping_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_mapping_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_mapping_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_mapping_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_mapping_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_mapping_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_aligned_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_aligned_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_aligned_err_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_aligned_err_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_block_lock_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_block_lock_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_block_lock_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_block_lock_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_block_lock_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_block_lock_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_block_lock_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_block_lock_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_block_lock_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_block_lock_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_block_lock_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_block_lock_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_block_lock_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_block_lock_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_block_lock_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_block_lock_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_block_lock_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_block_lock_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_block_lock_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_block_lock_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_block_lock_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_block_lock_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_block_lock_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_block_lock_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_block_lock_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_block_lock_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_block_lock_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_block_lock_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_block_lock_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_block_lock_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_block_lock_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_block_lock_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_block_lock_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_block_lock_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_block_lock_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_block_lock_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_block_lock_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_block_lock_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_block_lock_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_block_lock_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_hi_ber_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_hi_ber_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_internal_local_fault_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_internal_local_fault_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_local_fault_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_local_fault_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_len_err_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_len_err_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_len_err_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_len_err_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_len_err_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_len_err_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_len_err_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_len_err_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_len_err_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_len_err_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_len_err_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_len_err_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_len_err_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_len_err_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_len_err_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_len_err_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_len_err_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_len_err_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_len_err_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_len_err_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_len_err_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_len_err_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_len_err_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_len_err_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_len_err_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_len_err_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_len_err_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_len_err_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_len_err_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_len_err_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_len_err_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_len_err_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_len_err_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_len_err_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_len_err_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_len_err_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_len_err_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_len_err_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_len_err_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_len_err_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_ctl_rx_enable_drp_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_ctl_rx_enable_sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_ctl_rx_enable_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_ctl_rx_force_resync_drp_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_ctl_rx_force_resync_sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_ctl_rx_force_resync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_ctl_rx_test_pattern_drp_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_ctl_rx_test_pattern_sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_ctl_rx_test_pattern_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_received_local_fault_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_received_local_fault_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_remote_fault_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_remote_fault_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_status_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_status_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_err_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_err_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_err_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_err_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_err_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_err_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_err_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_err_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_err_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_err_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_err_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_err_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_err_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_err_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_err_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_err_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_err_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_err_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_err_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_err_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_err_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_err_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_err_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_err_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_err_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_err_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_err_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_err_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_err_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_err_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_err_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_err_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_err_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_err_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_err_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_err_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_err_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_err_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_err_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_err_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_tx_ptp_fifo_read_error_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_tx_ptp_fifo_read_error_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_tx_ptp_fifo_write_error_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_tx_ptp_fifo_write_error_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_tx_local_fault_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_tx_local_fault_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_ctl_tx_enable_drp_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_ctl_tx_enable_sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_ctl_tx_enable_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_ctl_tx_send_idle_drp_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_ctl_tx_send_idle_sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_ctl_tx_send_idle_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_ctl_tx_send_rfi_drp_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_ctl_tx_send_rfi_sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_ctl_tx_send_rfi_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_ctl_tx_send_lfi_drp_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_ctl_tx_send_lfi_sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_ctl_tx_send_lfi_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_ctl_tx_test_pattern_drp_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_ctl_tx_test_pattern_sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_ctl_tx_test_pattern_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/qpll0_lock_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/qpll0_lock_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/qpll1_lock_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/qpll1_lock_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/gt_tx_reset_done_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/gt_tx_reset_done_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/gt_tx_reset_done_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/gt_userclk_tx_active_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/gt_userclk_tx_active_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/gt_userclk_tx_active_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/gt_rx_reset_done_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/gt_rx_reset_done_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/gt_rx_reset_done_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/gt_rx_pma_reset_done_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/gt_rx_pma_reset_done_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/gt_rx_prgdiv_reset_done_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/gt_rx_prgdiv_reset_done_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/gt_userclk_rx_active_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/gt_userclk_rx_active_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/gt_userclk_rx_active_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/gt_rxcdrlock_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/gt_rxcdrlock_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/gt_txprbssel_drp_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/gt_txprbssel_drp_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/gt_txprbssel_drp_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/gt_txprbssel_drp_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/gt_txprbssel_sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/gt_txprbssel_sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/gt_txprbssel_sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/gt_txprbssel_sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/gt_txprbsforceerr_drp_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/gt_txprbsforceerr_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/gt_txprbsforceerr_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/gt_txpolarity_drp_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/gt_txpolarity_sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/gt_txinhibit_drp_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/gt_txinhibit_sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/gt_rxpolarity_drp_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/gt_rxpolarity_sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/gt_rxprbssel_drp_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/gt_rxprbssel_drp_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/gt_rxprbssel_drp_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/gt_rxprbssel_drp_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/gt_rxprbssel_sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/gt_rxprbssel_sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/gt_rxprbssel_sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/gt_rxprbssel_sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/gt_rxprbscntreset_drp_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/gt_rxprbscntreset_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/gt_rxprbscntreset_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/gt_rxprbserr_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/gt_rxprbserr_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/gt_rxprbserr_sync_3_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/gt_rxprbserr_sync_4_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/gt_rxprbserr_sync_5_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/gt_rxprbslocked_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/gt_rxprbslocked_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/gt_rxprbslocked_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/qpll0_lock_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/qpll0_lock_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/qpll1_lock_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/qpll1_lock_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/gt_tx_reset_done_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/gt_tx_reset_done_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/gt_tx_reset_done_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/gt_userclk_tx_active_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/gt_userclk_tx_active_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/gt_userclk_tx_active_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/gt_rx_reset_done_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/gt_rx_reset_done_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/gt_rx_reset_done_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/gt_rx_pma_reset_done_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/gt_rx_pma_reset_done_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/gt_rx_prgdiv_reset_done_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/gt_rx_prgdiv_reset_done_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/gt_userclk_rx_active_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/gt_userclk_rx_active_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/gt_userclk_rx_active_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/gt_rxcdrlock_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/gt_rxcdrlock_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/gt_txprbssel_drp_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/gt_txprbssel_drp_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/gt_txprbssel_drp_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/gt_txprbssel_drp_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/gt_txprbssel_sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/gt_txprbssel_sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/gt_txprbssel_sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/gt_txprbssel_sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/gt_txprbsforceerr_drp_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/gt_txprbsforceerr_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/gt_txprbsforceerr_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/gt_txpolarity_drp_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/gt_txpolarity_sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/gt_txinhibit_drp_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/gt_txinhibit_sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/gt_rxpolarity_drp_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/gt_rxpolarity_sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/gt_rxprbssel_drp_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/gt_rxprbssel_drp_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/gt_rxprbssel_drp_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/gt_rxprbssel_drp_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/gt_rxprbssel_sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/gt_rxprbssel_sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/gt_rxprbssel_sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/gt_rxprbssel_sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/gt_rxprbscntreset_drp_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/gt_rxprbscntreset_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/gt_rxprbscntreset_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/gt_rxprbserr_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/gt_rxprbserr_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/gt_rxprbserr_sync_3_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/gt_rxprbserr_sync_4_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/gt_rxprbserr_sync_5_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/gt_rxprbslocked_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/gt_rxprbslocked_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/gt_rxprbslocked_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/qpll0_lock_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/qpll0_lock_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/qpll1_lock_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/qpll1_lock_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/gt_tx_reset_done_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/gt_tx_reset_done_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/gt_tx_reset_done_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/gt_userclk_tx_active_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/gt_userclk_tx_active_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/gt_userclk_tx_active_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/gt_rx_reset_done_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/gt_rx_reset_done_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/gt_rx_reset_done_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/gt_rx_pma_reset_done_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/gt_rx_pma_reset_done_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/gt_rx_prgdiv_reset_done_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/gt_rx_prgdiv_reset_done_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/gt_userclk_rx_active_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/gt_userclk_rx_active_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/gt_userclk_rx_active_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/gt_rxcdrlock_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/gt_rxcdrlock_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/gt_txprbssel_drp_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/gt_txprbssel_drp_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/gt_txprbssel_drp_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/gt_txprbssel_drp_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/gt_txprbssel_sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/gt_txprbssel_sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/gt_txprbssel_sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/gt_txprbssel_sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/gt_txprbsforceerr_drp_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/gt_txprbsforceerr_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/gt_txprbsforceerr_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/gt_txpolarity_drp_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/gt_txpolarity_sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/gt_txinhibit_drp_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/gt_txinhibit_sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/gt_rxpolarity_drp_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/gt_rxpolarity_sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/gt_rxprbssel_drp_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/gt_rxprbssel_drp_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/gt_rxprbssel_drp_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/gt_rxprbssel_drp_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/gt_rxprbssel_sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/gt_rxprbssel_sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/gt_rxprbssel_sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/gt_rxprbssel_sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/gt_rxprbscntreset_drp_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/gt_rxprbscntreset_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/gt_rxprbscntreset_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/gt_rxprbserr_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/gt_rxprbserr_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/gt_rxprbserr_sync_3_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/gt_rxprbserr_sync_4_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/gt_rxprbserr_sync_5_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/gt_rxprbslocked_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/gt_rxprbslocked_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/gt_rxprbslocked_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/qpll0_lock_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/qpll0_lock_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/qpll1_lock_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/qpll1_lock_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/gt_tx_reset_done_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/gt_tx_reset_done_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/gt_tx_reset_done_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/gt_userclk_tx_active_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/gt_userclk_tx_active_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/gt_userclk_tx_active_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/gt_rx_reset_done_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/gt_rx_reset_done_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/gt_rx_reset_done_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/gt_rx_pma_reset_done_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/gt_rx_pma_reset_done_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/gt_rx_prgdiv_reset_done_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/gt_rx_prgdiv_reset_done_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/gt_userclk_rx_active_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/gt_userclk_rx_active_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/gt_userclk_rx_active_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/gt_rxcdrlock_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/gt_rxcdrlock_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/gt_txprbssel_drp_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/gt_txprbssel_drp_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/gt_txprbssel_drp_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/gt_txprbssel_drp_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/gt_txprbssel_sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/gt_txprbssel_sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/gt_txprbssel_sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/gt_txprbssel_sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/gt_txprbsforceerr_drp_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/gt_txprbsforceerr_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/gt_txprbsforceerr_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/gt_txpolarity_drp_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/gt_txpolarity_sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/gt_txinhibit_drp_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/gt_txinhibit_sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/gt_rxpolarity_drp_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/gt_rxpolarity_sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/gt_rxprbssel_drp_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/gt_rxprbssel_drp_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/gt_rxprbssel_drp_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/gt_rxprbssel_drp_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/gt_rxprbssel_sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/gt_rxprbssel_sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/gt_rxprbssel_sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/gt_rxprbssel_sync_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/gt_rxprbscntreset_drp_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/gt_rxprbscntreset_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/gt_rxprbscntreset_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/gt_rxprbserr_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/gt_rxprbserr_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/gt_rxprbserr_sync_3_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/gt_rxprbserr_sync_4_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/gt_rxprbserr_sync_5_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/gt_rxprbslocked_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/gt_rxprbslocked_sync_1_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/gt_rxprbslocked_sync_2_reg_reg. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property KEEP_HIERARCHY = SOFT for qsfp0_cmac_inst/cmac_inst/inst. (constraint file  /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.runs/synth_1/dont_touch.xdc, line 44).
Applied set_property KEEP_HIERARCHY = SOFT for \cms.cms_inst /cms_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \cms.cms_inst /cms_i/cms_subsystem_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for qsfp0_cmac_inst/cmac_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pcie4_uscale_plus_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for qsfp0_cmac_inst/gty_ch_1/\xcvr_gty_com.cmac_gty_full_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for qsfp0_cmac_inst/gty_ch_2/\xcvr_gty.cmac_gty_channel_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for qsfp0_cmac_inst/gty_ch_3/\xcvr_gty.cmac_gty_channel_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for qsfp0_cmac_inst/gty_ch_4/\xcvr_gty.cmac_gty_channel_inst . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:25 ; elapsed = 00:02:26 . Memory (MB): peak = 4787.566 ; gain = 2026.242 ; free physical = 29054 ; free virtual = 51784
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 's_state_reg_reg' in module 'axil_cdc_wr'
INFO: [Synth 8-802] inferred FSM for state register 'm_state_reg_reg' in module 'axil_cdc_wr'
INFO: [Synth 8-802] inferred FSM for state register 's_state_reg_reg' in module 'axil_cdc_rd'
INFO: [Synth 8-802] inferred FSM for state register 'm_state_reg_reg' in module 'axil_cdc_rd'
INFO: [Synth 8-802] inferred FSM for state register 'tx_reset_state_reg_reg' in module 'cmac_gty_ch_wrapper'
INFO: [Synth 8-802] inferred FSM for state register 'rx_reset_state_reg_reg' in module 'cmac_gty_ch_wrapper'
INFO: [Synth 8-802] inferred FSM for state register 'tx_reset_state_reg_reg' in module 'cmac_gty_ch_wrapper__parameterized0__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'rx_reset_state_reg_reg' in module 'cmac_gty_ch_wrapper__parameterized0__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'tx_reset_state_reg_reg' in module 'cmac_gty_ch_wrapper__parameterized0__xdcDup__2'
INFO: [Synth 8-802] inferred FSM for state register 'rx_reset_state_reg_reg' in module 'cmac_gty_ch_wrapper__parameterized0__xdcDup__2'
INFO: [Synth 8-802] inferred FSM for state register 'tx_reset_state_reg_reg' in module 'cmac_gty_ch_wrapper__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'rx_reset_state_reg_reg' in module 'cmac_gty_ch_wrapper__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'drp_state_reg_reg' in module 'rb_drp'
INFO: [Synth 8-802] inferred FSM for state register 'rb_state_reg_reg' in module 'rb_drp'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'pcie_msix'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'pifo'
INFO: [Synth 8-802] inferred FSM for state register 'genblk6[0].rpu_state_reg[0]' in module 'task_distribute'
INFO: [Synth 8-802] inferred FSM for state register 'genblk6[1].rpu_state_reg[1]' in module 'task_distribute'
INFO: [Synth 8-802] inferred FSM for state register 'genblk6[2].rpu_state_reg[2]' in module 'task_distribute'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'axil_crossbar_addr'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'axil_crossbar_addr__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'update_state_reg_reg' in module 'ptp_td_phc'
INFO: [Synth 8-802] inferred FSM for state register 'td_msg_i_reg_reg' in module 'ptp_td_phc'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'axil_crossbar_addr__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'axil_crossbar_addr__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'axil_crossbar_addr__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'axil_crossbar_addr__parameterized4'
INFO: [Synth 8-802] inferred FSM for state register 'icap_state_reg' in module 'Monkey_X_NIC'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'm_state_reg_reg' using encoding 'sequential' in module 'axil_cdc_wr'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 's_state_reg_reg' using encoding 'sequential' in module 'axil_cdc_wr'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'm_state_reg_reg' using encoding 'sequential' in module 'axil_cdc_rd'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 's_state_reg_reg' using encoding 'sequential' in module 'axil_cdc_rd'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
    TX_RESET_STATE_RESET |                               00 |                               00
TX_RESET_STATE_WAIT_LOCK |                               01 |                               01
TX_RESET_STATE_WAIT_USRCLK |                               10 |                               10
     TX_RESET_STATE_DONE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_reset_state_reg_reg' using encoding 'sequential' in module 'cmac_gty_ch_wrapper'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
    RX_RESET_STATE_RESET |                            00001 |                              000
RX_RESET_STATE_WAIT_LOCK |                            00010 |                              001
 RX_RESET_STATE_WAIT_CDR |                            00100 |                              010
RX_RESET_STATE_WAIT_USRCLK |                            01000 |                              011
     RX_RESET_STATE_DONE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_reset_state_reg_reg' using encoding 'one-hot' in module 'cmac_gty_ch_wrapper'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
    TX_RESET_STATE_RESET |                               00 |                               00
TX_RESET_STATE_WAIT_LOCK |                               01 |                               01
TX_RESET_STATE_WAIT_USRCLK |                               10 |                               10
     TX_RESET_STATE_DONE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_reset_state_reg_reg' using encoding 'sequential' in module 'cmac_gty_ch_wrapper__parameterized0__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
    RX_RESET_STATE_RESET |                            00001 |                              000
RX_RESET_STATE_WAIT_LOCK |                            00010 |                              001
 RX_RESET_STATE_WAIT_CDR |                            00100 |                              010
RX_RESET_STATE_WAIT_USRCLK |                            01000 |                              011
     RX_RESET_STATE_DONE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_reset_state_reg_reg' using encoding 'one-hot' in module 'cmac_gty_ch_wrapper__parameterized0__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
    TX_RESET_STATE_RESET |                               00 |                               00
TX_RESET_STATE_WAIT_LOCK |                               01 |                               01
TX_RESET_STATE_WAIT_USRCLK |                               10 |                               10
     TX_RESET_STATE_DONE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_reset_state_reg_reg' using encoding 'sequential' in module 'cmac_gty_ch_wrapper__parameterized0__xdcDup__2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
    RX_RESET_STATE_RESET |                            00001 |                              000
RX_RESET_STATE_WAIT_LOCK |                            00010 |                              001
 RX_RESET_STATE_WAIT_CDR |                            00100 |                              010
RX_RESET_STATE_WAIT_USRCLK |                            01000 |                              011
     RX_RESET_STATE_DONE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_reset_state_reg_reg' using encoding 'one-hot' in module 'cmac_gty_ch_wrapper__parameterized0__xdcDup__2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
    TX_RESET_STATE_RESET |                               00 |                               00
TX_RESET_STATE_WAIT_LOCK |                               01 |                               01
TX_RESET_STATE_WAIT_USRCLK |                               10 |                               10
     TX_RESET_STATE_DONE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_reset_state_reg_reg' using encoding 'sequential' in module 'cmac_gty_ch_wrapper__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
    RX_RESET_STATE_RESET |                            00001 |                              000
RX_RESET_STATE_WAIT_LOCK |                            00010 |                              001
 RX_RESET_STATE_WAIT_CDR |                            00100 |                              010
RX_RESET_STATE_WAIT_USRCLK |                            01000 |                              011
     RX_RESET_STATE_DONE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_reset_state_reg_reg' using encoding 'one-hot' in module 'cmac_gty_ch_wrapper__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'drp_state_reg_reg' using encoding 'sequential' in module 'rb_drp'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rb_state_reg_reg' using encoding 'sequential' in module 'rb_drp'
INFO: [Synth 8-6904] The RAM "pcie_tlp_fifo:/out_fifo_out_tlp_data_reg" of size (depth=32 x width=512) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "pcie_tlp_fifo:/out_fifo_out_tlp_strb_reg" of size (depth=32 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "pcie_tlp_fifo:/out_fifo_out_tlp_hdr_reg" of size (depth=32 x width=128) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "pcie_tlp_fifo:/out_fifo_out_tlp_seq_reg" of size (depth=32 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "pcie_tlp_fifo:/out_fifo_out_tlp_bar_id_reg" of size (depth=32 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "pcie_tlp_fifo:/out_fifo_out_tlp_func_num_reg" of size (depth=32 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "pcie_tlp_fifo:/out_fifo_out_tlp_error_reg" of size (depth=32 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "pcie_tlp_fifo:/out_fifo_out_tlp_sop_reg" of size (depth=32 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "pcie_tlp_fifo:/out_fifo_out_tlp_eop_reg" of size (depth=32 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "pcie_tlp_fifo__parameterized0:/out_fifo_out_tlp_data_reg" of size (depth=32 x width=512) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "pcie_tlp_fifo__parameterized0:/out_fifo_out_tlp_strb_reg" of size (depth=32 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "pcie_tlp_fifo__parameterized0:/out_fifo_out_tlp_hdr_reg" of size (depth=32 x width=128) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "pcie_tlp_fifo__parameterized0:/out_fifo_out_tlp_seq_reg" of size (depth=32 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "pcie_tlp_fifo__parameterized0:/out_fifo_out_tlp_bar_id_reg" of size (depth=32 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "pcie_tlp_fifo__parameterized0:/out_fifo_out_tlp_func_num_reg" of size (depth=32 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "pcie_tlp_fifo__parameterized0:/out_fifo_out_tlp_error_reg" of size (depth=32 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "pcie_tlp_fifo__parameterized0:/out_fifo_out_tlp_sop_reg" of size (depth=32 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "pcie_tlp_fifo__parameterized0:/out_fifo_out_tlp_eop_reg" of size (depth=32 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-3971] The signal "pcie_msix:/tbl_mem_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                               00 |                               00
        STATE_READ_TBL_1 |                               01 |                               01
        STATE_READ_TBL_2 |                               10 |                               10
          STATE_SEND_TLP |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'pcie_msix'
INFO: [Synth 8-6904] The RAM "metadata_fifo:/mem_reg" of size (depth=16 x width=10) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                            00100 |                              000
                   ST_PP |                            00001 |                              100
                   ST_WB |                            00010 |                              010
                 ST_PUSH |                            10000 |                              001
                  ST_POP |                            01000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'one-hot' in module 'pifo'
WARNING: [Synth 8-327] inferring latch for variable 'wdata_reg' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/pifo.sv:261]
WARNING: [Synth 8-327] inferring latch for variable 'child_addr_reg' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/pifo.sv:259]
INFO: [Synth 8-6904] The RAM "INFER_SDPRAM:/ram_reg" of size (depth=8 x width=56) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "task_fifo:/buf_mem_reg" of size (depth=8 x width=24) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                              000 |                              000
                   ST_PP |                              001 |                              100
                   ST_WB |                              010 |                              010
                 ST_PUSH |                              011 |                              001
                  ST_POP |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'genblk6[0].rpu_state_reg[0]' using encoding 'sequential' in module 'task_distribute'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                              000 |                              000
                   ST_PP |                              001 |                              100
                   ST_WB |                              010 |                              010
                 ST_PUSH |                              011 |                              001
                  ST_POP |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'genblk6[1].rpu_state_reg[1]' using encoding 'sequential' in module 'task_distribute'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                              000 |                              000
                   ST_PP |                              001 |                              100
                   ST_WB |                              010 |                              010
                 ST_PUSH |                              011 |                              001
                  ST_POP |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'genblk6[2].rpu_state_reg[2]' using encoding 'sequential' in module 'task_distribute'
WARNING: [Synth 8-327] inferring latch for variable 'rpu_state_mid_reg[2]' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/task_distribute.sv:215]
WARNING: [Synth 8-327] inferring latch for variable 'rpu_state_mid_reg[0]' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/task_distribute.sv:215]
WARNING: [Synth 8-327] inferring latch for variable 'rpu_state_mid_reg[1]' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/task_distribute.sv:215]
WARNING: [Synth 8-327] inferring latch for variable 'o_pop_data_reg2_reg' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/trico_tree_top.sv:231]
WARNING: [Synth 8-327] inferring latch for variable 'o_pop_out_reg2_reg' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/trico_tree_top.sv:234]
WARNING: [Synth 8-327] inferring latch for variable 'timex_reg' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/tx_scheduler_trico.v:533]
WARNING: [Synth 8-327] inferring latch for variable 'timey_reg' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/tx_scheduler_trico.v:564]
WARNING: [Synth 8-327] inferring latch for variable 'pifo_pop_signal_reg' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/tx_scheduler_trico.v:307]
INFO: [Synth 8-6904] The RAM "axis_async_fifo:/mem_reg" of size (depth=32 x width=112) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "axis_async_fifo__parameterized0:/mem_reg" of size (depth=32 x width=594) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "axis_async_fifo__parameterized1:/mem_reg" of size (depth=32 x width=674) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "axis_fifo:/mem_reg" of size (depth=128 x width=6) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                                0 |                              000
            STATE_DECODE |                                1 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'axil_crossbar_addr'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                                0 |                              000
            STATE_DECODE |                                1 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'axil_crossbar_addr__parameterized0'
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"axis_fifo__parameterized0:/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 22 for RAM "axis_fifo__parameterized0:/mem_reg"
INFO: [Synth 8-6794] RAM ("cpl_queue_manager__parameterized0:/queue_ram_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-6794] RAM ("cpl_queue_manager__parameterized0:/queue_ram_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-6794] RAM ("cpl_queue_manager__parameterized0:/queue_ram_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"cpl_queue_manager__parameterized0:/queue_ram_reg"'.
INFO: [Synth 8-6904] The RAM "axis_fifo__parameterized2:/mem_reg" of size (depth=32 x width=17) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "axis_fifo__parameterized4:/mem_reg" of size (depth=64 x width=25) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-3971] The signal "mqnic_rx_queue_map:/indir_tbl_mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-6904] The RAM "axis_fifo__parameterized5:/mem_reg" of size (depth=32 x width=36) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "axis_fifo__parameterized6:/mem_reg" of size (depth=32 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "axis_fifo__parameterized7:/mem_reg" of size (depth=32 x width=684) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "dma_client_axis_sink:/status_fifo_len_reg" of size (depth=32 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "dma_client_axis_sink:/status_fifo_tag_reg" of size (depth=32 x width=5) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "dma_client_axis_sink:/status_fifo_id_reg" of size (depth=32 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "dma_client_axis_sink:/status_fifo_dest_reg" of size (depth=32 x width=9) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "dma_client_axis_sink:/status_fifo_user_reg" of size (depth=32 x width=133) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6794] RAM ("axis_fifo__parameterized9:/mem_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-6794] RAM ("axis_fifo__parameterized9:/mem_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"axis_fifo__parameterized9:/mem_reg"'.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE7 |                             0000 |                             0000
                 iSTATE6 |                             0001 |                             0001
                 iSTATE2 |                             0010 |                             0010
                 iSTATE0 |                             0011 |                             0011
                  iSTATE |                             0100 |                             0100
                iSTATE14 |                             0101 |                             0101
                iSTATE10 |                             0110 |                             0110
                 iSTATE8 |                             0111 |                             0111
                iSTATE11 |                             1000 |                             1000
                 iSTATE9 |                             1001 |                             1001
                 iSTATE5 |                             1010 |                             1010
                 iSTATE4 |                             1011 |                             1011
                 iSTATE3 |                             1100 |                             1100
                 iSTATE1 |                             1101 |                             1101
                iSTATE13 |                             1110 |                             1110
                iSTATE12 |                             1111 |                             1111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'update_state_reg_reg' using encoding 'sequential' in module 'ptp_td_phc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'td_msg_i_reg_reg' using encoding 'one-hot' in module 'ptp_td_phc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                                0 |                              000
            STATE_DECODE |                                1 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'axil_crossbar_addr__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                                0 |                              000
            STATE_DECODE |                                1 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'axil_crossbar_addr__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                                0 |                              000
            STATE_DECODE |                                1 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'axil_crossbar_addr__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                                0 |                              000
            STATE_DECODE |                                1 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'axil_crossbar_addr__parameterized4'
INFO: [Synth 8-6904] The RAM "irq_rate_limit:/mem_reg_reg" of size (depth=64 x width=19) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE3 |                           000001 |                              000
                 iSTATE4 |                           000010 |                              001
                  iSTATE |                           000100 |                              010
                 iSTATE0 |                           001000 |                              011
                 iSTATE1 |                           010000 |                              100
                 iSTATE2 |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'icap_state_reg' using encoding 'one-hot' in module 'Monkey_X_NIC'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:58 ; elapsed = 00:03:06 . Memory (MB): peak = 4787.566 ; gain = 2026.242 ; free physical = 22774 ; free virtual = 45524
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 6840 (col length:120)
BRAMs: 4320 (col length: RAMB18 360 RAMB36 180)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-6904] The RAM "pcie_us_if_rc_inst/pcie_tlp_fifo_inst/out_fifo_out_tlp_data_reg" of size (depth=32 x width=512) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "pcie_us_if_rc_inst/pcie_tlp_fifo_inst/out_fifo_out_tlp_strb_reg" of size (depth=32 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "pcie_us_if_rc_inst/pcie_tlp_fifo_inst/out_fifo_out_tlp_hdr_reg" of size (depth=32 x width=128) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "pcie_us_if_rc_inst/pcie_tlp_fifo_inst/out_fifo_out_tlp_seq_reg" of size (depth=32 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "pcie_us_if_rc_inst/pcie_tlp_fifo_inst/out_fifo_out_tlp_bar_id_reg" of size (depth=32 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "pcie_us_if_rc_inst/pcie_tlp_fifo_inst/out_fifo_out_tlp_func_num_reg" of size (depth=32 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "pcie_us_if_rc_inst/pcie_tlp_fifo_inst/out_fifo_out_tlp_error_reg" of size (depth=32 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "pcie_us_if_rc_inst/pcie_tlp_fifo_inst/out_fifo_out_tlp_sop_reg" of size (depth=32 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "pcie_us_if_rc_inst/pcie_tlp_fifo_inst/out_fifo_out_tlp_eop_reg" of size (depth=32 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-4471] merging register 'pcie_us_cfg_inst/func_cnt_reg_reg[7:0]' into 'pcie_us_cfg_inst/func_cnt_reg_reg[7:0]' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/pcie/rtl/pcie_us_cfg.v:153]
WARNING: [Synth 8-7129] Port out_ctrl_read_en in module pcie_tlp_fifo_raw__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_ctrl_read_seg_count[1] in module pcie_tlp_fifo_raw__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_ctrl_read_seg_count[0] in module pcie_tlp_fifo_raw__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tkeep[15] in module pcie_us_if_rc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tkeep[14] in module pcie_us_if_rc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tkeep[13] in module pcie_us_if_rc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tkeep[12] in module pcie_us_if_rc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tkeep[11] in module pcie_us_if_rc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tkeep[10] in module pcie_us_if_rc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tkeep[9] in module pcie_us_if_rc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tkeep[8] in module pcie_us_if_rc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tkeep[7] in module pcie_us_if_rc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tkeep[6] in module pcie_us_if_rc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tkeep[5] in module pcie_us_if_rc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tkeep[4] in module pcie_us_if_rc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tkeep[3] in module pcie_us_if_rc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tkeep[2] in module pcie_us_if_rc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tkeep[1] in module pcie_us_if_rc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tkeep[0] in module pcie_us_if_rc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tlast in module pcie_us_if_rc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tuser[160] in module pcie_us_if_rc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tuser[159] in module pcie_us_if_rc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tuser[158] in module pcie_us_if_rc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tuser[157] in module pcie_us_if_rc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tuser[156] in module pcie_us_if_rc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tuser[155] in module pcie_us_if_rc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tuser[154] in module pcie_us_if_rc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tuser[153] in module pcie_us_if_rc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tuser[152] in module pcie_us_if_rc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tuser[151] in module pcie_us_if_rc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tuser[150] in module pcie_us_if_rc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tuser[149] in module pcie_us_if_rc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tuser[148] in module pcie_us_if_rc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tuser[147] in module pcie_us_if_rc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tuser[146] in module pcie_us_if_rc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tuser[145] in module pcie_us_if_rc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tuser[144] in module pcie_us_if_rc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tuser[143] in module pcie_us_if_rc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tuser[142] in module pcie_us_if_rc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tuser[141] in module pcie_us_if_rc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tuser[140] in module pcie_us_if_rc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tuser[139] in module pcie_us_if_rc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tuser[138] in module pcie_us_if_rc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tuser[137] in module pcie_us_if_rc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tuser[136] in module pcie_us_if_rc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tuser[135] in module pcie_us_if_rc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tuser[134] in module pcie_us_if_rc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tuser[133] in module pcie_us_if_rc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tuser[132] in module pcie_us_if_rc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tuser[131] in module pcie_us_if_rc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tuser[130] in module pcie_us_if_rc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tuser[129] in module pcie_us_if_rc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tuser[128] in module pcie_us_if_rc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tuser[127] in module pcie_us_if_rc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tuser[126] in module pcie_us_if_rc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tuser[125] in module pcie_us_if_rc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tuser[124] in module pcie_us_if_rc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tuser[123] in module pcie_us_if_rc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tuser[122] in module pcie_us_if_rc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tuser[121] in module pcie_us_if_rc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tuser[120] in module pcie_us_if_rc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tuser[119] in module pcie_us_if_rc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tuser[118] in module pcie_us_if_rc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tuser[117] in module pcie_us_if_rc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tuser[116] in module pcie_us_if_rc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tuser[115] in module pcie_us_if_rc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tuser[114] in module pcie_us_if_rc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tuser[113] in module pcie_us_if_rc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tuser[112] in module pcie_us_if_rc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tuser[111] in module pcie_us_if_rc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tuser[110] in module pcie_us_if_rc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tuser[109] in module pcie_us_if_rc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tuser[108] in module pcie_us_if_rc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tuser[107] in module pcie_us_if_rc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tuser[106] in module pcie_us_if_rc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tuser[105] in module pcie_us_if_rc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tuser[104] in module pcie_us_if_rc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tuser[103] in module pcie_us_if_rc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tuser[102] in module pcie_us_if_rc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tuser[101] in module pcie_us_if_rc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tuser[100] in module pcie_us_if_rc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tuser[99] in module pcie_us_if_rc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tuser[98] in module pcie_us_if_rc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tuser[97] in module pcie_us_if_rc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_rc_tuser[96] in module pcie_us_if_rc is either unconnected or has no load
INFO: [Synth 8-6904] The RAM "pcie_us_if_rc_inst/pcie_tlp_fifo_inst/out_fifo_out_tlp_data_reg" of size (depth=32 x width=512) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "pcie_us_if_rc_inst/pcie_tlp_fifo_inst/out_fifo_out_tlp_strb_reg" of size (depth=32 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "pcie_us_if_rc_inst/pcie_tlp_fifo_inst/out_fifo_out_tlp_hdr_reg" of size (depth=32 x width=128) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "pcie_us_if_rc_inst/pcie_tlp_fifo_inst/out_fifo_out_tlp_seq_reg" of size (depth=32 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "pcie_us_if_rc_inst/pcie_tlp_fifo_inst/out_fifo_out_tlp_bar_id_reg" of size (depth=32 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "pcie_us_if_rc_inst/pcie_tlp_fifo_inst/out_fifo_out_tlp_func_num_reg" of size (depth=32 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "pcie_us_if_rc_inst/pcie_tlp_fifo_inst/out_fifo_out_tlp_error_reg" of size (depth=32 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "pcie_us_if_rc_inst/pcie_tlp_fifo_inst/out_fifo_out_tlp_sop_reg" of size (depth=32 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "pcie_us_if_rc_inst/pcie_tlp_fifo_inst/out_fifo_out_tlp_eop_reg" of size (depth=32 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[12]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[140]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[141]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[268]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[269]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[396]' (FDRE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[397]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[13]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[141]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[138]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[269]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[266]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[397]' (FDRE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[394]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[10]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[138]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[139]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[266]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[267]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[394]' (FDRE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[395]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[11]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[139]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[136]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[267]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[264]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[395]' (FDRE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[392]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[8]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[136]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[137]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[264]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[265]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[392]' (FDRE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[393]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[9]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[137]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[134]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[265]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[262]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[393]' (FDRE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[390]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[6]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[134]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[135]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[262]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[263]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[390]' (FDRE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[391]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[7]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[135]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[132]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[263]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[260]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[391]' (FDRE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[388]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[4]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[132]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[133]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[260]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[261]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[388]' (FDRE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[389]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[5]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[133]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[130]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[261]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[258]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[389]' (FDRE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[386]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[2]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[130]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[131]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[258]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[259]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[386]' (FDRE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[387]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[3]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[131]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[128]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[259]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[256]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[387]' (FDRE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[384]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[0]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[128]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[129]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[256]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[257]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[384]' (FDRE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[385]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[1]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[26]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[129]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[154]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[257]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[282]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[385]' (FDRE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[410]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[26]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[27]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[154]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[155]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[282]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[283]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[410]' (FDRE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[411]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[27]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[24]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[155]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[152]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[283]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[280]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[411]' (FDRE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[408]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[24]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[25]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[152]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[153]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[280]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[281]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[408]' (FDRE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[409]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[25]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[22]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[153]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[150]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[281]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[278]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[409]' (FDRE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[406]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[22]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[23]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[150]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[151]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[278]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[279]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[406]' (FDRE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[407]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[23]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[20]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[151]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[148]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[279]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[276]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[407]' (FDRE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[404]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[20]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[21]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[148]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[149]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[276]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[277]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[404]' (FDRE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[405]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[21]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[18]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[149]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[146]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[277]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[274]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[405]' (FDRE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[402]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[18]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[146]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[147]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[274]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[275]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[402]' (FDRE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[403]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[19]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[16]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[147]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[144]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[275]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[272]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[403]' (FDRE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[400]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[16]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[144]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[145]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[272]' (FDE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[273]'
INFO: [Synth 8-3886] merging instance 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[400]' (FDRE) to 'pcie_us_if_rc_inst/rx_cpl_tlp_hdr_reg_reg[401]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pcie_us_if_rc_inst/\rx_cpl_tlp_hdr_reg_reg[497] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pcie_us_if_rc_inst/\rx_cpl_tlp_hdr_reg_reg[127] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pcie_us_if_rc_inst/\rx_cpl_tlp_hdr_reg_reg[255] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pcie_us_if_rc_inst/\rx_cpl_tlp_hdr_reg_reg[383] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pcie_us_if_rc_inst/\rx_cpl_tlp_hdr_reg_reg[511] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcie_us_if_cc_inst/tlp_hdr1_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcie_us_if_cc_inst/m_axis_cc_tuser_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcie_us_if_cc_inst/m_axis_cc_tuser_reg_reg[80] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcie_us_if_cc_inst/m_axis_cc_tlast_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcie_us_cfg_inst/cfg_mgmt_addr_reg_reg[9] )
INFO: [Synth 8-7067] Removed DRAM instance pcie_us_if_rc_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/i_20/i_51/seg_ram[0].seg_mem_hdr_reg_r2_0_31_14_27 from module partition__14 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance pcie_us_if_rc_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/i_22/i_53/seg_ram[1].seg_mem_hdr_reg_r2_0_31_14_27 from module partition__15 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance pcie_us_if_rc_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/i_24/i_65/seg_ram[2].seg_mem_hdr_reg_r2_0_31_14_27 from module partition__16 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance pcie_us_if_rc_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/i_26/i_67/seg_ram[3].seg_mem_hdr_reg_r2_0_31_14_27 from module partition__17 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance pcie_us_if_rc_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/i_20/i_51/seg_ram[0].seg_mem_hdr_reg_r2_0_31_0_13 from module partition__14 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance pcie_us_if_rc_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/i_22/i_53/seg_ram[1].seg_mem_hdr_reg_r2_0_31_0_13 from module partition__15 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance pcie_us_if_rc_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/i_24/i_65/seg_ram[2].seg_mem_hdr_reg_r2_0_31_0_13 from module partition__16 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance pcie_us_if_rc_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/i_26/i_67/seg_ram[3].seg_mem_hdr_reg_r2_0_31_0_13 from module partition__17 due to constant propagation
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pcie_us_if_rc_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/i_26/\seg_ram[3].rd_hdr_reg_reg[113] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pcie_us_if_rc_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/i_24/\seg_ram[2].rd_hdr_reg_reg[113] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pcie_us_if_rc_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/i_22/\seg_ram[1].rd_hdr_reg_reg[113] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pcie_us_if_rc_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/i_20/\seg_ram[0].rd_hdr_reg_reg[113] )
INFO: [Synth 8-7067] Removed DRAM instance pcie_us_if_rc_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/i_22/i_53/seg_ram[1].seg_mem_hdr_reg_r2_0_31_14_27 from module partition__15 due to constant propagation
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pcie_us_if_rc_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/\out_tlp_hdr_reg_reg[497] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pcie_us_if_rc_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/\out_tlp_hdr_reg_reg[369] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pcie_us_if_rc_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/\out_tlp_hdr_reg_reg[241] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pcie_us_if_rc_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/\out_tlp_hdr_reg_reg[113] )
INFO: [Synth 8-7067] Removed DRAM instance pcie_us_if_rc_inst/pcie_tlp_fifo_inst/i_2/i_0/out_fifo_out_tlp_hdr_reg_0_31_14_27 from module extram__14 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance pcie_us_if_rc_inst/pcie_tlp_fifo_inst/i_2/i_0/out_fifo_out_tlp_hdr_reg_0_31_0_13 from module extram__14 due to constant propagation
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pcie_us_if_rc_inst/pcie_tlp_fifo_inst/i_2/\out_tlp_hdr_reg_reg[125] )
INFO: [Synth 8-7067] Removed DRAM instance pcie_us_if_rc_inst/pcie_tlp_fifo_inst/i_2/i_0/out_fifo_out_tlp_hdr_reg_0_31_0_13 from module extram__14 due to constant propagation
INFO: [Synth 8-4471] merging register 'rd_ptr_ctrl_reg_reg[6:0]' into 'rd_ptr_ctrl_reg_reg[6:0]' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/pcie/rtl/pcie_tlp_fifo_raw.v:767]
INFO: [Synth 8-4471] merging register 'out_sel_seg_reg_reg[0][0:0]' into 'out_sel_seg_reg_reg[0][0:0]' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/pcie/rtl/pcie_tlp_fifo.v:374]
INFO: [Synth 8-4471] merging register 'out_sel_seg_reg_reg[0][0:0]' into 'out_sel_seg_reg_reg[0][0:0]' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/pcie/rtl/pcie_tlp_fifo.v:374]
INFO: [Synth 8-6904] The RAM "pcie_us_if_cq_inst/pcie_tlp_fifo_inst/out_fifo_out_tlp_data_reg" of size (depth=32 x width=512) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "pcie_us_if_cq_inst/pcie_tlp_fifo_inst/out_fifo_out_tlp_strb_reg" of size (depth=32 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "pcie_us_if_cq_inst/pcie_tlp_fifo_inst/out_fifo_out_tlp_hdr_reg" of size (depth=32 x width=128) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "pcie_us_if_cq_inst/pcie_tlp_fifo_inst/out_fifo_out_tlp_seq_reg" of size (depth=32 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "pcie_us_if_cq_inst/pcie_tlp_fifo_inst/out_fifo_out_tlp_bar_id_reg" of size (depth=32 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "pcie_us_if_cq_inst/pcie_tlp_fifo_inst/out_fifo_out_tlp_func_num_reg" of size (depth=32 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "pcie_us_if_cq_inst/pcie_tlp_fifo_inst/out_fifo_out_tlp_error_reg" of size (depth=32 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "pcie_us_if_cq_inst/pcie_tlp_fifo_inst/out_fifo_out_tlp_sop_reg" of size (depth=32 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "pcie_us_if_cq_inst/pcie_tlp_fifo_inst/out_fifo_out_tlp_eop_reg" of size (depth=32 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "pcie_us_if__GB1/pcie_us_if_cq_inst/pcie_tlp_fifo_inst/out_fifo_out_tlp_data_reg" of size (depth=32 x width=512) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "pcie_us_if__GB1/pcie_us_if_cq_inst/pcie_tlp_fifo_inst/out_fifo_out_tlp_strb_reg" of size (depth=32 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "pcie_us_if__GB1/pcie_us_if_cq_inst/pcie_tlp_fifo_inst/out_fifo_out_tlp_hdr_reg" of size (depth=32 x width=128) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-6014] Unused sequential element pcie_us_if_cq_inst/pcie_tlp_fifo_inst/out_fifo_out_tlp_seq_reg was removed. 
INFO: [Synth 8-6904] The RAM "pcie_us_if__GB1/pcie_us_if_cq_inst/pcie_tlp_fifo_inst/out_fifo_out_tlp_bar_id_reg" of size (depth=32 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "pcie_us_if__GB1/pcie_us_if_cq_inst/pcie_tlp_fifo_inst/out_fifo_out_tlp_func_num_reg" of size (depth=32 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-6014] Unused sequential element pcie_us_if_cq_inst/pcie_tlp_fifo_inst/out_fifo_out_tlp_error_reg was removed. 
INFO: [Synth 8-6904] The RAM "pcie_us_if__GB1/pcie_us_if_cq_inst/pcie_tlp_fifo_inst/out_fifo_out_tlp_sop_reg" of size (depth=32 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "pcie_us_if__GB1/pcie_us_if_cq_inst/pcie_tlp_fifo_inst/out_fifo_out_tlp_eop_reg" of size (depth=32 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-7067] Removed DRAM instance pcie_us_if_rq_inst/rd_req_fifo_inst/i_19/i_59/seg_ram[0].seg_mem_eop_reg_0_31_0_0 from module partition__40 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance pcie_us_if_rq_inst/rd_req_fifo_inst/i_21/i_61/seg_ram[1].seg_mem_eop_reg_0_31_0_0 from module partition__41 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance pcie_us_if_rq_inst/rd_req_fifo_inst/i_21/i_61/seg_ram[1].seg_mem_eop_reg_0_31_0_0 from module partition__41 due to constant propagation
WARNING: [Synth 8-3917] design dma_if_pcie_rd has port tx_rd_req_tlp_seq[4] driven by constant 0
WARNING: [Synth 8-3917] design dma_if_pcie_rd has port tx_rd_req_tlp_seq[3] driven by constant 0
WARNING: [Synth 8-3917] design dma_if_pcie_rd has port tx_rd_req_tlp_seq[2] driven by constant 0
WARNING: [Synth 8-3917] design dma_if_pcie_rd has port tx_rd_req_tlp_seq[1] driven by constant 0
WARNING: [Synth 8-3917] design dma_if_pcie_rd has port tx_rd_req_tlp_seq[0] driven by constant 0
WARNING: [Synth 8-3917] design dma_if_pcie_rd has port tx_rd_req_tlp_sop[0] driven by constant 1
WARNING: [Synth 8-3917] design dma_if_pcie_rd has port tx_rd_req_tlp_eop[0] driven by constant 1
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\status_fifo_error_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\max_read_request_size_dw_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\max_read_request_size_dw_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\max_read_request_size_dw_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\max_read_request_size_dw_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\max_read_request_size_dw_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stat_rd_req_finish_status_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tx_rd_req_tlp_hdr_reg_reg[127] )
INFO: [Synth 8-4471] merging register 'offset_reg_reg[6:0]' into 'offset_reg_reg[6:0]' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/pcie/rtl/dma_if_pcie_wr.v:1060]
WARNING: [Synth 8-3917] design dma_if_pcie_wr has port m_axis_write_desc_status_error[3] driven by constant 0
WARNING: [Synth 8-3917] design dma_if_pcie_wr has port m_axis_write_desc_status_error[2] driven by constant 0
WARNING: [Synth 8-3917] design dma_if_pcie_wr has port m_axis_write_desc_status_error[1] driven by constant 0
WARNING: [Synth 8-3917] design dma_if_pcie_wr has port m_axis_write_desc_status_error[0] driven by constant 0
WARNING: [Synth 8-3917] design dma_if_pcie_wr has port stat_wr_op_finish_status[3] driven by constant 0
WARNING: [Synth 8-3917] design dma_if_pcie_wr has port stat_wr_op_finish_status[2] driven by constant 0
WARNING: [Synth 8-3917] design dma_if_pcie_wr has port stat_wr_op_finish_status[1] driven by constant 0
WARNING: [Synth 8-3917] design dma_if_pcie_wr has port stat_wr_op_finish_status[0] driven by constant 0
WARNING: [Synth 8-3917] design dma_if_pcie_wr has port stat_wr_req_finish_status[3] driven by constant 0
WARNING: [Synth 8-3917] design dma_if_pcie_wr has port stat_wr_req_finish_status[2] driven by constant 0
WARNING: [Synth 8-3917] design dma_if_pcie_wr has port stat_wr_req_finish_status[1] driven by constant 0
WARNING: [Synth 8-3917] design dma_if_pcie_wr has port stat_wr_req_finish_status[0] driven by constant 0
RAM ("dma_psdpram__GB1/genblk1[1].mem_reg_reg") is too shallow (depth = 32) to use URAM. Choosing BRAM instead of URAM 
RAM ("dma_psdpram__GB2/genblk1[0].mem_reg_reg") is too shallow (depth = 32) to use URAM. Choosing BRAM instead of URAM 
RAM ("dma_psdpram__parameterized0__GBM1/genblk1[1].mem_reg_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
RAM ("dma_psdpram__parameterized0__GBM2/genblk1[0].mem_reg_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-6904] The RAM "\egress_inst/tx_checksum_inst /csum_fifo/mem_reg" of size (depth=64 x width=25) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-4471] merging register 'csum_offset_reg_reg[7:0]' into 'csum_offset_reg_reg[7:0]' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/tx_checksum.v:435]
INFO: [Synth 8-4471] merging register 'csum_offset_reg_reg[7:0]' into 'csum_offset_reg_reg[7:0]' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/tx_checksum.v:435]
INFO: [Synth 8-6904] The RAM "mqnic_interface_tx__GC0/egress_inst/tx_csum_cmd_fifo/mem_reg" of size (depth=32 x width=17) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM ("mqnic_interface_tx__GC0/tx_desc_fifo/mem_reg") is too shallow (depth = 128) to use URAM. Choosing BRAM instead of URAM 
RAM ("\egress_inst/tx_checksum_inst /data_fifo/mem_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-6904] The RAM "\egress_inst/tx_checksum_inst /csum_fifo/mem_reg" of size (depth=64 x width=25) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mqnic_interface_tx__GC0/egress_inst/tx_csum_cmd_fifo/mem_reg" of size (depth=32 x width=17) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tx_engine_inst/m_axis_tx_desc_user_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tx_engine_inst/m_axis_tx_desc_user_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tx_desc_fifo/mark_frame_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\egress_inst/tx_checksum_inst /data_fifo/mark_frame_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dma_client_axis_source_inst/axis_cmd_addr_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tx_engine_inst/buf_rd_ptr_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tx_engine_inst/buf_wr_ptr_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tx_engine_inst/early_tx_req_status_valid_reg_reg )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "p_2_out1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_rd_data_reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'ingress_inst/rx_hash_data_fifo/mark_frame_reg_reg' into 'rx_desc_fifo/mark_frame_reg_reg' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/rtl/axis_fifo.v:223]
RAM ("mqnic_interface_rx__GC0/rx_desc_fifo/mem_reg") is too shallow (depth = 128) to use URAM. Choosing BRAM instead of URAM 
RAM ("rx_engine_inst/mqnic_rx_queue_map_inst/indir_tbl_mem_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("rx_engine_inst/mqnic_rx_queue_map_inst/indir_tbl_mem_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-3971] The signal "rx_engine_inst/mqnic_rx_queue_map_inst/indir_tbl_mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ingress_inst/rx_hash_inst /\hash_data_type_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx_desc_fifo/mark_frame_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rx_engine_inst/\m_axis_rx_desc_len_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rx_engine_inst/\buf_rd_ptr_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rx_engine_inst/\buf_wr_ptr_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rx_engine_inst/\m_axis_cpl_req_data_reg_reg[255] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rx_engine_inst/\mqnic_rx_queue_map_inst/reg_rd_data_reg_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rx_engine_inst/\mqnic_rx_queue_map_inst/reg_rd_data_reg_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ingress_inst/rx_hash_inst /\hash_part_type_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rx_engine_inst/\m_axis_rx_desc_addr_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ingress_inst/rx_hash_inst /\hash_part_type_reg_reg[1] )
INFO: [Synth 8-6904] The RAM "tx_scheduler_inst/metadata_store/\queue[0].doorbell_axis_fifo /mem_reg" of size (depth=16 x width=10) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tx_scheduler_inst/metadata_store/\queue[1].doorbell_axis_fifo /mem_reg" of size (depth=16 x width=10) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tx_scheduler_inst/metadata_store/\queue[2].doorbell_axis_fifo /mem_reg" of size (depth=16 x width=10) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tx_scheduler_inst/metadata_store/\queue[3].doorbell_axis_fifo /mem_reg" of size (depth=16 x width=10) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tx_scheduler_inst/metadata_store/\queue[4].doorbell_axis_fifo /mem_reg" of size (depth=16 x width=10) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tx_scheduler_inst/metadata_store/\queue[5].doorbell_axis_fifo /mem_reg" of size (depth=16 x width=10) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tx_scheduler_inst/metadata_store/\queue[6].doorbell_axis_fifo /mem_reg" of size (depth=16 x width=10) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tx_scheduler_inst/metadata_store/\queue[7].doorbell_axis_fifo /mem_reg" of size (depth=16 x width=10) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tx_scheduler_inst/metadata_store/\queue[8].doorbell_axis_fifo /mem_reg" of size (depth=16 x width=10) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tx_scheduler_inst/metadata_store/\queue[9].doorbell_axis_fifo /mem_reg" of size (depth=16 x width=10) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tx_scheduler_inst/metadata_store/\queue[10].doorbell_axis_fifo /mem_reg" of size (depth=16 x width=10) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tx_scheduler_inst/metadata_store/\queue[11].doorbell_axis_fifo /mem_reg" of size (depth=16 x width=10) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tx_scheduler_inst/metadata_store/\queue[12].doorbell_axis_fifo /mem_reg" of size (depth=16 x width=10) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tx_scheduler_inst/metadata_store/\queue[13].doorbell_axis_fifo /mem_reg" of size (depth=16 x width=10) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tx_scheduler_inst/metadata_store/\queue[14].doorbell_axis_fifo /mem_reg" of size (depth=16 x width=10) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tx_scheduler_inst/metadata_store/\queue[15].doorbell_axis_fifo /mem_reg" of size (depth=16 x width=10) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tx_scheduler_inst/metadata_store/\queue[16].doorbell_axis_fifo /mem_reg" of size (depth=16 x width=10) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tx_scheduler_inst/metadata_store/\queue[17].doorbell_axis_fifo /mem_reg" of size (depth=16 x width=10) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tx_scheduler_inst/metadata_store/\queue[18].doorbell_axis_fifo /mem_reg" of size (depth=16 x width=10) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tx_scheduler_inst/metadata_store/\queue[19].doorbell_axis_fifo /mem_reg" of size (depth=16 x width=10) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tx_scheduler_inst/metadata_store/\queue[20].doorbell_axis_fifo /mem_reg" of size (depth=16 x width=10) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tx_scheduler_inst/metadata_store/\queue[21].doorbell_axis_fifo /mem_reg" of size (depth=16 x width=10) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tx_scheduler_inst/metadata_store/\queue[22].doorbell_axis_fifo /mem_reg" of size (depth=16 x width=10) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tx_scheduler_inst/metadata_store/\queue[23].doorbell_axis_fifo /mem_reg" of size (depth=16 x width=10) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tx_scheduler_inst/metadata_store/\queue[24].doorbell_axis_fifo /mem_reg" of size (depth=16 x width=10) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tx_scheduler_inst/metadata_store/\queue[25].doorbell_axis_fifo /mem_reg" of size (depth=16 x width=10) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Common 17-14] Message 'Synth 8-6904' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3917] design mqnic_tx_scheduler_trico has port ctrl_reg_wr_wait driven by constant 0
WARNING: [Synth 8-3917] design mqnic_tx_scheduler_trico has port ctrl_reg_rd_wait driven by constant 0
WARNING: [Synth 8-7129] Port s_axis_tkeep[0] in module metadata_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tlast in module metadata_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[7] in module metadata_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[6] in module metadata_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[5] in module metadata_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[4] in module metadata_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[3] in module metadata_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[2] in module metadata_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[1] in module metadata_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[0] in module metadata_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[7] in module metadata_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[6] in module metadata_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[5] in module metadata_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[4] in module metadata_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[3] in module metadata_fifo is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-6904' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
RAM ("mqnic_tx_scheduler_trico/tx_scheduler_inst/queue_ram_reg") is too shallow (depth = 64) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tx_scheduler_inst/trico_tree/u_PIFO_TOP /\latch_push_tree_id_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\tx_scheduler_inst/trico_tree/per_rpu_state_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tx_scheduler_inst/trico_tree/per_rpu_credit_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tx_scheduler_inst/trico_tree/per_rpu_credit_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tx_scheduler_inst/trico_tree/per_rpu_credit_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tx_scheduler_inst/trico_tree/per_rpu_credit_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tx_scheduler_inst/trico_tree/per_rpu_credit_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tx_scheduler_inst/trico_tree/per_rpu_credit_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tx_scheduler_inst/trico_tree/per_rpu_credit_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tx_scheduler_inst/trico_tree/per_rpu_credit_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tx_scheduler_inst/trico_tree/per_rpu_credit_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tx_scheduler_inst/trico_tree/per_rpu_credit_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tx_scheduler_inst/trico_tree/per_rpu_credit_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tx_scheduler_inst/trico_tree/per_rpu_credit_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tx_scheduler_inst/trico_tree/per_rpu_credit_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tx_scheduler_inst/trico_tree/per_rpu_credit_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tx_scheduler_inst/trico_tree/per_rpu_credit_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tx_scheduler_inst/trico_tree/per_rpu_credit_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tx_scheduler_inst/op_ctrl_pipe_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tx_scheduler_inst/s_axil_rdata_reg_reg[31] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ctrl_reg_rd_data_reg_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tx_scheduler_inst/trico_tree/u_PIFO_TOP /\TaskFIFO_push_data_reg[0][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tx_scheduler_inst/op_ctrl_pipe_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tx_scheduler_inst/op_ctrl_pipe_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tx_scheduler_inst/trico_tree/u_PIFO_TOP /\genblk7[0].tf /i_1/\buf_rd_reg[20] )
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'tx_scheduler_inst/timex_reg[1]/Q' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/tx_scheduler_trico.v:813]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/tx_scheduler_trico.v:813]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/tx_scheduler_trico.v:813]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'tx_scheduler_inst/timex_reg[0]/Q' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/tx_scheduler_trico.v:813]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/tx_scheduler_trico.v:813]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/tx_scheduler_trico.v:813]
WARNING: [Synth 8-3332] Sequential element (tx_scheduler_inst/timex_reg[1]__0) is unused and will be removed from module mqnic_tx_scheduler_trico.
WARNING: [Synth 8-3332] Sequential element (tx_scheduler_inst/timex_reg[0]__0) is unused and will be removed from module mqnic_tx_scheduler_trico.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'tx_scheduler_inst/timey_reg[1]/Q' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/tx_scheduler_trico.v:814]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/tx_scheduler_trico.v:814]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/tx_scheduler_trico.v:814]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'tx_scheduler_inst/timey_reg[0]/Q' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/tx_scheduler_trico.v:814]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/tx_scheduler_trico.v:814]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/tx_scheduler_trico.v:814]
WARNING: [Synth 8-3332] Sequential element (tx_scheduler_inst/timey_reg[1]__0) is unused and will be removed from module mqnic_tx_scheduler_trico.
WARNING: [Synth 8-3332] Sequential element (tx_scheduler_inst/timey_reg[0]__0) is unused and will be removed from module mqnic_tx_scheduler_trico.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tx_scheduler_inst/trico_tree/u_PIFO_TOP /\latch_push_tree_id_reg[2][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tx_scheduler_inst/trico_tree/pifo_i_pop_tree_id_reg[2][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tx_scheduler_inst/trico_tree/u_PIFO_TOP /\latch_push_tree_id_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tx_scheduler_inst/trico_tree/pifo_i_pop_tree_id_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tx_scheduler_inst/trico_tree/pifo_i_pop_tree_id_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tx_scheduler_inst/trico_tree/u_PIFO_TOP /\TaskFIFO_push_data_reg[2][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tx_scheduler_inst/trico_tree/u_PIFO_TOP /\TaskFIFO_push_data_reg[1][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tx_scheduler_inst/trico_tree/u_PIFO_TOP /\TaskFIFO_push_data_reg[0][19] )
WARNING: [Synth 8-3917] design tx_queue_manager has port s_axil_bresp[1] driven by constant 0
WARNING: [Synth 8-3917] design tx_queue_manager has port s_axil_bresp[0] driven by constant 0
WARNING: [Synth 8-3917] design tx_queue_manager has port s_axil_rresp[1] driven by constant 0
WARNING: [Synth 8-3917] design tx_queue_manager has port s_axil_rresp[0] driven by constant 0
RAM ("tx_queue_manager/queue_ram_reg") is too shallow (depth = 64) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_axis_dequeue_resp_op_tag_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_axis_dequeue_resp_addr_reg_reg[3] )
INFO: [Synth 8-4471] merging register 'm_ifaces[0].w_select_reg_reg[-1:0]' into 'm_ifaces[0].w_select_reg_reg[-1:0]' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axi/rtl/axil_crossbar_wr.v:496]
INFO: [Synth 8-4471] merging register 'm_ifaces[1].w_select_reg_reg[-1:0]' into 'm_ifaces[1].w_select_reg_reg[-1:0]' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axi/rtl/axil_crossbar_wr.v:496]
INFO: [Synth 8-4471] merging register 'm_ifaces[2].w_select_reg_reg[-1:0]' into 'm_ifaces[2].w_select_reg_reg[-1:0]' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axi/rtl/axil_crossbar_wr.v:496]
INFO: [Synth 8-4471] merging register 'm_ifaces[3].w_select_reg_reg[-1:0]' into 'm_ifaces[3].w_select_reg_reg[-1:0]' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axi/rtl/axil_crossbar_wr.v:496]
INFO: [Synth 8-4471] merging register 'm_ifaces[4].w_select_reg_reg[-1:0]' into 'm_ifaces[4].w_select_reg_reg[-1:0]' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axi/rtl/axil_crossbar_wr.v:496]
INFO: [Synth 8-4471] merging register 'm_ifaces[5].w_select_reg_reg[-1:0]' into 'm_ifaces[5].w_select_reg_reg[-1:0]' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axi/rtl/axil_crossbar_wr.v:496]
INFO: [Synth 8-4471] merging register 'm_ifaces[6].w_select_reg_reg[-1:0]' into 'm_ifaces[6].w_select_reg_reg[-1:0]' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axi/rtl/axil_crossbar_wr.v:496]
INFO: [Synth 8-4471] merging register 'm_ifaces[7].w_select_reg_reg[-1:0]' into 'm_ifaces[7].w_select_reg_reg[-1:0]' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axi/rtl/axil_crossbar_wr.v:496]
INFO: [Synth 8-4471] merging register 'port_tx_inst/tx_async_fifo_inst/fifo_inst/m_rst_sync1_reg_reg' into 'port_tx_inst/tx_cpl_fifo_inst/s_rst_sync1_reg_reg' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/rtl/axis_async_fifo.v:371]
INFO: [Synth 8-4471] merging register 'port_tx_inst/tx_async_fifo_inst/fifo_inst/m_rst_sync2_reg_reg' into 'port_tx_inst/tx_cpl_fifo_inst/s_rst_sync2_reg_reg' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/rtl/axis_async_fifo.v:378]
INFO: [Synth 8-4471] merging register 'port_tx_inst/tx_async_fifo_inst/fifo_inst/m_rst_sync3_reg_reg' into 'port_tx_inst/tx_cpl_fifo_inst/s_rst_sync3_reg_reg' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/rtl/axis_async_fifo.v:379]
INFO: [Synth 8-4471] merging register 'port_tx_inst/tx_async_fifo_inst/fifo_inst/s_rst_sync1_reg_reg' into 'port_tx_inst/tx_cpl_fifo_inst/m_rst_sync1_reg_reg' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/rtl/axis_async_fifo.v:358]
INFO: [Synth 8-4471] merging register 'port_tx_inst/tx_async_fifo_inst/fifo_inst/s_rst_sync2_reg_reg' into 'port_tx_inst/tx_cpl_fifo_inst/m_rst_sync2_reg_reg' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/rtl/axis_async_fifo.v:365]
INFO: [Synth 8-4471] merging register 'port_tx_inst/tx_async_fifo_inst/fifo_inst/s_rst_sync3_reg_reg' into 'port_tx_inst/tx_cpl_fifo_inst/m_rst_sync3_reg_reg' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/rtl/axis_async_fifo.v:306]
INFO: [Synth 8-4471] merging register 'port_tx_inst/tx_async_fifo_inst/fifo_inst/mark_frame_reg_reg' into 'port_tx_inst/tx_cpl_fifo_inst/m_drop_frame_reg_reg' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/rtl/axis_async_fifo.v:313]
INFO: [Synth 8-4471] merging register 'port_rx_inst/rx_async_fifo_inst/fifo_inst/s_rst_sync1_reg_reg' into 'port_tx_inst/tx_cpl_fifo_inst/s_rst_sync1_reg_reg' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/rtl/axis_async_fifo.v:358]
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5784] Optimized 1 bits of RAM "fifo[0].fifo_inst/fifo_inst/mem_reg" due to constant propagation. Old ram width 675 bits, new ram width 674 bits.
INFO: [Synth 8-6794] RAM ("rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg"'.
RAM ("tx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg") is too shallow (depth = 512) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5784] Optimized 1 bits of RAM "fifo[0].fifo_inst/fifo_inst/mem_reg" due to constant propagation. Old ram width 675 bits, new ram width 674 bits.
INFO: [Synth 8-6794] RAM ("rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg"'.
INFO: [Synth 8-7067] Removed DRAM instance event_write_inst/i_5/desc_table_sel_reg_0_31_0_0 from module cpl_write due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance event_write_inst/i_5/desc_table_sel_reg_0_31_1_1 from module cpl_write due to constant propagation
INFO: [Synth 8-7066] Removed 2 DRAM instances from module cpl_write due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance cpl_write_inst/i_5/desc_table_sel_reg_0_31_0_0 from module cpl_write__parameterized0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance cpl_write_inst/i_5/desc_table_sel_reg_0_31_1_1 from module cpl_write__parameterized0 due to constant propagation
INFO: [Synth 8-7066] Removed 2 DRAM instances from module cpl_write__parameterized0 due to constant propagation
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_fifo_inst/\fifo[0].fifo_inst/fifo_inst/mark_frame_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rx_fifo_inst/\fifo[0].fifo_inst/fifo_inst/mark_frame_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\port[0].port_inst /\port_rx_inst/rx_async_fifo_inst/fifo_inst/pause.s_pause_req_sync1_reg_reg )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpl_write_inst/\genblk1[1].dma_ram_rd_resp_data_pipe_reg_reg[0][253] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (event_write_inst/\genblk1[1].dma_ram_rd_resp_data_pipe_reg_reg[0][253] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rx_fifo_inst/\fifo[0].fifo_inst/fifo_inst/m_axis_pipe_reg_reg[1][577] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\port[0].port_inst /\port_tx_inst/tx_cpl_fifo_inst/m_drop_frame_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpl_write_inst/\m_axis_dma_write_desc_len_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (event_write_inst/\m_axis_dma_write_desc_len_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpl_write_inst/\m_axis_dma_write_desc_ram_addr_reg_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (event_write_inst/\m_axis_dma_write_desc_ram_addr_reg_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axil_crossbar_inst/axil_crossbar_rd_inst /\m_ifaces[7].a_arb_inst/mask_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axil_crossbar_inst/axil_crossbar_rd_inst /\m_ifaces[6].a_arb_inst/mask_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axil_crossbar_inst/axil_crossbar_rd_inst /\m_ifaces[5].a_arb_inst/mask_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axil_crossbar_inst/axil_crossbar_rd_inst /\m_ifaces[4].a_arb_inst/mask_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axil_crossbar_inst/axil_crossbar_rd_inst /\m_ifaces[3].a_arb_inst/mask_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axil_crossbar_inst/axil_crossbar_rd_inst /\m_ifaces[2].a_arb_inst/mask_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axil_crossbar_inst/axil_crossbar_rd_inst /\m_ifaces[1].a_arb_inst/mask_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axil_crossbar_inst/axil_crossbar_rd_inst /\m_ifaces[0].a_arb_inst/mask_reg_reg[0] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7067] Removed DRAM instance cq_eq_dma_if_mux_wr_inst/i_3/i_39/dma_ram_demux_inst/genblk1[1].out_fifo_rd_resp_data_reg_0_31_504_511 from module partition__42 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance cq_eq_dma_if_mux_wr_inst/i_3/i_39/dma_ram_demux_inst/genblk1[1].out_fifo_rd_resp_data_reg_0_31_490_503 from module partition__42 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance cq_eq_dma_if_mux_wr_inst/i_3/i_39/dma_ram_demux_inst/genblk1[1].out_fifo_rd_resp_data_reg_0_31_476_489 from module partition__42 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance cq_eq_dma_if_mux_wr_inst/i_3/i_39/dma_ram_demux_inst/genblk1[1].out_fifo_rd_resp_data_reg_0_31_462_475 from module partition__42 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance cq_eq_dma_if_mux_wr_inst/i_3/i_39/dma_ram_demux_inst/genblk1[1].out_fifo_rd_resp_data_reg_0_31_448_461 from module partition__42 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance cq_eq_dma_if_mux_wr_inst/i_3/i_39/dma_ram_demux_inst/genblk1[1].out_fifo_rd_resp_data_reg_0_31_434_447 from module partition__42 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance cq_eq_dma_if_mux_wr_inst/i_3/i_39/dma_ram_demux_inst/genblk1[1].out_fifo_rd_resp_data_reg_0_31_420_433 from module partition__42 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance cq_eq_dma_if_mux_wr_inst/i_3/i_39/dma_ram_demux_inst/genblk1[1].out_fifo_rd_resp_data_reg_0_31_406_419 from module partition__42 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance cq_eq_dma_if_mux_wr_inst/i_3/i_39/dma_ram_demux_inst/genblk1[1].out_fifo_rd_resp_data_reg_0_31_392_405 from module partition__42 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance cq_eq_dma_if_mux_wr_inst/i_3/i_39/dma_ram_demux_inst/genblk1[1].out_fifo_rd_resp_data_reg_0_31_378_391 from module partition__42 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance cq_eq_dma_if_mux_wr_inst/i_3/i_39/dma_ram_demux_inst/genblk1[1].out_fifo_rd_resp_data_reg_0_31_364_377 from module partition__42 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance cq_eq_dma_if_mux_wr_inst/i_3/i_39/dma_ram_demux_inst/genblk1[1].out_fifo_rd_resp_data_reg_0_31_350_363 from module partition__42 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance cq_eq_dma_if_mux_wr_inst/i_3/i_39/dma_ram_demux_inst/genblk1[1].out_fifo_rd_resp_data_reg_0_31_336_349 from module partition__42 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance cq_eq_dma_if_mux_wr_inst/i_3/i_39/dma_ram_demux_inst/genblk1[1].out_fifo_rd_resp_data_reg_0_31_322_335 from module partition__42 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance cq_eq_dma_if_mux_wr_inst/i_3/i_39/dma_ram_demux_inst/genblk1[1].out_fifo_rd_resp_data_reg_0_31_308_321 from module partition__42 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance cq_eq_dma_if_mux_wr_inst/i_3/i_39/dma_ram_demux_inst/genblk1[1].out_fifo_rd_resp_data_reg_0_31_294_307 from module partition__42 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance cq_eq_dma_if_mux_wr_inst/i_3/i_39/dma_ram_demux_inst/genblk1[1].out_fifo_rd_resp_data_reg_0_31_280_293 from module partition__42 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance cq_eq_dma_if_mux_wr_inst/i_3/i_39/dma_ram_demux_inst/genblk1[1].out_fifo_rd_resp_data_reg_0_31_266_279 from module partition__42 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance cq_eq_dma_if_mux_wr_inst/i_2/i_37/dma_ram_demux_inst/genblk1[0].out_fifo_rd_resp_data_reg_0_31_504_511 from module partition__41 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance cq_eq_dma_if_mux_wr_inst/i_2/i_37/dma_ram_demux_inst/genblk1[0].out_fifo_rd_resp_data_reg_0_31_490_503 from module partition__41 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance cq_eq_dma_if_mux_wr_inst/i_2/i_37/dma_ram_demux_inst/genblk1[0].out_fifo_rd_resp_data_reg_0_31_476_489 from module partition__41 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance cq_eq_dma_if_mux_wr_inst/i_2/i_37/dma_ram_demux_inst/genblk1[0].out_fifo_rd_resp_data_reg_0_31_462_475 from module partition__41 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance cq_eq_dma_if_mux_wr_inst/i_2/i_37/dma_ram_demux_inst/genblk1[0].out_fifo_rd_resp_data_reg_0_31_448_461 from module partition__41 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance cq_eq_dma_if_mux_wr_inst/i_2/i_37/dma_ram_demux_inst/genblk1[0].out_fifo_rd_resp_data_reg_0_31_434_447 from module partition__41 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance cq_eq_dma_if_mux_wr_inst/i_2/i_37/dma_ram_demux_inst/genblk1[0].out_fifo_rd_resp_data_reg_0_31_420_433 from module partition__41 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance cq_eq_dma_if_mux_wr_inst/i_2/i_37/dma_ram_demux_inst/genblk1[0].out_fifo_rd_resp_data_reg_0_31_406_419 from module partition__41 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance cq_eq_dma_if_mux_wr_inst/i_2/i_37/dma_ram_demux_inst/genblk1[0].out_fifo_rd_resp_data_reg_0_31_392_405 from module partition__41 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance cq_eq_dma_if_mux_wr_inst/i_2/i_37/dma_ram_demux_inst/genblk1[0].out_fifo_rd_resp_data_reg_0_31_378_391 from module partition__41 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance cq_eq_dma_if_mux_wr_inst/i_2/i_37/dma_ram_demux_inst/genblk1[0].out_fifo_rd_resp_data_reg_0_31_364_377 from module partition__41 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance cq_eq_dma_if_mux_wr_inst/i_2/i_37/dma_ram_demux_inst/genblk1[0].out_fifo_rd_resp_data_reg_0_31_350_363 from module partition__41 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance cq_eq_dma_if_mux_wr_inst/i_2/i_37/dma_ram_demux_inst/genblk1[0].out_fifo_rd_resp_data_reg_0_31_336_349 from module partition__41 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance cq_eq_dma_if_mux_wr_inst/i_2/i_37/dma_ram_demux_inst/genblk1[0].out_fifo_rd_resp_data_reg_0_31_322_335 from module partition__41 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance cq_eq_dma_if_mux_wr_inst/i_2/i_37/dma_ram_demux_inst/genblk1[0].out_fifo_rd_resp_data_reg_0_31_308_321 from module partition__41 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance cq_eq_dma_if_mux_wr_inst/i_2/i_37/dma_ram_demux_inst/genblk1[0].out_fifo_rd_resp_data_reg_0_31_294_307 from module partition__41 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance cq_eq_dma_if_mux_wr_inst/i_2/i_37/dma_ram_demux_inst/genblk1[0].out_fifo_rd_resp_data_reg_0_31_280_293 from module partition__41 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance cq_eq_dma_if_mux_wr_inst/i_2/i_37/dma_ram_demux_inst/genblk1[0].out_fifo_rd_resp_data_reg_0_31_266_279 from module partition__41 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance event_write_inst/i_11/i_29/desc_table_data_reg_0_31_252_254 from module partition__45 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance event_write_inst/i_11/i_29/desc_table_data_reg_0_31_238_251 from module partition__45 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance event_write_inst/i_11/i_29/desc_table_data_reg_0_31_224_237 from module partition__45 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance event_write_inst/i_11/i_29/desc_table_data_reg_0_31_210_223 from module partition__45 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance event_write_inst/i_11/i_29/desc_table_data_reg_0_31_196_209 from module partition__45 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance event_write_inst/i_11/i_29/desc_table_data_reg_0_31_182_195 from module partition__45 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance event_write_inst/i_11/i_29/desc_table_data_reg_0_31_168_181 from module partition__45 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance event_write_inst/i_11/i_29/desc_table_data_reg_0_31_154_167 from module partition__45 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance event_write_inst/i_11/i_29/desc_table_data_reg_0_31_140_153 from module partition__45 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance event_write_inst/i_11/i_29/desc_table_data_reg_0_31_126_139 from module partition__45 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance event_write_inst/i_11/i_29/desc_table_data_reg_0_31_112_125 from module partition__45 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance event_write_inst/i_11/i_29/desc_table_data_reg_0_31_98_111 from module partition__45 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance event_write_inst/i_11/i_29/desc_table_data_reg_0_31_84_97 from module partition__45 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance event_write_inst/i_11/i_29/desc_table_data_reg_0_31_70_83 from module partition__45 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance event_write_inst/i_11/i_29/desc_table_data_reg_0_31_56_69 from module partition__45 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance event_write_inst/i_11/i_29/desc_table_data_reg_0_31_42_55 from module partition__45 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance event_write_inst/i_11/i_29/desc_table_data_reg_0_31_0_13 from module partition__45 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance cq_eq_dma_if_mux_wr_inst/i_3/i_39/dma_ram_demux_inst/genblk1[1].out_fifo_rd_resp_data_reg_0_31_490_503 from module partition__42 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance cq_eq_dma_if_mux_wr_inst/i_3/i_39/dma_ram_demux_inst/genblk1[1].out_fifo_rd_resp_data_reg_0_31_252_265 from module partition__42 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance cq_eq_dma_if_mux_wr_inst/i_3/i_39/dma_ram_demux_inst/genblk1[1].out_fifo_rd_resp_data_reg_0_31_238_251 from module partition__42 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance cq_eq_dma_if_mux_wr_inst/i_3/i_39/dma_ram_demux_inst/genblk1[1].out_fifo_rd_resp_data_reg_0_31_238_251 from module partition__42 due to constant propagation
INFO: [Synth 8-5546] ROM "ctrl_reg_rd_ack_reg" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design mqnic_interface__GCB3 has port m_axil_bresp[1] driven by constant 0
WARNING: [Synth 8-3917] design mqnic_interface__GCB3 has port m_axil_bresp[0] driven by constant 0
WARNING: [Synth 8-3917] design mqnic_interface__GCB3 has port m_axil_rresp[1] driven by constant 0
WARNING: [Synth 8-3917] design mqnic_interface__GCB3 has port m_axil_rresp[0] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
RAM ("cqm_inst/queue_ram_reg") is too shallow (depth = 512) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5784] Optimized 7 bits of RAM "event_fifo/mem_reg" due to constant propagation. Old ram width 22 bits, new ram width 15 bits.
RAM ("mqnic_interface__GCB3/event_fifo/mem_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"mqnic_interface__GCB3/event_fifo/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 15 for RAM "mqnic_interface__GCB3/event_fifo/mem_reg"
RAM ("rx_qm_inst/queue_ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("event_queue_manager_inst/queue_ram_reg") is too shallow (depth = 64) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-4471] merging register 'sample_acc_sync_reg_reg[5:0]' into 'sample_acc_sync_reg_reg[5:0]' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/rtl/ptp_td_leaf.v:512]
INFO: [Synth 8-4471] merging register 'ts_ns_diff_reg_reg[12:0]' into 'ts_ns_diff_reg_reg[12:0]' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/rtl/ptp_td_leaf.v:961]
INFO: [Synth 8-4471] merging register 'ts_ns_diff_reg_reg[12:0]' into 'ts_ns_diff_reg_reg[12:0]' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/rtl/ptp_td_leaf.v:961]
INFO: [Synth 8-4471] merging register 'sample_acc_sync_reg_reg[5:0]' into 'sample_acc_sync_reg_reg[5:0]' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/rtl/ptp_td_leaf.v:512]
INFO: [Synth 8-4471] merging register 'sample_acc_sync_reg_reg[5:0]' into 'sample_acc_sync_reg_reg[5:0]' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/rtl/ptp_td_leaf.v:512]
INFO: [Synth 8-4471] merging register 'phase_err_acc_reg_reg[4:0]' into 'phase_err_acc_reg_reg[4:0]' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/rtl/ptp_td_leaf.v:563]
INFO: [Synth 8-4471] merging register 'phase_err_out_reg_reg[4:0]' into 'phase_err_out_reg_reg[4:0]' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/rtl/ptp_td_leaf.v:569]
WARNING: [Synth 8-3936] Found unconnected internal register 'src_period_reg_reg' and it is trimmed from '40' to '38' bits. [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/rtl/ptp_td_leaf.v:235]
INFO: [Synth 8-4471] merging register 'sample_acc_sync_reg_reg[5:0]' into 'sample_acc_sync_reg_reg[5:0]' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/rtl/ptp_td_leaf.v:512]
INFO: [Synth 8-4471] merging register 'ts_ns_diff_reg_reg[12:0]' into 'ts_ns_diff_reg_reg[12:0]' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/rtl/ptp_td_leaf.v:961]
INFO: [Synth 8-4471] merging register 'ts_ns_diff_reg_reg[12:0]' into 'ts_ns_diff_reg_reg[12:0]' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/rtl/ptp_td_leaf.v:961]
INFO: [Synth 8-4471] merging register 'sample_acc_sync_reg_reg[5:0]' into 'sample_acc_sync_reg_reg[5:0]' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/rtl/ptp_td_leaf.v:512]
INFO: [Synth 8-4471] merging register 'sample_acc_sync_reg_reg[5:0]' into 'sample_acc_sync_reg_reg[5:0]' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/rtl/ptp_td_leaf.v:512]
INFO: [Synth 8-4471] merging register 'phase_err_acc_reg_reg[4:0]' into 'phase_err_acc_reg_reg[4:0]' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/rtl/ptp_td_leaf.v:563]
INFO: [Synth 8-4471] merging register 'phase_err_out_reg_reg[4:0]' into 'phase_err_out_reg_reg[4:0]' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/rtl/ptp_td_leaf.v:569]
WARNING: [Synth 8-3936] Found unconnected internal register 'src_period_reg_reg' and it is trimmed from '40' to '38' bits. [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/rtl/ptp_td_leaf.v:235]
INFO: [Synth 8-4471] merging register 'sample_acc_sync_reg_reg[5:0]' into 'sample_acc_sync_reg_reg[5:0]' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/rtl/ptp_td_leaf.v:512]
INFO: [Synth 8-4471] merging register 'ts_ns_diff_reg_reg[12:0]' into 'ts_ns_diff_reg_reg[12:0]' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/rtl/ptp_td_leaf.v:961]
INFO: [Synth 8-4471] merging register 'ts_ns_diff_reg_reg[12:0]' into 'ts_ns_diff_reg_reg[12:0]' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/rtl/ptp_td_leaf.v:961]
INFO: [Synth 8-4471] merging register 'sample_acc_sync_reg_reg[5:0]' into 'sample_acc_sync_reg_reg[5:0]' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/rtl/ptp_td_leaf.v:512]
INFO: [Synth 8-4471] merging register 'sample_acc_sync_reg_reg[5:0]' into 'sample_acc_sync_reg_reg[5:0]' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/rtl/ptp_td_leaf.v:512]
INFO: [Synth 8-4471] merging register 'phase_err_acc_reg_reg[4:0]' into 'phase_err_acc_reg_reg[4:0]' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/rtl/ptp_td_leaf.v:563]
INFO: [Synth 8-4471] merging register 'phase_err_out_reg_reg[4:0]' into 'phase_err_out_reg_reg[4:0]' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/rtl/ptp_td_leaf.v:569]
WARNING: [Synth 8-3936] Found unconnected internal register 'src_period_reg_reg' and it is trimmed from '40' to '38' bits. [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/rtl/ptp_td_leaf.v:235]
INFO: [Synth 8-5546] ROM "ptp_clock_inst/reg_rd_ack_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ptp_clock_inst/get_ptp_ts_tod_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ctrl_reg_rd_ack_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'm_ifaces[0].w_select_reg_reg[-1:0]' into 'm_ifaces[0].w_select_reg_reg[-1:0]' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axi/rtl/axil_crossbar_wr.v:496]
INFO: [Synth 8-4471] merging register 'm_ifaces[1].w_select_reg_reg[-1:0]' into 'm_ifaces[1].w_select_reg_reg[-1:0]' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axi/rtl/axil_crossbar_wr.v:496]
INFO: [Synth 8-4471] merging register 'm_ifaces[2].w_select_reg_reg[-1:0]' into 'm_ifaces[2].w_select_reg_reg[-1:0]' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axi/rtl/axil_crossbar_wr.v:496]
INFO: [Synth 8-4471] merging register 'm_ifaces[0].w_select_reg_reg[-1:0]' into 'm_ifaces[0].w_select_reg_reg[-1:0]' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axi/rtl/axil_crossbar_wr.v:496]
INFO: [Synth 8-4471] merging register 'm_ifaces[1].w_select_reg_reg[-1:0]' into 'm_ifaces[1].w_select_reg_reg[-1:0]' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axi/rtl/axil_crossbar_wr.v:496]
INFO: [Synth 8-4471] merging register 'm_ifaces[2].w_select_reg_reg[-1:0]' into 'm_ifaces[2].w_select_reg_reg[-1:0]' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axi/rtl/axil_crossbar_wr.v:496]
INFO: [Synth 8-4471] merging register 'axil_crossbar_inst/axil_crossbar_wr_inst/m_ifaces[0].w_select_reg_reg[-1:0]' into 'axil_crossbar_inst/axil_crossbar_wr_inst/m_ifaces[0].w_select_reg_reg[-1:0]' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axi/rtl/axil_crossbar_wr.v:496]
INFO: [Synth 8-6794] RAM ("mqnic_core__GCB1/stats_counter_inst/mem_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"mqnic_core__GCB1/stats_counter_inst/mem_reg"'.
INFO: [Synth 8-6794] RAM ("mqnic_core__GCB1/stats_counter_inst/mem_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"mqnic_core__GCB1/stats_counter_inst/mem_reg"'.
INFO: [Synth 8-6776] UltraRAM "mqnic_core__GCB1/stats_counter_inst/mem_reg": Pipeline stages found = 1; Recommended pipeline stages =0, Maximum pipeline stages = 2
INFO: [Synth 8-5814] Pipeline result for URAM ("mqnic_core__GCB1/stats_counter_inst/mem_reg"): Matrix size= (1 cols x 1 rows) | Pipeline stages => ( available = 1, absorbed = 1 )
INFO: [Synth 8-7067] Removed DRAM instance i_22/i_149/axil_crossbar_inst/axil_crossbar_wr_inst/s_ifaces[0].fifo_decerr_reg_0_31_0_0 from module partition__13 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_23/i_160/axil_crossbar_inst/axil_crossbar_rd_inst/s_ifaces[0].fifo_decerr_reg_0_31_0_0 from module partition__14 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_23/i_160/axil_crossbar_inst/axil_crossbar_rd_inst/s_ifaces[0].fifo_decerr_reg_0_31_0_0 from module partition__14 due to constant propagation
INFO: [Synth 8-4471] merging register 'resp_chunk_reg_reg[3:0]' into 'resp_chunk_reg_reg[3:0]' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/pcie/rtl/pcie_axil_master.v:961]
WARNING: [Synth 8-6014] Unused sequential element stats_dma_if_pcie.stats_dma_if_pcie_inst/stats_dma_latency_rd_req_inst/len_mem_reg_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element stats_dma_if_pcie.stats_dma_if_pcie_inst/stats_dma_latency_wr_req_inst/len_mem_reg_reg was removed. 
RAM ("pcie_msix_inst/tbl_mem_reg") is too shallow (depth = 128) to use URAM. Choosing BRAM instead of URAM 
RAM ("pcie_msix_inst/tbl_mem_reg") is too shallow (depth = 128) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-3971] The signal "pcie_msix_inst/tbl_mem_reg" was recognized as a true dual port RAM template.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'drp_addr_reg_reg' and it is trimmed from '24' to '16' bits. [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/cmac_gty_ch_wrapper.v:708]
INFO: [Synth 8-5546] ROM "gt_tx_reset_drp_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_tx_pd_drp_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_txpolarity_drp_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_txdiffctrl_drp_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_txmaincursor_drp_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_txprecursor_drp_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_txpostcursor_drp_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_txprbssel_drp_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_rx_reset_drp_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_rx_pd_drp_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_rxlpmen_drp_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_loopback_drp_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_rxpolarity_drp_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_rxcdrhold_drp_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_rxprbssel_drp_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_rxprbscntreset_drp_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_txprbsforceerr_drp_reg" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'drp_addr_reg_reg' and it is trimmed from '24' to '10' bits. [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/cmac_gty_ch_wrapper.v:708]
INFO: [Synth 8-5546] ROM "gt_tx_reset_drp_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_tx_pd_drp_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_txpolarity_drp_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_txdiffctrl_drp_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_txmaincursor_drp_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_txprecursor_drp_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_txpostcursor_drp_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_txprbssel_drp_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_rx_reset_drp_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_rx_pd_drp_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_rxlpmen_drp_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_loopback_drp_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_rxpolarity_drp_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_rxcdrhold_drp_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_rxprbssel_drp_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_rxprbscntreset_drp_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_txprbsforceerr_drp_reg" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'drp_addr_reg_reg' and it is trimmed from '24' to '10' bits. [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/cmac_gty_ch_wrapper.v:708]
INFO: [Synth 8-5546] ROM "gt_tx_reset_drp_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_tx_pd_drp_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_txpolarity_drp_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_txdiffctrl_drp_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_txmaincursor_drp_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_txprecursor_drp_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_txpostcursor_drp_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_txprbssel_drp_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_rx_reset_drp_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_rx_pd_drp_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_rxlpmen_drp_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_loopback_drp_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_rxpolarity_drp_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_rxcdrhold_drp_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_rxprbssel_drp_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_rxprbscntreset_drp_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_txprbsforceerr_drp_reg" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'drp_addr_reg_reg' and it is trimmed from '24' to '10' bits. [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/common/cmac_gty_ch_wrapper.v:708]
INFO: [Synth 8-5546] ROM "gt_tx_reset_drp_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_tx_pd_drp_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_txpolarity_drp_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_txdiffctrl_drp_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_txmaincursor_drp_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_txprecursor_drp_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_txpostcursor_drp_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_txprbssel_drp_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_rx_reset_drp_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_rx_pd_drp_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_rxlpmen_drp_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_loopback_drp_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_rxpolarity_drp_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_rxcdrhold_drp_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_rxprbssel_drp_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_rxprbscntreset_drp_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt_txprbsforceerr_drp_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_sop_reg[2:2]' into 'i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_sop_reg[1:1]' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_axis2lbus_segmented_top.v:251]
INFO: [Synth 8-4471] merging register 'i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_sop_reg[3:3]' into 'i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_sop_reg[1:1]' [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_axis2lbus_segmented_top.v:251]
INFO: [Synth 8-5546] ROM "i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/tkeep_to_mty" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/tkeep_to_mty0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/tkeep_to_mty1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/tkeep_to_mty2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'sync_signal_inst/sync_reg_reg[1]' and it is trimmed from '6' to '3' bits. [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/sync_signal.v:49]
WARNING: [Synth 8-3936] Found unconnected internal register 'sync_signal_inst/sync_reg_reg[0]' and it is trimmed from '6' to '3' bits. [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/rtl/sync_signal.v:49]
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:29 ; elapsed = 00:04:37 . Memory (MB): peak = 4787.566 ; gain = 2026.242 ; free physical = 22018 ; free virtual = 44992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 23 of /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl. [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl:23]
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 23 of /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl. [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl:23]
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 23 of /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl. [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl:23]
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 23 of /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl. [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl:23]
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 23 of /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl. [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl:23]
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 23 of /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl. [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl:23]
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 23 of /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl. [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl:23]
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:47 ; elapsed = 00:05:00 . Memory (MB): peak = 4787.566 ; gain = 2026.242 ; free physical = 21251 ; free virtual = 44317
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:06:20 ; elapsed = 00:06:36 . Memory (MB): peak = 5300.621 ; gain = 2539.297 ; free physical = 20436 ; free virtual = 43509
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance dma_psdpram_insti_4/genblk1[1].mem_reg_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dma_psdpram_insti_4/genblk1[1].mem_reg_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dma_psdpram_insti_4/genblk1[1].mem_reg_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dma_psdpram_insti_4/genblk1[1].mem_reg_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dma_psdpram_insti_4/genblk1[1].mem_reg_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dma_psdpram_insti_4/genblk1[1].mem_reg_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dma_psdpram_insti_4/genblk1[1].mem_reg_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dma_psdpram_insti_4/genblk1[1].mem_reg_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dma_psdpram_tx_insti_8/genblk1[1].mem_reg_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dma_psdpram_tx_insti_8/genblk1[1].mem_reg_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dma_psdpram_tx_insti_8/genblk1[1].mem_reg_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dma_psdpram_tx_insti_8/genblk1[1].mem_reg_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dma_psdpram_tx_insti_8/genblk1[1].mem_reg_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dma_psdpram_tx_insti_8/genblk1[1].mem_reg_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dma_psdpram_tx_insti_8/genblk1[1].mem_reg_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dma_psdpram_tx_insti_8/genblk1[1].mem_reg_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dma_psdpram_tx_insti_8/genblk1[1].mem_reg_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dma_psdpram_tx_insti_8/genblk1[1].mem_reg_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dma_psdpram_tx_insti_8/genblk1[1].mem_reg_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dma_psdpram_tx_insti_8/genblk1[1].mem_reg_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dma_psdpram_tx_insti_8/genblk1[1].mem_reg_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dma_psdpram_tx_insti_8/genblk1[1].mem_reg_reg_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dma_psdpram_tx_insti_8/genblk1[1].mem_reg_reg_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dma_psdpram_tx_insti_8/genblk1[1].mem_reg_reg_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dma_psdpram_rx_insti_12/genblk1[1].mem_reg_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dma_psdpram_rx_insti_12/genblk1[1].mem_reg_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dma_psdpram_rx_insti_12/genblk1[1].mem_reg_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dma_psdpram_rx_insti_12/genblk1[1].mem_reg_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dma_psdpram_rx_insti_12/genblk1[1].mem_reg_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dma_psdpram_rx_insti_12/genblk1[1].mem_reg_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dma_psdpram_rx_insti_12/genblk1[1].mem_reg_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dma_psdpram_rx_insti_12/genblk1[1].mem_reg_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dma_psdpram_rx_insti_12/genblk1[1].mem_reg_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dma_psdpram_rx_insti_12/genblk1[1].mem_reg_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dma_psdpram_rx_insti_12/genblk1[1].mem_reg_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dma_psdpram_rx_insti_12/genblk1[1].mem_reg_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dma_psdpram_rx_insti_12/genblk1[1].mem_reg_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dma_psdpram_rx_insti_12/genblk1[1].mem_reg_reg_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dma_psdpram_rx_insti_12/genblk1[1].mem_reg_reg_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dma_psdpram_rx_insti_12/genblk1[1].mem_reg_reg_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7067] Removed DRAM instance pcie_if_insti_2/core_inst/core_inst/pcie_if_inst/pcie_us_if_rq_inst/rd_req_fifo_inst/seg_ram[0].seg_mem_hdr_reg_0_31_126_127 from module pcie_us_if__GB1_tempName due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance pcie_if_insti_2/core_inst/core_inst/pcie_if_inst/pcie_us_if_rq_inst/rd_req_fifo_inst/seg_ram[1].seg_mem_hdr_reg_0_31_126_127 from module pcie_us_if__GB1_tempName due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance pcie_if_insti_2/core_inst/core_inst/pcie_if_inst/pcie_us_if_rq_inst/rd_req_fifo_inst/seg_ram[0].seg_mem_seq_reg_0_31_0_4 from module pcie_us_if__GB1_tempName due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance pcie_if_insti_2/core_inst/core_inst/pcie_if_inst/pcie_us_if_rq_inst/rd_req_fifo_inst/seg_ram[1].seg_mem_seq_reg_0_31_0_4 from module pcie_us_if__GB1_tempName due to constant propagation
INFO: [Synth 8-7066] Removed 4 DRAM instances from module pcie_us_if__GB1_tempName due to constant propagation
INFO: [Synth 8-7052] The timing for the instance interface_rx_insti_14/core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_rx_inst/rx_engine_inst/mqnic_rx_queue_map_inst/indir_tbl_mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7067] Removed DRAM instance iface[0].interface_insti_15/core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/event_write_inst/desc_table_data_reg_0_31_28_41 from module mqnic_interface__GCB2_tempName due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance iface[0].interface_insti_15/core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/cpl_write_inst/desc_table_data_reg_0_31_252_254 from module mqnic_interface__GCB2_tempName due to constant propagation
INFO: [Synth 8-7066] Removed 2 DRAM instances from module mqnic_interface__GCB2_tempName due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance iface[0].interface_insti_15/core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/cq_eq_dma_if_mux_wr_inst/dma_ram_demux_inst/genblk1[0].out_fifo_rd_resp_data_reg_0_31_238_251 from module mqnic_interface__GCB2_tempName due to constant propagation
INFO: [Synth 8-7066] Removed 1 DRAM instances from module mqnic_interface__GCB2_tempName due to constant propagation
INFO: [Synth 8-7052] The timing for the instance core_pcie_insti_19/core_inst/core_inst/core_pcie_inst/pcie_msix_inst/tbl_mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance core_pcie_insti_19/core_inst/core_inst/core_pcie_inst/pcie_msix_inst/tbl_mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].axis_tready_i_reg ) from module (cmac_usplus_wrapper) as it is equivalent to (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].axis_tready_i_reg ) and driving same net [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_axis2lbus_segmented_top.v:248]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].axis_tready_i_reg ) from module (cmac_usplus_wrapper) as it is equivalent to (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].axis_tready_i_reg ) and driving same net [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_axis2lbus_segmented_top.v:248]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].axis_tready_i_reg ) from module (cmac_usplus_wrapper) as it is equivalent to (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].axis_tready_i_reg ) and driving same net [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_axis2lbus_segmented_top.v:248]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_ptp_1588op_in_o_reg[1] ) from module (cmac_usplus_wrapper) as it is equivalent to (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_ptp_1588op_in_o_reg[1] ) and driving same net [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_axis2lbus_segmented_top.v:258]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_ptp_1588op_in_o_reg[1] ) from module (cmac_usplus_wrapper) as it is equivalent to (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_ptp_1588op_in_o_reg[1] ) and driving same net [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_axis2lbus_segmented_top.v:258]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_ptp_1588op_in_o_reg[1] ) from module (cmac_usplus_wrapper) as it is equivalent to (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_ptp_1588op_in_o_reg[1] ) and driving same net [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_axis2lbus_segmented_top.v:258]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_ptp_1588op_in_o_reg[0] ) from module (cmac_usplus_wrapper) as it is equivalent to (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_ptp_1588op_in_o_reg[0] ) and driving same net [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_axis2lbus_segmented_top.v:258]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_ptp_1588op_in_o_reg[0] ) from module (cmac_usplus_wrapper) as it is equivalent to (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_ptp_1588op_in_o_reg[0] ) and driving same net [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_axis2lbus_segmented_top.v:258]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_ptp_1588op_in_o_reg[0] ) from module (cmac_usplus_wrapper) as it is equivalent to (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_ptp_1588op_in_o_reg[0] ) and driving same net [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_axis2lbus_segmented_top.v:258]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_ptp_chksum_offset_in_o_reg[15] ) from module (cmac_usplus_wrapper) as it is equivalent to (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_ptp_chksum_offset_in_o_reg[15] ) and driving same net [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_axis2lbus_segmented_top.v:259]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_ptp_chksum_offset_in_o_reg[15] ) from module (cmac_usplus_wrapper) as it is equivalent to (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_ptp_chksum_offset_in_o_reg[15] ) and driving same net [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_axis2lbus_segmented_top.v:259]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_ptp_chksum_offset_in_o_reg[15] ) from module (cmac_usplus_wrapper) as it is equivalent to (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_ptp_chksum_offset_in_o_reg[15] ) and driving same net [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_axis2lbus_segmented_top.v:259]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_ptp_chksum_offset_in_o_reg[14] ) from module (cmac_usplus_wrapper) as it is equivalent to (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_ptp_chksum_offset_in_o_reg[14] ) and driving same net [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_axis2lbus_segmented_top.v:259]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_ptp_chksum_offset_in_o_reg[14] ) from module (cmac_usplus_wrapper) as it is equivalent to (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_ptp_chksum_offset_in_o_reg[14] ) and driving same net [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_axis2lbus_segmented_top.v:259]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_ptp_chksum_offset_in_o_reg[14] ) from module (cmac_usplus_wrapper) as it is equivalent to (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_ptp_chksum_offset_in_o_reg[14] ) and driving same net [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_axis2lbus_segmented_top.v:259]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_ptp_chksum_offset_in_o_reg[13] ) from module (cmac_usplus_wrapper) as it is equivalent to (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_ptp_chksum_offset_in_o_reg[13] ) and driving same net [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_axis2lbus_segmented_top.v:259]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_ptp_chksum_offset_in_o_reg[13] ) from module (cmac_usplus_wrapper) as it is equivalent to (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_ptp_chksum_offset_in_o_reg[13] ) and driving same net [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_axis2lbus_segmented_top.v:259]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_ptp_chksum_offset_in_o_reg[13] ) from module (cmac_usplus_wrapper) as it is equivalent to (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_ptp_chksum_offset_in_o_reg[13] ) and driving same net [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_axis2lbus_segmented_top.v:259]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_ptp_chksum_offset_in_o_reg[12] ) from module (cmac_usplus_wrapper) as it is equivalent to (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_ptp_chksum_offset_in_o_reg[12] ) and driving same net [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_axis2lbus_segmented_top.v:259]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_ptp_chksum_offset_in_o_reg[12] ) from module (cmac_usplus_wrapper) as it is equivalent to (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_ptp_chksum_offset_in_o_reg[12] ) and driving same net [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_axis2lbus_segmented_top.v:259]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_ptp_chksum_offset_in_o_reg[12] ) from module (cmac_usplus_wrapper) as it is equivalent to (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_ptp_chksum_offset_in_o_reg[12] ) and driving same net [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_axis2lbus_segmented_top.v:259]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_ptp_chksum_offset_in_o_reg[11] ) from module (cmac_usplus_wrapper) as it is equivalent to (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_ptp_chksum_offset_in_o_reg[11] ) and driving same net [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_axis2lbus_segmented_top.v:259]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_ptp_chksum_offset_in_o_reg[11] ) from module (cmac_usplus_wrapper) as it is equivalent to (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_ptp_chksum_offset_in_o_reg[11] ) and driving same net [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_axis2lbus_segmented_top.v:259]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_ptp_chksum_offset_in_o_reg[11] ) from module (cmac_usplus_wrapper) as it is equivalent to (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_ptp_chksum_offset_in_o_reg[11] ) and driving same net [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_axis2lbus_segmented_top.v:259]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_ptp_chksum_offset_in_o_reg[10] ) from module (cmac_usplus_wrapper) as it is equivalent to (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_ptp_chksum_offset_in_o_reg[10] ) and driving same net [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_axis2lbus_segmented_top.v:259]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_ptp_chksum_offset_in_o_reg[10] ) from module (cmac_usplus_wrapper) as it is equivalent to (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_ptp_chksum_offset_in_o_reg[10] ) and driving same net [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_axis2lbus_segmented_top.v:259]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_ptp_chksum_offset_in_o_reg[10] ) from module (cmac_usplus_wrapper) as it is equivalent to (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_ptp_chksum_offset_in_o_reg[10] ) and driving same net [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_axis2lbus_segmented_top.v:259]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_ptp_chksum_offset_in_o_reg[9] ) from module (cmac_usplus_wrapper) as it is equivalent to (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_ptp_chksum_offset_in_o_reg[9] ) and driving same net [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_axis2lbus_segmented_top.v:259]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_ptp_chksum_offset_in_o_reg[9] ) from module (cmac_usplus_wrapper) as it is equivalent to (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_ptp_chksum_offset_in_o_reg[9] ) and driving same net [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_axis2lbus_segmented_top.v:259]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_ptp_chksum_offset_in_o_reg[9] ) from module (cmac_usplus_wrapper) as it is equivalent to (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_ptp_chksum_offset_in_o_reg[9] ) and driving same net [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_axis2lbus_segmented_top.v:259]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_ptp_chksum_offset_in_o_reg[8] ) from module (cmac_usplus_wrapper) as it is equivalent to (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_ptp_chksum_offset_in_o_reg[8] ) and driving same net [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_axis2lbus_segmented_top.v:259]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_ptp_chksum_offset_in_o_reg[8] ) from module (cmac_usplus_wrapper) as it is equivalent to (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_ptp_chksum_offset_in_o_reg[8] ) and driving same net [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_axis2lbus_segmented_top.v:259]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_ptp_chksum_offset_in_o_reg[8] ) from module (cmac_usplus_wrapper) as it is equivalent to (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_ptp_chksum_offset_in_o_reg[8] ) and driving same net [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_axis2lbus_segmented_top.v:259]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_ptp_chksum_offset_in_o_reg[7] ) from module (cmac_usplus_wrapper) as it is equivalent to (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_ptp_chksum_offset_in_o_reg[7] ) and driving same net [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_axis2lbus_segmented_top.v:259]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_ptp_chksum_offset_in_o_reg[7] ) from module (cmac_usplus_wrapper) as it is equivalent to (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_ptp_chksum_offset_in_o_reg[7] ) and driving same net [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_axis2lbus_segmented_top.v:259]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_ptp_chksum_offset_in_o_reg[7] ) from module (cmac_usplus_wrapper) as it is equivalent to (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_ptp_chksum_offset_in_o_reg[7] ) and driving same net [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_axis2lbus_segmented_top.v:259]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_ptp_chksum_offset_in_o_reg[6] ) from module (cmac_usplus_wrapper) as it is equivalent to (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_ptp_chksum_offset_in_o_reg[6] ) and driving same net [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_axis2lbus_segmented_top.v:259]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_ptp_chksum_offset_in_o_reg[6] ) from module (cmac_usplus_wrapper) as it is equivalent to (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_ptp_chksum_offset_in_o_reg[6] ) and driving same net [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_axis2lbus_segmented_top.v:259]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_ptp_chksum_offset_in_o_reg[6] ) from module (cmac_usplus_wrapper) as it is equivalent to (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_ptp_chksum_offset_in_o_reg[6] ) and driving same net [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_axis2lbus_segmented_top.v:259]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_ptp_chksum_offset_in_o_reg[5] ) from module (cmac_usplus_wrapper) as it is equivalent to (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_ptp_chksum_offset_in_o_reg[5] ) and driving same net [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_axis2lbus_segmented_top.v:259]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_ptp_chksum_offset_in_o_reg[5] ) from module (cmac_usplus_wrapper) as it is equivalent to (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_ptp_chksum_offset_in_o_reg[5] ) and driving same net [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_axis2lbus_segmented_top.v:259]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_ptp_chksum_offset_in_o_reg[5] ) from module (cmac_usplus_wrapper) as it is equivalent to (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_ptp_chksum_offset_in_o_reg[5] ) and driving same net [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_axis2lbus_segmented_top.v:259]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_ptp_chksum_offset_in_o_reg[4] ) from module (cmac_usplus_wrapper) as it is equivalent to (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_ptp_chksum_offset_in_o_reg[4] ) and driving same net [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_axis2lbus_segmented_top.v:259]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_ptp_chksum_offset_in_o_reg[4] ) from module (cmac_usplus_wrapper) as it is equivalent to (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_ptp_chksum_offset_in_o_reg[4] ) and driving same net [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_axis2lbus_segmented_top.v:259]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_ptp_chksum_offset_in_o_reg[4] ) from module (cmac_usplus_wrapper) as it is equivalent to (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_ptp_chksum_offset_in_o_reg[4] ) and driving same net [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_axis2lbus_segmented_top.v:259]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_ptp_chksum_offset_in_o_reg[3] ) from module (cmac_usplus_wrapper) as it is equivalent to (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_ptp_chksum_offset_in_o_reg[3] ) and driving same net [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_axis2lbus_segmented_top.v:259]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_ptp_chksum_offset_in_o_reg[3] ) from module (cmac_usplus_wrapper) as it is equivalent to (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_ptp_chksum_offset_in_o_reg[3] ) and driving same net [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_axis2lbus_segmented_top.v:259]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_ptp_chksum_offset_in_o_reg[3] ) from module (cmac_usplus_wrapper) as it is equivalent to (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_ptp_chksum_offset_in_o_reg[3] ) and driving same net [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_axis2lbus_segmented_top.v:259]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_ptp_chksum_offset_in_o_reg[2] ) from module (cmac_usplus_wrapper) as it is equivalent to (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_ptp_chksum_offset_in_o_reg[2] ) and driving same net [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_axis2lbus_segmented_top.v:259]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_ptp_chksum_offset_in_o_reg[2] ) from module (cmac_usplus_wrapper) as it is equivalent to (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_ptp_chksum_offset_in_o_reg[2] ) and driving same net [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_axis2lbus_segmented_top.v:259]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_ptp_chksum_offset_in_o_reg[2] ) from module (cmac_usplus_wrapper) as it is equivalent to (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_ptp_chksum_offset_in_o_reg[2] ) and driving same net [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_axis2lbus_segmented_top.v:259]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_ptp_chksum_offset_in_o_reg[1] ) from module (cmac_usplus_wrapper) as it is equivalent to (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_ptp_chksum_offset_in_o_reg[1] ) and driving same net [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_axis2lbus_segmented_top.v:259]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_ptp_chksum_offset_in_o_reg[1] ) from module (cmac_usplus_wrapper) as it is equivalent to (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_ptp_chksum_offset_in_o_reg[1] ) and driving same net [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_axis2lbus_segmented_top.v:259]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_ptp_chksum_offset_in_o_reg[1] ) from module (cmac_usplus_wrapper) as it is equivalent to (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_ptp_chksum_offset_in_o_reg[1] ) and driving same net [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_axis2lbus_segmented_top.v:259]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_ptp_chksum_offset_in_o_reg[0] ) from module (cmac_usplus_wrapper) as it is equivalent to (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_ptp_chksum_offset_in_o_reg[0] ) and driving same net [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_axis2lbus_segmented_top.v:259]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_ptp_chksum_offset_in_o_reg[0] ) from module (cmac_usplus_wrapper) as it is equivalent to (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_ptp_chksum_offset_in_o_reg[0] ) and driving same net [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_axis2lbus_segmented_top.v:259]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_ptp_chksum_offset_in_o_reg[0] ) from module (cmac_usplus_wrapper) as it is equivalent to (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_ptp_chksum_offset_in_o_reg[0] ) and driving same net [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_axis2lbus_segmented_top.v:259]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_ptp_rxtstamp_in_o_reg[63] ) from module (cmac_usplus_wrapper) as it is equivalent to (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_ptp_rxtstamp_in_o_reg[63] ) and driving same net [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_axis2lbus_segmented_top.v:260]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_ptp_rxtstamp_in_o_reg[63] ) from module (cmac_usplus_wrapper) as it is equivalent to (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_ptp_rxtstamp_in_o_reg[63] ) and driving same net [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_axis2lbus_segmented_top.v:260]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_ptp_rxtstamp_in_o_reg[63] ) from module (cmac_usplus_wrapper) as it is equivalent to (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_ptp_rxtstamp_in_o_reg[63] ) and driving same net [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_axis2lbus_segmented_top.v:260]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_ptp_rxtstamp_in_o_reg[62] ) from module (cmac_usplus_wrapper) as it is equivalent to (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_ptp_rxtstamp_in_o_reg[62] ) and driving same net [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_axis2lbus_segmented_top.v:260]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_ptp_rxtstamp_in_o_reg[62] ) from module (cmac_usplus_wrapper) as it is equivalent to (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_ptp_rxtstamp_in_o_reg[62] ) and driving same net [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_axis2lbus_segmented_top.v:260]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_ptp_rxtstamp_in_o_reg[62] ) from module (cmac_usplus_wrapper) as it is equivalent to (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_ptp_rxtstamp_in_o_reg[62] ) and driving same net [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_axis2lbus_segmented_top.v:260]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_ptp_rxtstamp_in_o_reg[61] ) from module (cmac_usplus_wrapper) as it is equivalent to (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_ptp_rxtstamp_in_o_reg[61] ) and driving same net [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_axis2lbus_segmented_top.v:260]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_ptp_rxtstamp_in_o_reg[61] ) from module (cmac_usplus_wrapper) as it is equivalent to (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_ptp_rxtstamp_in_o_reg[61] ) and driving same net [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_axis2lbus_segmented_top.v:260]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_ptp_rxtstamp_in_o_reg[61] ) from module (cmac_usplus_wrapper) as it is equivalent to (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_ptp_rxtstamp_in_o_reg[61] ) and driving same net [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_axis2lbus_segmented_top.v:260]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_ptp_rxtstamp_in_o_reg[60] ) from module (cmac_usplus_wrapper) as it is equivalent to (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_ptp_rxtstamp_in_o_reg[60] ) and driving same net [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_axis2lbus_segmented_top.v:260]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_ptp_rxtstamp_in_o_reg[60] ) from module (cmac_usplus_wrapper) as it is equivalent to (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_ptp_rxtstamp_in_o_reg[60] ) and driving same net [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_axis2lbus_segmented_top.v:260]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_ptp_rxtstamp_in_o_reg[60] ) from module (cmac_usplus_wrapper) as it is equivalent to (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_ptp_rxtstamp_in_o_reg[60] ) and driving same net [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_axis2lbus_segmented_top.v:260]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_ptp_rxtstamp_in_o_reg[59] ) from module (cmac_usplus_wrapper) as it is equivalent to (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_ptp_rxtstamp_in_o_reg[59] ) and driving same net [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_axis2lbus_segmented_top.v:260]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_ptp_rxtstamp_in_o_reg[59] ) from module (cmac_usplus_wrapper) as it is equivalent to (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_ptp_rxtstamp_in_o_reg[59] ) and driving same net [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_axis2lbus_segmented_top.v:260]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_ptp_rxtstamp_in_o_reg[59] ) from module (cmac_usplus_wrapper) as it is equivalent to (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_ptp_rxtstamp_in_o_reg[59] ) and driving same net [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_axis2lbus_segmented_top.v:260]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_ptp_rxtstamp_in_o_reg[58] ) from module (cmac_usplus_wrapper) as it is equivalent to (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_ptp_rxtstamp_in_o_reg[58] ) and driving same net [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_axis2lbus_segmented_top.v:260]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_ptp_rxtstamp_in_o_reg[58] ) from module (cmac_usplus_wrapper) as it is equivalent to (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_ptp_rxtstamp_in_o_reg[58] ) and driving same net [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_axis2lbus_segmented_top.v:260]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_ptp_rxtstamp_in_o_reg[58] ) from module (cmac_usplus_wrapper) as it is equivalent to (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_ptp_rxtstamp_in_o_reg[58] ) and driving same net [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_axis2lbus_segmented_top.v:260]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_ptp_rxtstamp_in_o_reg[57] ) from module (cmac_usplus_wrapper) as it is equivalent to (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_ptp_rxtstamp_in_o_reg[57] ) and driving same net [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_axis2lbus_segmented_top.v:260]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_ptp_rxtstamp_in_o_reg[57] ) from module (cmac_usplus_wrapper) as it is equivalent to (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_ptp_rxtstamp_in_o_reg[57] ) and driving same net [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_axis2lbus_segmented_top.v:260]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_ptp_rxtstamp_in_o_reg[57] ) from module (cmac_usplus_wrapper) as it is equivalent to (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_ptp_rxtstamp_in_o_reg[57] ) and driving same net [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_axis2lbus_segmented_top.v:260]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_ptp_rxtstamp_in_o_reg[56] ) from module (cmac_usplus_wrapper) as it is equivalent to (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_ptp_rxtstamp_in_o_reg[56] ) and driving same net [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_axis2lbus_segmented_top.v:260]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_ptp_rxtstamp_in_o_reg[56] ) from module (cmac_usplus_wrapper) as it is equivalent to (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_ptp_rxtstamp_in_o_reg[56] ) and driving same net [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_axis2lbus_segmented_top.v:260]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_ptp_rxtstamp_in_o_reg[56] ) from module (cmac_usplus_wrapper) as it is equivalent to (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_ptp_rxtstamp_in_o_reg[56] ) and driving same net [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_axis2lbus_segmented_top.v:260]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_ptp_rxtstamp_in_o_reg[55] ) from module (cmac_usplus_wrapper) as it is equivalent to (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_ptp_rxtstamp_in_o_reg[55] ) and driving same net [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_axis2lbus_segmented_top.v:260]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_ptp_rxtstamp_in_o_reg[55] ) from module (cmac_usplus_wrapper) as it is equivalent to (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_ptp_rxtstamp_in_o_reg[55] ) and driving same net [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_axis2lbus_segmented_top.v:260]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_ptp_rxtstamp_in_o_reg[55] ) from module (cmac_usplus_wrapper) as it is equivalent to (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_ptp_rxtstamp_in_o_reg[55] ) and driving same net [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_axis2lbus_segmented_top.v:260]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_ptp_rxtstamp_in_o_reg[54] ) from module (cmac_usplus_wrapper) as it is equivalent to (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_ptp_rxtstamp_in_o_reg[54] ) and driving same net [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_axis2lbus_segmented_top.v:260]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_ptp_rxtstamp_in_o_reg[54] ) from module (cmac_usplus_wrapper) as it is equivalent to (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_ptp_rxtstamp_in_o_reg[54] ) and driving same net [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_axis2lbus_segmented_top.v:260]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_ptp_rxtstamp_in_o_reg[54] ) from module (cmac_usplus_wrapper) as it is equivalent to (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_ptp_rxtstamp_in_o_reg[54] ) and driving same net [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_axis2lbus_segmented_top.v:260]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_ptp_rxtstamp_in_o_reg[53] ) from module (cmac_usplus_wrapper) as it is equivalent to (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_ptp_rxtstamp_in_o_reg[53] ) and driving same net [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_axis2lbus_segmented_top.v:260]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_ptp_rxtstamp_in_o_reg[53] ) from module (cmac_usplus_wrapper) as it is equivalent to (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_ptp_rxtstamp_in_o_reg[53] ) and driving same net [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_axis2lbus_segmented_top.v:260]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_ptp_rxtstamp_in_o_reg[53] ) from module (cmac_usplus_wrapper) as it is equivalent to (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_ptp_rxtstamp_in_o_reg[53] ) and driving same net [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_axis2lbus_segmented_top.v:260]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_ptp_rxtstamp_in_o_reg[52] ) from module (cmac_usplus_wrapper) as it is equivalent to (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_ptp_rxtstamp_in_o_reg[52] ) and driving same net [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_axis2lbus_segmented_top.v:260]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_ptp_rxtstamp_in_o_reg[52] ) from module (cmac_usplus_wrapper) as it is equivalent to (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_ptp_rxtstamp_in_o_reg[52] ) and driving same net [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_axis2lbus_segmented_top.v:260]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_ptp_rxtstamp_in_o_reg[52] ) from module (cmac_usplus_wrapper) as it is equivalent to (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_ptp_rxtstamp_in_o_reg[52] ) and driving same net [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_axis2lbus_segmented_top.v:260]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_ptp_rxtstamp_in_o_reg[51] ) from module (cmac_usplus_wrapper) as it is equivalent to (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_ptp_rxtstamp_in_o_reg[51] ) and driving same net [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_axis2lbus_segmented_top.v:260]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_ptp_rxtstamp_in_o_reg[51] ) from module (cmac_usplus_wrapper) as it is equivalent to (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_ptp_rxtstamp_in_o_reg[51] ) and driving same net [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_axis2lbus_segmented_top.v:260]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_ptp_rxtstamp_in_o_reg[51] ) from module (cmac_usplus_wrapper) as it is equivalent to (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_ptp_rxtstamp_in_o_reg[51] ) and driving same net [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_axis2lbus_segmented_top.v:260]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_ptp_rxtstamp_in_o_reg[50] ) from module (cmac_usplus_wrapper) as it is equivalent to (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_ptp_rxtstamp_in_o_reg[50] ) and driving same net [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_axis2lbus_segmented_top.v:260]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_ptp_rxtstamp_in_o_reg[50] ) from module (cmac_usplus_wrapper) as it is equivalent to (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_ptp_rxtstamp_in_o_reg[50] ) and driving same net [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_axis2lbus_segmented_top.v:260]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_ptp_rxtstamp_in_o_reg[50] ) from module (cmac_usplus_wrapper) as it is equivalent to (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_ptp_rxtstamp_in_o_reg[50] ) and driving same net [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_axis2lbus_segmented_top.v:260]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_ptp_rxtstamp_in_o_reg[49] ) from module (cmac_usplus_wrapper) as it is equivalent to (\i_cmac_usplus_axis2lbus/i_cmac_usplus_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_ptp_rxtstamp_in_o_reg[49] ) and driving same net [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_axis2lbus_segmented_top.v:260]
INFO: [Common 17-14] Message 'Synth 8-4765' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-4765' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:07:01 ; elapsed = 00:07:51 . Memory (MB): peak = 5314.117 ; gain = 2552.793 ; free physical = 17899 ; free virtual = 40997
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_rx_inst/rx_engine_inst/mqnic_rx_queue_map_inst/indir_tbl_mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance core_inst/core_inst/core_pcie_inst/pcie_msix_inst/tbl_mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance core_inst/core_inst/core_pcie_inst/pcie_msix_inst/tbl_mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:07:30 ; elapsed = 00:08:22 . Memory (MB): peak = 5356.234 ; gain = 2594.910 ; free physical = 18134 ; free virtual = 41396
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:07:30 ; elapsed = 00:08:23 . Memory (MB): peak = 5356.234 ; gain = 2594.910 ; free physical = 18135 ; free virtual = 41397
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:07:56 ; elapsed = 00:08:49 . Memory (MB): peak = 5356.234 ; gain = 2594.910 ; free physical = 18039 ; free virtual = 41302
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:07:57 ; elapsed = 00:08:49 . Memory (MB): peak = 5356.234 ; gain = 2594.910 ; free physical = 18039 ; free virtual = 41302
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:08:05 ; elapsed = 00:08:58 . Memory (MB): peak = 5356.234 ; gain = 2594.910 ; free physical = 18062 ; free virtual = 41325
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:08:05 ; elapsed = 00:08:58 . Memory (MB): peak = 5356.234 ; gain = 2594.910 ; free physical = 18061 ; free virtual = 41325
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------+----------+
|      |BlackBox name         |Instances |
+------+----------------------+----------+
|1     |pcie4_uscale_plus_0   |         1|
|2     |cms_cms_subsystem_0_0 |         1|
|3     |cmac_gty_full         |         1|
|4     |cmac_gty_channel      |         3|
+------+----------------------+----------+

Report Cell Usage: 
+------+--------------------+------+
|      |Cell                |Count |
+------+--------------------+------+
|1     |cmac_gty_channel    |     1|
|2     |cmac_gty_channel_   |     2|
|4     |cmac_gty_full       |     1|
|5     |cms_cms_subsystem_0 |     1|
|6     |pcie4_uscale_plus   |     1|
|7     |BUFG                |    11|
|8     |BUFG_GT             |     3|
|9     |CARRY8              |   845|
|10    |CMACE4              |     1|
|11    |IBUFDS_GTE4         |     2|
|12    |ICAPE3              |     1|
|13    |LUT1                |   838|
|14    |LUT2                |  7253|
|15    |LUT3                |  7510|
|16    |LUT4                |  6064|
|17    |LUT5                |  9822|
|18    |LUT6                | 16712|
|19    |MMCME4_BASE         |     1|
|20    |MUXF7               |   755|
|21    |MUXF8               |   193|
|22    |RAM16X1D            |   168|
|23    |RAM256X1D           |    15|
|24    |RAM256X1S           |     4|
|25    |RAM32M16            |  1176|
|26    |RAM32X1D            |    73|
|27    |RAM32X1S            |    48|
|28    |RAM64M8             |    83|
|29    |RAM64X1D            |    80|
|30    |RAM64X1S            |    19|
|31    |RAMB18E2            |     8|
|35    |RAMB36E2            |   110|
|38    |SRL16E              |    70|
|39    |STARTUPE3           |     1|
|40    |URAM288             |    11|
|42    |FDCE                |   362|
|43    |FDPE                |    50|
|44    |FDRE                | 64120|
|45    |FDSE                |   749|
|46    |LD                  |   238|
|47    |LDC                 |    10|
|48    |LDP                 |    17|
|49    |IBUF                |     8|
|50    |IBUFGDS             |     4|
|51    |IOBUF               |     2|
|52    |OBUF                |    14|
|53    |OBUFT               |   104|
|54    |OBUFTDS             |     4|
+------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:08:06 ; elapsed = 00:08:58 . Memory (MB): peak = 5356.234 ; gain = 2594.910 ; free physical = 18061 ; free virtual = 41325
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 12 critical warnings and 463 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:06:24 ; elapsed = 00:07:27 . Memory (MB): peak = 5360.145 ; gain = 1406.664 ; free physical = 27516 ; free virtual = 50779
Synthesis Optimization Complete : Time (s): cpu = 00:08:10 ; elapsed = 00:09:02 . Memory (MB): peak = 5360.145 ; gain = 2598.820 ; free physical = 27541 ; free virtual = 50779
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 5360.145 ; gain = 0.000 ; free physical = 27442 ; free virtual = 50679
INFO: [Netlist 29-17] Analyzing 3754 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 3 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC BUFG_GT_SYNC for BUFG_GT bufg_gt_qsfp0_mgt_refclk_1_inst
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance clk_mmcm_inst with COMPENSATION=INTERNAL is optimized away to aid design routability
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 5404.258 ; gain = 0.000 ; free physical = 27400 ; free virtual = 50637
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1961 instances were transformed.
  BUFG => BUFGCE: 11 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 8 instances
  IBUFGDS => IBUFDS (DIFFINBUF, IBUFCTRL): 4 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 2 instances
  LD => LDCE: 238 instances
  LDC => LDCE: 10 instances
  LDP => LDPE: 17 instances
  MMCME4_BASE => MMCME4_ADV: 1 instance 
  OBUFTDS => OBUFTDS_DUAL_BUF (INV, OBUFT(x2)): 4 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 168 instances
  RAM256X1D => RAM256X1D (MUXF7(x4), MUXF8(x2), RAMD64E(x8)): 15 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 4 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 1176 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 73 instances
  RAM32X1S => RAM32X1S (RAMS32): 48 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 83 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 80 instances
  RAM64X1S => RAM64X1S (RAMS64E): 19 instances

INFO: [Common 17-83] Releasing license: Synthesis
1111 Infos, 524 Warnings, 12 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:08:53 ; elapsed = 00:09:55 . Memory (MB): peak = 5404.258 ; gain = 3023.809 ; free physical = 28236 ; free virtual = 51473
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.runs/synth_1/Monkey_X_NIC.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 5436.273 ; gain = 32.016 ; free physical = 28228 ; free virtual = 51484
INFO: [runtcl-4] Executing : report_utilization -file Monkey_X_NIC_utilization_synth.rpt -pb Monkey_X_NIC_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar 26 16:08:54 2025...
