#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x7faffc805450 .scope module, "top_module_tb" "top_module_tb" 2 3;
 .timescale -9 -11;
P_0x7faffc805760 .param/l "period" 1 2 6, +C4<00000000000000000000000000010100>;
v0x7faffc82b670_0 .var "a", 0 0;
v0x7faffc82b720_0 .var "b", 0 0;
v0x7faffc82b7b0_0 .var "clk", 0 0;
v0x7faffc82b860_0 .var/i "mismatch_count", 31 0;
v0x7faffc82b8f0_0 .net "out_always_comb", 0 0, v0x7faffc82b3c0_0;  1 drivers
v0x7faffc82b9c0_0 .net "out_always_ff", 0 0, v0x7faffc82b460_0;  1 drivers
v0x7faffc82ba70_0 .net "out_assign", 0 0, L_0x7faffc82bb20;  1 drivers
S_0x7faffc81b1f0 .scope module, "UUT" "top_module" 2 19, 3 1 0, S_0x7faffc805450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /OUTPUT 1 "out_assign";
    .port_info 4 /OUTPUT 1 "out_always_comb";
    .port_info 5 /OUTPUT 1 "out_always_ff";
L_0x7faffc82bb20 .functor XOR 1, v0x7faffc82b670_0, v0x7faffc82b720_0, C4<0>, C4<0>;
v0x7faffc81b3f0_0 .net "a", 0 0, v0x7faffc82b670_0;  1 drivers
v0x7faffc82b290_0 .net "b", 0 0, v0x7faffc82b720_0;  1 drivers
v0x7faffc82b330_0 .net "clk", 0 0, v0x7faffc82b7b0_0;  1 drivers
v0x7faffc82b3c0_0 .var "out_always_comb", 0 0;
v0x7faffc82b460_0 .var "out_always_ff", 0 0;
v0x7faffc82b540_0 .net "out_assign", 0 0, L_0x7faffc82bb20;  alias, 1 drivers
E_0x7faffc805af0 .event posedge, v0x7faffc82b330_0;
E_0x7faffc805c80 .event anyedge, v0x7faffc81b3f0_0, v0x7faffc82b290_0;
    .scope S_0x7faffc81b1f0;
T_0 ;
    %wait E_0x7faffc805c80;
    %load/vec4 v0x7faffc81b3f0_0;
    %load/vec4 v0x7faffc82b290_0;
    %xor;
    %store/vec4 v0x7faffc82b3c0_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7faffc81b1f0;
T_1 ;
    %wait E_0x7faffc805af0;
    %load/vec4 v0x7faffc81b3f0_0;
    %load/vec4 v0x7faffc82b290_0;
    %xor;
    %assign/vec4 v0x7faffc82b460_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7faffc805450;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faffc82b7b0_0, 0, 1;
T_2.0 ;
    %delay 1000, 0;
    %load/vec4 v0x7faffc82b7b0_0;
    %inv;
    %store/vec4 v0x7faffc82b7b0_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_0x7faffc805450;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7faffc82b860_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faffc82b670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faffc82b720_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7faffc82ba70_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_3.2, 6;
    %load/vec4 v0x7faffc82b8f0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_3.2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %vpi_call 2 37 "$display", "Mismatch at index 0: Inputs = [%b, %b, %b], Generated = [%b, %b, %b], Reference = [%b, %b, %b]", 1'b0, 1'b0, 1'b0, v0x7faffc82ba70_0, v0x7faffc82b8f0_0, v0x7faffc82b9c0_0, 1'b0, 1'b0, 1'bx {0 0 0};
    %load/vec4 v0x7faffc82b860_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7faffc82b860_0, 0, 32;
    %jmp T_3.1;
T_3.0 ;
    %vpi_call 2 42 "$display", "Test 0 passed!" {0 0 0};
T_3.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faffc82b670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faffc82b720_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7faffc82ba70_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_3.6, 6;
    %load/vec4 v0x7faffc82b8f0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_3.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.5, 9;
    %load/vec4 v0x7faffc82b9c0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_3.5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.3, 8;
    %vpi_call 2 49 "$display", "Mismatch at index 1: Inputs = [%b, %b, %b], Generated = [%b, %b, %b], Reference = [%b, %b, %b]", 1'b1, 1'b0, 1'b0, v0x7faffc82ba70_0, v0x7faffc82b8f0_0, v0x7faffc82b9c0_0, 1'b0, 1'b0, 1'b0 {0 0 0};
    %load/vec4 v0x7faffc82b860_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7faffc82b860_0, 0, 32;
    %jmp T_3.4;
T_3.3 ;
    %vpi_call 2 54 "$display", "Test 1 passed!" {0 0 0};
T_3.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faffc82b670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faffc82b720_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7faffc82ba70_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_3.10, 6;
    %load/vec4 v0x7faffc82b8f0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_3.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.9, 9;
    %load/vec4 v0x7faffc82b9c0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_3.9;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %vpi_call 2 61 "$display", "Mismatch at index 2: Inputs = [%b, %b, %b], Generated = [%b, %b, %b], Reference = [%b, %b, %b]", 1'b0, 1'b0, 1'b0, v0x7faffc82ba70_0, v0x7faffc82b8f0_0, v0x7faffc82b9c0_0, 1'b0, 1'b0, 1'b0 {0 0 0};
    %load/vec4 v0x7faffc82b860_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7faffc82b860_0, 0, 32;
    %jmp T_3.8;
T_3.7 ;
    %vpi_call 2 66 "$display", "Test 2 passed!" {0 0 0};
T_3.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faffc82b670_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7faffc82b720_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7faffc82ba70_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_3.14, 6;
    %load/vec4 v0x7faffc82b8f0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_3.14;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.13, 9;
    %load/vec4 v0x7faffc82b9c0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_3.13;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.11, 8;
    %vpi_call 2 73 "$display", "Mismatch at index 3: Inputs = [%b, %b, %b], Generated = [%b, %b, %b], Reference = [%b, %b, %b]", 1'b1, 1'b0, 1'b1, v0x7faffc82ba70_0, v0x7faffc82b8f0_0, v0x7faffc82b9c0_0, 1'b1, 1'b1, 1'b0 {0 0 0};
    %load/vec4 v0x7faffc82b860_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7faffc82b860_0, 0, 32;
    %jmp T_3.12;
T_3.11 ;
    %vpi_call 2 78 "$display", "Test 3 passed!" {0 0 0};
T_3.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faffc82b670_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7faffc82b720_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7faffc82ba70_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_3.18, 6;
    %load/vec4 v0x7faffc82b8f0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_3.18;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.17, 9;
    %load/vec4 v0x7faffc82b9c0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_3.17;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.15, 8;
    %vpi_call 2 85 "$display", "Mismatch at index 4: Inputs = [%b, %b, %b], Generated = [%b, %b, %b], Reference = [%b, %b, %b]", 1'b0, 1'b0, 1'b1, v0x7faffc82ba70_0, v0x7faffc82b8f0_0, v0x7faffc82b9c0_0, 1'b1, 1'b1, 1'b0 {0 0 0};
    %load/vec4 v0x7faffc82b860_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7faffc82b860_0, 0, 32;
    %jmp T_3.16;
T_3.15 ;
    %vpi_call 2 90 "$display", "Test 4 passed!" {0 0 0};
T_3.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7faffc82b670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faffc82b720_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7faffc82ba70_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_3.22, 6;
    %load/vec4 v0x7faffc82b8f0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_3.22;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.21, 9;
    %load/vec4 v0x7faffc82b9c0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_3.21;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.19, 8;
    %vpi_call 2 97 "$display", "Mismatch at index 5: Inputs = [%b, %b, %b], Generated = [%b, %b, %b], Reference = [%b, %b, %b]", 1'b1, 1'b1, 1'b0, v0x7faffc82ba70_0, v0x7faffc82b8f0_0, v0x7faffc82b9c0_0, 1'b1, 1'b1, 1'b1 {0 0 0};
    %load/vec4 v0x7faffc82b860_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7faffc82b860_0, 0, 32;
    %jmp T_3.20;
T_3.19 ;
    %vpi_call 2 102 "$display", "Test 5 passed!" {0 0 0};
T_3.20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7faffc82b670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faffc82b720_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7faffc82ba70_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_3.26, 6;
    %load/vec4 v0x7faffc82b8f0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_3.26;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.25, 9;
    %load/vec4 v0x7faffc82b9c0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_3.25;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.23, 8;
    %vpi_call 2 109 "$display", "Mismatch at index 6: Inputs = [%b, %b, %b], Generated = [%b, %b, %b], Reference = [%b, %b, %b]", 1'b0, 1'b1, 1'b0, v0x7faffc82ba70_0, v0x7faffc82b8f0_0, v0x7faffc82b9c0_0, 1'b1, 1'b1, 1'b1 {0 0 0};
    %load/vec4 v0x7faffc82b860_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7faffc82b860_0, 0, 32;
    %jmp T_3.24;
T_3.23 ;
    %vpi_call 2 114 "$display", "Test 6 passed!" {0 0 0};
T_3.24 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7faffc82b670_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7faffc82b720_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7faffc82ba70_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_3.30, 6;
    %load/vec4 v0x7faffc82b8f0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_3.30;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.29, 9;
    %load/vec4 v0x7faffc82b9c0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_3.29;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.27, 8;
    %vpi_call 2 121 "$display", "Mismatch at index 7: Inputs = [%b, %b, %b], Generated = [%b, %b, %b], Reference = [%b, %b, %b]", 1'b1, 1'b1, 1'b1, v0x7faffc82ba70_0, v0x7faffc82b8f0_0, v0x7faffc82b9c0_0, 1'b0, 1'b0, 1'b1 {0 0 0};
    %load/vec4 v0x7faffc82b860_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7faffc82b860_0, 0, 32;
    %jmp T_3.28;
T_3.27 ;
    %vpi_call 2 126 "$display", "Test 7 passed!" {0 0 0};
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7faffc82b670_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7faffc82b720_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7faffc82ba70_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_3.34, 6;
    %load/vec4 v0x7faffc82b8f0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_3.34;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.33, 9;
    %load/vec4 v0x7faffc82b9c0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_3.33;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.31, 8;
    %vpi_call 2 133 "$display", "Mismatch at index 8: Inputs = [%b, %b, %b], Generated = [%b, %b, %b], Reference = [%b, %b, %b]", 1'b0, 1'b1, 1'b1, v0x7faffc82ba70_0, v0x7faffc82b8f0_0, v0x7faffc82b9c0_0, 1'b0, 1'b0, 1'b1 {0 0 0};
    %load/vec4 v0x7faffc82b860_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7faffc82b860_0, 0, 32;
    %jmp T_3.32;
T_3.31 ;
    %vpi_call 2 138 "$display", "Test 8 passed!" {0 0 0};
T_3.32 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faffc82b670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faffc82b720_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7faffc82ba70_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_3.38, 6;
    %load/vec4 v0x7faffc82b8f0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_3.38;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.37, 9;
    %load/vec4 v0x7faffc82b9c0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_3.37;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.35, 8;
    %vpi_call 2 145 "$display", "Mismatch at index 9: Inputs = [%b, %b, %b], Generated = [%b, %b, %b], Reference = [%b, %b, %b]", 1'b1, 1'b0, 1'b0, v0x7faffc82ba70_0, v0x7faffc82b8f0_0, v0x7faffc82b9c0_0, 1'b0, 1'b0, 1'b0 {0 0 0};
    %load/vec4 v0x7faffc82b860_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7faffc82b860_0, 0, 32;
    %jmp T_3.36;
T_3.35 ;
    %vpi_call 2 150 "$display", "Test 9 passed!" {0 0 0};
T_3.36 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faffc82b670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faffc82b720_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7faffc82ba70_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_3.42, 6;
    %load/vec4 v0x7faffc82b8f0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_3.42;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.41, 9;
    %load/vec4 v0x7faffc82b9c0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_3.41;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.39, 8;
    %vpi_call 2 157 "$display", "Mismatch at index 10: Inputs = [%b, %b, %b], Generated = [%b, %b, %b], Reference = [%b, %b, %b]", 1'b0, 1'b0, 1'b0, v0x7faffc82ba70_0, v0x7faffc82b8f0_0, v0x7faffc82b9c0_0, 1'b0, 1'b0, 1'b0 {0 0 0};
    %load/vec4 v0x7faffc82b860_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7faffc82b860_0, 0, 32;
    %jmp T_3.40;
T_3.39 ;
    %vpi_call 2 162 "$display", "Test 10 passed!" {0 0 0};
T_3.40 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faffc82b670_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7faffc82b720_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7faffc82ba70_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_3.46, 6;
    %load/vec4 v0x7faffc82b8f0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_3.46;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.45, 9;
    %load/vec4 v0x7faffc82b9c0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_3.45;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.43, 8;
    %vpi_call 2 169 "$display", "Mismatch at index 11: Inputs = [%b, %b, %b], Generated = [%b, %b, %b], Reference = [%b, %b, %b]", 1'b1, 1'b0, 1'b1, v0x7faffc82ba70_0, v0x7faffc82b8f0_0, v0x7faffc82b9c0_0, 1'b1, 1'b1, 1'b0 {0 0 0};
    %load/vec4 v0x7faffc82b860_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7faffc82b860_0, 0, 32;
    %jmp T_3.44;
T_3.43 ;
    %vpi_call 2 174 "$display", "Test 11 passed!" {0 0 0};
T_3.44 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faffc82b670_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7faffc82b720_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7faffc82ba70_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_3.50, 6;
    %load/vec4 v0x7faffc82b8f0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_3.50;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.49, 9;
    %load/vec4 v0x7faffc82b9c0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_3.49;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.47, 8;
    %vpi_call 2 181 "$display", "Mismatch at index 12: Inputs = [%b, %b, %b], Generated = [%b, %b, %b], Reference = [%b, %b, %b]", 1'b0, 1'b0, 1'b1, v0x7faffc82ba70_0, v0x7faffc82b8f0_0, v0x7faffc82b9c0_0, 1'b1, 1'b1, 1'b0 {0 0 0};
    %load/vec4 v0x7faffc82b860_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7faffc82b860_0, 0, 32;
    %jmp T_3.48;
T_3.47 ;
    %vpi_call 2 186 "$display", "Test 12 passed!" {0 0 0};
T_3.48 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7faffc82b670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faffc82b720_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7faffc82ba70_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_3.54, 6;
    %load/vec4 v0x7faffc82b8f0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_3.54;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.53, 9;
    %load/vec4 v0x7faffc82b9c0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_3.53;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.51, 8;
    %vpi_call 2 193 "$display", "Mismatch at index 13: Inputs = [%b, %b, %b], Generated = [%b, %b, %b], Reference = [%b, %b, %b]", 1'b1, 1'b1, 1'b0, v0x7faffc82ba70_0, v0x7faffc82b8f0_0, v0x7faffc82b9c0_0, 1'b1, 1'b1, 1'b1 {0 0 0};
    %load/vec4 v0x7faffc82b860_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7faffc82b860_0, 0, 32;
    %jmp T_3.52;
T_3.51 ;
    %vpi_call 2 198 "$display", "Test 13 passed!" {0 0 0};
T_3.52 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7faffc82b670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faffc82b720_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7faffc82ba70_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_3.58, 6;
    %load/vec4 v0x7faffc82b8f0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_3.58;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.57, 9;
    %load/vec4 v0x7faffc82b9c0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_3.57;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.55, 8;
    %vpi_call 2 205 "$display", "Mismatch at index 14: Inputs = [%b, %b, %b], Generated = [%b, %b, %b], Reference = [%b, %b, %b]", 1'b0, 1'b1, 1'b0, v0x7faffc82ba70_0, v0x7faffc82b8f0_0, v0x7faffc82b9c0_0, 1'b1, 1'b1, 1'b1 {0 0 0};
    %load/vec4 v0x7faffc82b860_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7faffc82b860_0, 0, 32;
    %jmp T_3.56;
T_3.55 ;
    %vpi_call 2 210 "$display", "Test 14 passed!" {0 0 0};
T_3.56 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7faffc82b670_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7faffc82b720_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7faffc82ba70_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_3.62, 6;
    %load/vec4 v0x7faffc82b8f0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_3.62;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.61, 9;
    %load/vec4 v0x7faffc82b9c0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_3.61;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.59, 8;
    %vpi_call 2 217 "$display", "Mismatch at index 15: Inputs = [%b, %b, %b], Generated = [%b, %b, %b], Reference = [%b, %b, %b]", 1'b1, 1'b1, 1'b1, v0x7faffc82ba70_0, v0x7faffc82b8f0_0, v0x7faffc82b9c0_0, 1'b0, 1'b0, 1'b1 {0 0 0};
    %load/vec4 v0x7faffc82b860_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7faffc82b860_0, 0, 32;
    %jmp T_3.60;
T_3.59 ;
    %vpi_call 2 222 "$display", "Test 15 passed!" {0 0 0};
T_3.60 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7faffc82b670_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7faffc82b720_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7faffc82ba70_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_3.66, 6;
    %load/vec4 v0x7faffc82b8f0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_3.66;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.65, 9;
    %load/vec4 v0x7faffc82b9c0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_3.65;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.63, 8;
    %vpi_call 2 229 "$display", "Mismatch at index 16: Inputs = [%b, %b, %b], Generated = [%b, %b, %b], Reference = [%b, %b, %b]", 1'b0, 1'b1, 1'b1, v0x7faffc82ba70_0, v0x7faffc82b8f0_0, v0x7faffc82b9c0_0, 1'b0, 1'b0, 1'b1 {0 0 0};
    %load/vec4 v0x7faffc82b860_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7faffc82b860_0, 0, 32;
    %jmp T_3.64;
T_3.63 ;
    %vpi_call 2 234 "$display", "Test 16 passed!" {0 0 0};
T_3.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faffc82b670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faffc82b720_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7faffc82ba70_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_3.70, 6;
    %load/vec4 v0x7faffc82b8f0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_3.70;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.69, 9;
    %load/vec4 v0x7faffc82b9c0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_3.69;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.67, 8;
    %vpi_call 2 241 "$display", "Mismatch at index 17: Inputs = [%b, %b, %b], Generated = [%b, %b, %b], Reference = [%b, %b, %b]", 1'b1, 1'b0, 1'b0, v0x7faffc82ba70_0, v0x7faffc82b8f0_0, v0x7faffc82b9c0_0, 1'b0, 1'b0, 1'b0 {0 0 0};
    %load/vec4 v0x7faffc82b860_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7faffc82b860_0, 0, 32;
    %jmp T_3.68;
T_3.67 ;
    %vpi_call 2 246 "$display", "Test 17 passed!" {0 0 0};
T_3.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faffc82b670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faffc82b720_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7faffc82ba70_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_3.74, 6;
    %load/vec4 v0x7faffc82b8f0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_3.74;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.73, 9;
    %load/vec4 v0x7faffc82b9c0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_3.73;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.71, 8;
    %vpi_call 2 253 "$display", "Mismatch at index 18: Inputs = [%b, %b, %b], Generated = [%b, %b, %b], Reference = [%b, %b, %b]", 1'b0, 1'b0, 1'b0, v0x7faffc82ba70_0, v0x7faffc82b8f0_0, v0x7faffc82b9c0_0, 1'b0, 1'b0, 1'b0 {0 0 0};
    %load/vec4 v0x7faffc82b860_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7faffc82b860_0, 0, 32;
    %jmp T_3.72;
T_3.71 ;
    %vpi_call 2 258 "$display", "Test 18 passed!" {0 0 0};
T_3.72 ;
    %load/vec4 v0x7faffc82b860_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.75, 4;
    %vpi_call 2 262 "$display", "All tests passed!" {0 0 0};
    %jmp T_3.76;
T_3.75 ;
    %vpi_call 2 264 "$display", "%0d mismatches out of %0d total tests.", v0x7faffc82b860_0, 32'sb00000000000000000000000000010011 {0 0 0};
T_3.76 ;
    %vpi_call 2 265 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "hdlbits_testbenches/Alwaysblock2_0_tb.v";
    "Generate_Knowledge/modules/Alwaysblock2.v";
