<stg><name>cordiccart2pol</name>


<trans_list>

<trans id="302" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="304" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="7" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="12" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="17" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:0 %r_V_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="17" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:1 %lhs = alloca i32 1

]]></Node>
<StgValue><ssdm name="lhs"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="17" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:2 %theta_i_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="theta_i_V"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="5" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:3 %i_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_V"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:15 %y_read = read i32 @_ssdm_op_Read.s_axilite.float, i32 %y

]]></Node>
<StgValue><ssdm name="y_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:16 %x_read = read i32 @_ssdm_op_Read.s_axilite.float, i32 %x

]]></Node>
<StgValue><ssdm name="x_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:17 %d = fpext i32 %x_read

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:63 %d_1 = fpext i32 %y_read

]]></Node>
<StgValue><ssdm name="d_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:116 %store_ln0 = store i5 0, i5 %i_V

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="30" st_id="2" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:17 %d = fpext i32 %x_read

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:18 %ireg = bitcast i64 %d

]]></Node>
<StgValue><ssdm name="ireg"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="63" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:19 %trunc_ln564 = trunc i64 %ireg

]]></Node>
<StgValue><ssdm name="trunc_ln564"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:20 %p_Result_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_17"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:21 %exp_tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp_tmp"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="52" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:23 %trunc_ln574 = trunc i64 %ireg

]]></Node>
<StgValue><ssdm name="trunc_ln574"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:28 %icmp_ln580 = icmp_eq  i63 %trunc_ln564, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln580"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:63 %d_1 = fpext i32 %y_read

]]></Node>
<StgValue><ssdm name="d_1"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:64 %ireg_1 = bitcast i64 %d_1

]]></Node>
<StgValue><ssdm name="ireg_1"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="63" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:65 %trunc_ln564_1 = trunc i64 %ireg_1

]]></Node>
<StgValue><ssdm name="trunc_ln564_1"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:66 %p_Result_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_1, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_19"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:67 %exp_tmp_1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_1, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp_tmp_1"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="52" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:69 %trunc_ln574_1 = trunc i64 %ireg_1

]]></Node>
<StgValue><ssdm name="trunc_ln574_1"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:74 %icmp_ln580_1 = icmp_eq  i63 %trunc_ln564_1, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln580_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="12" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:22 %zext_ln494 = zext i11 %exp_tmp

]]></Node>
<StgValue><ssdm name="zext_ln494"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:24 %p_Result_18 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574

]]></Node>
<StgValue><ssdm name="p_Result_18"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="54" op_0_bw="53">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:25 %zext_ln578 = zext i53 %p_Result_18

]]></Node>
<StgValue><ssdm name="zext_ln578"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_17" val="1"/>
<literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:26 %man_V_1 = sub i54 0, i54 %zext_ln578

]]></Node>
<StgValue><ssdm name="man_V_1"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:27 %man_V_2 = select i1 %p_Result_17, i54 %man_V_1, i54 %zext_ln578

]]></Node>
<StgValue><ssdm name="man_V_2"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:29 %F2 = sub i12 1075, i12 %zext_ln494

]]></Node>
<StgValue><ssdm name="F2"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:30 %icmp_ln590 = icmp_sgt  i12 %F2, i12 13

]]></Node>
<StgValue><ssdm name="icmp_ln590"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:31 %add_ln590 = add i12 %F2, i12 4083

]]></Node>
<StgValue><ssdm name="add_ln590"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:32 %sub_ln590 = sub i12 13, i12 %F2

]]></Node>
<StgValue><ssdm name="sub_ln590"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:33 %sh_amt = select i1 %icmp_ln590, i12 %add_ln590, i12 %sub_ln590

]]></Node>
<StgValue><ssdm name="sh_amt"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:35 %icmp_ln591 = icmp_eq  i12 %F2, i12 13

]]></Node>
<StgValue><ssdm name="icmp_ln591"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="17" op_0_bw="54">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:36 %trunc_ln592 = trunc i54 %man_V_2

]]></Node>
<StgValue><ssdm name="trunc_ln592"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:37 %icmp_ln594 = icmp_ult  i12 %sh_amt, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln594"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:38 %icmp_ln612 = icmp_ult  i12 %sh_amt, i12 17

]]></Node>
<StgValue><ssdm name="icmp_ln612"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:42 %bitcast_ln709 = bitcast i32 %x_read

]]></Node>
<StgValue><ssdm name="bitcast_ln709"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:43 %tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln709, i32 31

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:44 %select_ln597 = select i1 %tmp_8, i17 131071, i17 0

]]></Node>
<StgValue><ssdm name="select_ln597"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:47 %xor_ln580 = xor i1 %icmp_ln580, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln580"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:48 %and_ln591 = and i1 %icmp_ln591, i1 %xor_ln580

]]></Node>
<StgValue><ssdm name="and_ln591"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:49 %select_ln591 = select i1 %and_ln591, i17 %trunc_ln592, i17 0

]]></Node>
<StgValue><ssdm name="select_ln591"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:50 %or_ln591 = or i1 %icmp_ln580, i1 %icmp_ln591

]]></Node>
<StgValue><ssdm name="or_ln591"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:51 %xor_ln591 = xor i1 %or_ln591, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln591"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:52 %and_ln590 = and i1 %icmp_ln590, i1 %xor_ln591

]]></Node>
<StgValue><ssdm name="and_ln590"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:53 %xor_ln594 = xor i1 %icmp_ln594, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln594"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:54 %and_ln594 = and i1 %and_ln590, i1 %xor_ln594

]]></Node>
<StgValue><ssdm name="and_ln594"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:55 %select_ln594 = select i1 %and_ln594, i17 %select_ln597, i17 %select_ln591

]]></Node>
<StgValue><ssdm name="select_ln594"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:58 %or_ln590 = or i1 %or_ln591, i1 %icmp_ln590

]]></Node>
<StgValue><ssdm name="or_ln590"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:59 %xor_ln590 = xor i1 %or_ln590, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln590"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:60 %and_ln612 = and i1 %icmp_ln612, i1 %xor_ln590

]]></Node>
<StgValue><ssdm name="and_ln612"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="12" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:68 %zext_ln494_1 = zext i11 %exp_tmp_1

]]></Node>
<StgValue><ssdm name="zext_ln494_1"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:70 %p_Result_20 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_1

]]></Node>
<StgValue><ssdm name="p_Result_20"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="54" op_0_bw="53">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:71 %zext_ln578_1 = zext i53 %p_Result_20

]]></Node>
<StgValue><ssdm name="zext_ln578_1"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_19" val="1"/>
<literal name="icmp_ln580_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:72 %man_V_4 = sub i54 0, i54 %zext_ln578_1

]]></Node>
<StgValue><ssdm name="man_V_4"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:73 %man_V_5 = select i1 %p_Result_19, i54 %man_V_4, i54 %zext_ln578_1

]]></Node>
<StgValue><ssdm name="man_V_5"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:75 %F2_1 = sub i12 1075, i12 %zext_ln494_1

]]></Node>
<StgValue><ssdm name="F2_1"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:76 %icmp_ln590_1 = icmp_sgt  i12 %F2_1, i12 13

]]></Node>
<StgValue><ssdm name="icmp_ln590_1"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:77 %add_ln590_1 = add i12 %F2_1, i12 4083

]]></Node>
<StgValue><ssdm name="add_ln590_1"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:78 %sub_ln590_1 = sub i12 13, i12 %F2_1

]]></Node>
<StgValue><ssdm name="sub_ln590_1"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:79 %sh_amt_1 = select i1 %icmp_ln590_1, i12 %add_ln590_1, i12 %sub_ln590_1

]]></Node>
<StgValue><ssdm name="sh_amt_1"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:81 %icmp_ln591_1 = icmp_eq  i12 %F2_1, i12 13

]]></Node>
<StgValue><ssdm name="icmp_ln591_1"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="17" op_0_bw="54">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:82 %trunc_ln592_1 = trunc i54 %man_V_5

]]></Node>
<StgValue><ssdm name="trunc_ln592_1"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:83 %icmp_ln594_1 = icmp_ult  i12 %sh_amt_1, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln594_1"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:84 %icmp_ln612_1 = icmp_ult  i12 %sh_amt_1, i12 17

]]></Node>
<StgValue><ssdm name="icmp_ln612_1"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:88 %bitcast_ln709_2 = bitcast i32 %y_read

]]></Node>
<StgValue><ssdm name="bitcast_ln709_2"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:89 %tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln709_2, i32 31

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:90 %select_ln597_1 = select i1 %tmp_10, i17 131071, i17 0

]]></Node>
<StgValue><ssdm name="select_ln597_1"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:93 %xor_ln580_1 = xor i1 %icmp_ln580_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln580_1"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:94 %and_ln591_1 = and i1 %icmp_ln591_1, i1 %xor_ln580_1

]]></Node>
<StgValue><ssdm name="and_ln591_1"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:95 %select_ln591_1 = select i1 %and_ln591_1, i17 %trunc_ln592_1, i17 0

]]></Node>
<StgValue><ssdm name="select_ln591_1"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:96 %or_ln591_1 = or i1 %icmp_ln580_1, i1 %icmp_ln591_1

]]></Node>
<StgValue><ssdm name="or_ln591_1"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:97 %xor_ln591_1 = xor i1 %or_ln591_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln591_1"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:98 %and_ln590_1 = and i1 %icmp_ln590_1, i1 %xor_ln591_1

]]></Node>
<StgValue><ssdm name="and_ln590_1"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:99 %xor_ln594_1 = xor i1 %icmp_ln594_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln594_1"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:100 %and_ln594_2 = and i1 %and_ln590_1, i1 %xor_ln594_1

]]></Node>
<StgValue><ssdm name="and_ln594_2"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:101 %select_ln594_2 = select i1 %and_ln594_2, i17 %select_ln597_1, i17 %select_ln591_1

]]></Node>
<StgValue><ssdm name="select_ln594_2"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:104 %or_ln590_1 = or i1 %or_ln591_1, i1 %icmp_ln590_1

]]></Node>
<StgValue><ssdm name="or_ln590_1"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:105 %xor_ln590_1 = xor i1 %or_ln590_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln590_1"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:106 %and_ln612_1 = and i1 %icmp_ln612_1, i1 %xor_ln590_1

]]></Node>
<StgValue><ssdm name="and_ln612_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="12">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:34 %sext_ln590 = sext i12 %sh_amt

]]></Node>
<StgValue><ssdm name="sext_ln590"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln612" val="0"/>
<literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="54" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:39 %zext_ln595 = zext i32 %sext_ln590

]]></Node>
<StgValue><ssdm name="zext_ln595"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln612" val="0"/>
<literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:40 %ashr_ln595 = ashr i54 %man_V_2, i54 %zext_ln595

]]></Node>
<StgValue><ssdm name="ashr_ln595"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln612" val="0"/>
<literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="17" op_0_bw="54">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:41 %trunc_ln595 = trunc i54 %ashr_ln595

]]></Node>
<StgValue><ssdm name="trunc_ln595"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln612" val="0"/>
<literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:56 %and_ln594_1 = and i1 %and_ln590, i1 %icmp_ln594

]]></Node>
<StgValue><ssdm name="and_ln594_1"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln612" val="0"/>
<literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:57 %select_ln594_1 = select i1 %and_ln594_1, i17 %trunc_ln595, i17 %select_ln594

]]></Node>
<StgValue><ssdm name="select_ln594_1"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="12">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:80 %sext_ln590_1 = sext i12 %sh_amt_1

]]></Node>
<StgValue><ssdm name="sext_ln590_1"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln612_1" val="0"/>
<literal name="icmp_ln580_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="54" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:85 %zext_ln595_1 = zext i32 %sext_ln590_1

]]></Node>
<StgValue><ssdm name="zext_ln595_1"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln612_1" val="0"/>
<literal name="icmp_ln580_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:86 %ashr_ln595_1 = ashr i54 %man_V_5, i54 %zext_ln595_1

]]></Node>
<StgValue><ssdm name="ashr_ln595_1"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln612_1" val="0"/>
<literal name="icmp_ln580_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="17" op_0_bw="54">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:87 %trunc_ln595_1 = trunc i54 %ashr_ln595_1

]]></Node>
<StgValue><ssdm name="trunc_ln595_1"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln612_1" val="0"/>
<literal name="icmp_ln580_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:102 %and_ln594_3 = and i1 %and_ln590_1, i1 %icmp_ln594_1

]]></Node>
<StgValue><ssdm name="and_ln594_3"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln612_1" val="0"/>
<literal name="icmp_ln580_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:103 %select_ln594_3 = select i1 %and_ln594_3, i17 %trunc_ln595_1, i17 %select_ln594_2

]]></Node>
<StgValue><ssdm name="select_ln594_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln612" val="1"/>
<literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="17" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:45 %sext_ln590cast = trunc i32 %sext_ln590

]]></Node>
<StgValue><ssdm name="sext_ln590cast"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln612" val="1"/>
<literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:46 %shl_ln613 = shl i17 %trunc_ln592, i17 %sext_ln590cast

]]></Node>
<StgValue><ssdm name="shl_ln613"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:61 %select_ln612 = select i1 %and_ln612, i17 %shl_ln613, i17 %select_ln594_1

]]></Node>
<StgValue><ssdm name="select_ln612"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:62 %x_i_V = select i1 %icmp_ln580, i17 0, i17 %select_ln612

]]></Node>
<StgValue><ssdm name="x_i_V"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln612_1" val="1"/>
<literal name="icmp_ln580_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="17" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:91 %sext_ln590_1cast = trunc i32 %sext_ln590_1

]]></Node>
<StgValue><ssdm name="sext_ln590_1cast"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln612_1" val="1"/>
<literal name="icmp_ln580_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:92 %shl_ln613_1 = shl i17 %trunc_ln592_1, i17 %sext_ln590_1cast

]]></Node>
<StgValue><ssdm name="shl_ln613_1"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:107 %select_ln612_1 = select i1 %and_ln612_1, i17 %shl_ln613_1, i17 %select_ln594_3

]]></Node>
<StgValue><ssdm name="select_ln612_1"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:108 %y_i_V = select i1 %icmp_ln580_1, i17 0, i17 %select_ln612_1

]]></Node>
<StgValue><ssdm name="y_i_V"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:109 %tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %x_i_V, i32 16

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:110 %x_i_V_1 = sub i17 0, i17 %x_i_V

]]></Node>
<StgValue><ssdm name="x_i_V_1"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:111 %y_i_V_1 = sub i17 0, i17 %y_i_V

]]></Node>
<StgValue><ssdm name="y_i_V_1"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:112 %tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %x_i_V, i32 16

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:113 %select_ln1548 = select i1 %tmp_12, i17 25735, i17 0

]]></Node>
<StgValue><ssdm name="select_ln1548"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:114 %y_i_V_2 = select i1 %tmp_11, i17 %y_i_V_1, i17 %y_i_V

]]></Node>
<StgValue><ssdm name="y_i_V_2"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:115 %x_i_V_2 = select i1 %tmp_11, i17 %x_i_V_1, i17 %x_i_V

]]></Node>
<StgValue><ssdm name="x_i_V_2"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:117 %store_ln1548 = store i17 %select_ln1548, i17 %theta_i_V

]]></Node>
<StgValue><ssdm name="store_ln1548"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="130" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:4 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_7

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:8 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %y

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:11 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:13 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %theta

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %theta, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_6, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:118 %store_ln1548 = store i17 %y_i_V_2, i17 %lhs

]]></Node>
<StgValue><ssdm name="store_ln1548"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:119 %store_ln1548 = store i17 %x_i_V_2, i17 %r_V_1

]]></Node>
<StgValue><ssdm name="store_ln1548"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi17ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:120 %br_ln0 = br void %_ZgtILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="144" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
_ZgtILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit:0 %i_V_1 = load i5 %i_V

]]></Node>
<StgValue><ssdm name="i_V_1"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZgtILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZgtILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit:2 %icmp_ln1057 = icmp_eq  i5 %i_V_1, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln1057"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZgtILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZgtILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit:4 %add_ln870 = add i5 %i_V_1, i5 1

]]></Node>
<StgValue><ssdm name="add_ln870"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZgtILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit:5 %br_ln27 = br i1 %icmp_ln1057, void %_ZgtILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split_ifconv, void %ap_fixed_base.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="5">
<![CDATA[
_ZgtILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split_ifconv:3 %i_V_cast = zext i5 %i_V_1

]]></Node>
<StgValue><ssdm name="i_V_cast"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="4" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZgtILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split_ifconv:6 %Kvalues_V_addr = getelementptr i14 %Kvalues_V, i64 0, i64 %i_V_cast

]]></Node>
<StgValue><ssdm name="Kvalues_V_addr"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="14" op_0_bw="4">
<![CDATA[
_ZgtILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split_ifconv:10 %Kvalues_V_load = load i4 %Kvalues_V_addr

]]></Node>
<StgValue><ssdm name="Kvalues_V_load"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZgtILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split_ifconv:31 %store_ln870 = store i5 %add_ln870, i5 %i_V

]]></Node>
<StgValue><ssdm name="store_ln870"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="154" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
_ZgtILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split_ifconv:0 %r_V_1_load_1 = load i17 %r_V_1

]]></Node>
<StgValue><ssdm name="r_V_1_load_1"/></StgValue>
</operation>

<operation id="155" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
_ZgtILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split_ifconv:1 %lhs_load = load i17 %lhs

]]></Node>
<StgValue><ssdm name="lhs_load"/></StgValue>
</operation>

<operation id="156" st_id="8" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="14" op_0_bw="4">
<![CDATA[
_ZgtILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split_ifconv:10 %Kvalues_V_load = load i4 %Kvalues_V_addr

]]></Node>
<StgValue><ssdm name="Kvalues_V_load"/></StgValue>
</operation>

<operation id="157" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="30" op_0_bw="14">
<![CDATA[
_ZgtILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split_ifconv:13 %zext_ln1171_1 = zext i14 %Kvalues_V_load

]]></Node>
<StgValue><ssdm name="zext_ln1171_1"/></StgValue>
</operation>

<operation id="158" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="30" op_0_bw="17">
<![CDATA[
_ZgtILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split_ifconv:14 %sext_ln1171 = sext i17 %lhs_load

]]></Node>
<StgValue><ssdm name="sext_ln1171"/></StgValue>
</operation>

<operation id="159" st_id="8" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZgtILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split_ifconv:15 %mul_ln1171 = mul i30 %zext_ln1171_1, i30 %sext_ln1171

]]></Node>
<StgValue><ssdm name="mul_ln1171"/></StgValue>
</operation>

<operation id="160" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="30" op_0_bw="17">
<![CDATA[
_ZgtILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split_ifconv:16 %sext_ln1171_1 = sext i17 %r_V_1_load_1

]]></Node>
<StgValue><ssdm name="sext_ln1171_1"/></StgValue>
</operation>

<operation id="161" st_id="8" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZgtILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split_ifconv:17 %mul_ln1168 = mul i30 %zext_ln1171_1, i30 %sext_ln1171_1

]]></Node>
<StgValue><ssdm name="mul_ln1168"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="162" st_id="9" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZgtILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split_ifconv:15 %mul_ln1171 = mul i30 %zext_ln1171_1, i30 %sext_ln1171

]]></Node>
<StgValue><ssdm name="mul_ln1171"/></StgValue>
</operation>

<operation id="163" st_id="9" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZgtILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split_ifconv:17 %mul_ln1168 = mul i30 %zext_ln1171_1, i30 %sext_ln1171_1

]]></Node>
<StgValue><ssdm name="mul_ln1168"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="164" st_id="10" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZgtILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split_ifconv:15 %mul_ln1171 = mul i30 %zext_ln1171_1, i30 %sext_ln1171

]]></Node>
<StgValue><ssdm name="mul_ln1171"/></StgValue>
</operation>

<operation id="165" st_id="10" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZgtILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split_ifconv:17 %mul_ln1168 = mul i30 %zext_ln1171_1, i30 %sext_ln1171_1

]]></Node>
<StgValue><ssdm name="mul_ln1168"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="166" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZgtILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split_ifconv:5 %icmp_ln1547 = icmp_sgt  i17 %lhs_load, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln1547"/></StgValue>
</operation>

<operation id="167" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="30" op_0_bw="30" op_1_bw="17" op_2_bw="13">
<![CDATA[
_ZgtILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split_ifconv:7 %lhs_1 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i17.i13, i17 %r_V_1_load_1, i13 0

]]></Node>
<StgValue><ssdm name="lhs_1"/></StgValue>
</operation>

<operation id="168" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="30" op_0_bw="30" op_1_bw="17" op_2_bw="13">
<![CDATA[
_ZgtILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split_ifconv:8 %lhs_2 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i17.i13, i17 %lhs_load, i13 0

]]></Node>
<StgValue><ssdm name="lhs_2"/></StgValue>
</operation>

<operation id="169" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="4" op_0_bw="13" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZgtILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split_ifconv:9 %angles_V_addr = getelementptr i13 %angles_V, i64 0, i64 %i_V_cast

]]></Node>
<StgValue><ssdm name="angles_V_addr"/></StgValue>
</operation>

<operation id="170" st_id="11" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="13" op_0_bw="4">
<![CDATA[
_ZgtILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split_ifconv:11 %angles_V_load = load i4 %angles_V_addr

]]></Node>
<StgValue><ssdm name="angles_V_load"/></StgValue>
</operation>

<operation id="171" st_id="11" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZgtILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split_ifconv:15 %mul_ln1171 = mul i30 %zext_ln1171_1, i30 %sext_ln1171

]]></Node>
<StgValue><ssdm name="mul_ln1171"/></StgValue>
</operation>

<operation id="172" st_id="11" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZgtILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split_ifconv:17 %mul_ln1168 = mul i30 %zext_ln1171_1, i30 %sext_ln1171_1

]]></Node>
<StgValue><ssdm name="mul_ln1168"/></StgValue>
</operation>

<operation id="173" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZgtILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split_ifconv:18 %ret_V = add i30 %lhs_1, i30 %mul_ln1171

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="174" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZgtILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split_ifconv:19 %ret_V_1 = sub i30 %lhs_2, i30 %mul_ln1168

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="175" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZgtILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split_ifconv:21 %ret_V_2 = sub i30 %lhs_1, i30 %mul_ln1171

]]></Node>
<StgValue><ssdm name="ret_V_2"/></StgValue>
</operation>

<operation id="176" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZgtILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split_ifconv:22 %ret_V_3 = add i30 %lhs_2, i30 %mul_ln1168

]]></Node>
<StgValue><ssdm name="ret_V_3"/></StgValue>
</operation>

<operation id="177" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="17" op_0_bw="17" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZgtILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split_ifconv:24 %tmp_1 = partselect i17 @_ssdm_op_PartSelect.i17.i30.i32.i32, i30 %ret_V, i32 13, i32 29

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="178" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="17" op_0_bw="17" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZgtILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split_ifconv:25 %tmp_2 = partselect i17 @_ssdm_op_PartSelect.i17.i30.i32.i32, i30 %ret_V_2, i32 13, i32 29

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="179" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
_ZgtILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split_ifconv:26 %x_i_V_3 = select i1 %icmp_ln1547, i17 %tmp_1, i17 %tmp_2

]]></Node>
<StgValue><ssdm name="x_i_V_3"/></StgValue>
</operation>

<operation id="180" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="17" op_0_bw="17" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZgtILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split_ifconv:27 %tmp_5 = partselect i17 @_ssdm_op_PartSelect.i17.i30.i32.i32, i30 %ret_V_1, i32 13, i32 29

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="181" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="17" op_0_bw="17" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZgtILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split_ifconv:28 %tmp_6 = partselect i17 @_ssdm_op_PartSelect.i17.i30.i32.i32, i30 %ret_V_3, i32 13, i32 29

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="182" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
_ZgtILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split_ifconv:29 %y_i_V_3 = select i1 %icmp_ln1547, i17 %tmp_5, i17 %tmp_6

]]></Node>
<StgValue><ssdm name="y_i_V_3"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="183" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
_ZgtILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split_ifconv:2 %theta_i_V_load_1 = load i17 %theta_i_V

]]></Node>
<StgValue><ssdm name="theta_i_V_load_1"/></StgValue>
</operation>

<operation id="184" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZgtILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split_ifconv:4 %specloopname_ln26 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln26"/></StgValue>
</operation>

<operation id="185" st_id="12" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="13" op_0_bw="4">
<![CDATA[
_ZgtILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split_ifconv:11 %angles_V_load = load i4 %angles_V_addr

]]></Node>
<StgValue><ssdm name="angles_V_load"/></StgValue>
</operation>

<operation id="186" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="17" op_0_bw="13">
<![CDATA[
_ZgtILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split_ifconv:12 %zext_ln1171 = zext i13 %angles_V_load

]]></Node>
<StgValue><ssdm name="zext_ln1171"/></StgValue>
</operation>

<operation id="187" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1547" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZgtILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split_ifconv:20 %theta_i_V_1 = add i17 %zext_ln1171, i17 %theta_i_V_load_1

]]></Node>
<StgValue><ssdm name="theta_i_V_1"/></StgValue>
</operation>

<operation id="188" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1547" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZgtILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split_ifconv:23 %theta_i_V_2 = sub i17 %theta_i_V_load_1, i17 %zext_ln1171

]]></Node>
<StgValue><ssdm name="theta_i_V_2"/></StgValue>
</operation>

<operation id="189" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
_ZgtILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split_ifconv:30 %theta_i_V_3 = select i1 %icmp_ln1547, i17 %theta_i_V_1, i17 %theta_i_V_2

]]></Node>
<StgValue><ssdm name="theta_i_V_3"/></StgValue>
</operation>

<operation id="190" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZgtILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split_ifconv:32 %store_ln1547 = store i17 %theta_i_V_3, i17 %theta_i_V

]]></Node>
<StgValue><ssdm name="store_ln1547"/></StgValue>
</operation>

<operation id="191" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZgtILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split_ifconv:33 %store_ln17 = store i17 %y_i_V_3, i17 %lhs

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="192" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZgtILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split_ifconv:34 %store_ln16 = store i17 %x_i_V_3, i17 %r_V_1

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="193" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0">
<![CDATA[
_ZgtILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split_ifconv:35 %br_ln0 = br void %_ZgtILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="194" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
ap_fixed_base.exit_ifconv:0 %r_V_1_load = load i17 %r_V_1

]]></Node>
<StgValue><ssdm name="r_V_1_load"/></StgValue>
</operation>

<operation id="195" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="31" op_0_bw="17">
<![CDATA[
ap_fixed_base.exit_ifconv:2 %sext_ln1168 = sext i17 %r_V_1_load

]]></Node>
<StgValue><ssdm name="sext_ln1168"/></StgValue>
</operation>

<operation id="196" st_id="13" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
ap_fixed_base.exit_ifconv:3 %r_V = mul i31 %sext_ln1168, i31 4974

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="197" st_id="14" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
ap_fixed_base.exit_ifconv:3 %r_V = mul i31 %sext_ln1168, i31 4974

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="198" st_id="15" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
ap_fixed_base.exit_ifconv:3 %r_V = mul i31 %sext_ln1168, i31 4974

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="199" st_id="16" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
ap_fixed_base.exit_ifconv:3 %r_V = mul i31 %sext_ln1168, i31 4974

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="200" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="30" op_0_bw="31">
<![CDATA[
ap_fixed_base.exit_ifconv:4 %trunc_ln1168 = trunc i31 %r_V

]]></Node>
<StgValue><ssdm name="trunc_ln1168"/></StgValue>
</operation>

<operation id="201" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
ap_fixed_base.exit_ifconv:5 %icmp_ln988 = icmp_eq  i31 %r_V, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln988"/></StgValue>
</operation>

<operation id="202" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
ap_fixed_base.exit_ifconv:6 %p_Result_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %r_V, i32 30

]]></Node>
<StgValue><ssdm name="p_Result_21"/></StgValue>
</operation>

<operation id="203" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
ap_fixed_base.exit_ifconv:7 %tmp_V = sub i30 0, i30 %trunc_ln1168

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="204" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
ap_fixed_base.exit_ifconv:8 %tmp_V_4 = select i1 %p_Result_21, i30 %tmp_V, i30 %trunc_ln1168

]]></Node>
<StgValue><ssdm name="tmp_V_4"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="205" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
ap_fixed_base.exit_ifconv:1 %theta_i_V_load = load i17 %theta_i_V

]]></Node>
<StgValue><ssdm name="theta_i_V_load"/></StgValue>
</operation>

<operation id="206" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln988" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="34" op_0_bw="30">
<![CDATA[
ap_fixed_base.exit_ifconv:9 %sext_ln990 = sext i30 %tmp_V_4

]]></Node>
<StgValue><ssdm name="sext_ln990"/></StgValue>
</operation>

<operation id="207" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln988" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="34" op_0_bw="34" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
ap_fixed_base.exit_ifconv:10 %p_Result_s = partselect i34 @llvm.part.select.i34, i34 %sext_ln990, i32 33, i32 0

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="208" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln988" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="64" op_1_bw="30" op_2_bw="34">
<![CDATA[
ap_fixed_base.exit_ifconv:11 %p_Result_22 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i30.i34, i30 1073741823, i34 %p_Result_s

]]></Node>
<StgValue><ssdm name="p_Result_22"/></StgValue>
</operation>

<operation id="209" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln988" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
ap_fixed_base.exit_ifconv:12 %tmp = cttz i64 @llvm.cttz.i64, i64 %p_Result_22, i1 1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="210" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln988" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit_ifconv:13 %l = trunc i64 %tmp

]]></Node>
<StgValue><ssdm name="l"/></StgValue>
</operation>

<operation id="211" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln988" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base.exit_ifconv:14 %sub_ln997 = sub i32 34, i32 %l

]]></Node>
<StgValue><ssdm name="sub_ln997"/></StgValue>
</operation>

<operation id="212" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln988" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base.exit_ifconv:15 %lsb_index = add i32 %sub_ln997, i32 4294967272

]]></Node>
<StgValue><ssdm name="lsb_index"/></StgValue>
</operation>

<operation id="213" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln988" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
ap_fixed_base.exit_ifconv:16 %tmp_14 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="214" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln988" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="6" op_0_bw="32">
<![CDATA[
ap_fixed_base.exit_ifconv:18 %trunc_ln1000 = trunc i32 %sub_ln997

]]></Node>
<StgValue><ssdm name="trunc_ln1000"/></StgValue>
</operation>

<operation id="215" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln988" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
ap_fixed_base.exit_ifconv:29 %p_Result_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %sext_ln990, i32 %lsb_index

]]></Node>
<StgValue><ssdm name="p_Result_23"/></StgValue>
</operation>

<operation id="216" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln988" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="8" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit_ifconv:48 %trunc_ln996 = trunc i64 %tmp

]]></Node>
<StgValue><ssdm name="trunc_ln996"/></StgValue>
</operation>

<operation id="217" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
ap_fixed_base.exit_ifconv:56 %icmp_ln988_1 = icmp_eq  i17 %theta_i_V_load, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln988_1"/></StgValue>
</operation>

<operation id="218" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
ap_fixed_base.exit_ifconv:57 %p_Result_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %theta_i_V_load, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_25"/></StgValue>
</operation>

<operation id="219" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
ap_fixed_base.exit_ifconv:58 %tmp_V_2 = sub i17 0, i17 %theta_i_V_load

]]></Node>
<StgValue><ssdm name="tmp_V_2"/></StgValue>
</operation>

<operation id="220" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
ap_fixed_base.exit_ifconv:59 %tmp_V_5 = select i1 %p_Result_25, i17 %tmp_V_2, i17 %theta_i_V_load

]]></Node>
<StgValue><ssdm name="tmp_V_5"/></StgValue>
</operation>

<operation id="221" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="17" op_0_bw="17" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
ap_fixed_base.exit_ifconv:60 %p_Result_11 = partselect i17 @llvm.part.select.i17, i17 %tmp_V_5, i32 16, i32 0

]]></Node>
<StgValue><ssdm name="p_Result_11"/></StgValue>
</operation>

<operation id="222" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="15" op_2_bw="17">
<![CDATA[
ap_fixed_base.exit_ifconv:61 %p_Result_26 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i15.i17, i15 32767, i17 %p_Result_11

]]></Node>
<StgValue><ssdm name="p_Result_26"/></StgValue>
</operation>

<operation id="223" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
ap_fixed_base.exit_ifconv:62 %l_1 = cttz i32 @llvm.cttz.i32, i32 %p_Result_26, i1 1

]]></Node>
<StgValue><ssdm name="l_1"/></StgValue>
</operation>

<operation id="224" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base.exit_ifconv:63 %sub_ln997_1 = sub i32 17, i32 %l_1

]]></Node>
<StgValue><ssdm name="sub_ln997_1"/></StgValue>
</operation>

<operation id="225" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="17" op_0_bw="32">
<![CDATA[
ap_fixed_base.exit_ifconv:64 %trunc_ln997 = trunc i32 %sub_ln997_1

]]></Node>
<StgValue><ssdm name="trunc_ln997"/></StgValue>
</operation>

<operation id="226" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="5" op_0_bw="32">
<![CDATA[
ap_fixed_base.exit_ifconv:68 %trunc_ln1000_1 = trunc i32 %sub_ln997_1

]]></Node>
<StgValue><ssdm name="trunc_ln1000_1"/></StgValue>
</operation>

<operation id="227" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="8" op_0_bw="32">
<![CDATA[
ap_fixed_base.exit_ifconv:96 %trunc_ln996_1 = trunc i32 %l_1

]]></Node>
<StgValue><ssdm name="trunc_ln996_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="228" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln988" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
ap_fixed_base.exit_ifconv:17 %icmp_ln999 = icmp_sgt  i31 %tmp_14, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln999"/></StgValue>
</operation>

<operation id="229" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln988" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
ap_fixed_base.exit_ifconv:19 %sub_ln1000 = sub i6 59, i6 %trunc_ln1000

]]></Node>
<StgValue><ssdm name="sub_ln1000"/></StgValue>
</operation>

<operation id="230" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln988" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="34" op_0_bw="6">
<![CDATA[
ap_fixed_base.exit_ifconv:20 %zext_ln1000 = zext i6 %sub_ln1000

]]></Node>
<StgValue><ssdm name="zext_ln1000"/></StgValue>
</operation>

<operation id="231" st_id="18" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln988" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
ap_fixed_base.exit_ifconv:21 %lshr_ln1000 = lshr i34 17179869183, i34 %zext_ln1000

]]></Node>
<StgValue><ssdm name="lshr_ln1000"/></StgValue>
</operation>

<operation id="232" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln988" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="34" op_0_bw="32">
<![CDATA[
ap_fixed_base.exit_ifconv:22 %zext_ln1002 = zext i32 %lsb_index

]]></Node>
<StgValue><ssdm name="zext_ln1002"/></StgValue>
</operation>

<operation id="233" st_id="18" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln988" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
ap_fixed_base.exit_ifconv:23 %shl_ln1002 = shl i34 1, i34 %zext_ln1002

]]></Node>
<StgValue><ssdm name="shl_ln1002"/></StgValue>
</operation>

<operation id="234" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln988" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
ap_fixed_base.exit_ifconv:24 %or_ln1002_1 = or i34 %lshr_ln1000, i34 %shl_ln1002

]]></Node>
<StgValue><ssdm name="or_ln1002_1"/></StgValue>
</operation>

<operation id="235" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln988" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
ap_fixed_base.exit_ifconv:25 %and_ln1002 = and i34 %sext_ln990, i34 %or_ln1002_1

]]></Node>
<StgValue><ssdm name="and_ln1002"/></StgValue>
</operation>

<operation id="236" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln988" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="34" op_1_bw="34">
<![CDATA[
ap_fixed_base.exit_ifconv:26 %icmp_ln1002 = icmp_ne  i34 %and_ln1002, i34 0

]]></Node>
<StgValue><ssdm name="icmp_ln1002"/></StgValue>
</operation>

<operation id="237" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln988" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
ap_fixed_base.exit_ifconv:27 %tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32 31

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="238" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln988" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ap_fixed_base.exit_ifconv:28 %xor_ln1002 = xor i1 %tmp_15, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1002"/></StgValue>
</operation>

<operation id="239" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln988" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base.exit_ifconv:30 %icmp_ln1007 = icmp_sgt  i32 %lsb_index, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln1007"/></StgValue>
</operation>

<operation id="240" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln988" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ap_fixed_base.exit_ifconv:31 %and_ln1002_1 = and i1 %p_Result_23, i1 %xor_ln1002

]]></Node>
<StgValue><ssdm name="and_ln1002_1"/></StgValue>
</operation>

<operation id="241" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln988" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
ap_fixed_base.exit_ifconv:35 %select_ln999 = select i1 %icmp_ln999, i1 %icmp_ln1002, i1 %p_Result_23

]]></Node>
<StgValue><ssdm name="select_ln999"/></StgValue>
</operation>

<operation id="242" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln988" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
ap_fixed_base.exit_ifconv:39 %select_ln1007 = select i1 %icmp_ln1007, i1 %select_ln999, i1 %and_ln1002_1

]]></Node>
<StgValue><ssdm name="select_ln1007"/></StgValue>
</operation>

<operation id="243" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln988_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base.exit_ifconv:65 %lsb_index_1 = add i32 %sub_ln997_1, i32 4294967272

]]></Node>
<StgValue><ssdm name="lsb_index_1"/></StgValue>
</operation>

<operation id="244" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln988_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
ap_fixed_base.exit_ifconv:66 %tmp_18 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_1, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="245" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln988_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
ap_fixed_base.exit_ifconv:67 %icmp_ln999_1 = icmp_sgt  i31 %tmp_18, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln999_1"/></StgValue>
</operation>

<operation id="246" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln988_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
ap_fixed_base.exit_ifconv:69 %sub_ln1000_1 = sub i5 10, i5 %trunc_ln1000_1

]]></Node>
<StgValue><ssdm name="sub_ln1000_1"/></StgValue>
</operation>

<operation id="247" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln988_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="17" op_0_bw="5">
<![CDATA[
ap_fixed_base.exit_ifconv:70 %zext_ln1000_1 = zext i5 %sub_ln1000_1

]]></Node>
<StgValue><ssdm name="zext_ln1000_1"/></StgValue>
</operation>

<operation id="248" st_id="18" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln988_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
ap_fixed_base.exit_ifconv:71 %lshr_ln1000_1 = lshr i17 131071, i17 %zext_ln1000_1

]]></Node>
<StgValue><ssdm name="lshr_ln1000_1"/></StgValue>
</operation>

<operation id="249" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln988_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
ap_fixed_base.exit_ifconv:72 %p_Result_13 = and i17 %tmp_V_5, i17 %lshr_ln1000_1

]]></Node>
<StgValue><ssdm name="p_Result_13"/></StgValue>
</operation>

<operation id="250" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln988_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
ap_fixed_base.exit_ifconv:73 %icmp_ln1000 = icmp_ne  i17 %p_Result_13, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln1000"/></StgValue>
</operation>

<operation id="251" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln988_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
ap_fixed_base.exit_ifconv:74 %tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="252" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln988_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ap_fixed_base.exit_ifconv:75 %xor_ln1002_1 = xor i1 %tmp_19, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1002_1"/></StgValue>
</operation>

<operation id="253" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln988_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ap_fixed_base.exit_ifconv:76 %and_ln999 = and i1 %icmp_ln999_1, i1 %icmp_ln1000

]]></Node>
<StgValue><ssdm name="and_ln999"/></StgValue>
</operation>

<operation id="254" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln988_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
ap_fixed_base.exit_ifconv:77 %add_ln1002 = add i17 %trunc_ln997, i17 131048

]]></Node>
<StgValue><ssdm name="add_ln1002"/></StgValue>
</operation>

<operation id="255" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln988_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
ap_fixed_base.exit_ifconv:78 %p_Result_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i17, i17 %tmp_V_5, i17 %add_ln1002

]]></Node>
<StgValue><ssdm name="p_Result_14"/></StgValue>
</operation>

<operation id="256" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln988_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ap_fixed_base.exit_ifconv:79 %a_1 = or i1 %p_Result_14, i1 %and_ln999

]]></Node>
<StgValue><ssdm name="a_1"/></StgValue>
</operation>

<operation id="257" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln988_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base.exit_ifconv:81 %icmp_ln1011 = icmp_sgt  i32 %lsb_index_1, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln1011"/></StgValue>
</operation>

<operation id="258" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln988_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ap_fixed_base.exit_ifconv:88 %tobool34_i_i713 = and i1 %a_1, i1 %xor_ln1002_1

]]></Node>
<StgValue><ssdm name="tobool34_i_i713"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="259" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1007" val="0"/>
<literal name="icmp_ln988" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base.exit_ifconv:32 %sub_ln1008 = sub i32 25, i32 %sub_ln997

]]></Node>
<StgValue><ssdm name="sub_ln1008"/></StgValue>
</operation>

<operation id="260" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1007" val="0"/>
<literal name="icmp_ln988" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="34" op_0_bw="32">
<![CDATA[
ap_fixed_base.exit_ifconv:33 %zext_ln1008 = zext i32 %sub_ln1008

]]></Node>
<StgValue><ssdm name="zext_ln1008"/></StgValue>
</operation>

<operation id="261" st_id="19" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1007" val="0"/>
<literal name="icmp_ln988" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
ap_fixed_base.exit_ifconv:34 %shl_ln1008 = shl i34 %sext_ln990, i34 %zext_ln1008

]]></Node>
<StgValue><ssdm name="shl_ln1008"/></StgValue>
</operation>

<operation id="262" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1007" val="1"/>
<literal name="icmp_ln988" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base.exit_ifconv:36 %add_ln1007 = add i32 %sub_ln997, i32 4294967271

]]></Node>
<StgValue><ssdm name="add_ln1007"/></StgValue>
</operation>

<operation id="263" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1007" val="1"/>
<literal name="icmp_ln988" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="34" op_0_bw="32">
<![CDATA[
ap_fixed_base.exit_ifconv:37 %zext_ln1007 = zext i32 %add_ln1007

]]></Node>
<StgValue><ssdm name="zext_ln1007"/></StgValue>
</operation>

<operation id="264" st_id="19" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1007" val="1"/>
<literal name="icmp_ln988" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
ap_fixed_base.exit_ifconv:38 %lshr_ln1007 = lshr i34 %sext_ln990, i34 %zext_ln1007

]]></Node>
<StgValue><ssdm name="lshr_ln1007"/></StgValue>
</operation>

<operation id="265" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln988" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="34" op_0_bw="1" op_1_bw="34" op_2_bw="34">
<![CDATA[
ap_fixed_base.exit_ifconv:40 %m = select i1 %icmp_ln1007, i34 %lshr_ln1007, i34 %shl_ln1008

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="266" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln988" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="35" op_0_bw="34">
<![CDATA[
ap_fixed_base.exit_ifconv:41 %zext_ln1004 = zext i34 %m

]]></Node>
<StgValue><ssdm name="zext_ln1004"/></StgValue>
</operation>

<operation id="267" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln988" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="35" op_0_bw="1">
<![CDATA[
ap_fixed_base.exit_ifconv:42 %zext_ln1014 = zext i1 %select_ln1007

]]></Node>
<StgValue><ssdm name="zext_ln1014"/></StgValue>
</operation>

<operation id="268" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln988" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
ap_fixed_base.exit_ifconv:43 %m_1 = add i35 %zext_ln1004, i35 %zext_ln1014

]]></Node>
<StgValue><ssdm name="m_1"/></StgValue>
</operation>

<operation id="269" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln988" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="34" op_0_bw="34" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
ap_fixed_base.exit_ifconv:44 %m_9 = partselect i34 @_ssdm_op_PartSelect.i34.i35.i32.i32, i35 %m_1, i32 1, i32 34

]]></Node>
<StgValue><ssdm name="m_9"/></StgValue>
</operation>

<operation id="270" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln988" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="1" op_1_bw="35" op_2_bw="32">
<![CDATA[
ap_fixed_base.exit_ifconv:46 %p_Result_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %m_1, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_8"/></StgValue>
</operation>

<operation id="271" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln988_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="17">
<![CDATA[
ap_fixed_base.exit_ifconv:80 %zext_ln1010 = zext i17 %tmp_V_5

]]></Node>
<StgValue><ssdm name="zext_ln1010"/></StgValue>
</operation>

<operation id="272" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1011" val="1"/>
<literal name="icmp_ln988_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base.exit_ifconv:82 %add_ln1011 = add i32 %sub_ln997_1, i32 4294967271

]]></Node>
<StgValue><ssdm name="add_ln1011"/></StgValue>
</operation>

<operation id="273" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1011" val="1"/>
<literal name="icmp_ln988_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="32">
<![CDATA[
ap_fixed_base.exit_ifconv:83 %zext_ln1011 = zext i32 %add_ln1011

]]></Node>
<StgValue><ssdm name="zext_ln1011"/></StgValue>
</operation>

<operation id="274" st_id="19" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1011" val="1"/>
<literal name="icmp_ln988_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
ap_fixed_base.exit_ifconv:84 %lshr_ln1011 = lshr i64 %zext_ln1010, i64 %zext_ln1011

]]></Node>
<StgValue><ssdm name="lshr_ln1011"/></StgValue>
</operation>

<operation id="275" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1011" val="0"/>
<literal name="icmp_ln988_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base.exit_ifconv:85 %sub_ln1012 = sub i32 25, i32 %sub_ln997_1

]]></Node>
<StgValue><ssdm name="sub_ln1012"/></StgValue>
</operation>

<operation id="276" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1011" val="0"/>
<literal name="icmp_ln988_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="64" op_0_bw="32">
<![CDATA[
ap_fixed_base.exit_ifconv:86 %zext_ln1012 = zext i32 %sub_ln1012

]]></Node>
<StgValue><ssdm name="zext_ln1012"/></StgValue>
</operation>

<operation id="277" st_id="19" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1011" val="0"/>
<literal name="icmp_ln988_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
ap_fixed_base.exit_ifconv:87 %shl_ln1012 = shl i64 %zext_ln1010, i64 %zext_ln1012

]]></Node>
<StgValue><ssdm name="shl_ln1012"/></StgValue>
</operation>

<operation id="278" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln988_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
ap_fixed_base.exit_ifconv:89 %m_4 = select i1 %icmp_ln1011, i64 %lshr_ln1011, i64 %shl_ln1012

]]></Node>
<StgValue><ssdm name="m_4"/></StgValue>
</operation>

<operation id="279" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln988_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="1">
<![CDATA[
ap_fixed_base.exit_ifconv:90 %zext_ln1014_1 = zext i1 %tobool34_i_i713

]]></Node>
<StgValue><ssdm name="zext_ln1014_1"/></StgValue>
</operation>

<operation id="280" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln988_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
ap_fixed_base.exit_ifconv:91 %m_5 = add i64 %m_4, i64 %zext_ln1014_1

]]></Node>
<StgValue><ssdm name="m_5"/></StgValue>
</operation>

<operation id="281" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln988_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
ap_fixed_base.exit_ifconv:92 %m_8 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_5, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="m_8"/></StgValue>
</operation>

<operation id="282" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln988_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
ap_fixed_base.exit_ifconv:94 %p_Result_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_5, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_15"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="283" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln988" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="34">
<![CDATA[
ap_fixed_base.exit_ifconv:45 %zext_ln1004_1 = zext i34 %m_9

]]></Node>
<StgValue><ssdm name="zext_ln1004_1"/></StgValue>
</operation>

<operation id="284" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln988" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
ap_fixed_base.exit_ifconv:47 %select_ln996 = select i1 %p_Result_8, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln996"/></StgValue>
</operation>

<operation id="285" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln988" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
ap_fixed_base.exit_ifconv:49 %sub_ln1017 = sub i8 8, i8 %trunc_ln996

]]></Node>
<StgValue><ssdm name="sub_ln1017"/></StgValue>
</operation>

<operation id="286" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln988" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
ap_fixed_base.exit_ifconv:50 %add_ln1017 = add i8 %sub_ln1017, i8 %select_ln996

]]></Node>
<StgValue><ssdm name="add_ln1017"/></StgValue>
</operation>

<operation id="287" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln988" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
ap_fixed_base.exit_ifconv:51 %tmp_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_21, i8 %add_ln1017

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="288" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln988" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
ap_fixed_base.exit_ifconv:52 %p_Result_24 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln1004_1, i9 %tmp_3, i32 23, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_24"/></StgValue>
</operation>

<operation id="289" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln988" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit_ifconv:53 %LD_2 = trunc i64 %p_Result_24

]]></Node>
<StgValue><ssdm name="LD_2"/></StgValue>
</operation>

<operation id="290" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
ap_fixed_base.exit_ifconv:54 %select_ln988 = select i1 %icmp_ln988, i32 0, i32 %LD_2

]]></Node>
<StgValue><ssdm name="select_ln988"/></StgValue>
</operation>

<operation id="291" st_id="20" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
ap_fixed_base.exit_ifconv:55 %write_ln40 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %r, i32 %select_ln988

]]></Node>
<StgValue><ssdm name="write_ln40"/></StgValue>
</operation>

<operation id="292" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln988_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="63">
<![CDATA[
ap_fixed_base.exit_ifconv:93 %zext_ln1015 = zext i63 %m_8

]]></Node>
<StgValue><ssdm name="zext_ln1015"/></StgValue>
</operation>

<operation id="293" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln988_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
ap_fixed_base.exit_ifconv:95 %select_ln996_1 = select i1 %p_Result_15, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln996_1"/></StgValue>
</operation>

<operation id="294" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln988_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
ap_fixed_base.exit_ifconv:97 %sub_ln1017_1 = sub i8 4, i8 %trunc_ln996_1

]]></Node>
<StgValue><ssdm name="sub_ln1017_1"/></StgValue>
</operation>

<operation id="295" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln988_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
ap_fixed_base.exit_ifconv:98 %add_ln1017_1 = add i8 %sub_ln1017_1, i8 %select_ln996_1

]]></Node>
<StgValue><ssdm name="add_ln1017_1"/></StgValue>
</operation>

<operation id="296" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln988_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
ap_fixed_base.exit_ifconv:99 %tmp_4 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_25, i8 %add_ln1017_1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="297" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln988_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
ap_fixed_base.exit_ifconv:100 %p_Result_27 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln1015, i9 %tmp_4, i32 23, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_27"/></StgValue>
</operation>

<operation id="298" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln988_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="64">
<![CDATA[
ap_fixed_base.exit_ifconv:101 %LD_3 = trunc i64 %p_Result_27

]]></Node>
<StgValue><ssdm name="LD_3"/></StgValue>
</operation>

<operation id="299" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
ap_fixed_base.exit_ifconv:102 %select_ln988_1 = select i1 %icmp_ln988_1, i32 0, i32 %LD_3

]]></Node>
<StgValue><ssdm name="select_ln988_1"/></StgValue>
</operation>

<operation id="300" st_id="20" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
ap_fixed_base.exit_ifconv:103 %write_ln41 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %theta, i32 %select_ln988_1

]]></Node>
<StgValue><ssdm name="write_ln41"/></StgValue>
</operation>

<operation id="301" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="0">
<![CDATA[
ap_fixed_base.exit_ifconv:104 %ret_ln42 = ret

]]></Node>
<StgValue><ssdm name="ret_ln42"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
