// Seed: 417138669
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  logic id_3;
  ;
  wire id_4;
  wire id_5;
endmodule
module module_0 (
    output tri1 id_0,
    output tri1 id_1
    , id_5,
    input  wand module_1,
    output tri0 id_3
);
  integer id_6;
  module_0 modCall_1 (
      id_5,
      id_5
  );
endmodule
module module_2 #(
    parameter id_2 = 32'd21,
    parameter id_5 = 32'd8
) (
    output uwire id_0,
    output wand  id_1,
    input  wor   _id_2,
    input  tri0  id_3
);
  wire [id_2 : 1 'd0] _id_5;
  wire [1 : id_5] id_6;
  module_0 modCall_1 (
      id_6,
      id_6
  );
  wire  id_7;
  logic id_8;
  ;
endmodule
