# 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 19:39:02 on Apr 02,2024
# vlog -sv -timescale 1ps/1ps -work work -f sources.txt 
# -- Compiling package instr_register_pkg
# -- Compiling module instr_register
# -- Importing package instr_register_pkg
# -- Compiling module instr_register_test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 19:39:03 on Apr 02,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -novopt -quiet -nocoverage "+notimingchecks" "+nowarnTSCALE" -sva top -GTEST_NAME=case_INC_RAND -GWR_NR=25 -GRD_NR=25 -GWRITE_ORDER=2 -GREAD_ORDER=0 
# Start time: 19:39:03 on Apr 02,2024
# 
# 
# ***********************************************************
# ********  THIS IS A SELF-CHECKING TESTBENCH.  YOU  ********
# ***  NEED TO VISUALLY VERIFY THAT THE OUTPUT VALUES     ***
# ***  MATCH THE INPUT VALUES FOR EACH REGISTER LOCATION  ***
# ***********************************************************
# 
# Reseting the instruction register...
# 
# Writing values to register stack...
# At write pointer = 11:, timp 36: 
#   opcode = 9 
#   operand_a = -12
#   operand_b = -9
# 
# Writing to register location 11: 
#   opcode = 9 ()
#   operand_a = -12
#   operand_b = -9
# 
#   result = 0
# 
# At write pointer = 26:, timp 46: 
#   opcode = 0 
#   operand_a = -9
#   operand_b = -15
# 
# Writing to register location 26: 
#   opcode = 0 (ZERO)
#   operand_a = -9
#   operand_b = -15
# 
#   result = 0
# 
# At write pointer = 10:, timp 56: 
#   opcode = 15 
#   operand_a = -15
#   operand_b = -8
# 
# Writing to register location 10: 
#   opcode = 15 ()
#   operand_a = -15
#   operand_b = -8
# 
#   result = 0
# 
# At write pointer = 1:, timp 66: 
#   opcode = 5 
#   operand_a = -8
#   operand_b = -9
# 
# Writing to register location 1: 
#   opcode = 5 (MULT)
#   operand_a = -8
#   operand_b = -9
# 
#   result = 0
# 
# At write pointer = 7:, timp 76: 
#   opcode = 3 
#   operand_a = -9
#   operand_b = 5
# 
# Writing to register location 7: 
#   opcode = 3 (ADD)
#   operand_a = -9
#   operand_b = 5
# 
#   result = 0
# 
# At write pointer = 3:, timp 86: 
#   opcode = 4 
#   operand_a = 5
#   operand_b = 3
# 
# Writing to register location 3: 
#   opcode = 4 (SUB)
#   operand_a = 5
#   operand_b = 3
# 
#   result = 0
# 
# At write pointer = 28:, timp 96: 
#   opcode = 3 
#   operand_a = 3
#   operand_b = 12
# 
# Writing to register location 28: 
#   opcode = 3 (ADD)
#   operand_a = 3
#   operand_b = 12
# 
#   result = 0
# 
# At write pointer = 14:, timp 106: 
#   opcode = 14 
#   operand_a = 12
#   operand_b = 3
# 
# Writing to register location 14: 
#   opcode = 14 ()
#   operand_a = 12
#   operand_b = 3
# 
#   result = 0
# 
# At write pointer = 11:, timp 116: 
#   opcode = 1 
#   operand_a = 3
#   operand_b = -2
# 
# Writing to register location 11: 
#   opcode = 1 (PASSA)
#   operand_a = 3
#   operand_b = -2
# 
#   result = 0
# 
# At write pointer = 26:, timp 126: 
#   opcode = 1 
#   operand_a = -2
#   operand_b = 9
# 
# Writing to register location 26: 
#   opcode = 1 (PASSA)
#   operand_a = -2
#   operand_b = 9
# 
#   result = 0
# 
# At write pointer = 13:, timp 136: 
#   opcode = 7 
#   operand_a = 9
#   operand_b = 9
# 
# Writing to register location 13: 
#   opcode = 7 (MOD)
#   operand_a = 9
#   operand_b = 9
# 
#   result = 0
# 
# At write pointer = 2:, timp 146: 
#   opcode = 3 
#   operand_a = 9
#   operand_b = 7
# 
# Writing to register location 2: 
#   opcode = 3 (ADD)
#   operand_a = 9
#   operand_b = 7
# 
#   result = 0
# 
# At write pointer = 7:, timp 156: 
#   opcode = 13 
#   operand_a = 7
#   operand_b = 3
# 
# Writing to register location 7: 
#   opcode = 13 ()
#   operand_a = 7
#   operand_b = 3
# 
#   result = 0
# 
# At write pointer = 16:, timp 166: 
#   opcode = 7 
#   operand_a = 3
#   operand_b = -11
# 
# Writing to register location 16: 
#   opcode = 7 (MOD)
#   operand_a = 3
#   operand_b = -11
# 
#   result = 0
# 
# At write pointer = 23:, timp 176: 
#   opcode = 0 
#   operand_a = -11
#   operand_b = 15
# 
# Writing to register location 23: 
#   opcode = 0 (ZERO)
#   operand_a = -11
#   operand_b = 15
# 
#   result = 0
# 
# At write pointer = 20:, timp 186: 
#   opcode = 14 
#   operand_a = 15
#   operand_b = 0
# 
# Writing to register location 20: 
#   opcode = 14 ()
#   operand_a = 15
#   operand_b = 0
# 
#   result = 0
# 
# At write pointer = 10:, timp 196: 
#   opcode = 12 
#   operand_a = 0
#   operand_b = -2
# 
# Writing to register location 10: 
#   opcode = 12 ()
#   operand_a = 0
#   operand_b = -2
# 
#   result = 0
# 
# At write pointer = 31:, timp 206: 
#   opcode = 11 
#   operand_a = -2
#   operand_b = -12
# 
# Writing to register location 31: 
#   opcode = 11 ()
#   operand_a = -2
#   operand_b = -12
# 
#   result = 0
# 
# At write pointer = 5:, timp 216: 
#   opcode = 0 
#   operand_a = -12
#   operand_b = -13
# 
# Writing to register location 5: 
#   opcode = 0 (ZERO)
#   operand_a = -12
#   operand_b = -13
# 
#   result = 0
# 
# At write pointer = 18:, timp 226: 
#   opcode = 12 
#   operand_a = -13
#   operand_b = -8
# 
# Writing to register location 18: 
#   opcode = 12 ()
#   operand_a = -13
#   operand_b = -8
# 
#   result = 0
# 
# At write pointer = 7:, timp 236: 
#   opcode = 9 
#   operand_a = -8
#   operand_b = -4
# 
# Writing to register location 7: 
#   opcode = 9 ()
#   operand_a = -8
#   operand_b = -4
# 
#   result = 0
# 
# At write pointer = 4:, timp 246: 
#   opcode = 1 
#   operand_a = -4
#   operand_b = -15
# 
# Writing to register location 4: 
#   opcode = 1 (PASSA)
#   operand_a = -4
#   operand_b = -15
# 
#   result = 0
# 
# At write pointer = 25:, timp 256: 
#   opcode = 1 
#   operand_a = -15
#   operand_b = 1
# 
# Writing to register location 25: 
#   opcode = 1 (PASSA)
#   operand_a = -15
#   operand_b = 1
# 
#   result = 0
# 
# At write pointer = 15:, timp 266: 
#   opcode = 15 
#   operand_a = 1
#   operand_b = 1
# 
# Writing to register location 15: 
#   opcode = 15 ()
#   operand_a = 1
#   operand_b = 1
# 
#   result = 0
# 
# At write pointer = 6:, timp 276: 
#   opcode = 5 
#   operand_a = 1
#   operand_b = -1
# 
# Writing to register location 6: 
#   opcode = 5 (MULT)
#   operand_a = 1
#   operand_b = -1
# 
#   result = 0
# 
# 
# Reading back the same register locations written...
# Read from register location 0: 
#   opcode = x ()
#   operand_a = x
#   operand_b = x
# 
#   result = x
# 
# Fail counter: 0
# 
# ERROR: read value does not match expected value
#   Expected: x
#   Read: 0
# Read from register location 1: 
#   opcode = 5 (MULT)
#   operand_a = -8
#   operand_b = -9
# 
#   result = 72
# 
# Fail counter: 1
# 
# Read value matches expected value
#   Expected: 72
#   Read: 72
# Read from register location 2: 
#   opcode = 3 (ADD)
#   operand_a = 9
#   operand_b = 7
# 
#   result = 16
# 
# Fail counter: 1
# 
# Read value matches expected value
#   Expected: 16
#   Read: 16
# Read from register location 3: 
#   opcode = 4 (SUB)
#   operand_a = 5
#   operand_b = 3
# 
#   result = 2
# 
# Fail counter: 1
# 
# Read value matches expected value
#   Expected: 2
#   Read: 2
# Read from register location 4: 
#   opcode = 1 (PASSA)
#   operand_a = -4
#   operand_b = -15
# 
#   result = -4
# 
# Fail counter: 1
# 
# Read value matches expected value
#   Expected: -4
#   Read: -4
# Read from register location 5: 
#   opcode = 0 (ZERO)
#   operand_a = -12
#   operand_b = -13
# 
#   result = 0
# 
# Fail counter: 1
# 
# Read value matches expected value
#   Expected: 0
#   Read: 0
# Read from register location 6: 
#   opcode = 5 (MULT)
#   operand_a = 1
#   operand_b = -1
# 
#   result = -1
# 
# Fail counter: 1
# 
# Read value matches expected value
#   Expected: -1
#   Read: -1
# Read from register location 7: 
#   opcode = 9 ()
#   operand_a = -8
#   operand_b = -4
# 
#   result = 0
# 
# Fail counter: 1
# 
# Read value matches expected value
#   Expected: 0
#   Read: 0
# Read from register location 8: 
#   opcode = 0 (ZERO)
#   operand_a = 0
#   operand_b = 0
# 
#   result = 0
# 
# Fail counter: 1
# 
# Read value matches expected value
#   Expected: 0
#   Read: 0
# Read from register location 9: 
#   opcode = 0 (ZERO)
#   operand_a = 0
#   operand_b = 0
# 
#   result = 0
# 
# Fail counter: 1
# 
# Read value matches expected value
#   Expected: 0
#   Read: 0
# Read from register location 10: 
#   opcode = 12 ()
#   operand_a = 0
#   operand_b = -2
# 
#   result = 0
# 
# Fail counter: 1
# 
# Read value matches expected value
#   Expected: 0
#   Read: 0
# Read from register location 11: 
#   opcode = 1 (PASSA)
#   operand_a = 3
#   operand_b = -2
# 
#   result = 3
# 
# Fail counter: 1
# 
# Read value matches expected value
#   Expected: 3
#   Read: 3
# Read from register location 12: 
#   opcode = 0 (ZERO)
#   operand_a = 0
#   operand_b = 0
# 
#   result = 0
# 
# Fail counter: 1
# 
# Read value matches expected value
#   Expected: 0
#   Read: 0
# Read from register location 13: 
#   opcode = 7 (MOD)
#   operand_a = 9
#   operand_b = 9
# 
#   result = 0
# 
# Fail counter: 1
# 
# Read value matches expected value
#   Expected: 0
#   Read: 0
# Read from register location 14: 
#   opcode = 14 ()
#   operand_a = 12
#   operand_b = 3
# 
#   result = 15
# 
# Fail counter: 1
# 
# ERROR: read value does not match expected value
#   Expected: 15
#   Read: 0
# Read from register location 15: 
#   opcode = 15 ()
#   operand_a = 1
#   operand_b = 1
# 
#   result = -15
# 
# Fail counter: 2
# 
# ERROR: read value does not match expected value
#   Expected: -15
#   Read: 0
# Read from register location 16: 
#   opcode = 7 (MOD)
#   operand_a = 3
#   operand_b = -11
# 
#   result = 3
# 
# Fail counter: 3
# 
# Read value matches expected value
#   Expected: 3
#   Read: 3
# Read from register location 17: 
#   opcode = 0 (ZERO)
#   operand_a = 0
#   operand_b = 0
# 
#   result = 0
# 
# Fail counter: 3
# 
# Read value matches expected value
#   Expected: 0
#   Read: 0
# Read from register location 18: 
#   opcode = 12 ()
#   operand_a = -13
#   operand_b = -8
# 
#   result = 0
# 
# Fail counter: 3
# 
# Read value matches expected value
#   Expected: 0
#   Read: 0
# Read from register location 19: 
#   opcode = 0 (ZERO)
#   operand_a = 0
#   operand_b = 0
# 
#   result = 0
# 
# Fail counter: 3
# 
# Read value matches expected value
#   Expected: 0
#   Read: 0
# Read from register location 20: 
#   opcode = 14 ()
#   operand_a = 15
#   operand_b = 0
# 
#   result = 0
# 
# Fail counter: 3
# 
# Read value matches expected value
#   Expected: 0
#   Read: 0
# Read from register location 21: 
#   opcode = 0 (ZERO)
#   operand_a = 0
#   operand_b = 0
# 
#   result = 0
# 
# Fail counter: 3
# 
# Read value matches expected value
#   Expected: 0
#   Read: 0
# Read from register location 22: 
#   opcode = 0 (ZERO)
#   operand_a = 0
#   operand_b = 0
# 
#   result = 0
# 
# Fail counter: 3
# 
# Read value matches expected value
#   Expected: 0
#   Read: 0
# Read from register location 23: 
#   opcode = 0 (ZERO)
#   operand_a = -11
#   operand_b = 15
# 
#   result = 0
# 
# Fail counter: 3
# 
# Read value matches expected value
#   Expected: 0
#   Read: 0
# Read from register location 24: 
#   opcode = 0 (ZERO)
#   operand_a = 0
#   operand_b = 0
# 
#   result = 0
# 
# Fail counter: 3
# 
# Read value matches expected value
#   Expected: 0
#   Read: 0
# 
# ***********************************************************
# ********  THIS IS A SELF-CHECKING TESTBENCH.  YOU  ********
# ***  NEED TO VISUALLY VERIFY THAT THE OUTPUT VALUES     ***
# ***  MATCH THE INPUT VALUES FOR EACH REGISTER LOCATION  ***
# ***********************************************************
# 
# ** Note: $finish    : ../lab01_testbench-interface/instr_register_test.sv(82)
#    Time: 546 ns  Iteration: 1  Instance: /top/test
# End time: 19:39:03 on Apr 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
