// Seed: 4053916803
module module_0 (
    output wire id_0,
    input tri1 id_1,
    output tri id_2,
    input tri id_3,
    input tri1 id_4,
    output tri0 id_5,
    input supply1 id_6,
    input wire id_7,
    output wire id_8
);
  wire id_10;
  xor (id_5, id_10, id_7, id_6, id_1, id_4, id_3);
  module_2(
      id_10, id_10
  );
  wire id_11;
endmodule
module module_1 (
    input supply1 id_0,
    input uwire id_1,
    input wire id_2,
    input tri1 id_3,
    output supply1 id_4
);
  wire id_6;
  module_0(
      id_4, id_0, id_4, id_1, id_0, id_4, id_3, id_3, id_4
  );
endmodule
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  tri0  id_3;
  wire  id_4;
  uwire module_2 = id_2 & (id_3) & 1;
endmodule
