[05/04 17:14:48      0s] 
[05/04 17:14:48      0s] Cadence Innovus(TM) Implementation System.
[05/04 17:14:48      0s] Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.
[05/04 17:14:48      0s] 
[05/04 17:14:48      0s] Version:	v17.13-s098_1, built Thu Feb 8 11:26:22 PST 2018
[05/04 17:14:48      0s] Options:	
[05/04 17:14:48      0s] Date:		Sat May  4 17:14:48 2019
[05/04 17:14:48      0s] Host:		cadence (x86_64 w/Linux 2.6.32-696.el6.x86_64) (4cores*4cpus*Intel(R) Core(TM) i5-7500 CPU @ 3.40GHz 6144KB)
[05/04 17:14:48      0s] OS:		Red Hat Enterprise Linux Server release 6.9 (Santiago)
[05/04 17:14:48      0s] 
[05/04 17:14:48      0s] License:
[05/04 17:14:48      0s] 		invs	Innovus Implementation System	17.1	Denied
[05/04 17:14:48      0s] 		invsb	Innovus Implementation System Basic	17.1	Denied
[05/04 17:14:48      0s] 		fexl	First Encounter XL	17.1	Denied
[05/04 17:14:48      0s] 		vdixl	Virtuoso Digital Implementation XL	17.1	checkout succeeded
[05/04 17:14:48      0s] 		Maximum number of instances allowed (1 x 50000).
[05/04 17:14:55      7s] @(#)CDS: Innovus v17.13-s098_1 (64bit) 02/08/2018 11:26 (Linux 2.6.18-194.el5)
[05/04 17:14:55      7s] @(#)CDS: NanoRoute 17.13-s098_1 NR180117-1602/17_13-UB (database version 2.30, 414.7.1) {superthreading v1.44}
[05/04 17:14:55      7s] @(#)CDS: AAE 17.13-s036 (64bit) 02/08/2018 (Linux 2.6.18-194.el5)
[05/04 17:14:55      7s] @(#)CDS: CTE 17.13-s031_1 () Feb  1 2018 09:16:44 ( )
[05/04 17:14:55      7s] @(#)CDS: SYNTECH 17.13-s011_1 () Jan 14 2018 01:24:42 ( )
[05/04 17:14:55      7s] @(#)CDS: CPE v17.13-s062
[05/04 17:14:55      7s] @(#)CDS: IQRC/TQRC 16.1.1-s220 (64bit) Fri Aug  4 09:53:48 PDT 2017 (Linux 2.6.18-194.el5)
[05/04 17:14:55      7s] @(#)CDS: OA 22.50-p063 Fri Feb  3 19:45:13 2017
[05/04 17:14:55      7s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[05/04 17:14:55      7s] @(#)CDS: RCDB 11.10
[05/04 17:14:55      7s] --- Running on cadence (x86_64 w/Linux 2.6.32-696.el6.x86_64) (4cores*4cpus*Intel(R) Core(TM) i5-7500 CPU @ 3.40GHz 6144KB) ---
[05/04 17:14:55      7s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_15015_cadence_root_pnugKE.

[05/04 17:14:55      7s] Change the soft stacksize limit to 0.2%RAM (15 mbytes). Set global soft_stack_size_limit to change the value.
[05/04 17:14:56      8s] 
[05/04 17:14:56      8s] **INFO:  MMMC transition support version v31-84 
[05/04 17:14:56      8s] 
[05/04 17:14:56      8s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[05/04 17:14:56      8s] <CMD> suppressMessage ENCEXT-2799
[05/04 17:14:56      8s] <CMD> getVersion
[05/04 17:14:56      8s] <CMD> getVersion
[05/04 17:14:56      8s] [INFO] Loading fill procedures release ... 2017_02_14_15_15 for PVS build 15.23
[05/04 17:14:56      8s] <CMD> win
[05/04 17:15:12      9s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[05/04 17:15:12      9s] <CMD> set conf_qxconf_file NULL
[05/04 17:15:12      9s] <CMD> set conf_qxlib_file NULL
[05/04 17:15:12      9s] <CMD> set defHierChar /
[05/04 17:15:12      9s] <CMD> set init_design_settop 0
[05/04 17:15:12      9s] <CMD> set init_gnd_net VSS
[05/04 17:15:12      9s] <CMD> set init_lef_file {lef/gsclib090_translated.lef lef/gsclib090_translated_ref.lef}
[05/04 17:15:12      9s] <CMD> set init_mmmc_file Default.view
[05/04 17:15:12      9s] <CMD> set init_pwr_net VDD
[05/04 17:15:12      9s] <CMD> set init_verilog Array_netlist.v
[05/04 17:15:12      9s] <CMD> set pegDefaultResScaleFactor 1.000000
[05/04 17:15:12      9s] <CMD> set pegDetailResScaleFactor 1.000000
[05/04 17:15:17      9s] <CMD> init_design
[05/04 17:15:17      9s] #% Begin Load MMMC data ... (date=05/04 17:15:17, mem=468.6M)
[05/04 17:15:17      9s] #% End Load MMMC data ... (date=05/04 17:15:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=468.7M, current mem=468.7M)
[05/04 17:15:17      9s] 
[05/04 17:15:17      9s] Loading LEF file lef/gsclib090_translated.lef ...
[05/04 17:15:17      9s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_POv', 
[05/04 17:15:17      9s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_DIFF', 
[05/04 17:15:17      9s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PSUB', 
[05/04 17:15:17      9s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PIMP', 
[05/04 17:15:17      9s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_NIMP', 
[05/04 17:15:17      9s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_NWELL', 
[05/04 17:15:17      9s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PO', 
[05/04 17:15:17      9s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_DIFFc', 
[05/04 17:15:17      9s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_POLYc', 
[05/04 17:15:17      9s] **WARN: (IMPLF-105):	The layer 'Oxide' specified in SAMENET spacing
[05/04 17:15:17      9s] rule is neither a routing layer nor a cut layer. The rule is ignored.
[05/04 17:15:17      9s] **WARN: (IMPLF-105):	The layer 'Poly' specified in SAMENET spacing
[05/04 17:15:17      9s] rule is neither a routing layer nor a cut layer. The rule is ignored.
[05/04 17:15:17      9s] Set DBUPerIGU to M2 pitch 580.
[05/04 17:15:17      9s] 
[05/04 17:15:17      9s] Loading LEF file lef/gsclib090_translated_ref.lef ...
[05/04 17:15:17      9s] **WARN: (IMPLF-119):	LAYER 'Oxide' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/04 17:15:17      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/04 17:15:17      9s] Type 'man IMPLF-119' for more detail.
[05/04 17:15:17      9s] **WARN: (IMPLF-119):	LAYER 'Poly' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/04 17:15:17      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/04 17:15:17      9s] Type 'man IMPLF-119' for more detail.
[05/04 17:15:17      9s] **WARN: (IMPLF-119):	LAYER 'Nhvt' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/04 17:15:17      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/04 17:15:17      9s] Type 'man IMPLF-119' for more detail.
[05/04 17:15:17      9s] **WARN: (IMPLF-119):	LAYER 'Nimp' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/04 17:15:17      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/04 17:15:17      9s] Type 'man IMPLF-119' for more detail.
[05/04 17:15:17      9s] **WARN: (IMPLF-119):	LAYER 'Phvt' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/04 17:15:17      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/04 17:15:17      9s] Type 'man IMPLF-119' for more detail.
[05/04 17:15:17      9s] **WARN: (IMPLF-119):	LAYER 'Pimp' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/04 17:15:17      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/04 17:15:17      9s] Type 'man IMPLF-119' for more detail.
[05/04 17:15:17      9s] **WARN: (IMPLF-119):	LAYER 'Nzvt' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/04 17:15:17      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/04 17:15:17      9s] Type 'man IMPLF-119' for more detail.
[05/04 17:15:17      9s] **WARN: (IMPLF-119):	LAYER 'SiProt' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/04 17:15:17      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/04 17:15:17      9s] Type 'man IMPLF-119' for more detail.
[05/04 17:15:17      9s] **WARN: (IMPLF-119):	LAYER 'Cont' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/04 17:15:17      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/04 17:15:17      9s] Type 'man IMPLF-119' for more detail.
[05/04 17:15:17      9s] **WARN: (IMPLF-119):	LAYER 'Metal1' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/04 17:15:17      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/04 17:15:17      9s] Type 'man IMPLF-119' for more detail.
[05/04 17:15:17      9s] **WARN: (IMPLF-119):	LAYER 'Via1' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/04 17:15:17      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/04 17:15:17      9s] Type 'man IMPLF-119' for more detail.
[05/04 17:15:17      9s] **WARN: (IMPLF-119):	LAYER 'Metal2' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/04 17:15:17      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/04 17:15:17      9s] Type 'man IMPLF-119' for more detail.
[05/04 17:15:17      9s] **WARN: (IMPLF-119):	LAYER 'Via2' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/04 17:15:17      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/04 17:15:17      9s] Type 'man IMPLF-119' for more detail.
[05/04 17:15:17      9s] **WARN: (IMPLF-119):	LAYER 'Metal3' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/04 17:15:17      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/04 17:15:17      9s] Type 'man IMPLF-119' for more detail.
[05/04 17:15:17      9s] **WARN: (IMPLF-119):	LAYER 'Via3' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/04 17:15:17      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/04 17:15:17      9s] Type 'man IMPLF-119' for more detail.
[05/04 17:15:17      9s] **WARN: (IMPLF-119):	LAYER 'Metal4' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/04 17:15:17      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/04 17:15:17      9s] Type 'man IMPLF-119' for more detail.
[05/04 17:15:17      9s] **WARN: (IMPLF-119):	LAYER 'Via4' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/04 17:15:17      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/04 17:15:17      9s] Type 'man IMPLF-119' for more detail.
[05/04 17:15:17      9s] **WARN: (IMPLF-119):	LAYER 'Metal5' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/04 17:15:17      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/04 17:15:17      9s] Type 'man IMPLF-119' for more detail.
[05/04 17:15:17      9s] **WARN: (IMPLF-119):	LAYER 'Via5' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/04 17:15:17      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/04 17:15:17      9s] Type 'man IMPLF-119' for more detail.
[05/04 17:15:17      9s] **WARN: (IMPLF-119):	LAYER 'Metal6' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/04 17:15:17      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/04 17:15:17      9s] Type 'man IMPLF-119' for more detail.
[05/04 17:15:17      9s] **WARN: (EMS-27):	Message (IMPLF-119) has exceeded the current message display limit of 20.
[05/04 17:15:17      9s] To increase the message display limit, refer to the product command reference manual.
[05/04 17:15:17      9s] **ERROR: (IMPLF-223):	The LEF via 'VIA1X' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
[05/04 17:15:17      9s] **ERROR: (IMPLF-223):	The LEF via 'VIA1V' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
[05/04 17:15:17      9s] **ERROR: (IMPLF-223):	The LEF via 'VIA1H' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
[05/04 17:15:17      9s] **ERROR: (IMPLF-223):	The LEF via 'VIA1XR90' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
[05/04 17:15:17      9s] **ERROR: (IMPLF-223):	The LEF via 'VIA1_2CUT_E' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
[05/04 17:15:17      9s] **ERROR: (IMPLF-223):	The LEF via 'VIA1_2CUT_W' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
[05/04 17:15:17      9s] **ERROR: (IMPLF-223):	The LEF via 'VIA1_2CUT_N' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
[05/04 17:15:17      9s] **ERROR: (IMPLF-223):	The LEF via 'VIA1_2CUT_S' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
[05/04 17:15:17      9s] **ERROR: (IMPLF-223):	The LEF via 'VIA1_2X2CUT' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
[05/04 17:15:17      9s] **ERROR: (IMPLF-223):	The LEF via 'VIA2X' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
[05/04 17:15:17      9s] **ERROR: (IMPLF-223):	The LEF via 'VIA2H' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
[05/04 17:15:17      9s] **ERROR: (IMPLF-223):	The LEF via 'VIA2V' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
[05/04 17:15:17      9s] **ERROR: (IMPLF-223):	The LEF via 'VIA2XR90' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
[05/04 17:15:17      9s] **ERROR: (IMPLF-223):	The LEF via 'VIA2TOS' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
[05/04 17:15:17      9s] **ERROR: (IMPLF-223):	The LEF via 'VIA2TOS_S' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
[05/04 17:15:17      9s] **ERROR: (IMPLF-223):	The LEF via 'VIA2TOS_N' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
[05/04 17:15:17      9s] **ERROR: (IMPLF-223):	The LEF via 'VIA2_2CUT_N' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
[05/04 17:15:17      9s] **ERROR: (IMPLF-223):	The LEF via 'VIA2_2CUT_S' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
[05/04 17:15:17      9s] **ERROR: (IMPLF-223):	The LEF via 'VIA2_2CUT_E' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
[05/04 17:15:17      9s] **ERROR: (IMPLF-223):	The LEF via 'VIA2_2CUT_W' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
[05/04 17:15:17      9s] **WARN: (EMS-27):	Message (IMPLF-223) has exceeded the current message display limit of 20.
[05/04 17:15:17      9s] To increase the message display limit, refer to the product command reference manual.
[05/04 17:15:17      9s] **WARN: (IMPLF-151):	The viaRule 'VIA1ARRAY' has been defined, the content will be skipped.
[05/04 17:15:17      9s] **WARN: (IMPLF-151):	The viaRule 'VIA2ARRAY' has been defined, the content will be skipped.
[05/04 17:15:17      9s] **WARN: (IMPLF-151):	The viaRule 'VIA3ARRAY' has been defined, the content will be skipped.
[05/04 17:15:17      9s] **WARN: (IMPLF-151):	The viaRule 'VIA4ARRAY' has been defined, the content will be skipped.
[05/04 17:15:17      9s] **WARN: (IMPLF-151):	The viaRule 'VIA5ARRAY' has been defined, the content will be skipped.
[05/04 17:15:17      9s] **WARN: (IMPLF-151):	The viaRule 'VIA6ARRAY' has been defined, the content will be skipped.
[05/04 17:15:17      9s] **WARN: (IMPLF-151):	The viaRule 'VIA7ARRAY' has been defined, the content will be skipped.
[05/04 17:15:17      9s] **WARN: (IMPLF-151):	The viaRule 'VIA8ARRAY' has been defined, the content will be skipped.
[05/04 17:15:17      9s] **WARN: (IMPLF-151):	The viaRule 'M9_M8v' has been defined, the content will be skipped.
[05/04 17:15:17      9s] **WARN: (IMPLF-151):	The viaRule 'M8_M7v' has been defined, the content will be skipped.
[05/04 17:15:17      9s] **WARN: (IMPLF-151):	The viaRule 'M7_M6v' has been defined, the content will be skipped.
[05/04 17:15:17      9s] **WARN: (IMPLF-151):	The viaRule 'M6_M5v' has been defined, the content will be skipped.
[05/04 17:15:17      9s] **WARN: (IMPLF-151):	The viaRule 'M5_M4v' has been defined, the content will be skipped.
[05/04 17:15:17      9s] **WARN: (IMPLF-151):	The viaRule 'M4_M3v' has been defined, the content will be skipped.
[05/04 17:15:17      9s] **WARN: (IMPLF-151):	The viaRule 'M3_M2v' has been defined, the content will be skipped.
[05/04 17:15:17      9s] **WARN: (IMPLF-151):	The viaRule 'M2_M1v' has been defined, the content will be skipped.
[05/04 17:15:17      9s] **WARN: (IMPLF-151):	The viaRule 'M1_POv' has been defined, the content will be skipped.
[05/04 17:15:17      9s] **WARN: (IMPLF-151):	The viaRule 'M1_DIFF' has been defined, the content will be skipped.
[05/04 17:15:17      9s] **WARN: (IMPLF-151):	The viaRule 'M1_PSUB' has been defined, the content will be skipped.
[05/04 17:15:17      9s] **WARN: (IMPLF-151):	The viaRule 'M1_PIMP' has been defined, the content will be skipped.
[05/04 17:15:17      9s] **WARN: (EMS-27):	Message (IMPLF-151) has exceeded the current message display limit of 20.
[05/04 17:15:17      9s] To increase the message display limit, refer to the product command reference manual.
[05/04 17:15:17      9s] **WARN: (IMPLF-105):	The layer 'Oxide' specified in SAMENET spacing
[05/04 17:15:17      9s] rule is neither a routing layer nor a cut layer. The rule is ignored.
[05/04 17:15:17      9s] **WARN: (IMPLF-105):	The layer 'Poly' specified in SAMENET spacing
[05/04 17:15:17      9s] rule is neither a routing layer nor a cut layer. The rule is ignored.
[05/04 17:15:17      9s] **WARN: (IMPLF-58):	MACRO 'OAI2BB1X4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[05/04 17:15:17      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/04 17:15:17      9s] Type 'man IMPLF-58' for more detail.
[05/04 17:15:17      9s] **WARN: (IMPLF-58):	MACRO 'OA22X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[05/04 17:15:17      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/04 17:15:17      9s] Type 'man IMPLF-58' for more detail.
[05/04 17:15:17      9s] **WARN: (IMPLF-58):	MACRO 'NAND3X8' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[05/04 17:15:17      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/04 17:15:17      9s] Type 'man IMPLF-58' for more detail.
[05/04 17:15:17      9s] **WARN: (IMPLF-58):	MACRO 'SDFFRX4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[05/04 17:15:17      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/04 17:15:17      9s] Type 'man IMPLF-58' for more detail.
[05/04 17:15:17      9s] **WARN: (IMPLF-58):	MACRO 'TLATSRX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[05/04 17:15:17      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/04 17:15:17      9s] Type 'man IMPLF-58' for more detail.
[05/04 17:15:17      9s] **WARN: (IMPLF-58):	MACRO 'OAI2BB1X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[05/04 17:15:17      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/04 17:15:17      9s] Type 'man IMPLF-58' for more detail.
[05/04 17:15:17      9s] **WARN: (IMPLF-58):	MACRO 'DLY4X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[05/04 17:15:17      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/04 17:15:17      9s] Type 'man IMPLF-58' for more detail.
[05/04 17:15:17      9s] **WARN: (IMPLF-58):	MACRO 'ADDFX4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[05/04 17:15:17      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/04 17:15:17      9s] Type 'man IMPLF-58' for more detail.
[05/04 17:15:17      9s] **WARN: (IMPLF-58):	MACRO 'CLKAND2X12' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[05/04 17:15:17      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/04 17:15:17      9s] Type 'man IMPLF-58' for more detail.
[05/04 17:15:17      9s] **WARN: (IMPLF-58):	MACRO 'MXI3XL' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[05/04 17:15:17      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/04 17:15:17      9s] Type 'man IMPLF-58' for more detail.
[05/04 17:15:17      9s] **WARN: (IMPLF-58):	MACRO 'NAND3X6' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[05/04 17:15:17      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/04 17:15:17      9s] Type 'man IMPLF-58' for more detail.
[05/04 17:15:17      9s] **WARN: (IMPLF-58):	MACRO 'SDFFRX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[05/04 17:15:17      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/04 17:15:17      9s] Type 'man IMPLF-58' for more detail.
[05/04 17:15:17      9s] **WARN: (IMPLF-58):	MACRO 'MX3X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[05/04 17:15:17      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/04 17:15:17      9s] Type 'man IMPLF-58' for more detail.
[05/04 17:15:17      9s] **WARN: (IMPLF-58):	MACRO 'SDFFSRHQX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[05/04 17:15:17      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/04 17:15:17      9s] Type 'man IMPLF-58' for more detail.
[05/04 17:15:17      9s] **WARN: (IMPLF-58):	MACRO 'OAI33XL' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[05/04 17:15:17      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/04 17:15:17      9s] Type 'man IMPLF-58' for more detail.
[05/04 17:15:17      9s] **WARN: (IMPLF-58):	MACRO 'TLATSRX4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[05/04 17:15:17      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/04 17:15:17      9s] Type 'man IMPLF-58' for more detail.
[05/04 17:15:17      9s] **WARN: (IMPLF-58):	MACRO 'DFFHQX4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[05/04 17:15:17      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/04 17:15:17      9s] Type 'man IMPLF-58' for more detail.
[05/04 17:15:17      9s] **WARN: (IMPLF-58):	MACRO 'AOI221X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[05/04 17:15:17      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/04 17:15:17      9s] Type 'man IMPLF-58' for more detail.
[05/04 17:15:17      9s] **WARN: (IMPLF-58):	MACRO 'ADDFX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[05/04 17:15:17      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/04 17:15:17      9s] Type 'man IMPLF-58' for more detail.
[05/04 17:15:17      9s] **WARN: (IMPLF-58):	MACRO 'AOI22XL' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[05/04 17:15:17      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/04 17:15:17      9s] Type 'man IMPLF-58' for more detail.
[05/04 17:15:17      9s] **WARN: (EMS-27):	Message (IMPLF-58) has exceeded the current message display limit of 20.
[05/04 17:15:17      9s] To increase the message display limit, refer to the product command reference manual.
[05/04 17:15:17      9s] **WARN: (IMPLF-61):	487 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data have been ignored.
[05/04 17:15:17      9s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/04 17:15:17      9s] Type 'man IMPLF-61' for more detail.
[05/04 17:15:17      9s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 17:15:17      9s] Type 'man IMPLF-200' for more detail.
[05/04 17:15:17      9s] 
[05/04 17:15:17      9s] viaInitial starts at Sat May  4 17:15:17 2019
viaInitial ends at Sat May  4 17:15:17 2019
Loading view definition file from Default.view
[05/04 17:15:17      9s] Reading MAX_timing timing library '/root/Desktop/Array/lib/90/slow.lib' ...
[05/04 17:15:17      9s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'ACHCONX2' is not defined in the library. (File /root/Desktop/Array/lib/90/slow.lib)
[05/04 17:15:17      9s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'ACHCONX2' is not defined in the library. (File /root/Desktop/Array/lib/90/slow.lib)
[05/04 17:15:17      9s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'CI' of cell 'ACHCONX2' is not defined in the library. (File /root/Desktop/Array/lib/90/slow.lib)
[05/04 17:15:17      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CON' of cell 'ACHCONX2' is not defined in the library. (File /root/Desktop/Array/lib/90/slow.lib)
[05/04 17:15:17      9s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'ADDFHX1' is not defined in the library. (File /root/Desktop/Array/lib/90/slow.lib)
[05/04 17:15:17      9s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'ADDFHX1' is not defined in the library. (File /root/Desktop/Array/lib/90/slow.lib)
[05/04 17:15:17      9s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'CI' of cell 'ADDFHX1' is not defined in the library. (File /root/Desktop/Array/lib/90/slow.lib)
[05/04 17:15:17      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX1' is not defined in the library. (File /root/Desktop/Array/lib/90/slow.lib)
[05/04 17:15:17      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX1' is not defined in the library. (File /root/Desktop/Array/lib/90/slow.lib)
[05/04 17:15:17      9s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'ADDFHX2' is not defined in the library. (File /root/Desktop/Array/lib/90/slow.lib)
[05/04 17:15:17      9s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'ADDFHX2' is not defined in the library. (File /root/Desktop/Array/lib/90/slow.lib)
[05/04 17:15:17      9s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'CI' of cell 'ADDFHX2' is not defined in the library. (File /root/Desktop/Array/lib/90/slow.lib)
[05/04 17:15:17      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX2' is not defined in the library. (File /root/Desktop/Array/lib/90/slow.lib)
[05/04 17:15:17      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX2' is not defined in the library. (File /root/Desktop/Array/lib/90/slow.lib)
[05/04 17:15:17      9s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'ADDFHX4' is not defined in the library. (File /root/Desktop/Array/lib/90/slow.lib)
[05/04 17:15:17      9s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'ADDFHX4' is not defined in the library. (File /root/Desktop/Array/lib/90/slow.lib)
[05/04 17:15:17      9s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'CI' of cell 'ADDFHX4' is not defined in the library. (File /root/Desktop/Array/lib/90/slow.lib)
[05/04 17:15:17      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX4' is not defined in the library. (File /root/Desktop/Array/lib/90/slow.lib)
[05/04 17:15:17      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX4' is not defined in the library. (File /root/Desktop/Array/lib/90/slow.lib)
[05/04 17:15:17      9s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'ADDFHXL' is not defined in the library. (File /root/Desktop/Array/lib/90/slow.lib)
[05/04 17:15:17      9s] Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[05/04 17:15:17     10s] Read 479 cells in library 'slow' 
[05/04 17:15:17     10s] *** End library_loading (cpu=0.01min, real=0.00min, mem=21.9M, fe_cpu=0.17min, fe_real=0.48min, fe_mem=594.9M) ***
[05/04 17:15:17     10s] #% Begin Load netlist data ... (date=05/04 17:15:17, mem=528.9M)
[05/04 17:15:17     10s] *** Begin netlist parsing (mem=594.9M) ***
[05/04 17:15:17     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3XL' is defined in LEF but not in the timing library.
[05/04 17:15:17     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3XL' is defined in LEF but not in the timing library.
[05/04 17:15:17     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X1' is defined in LEF but not in the timing library.
[05/04 17:15:17     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X1' is defined in LEF but not in the timing library.
[05/04 17:15:17     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2XL' is defined in LEF but not in the timing library.
[05/04 17:15:17     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2XL' is defined in LEF but not in the timing library.
[05/04 17:15:17     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X4' is defined in LEF but not in the timing library.
[05/04 17:15:17     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X4' is defined in LEF but not in the timing library.
[05/04 17:15:17     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X2' is defined in LEF but not in the timing library.
[05/04 17:15:17     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X2' is defined in LEF but not in the timing library.
[05/04 17:15:17     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X1' is defined in LEF but not in the timing library.
[05/04 17:15:17     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X1' is defined in LEF but not in the timing library.
[05/04 17:15:17     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3XL' is defined in LEF but not in the timing library.
[05/04 17:15:17     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3XL' is defined in LEF but not in the timing library.
[05/04 17:15:17     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3X1' is defined in LEF but not in the timing library.
[05/04 17:15:17     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3X1' is defined in LEF but not in the timing library.
[05/04 17:15:17     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR2XL' is defined in LEF but not in the timing library.
[05/04 17:15:17     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR2XL' is defined in LEF but not in the timing library.
[05/04 17:15:17     10s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR2X4' is defined in LEF but not in the timing library.
[05/04 17:15:17     10s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR2X4' is defined in LEF but not in the timing library.
[05/04 17:15:17     10s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[05/04 17:15:17     10s] To increase the message display limit, refer to the product command reference manual.
[05/04 17:15:17     10s] Created 479 new cells from 1 timing libraries.
[05/04 17:15:17     10s] Reading netlist ...
[05/04 17:15:17     10s] Backslashed names will retain backslash and a trailing blank character.
[05/04 17:15:17     10s] Reading verilog netlist 'Array_netlist.v'
[05/04 17:15:17     10s] 
[05/04 17:15:17     10s] *** Memory Usage v#1 (Current mem = 594.930M, initial mem = 232.363M) ***
[05/04 17:15:17     10s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=594.9M) ***
[05/04 17:15:17     10s] #% End Load netlist data ... (date=05/04 17:15:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=528.9M, current mem=491.2M)
[05/04 17:15:17     10s] Top level cell is Array.
[05/04 17:15:17     10s] Hooked 479 DB cells to tlib cells.
[05/04 17:15:17     10s] Starting recursive module instantiation check.
[05/04 17:15:17     10s] No recursion found.
[05/04 17:15:17     10s] Building hierarchical netlist for Cell Array ...
[05/04 17:15:17     10s] *** Netlist is unique.
[05/04 17:15:17     10s] Setting Std. cell height to 5220 DBU (smallest netlist inst).
[05/04 17:15:17     10s] ** info: there are 500 modules.
[05/04 17:15:17     10s] ** info: there are 28 stdCell insts.
[05/04 17:15:17     10s] 
[05/04 17:15:17     10s] *** Memory Usage v#1 (Current mem = 632.602M, initial mem = 232.363M) ***
[05/04 17:15:17     10s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/04 17:15:17     10s] Type 'man IMPFP-3961' for more detail.
[05/04 17:15:17     10s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/04 17:15:17     10s] Type 'man IMPFP-3961' for more detail.
[05/04 17:15:17     10s] Horizontal Layer M1 offset = 290 (derived)
[05/04 17:15:17     10s] Vertical Layer M2 offset = 290 (derived)
[05/04 17:15:17     10s] Generated pitch 0.29 in Metal8 is different from 0.87 defined in technology file in unpreferred direction.
[05/04 17:15:17     10s] Set Default Net Delay as 1000 ps.
[05/04 17:15:17     10s] Set Default Net Load as 0.5 pF. 
[05/04 17:15:17     10s] Set Default Input Pin Transition as 0.1 ps.
[05/04 17:15:17     10s] Extraction setup Delayed 
[05/04 17:15:17     10s] *Info: initialize multi-corner CTS.
[05/04 17:15:18     10s] Reading timing constraints file 'constraints_top.sdc' ...
[05/04 17:15:18     10s] Current (total cpu=0:00:10.5, real=0:00:30.0, peak res=618.9M, current mem=618.9M)
[05/04 17:15:18     10s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'clk' (File constraints_top.sdc, Line 1).
[05/04 17:15:18     10s] 
[05/04 17:15:18     10s] **ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'clk' (File constraints_top.sdc, Line 1).

**ERROR: (TCLCMD-1109):	Could not find source for create_clock command (File constraints_top.sdc, Line 1).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'clk' (File constraints_top.sdc, Line 2).
[05/04 17:15:18     10s] 
[05/04 17:15:18     10s] **ERROR: (TCLCMD-917):	Cannot find 'clocks' that match 'clk' (File constraints_top.sdc, Line 2).

**ERROR: (TCLCMD-265):	No matching clock found for '' (File constraints_top.sdc, Line 2).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'clk' (File constraints_top.sdc, Line 3).
[05/04 17:15:18     10s] 
[05/04 17:15:18     10s] **ERROR: (TCLCMD-917):	Cannot find 'clocks' that match 'clk' (File constraints_top.sdc, Line 3).

**ERROR: (TCLCMD-265):	No matching clock found for '' (File constraints_top.sdc, Line 3).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'clk' (File constraints_top.sdc, Line 4).
[05/04 17:15:18     10s] 
[05/04 17:15:18     10s] **ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'clk' (File constraints_top.sdc, Line 4).

**ERROR: (TCLCMD-917):	Cannot find 'clocks, ports, or pins' that match '' (File constraints_top.sdc, Line 4).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'rst' (File constraints_top.sdc, Line 5).
[05/04 17:15:18     10s] 
[05/04 17:15:18     10s] **ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'rst' (File constraints_top.sdc, Line 5).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'clk' (File constraints_top.sdc, Line 5).
[05/04 17:15:18     10s] 
[05/04 17:15:18     10s] **ERROR: (TCLCMD-917):	Cannot find 'clocks' that match 'clk' (File constraints_top.sdc, Line 5).

**ERROR: (TCLCMD-917):	Cannot find 'clocks' that match '' (File constraints_top.sdc, Line 5).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'count' (File constraints_top.sdc, Line 6).
[05/04 17:15:18     10s] 
[05/04 17:15:18     10s] **ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'count' (File constraints_top.sdc, Line 6).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'clk' (File constraints_top.sdc, Line 6).
[05/04 17:15:18     10s] 
[05/04 17:15:18     10s] **ERROR: (TCLCMD-917):	Cannot find 'clocks' that match 'clk' (File constraints_top.sdc, Line 6).

**ERROR: (TCLCMD-917):	Cannot find 'clocks' that match '' (File constraints_top.sdc, Line 6).

INFO (CTE): Reading of timing constraints file constraints_top.sdc completed, with 8 Warnings and 14 Errors.
[05/04 17:15:18     10s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=618.9M, current mem=618.2M)
[05/04 17:15:18     10s] Current (total cpu=0:00:10.5, real=0:00:30.0, peak res=618.9M, current mem=618.2M)
[05/04 17:15:18     10s] Creating Cell Server ...(0, 1, 1, 1)
[05/04 17:15:18     10s] Summary for sequential cells identification: 
[05/04 17:15:18     10s]   Identified SBFF number: 112
[05/04 17:15:18     10s]   Identified MBFF number: 0
[05/04 17:15:18     10s]   Identified SB Latch number: 0
[05/04 17:15:18     10s]   Identified MB Latch number: 0
[05/04 17:15:18     10s]   Not identified SBFF number: 8
[05/04 17:15:18     10s]   Not identified MBFF number: 0
[05/04 17:15:18     10s]   Not identified SB Latch number: 0
[05/04 17:15:18     10s]   Not identified MB Latch number: 0
[05/04 17:15:18     10s]   Number of sequential cells which are not FFs: 32
[05/04 17:15:18     10s] Total number of combinational cells: 317
[05/04 17:15:18     10s] Total number of sequential cells: 152
[05/04 17:15:18     10s] Total number of tristate cells: 10
[05/04 17:15:18     10s] Total number of level shifter cells: 0
[05/04 17:15:18     10s] Total number of power gating cells: 0
[05/04 17:15:18     10s] Total number of isolation cells: 0
[05/04 17:15:18     10s] Total number of power switch cells: 0
[05/04 17:15:18     10s] Total number of pulse generator cells: 0
[05/04 17:15:18     10s] Total number of always on buffers: 0
[05/04 17:15:18     10s] Total number of retention cells: 0
[05/04 17:15:18     10s] List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
[05/04 17:15:18     10s] Total number of usable buffers: 16
[05/04 17:15:18     10s] List of unusable buffers:
[05/04 17:15:18     10s] Total number of unusable buffers: 0
[05/04 17:15:18     10s] List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
[05/04 17:15:18     10s] Total number of usable inverters: 19
[05/04 17:15:18     10s] List of unusable inverters:
[05/04 17:15:18     10s] Total number of unusable inverters: 0
[05/04 17:15:18     10s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
[05/04 17:15:18     10s] Total number of identified usable delay cells: 8
[05/04 17:15:18     10s] List of identified unusable delay cells:
[05/04 17:15:18     10s] Total number of identified unusable delay cells: 0
[05/04 17:15:18     10s] Creating Cell Server, finished. 
[05/04 17:15:18     10s] 
[05/04 17:15:18     10s] Deleting Cell Server ...
[05/04 17:15:18     10s] Patterns Extraction called explicitly through PreRoutePatternsIfNeeded call 
[05/04 17:15:18     10s] Extraction setup Started 
[05/04 17:15:18     10s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[05/04 17:15:18     10s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/04 17:15:18     10s] Type 'man IMPEXT-2773' for more detail.
[05/04 17:15:18     10s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 1.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[05/04 17:15:18     10s] Type 'man IMPEXT-2776' for more detail.
[05/04 17:15:18     10s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 1.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[05/04 17:15:18     10s] Type 'man IMPEXT-2776' for more detail.
[05/04 17:15:18     10s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 1.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[05/04 17:15:18     10s] Type 'man IMPEXT-2776' for more detail.
[05/04 17:15:18     10s] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 1.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[05/04 17:15:18     10s] Type 'man IMPEXT-2776' for more detail.
[05/04 17:15:18     10s] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 1.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[05/04 17:15:18     10s] Type 'man IMPEXT-2776' for more detail.
[05/04 17:15:18     10s] **WARN: (IMPEXT-2776):	The via resistance between layers M6 and M7 is not defined in the capacitance table file. The via resistance of 1.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[05/04 17:15:18     10s] Type 'man IMPEXT-2776' for more detail.
[05/04 17:15:18     10s] **WARN: (IMPEXT-2776):	The via resistance between layers M7 and M8 is not defined in the capacitance table file. The via resistance of 0.35 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[05/04 17:15:18     10s] Type 'man IMPEXT-2776' for more detail.
[05/04 17:15:18     10s] **WARN: (IMPEXT-2776):	The via resistance between layers M8 and M9 is not defined in the capacitance table file. The via resistance of 0.35 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[05/04 17:15:18     10s] Type 'man IMPEXT-2776' for more detail.
[05/04 17:15:18     10s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.08 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/04 17:15:18     10s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.06 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/04 17:15:18     10s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.06 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/04 17:15:18     10s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.06 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/04 17:15:18     10s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.06 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/04 17:15:18     10s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.06 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/04 17:15:18     10s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.06 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/04 17:15:18     10s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.02 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/04 17:15:18     10s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.02 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/04 17:15:18     10s] Summary of Active RC-Corners : 
[05/04 17:15:18     10s]  
[05/04 17:15:18     10s]  Analysis View: Worst
[05/04 17:15:18     10s]     RC-Corner Name        : default_rc_corner
[05/04 17:15:18     10s]     RC-Corner Index       : 0
[05/04 17:15:18     10s]     RC-Corner Temperature : 25 Celsius
[05/04 17:15:18     10s]     RC-Corner Cap Table   : ''
[05/04 17:15:18     10s]     RC-Corner PreRoute Res Factor         : 1
[05/04 17:15:18     10s]     RC-Corner PreRoute Cap Factor         : 1
[05/04 17:15:18     10s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/04 17:15:18     10s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/04 17:15:18     10s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/04 17:15:18     10s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[05/04 17:15:18     10s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[05/04 17:15:18     10s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[05/04 17:15:18     10s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/04 17:15:18     10s] 
[05/04 17:15:18     10s] *** Summary of all messages that are not suppressed in this session:
[05/04 17:15:18     10s] Severity  ID               Count  Summary                                  
[05/04 17:15:18     10s] WARNING   IMPLF-151           41  The viaRule '%s' has been defined, the c...
[05/04 17:15:18     10s] WARNING   IMPLF-155            9  ViaRule only supports routing/cut layer,...
[05/04 17:15:18     10s] WARNING   IMPLF-58           487  MACRO '%s' has been found in the databas...
[05/04 17:15:18     10s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[05/04 17:15:18     10s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[05/04 17:15:18     10s] ERROR     IMPLF-223          103  The LEF via '%s' has been defined and fo...
[05/04 17:15:18     10s] WARNING   IMPLF-105            4  The layer '%s' specified in SAMENET spac...
[05/04 17:15:18     10s] WARNING   IMPLF-119           27  LAYER '%s' has been found in the databas...
[05/04 17:15:18     10s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[05/04 17:15:18     10s] WARNING   IMPEXT-2766          9  The sheet resistance for layer %s is not...
[05/04 17:15:18     10s] WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
[05/04 17:15:18     10s] WARNING   IMPEXT-2776          8  The via resistance between layers %s and...
[05/04 17:15:18     10s] WARNING   IMPVL-159          958  Pin '%s' of cell '%s' is defined in LEF ...
[05/04 17:15:18     10s] ERROR     TCLCMD-265           2  No matching clock found for '%s'         
[05/04 17:15:18     10s] WARNING   TCLCMD-513           8  The software could not find a matching o...
[05/04 17:15:18     10s] ERROR     TCLCMD-917          11  Cannot find '%s' that match '%s'         
[05/04 17:15:18     10s] ERROR     TCLCMD-1109          1  Could not find source for %s command     
[05/04 17:15:18     10s] WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
[05/04 17:15:18     10s] *** Message Summary: 1576 warning(s), 117 error(s)
[05/04 17:15:18     10s] 
[05/04 17:15:36     11s] <CMD> fit
[05/04 17:15:38     12s] <CMD> getIoFlowFlag
[05/04 17:15:46     12s] <CMD> setIoFlowFlag 0
[05/04 17:15:46     12s] <CMD> floorPlan -site gsclib090site -r 0.838842975207 0.699987 8 8 8 8
[05/04 17:15:46     12s] Horizontal Layer M1 offset = 290 (derived)
[05/04 17:15:46     12s] Vertical Layer M2 offset = 290 (derived)
[05/04 17:15:46     12s] Generated pitch 0.29 in Metal8 is different from 0.87 defined in technology file in unpreferred direction.
[05/04 17:15:46     12s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[05/04 17:15:46     12s] <CMD> uiSetTool select
[05/04 17:15:46     12s] <CMD> getIoFlowFlag
[05/04 17:15:46     12s] <CMD> fit
[05/04 17:15:47     12s] <CMD> setIoFlowFlag 0
[05/04 17:15:47     12s] <CMD> floorPlan -site gsclib090site -r 0.613636363636 0.69697 8.12 8.12 8.12 8.12
[05/04 17:15:47     12s] Horizontal Layer M1 offset = 290 (derived)
[05/04 17:15:47     12s] Vertical Layer M2 offset = 290 (derived)
[05/04 17:15:47     12s] Generated pitch 0.29 in Metal8 is different from 0.87 defined in technology file in unpreferred direction.
[05/04 17:15:47     12s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[05/04 17:15:47     12s] <CMD> uiSetTool select
[05/04 17:15:47     12s] <CMD> getIoFlowFlag
[05/04 17:15:47     12s] <CMD> fit
[05/04 17:16:01     14s] <CMD> clearGlobalNets
[05/04 17:16:01     14s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {}
[05/04 17:16:11     14s] <CMD> clearGlobalNets
[05/04 17:16:11     14s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {}
[05/04 17:16:11     14s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {}
[05/04 17:16:27     16s] <CMD> pan 8.691 14.188
[05/04 17:16:29     16s] <CMD> pan 0.036 -0.279
[05/04 17:16:31     16s] <CMD> selectObject IO_Pin {op[7]}
[05/04 17:16:32     16s] <CMD> get_visible_nets
[05/04 17:16:33     16s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[05/04 17:16:44     17s] <CMD> setPinAssignMode -pinEditInBatch true
[05/04 17:16:44     17s] <CMD> editPin -fixOverlap 1 -spreadDirection clockwise -edge 1 -layer 1 -spreadType side -pin {{a[0]} {a[1]} {a[2]} {a[3]}}
[05/04 17:16:44     17s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/04 17:16:44     17s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/04 17:16:44     17s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/04 17:16:44     17s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/04 17:16:44     17s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/04 17:16:44     17s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/04 17:16:44     17s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/04 17:16:44     17s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/04 17:16:44     18s] Successfully spread [4] pins.
[05/04 17:16:44     18s] editPin : finished (cpu = 0:00:00.3 real = 0:00:00.0, mem = 946.5M).
[05/04 17:16:53     18s] <CMD> setPinAssignMode -pinEditInBatch true
[05/04 17:16:53     18s] <CMD> editPin -fixOverlap 1 -spreadDirection clockwise -edge 3 -layer 1 -spreadType side -pin {{b[0]} {b[1]} {b[2]} {b[3]}}
[05/04 17:16:53     18s] Successfully spread [4] pins.
[05/04 17:16:53     18s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 946.5M).
[05/04 17:16:58     19s] <CMD> setPinAssignMode -pinEditInBatch true
[05/04 17:16:58     19s] <CMD> editPin -fixOverlap 1 -spreadDirection clockwise -edge 2 -layer 1 -spreadType side -pin {{op[0]} {op[1]} {op[2]} {op[3]} {op[4]} {op[5]} {op[6]} {op[7]}}
[05/04 17:16:58     19s] Successfully spread [8] pins.
[05/04 17:16:58     19s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 947.5M).
[05/04 17:16:59     19s] <CMD> setPinAssignMode -pinEditInBatch true
[05/04 17:16:59     19s] <CMD> editPin -pinWidth 0.12 -pinDepth 0.585 -fixOverlap 1 -spreadDirection clockwise -edge 2 -layer 1 -spreadType side -pin {{op[0]} {op[1]} {op[2]} {op[3]} {op[4]} {op[5]} {op[6]} {op[7]}}
[05/04 17:16:59     19s] Successfully spread [8] pins.
[05/04 17:16:59     19s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 947.5M).
[05/04 17:16:59     19s] <CMD> setPinAssignMode -pinEditInBatch false
[05/04 17:17:00     19s] <CMD> fit
[05/04 17:17:18     21s] <CMD> set sprCreateIeRingOffset 1.0
[05/04 17:17:18     21s] <CMD> set sprCreateIeRingThreshold 1.0
[05/04 17:17:18     21s] <CMD> set sprCreateIeRingJogDistance 1.0
[05/04 17:17:18     21s] <CMD> set sprCreateIeRingLayers {}
[05/04 17:17:18     21s] <CMD> set sprCreateIeRingOffset 1.0
[05/04 17:17:18     21s] <CMD> set sprCreateIeRingThreshold 1.0
[05/04 17:17:18     21s] <CMD> set sprCreateIeRingJogDistance 1.0
[05/04 17:17:18     21s] <CMD> set sprCreateIeRingLayers {}
[05/04 17:17:18     21s] <CMD> set sprCreateIeStripeWidth 10.0
[05/04 17:17:18     21s] <CMD> set sprCreateIeStripeThreshold 1.0
[05/04 17:17:18     21s] <CMD> set sprCreateIeStripeWidth 10.0
[05/04 17:17:18     21s] <CMD> set sprCreateIeStripeThreshold 1.0
[05/04 17:17:18     21s] <CMD> set sprCreateIeRingOffset 1.0
[05/04 17:17:18     21s] <CMD> set sprCreateIeRingThreshold 1.0
[05/04 17:17:18     21s] <CMD> set sprCreateIeRingJogDistance 1.0
[05/04 17:17:18     21s] <CMD> set sprCreateIeRingLayers {}
[05/04 17:17:18     21s] <CMD> set sprCreateIeStripeWidth 10.0
[05/04 17:17:18     21s] <CMD> set sprCreateIeStripeThreshold 1.0
[05/04 17:17:32     22s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[05/04 17:17:32     22s] The ring targets are set to core/block ring wires.
[05/04 17:17:32     22s] addRing command will consider rows while creating rings.
[05/04 17:17:32     22s] addRing command will disallow rings to go over rows.
[05/04 17:17:32     22s] addRing command will ignore shorts while creating rings.
[05/04 17:17:32     22s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal9 bottom Metal9 left Metal8 right Metal8} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 0.5 bottom 0.5 left 0.5 right 0.5} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[05/04 17:17:32     22s] 
[05/04 17:17:32     22s] Ring generation is complete.
[05/04 17:17:32     22s] vias are now being generated.
[05/04 17:17:32     22s] addRing created 8 wires.
[05/04 17:17:32     22s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[05/04 17:17:32     22s] +--------+----------------+----------------+
[05/04 17:17:32     22s] |  Layer |     Created    |     Deleted    |
[05/04 17:17:32     22s] +--------+----------------+----------------+
[05/04 17:17:32     22s] | Metal8 |        4       |       NA       |
[05/04 17:17:32     22s] |  Via8  |        8       |        0       |
[05/04 17:17:32     22s] | Metal9 |        4       |       NA       |
[05/04 17:17:32     22s] +--------+----------------+----------------+
[05/04 17:17:33     22s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[05/04 17:17:33     22s] The ring targets are set to core/block ring wires.
[05/04 17:17:33     22s] addRing command will consider rows while creating rings.
[05/04 17:17:33     22s] addRing command will disallow rings to go over rows.
[05/04 17:17:33     22s] addRing command will ignore shorts while creating rings.
[05/04 17:17:33     22s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal9 bottom Metal9 left Metal8 right Metal8} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 0.5 bottom 0.5 left 0.5 right 0.5} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[05/04 17:17:33     22s] 
[05/04 17:17:33     22s] Ring generation is complete.
[05/04 17:17:36     22s] <CMD> set sprCreateIeRingOffset 1.0
[05/04 17:17:36     22s] <CMD> set sprCreateIeRingThreshold 1.0
[05/04 17:17:36     22s] <CMD> set sprCreateIeRingJogDistance 1.0
[05/04 17:17:36     22s] <CMD> set sprCreateIeRingLayers {}
[05/04 17:17:36     22s] <CMD> set sprCreateIeRingOffset 1.0
[05/04 17:17:36     22s] <CMD> set sprCreateIeRingThreshold 1.0
[05/04 17:17:36     22s] <CMD> set sprCreateIeRingJogDistance 1.0
[05/04 17:17:36     22s] <CMD> set sprCreateIeRingLayers {}
[05/04 17:17:36     22s] <CMD> set sprCreateIeStripeWidth 10.0
[05/04 17:17:36     22s] <CMD> set sprCreateIeStripeThreshold 1.0
[05/04 17:17:36     22s] <CMD> set sprCreateIeStripeWidth 10.0
[05/04 17:17:36     22s] <CMD> set sprCreateIeStripeThreshold 1.0
[05/04 17:17:36     22s] <CMD> set sprCreateIeRingOffset 1.0
[05/04 17:17:36     22s] <CMD> set sprCreateIeRingThreshold 1.0
[05/04 17:17:36     22s] <CMD> set sprCreateIeRingJogDistance 1.0
[05/04 17:17:36     22s] <CMD> set sprCreateIeRingLayers {}
[05/04 17:17:36     22s] <CMD> set sprCreateIeStripeWidth 10.0
[05/04 17:17:36     22s] <CMD> set sprCreateIeStripeThreshold 1.0
[05/04 17:17:45     23s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring }
[05/04 17:17:45     23s] addStripe will allow jog to connect padcore ring and block ring.
[05/04 17:17:45     23s] Stripes will stop at the boundary of the specified area.
[05/04 17:17:45     23s] When breaking rings, the power planner will consider the existence of blocks.
[05/04 17:17:45     23s] Stripes will not extend to closest target.
[05/04 17:17:45     23s] The power planner will set stripe antenna targets to none (no trimming allowed).
[05/04 17:17:45     23s] Stripes will not be created over regions without power planning wires.
[05/04 17:17:45     23s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[05/04 17:17:45     23s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[05/04 17:17:45     23s] Offset for stripe breaking is set to 0.
[05/04 17:17:45     23s] <CMD> addStripe -nets {VDD VSS} -layer Metal9 -direction vertical -width 1.8 -spacing 1.8 -set_to_set_distance 10 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal9 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal9 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[05/04 17:17:45     23s] 
[05/04 17:17:45     23s] Starting stripe generation ...
[05/04 17:17:45     23s] Non-Default Mode Option Settings :
[05/04 17:17:45     23s]   NONE
[05/04 17:17:45     23s] Stripe generation is complete.
[05/04 17:17:45     23s] vias are now being generated.
[05/04 17:17:45     23s] addStripe created 12 wires.
[05/04 17:17:45     23s] ViaGen created 12 vias, deleted 0 via to avoid violation.
[05/04 17:17:45     23s] +--------+----------------+----------------+
[05/04 17:17:45     23s] |  Layer |     Created    |     Deleted    |
[05/04 17:17:45     23s] +--------+----------------+----------------+
[05/04 17:17:45     23s] | Metal8 |        6       |       NA       |
[05/04 17:17:45     23s] |  Via8  |       12       |        0       |
[05/04 17:17:45     23s] | Metal9 |        6       |       NA       |
[05/04 17:17:45     23s] +--------+----------------+----------------+
[05/04 17:17:46     23s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring }
[05/04 17:17:46     23s] addStripe will allow jog to connect padcore ring and block ring.
[05/04 17:17:46     23s] Stripes will stop at the boundary of the specified area.
[05/04 17:17:46     23s] When breaking rings, the power planner will consider the existence of blocks.
[05/04 17:17:46     23s] Stripes will not extend to closest target.
[05/04 17:17:46     23s] The power planner will set stripe antenna targets to none (no trimming allowed).
[05/04 17:17:46     23s] Stripes will not be created over regions without power planning wires.
[05/04 17:17:46     23s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[05/04 17:17:46     23s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[05/04 17:17:46     23s] Offset for stripe breaking is set to 0.
[05/04 17:17:46     23s] <CMD> addStripe -nets {VDD VSS} -layer Metal9 -direction vertical -width 1.8 -spacing 1.8 -set_to_set_distance 10 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal9 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal9 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[05/04 17:17:46     23s] 
[05/04 17:17:46     23s] Starting stripe generation ...
[05/04 17:17:46     23s] Non-Default Mode Option Settings :
[05/04 17:17:46     23s]   -trim_antenna_max_distance  0.00
[05/04 17:17:46     23s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (9.02, 4.52) (9.02, 24.77) because same wire already exists.
[05/04 17:17:46     23s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (19.02, 4.52) (19.02, 24.77) because same wire already exists.
[05/04 17:17:46     23s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (29.02, 4.52) (29.02, 24.77) because same wire already exists.
[05/04 17:17:46     23s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (12.62, 17.42) (12.62, 27.07) because same wire already exists.
[05/04 17:17:46     23s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (22.62, 17.42) (22.62, 27.07) because same wire already exists.
[05/04 17:17:46     23s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (32.62, 17.42) (32.62, 27.07) because same wire already exists.
[05/04 17:17:46     23s] Stripe generation is complete.
[05/04 17:17:46     23s] vias are now being generated.
[05/04 17:17:46     23s] addStripe created 6 wires.
[05/04 17:17:46     23s] ViaGen created 3 vias, deleted 3 vias to avoid violation.
[05/04 17:17:46     23s] +--------+----------------+----------------+
[05/04 17:17:46     23s] |  Layer |     Created    |     Deleted    |
[05/04 17:17:46     23s] +--------+----------------+----------------+
[05/04 17:17:46     23s] | Metal8 |        3       |       NA       |
[05/04 17:17:46     23s] |  Via8  |        3       |        3       |
[05/04 17:17:46     23s] | Metal9 |        3       |       NA       |
[05/04 17:17:46     23s] +--------+----------------+----------------+
[05/04 17:18:12     25s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[05/04 17:18:12     25s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal9(9) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal9(9) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal9(9) }
[05/04 17:18:12     25s] *** Begin SPECIAL ROUTE on Sat May  4 17:18:12 2019 ***
[05/04 17:18:12     25s] SPECIAL ROUTE ran on directory: /root/Desktop/Array
[05/04 17:18:12     25s] SPECIAL ROUTE ran on machine: cadence (Linux 2.6.32-696.el6.x86_64 x86_64 800Mhz)
[05/04 17:18:12     25s] 
[05/04 17:18:12     25s] Begin option processing ...
[05/04 17:18:12     25s] srouteConnectPowerBump set to false
[05/04 17:18:12     25s] routeSelectNet set to "VDD VSS"
[05/04 17:18:12     25s] routeSpecial set to true
[05/04 17:18:12     25s] srouteBlockPin set to "useLef"
[05/04 17:18:12     25s] srouteBottomLayerLimit set to 1
[05/04 17:18:12     25s] srouteBottomTargetLayerLimit set to 1
[05/04 17:18:12     25s] srouteConnectConverterPin set to false
[05/04 17:18:12     25s] srouteCrossoverViaBottomLayer set to 1
[05/04 17:18:12     25s] srouteCrossoverViaTopLayer set to 9
[05/04 17:18:12     25s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[05/04 17:18:12     25s] srouteFollowCorePinEnd set to 3
[05/04 17:18:12     25s] srouteJogControl set to "preferWithChanges differentLayer"
[05/04 17:18:12     25s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[05/04 17:18:12     25s] sroutePadPinAllPorts set to true
[05/04 17:18:12     25s] sroutePreserveExistingRoutes set to true
[05/04 17:18:12     25s] srouteRoutePowerBarPortOnBothDir set to true
[05/04 17:18:12     25s] srouteStopBlockPin set to "nearestTarget"
[05/04 17:18:12     25s] srouteTopLayerLimit set to 9
[05/04 17:18:12     25s] srouteTopTargetLayerLimit set to 9
[05/04 17:18:12     25s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1736.00 megs.
[05/04 17:18:12     25s] 
[05/04 17:18:12     25s] Reading DB technology information...
[05/04 17:18:12     25s] Finished reading DB technology information.
[05/04 17:18:12     25s] Reading floorplan and netlist information...
[05/04 17:18:12     25s] Finished reading floorplan and netlist information.
[05/04 17:18:12     25s] Read in 19 layers, 9 routing layers, 1 overlap layer
[05/04 17:18:12     25s] Read in 2 nondefault rules, 0 used
[05/04 17:18:12     25s] Read in 487 macros, 5 used
[05/04 17:18:12     25s] Read in 4 components
[05/04 17:18:12     25s]   4 core components: 4 unplaced, 0 placed, 0 fixed
[05/04 17:18:12     25s] Read in 16 physical pins
[05/04 17:18:12     25s]   16 physical pins: 0 unplaced, 16 placed, 0 fixed
[05/04 17:18:12     25s] Read in 16 nets
[05/04 17:18:12     25s] Read in 2 special nets, 2 routed
[05/04 17:18:12     25s] Read in 24 terminals
[05/04 17:18:12     25s] 2 nets selected.
[05/04 17:18:12     25s] 
[05/04 17:18:12     25s] Begin power routing ...
[05/04 17:18:12     25s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
[05/04 17:18:12     25s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[05/04 17:18:12     25s] Type 'man IMPSR-1256' for more detail.
[05/04 17:18:12     25s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[05/04 17:18:12     25s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
[05/04 17:18:12     25s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[05/04 17:18:12     25s] Type 'man IMPSR-1256' for more detail.
[05/04 17:18:12     25s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[05/04 17:18:12     25s] CPU time for FollowPin 0 seconds
[05/04 17:18:12     25s] CPU time for FollowPin 0 seconds
[05/04 17:18:12     25s]   Number of IO ports routed: 0
[05/04 17:18:12     25s]   Number of Block ports routed: 0
[05/04 17:18:12     25s]   Number of Stripe ports routed: 0
[05/04 17:18:12     25s]   Number of Core ports routed: 12
[05/04 17:18:12     25s]   Number of Pad ports routed: 0
[05/04 17:18:12     25s]   Number of Power Bump ports routed: 0
[05/04 17:18:12     25s]   Number of Followpin connections: 6
[05/04 17:18:12     25s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1751.00 megs.
[05/04 17:18:12     25s] 
[05/04 17:18:12     25s] 
[05/04 17:18:12     25s] 
[05/04 17:18:12     25s]  Begin updating DB with routing results ...
[05/04 17:18:12     25s]  Updating DB with 16 io pins ...
[05/04 17:18:12     25s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[05/04 17:18:12     25s] Pin and blockage extraction finished
[05/04 17:18:12     25s] 
[05/04 17:18:12     25s] sroute created 18 wires.
[05/04 17:18:12     25s] ViaGen created 84 vias, deleted 0 via to avoid violation.
[05/04 17:18:12     25s] +--------+----------------+----------------+
[05/04 17:18:12     25s] |  Layer |     Created    |     Deleted    |
[05/04 17:18:12     25s] +--------+----------------+----------------+
[05/04 17:18:12     25s] | Metal1 |       18       |       NA       |
[05/04 17:18:12     25s] |  Via1  |       12       |        0       |
[05/04 17:18:12     25s] |  Via2  |       12       |        0       |
[05/04 17:18:12     25s] |  Via3  |       12       |        0       |
[05/04 17:18:12     25s] |  Via4  |       12       |        0       |
[05/04 17:18:12     25s] |  Via5  |       12       |        0       |
[05/04 17:18:12     25s] |  Via6  |       12       |        0       |
[05/04 17:18:12     25s] |  Via7  |       12       |        0       |
[05/04 17:18:12     25s] +--------+----------------+----------------+
[05/04 17:18:39     27s] <CMD> setPlaceMode -fp true
[05/04 17:18:39     27s] <CMD> report_message -start_cmd
[05/04 17:18:39     27s] <CMD> getPlaceMode -user -maxRouteLayer
[05/04 17:18:39     27s] <CMD> getPlaceMode -quiet -adaptiveFlowMode
[05/04 17:18:39     27s] <CMD> getPlaceMode -timingDriven -quiet
[05/04 17:18:39     27s] <CMD> getPlaceMode -adaptive -quiet
[05/04 17:18:39     27s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[05/04 17:18:39     27s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[05/04 17:18:39     27s] <CMD> getPlaceMode -ignoreScan -quiet
[05/04 17:18:39     27s] <CMD> getPlaceMode -user -ignoreScan
[05/04 17:18:39     27s] <CMD> getPlaceMode -repairPlace -quiet
[05/04 17:18:39     27s] <CMD> getPlaceMode -user -repairPlace
[05/04 17:18:39     27s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[05/04 17:18:39     27s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[05/04 17:18:39     27s] <CMD> getPlaceMode -exp_slack_driven -quiet
[05/04 17:18:39     27s] <CMD> getPlaceMode -place_global_exp_special_setup_for_nvidia -quiet
[05/04 17:18:39     27s] <CMD> um::push_snapshot_stack
[05/04 17:18:39     27s] <CMD> getDesignMode -quiet -flowEffort
[05/04 17:18:39     27s] <CMD> getDesignMode -highSpeedCore -quiet
[05/04 17:18:39     27s] <CMD> getPlaceMode -quiet -adaptive
[05/04 17:18:39     27s] <CMD> set spgFlowInInitialPlace 1
[05/04 17:18:39     27s] <CMD> getPlaceMode -sdpAlignment -quiet
[05/04 17:18:39     27s] <CMD> getPlaceMode -softGuide -quiet
[05/04 17:18:39     27s] <CMD> getPlaceMode -useSdpGroup -quiet
[05/04 17:18:39     27s] <CMD> getPlaceMode -sdpAlignment -quiet
[05/04 17:18:39     27s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[05/04 17:18:39     27s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[05/04 17:18:39     27s] <CMD> getPlaceMode -sdpPlace -quiet
[05/04 17:18:39     27s] <CMD> getPlaceMode -exp_slack_driven -quiet
[05/04 17:18:39     27s] <CMD> getPlaceMode -sdpPlace -quiet
[05/04 17:18:39     27s] <CMD> getPlaceMode -groupHighLevelClkGate -quiet
[05/04 17:18:39     27s] <CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
[05/04 17:18:39     27s] <CMD> getPlaceMode -place_global_exp_allow_missing_scan_chain -quiet
[05/04 17:18:39     27s] <CMD> getPlaceMode -place_check_library -quiet
[05/04 17:18:39     27s] <CMD> getPlaceMode -trimView -quiet
[05/04 17:18:39     27s] <CMD> getPlaceMode -expTrimOptBeforeTDGP -quiet
[05/04 17:18:39     27s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[05/04 17:18:39     27s] <CMD> getPlaceMode -congEffort -quiet
[05/04 17:18:39     27s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[05/04 17:18:39     27s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[05/04 17:18:39     27s] <CMD> getPlaceMode -ignoreScan -quiet
[05/04 17:18:39     27s] <CMD> getPlaceMode -user -ignoreScan
[05/04 17:18:39     27s] <CMD> getPlaceMode -repairPlace -quiet
[05/04 17:18:39     27s] <CMD> getPlaceMode -user -repairPlace
[05/04 17:18:39     27s] <CMD> getPlaceMode -congEffort -quiet
[05/04 17:18:39     27s] <CMD> getPlaceMode -fp -quiet
[05/04 17:18:39     27s] <CMD> getPlaceMode -timingDriven -quiet
[05/04 17:18:39     27s] <CMD> getPlaceMode -user -timingDriven
[05/04 17:18:39     27s] <CMD> getPlaceMode -fastFp -quiet
[05/04 17:18:39     27s] <CMD> getPlaceMode -clusterMode -quiet
[05/04 17:18:39     27s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[05/04 17:18:39     27s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[05/04 17:18:39     27s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[05/04 17:18:39     27s] <CMD> getPlaceMode -ultraCongEffortFlow -quiet
[05/04 17:18:39     27s] <CMD> getPlaceMode -forceTiming -quiet
[05/04 17:18:39     27s] <CMD> getPlaceMode -fp -quiet
[05/04 17:18:39     27s] <CMD> getPlaceMode -fp -quiet
[05/04 17:18:39     27s] <CMD> getExtractRCMode -quiet -engine
[05/04 17:18:39     27s] <CMD> getAnalysisMode -quiet -clkSrcPath
[05/04 17:18:39     27s] <CMD> getAnalysisMode -quiet -clockPropagation
[05/04 17:18:39     27s] <CMD> getAnalysisMode -quiet -cppr
[05/04 17:18:39     27s] <CMD> setExtractRCMode -engine preRoute
[05/04 17:18:39     27s] <CMD> setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
[05/04 17:18:39     27s] <CMD> getPlaceMode -exp_slack_driven -quiet
[05/04 17:18:39     27s] <CMD_INTERNAL> isAnalysisModeSetup
[05/04 17:18:39     27s] <CMD> getPlaceMode -tdgpResetCteTG -quiet
[05/04 17:18:39     27s] <CMD> getPlaceMode -macroPlaceMode -quiet
[05/04 17:18:39     27s] <CMD> getPlaceMode -enableDistPlace -quiet
[05/04 17:18:39     27s] <CMD> getPlaceMode -exp_slack_driven -quiet
[05/04 17:18:39     27s] <CMD_INTERNAL> spInternalUse TDGP ignoreTimingSpare
[05/04 17:18:39     27s] <CMD> set gpsPrivate::coegIsGbSignedSeedNl 0
[05/04 17:18:39     27s] <CMD> getPlaceMode -enableDistPlace -quiet
[05/04 17:18:39     27s] <CMD> getPlaceMode -quiet -expNewFastMode
[05/04 17:18:39     27s] <CMD> setPlaceMode -expHiddenFastMode 1
[05/04 17:18:39     27s] <CMD> setPlaceMode -reset -ignoreScan
[05/04 17:18:39     27s] <CMD> getPlaceMode -quiet -place_global_exp_auto_finish_floorplan
[05/04 17:18:39     27s] <CMD> getPlaceMode -quiet -IOSlackAdjust
[05/04 17:18:39     27s] *** Starting placeDesign default flow ***
[05/04 17:18:39     27s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[05/04 17:18:39     27s] <CMD> getPlaceMode -quiet -prePlaceOptSimplifyNetlist
[05/04 17:18:39     27s] <CMD> getPlaceMode -quiet -enablePrePlaceOptimizations
[05/04 17:18:39     27s] <CMD> getPlaceMode -quiet -prePlaceOptDecloneInv
[05/04 17:18:39     27s] <CMD> deleteBufferTree -decloneInv
[05/04 17:18:39     27s] *** Start deleteBufferTree ***
[05/04 17:18:39     27s] Info: Detect buffers to remove automatically.
[05/04 17:18:39     27s] Analyzing netlist ...
[05/04 17:18:39     27s] Updating netlist
[05/04 17:18:39     27s] 
[05/04 17:18:39     27s] *summary: 0 instances (buffers/inverters) removed
[05/04 17:18:39     27s] *** Finish deleteBufferTree (0:00:00.0) ***
[05/04 17:18:39     27s] <CMD> getPlaceMode -exp_slack_driven -quiet
[05/04 17:18:39     27s] <CMD> getPlaceMode -exp_slack_driven -quiet
[05/04 17:18:39     27s] Enhanced MH flow has been turned off for floorplan mode.
[05/04 17:18:39     27s] Deleted 0 physical inst  (cell - / prefix -).
[05/04 17:18:39     27s] *** Starting "NanoPlace(TM) placement v#13 (mem=984.9M)" ...
[05/04 17:18:39     27s] <CMD> setDelayCalMode -engine feDc
[05/04 17:18:39     27s] No user setting net weight.
[05/04 17:18:39     27s] Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=fp 
[05/04 17:18:39     27s] Scan chains were not defined.
[05/04 17:18:39     27s] #std cell=28 (0 fixed + 28 movable) #block=0 (0 floating + 0 preplaced)
[05/04 17:18:39     27s] #ioInst=0 #net=48 #term=120 #term/net=2.50, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=16
[05/04 17:18:39     27s] stdCell: 28 single + 0 double + 0 multi
[05/04 17:18:39     27s] Total standard cell length = 0.1067 (mm), area = 0.0003 (mm^2)
[05/04 17:18:39     27s] OPERPROF: Starting SiteArrayInit at level 1, MEM:984.9M
[05/04 17:18:39     27s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:984.9M
[05/04 17:18:39     27s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:984.9M
[05/04 17:18:39     27s] Core basic site is gsclib090site
[05/04 17:18:39     27s] Estimated cell power/ground rail width = 0.408 um
[05/04 17:18:39     27s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/04 17:18:39     27s] Mark StBox On SiteArr starts
[05/04 17:18:39     27s] Mark StBox On SiteArr ends
[05/04 17:18:39     27s] spiAuditVddOnBottomForRows for llg="default" starts
[05/04 17:18:39     27s] spiAuditVddOnBottomForRows ends
[05/04 17:18:39     27s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:0.010, REAL:0.009, MEM:984.9M
[05/04 17:18:39     27s] OPERPROF:     Starting SiteCapAdjustOnNarrowBlockage at level 3, MEM:984.9M
[05/04 17:18:39     27s] OPERPROF:     Finished SiteCapAdjustOnNarrowBlockage at level 3, CPU:0.000, REAL:0.000, MEM:984.9M
[05/04 17:18:39     27s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.060, REAL:0.058, MEM:984.9M
[05/04 17:18:39     27s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.060, REAL:0.058, MEM:984.9M
[05/04 17:18:39     27s] Average module density = 0.694.
[05/04 17:18:39     27s] Density for the design = 0.694.
[05/04 17:18:39     27s]        = stdcell_area 368 sites (279 um^2) / alloc_area 530 sites (401 um^2).
[05/04 17:18:39     27s] Pin Density = 0.2264.
[05/04 17:18:39     27s]             = total # of pins 120 / total area 530.
[05/04 17:18:39     27s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 135.500
[05/04 17:18:39     27s] Initial padding increases density from 0.694 to 0.694 for top
[05/04 17:18:39     27s] === lastAutoLevel = 5 
[05/04 17:18:39     27s] [adp] 0:1:0:1
[05/04 17:18:39     27s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[05/04 17:18:40     27s] Iteration  1: Total net bbox = 6.124e+02 (4.05e+02 2.07e+02)
[05/04 17:18:40     27s]               Est.  stn bbox = 6.384e+02 (4.19e+02 2.20e+02)
[05/04 17:18:40     27s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 990.1M
[05/04 17:18:40     27s] Iteration  2: Total net bbox = 6.124e+02 (4.05e+02 2.07e+02)
[05/04 17:18:40     27s]               Est.  stn bbox = 6.384e+02 (4.19e+02 2.20e+02)
[05/04 17:18:40     27s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 990.1M
[05/04 17:18:40     27s] exp_mt_sequential is set from setPlaceMode option to 1
[05/04 17:18:40     27s] Setting dotProdMode from setPlaceMode option to Single-thread sequential mode
[05/04 17:18:40     27s] place_exp_mt_interval set to default 32
[05/04 17:18:40     27s] place_exp_mt_interval_bias (first half) set to default 0.750000
[05/04 17:18:40     27s] Iteration  3: Total net bbox = 5.316e+02 (3.29e+02 2.02e+02)
[05/04 17:18:40     27s]               Est.  stn bbox = 5.581e+02 (3.43e+02 2.15e+02)
[05/04 17:18:40     27s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 990.1M
[05/04 17:18:40     27s] Iteration  4: Total net bbox = 5.910e+02 (3.91e+02 2.00e+02)
[05/04 17:18:40     27s]               Est.  stn bbox = 6.205e+02 (4.08e+02 2.13e+02)
[05/04 17:18:40     27s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 990.1M
[05/04 17:18:40     27s] Iteration  5: Total net bbox = 6.314e+02 (4.20e+02 2.11e+02)
[05/04 17:18:40     27s]               Est.  stn bbox = 6.611e+02 (4.37e+02 2.25e+02)
[05/04 17:18:40     27s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 990.1M
[05/04 17:18:40     27s] Iteration  6: Total net bbox = 6.435e+02 (4.32e+02 2.12e+02)
[05/04 17:18:40     27s]               Est.  stn bbox = 6.733e+02 (4.48e+02 2.25e+02)
[05/04 17:18:40     27s]               cpu = 0:00:00.0 real = 0:00:01.0 mem = 990.1M
[05/04 17:18:40     27s] *** cost = 6.435e+02 (4.32e+02 2.12e+02) (cpu for global=0:00:00.0) real=0:00:01.0***
[05/04 17:18:40     27s] Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
[05/04 17:18:40     27s] Core Placement runtime cpu: 0:00:00.0 real: 0:00:01.0
[05/04 17:18:40     27s] *** End of Placement (cpu=0:00:00.1, real=0:00:01.0, mem=990.1M) ***
[05/04 17:18:40     27s] <CMD> setDelayCalMode -engine aae
[05/04 17:18:40     27s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[05/04 17:18:40     27s] <CMD> get_ccopt_clock_trees *
[05/04 17:18:40     27s] <CMD> getPlaceMode -exp_insert_guidance_clock_tree -quiet
[05/04 17:18:40     27s] <CMD> getPlaceMode -exp_cluster_based_high_fanout_buffering -quiet
[05/04 17:18:40     27s] <CMD> getPlaceMode -quiet -cong_repair_commit_clock_net_route_attr
[05/04 17:18:40     27s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[05/04 17:18:40     27s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[05/04 17:18:40     27s] <CMD> setPlaceMode -reset -improveWithPsp
[05/04 17:18:40     27s] <CMD> getPlaceMode -quiet -debugGlobalPlace
[05/04 17:18:40     27s] <CMD> getPlaceMode -congRepair -quiet
[05/04 17:18:40     27s] <CMD> getPlaceMode -fp -quiet
[05/04 17:18:40     27s] <CMD> getPlaceMode -nrgrAware -quiet
[05/04 17:18:40     27s] <CMD> getPlaceMode -fp -quiet
[05/04 17:18:40     27s] <CMD> getPlaceMode -enableCongRepairV3 -quiet
[05/04 17:18:40     27s] <CMD> getPlaceMode -user -rplaceIncrNPClkGateAwareMode
[05/04 17:18:40     27s] <CMD> getPlaceMode -user -congRepairMaxIter
[05/04 17:18:40     27s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[05/04 17:18:40     27s] <CMD> setPlaceMode -rplaceIncrNPClkGateAwareMode 4
[05/04 17:18:40     27s] <CMD> getPlaceMode -quiet -congEffort
[05/04 17:18:40     27s] <CMD> setPlaceMode -congRepairMaxIter 1
[05/04 17:18:40     27s] <CMD> getDesignMode -quiet -congEffort
[05/04 17:18:40     27s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[05/04 17:18:40     27s] <CMD> setPlaceMode -reset -rplaceIncrNPClkGateAwareMode
[05/04 17:18:40     27s] <CMD> setPlaceMode -reset -congRepairMaxIter
[05/04 17:18:40     27s] <CMD> getPlaceMode -congRepairCleanupPadding -quiet
[05/04 17:18:40     27s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[05/04 17:18:40     27s] <CMD> getPlaceMode -tdgpDumpStageTiming -quiet
[05/04 17:18:40     27s] *** Finishing placeDesign default flow ***
[05/04 17:18:40     27s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[05/04 17:18:40     27s] <CMD> getPlaceMode -exp_slack_driven -quiet
[05/04 17:18:40     27s] **placeDesign ... cpu = 0: 0: 0, real = 0: 0: 1, mem = 990.1M **
[05/04 17:18:40     27s] <CMD> getPlaceMode -trimView -quiet
[05/04 17:18:40     27s] <CMD> getOptMode -quiet -viewOptPolishing
[05/04 17:18:40     27s] <CMD> getOptMode -quiet -fastViewOpt
[05/04 17:18:40     27s] <CMD_INTERNAL> spInternalUse deleteViewOptManager
[05/04 17:18:40     27s] <CMD> setAnalysisMode -clkSrcPath true -clockPropagation sdcControl
[05/04 17:18:40     27s] <CMD> getPlaceMode -exp_slack_driven -quiet
[05/04 17:18:40     27s] <CMD> setExtractRCMode -engine preRoute
[05/04 17:18:40     27s] <CMD> setPlaceMode -reset -relaxSoftBlockageMode
[05/04 17:18:41     28s] <CMD> setPlaceMode -reset -ignoreScan
[05/04 17:18:41     28s] <CMD> setPlaceMode -reset -repairPlace
[05/04 17:18:41     28s] <CMD> getPlaceMode -macroPlaceMode -quiet
[05/04 17:18:41     28s] <CMD> getPlaceMode -exp_slack_driven -quiet
[05/04 17:18:41     28s] <CMD> getPlaceMode -enableDistPlace -quiet
[05/04 17:18:41     28s] <CMD> set gpsPrivate::coegIsGbSignedSeedNl 0
[05/04 17:18:41     28s] <CMD_INTERNAL> spInternalUse TDGP recoverTimingSpare
[05/04 17:18:41     28s] <CMD> getPlaceMode -enableDistPlace -quiet
[05/04 17:18:41     28s] <CMD> setPlaceMode -reset -expHiddenFastMode
[05/04 17:18:41     28s] <CMD> getPlaceMode -tcg2Pass -quiet
[05/04 17:18:41     28s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[05/04 17:18:41     28s] <CMD> getPlaceMode -fp -quiet
[05/04 17:18:41     28s] INFO: Finished place_design in floorplan mode - no legalization done.
[05/04 17:18:41     28s] 
[05/04 17:18:41     28s] <CMD> getPlaceMode -quickCTS -quiet
[05/04 17:18:41     28s] <CMD> set spgFlowInInitialPlace 0
[05/04 17:18:41     28s] <CMD> getPlaceMode -user -maxRouteLayer
[05/04 17:18:41     28s] <CMD> getPlaceMode -place_global_exp_special_setup_for_nvidia -quiet
[05/04 17:18:41     28s] <CMD_INTERNAL> spInternalUse TDGP resetIgnoreNetLoad
[05/04 17:18:41     28s] <CMD> getDesignMode -quiet -flowEffort
[05/04 17:18:41     28s] <CMD> report_message -end_cmd
[05/04 17:18:41     28s] 
[05/04 17:18:41     28s] *** Summary of all messages that are not suppressed in this session:
[05/04 17:18:41     28s] Severity  ID               Count  Summary                                  
[05/04 17:18:41     28s] WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
[05/04 17:18:41     28s] *** Message Summary: 1 warning(s), 0 error(s)
[05/04 17:18:41     28s] 
[05/04 17:18:41     28s] <CMD> um::create_snapshot -name final -auto min
[05/04 17:18:41     28s] <CMD> um::pop_snapshot_stack
[05/04 17:18:41     28s] <CMD> um::create_snapshot -name place_design
[05/04 17:18:41     28s] <CMD> getPlaceMode -exp_slack_driven -quiet
[05/04 17:18:42     28s] <CMD> setPlaceMode -fp true
[05/04 17:18:42     28s] <CMD> report_message -start_cmd
[05/04 17:18:42     28s] <CMD> getPlaceMode -user -maxRouteLayer
[05/04 17:18:42     28s] <CMD> getPlaceMode -quiet -adaptiveFlowMode
[05/04 17:18:42     28s] <CMD> getPlaceMode -timingDriven -quiet
[05/04 17:18:42     28s] <CMD> getPlaceMode -adaptive -quiet
[05/04 17:18:42     28s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[05/04 17:18:42     28s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[05/04 17:18:42     28s] <CMD> getPlaceMode -ignoreScan -quiet
[05/04 17:18:42     28s] <CMD> getPlaceMode -user -ignoreScan
[05/04 17:18:42     28s] <CMD> getPlaceMode -repairPlace -quiet
[05/04 17:18:42     28s] <CMD> getPlaceMode -user -repairPlace
[05/04 17:18:42     28s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[05/04 17:18:42     28s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[05/04 17:18:42     28s] <CMD> getPlaceMode -exp_slack_driven -quiet
[05/04 17:18:42     28s] <CMD> getPlaceMode -place_global_exp_special_setup_for_nvidia -quiet
[05/04 17:18:42     28s] <CMD> um::push_snapshot_stack
[05/04 17:18:42     28s] <CMD> getDesignMode -quiet -flowEffort
[05/04 17:18:42     28s] <CMD> getDesignMode -highSpeedCore -quiet
[05/04 17:18:42     28s] <CMD> getPlaceMode -quiet -adaptive
[05/04 17:18:42     28s] <CMD> set spgFlowInInitialPlace 1
[05/04 17:18:42     28s] <CMD> getPlaceMode -sdpAlignment -quiet
[05/04 17:18:42     28s] <CMD> getPlaceMode -softGuide -quiet
[05/04 17:18:42     28s] <CMD> getPlaceMode -useSdpGroup -quiet
[05/04 17:18:42     28s] <CMD> getPlaceMode -sdpAlignment -quiet
[05/04 17:18:42     28s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[05/04 17:18:42     28s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[05/04 17:18:42     28s] <CMD> getPlaceMode -sdpPlace -quiet
[05/04 17:18:42     28s] <CMD> getPlaceMode -exp_slack_driven -quiet
[05/04 17:18:42     28s] <CMD> getPlaceMode -sdpPlace -quiet
[05/04 17:18:42     28s] <CMD> getPlaceMode -groupHighLevelClkGate -quiet
[05/04 17:18:42     28s] <CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
[05/04 17:18:42     28s] <CMD> getPlaceMode -place_global_exp_allow_missing_scan_chain -quiet
[05/04 17:18:42     28s] <CMD> getPlaceMode -place_check_library -quiet
[05/04 17:18:42     28s] <CMD> getPlaceMode -trimView -quiet
[05/04 17:18:42     28s] <CMD> getPlaceMode -expTrimOptBeforeTDGP -quiet
[05/04 17:18:42     28s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[05/04 17:18:42     28s] <CMD> getPlaceMode -congEffort -quiet
[05/04 17:18:42     28s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[05/04 17:18:42     28s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[05/04 17:18:42     28s] <CMD> getPlaceMode -ignoreScan -quiet
[05/04 17:18:42     28s] <CMD> getPlaceMode -user -ignoreScan
[05/04 17:18:42     28s] <CMD> getPlaceMode -repairPlace -quiet
[05/04 17:18:42     28s] <CMD> getPlaceMode -user -repairPlace
[05/04 17:18:42     28s] <CMD> getPlaceMode -congEffort -quiet
[05/04 17:18:42     28s] <CMD> getPlaceMode -fp -quiet
[05/04 17:18:42     28s] <CMD> getPlaceMode -timingDriven -quiet
[05/04 17:18:42     28s] <CMD> getPlaceMode -user -timingDriven
[05/04 17:18:42     28s] <CMD> getPlaceMode -fastFp -quiet
[05/04 17:18:42     28s] <CMD> getPlaceMode -clusterMode -quiet
[05/04 17:18:42     28s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[05/04 17:18:42     28s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[05/04 17:18:42     28s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[05/04 17:18:42     28s] <CMD> getPlaceMode -ultraCongEffortFlow -quiet
[05/04 17:18:42     28s] <CMD> getPlaceMode -forceTiming -quiet
[05/04 17:18:42     28s] <CMD> getPlaceMode -fp -quiet
[05/04 17:18:42     28s] <CMD> getPlaceMode -fp -quiet
[05/04 17:18:42     28s] <CMD> getExtractRCMode -quiet -engine
[05/04 17:18:42     28s] <CMD> getAnalysisMode -quiet -clkSrcPath
[05/04 17:18:42     28s] <CMD> getAnalysisMode -quiet -clockPropagation
[05/04 17:18:42     28s] <CMD> getAnalysisMode -quiet -cppr
[05/04 17:18:42     28s] <CMD> setExtractRCMode -engine preRoute
[05/04 17:18:42     28s] <CMD> setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
[05/04 17:18:42     28s] <CMD> getPlaceMode -exp_slack_driven -quiet
[05/04 17:18:42     28s] <CMD_INTERNAL> isAnalysisModeSetup
[05/04 17:18:42     28s] <CMD> getPlaceMode -tdgpResetCteTG -quiet
[05/04 17:18:42     28s] <CMD> getPlaceMode -macroPlaceMode -quiet
[05/04 17:18:42     28s] <CMD> getPlaceMode -enableDistPlace -quiet
[05/04 17:18:42     28s] <CMD> getPlaceMode -exp_slack_driven -quiet
[05/04 17:18:42     28s] <CMD_INTERNAL> spInternalUse TDGP ignoreTimingSpare
[05/04 17:18:42     28s] <CMD> set gpsPrivate::coegIsGbSignedSeedNl 0
[05/04 17:18:42     28s] <CMD> getPlaceMode -enableDistPlace -quiet
[05/04 17:18:42     28s] <CMD> getPlaceMode -quiet -expNewFastMode
[05/04 17:18:42     28s] <CMD> setPlaceMode -expHiddenFastMode 1
[05/04 17:18:42     28s] <CMD> setPlaceMode -reset -ignoreScan
[05/04 17:18:42     28s] <CMD> getPlaceMode -quiet -place_global_exp_auto_finish_floorplan
[05/04 17:18:42     28s] <CMD> getPlaceMode -quiet -IOSlackAdjust
[05/04 17:18:42     28s] *** Starting placeDesign default flow ***
[05/04 17:18:42     28s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[05/04 17:18:42     28s] <CMD> getPlaceMode -quiet -prePlaceOptSimplifyNetlist
[05/04 17:18:42     28s] <CMD> getPlaceMode -quiet -enablePrePlaceOptimizations
[05/04 17:18:42     28s] <CMD> getPlaceMode -quiet -prePlaceOptDecloneInv
[05/04 17:18:42     28s] <CMD> deleteBufferTree -decloneInv
[05/04 17:18:42     28s] *** Start deleteBufferTree ***
[05/04 17:18:42     28s] Info: Detect buffers to remove automatically.
[05/04 17:18:42     28s] Analyzing netlist ...
[05/04 17:18:42     28s] Updating netlist
[05/04 17:18:42     28s] 
[05/04 17:18:42     28s] *summary: 0 instances (buffers/inverters) removed
[05/04 17:18:42     28s] *** Finish deleteBufferTree (0:00:00.0) ***
[05/04 17:18:42     28s] <CMD> getPlaceMode -exp_slack_driven -quiet
[05/04 17:18:42     28s] <CMD> getPlaceMode -exp_slack_driven -quiet
[05/04 17:18:42     28s] Enhanced MH flow has been turned off for floorplan mode.
[05/04 17:18:42     28s] Deleted 0 physical inst  (cell - / prefix -).
[05/04 17:18:42     28s] *** Starting "NanoPlace(TM) placement v#13 (mem=994.9M)" ...
[05/04 17:18:42     28s] <CMD> setDelayCalMode -engine feDc
[05/04 17:18:42     28s] No user setting net weight.
[05/04 17:18:42     28s] Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=fp 
[05/04 17:18:42     28s] Scan chains were not defined.
[05/04 17:18:42     28s] #std cell=28 (0 fixed + 28 movable) #block=0 (0 floating + 0 preplaced)
[05/04 17:18:42     28s] #ioInst=0 #net=48 #term=120 #term/net=2.50, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=16
[05/04 17:18:42     28s] stdCell: 28 single + 0 double + 0 multi
[05/04 17:18:42     28s] Total standard cell length = 0.1067 (mm), area = 0.0003 (mm^2)
[05/04 17:18:42     28s] OPERPROF: Starting SiteArrayInit at level 1, MEM:994.9M
[05/04 17:18:42     28s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:994.9M
[05/04 17:18:42     28s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:994.9M
[05/04 17:18:42     28s] Core basic site is gsclib090site
[05/04 17:18:42     28s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/04 17:18:42     28s] Mark StBox On SiteArr starts
[05/04 17:18:42     28s] Mark StBox On SiteArr ends
[05/04 17:18:42     28s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:0.010, REAL:0.008, MEM:994.9M
[05/04 17:18:42     28s] OPERPROF:     Starting SiteCapAdjustOnNarrowBlockage at level 3, MEM:994.9M
[05/04 17:18:42     28s] OPERPROF:     Finished SiteCapAdjustOnNarrowBlockage at level 3, CPU:0.000, REAL:0.000, MEM:994.9M
[05/04 17:18:42     28s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.010, REAL:0.008, MEM:994.9M
[05/04 17:18:42     28s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.010, REAL:0.009, MEM:994.9M
[05/04 17:18:42     28s] Average module density = 0.694.
[05/04 17:18:42     28s] Density for the design = 0.694.
[05/04 17:18:42     28s]        = stdcell_area 368 sites (279 um^2) / alloc_area 530 sites (401 um^2).
[05/04 17:18:42     28s] Pin Density = 0.2264.
[05/04 17:18:42     28s]             = total # of pins 120 / total area 530.
[05/04 17:18:42     28s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 135.500
[05/04 17:18:42     28s] Initial padding increases density from 0.694 to 0.694 for top
[05/04 17:18:42     28s] === lastAutoLevel = 5 
[05/04 17:18:42     28s] [adp] 0:1:0:1
[05/04 17:18:42     28s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[05/04 17:18:42     28s] Iteration  1: Total net bbox = 6.124e+02 (4.05e+02 2.07e+02)
[05/04 17:18:42     28s]               Est.  stn bbox = 6.384e+02 (4.19e+02 2.20e+02)
[05/04 17:18:42     28s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 990.1M
[05/04 17:18:42     28s] Iteration  2: Total net bbox = 6.124e+02 (4.05e+02 2.07e+02)
[05/04 17:18:42     28s]               Est.  stn bbox = 6.384e+02 (4.19e+02 2.20e+02)
[05/04 17:18:42     28s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 990.1M
[05/04 17:18:42     28s] Iteration  3: Total net bbox = 5.316e+02 (3.29e+02 2.02e+02)
[05/04 17:18:42     28s]               Est.  stn bbox = 5.581e+02 (3.43e+02 2.15e+02)
[05/04 17:18:42     28s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 990.1M
[05/04 17:18:42     28s] Iteration  4: Total net bbox = 5.910e+02 (3.91e+02 2.00e+02)
[05/04 17:18:42     28s]               Est.  stn bbox = 6.205e+02 (4.08e+02 2.13e+02)
[05/04 17:18:42     28s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 990.1M
[05/04 17:18:42     28s] Iteration  5: Total net bbox = 6.314e+02 (4.20e+02 2.11e+02)
[05/04 17:18:42     28s]               Est.  stn bbox = 6.611e+02 (4.37e+02 2.25e+02)
[05/04 17:18:42     28s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 990.1M
[05/04 17:18:42     28s] Iteration  6: Total net bbox = 6.435e+02 (4.32e+02 2.12e+02)
[05/04 17:18:42     28s]               Est.  stn bbox = 6.733e+02 (4.48e+02 2.25e+02)
[05/04 17:18:42     28s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 990.1M
[05/04 17:18:42     28s] *** cost = 6.435e+02 (4.32e+02 2.12e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
[05/04 17:18:42     28s] Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
[05/04 17:18:42     28s] Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
[05/04 17:18:42     28s] *** End of Placement (cpu=0:00:00.0, real=0:00:00.0, mem=990.1M) ***
[05/04 17:18:42     28s] <CMD> setDelayCalMode -engine aae
[05/04 17:18:42     28s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[05/04 17:18:42     28s] <CMD> get_ccopt_clock_trees *
[05/04 17:18:42     28s] <CMD> getPlaceMode -exp_insert_guidance_clock_tree -quiet
[05/04 17:18:42     28s] <CMD> getPlaceMode -exp_cluster_based_high_fanout_buffering -quiet
[05/04 17:18:42     28s] <CMD> getPlaceMode -quiet -cong_repair_commit_clock_net_route_attr
[05/04 17:18:42     28s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[05/04 17:18:42     28s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[05/04 17:18:42     28s] <CMD> setPlaceMode -reset -improveWithPsp
[05/04 17:18:42     28s] <CMD> getPlaceMode -quiet -debugGlobalPlace
[05/04 17:18:42     28s] <CMD> getPlaceMode -congRepair -quiet
[05/04 17:18:42     28s] <CMD> getPlaceMode -fp -quiet
[05/04 17:18:42     28s] <CMD> getPlaceMode -nrgrAware -quiet
[05/04 17:18:42     28s] <CMD> getPlaceMode -fp -quiet
[05/04 17:18:42     28s] <CMD> getPlaceMode -enableCongRepairV3 -quiet
[05/04 17:18:42     28s] <CMD> getPlaceMode -user -rplaceIncrNPClkGateAwareMode
[05/04 17:18:42     28s] <CMD> getPlaceMode -user -congRepairMaxIter
[05/04 17:18:42     28s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[05/04 17:18:42     28s] <CMD> setPlaceMode -rplaceIncrNPClkGateAwareMode 4
[05/04 17:18:42     28s] <CMD> getPlaceMode -quiet -congEffort
[05/04 17:18:42     28s] <CMD> setPlaceMode -congRepairMaxIter 1
[05/04 17:18:42     28s] <CMD> getDesignMode -quiet -congEffort
[05/04 17:18:42     28s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[05/04 17:18:42     28s] <CMD> setPlaceMode -reset -rplaceIncrNPClkGateAwareMode
[05/04 17:18:42     28s] <CMD> setPlaceMode -reset -congRepairMaxIter
[05/04 17:18:42     28s] <CMD> getPlaceMode -congRepairCleanupPadding -quiet
[05/04 17:18:42     28s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[05/04 17:18:42     28s] <CMD> getPlaceMode -tdgpDumpStageTiming -quiet
[05/04 17:18:42     28s] *** Finishing placeDesign default flow ***
[05/04 17:18:42     28s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[05/04 17:18:42     28s] <CMD> getPlaceMode -exp_slack_driven -quiet
[05/04 17:18:42     28s] **placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 990.1M **
[05/04 17:18:42     28s] <CMD> getPlaceMode -trimView -quiet
[05/04 17:18:42     28s] <CMD> getOptMode -quiet -viewOptPolishing
[05/04 17:18:42     28s] <CMD> getOptMode -quiet -fastViewOpt
[05/04 17:18:42     28s] <CMD_INTERNAL> spInternalUse deleteViewOptManager
[05/04 17:18:42     28s] <CMD> setAnalysisMode -clkSrcPath true -clockPropagation sdcControl
[05/04 17:18:42     28s] <CMD> getPlaceMode -exp_slack_driven -quiet
[05/04 17:18:42     28s] <CMD> setExtractRCMode -engine preRoute
[05/04 17:18:42     28s] <CMD> setPlaceMode -reset -relaxSoftBlockageMode
[05/04 17:18:42     28s] <CMD> setPlaceMode -reset -ignoreScan
[05/04 17:18:42     28s] <CMD> setPlaceMode -reset -repairPlace
[05/04 17:18:42     28s] <CMD> getPlaceMode -macroPlaceMode -quiet
[05/04 17:18:42     28s] <CMD> getPlaceMode -exp_slack_driven -quiet
[05/04 17:18:42     28s] <CMD> getPlaceMode -enableDistPlace -quiet
[05/04 17:18:42     28s] <CMD> set gpsPrivate::coegIsGbSignedSeedNl 0
[05/04 17:18:42     28s] <CMD_INTERNAL> spInternalUse TDGP recoverTimingSpare
[05/04 17:18:42     28s] <CMD> getPlaceMode -enableDistPlace -quiet
[05/04 17:18:42     28s] <CMD> setPlaceMode -reset -expHiddenFastMode
[05/04 17:18:42     28s] <CMD> getPlaceMode -tcg2Pass -quiet
[05/04 17:18:42     28s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[05/04 17:18:42     28s] <CMD> getPlaceMode -fp -quiet
[05/04 17:18:42     28s] INFO: Finished place_design in floorplan mode - no legalization done.
[05/04 17:18:42     28s] 
[05/04 17:18:42     28s] <CMD> remove_rf_constraint
[05/04 17:18:42     28s] <CMD> getPlaceMode -quickCTS -quiet
[05/04 17:18:42     28s] <CMD> set spgFlowInInitialPlace 0
[05/04 17:18:42     28s] <CMD> getPlaceMode -user -maxRouteLayer
[05/04 17:18:42     28s] <CMD> getPlaceMode -place_global_exp_special_setup_for_nvidia -quiet
[05/04 17:18:42     28s] <CMD_INTERNAL> spInternalUse TDGP resetIgnoreNetLoad
[05/04 17:18:42     28s] <CMD> getDesignMode -quiet -flowEffort
[05/04 17:18:42     28s] <CMD> report_message -end_cmd
[05/04 17:18:42     28s] 
[05/04 17:18:42     28s] *** Summary of all messages that are not suppressed in this session:
[05/04 17:18:42     28s] Severity  ID               Count  Summary                                  
[05/04 17:18:42     28s] WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
[05/04 17:18:42     28s] *** Message Summary: 1 warning(s), 0 error(s)
[05/04 17:18:42     28s] 
[05/04 17:18:42     28s] <CMD> um::create_snapshot -name final -auto min
[05/04 17:18:42     28s] <CMD> um::pop_snapshot_stack
[05/04 17:18:42     28s] <CMD> um::create_snapshot -name place_design
[05/04 17:18:42     28s] <CMD> getPlaceMode -exp_slack_driven -quiet
[05/04 17:19:02     29s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[05/04 17:19:02     29s] <CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix Array_preCTS -outDir timingReports
[05/04 17:19:02     29s] Setting timing_disable_library_data_to_data_checks to 'true'.
[05/04 17:19:02     29s] Setting timing_disable_user_data_to_data_checks to 'true'.
[05/04 17:19:02     29s] Start to check current routing status for nets...
[05/04 17:19:02     29s] All nets will be re-routed.
[05/04 17:19:02     29s] End to check current routing status for nets (mem=990.1M)
[05/04 17:19:02     29s] ### Creating LA Mngr. totSessionCpu=0:00:30.0 mem=990.1M
[05/04 17:19:02     29s] ### Creating LA Mngr, finished. totSessionCpu=0:00:30.0 mem=990.1M
[05/04 17:19:02     30s] [NR-eGR] Started earlyGlobalRoute kernel
[05/04 17:19:02     30s] [NR-eGR] Initial Peak syMemory usage = 990.1 MB
[05/04 17:19:02     30s] (I)       Reading DB...
[05/04 17:19:02     30s] (I)       before initializing RouteDB syMemory usage = 990.1 MB
[05/04 17:19:02     30s] (I)       congestionReportName   : 
[05/04 17:19:02     30s] (I)       layerRangeFor2DCongestion : 
[05/04 17:19:02     30s] (I)       buildTerm2TermWires    : 1
[05/04 17:19:02     30s] (I)       doTrackAssignment      : 1
[05/04 17:19:02     30s] (I)       dumpBookshelfFiles     : 0
[05/04 17:19:02     30s] (I)       numThreads             : 1
[05/04 17:19:02     30s] (I)       bufferingAwareRouting  : false
[05/04 17:19:02     30s] [NR-eGR] honorMsvRouteConstraint: false
[05/04 17:19:02     30s] (I)       honorPin               : false
[05/04 17:19:02     30s] (I)       honorPinGuide          : true
[05/04 17:19:02     30s] (I)       honorPartition         : false
[05/04 17:19:02     30s] (I)       allowPartitionCrossover: false
[05/04 17:19:02     30s] (I)       honorSingleEntry       : true
[05/04 17:19:02     30s] (I)       honorSingleEntryStrong : true
[05/04 17:19:02     30s] (I)       handleViaSpacingRule   : false
[05/04 17:19:02     30s] (I)       handleEolSpacingRule   : false
[05/04 17:19:02     30s] (I)       PDConstraint           : none
[05/04 17:19:02     30s] (I)       expBetterNDRHandling   : false
[05/04 17:19:02     30s] [NR-eGR] honorClockSpecNDR      : 0
[05/04 17:19:02     30s] (I)       routingEffortLevel     : 3
[05/04 17:19:02     30s] (I)       effortLevel            : standard
[05/04 17:19:02     30s] [NR-eGR] minRouteLayer          : 2
[05/04 17:19:02     30s] [NR-eGR] maxRouteLayer          : 127
[05/04 17:19:02     30s] (I)       relaxedTopLayerCeiling : 127
[05/04 17:19:02     30s] (I)       relaxedBottomLayerFloor: 2
[05/04 17:19:02     30s] (I)       numRowsPerGCell        : 1
[05/04 17:19:02     30s] (I)       speedUpLargeDesign     : 0
[05/04 17:19:02     30s] (I)       multiThreadingTA       : 1
[05/04 17:19:02     30s] (I)       blkAwareLayerSwitching : 1
[05/04 17:19:02     30s] (I)       optimizationMode       : false
[05/04 17:19:02     30s] (I)       routeSecondPG          : false
[05/04 17:19:02     30s] (I)       scenicRatioForLayerRelax: 0.00
[05/04 17:19:02     30s] (I)       detourLimitForLayerRelax: 0.00
[05/04 17:19:02     30s] (I)       punchThroughDistance   : 500.00
[05/04 17:19:02     30s] (I)       scenicBound            : 1.15
[05/04 17:19:02     30s] (I)       maxScenicToAvoidBlk    : 100.00
[05/04 17:19:02     30s] (I)       source-to-sink ratio   : 0.00
[05/04 17:19:02     30s] (I)       targetCongestionRatioH : 1.00
[05/04 17:19:02     30s] (I)       targetCongestionRatioV : 1.00
[05/04 17:19:02     30s] (I)       layerCongestionRatio   : 0.70
[05/04 17:19:02     30s] (I)       m1CongestionRatio      : 0.10
[05/04 17:19:02     30s] (I)       m2m3CongestionRatio    : 0.70
[05/04 17:19:02     30s] (I)       localRouteEffort       : 1.00
[05/04 17:19:02     30s] (I)       numSitesBlockedByOneVia: 8.00
[05/04 17:19:02     30s] (I)       supplyScaleFactorH     : 1.00
[05/04 17:19:02     30s] (I)       supplyScaleFactorV     : 1.00
[05/04 17:19:02     30s] (I)       highlight3DOverflowFactor: 0.00
[05/04 17:19:02     30s] (I)       doubleCutViaModelingRatio: 0.00
[05/04 17:19:02     30s] (I)       routeVias              : 
[05/04 17:19:02     30s] (I)       readTROption           : true
[05/04 17:19:02     30s] (I)       extraSpacingFactor     : 1.00
[05/04 17:19:02     30s] [NR-eGR] numTracksPerClockWire  : 0
[05/04 17:19:02     30s] (I)       routeSelectedNetsOnly  : false
[05/04 17:19:02     30s] (I)       clkNetUseMaxDemand     : false
[05/04 17:19:02     30s] (I)       extraDemandForClocks   : 0
[05/04 17:19:02     30s] (I)       steinerRemoveLayers    : false
[05/04 17:19:02     30s] (I)       demoteLayerScenicScale : 1.00
[05/04 17:19:02     30s] (I)       nonpreferLayerCostScale : 100.00
[05/04 17:19:02     30s] (I)       similarTopologyRoutingFast : false
[05/04 17:19:02     30s] (I)       spanningTreeRefinement : false
[05/04 17:19:02     30s] (I)       spanningTreeRefinementAlpha : 0.50
[05/04 17:19:02     30s] (I)       starting read tracks
[05/04 17:19:02     30s] (I)       build grid graph
[05/04 17:19:02     30s] (I)       build grid graph start
[05/04 17:19:02     30s] [NR-eGR] Layer1 has no routable track
[05/04 17:19:02     30s] [NR-eGR] Layer2 has single uniform track structure
[05/04 17:19:02     30s] [NR-eGR] Layer3 has single uniform track structure
[05/04 17:19:02     30s] [NR-eGR] Layer4 has single uniform track structure
[05/04 17:19:02     30s] [NR-eGR] Layer5 has single uniform track structure
[05/04 17:19:02     30s] [NR-eGR] Layer6 has single uniform track structure
[05/04 17:19:02     30s] [NR-eGR] Layer7 has single uniform track structure
[05/04 17:19:02     30s] [NR-eGR] Layer8 has single uniform track structure
[05/04 17:19:02     30s] [NR-eGR] Layer9 has single uniform track structure
[05/04 17:19:02     30s] (I)       build grid graph end
[05/04 17:19:02     30s] (I)       numViaLayers=9
[05/04 17:19:02     30s] (I)       Reading via VIA1V for layer: 0 
[05/04 17:19:02     30s] (I)       Reading via VIA2X for layer: 1 
[05/04 17:19:02     30s] (I)       Reading via VIA3X for layer: 2 
[05/04 17:19:02     30s] (I)       Reading via VIA4X for layer: 3 
[05/04 17:19:02     30s] (I)       Reading via VIA5X for layer: 4 
[05/04 17:19:02     30s] (I)       Reading via VIA6X for layer: 5 
[05/04 17:19:02     30s] (I)       Reading via VIA7V for layer: 6 
[05/04 17:19:02     30s] (I)       Reading via VIA8X for layer: 7 
[05/04 17:19:02     30s] (I)       end build via table
[05/04 17:19:02     30s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=222 numBumpBlks=0 numBoundaryFakeBlks=0
[05/04 17:19:02     30s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[05/04 17:19:02     30s] (I)       readDataFromPlaceDB
[05/04 17:19:02     30s] (I)       Read net information..
[05/04 17:19:02     30s] [NR-eGR] Read numTotalNets=48  numIgnoredNets=0
[05/04 17:19:02     30s] (I)       Read testcase time = 0.000 seconds
[05/04 17:19:02     30s] 
[05/04 17:19:02     30s] (I)       read default dcut vias
[05/04 17:19:02     30s] (I)       Reading via VIA1_2CUT_E for layer: 0 
[05/04 17:19:02     30s] (I)       Reading via VIA2_2CUT_N for layer: 1 
[05/04 17:19:02     30s] (I)       Reading via VIA3_2CUT_E for layer: 2 
[05/04 17:19:02     30s] (I)       Reading via VIA4_2CUT_N for layer: 3 
[05/04 17:19:02     30s] (I)       Reading via VIA5_2CUT_E for layer: 4 
[05/04 17:19:02     30s] (I)       Reading via VIA6_2CUT_N for layer: 5 
[05/04 17:19:02     30s] (I)       Reading via VIA7_2CUT_E for layer: 6 
[05/04 17:19:02     30s] (I)       Reading via VIA8_2CUT_E for layer: 7 
[05/04 17:19:02     30s] (I)       build grid graph start
[05/04 17:19:02     30s] (I)       build grid graph end
[05/04 17:19:02     30s] (I)       Model blockage into capacity
[05/04 17:19:02     30s] (I)       Read numBlocks=222  numPreroutedWires=0  numCapScreens=0
[05/04 17:19:02     30s] (I)       blocked area on Layer1 : 0  (0.00%)
[05/04 17:19:02     30s] (I)       blocked area on Layer2 : 143769600  (2.65%)
[05/04 17:19:02     30s] (I)       blocked area on Layer3 : 179712000  (3.32%)
[05/04 17:19:02     30s] (I)       blocked area on Layer4 : 143769600  (2.65%)
[05/04 17:19:02     30s] (I)       blocked area on Layer5 : 179712000  (3.32%)
[05/04 17:19:02     30s] (I)       blocked area on Layer6 : 143769600  (2.65%)
[05/04 17:19:02     30s] (I)       blocked area on Layer7 : 189696000  (3.50%)
[05/04 17:19:02     30s] (I)       blocked area on Layer8 : 3326011200  (61.41%)
[05/04 17:19:02     30s] (I)       blocked area on Layer9 : 4138977600  (76.42%)
[05/04 17:19:02     30s] (I)       Modeling time = 0.000 seconds
[05/04 17:19:02     30s] 
[05/04 17:19:02     30s] (I)       Number of ignored nets = 0
[05/04 17:19:02     30s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/04 17:19:02     30s] (I)       Number of clock nets = 0.  Ignored: No
[05/04 17:19:02     30s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/04 17:19:02     30s] (I)       Number of special nets = 0.  Ignored: Yes
[05/04 17:19:02     30s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/04 17:19:02     30s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/04 17:19:02     30s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/04 17:19:02     30s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/04 17:19:02     30s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/04 17:19:02     30s] (I)       Before initializing earlyGlobalRoute syMemory usage = 990.1 MB
[05/04 17:19:02     30s] (I)       Ndr track 0 does not exist
[05/04 17:19:02     30s] (I)       Layer1  viaCost=300.00
[05/04 17:19:02     30s] (I)       Layer2  viaCost=100.00
[05/04 17:19:02     30s] (I)       Layer3  viaCost=100.00
[05/04 17:19:02     30s] (I)       Layer4  viaCost=100.00
[05/04 17:19:02     30s] (I)       Layer5  viaCost=100.00
[05/04 17:19:02     30s] (I)       Layer6  viaCost=100.00
[05/04 17:19:02     30s] (I)       Layer7  viaCost=200.00
[05/04 17:19:02     30s] (I)       Layer8  viaCost=100.00
[05/04 17:19:02     30s] (I)       ---------------------Grid Graph Info--------------------
[05/04 17:19:02     30s] (I)       routing area        :  (580, 580) - (93960, 58580)
[05/04 17:19:02     30s] (I)       core area           :  (16240, 16240) - (77720, 42340)
[05/04 17:19:02     30s] (I)       Site Width          :   580  (dbu)
[05/04 17:19:02     30s] (I)       Row Height          :  5220  (dbu)
[05/04 17:19:02     30s] (I)       GCell Width         :  5220  (dbu)
[05/04 17:19:02     30s] (I)       GCell Height        :  5220  (dbu)
[05/04 17:19:02     30s] (I)       grid                :    18    12     9
[05/04 17:19:02     30s] (I)       vertical capacity   :     0  5220     0  5220     0  5220     0  5220     0
[05/04 17:19:02     30s] (I)       horizontal capacity :     0     0  5220     0  5220     0  5220     0  5220
[05/04 17:19:02     30s] (I)       Default wire width  :   240   280   280   280   280   280   280   880   880
[05/04 17:19:02     30s] (I)       Default wire space  :   240   280   280   280   280   280   280   800   800
[05/04 17:19:02     30s] (I)       Default pitch size  :   480   580   580   580   580   580   580  1740  1740
[05/04 17:19:02     30s] (I)       First Track Coord   :     0   290   290   290   290   290   290  2030  2030
[05/04 17:19:02     30s] (I)       Num tracks per GCell: 10.88  9.00  9.00  9.00  9.00  9.00  9.00  3.00  3.00
[05/04 17:19:02     30s] (I)       Total num of tracks :     0   162   101   162   101   162   101    53    33
[05/04 17:19:02     30s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[05/04 17:19:02     30s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[05/04 17:19:02     30s] (I)       --------------------------------------------------------
[05/04 17:19:02     30s] 
[05/04 17:19:02     30s] [NR-eGR] ============ Routing rule table ============
[05/04 17:19:02     30s] [NR-eGR] Rule id 0. Nets 48 
[05/04 17:19:02     30s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/04 17:19:02     30s] [NR-eGR] Pitch:  L1=480  L2=580  L3=580  L4=580  L5=580  L6=580  L7=580  L8=1740  L9=1740
[05/04 17:19:02     30s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[05/04 17:19:02     30s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[05/04 17:19:02     30s] [NR-eGR] ========================================
[05/04 17:19:02     30s] [NR-eGR] 
[05/04 17:19:02     30s] (I)       After initializing earlyGlobalRoute syMemory usage = 990.1 MB
[05/04 17:19:02     30s] (I)       Loading and dumping file time : 0.00 seconds
[05/04 17:19:02     30s] (I)       ============= Initialization =============
[05/04 17:19:02     30s] (I)       totalPins=120  totalGlobalPin=112 (93.33%)
[05/04 17:19:02     30s] (I)       total 2D Cap : 11511 = (5488 H, 6023 V)
[05/04 17:19:02     30s] [NR-eGR] Layer group 1: route 48 net(s) in layer range [2, 9]
[05/04 17:19:02     30s] (I)       ============  Phase 1a Route ============
[05/04 17:19:02     30s] (I)       Phase 1a runs 0.00 seconds
[05/04 17:19:02     30s] (I)       Usage: 258 = (171 H, 87 V) = (3.12% H, 1.44% V) = (4.463e+02um H, 2.271e+02um V)
[05/04 17:19:02     30s] (I)       
[05/04 17:19:02     30s] (I)       ============  Phase 1b Route ============
[05/04 17:19:02     30s] (I)       Usage: 258 = (171 H, 87 V) = (3.12% H, 1.44% V) = (4.463e+02um H, 2.271e+02um V)
[05/04 17:19:02     30s] (I)       
[05/04 17:19:02     30s] (I)       earlyGlobalRoute overflow of layer group 1: 0.49% H + 0.00% V. EstWL: 6.733800e+02um
[05/04 17:19:02     30s] (I)       ============  Phase 1c Route ============
[05/04 17:19:02     30s] (I)       Usage: 258 = (171 H, 87 V) = (3.12% H, 1.44% V) = (4.463e+02um H, 2.271e+02um V)
[05/04 17:19:02     30s] (I)       
[05/04 17:19:02     30s] (I)       ============  Phase 1d Route ============
[05/04 17:19:02     30s] (I)       Usage: 258 = (171 H, 87 V) = (3.12% H, 1.44% V) = (4.463e+02um H, 2.271e+02um V)
[05/04 17:19:02     30s] (I)       
[05/04 17:19:02     30s] (I)       ============  Phase 1e Route ============
[05/04 17:19:02     30s] (I)       Phase 1e runs 0.00 seconds
[05/04 17:19:02     30s] (I)       Usage: 258 = (171 H, 87 V) = (3.12% H, 1.44% V) = (4.463e+02um H, 2.271e+02um V)
[05/04 17:19:02     30s] (I)       
[05/04 17:19:02     30s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.49% H + 0.00% V. EstWL: 6.733800e+02um
[05/04 17:19:02     30s] [NR-eGR] 
[05/04 17:19:02     30s] (I)       ============  Phase 1l Route ============
[05/04 17:19:02     30s] (I)       Phase 1l runs 0.00 seconds
[05/04 17:19:02     30s] (I)       
[05/04 17:19:02     30s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[05/04 17:19:02     30s] [NR-eGR]                OverCon            
[05/04 17:19:02     30s] [NR-eGR]                 #Gcell     %Gcell
[05/04 17:19:02     30s] [NR-eGR] Layer              (0)    OverCon 
[05/04 17:19:02     30s] [NR-eGR] ------------------------------------
[05/04 17:19:02     30s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[05/04 17:19:02     30s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[05/04 17:19:02     30s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[05/04 17:19:02     30s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[05/04 17:19:02     30s] [NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[05/04 17:19:02     30s] [NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[05/04 17:19:02     30s] [NR-eGR] Layer7       0( 0.00%)   ( 0.00%) 
[05/04 17:19:02     30s] [NR-eGR] Layer8       0( 0.00%)   ( 0.00%) 
[05/04 17:19:02     30s] [NR-eGR] Layer9       0( 0.00%)   ( 0.00%) 
[05/04 17:19:02     30s] [NR-eGR] ------------------------------------
[05/04 17:19:02     30s] [NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[05/04 17:19:02     30s] [NR-eGR] 
[05/04 17:19:02     30s] (I)       Total Global Routing Runtime: 0.00 seconds
[05/04 17:19:02     30s] (I)       total 2D Cap : 11553 = (5525 H, 6028 V)
[05/04 17:19:02     30s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/04 17:19:02     30s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/04 17:19:02     30s] (I)       ============= track Assignment ============
[05/04 17:19:02     30s] (I)       extract Global 3D Wires
[05/04 17:19:02     30s] (I)       Extract Global WL : time=0.00
[05/04 17:19:02     30s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer10, numCutBoxes=0)
[05/04 17:19:02     30s] (I)       Initialization real time=0.00 seconds
[05/04 17:19:02     30s] (I)       Run Multi-thread track assignment
[05/04 17:19:02     30s] (I)       merging nets...
[05/04 17:19:02     30s] (I)       merging nets done
[05/04 17:19:02     30s] (I)       Kernel real time=0.00 seconds
[05/04 17:19:02     30s] (I)       End Greedy Track Assignment
[05/04 17:19:02     30s] [NR-eGR] --------------------------------------------------------------------------
[05/04 17:19:02     30s] [NR-eGR] Layer1(Metal1)(F) length: 0.000000e+00um, number of vias: 120
[05/04 17:19:02     30s] [NR-eGR] Layer2(Metal2)(V) length: 2.464555e+02um, number of vias: 149
[05/04 17:19:02     30s] [NR-eGR] Layer3(Metal3)(H) length: 4.419600e+02um, number of vias: 4
[05/04 17:19:02     30s] [NR-eGR] Layer4(Metal4)(V) length: 3.177500e+00um, number of vias: 2
[05/04 17:19:02     30s] [NR-eGR] Layer5(Metal5)(H) length: 5.510000e+00um, number of vias: 0
[05/04 17:19:02     30s] [NR-eGR] Layer6(Metal6)(V) length: 0.000000e+00um, number of vias: 0
[05/04 17:19:02     30s] [NR-eGR] Layer7(Metal7)(H) length: 0.000000e+00um, number of vias: 0
[05/04 17:19:02     30s] [NR-eGR] Layer8(Metal8)(V) length: 0.000000e+00um, number of vias: 0
[05/04 17:19:02     30s] [NR-eGR] Layer9(Metal9)(H) length: 0.000000e+00um, number of vias: 0
[05/04 17:19:02     30s] [NR-eGR] Total length: 6.971030e+02um, number of vias: 275
[05/04 17:19:02     30s] [NR-eGR] --------------------------------------------------------------------------
[05/04 17:19:02     30s] [NR-eGR] Total clock nets wire length: 0.000000e+00um 
[05/04 17:19:02     30s] [NR-eGR] --------------------------------------------------------------------------
[05/04 17:19:02     30s] [NR-eGR] End Peak syMemory usage = 1000.1 MB
[05/04 17:19:02     30s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.01 seconds
[05/04 17:19:02     30s] Extraction called for design 'Array' of instances=28 and nets=58 using extraction engine 'preRoute' .
[05/04 17:19:02     30s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/04 17:19:02     30s] Type 'man IMPEXT-3530' for more detail.
[05/04 17:19:02     30s] PreRoute RC Extraction called for design Array.
[05/04 17:19:02     30s] RC Extraction called in multi-corner(1) mode.
[05/04 17:19:02     30s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/04 17:19:02     30s] Type 'man IMPEXT-6197' for more detail.
[05/04 17:19:02     30s] RCMode: PreRoute
[05/04 17:19:02     30s]       RC Corner Indexes            0   
[05/04 17:19:02     30s] Capacitance Scaling Factor   : 1.00000 
[05/04 17:19:02     30s] Resistance Scaling Factor    : 1.00000 
[05/04 17:19:02     30s] Clock Cap. Scaling Factor    : 1.00000 
[05/04 17:19:02     30s] Clock Res. Scaling Factor    : 1.00000 
[05/04 17:19:02     30s] Shrink Factor                : 1.00000
[05/04 17:19:02     30s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/04 17:19:02     30s] Updating RC grid for preRoute extraction ...
[05/04 17:19:02     30s] Initializing multi-corner resistance tables ...
[05/04 17:19:02     30s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1000.148M)
[05/04 17:19:02     30s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1002.2M
[05/04 17:19:02     30s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1002.2M
[05/04 17:19:02     30s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:1002.2M
[05/04 17:19:02     30s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:0.000, REAL:0.008, MEM:1002.2M
[05/04 17:19:02     30s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.000, REAL:0.008, MEM:1002.2M
[05/04 17:19:02     30s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.000, REAL:0.009, MEM:1002.2M
[05/04 17:19:02     30s] #################################################################################
[05/04 17:19:02     30s] # Design Stage: PreRoute
[05/04 17:19:02     30s] # Design Name: Array
[05/04 17:19:02     30s] # Design Mode: 90nm
[05/04 17:19:02     30s] # Analysis Mode: MMMC Non-OCV 
[05/04 17:19:02     30s] # Parasitics Mode: No SPEF/RCDB
[05/04 17:19:02     30s] # Signoff Settings: SI Off 
[05/04 17:19:02     30s] #################################################################################
[05/04 17:19:02     30s] Calculate delays in Single mode...
[05/04 17:19:02     30s] Topological Sorting (REAL = 0:00:00.0, MEM = 1012.4M, InitMEM = 1012.4M)
[05/04 17:19:02     30s] Start delay calculation (fullDC) (1 T). (MEM=1012.43)
[05/04 17:19:03     30s] AAE DB initialization (MEM=1057.18 CPU=0:00:00.1 REAL=0:00:01.0) 
[05/04 17:19:03     30s] siFlow : Timing analysis mode is single, using late cdB files
[05/04 17:19:03     30s] Start AAE Lib Loading. (MEM=1057.18)
[05/04 17:19:03     30s] End AAE Lib Loading. (MEM=1257.46 CPU=0:00:00.0 Real=0:00:00.0)
[05/04 17:19:03     30s] End AAE Lib Interpolated Model. (MEM=1257.46 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/04 17:19:03     30s] First Iteration Infinite Tw... 
[05/04 17:19:03     30s] Total number of fetched objects 48
[05/04 17:19:03     30s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/04 17:19:03     30s] End delay calculation. (MEM=1288.64 CPU=0:00:00.0 REAL=0:00:00.0)
[05/04 17:19:03     30s] End delay calculation (fullDC). (MEM=1191.27 CPU=0:00:00.3 REAL=0:00:01.0)
[05/04 17:19:03     30s] *** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 1191.3M) ***
[05/04 17:19:03     30s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:00:30.3 mem=1191.3M)
[05/04 17:19:03     30s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 Worst 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|    0    |    0    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.434%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
[05/04 17:19:03     30s] Total CPU time: 0.33 sec
[05/04 17:19:03     30s] Total Real time: 1.0 sec
[05/04 17:19:03     30s] Total Memory Usage: 1134.027344 Mbytes
[05/04 17:19:56     34s] invalid command name "REPORT_AREA"
[05/04 17:20:02     34s] <CMD> report_area
[05/04 17:20:18     36s] <CMD> report_power
[05/04 17:20:18     36s] 
[05/04 17:20:18     36s] Power Net Detected:
[05/04 17:20:18     36s]     Voltage	    Name
[05/04 17:20:18     36s]     0.00V	    VSS
[05/04 17:20:18     36s]     0.90V	    VDD
[05/04 17:20:18     36s] 
[05/04 17:20:18     36s] Begin Power Analysis
[05/04 17:20:18     36s] 
[05/04 17:20:18     36s]     0.00V	    VSS
[05/04 17:20:18     36s]     0.90V	    VDD
[05/04 17:20:18     36s] Begin Processing Timing Library for Power Calculation
[05/04 17:20:18     36s] 
[05/04 17:20:18     36s] Begin Processing Timing Library for Power Calculation
[05/04 17:20:18     36s] 
[05/04 17:20:18     36s] 
[05/04 17:20:18     36s] 
[05/04 17:20:18     36s] Begin Processing Power Net/Grid for Power Calculation
[05/04 17:20:18     36s] 
[05/04 17:20:18     36s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=909.27MB/909.27MB)
[05/04 17:20:18     36s] 
[05/04 17:20:18     36s] Begin Processing Timing Window Data for Power Calculation
[05/04 17:20:18     36s] 
[05/04 17:20:18     36s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=909.35MB/909.35MB)
[05/04 17:20:18     36s] 
[05/04 17:20:18     36s] Begin Processing User Attributes
[05/04 17:20:18     36s] 
[05/04 17:20:18     36s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=909.39MB/909.39MB)
[05/04 17:20:18     36s] 
[05/04 17:20:18     36s] Begin Processing Signal Activity
[05/04 17:20:18     36s] 
[05/04 17:20:18     36s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=909.62MB/909.62MB)
[05/04 17:20:18     36s] 
[05/04 17:20:18     36s] Begin Power Computation
[05/04 17:20:18     36s] 
[05/04 17:20:18     36s]       ----------------------------------------------------------
[05/04 17:20:18     36s]       # of cell(s) missing both power/leakage table: 0
[05/04 17:20:18     36s]       # of cell(s) missing power table: 0
[05/04 17:20:18     36s]       # of cell(s) missing leakage table: 0
[05/04 17:20:18     36s]       # of MSMV cell(s) missing power_level: 0
[05/04 17:20:18     36s]       ----------------------------------------------------------
[05/04 17:20:18     36s] 
[05/04 17:20:18     36s] 
[05/04 17:20:18     36s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=909.98MB/909.98MB)
[05/04 17:20:18     36s] 
[05/04 17:20:18     36s] Begin Processing User Attributes
[05/04 17:20:18     36s] 
[05/04 17:20:18     36s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=910.02MB/910.02MB)
[05/04 17:20:18     36s] 
[05/04 17:20:18     36s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=910.02MB/910.02MB)
[05/04 17:20:18     36s] 
[05/04 17:21:17     40s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[05/04 17:21:17     40s] <CMD> optDesign -preCTS
[05/04 17:21:17     40s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/04 17:21:17     40s] #spOpts: mergeVia=F 
[05/04 17:21:17     40s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1134.0M
[05/04 17:21:17     40s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1134.0M
[05/04 17:21:17     40s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:1134.0M
[05/04 17:21:17     40s] Core basic site is gsclib090site
[05/04 17:21:17     40s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/04 17:21:17     40s] Mark StBox On SiteArr starts
[05/04 17:21:17     40s] Mark StBox On SiteArr ends
[05/04 17:21:17     40s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:0.010, REAL:0.009, MEM:1134.0M
[05/04 17:21:17     40s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.010, REAL:0.009, MEM:1134.0M
[05/04 17:21:17     40s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.010, REAL:0.009, MEM:1134.0M
[05/04 17:21:17     40s] #spOpts: mergeVia=F 
[05/04 17:21:17     40s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1134.0M
[05/04 17:21:17     40s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1134.0M
[05/04 17:21:17     40s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.010, REAL:0.008, MEM:1134.0M
[05/04 17:21:17     40s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.010, REAL:0.008, MEM:1134.0M
[05/04 17:21:17     40s] GigaOpt running with 1 threads.
[05/04 17:21:17     40s] Info: 1 threads available for lower-level modules during optimization.
[05/04 17:21:17     40s] OPERPROF: Starting DPlace-Init at level 1, MEM:1134.0M
[05/04 17:21:17     40s] #spOpts: mergeVia=F 
[05/04 17:21:17     40s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1134.0M
[05/04 17:21:17     40s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1134.0M
[05/04 17:21:17     40s] OPERPROF:       Starting CMU at level 4, MEM:1134.0M
[05/04 17:21:17     40s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1134.0M
[05/04 17:21:17     40s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.010, REAL:0.008, MEM:1134.0M
[05/04 17:21:17     40s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.010, REAL:0.009, MEM:1134.0M
[05/04 17:21:17     40s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1134.0MB).
[05/04 17:21:17     40s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:1134.0M
[05/04 17:21:17     40s] Creating Cell Server ...(0, 0, 0, 0)
[05/04 17:21:17     40s] Summary for sequential cells identification: 
[05/04 17:21:17     40s]   Identified SBFF number: 112
[05/04 17:21:17     40s]   Identified MBFF number: 0
[05/04 17:21:17     40s]   Identified SB Latch number: 0
[05/04 17:21:17     40s]   Identified MB Latch number: 0
[05/04 17:21:17     40s]   Not identified SBFF number: 8
[05/04 17:21:17     40s]   Not identified MBFF number: 0
[05/04 17:21:17     40s]   Not identified SB Latch number: 0
[05/04 17:21:17     40s]   Not identified MB Latch number: 0
[05/04 17:21:17     40s]   Number of sequential cells which are not FFs: 32
[05/04 17:21:17     40s] Creating Cell Server, finished. 
[05/04 17:21:17     40s] 
[05/04 17:21:17     40s] 
[05/04 17:21:17     40s] Creating Lib Analyzer ...
[05/04 17:21:17     40s]  Visiting view : Worst
[05/04 17:21:17     40s]    : PowerDomain = none : Weighted F : unweighted  = 35.80 (1.000)
[05/04 17:21:17     40s]  Visiting view : Worst
[05/04 17:21:17     40s]    : PowerDomain = none : Weighted F : unweighted  = 35.80 (1.000)
[05/04 17:21:17     40s]  Setting StdDelay to 35.80
[05/04 17:21:17     40s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[05/04 17:21:17     40s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX2 CLKINVX2 INVX3 CLKINVX3 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[05/04 17:21:17     40s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/04 17:21:17     40s] 
[05/04 17:21:17     41s] Creating Lib Analyzer, finished. 
[05/04 17:21:17     41s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 919.1M, totSessionCpu=0:00:41 **
[05/04 17:21:17     41s] Added -handlePreroute to trialRouteMode
[05/04 17:21:17     41s] *** optDesign -preCTS ***
[05/04 17:21:17     41s] DRC Margin: user margin 0.0; extra margin 0.2
[05/04 17:21:17     41s] Setup Target Slack: user slack 0; extra slack 0.1
[05/04 17:21:17     41s] Hold Target Slack: user slack 0
[05/04 17:21:17     41s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[05/04 17:21:17     41s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1163.0M
[05/04 17:21:17     41s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1163.0M
[05/04 17:21:17     41s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.000, REAL:0.008, MEM:1163.0M
[05/04 17:21:17     41s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.000, REAL:0.009, MEM:1163.0M
[05/04 17:21:17     41s] Deleting Cell Server ...
[05/04 17:21:17     41s] Deleting Lib Analyzer.
[05/04 17:21:17     41s] Multi-VT timing optimization disabled based on library information.
[05/04 17:21:17     41s] Creating Cell Server ...(0, 0, 0, 0)
[05/04 17:21:17     41s] Summary for sequential cells identification: 
[05/04 17:21:17     41s]   Identified SBFF number: 112
[05/04 17:21:17     41s]   Identified MBFF number: 0
[05/04 17:21:17     41s]   Identified SB Latch number: 0
[05/04 17:21:17     41s]   Identified MB Latch number: 0
[05/04 17:21:17     41s]   Not identified SBFF number: 8
[05/04 17:21:17     41s]   Not identified MBFF number: 0
[05/04 17:21:17     41s]   Not identified SB Latch number: 0
[05/04 17:21:17     41s]   Not identified MB Latch number: 0
[05/04 17:21:17     41s]   Number of sequential cells which are not FFs: 32
[05/04 17:21:17     41s] Creating Cell Server, finished. 
[05/04 17:21:17     41s] 
[05/04 17:21:17     41s]  Visiting view : Worst
[05/04 17:21:17     41s]    : PowerDomain = none : Weighted F : unweighted  = 35.80 (1.000)
[05/04 17:21:17     41s]  Visiting view : Worst
[05/04 17:21:17     41s]    : PowerDomain = none : Weighted F : unweighted  = 35.80 (1.000)
[05/04 17:21:17     41s]  Setting StdDelay to 35.80
[05/04 17:21:17     41s] Deleting Cell Server ...
[05/04 17:21:17     41s] Start to check current routing status for nets...
[05/04 17:21:17     41s] All nets are already routed correctly.
[05/04 17:21:17     41s] End to check current routing status for nets (mem=1163.0M)
[05/04 17:21:17     41s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1163.0M
[05/04 17:21:17     41s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1163.0M
[05/04 17:21:17     41s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:1163.0M
[05/04 17:21:17     41s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:0.010, REAL:0.008, MEM:1163.0M
[05/04 17:21:17     41s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.010, REAL:0.008, MEM:1163.0M
[05/04 17:21:17     41s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.010, REAL:0.008, MEM:1163.0M
[05/04 17:21:17     41s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 Worst 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|   N/A   |
|           TNS (ns):|   N/A   |
|    Violating Paths:|   N/A   |
|          All Paths:|   N/A   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.434%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 918.7M, totSessionCpu=0:00:41 **
[05/04 17:21:17     41s] ** INFO : this run is activating medium effort placeOptDesign flow
[05/04 17:21:17     41s] PhyDesignGrid: maxLocalDensity 0.98
[05/04 17:21:17     41s] ### Creating PhyDesignMc. totSessionCpu=0:00:41.1 mem=1156.2M
[05/04 17:21:17     41s] OPERPROF: Starting DPlace-Init at level 1, MEM:1156.2M
[05/04 17:21:17     41s] #spOpts: mergeVia=F 
[05/04 17:21:17     41s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1156.2M
[05/04 17:21:17     41s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1156.2M
[05/04 17:21:17     41s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.010, REAL:0.008, MEM:1156.2M
[05/04 17:21:17     41s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.010, REAL:0.008, MEM:1156.2M
[05/04 17:21:17     41s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1156.2MB).
[05/04 17:21:17     41s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:1156.2M
[05/04 17:21:17     41s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:41.1 mem=1156.2M
[05/04 17:21:17     41s] PhyDesignGrid: maxLocalDensity 0.98
[05/04 17:21:17     41s] ### Creating PhyDesignMc. totSessionCpu=0:00:41.1 mem=1156.2M
[05/04 17:21:17     41s] OPERPROF: Starting DPlace-Init at level 1, MEM:1156.2M
[05/04 17:21:17     41s] #spOpts: mergeVia=F 
[05/04 17:21:17     41s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1156.2M
[05/04 17:21:17     41s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1156.2M
[05/04 17:21:17     41s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.010, REAL:0.008, MEM:1156.2M
[05/04 17:21:17     41s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.010, REAL:0.008, MEM:1156.2M
[05/04 17:21:17     41s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1156.2MB).
[05/04 17:21:17     41s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:1156.2M
[05/04 17:21:17     41s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:41.1 mem=1156.2M
[05/04 17:21:17     41s] *** Starting optimizing excluded clock nets MEM= 1156.2M) ***
[05/04 17:21:17     41s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1156.2M) ***
[05/04 17:21:17     41s] Creating Cell Server ...(0, 0, 0, 0)
[05/04 17:21:17     41s] Summary for sequential cells identification: 
[05/04 17:21:17     41s]   Identified SBFF number: 112
[05/04 17:21:17     41s]   Identified MBFF number: 0
[05/04 17:21:17     41s]   Identified SB Latch number: 0
[05/04 17:21:17     41s]   Identified MB Latch number: 0
[05/04 17:21:17     41s]   Not identified SBFF number: 8
[05/04 17:21:17     41s]   Not identified MBFF number: 0
[05/04 17:21:17     41s]   Not identified SB Latch number: 0
[05/04 17:21:17     41s]   Not identified MB Latch number: 0
[05/04 17:21:17     41s]   Number of sequential cells which are not FFs: 32
[05/04 17:21:17     41s] Creating Cell Server, finished. 
[05/04 17:21:17     41s] 
[05/04 17:21:17     41s]  Visiting view : Worst
[05/04 17:21:17     41s]    : PowerDomain = none : Weighted F : unweighted  = 35.80 (1.000)
[05/04 17:21:17     41s]  Visiting view : Worst
[05/04 17:21:17     41s]    : PowerDomain = none : Weighted F : unweighted  = 35.80 (1.000)
[05/04 17:21:17     41s]  Setting StdDelay to 35.80
[05/04 17:21:17     41s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '*'
[05/04 17:21:17     41s] **ERROR: (TCLCMD-917):	Cannot find 'clocks' that match '*'
The useful skew maximum allowed delay is: 0.15
[05/04 17:21:17     41s] ### Creating LA Mngr. totSessionCpu=0:00:41.2 mem=1160.2M
[05/04 17:21:18     41s] ### Creating LA Mngr, finished. totSessionCpu=0:00:41.6 mem=1160.2M
[05/04 17:21:18     41s] PhyDesignGrid: maxLocalDensity 0.98
[05/04 17:21:18     41s] ### Creating PhyDesignMc. totSessionCpu=0:00:41.7 mem=1168.2M
[05/04 17:21:18     41s] OPERPROF: Starting DPlace-Init at level 1, MEM:1168.2M
[05/04 17:21:18     41s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1168.2M
[05/04 17:21:18     41s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1168.2M
[05/04 17:21:18     41s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.000, REAL:0.008, MEM:1168.2M
[05/04 17:21:18     41s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.000, REAL:0.008, MEM:1168.2M
[05/04 17:21:18     41s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1168.2MB).
[05/04 17:21:18     41s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:1168.2M
[05/04 17:21:18     41s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:41.7 mem=1168.2M
[05/04 17:21:18     41s] ### Creating LA Mngr. totSessionCpu=0:00:41.7 mem=1168.2M
[05/04 17:21:18     41s] ### Creating LA Mngr, finished. totSessionCpu=0:00:41.7 mem=1168.2M
[05/04 17:21:18     41s] 
[05/04 17:21:18     41s] Footprint cell infomation for calculating maxBufDist
[05/04 17:21:18     41s] *info: There are 16 candidate Buffer cells
[05/04 17:21:18     41s] *info: There are 19 candidate Inverter cells
[05/04 17:21:18     41s] 
[05/04 17:21:18     42s] 
[05/04 17:21:18     42s] Creating Lib Analyzer ...
[05/04 17:21:18     42s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[05/04 17:21:18     42s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX2 CLKINVX2 INVX3 CLKINVX3 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[05/04 17:21:18     42s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/04 17:21:18     42s] 
[05/04 17:21:19     42s] Creating Lib Analyzer, finished. 
[05/04 17:21:19     42s] 
[05/04 17:21:19     42s] #optDebug: {2, 1.000, 0.8500} {3, 0.850, 0.8500} {4, 0.700, 0.8500} {5, 0.550, 0.8500} {6, 0.400, 0.8500} {7, 0.100, 0.5052} {8, 0.100, 0.5052} {9, 0.050, 0.4513} 
[05/04 17:21:19     42s] ### Creating LA Mngr. totSessionCpu=0:00:42.6 mem=1304.2M
[05/04 17:21:19     42s] ### Creating LA Mngr, finished. totSessionCpu=0:00:42.6 mem=1304.2M
[05/04 17:21:19     42s] 
[05/04 17:21:19     42s] Netlist preparation processing... 
[05/04 17:21:19     42s] Removed 0 instance
[05/04 17:21:19     42s] *info: Marking 0 isolation instances dont touch
[05/04 17:21:19     42s] *info: Marking 0 level shifter instances dont touch
[05/04 17:21:19     42s] ### Creating LA Mngr. totSessionCpu=0:00:42.8 mem=1245.3M
[05/04 17:21:19     42s] ### Creating LA Mngr, finished. totSessionCpu=0:00:42.8 mem=1245.3M
[05/04 17:21:19     42s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[05/04 17:21:19     42s] [NR-eGR] Started earlyGlobalRoute kernel
[05/04 17:21:19     42s] [NR-eGR] Initial Peak syMemory usage = 1245.3 MB
[05/04 17:21:19     42s] (I)       Reading DB...
[05/04 17:21:19     42s] (I)       before initializing RouteDB syMemory usage = 1245.3 MB
[05/04 17:21:19     42s] (I)       congestionReportName   : 
[05/04 17:21:19     42s] (I)       layerRangeFor2DCongestion : 
[05/04 17:21:19     42s] (I)       buildTerm2TermWires    : 1
[05/04 17:21:19     42s] (I)       doTrackAssignment      : 1
[05/04 17:21:19     42s] (I)       dumpBookshelfFiles     : 0
[05/04 17:21:19     42s] (I)       numThreads             : 1
[05/04 17:21:19     42s] (I)       bufferingAwareRouting  : false
[05/04 17:21:19     42s] [NR-eGR] honorMsvRouteConstraint: false
[05/04 17:21:19     42s] (I)       honorPin               : false
[05/04 17:21:19     42s] (I)       honorPinGuide          : true
[05/04 17:21:19     42s] (I)       honorPartition         : false
[05/04 17:21:19     42s] (I)       allowPartitionCrossover: false
[05/04 17:21:19     42s] (I)       honorSingleEntry       : true
[05/04 17:21:19     42s] (I)       honorSingleEntryStrong : true
[05/04 17:21:19     42s] (I)       handleViaSpacingRule   : false
[05/04 17:21:19     42s] (I)       handleEolSpacingRule   : false
[05/04 17:21:19     42s] (I)       PDConstraint           : none
[05/04 17:21:19     42s] (I)       expBetterNDRHandling   : false
[05/04 17:21:19     42s] [NR-eGR] honorClockSpecNDR      : 0
[05/04 17:21:19     42s] (I)       routingEffortLevel     : 3
[05/04 17:21:19     42s] (I)       effortLevel            : standard
[05/04 17:21:19     42s] [NR-eGR] minRouteLayer          : 2
[05/04 17:21:19     42s] [NR-eGR] maxRouteLayer          : 127
[05/04 17:21:19     42s] (I)       relaxedTopLayerCeiling : 127
[05/04 17:21:19     42s] (I)       relaxedBottomLayerFloor: 2
[05/04 17:21:19     42s] (I)       numRowsPerGCell        : 1
[05/04 17:21:19     42s] (I)       speedUpLargeDesign     : 0
[05/04 17:21:19     42s] (I)       multiThreadingTA       : 1
[05/04 17:21:19     42s] (I)       blkAwareLayerSwitching : 1
[05/04 17:21:19     42s] (I)       optimizationMode       : false
[05/04 17:21:19     42s] (I)       routeSecondPG          : false
[05/04 17:21:19     42s] (I)       scenicRatioForLayerRelax: 0.00
[05/04 17:21:19     42s] (I)       detourLimitForLayerRelax: 0.00
[05/04 17:21:19     42s] (I)       punchThroughDistance   : 500.00
[05/04 17:21:19     42s] (I)       scenicBound            : 1.15
[05/04 17:21:19     42s] (I)       maxScenicToAvoidBlk    : 100.00
[05/04 17:21:19     42s] (I)       source-to-sink ratio   : 0.30
[05/04 17:21:19     42s] (I)       targetCongestionRatioH : 1.00
[05/04 17:21:19     42s] (I)       targetCongestionRatioV : 1.00
[05/04 17:21:19     42s] (I)       layerCongestionRatio   : 0.70
[05/04 17:21:19     42s] (I)       m1CongestionRatio      : 0.10
[05/04 17:21:19     42s] (I)       m2m3CongestionRatio    : 0.70
[05/04 17:21:19     42s] (I)       localRouteEffort       : 1.00
[05/04 17:21:19     42s] (I)       numSitesBlockedByOneVia: 8.00
[05/04 17:21:19     42s] (I)       supplyScaleFactorH     : 1.00
[05/04 17:21:19     42s] (I)       supplyScaleFactorV     : 1.00
[05/04 17:21:19     42s] (I)       highlight3DOverflowFactor: 0.00
[05/04 17:21:19     42s] (I)       doubleCutViaModelingRatio: 0.00
[05/04 17:21:19     42s] (I)       routeVias              : 
[05/04 17:21:19     42s] (I)       readTROption           : true
[05/04 17:21:19     42s] (I)       extraSpacingFactor     : 1.00
[05/04 17:21:19     42s] [NR-eGR] numTracksPerClockWire  : 0
[05/04 17:21:19     42s] (I)       routeSelectedNetsOnly  : false
[05/04 17:21:19     42s] (I)       clkNetUseMaxDemand     : false
[05/04 17:21:19     42s] (I)       extraDemandForClocks   : 0
[05/04 17:21:19     42s] (I)       steinerRemoveLayers    : false
[05/04 17:21:19     42s] (I)       demoteLayerScenicScale : 1.00
[05/04 17:21:19     42s] (I)       nonpreferLayerCostScale : 100.00
[05/04 17:21:19     42s] (I)       similarTopologyRoutingFast : false
[05/04 17:21:19     42s] (I)       spanningTreeRefinement : false
[05/04 17:21:19     42s] (I)       spanningTreeRefinementAlpha : 0.50
[05/04 17:21:19     42s] (I)       starting read tracks
[05/04 17:21:19     42s] (I)       build grid graph
[05/04 17:21:19     42s] (I)       build grid graph start
[05/04 17:21:19     42s] [NR-eGR] Layer1 has no routable track
[05/04 17:21:19     42s] [NR-eGR] Layer2 has single uniform track structure
[05/04 17:21:19     42s] [NR-eGR] Layer3 has single uniform track structure
[05/04 17:21:19     42s] [NR-eGR] Layer4 has single uniform track structure
[05/04 17:21:19     42s] [NR-eGR] Layer5 has single uniform track structure
[05/04 17:21:19     42s] [NR-eGR] Layer6 has single uniform track structure
[05/04 17:21:19     42s] [NR-eGR] Layer7 has single uniform track structure
[05/04 17:21:19     42s] [NR-eGR] Layer8 has single uniform track structure
[05/04 17:21:19     42s] [NR-eGR] Layer9 has single uniform track structure
[05/04 17:21:19     42s] (I)       build grid graph end
[05/04 17:21:19     42s] (I)       numViaLayers=9
[05/04 17:21:19     42s] (I)       Reading via VIA1V for layer: 0 
[05/04 17:21:19     42s] (I)       Reading via VIA2X for layer: 1 
[05/04 17:21:19     42s] (I)       Reading via VIA3X for layer: 2 
[05/04 17:21:19     42s] (I)       Reading via VIA4X for layer: 3 
[05/04 17:21:19     42s] (I)       Reading via VIA5X for layer: 4 
[05/04 17:21:19     42s] (I)       Reading via VIA6X for layer: 5 
[05/04 17:21:19     42s] (I)       Reading via VIA7V for layer: 6 
[05/04 17:21:19     42s] (I)       Reading via VIA8X for layer: 7 
[05/04 17:21:19     42s] (I)       end build via table
[05/04 17:21:19     42s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=222 numBumpBlks=0 numBoundaryFakeBlks=0
[05/04 17:21:19     42s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[05/04 17:21:19     42s] (I)       readDataFromPlaceDB
[05/04 17:21:19     42s] (I)       Read net information..
[05/04 17:21:19     42s] [NR-eGR] Read numTotalNets=48  numIgnoredNets=0
[05/04 17:21:19     42s] (I)       Read testcase time = 0.000 seconds
[05/04 17:21:19     42s] 
[05/04 17:21:19     42s] (I)       read default dcut vias
[05/04 17:21:19     42s] (I)       Reading via VIA1_2CUT_E for layer: 0 
[05/04 17:21:19     42s] (I)       Reading via VIA2_2CUT_N for layer: 1 
[05/04 17:21:19     42s] (I)       Reading via VIA3_2CUT_E for layer: 2 
[05/04 17:21:19     42s] (I)       Reading via VIA4_2CUT_N for layer: 3 
[05/04 17:21:19     42s] (I)       Reading via VIA5_2CUT_E for layer: 4 
[05/04 17:21:19     42s] (I)       Reading via VIA6_2CUT_N for layer: 5 
[05/04 17:21:19     42s] (I)       Reading via VIA7_2CUT_E for layer: 6 
[05/04 17:21:19     42s] (I)       Reading via VIA8_2CUT_E for layer: 7 
[05/04 17:21:19     42s] (I)       build grid graph start
[05/04 17:21:19     42s] (I)       build grid graph end
[05/04 17:21:19     42s] (I)       Model blockage into capacity
[05/04 17:21:19     42s] (I)       Read numBlocks=222  numPreroutedWires=0  numCapScreens=0
[05/04 17:21:19     42s] (I)       blocked area on Layer1 : 0  (0.00%)
[05/04 17:21:19     42s] (I)       blocked area on Layer2 : 143769600  (2.65%)
[05/04 17:21:19     42s] (I)       blocked area on Layer3 : 179712000  (3.32%)
[05/04 17:21:19     42s] (I)       blocked area on Layer4 : 143769600  (2.65%)
[05/04 17:21:19     42s] (I)       blocked area on Layer5 : 179712000  (3.32%)
[05/04 17:21:19     42s] (I)       blocked area on Layer6 : 143769600  (2.65%)
[05/04 17:21:19     42s] (I)       blocked area on Layer7 : 189696000  (3.50%)
[05/04 17:21:19     42s] (I)       blocked area on Layer8 : 3326011200  (61.41%)
[05/04 17:21:19     42s] (I)       blocked area on Layer9 : 4138977600  (76.42%)
[05/04 17:21:19     42s] (I)       Modeling time = 0.000 seconds
[05/04 17:21:19     42s] 
[05/04 17:21:19     42s] (I)       Number of ignored nets = 0
[05/04 17:21:19     42s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/04 17:21:19     42s] (I)       Number of clock nets = 0.  Ignored: No
[05/04 17:21:19     42s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/04 17:21:19     42s] (I)       Number of special nets = 0.  Ignored: Yes
[05/04 17:21:19     42s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/04 17:21:19     42s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/04 17:21:19     42s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/04 17:21:19     42s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/04 17:21:19     42s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/04 17:21:19     42s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1245.3 MB
[05/04 17:21:19     42s] (I)       Ndr track 0 does not exist
[05/04 17:21:19     42s] (I)       Layer1  viaCost=300.00
[05/04 17:21:19     42s] (I)       Layer2  viaCost=100.00
[05/04 17:21:19     42s] (I)       Layer3  viaCost=100.00
[05/04 17:21:19     42s] (I)       Layer4  viaCost=100.00
[05/04 17:21:19     42s] (I)       Layer5  viaCost=100.00
[05/04 17:21:19     42s] (I)       Layer6  viaCost=100.00
[05/04 17:21:19     42s] (I)       Layer7  viaCost=200.00
[05/04 17:21:19     42s] (I)       Layer8  viaCost=100.00
[05/04 17:21:19     42s] (I)       ---------------------Grid Graph Info--------------------
[05/04 17:21:19     42s] (I)       routing area        :  (580, 580) - (93960, 58580)
[05/04 17:21:19     42s] (I)       core area           :  (16240, 16240) - (77720, 42340)
[05/04 17:21:19     42s] (I)       Site Width          :   580  (dbu)
[05/04 17:21:19     42s] (I)       Row Height          :  5220  (dbu)
[05/04 17:21:19     42s] (I)       GCell Width         :  5220  (dbu)
[05/04 17:21:19     42s] (I)       GCell Height        :  5220  (dbu)
[05/04 17:21:19     42s] (I)       grid                :    18    12     9
[05/04 17:21:19     42s] (I)       vertical capacity   :     0  5220     0  5220     0  5220     0  5220     0
[05/04 17:21:19     42s] (I)       horizontal capacity :     0     0  5220     0  5220     0  5220     0  5220
[05/04 17:21:19     42s] (I)       Default wire width  :   240   280   280   280   280   280   280   880   880
[05/04 17:21:19     42s] (I)       Default wire space  :   240   280   280   280   280   280   280   800   800
[05/04 17:21:19     42s] (I)       Default pitch size  :   480   580   580   580   580   580   580  1740  1740
[05/04 17:21:19     42s] (I)       First Track Coord   :     0   290   290   290   290   290   290  2030  2030
[05/04 17:21:19     42s] (I)       Num tracks per GCell: 10.88  9.00  9.00  9.00  9.00  9.00  9.00  3.00  3.00
[05/04 17:21:19     42s] (I)       Total num of tracks :     0   162   101   162   101   162   101    53    33
[05/04 17:21:19     42s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[05/04 17:21:19     42s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[05/04 17:21:19     42s] (I)       --------------------------------------------------------
[05/04 17:21:19     42s] 
[05/04 17:21:19     42s] [NR-eGR] ============ Routing rule table ============
[05/04 17:21:19     42s] [NR-eGR] Rule id 0. Nets 48 
[05/04 17:21:19     42s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/04 17:21:19     42s] [NR-eGR] Pitch:  L1=480  L2=580  L3=580  L4=580  L5=580  L6=580  L7=580  L8=1740  L9=1740
[05/04 17:21:19     42s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[05/04 17:21:19     42s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[05/04 17:21:19     42s] [NR-eGR] ========================================
[05/04 17:21:19     42s] [NR-eGR] 
[05/04 17:21:19     42s] (I)       After initializing earlyGlobalRoute syMemory usage = 1245.3 MB
[05/04 17:21:19     42s] (I)       Loading and dumping file time : 0.00 seconds
[05/04 17:21:19     42s] (I)       ============= Initialization =============
[05/04 17:21:19     42s] (I)       totalPins=120  totalGlobalPin=109 (90.83%)
[05/04 17:21:19     42s] (I)       total 2D Cap : 11511 = (5488 H, 6023 V)
[05/04 17:21:19     42s] (I)       numBigBoxes = 0
[05/04 17:21:19     42s] [NR-eGR] Layer group 1: route 48 net(s) in layer range [2, 9]
[05/04 17:21:19     42s] (I)       ============  Phase 1a Route ============
[05/04 17:21:19     42s] (I)       Phase 1a runs 0.00 seconds
[05/04 17:21:19     42s] (I)       Usage: 249 = (165 H, 84 V) = (3.01% H, 1.39% V) = (4.307e+02um H, 2.192e+02um V)
[05/04 17:21:19     42s] (I)       
[05/04 17:21:19     42s] (I)       ============  Phase 1b Route ============
[05/04 17:21:19     42s] (I)       Usage: 249 = (165 H, 84 V) = (3.01% H, 1.39% V) = (4.307e+02um H, 2.192e+02um V)
[05/04 17:21:19     42s] (I)       
[05/04 17:21:19     42s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.498900e+02um
[05/04 17:21:19     42s] (I)       ============  Phase 1c Route ============
[05/04 17:21:19     42s] (I)       Usage: 249 = (165 H, 84 V) = (3.01% H, 1.39% V) = (4.307e+02um H, 2.192e+02um V)
[05/04 17:21:19     42s] (I)       
[05/04 17:21:19     42s] (I)       ============  Phase 1d Route ============
[05/04 17:21:19     42s] (I)       Usage: 249 = (165 H, 84 V) = (3.01% H, 1.39% V) = (4.307e+02um H, 2.192e+02um V)
[05/04 17:21:19     42s] (I)       
[05/04 17:21:19     42s] (I)       ============  Phase 1e Route ============
[05/04 17:21:19     42s] (I)       Phase 1e runs 0.00 seconds
[05/04 17:21:19     42s] (I)       Usage: 249 = (165 H, 84 V) = (3.01% H, 1.39% V) = (4.307e+02um H, 2.192e+02um V)
[05/04 17:21:19     42s] (I)       
[05/04 17:21:19     42s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.498900e+02um
[05/04 17:21:19     42s] [NR-eGR] 
[05/04 17:21:19     42s] (I)       ============  Phase 1l Route ============
[05/04 17:21:19     42s] (I)       Phase 1l runs 0.00 seconds
[05/04 17:21:19     42s] (I)       
[05/04 17:21:19     42s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[05/04 17:21:19     42s] [NR-eGR]                OverCon            
[05/04 17:21:19     42s] [NR-eGR]                 #Gcell     %Gcell
[05/04 17:21:19     42s] [NR-eGR] Layer              (0)    OverCon 
[05/04 17:21:19     42s] [NR-eGR] ------------------------------------
[05/04 17:21:19     42s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[05/04 17:21:19     42s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[05/04 17:21:19     42s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[05/04 17:21:19     42s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[05/04 17:21:19     42s] [NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[05/04 17:21:19     42s] [NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[05/04 17:21:19     42s] [NR-eGR] Layer7       0( 0.00%)   ( 0.00%) 
[05/04 17:21:19     42s] [NR-eGR] Layer8       0( 0.00%)   ( 0.00%) 
[05/04 17:21:19     42s] [NR-eGR] Layer9       0( 0.00%)   ( 0.00%) 
[05/04 17:21:19     42s] [NR-eGR] ------------------------------------
[05/04 17:21:19     42s] [NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[05/04 17:21:19     42s] [NR-eGR] 
[05/04 17:21:19     42s] (I)       Total Global Routing Runtime: 0.00 seconds
[05/04 17:21:19     42s] (I)       total 2D Cap : 11553 = (5525 H, 6028 V)
[05/04 17:21:19     42s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/04 17:21:19     42s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/04 17:21:19     42s] (I)       ============= track Assignment ============
[05/04 17:21:19     42s] (I)       extract Global 3D Wires
[05/04 17:21:19     42s] (I)       Extract Global WL : time=0.00
[05/04 17:21:19     42s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer10, numCutBoxes=0)
[05/04 17:21:19     42s] (I)       Initialization real time=0.00 seconds
[05/04 17:21:19     42s] (I)       Run Multi-thread track assignment
[05/04 17:21:19     42s] (I)       merging nets...
[05/04 17:21:19     42s] (I)       merging nets done
[05/04 17:21:19     42s] (I)       Kernel real time=0.00 seconds
[05/04 17:21:19     42s] (I)       End Greedy Track Assignment
[05/04 17:21:19     42s] [NR-eGR] --------------------------------------------------------------------------
[05/04 17:21:19     42s] [NR-eGR] Layer1(Metal1)(F) length: 0.000000e+00um, number of vias: 120
[05/04 17:21:19     42s] [NR-eGR] Layer2(Metal2)(V) length: 2.369500e+02um, number of vias: 141
[05/04 17:21:19     42s] [NR-eGR] Layer3(Metal3)(H) length: 4.155700e+02um, number of vias: 8
[05/04 17:21:19     42s] [NR-eGR] Layer4(Metal4)(V) length: 8.990000e+00um, number of vias: 6
[05/04 17:21:19     42s] [NR-eGR] Layer5(Metal5)(H) length: 2.639000e+01um, number of vias: 0
[05/04 17:21:19     42s] [NR-eGR] Layer6(Metal6)(V) length: 0.000000e+00um, number of vias: 0
[05/04 17:21:19     42s] [NR-eGR] Layer7(Metal7)(H) length: 0.000000e+00um, number of vias: 0
[05/04 17:21:19     42s] [NR-eGR] Layer8(Metal8)(V) length: 0.000000e+00um, number of vias: 0
[05/04 17:21:19     42s] [NR-eGR] Layer9(Metal9)(H) length: 0.000000e+00um, number of vias: 0
[05/04 17:21:19     42s] [NR-eGR] Total length: 6.879000e+02um, number of vias: 275
[05/04 17:21:19     42s] [NR-eGR] --------------------------------------------------------------------------
[05/04 17:21:19     42s] [NR-eGR] Total clock nets wire length: 0.000000e+00um 
[05/04 17:21:19     42s] [NR-eGR] --------------------------------------------------------------------------
[05/04 17:21:19     42s] [NR-eGR] End Peak syMemory usage = 1231.2 MB
[05/04 17:21:19     42s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.01 seconds
[05/04 17:21:19     42s] Extraction called for design 'Array' of instances=28 and nets=58 using extraction engine 'preRoute' .
[05/04 17:21:19     42s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/04 17:21:19     42s] Type 'man IMPEXT-3530' for more detail.
[05/04 17:21:19     42s] PreRoute RC Extraction called for design Array.
[05/04 17:21:19     42s] RC Extraction called in multi-corner(1) mode.
[05/04 17:21:19     42s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/04 17:21:19     42s] Type 'man IMPEXT-6197' for more detail.
[05/04 17:21:19     42s] RCMode: PreRoute
[05/04 17:21:19     42s]       RC Corner Indexes            0   
[05/04 17:21:19     42s] Capacitance Scaling Factor   : 1.00000 
[05/04 17:21:19     42s] Resistance Scaling Factor    : 1.00000 
[05/04 17:21:19     42s] Clock Cap. Scaling Factor    : 1.00000 
[05/04 17:21:19     42s] Clock Res. Scaling Factor    : 1.00000 
[05/04 17:21:19     42s] Shrink Factor                : 1.00000
[05/04 17:21:19     42s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/04 17:21:19     42s] Updating RC grid for preRoute extraction ...
[05/04 17:21:19     42s] Initializing multi-corner resistance tables ...
[05/04 17:21:19     42s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1231.184M)
[05/04 17:21:19     42s] #################################################################################
[05/04 17:21:19     42s] # Design Stage: PreRoute
[05/04 17:21:19     42s] # Design Name: Array
[05/04 17:21:19     42s] # Design Mode: 90nm
[05/04 17:21:19     42s] # Analysis Mode: MMMC Non-OCV 
[05/04 17:21:19     42s] # Parasitics Mode: No SPEF/RCDB
[05/04 17:21:19     42s] # Signoff Settings: SI Off 
[05/04 17:21:19     42s] #################################################################################
[05/04 17:21:19     42s] AAE_INFO: 1 threads acquired from CTE.
[05/04 17:21:19     42s] Calculate delays in Single mode...
[05/04 17:21:19     42s] Topological Sorting (REAL = 0:00:00.0, MEM = 1229.2M, InitMEM = 1229.2M)
[05/04 17:21:19     42s] Start delay calculation (fullDC) (1 T). (MEM=1229.18)
[05/04 17:21:19     42s] End AAE Lib Interpolated Model. (MEM=1245.32 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/04 17:21:19     42s] Total number of fetched objects 48
[05/04 17:21:19     42s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/04 17:21:19     42s] End delay calculation. (MEM=1280.82 CPU=0:00:00.0 REAL=0:00:00.0)
[05/04 17:21:19     42s] End delay calculation (fullDC). (MEM=1280.82 CPU=0:00:00.1 REAL=0:00:00.0)
[05/04 17:21:19     42s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1280.8M) ***
[05/04 17:21:19     42s] Deleting Lib Analyzer.
[05/04 17:21:19     42s] Begin: GigaOpt Global Optimization
[05/04 17:21:19     42s] *info: use new DP (enabled)
[05/04 17:21:19     42s] PhyDesignGrid: maxLocalDensity 1.20
[05/04 17:21:19     42s] ### Creating PhyDesignMc. totSessionCpu=0:00:43.0 mem=1296.8M
[05/04 17:21:19     42s] OPERPROF: Starting DPlace-Init at level 1, MEM:1296.8M
[05/04 17:21:19     42s] #spOpts: mergeVia=F 
[05/04 17:21:19     42s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1296.8M
[05/04 17:21:19     42s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1296.8M
[05/04 17:21:19     42s] OPERPROF:       Starting SiteArrayFPInit at level 4, MEM:1296.8M
[05/04 17:21:19     42s] Core basic site is gsclib090site
[05/04 17:21:19     42s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/04 17:21:19     42s] Mark StBox On SiteArr starts
[05/04 17:21:19     42s] Mark StBox On SiteArr ends
[05/04 17:21:19     42s] OPERPROF:       Finished SiteArrayFPInit at level 4, CPU:0.010, REAL:0.008, MEM:1296.8M
[05/04 17:21:19     42s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.010, REAL:0.008, MEM:1296.8M
[05/04 17:21:19     42s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.010, REAL:0.008, MEM:1296.8M
[05/04 17:21:19     42s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1296.8MB).
[05/04 17:21:19     42s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:1296.8M
[05/04 17:21:19     42s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:43.0 mem=1296.8M
[05/04 17:21:19     42s] 
[05/04 17:21:19     42s] Creating Lib Analyzer ...
[05/04 17:21:19     43s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[05/04 17:21:19     43s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX2 CLKINVX2 INVX3 CLKINVX3 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[05/04 17:21:19     43s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/04 17:21:19     43s] 
[05/04 17:21:20     43s] Creating Lib Analyzer, finished. 
[05/04 17:21:20     43s] 
[05/04 17:21:20     43s] #optDebug: {2, 1.000, 0.8500} {3, 0.850, 0.8500} {4, 0.700, 0.8500} {5, 0.550, 0.8500} {6, 0.400, 0.8500} {7, 0.100, 0.5052} {8, 0.100, 0.5052} {9, 0.050, 0.4513} 
[05/04 17:21:20     43s] ### Creating LA Mngr. totSessionCpu=0:00:43.4 mem=1296.8M
[05/04 17:21:20     43s] ### Creating LA Mngr, finished. totSessionCpu=0:00:43.4 mem=1296.8M
[05/04 17:21:22     46s] *info: 2 special nets excluded.
[05/04 17:21:22     46s] *info: 10 no-driver nets excluded.
[05/04 17:21:23     47s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[05/04 17:21:23     47s] +--------+--------+----------+------------+--------+----------+---------+-------------+
[05/04 17:21:23     47s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|  End Point  |
[05/04 17:21:23     47s] +--------+--------+----------+------------+--------+----------+---------+-------------+
[05/04 17:21:23     47s] |   0.000|   0.000|    69.43%|   0:00:00.0| 1389.1M|     Worst|       NA| NA          |
[05/04 17:21:23     47s] +--------+--------+----------+------------+--------+----------+---------+-------------+
[05/04 17:21:23     47s] 
[05/04 17:21:23     47s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1389.1M) ***
[05/04 17:21:23     47s] 
[05/04 17:21:23     47s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1389.1M) ***
[05/04 17:21:23     47s] **** Begin NDR-Layer Usage Statistics ****
[05/04 17:21:23     47s] 0 Ndr or Layer constraints added by optimization 
[05/04 17:21:23     47s] **** End NDR-Layer Usage Statistics ****
[05/04 17:21:23     47s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[05/04 17:21:23     47s] End: GigaOpt Global Optimization
[05/04 17:21:23     47s] 
[05/04 17:21:23     47s] Active setup views:
[05/04 17:21:23     47s]  Worst
[05/04 17:21:23     47s]   Dominating endpoints: 0
[05/04 17:21:23     47s]   Dominating TNS: -0.000
[05/04 17:21:23     47s] 
[05/04 17:21:23     47s] *** Check timing (0:00:00.0)
[05/04 17:21:23     47s] Deleting Lib Analyzer.
[05/04 17:21:23     47s] ### Creating LA Mngr. totSessionCpu=0:00:47.1 mem=1248.8M
[05/04 17:21:23     47s] ### Creating LA Mngr, finished. totSessionCpu=0:00:47.1 mem=1248.8M
[05/04 17:21:23     47s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1248.8M
[05/04 17:21:23     47s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1248.8M
[05/04 17:21:23     47s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.010, REAL:0.008, MEM:1248.8M
[05/04 17:21:23     47s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.010, REAL:0.008, MEM:1248.8M
[05/04 17:21:23     47s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1246.8M
[05/04 17:21:23     47s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1246.8M
[05/04 17:21:23     47s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.010, REAL:0.008, MEM:1246.8M
[05/04 17:21:23     47s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.010, REAL:0.008, MEM:1246.8M
[05/04 17:21:23     47s] **INFO: Flow update: Design is easy to close.
[05/04 17:21:23     47s] setup target slack: 0.1
[05/04 17:21:23     47s] extra slack: 0.1
[05/04 17:21:23     47s] std delay: 0.0358
[05/04 17:21:23     47s] real setup target slack: 0.0358
[05/04 17:21:23     47s] PhyDesignGrid: maxLocalDensity 0.98
[05/04 17:21:23     47s] ### Creating PhyDesignMc. totSessionCpu=0:00:47.1 mem=1246.8M
[05/04 17:21:23     47s] OPERPROF: Starting DPlace-Init at level 1, MEM:1246.8M
[05/04 17:21:23     47s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1246.8M
[05/04 17:21:23     47s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1246.8M
[05/04 17:21:23     47s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.010, REAL:0.008, MEM:1246.8M
[05/04 17:21:23     47s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.010, REAL:0.008, MEM:1246.8M
[05/04 17:21:23     47s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1246.8MB).
[05/04 17:21:23     47s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:1246.8M
[05/04 17:21:23     47s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:47.1 mem=1246.8M
[05/04 17:21:23     47s] incrSKP preserve mode is on...
[05/04 17:21:23     47s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[05/04 17:21:23     47s] [NR-eGR] Started earlyGlobalRoute kernel
[05/04 17:21:23     47s] [NR-eGR] Initial Peak syMemory usage = 1246.8 MB
[05/04 17:21:23     47s] (I)       Reading DB...
[05/04 17:21:23     47s] (I)       before initializing RouteDB syMemory usage = 1246.8 MB
[05/04 17:21:23     47s] (I)       congestionReportName   : 
[05/04 17:21:23     47s] (I)       layerRangeFor2DCongestion : 
[05/04 17:21:23     47s] (I)       buildTerm2TermWires    : 0
[05/04 17:21:23     47s] (I)       doTrackAssignment      : 1
[05/04 17:21:23     47s] (I)       dumpBookshelfFiles     : 0
[05/04 17:21:23     47s] (I)       numThreads             : 1
[05/04 17:21:23     47s] (I)       bufferingAwareRouting  : false
[05/04 17:21:23     47s] [NR-eGR] honorMsvRouteConstraint: false
[05/04 17:21:23     47s] (I)       honorPin               : false
[05/04 17:21:23     47s] (I)       honorPinGuide          : true
[05/04 17:21:23     47s] (I)       honorPartition         : false
[05/04 17:21:23     47s] (I)       allowPartitionCrossover: false
[05/04 17:21:23     47s] (I)       honorSingleEntry       : true
[05/04 17:21:23     47s] (I)       honorSingleEntryStrong : true
[05/04 17:21:23     47s] (I)       handleViaSpacingRule   : false
[05/04 17:21:23     47s] (I)       handleEolSpacingRule   : false
[05/04 17:21:23     47s] (I)       PDConstraint           : none
[05/04 17:21:23     47s] (I)       expBetterNDRHandling   : false
[05/04 17:21:23     47s] [NR-eGR] honorClockSpecNDR      : 0
[05/04 17:21:23     47s] (I)       routingEffortLevel     : 3
[05/04 17:21:23     47s] (I)       effortLevel            : standard
[05/04 17:21:23     47s] [NR-eGR] minRouteLayer          : 2
[05/04 17:21:23     47s] [NR-eGR] maxRouteLayer          : 127
[05/04 17:21:23     47s] (I)       relaxedTopLayerCeiling : 127
[05/04 17:21:23     47s] (I)       relaxedBottomLayerFloor: 2
[05/04 17:21:23     47s] (I)       numRowsPerGCell        : 1
[05/04 17:21:23     47s] (I)       speedUpLargeDesign     : 0
[05/04 17:21:23     47s] (I)       multiThreadingTA       : 1
[05/04 17:21:23     47s] (I)       blkAwareLayerSwitching : 1
[05/04 17:21:23     47s] (I)       optimizationMode       : false
[05/04 17:21:23     47s] (I)       routeSecondPG          : false
[05/04 17:21:23     47s] (I)       scenicRatioForLayerRelax: 0.00
[05/04 17:21:23     47s] (I)       detourLimitForLayerRelax: 0.00
[05/04 17:21:23     47s] (I)       punchThroughDistance   : 500.00
[05/04 17:21:23     47s] (I)       scenicBound            : 1.15
[05/04 17:21:23     47s] (I)       maxScenicToAvoidBlk    : 100.00
[05/04 17:21:23     47s] (I)       source-to-sink ratio   : 0.00
[05/04 17:21:23     47s] (I)       targetCongestionRatioH : 1.00
[05/04 17:21:23     47s] (I)       targetCongestionRatioV : 1.00
[05/04 17:21:23     47s] (I)       layerCongestionRatio   : 0.70
[05/04 17:21:23     47s] (I)       m1CongestionRatio      : 0.10
[05/04 17:21:23     47s] (I)       m2m3CongestionRatio    : 0.70
[05/04 17:21:23     47s] (I)       localRouteEffort       : 1.00
[05/04 17:21:23     47s] (I)       numSitesBlockedByOneVia: 8.00
[05/04 17:21:23     47s] (I)       supplyScaleFactorH     : 1.00
[05/04 17:21:23     47s] (I)       supplyScaleFactorV     : 1.00
[05/04 17:21:23     47s] (I)       highlight3DOverflowFactor: 0.00
[05/04 17:21:23     47s] (I)       doubleCutViaModelingRatio: 0.00
[05/04 17:21:23     47s] (I)       routeVias              : 
[05/04 17:21:23     47s] (I)       readTROption           : true
[05/04 17:21:23     47s] (I)       extraSpacingFactor     : 1.00
[05/04 17:21:23     47s] [NR-eGR] numTracksPerClockWire  : 0
[05/04 17:21:23     47s] (I)       routeSelectedNetsOnly  : false
[05/04 17:21:23     47s] (I)       clkNetUseMaxDemand     : false
[05/04 17:21:23     47s] (I)       extraDemandForClocks   : 0
[05/04 17:21:23     47s] (I)       steinerRemoveLayers    : false
[05/04 17:21:23     47s] (I)       demoteLayerScenicScale : 1.00
[05/04 17:21:23     47s] (I)       nonpreferLayerCostScale : 100.00
[05/04 17:21:23     47s] (I)       similarTopologyRoutingFast : false
[05/04 17:21:23     47s] (I)       spanningTreeRefinement : false
[05/04 17:21:23     47s] (I)       spanningTreeRefinementAlpha : 0.50
[05/04 17:21:23     47s] (I)       starting read tracks
[05/04 17:21:23     47s] (I)       build grid graph
[05/04 17:21:23     47s] (I)       build grid graph start
[05/04 17:21:23     47s] [NR-eGR] Layer1 has no routable track
[05/04 17:21:23     47s] [NR-eGR] Layer2 has single uniform track structure
[05/04 17:21:23     47s] [NR-eGR] Layer3 has single uniform track structure
[05/04 17:21:23     47s] [NR-eGR] Layer4 has single uniform track structure
[05/04 17:21:23     47s] [NR-eGR] Layer5 has single uniform track structure
[05/04 17:21:23     47s] [NR-eGR] Layer6 has single uniform track structure
[05/04 17:21:23     47s] [NR-eGR] Layer7 has single uniform track structure
[05/04 17:21:23     47s] [NR-eGR] Layer8 has single uniform track structure
[05/04 17:21:23     47s] [NR-eGR] Layer9 has single uniform track structure
[05/04 17:21:23     47s] (I)       build grid graph end
[05/04 17:21:23     47s] (I)       numViaLayers=9
[05/04 17:21:23     47s] (I)       Reading via VIA1V for layer: 0 
[05/04 17:21:23     47s] (I)       Reading via VIA2X for layer: 1 
[05/04 17:21:23     47s] (I)       Reading via VIA3X for layer: 2 
[05/04 17:21:23     47s] (I)       Reading via VIA4X for layer: 3 
[05/04 17:21:23     47s] (I)       Reading via VIA5X for layer: 4 
[05/04 17:21:23     47s] (I)       Reading via VIA6X for layer: 5 
[05/04 17:21:23     47s] (I)       Reading via VIA7V for layer: 6 
[05/04 17:21:23     47s] (I)       Reading via VIA8X for layer: 7 
[05/04 17:21:23     47s] (I)       end build via table
[05/04 17:21:23     47s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=222 numBumpBlks=0 numBoundaryFakeBlks=0
[05/04 17:21:23     47s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[05/04 17:21:23     47s] (I)       readDataFromPlaceDB
[05/04 17:21:23     47s] (I)       Read net information..
[05/04 17:21:23     47s] [NR-eGR] Read numTotalNets=48  numIgnoredNets=0
[05/04 17:21:23     47s] (I)       Read testcase time = 0.000 seconds
[05/04 17:21:23     47s] 
[05/04 17:21:23     47s] (I)       read default dcut vias
[05/04 17:21:23     47s] (I)       Reading via VIA1_2CUT_E for layer: 0 
[05/04 17:21:23     47s] (I)       Reading via VIA2_2CUT_N for layer: 1 
[05/04 17:21:23     47s] (I)       Reading via VIA3_2CUT_E for layer: 2 
[05/04 17:21:23     47s] (I)       Reading via VIA4_2CUT_N for layer: 3 
[05/04 17:21:23     47s] (I)       Reading via VIA5_2CUT_E for layer: 4 
[05/04 17:21:23     47s] (I)       Reading via VIA6_2CUT_N for layer: 5 
[05/04 17:21:23     47s] (I)       Reading via VIA7_2CUT_E for layer: 6 
[05/04 17:21:23     47s] (I)       Reading via VIA8_2CUT_E for layer: 7 
[05/04 17:21:23     47s] (I)       build grid graph start
[05/04 17:21:23     47s] (I)       build grid graph end
[05/04 17:21:23     47s] (I)       Model blockage into capacity
[05/04 17:21:23     47s] (I)       Read numBlocks=222  numPreroutedWires=0  numCapScreens=0
[05/04 17:21:23     47s] (I)       blocked area on Layer1 : 0  (0.00%)
[05/04 17:21:23     47s] (I)       blocked area on Layer2 : 143769600  (2.65%)
[05/04 17:21:23     47s] (I)       blocked area on Layer3 : 179712000  (3.32%)
[05/04 17:21:23     47s] (I)       blocked area on Layer4 : 143769600  (2.65%)
[05/04 17:21:23     47s] (I)       blocked area on Layer5 : 179712000  (3.32%)
[05/04 17:21:23     47s] (I)       blocked area on Layer6 : 143769600  (2.65%)
[05/04 17:21:23     47s] (I)       blocked area on Layer7 : 189696000  (3.50%)
[05/04 17:21:23     47s] (I)       blocked area on Layer8 : 3326011200  (61.41%)
[05/04 17:21:23     47s] (I)       blocked area on Layer9 : 4138977600  (76.42%)
[05/04 17:21:23     47s] (I)       Modeling time = 0.000 seconds
[05/04 17:21:23     47s] 
[05/04 17:21:23     47s] (I)       Number of ignored nets = 0
[05/04 17:21:23     47s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/04 17:21:23     47s] (I)       Number of clock nets = 0.  Ignored: No
[05/04 17:21:23     47s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/04 17:21:23     47s] (I)       Number of special nets = 0.  Ignored: Yes
[05/04 17:21:23     47s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/04 17:21:23     47s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/04 17:21:23     47s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/04 17:21:23     47s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/04 17:21:23     47s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/04 17:21:23     47s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1246.8 MB
[05/04 17:21:23     47s] (I)       Ndr track 0 does not exist
[05/04 17:21:23     47s] (I)       Layer1  viaCost=300.00
[05/04 17:21:23     47s] (I)       Layer2  viaCost=100.00
[05/04 17:21:23     47s] (I)       Layer3  viaCost=100.00
[05/04 17:21:23     47s] (I)       Layer4  viaCost=100.00
[05/04 17:21:23     47s] (I)       Layer5  viaCost=100.00
[05/04 17:21:23     47s] (I)       Layer6  viaCost=100.00
[05/04 17:21:23     47s] (I)       Layer7  viaCost=200.00
[05/04 17:21:23     47s] (I)       Layer8  viaCost=100.00
[05/04 17:21:23     47s] (I)       ---------------------Grid Graph Info--------------------
[05/04 17:21:23     47s] (I)       routing area        :  (580, 580) - (93960, 58580)
[05/04 17:21:23     47s] (I)       core area           :  (16240, 16240) - (77720, 42340)
[05/04 17:21:23     47s] (I)       Site Width          :   580  (dbu)
[05/04 17:21:23     47s] (I)       Row Height          :  5220  (dbu)
[05/04 17:21:23     47s] (I)       GCell Width         :  5220  (dbu)
[05/04 17:21:23     47s] (I)       GCell Height        :  5220  (dbu)
[05/04 17:21:23     47s] (I)       grid                :    18    12     9
[05/04 17:21:23     47s] (I)       vertical capacity   :     0  5220     0  5220     0  5220     0  5220     0
[05/04 17:21:23     47s] (I)       horizontal capacity :     0     0  5220     0  5220     0  5220     0  5220
[05/04 17:21:23     47s] (I)       Default wire width  :   240   280   280   280   280   280   280   880   880
[05/04 17:21:23     47s] (I)       Default wire space  :   240   280   280   280   280   280   280   800   800
[05/04 17:21:23     47s] (I)       Default pitch size  :   480   580   580   580   580   580   580  1740  1740
[05/04 17:21:23     47s] (I)       First Track Coord   :     0   290   290   290   290   290   290  2030  2030
[05/04 17:21:23     47s] (I)       Num tracks per GCell: 10.88  9.00  9.00  9.00  9.00  9.00  9.00  3.00  3.00
[05/04 17:21:23     47s] (I)       Total num of tracks :     0   162   101   162   101   162   101    53    33
[05/04 17:21:23     47s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[05/04 17:21:23     47s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[05/04 17:21:23     47s] (I)       --------------------------------------------------------
[05/04 17:21:23     47s] 
[05/04 17:21:23     47s] [NR-eGR] ============ Routing rule table ============
[05/04 17:21:23     47s] [NR-eGR] Rule id 0. Nets 48 
[05/04 17:21:23     47s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/04 17:21:23     47s] [NR-eGR] Pitch:  L1=480  L2=580  L3=580  L4=580  L5=580  L6=580  L7=580  L8=1740  L9=1740
[05/04 17:21:23     47s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[05/04 17:21:23     47s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[05/04 17:21:23     47s] [NR-eGR] ========================================
[05/04 17:21:23     47s] [NR-eGR] 
[05/04 17:21:23     47s] (I)       After initializing earlyGlobalRoute syMemory usage = 1246.8 MB
[05/04 17:21:23     47s] (I)       Loading and dumping file time : 0.00 seconds
[05/04 17:21:23     47s] (I)       ============= Initialization =============
[05/04 17:21:23     47s] (I)       totalPins=120  totalGlobalPin=109 (90.83%)
[05/04 17:21:23     47s] (I)       total 2D Cap : 11511 = (5488 H, 6023 V)
[05/04 17:21:23     47s] [NR-eGR] Layer group 1: route 48 net(s) in layer range [2, 9]
[05/04 17:21:23     47s] (I)       ============  Phase 1a Route ============
[05/04 17:21:23     47s] (I)       Phase 1a runs 0.00 seconds
[05/04 17:21:23     47s] (I)       Usage: 249 = (165 H, 84 V) = (3.01% H, 1.39% V) = (4.307e+02um H, 2.192e+02um V)
[05/04 17:21:23     47s] (I)       
[05/04 17:21:23     47s] (I)       ============  Phase 1b Route ============
[05/04 17:21:23     47s] (I)       Usage: 249 = (165 H, 84 V) = (3.01% H, 1.39% V) = (4.307e+02um H, 2.192e+02um V)
[05/04 17:21:23     47s] (I)       
[05/04 17:21:23     47s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.498900e+02um
[05/04 17:21:23     47s] (I)       ============  Phase 1c Route ============
[05/04 17:21:23     47s] (I)       Usage: 249 = (165 H, 84 V) = (3.01% H, 1.39% V) = (4.307e+02um H, 2.192e+02um V)
[05/04 17:21:23     47s] (I)       
[05/04 17:21:23     47s] (I)       ============  Phase 1d Route ============
[05/04 17:21:23     47s] (I)       Usage: 249 = (165 H, 84 V) = (3.01% H, 1.39% V) = (4.307e+02um H, 2.192e+02um V)
[05/04 17:21:23     47s] (I)       
[05/04 17:21:23     47s] (I)       ============  Phase 1e Route ============
[05/04 17:21:23     47s] (I)       Phase 1e runs 0.00 seconds
[05/04 17:21:23     47s] (I)       Usage: 249 = (165 H, 84 V) = (3.01% H, 1.39% V) = (4.307e+02um H, 2.192e+02um V)
[05/04 17:21:23     47s] (I)       
[05/04 17:21:23     47s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.498900e+02um
[05/04 17:21:23     47s] [NR-eGR] 
[05/04 17:21:23     47s] (I)       ============  Phase 1l Route ============
[05/04 17:21:23     47s] (I)       Phase 1l runs 0.00 seconds
[05/04 17:21:23     47s] (I)       
[05/04 17:21:23     47s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[05/04 17:21:23     47s] [NR-eGR]                OverCon            
[05/04 17:21:23     47s] [NR-eGR]                 #Gcell     %Gcell
[05/04 17:21:23     47s] [NR-eGR] Layer              (0)    OverCon 
[05/04 17:21:23     47s] [NR-eGR] ------------------------------------
[05/04 17:21:23     47s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[05/04 17:21:23     47s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[05/04 17:21:23     47s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[05/04 17:21:23     47s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[05/04 17:21:23     47s] [NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[05/04 17:21:23     47s] [NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[05/04 17:21:23     47s] [NR-eGR] Layer7       0( 0.00%)   ( 0.00%) 
[05/04 17:21:23     47s] [NR-eGR] Layer8       0( 0.00%)   ( 0.00%) 
[05/04 17:21:23     47s] [NR-eGR] Layer9       0( 0.00%)   ( 0.00%) 
[05/04 17:21:23     47s] [NR-eGR] ------------------------------------
[05/04 17:21:23     47s] [NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[05/04 17:21:23     47s] [NR-eGR] 
[05/04 17:21:23     47s] (I)       Total Global Routing Runtime: 0.01 seconds
[05/04 17:21:23     47s] (I)       total 2D Cap : 11553 = (5525 H, 6028 V)
[05/04 17:21:23     47s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/04 17:21:23     47s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/04 17:21:23     47s] [NR-eGR] End Peak syMemory usage = 1246.8 MB
[05/04 17:21:23     47s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.01 seconds
[05/04 17:21:23     47s] [hotspot] +------------+---------------+---------------+
[05/04 17:21:23     47s] [hotspot] |            |   max hotspot | total hotspot |
[05/04 17:21:23     47s] [hotspot] +------------+---------------+---------------+
[05/04 17:21:23     47s] [hotspot] | normalized |          0.00 |          0.00 |
[05/04 17:21:23     47s] [hotspot] +------------+---------------+---------------+
[05/04 17:21:23     47s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/04 17:21:23     47s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/04 17:21:23     47s] Enhanced MH flow has been turned off for floorplan mode.
[05/04 17:21:23     47s] OPERPROF: Starting DPlace-Init at level 1, MEM:1246.8M
[05/04 17:21:23     47s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1246.8M
[05/04 17:21:23     47s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1246.8M
[05/04 17:21:23     47s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.010, REAL:0.008, MEM:1246.8M
[05/04 17:21:23     47s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.010, REAL:0.009, MEM:1246.8M
[05/04 17:21:23     47s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1246.8MB).
[05/04 17:21:23     47s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:1246.8M
[05/04 17:21:23     47s] OPERPROF: Starting RefinePlace at level 1, MEM:1246.8M
[05/04 17:21:23     47s] *** Starting refinePlace (0:00:47.2 mem=1246.8M) ***
[05/04 17:21:23     47s] Total net bbox length = 6.456e+02 (4.320e+02 2.136e+02) (ext = 2.979e+02)
[05/04 17:21:23     47s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:1246.8M
[05/04 17:21:23     47s] default core: bins with density >  0.75 =   50 % ( 1 / 2 )
[05/04 17:21:23     47s] Density distribution unevenness ratio = 2.569%
[05/04 17:21:23     47s] RPlace IncrNP: Rollback Lev = -5
[05/04 17:21:23     47s] RPlace: Density =0.812500, incremental np is triggered.
[05/04 17:21:23     47s] incr SKP is on..., with optDC mode
[05/04 17:21:23     47s] Wait...
[05/04 17:21:24     48s] (cpu=0:00:00.9 mem=1248.9M) ***
[05/04 17:21:24     48s] *** Build Virtual Sizing Timing Model
[05/04 17:21:24     48s] (cpu=0:00:01.1 mem=1259.9M) ***
[05/04 17:21:24     48s] **WARN: (IMPSP-12502):	Slack driven placement is disabled because either timing libraries or timing constraint files are not provided.
[05/04 17:21:24     48s] Persistent padding is off here.
[05/04 17:21:24     48s] Congestion driven padding in post-place stage.
[05/04 17:21:24     48s] Congestion driven padding increases utilization from 0.849 to 0.841
[05/04 17:21:24     48s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1259.9M
[05/04 17:21:24     48s] limitMaxMove 0, priorityInstMaxMove -1
[05/04 17:21:24     48s] congRepair: freely movable inst 0, preplaced inst 0, priority inst 0, db fixed inst 0
[05/04 17:21:24     48s] Iteration  6: Total net bbox = 7.082e+02 (4.71e+02 2.37e+02)
[05/04 17:21:24     48s]               Est.  stn bbox = 7.400e+02 (4.89e+02 2.51e+02)
[05/04 17:21:24     48s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1259.9M
[05/04 17:21:24     48s] Iteration  7: Total net bbox = 7.283e+02 (4.81e+02 2.47e+02)
[05/04 17:21:24     48s]               Est.  stn bbox = 7.604e+02 (4.99e+02 2.61e+02)
[05/04 17:21:24     48s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1259.9M
[05/04 17:21:24     48s] default core: bins with density >  0.75 =    0 % ( 0 / 2 )
[05/04 17:21:24     48s] Density distribution unevenness ratio = 0.938%
[05/04 17:21:24     48s] RPlace postIncrNP: Density = 0.812500 -> 0.737500.
[05/04 17:21:24     48s] RPlace postIncrNP Info: Density distribution changes:
[05/04 17:21:24     48s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[05/04 17:21:24     48s] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[05/04 17:21:24     48s] [1.00 - 1.05] :	 0 (0.00%) -> 0 (0.00%)
[05/04 17:21:24     48s] [0.95 - 1.00] :	 0 (0.00%) -> 0 (0.00%)
[05/04 17:21:24     48s] [0.90 - 0.95] :	 0 (0.00%) -> 0 (0.00%)
[05/04 17:21:24     48s] [0.85 - 0.90] :	 0 (0.00%) -> 0 (0.00%)
[05/04 17:21:24     48s] [0.80 - 0.85] :	 1 (50.00%) -> 0 (0.00%)
[05/04 17:21:24     48s] [CPU] RefinePlace/IncrNP (cpu=0:00:01.1, real=0:00:01.0, mem=1259.9MB) @(0:00:47.2 - 0:00:48.3).
[05/04 17:21:24     48s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:1.110, REAL:1.118, MEM:1259.9M
[05/04 17:21:24     48s] Move report: incrNP moves 27 insts, mean move: 3.91 um, max move: 8.99 um
[05/04 17:21:24     48s] 	Max move on inst (FA_a1/g2): (20.59, 15.95) --> (14.21, 18.56)
[05/04 17:21:24     48s] Move report: Timing Driven Placement moves 27 insts, mean move: 3.91 um, max move: 8.99 um
[05/04 17:21:24     48s] 	Max move on inst (FA_a1/g2): (20.59, 15.95) --> (14.21, 18.56)
[05/04 17:21:24     48s] 	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 1259.9MB
[05/04 17:21:24     48s] Starting refinePlace ...
[05/04 17:21:24     48s] default core: bins with density >  0.75 =    0 % ( 0 / 2 )
[05/04 17:21:24     48s] Density distribution unevenness ratio = 0.000%
[05/04 17:21:24     48s]   Spread Effort: high, pre-route mode, useDDP on.
[05/04 17:21:24     48s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1261.9MB) @(0:00:48.3 - 0:00:48.4).
[05/04 17:21:24     48s] Move report: preRPlace moves 2 insts, mean move: 1.16 um, max move: 1.16 um
[05/04 17:21:24     48s] 	Max move on inst (FA_a2/g2): (16.82, 15.95) --> (15.66, 15.95)
[05/04 17:21:24     48s] 	Length: 26 sites, height: 1 rows, site name: gsclib090site, cell type: ADDFX1
[05/04 17:21:24     48s] wireLenOptFixPriorityInst 0 inst fixed
[05/04 17:21:24     48s] Placement tweakage begins.
[05/04 17:21:24     48s] wire length = 7.793e+02
[05/04 17:21:24     48s] wire length = 7.172e+02
[05/04 17:21:24     48s] Placement tweakage ends.
[05/04 17:21:24     48s] Move report: tweak moves 5 insts, mean move: 4.87 um, max move: 8.70 um
[05/04 17:21:24     48s] 	Max move on inst (g126): (36.83, 10.73) --> (28.13, 10.73)
[05/04 17:21:24     48s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/04 17:21:24     48s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1261.9MB) @(0:00:48.4 - 0:00:48.4).
[05/04 17:21:24     48s] Move report: Detail placement moves 7 insts, mean move: 3.81 um, max move: 8.70 um
[05/04 17:21:24     48s] 	Max move on inst (g126): (36.83, 10.73) --> (28.13, 10.73)
[05/04 17:21:24     48s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1261.9MB
[05/04 17:21:24     48s] Statistics of distance of Instance movement in refine placement:
[05/04 17:21:24     48s]   maximum (X+Y) =        11.31 um
[05/04 17:21:24     48s]   inst (g119) with max move: (23.78, 8.12) -> (15.08, 10.73)
[05/04 17:21:24     48s]   mean    (X+Y) =         4.45 um
[05/04 17:21:24     48s] Summary Report:
[05/04 17:21:24     48s] Instances move: 27 (out of 28 movable)
[05/04 17:21:24     48s] Instances flipped: 0
[05/04 17:21:24     48s] Mean displacement: 4.45 um
[05/04 17:21:24     48s] Max displacement: 11.31 um (Instance: g119) (23.78, 8.12) -> (15.08, 10.73)
[05/04 17:21:24     48s] 	Length: 6 sites, height: 1 rows, site name: gsclib090site, cell type: AND2X1
[05/04 17:21:24     48s] Total instances moved : 27
[05/04 17:21:24     48s] Total net bbox length = 6.817e+02 (4.282e+02 2.535e+02) (ext = 3.186e+02)
[05/04 17:21:24     48s] Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 1261.9MB
[05/04 17:21:24     48s] [CPU] RefinePlace/total (cpu=0:00:01.1, real=0:00:01.0, mem=1261.9MB) @(0:00:47.2 - 0:00:48.4).
[05/04 17:21:24     48s] *** Finished refinePlace (0:00:48.4 mem=1261.9M) ***
[05/04 17:21:24     48s] OPERPROF: Finished RefinePlace at level 1, CPU:1.120, REAL:1.122, MEM:1261.9M
[05/04 17:21:24     48s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1261.9M
[05/04 17:21:24     48s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1261.9M
[05/04 17:21:24     48s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.010, REAL:0.008, MEM:1261.9M
[05/04 17:21:24     48s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.010, REAL:0.008, MEM:1261.9M
[05/04 17:21:24     48s] default core: bins with density >  0.75 =    0 % ( 0 / 2 )
[05/04 17:21:24     48s] Density distribution unevenness ratio = 0.000%
[05/04 17:21:25     48s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[05/04 17:21:25     48s] Type 'man IMPSP-9025' for more detail.
[05/04 17:21:25     48s] Trial Route Overflow 0(H) 0(V)
[05/04 17:21:25     48s] Enhanced MH flow has been turned off for floorplan mode.
[05/04 17:21:25     48s] Starting congestion repair ...
[05/04 17:21:25     48s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[05/04 17:21:25     48s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[05/04 17:21:25     48s] Enhanced MH flow has been turned off for floorplan mode.
[05/04 17:21:25     48s] Starting Early Global Route congestion estimation: mem = 1261.9M
[05/04 17:21:25     48s] (I)       Reading DB...
[05/04 17:21:25     48s] (I)       before initializing RouteDB syMemory usage = 1261.9 MB
[05/04 17:21:25     48s] (I)       congestionReportName   : 
[05/04 17:21:25     48s] (I)       layerRangeFor2DCongestion : 
[05/04 17:21:25     48s] (I)       buildTerm2TermWires    : 1
[05/04 17:21:25     48s] (I)       doTrackAssignment      : 1
[05/04 17:21:25     48s] (I)       dumpBookshelfFiles     : 0
[05/04 17:21:25     48s] (I)       numThreads             : 1
[05/04 17:21:25     48s] (I)       bufferingAwareRouting  : false
[05/04 17:21:25     48s] [NR-eGR] honorMsvRouteConstraint: false
[05/04 17:21:25     48s] (I)       honorPin               : false
[05/04 17:21:25     48s] (I)       honorPinGuide          : true
[05/04 17:21:25     48s] (I)       honorPartition         : false
[05/04 17:21:25     48s] (I)       allowPartitionCrossover: false
[05/04 17:21:25     48s] (I)       honorSingleEntry       : true
[05/04 17:21:25     48s] (I)       honorSingleEntryStrong : true
[05/04 17:21:25     48s] (I)       handleViaSpacingRule   : false
[05/04 17:21:25     48s] (I)       handleEolSpacingRule   : false
[05/04 17:21:25     48s] (I)       PDConstraint           : none
[05/04 17:21:25     48s] (I)       expBetterNDRHandling   : false
[05/04 17:21:25     48s] [NR-eGR] honorClockSpecNDR      : 0
[05/04 17:21:25     48s] (I)       routingEffortLevel     : 3
[05/04 17:21:25     48s] (I)       effortLevel            : standard
[05/04 17:21:25     48s] [NR-eGR] minRouteLayer          : 2
[05/04 17:21:25     48s] [NR-eGR] maxRouteLayer          : 127
[05/04 17:21:25     48s] (I)       relaxedTopLayerCeiling : 127
[05/04 17:21:25     48s] (I)       relaxedBottomLayerFloor: 2
[05/04 17:21:25     48s] (I)       numRowsPerGCell        : 1
[05/04 17:21:25     48s] (I)       speedUpLargeDesign     : 0
[05/04 17:21:25     48s] (I)       multiThreadingTA       : 1
[05/04 17:21:25     48s] (I)       blkAwareLayerSwitching : 1
[05/04 17:21:25     48s] (I)       optimizationMode       : false
[05/04 17:21:25     48s] (I)       routeSecondPG          : false
[05/04 17:21:25     48s] (I)       scenicRatioForLayerRelax: 0.00
[05/04 17:21:25     48s] (I)       detourLimitForLayerRelax: 0.00
[05/04 17:21:25     48s] (I)       punchThroughDistance   : 500.00
[05/04 17:21:25     48s] (I)       scenicBound            : 1.15
[05/04 17:21:25     48s] (I)       maxScenicToAvoidBlk    : 100.00
[05/04 17:21:25     48s] (I)       source-to-sink ratio   : 0.00
[05/04 17:21:25     48s] (I)       targetCongestionRatioH : 1.00
[05/04 17:21:25     48s] (I)       targetCongestionRatioV : 1.00
[05/04 17:21:25     48s] (I)       layerCongestionRatio   : 0.70
[05/04 17:21:25     48s] (I)       m1CongestionRatio      : 0.10
[05/04 17:21:25     48s] (I)       m2m3CongestionRatio    : 0.70
[05/04 17:21:25     48s] (I)       localRouteEffort       : 1.00
[05/04 17:21:25     48s] (I)       numSitesBlockedByOneVia: 8.00
[05/04 17:21:25     48s] (I)       supplyScaleFactorH     : 1.00
[05/04 17:21:25     48s] (I)       supplyScaleFactorV     : 1.00
[05/04 17:21:25     48s] (I)       highlight3DOverflowFactor: 0.00
[05/04 17:21:25     48s] (I)       doubleCutViaModelingRatio: 0.00
[05/04 17:21:25     48s] (I)       routeVias              : 
[05/04 17:21:25     48s] (I)       readTROption           : true
[05/04 17:21:25     48s] (I)       extraSpacingFactor     : 1.00
[05/04 17:21:25     48s] [NR-eGR] numTracksPerClockWire  : 0
[05/04 17:21:25     48s] (I)       routeSelectedNetsOnly  : false
[05/04 17:21:25     48s] (I)       clkNetUseMaxDemand     : false
[05/04 17:21:25     48s] (I)       extraDemandForClocks   : 0
[05/04 17:21:25     48s] (I)       steinerRemoveLayers    : false
[05/04 17:21:25     48s] (I)       demoteLayerScenicScale : 1.00
[05/04 17:21:25     48s] (I)       nonpreferLayerCostScale : 100.00
[05/04 17:21:25     48s] (I)       similarTopologyRoutingFast : false
[05/04 17:21:25     48s] (I)       spanningTreeRefinement : false
[05/04 17:21:25     48s] (I)       spanningTreeRefinementAlpha : 0.50
[05/04 17:21:25     48s] (I)       starting read tracks
[05/04 17:21:25     48s] (I)       build grid graph
[05/04 17:21:25     48s] (I)       build grid graph start
[05/04 17:21:25     48s] [NR-eGR] Layer1 has no routable track
[05/04 17:21:25     48s] [NR-eGR] Layer2 has single uniform track structure
[05/04 17:21:25     48s] [NR-eGR] Layer3 has single uniform track structure
[05/04 17:21:25     48s] [NR-eGR] Layer4 has single uniform track structure
[05/04 17:21:25     48s] [NR-eGR] Layer5 has single uniform track structure
[05/04 17:21:25     48s] [NR-eGR] Layer6 has single uniform track structure
[05/04 17:21:25     48s] [NR-eGR] Layer7 has single uniform track structure
[05/04 17:21:25     48s] [NR-eGR] Layer8 has single uniform track structure
[05/04 17:21:25     48s] [NR-eGR] Layer9 has single uniform track structure
[05/04 17:21:25     48s] (I)       build grid graph end
[05/04 17:21:25     48s] (I)       numViaLayers=9
[05/04 17:21:25     48s] (I)       Reading via VIA1V for layer: 0 
[05/04 17:21:25     48s] (I)       Reading via VIA2X for layer: 1 
[05/04 17:21:25     48s] (I)       Reading via VIA3X for layer: 2 
[05/04 17:21:25     48s] (I)       Reading via VIA4X for layer: 3 
[05/04 17:21:25     48s] (I)       Reading via VIA5X for layer: 4 
[05/04 17:21:25     48s] (I)       Reading via VIA6X for layer: 5 
[05/04 17:21:25     48s] (I)       Reading via VIA7V for layer: 6 
[05/04 17:21:25     48s] (I)       Reading via VIA8X for layer: 7 
[05/04 17:21:25     48s] (I)       end build via table
[05/04 17:21:25     48s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=222 numBumpBlks=0 numBoundaryFakeBlks=0
[05/04 17:21:25     48s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[05/04 17:21:25     48s] (I)       readDataFromPlaceDB
[05/04 17:21:25     48s] (I)       Read net information..
[05/04 17:21:25     48s] [NR-eGR] Read numTotalNets=48  numIgnoredNets=0
[05/04 17:21:25     48s] (I)       Read testcase time = 0.000 seconds
[05/04 17:21:25     48s] 
[05/04 17:21:25     48s] (I)       read default dcut vias
[05/04 17:21:25     48s] (I)       Reading via VIA1_2CUT_E for layer: 0 
[05/04 17:21:25     48s] (I)       Reading via VIA2_2CUT_N for layer: 1 
[05/04 17:21:25     48s] (I)       Reading via VIA3_2CUT_E for layer: 2 
[05/04 17:21:25     48s] (I)       Reading via VIA4_2CUT_N for layer: 3 
[05/04 17:21:25     48s] (I)       Reading via VIA5_2CUT_E for layer: 4 
[05/04 17:21:25     48s] (I)       Reading via VIA6_2CUT_N for layer: 5 
[05/04 17:21:25     48s] (I)       Reading via VIA7_2CUT_E for layer: 6 
[05/04 17:21:25     48s] (I)       Reading via VIA8_2CUT_E for layer: 7 
[05/04 17:21:25     48s] (I)       build grid graph start
[05/04 17:21:25     48s] (I)       build grid graph end
[05/04 17:21:25     48s] (I)       Model blockage into capacity
[05/04 17:21:25     48s] (I)       Read numBlocks=222  numPreroutedWires=0  numCapScreens=0
[05/04 17:21:25     48s] (I)       blocked area on Layer1 : 0  (0.00%)
[05/04 17:21:25     48s] (I)       blocked area on Layer2 : 143769600  (2.65%)
[05/04 17:21:25     48s] (I)       blocked area on Layer3 : 179712000  (3.32%)
[05/04 17:21:25     48s] (I)       blocked area on Layer4 : 143769600  (2.65%)
[05/04 17:21:25     48s] (I)       blocked area on Layer5 : 179712000  (3.32%)
[05/04 17:21:25     48s] (I)       blocked area on Layer6 : 143769600  (2.65%)
[05/04 17:21:25     48s] (I)       blocked area on Layer7 : 189696000  (3.50%)
[05/04 17:21:25     48s] (I)       blocked area on Layer8 : 3326011200  (61.41%)
[05/04 17:21:25     48s] (I)       blocked area on Layer9 : 4138977600  (76.42%)
[05/04 17:21:25     48s] (I)       Modeling time = 0.000 seconds
[05/04 17:21:25     48s] 
[05/04 17:21:25     48s] (I)       Number of ignored nets = 0
[05/04 17:21:25     48s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/04 17:21:25     48s] (I)       Number of clock nets = 0.  Ignored: No
[05/04 17:21:25     48s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/04 17:21:25     48s] (I)       Number of special nets = 0.  Ignored: Yes
[05/04 17:21:25     48s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/04 17:21:25     48s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/04 17:21:25     48s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/04 17:21:25     48s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/04 17:21:25     48s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/04 17:21:25     48s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1261.9 MB
[05/04 17:21:25     48s] (I)       Ndr track 0 does not exist
[05/04 17:21:25     48s] (I)       Layer1  viaCost=300.00
[05/04 17:21:25     48s] (I)       Layer2  viaCost=100.00
[05/04 17:21:25     48s] (I)       Layer3  viaCost=100.00
[05/04 17:21:25     48s] (I)       Layer4  viaCost=100.00
[05/04 17:21:25     48s] (I)       Layer5  viaCost=100.00
[05/04 17:21:25     48s] (I)       Layer6  viaCost=100.00
[05/04 17:21:25     48s] (I)       Layer7  viaCost=200.00
[05/04 17:21:25     48s] (I)       Layer8  viaCost=100.00
[05/04 17:21:25     48s] (I)       ---------------------Grid Graph Info--------------------
[05/04 17:21:25     48s] (I)       routing area        :  (580, 580) - (93960, 58580)
[05/04 17:21:25     48s] (I)       core area           :  (16240, 16240) - (77720, 42340)
[05/04 17:21:25     48s] (I)       Site Width          :   580  (dbu)
[05/04 17:21:25     48s] (I)       Row Height          :  5220  (dbu)
[05/04 17:21:25     48s] (I)       GCell Width         :  5220  (dbu)
[05/04 17:21:25     48s] (I)       GCell Height        :  5220  (dbu)
[05/04 17:21:25     48s] (I)       grid                :    18    12     9
[05/04 17:21:25     48s] (I)       vertical capacity   :     0  5220     0  5220     0  5220     0  5220     0
[05/04 17:21:25     48s] (I)       horizontal capacity :     0     0  5220     0  5220     0  5220     0  5220
[05/04 17:21:25     48s] (I)       Default wire width  :   240   280   280   280   280   280   280   880   880
[05/04 17:21:25     48s] (I)       Default wire space  :   240   280   280   280   280   280   280   800   800
[05/04 17:21:25     48s] (I)       Default pitch size  :   480   580   580   580   580   580   580  1740  1740
[05/04 17:21:25     48s] (I)       First Track Coord   :     0   290   290   290   290   290   290  2030  2030
[05/04 17:21:25     48s] (I)       Num tracks per GCell: 10.88  9.00  9.00  9.00  9.00  9.00  9.00  3.00  3.00
[05/04 17:21:25     48s] (I)       Total num of tracks :     0   162   101   162   101   162   101    53    33
[05/04 17:21:25     48s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[05/04 17:21:25     48s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[05/04 17:21:25     48s] (I)       --------------------------------------------------------
[05/04 17:21:25     48s] 
[05/04 17:21:25     48s] [NR-eGR] ============ Routing rule table ============
[05/04 17:21:25     48s] [NR-eGR] Rule id 0. Nets 48 
[05/04 17:21:25     48s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/04 17:21:25     48s] [NR-eGR] Pitch:  L1=480  L2=580  L3=580  L4=580  L5=580  L6=580  L7=580  L8=1740  L9=1740
[05/04 17:21:25     48s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[05/04 17:21:25     48s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[05/04 17:21:25     48s] [NR-eGR] ========================================
[05/04 17:21:25     48s] [NR-eGR] 
[05/04 17:21:25     48s] (I)       After initializing earlyGlobalRoute syMemory usage = 1261.9 MB
[05/04 17:21:25     48s] (I)       Loading and dumping file time : 0.00 seconds
[05/04 17:21:25     48s] (I)       ============= Initialization =============
[05/04 17:21:25     48s] (I)       totalPins=120  totalGlobalPin=118 (98.33%)
[05/04 17:21:25     48s] (I)       total 2D Cap : 11511 = (5488 H, 6023 V)
[05/04 17:21:25     48s] [NR-eGR] Layer group 1: route 48 net(s) in layer range [2, 9]
[05/04 17:21:25     48s] (I)       ============  Phase 1a Route ============
[05/04 17:21:25     48s] (I)       Phase 1a runs 0.00 seconds
[05/04 17:21:25     48s] (I)       Usage: 255 = (159 H, 96 V) = (2.90% H, 1.59% V) = (4.150e+02um H, 2.506e+02um V)
[05/04 17:21:25     48s] (I)       
[05/04 17:21:25     48s] (I)       ============  Phase 1b Route ============
[05/04 17:21:25     48s] (I)       Usage: 255 = (159 H, 96 V) = (2.90% H, 1.59% V) = (4.150e+02um H, 2.506e+02um V)
[05/04 17:21:25     48s] (I)       
[05/04 17:21:25     48s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.655500e+02um
[05/04 17:21:25     48s] (I)       ============  Phase 1c Route ============
[05/04 17:21:25     48s] (I)       Usage: 255 = (159 H, 96 V) = (2.90% H, 1.59% V) = (4.150e+02um H, 2.506e+02um V)
[05/04 17:21:25     48s] (I)       
[05/04 17:21:25     48s] (I)       ============  Phase 1d Route ============
[05/04 17:21:25     48s] (I)       Usage: 255 = (159 H, 96 V) = (2.90% H, 1.59% V) = (4.150e+02um H, 2.506e+02um V)
[05/04 17:21:25     48s] (I)       
[05/04 17:21:25     48s] (I)       ============  Phase 1e Route ============
[05/04 17:21:25     48s] (I)       Phase 1e runs 0.00 seconds
[05/04 17:21:25     48s] (I)       Usage: 255 = (159 H, 96 V) = (2.90% H, 1.59% V) = (4.150e+02um H, 2.506e+02um V)
[05/04 17:21:25     48s] (I)       
[05/04 17:21:25     48s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.655500e+02um
[05/04 17:21:25     48s] [NR-eGR] 
[05/04 17:21:25     48s] (I)       ============  Phase 1l Route ============
[05/04 17:21:25     48s] (I)       Phase 1l runs 0.00 seconds
[05/04 17:21:25     48s] (I)       
[05/04 17:21:25     48s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[05/04 17:21:25     48s] [NR-eGR]                OverCon            
[05/04 17:21:25     48s] [NR-eGR]                 #Gcell     %Gcell
[05/04 17:21:25     48s] [NR-eGR] Layer              (0)    OverCon 
[05/04 17:21:25     48s] [NR-eGR] ------------------------------------
[05/04 17:21:25     48s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[05/04 17:21:25     48s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[05/04 17:21:25     48s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[05/04 17:21:25     48s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[05/04 17:21:25     48s] [NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[05/04 17:21:25     48s] [NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[05/04 17:21:25     48s] [NR-eGR] Layer7       0( 0.00%)   ( 0.00%) 
[05/04 17:21:25     48s] [NR-eGR] Layer8       0( 0.00%)   ( 0.00%) 
[05/04 17:21:25     48s] [NR-eGR] Layer9       0( 0.00%)   ( 0.00%) 
[05/04 17:21:25     48s] [NR-eGR] ------------------------------------
[05/04 17:21:25     48s] [NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[05/04 17:21:25     48s] [NR-eGR] 
[05/04 17:21:25     48s] (I)       Total Global Routing Runtime: 0.01 seconds
[05/04 17:21:25     48s] (I)       total 2D Cap : 11553 = (5525 H, 6028 V)
[05/04 17:21:25     48s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/04 17:21:25     48s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/04 17:21:25     48s] Early Global Route congestion estimation runtime: 0.01 seconds, mem = 1261.9M
[05/04 17:21:25     48s] [hotspot] +------------+---------------+---------------+
[05/04 17:21:25     48s] [hotspot] |            |   max hotspot | total hotspot |
[05/04 17:21:25     48s] [hotspot] +------------+---------------+---------------+
[05/04 17:21:25     48s] [hotspot] | normalized |          0.00 |          0.00 |
[05/04 17:21:25     48s] [hotspot] +------------+---------------+---------------+
[05/04 17:21:25     48s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/04 17:21:25     48s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/04 17:21:25     48s] Skipped repairing congestion.
[05/04 17:21:25     48s] Starting Early Global Route wiring: mem = 1261.9M
[05/04 17:21:25     48s] (I)       ============= track Assignment ============
[05/04 17:21:25     48s] (I)       extract Global 3D Wires
[05/04 17:21:25     48s] (I)       Extract Global WL : time=0.00
[05/04 17:21:25     48s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer10, numCutBoxes=0)
[05/04 17:21:25     48s] (I)       Initialization real time=0.00 seconds
[05/04 17:21:25     48s] (I)       Run Multi-thread track assignment
[05/04 17:21:25     48s] (I)       merging nets...
[05/04 17:21:25     48s] (I)       merging nets done
[05/04 17:21:25     48s] (I)       Kernel real time=0.00 seconds
[05/04 17:21:25     48s] (I)       End Greedy Track Assignment
[05/04 17:21:25     48s] [NR-eGR] --------------------------------------------------------------------------
[05/04 17:21:25     48s] [NR-eGR] Layer1(Metal1)(F) length: 0.000000e+00um, number of vias: 120
[05/04 17:21:25     48s] [NR-eGR] Layer2(Metal2)(V) length: 2.694800e+02um, number of vias: 155
[05/04 17:21:25     48s] [NR-eGR] Layer3(Metal3)(H) length: 4.431200e+02um, number of vias: 0
[05/04 17:21:25     48s] [NR-eGR] Layer4(Metal4)(V) length: 0.000000e+00um, number of vias: 0
[05/04 17:21:25     48s] [NR-eGR] Layer5(Metal5)(H) length: 0.000000e+00um, number of vias: 0
[05/04 17:21:25     48s] [NR-eGR] Layer6(Metal6)(V) length: 0.000000e+00um, number of vias: 0
[05/04 17:21:25     48s] [NR-eGR] Layer7(Metal7)(H) length: 0.000000e+00um, number of vias: 0
[05/04 17:21:25     48s] [NR-eGR] Layer8(Metal8)(V) length: 0.000000e+00um, number of vias: 0
[05/04 17:21:25     48s] [NR-eGR] Layer9(Metal9)(H) length: 0.000000e+00um, number of vias: 0
[05/04 17:21:25     48s] [NR-eGR] Total length: 7.126000e+02um, number of vias: 275
[05/04 17:21:25     48s] [NR-eGR] --------------------------------------------------------------------------
[05/04 17:21:25     48s] [NR-eGR] Total clock nets wire length: 0.000000e+00um 
[05/04 17:21:25     48s] [NR-eGR] --------------------------------------------------------------------------
[05/04 17:21:25     48s] Early Global Route wiring runtime: 0.00 seconds, mem = 1247.8M
[05/04 17:21:25     48s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[05/04 17:21:25     48s] Start to check current routing status for nets...
[05/04 17:21:25     48s] All nets are already routed correctly.
[05/04 17:21:25     48s] End to check current routing status for nets (mem=1247.8M)
[05/04 17:21:25     48s] Extraction called for design 'Array' of instances=28 and nets=58 using extraction engine 'preRoute' .
[05/04 17:21:25     48s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/04 17:21:25     48s] Type 'man IMPEXT-3530' for more detail.
[05/04 17:21:25     48s] PreRoute RC Extraction called for design Array.
[05/04 17:21:25     48s] RC Extraction called in multi-corner(1) mode.
[05/04 17:21:25     48s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/04 17:21:25     48s] Type 'man IMPEXT-6197' for more detail.
[05/04 17:21:25     48s] RCMode: PreRoute
[05/04 17:21:25     48s]       RC Corner Indexes            0   
[05/04 17:21:25     48s] Capacitance Scaling Factor   : 1.00000 
[05/04 17:21:25     48s] Resistance Scaling Factor    : 1.00000 
[05/04 17:21:25     48s] Clock Cap. Scaling Factor    : 1.00000 
[05/04 17:21:25     48s] Clock Res. Scaling Factor    : 1.00000 
[05/04 17:21:25     48s] Shrink Factor                : 1.00000
[05/04 17:21:25     48s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/04 17:21:25     48s] Updating RC grid for preRoute extraction ...
[05/04 17:21:25     48s] Initializing multi-corner resistance tables ...
[05/04 17:21:25     48s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1247.793M)
[05/04 17:21:25     48s] Compute RC Scale Done ...
[05/04 17:21:25     48s] **optDesign ... cpu = 0:00:07, real = 0:00:08, mem = 1007.2M, totSessionCpu=0:00:48 **
[05/04 17:21:25     48s] #################################################################################
[05/04 17:21:25     48s] # Design Stage: PreRoute
[05/04 17:21:25     48s] # Design Name: Array
[05/04 17:21:25     48s] # Design Mode: 90nm
[05/04 17:21:25     48s] # Analysis Mode: MMMC Non-OCV 
[05/04 17:21:25     48s] # Parasitics Mode: No SPEF/RCDB
[05/04 17:21:25     48s] # Signoff Settings: SI Off 
[05/04 17:21:25     48s] #################################################################################
[05/04 17:21:25     48s] AAE_INFO: 1 threads acquired from CTE.
[05/04 17:21:25     48s] Calculate delays in Single mode...
[05/04 17:21:25     48s] Topological Sorting (REAL = 0:00:00.0, MEM = 1245.7M, InitMEM = 1245.7M)
[05/04 17:21:25     48s] Start delay calculation (fullDC) (1 T). (MEM=1245.65)
[05/04 17:21:25     48s] End AAE Lib Interpolated Model. (MEM=1261.79 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/04 17:21:25     48s] Total number of fetched objects 48
[05/04 17:21:25     48s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/04 17:21:25     48s] End delay calculation. (MEM=1294.55 CPU=0:00:00.0 REAL=0:00:00.0)
[05/04 17:21:25     48s] End delay calculation (fullDC). (MEM=1294.55 CPU=0:00:00.1 REAL=0:00:00.0)
[05/04 17:21:25     48s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1294.6M) ***
[05/04 17:21:25     48s] *** Check timing (0:00:00.0)
[05/04 17:21:25     48s] Begin: GigaOpt Optimization in WNS mode
[05/04 17:21:25     48s] PhyDesignGrid: maxLocalDensity 1.00
[05/04 17:21:25     48s] ### Creating PhyDesignMc. totSessionCpu=0:00:48.6 mem=1310.6M
[05/04 17:21:25     48s] OPERPROF: Starting DPlace-Init at level 1, MEM:1310.6M
[05/04 17:21:25     48s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1310.6M
[05/04 17:21:25     48s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1310.6M
[05/04 17:21:25     48s] OPERPROF:       Starting SiteArrayFPInit at level 4, MEM:1310.6M
[05/04 17:21:25     48s] Core basic site is gsclib090site
[05/04 17:21:25     48s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/04 17:21:25     48s] Mark StBox On SiteArr starts
[05/04 17:21:25     48s] Mark StBox On SiteArr ends
[05/04 17:21:25     48s] OPERPROF:       Finished SiteArrayFPInit at level 4, CPU:0.000, REAL:0.008, MEM:1310.6M
[05/04 17:21:25     48s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.000, REAL:0.009, MEM:1310.6M
[05/04 17:21:25     48s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.000, REAL:0.009, MEM:1310.6M
[05/04 17:21:25     48s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1310.6MB).
[05/04 17:21:25     48s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:1310.6M
[05/04 17:21:25     48s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:48.6 mem=1310.6M
[05/04 17:21:25     48s] 
[05/04 17:21:25     48s] Creating Lib Analyzer ...
[05/04 17:21:25     48s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[05/04 17:21:25     48s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX2 CLKINVX2 INVX3 CLKINVX3 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[05/04 17:21:25     48s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/04 17:21:25     48s] 
[05/04 17:21:25     49s] Creating Lib Analyzer, finished. 
[05/04 17:21:25     49s] 
[05/04 17:21:25     49s] #optDebug: {2, 1.000, 0.8500} {3, 0.850, 0.8500} {4, 0.700, 0.8500} {5, 0.550, 0.8500} {6, 0.400, 0.8500} {7, 0.100, 0.8500} {8, 0.100, 0.8500} {9, 0.050, 0.8500} 
[05/04 17:21:25     49s] ### Creating LA Mngr. totSessionCpu=0:00:49.1 mem=1310.6M
[05/04 17:21:25     49s] ### Creating LA Mngr, finished. totSessionCpu=0:00:49.1 mem=1310.6M
[05/04 17:21:28     51s] *info: 2 special nets excluded.
[05/04 17:21:28     51s] *info: 10 no-driver nets excluded.
[05/04 17:21:29     52s] ** GigaOpt Optimizer WNS Slack 0.054 TNS Slack 0.000 Density 69.43
[05/04 17:21:29     52s] **** Begin NDR-Layer Usage Statistics ****
[05/04 17:21:29     52s] 0 Ndr or Layer constraints added by optimization 
[05/04 17:21:29     52s] **** End NDR-Layer Usage Statistics ****
[05/04 17:21:29     52s] 
[05/04 17:21:29     52s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1405.9M) ***
[05/04 17:21:29     52s] 
[05/04 17:21:29     52s] End: GigaOpt Optimization in WNS mode
[05/04 17:21:29     52s] *** Check timing (0:00:00.0)
[05/04 17:21:29     52s] Deleting Lib Analyzer.
[05/04 17:21:29     52s] Begin: GigaOpt Optimization in TNS mode
[05/04 17:21:29     52s] **INFO: Flow update: Low effort is not optimizable.
[05/04 17:21:29     52s] **INFO: Flow update: High effort is not optimizable.
[05/04 17:21:29     52s] PhyDesignGrid: maxLocalDensity 0.95
[05/04 17:21:29     52s] ### Creating PhyDesignMc. totSessionCpu=0:00:52.7 mem=1257.8M
[05/04 17:21:29     52s] OPERPROF: Starting DPlace-Init at level 1, MEM:1257.8M
[05/04 17:21:29     52s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1257.8M
[05/04 17:21:29     52s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1257.8M
[05/04 17:21:29     52s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.010, REAL:0.008, MEM:1257.8M
[05/04 17:21:29     52s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.010, REAL:0.008, MEM:1257.8M
[05/04 17:21:29     52s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1257.8MB).
[05/04 17:21:29     52s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:1257.8M
[05/04 17:21:29     52s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:52.7 mem=1257.8M
[05/04 17:21:29     52s] 
[05/04 17:21:29     52s] Creating Lib Analyzer ...
[05/04 17:21:29     52s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[05/04 17:21:29     52s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX2 CLKINVX2 INVX3 CLKINVX3 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[05/04 17:21:29     52s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/04 17:21:29     52s] 
[05/04 17:21:29     53s] Creating Lib Analyzer, finished. 
[05/04 17:21:29     53s] 
[05/04 17:21:29     53s] #optDebug: {2, 1.000, 0.8500} {3, 0.850, 0.8500} {4, 0.700, 0.8500} {5, 0.550, 0.8500} {6, 0.400, 0.8500} {7, 0.100, 0.8500} {8, 0.100, 0.8500} {9, 0.050, 0.8500} 
[05/04 17:21:29     53s] ### Creating LA Mngr. totSessionCpu=0:00:53.2 mem=1259.8M
[05/04 17:21:29     53s] ### Creating LA Mngr, finished. totSessionCpu=0:00:53.2 mem=1259.8M
[05/04 17:21:32     55s] *info: 2 special nets excluded.
[05/04 17:21:32     55s] *info: 10 no-driver nets excluded.
[05/04 17:21:33     56s] ** GigaOpt Optimizer WNS Slack 0.054 TNS Slack 0.000 Density 69.43
[05/04 17:21:33     56s] Optimizer TNS Opt
[05/04 17:21:33     56s] 
[05/04 17:21:33     56s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=1410.4M) ***
[05/04 17:21:33     56s] **** Begin NDR-Layer Usage Statistics ****
[05/04 17:21:33     56s] 0 Ndr or Layer constraints added by optimization 
[05/04 17:21:33     56s] **** End NDR-Layer Usage Statistics ****
[05/04 17:21:33     56s] 
[05/04 17:21:33     56s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1410.4M) ***
[05/04 17:21:33     56s] 
[05/04 17:21:33     56s] End: GigaOpt Optimization in TNS mode
[05/04 17:21:33     56s] ### Creating LA Mngr. totSessionCpu=0:00:56.9 mem=1274.8M
[05/04 17:21:33     56s] ### Creating LA Mngr, finished. totSessionCpu=0:00:56.9 mem=1274.8M
[05/04 17:21:33     56s] PhyDesignGrid: maxLocalDensity 0.98
[05/04 17:21:33     56s] ### Creating PhyDesignMc. totSessionCpu=0:00:56.9 mem=1408.4M
[05/04 17:21:33     56s] OPERPROF: Starting DPlace-Init at level 1, MEM:1408.4M
[05/04 17:21:33     56s] #spOpts: mergeVia=F 
[05/04 17:21:33     56s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1408.4M
[05/04 17:21:33     56s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1408.4M
[05/04 17:21:33     56s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.010, REAL:0.009, MEM:1408.4M
[05/04 17:21:33     56s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.010, REAL:0.009, MEM:1408.4M
[05/04 17:21:33     56s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1408.4MB).
[05/04 17:21:33     56s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:1408.4M
[05/04 17:21:33     56s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:56.9 mem=1408.4M
[05/04 17:21:33     56s] Begin: Area Reclaim Optimization
[05/04 17:21:33     56s] 
[05/04 17:21:33     56s] #optDebug: {2, 1.000, 0.8500} {3, 0.850, 0.8500} {4, 0.700, 0.8500} {5, 0.550, 0.8500} {6, 0.400, 0.8500} {7, 0.100, 0.5052} {8, 0.100, 0.5052} {9, 0.050, 0.4513} 
[05/04 17:21:33     56s] ### Creating LA Mngr. totSessionCpu=0:00:56.9 mem=1408.4M
[05/04 17:21:33     56s] ### Creating LA Mngr, finished. totSessionCpu=0:00:56.9 mem=1408.4M
[05/04 17:21:33     57s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 69.43
[05/04 17:21:33     57s] +----------+---------+--------+--------+------------+--------+
[05/04 17:21:33     57s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/04 17:21:33     57s] +----------+---------+--------+--------+------------+--------+
[05/04 17:21:33     57s] |    69.43%|        -|   0.000|   0.000|   0:00:00.0| 1408.4M|
[05/04 17:21:33     57s] #optDebug: <stH: 2.6100 MiSeL: 61.4105>
[05/04 17:21:33     57s] |    69.43%|        0|   0.000|   0.000|   0:00:00.0| 1408.4M|
[05/04 17:21:33     57s] |    69.43%|        0|   0.000|   0.000|   0:00:00.0| 1408.4M|
[05/04 17:21:33     57s] |    69.43%|        0|   0.000|   0.000|   0:00:00.0| 1408.4M|
[05/04 17:21:33     57s] #optDebug: <stH: 2.6100 MiSeL: 61.4105>
[05/04 17:21:33     57s] |    69.43%|        0|   0.000|   0.000|   0:00:00.0| 1408.4M|
[05/04 17:21:33     57s] +----------+---------+--------+--------+------------+--------+
[05/04 17:21:33     57s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 69.43
[05/04 17:21:33     57s] 
[05/04 17:21:33     57s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[05/04 17:21:33     57s] --------------------------------------------------------------
[05/04 17:21:33     57s] |                                   | Total     | Sequential |
[05/04 17:21:33     57s] --------------------------------------------------------------
[05/04 17:21:33     57s] | Num insts resized                 |       0  |       0    |
[05/04 17:21:33     57s] | Num insts undone                  |       0  |       0    |
[05/04 17:21:33     57s] | Num insts Downsized               |       0  |       0    |
[05/04 17:21:33     57s] | Num insts Samesized               |       0  |       0    |
[05/04 17:21:33     57s] | Num insts Upsized                 |       0  |       0    |
[05/04 17:21:33     57s] | Num multiple commits+uncommits    |       0  |       -    |
[05/04 17:21:33     57s] --------------------------------------------------------------
[05/04 17:21:33     57s] **** Begin NDR-Layer Usage Statistics ****
[05/04 17:21:33     57s] 0 Ndr or Layer constraints added by optimization 
[05/04 17:21:33     57s] **** End NDR-Layer Usage Statistics ****
[05/04 17:21:33     57s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:00.2) (real = 0:00:00.0) **
[05/04 17:21:33     57s] OPERPROF: Starting DPlace-Init at level 1, MEM:1408.4M
[05/04 17:21:33     57s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1408.4M
[05/04 17:21:33     57s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1408.4M
[05/04 17:21:33     57s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.010, REAL:0.008, MEM:1408.4M
[05/04 17:21:33     57s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.010, REAL:0.009, MEM:1408.4M
[05/04 17:21:33     57s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:1408.4M
[05/04 17:21:33     57s] OPERPROF: Starting RefinePlace at level 1, MEM:1408.4M
[05/04 17:21:33     57s] *** Starting refinePlace (0:00:57.1 mem=1408.4M) ***
[05/04 17:21:33     57s] Total net bbox length = 6.817e+02 (4.282e+02 2.535e+02) (ext = 3.186e+02)
[05/04 17:21:33     57s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/04 17:21:33     57s] Enhanced MH flow has been turned off for floorplan mode.
[05/04 17:21:33     57s] Starting refinePlace ...
[05/04 17:21:33     57s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/04 17:21:33     57s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1408.4MB) @(0:00:57.1 - 0:00:57.1).
[05/04 17:21:33     57s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/04 17:21:33     57s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1408.4MB
[05/04 17:21:33     57s] Statistics of distance of Instance movement in refine placement:
[05/04 17:21:33     57s]   maximum (X+Y) =         0.00 um
[05/04 17:21:33     57s]   mean    (X+Y) =         0.00 um
[05/04 17:21:33     57s] Summary Report:
[05/04 17:21:33     57s] Instances move: 0 (out of 28 movable)
[05/04 17:21:33     57s] Instances flipped: 0
[05/04 17:21:33     57s] Mean displacement: 0.00 um
[05/04 17:21:33     57s] Max displacement: 0.00 um 
[05/04 17:21:33     57s] Total instances moved : 0
[05/04 17:21:33     57s] Total net bbox length = 6.817e+02 (4.282e+02 2.535e+02) (ext = 3.186e+02)
[05/04 17:21:33     57s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1408.4MB
[05/04 17:21:33     57s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1408.4MB) @(0:00:57.1 - 0:00:57.1).
[05/04 17:21:33     57s] *** Finished refinePlace (0:00:57.1 mem=1408.4M) ***
[05/04 17:21:33     57s] OPERPROF: Finished RefinePlace at level 1, CPU:0.000, REAL:0.002, MEM:1408.4M
[05/04 17:21:33     57s] *** maximum move = 0.00 um ***
[05/04 17:21:33     57s] *** Finished re-routing un-routed nets (1408.4M) ***
[05/04 17:21:33     57s] OPERPROF: Starting DPlace-Init at level 1, MEM:1408.4M
[05/04 17:21:33     57s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1408.4M
[05/04 17:21:33     57s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1408.4M
[05/04 17:21:33     57s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.010, REAL:0.008, MEM:1408.4M
[05/04 17:21:33     57s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.010, REAL:0.008, MEM:1408.4M
[05/04 17:21:33     57s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:1408.4M
[05/04 17:21:33     57s] 
[05/04 17:21:33     57s] *** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1408.4M) ***
[05/04 17:21:33     57s] *** Finished Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=1274.82M, totSessionCpu=0:00:57).
[05/04 17:21:33     57s] ### Creating LA Mngr. totSessionCpu=0:00:57.1 mem=1274.8M
[05/04 17:21:33     57s] ### Creating LA Mngr, finished. totSessionCpu=0:00:57.1 mem=1274.8M
[05/04 17:21:33     57s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[05/04 17:21:33     57s] [PSP]     Started earlyGlobalRoute kernel
[05/04 17:21:33     57s] [PSP]     Initial Peak syMemory usage = 1274.8 MB
[05/04 17:21:33     57s] (I)       Reading DB...
[05/04 17:21:33     57s] (I)       before initializing RouteDB syMemory usage = 1274.8 MB
[05/04 17:21:33     57s] (I)       congestionReportName   : 
[05/04 17:21:33     57s] (I)       layerRangeFor2DCongestion : 
[05/04 17:21:33     57s] (I)       buildTerm2TermWires    : 1
[05/04 17:21:33     57s] (I)       doTrackAssignment      : 1
[05/04 17:21:33     57s] (I)       dumpBookshelfFiles     : 0
[05/04 17:21:33     57s] (I)       numThreads             : 1
[05/04 17:21:33     57s] (I)       bufferingAwareRouting  : false
[05/04 17:21:33     57s] [NR-eGR] honorMsvRouteConstraint: false
[05/04 17:21:33     57s] (I)       honorPin               : false
[05/04 17:21:33     57s] (I)       honorPinGuide          : true
[05/04 17:21:33     57s] (I)       honorPartition         : false
[05/04 17:21:33     57s] (I)       allowPartitionCrossover: false
[05/04 17:21:33     57s] (I)       honorSingleEntry       : true
[05/04 17:21:33     57s] (I)       honorSingleEntryStrong : true
[05/04 17:21:33     57s] (I)       handleViaSpacingRule   : false
[05/04 17:21:33     57s] (I)       handleEolSpacingRule   : false
[05/04 17:21:33     57s] (I)       PDConstraint           : none
[05/04 17:21:33     57s] (I)       expBetterNDRHandling   : false
[05/04 17:21:33     57s] [NR-eGR] honorClockSpecNDR      : 0
[05/04 17:21:33     57s] (I)       routingEffortLevel     : 3
[05/04 17:21:33     57s] (I)       effortLevel            : standard
[05/04 17:21:33     57s] [NR-eGR] minRouteLayer          : 2
[05/04 17:21:33     57s] [NR-eGR] maxRouteLayer          : 127
[05/04 17:21:33     57s] (I)       relaxedTopLayerCeiling : 127
[05/04 17:21:33     57s] (I)       relaxedBottomLayerFloor: 2
[05/04 17:21:33     57s] (I)       numRowsPerGCell        : 1
[05/04 17:21:33     57s] (I)       speedUpLargeDesign     : 0
[05/04 17:21:33     57s] (I)       multiThreadingTA       : 1
[05/04 17:21:33     57s] (I)       blkAwareLayerSwitching : 1
[05/04 17:21:33     57s] (I)       optimizationMode       : false
[05/04 17:21:33     57s] (I)       routeSecondPG          : false
[05/04 17:21:33     57s] (I)       scenicRatioForLayerRelax: 0.00
[05/04 17:21:33     57s] (I)       detourLimitForLayerRelax: 0.00
[05/04 17:21:33     57s] (I)       punchThroughDistance   : 500.00
[05/04 17:21:33     57s] (I)       scenicBound            : 1.15
[05/04 17:21:33     57s] (I)       maxScenicToAvoidBlk    : 100.00
[05/04 17:21:33     57s] (I)       source-to-sink ratio   : 0.00
[05/04 17:21:33     57s] (I)       targetCongestionRatioH : 1.00
[05/04 17:21:33     57s] (I)       targetCongestionRatioV : 1.00
[05/04 17:21:33     57s] (I)       layerCongestionRatio   : 0.70
[05/04 17:21:33     57s] (I)       m1CongestionRatio      : 0.10
[05/04 17:21:33     57s] (I)       m2m3CongestionRatio    : 0.70
[05/04 17:21:33     57s] (I)       localRouteEffort       : 1.00
[05/04 17:21:33     57s] (I)       numSitesBlockedByOneVia: 8.00
[05/04 17:21:33     57s] (I)       supplyScaleFactorH     : 1.00
[05/04 17:21:33     57s] (I)       supplyScaleFactorV     : 1.00
[05/04 17:21:33     57s] (I)       highlight3DOverflowFactor: 0.00
[05/04 17:21:33     57s] (I)       doubleCutViaModelingRatio: 0.00
[05/04 17:21:33     57s] (I)       routeVias              : 
[05/04 17:21:33     57s] (I)       readTROption           : true
[05/04 17:21:33     57s] (I)       extraSpacingFactor     : 1.00
[05/04 17:21:33     57s] [NR-eGR] numTracksPerClockWire  : 0
[05/04 17:21:33     57s] (I)       routeSelectedNetsOnly  : false
[05/04 17:21:33     57s] (I)       clkNetUseMaxDemand     : false
[05/04 17:21:33     57s] (I)       extraDemandForClocks   : 0
[05/04 17:21:33     57s] (I)       steinerRemoveLayers    : false
[05/04 17:21:33     57s] (I)       demoteLayerScenicScale : 1.00
[05/04 17:21:33     57s] (I)       nonpreferLayerCostScale : 100.00
[05/04 17:21:33     57s] (I)       similarTopologyRoutingFast : false
[05/04 17:21:33     57s] (I)       spanningTreeRefinement : false
[05/04 17:21:33     57s] (I)       spanningTreeRefinementAlpha : 0.50
[05/04 17:21:33     57s] (I)       starting read tracks
[05/04 17:21:33     57s] (I)       build grid graph
[05/04 17:21:33     57s] (I)       build grid graph start
[05/04 17:21:33     57s] [NR-eGR] Layer1 has no routable track
[05/04 17:21:33     57s] [NR-eGR] Layer2 has single uniform track structure
[05/04 17:21:33     57s] [NR-eGR] Layer3 has single uniform track structure
[05/04 17:21:33     57s] [NR-eGR] Layer4 has single uniform track structure
[05/04 17:21:33     57s] [NR-eGR] Layer5 has single uniform track structure
[05/04 17:21:33     57s] [NR-eGR] Layer6 has single uniform track structure
[05/04 17:21:33     57s] [NR-eGR] Layer7 has single uniform track structure
[05/04 17:21:33     57s] [NR-eGR] Layer8 has single uniform track structure
[05/04 17:21:33     57s] [NR-eGR] Layer9 has single uniform track structure
[05/04 17:21:33     57s] (I)       build grid graph end
[05/04 17:21:33     57s] (I)       numViaLayers=9
[05/04 17:21:33     57s] (I)       Reading via VIA1V for layer: 0 
[05/04 17:21:33     57s] (I)       Reading via VIA2X for layer: 1 
[05/04 17:21:33     57s] (I)       Reading via VIA3X for layer: 2 
[05/04 17:21:33     57s] (I)       Reading via VIA4X for layer: 3 
[05/04 17:21:33     57s] (I)       Reading via VIA5X for layer: 4 
[05/04 17:21:33     57s] (I)       Reading via VIA6X for layer: 5 
[05/04 17:21:33     57s] (I)       Reading via VIA7V for layer: 6 
[05/04 17:21:33     57s] (I)       Reading via VIA8X for layer: 7 
[05/04 17:21:33     57s] (I)       end build via table
[05/04 17:21:33     57s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=222 numBumpBlks=0 numBoundaryFakeBlks=0
[05/04 17:21:33     57s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[05/04 17:21:33     57s] (I)       readDataFromPlaceDB
[05/04 17:21:33     57s] (I)       Read net information..
[05/04 17:21:33     57s] [NR-eGR] Read numTotalNets=48  numIgnoredNets=0
[05/04 17:21:33     57s] (I)       Read testcase time = 0.000 seconds
[05/04 17:21:33     57s] 
[05/04 17:21:33     57s] (I)       read default dcut vias
[05/04 17:21:33     57s] (I)       Reading via VIA1_2CUT_E for layer: 0 
[05/04 17:21:33     57s] (I)       Reading via VIA2_2CUT_N for layer: 1 
[05/04 17:21:33     57s] (I)       Reading via VIA3_2CUT_E for layer: 2 
[05/04 17:21:33     57s] (I)       Reading via VIA4_2CUT_N for layer: 3 
[05/04 17:21:33     57s] (I)       Reading via VIA5_2CUT_E for layer: 4 
[05/04 17:21:33     57s] (I)       Reading via VIA6_2CUT_N for layer: 5 
[05/04 17:21:33     57s] (I)       Reading via VIA7_2CUT_E for layer: 6 
[05/04 17:21:33     57s] (I)       Reading via VIA8_2CUT_E for layer: 7 
[05/04 17:21:33     57s] (I)       build grid graph start
[05/04 17:21:33     57s] (I)       build grid graph end
[05/04 17:21:33     57s] (I)       Model blockage into capacity
[05/04 17:21:33     57s] (I)       Read numBlocks=222  numPreroutedWires=0  numCapScreens=0
[05/04 17:21:33     57s] (I)       blocked area on Layer1 : 0  (0.00%)
[05/04 17:21:33     57s] (I)       blocked area on Layer2 : 143769600  (2.65%)
[05/04 17:21:33     57s] (I)       blocked area on Layer3 : 179712000  (3.32%)
[05/04 17:21:33     57s] (I)       blocked area on Layer4 : 143769600  (2.65%)
[05/04 17:21:33     57s] (I)       blocked area on Layer5 : 179712000  (3.32%)
[05/04 17:21:33     57s] (I)       blocked area on Layer6 : 143769600  (2.65%)
[05/04 17:21:33     57s] (I)       blocked area on Layer7 : 189696000  (3.50%)
[05/04 17:21:33     57s] (I)       blocked area on Layer8 : 3326011200  (61.41%)
[05/04 17:21:33     57s] (I)       blocked area on Layer9 : 4138977600  (76.42%)
[05/04 17:21:33     57s] (I)       Modeling time = 0.000 seconds
[05/04 17:21:33     57s] 
[05/04 17:21:33     57s] (I)       Number of ignored nets = 0
[05/04 17:21:33     57s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/04 17:21:33     57s] (I)       Number of clock nets = 0.  Ignored: No
[05/04 17:21:33     57s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/04 17:21:33     57s] (I)       Number of special nets = 0.  Ignored: Yes
[05/04 17:21:33     57s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/04 17:21:33     57s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/04 17:21:33     57s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/04 17:21:33     57s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/04 17:21:33     57s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/04 17:21:33     57s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1274.8 MB
[05/04 17:21:33     57s] (I)       Ndr track 0 does not exist
[05/04 17:21:33     57s] (I)       Layer1  viaCost=300.00
[05/04 17:21:33     57s] (I)       Layer2  viaCost=100.00
[05/04 17:21:33     57s] (I)       Layer3  viaCost=100.00
[05/04 17:21:33     57s] (I)       Layer4  viaCost=100.00
[05/04 17:21:33     57s] (I)       Layer5  viaCost=100.00
[05/04 17:21:33     57s] (I)       Layer6  viaCost=100.00
[05/04 17:21:33     57s] (I)       Layer7  viaCost=200.00
[05/04 17:21:33     57s] (I)       Layer8  viaCost=100.00
[05/04 17:21:33     57s] (I)       ---------------------Grid Graph Info--------------------
[05/04 17:21:33     57s] (I)       routing area        :  (580, 580) - (93960, 58580)
[05/04 17:21:33     57s] (I)       core area           :  (16240, 16240) - (77720, 42340)
[05/04 17:21:33     57s] (I)       Site Width          :   580  (dbu)
[05/04 17:21:33     57s] (I)       Row Height          :  5220  (dbu)
[05/04 17:21:33     57s] (I)       GCell Width         :  5220  (dbu)
[05/04 17:21:33     57s] (I)       GCell Height        :  5220  (dbu)
[05/04 17:21:33     57s] (I)       grid                :    18    12     9
[05/04 17:21:33     57s] (I)       vertical capacity   :     0  5220     0  5220     0  5220     0  5220     0
[05/04 17:21:33     57s] (I)       horizontal capacity :     0     0  5220     0  5220     0  5220     0  5220
[05/04 17:21:33     57s] (I)       Default wire width  :   240   280   280   280   280   280   280   880   880
[05/04 17:21:33     57s] (I)       Default wire space  :   240   280   280   280   280   280   280   800   800
[05/04 17:21:33     57s] (I)       Default pitch size  :   480   580   580   580   580   580   580  1740  1740
[05/04 17:21:33     57s] (I)       First Track Coord   :     0   290   290   290   290   290   290  2030  2030
[05/04 17:21:33     57s] (I)       Num tracks per GCell: 10.88  9.00  9.00  9.00  9.00  9.00  9.00  3.00  3.00
[05/04 17:21:33     57s] (I)       Total num of tracks :     0   162   101   162   101   162   101    53    33
[05/04 17:21:33     57s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[05/04 17:21:33     57s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[05/04 17:21:33     57s] (I)       --------------------------------------------------------
[05/04 17:21:33     57s] 
[05/04 17:21:33     57s] [NR-eGR] ============ Routing rule table ============
[05/04 17:21:33     57s] [NR-eGR] Rule id 0. Nets 48 
[05/04 17:21:33     57s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/04 17:21:33     57s] [NR-eGR] Pitch:  L1=480  L2=580  L3=580  L4=580  L5=580  L6=580  L7=580  L8=1740  L9=1740
[05/04 17:21:33     57s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[05/04 17:21:33     57s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[05/04 17:21:33     57s] [NR-eGR] ========================================
[05/04 17:21:33     57s] [NR-eGR] 
[05/04 17:21:33     57s] (I)       After initializing earlyGlobalRoute syMemory usage = 1274.8 MB
[05/04 17:21:33     57s] (I)       Loading and dumping file time : 0.00 seconds
[05/04 17:21:33     57s] (I)       ============= Initialization =============
[05/04 17:21:33     57s] (I)       totalPins=120  totalGlobalPin=118 (98.33%)
[05/04 17:21:33     57s] (I)       total 2D Cap : 11511 = (5488 H, 6023 V)
[05/04 17:21:33     57s] [NR-eGR] Layer group 1: route 48 net(s) in layer range [2, 9]
[05/04 17:21:33     57s] (I)       ============  Phase 1a Route ============
[05/04 17:21:33     57s] (I)       Phase 1a runs 0.00 seconds
[05/04 17:21:33     57s] (I)       Usage: 255 = (159 H, 96 V) = (2.90% H, 1.59% V) = (4.150e+02um H, 2.506e+02um V)
[05/04 17:21:33     57s] (I)       
[05/04 17:21:33     57s] (I)       ============  Phase 1b Route ============
[05/04 17:21:33     57s] (I)       Usage: 255 = (159 H, 96 V) = (2.90% H, 1.59% V) = (4.150e+02um H, 2.506e+02um V)
[05/04 17:21:33     57s] (I)       
[05/04 17:21:33     57s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.655500e+02um
[05/04 17:21:33     57s] (I)       ============  Phase 1c Route ============
[05/04 17:21:33     57s] (I)       Usage: 255 = (159 H, 96 V) = (2.90% H, 1.59% V) = (4.150e+02um H, 2.506e+02um V)
[05/04 17:21:33     57s] (I)       
[05/04 17:21:33     57s] (I)       ============  Phase 1d Route ============
[05/04 17:21:33     57s] (I)       Usage: 255 = (159 H, 96 V) = (2.90% H, 1.59% V) = (4.150e+02um H, 2.506e+02um V)
[05/04 17:21:33     57s] (I)       
[05/04 17:21:33     57s] (I)       ============  Phase 1e Route ============
[05/04 17:21:33     57s] (I)       Phase 1e runs 0.00 seconds
[05/04 17:21:33     57s] (I)       Usage: 255 = (159 H, 96 V) = (2.90% H, 1.59% V) = (4.150e+02um H, 2.506e+02um V)
[05/04 17:21:33     57s] (I)       
[05/04 17:21:33     57s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.655500e+02um
[05/04 17:21:33     57s] [NR-eGR] 
[05/04 17:21:33     57s] (I)       ============  Phase 1l Route ============
[05/04 17:21:33     57s] (I)       Phase 1l runs 0.00 seconds
[05/04 17:21:33     57s] (I)       
[05/04 17:21:33     57s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[05/04 17:21:33     57s] [NR-eGR]                OverCon            
[05/04 17:21:33     57s] [NR-eGR]                 #Gcell     %Gcell
[05/04 17:21:33     57s] [NR-eGR] Layer              (0)    OverCon 
[05/04 17:21:33     57s] [NR-eGR] ------------------------------------
[05/04 17:21:33     57s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[05/04 17:21:33     57s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[05/04 17:21:33     57s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[05/04 17:21:33     57s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[05/04 17:21:33     57s] [NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[05/04 17:21:33     57s] [NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[05/04 17:21:33     57s] [NR-eGR] Layer7       0( 0.00%)   ( 0.00%) 
[05/04 17:21:33     57s] [NR-eGR] Layer8       0( 0.00%)   ( 0.00%) 
[05/04 17:21:33     57s] [NR-eGR] Layer9       0( 0.00%)   ( 0.00%) 
[05/04 17:21:33     57s] [NR-eGR] ------------------------------------
[05/04 17:21:33     57s] [NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[05/04 17:21:33     57s] [NR-eGR] 
[05/04 17:21:33     57s] (I)       Total Global Routing Runtime: 0.00 seconds
[05/04 17:21:33     57s] (I)       total 2D Cap : 11553 = (5525 H, 6028 V)
[05/04 17:21:33     57s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/04 17:21:33     57s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/04 17:21:33     57s] (I)       ============= track Assignment ============
[05/04 17:21:33     57s] (I)       extract Global 3D Wires
[05/04 17:21:33     57s] (I)       Extract Global WL : time=0.00
[05/04 17:21:33     57s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer10, numCutBoxes=0)
[05/04 17:21:33     57s] (I)       Initialization real time=0.00 seconds
[05/04 17:21:33     57s] (I)       Run Multi-thread track assignment
[05/04 17:21:33     57s] (I)       merging nets...
[05/04 17:21:33     57s] (I)       merging nets done
[05/04 17:21:33     57s] (I)       Kernel real time=0.00 seconds
[05/04 17:21:33     57s] (I)       End Greedy Track Assignment
[05/04 17:21:33     57s] [NR-eGR] --------------------------------------------------------------------------
[05/04 17:21:33     57s] [NR-eGR] Layer1(Metal1)(F) length: 0.000000e+00um, number of vias: 120
[05/04 17:21:33     57s] [NR-eGR] Layer2(Metal2)(V) length: 2.694800e+02um, number of vias: 155
[05/04 17:21:33     57s] [NR-eGR] Layer3(Metal3)(H) length: 4.431200e+02um, number of vias: 0
[05/04 17:21:33     57s] [NR-eGR] Layer4(Metal4)(V) length: 0.000000e+00um, number of vias: 0
[05/04 17:21:33     57s] [NR-eGR] Layer5(Metal5)(H) length: 0.000000e+00um, number of vias: 0
[05/04 17:21:33     57s] [NR-eGR] Layer6(Metal6)(V) length: 0.000000e+00um, number of vias: 0
[05/04 17:21:33     57s] [NR-eGR] Layer7(Metal7)(H) length: 0.000000e+00um, number of vias: 0
[05/04 17:21:33     57s] [NR-eGR] Layer8(Metal8)(V) length: 0.000000e+00um, number of vias: 0
[05/04 17:21:33     57s] [NR-eGR] Layer9(Metal9)(H) length: 0.000000e+00um, number of vias: 0
[05/04 17:21:33     57s] [NR-eGR] Total length: 7.126000e+02um, number of vias: 275
[05/04 17:21:33     57s] [NR-eGR] --------------------------------------------------------------------------
[05/04 17:21:33     57s] [NR-eGR] Total clock nets wire length: 0.000000e+00um 
[05/04 17:21:33     57s] [NR-eGR] --------------------------------------------------------------------------
[05/04 17:21:33     57s] [NR-eGR] End Peak syMemory usage = 1260.7 MB
[05/04 17:21:33     57s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.01 seconds
[05/04 17:21:33     57s] Extraction called for design 'Array' of instances=28 and nets=58 using extraction engine 'preRoute' .
[05/04 17:21:33     57s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/04 17:21:33     57s] Type 'man IMPEXT-3530' for more detail.
[05/04 17:21:33     57s] PreRoute RC Extraction called for design Array.
[05/04 17:21:33     57s] RC Extraction called in multi-corner(1) mode.
[05/04 17:21:33     57s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/04 17:21:33     57s] Type 'man IMPEXT-6197' for more detail.
[05/04 17:21:33     57s] RCMode: PreRoute
[05/04 17:21:33     57s]       RC Corner Indexes            0   
[05/04 17:21:33     57s] Capacitance Scaling Factor   : 1.00000 
[05/04 17:21:33     57s] Resistance Scaling Factor    : 1.00000 
[05/04 17:21:33     57s] Clock Cap. Scaling Factor    : 1.00000 
[05/04 17:21:33     57s] Clock Res. Scaling Factor    : 1.00000 
[05/04 17:21:33     57s] Shrink Factor                : 1.00000
[05/04 17:21:33     57s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/04 17:21:33     57s] Updating RC grid for preRoute extraction ...
[05/04 17:21:33     57s] Initializing multi-corner resistance tables ...
[05/04 17:21:33     57s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1260.684M)
[05/04 17:21:33     57s] Compute RC Scale Done ...
[05/04 17:21:33     57s] [hotspot] +------------+---------------+---------------+
[05/04 17:21:33     57s] [hotspot] |            |   max hotspot | total hotspot |
[05/04 17:21:33     57s] [hotspot] +------------+---------------+---------------+
[05/04 17:21:33     57s] [hotspot] | normalized |          0.00 |          0.00 |
[05/04 17:21:33     57s] [hotspot] +------------+---------------+---------------+
[05/04 17:21:33     57s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/04 17:21:33     57s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/04 17:21:33     57s] #################################################################################
[05/04 17:21:33     57s] # Design Stage: PreRoute
[05/04 17:21:33     57s] # Design Name: Array
[05/04 17:21:33     57s] # Design Mode: 90nm
[05/04 17:21:33     57s] # Analysis Mode: MMMC Non-OCV 
[05/04 17:21:33     57s] # Parasitics Mode: No SPEF/RCDB
[05/04 17:21:33     57s] # Signoff Settings: SI Off 
[05/04 17:21:33     57s] #################################################################################
[05/04 17:21:33     57s] AAE_INFO: 1 threads acquired from CTE.
[05/04 17:21:33     57s] Calculate delays in Single mode...
[05/04 17:21:33     57s] Topological Sorting (REAL = 0:00:00.0, MEM = 1315.9M, InitMEM = 1315.9M)
[05/04 17:21:33     57s] Start delay calculation (fullDC) (1 T). (MEM=1315.92)
[05/04 17:21:33     57s] End AAE Lib Interpolated Model. (MEM=1332.05 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/04 17:21:33     57s] Total number of fetched objects 48
[05/04 17:21:33     57s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/04 17:21:33     57s] End delay calculation. (MEM=1300.04 CPU=0:00:00.0 REAL=0:00:00.0)
[05/04 17:21:33     57s] End delay calculation (fullDC). (MEM=1300.04 CPU=0:00:00.1 REAL=0:00:00.0)
[05/04 17:21:33     57s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1300.0M) ***
[05/04 17:21:33     57s] Begin: GigaOpt postEco DRV Optimization
[05/04 17:21:33     57s] PhyDesignGrid: maxLocalDensity 0.98
[05/04 17:21:33     57s] ### Creating PhyDesignMc. totSessionCpu=0:00:57.2 mem=1300.0M
[05/04 17:21:33     57s] OPERPROF: Starting DPlace-Init at level 1, MEM:1300.0M
[05/04 17:21:33     57s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1300.0M
[05/04 17:21:33     57s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1300.0M
[05/04 17:21:33     57s] OPERPROF:       Starting SiteArrayFPInit at level 4, MEM:1300.0M
[05/04 17:21:33     57s] Core basic site is gsclib090site
[05/04 17:21:33     57s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/04 17:21:33     57s] Mark StBox On SiteArr starts
[05/04 17:21:33     57s] Mark StBox On SiteArr ends
[05/04 17:21:33     57s] OPERPROF:       Finished SiteArrayFPInit at level 4, CPU:0.010, REAL:0.008, MEM:1300.0M
[05/04 17:21:33     57s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.010, REAL:0.008, MEM:1300.0M
[05/04 17:21:33     57s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.010, REAL:0.008, MEM:1300.0M
[05/04 17:21:33     57s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1300.0MB).
[05/04 17:21:33     57s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:1300.0M
[05/04 17:21:33     57s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:57.2 mem=1300.0M
[05/04 17:21:33     57s] 
[05/04 17:21:33     57s] #optDebug: {2, 1.000, 0.8500} {3, 0.850, 0.8500} {4, 0.700, 0.8500} {5, 0.550, 0.8500} {6, 0.400, 0.7135} {7, 0.100, 0.4041} {8, 0.100, 0.4041} {9, 0.050, 0.3610} 
[05/04 17:21:33     57s] ### Creating LA Mngr. totSessionCpu=0:00:57.2 mem=1300.0M
[05/04 17:21:33     57s] ### Creating LA Mngr, finished. totSessionCpu=0:00:57.2 mem=1300.0M
[05/04 17:21:34     57s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/04 17:21:34     57s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/04 17:21:34     57s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/04 17:21:34     57s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/04 17:21:34     57s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/04 17:21:34     57s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/04 17:21:34     57s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0|  69.43|          |         |
[05/04 17:21:34     57s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/04 17:21:34     57s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0|  69.43| 0:00:00.0|  1391.6M|
[05/04 17:21:34     57s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/04 17:21:34     57s] **** Begin NDR-Layer Usage Statistics ****
[05/04 17:21:34     57s] 0 Ndr or Layer constraints added by optimization 
[05/04 17:21:34     57s] **** End NDR-Layer Usage Statistics ****
[05/04 17:21:34     57s] 
[05/04 17:21:34     57s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1391.6M) ***
[05/04 17:21:34     57s] 
[05/04 17:21:34     57s] End: GigaOpt postEco DRV Optimization
[05/04 17:21:34     57s] GigaOpt: WNS changes after routing: -922337203685477.500 -> -922337203685477.500 (bump = 0.0)
[05/04 17:21:34     57s] Begin: GigaOpt postEco optimization
[05/04 17:21:34     57s] PhyDesignGrid: maxLocalDensity 1.00
[05/04 17:21:34     57s] ### Creating PhyDesignMc. totSessionCpu=0:00:58.0 mem=1372.5M
[05/04 17:21:34     57s] OPERPROF: Starting DPlace-Init at level 1, MEM:1372.5M
[05/04 17:21:34     57s] #spOpts: mergeVia=F 
[05/04 17:21:34     57s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1372.5M
[05/04 17:21:34     57s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1372.5M
[05/04 17:21:34     58s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.010, REAL:0.008, MEM:1372.5M
[05/04 17:21:34     58s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.010, REAL:0.008, MEM:1372.5M
[05/04 17:21:34     58s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1372.5MB).
[05/04 17:21:34     58s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:1372.5M
[05/04 17:21:34     58s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:58.0 mem=1372.5M
[05/04 17:21:34     58s] 
[05/04 17:21:34     58s] #optDebug: {2, 1.000, 0.8500} {3, 0.850, 0.8500} {4, 0.700, 0.8500} {5, 0.550, 0.8500} {6, 0.400, 0.8500} {7, 0.100, 0.8500} {8, 0.100, 0.8500} {9, 0.050, 0.8500} 
[05/04 17:21:34     58s] ### Creating LA Mngr. totSessionCpu=0:00:58.0 mem=1372.5M
[05/04 17:21:34     58s] ### Creating LA Mngr, finished. totSessionCpu=0:00:58.0 mem=1372.5M
[05/04 17:21:37     60s] *info: 2 special nets excluded.
[05/04 17:21:37     60s] *info: 10 no-driver nets excluded.
[05/04 17:21:38     61s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 69.43
[05/04 17:21:38     61s] **** Begin NDR-Layer Usage Statistics ****
[05/04 17:21:38     61s] 0 Ndr or Layer constraints added by optimization 
[05/04 17:21:38     61s] **** End NDR-Layer Usage Statistics ****
[05/04 17:21:38     61s] 
[05/04 17:21:38     61s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1410.7M) ***
[05/04 17:21:38     61s] 
[05/04 17:21:38     61s] End: GigaOpt postEco optimization
[05/04 17:21:38     61s] GigaOpt: WNS changes after postEco optimization: -922337203685477.500 -> -922337203685477.500 (bump = 0.0)
[05/04 17:21:38     61s] GigaOpt: Skipping nonLegal postEco optimization
[05/04 17:21:38     61s] **INFO: Flow update: High effort is not optimizable.
[05/04 17:21:38     61s] *** Steiner Routed Nets: 0.000%; Threshold: 100; Threshold for Hold: 100
[05/04 17:21:38     61s] Start to check current routing status for nets...
[05/04 17:21:38     61s] All nets are already routed correctly.
[05/04 17:21:38     61s] End to check current routing status for nets (mem=1391.6M)
[05/04 17:21:38     61s] Compute RC Scale Done ...
[05/04 17:21:38     61s] Begin: GigaOpt Optimization in post-eco TNS mode
[05/04 17:21:38     61s] PhyDesignGrid: maxLocalDensity 1.00
[05/04 17:21:38     61s] ### Creating PhyDesignMc. totSessionCpu=0:01:02 mem=1391.6M
[05/04 17:21:38     61s] OPERPROF: Starting DPlace-Init at level 1, MEM:1391.6M
[05/04 17:21:38     61s] #spOpts: mergeVia=F 
[05/04 17:21:38     61s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1391.6M
[05/04 17:21:38     61s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1391.6M
[05/04 17:21:38     61s] OPERPROF:       Starting SiteArrayFPInit at level 4, MEM:1391.6M
[05/04 17:21:38     61s] Core basic site is gsclib090site
[05/04 17:21:38     61s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/04 17:21:38     61s] Mark StBox On SiteArr starts
[05/04 17:21:38     61s] Mark StBox On SiteArr ends
[05/04 17:21:38     61s] OPERPROF:       Finished SiteArrayFPInit at level 4, CPU:0.010, REAL:0.008, MEM:1391.6M
[05/04 17:21:38     61s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.010, REAL:0.008, MEM:1391.6M
[05/04 17:21:38     61s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.010, REAL:0.008, MEM:1391.6M
[05/04 17:21:38     61s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1391.6MB).
[05/04 17:21:38     61s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:1391.6M
[05/04 17:21:38     61s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:02 mem=1391.6M
[05/04 17:21:38     61s] 
[05/04 17:21:38     61s] #optDebug: {2, 1.000, 0.8500} {3, 0.850, 0.8500} {4, 0.700, 0.8500} {5, 0.550, 0.8500} {6, 0.400, 0.8500} {7, 0.100, 0.8500} {8, 0.100, 0.8500} {9, 0.050, 0.8500} 
[05/04 17:21:38     61s] ### Creating LA Mngr. totSessionCpu=0:01:02 mem=1391.6M
[05/04 17:21:38     61s] ### Creating LA Mngr, finished. totSessionCpu=0:01:02 mem=1391.6M
[05/04 17:21:41     64s] *info: 2 special nets excluded.
[05/04 17:21:41     64s] *info: 10 no-driver nets excluded.
[05/04 17:21:41     65s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 69.43
[05/04 17:21:41     65s] Optimizer TNS Opt
[05/04 17:21:41     65s] 
[05/04 17:21:41     65s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=1426.7M) ***
[05/04 17:21:41     65s] **** Begin NDR-Layer Usage Statistics ****
[05/04 17:21:41     65s] 0 Ndr or Layer constraints added by optimization 
[05/04 17:21:41     65s] **** End NDR-Layer Usage Statistics ****
[05/04 17:21:41     65s] 
[05/04 17:21:41     65s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1426.7M) ***
[05/04 17:21:41     65s] 
[05/04 17:21:41     65s] End: GigaOpt Optimization in post-eco TNS mode
[05/04 17:21:42     65s] 
[05/04 17:21:42     65s] Active setup views:
[05/04 17:21:42     65s]  Worst
[05/04 17:21:42     65s]   Dominating endpoints: 0
[05/04 17:21:42     65s]   Dominating TNS: -0.000
[05/04 17:21:42     65s] 
[05/04 17:21:42     65s] Extraction called for design 'Array' of instances=28 and nets=58 using extraction engine 'preRoute' .
[05/04 17:21:42     65s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/04 17:21:42     65s] Type 'man IMPEXT-3530' for more detail.
[05/04 17:21:42     65s] PreRoute RC Extraction called for design Array.
[05/04 17:21:42     65s] RC Extraction called in multi-corner(1) mode.
[05/04 17:21:42     65s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/04 17:21:42     65s] Type 'man IMPEXT-6197' for more detail.
[05/04 17:21:42     65s] RCMode: PreRoute
[05/04 17:21:42     65s]       RC Corner Indexes            0   
[05/04 17:21:42     65s] Capacitance Scaling Factor   : 1.00000 
[05/04 17:21:42     65s] Resistance Scaling Factor    : 1.00000 
[05/04 17:21:42     65s] Clock Cap. Scaling Factor    : 1.00000 
[05/04 17:21:42     65s] Clock Res. Scaling Factor    : 1.00000 
[05/04 17:21:42     65s] Shrink Factor                : 1.00000
[05/04 17:21:42     65s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/04 17:21:42     65s] Updating RC grid for preRoute extraction ...
[05/04 17:21:42     65s] Initializing multi-corner resistance tables ...
[05/04 17:21:42     65s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1393.488M)
[05/04 17:21:42     65s] Skewing Data Summary (End_of_FINAL)
[05/04 17:21:42     65s] --------------------------------------------------
[05/04 17:21:42     65s]  Total skewed count:0
[05/04 17:21:42     65s] --------------------------------------------------
[05/04 17:21:42     65s] #################################################################################
[05/04 17:21:42     65s] # Design Stage: PreRoute
[05/04 17:21:42     65s] # Design Name: Array
[05/04 17:21:42     65s] # Design Mode: 90nm
[05/04 17:21:42     65s] # Analysis Mode: MMMC Non-OCV 
[05/04 17:21:42     65s] # Parasitics Mode: No SPEF/RCDB
[05/04 17:21:42     65s] # Signoff Settings: SI Off 
[05/04 17:21:42     65s] #################################################################################
[05/04 17:21:42     65s] AAE_INFO: 1 threads acquired from CTE.
[05/04 17:21:42     65s] Calculate delays in Single mode...
[05/04 17:21:42     65s] Topological Sorting (REAL = 0:00:00.0, MEM = 1391.5M, InitMEM = 1391.5M)
[05/04 17:21:42     65s] Start delay calculation (fullDC) (1 T). (MEM=1391.49)
[05/04 17:21:42     65s] End AAE Lib Interpolated Model. (MEM=1407.62 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/04 17:21:42     65s] Total number of fetched objects 48
[05/04 17:21:42     65s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/04 17:21:42     65s] End delay calculation. (MEM=1376.36 CPU=0:00:00.0 REAL=0:00:00.0)
[05/04 17:21:42     65s] End delay calculation (fullDC). (MEM=1376.36 CPU=0:00:00.1 REAL=0:00:00.0)
[05/04 17:21:42     65s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1376.4M) ***
[05/04 17:21:42     65s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:01:05 mem=1376.4M)
[05/04 17:21:42     65s] Reported timing to dir ./timingReports
[05/04 17:21:42     65s] **optDesign ... cpu = 0:00:24, real = 0:00:25, mem = 1041.1M, totSessionCpu=0:01:05 **
[05/04 17:21:42     65s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1241.8M
[05/04 17:21:42     65s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1241.8M
[05/04 17:21:42     65s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.010, REAL:0.008, MEM:1241.8M
[05/04 17:21:42     65s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.010, REAL:0.008, MEM:1241.8M
[05/04 17:21:42     65s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 Worst 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|    0    |    0    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.434%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:24, real = 0:00:25, mem = 1041.2M, totSessionCpu=0:01:05 **
[05/04 17:21:42     65s] *** Finished optDesign ***
[05/04 17:21:42     65s] 
[05/04 17:21:42     65s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:25.1 real=0:00:25.1)
[05/04 17:21:42     65s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:01.6 real=0:00:01.6)
[05/04 17:21:42     65s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:04.1 real=0:00:04.1)
[05/04 17:21:42     65s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:00.3 real=0:00:00.2)
[05/04 17:21:42     65s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:01.3 real=0:00:01.4)
[05/04 17:21:42     65s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:04.1 real=0:00:04.1)
[05/04 17:21:42     65s] 	OPT_RUNTIME:                tns (count =  1): (cpu=0:00:04.1 real=0:00:04.1)
[05/04 17:21:42     65s] 	OPT_RUNTIME:          postTROpt (count =  1): (cpu=0:00:08.2 real=0:00:08.2)
[05/04 17:21:42     65s] Info: pop threads available for lower-level modules during optimization.
[05/04 17:21:42     65s] Deleting Lib Analyzer.
[05/04 17:22:00     66s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/04 17:22:04     67s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/04 17:22:11     67s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[05/04 17:22:11     67s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
[05/04 17:22:11     67s] <CMD> setNanoRouteMode -quiet -routeTdrEffort 7
[05/04 17:22:11     67s] <CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
[05/04 17:22:11     67s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/04 17:22:11     67s] <CMD> setNanoRouteMode -quiet -drouteStartIteration default
[05/04 17:22:11     67s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/04 17:22:11     67s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
[05/04 17:22:11     67s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[05/04 17:22:11     67s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[05/04 17:22:11     67s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/04 17:22:11     67s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[05/04 17:22:11     67s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven false
[05/04 17:22:11     67s] Running Native NanoRoute ...
[05/04 17:22:11     67s] <CMD> routeDesign -globalDetail
[05/04 17:22:11     67s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1042.98 (MB), peak = 1055.20 (MB)
[05/04 17:22:11     67s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[05/04 17:22:11     67s] #default_rc_corner has no qx tech file defined
[05/04 17:22:11     67s] #No active RC corner or QRC tech file is missing.
[05/04 17:22:11     67s] #**INFO: setDesignMode -flowEffort standard
[05/04 17:22:11     67s] #**INFO: mulit-cut via swapping is disabled by user.
[05/04 17:22:11     67s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[05/04 17:22:11     67s] #**INFO: auto set of routeReserveSpaceForMultiCut to true
[05/04 17:22:11     67s] #**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
[05/04 17:22:11     67s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1241.8M
[05/04 17:22:11     67s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1241.8M
[05/04 17:22:11     67s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:1241.8M
[05/04 17:22:11     67s] Core basic site is gsclib090site
[05/04 17:22:11     67s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:0.000, REAL:0.000, MEM:1241.8M
[05/04 17:22:11     67s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.000, REAL:0.000, MEM:1241.8M
[05/04 17:22:11     67s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.000, REAL:0.000, MEM:1241.8M
[05/04 17:22:11     67s] Begin checking placement ... (start mem=1241.8M, init mem=1241.8M)
[05/04 17:22:11     67s] *info: Placed = 28            
[05/04 17:22:11     67s] *info: Unplaced = 0           
[05/04 17:22:11     67s] Placement Density:69.43%(279/401)
[05/04 17:22:11     67s] Placement Density (including fixed std cells):69.43%(279/401)
[05/04 17:22:11     67s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1241.8M)
[05/04 17:22:11     67s] #**INFO: honoring user setting for routeWithTimingDriven set to true
[05/04 17:22:11     67s] #**INFO: honoring user setting for routeWithSiDriven set to false
[05/04 17:22:11     67s] #WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
[05/04 17:22:11     67s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[05/04 17:22:11     67s] 
[05/04 17:22:11     67s] changeUseClockNetStatus Option :  -noFixedNetWires 
[05/04 17:22:11     67s] *** Changed status on (0) nets in Clock.
[05/04 17:22:11     67s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1241.8M) ***
[05/04 17:22:11     67s] 
[05/04 17:22:11     67s] globalDetailRoute
[05/04 17:22:11     67s] 
[05/04 17:22:11     67s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[05/04 17:22:11     67s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[05/04 17:22:11     67s] #setNanoRouteMode -routeWithSiDriven false
[05/04 17:22:11     67s] #setNanoRouteMode -routeWithTimingDriven true
[05/04 17:22:11     67s] #Start globalDetailRoute on Sat May  4 17:22:11 2019
[05/04 17:22:11     67s] #
[05/04 17:22:11     67s] #Generating timing data, please wait...
[05/04 17:22:11     67s] #48 total nets, 0 already routed, 0 will ignore in trialRoute
[05/04 17:22:11     67s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[05/04 17:22:11     67s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/04 17:22:11     67s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/04 17:22:11     67s] #Dump tif for version 2.1
[05/04 17:22:11     67s] End AAE Lib Interpolated Model. (MEM=1186.57 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/04 17:22:11     67s] Total number of fetched objects 48
[05/04 17:22:11     67s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/04 17:22:11     67s] End delay calculation. (MEM=1243.34 CPU=0:00:00.0 REAL=0:00:00.0)
[05/04 17:22:11     67s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[05/04 17:22:11     67s] #Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 956.81 (MB), peak = 1055.20 (MB)
[05/04 17:22:11     67s] #Done generating timing data.
[05/04 17:22:11     67s] ### Net info: total nets: 58
[05/04 17:22:11     67s] ### Net info: dirty nets: 0
[05/04 17:22:11     67s] ### Net info: marked as disconnected nets: 0
[05/04 17:22:11     67s] ### Net info: fully routed nets: 0
[05/04 17:22:11     67s] ### Net info: trivial (single pin) nets: 0
[05/04 17:22:11     67s] ### Net info: unrouted nets: 58
[05/04 17:22:11     67s] ### Net info: re-extraction nets: 0
[05/04 17:22:11     67s] ### Net info: ignored nets: 0
[05/04 17:22:11     67s] ### Net info: skip routing nets: 0
[05/04 17:22:11     67s] ### import route signature (0) = 1916188849
[05/04 17:22:11     67s] ### import violation signature (0) = 1905142130
[05/04 17:22:11     67s] #Start reading timing information from file .timing_file_15015.tif.gz ...
[05/04 17:22:11     67s] #WARNING (NRDB-194) 
[05/04 17:22:11     67s] #No setup time constraints read in
[05/04 17:22:11     67s] #Read in timing information for 16 ports, 28 instances from timing file .timing_file_15015.tif.gz.
[05/04 17:22:11     67s] #NanoRoute Version 17.13-s098_1 NR180117-1602/17_13-UB
[05/04 17:22:11     67s] #RTESIG:78da8d8fcd0a824018455bf7141fa30b83b4f9e6df6dd0b642aaad188c3f200a33e3fb67
[05/04 17:22:11     67s] #       b415ed6eefe1726e14bf2e0510d419f2d4d3dc9408d7020d45d4292aca4ea8cbb97a9ec9
[05/04 17:22:11     67s] #       3e8a6ff707670c2824dd106c63dd11266f1d781b423734871fa20c87baeabd85e43d8efd
[05/04 17:22:11     67s] #       22931b095c66867e0349dd8f555804910ab5b986281890b66b5a02890f6e6e9639c11504
[05/04 17:22:11     67s] #       37ad6e096540af3f449173a019ddb6979c6ddb4b2efe81e48afaee03854c8681
[05/04 17:22:11     67s] #
[05/04 17:22:11     67s] #RTESIG:78da8d8fcd0a824018455bf7141fa30b83b4f9e6df6dd0b642aaad188c3f200a33e3fb67
[05/04 17:22:11     67s] #       b415ed6eefe1726e14bf2e0510d419f2d4d3dc9408d7020d45d4292aca4ea8cbb97a9ec9
[05/04 17:22:11     67s] #       3e8a6ff707670c2824dd106c63dd11266f1d781b423734871fa20c87baeabd85e43d8efd
[05/04 17:22:11     67s] #       22931b095c66867e0349dd8f555804910ab5b986281890b66b5a02890f6e6e9639c11504
[05/04 17:22:11     67s] #       37ad6e096540af3f449173a019ddb6979c6ddb4b2efe81e48afaee03854c8681
[05/04 17:22:11     67s] #
[05/04 17:22:11     67s] #Start routing data preparation on Sat May  4 17:22:11 2019
[05/04 17:22:11     67s] #
[05/04 17:22:11     68s] #Minimum voltage of a net in the design = 0.000.
[05/04 17:22:11     68s] #Maximum voltage of a net in the design = 0.900.
[05/04 17:22:11     68s] #Voltage range [0.000 - 0.000] has 1 net.
[05/04 17:22:11     68s] #Voltage range [0.900 - 0.900] has 1 net.
[05/04 17:22:11     68s] #Voltage range [0.000 - 0.900] has 56 nets.
[05/04 17:22:11     68s] # Metal1       H   Track-Pitch = 0.2900    Line-2-Via Pitch = 0.2550
[05/04 17:22:11     68s] # Metal2       V   Track-Pitch = 0.2900    Line-2-Via Pitch = 0.2850
[05/04 17:22:11     68s] # Metal3       H   Track-Pitch = 0.2900    Line-2-Via Pitch = 0.2850
[05/04 17:22:11     68s] # Metal4       V   Track-Pitch = 0.2900    Line-2-Via Pitch = 0.2850
[05/04 17:22:11     68s] # Metal5       H   Track-Pitch = 0.2900    Line-2-Via Pitch = 0.2850
[05/04 17:22:11     68s] # Metal6       V   Track-Pitch = 0.2900    Line-2-Via Pitch = 0.2850
[05/04 17:22:11     68s] # Metal7       H   Track-Pitch = 0.2900    Line-2-Via Pitch = 0.2850
[05/04 17:22:11     68s] # Metal8       V   Track-Pitch = 0.8700    Line-2-Via Pitch = 0.8500
[05/04 17:22:11     68s] # Metal9       H   Track-Pitch = 0.8700    Line-2-Via Pitch = 0.8500
[05/04 17:22:11     68s] #Regenerating Ggrids automatically.
[05/04 17:22:11     68s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.2900.
[05/04 17:22:11     68s] #Using automatically generated G-grids.
[05/04 17:22:11     68s] #Done routing data preparation.
[05/04 17:22:11     68s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 954.43 (MB), peak = 1055.20 (MB)
[05/04 17:22:11     68s] #Merging special wires...
[05/04 17:22:11     68s] #
[05/04 17:22:11     68s] #Finished routing data preparation on Sat May  4 17:22:11 2019
[05/04 17:22:11     68s] #
[05/04 17:22:11     68s] #Cpu time = 00:00:00
[05/04 17:22:11     68s] #Elapsed time = 00:00:00
[05/04 17:22:11     68s] #Increased memory = 6.01 (MB)
[05/04 17:22:11     68s] #Total memory = 954.57 (MB)
[05/04 17:22:11     68s] #Peak memory = 1055.20 (MB)
[05/04 17:22:11     68s] #
[05/04 17:22:11     68s] #
[05/04 17:22:11     68s] #Start global routing on Sat May  4 17:22:11 2019
[05/04 17:22:11     68s] #
[05/04 17:22:11     68s] #Number of eco nets is 0
[05/04 17:22:11     68s] #
[05/04 17:22:11     68s] #Start global routing data preparation on Sat May  4 17:22:11 2019
[05/04 17:22:11     68s] #
[05/04 17:22:11     68s] #Start routing resource analysis on Sat May  4 17:22:11 2019
[05/04 17:22:11     68s] #
[05/04 17:22:11     68s] #Routing resource analysis is done on Sat May  4 17:22:11 2019
[05/04 17:22:11     68s] #
[05/04 17:22:11     68s] #  Resource Analysis:
[05/04 17:22:11     68s] #
[05/04 17:22:11     68s] #               Routing  #Avail      #Track     #Total     %Gcell
[05/04 17:22:11     68s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[05/04 17:22:11     68s] #  --------------------------------------------------------------
[05/04 17:22:11     68s] #  Metal1         H         101           0          77    15.58%
[05/04 17:22:11     68s] #  Metal2         V         162           0          77     0.00%
[05/04 17:22:11     68s] #  Metal3         H         101           0          77     0.00%
[05/04 17:22:11     68s] #  Metal4         V         162           0          77     0.00%
[05/04 17:22:11     68s] #  Metal5         H         101           0          77     0.00%
[05/04 17:22:11     68s] #  Metal6         V         162           0          77     0.00%
[05/04 17:22:11     68s] #  Metal7         H         101           0          77     0.00%
[05/04 17:22:11     68s] #  Metal8         V          31          22          77     0.00%
[05/04 17:22:11     68s] #  Metal9         H          21          12          77    29.87%
[05/04 17:22:11     68s] #  --------------------------------------------------------------
[05/04 17:22:11     68s] #  Total                    942       8.48%         693     5.05%
[05/04 17:22:11     68s] #
[05/04 17:22:11     68s] #
[05/04 17:22:11     68s] #
[05/04 17:22:11     68s] #
[05/04 17:22:11     68s] #Global routing data preparation is done on Sat May  4 17:22:11 2019
[05/04 17:22:11     68s] #
[05/04 17:22:11     68s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 954.75 (MB), peak = 1055.20 (MB)
[05/04 17:22:11     68s] #
[05/04 17:22:11     68s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 954.84 (MB), peak = 1055.20 (MB)
[05/04 17:22:11     68s] #
[05/04 17:22:11     68s] #start global routing iteration 1...
[05/04 17:22:11     68s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 955.54 (MB), peak = 1055.20 (MB)
[05/04 17:22:11     68s] #
[05/04 17:22:11     68s] #start global routing iteration 2...
[05/04 17:22:11     68s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 955.62 (MB), peak = 1055.20 (MB)
[05/04 17:22:11     68s] #
[05/04 17:22:11     68s] #
[05/04 17:22:11     68s] #Total number of trivial nets (e.g. < 2 pins) = 10 (skipped).
[05/04 17:22:11     68s] #Total number of routable nets = 48.
[05/04 17:22:11     68s] #Total number of nets in the design = 58.
[05/04 17:22:11     68s] #
[05/04 17:22:11     68s] #48 routable nets have only global wires.
[05/04 17:22:11     68s] #
[05/04 17:22:11     68s] #Routed nets constraints summary:
[05/04 17:22:11     68s] #-----------------------------
[05/04 17:22:11     68s] #        Rules   Unconstrained  
[05/04 17:22:11     68s] #-----------------------------
[05/04 17:22:11     68s] #      Default              48  
[05/04 17:22:11     68s] #-----------------------------
[05/04 17:22:11     68s] #        Total              48  
[05/04 17:22:11     68s] #-----------------------------
[05/04 17:22:11     68s] #
[05/04 17:22:11     68s] #Routing constraints summary of the whole design:
[05/04 17:22:11     68s] #-----------------------------
[05/04 17:22:11     68s] #        Rules   Unconstrained  
[05/04 17:22:11     68s] #-----------------------------
[05/04 17:22:11     68s] #      Default              48  
[05/04 17:22:11     68s] #-----------------------------
[05/04 17:22:11     68s] #        Total              48  
[05/04 17:22:11     68s] #-----------------------------
[05/04 17:22:11     68s] #
[05/04 17:22:11     68s] #
[05/04 17:22:11     68s] #  Congestion Analysis: (blocked Gcells are excluded)
[05/04 17:22:11     68s] #
[05/04 17:22:11     68s] #                 OverCon          
[05/04 17:22:11     68s] #                  #Gcell    %Gcell
[05/04 17:22:11     68s] #     Layer           (1)   OverCon
[05/04 17:22:11     68s] #  --------------------------------
[05/04 17:22:11     68s] #  Metal1        0(0.00%)   (0.00%)
[05/04 17:22:11     68s] #  Metal2        0(0.00%)   (0.00%)
[05/04 17:22:11     68s] #  Metal3        0(0.00%)   (0.00%)
[05/04 17:22:11     68s] #  Metal4        0(0.00%)   (0.00%)
[05/04 17:22:11     68s] #  Metal5        0(0.00%)   (0.00%)
[05/04 17:22:11     68s] #  Metal6        0(0.00%)   (0.00%)
[05/04 17:22:11     68s] #  Metal7        0(0.00%)   (0.00%)
[05/04 17:22:11     68s] #  Metal8        0(0.00%)   (0.00%)
[05/04 17:22:11     68s] #  Metal9        0(0.00%)   (0.00%)
[05/04 17:22:11     68s] #  --------------------------------
[05/04 17:22:11     68s] #     Total      0(0.00%)   (0.00%)
[05/04 17:22:11     68s] #
[05/04 17:22:11     68s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[05/04 17:22:11     68s] #  Overflow after GR: 0.00% H + 0.00% V
[05/04 17:22:11     68s] #
[05/04 17:22:11     68s] [hotspot] +------------+---------------+---------------+
[05/04 17:22:11     68s] [hotspot] |            |   max hotspot | total hotspot |
[05/04 17:22:11     68s] [hotspot] +------------+---------------+---------------+
[05/04 17:22:11     68s] [hotspot] | normalized |          0.00 |          0.00 |
[05/04 17:22:11     68s] [hotspot] +------------+---------------+---------------+
[05/04 17:22:11     68s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/04 17:22:11     68s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/04 17:22:11     68s] #Hotspot report including placement blocked areas
[05/04 17:22:11     68s] [hotspot] +------------+---------------+---------------+
[05/04 17:22:11     68s] [hotspot] |            |   max hotspot | total hotspot |
[05/04 17:22:11     68s] [hotspot] +------------+---------------+---------------+
[05/04 17:22:11     68s] [hotspot] | normalized |          0.00 |          0.00 |
[05/04 17:22:11     68s] [hotspot] +------------+---------------+---------------+
[05/04 17:22:11     68s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/04 17:22:11     68s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/04 17:22:11     68s] #Complete Global Routing.
[05/04 17:22:11     68s] #Total wire length = 624 um.
[05/04 17:22:11     68s] #Total half perimeter of net bounding box = 818 um.
[05/04 17:22:11     68s] #Total wire length on LAYER Metal1 = 90 um.
[05/04 17:22:11     68s] #Total wire length on LAYER Metal2 = 241 um.
[05/04 17:22:11     68s] #Total wire length on LAYER Metal3 = 293 um.
[05/04 17:22:11     68s] #Total wire length on LAYER Metal4 = 0 um.
[05/04 17:22:11     68s] #Total wire length on LAYER Metal5 = 0 um.
[05/04 17:22:11     68s] #Total wire length on LAYER Metal6 = 0 um.
[05/04 17:22:11     68s] #Total wire length on LAYER Metal7 = 0 um.
[05/04 17:22:11     68s] #Total wire length on LAYER Metal8 = 0 um.
[05/04 17:22:11     68s] #Total wire length on LAYER Metal9 = 0 um.
[05/04 17:22:11     68s] #Total number of vias = 196
[05/04 17:22:11     68s] #Up-Via Summary (total 196):
[05/04 17:22:11     68s] #           
[05/04 17:22:11     68s] #-----------------------
[05/04 17:22:11     68s] # Metal1            128
[05/04 17:22:11     68s] # Metal2             68
[05/04 17:22:11     68s] #-----------------------
[05/04 17:22:11     68s] #                   196 
[05/04 17:22:11     68s] #
[05/04 17:22:11     68s] #Max overcon = 0 track.
[05/04 17:22:11     68s] #Total overcon = 0.00%.
[05/04 17:22:11     68s] #Worst layer Gcell overcon rate = 0.00%.
[05/04 17:22:11     68s] #
[05/04 17:22:11     68s] #Global routing statistics:
[05/04 17:22:11     68s] #Cpu time = 00:00:00
[05/04 17:22:11     68s] #Elapsed time = 00:00:00
[05/04 17:22:11     68s] #Increased memory = 2.08 (MB)
[05/04 17:22:11     68s] #Total memory = 956.65 (MB)
[05/04 17:22:11     68s] #Peak memory = 1055.20 (MB)
[05/04 17:22:11     68s] #
[05/04 17:22:11     68s] #Finished global routing on Sat May  4 17:22:11 2019
[05/04 17:22:11     68s] #
[05/04 17:22:11     68s] #
[05/04 17:22:11     68s] ### route signature (4) = 1731106582
[05/04 17:22:11     68s] ### violation signature (3) = 1905142130
[05/04 17:22:11     68s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 956.21 (MB), peak = 1055.20 (MB)
[05/04 17:22:11     68s] #Start Track Assignment.
[05/04 17:22:11     68s] #Done with 48 horizontal wires in 1 hboxes and 47 vertical wires in 1 hboxes.
[05/04 17:22:11     68s] #Done with 10 horizontal wires in 1 hboxes and 6 vertical wires in 1 hboxes.
[05/04 17:22:11     68s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[05/04 17:22:11     68s] #
[05/04 17:22:11     68s] #Track assignment summary:
[05/04 17:22:11     68s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[05/04 17:22:11     68s] #------------------------------------------------------------------------
[05/04 17:22:11     68s] # Metal1       101.59 	  0.00%  	  0.00% 	  0.00%
[05/04 17:22:11     68s] # Metal2       224.41 	  0.00%  	  0.00% 	  0.00%
[05/04 17:22:11     68s] # Metal3       286.78 	  0.00%  	  0.00% 	  0.00%
[05/04 17:22:11     68s] # Metal4         0.00 	  0.00%  	  0.00% 	  0.00%
[05/04 17:22:11     68s] # Metal5         0.00 	  0.00%  	  0.00% 	  0.00%
[05/04 17:22:11     68s] # Metal6         0.00 	  0.00%  	  0.00% 	  0.00%
[05/04 17:22:11     68s] # Metal7         0.00 	  0.00%  	  0.00% 	  0.00%
[05/04 17:22:11     68s] # Metal8         0.00 	  0.00%  	  0.00% 	  0.00%
[05/04 17:22:11     68s] # Metal9         0.00 	  0.00%  	  0.00% 	  0.00%
[05/04 17:22:11     68s] #------------------------------------------------------------------------
[05/04 17:22:11     68s] # All         612.77  	  0.00% 	  0.00% 	  0.00%
[05/04 17:22:11     68s] #Complete Track Assignment.
[05/04 17:22:11     68s] #Total wire length = 667 um.
[05/04 17:22:11     68s] #Total half perimeter of net bounding box = 818 um.
[05/04 17:22:11     68s] #Total wire length on LAYER Metal1 = 149 um.
[05/04 17:22:11     68s] #Total wire length on LAYER Metal2 = 222 um.
[05/04 17:22:11     68s] #Total wire length on LAYER Metal3 = 296 um.
[05/04 17:22:11     68s] #Total wire length on LAYER Metal4 = 0 um.
[05/04 17:22:11     68s] #Total wire length on LAYER Metal5 = 0 um.
[05/04 17:22:11     68s] #Total wire length on LAYER Metal6 = 0 um.
[05/04 17:22:11     68s] #Total wire length on LAYER Metal7 = 0 um.
[05/04 17:22:11     68s] #Total wire length on LAYER Metal8 = 0 um.
[05/04 17:22:11     68s] #Total wire length on LAYER Metal9 = 0 um.
[05/04 17:22:11     68s] #Total number of vias = 196
[05/04 17:22:11     68s] #Up-Via Summary (total 196):
[05/04 17:22:11     68s] #           
[05/04 17:22:11     68s] #-----------------------
[05/04 17:22:11     68s] # Metal1            128
[05/04 17:22:11     68s] # Metal2             68
[05/04 17:22:11     68s] #-----------------------
[05/04 17:22:11     68s] #                   196 
[05/04 17:22:11     68s] #
[05/04 17:22:11     68s] ### route signature (8) =  563186664
[05/04 17:22:11     68s] ### violation signature (7) = 1905142130
[05/04 17:22:11     68s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 957.18 (MB), peak = 1055.20 (MB)
[05/04 17:22:11     68s] #
[05/04 17:22:11     68s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[05/04 17:22:11     68s] #Cpu time = 00:00:00
[05/04 17:22:11     68s] #Elapsed time = 00:00:00
[05/04 17:22:11     68s] #Increased memory = 8.67 (MB)
[05/04 17:22:11     68s] #Total memory = 957.19 (MB)
[05/04 17:22:11     68s] #Peak memory = 1055.20 (MB)
[05/04 17:22:11     68s] ### max drc and si pitch = 9000 (  4.5000 um) MT-safe pitch = 4800 (  2.4000 um) patch pitch = 18800 (  9.4000 um)
[05/04 17:22:12     68s] #
[05/04 17:22:12     68s] #Start Detail Routing..
[05/04 17:22:12     68s] #start initial detail routing ...
[05/04 17:22:12     68s] #   number of violations = 0
[05/04 17:22:12     68s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 977.07 (MB), peak = 1055.20 (MB)
[05/04 17:22:12     68s] #start 1st optimization iteration ...
[05/04 17:22:12     68s] #   number of violations = 0
[05/04 17:22:12     68s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 977.33 (MB), peak = 1055.20 (MB)
[05/04 17:22:12     68s] #Complete Detail Routing.
[05/04 17:22:12     68s] #Total wire length = 750 um.
[05/04 17:22:12     68s] #Total half perimeter of net bounding box = 818 um.
[05/04 17:22:12     68s] #Total wire length on LAYER Metal1 = 209 um.
[05/04 17:22:12     68s] #Total wire length on LAYER Metal2 = 284 um.
[05/04 17:22:12     68s] #Total wire length on LAYER Metal3 = 258 um.
[05/04 17:22:12     68s] #Total wire length on LAYER Metal4 = 0 um.
[05/04 17:22:12     68s] #Total wire length on LAYER Metal5 = 0 um.
[05/04 17:22:12     68s] #Total wire length on LAYER Metal6 = 0 um.
[05/04 17:22:12     68s] #Total wire length on LAYER Metal7 = 0 um.
[05/04 17:22:12     68s] #Total wire length on LAYER Metal8 = 0 um.
[05/04 17:22:12     68s] #Total wire length on LAYER Metal9 = 0 um.
[05/04 17:22:12     68s] #Total number of vias = 191
[05/04 17:22:12     68s] #Up-Via Summary (total 191):
[05/04 17:22:12     68s] #           
[05/04 17:22:12     68s] #-----------------------
[05/04 17:22:12     68s] # Metal1            118
[05/04 17:22:12     68s] # Metal2             73
[05/04 17:22:12     68s] #-----------------------
[05/04 17:22:12     68s] #                   191 
[05/04 17:22:12     68s] #
[05/04 17:22:12     68s] #Total number of DRC violations = 0
[05/04 17:22:12     68s] ### route signature (13) = 1290881538
[05/04 17:22:12     68s] ### violation signature (12) = 1905142130
[05/04 17:22:12     68s] #Cpu time = 00:00:00
[05/04 17:22:12     68s] #Elapsed time = 00:00:00
[05/04 17:22:12     68s] #Increased memory = 4.42 (MB)
[05/04 17:22:12     68s] #Total memory = 961.62 (MB)
[05/04 17:22:12     68s] #Peak memory = 1055.20 (MB)
[05/04 17:22:12     68s] #
[05/04 17:22:12     68s] #start routing for process antenna violation fix ...
[05/04 17:22:12     68s] ### max drc and si pitch = 9000 (  4.5000 um) MT-safe pitch = 4800 (  2.4000 um) patch pitch = 18800 (  9.4000 um)
[05/04 17:22:12     69s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 963.61 (MB), peak = 1055.20 (MB)
[05/04 17:22:12     69s] #
[05/04 17:22:12     69s] #Total wire length = 750 um.
[05/04 17:22:12     69s] #Total half perimeter of net bounding box = 818 um.
[05/04 17:22:12     69s] #Total wire length on LAYER Metal1 = 209 um.
[05/04 17:22:12     69s] #Total wire length on LAYER Metal2 = 284 um.
[05/04 17:22:12     69s] #Total wire length on LAYER Metal3 = 258 um.
[05/04 17:22:12     69s] #Total wire length on LAYER Metal4 = 0 um.
[05/04 17:22:12     69s] #Total wire length on LAYER Metal5 = 0 um.
[05/04 17:22:12     69s] #Total wire length on LAYER Metal6 = 0 um.
[05/04 17:22:12     69s] #Total wire length on LAYER Metal7 = 0 um.
[05/04 17:22:12     69s] #Total wire length on LAYER Metal8 = 0 um.
[05/04 17:22:12     69s] #Total wire length on LAYER Metal9 = 0 um.
[05/04 17:22:12     69s] #Total number of vias = 191
[05/04 17:22:12     69s] #Up-Via Summary (total 191):
[05/04 17:22:12     69s] #           
[05/04 17:22:12     69s] #-----------------------
[05/04 17:22:12     69s] # Metal1            118
[05/04 17:22:12     69s] # Metal2             73
[05/04 17:22:12     69s] #-----------------------
[05/04 17:22:12     69s] #                   191 
[05/04 17:22:12     69s] #
[05/04 17:22:12     69s] #Total number of DRC violations = 0
[05/04 17:22:12     69s] #Total number of net violated process antenna rule = 0
[05/04 17:22:12     69s] #
[05/04 17:22:12     69s] ### route signature (16) = 1290881538
[05/04 17:22:12     69s] ### violation signature (15) = 1905142130
[05/04 17:22:12     69s] #
[05/04 17:22:12     69s] #Total wire length = 750 um.
[05/04 17:22:12     69s] #Total half perimeter of net bounding box = 818 um.
[05/04 17:22:12     69s] #Total wire length on LAYER Metal1 = 209 um.
[05/04 17:22:12     69s] #Total wire length on LAYER Metal2 = 284 um.
[05/04 17:22:12     69s] #Total wire length on LAYER Metal3 = 258 um.
[05/04 17:22:12     69s] #Total wire length on LAYER Metal4 = 0 um.
[05/04 17:22:12     69s] #Total wire length on LAYER Metal5 = 0 um.
[05/04 17:22:12     69s] #Total wire length on LAYER Metal6 = 0 um.
[05/04 17:22:12     69s] #Total wire length on LAYER Metal7 = 0 um.
[05/04 17:22:12     69s] #Total wire length on LAYER Metal8 = 0 um.
[05/04 17:22:12     69s] #Total wire length on LAYER Metal9 = 0 um.
[05/04 17:22:12     69s] #Total number of vias = 191
[05/04 17:22:12     69s] #Up-Via Summary (total 191):
[05/04 17:22:12     69s] #           
[05/04 17:22:12     69s] #-----------------------
[05/04 17:22:12     69s] # Metal1            118
[05/04 17:22:12     69s] # Metal2             73
[05/04 17:22:12     69s] #-----------------------
[05/04 17:22:12     69s] #                   191 
[05/04 17:22:12     69s] #
[05/04 17:22:12     69s] #Total number of DRC violations = 0
[05/04 17:22:12     69s] #Total number of net violated process antenna rule = 0
[05/04 17:22:12     69s] #
[05/04 17:22:12     69s] ### max drc and si pitch = 9000 (  4.5000 um) MT-safe pitch = 4800 (  2.4000 um) patch pitch = 18800 (  9.4000 um)
[05/04 17:22:12     69s] #
[05/04 17:22:12     69s] #Start Post Route wire spreading..
[05/04 17:22:12     69s] ### max drc and si pitch = 9000 (  4.5000 um) MT-safe pitch = 4800 (  2.4000 um) patch pitch = 18800 (  9.4000 um)
[05/04 17:22:12     69s] #
[05/04 17:22:12     69s] #Start DRC checking..
[05/04 17:22:12     69s] #   number of violations = 0
[05/04 17:22:12     69s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 973.73 (MB), peak = 1055.20 (MB)
[05/04 17:22:12     69s] #CELL_VIEW Array,init has no DRC violation.
[05/04 17:22:12     69s] #Total number of DRC violations = 0
[05/04 17:22:12     69s] #Total number of net violated process antenna rule = 0
[05/04 17:22:12     69s] ### route signature (22) =  538065567
[05/04 17:22:12     69s] ### violation signature (21) = 1905142130
[05/04 17:22:12     69s] #
[05/04 17:22:12     69s] #Start data preparation for wire spreading...
[05/04 17:22:12     69s] #
[05/04 17:22:12     69s] #Data preparation is done on Sat May  4 17:22:12 2019
[05/04 17:22:12     69s] #
[05/04 17:22:12     69s] #
[05/04 17:22:12     69s] #Start Post Route Wire Spread.
[05/04 17:22:12     69s] #Done with 22 horizontal wires in 1 hboxes and 7 vertical wires in 1 hboxes.
[05/04 17:22:12     69s] #Complete Post Route Wire Spread.
[05/04 17:22:12     69s] #
[05/04 17:22:12     69s] #Total wire length = 762 um.
[05/04 17:22:12     69s] #Total half perimeter of net bounding box = 818 um.
[05/04 17:22:12     69s] #Total wire length on LAYER Metal1 = 211 um.
[05/04 17:22:12     69s] #Total wire length on LAYER Metal2 = 286 um.
[05/04 17:22:12     69s] #Total wire length on LAYER Metal3 = 265 um.
[05/04 17:22:12     69s] #Total wire length on LAYER Metal4 = 0 um.
[05/04 17:22:12     69s] #Total wire length on LAYER Metal5 = 0 um.
[05/04 17:22:12     69s] #Total wire length on LAYER Metal6 = 0 um.
[05/04 17:22:12     69s] #Total wire length on LAYER Metal7 = 0 um.
[05/04 17:22:12     69s] #Total wire length on LAYER Metal8 = 0 um.
[05/04 17:22:12     69s] #Total wire length on LAYER Metal9 = 0 um.
[05/04 17:22:12     69s] #Total number of vias = 191
[05/04 17:22:12     69s] #Up-Via Summary (total 191):
[05/04 17:22:12     69s] #           
[05/04 17:22:12     69s] #-----------------------
[05/04 17:22:12     69s] # Metal1            118
[05/04 17:22:12     69s] # Metal2             73
[05/04 17:22:12     69s] #-----------------------
[05/04 17:22:12     69s] #                   191 
[05/04 17:22:12     69s] #
[05/04 17:22:12     69s] ### route signature (25) =  535811953
[05/04 17:22:12     69s] ### violation signature (24) = 1905142130
[05/04 17:22:12     69s] ### max drc and si pitch = 9000 (  4.5000 um) MT-safe pitch = 4800 (  2.4000 um) patch pitch = 18800 (  9.4000 um)
[05/04 17:22:12     69s] #
[05/04 17:22:12     69s] #Start DRC checking..
[05/04 17:22:13     69s] #   number of violations = 0
[05/04 17:22:13     69s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 973.89 (MB), peak = 1055.20 (MB)
[05/04 17:22:13     69s] #CELL_VIEW Array,init has no DRC violation.
[05/04 17:22:13     69s] #Total number of DRC violations = 0
[05/04 17:22:13     69s] #Total number of net violated process antenna rule = 0
[05/04 17:22:13     69s] ### route signature (30) =  884705320
[05/04 17:22:13     69s] ### violation signature (29) = 1905142130
[05/04 17:22:13     69s] #   number of violations = 0
[05/04 17:22:13     69s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 963.91 (MB), peak = 1055.20 (MB)
[05/04 17:22:13     69s] #CELL_VIEW Array,init has no DRC violation.
[05/04 17:22:13     69s] #Total number of DRC violations = 0
[05/04 17:22:13     69s] #Total number of net violated process antenna rule = 0
[05/04 17:22:13     69s] #Post Route wire spread is done.
[05/04 17:22:13     69s] #Total wire length = 762 um.
[05/04 17:22:13     69s] #Total half perimeter of net bounding box = 818 um.
[05/04 17:22:13     69s] #Total wire length on LAYER Metal1 = 211 um.
[05/04 17:22:13     69s] #Total wire length on LAYER Metal2 = 286 um.
[05/04 17:22:13     69s] #Total wire length on LAYER Metal3 = 265 um.
[05/04 17:22:13     69s] #Total wire length on LAYER Metal4 = 0 um.
[05/04 17:22:13     69s] #Total wire length on LAYER Metal5 = 0 um.
[05/04 17:22:13     69s] #Total wire length on LAYER Metal6 = 0 um.
[05/04 17:22:13     69s] #Total wire length on LAYER Metal7 = 0 um.
[05/04 17:22:13     69s] #Total wire length on LAYER Metal8 = 0 um.
[05/04 17:22:13     69s] #Total wire length on LAYER Metal9 = 0 um.
[05/04 17:22:13     69s] #Total number of vias = 191
[05/04 17:22:13     69s] #Up-Via Summary (total 191):
[05/04 17:22:13     69s] #           
[05/04 17:22:13     69s] #-----------------------
[05/04 17:22:13     69s] # Metal1            118
[05/04 17:22:13     69s] # Metal2             73
[05/04 17:22:13     69s] #-----------------------
[05/04 17:22:13     69s] #                   191 
[05/04 17:22:13     69s] #
[05/04 17:22:13     69s] ### route signature (32) =  884705320
[05/04 17:22:13     69s] ### violation signature (31) = 1905142130
[05/04 17:22:13     69s] #detailRoute Statistics:
[05/04 17:22:13     69s] #Cpu time = 00:00:01
[05/04 17:22:13     69s] #Elapsed time = 00:00:01
[05/04 17:22:13     69s] #Increased memory = 4.80 (MB)
[05/04 17:22:13     69s] #Total memory = 961.99 (MB)
[05/04 17:22:13     69s] #Peak memory = 1055.20 (MB)
[05/04 17:22:13     69s] ### export route signature (33) =  884705320
[05/04 17:22:13     69s] #
[05/04 17:22:13     69s] #globalDetailRoute statistics:
[05/04 17:22:13     69s] #Cpu time = 00:00:02
[05/04 17:22:13     69s] #Elapsed time = 00:00:02
[05/04 17:22:13     69s] #Increased memory = -71.98 (MB)
[05/04 17:22:13     69s] #Total memory = 971.24 (MB)
[05/04 17:22:13     69s] #Peak memory = 1055.20 (MB)
[05/04 17:22:13     69s] #Number of warnings = 1
[05/04 17:22:13     69s] #Total number of warnings = 11
[05/04 17:22:13     69s] #Number of fails = 0
[05/04 17:22:13     69s] #Total number of fails = 0
[05/04 17:22:13     69s] #Complete globalDetailRoute on Sat May  4 17:22:13 2019
[05/04 17:22:13     69s] #
[05/04 17:22:13     69s] #routeDesign: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 971.39 (MB), peak = 1055.20 (MB)
[05/04 17:22:13     69s] 
[05/04 17:22:13     69s] *** Summary of all messages that are not suppressed in this session:
[05/04 17:22:13     69s] Severity  ID               Count  Summary                                  
[05/04 17:22:13     69s] WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
[05/04 17:22:13     69s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[05/04 17:22:13     69s] WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
[05/04 17:22:13     69s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[05/04 17:22:13     69s] *** Message Summary: 4 warning(s), 0 error(s)
[05/04 17:22:13     69s] 
[05/04 17:22:13     69s] ### 
[05/04 17:22:13     69s] ###   Scalability Statistics
[05/04 17:22:13     69s] ### 
[05/04 17:22:13     69s] ### --------------------------------+----------------+----------------+----------------+
[05/04 17:22:13     69s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[05/04 17:22:13     69s] ### --------------------------------+----------------+----------------+----------------+
[05/04 17:22:13     69s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[05/04 17:22:13     69s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[05/04 17:22:13     69s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[05/04 17:22:13     69s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[05/04 17:22:13     69s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[05/04 17:22:13     69s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[05/04 17:22:13     69s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[05/04 17:22:13     69s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[05/04 17:22:13     69s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[05/04 17:22:13     69s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[05/04 17:22:13     69s] ###   Antenna Fixing                |        00:00:00|        00:00:00|             1.0|
[05/04 17:22:13     69s] ###   Entire Command                |        00:00:02|        00:00:02|             1.0|
[05/04 17:22:13     69s] ### --------------------------------+----------------+----------------+----------------+
[05/04 17:22:13     69s] ### 
[05/04 17:23:01     73s] <CMD> setAnalysisMode -analysisType onChipVariation -cppr both
[05/04 17:23:09     74s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[05/04 17:23:09     74s] <CMD> optDesign -postRoute
[05/04 17:23:09     74s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/04 17:23:09     74s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[05/04 17:23:09     74s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1198.0M
[05/04 17:23:09     74s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1198.0M
[05/04 17:23:09     74s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:1198.0M
[05/04 17:23:09     74s] Core basic site is gsclib090site
[05/04 17:23:09     74s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/04 17:23:09     74s] Mark StBox On SiteArr starts
[05/04 17:23:09     74s] Mark StBox On SiteArr ends
[05/04 17:23:09     74s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:0.010, REAL:0.009, MEM:1198.0M
[05/04 17:23:09     74s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.010, REAL:0.009, MEM:1198.0M
[05/04 17:23:09     74s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.010, REAL:0.009, MEM:1198.0M
[05/04 17:23:09     74s] #spOpts: mergeVia=F 
[05/04 17:23:09     74s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1198.0M
[05/04 17:23:09     74s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1198.0M
[05/04 17:23:09     74s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.010, REAL:0.008, MEM:1198.0M
[05/04 17:23:09     74s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.010, REAL:0.008, MEM:1198.0M
[05/04 17:23:09     74s] Switching SI Aware to true by default in postroute mode   
[05/04 17:23:09     74s] GigaOpt running with 1 threads.
[05/04 17:23:09     74s] Info: 1 threads available for lower-level modules during optimization.
[05/04 17:23:09     74s] OPERPROF: Starting DPlace-Init at level 1, MEM:1198.0M
[05/04 17:23:09     74s] #spOpts: mergeVia=F 
[05/04 17:23:09     74s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1198.0M
[05/04 17:23:09     74s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1198.0M
[05/04 17:23:09     74s] OPERPROF:       Starting CMU at level 4, MEM:1198.0M
[05/04 17:23:09     74s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1198.0M
[05/04 17:23:09     74s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.010, REAL:0.009, MEM:1198.0M
[05/04 17:23:09     74s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.010, REAL:0.009, MEM:1198.0M
[05/04 17:23:09     74s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1198.0MB).
[05/04 17:23:09     74s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:1198.0M
[05/04 17:23:09     74s] 
[05/04 17:23:09     74s] Creating Lib Analyzer ...
[05/04 17:23:09     74s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[05/04 17:23:09     74s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX2 CLKINVX2 INVX3 CLKINVX3 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[05/04 17:23:09     74s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/04 17:23:09     74s] 
[05/04 17:23:10     74s] Creating Lib Analyzer, finished. 
[05/04 17:23:10     74s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 975.6M, totSessionCpu=0:01:15 **
[05/04 17:23:10     74s] #Created 488 library cell signatures
[05/04 17:23:10     74s] #Created 58 NETS and 0 SPECIALNETS signatures
[05/04 17:23:10     74s] #Created 28 instance signatures
[05/04 17:23:10     74s] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 975.77 (MB), peak = 1055.20 (MB)
[05/04 17:23:10     74s] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 975.78 (MB), peak = 1055.20 (MB)
[05/04 17:23:10     74s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1204.1M
[05/04 17:23:10     74s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1204.1M
[05/04 17:23:10     74s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.010, REAL:0.008, MEM:1204.1M
[05/04 17:23:10     74s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.010, REAL:0.008, MEM:1204.1M
[05/04 17:23:10     74s] Begin checking placement ... (start mem=1204.1M, init mem=1204.1M)
[05/04 17:23:10     74s] *info: Placed = 28            
[05/04 17:23:10     74s] *info: Unplaced = 0           
[05/04 17:23:10     74s] Placement Density:69.43%(279/401)
[05/04 17:23:10     74s] Placement Density (including fixed std cells):69.43%(279/401)
[05/04 17:23:10     74s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1204.1M)
[05/04 17:23:10     74s]  Initial DC engine is -> aae
[05/04 17:23:10     74s]  
[05/04 17:23:10     74s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[05/04 17:23:10     74s]  
[05/04 17:23:10     74s]  
[05/04 17:23:10     74s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[05/04 17:23:10     74s]  
[05/04 17:23:10     74s] Reset EOS DB
[05/04 17:23:10     74s] Ignoring AAE DB Resetting ...
[05/04 17:23:10     74s]  Set Options for AAE Based Opt flow 
[05/04 17:23:10     74s] *** optDesign -postRoute ***
[05/04 17:23:10     74s] DRC Margin: user margin 0.0; extra margin 0
[05/04 17:23:10     74s] Setup Target Slack: user slack 0
[05/04 17:23:10     74s] Hold Target Slack: user slack 0
[05/04 17:23:10     74s] Opt: RC extraction mode changed to 'detail'
[05/04 17:23:10     74s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[05/04 17:23:10     74s] Type 'man IMPOPT-3195' for more detail.
[05/04 17:23:10     74s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1204.1M
[05/04 17:23:10     74s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1204.1M
[05/04 17:23:10     74s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:1204.1M
[05/04 17:23:10     74s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:0.010, REAL:0.008, MEM:1204.1M
[05/04 17:23:10     74s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.010, REAL:0.009, MEM:1204.1M
[05/04 17:23:10     74s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.010, REAL:0.009, MEM:1204.1M
[05/04 17:23:10     74s] Deleting Cell Server ...
[05/04 17:23:10     74s] Deleting Lib Analyzer.
[05/04 17:23:10     74s] Multi-VT timing optimization disabled based on library information.
[05/04 17:23:10     74s] Creating Cell Server ...(0, 0, 0, 0)
[05/04 17:23:10     74s] Summary for sequential cells identification: 
[05/04 17:23:10     74s]   Identified SBFF number: 112
[05/04 17:23:10     74s]   Identified MBFF number: 0
[05/04 17:23:10     74s]   Identified SB Latch number: 0
[05/04 17:23:10     74s]   Identified MB Latch number: 0
[05/04 17:23:10     74s]   Not identified SBFF number: 8
[05/04 17:23:10     74s]   Not identified MBFF number: 0
[05/04 17:23:10     74s]   Not identified SB Latch number: 0
[05/04 17:23:10     74s]   Not identified MB Latch number: 0
[05/04 17:23:10     74s]   Number of sequential cells which are not FFs: 32
[05/04 17:23:10     74s] Creating Cell Server, finished. 
[05/04 17:23:10     74s] 
[05/04 17:23:10     74s]  Visiting view : Worst
[05/04 17:23:10     74s]    : PowerDomain = none : Weighted F : unweighted  = 35.80 (1.000)
[05/04 17:23:10     74s]  Visiting view : Worst
[05/04 17:23:10     74s]    : PowerDomain = none : Weighted F : unweighted  = 35.80 (1.000)
[05/04 17:23:10     74s]  Setting StdDelay to 35.80
[05/04 17:23:10     74s] Deleting Cell Server ...
[05/04 17:23:10     74s] Include MVT Delays for Hold Opt
[05/04 17:23:10     74s] ** INFO : this run is activating 'postRoute' automaton
[05/04 17:23:10     74s] Extraction called for design 'Array' of instances=28 and nets=58 using extraction engine 'postRoute' at effort level 'low' .
[05/04 17:23:10     74s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/04 17:23:10     74s] Type 'man IMPEXT-3530' for more detail.
[05/04 17:23:10     74s] PostRoute (effortLevel low) RC Extraction called for design Array.
[05/04 17:23:10     74s] RC Extraction called in multi-corner(1) mode.
[05/04 17:23:10     74s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/04 17:23:10     74s] Type 'man IMPEXT-6197' for more detail.
[05/04 17:23:10     74s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[05/04 17:23:10     74s] * Layer Id             : 1 - M1
[05/04 17:23:10     74s]       Thickness        : 0.3
[05/04 17:23:10     74s]       Min Width        : 0.12
[05/04 17:23:10     74s]       Layer Dielectric : 4.1
[05/04 17:23:10     74s] * Layer Id             : 2 - M2
[05/04 17:23:10     74s]       Thickness        : 0.36
[05/04 17:23:10     74s]       Min Width        : 0.14
[05/04 17:23:10     74s]       Layer Dielectric : 4.1
[05/04 17:23:10     74s] * Layer Id             : 3 - M3
[05/04 17:23:10     74s]       Thickness        : 0.36
[05/04 17:23:10     74s]       Min Width        : 0.14
[05/04 17:23:10     74s]       Layer Dielectric : 4.1
[05/04 17:23:10     74s] * Layer Id             : 4 - M4
[05/04 17:23:10     74s]       Thickness        : 0.36
[05/04 17:23:10     74s]       Min Width        : 0.14
[05/04 17:23:10     74s]       Layer Dielectric : 4.1
[05/04 17:23:10     74s] * Layer Id             : 5 - M5
[05/04 17:23:10     74s]       Thickness        : 0.36
[05/04 17:23:10     74s]       Min Width        : 0.14
[05/04 17:23:10     74s]       Layer Dielectric : 4.1
[05/04 17:23:10     74s] * Layer Id             : 6 - M6
[05/04 17:23:10     74s]       Thickness        : 0.36
[05/04 17:23:10     74s]       Min Width        : 0.14
[05/04 17:23:10     74s]       Layer Dielectric : 4.1
[05/04 17:23:10     74s] * Layer Id             : 7 - M7
[05/04 17:23:10     74s]       Thickness        : 0.36
[05/04 17:23:10     74s]       Min Width        : 0.14
[05/04 17:23:10     74s]       Layer Dielectric : 4.1
[05/04 17:23:10     74s] * Layer Id             : 8 - M8
[05/04 17:23:10     74s]       Thickness        : 1
[05/04 17:23:10     74s]       Min Width        : 0.44
[05/04 17:23:10     74s]       Layer Dielectric : 4.1
[05/04 17:23:10     74s] * Layer Id             : 9 - M9
[05/04 17:23:10     74s]       Thickness        : 1
[05/04 17:23:10     74s]       Min Width        : 0.44
[05/04 17:23:10     74s]       Layer Dielectric : 4.1
[05/04 17:23:10     74s] extractDetailRC Option : -outfile /tmp/innovus_temp_15015_cadence_root_pnugKE/Array_15015_NcFbGU.rcdb.d  -basic
[05/04 17:23:10     74s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[05/04 17:23:10     74s]       RC Corner Indexes            0   
[05/04 17:23:10     74s] Capacitance Scaling Factor   : 1.00000 
[05/04 17:23:10     74s] Coupling Cap. Scaling Factor : 1.00000 
[05/04 17:23:10     74s] Resistance Scaling Factor    : 1.00000 
[05/04 17:23:10     74s] Clock Cap. Scaling Factor    : 1.00000 
[05/04 17:23:10     74s] Clock Res. Scaling Factor    : 1.00000 
[05/04 17:23:10     74s] Shrink Factor                : 1.00000
[05/04 17:23:10     74s] Initializing multi-corner resistance tables ...
[05/04 17:23:10     74s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1204.1M)
[05/04 17:23:10     74s] Creating parasitic data file '/tmp/innovus_temp_15015_cadence_root_pnugKE/Array_15015_NcFbGU.rcdb.d' for storing RC.
[05/04 17:23:10     74s] Extracted 10.5085% (CPU Time= 0:00:00.0  MEM= 1238.1M)
[05/04 17:23:10     74s] Extracted 20.678% (CPU Time= 0:00:00.0  MEM= 1266.1M)
[05/04 17:23:10     74s] Extracted 30.5085% (CPU Time= 0:00:00.0  MEM= 1266.1M)
[05/04 17:23:10     74s] Extracted 40.678% (CPU Time= 0:00:00.0  MEM= 1266.1M)
[05/04 17:23:10     74s] Extracted 50.5085% (CPU Time= 0:00:00.0  MEM= 1266.1M)
[05/04 17:23:10     74s] Extracted 60.678% (CPU Time= 0:00:00.0  MEM= 1266.1M)
[05/04 17:23:10     74s] Extracted 70.5085% (CPU Time= 0:00:00.0  MEM= 1266.1M)
[05/04 17:23:10     74s] Extracted 80.678% (CPU Time= 0:00:00.0  MEM= 1266.1M)
[05/04 17:23:10     74s] Extracted 90.5085% (CPU Time= 0:00:00.0  MEM= 1266.1M)
[05/04 17:23:10     74s] Extracted 100% (CPU Time= 0:00:00.0  MEM= 1266.1M)
[05/04 17:23:10     74s] Number of Extracted Resistors     : 512
[05/04 17:23:10     74s] Number of Extracted Ground Cap.   : 534
[05/04 17:23:10     74s] Number of Extracted Coupling Cap. : 932
[05/04 17:23:10     74s] Opening parasitic data file '/tmp/innovus_temp_15015_cadence_root_pnugKE/Array_15015_NcFbGU.rcdb.d' for reading.
[05/04 17:23:10     74s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[05/04 17:23:10     74s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1228.1M)
[05/04 17:23:10     74s] Creating parasitic data file '/tmp/innovus_temp_15015_cadence_root_pnugKE/Array_15015_NcFbGU.rcdb_Filter.rcdb.d' for storing RC.
[05/04 17:23:10     74s] Closing parasitic data file '/tmp/innovus_temp_15015_cadence_root_pnugKE/Array_15015_NcFbGU.rcdb.d'. 48 times net's RC data read were performed.
[05/04 17:23:10     74s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1232.062M)
[05/04 17:23:10     74s] Opening parasitic data file '/tmp/innovus_temp_15015_cadence_root_pnugKE/Array_15015_NcFbGU.rcdb.d' for reading.
[05/04 17:23:10     74s] processing rcdb (/tmp/innovus_temp_15015_cadence_root_pnugKE/Array_15015_NcFbGU.rcdb.d) for hinst (top) of cell (Array);
[05/04 17:23:10     74s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1232.062M)
[05/04 17:23:10     74s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1232.062M)
[05/04 17:23:10     74s] Opening parasitic data file '/tmp/innovus_temp_15015_cadence_root_pnugKE/Array_15015_NcFbGU.rcdb.d' for reading.
[05/04 17:23:10     74s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1232.1M)
[05/04 17:23:10     74s] Initializing multi-corner resistance tables ...
[05/04 17:23:10     74s] Unfixed 0 ViaPillar Nets
[05/04 17:23:10     75s] End AAE Lib Interpolated Model. (MEM=1232.06 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/04 17:23:10     75s] **INFO: Starting Blocking QThread with 1 CPU
[05/04 17:23:10     75s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[05/04 17:23:10     75s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.1M
[05/04 17:23:10     75s] #################################################################################
[05/04 17:23:10     75s] # Design Stage: PostRoute
[05/04 17:23:10     75s] # Design Name: Array
[05/04 17:23:10     75s] # Design Mode: 90nm
[05/04 17:23:10     75s] # Analysis Mode: MMMC OCV 
[05/04 17:23:10     75s] # Parasitics Mode: SPEF/RCDB
[05/04 17:23:10     75s] # Signoff Settings: SI Off 
[05/04 17:23:10     75s] #################################################################################
[05/04 17:23:10     75s] AAE_INFO: 1 threads acquired from CTE.
[05/04 17:23:10     75s] Calculate late delays in OCV mode...
[05/04 17:23:10     75s] Calculate early delays in OCV mode...
[05/04 17:23:10     75s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[05/04 17:23:10     75s] Start delay calculation (fullDC) (1 T). (MEM=0)
[05/04 17:23:10     75s] End AAE Lib Interpolated Model. (MEM=14.1992 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/04 17:23:10     75s] Total number of fetched objects 48
[05/04 17:23:10     75s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/04 17:23:10     75s] End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
[05/04 17:23:10     75s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
[05/04 17:23:10     75s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 0.0M) ***
[05/04 17:23:10     75s] *** Done Building Timing Graph (cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:00:00.0 mem=0.0M)
[05/04 17:23:10     75s] Done building cte hold timing graph (HoldAware) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:00:00.0 mem=0.0M ***
[05/04 17:23:10     75s] *** QThread HoldInit [finish] : cpu/real = 0:00:00.1/0:00:00.0 (0.0), mem = 0.0M
[05/04 17:23:10     75s]  
_______________________________________________________________________
[05/04 17:23:10     75s] Starting SI iteration 1 using Infinite Timing Windows
[05/04 17:23:10     75s] Begin IPO call back ...
[05/04 17:23:10     75s] End IPO call back ...
[05/04 17:23:11     75s] #################################################################################
[05/04 17:23:11     75s] # Design Stage: PostRoute
[05/04 17:23:11     75s] # Design Name: Array
[05/04 17:23:11     75s] # Design Mode: 90nm
[05/04 17:23:11     75s] # Analysis Mode: MMMC OCV 
[05/04 17:23:11     75s] # Parasitics Mode: SPEF/RCDB
[05/04 17:23:11     75s] # Signoff Settings: SI On 
[05/04 17:23:11     75s] #################################################################################
[05/04 17:23:11     75s] AAE_INFO: 1 threads acquired from CTE.
[05/04 17:23:11     75s] Setting infinite Tws ...
[05/04 17:23:11     75s] First Iteration Infinite Tw... 
[05/04 17:23:11     75s] Calculate early delays in OCV mode...
[05/04 17:23:11     75s] Calculate late delays in OCV mode...
[05/04 17:23:11     75s] Topological Sorting (REAL = 0:00:00.0, MEM = 1230.1M, InitMEM = 1230.1M)
[05/04 17:23:11     75s] Start delay calculation (fullDC) (1 T). (MEM=1230.06)
[05/04 17:23:11     75s] End AAE Lib Interpolated Model. (MEM=1246.22 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/04 17:23:11     75s] Total number of fetched objects 48
[05/04 17:23:11     75s] AAE_INFO-618: Total number of nets in the design is 58,  79.3 percent of the nets selected for SI analysis
[05/04 17:23:11     75s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/04 17:23:11     75s] End delay calculation. (MEM=1273.44 CPU=0:00:00.0 REAL=0:00:00.0)
[05/04 17:23:11     75s] End delay calculation (fullDC). (MEM=1273.44 CPU=0:00:00.1 REAL=0:00:00.0)
[05/04 17:23:11     75s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1273.4M) ***
[05/04 17:23:11     75s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1273.4M)
[05/04 17:23:11     75s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/04 17:23:11     75s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1273.4M)
[05/04 17:23:11     75s] 
[05/04 17:23:11     75s] Executing IPO callback for view pruning ..
[05/04 17:23:11     75s] Starting SI iteration 2
[05/04 17:23:11     75s] AAE_INFO: 1 threads acquired from CTE.
[05/04 17:23:11     75s] Calculate early delays in OCV mode...
[05/04 17:23:11     75s] Calculate late delays in OCV mode...
[05/04 17:23:11     75s] Start delay calculation (fullDC) (1 T). (MEM=1273.42)
[05/04 17:23:11     75s] End AAE Lib Interpolated Model. (MEM=1273.42 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/04 17:23:11     75s] Glitch Analysis: View Worst -- Total Number of Nets Skipped = 0. 
[05/04 17:23:11     75s] Glitch Analysis: View Worst -- Total Number of Nets Analyzed = 48. 
[05/04 17:23:11     75s] Total number of fetched objects 48
[05/04 17:23:11     75s] AAE_INFO-618: Total number of nets in the design is 58,  0.0 percent of the nets selected for SI analysis
[05/04 17:23:11     75s] End delay calculation. (MEM=1273.42 CPU=0:00:00.0 REAL=0:00:00.0)
[05/04 17:23:11     75s] End delay calculation (fullDC). (MEM=1273.42 CPU=0:00:00.0 REAL=0:00:00.0)
[05/04 17:23:11     75s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1273.4M) ***
[05/04 17:23:11     75s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:01:15 mem=1273.4M)
[05/04 17:23:11     75s] End AAE Lib Interpolated Model. (MEM=1273.42 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/04 17:23:11     75s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1273.4M
[05/04 17:23:11     75s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1273.4M
[05/04 17:23:11     75s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.010, REAL:0.009, MEM:1273.4M
[05/04 17:23:11     75s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.010, REAL:0.009, MEM:1273.4M
[05/04 17:23:11     75s] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 Worst 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.434%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 997.7M, totSessionCpu=0:01:15 **
[05/04 17:23:11     75s] Setting latch borrow mode to budget during optimization.
[05/04 17:23:11     75s] Glitch fixing enabled
[05/04 17:23:11     75s] **INFO: Start fixing DRV (Mem = 1262.95M) ...
[05/04 17:23:11     75s] Begin: GigaOpt DRV Optimization
[05/04 17:23:11     75s] Glitch fixing enabled
[05/04 17:23:11     75s] End AAE Lib Interpolated Model. (MEM=1262.95 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/04 17:23:11     75s] PhyDesignGrid: maxLocalDensity 0.96
[05/04 17:23:11     75s] ### Creating PhyDesignMc. totSessionCpu=0:01:15 mem=1262.9M
[05/04 17:23:11     75s] OPERPROF: Starting DPlace-Init at level 1, MEM:1262.9M
[05/04 17:23:11     75s] #spOpts: mergeVia=F 
[05/04 17:23:11     75s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1262.9M
[05/04 17:23:11     75s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1262.9M
[05/04 17:23:11     75s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.010, REAL:0.008, MEM:1262.9M
[05/04 17:23:11     75s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.010, REAL:0.008, MEM:1262.9M
[05/04 17:23:11     75s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1262.9MB).
[05/04 17:23:11     75s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:1262.9M
[05/04 17:23:11     75s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:15 mem=1262.9M
[05/04 17:23:11     75s] ### Creating LA Mngr. totSessionCpu=0:01:15 mem=1262.9M
[05/04 17:23:11     75s] ### Creating LA Mngr, finished. totSessionCpu=0:01:16 mem=1287.0M
[05/04 17:23:11     75s] ### Creating LA Mngr. totSessionCpu=0:01:16 mem=1427.6M
[05/04 17:23:11     75s] ### Creating LA Mngr, finished. totSessionCpu=0:01:16 mem=1427.6M
[05/04 17:23:11     75s] 
[05/04 17:23:11     75s] Creating Lib Analyzer ...
[05/04 17:23:11     76s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[05/04 17:23:11     76s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX2 CLKINVX2 INVX3 CLKINVX3 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[05/04 17:23:11     76s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/04 17:23:11     76s] 
[05/04 17:23:12     76s] Creating Lib Analyzer, finished. 
[05/04 17:23:13     77s] DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
[05/04 17:23:13     77s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/04 17:23:13     77s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[05/04 17:23:13     77s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/04 17:23:13     77s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/04 17:23:13     77s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/04 17:23:13     77s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/04 17:23:13     77s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0|  69.43|          |         |
[05/04 17:23:13     77s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/04 17:23:13     77s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0|  69.43| 0:00:00.0|  1503.9M|
[05/04 17:23:13     77s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/04 17:23:13     77s] **** Begin NDR-Layer Usage Statistics ****
[05/04 17:23:13     77s] 0 Ndr or Layer constraints added by optimization 
[05/04 17:23:13     77s] **** End NDR-Layer Usage Statistics ****
[05/04 17:23:13     77s] 
[05/04 17:23:13     77s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1503.9M) ***
[05/04 17:23:13     77s] 
[05/04 17:23:13     77s] Begin: glitch net info
[05/04 17:23:13     77s] glitch slack range: number of glitch nets
[05/04 17:23:13     77s] glitch slack < -0.32 : 0
[05/04 17:23:13     77s] -0.32 < glitch slack < -0.28 : 0
[05/04 17:23:13     77s] -0.28 < glitch slack < -0.24 : 0
[05/04 17:23:13     77s] -0.24 < glitch slack < -0.2 : 0
[05/04 17:23:13     77s] -0.2 < glitch slack < -0.16 : 0
[05/04 17:23:13     77s] -0.16 < glitch slack < -0.12 : 0
[05/04 17:23:13     77s] -0.12 < glitch slack < -0.08 : 0
[05/04 17:23:13     77s] -0.08 < glitch slack < -0.04 : 0
[05/04 17:23:13     77s] -0.04 < glitch slack : 0
[05/04 17:23:13     77s] End: glitch net info
[05/04 17:23:13     77s] drv optimizer changes nothing and skips refinePlace
[05/04 17:23:13     77s] End: GigaOpt DRV Optimization
[05/04 17:23:13     77s] **optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 1078.1M, totSessionCpu=0:01:17 **
[05/04 17:23:13     77s] *info:
[05/04 17:23:13     77s] **INFO: Completed fixing DRV (CPU Time = 0:00:02, Mem = 1353.48M).
[05/04 17:23:13     77s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1353.5M
[05/04 17:23:13     77s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1353.5M
[05/04 17:23:13     77s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.000, REAL:0.008, MEM:1353.5M
[05/04 17:23:13     77s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.000, REAL:0.009, MEM:1353.5M
[05/04 17:23:13     77s] 
------------------------------------------------------------
     SI Timing Summary (cpu=0.03min real=0.03min mem=1353.5M)                             
------------------------------------------------------------

Setup views included:
 Worst 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|   N/A   |
|           TNS (ns):|   N/A   |
|    Violating Paths:|   N/A   |
|          All Paths:|   N/A   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.434%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 1078.1M, totSessionCpu=0:01:17 **
[05/04 17:23:13     77s]   DRV Snapshot: (REF)
[05/04 17:23:13     77s]          Tran DRV: 0
[05/04 17:23:13     77s]           Cap DRV: 0
[05/04 17:23:13     77s]        Fanout DRV: 0
[05/04 17:23:13     77s]            Glitch: 0
[05/04 17:23:13     77s] *** Check timing (0:00:00.0)
[05/04 17:23:13     77s] Deleting Lib Analyzer.
[05/04 17:23:13     77s] Begin: GigaOpt Optimization in WNS mode
[05/04 17:23:13     77s] End AAE Lib Interpolated Model. (MEM=1344.95 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/04 17:23:13     77s] PhyDesignGrid: maxLocalDensity 0.96
[05/04 17:23:13     77s] ### Creating PhyDesignMc. totSessionCpu=0:01:17 mem=1345.0M
[05/04 17:23:13     77s] OPERPROF: Starting DPlace-Init at level 1, MEM:1345.0M
[05/04 17:23:13     77s] #spOpts: mergeVia=F 
[05/04 17:23:13     77s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1345.0M
[05/04 17:23:13     77s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1345.0M
[05/04 17:23:13     77s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.000, REAL:0.008, MEM:1345.0M
[05/04 17:23:13     77s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.000, REAL:0.008, MEM:1345.0M
[05/04 17:23:13     77s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1345.0MB).
[05/04 17:23:13     77s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:1345.0M
[05/04 17:23:13     77s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:17 mem=1345.0M
[05/04 17:23:13     77s] ### Creating LA Mngr. totSessionCpu=0:01:17 mem=1345.0M
[05/04 17:23:13     77s] ### Creating LA Mngr, finished. totSessionCpu=0:01:17 mem=1345.0M
[05/04 17:23:13     77s] 
[05/04 17:23:13     77s] Creating Lib Analyzer ...
[05/04 17:23:13     77s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[05/04 17:23:13     77s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX2 CLKINVX2 INVX3 CLKINVX3 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[05/04 17:23:13     77s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/04 17:23:13     77s] 
[05/04 17:23:13     77s] Creating Lib Analyzer, finished. 
[05/04 17:23:16     80s] *info: 2 special nets excluded.
[05/04 17:23:16     80s] *info: 10 no-driver nets excluded.
[05/04 17:23:17     81s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 69.43
[05/04 17:23:17     81s] **** Begin NDR-Layer Usage Statistics ****
[05/04 17:23:17     81s] 0 Ndr or Layer constraints added by optimization 
[05/04 17:23:17     81s] **** End NDR-Layer Usage Statistics ****
[05/04 17:23:17     81s] 
[05/04 17:23:17     81s] *** Finish Post Route Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1440.3M) ***
[05/04 17:23:17     81s] Enhanced MH flow has been turned off for floorplan mode.
[05/04 17:23:17     81s] OPERPROF: Starting DPlace-Init at level 1, MEM:1421.3M
[05/04 17:23:17     81s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1421.3M
[05/04 17:23:17     81s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1421.3M
[05/04 17:23:17     81s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.010, REAL:0.008, MEM:1421.3M
[05/04 17:23:17     81s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.010, REAL:0.008, MEM:1421.3M
[05/04 17:23:17     81s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1421.3MB).
[05/04 17:23:17     81s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:1421.3M
[05/04 17:23:17     81s] OPERPROF: Starting RefinePlace at level 1, MEM:1421.3M
[05/04 17:23:17     81s] *** Starting refinePlace (0:01:22 mem=1421.3M) ***
[05/04 17:23:17     81s] Total net bbox length = 6.817e+02 (4.282e+02 2.535e+02) (ext = 3.186e+02)
[05/04 17:23:17     81s] Starting refinePlace ...
[05/04 17:23:17     81s] default core: bins with density >  0.75 =    0 % ( 0 / 2 )
[05/04 17:23:17     81s] Density distribution unevenness ratio = 0.000%
[05/04 17:23:17     81s]   Spread Effort: high, post-route mode, useDDP on.
[05/04 17:23:17     81s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1421.3MB) @(0:01:22 - 0:01:22).
[05/04 17:23:17     81s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/04 17:23:17     81s] wireLenOptFixPriorityInst 0 inst fixed
[05/04 17:23:17     81s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/04 17:23:17     81s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1421.3MB) @(0:01:22 - 0:01:22).
[05/04 17:23:17     81s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/04 17:23:17     81s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1421.3MB
[05/04 17:23:17     81s] Statistics of distance of Instance movement in refine placement:
[05/04 17:23:17     81s]   maximum (X+Y) =         0.00 um
[05/04 17:23:17     81s]   mean    (X+Y) =         0.00 um
[05/04 17:23:17     81s] Summary Report:
[05/04 17:23:17     81s] Instances move: 0 (out of 28 movable)
[05/04 17:23:17     81s] Instances flipped: 0
[05/04 17:23:17     81s] Mean displacement: 0.00 um
[05/04 17:23:17     81s] Max displacement: 0.00 um 
[05/04 17:23:17     81s] Total instances moved : 0
[05/04 17:23:17     81s] Total net bbox length = 6.817e+02 (4.282e+02 2.535e+02) (ext = 3.186e+02)
[05/04 17:23:17     81s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1421.3MB
[05/04 17:23:17     81s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1421.3MB) @(0:01:22 - 0:01:22).
[05/04 17:23:17     81s] *** Finished refinePlace (0:01:22 mem=1421.3M) ***
[05/04 17:23:17     81s] OPERPROF: Finished RefinePlace at level 1, CPU:0.000, REAL:0.002, MEM:1421.3M
[05/04 17:23:17     81s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1421.3M
[05/04 17:23:17     81s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1421.3M
[05/04 17:23:17     81s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.010, REAL:0.008, MEM:1421.3M
[05/04 17:23:17     81s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.010, REAL:0.008, MEM:1421.3M
[05/04 17:23:17     81s] default core: bins with density >  0.75 =    0 % ( 0 / 2 )
[05/04 17:23:17     81s] Density distribution unevenness ratio = 0.000%
[05/04 17:23:17     81s] End: GigaOpt Optimization in WNS mode
[05/04 17:23:17     81s] Deleting Lib Analyzer.
[05/04 17:23:17     81s] Begin: GigaOpt Optimization in TNS mode
[05/04 17:23:17     81s] End AAE Lib Interpolated Model. (MEM=1289.4 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/04 17:23:17     81s] PhyDesignGrid: maxLocalDensity 0.96
[05/04 17:23:17     81s] ### Creating PhyDesignMc. totSessionCpu=0:01:22 mem=1289.4M
[05/04 17:23:17     81s] OPERPROF: Starting DPlace-Init at level 1, MEM:1289.4M
[05/04 17:23:17     81s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1289.4M
[05/04 17:23:17     81s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1289.4M
[05/04 17:23:17     81s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.010, REAL:0.008, MEM:1289.4M
[05/04 17:23:17     81s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.010, REAL:0.008, MEM:1289.4M
[05/04 17:23:17     81s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1289.4MB).
[05/04 17:23:17     81s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:1289.4M
[05/04 17:23:17     81s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:22 mem=1289.4M
[05/04 17:23:17     81s] ### Creating LA Mngr. totSessionCpu=0:01:22 mem=1289.4M
[05/04 17:23:17     81s] ### Creating LA Mngr, finished. totSessionCpu=0:01:22 mem=1289.4M
[05/04 17:23:17     81s] 
[05/04 17:23:17     81s] Creating Lib Analyzer ...
[05/04 17:23:17     81s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[05/04 17:23:17     81s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX2 CLKINVX2 INVX3 CLKINVX3 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[05/04 17:23:17     81s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/04 17:23:17     81s] 
[05/04 17:23:17     82s] Creating Lib Analyzer, finished. 
[05/04 17:23:20     84s] *info: 2 special nets excluded.
[05/04 17:23:20     84s] *info: 10 no-driver nets excluded.
[05/04 17:23:21     85s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 69.43
[05/04 17:23:21     85s] Optimizer TNS Opt
[05/04 17:23:21     85s] 
[05/04 17:23:21     85s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=1442.0M) ***
[05/04 17:23:21     85s] **** Begin NDR-Layer Usage Statistics ****
[05/04 17:23:21     85s] 0 Ndr or Layer constraints added by optimization 
[05/04 17:23:21     85s] **** End NDR-Layer Usage Statistics ****
[05/04 17:23:21     85s] 
[05/04 17:23:21     85s] *** Finish Post Route Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1442.0M) ***
[05/04 17:23:21     85s] Enhanced MH flow has been turned off for floorplan mode.
[05/04 17:23:21     85s] OPERPROF: Starting DPlace-Init at level 1, MEM:1422.9M
[05/04 17:23:21     85s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1422.9M
[05/04 17:23:21     85s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1422.9M
[05/04 17:23:21     85s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.010, REAL:0.009, MEM:1422.9M
[05/04 17:23:21     85s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.010, REAL:0.009, MEM:1422.9M
[05/04 17:23:21     85s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1422.9MB).
[05/04 17:23:21     85s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:1422.9M
[05/04 17:23:21     85s] OPERPROF: Starting RefinePlace at level 1, MEM:1422.9M
[05/04 17:23:21     85s] *** Starting refinePlace (0:01:26 mem=1422.9M) ***
[05/04 17:23:21     85s] Total net bbox length = 6.817e+02 (4.282e+02 2.535e+02) (ext = 3.186e+02)
[05/04 17:23:21     85s] Starting refinePlace ...
[05/04 17:23:21     85s] default core: bins with density >  0.75 =    0 % ( 0 / 2 )
[05/04 17:23:21     85s] Density distribution unevenness ratio = 0.000%
[05/04 17:23:21     85s]   Spread Effort: high, post-route mode, useDDP on.
[05/04 17:23:21     85s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1422.9MB) @(0:01:26 - 0:01:26).
[05/04 17:23:21     85s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/04 17:23:21     85s] wireLenOptFixPriorityInst 0 inst fixed
[05/04 17:23:21     85s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/04 17:23:21     85s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1422.9MB) @(0:01:26 - 0:01:26).
[05/04 17:23:21     85s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/04 17:23:21     85s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1422.9MB
[05/04 17:23:21     85s] Statistics of distance of Instance movement in refine placement:
[05/04 17:23:21     85s]   maximum (X+Y) =         0.00 um
[05/04 17:23:21     85s]   mean    (X+Y) =         0.00 um
[05/04 17:23:21     85s] Summary Report:
[05/04 17:23:21     85s] Instances move: 0 (out of 28 movable)
[05/04 17:23:21     85s] Instances flipped: 0
[05/04 17:23:21     85s] Mean displacement: 0.00 um
[05/04 17:23:21     85s] Max displacement: 0.00 um 
[05/04 17:23:21     85s] Total instances moved : 0
[05/04 17:23:21     85s] Total net bbox length = 6.817e+02 (4.282e+02 2.535e+02) (ext = 3.186e+02)
[05/04 17:23:21     85s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1422.9MB
[05/04 17:23:21     85s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1422.9MB) @(0:01:26 - 0:01:26).
[05/04 17:23:21     85s] *** Finished refinePlace (0:01:26 mem=1422.9M) ***
[05/04 17:23:21     85s] OPERPROF: Finished RefinePlace at level 1, CPU:0.000, REAL:0.002, MEM:1422.9M
[05/04 17:23:21     85s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1422.9M
[05/04 17:23:21     85s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1422.9M
[05/04 17:23:21     85s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.010, REAL:0.008, MEM:1422.9M
[05/04 17:23:21     85s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.010, REAL:0.008, MEM:1422.9M
[05/04 17:23:21     85s] default core: bins with density >  0.75 =    0 % ( 0 / 2 )
[05/04 17:23:21     85s] Density distribution unevenness ratio = 0.000%
[05/04 17:23:21     85s] End: GigaOpt Optimization in TNS mode
[05/04 17:23:21     85s]   Timing Snapshot: (REF)
[05/04 17:23:21     85s]      Weighted WNS: -922337203685477.625
[05/04 17:23:21     85s]       All  PG WNS: 0.000
[05/04 17:23:21     85s]       High PG WNS: 0.000
[05/04 17:23:21     85s]       All  PG TNS: 0.000
[05/04 17:23:21     85s]       High PG TNS: 0.000
[05/04 17:23:21     85s]    Category Slack: { }
[05/04 17:23:21     85s] 
[05/04 17:23:21     85s] Running postRoute recovery in preEcoRoute mode
[05/04 17:23:21     85s] **optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 1080.7M, totSessionCpu=0:01:26 **
[05/04 17:23:21     85s]   DRV Snapshot: (TGT)
[05/04 17:23:21     85s]          Tran DRV: 0
[05/04 17:23:21     85s]           Cap DRV: 0
[05/04 17:23:21     85s]        Fanout DRV: 0
[05/04 17:23:21     85s]            Glitch: 0
[05/04 17:23:21     85s] Checking DRV degradation...
[05/04 17:23:21     85s] 
[05/04 17:23:21     85s] Recovery Manager:
[05/04 17:23:21     85s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[05/04 17:23:21     85s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[05/04 17:23:21     85s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[05/04 17:23:21     85s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[05/04 17:23:21     85s] 
[05/04 17:23:21     85s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[05/04 17:23:21     85s] *** Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1306.40M, totSessionCpu=0:01:26).
[05/04 17:23:21     85s] **optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 1080.8M, totSessionCpu=0:01:26 **
[05/04 17:23:21     85s] 
[05/04 17:23:21     85s]   Timing/DRV Snapshot: (REF)
[05/04 17:23:21     85s]      Weighted WNS: -922337203685477.625
[05/04 17:23:21     85s]       All  PG WNS: 0.000
[05/04 17:23:21     85s]       High PG WNS: 0.000
[05/04 17:23:21     85s]       All  PG TNS: 0.000
[05/04 17:23:21     85s]       High PG TNS: 0.000
[05/04 17:23:21     85s]          Tran DRV: 0
[05/04 17:23:21     85s]           Cap DRV: 0
[05/04 17:23:21     85s]        Fanout DRV: 0
[05/04 17:23:21     85s]            Glitch: 0
[05/04 17:23:21     85s]    Category Slack: { }
[05/04 17:23:21     85s] 
[05/04 17:23:21     85s] ### Creating LA Mngr. totSessionCpu=0:01:26 mem=1306.4M
[05/04 17:23:21     85s] ### Creating LA Mngr, finished. totSessionCpu=0:01:26 mem=1306.4M
[05/04 17:23:21     85s] Default Rule : ""
[05/04 17:23:21     85s] Non Default Rules : "LEFDefaultRouteSpec_gpdk090"
[05/04 17:23:21     85s] Worst Slack : 214748.365 ns
[05/04 17:23:21     85s] Total 0 nets layer assigned (0.0).
[05/04 17:23:21     85s] GigaOpt: setting up router preferences
[05/04 17:23:21     85s] GigaOpt: 0 nets assigned router directives
[05/04 17:23:21     85s] 
[05/04 17:23:21     85s] Start Assign Priority Nets ...
[05/04 17:23:21     85s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[05/04 17:23:21     85s] Existing Priority Nets 0 (0.0%)
[05/04 17:23:21     85s] Assigned Priority Nets 0 (0.0%)
[05/04 17:23:21     85s] ### Creating LA Mngr. totSessionCpu=0:01:26 mem=1363.6M
[05/04 17:23:21     85s] ### Creating LA Mngr, finished. totSessionCpu=0:01:26 mem=1363.6M
[05/04 17:23:21     85s] ### Creating LA Mngr. totSessionCpu=0:01:26 mem=1363.6M
[05/04 17:23:21     85s] ### Creating LA Mngr, finished. totSessionCpu=0:01:26 mem=1363.6M
[05/04 17:23:21     85s] Default Rule : ""
[05/04 17:23:21     85s] Non Default Rules : "LEFDefaultRouteSpec_gpdk090"
[05/04 17:23:21     85s] Worst Slack : 214748.365 ns
[05/04 17:23:21     85s] Total 0 nets layer assigned (0.1).
[05/04 17:23:21     85s] GigaOpt: setting up router preferences
[05/04 17:23:21     85s] GigaOpt: 0 nets assigned router directives
[05/04 17:23:21     85s] 
[05/04 17:23:21     85s] Start Assign Priority Nets ...
[05/04 17:23:21     85s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[05/04 17:23:21     85s] Existing Priority Nets 0 (0.0%)
[05/04 17:23:21     85s] Assigned Priority Nets 0 (0.0%)
[05/04 17:23:21     85s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1426.1M
[05/04 17:23:21     85s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1426.1M
[05/04 17:23:21     85s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.010, REAL:0.008, MEM:1426.1M
[05/04 17:23:21     85s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.010, REAL:0.009, MEM:1426.1M
[05/04 17:23:21     85s] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 Worst 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.434%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 1011.5M, totSessionCpu=0:01:26 **
[05/04 17:23:21     86s] -routeWithEco false                       # bool, default=false
[05/04 17:23:21     86s] -routeWithEco true                        # bool, default=false, user setting
[05/04 17:23:21     86s] -routeSelectedNetOnly false               # bool, default=false
[05/04 17:23:21     86s] -routeWithTimingDriven true               # bool, default=false, user setting
[05/04 17:23:21     86s] -routeWithTimingDriven false              # bool, default=false, user setting
[05/04 17:23:21     86s] -routeWithSiDriven false                  # bool, default=false, user setting
[05/04 17:23:21     86s] 
[05/04 17:23:21     86s] globalDetailRoute
[05/04 17:23:21     86s] 
[05/04 17:23:21     86s] #setNanoRouteMode -routeWithEco true
[05/04 17:23:21     86s] #setNanoRouteMode -routeWithSiDriven false
[05/04 17:23:21     86s] #setNanoRouteMode -routeWithTimingDriven false
[05/04 17:23:21     86s] #Start globalDetailRoute on Sat May  4 17:23:21 2019
[05/04 17:23:21     86s] #
[05/04 17:23:21     86s] Closing parasitic data file '/tmp/innovus_temp_15015_cadence_root_pnugKE/Array_15015_NcFbGU.rcdb.d'. 96 times net's RC data read were performed.
[05/04 17:23:21     86s] ### Net info: total nets: 58
[05/04 17:23:21     86s] ### Net info: dirty nets: 0
[05/04 17:23:21     86s] ### Net info: marked as disconnected nets: 0
[05/04 17:23:21     86s] ### Net info: fully routed nets: 48
[05/04 17:23:21     86s] ### Net info: trivial (single pin) nets: 0
[05/04 17:23:21     86s] ### Net info: unrouted nets: 10
[05/04 17:23:21     86s] ### Net info: re-extraction nets: 0
[05/04 17:23:21     86s] ### Net info: ignored nets: 0
[05/04 17:23:21     86s] ### Net info: skip routing nets: 0
[05/04 17:23:21     86s] ### import route signature (34) = 1400282174
[05/04 17:23:21     86s] ### import violation signature (32) = 1905142130
[05/04 17:23:21     86s] #NanoRoute Version 17.13-s098_1 NR180117-1602/17_13-UB
[05/04 17:23:21     86s] #RTESIG:78da8dce4d0b82401080e1cefd8a61f5b041da8efbe935e85a11d5550c5611446177fdff
[05/04 17:23:21     86s] #       19dd425ae738f3f03249fa3cdd80a0ce91679e95a64238dfd030449da162c50175359f1e
[05/04 17:23:21     86s] #       47b24dd2cbf5ae0c87a6eebd05fa1ac77e0f93b70ebc0da11bdaddd794460297b9619f01
[05/04 17:23:21     86s] #       daf4631d162132a1a235e48580e0a6ff46aaa811ca8006da0dc1b6d62d1b59f06847f222
[05/04 17:23:21     86s] #       feb4e4624548ae08a9120801ea839bb7bf66f30650ed8542
[05/04 17:23:21     86s] #
[05/04 17:23:21     86s] #Loading the last recorded routing design signature
[05/04 17:23:21     86s] #No placement changes detected since last routing
[05/04 17:23:21     86s] #RTESIG:78da8dce4d0b82401080e1cefd8a61f5b041da8efbe935e85a11d5550c5611446177fdff
[05/04 17:23:21     86s] #       19dd425ae738f3f03249fa3cdd80a0ce91679e95a64238dfd030449da162c50175359f1e
[05/04 17:23:21     86s] #       47b24dd2cbf5ae0c87a6eebd05fa1ac77e0f93b70ebc0da11bdaddd794460297b9619f01
[05/04 17:23:21     86s] #       daf4631d162132a1a235e48580e0a6ff46aaa811ca8006da0dc1b6d62d1b59f06847f222
[05/04 17:23:21     86s] #       feb4e4624548ae08a9120801ea839bb7bf66f30650ed8542
[05/04 17:23:21     86s] #
[05/04 17:23:21     86s] #Start routing data preparation on Sat May  4 17:23:21 2019
[05/04 17:23:21     86s] #
[05/04 17:23:21     86s] #Minimum voltage of a net in the design = 0.000.
[05/04 17:23:21     86s] #Maximum voltage of a net in the design = 0.900.
[05/04 17:23:21     86s] #Voltage range [0.000 - 0.000] has 1 net.
[05/04 17:23:21     86s] #Voltage range [0.900 - 0.900] has 1 net.
[05/04 17:23:21     86s] #Voltage range [0.000 - 0.900] has 56 nets.
[05/04 17:23:21     86s] # Metal1       H   Track-Pitch = 0.2900    Line-2-Via Pitch = 0.2550
[05/04 17:23:21     86s] # Metal2       V   Track-Pitch = 0.2900    Line-2-Via Pitch = 0.2850
[05/04 17:23:21     86s] # Metal3       H   Track-Pitch = 0.2900    Line-2-Via Pitch = 0.2850
[05/04 17:23:21     86s] # Metal4       V   Track-Pitch = 0.2900    Line-2-Via Pitch = 0.2850
[05/04 17:23:21     86s] # Metal5       H   Track-Pitch = 0.2900    Line-2-Via Pitch = 0.2850
[05/04 17:23:21     86s] # Metal6       V   Track-Pitch = 0.2900    Line-2-Via Pitch = 0.2850
[05/04 17:23:21     86s] # Metal7       H   Track-Pitch = 0.2900    Line-2-Via Pitch = 0.2850
[05/04 17:23:21     86s] # Metal8       V   Track-Pitch = 0.8700    Line-2-Via Pitch = 0.8500
[05/04 17:23:21     86s] # Metal9       H   Track-Pitch = 0.8700    Line-2-Via Pitch = 0.8500
[05/04 17:23:21     86s] #Regenerating Ggrids automatically.
[05/04 17:23:21     86s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.2900.
[05/04 17:23:21     86s] #Using automatically generated G-grids.
[05/04 17:23:21     86s] #Done routing data preparation.
[05/04 17:23:21     86s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1015.08 (MB), peak = 1124.87 (MB)
[05/04 17:23:21     86s] #Merging special wires...
[05/04 17:23:21     86s] #Found 0 nets for post-route si or timing fixing.
[05/04 17:23:21     86s] #
[05/04 17:23:21     86s] #Finished routing data preparation on Sat May  4 17:23:21 2019
[05/04 17:23:21     86s] #
[05/04 17:23:21     86s] #Cpu time = 00:00:00
[05/04 17:23:21     86s] #Elapsed time = 00:00:00
[05/04 17:23:21     86s] #Increased memory = 3.77 (MB)
[05/04 17:23:21     86s] #Total memory = 1015.08 (MB)
[05/04 17:23:21     86s] #Peak memory = 1124.87 (MB)
[05/04 17:23:21     86s] #
[05/04 17:23:21     86s] #
[05/04 17:23:21     86s] #Start global routing on Sat May  4 17:23:21 2019
[05/04 17:23:21     86s] #
[05/04 17:23:21     86s] #WARNING (NRGR-22) Design is already detail routed.
[05/04 17:23:21     86s] ### route signature (37) = 1517967258
[05/04 17:23:21     86s] ### violation signature (35) = 1905142130
[05/04 17:23:21     86s] ### route signature (40) =  150669580
[05/04 17:23:21     86s] ### violation signature (38) = 1905142130
[05/04 17:23:21     86s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[05/04 17:23:21     86s] #Cpu time = 00:00:00
[05/04 17:23:21     86s] #Elapsed time = 00:00:00
[05/04 17:23:21     86s] #Increased memory = 3.77 (MB)
[05/04 17:23:21     86s] #Total memory = 1015.08 (MB)
[05/04 17:23:21     86s] #Peak memory = 1124.87 (MB)
[05/04 17:23:21     86s] ### max drc and si pitch = 9000 (  4.5000 um) MT-safe pitch = 4800 (  2.4000 um) patch pitch = 18800 (  9.4000 um)
[05/04 17:23:22     86s] #
[05/04 17:23:22     86s] #Start Detail Routing..
[05/04 17:23:22     86s] #start initial detail routing ...
[05/04 17:23:22     86s] ### For initial detail routing, marked 48 dont-route nets (design has 0 dirty nets, 0 dirty-areas, has valid drcs, pro-iter=0,is-in-pro:0)
[05/04 17:23:22     86s] #   number of violations = 0
[05/04 17:23:22     86s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1017.01 (MB), peak = 1124.87 (MB)
[05/04 17:23:22     86s] #start 1st optimization iteration ...
[05/04 17:23:22     86s] #   number of violations = 0
[05/04 17:23:22     86s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1017.01 (MB), peak = 1124.87 (MB)
[05/04 17:23:22     86s] #Complete Detail Routing.
[05/04 17:23:22     86s] #Total wire length = 762 um.
[05/04 17:23:22     86s] #Total half perimeter of net bounding box = 818 um.
[05/04 17:23:22     86s] #Total wire length on LAYER Metal1 = 211 um.
[05/04 17:23:22     86s] #Total wire length on LAYER Metal2 = 286 um.
[05/04 17:23:22     86s] #Total wire length on LAYER Metal3 = 265 um.
[05/04 17:23:22     86s] #Total wire length on LAYER Metal4 = 0 um.
[05/04 17:23:22     86s] #Total wire length on LAYER Metal5 = 0 um.
[05/04 17:23:22     86s] #Total wire length on LAYER Metal6 = 0 um.
[05/04 17:23:22     86s] #Total wire length on LAYER Metal7 = 0 um.
[05/04 17:23:22     86s] #Total wire length on LAYER Metal8 = 0 um.
[05/04 17:23:22     86s] #Total wire length on LAYER Metal9 = 0 um.
[05/04 17:23:22     86s] #Total number of vias = 191
[05/04 17:23:22     86s] #Up-Via Summary (total 191):
[05/04 17:23:22     86s] #           
[05/04 17:23:22     86s] #-----------------------
[05/04 17:23:22     86s] # Metal1            118
[05/04 17:23:22     86s] # Metal2             73
[05/04 17:23:22     86s] #-----------------------
[05/04 17:23:22     86s] #                   191 
[05/04 17:23:22     86s] #
[05/04 17:23:22     86s] #Total number of DRC violations = 0
[05/04 17:23:22     86s] ### route signature (45) =  150669580
[05/04 17:23:22     86s] ### violation signature (43) = 1905142130
[05/04 17:23:22     86s] #Cpu time = 00:00:00
[05/04 17:23:22     86s] #Elapsed time = 00:00:00
[05/04 17:23:22     86s] #Increased memory = 0.00 (MB)
[05/04 17:23:22     86s] #Total memory = 1015.08 (MB)
[05/04 17:23:22     86s] #Peak memory = 1124.87 (MB)
[05/04 17:23:22     86s] #
[05/04 17:23:22     86s] #start routing for process antenna violation fix ...
[05/04 17:23:22     86s] ### max drc and si pitch = 9000 (  4.5000 um) MT-safe pitch = 4800 (  2.4000 um) patch pitch = 18800 (  9.4000 um)
[05/04 17:23:22     86s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1017.01 (MB), peak = 1124.87 (MB)
[05/04 17:23:22     86s] #
[05/04 17:23:22     86s] #Total wire length = 762 um.
[05/04 17:23:22     86s] #Total half perimeter of net bounding box = 818 um.
[05/04 17:23:22     86s] #Total wire length on LAYER Metal1 = 211 um.
[05/04 17:23:22     86s] #Total wire length on LAYER Metal2 = 286 um.
[05/04 17:23:22     86s] #Total wire length on LAYER Metal3 = 265 um.
[05/04 17:23:22     86s] #Total wire length on LAYER Metal4 = 0 um.
[05/04 17:23:22     86s] #Total wire length on LAYER Metal5 = 0 um.
[05/04 17:23:22     86s] #Total wire length on LAYER Metal6 = 0 um.
[05/04 17:23:22     86s] #Total wire length on LAYER Metal7 = 0 um.
[05/04 17:23:22     86s] #Total wire length on LAYER Metal8 = 0 um.
[05/04 17:23:22     86s] #Total wire length on LAYER Metal9 = 0 um.
[05/04 17:23:22     86s] #Total number of vias = 191
[05/04 17:23:22     86s] #Up-Via Summary (total 191):
[05/04 17:23:22     86s] #           
[05/04 17:23:22     86s] #-----------------------
[05/04 17:23:22     86s] # Metal1            118
[05/04 17:23:22     86s] # Metal2             73
[05/04 17:23:22     86s] #-----------------------
[05/04 17:23:22     86s] #                   191 
[05/04 17:23:22     86s] #
[05/04 17:23:22     86s] #Total number of DRC violations = 0
[05/04 17:23:22     86s] #Total number of net violated process antenna rule = 0
[05/04 17:23:22     86s] #
[05/04 17:23:22     86s] ### route signature (48) =  150669580
[05/04 17:23:22     86s] ### violation signature (46) = 1905142130
[05/04 17:23:22     86s] #
[05/04 17:23:22     86s] #Total wire length = 762 um.
[05/04 17:23:22     86s] #Total half perimeter of net bounding box = 818 um.
[05/04 17:23:22     86s] #Total wire length on LAYER Metal1 = 211 um.
[05/04 17:23:22     86s] #Total wire length on LAYER Metal2 = 286 um.
[05/04 17:23:22     86s] #Total wire length on LAYER Metal3 = 265 um.
[05/04 17:23:22     86s] #Total wire length on LAYER Metal4 = 0 um.
[05/04 17:23:22     86s] #Total wire length on LAYER Metal5 = 0 um.
[05/04 17:23:22     86s] #Total wire length on LAYER Metal6 = 0 um.
[05/04 17:23:22     86s] #Total wire length on LAYER Metal7 = 0 um.
[05/04 17:23:22     86s] #Total wire length on LAYER Metal8 = 0 um.
[05/04 17:23:22     86s] #Total wire length on LAYER Metal9 = 0 um.
[05/04 17:23:22     86s] #Total number of vias = 191
[05/04 17:23:22     86s] #Up-Via Summary (total 191):
[05/04 17:23:22     86s] #           
[05/04 17:23:22     86s] #-----------------------
[05/04 17:23:22     86s] # Metal1            118
[05/04 17:23:22     86s] # Metal2             73
[05/04 17:23:22     86s] #-----------------------
[05/04 17:23:22     86s] #                   191 
[05/04 17:23:22     86s] #
[05/04 17:23:22     86s] #Total number of DRC violations = 0
[05/04 17:23:22     86s] #Total number of net violated process antenna rule = 0
[05/04 17:23:22     86s] #
[05/04 17:23:22     86s] ### max drc and si pitch = 9000 (  4.5000 um) MT-safe pitch = 4800 (  2.4000 um) patch pitch = 18800 (  9.4000 um)
[05/04 17:23:22     87s] #
[05/04 17:23:22     87s] #Start Post Route wire spreading..
[05/04 17:23:22     87s] #
[05/04 17:23:22     87s] #Start data preparation for wire spreading...
[05/04 17:23:22     87s] #
[05/04 17:23:22     87s] #Data preparation is done on Sat May  4 17:23:22 2019
[05/04 17:23:22     87s] #
[05/04 17:23:22     87s] #
[05/04 17:23:22     87s] #Start Post Route Wire Spread.
[05/04 17:23:22     87s] #Done with 6 horizontal wires in 1 hboxes and 3 vertical wires in 1 hboxes.
[05/04 17:23:22     87s] #Complete Post Route Wire Spread.
[05/04 17:23:22     87s] #
[05/04 17:23:22     87s] #Total wire length = 763 um.
[05/04 17:23:22     87s] #Total half perimeter of net bounding box = 818 um.
[05/04 17:23:22     87s] #Total wire length on LAYER Metal1 = 211 um.
[05/04 17:23:22     87s] #Total wire length on LAYER Metal2 = 287 um.
[05/04 17:23:22     87s] #Total wire length on LAYER Metal3 = 266 um.
[05/04 17:23:22     87s] #Total wire length on LAYER Metal4 = 0 um.
[05/04 17:23:22     87s] #Total wire length on LAYER Metal5 = 0 um.
[05/04 17:23:22     87s] #Total wire length on LAYER Metal6 = 0 um.
[05/04 17:23:22     87s] #Total wire length on LAYER Metal7 = 0 um.
[05/04 17:23:22     87s] #Total wire length on LAYER Metal8 = 0 um.
[05/04 17:23:22     87s] #Total wire length on LAYER Metal9 = 0 um.
[05/04 17:23:22     87s] #Total number of vias = 191
[05/04 17:23:22     87s] #Up-Via Summary (total 191):
[05/04 17:23:22     87s] #           
[05/04 17:23:22     87s] #-----------------------
[05/04 17:23:22     87s] # Metal1            118
[05/04 17:23:22     87s] # Metal2             73
[05/04 17:23:22     87s] #-----------------------
[05/04 17:23:22     87s] #                   191 
[05/04 17:23:22     87s] #
[05/04 17:23:22     87s] ### route signature (52) =  191690014
[05/04 17:23:22     87s] ### violation signature (50) = 1905142130
[05/04 17:23:22     87s] #   number of violations = 0
[05/04 17:23:22     87s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1017.47 (MB), peak = 1124.87 (MB)
[05/04 17:23:22     87s] #CELL_VIEW Array,init has no DRC violation.
[05/04 17:23:22     87s] #Total number of DRC violations = 0
[05/04 17:23:22     87s] #Total number of net violated process antenna rule = 0
[05/04 17:23:22     87s] #Post Route wire spread is done.
[05/04 17:23:22     87s] #Total wire length = 763 um.
[05/04 17:23:22     87s] #Total half perimeter of net bounding box = 818 um.
[05/04 17:23:22     87s] #Total wire length on LAYER Metal1 = 211 um.
[05/04 17:23:22     87s] #Total wire length on LAYER Metal2 = 287 um.
[05/04 17:23:22     87s] #Total wire length on LAYER Metal3 = 266 um.
[05/04 17:23:22     87s] #Total wire length on LAYER Metal4 = 0 um.
[05/04 17:23:22     87s] #Total wire length on LAYER Metal5 = 0 um.
[05/04 17:23:22     87s] #Total wire length on LAYER Metal6 = 0 um.
[05/04 17:23:22     87s] #Total wire length on LAYER Metal7 = 0 um.
[05/04 17:23:22     87s] #Total wire length on LAYER Metal8 = 0 um.
[05/04 17:23:22     87s] #Total wire length on LAYER Metal9 = 0 um.
[05/04 17:23:22     87s] #Total number of vias = 191
[05/04 17:23:22     87s] #Up-Via Summary (total 191):
[05/04 17:23:22     87s] #           
[05/04 17:23:22     87s] #-----------------------
[05/04 17:23:22     87s] # Metal1            118
[05/04 17:23:22     87s] # Metal2             73
[05/04 17:23:22     87s] #-----------------------
[05/04 17:23:22     87s] #                   191 
[05/04 17:23:22     87s] #
[05/04 17:23:22     87s] ### route signature (54) =  191690014
[05/04 17:23:22     87s] ### violation signature (52) = 1905142130
[05/04 17:23:22     87s] #detailRoute Statistics:
[05/04 17:23:22     87s] #Cpu time = 00:00:01
[05/04 17:23:22     87s] #Elapsed time = 00:00:01
[05/04 17:23:22     87s] #Increased memory = -0.38 (MB)
[05/04 17:23:22     87s] #Total memory = 1014.70 (MB)
[05/04 17:23:22     87s] #Peak memory = 1124.87 (MB)
[05/04 17:23:22     87s] #Updating routing design signature
[05/04 17:23:22     87s] #Created 488 library cell signatures
[05/04 17:23:22     87s] #Created 58 NETS and 0 SPECIALNETS signatures
[05/04 17:23:22     87s] #Created 28 instance signatures
[05/04 17:23:22     87s] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1014.70 (MB), peak = 1124.87 (MB)
[05/04 17:23:22     87s] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1014.71 (MB), peak = 1124.87 (MB)
[05/04 17:23:22     87s] ### export route signature (55) =  191690014
[05/04 17:23:22     87s] #
[05/04 17:23:22     87s] #globalDetailRoute statistics:
[05/04 17:23:22     87s] #Cpu time = 00:00:01
[05/04 17:23:22     87s] #Elapsed time = 00:00:01
[05/04 17:23:22     87s] #Increased memory = 2.71 (MB)
[05/04 17:23:22     87s] #Total memory = 1014.21 (MB)
[05/04 17:23:22     87s] #Peak memory = 1124.87 (MB)
[05/04 17:23:22     87s] #Number of warnings = 1
[05/04 17:23:22     87s] #Total number of warnings = 12
[05/04 17:23:22     87s] #Number of fails = 0
[05/04 17:23:22     87s] #Total number of fails = 0
[05/04 17:23:22     87s] #Complete globalDetailRoute on Sat May  4 17:23:22 2019
[05/04 17:23:22     87s] #
[05/04 17:23:22     87s] ### 
[05/04 17:23:22     87s] ###   Scalability Statistics
[05/04 17:23:22     87s] ### 
[05/04 17:23:22     87s] ### --------------------------------+----------------+----------------+----------------+
[05/04 17:23:22     87s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[05/04 17:23:22     87s] ### --------------------------------+----------------+----------------+----------------+
[05/04 17:23:22     87s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[05/04 17:23:22     87s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[05/04 17:23:22     87s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[05/04 17:23:22     87s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[05/04 17:23:22     87s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[05/04 17:23:22     87s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[05/04 17:23:22     87s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[05/04 17:23:22     87s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[05/04 17:23:22     87s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[05/04 17:23:22     87s] ###   Antenna Fixing                |        00:00:00|        00:00:00|             1.0|
[05/04 17:23:22     87s] ###   Entire Command                |        00:00:01|        00:00:01|             1.0|
[05/04 17:23:22     87s] ### --------------------------------+----------------+----------------+----------------+
[05/04 17:23:22     87s] ### 
[05/04 17:23:22     87s] **optDesign ... cpu = 0:00:12, real = 0:00:12, mem = 1014.2M, totSessionCpu=0:01:27 **
[05/04 17:23:22     87s] -routeWithEco false                       # bool, default=false
[05/04 17:23:22     87s] -routeSelectedNetOnly false               # bool, default=false
[05/04 17:23:22     87s] -routeWithTimingDriven true               # bool, default=false, user setting
[05/04 17:23:22     87s] -routeWithSiDriven false                  # bool, default=false, user setting
[05/04 17:23:22     87s] Extraction called for design 'Array' of instances=28 and nets=58 using extraction engine 'postRoute' at effort level 'low' .
[05/04 17:23:22     87s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/04 17:23:22     87s] Type 'man IMPEXT-3530' for more detail.
[05/04 17:23:22     87s] PostRoute (effortLevel low) RC Extraction called for design Array.
[05/04 17:23:22     87s] RC Extraction called in multi-corner(1) mode.
[05/04 17:23:22     87s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/04 17:23:22     87s] Type 'man IMPEXT-6197' for more detail.
[05/04 17:23:22     87s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[05/04 17:23:22     87s] * Layer Id             : 1 - M1
[05/04 17:23:22     87s]       Thickness        : 0.3
[05/04 17:23:22     87s]       Min Width        : 0.12
[05/04 17:23:22     87s]       Layer Dielectric : 4.1
[05/04 17:23:22     87s] * Layer Id             : 2 - M2
[05/04 17:23:22     87s]       Thickness        : 0.36
[05/04 17:23:22     87s]       Min Width        : 0.14
[05/04 17:23:22     87s]       Layer Dielectric : 4.1
[05/04 17:23:22     87s] * Layer Id             : 3 - M3
[05/04 17:23:22     87s]       Thickness        : 0.36
[05/04 17:23:22     87s]       Min Width        : 0.14
[05/04 17:23:22     87s]       Layer Dielectric : 4.1
[05/04 17:23:22     87s] * Layer Id             : 4 - M4
[05/04 17:23:22     87s]       Thickness        : 0.36
[05/04 17:23:22     87s]       Min Width        : 0.14
[05/04 17:23:22     87s]       Layer Dielectric : 4.1
[05/04 17:23:22     87s] * Layer Id             : 5 - M5
[05/04 17:23:22     87s]       Thickness        : 0.36
[05/04 17:23:22     87s]       Min Width        : 0.14
[05/04 17:23:22     87s]       Layer Dielectric : 4.1
[05/04 17:23:22     87s] * Layer Id             : 6 - M6
[05/04 17:23:22     87s]       Thickness        : 0.36
[05/04 17:23:22     87s]       Min Width        : 0.14
[05/04 17:23:22     87s]       Layer Dielectric : 4.1
[05/04 17:23:22     87s] * Layer Id             : 7 - M7
[05/04 17:23:22     87s]       Thickness        : 0.36
[05/04 17:23:22     87s]       Min Width        : 0.14
[05/04 17:23:22     87s]       Layer Dielectric : 4.1
[05/04 17:23:22     87s] * Layer Id             : 8 - M8
[05/04 17:23:22     87s]       Thickness        : 1
[05/04 17:23:22     87s]       Min Width        : 0.44
[05/04 17:23:22     87s]       Layer Dielectric : 4.1
[05/04 17:23:22     87s] * Layer Id             : 9 - M9
[05/04 17:23:22     87s]       Thickness        : 1
[05/04 17:23:22     87s]       Min Width        : 0.44
[05/04 17:23:22     87s]       Layer Dielectric : 4.1
[05/04 17:23:22     87s] extractDetailRC Option : -outfile /tmp/innovus_temp_15015_cadence_root_pnugKE/Array_15015_NcFbGU.rcdb.d -maxResLength 200  -basic
[05/04 17:23:22     87s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[05/04 17:23:22     87s]       RC Corner Indexes            0   
[05/04 17:23:22     87s] Capacitance Scaling Factor   : 1.00000 
[05/04 17:23:22     87s] Coupling Cap. Scaling Factor : 1.00000 
[05/04 17:23:22     87s] Resistance Scaling Factor    : 1.00000 
[05/04 17:23:22     87s] Clock Cap. Scaling Factor    : 1.00000 
[05/04 17:23:22     87s] Clock Res. Scaling Factor    : 1.00000 
[05/04 17:23:22     87s] Shrink Factor                : 1.00000
[05/04 17:23:22     87s] Initializing multi-corner resistance tables ...
[05/04 17:23:22     87s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1244.1M)
[05/04 17:23:22     87s] Creating parasitic data file '/tmp/innovus_temp_15015_cadence_root_pnugKE/Array_15015_NcFbGU.rcdb.d' for storing RC.
[05/04 17:23:22     87s] Extracted 10.4575% (CPU Time= 0:00:00.0  MEM= 1278.1M)
[05/04 17:23:22     87s] Extracted 20.5882% (CPU Time= 0:00:00.0  MEM= 1306.1M)
[05/04 17:23:22     87s] Extracted 30.3922% (CPU Time= 0:00:00.0  MEM= 1306.1M)
[05/04 17:23:22     87s] Extracted 40.5229% (CPU Time= 0:00:00.0  MEM= 1306.1M)
[05/04 17:23:22     87s] Extracted 50.6536% (CPU Time= 0:00:00.0  MEM= 1306.1M)
[05/04 17:23:22     87s] Extracted 60.4575% (CPU Time= 0:00:00.0  MEM= 1306.1M)
[05/04 17:23:22     87s] Extracted 70.5882% (CPU Time= 0:00:00.0  MEM= 1306.1M)
[05/04 17:23:22     87s] Extracted 80.3922% (CPU Time= 0:00:00.0  MEM= 1306.1M)
[05/04 17:23:22     87s] Extracted 90.5229% (CPU Time= 0:00:00.0  MEM= 1306.1M)
[05/04 17:23:22     87s] Extracted 100% (CPU Time= 0:00:00.0  MEM= 1306.1M)
[05/04 17:23:23     87s] Number of Extracted Resistors     : 523
[05/04 17:23:23     87s] Number of Extracted Ground Cap.   : 545
[05/04 17:23:23     87s] Number of Extracted Coupling Cap. : 960
[05/04 17:23:23     87s] Opening parasitic data file '/tmp/innovus_temp_15015_cadence_root_pnugKE/Array_15015_NcFbGU.rcdb.d' for reading.
[05/04 17:23:23     87s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[05/04 17:23:23     87s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1262.1M)
[05/04 17:23:23     87s] Creating parasitic data file '/tmp/innovus_temp_15015_cadence_root_pnugKE/Array_15015_NcFbGU.rcdb_Filter.rcdb.d' for storing RC.
[05/04 17:23:23     87s] Closing parasitic data file '/tmp/innovus_temp_15015_cadence_root_pnugKE/Array_15015_NcFbGU.rcdb.d'. 48 times net's RC data read were performed.
[05/04 17:23:23     87s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1270.109M)
[05/04 17:23:23     87s] Opening parasitic data file '/tmp/innovus_temp_15015_cadence_root_pnugKE/Array_15015_NcFbGU.rcdb.d' for reading.
[05/04 17:23:23     87s] processing rcdb (/tmp/innovus_temp_15015_cadence_root_pnugKE/Array_15015_NcFbGU.rcdb.d) for hinst (top) of cell (Array);
[05/04 17:23:23     87s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1270.109M)
[05/04 17:23:23     87s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:01.0  MEM: 1270.109M)
[05/04 17:23:23     87s] **optDesign ... cpu = 0:00:12, real = 0:00:13, mem = 993.2M, totSessionCpu=0:01:27 **
[05/04 17:23:23     87s] Starting SI iteration 1 using Infinite Timing Windows
[05/04 17:23:23     87s] Begin IPO call back ...
[05/04 17:23:23     87s] End IPO call back ...
[05/04 17:23:23     87s] #################################################################################
[05/04 17:23:23     87s] # Design Stage: PostRoute
[05/04 17:23:23     87s] # Design Name: Array
[05/04 17:23:23     87s] # Design Mode: 90nm
[05/04 17:23:23     87s] # Analysis Mode: MMMC OCV 
[05/04 17:23:23     87s] # Parasitics Mode: SPEF/RCDB
[05/04 17:23:23     87s] # Signoff Settings: SI On 
[05/04 17:23:23     87s] #################################################################################
[05/04 17:23:23     87s] AAE_INFO: 1 threads acquired from CTE.
[05/04 17:23:23     87s] Setting infinite Tws ...
[05/04 17:23:23     87s] First Iteration Infinite Tw... 
[05/04 17:23:23     87s] Calculate early delays in OCV mode...
[05/04 17:23:23     87s] Calculate late delays in OCV mode...
[05/04 17:23:23     87s] Topological Sorting (REAL = 0:00:00.0, MEM = 1222.7M, InitMEM = 1222.7M)
[05/04 17:23:23     87s] Start delay calculation (fullDC) (1 T). (MEM=1222.7)
[05/04 17:23:23     87s] Initializing multi-corner resistance tables ...
[05/04 17:23:23     87s] End AAE Lib Interpolated Model. (MEM=1238.86 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/04 17:23:23     87s] Opening parasitic data file '/tmp/innovus_temp_15015_cadence_root_pnugKE/Array_15015_NcFbGU.rcdb.d' for reading.
[05/04 17:23:23     87s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1238.9M)
[05/04 17:23:23     87s] AAE_INFO: 1 threads acquired from CTE.
[05/04 17:23:23     87s] Total number of fetched objects 48
[05/04 17:23:23     87s] AAE_INFO-618: Total number of nets in the design is 58,  79.3 percent of the nets selected for SI analysis
[05/04 17:23:23     87s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/04 17:23:23     87s] End delay calculation. (MEM=1275.62 CPU=0:00:00.0 REAL=0:00:00.0)
[05/04 17:23:23     87s] End delay calculation (fullDC). (MEM=1275.62 CPU=0:00:00.1 REAL=0:00:00.0)
[05/04 17:23:23     87s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1275.6M) ***
[05/04 17:23:23     87s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1275.6M)
[05/04 17:23:23     87s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/04 17:23:23     87s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1275.6M)
[05/04 17:23:23     87s] Starting SI iteration 2
[05/04 17:23:23     87s] AAE_INFO: 1 threads acquired from CTE.
[05/04 17:23:23     87s] Calculate early delays in OCV mode...
[05/04 17:23:23     87s] Calculate late delays in OCV mode...
[05/04 17:23:23     87s] Start delay calculation (fullDC) (1 T). (MEM=1275.6)
[05/04 17:23:23     87s] End AAE Lib Interpolated Model. (MEM=1275.6 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/04 17:23:23     87s] Glitch Analysis: View Worst -- Total Number of Nets Skipped = 0. 
[05/04 17:23:23     87s] Glitch Analysis: View Worst -- Total Number of Nets Analyzed = 48. 
[05/04 17:23:23     87s] Total number of fetched objects 48
[05/04 17:23:23     87s] AAE_INFO-618: Total number of nets in the design is 58,  0.0 percent of the nets selected for SI analysis
[05/04 17:23:23     87s] End delay calculation. (MEM=1275.6 CPU=0:00:00.0 REAL=0:00:00.0)
[05/04 17:23:23     87s] End delay calculation (fullDC). (MEM=1275.6 CPU=0:00:00.0 REAL=0:00:00.0)
[05/04 17:23:23     87s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1275.6M) ***
[05/04 17:23:23     87s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:01:28 mem=1275.6M)
[05/04 17:23:23     87s] **optDesign ... cpu = 0:00:13, real = 0:00:13, mem = 1013.6M, totSessionCpu=0:01:28 **
[05/04 17:23:23     87s] Executing marking Critical Nets1
[05/04 17:23:23     87s] *** Check timing (0:00:00.0)
[05/04 17:23:23     87s] Begin: GigaOpt Optimization in post-eco TNS mode (Recovery)
[05/04 17:23:23     87s] End AAE Lib Interpolated Model. (MEM=1210.82 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/04 17:23:23     87s] PhyDesignGrid: maxLocalDensity 1.00
[05/04 17:23:23     87s] ### Creating PhyDesignMc. totSessionCpu=0:01:28 mem=1210.8M
[05/04 17:23:23     87s] OPERPROF: Starting DPlace-Init at level 1, MEM:1210.8M
[05/04 17:23:23     87s] #spOpts: mergeVia=F 
[05/04 17:23:23     87s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1210.8M
[05/04 17:23:23     87s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1210.8M
[05/04 17:23:23     87s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.010, REAL:0.008, MEM:1210.8M
[05/04 17:23:23     87s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.010, REAL:0.008, MEM:1210.8M
[05/04 17:23:23     87s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1210.8MB).
[05/04 17:23:23     87s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:1210.8M
[05/04 17:23:23     87s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:28 mem=1210.8M
[05/04 17:23:23     87s] ### Creating LA Mngr. totSessionCpu=0:01:28 mem=1210.8M
[05/04 17:23:23     87s] ### Creating LA Mngr, finished. totSessionCpu=0:01:28 mem=1210.8M
[05/04 17:23:23     87s] ### Creating LA Mngr. totSessionCpu=0:01:28 mem=1357.7M
[05/04 17:23:23     87s] ### Creating LA Mngr, finished. totSessionCpu=0:01:28 mem=1357.7M
[05/04 17:23:26     90s] *info: 2 special nets excluded.
[05/04 17:23:26     90s] *info: 10 no-driver nets excluded.
[05/04 17:23:27     91s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 69.43
[05/04 17:23:27     91s] Optimizer TNS Opt
[05/04 17:23:27     91s]   Timing Snapshot: (TGT)
[05/04 17:23:27     91s]      Weighted WNS: -922337203685477.625
[05/04 17:23:27     91s]       All  PG WNS: 0.000
[05/04 17:23:27     91s]       High PG WNS: 0.000
[05/04 17:23:27     91s]       All  PG TNS: 0.000
[05/04 17:23:27     91s]       High PG TNS: 0.000
[05/04 17:23:27     91s]    Category Slack: { }
[05/04 17:23:27     91s] 
[05/04 17:23:27     91s] Checking setup slack degradation ...
[05/04 17:23:27     91s] 
[05/04 17:23:27     91s] Recovery Manager:
[05/04 17:23:27     91s]   Low  Effort WNS Jump: 0.000 (REF: N/A, TGT: N/A, Threshold: 0.150) - Skip
[05/04 17:23:27     91s]   High Effort WNS Jump: 0.000 (REF:, TGT:, Threshold: 0.075) - Skip
[05/04 17:23:27     91s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[05/04 17:23:27     91s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[05/04 17:23:27     91s] 
[05/04 17:23:27     91s] 
[05/04 17:23:27     91s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=1465.3M) ***
[05/04 17:23:27     91s] **** Begin NDR-Layer Usage Statistics ****
[05/04 17:23:27     91s] 0 Ndr or Layer constraints added by optimization 
[05/04 17:23:27     91s] **** End NDR-Layer Usage Statistics ****
[05/04 17:23:27     91s] 
[05/04 17:23:27     91s] *** Finish Post Route Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1465.3M) ***
[05/04 17:23:27     91s] End: GigaOpt Optimization in post-eco TNS mode
[05/04 17:23:27     91s] Running postRoute recovery in postEcoRoute mode
[05/04 17:23:27     91s] **optDesign ... cpu = 0:00:17, real = 0:00:17, mem = 1087.9M, totSessionCpu=0:01:31 **
[05/04 17:23:27     91s]   Timing/DRV Snapshot: (TGT)
[05/04 17:23:27     91s]      Weighted WNS: -922337203685477.625
[05/04 17:23:27     91s]       All  PG WNS: 0.000
[05/04 17:23:27     91s]       High PG WNS: 0.000
[05/04 17:23:27     91s]       All  PG TNS: 0.000
[05/04 17:23:27     91s]       High PG TNS: 0.000
[05/04 17:23:27     91s]          Tran DRV: 0
[05/04 17:23:27     91s]           Cap DRV: 0
[05/04 17:23:27     91s]        Fanout DRV: 0
[05/04 17:23:27     91s]            Glitch: 0
[05/04 17:23:27     91s]    Category Slack: { }
[05/04 17:23:27     91s] 
[05/04 17:23:27     91s] Checking setup slack degradation ...
[05/04 17:23:27     91s] 
[05/04 17:23:27     91s] Recovery Manager:
[05/04 17:23:27     91s]   Low  Effort WNS Jump: 0.000 (REF: N/A, TGT: N/A, Threshold: 0.150) - Skip
[05/04 17:23:27     91s]   High Effort WNS Jump: 0.000 (REF:, TGT:, Threshold: 0.075) - Skip
[05/04 17:23:27     91s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[05/04 17:23:27     91s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[05/04 17:23:27     91s] 
[05/04 17:23:27     91s] Checking DRV degradation...
[05/04 17:23:27     91s] 
[05/04 17:23:27     91s] Recovery Manager:
[05/04 17:23:27     91s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[05/04 17:23:27     91s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[05/04 17:23:27     91s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[05/04 17:23:27     91s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[05/04 17:23:27     91s] 
[05/04 17:23:27     91s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[05/04 17:23:27     91s] *** Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1329.72M, totSessionCpu=0:01:31).
[05/04 17:23:27     91s] **optDesign ... cpu = 0:00:17, real = 0:00:17, mem = 1088.0M, totSessionCpu=0:01:31 **
[05/04 17:23:27     91s] 
[05/04 17:23:27     91s] Latch borrow mode reset to max_borrow
[05/04 17:23:27     91s] Reported timing to dir ./timingReports
[05/04 17:23:27     91s] **optDesign ... cpu = 0:00:17, real = 0:00:17, mem = 1088.0M, totSessionCpu=0:01:31 **
[05/04 17:23:27     91s] End AAE Lib Interpolated Model. (MEM=1329.72 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/04 17:23:27     91s] Begin: glitch net info
[05/04 17:23:27     91s] glitch slack range: number of glitch nets
[05/04 17:23:27     91s] glitch slack < -0.32 : 0
[05/04 17:23:27     91s] -0.32 < glitch slack < -0.28 : 0
[05/04 17:23:27     91s] -0.28 < glitch slack < -0.24 : 0
[05/04 17:23:27     91s] -0.24 < glitch slack < -0.2 : 0
[05/04 17:23:27     91s] -0.2 < glitch slack < -0.16 : 0
[05/04 17:23:27     91s] -0.16 < glitch slack < -0.12 : 0
[05/04 17:23:27     91s] -0.12 < glitch slack < -0.08 : 0
[05/04 17:23:27     91s] -0.08 < glitch slack < -0.04 : 0
[05/04 17:23:27     91s] -0.04 < glitch slack : 0
[05/04 17:23:27     91s] End: glitch net info
[05/04 17:23:27     91s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1387.0M
[05/04 17:23:27     91s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1387.0M
[05/04 17:23:27     91s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.010, REAL:0.009, MEM:1387.0M
[05/04 17:23:27     91s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.010, REAL:0.009, MEM:1387.0M
[05/04 17:23:27     91s] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 Worst 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|    0    |    0    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.434%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:17, real = 0:00:17, mem = 1088.1M, totSessionCpu=0:01:31 **
[05/04 17:23:27     91s]  ReSet Options after AAE Based Opt flow 
[05/04 17:23:27     91s] Opt: RC extraction mode changed to 'detail'
[05/04 17:23:27     91s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[05/04 17:23:27     91s] Type 'man IMPOPT-3195' for more detail.
[05/04 17:23:27     91s] *** Finished optDesign ***
[05/04 17:23:27     91s] 
[05/04 17:23:27     91s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:17.3 real=0:00:17.9)
[05/04 17:23:27     91s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[05/04 17:23:27     91s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:00.1 real=0:00:00.6)
[05/04 17:23:27     91s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:00.5 real=0:00:00.5)
[05/04 17:23:27     91s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[05/04 17:23:27     91s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[05/04 17:23:27     91s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:01.9 real=0:00:01.9)
[05/04 17:23:27     91s] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:08.6 real=0:00:08.6)
[05/04 17:23:27     91s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:00.1 real=0:00:00.1)
[05/04 17:23:27     91s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:01.1 real=0:00:01.1)
[05/04 17:23:27     91s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:00.4 real=0:00:00.4)
[05/04 17:23:27     91s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:03.9 real=0:00:03.9)
[05/04 17:23:27     91s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[05/04 17:23:27     91s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[05/04 17:23:27     91s] Info: pop threads available for lower-level modules during optimization.
[05/04 17:23:27     91s] Deleting Lib Analyzer.
[05/04 17:23:27     91s] Info: Destroy the CCOpt slew target map.
[05/04 17:23:27     91s] <CMD> optDesign -postRoute -hold
[05/04 17:23:27     91s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/04 17:23:27     91s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[05/04 17:23:27     91s] GigaOpt running with 1 threads.
[05/04 17:23:27     91s] Info: 1 threads available for lower-level modules during optimization.
[05/04 17:23:27     91s] #spOpts: mergeVia=F 
[05/04 17:23:27     91s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1313.7M
[05/04 17:23:27     91s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1313.7M
[05/04 17:23:27     91s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:1313.7M
[05/04 17:23:27     91s] Core basic site is gsclib090site
[05/04 17:23:27     91s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/04 17:23:27     91s] Mark StBox On SiteArr starts
[05/04 17:23:27     91s] Mark StBox On SiteArr ends
[05/04 17:23:27     91s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:0.010, REAL:0.009, MEM:1313.7M
[05/04 17:23:27     91s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.010, REAL:0.009, MEM:1313.7M
[05/04 17:23:27     91s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.010, REAL:0.009, MEM:1313.7M
[05/04 17:23:27     91s] #spOpts: mergeVia=F 
[05/04 17:23:27     91s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1313.7M
[05/04 17:23:27     91s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1313.7M
[05/04 17:23:27     91s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.010, REAL:0.008, MEM:1313.7M
[05/04 17:23:27     91s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.010, REAL:0.008, MEM:1313.7M
[05/04 17:23:27     91s] OPERPROF: Starting DPlace-Init at level 1, MEM:1313.7M
[05/04 17:23:27     91s] #spOpts: mergeVia=F 
[05/04 17:23:27     91s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1313.7M
[05/04 17:23:27     91s] OPERPROF:     Starting SiteArrayMainInit at level 3, MEM:1313.7M
[05/04 17:23:27     91s] OPERPROF:       Starting CMU at level 4, MEM:1313.7M
[05/04 17:23:27     91s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1313.7M
[05/04 17:23:27     91s] OPERPROF:     Finished SiteArrayMainInit at level 3, CPU:0.010, REAL:0.008, MEM:1313.7M
[05/04 17:23:27     91s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.010, REAL:0.008, MEM:1313.7M
[05/04 17:23:27     91s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1313.7MB).
[05/04 17:23:27     91s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:1313.7M
[05/04 17:23:27     91s] 
[05/04 17:23:27     91s] Creating Lib Analyzer ...
[05/04 17:23:27     91s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[05/04 17:23:27     91s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX2 CLKINVX2 INVX3 CLKINVX3 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[05/04 17:23:27     91s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/04 17:23:27     91s] 
[05/04 17:23:28     91s] Creating Lib Analyzer, finished. 
[05/04 17:23:28     92s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1017.2M, totSessionCpu=0:01:32 **
[05/04 17:23:28     92s] #Created 488 library cell signatures
[05/04 17:23:28     92s] #Created 58 NETS and 0 SPECIALNETS signatures
[05/04 17:23:28     92s] #Created 28 instance signatures
[05/04 17:23:28     92s] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1017.32 (MB), peak = 1124.87 (MB)
[05/04 17:23:28     92s] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1017.34 (MB), peak = 1124.87 (MB)
[05/04 17:23:28     92s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1249.7M
[05/04 17:23:28     92s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1249.7M
[05/04 17:23:28     92s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.010, REAL:0.008, MEM:1249.7M
[05/04 17:23:28     92s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.010, REAL:0.008, MEM:1249.7M
[05/04 17:23:28     92s] Begin checking placement ... (start mem=1249.7M, init mem=1249.7M)
[05/04 17:23:28     92s] *info: Placed = 28            
[05/04 17:23:28     92s] *info: Unplaced = 0           
[05/04 17:23:28     92s] Placement Density:69.43%(279/401)
[05/04 17:23:28     92s] Placement Density (including fixed std cells):69.43%(279/401)
[05/04 17:23:28     92s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1249.7M)
[05/04 17:23:28     92s]  Initial DC engine is -> aae
[05/04 17:23:28     92s]  
[05/04 17:23:28     92s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[05/04 17:23:28     92s]  
[05/04 17:23:28     92s]  
[05/04 17:23:28     92s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[05/04 17:23:28     92s]  
[05/04 17:23:28     92s] Reset EOS DB
[05/04 17:23:28     92s] Ignoring AAE DB Resetting ...
[05/04 17:23:28     92s]  Set Options for AAE Based Opt flow 
[05/04 17:23:28     92s] *** optDesign -postRoute ***
[05/04 17:23:28     92s] DRC Margin: user margin 0.0; extra margin 0
[05/04 17:23:28     92s] Setup Target Slack: user slack 0
[05/04 17:23:28     92s] Hold Target Slack: user slack 0
[05/04 17:23:28     92s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1249.7M
[05/04 17:23:28     92s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1249.7M
[05/04 17:23:28     92s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:1249.7M
[05/04 17:23:28     92s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:0.010, REAL:0.008, MEM:1249.7M
[05/04 17:23:28     92s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.010, REAL:0.008, MEM:1249.7M
[05/04 17:23:28     92s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.010, REAL:0.009, MEM:1249.7M
[05/04 17:23:28     92s] Deleting Cell Server ...
[05/04 17:23:28     92s] Deleting Lib Analyzer.
[05/04 17:23:28     92s] Creating Cell Server ...(0, 0, 0, 0)
[05/04 17:23:28     92s] Summary for sequential cells identification: 
[05/04 17:23:28     92s]   Identified SBFF number: 112
[05/04 17:23:28     92s]   Identified MBFF number: 0
[05/04 17:23:28     92s]   Identified SB Latch number: 0
[05/04 17:23:28     92s]   Identified MB Latch number: 0
[05/04 17:23:28     92s]   Not identified SBFF number: 8
[05/04 17:23:28     92s]   Not identified MBFF number: 0
[05/04 17:23:28     92s]   Not identified SB Latch number: 0
[05/04 17:23:28     92s]   Not identified MB Latch number: 0
[05/04 17:23:28     92s]   Number of sequential cells which are not FFs: 32
[05/04 17:23:28     92s] Creating Cell Server, finished. 
[05/04 17:23:28     92s] 
[05/04 17:23:28     92s] Deleting Cell Server ...
[05/04 17:23:28     92s] Include MVT Delays for Hold Opt
[05/04 17:23:28     92s] ** INFO : this run is activating 'postRoute' automaton
[05/04 17:23:28     92s] Closing parasitic data file '/tmp/innovus_temp_15015_cadence_root_pnugKE/Array_15015_NcFbGU.rcdb.d'. 96 times net's RC data read were performed.
[05/04 17:23:28     92s] Extraction called for design 'Array' of instances=28 and nets=58 using extraction engine 'postRoute' at effort level 'low' .
[05/04 17:23:28     92s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/04 17:23:28     92s] Type 'man IMPEXT-3530' for more detail.
[05/04 17:23:28     92s] PostRoute (effortLevel low) RC Extraction called for design Array.
[05/04 17:23:28     92s] RC Extraction called in multi-corner(1) mode.
[05/04 17:23:28     92s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/04 17:23:28     92s] Type 'man IMPEXT-6197' for more detail.
[05/04 17:23:28     92s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[05/04 17:23:28     92s] * Layer Id             : 1 - M1
[05/04 17:23:28     92s]       Thickness        : 0.3
[05/04 17:23:28     92s]       Min Width        : 0.12
[05/04 17:23:28     92s]       Layer Dielectric : 4.1
[05/04 17:23:28     92s] * Layer Id             : 2 - M2
[05/04 17:23:28     92s]       Thickness        : 0.36
[05/04 17:23:28     92s]       Min Width        : 0.14
[05/04 17:23:28     92s]       Layer Dielectric : 4.1
[05/04 17:23:28     92s] * Layer Id             : 3 - M3
[05/04 17:23:28     92s]       Thickness        : 0.36
[05/04 17:23:28     92s]       Min Width        : 0.14
[05/04 17:23:28     92s]       Layer Dielectric : 4.1
[05/04 17:23:28     92s] * Layer Id             : 4 - M4
[05/04 17:23:28     92s]       Thickness        : 0.36
[05/04 17:23:28     92s]       Min Width        : 0.14
[05/04 17:23:28     92s]       Layer Dielectric : 4.1
[05/04 17:23:28     92s] * Layer Id             : 5 - M5
[05/04 17:23:28     92s]       Thickness        : 0.36
[05/04 17:23:28     92s]       Min Width        : 0.14
[05/04 17:23:28     92s]       Layer Dielectric : 4.1
[05/04 17:23:28     92s] * Layer Id             : 6 - M6
[05/04 17:23:28     92s]       Thickness        : 0.36
[05/04 17:23:28     92s]       Min Width        : 0.14
[05/04 17:23:28     92s]       Layer Dielectric : 4.1
[05/04 17:23:28     92s] * Layer Id             : 7 - M7
[05/04 17:23:28     92s]       Thickness        : 0.36
[05/04 17:23:28     92s]       Min Width        : 0.14
[05/04 17:23:28     92s]       Layer Dielectric : 4.1
[05/04 17:23:28     92s] * Layer Id             : 8 - M8
[05/04 17:23:28     92s]       Thickness        : 1
[05/04 17:23:28     92s]       Min Width        : 0.44
[05/04 17:23:28     92s]       Layer Dielectric : 4.1
[05/04 17:23:28     92s] * Layer Id             : 9 - M9
[05/04 17:23:28     92s]       Thickness        : 1
[05/04 17:23:28     92s]       Min Width        : 0.44
[05/04 17:23:28     92s]       Layer Dielectric : 4.1
[05/04 17:23:28     92s] extractDetailRC Option : -outfile /tmp/innovus_temp_15015_cadence_root_pnugKE/Array_15015_NcFbGU.rcdb.d -maxResLength 200  -basic
[05/04 17:23:28     92s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[05/04 17:23:28     92s]       RC Corner Indexes            0   
[05/04 17:23:28     92s] Capacitance Scaling Factor   : 1.00000 
[05/04 17:23:28     92s] Coupling Cap. Scaling Factor : 1.00000 
[05/04 17:23:28     92s] Resistance Scaling Factor    : 1.00000 
[05/04 17:23:28     92s] Clock Cap. Scaling Factor    : 1.00000 
[05/04 17:23:28     92s] Clock Res. Scaling Factor    : 1.00000 
[05/04 17:23:28     92s] Shrink Factor                : 1.00000
[05/04 17:23:28     92s] Initializing multi-corner resistance tables ...
[05/04 17:23:28     92s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1249.7M)
[05/04 17:23:28     92s] Creating parasitic data file '/tmp/innovus_temp_15015_cadence_root_pnugKE/Array_15015_NcFbGU.rcdb.d' for storing RC.
[05/04 17:23:28     92s] Extracted 10.4575% (CPU Time= 0:00:00.0  MEM= 1283.7M)
[05/04 17:23:28     92s] Extracted 20.5882% (CPU Time= 0:00:00.0  MEM= 1311.7M)
[05/04 17:23:28     92s] Extracted 30.3922% (CPU Time= 0:00:00.0  MEM= 1311.7M)
[05/04 17:23:28     92s] Extracted 40.5229% (CPU Time= 0:00:00.0  MEM= 1311.7M)
[05/04 17:23:28     92s] Extracted 50.6536% (CPU Time= 0:00:00.0  MEM= 1311.7M)
[05/04 17:23:28     92s] Extracted 60.4575% (CPU Time= 0:00:00.0  MEM= 1311.7M)
[05/04 17:23:28     92s] Extracted 70.5882% (CPU Time= 0:00:00.0  MEM= 1311.7M)
[05/04 17:23:28     92s] Extracted 80.3922% (CPU Time= 0:00:00.0  MEM= 1311.7M)
[05/04 17:23:28     92s] Extracted 90.5229% (CPU Time= 0:00:00.0  MEM= 1311.7M)
[05/04 17:23:28     92s] Extracted 100% (CPU Time= 0:00:00.0  MEM= 1311.7M)
[05/04 17:23:28     92s] Number of Extracted Resistors     : 523
[05/04 17:23:28     92s] Number of Extracted Ground Cap.   : 545
[05/04 17:23:28     92s] Number of Extracted Coupling Cap. : 960
[05/04 17:23:28     92s] Opening parasitic data file '/tmp/innovus_temp_15015_cadence_root_pnugKE/Array_15015_NcFbGU.rcdb.d' for reading.
[05/04 17:23:28     92s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[05/04 17:23:28     92s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1268.4M)
[05/04 17:23:28     92s] Creating parasitic data file '/tmp/innovus_temp_15015_cadence_root_pnugKE/Array_15015_NcFbGU.rcdb_Filter.rcdb.d' for storing RC.
[05/04 17:23:28     92s] Closing parasitic data file '/tmp/innovus_temp_15015_cadence_root_pnugKE/Array_15015_NcFbGU.rcdb.d'. 48 times net's RC data read were performed.
[05/04 17:23:28     92s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1272.398M)
[05/04 17:23:28     92s] Opening parasitic data file '/tmp/innovus_temp_15015_cadence_root_pnugKE/Array_15015_NcFbGU.rcdb.d' for reading.
[05/04 17:23:28     92s] processing rcdb (/tmp/innovus_temp_15015_cadence_root_pnugKE/Array_15015_NcFbGU.rcdb.d) for hinst (top) of cell (Array);
[05/04 17:23:28     92s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1272.398M)
[05/04 17:23:28     92s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1272.398M)
[05/04 17:23:28     92s] Unfixed 0 ViaPillar Nets
[05/04 17:23:28     92s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1258.3M
[05/04 17:23:28     92s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1258.3M
[05/04 17:23:28     92s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.010, REAL:0.009, MEM:1258.3M
[05/04 17:23:28     92s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.010, REAL:0.009, MEM:1258.3M
[05/04 17:23:28     92s] *info: All cells identified as Buffer and Delay cells:
[05/04 17:23:28     92s] *info:   with footprint "DLY1X1" or "BUFX2": 
[05/04 17:23:28     92s] *info: ------------------------------------------------------------------
[05/04 17:23:28     92s] *info: (dly) DLY2X1              -  slow
[05/04 17:23:28     92s] *info: (dly) DLY1X1              -  slow
[05/04 17:23:28     92s] *info: (dly) DLY3X1              -  slow
[05/04 17:23:28     92s] *info: (dly) DLY4X1              -  slow
[05/04 17:23:28     92s] *info: (dly) DLY2X4              -  slow
[05/04 17:23:28     92s] *info: (dly) DLY3X4              -  slow
[05/04 17:23:28     92s] *info: (dly) DLY4X4              -  slow
[05/04 17:23:28     92s] *info: (dly) DLY1X4              -  slow
[05/04 17:23:28     92s] *info: (buf) CLKBUFX3            -  slow
[05/04 17:23:28     92s] *info: (buf) BUFX3               -  slow
[05/04 17:23:28     92s] *info: (buf) CLKBUFX4            -  slow
[05/04 17:23:28     92s] *info: (buf) BUFX4               -  slow
[05/04 17:23:28     92s] *info: (buf) CLKBUFX2            -  slow
[05/04 17:23:28     92s] *info: (buf) BUFX2               -  slow
[05/04 17:23:28     92s] *info: (buf) CLKBUFX6            -  slow
[05/04 17:23:28     92s] *info: (buf) BUFX6               -  slow
[05/04 17:23:28     92s] *info: (buf) CLKBUFX8            -  slow
[05/04 17:23:28     92s] *info: (buf) BUFX8               -  slow
[05/04 17:23:28     92s] *info: (buf) CLKBUFX12           -  slow
[05/04 17:23:28     92s] *info: (buf) BUFX12              -  slow
[05/04 17:23:28     92s] *info: (buf) CLKBUFX16           -  slow
[05/04 17:23:28     92s] *info: (buf) BUFX16              -  slow
[05/04 17:23:28     92s] *info: (buf) CLKBUFX20           -  slow
[05/04 17:23:28     92s] *info: (buf) BUFX20              -  slow
[05/04 17:23:28     92s] Unfixed 0 ViaPillar Nets
[05/04 17:23:28     92s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1258.3M
[05/04 17:23:28     92s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1258.3M
[05/04 17:23:28     92s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.000, REAL:0.008, MEM:1258.3M
[05/04 17:23:28     92s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.000, REAL:0.008, MEM:1258.3M
[05/04 17:23:28     92s] GigaOpt Hold Optimizer is used
[05/04 17:23:28     92s] Opening parasitic data file '/tmp/innovus_temp_15015_cadence_root_pnugKE/Array_15015_NcFbGU.rcdb.d' for reading.
[05/04 17:23:28     92s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1258.3M)
[05/04 17:23:28     92s] Initializing multi-corner resistance tables ...
[05/04 17:23:28     92s] End AAE Lib Interpolated Model. (MEM=1258.27 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/04 17:23:28     92s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:01:32 mem=1258.3M ***
[05/04 17:23:28     92s] End AAE Lib Interpolated Model. (MEM=1258.27 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/04 17:23:28     92s] **INFO: Starting Blocking QThread with 1 CPU
[05/04 17:23:28     92s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[05/04 17:23:28     92s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.3M
[05/04 17:23:28     92s] Starting SI iteration 1 using Infinite Timing Windows
[05/04 17:23:28     92s] Begin IPO call back ...
[05/04 17:23:28     92s] End IPO call back ...
[05/04 17:23:28     92s] #################################################################################
[05/04 17:23:28     92s] # Design Stage: PostRoute
[05/04 17:23:28     92s] # Design Name: Array
[05/04 17:23:28     92s] # Design Mode: 90nm
[05/04 17:23:28     92s] # Analysis Mode: MMMC OCV 
[05/04 17:23:28     92s] # Parasitics Mode: SPEF/RCDB
[05/04 17:23:28     92s] # Signoff Settings: SI On 
[05/04 17:23:28     92s] #################################################################################
[05/04 17:23:28     92s] AAE_INFO: 1 threads acquired from CTE.
[05/04 17:23:28     92s] Setting infinite Tws ...
[05/04 17:23:28     92s] First Iteration Infinite Tw... 
[05/04 17:23:28     92s] Calculate late delays in OCV mode...
[05/04 17:23:28     92s] Calculate early delays in OCV mode...
[05/04 17:23:28     92s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[05/04 17:23:28     92s] Start delay calculation (fullDC) (1 T). (MEM=0)
[05/04 17:23:28     92s] End AAE Lib Interpolated Model. (MEM=14.4258 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/04 17:23:28     92s] Total number of fetched objects 48
[05/04 17:23:28     92s] AAE_INFO-618: Total number of nets in the design is 58,  79.3 percent of the nets selected for SI analysis
[05/04 17:23:28     92s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/04 17:23:28     92s] End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
[05/04 17:23:28     92s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
[05/04 17:23:28     92s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 0.0M) ***
[05/04 17:23:28     92s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[05/04 17:23:28     92s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/04 17:23:28     92s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[05/04 17:23:28     92s] 
[05/04 17:23:28     92s] Executing IPO callback for view pruning ..
[05/04 17:23:28     92s] Starting SI iteration 2
[05/04 17:23:28     92s] AAE_INFO: 1 threads acquired from CTE.
[05/04 17:23:28     92s] Calculate late delays in OCV mode...
[05/04 17:23:28     92s] Calculate early delays in OCV mode...
[05/04 17:23:28     92s] Start delay calculation (fullDC) (1 T). (MEM=0)
[05/04 17:23:28     92s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/04 17:23:28     92s] Glitch Analysis: View Worst -- Total Number of Nets Skipped = 0. 
[05/04 17:23:28     92s] Glitch Analysis: View Worst -- Total Number of Nets Analyzed = 0. 
[05/04 17:23:28     92s] Total number of fetched objects 48
[05/04 17:23:28     92s] AAE_INFO-618: Total number of nets in the design is 58,  0.0 percent of the nets selected for SI analysis
[05/04 17:23:28     92s] End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
[05/04 17:23:28     92s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
[05/04 17:23:28     92s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 0.0M) ***
[05/04 17:23:28     92s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:00:00.4 mem=0.0M)
[05/04 17:23:28     92s] 
[05/04 17:23:28     92s] Active hold views:
[05/04 17:23:28     92s]  Worst
[05/04 17:23:28     92s]   Dominating endpoints: 0
[05/04 17:23:28     92s]   Dominating TNS: -0.000
[05/04 17:23:28     92s] 
[05/04 17:23:28     92s] Done building cte hold timing graph (fixHold) cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:00:00.4 mem=0.0M ***
[05/04 17:23:28     92s] Timing Data dump into file /tmp/innovus_temp_15015_cadence_root_pnugKE/coe_eosdata_1eMHN1/Worst.twf, for view: Worst 
[05/04 17:23:28     92s] 	 Dumping view 0 Worst 
[05/04 17:23:28     92s] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:00:00.4 mem=3.6M ***
[05/04 17:23:28     92s] *** QThread HoldInit [finish] : cpu/real = 0:00:00.4/0:00:00.0 (0.0), mem = 3.6M
[05/04 17:23:28     92s]  
_______________________________________________________________________
[05/04 17:23:28     92s] Starting SI iteration 1 using Infinite Timing Windows
[05/04 17:23:28     92s] Begin IPO call back ...
[05/04 17:23:29     92s] End IPO call back ...
[05/04 17:23:29     92s] #################################################################################
[05/04 17:23:29     92s] # Design Stage: PostRoute
[05/04 17:23:29     92s] # Design Name: Array
[05/04 17:23:29     92s] # Design Mode: 90nm
[05/04 17:23:29     92s] # Analysis Mode: MMMC OCV 
[05/04 17:23:29     92s] # Parasitics Mode: SPEF/RCDB
[05/04 17:23:29     92s] # Signoff Settings: SI On 
[05/04 17:23:29     92s] #################################################################################
[05/04 17:23:29     92s] AAE_INFO: 1 threads acquired from CTE.
[05/04 17:23:29     92s] Setting infinite Tws ...
[05/04 17:23:29     92s] First Iteration Infinite Tw... 
[05/04 17:23:29     92s] Calculate early delays in OCV mode...
[05/04 17:23:29     92s] Calculate late delays in OCV mode...
[05/04 17:23:29     92s] Topological Sorting (REAL = 0:00:00.0, MEM = 1256.3M, InitMEM = 1256.3M)
[05/04 17:23:29     92s] Start delay calculation (fullDC) (1 T). (MEM=1256.27)
[05/04 17:23:29     92s] End AAE Lib Interpolated Model. (MEM=1272.42 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/04 17:23:29     92s] Total number of fetched objects 48
[05/04 17:23:29     92s] AAE_INFO-618: Total number of nets in the design is 58,  79.3 percent of the nets selected for SI analysis
[05/04 17:23:29     92s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/04 17:23:29     92s] End delay calculation. (MEM=1309.18 CPU=0:00:00.0 REAL=0:00:00.0)
[05/04 17:23:29     92s] End delay calculation (fullDC). (MEM=1309.18 CPU=0:00:00.1 REAL=0:00:00.0)
[05/04 17:23:29     92s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1309.2M) ***
[05/04 17:23:29     92s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1309.2M)
[05/04 17:23:29     92s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/04 17:23:29     92s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1309.2M)
[05/04 17:23:29     92s] 
[05/04 17:23:29     92s] Executing IPO callback for view pruning ..
[05/04 17:23:29     92s] Starting SI iteration 2
[05/04 17:23:29     92s] AAE_INFO: 1 threads acquired from CTE.
[05/04 17:23:29     92s] Calculate early delays in OCV mode...
[05/04 17:23:29     92s] Calculate late delays in OCV mode...
[05/04 17:23:29     92s] Start delay calculation (fullDC) (1 T). (MEM=1309.16)
[05/04 17:23:29     92s] End AAE Lib Interpolated Model. (MEM=1309.16 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/04 17:23:29     92s] Glitch Analysis: View Worst -- Total Number of Nets Skipped = 0. 
[05/04 17:23:29     92s] Glitch Analysis: View Worst -- Total Number of Nets Analyzed = 48. 
[05/04 17:23:29     92s] Total number of fetched objects 48
[05/04 17:23:29     92s] AAE_INFO-618: Total number of nets in the design is 58,  0.0 percent of the nets selected for SI analysis
[05/04 17:23:29     92s] End delay calculation. (MEM=1309.16 CPU=0:00:00.0 REAL=0:00:00.0)
[05/04 17:23:29     92s] End delay calculation (fullDC). (MEM=1309.16 CPU=0:00:00.0 REAL=0:00:00.0)
[05/04 17:23:29     92s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1309.2M) ***
[05/04 17:23:29     92s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:01:33 mem=1309.2M)
[05/04 17:23:29     92s] Done building cte setup timing graph (fixHold) cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:01:33 mem=1309.2M ***
[05/04 17:23:29     92s] Setting latch borrow mode to budget during optimization.
[05/04 17:23:29     92s] *info: category slack lower bound [L 0.0] default
[05/04 17:23:29     92s] --------------------------------------------------- 
[05/04 17:23:29     92s]    Setup Violation Summary with Target Slack (0.000 ns)
[05/04 17:23:29     92s] --------------------------------------------------- 
[05/04 17:23:29     92s]          WNS    reg2regWNS
[05/04 17:23:29     92s]  -922337203685477.625 ns   -922337203685477.625 ns
[05/04 17:23:29     92s] --------------------------------------------------- 
[05/04 17:23:29     92s]   Timing Snapshot: (REF)
[05/04 17:23:29     92s]      Weighted WNS: -922337203685477.625
[05/04 17:23:29     92s]       All  PG WNS: 0.000
[05/04 17:23:29     92s]       High PG WNS: 0.000
[05/04 17:23:29     92s]       All  PG TNS: 0.000
[05/04 17:23:29     92s]       High PG TNS: 0.000
[05/04 17:23:29     92s]    Category Slack: { }
[05/04 17:23:29     92s] 
[05/04 17:23:29     92s] 
[05/04 17:23:29     92s] Creating Lib Analyzer ...
[05/04 17:23:29     92s] Creating Cell Server ...(0, 0, 0, 0)
[05/04 17:23:29     92s] Summary for sequential cells identification: 
[05/04 17:23:29     92s]   Identified SBFF number: 112
[05/04 17:23:29     92s]   Identified MBFF number: 0
[05/04 17:23:29     92s]   Identified SB Latch number: 0
[05/04 17:23:29     92s]   Identified MB Latch number: 0
[05/04 17:23:29     92s]   Not identified SBFF number: 8
[05/04 17:23:29     92s]   Not identified MBFF number: 0
[05/04 17:23:29     92s]   Not identified SB Latch number: 0
[05/04 17:23:29     92s]   Not identified MB Latch number: 0
[05/04 17:23:29     92s]   Number of sequential cells which are not FFs: 32
[05/04 17:23:29     92s] Creating Cell Server, finished. 
[05/04 17:23:29     92s] 
[05/04 17:23:29     92s]  Visiting view : Worst
[05/04 17:23:29     92s]    : PowerDomain = none : Weighted F : unweighted  = 35.80 (1.000)
[05/04 17:23:29     92s]  Visiting view : Worst
[05/04 17:23:29     92s]    : PowerDomain = none : Weighted F : unweighted  = 35.80 (1.000)
[05/04 17:23:29     92s]  Setting StdDelay to 35.80
[05/04 17:23:29     92s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[05/04 17:23:29     92s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX2 CLKINVX2 INVX3 CLKINVX3 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[05/04 17:23:29     92s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/04 17:23:29     92s] 
[05/04 17:23:29     93s] Creating Lib Analyzer, finished. 
[05/04 17:23:29     93s] Restoring autoHoldViews:  Worst
[05/04 17:23:29     93s] Restoring activeHoldViews:  Worst 
[05/04 17:23:29     93s] Restoring autoViewHoldTargetSlack: 0
[05/04 17:23:29     93s] Loading timing data from /tmp/innovus_temp_15015_cadence_root_pnugKE/coe_eosdata_1eMHN1/Worst.twf 
[05/04 17:23:29     93s] 	 Loading view 0 Worst 
[05/04 17:23:29     93s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1325.2M
[05/04 17:23:29     93s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1325.2M
[05/04 17:23:29     93s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.010, REAL:0.009, MEM:1325.2M
[05/04 17:23:29     93s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.010, REAL:0.009, MEM:1325.2M
[05/04 17:23:29     93s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 Worst
Hold  views included:
 Worst

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.434%
------------------------------------------------------------
Deleting Cell Server ...
[05/04 17:23:29     93s] Deleting Lib Analyzer.
[05/04 17:23:29     93s] Creating Cell Server ...(0, 0, 0, 0)
[05/04 17:23:29     93s] Summary for sequential cells identification: 
[05/04 17:23:29     93s]   Identified SBFF number: 112
[05/04 17:23:29     93s]   Identified MBFF number: 0
[05/04 17:23:29     93s]   Identified SB Latch number: 0
[05/04 17:23:29     93s]   Identified MB Latch number: 0
[05/04 17:23:29     93s]   Not identified SBFF number: 8
[05/04 17:23:29     93s]   Not identified MBFF number: 0
[05/04 17:23:29     93s]   Not identified SB Latch number: 0
[05/04 17:23:29     93s]   Not identified MB Latch number: 0
[05/04 17:23:29     93s]   Number of sequential cells which are not FFs: 32
[05/04 17:23:29     93s] Creating Cell Server, finished. 
[05/04 17:23:29     93s] 
[05/04 17:23:29     93s] Deleting Cell Server ...
[05/04 17:23:29     93s] 
[05/04 17:23:29     93s] Creating Lib Analyzer ...
[05/04 17:23:29     93s] Creating Cell Server ...(0, 0, 0, 0)
[05/04 17:23:29     93s] Summary for sequential cells identification: 
[05/04 17:23:29     93s]   Identified SBFF number: 112
[05/04 17:23:29     93s]   Identified MBFF number: 0
[05/04 17:23:29     93s]   Identified SB Latch number: 0
[05/04 17:23:29     93s]   Identified MB Latch number: 0
[05/04 17:23:29     93s]   Not identified SBFF number: 8
[05/04 17:23:29     93s]   Not identified MBFF number: 0
[05/04 17:23:29     93s]   Not identified SB Latch number: 0
[05/04 17:23:29     93s]   Not identified MB Latch number: 0
[05/04 17:23:29     93s]   Number of sequential cells which are not FFs: 32
[05/04 17:23:29     93s] Creating Cell Server, finished. 
[05/04 17:23:29     93s] 
[05/04 17:23:29     93s]  Visiting view : Worst
[05/04 17:23:29     93s]    : PowerDomain = none : Weighted F : unweighted  = 35.80 (1.000)
[05/04 17:23:29     93s]  Visiting view : Worst
[05/04 17:23:29     93s]    : PowerDomain = none : Weighted F : unweighted  = 35.80 (1.000)
[05/04 17:23:29     93s]  Setting StdDelay to 35.80
[05/04 17:23:29     93s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[05/04 17:23:29     93s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX2 CLKINVX2 INVX3 CLKINVX3 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[05/04 17:23:29     93s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/04 17:23:29     93s] 
[05/04 17:23:30     93s] Creating Lib Analyzer, finished. 
[05/04 17:23:30     93s] 
[05/04 17:23:30     93s] *Info: minBufDelay = 99.6 ps, libStdDelay = 35.8 ps, minBufSize = 18165600 (6.0)
[05/04 17:23:30     93s] *Info: worst delay setup view: Worst
[05/04 17:23:30     93s] Footprint list for hold buffering (delay unit: ps)
[05/04 17:23:30     93s] =================================================================
[05/04 17:23:30     93s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[05/04 17:23:30     93s] ------------------------------------------------------------------
[05/04 17:23:30     93s] *Info:      109.1       1.00    6.0   2.69 CLKBUFX2 (A,Y)
[05/04 17:23:30     93s] *Info:      109.1       1.00    6.0   2.69 BUFX2 (A,Y)
[05/04 17:23:30     93s] *Info:      101.5       1.00    8.0   2.69 CLKBUFX3 (A,Y)
[05/04 17:23:30     93s] *Info:      101.5       1.00    8.0   2.69 BUFX3 (A,Y)
[05/04 17:23:30     93s] *Info:      110.2       1.00    9.0   2.69 CLKBUFX4 (A,Y)
[05/04 17:23:30     93s] *Info:      110.2       1.00    9.0   2.69 BUFX4 (A,Y)
[05/04 17:23:30     93s] *Info:      237.5       1.00   11.0  51.82 DLY1X1 (A,Y)
[05/04 17:23:30     93s] *Info:       99.6       1.00   12.0   2.68 CLKBUFX6 (A,Y)
[05/04 17:23:30     93s] *Info:       99.6       1.00   12.0   2.68 BUFX6 (A,Y)
[05/04 17:23:30     93s] *Info:      268.6       1.00   14.0  13.30 DLY1X4 (A,Y)
[05/04 17:23:30     93s] *Info:      108.3       1.00   15.0   2.68 CLKBUFX8 (A,Y)
[05/04 17:23:30     93s] *Info:      108.3       1.00   15.0   2.68 BUFX8 (A,Y)
[05/04 17:23:30     93s] *Info:      435.6       1.00   19.0  52.16 DLY2X1 (A,Y)
[05/04 17:23:30     93s] *Info:      109.2       1.00   21.0   2.66 CLKBUFX12 (A,Y)
[05/04 17:23:30     93s] *Info:      109.2       1.00   21.0   2.66 BUFX12 (A,Y)
[05/04 17:23:30     93s] *Info:      461.4       1.00   24.0  13.38 DLY2X4 (A,Y)
[05/04 17:23:30     93s] *Info:      628.0       1.00   27.0  51.88 DLY3X1 (A,Y)
[05/04 17:23:30     93s] *Info:      114.5       1.00   28.0   2.64 CLKBUFX16 (A,Y)
[05/04 17:23:30     93s] *Info:      114.5       1.00   28.0   2.64 BUFX16 (A,Y)
[05/04 17:23:30     93s] *Info:      651.6       1.00   31.0  13.36 DLY3X4 (A,Y)
[05/04 17:23:30     93s] *Info:      109.8       1.00   34.0   2.61 CLKBUFX20 (A,Y)
[05/04 17:23:30     93s] *Info:      109.8       1.00   34.0   2.61 BUFX20 (A,Y)
[05/04 17:23:30     93s] *Info:      813.2       1.00   35.0  51.72 DLY4X1 (A,Y)
[05/04 17:23:30     93s] *Info:      847.2       1.00   38.0  13.31 DLY4X4 (A,Y)
[05/04 17:23:30     93s] =================================================================
[05/04 17:23:30     93s] **optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1013.4M, totSessionCpu=0:01:34 **
[05/04 17:23:30     93s] ### Creating LA Mngr. totSessionCpu=0:01:34 mem=1236.9M
[05/04 17:23:30     93s] ### Creating LA Mngr, finished. totSessionCpu=0:01:34 mem=1236.9M
[05/04 17:23:30     93s] ### Creating LA Mngr. totSessionCpu=0:01:34 mem=1380.6M
[05/04 17:23:30     93s] ### Creating LA Mngr, finished. totSessionCpu=0:01:34 mem=1380.6M
[05/04 17:23:30     93s] gigaOpt Hold fixing search radius: 104.400000 Microns (40 stdCellHgt)
[05/04 17:23:30     93s] gigaOpt Hold fixing search radius on new term: 13.050000 Microns (5 stdCellHgt)
[05/04 17:23:30     93s] *info: Run optDesign holdfix with 1 thread.
[05/04 17:23:30     93s] --------------------------------------------------- 
[05/04 17:23:30     93s]    Hold Timing Summary  - Initial 
[05/04 17:23:30     93s] --------------------------------------------------- 
[05/04 17:23:30     93s]  Target slack:       0.0000 ns
[05/04 17:23:30     93s]  View: Worst 
[05/04 17:23:30     93s]    WNS:  200000.0000
[05/04 17:23:30     93s]    TNS:       0.0000
[05/04 17:23:30     93s]    VP :            0
[05/04 17:23:30     93s]    Worst hold path end point: op[6] 
[05/04 17:23:30     93s] --------------------------------------------------- 
[05/04 17:23:30     93s]    Setup Timing Summary  - Initial 
[05/04 17:23:30     93s] --------------------------------------------------- 
[05/04 17:23:30     93s]  Target slack: 0.000 ns
[05/04 17:23:30     93s]  View: Worst 
[05/04 17:23:30     93s]    WNS:          inf
[05/04 17:23:30     93s]    TNS:       0.0000
[05/04 17:23:30     93s]    VP :            0
[05/04 17:23:30     93s]    Worst setup path end point:[NULL] 
[05/04 17:23:30     93s] --------------------------------------------------- 
[05/04 17:23:30     93s] *** Hold timing is met. Hold fixing is not needed 
[05/04 17:23:30     93s] **INFO: total 0 insts, 0 nets marked don't touch
[05/04 17:23:30     93s] **INFO: total 0 insts, 0 nets marked don't touch DB property
[05/04 17:23:30     93s] **INFO: total 0 insts, 0 nets unmarked don't touch

[05/04 17:23:30     93s] Latch borrow mode reset to max_borrow
[05/04 17:23:30     93s] Reported timing to dir ./timingReports
[05/04 17:23:30     93s] **optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1084.0M, totSessionCpu=0:01:34 **
[05/04 17:23:30     93s] End AAE Lib Interpolated Model. (MEM=1302.5 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/04 17:23:30     93s] Begin: glitch net info
[05/04 17:23:30     93s] glitch slack range: number of glitch nets
[05/04 17:23:30     93s] glitch slack < -0.32 : 0
[05/04 17:23:30     93s] -0.32 < glitch slack < -0.28 : 0
[05/04 17:23:30     93s] -0.28 < glitch slack < -0.24 : 0
[05/04 17:23:30     93s] -0.24 < glitch slack < -0.2 : 0
[05/04 17:23:30     93s] -0.2 < glitch slack < -0.16 : 0
[05/04 17:23:30     93s] -0.16 < glitch slack < -0.12 : 0
[05/04 17:23:30     93s] -0.12 < glitch slack < -0.08 : 0
[05/04 17:23:30     93s] -0.08 < glitch slack < -0.04 : 0
[05/04 17:23:30     93s] -0.04 < glitch slack : 0
[05/04 17:23:30     93s] End: glitch net info
[05/04 17:23:30     93s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1359.7M
[05/04 17:23:30     93s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1359.7M
[05/04 17:23:30     93s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.010, REAL:0.009, MEM:1359.7M
[05/04 17:23:30     93s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.010, REAL:0.009, MEM:1359.7M
[05/04 17:23:30     93s] End AAE Lib Interpolated Model. (MEM=1359.74 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/04 17:23:30     93s] **INFO: Starting Blocking QThread with 1 CPU
[05/04 17:23:30     93s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[05/04 17:23:30     93s] *** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.7M
[05/04 17:23:30     93s] Starting SI iteration 1 using Infinite Timing Windows
[05/04 17:23:30     93s] Begin IPO call back ...
[05/04 17:23:30     93s] End IPO call back ...
[05/04 17:23:30     93s] #################################################################################
[05/04 17:23:30     93s] # Design Stage: PostRoute
[05/04 17:23:30     93s] # Design Name: Array
[05/04 17:23:30     93s] # Design Mode: 90nm
[05/04 17:23:30     93s] # Analysis Mode: MMMC OCV 
[05/04 17:23:30     93s] # Parasitics Mode: SPEF/RCDB
[05/04 17:23:30     93s] # Signoff Settings: SI On 
[05/04 17:23:30     93s] #################################################################################
[05/04 17:23:30     93s] AAE_INFO: 1 threads acquired from CTE.
[05/04 17:23:30     93s] Setting infinite Tws ...
[05/04 17:23:30     93s] First Iteration Infinite Tw... 
[05/04 17:23:30     93s] Calculate late delays in OCV mode...
[05/04 17:23:30     93s] Calculate early delays in OCV mode...
[05/04 17:23:30     93s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[05/04 17:23:30     93s] Start delay calculation (fullDC) (1 T). (MEM=0)
[05/04 17:23:30     93s] End AAE Lib Interpolated Model. (MEM=0.769531 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/04 17:23:30     93s] Total number of fetched objects 48
[05/04 17:23:30     93s] AAE_INFO-618: Total number of nets in the design is 58,  79.3 percent of the nets selected for SI analysis
[05/04 17:23:30     93s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/04 17:23:30     93s] End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
[05/04 17:23:30     93s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
[05/04 17:23:30     93s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 0.0M) ***
[05/04 17:23:30     93s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[05/04 17:23:30     93s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/04 17:23:30     93s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[05/04 17:23:30     93s] Starting SI iteration 2
[05/04 17:23:30     93s] AAE_INFO: 1 threads acquired from CTE.
[05/04 17:23:30     93s] Calculate late delays in OCV mode...
[05/04 17:23:30     93s] Calculate early delays in OCV mode...
[05/04 17:23:30     93s] Start delay calculation (fullDC) (1 T). (MEM=0)
[05/04 17:23:30     93s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/04 17:23:30     93s] Glitch Analysis: View Worst -- Total Number of Nets Skipped = 0. 
[05/04 17:23:30     93s] Glitch Analysis: View Worst -- Total Number of Nets Analyzed = 0. 
[05/04 17:23:30     93s] Total number of fetched objects 48
[05/04 17:23:30     93s] AAE_INFO-618: Total number of nets in the design is 58,  0.0 percent of the nets selected for SI analysis
[05/04 17:23:30     93s] End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
[05/04 17:23:30     93s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
[05/04 17:23:30     93s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 0.0M) ***
[05/04 17:23:30     93s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:00:00.4 mem=0.0M)
[05/04 17:23:30     93s] *** QThread HoldRpt [finish] : cpu/real = 0:00:00.4/0:00:00.0 (0.0), mem = 0.0M
[05/04 17:23:30     93s]  
_______________________________________________________________________
[05/04 17:23:30     93s] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 Worst 
Hold  views included:
 Worst

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|    0    |    0    |
+--------------------+---------+---------+

+--------------------+---------+---------+
|     Hold mode      |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|    0    |    0    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.434%
Total number of glitch violations: 0
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:00.0, REAL=0:00:00.0, MEM=1304.5M
[05/04 17:23:30     93s] **optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1084.2M, totSessionCpu=0:01:34 **
[05/04 17:23:30     93s]  ReSet Options after AAE Based Opt flow 
[05/04 17:23:30     93s] *** Finished optDesign ***
[05/04 17:23:30     93s] 
[05/04 17:23:30     93s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:02.2 real=0:00:03.3)
[05/04 17:23:30     93s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[05/04 17:23:30     93s] 	OPT_RUNTIME:         Extraction (count =  1): (cpu=0:00:00.0 real=0:00:00.3)
[05/04 17:23:30     93s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[05/04 17:23:30     93s] 	OPT_RUNTIME:            holdOpt (count =  1): (cpu=0:00:01.5 real=0:00:01.9)
[05/04 17:23:30     93s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[05/04 17:23:30     93s] Info: pop threads available for lower-level modules during optimization.
[05/04 17:23:30     93s] Deleting Lib Analyzer.
[05/04 17:23:30     93s] Opening parasitic data file '/tmp/innovus_temp_15015_cadence_root_pnugKE/Array_15015_NcFbGU.rcdb.d' for reading.
[05/04 17:23:30     93s] Closing parasitic data file '/tmp/innovus_temp_15015_cadence_root_pnugKE/Array_15015_NcFbGU.rcdb.d'. 48 times net's RC data read were performed.
[05/04 17:23:30     93s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1316.5M)
[05/04 17:23:30     93s] Info: Destroy the CCOpt slew target map.
[05/04 17:24:06     96s] <CMD> saveNetlist Array_nets.v
[05/04 17:24:06     96s] Writing Netlist "Array_nets.v" ...
[05/04 17:24:14     97s] <CMD> saveDesign Array.enc
[05/04 17:24:14     97s] The in-memory database contained RC information but was not saved. To save 
[05/04 17:24:14     97s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[05/04 17:24:14     97s] so it should only be saved when it is really desired.
[05/04 17:24:14     97s] #% Begin save design ... (date=05/04 17:24:14, mem=1086.5M)
[05/04 17:24:14     97s] % Begin Save netlist data ... (date=05/04 17:24:14, mem=1087.2M)
[05/04 17:24:14     97s] Writing Binary DB to Array.enc.dat/Array.v.bin in single-threaded mode...
[05/04 17:24:14     97s] % End Save netlist data ... (date=05/04 17:24:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1087.3M, current mem=1087.3M)
[05/04 17:24:14     97s] % Begin Save AAE data ... (date=05/04 17:24:14, mem=1087.3M)
[05/04 17:24:14     97s] Saving AAE Data ...
[05/04 17:24:14     97s] % End Save AAE data ... (date=05/04 17:24:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1087.3M, current mem=1087.3M)
[05/04 17:24:14     97s] **WARN: (IMPCTE-104):	The constraint mode of this inactive view 'best' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
[05/04 17:24:14     97s] % Begin Save clock tree data ... (date=05/04 17:24:14, mem=1087.8M)
[05/04 17:24:14     97s] % End Save clock tree data ... (date=05/04 17:24:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1087.8M, current mem=1087.8M)
[05/04 17:24:14     97s] Saving preference file Array.enc.dat/gui.pref.tcl ...
[05/04 17:24:14     97s] Saving mode setting ...
[05/04 17:24:14     97s] Saving global file ...
[05/04 17:24:14     97s] % Begin Save floorplan data ... (date=05/04 17:24:14, mem=1088.5M)
[05/04 17:24:14     97s] Saving floorplan file ...
[05/04 17:24:14     97s] % End Save floorplan data ... (date=05/04 17:24:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1088.5M, current mem=1088.5M)
[05/04 17:24:14     97s] Saving Drc markers ...
[05/04 17:24:14     97s] ... No Drc file written since there is no markers found.
[05/04 17:24:14     97s] % Begin Save placement data ... (date=05/04 17:24:14, mem=1088.5M)
[05/04 17:24:14     97s] ** Saving stdCellPlacement_binary (version# 1) ...
[05/04 17:24:14     97s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1316.5M) ***
[05/04 17:24:14     97s] % End Save placement data ... (date=05/04 17:24:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1088.6M, current mem=1088.6M)
[05/04 17:24:14     97s] % Begin Save routing data ... (date=05/04 17:24:14, mem=1088.6M)
[05/04 17:24:14     97s] Saving route file ...
[05/04 17:24:14     97s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1316.5M) ***
[05/04 17:24:14     97s] % End Save routing data ... (date=05/04 17:24:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1089.6M, current mem=1089.6M)
[05/04 17:24:14     97s] Saving property file Array.enc.dat/Array.prop
[05/04 17:24:14     97s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1316.5M) ***
[05/04 17:24:14     97s] #Saving pin access info...
[05/04 17:24:14     97s] #
[05/04 17:24:14     97s] % Begin Save power constraints data ... (date=05/04 17:24:14, mem=1091.9M)
[05/04 17:24:14     97s] % End Save power constraints data ... (date=05/04 17:24:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1091.9M, current mem=1091.9M)
[05/04 17:24:14     97s] Generated self-contained design Array.enc.dat
[05/04 17:24:14     97s] #% End save design ... (date=05/04 17:24:14, total cpu=0:00:00.2, real=0:00:00.0, peak res=1091.9M, current mem=1018.8M)
[05/04 17:24:14     97s] 
[05/04 17:24:14     97s] *** Summary of all messages that are not suppressed in this session:
[05/04 17:24:14     97s] Severity  ID               Count  Summary                                  
[05/04 17:24:14     97s] WARNING   IMPCTE-104           1  The constraint mode of this inactive vie...
[05/04 17:24:14     97s] *** Message Summary: 1 warning(s), 0 error(s)
[05/04 17:24:14     97s] 
[05/04 17:24:25     98s] <CMD> streamOut Array.gds -mapFile streamOut.map -libName DesignLib -units 2000 -mode ALL
[05/04 17:24:25     98s] Parse map file...
[05/04 17:24:25     98s] Writing GDSII file ...
[05/04 17:24:25     98s] 	****** db unit per micron = 2000 ******
[05/04 17:24:25     98s] 	****** output gds2 file unit per micron = 2000 ******
[05/04 17:24:25     98s] 	****** unit scaling factor = 1 ******
[05/04 17:24:25     98s] Output for instance
[05/04 17:24:25     98s] Output for bump
[05/04 17:24:25     98s] Output for physical terminals
[05/04 17:24:25     98s] Output for logical terminals
[05/04 17:24:25     98s] Output for regular nets
[05/04 17:24:25     98s] Output for special nets and metal fills
[05/04 17:24:25     98s] Output for via structure generation
[05/04 17:24:25     98s] Statistics for GDS generated (version 3)
[05/04 17:24:25     98s] ----------------------------------------
[05/04 17:24:25     98s] Stream Out Layer Mapping Information:
[05/04 17:24:25     98s] GDS Layer Number          GDS Layer Name
[05/04 17:24:25     98s] ----------------------------------------
[05/04 17:24:25     98s]     191                             COMP
[05/04 17:24:25     98s]     192                          DIEAREA
[05/04 17:24:25     98s]     1                               Cont
[05/04 17:24:25     98s]     2                               Cont
[05/04 17:24:25     98s]     5                               Cont
[05/04 17:24:25     98s]     3                               Cont
[05/04 17:24:25     98s]     4                               Cont
[05/04 17:24:25     98s]     6                               Cont
[05/04 17:24:25     98s]     7                               Cont
[05/04 17:24:25     98s]     8                             Metal1
[05/04 17:24:25     98s]     9                             Metal1
[05/04 17:24:25     98s]     10                            Metal1
[05/04 17:24:25     98s]     11                            Metal1
[05/04 17:24:25     98s]     14                            Metal1
[05/04 17:24:25     98s]     12                            Metal1
[05/04 17:24:25     98s]     13                            Metal1
[05/04 17:24:25     98s]     15                            Metal1
[05/04 17:24:25     98s]     16                            Metal1
[05/04 17:24:25     98s]     17                            Metal1
[05/04 17:24:25     98s]     22                              Via1
[05/04 17:24:25     98s]     23                              Via1
[05/04 17:24:25     98s]     26                              Via1
[05/04 17:24:25     98s]     24                              Via1
[05/04 17:24:25     98s]     25                              Via1
[05/04 17:24:25     98s]     27                              Via1
[05/04 17:24:25     98s]     28                              Via1
[05/04 17:24:25     98s]     29                            Metal2
[05/04 17:24:25     98s]     30                            Metal2
[05/04 17:24:25     98s]     31                            Metal2
[05/04 17:24:25     98s]     32                            Metal2
[05/04 17:24:25     98s]     35                            Metal2
[05/04 17:24:25     98s]     33                            Metal2
[05/04 17:24:25     98s]     34                            Metal2
[05/04 17:24:25     98s]     36                            Metal2
[05/04 17:24:25     98s]     37                            Metal2
[05/04 17:24:25     98s]     38                            Metal2
[05/04 17:24:25     98s]     43                              Via2
[05/04 17:24:25     98s]     44                              Via2
[05/04 17:24:25     98s]     47                              Via2
[05/04 17:24:25     98s]     45                              Via2
[05/04 17:24:25     98s]     46                              Via2
[05/04 17:24:25     98s]     48                              Via2
[05/04 17:24:25     98s]     49                              Via2
[05/04 17:24:25     98s]     50                            Metal3
[05/04 17:24:25     98s]     51                            Metal3
[05/04 17:24:25     98s]     52                            Metal3
[05/04 17:24:25     98s]     53                            Metal3
[05/04 17:24:25     98s]     56                            Metal3
[05/04 17:24:25     98s]     54                            Metal3
[05/04 17:24:25     98s]     55                            Metal3
[05/04 17:24:25     98s]     57                            Metal3
[05/04 17:24:25     98s]     58                            Metal3
[05/04 17:24:25     98s]     59                            Metal3
[05/04 17:24:25     98s]     64                              Via3
[05/04 17:24:25     98s]     65                              Via3
[05/04 17:24:25     98s]     68                              Via3
[05/04 17:24:25     98s]     66                              Via3
[05/04 17:24:25     98s]     67                              Via3
[05/04 17:24:25     98s]     69                              Via3
[05/04 17:24:25     98s]     70                              Via3
[05/04 17:24:25     98s]     71                            Metal4
[05/04 17:24:25     98s]     72                            Metal4
[05/04 17:24:25     98s]     73                            Metal4
[05/04 17:24:25     98s]     74                            Metal4
[05/04 17:24:25     98s]     77                            Metal4
[05/04 17:24:25     98s]     75                            Metal4
[05/04 17:24:25     98s]     76                            Metal4
[05/04 17:24:25     98s]     78                            Metal4
[05/04 17:24:25     98s]     79                            Metal4
[05/04 17:24:25     98s]     80                            Metal4
[05/04 17:24:25     98s]     85                              Via4
[05/04 17:24:25     98s]     86                              Via4
[05/04 17:24:25     98s]     89                              Via4
[05/04 17:24:25     98s]     87                              Via4
[05/04 17:24:25     98s]     88                              Via4
[05/04 17:24:25     98s]     90                              Via4
[05/04 17:24:25     98s]     91                              Via4
[05/04 17:24:25     98s]     92                            Metal5
[05/04 17:24:25     98s]     93                            Metal5
[05/04 17:24:25     98s]     94                            Metal5
[05/04 17:24:25     98s]     95                            Metal5
[05/04 17:24:25     98s]     98                            Metal5
[05/04 17:24:25     98s]     96                            Metal5
[05/04 17:24:25     98s]     97                            Metal5
[05/04 17:24:25     98s]     99                            Metal5
[05/04 17:24:25     98s]     100                           Metal5
[05/04 17:24:25     98s]     101                           Metal5
[05/04 17:24:25     98s]     106                             Via5
[05/04 17:24:25     98s]     107                             Via5
[05/04 17:24:25     98s]     110                             Via5
[05/04 17:24:25     98s]     108                             Via5
[05/04 17:24:25     98s]     109                             Via5
[05/04 17:24:25     98s]     111                             Via5
[05/04 17:24:25     98s]     112                             Via5
[05/04 17:24:25     98s]     113                           Metal6
[05/04 17:24:25     98s]     114                           Metal6
[05/04 17:24:25     98s]     115                           Metal6
[05/04 17:24:25     98s]     116                           Metal6
[05/04 17:24:25     98s]     119                           Metal6
[05/04 17:24:25     98s]     117                           Metal6
[05/04 17:24:25     98s]     118                           Metal6
[05/04 17:24:25     98s]     120                           Metal6
[05/04 17:24:25     98s]     121                           Metal6
[05/04 17:24:25     98s]     122                           Metal6
[05/04 17:24:25     98s]     127                             Via6
[05/04 17:24:25     98s]     128                             Via6
[05/04 17:24:25     98s]     131                             Via6
[05/04 17:24:25     98s]     129                             Via6
[05/04 17:24:25     98s]     130                             Via6
[05/04 17:24:25     98s]     132                             Via6
[05/04 17:24:25     98s]     133                             Via6
[05/04 17:24:25     98s]     134                           Metal7
[05/04 17:24:25     98s]     135                           Metal7
[05/04 17:24:25     98s]     136                           Metal7
[05/04 17:24:25     98s]     137                           Metal7
[05/04 17:24:25     98s]     140                           Metal7
[05/04 17:24:25     98s]     138                           Metal7
[05/04 17:24:25     98s]     139                           Metal7
[05/04 17:24:25     98s]     141                           Metal7
[05/04 17:24:25     98s]     142                           Metal7
[05/04 17:24:25     98s]     143                           Metal7
[05/04 17:24:25     98s]     148                             Via7
[05/04 17:24:25     98s]     149                             Via7
[05/04 17:24:25     98s]     152                             Via7
[05/04 17:24:25     98s]     150                             Via7
[05/04 17:24:25     98s]     151                             Via7
[05/04 17:24:25     98s]     153                             Via7
[05/04 17:24:25     98s]     154                             Via7
[05/04 17:24:25     98s]     155                           Metal8
[05/04 17:24:25     98s]     156                           Metal8
[05/04 17:24:25     98s]     157                           Metal8
[05/04 17:24:25     98s]     158                           Metal8
[05/04 17:24:25     98s]     161                           Metal8
[05/04 17:24:25     98s]     159                           Metal8
[05/04 17:24:25     98s]     160                           Metal8
[05/04 17:24:25     98s]     162                           Metal8
[05/04 17:24:25     98s]     163                           Metal8
[05/04 17:24:25     98s]     164                           Metal8
[05/04 17:24:25     98s]     169                             Via8
[05/04 17:24:25     98s]     170                             Via8
[05/04 17:24:25     98s]     173                             Via8
[05/04 17:24:25     98s]     171                             Via8
[05/04 17:24:25     98s]     172                             Via8
[05/04 17:24:25     98s]     174                             Via8
[05/04 17:24:25     98s]     175                             Via8
[05/04 17:24:25     98s]     176                           Metal9
[05/04 17:24:25     98s]     177                           Metal9
[05/04 17:24:25     98s]     178                           Metal9
[05/04 17:24:25     98s]     179                           Metal9
[05/04 17:24:25     98s]     182                           Metal9
[05/04 17:24:25     98s]     180                           Metal9
[05/04 17:24:25     98s]     181                           Metal9
[05/04 17:24:25     98s]     183                           Metal9
[05/04 17:24:25     98s]     184                           Metal9
[05/04 17:24:25     98s]     185                           Metal9
[05/04 17:24:25     98s]     18                            Metal1
[05/04 17:24:25     98s]     19                            Metal1
[05/04 17:24:25     98s]     20                            Metal1
[05/04 17:24:25     98s]     21                            Metal1
[05/04 17:24:25     98s]     39                            Metal2
[05/04 17:24:25     98s]     40                            Metal2
[05/04 17:24:25     98s]     41                            Metal2
[05/04 17:24:25     98s]     42                            Metal2
[05/04 17:24:25     98s]     60                            Metal3
[05/04 17:24:25     98s]     61                            Metal3
[05/04 17:24:25     98s]     62                            Metal3
[05/04 17:24:25     98s]     63                            Metal3
[05/04 17:24:25     98s]     81                            Metal4
[05/04 17:24:25     98s]     82                            Metal4
[05/04 17:24:25     98s]     83                            Metal4
[05/04 17:24:25     98s]     84                            Metal4
[05/04 17:24:25     98s]     102                           Metal5
[05/04 17:24:25     98s]     103                           Metal5
[05/04 17:24:25     98s]     104                           Metal5
[05/04 17:24:25     98s]     105                           Metal5
[05/04 17:24:25     98s]     123                           Metal6
[05/04 17:24:25     98s]     124                           Metal6
[05/04 17:24:25     98s]     125                           Metal6
[05/04 17:24:25     98s]     126                           Metal6
[05/04 17:24:25     98s]     144                           Metal7
[05/04 17:24:25     98s]     145                           Metal7
[05/04 17:24:25     98s]     146                           Metal7
[05/04 17:24:25     98s]     147                           Metal7
[05/04 17:24:25     98s]     165                           Metal8
[05/04 17:24:25     98s]     166                           Metal8
[05/04 17:24:25     98s]     167                           Metal8
[05/04 17:24:25     98s]     168                           Metal8
[05/04 17:24:25     98s]     186                           Metal9
[05/04 17:24:25     98s]     187                           Metal9
[05/04 17:24:25     98s]     188                           Metal9
[05/04 17:24:25     98s]     189                           Metal9
[05/04 17:24:25     98s] 
[05/04 17:24:25     98s] 
[05/04 17:24:25     98s] Stream Out Information Processed for GDS version 3:
[05/04 17:24:25     98s] Units: 2000 DBU
[05/04 17:24:25     98s] 
[05/04 17:24:25     98s] Object                             Count
[05/04 17:24:25     98s] ----------------------------------------
[05/04 17:24:25     98s] Instances                             28
[05/04 17:24:25     98s] 
[05/04 17:24:25     98s] Ports/Pins                            16
[05/04 17:24:25     98s]     metal layer Metal1                16
[05/04 17:24:25     98s] 
[05/04 17:24:25     98s] Nets                                 332
[05/04 17:24:25     98s]     metal layer Metal1                66
[05/04 17:24:25     98s]     metal layer Metal2               172
[05/04 17:24:25     98s]     metal layer Metal3                94
[05/04 17:24:25     98s] 
[05/04 17:24:25     98s]     Via Instances                    191
[05/04 17:24:25     98s] 
[05/04 17:24:25     98s] Special Nets                          44
[05/04 17:24:25     98s]     metal layer Metal1                18
[05/04 17:24:25     98s]     metal layer Metal8                13
[05/04 17:24:25     98s]     metal layer Metal9                13
[05/04 17:24:25     98s] 
[05/04 17:24:25     98s]     Via Instances                    104
[05/04 17:24:25     98s] 
[05/04 17:24:25     98s] Metal Fills                            0
[05/04 17:24:25     98s] 
[05/04 17:24:25     98s]     Via Instances                      0
[05/04 17:24:25     98s] 
[05/04 17:24:25     98s] Metal FillOPCs                         0
[05/04 17:24:25     98s] 
[05/04 17:24:25     98s]     Via Instances                      0
[05/04 17:24:25     98s] 
[05/04 17:24:25     98s] Text                                  66
[05/04 17:24:25     98s]     metal layer Metal1                26
[05/04 17:24:25     98s]     metal layer Metal2                27
[05/04 17:24:25     98s]     metal layer Metal3                11
[05/04 17:24:25     98s]     metal layer Metal9                 2
[05/04 17:24:25     98s] 
[05/04 17:24:25     98s] 
[05/04 17:24:25     98s] Blockages                              0
[05/04 17:24:25     98s] 
[05/04 17:24:25     98s] 
[05/04 17:24:25     98s] Custom Text                            0
[05/04 17:24:25     98s] 
[05/04 17:24:25     98s] 
[05/04 17:24:25     98s] Custom Box                             0
[05/04 17:24:25     98s] 
[05/04 17:24:25     98s] Trim Metal                             0
[05/04 17:24:25     98s] 
[05/04 17:24:25     98s] ######Streamout is finished!
