// Seed: 365735701
module module_0 (
    input logic id_0,
    input id_1,
    input id_2,
    output logic id_3,
    input reg id_4,
    output id_5
);
  logic id_6;
  logic id_7, id_8;
  reg id_9, id_10, id_11 = 1;
  logic id_12;
  type_0 id_13 (1);
  always
    if (1) id_3 = id_12;
    else;
  logic id_14;
  logic id_15, id_16;
  always id_11 = 1;
  assign id_11 = id_4;
  reg id_17, id_18, id_19;
  initial id_19 <= id_11;
endmodule
