// Seed: 2575466792
module module_0 (
    input supply1 id_0,
    input wor id_1,
    output wor id_2,
    output wor id_3,
    input uwire id_4,
    input wor id_5
    , id_9,
    input uwire id_6,
    input wire id_7
);
  assign id_3 = id_7;
  tri  id_10 = 1;
  wire id_11;
  wor  id_12 = id_12++;
endmodule
module module_1 (
    input supply1 id_0,
    output supply0 id_1,
    input wire id_2,
    input tri id_3,
    output tri id_4,
    output supply1 id_5,
    input tri0 id_6
);
  module_0 modCall_1 (
      id_3,
      id_2,
      id_5,
      id_1,
      id_3,
      id_0,
      id_6,
      id_0
  );
  assign modCall_1.id_6 = 0;
  wire id_8;
  and primCall (id_1, id_0, id_3, id_2, id_6);
endmodule
