// Seed: 3523129403
module module_0 (
    input  wire id_0,
    input  tri0 id_1,
    input  wire id_2,
    input  wor  id_3,
    output wire id_4
);
  assign id_4 = id_0;
  assign module_1._id_1 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd26,
    parameter id_3 = 32'd40
) (
    output wire  id_0,
    input  uwire _id_1,
    input  wand  id_2,
    input  uwire _id_3,
    output tri   id_4
);
  wire id_6, id_7;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_0
  );
  assign id_0 = -1;
  wire id_8;
  parameter id_9 = 1 < 1;
  wire [id_1  ==  -1 : 1  ==  id_3] id_10;
endmodule
