Analysis & Synthesis report for battleships
Fri May 02 10:46:15 2014
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |battleships|de2lcd:LCDscreen|next_command
 12. State Machine - |battleships|de2lcd:LCDscreen|state
 13. State Machine - |battleships|DE2_Audio_Example:Sounds|avconf:avc|mSetup_ST
 14. User-Specified and Inferred Latches
 15. Registers Removed During Synthesis
 16. Removed Registers Triggering Further Register Optimizations
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Registers Packed Into Inferred Megafunctions
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Source assignments for DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram
 22. Source assignments for DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram
 23. Source assignments for DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram
 24. Source assignments for DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram
 25. Source assignments for VGA_top_level:vga_0|pixelGenerator:videoGen|colorROM:colors|altsyncram:altsyncram_component|altsyncram_pv71:auto_generated
 26. Source assignments for DE2_Audio_Example:Sounds|altsyncram:Ram0_rtl_0|altsyncram_k491:auto_generated
 27. Parameter Settings for User Entity Instance: DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer
 28. Parameter Settings for User Entity Instance: DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter
 29. Parameter Settings for User Entity Instance: DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO
 30. Parameter Settings for User Entity Instance: DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO
 31. Parameter Settings for User Entity Instance: DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO
 32. Parameter Settings for User Entity Instance: DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO
 33. Parameter Settings for User Entity Instance: DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer
 34. Parameter Settings for User Entity Instance: DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO
 35. Parameter Settings for User Entity Instance: DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO
 36. Parameter Settings for User Entity Instance: DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO
 37. Parameter Settings for User Entity Instance: DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO
 38. Parameter Settings for User Entity Instance: DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component
 39. Parameter Settings for User Entity Instance: DE2_Audio_Example:Sounds|avconf:avc
 40. Parameter Settings for User Entity Instance: VGA_top_level:vga_0|pixelGenerator:videoGen|colorROM:colors|altsyncram:altsyncram_component
 41. Parameter Settings for Inferred Entity Instance: DE2_Audio_Example:Sounds|altsyncram:Ram0_rtl_0
 42. Parameter Settings for Inferred Entity Instance: DE2_Audio_Example:Sounds|lpm_mult:Mult0
 43. scfifo Parameter Settings by Entity Instance
 44. altpll Parameter Settings by Entity Instance
 45. altsyncram Parameter Settings by Entity Instance
 46. lpm_mult Parameter Settings by Entity Instance
 47. Port Connectivity Checks: "ps2:keyboard_0"
 48. Port Connectivity Checks: "DE2_Audio_Example:Sounds|avconf:avc|I2C_Controller:u0"
 49. Port Connectivity Checks: "DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock"
 50. Port Connectivity Checks: "DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer"
 51. Port Connectivity Checks: "DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer"
 52. Port Connectivity Checks: "DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller"
 53. Port Connectivity Checks: "DE2_Audio_Example:Sounds"
 54. Elapsed Time Per Partition
 55. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri May 02 10:46:15 2014           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; battleships                                     ;
; Top-level Entity Name              ; battleships                                     ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 8,233                                           ;
;     Total combinational functions  ; 8,124                                           ;
;     Dedicated logic registers      ; 1,522                                           ;
; Total registers                    ; 1522                                            ;
; Total pins                         ; 128                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 278,768                                         ;
; Embedded Multiplier 9-bit elements ; 4                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; battleships        ; battleships        ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                  ;
+----------------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                         ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                                             ; Library ;
+----------------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------+
; files/DE2_Audio_Example.v                                ; yes             ; User Verilog HDL File                                 ; C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/DE2_Audio_Example.v                                ;         ;
; files/avconf/I2C_Controller.v                            ; yes             ; User Verilog HDL File                                 ; C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/avconf/I2C_Controller.v                            ;         ;
; files/avconf/avconf.v                                    ; yes             ; User Verilog HDL File                                 ; C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/avconf/avconf.v                                    ;         ;
; files/Audio_Controller/Audio_Controller.v                ; yes             ; User Verilog HDL File                                 ; C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/Audio_Controller/Audio_Controller.v                ;         ;
; files/Audio_Controller/Audio_Clock.v                     ; yes             ; User Wizard-Generated File                            ; C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/Audio_Controller/Audio_Clock.v                     ;         ;
; files/Audio_Controller/Altera_UP_SYNC_FIFO.v             ; yes             ; User Verilog HDL File                                 ; C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/Audio_Controller/Altera_UP_SYNC_FIFO.v             ;         ;
; files/Audio_Controller/Altera_UP_Clock_Edge.v            ; yes             ; User Verilog HDL File                                 ; C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/Audio_Controller/Altera_UP_Clock_Edge.v            ;         ;
; files/Audio_Controller/Altera_UP_Audio_Out_Serializer.v  ; yes             ; User Verilog HDL File                                 ; C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/Audio_Controller/Altera_UP_Audio_Out_Serializer.v  ;         ;
; files/Audio_Controller/Altera_UP_Audio_In_Deserializer.v ; yes             ; User Verilog HDL File                                 ; C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/Audio_Controller/Altera_UP_Audio_In_Deserializer.v ;         ;
; files/Audio_Controller/Altera_UP_Audio_Bit_Counter.v     ; yes             ; User Verilog HDL File                                 ; C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/Audio_Controller/Altera_UP_Audio_Bit_Counter.v     ;         ;
; files/VGA_top_level.vhd                                  ; yes             ; User VHDL File                                        ; C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/VGA_top_level.vhd                                  ;         ;
; files/vga_sync.vhd                                       ; yes             ; User VHDL File                                        ; C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/vga_sync.vhd                                       ;         ;
; files/ps2.vhd                                            ; yes             ; User VHDL File                                        ; C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/ps2.vhd                                            ;         ;
; files/pixelGenerator.vhd                                 ; yes             ; User VHDL File                                        ; C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/pixelGenerator.vhd                                 ;         ;
; files/oneshot.vhd                                        ; yes             ; User VHDL File                                        ; C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/oneshot.vhd                                        ;         ;
; files/leddcd.vhd                                         ; yes             ; User VHDL File                                        ; C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/leddcd.vhd                                         ;         ;
; files/keyboard.vhd                                       ; yes             ; User VHDL File                                        ; C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/keyboard.vhd                                       ;         ;
; files/de2lcd.vhd                                         ; yes             ; User VHDL File                                        ; C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/de2lcd.vhd                                         ;         ;
; files/colorROM.vhd                                       ; yes             ; User Wizard-Generated File                            ; C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/colorROM.vhd                                       ;         ;
; files/battleships_const.vhd                              ; yes             ; User VHDL File                                        ; C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/battleships_const.vhd                              ;         ;
; files/battleships.vhd                                    ; yes             ; User VHDL File                                        ; C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/battleships.vhd                                    ;         ;
; scfifo.tdf                                               ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf                                                                             ;         ;
; a_regfifo.inc                                            ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_regfifo.inc                                                                          ;         ;
; a_dpfifo.inc                                             ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                           ;         ;
; a_i2fifo.inc                                             ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                           ;         ;
; a_fffifo.inc                                             ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_fffifo.inc                                                                           ;         ;
; a_f2fifo.inc                                             ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                           ;         ;
; aglobal130.inc                                           ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                                                                         ;         ;
; db/scfifo_5041.tdf                                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/db/scfifo_5041.tdf                                       ;         ;
; db/a_dpfifo_on31.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/db/a_dpfifo_on31.tdf                                     ;         ;
; db/altsyncram_rc81.tdf                                   ; yes             ; Auto-Generated Megafunction                           ; C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/db/altsyncram_rc81.tdf                                   ;         ;
; db/cmpr_2o8.tdf                                          ; yes             ; Auto-Generated Megafunction                           ; C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/db/cmpr_2o8.tdf                                          ;         ;
; db/cntr_d5b.tdf                                          ; yes             ; Auto-Generated Megafunction                           ; C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/db/cntr_d5b.tdf                                          ;         ;
; db/cntr_q57.tdf                                          ; yes             ; Auto-Generated Megafunction                           ; C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/db/cntr_q57.tdf                                          ;         ;
; db/cntr_e5b.tdf                                          ; yes             ; Auto-Generated Megafunction                           ; C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/db/cntr_e5b.tdf                                          ;         ;
; altpll.tdf                                               ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf                                                                             ;         ;
; stratix_pll.inc                                          ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_pll.inc                                                                        ;         ;
; stratixii_pll.inc                                        ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratixii_pll.inc                                                                      ;         ;
; cycloneii_pll.inc                                        ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                      ;         ;
; altsyncram.tdf                                           ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                                                                         ;         ;
; stratix_ram_block.inc                                    ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                  ;         ;
; lpm_mux.inc                                              ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                                                                            ;         ;
; lpm_decode.inc                                           ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                                                                         ;         ;
; a_rdenreg.inc                                            ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                          ;         ;
; altrom.inc                                               ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                                                                             ;         ;
; altram.inc                                               ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                                                                             ;         ;
; altdpram.inc                                             ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                                                                           ;         ;
; db/altsyncram_pv71.tdf                                   ; yes             ; Auto-Generated Megafunction                           ; C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/db/altsyncram_pv71.tdf                                   ;         ;
; db/altsyncram_k491.tdf                                   ; yes             ; Auto-Generated Megafunction                           ; C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/db/altsyncram_k491.tdf                                   ;         ;
; db/battleships.rom0_de2_audio_example_d06796cf.hdl.mif   ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/db/battleships.rom0_de2_audio_example_d06796cf.hdl.mif   ;         ;
; db/decode_1oa.tdf                                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/db/decode_1oa.tdf                                        ;         ;
; db/mux_ujb.tdf                                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/db/mux_ujb.tdf                                           ;         ;
; lpm_mult.tdf                                             ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf                                                                           ;         ;
; lpm_add_sub.inc                                          ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                        ;         ;
; multcore.inc                                             ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.inc                                                                           ;         ;
; bypassff.inc                                             ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc                                                                           ;         ;
; altshift.inc                                             ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc                                                                           ;         ;
; db/mult_u4t.tdf                                          ; yes             ; Auto-Generated Megafunction                           ; C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/db/mult_u4t.tdf                                          ;         ;
+----------------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary          ;
+---------------------------------------------+--------+
; Resource                                    ; Usage  ;
+---------------------------------------------+--------+
; Estimated Total logic elements              ; 8,233  ;
;                                             ;        ;
; Total combinational functions               ; 8124   ;
; Logic element usage by number of LUT inputs ;        ;
;     -- 4 input functions                    ; 5440   ;
;     -- 3 input functions                    ; 1578   ;
;     -- <=2 input functions                  ; 1106   ;
;                                             ;        ;
; Logic elements by mode                      ;        ;
;     -- normal mode                          ; 6796   ;
;     -- arithmetic mode                      ; 1328   ;
;                                             ;        ;
; Total registers                             ; 1522   ;
;     -- Dedicated logic registers            ; 1522   ;
;     -- I/O registers                        ; 0      ;
;                                             ;        ;
; I/O pins                                    ; 128    ;
; Total memory bits                           ; 278768 ;
; Embedded Multiplier 9-bit elements          ; 4      ;
; Total PLLs                                  ; 1      ;
;     -- PLLs                                 ; 1      ;
;                                             ;        ;
; Maximum fan-out node                        ; clk    ;
; Maximum fan-out                             ; 1513   ;
; Total fan-out                               ; 37208  ;
; Average fan-out                             ; 3.72   ;
+---------------------------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                       ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                    ; Library Name ;
+------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |battleships                                                     ; 8124 (5723)       ; 1522 (1014)  ; 278768      ; 4            ; 0       ; 2         ; 128  ; 0            ; |battleships                                                                                                                                                                                                                                                           ; work         ;
;    |DE2_Audio_Example:Sounds|                                    ; 700 (136)         ; 328 (32)     ; 278528      ; 4            ; 0       ; 2         ; 0    ; 0            ; |battleships|DE2_Audio_Example:Sounds                                                                                                                                                                                                                                  ; work         ;
;       |Audio_Controller:Audio_Controller|                        ; 323 (4)           ; 222 (4)      ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |battleships|DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller                                                                                                                                                                                                ; work         ;
;          |Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer| ; 155 (41)          ; 108 (36)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |battleships|DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer                                                                                                                                          ; work         ;
;             |Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|  ; 10 (10)           ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |battleships|DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter                                                                                        ; work         ;
;             |Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|     ; 52 (0)            ; 33 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |battleships|DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO                                                                                           ; work         ;
;                |scfifo:Sync_FIFO|                                ; 52 (0)            ; 33 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |battleships|DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                          ; work         ;
;                   |scfifo_5041:auto_generated|                   ; 52 (0)            ; 33 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |battleships|DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated                                               ; work         ;
;                      |a_dpfifo_on31:dpfifo|                      ; 52 (29)           ; 33 (13)      ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |battleships|DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo                          ; work         ;
;                         |altsyncram_rc81:FIFOram|                ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |battleships|DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram  ; work         ;
;                         |cntr_d5b:rd_ptr_msb|                    ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |battleships|DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb      ; work         ;
;                         |cntr_e5b:wr_ptr|                        ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |battleships|DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr          ; work         ;
;                         |cntr_q57:usedw_counter|                 ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |battleships|DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter   ; work         ;
;             |Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|    ; 52 (0)            ; 33 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |battleships|DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO                                                                                          ; work         ;
;                |scfifo:Sync_FIFO|                                ; 52 (0)            ; 33 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |battleships|DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                         ; work         ;
;                   |scfifo_5041:auto_generated|                   ; 52 (0)            ; 33 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |battleships|DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated                                              ; work         ;
;                      |a_dpfifo_on31:dpfifo|                      ; 52 (29)           ; 33 (13)      ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |battleships|DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo                         ; work         ;
;                         |altsyncram_rc81:FIFOram|                ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |battleships|DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram ; work         ;
;                         |cntr_d5b:rd_ptr_msb|                    ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |battleships|DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb     ; work         ;
;                         |cntr_e5b:wr_ptr|                        ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |battleships|DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr         ; work         ;
;                         |cntr_q57:usedw_counter|                 ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |battleships|DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter  ; work         ;
;          |Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|   ; 163 (57)          ; 104 (38)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |battleships|DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer                                                                                                                                            ; work         ;
;             |Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|    ; 53 (0)            ; 33 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |battleships|DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO                                                                                            ; work         ;
;                |scfifo:Sync_FIFO|                                ; 53 (0)            ; 33 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |battleships|DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                           ; work         ;
;                   |scfifo_5041:auto_generated|                   ; 53 (0)            ; 33 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |battleships|DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated                                                ; work         ;
;                      |a_dpfifo_on31:dpfifo|                      ; 53 (30)           ; 33 (13)      ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |battleships|DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo                           ; work         ;
;                         |altsyncram_rc81:FIFOram|                ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |battleships|DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram   ; work         ;
;                         |cntr_d5b:rd_ptr_msb|                    ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |battleships|DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb       ; work         ;
;                         |cntr_e5b:wr_ptr|                        ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |battleships|DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr           ; work         ;
;                         |cntr_q57:usedw_counter|                 ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |battleships|DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter    ; work         ;
;             |Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|   ; 53 (0)            ; 33 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |battleships|DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO                                                                                           ; work         ;
;                |scfifo:Sync_FIFO|                                ; 53 (0)            ; 33 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |battleships|DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                          ; work         ;
;                   |scfifo_5041:auto_generated|                   ; 53 (0)            ; 33 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |battleships|DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated                                               ; work         ;
;                      |a_dpfifo_on31:dpfifo|                      ; 53 (30)           ; 33 (13)      ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |battleships|DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo                          ; work         ;
;                         |altsyncram_rc81:FIFOram|                ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |battleships|DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram  ; work         ;
;                         |cntr_d5b:rd_ptr_msb|                    ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |battleships|DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb      ; work         ;
;                         |cntr_e5b:wr_ptr|                        ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |battleships|DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr          ; work         ;
;                         |cntr_q57:usedw_counter|                 ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |battleships|DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter   ; work         ;
;          |Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|       ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |battleships|DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges                                                                                                                                                ; work         ;
;          |Altera_UP_Clock_Edge:Bit_Clock_Edges|                  ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |battleships|DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:Bit_Clock_Edges                                                                                                                                                           ; work         ;
;          |Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|       ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |battleships|DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges                                                                                                                                                ; work         ;
;          |Audio_Clock:Audio_Clock|                               ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |battleships|DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock                                                                                                                                                                        ; work         ;
;             |altpll:altpll_component|                            ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |battleships|DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component                                                                                                                                                ; work         ;
;       |altsyncram:Ram0_rtl_0|                                    ; 34 (0)            ; 1 (0)        ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |battleships|DE2_Audio_Example:Sounds|altsyncram:Ram0_rtl_0                                                                                                                                                                                                            ; work         ;
;          |altsyncram_k491:auto_generated|                        ; 34 (0)            ; 1 (1)        ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |battleships|DE2_Audio_Example:Sounds|altsyncram:Ram0_rtl_0|altsyncram_k491:auto_generated                                                                                                                                                                             ; work         ;
;             |decode_1oa:deep_decode|                             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |battleships|DE2_Audio_Example:Sounds|altsyncram:Ram0_rtl_0|altsyncram_k491:auto_generated|decode_1oa:deep_decode                                                                                                                                                      ; work         ;
;             |mux_ujb:mux2|                                       ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |battleships|DE2_Audio_Example:Sounds|altsyncram:Ram0_rtl_0|altsyncram_k491:auto_generated|mux_ujb:mux2                                                                                                                                                                ; work         ;
;       |avconf:avc|                                               ; 188 (139)         ; 73 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |battleships|DE2_Audio_Example:Sounds|avconf:avc                                                                                                                                                                                                                       ; work         ;
;          |I2C_Controller:u0|                                     ; 49 (49)           ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |battleships|DE2_Audio_Example:Sounds|avconf:avc|I2C_Controller:u0                                                                                                                                                                                                     ; work         ;
;       |lpm_mult:Mult0|                                           ; 19 (0)            ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |battleships|DE2_Audio_Example:Sounds|lpm_mult:Mult0                                                                                                                                                                                                                   ; work         ;
;          |mult_u4t:auto_generated|                               ; 19 (19)           ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |battleships|DE2_Audio_Example:Sounds|lpm_mult:Mult0|mult_u4t:auto_generated                                                                                                                                                                                           ; work         ;
;    |VGA_top_level:vga_0|                                         ; 1484 (0)          ; 46 (0)       ; 240         ; 0            ; 0       ; 0         ; 0    ; 0            ; |battleships|VGA_top_level:vga_0                                                                                                                                                                                                                                       ; work         ;
;       |VGA_SYNC:videoSync|                                       ; 58 (58)           ; 46 (46)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |battleships|VGA_top_level:vga_0|VGA_SYNC:videoSync                                                                                                                                                                                                                    ; work         ;
;       |pixelGenerator:videoGen|                                  ; 1426 (1426)       ; 0 (0)        ; 240         ; 0            ; 0       ; 0         ; 0    ; 0            ; |battleships|VGA_top_level:vga_0|pixelGenerator:videoGen                                                                                                                                                                                                               ; work         ;
;          |colorROM:colors|                                       ; 0 (0)             ; 0 (0)        ; 240         ; 0            ; 0       ; 0         ; 0    ; 0            ; |battleships|VGA_top_level:vga_0|pixelGenerator:videoGen|colorROM:colors                                                                                                                                                                                               ; work         ;
;             |altsyncram:altsyncram_component|                    ; 0 (0)             ; 0 (0)        ; 240         ; 0            ; 0       ; 0         ; 0    ; 0            ; |battleships|VGA_top_level:vga_0|pixelGenerator:videoGen|colorROM:colors|altsyncram:altsyncram_component                                                                                                                                                               ; work         ;
;                |altsyncram_pv71:auto_generated|                  ; 0 (0)             ; 0 (0)        ; 240         ; 0            ; 0       ; 0         ; 0    ; 0            ; |battleships|VGA_top_level:vga_0|pixelGenerator:videoGen|colorROM:colors|altsyncram:altsyncram_component|altsyncram_pv71:auto_generated                                                                                                                                ; work         ;
;    |de2lcd:LCDscreen|                                            ; 135 (135)         ; 82 (82)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |battleships|de2lcd:LCDscreen                                                                                                                                                                                                                                          ; work         ;
;    |leddcd:conv0|                                                ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |battleships|leddcd:conv0                                                                                                                                                                                                                                              ; work         ;
;    |leddcd:conv1|                                                ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |battleships|leddcd:conv1                                                                                                                                                                                                                                              ; work         ;
;    |leddcd:conv2|                                                ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |battleships|leddcd:conv2                                                                                                                                                                                                                                              ; work         ;
;    |leddcd:conv3|                                                ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |battleships|leddcd:conv3                                                                                                                                                                                                                                              ; work         ;
;    |ps2:keyboard_0|                                              ; 44 (0)            ; 52 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |battleships|ps2:keyboard_0                                                                                                                                                                                                                                            ; work         ;
;       |keyboard:u1|                                              ; 14 (14)           ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |battleships|ps2:keyboard_0|keyboard:u1                                                                                                                                                                                                                                ; work         ;
;       |leddcd:l1|                                                ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |battleships|ps2:keyboard_0|leddcd:l1                                                                                                                                                                                                                                  ; work         ;
;       |leddcd:l2|                                                ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |battleships|ps2:keyboard_0|leddcd:l2                                                                                                                                                                                                                                  ; work         ;
;       |leddcd:l3|                                                ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |battleships|ps2:keyboard_0|leddcd:l3                                                                                                                                                                                                                                  ; work         ;
;       |leddcd:l4|                                                ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |battleships|ps2:keyboard_0|leddcd:l4                                                                                                                                                                                                                                  ; work         ;
;       |oneshot:pulser|                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |battleships|ps2:keyboard_0|oneshot:pulser                                                                                                                                                                                                                             ; work         ;
+------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------------------------------------+
; Name                                                                                                                                                                                                                                                                 ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------------------------------------+
; DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096   ; None                                                   ;
; DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096   ; None                                                   ;
; DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096   ; None                                                   ;
; DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096   ; None                                                   ;
; DE2_Audio_Example:Sounds|altsyncram:Ram0_rtl_0|altsyncram_k491:auto_generated|ALTSYNCRAM                                                                                                                                                                             ; AUTO ; ROM              ; 8192         ; 32           ; --           ; --           ; 262144 ; db/battleships.rom0_DE2_Audio_Example_d06796cf.hdl.mif ;
; VGA_top_level:vga_0|pixelGenerator:videoGen|colorROM:colors|altsyncram:altsyncram_component|altsyncram_pv71:auto_generated|ALTSYNCRAM                                                                                                                                ; AUTO ; ROM              ; 8            ; 30           ; --           ; --           ; 240    ; colorROM.mif                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 2           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 4           ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 1           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                  ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                 ; IP Include File                                                                                                      ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |battleships|DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock ; C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/Audio_Controller/Audio_Clock.v ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |battleships|VGA_top_level:vga_0|pixelGenerator:videoGen|colorROM:colors                        ; C:/Users/mantzouj/Documents/Jason/Jason School/Spring 2014/EECS 392/Battleships/files/colorROM.vhd                   ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |battleships|de2lcd:LCDscreen|next_command                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------+----------------------------+--------------------------+---------------------+-------------------+---------------------+-----------------------+--------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+-----------------------+-------------------------+-----------------------+---------------------+
; Name                       ; next_command.DISPLAY_CLEAR ; next_command.DISPLAY_OFF ; next_command.RESET3 ; next_command.HOLD ; next_command.RESET1 ; next_command.TOGGLE_E ; next_command.RETURN_HOME ; next_command.WRITE_CHAR16 ; next_command.WRITE_CHAR15 ; next_command.WRITE_CHAR14 ; next_command.WRITE_CHAR13 ; next_command.WRITE_CHAR12 ; next_command.WRITE_CHAR11 ; next_command.WRITE_CHAR10 ; next_command.WRITE_CHAR9 ; next_command.WRITE_CHAR8 ; next_command.WRITE_CHAR7 ; next_command.WRITE_CHAR6 ; next_command.WRITE_CHAR5 ; next_command.WRITE_CHAR4 ; next_command.WRITE_CHAR3 ; next_command.WRITE_CHAR2 ; next_command.WRITE_CHAR1 ; next_command.MODE_SET ; next_command.DISPLAY_ON ; next_command.FUNC_SET ; next_command.RESET2 ;
+----------------------------+----------------------------+--------------------------+---------------------+-------------------+---------------------+-----------------------+--------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+-----------------------+-------------------------+-----------------------+---------------------+
; next_command.RESET2        ; 0                          ; 0                        ; 0                   ; 0                 ; 0                   ; 0                     ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                     ; 0                       ; 0                     ; 0                   ;
; next_command.FUNC_SET      ; 0                          ; 0                        ; 0                   ; 0                 ; 0                   ; 0                     ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                     ; 0                       ; 1                     ; 1                   ;
; next_command.DISPLAY_ON    ; 0                          ; 0                        ; 0                   ; 0                 ; 0                   ; 0                     ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                     ; 1                       ; 0                     ; 1                   ;
; next_command.MODE_SET      ; 0                          ; 0                        ; 0                   ; 0                 ; 0                   ; 0                     ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 1                     ; 0                       ; 0                     ; 1                   ;
; next_command.WRITE_CHAR1   ; 0                          ; 0                        ; 0                   ; 0                 ; 0                   ; 0                     ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 1                        ; 0                     ; 0                       ; 0                     ; 1                   ;
; next_command.WRITE_CHAR2   ; 0                          ; 0                        ; 0                   ; 0                 ; 0                   ; 0                     ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 1                        ; 0                        ; 0                     ; 0                       ; 0                     ; 1                   ;
; next_command.WRITE_CHAR3   ; 0                          ; 0                        ; 0                   ; 0                 ; 0                   ; 0                     ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 1                        ; 0                        ; 0                        ; 0                     ; 0                       ; 0                     ; 1                   ;
; next_command.WRITE_CHAR4   ; 0                          ; 0                        ; 0                   ; 0                 ; 0                   ; 0                     ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 1                        ; 0                        ; 0                        ; 0                        ; 0                     ; 0                       ; 0                     ; 1                   ;
; next_command.WRITE_CHAR5   ; 0                          ; 0                        ; 0                   ; 0                 ; 0                   ; 0                     ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                        ; 0                        ; 0                        ; 1                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                     ; 0                       ; 0                     ; 1                   ;
; next_command.WRITE_CHAR6   ; 0                          ; 0                        ; 0                   ; 0                 ; 0                   ; 0                     ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                        ; 0                        ; 1                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                     ; 0                       ; 0                     ; 1                   ;
; next_command.WRITE_CHAR7   ; 0                          ; 0                        ; 0                   ; 0                 ; 0                   ; 0                     ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                        ; 1                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                     ; 0                       ; 0                     ; 1                   ;
; next_command.WRITE_CHAR8   ; 0                          ; 0                        ; 0                   ; 0                 ; 0                   ; 0                     ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 1                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                     ; 0                       ; 0                     ; 1                   ;
; next_command.WRITE_CHAR9   ; 0                          ; 0                        ; 0                   ; 0                 ; 0                   ; 0                     ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                     ; 0                       ; 0                     ; 1                   ;
; next_command.WRITE_CHAR10  ; 0                          ; 0                        ; 0                   ; 0                 ; 0                   ; 0                     ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                     ; 0                       ; 0                     ; 1                   ;
; next_command.WRITE_CHAR11  ; 0                          ; 0                        ; 0                   ; 0                 ; 0                   ; 0                     ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                     ; 0                       ; 0                     ; 1                   ;
; next_command.WRITE_CHAR12  ; 0                          ; 0                        ; 0                   ; 0                 ; 0                   ; 0                     ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                     ; 0                       ; 0                     ; 1                   ;
; next_command.WRITE_CHAR13  ; 0                          ; 0                        ; 0                   ; 0                 ; 0                   ; 0                     ; 0                        ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                     ; 0                       ; 0                     ; 1                   ;
; next_command.WRITE_CHAR14  ; 0                          ; 0                        ; 0                   ; 0                 ; 0                   ; 0                     ; 0                        ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                     ; 0                       ; 0                     ; 1                   ;
; next_command.WRITE_CHAR15  ; 0                          ; 0                        ; 0                   ; 0                 ; 0                   ; 0                     ; 0                        ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                     ; 0                       ; 0                     ; 1                   ;
; next_command.WRITE_CHAR16  ; 0                          ; 0                        ; 0                   ; 0                 ; 0                   ; 0                     ; 0                        ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                     ; 0                       ; 0                     ; 1                   ;
; next_command.RETURN_HOME   ; 0                          ; 0                        ; 0                   ; 0                 ; 0                   ; 0                     ; 1                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                     ; 0                       ; 0                     ; 1                   ;
; next_command.TOGGLE_E      ; 0                          ; 0                        ; 0                   ; 0                 ; 0                   ; 1                     ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                     ; 0                       ; 0                     ; 1                   ;
; next_command.RESET1        ; 0                          ; 0                        ; 0                   ; 0                 ; 1                   ; 0                     ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                     ; 0                       ; 0                     ; 1                   ;
; next_command.HOLD          ; 0                          ; 0                        ; 0                   ; 1                 ; 0                   ; 0                     ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                     ; 0                       ; 0                     ; 1                   ;
; next_command.RESET3        ; 0                          ; 0                        ; 1                   ; 0                 ; 0                   ; 0                     ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                     ; 0                       ; 0                     ; 1                   ;
; next_command.DISPLAY_OFF   ; 0                          ; 1                        ; 0                   ; 0                 ; 0                   ; 0                     ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                     ; 0                       ; 0                     ; 1                   ;
; next_command.DISPLAY_CLEAR ; 1                          ; 0                        ; 0                   ; 0                 ; 0                   ; 0                     ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                     ; 0                       ; 0                     ; 1                   ;
+----------------------------+----------------------------+--------------------------+---------------------+-------------------+---------------------+-----------------------+--------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+-----------------------+-------------------------+-----------------------+---------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |battleships|de2lcd:LCDscreen|state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------+---------------------+-------------------+--------------+--------------+------------+----------------+-------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+----------------+------------------+----------------+--------------+
; Name                ; state.DISPLAY_CLEAR ; state.DISPLAY_OFF ; state.RESET3 ; state.RESET2 ; state.HOLD ; state.TOGGLE_E ; state.RETURN_HOME ; state.WRITE_CHAR16 ; state.WRITE_CHAR15 ; state.WRITE_CHAR14 ; state.WRITE_CHAR13 ; state.WRITE_CHAR12 ; state.WRITE_CHAR11 ; state.WRITE_CHAR10 ; state.WRITE_CHAR9 ; state.WRITE_CHAR8 ; state.WRITE_CHAR7 ; state.WRITE_CHAR6 ; state.WRITE_CHAR5 ; state.WRITE_CHAR4 ; state.WRITE_CHAR3 ; state.WRITE_CHAR2 ; state.WRITE_CHAR1 ; state.MODE_SET ; state.DISPLAY_ON ; state.FUNC_SET ; state.RESET1 ;
+---------------------+---------------------+-------------------+--------------+--------------+------------+----------------+-------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+----------------+------------------+----------------+--------------+
; state.RESET1        ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0              ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0                ; 0              ; 0            ;
; state.FUNC_SET      ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0              ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0                ; 1              ; 1            ;
; state.DISPLAY_ON    ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0              ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 1                ; 0              ; 1            ;
; state.MODE_SET      ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0              ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1              ; 0                ; 0              ; 1            ;
; state.WRITE_CHAR1   ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0              ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0              ; 0                ; 0              ; 1            ;
; state.WRITE_CHAR2   ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0              ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0              ; 0                ; 0              ; 1            ;
; state.WRITE_CHAR3   ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0              ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0              ; 0                ; 0              ; 1            ;
; state.WRITE_CHAR4   ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0              ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0              ; 0                ; 0              ; 1            ;
; state.WRITE_CHAR5   ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0              ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0                ; 0              ; 1            ;
; state.WRITE_CHAR6   ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0              ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0                ; 0              ; 1            ;
; state.WRITE_CHAR7   ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0              ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0                ; 0              ; 1            ;
; state.WRITE_CHAR8   ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0              ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0                ; 0              ; 1            ;
; state.WRITE_CHAR9   ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0              ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0                ; 0              ; 1            ;
; state.WRITE_CHAR10  ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0              ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0                ; 0              ; 1            ;
; state.WRITE_CHAR11  ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0              ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0                ; 0              ; 1            ;
; state.WRITE_CHAR12  ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0              ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0                ; 0              ; 1            ;
; state.WRITE_CHAR13  ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0              ; 0                 ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0                ; 0              ; 1            ;
; state.WRITE_CHAR14  ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0              ; 0                 ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0                ; 0              ; 1            ;
; state.WRITE_CHAR15  ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0              ; 0                 ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0                ; 0              ; 1            ;
; state.WRITE_CHAR16  ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0              ; 0                 ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0                ; 0              ; 1            ;
; state.RETURN_HOME   ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0              ; 1                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0                ; 0              ; 1            ;
; state.TOGGLE_E      ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 1              ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0                ; 0              ; 1            ;
; state.HOLD          ; 0                   ; 0                 ; 0            ; 0            ; 1          ; 0              ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0                ; 0              ; 1            ;
; state.RESET2        ; 0                   ; 0                 ; 0            ; 1            ; 0          ; 0              ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0                ; 0              ; 1            ;
; state.RESET3        ; 0                   ; 0                 ; 1            ; 0            ; 0          ; 0              ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0                ; 0              ; 1            ;
; state.DISPLAY_OFF   ; 0                   ; 1                 ; 0            ; 0            ; 0          ; 0              ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0                ; 0              ; 1            ;
; state.DISPLAY_CLEAR ; 1                   ; 0                 ; 0            ; 0            ; 0          ; 0              ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0                ; 0              ; 1            ;
+---------------------+---------------------+-------------------+--------------+--------------+------------+----------------+-------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+----------------+------------------+----------------+--------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------+
; State Machine - |battleships|DE2_Audio_Example:Sounds|avconf:avc|mSetup_ST ;
+----------------+----------------+----------------+-------------------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001          ;
+----------------+----------------+----------------+-------------------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0                       ;
; mSetup_ST.0001 ; 1              ; 0              ; 1                       ;
; mSetup_ST.0010 ; 1              ; 1              ; 0                       ;
+----------------+----------------+----------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                     ;
+-----------------------------------------------------+------------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                      ; Free of Timing Hazards ;
+-----------------------------------------------------+------------------------------------------+------------------------+
; DE2_Audio_Example:Sounds|avconf:avc|LUT_DATA[2]     ; DE2_Audio_Example:Sounds|avconf:avc|Mux2 ; yes                    ;
; DE2_Audio_Example:Sounds|avconf:avc|LUT_DATA[8]     ; DE2_Audio_Example:Sounds|avconf:avc|Mux2 ; yes                    ;
; DE2_Audio_Example:Sounds|avconf:avc|LUT_DATA[9]     ; DE2_Audio_Example:Sounds|avconf:avc|Mux2 ; yes                    ;
; DE2_Audio_Example:Sounds|avconf:avc|LUT_DATA[1]     ; DE2_Audio_Example:Sounds|avconf:avc|Mux2 ; yes                    ;
; DE2_Audio_Example:Sounds|avconf:avc|LUT_DATA[7]     ; DE2_Audio_Example:Sounds|avconf:avc|Mux2 ; yes                    ;
; DE2_Audio_Example:Sounds|avconf:avc|LUT_DATA[0]     ; DE2_Audio_Example:Sounds|avconf:avc|Mux2 ; yes                    ;
; DE2_Audio_Example:Sounds|avconf:avc|LUT_DATA[10]    ; DE2_Audio_Example:Sounds|avconf:avc|Mux2 ; yes                    ;
; DE2_Audio_Example:Sounds|avconf:avc|LUT_DATA[4]     ; DE2_Audio_Example:Sounds|avconf:avc|Mux2 ; yes                    ;
; DE2_Audio_Example:Sounds|avconf:avc|LUT_DATA[11]    ; DE2_Audio_Example:Sounds|avconf:avc|Mux2 ; yes                    ;
; DE2_Audio_Example:Sounds|avconf:avc|LUT_DATA[3]     ; DE2_Audio_Example:Sounds|avconf:avc|Mux2 ; yes                    ;
; DE2_Audio_Example:Sounds|avconf:avc|LUT_DATA[6]     ; DE2_Audio_Example:Sounds|avconf:avc|Mux2 ; yes                    ;
; DE2_Audio_Example:Sounds|avconf:avc|LUT_DATA[5]     ; DE2_Audio_Example:Sounds|avconf:avc|Mux2 ; yes                    ;
; DE2_Audio_Example:Sounds|avconf:avc|LUT_DATA[15]    ; DE2_Audio_Example:Sounds|avconf:avc|Mux2 ; yes                    ;
; DE2_Audio_Example:Sounds|avconf:avc|LUT_DATA[13]    ; DE2_Audio_Example:Sounds|avconf:avc|Mux2 ; yes                    ;
; DE2_Audio_Example:Sounds|avconf:avc|LUT_DATA[14]    ; DE2_Audio_Example:Sounds|avconf:avc|Mux2 ; yes                    ;
; DE2_Audio_Example:Sounds|avconf:avc|LUT_DATA[12]    ; DE2_Audio_Example:Sounds|avconf:avc|Mux2 ; yes                    ;
; Number of user-specified and inferred latches = 16  ;                                          ;                        ;
+-----------------------------------------------------+------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                               ;
+-----------------------------------------------------------------------+--------------------------------------------------------------------------+
; Register name                                                         ; Reason for Removal                                                       ;
+-----------------------------------------------------------------------+--------------------------------------------------------------------------+
; \game:opp_ship1_x[4..30]                                              ; Stuck at GND due to stuck port data_in                                   ;
; \game:opp_ship1_y[4..30]                                              ; Stuck at GND due to stuck port data_in                                   ;
; \game:opp_cursor_x[4..30]                                             ; Stuck at GND due to stuck port data_in                                   ;
; \game:opp_cursor_y[4..30]                                             ; Stuck at GND due to stuck port data_in                                   ;
; de2lcd:LCDscreen|LCD_RW                                               ; Stuck at GND due to stuck port data_in                                   ;
; DE2_Audio_Example:Sounds|avconf:avc|mI2C_DATA[16,17,19,23]            ; Stuck at GND due to stuck port data_in                                   ;
; DE2_Audio_Example:Sounds|avconf:avc|I2C_Controller:u0|SD[16,17,19,23] ; Stuck at GND due to stuck port data_in                                   ;
; \game:ship1_y[0]                                                      ; Merged with ship1_y_vector[0]                                            ;
; cursor_x_vector[3]                                                    ; Merged with \game:cursor_x[3]                                            ;
; cursor_x_vector[2]                                                    ; Merged with \game:cursor_x[2]                                            ;
; cursor_x_vector[1]                                                    ; Merged with \game:cursor_x[1]                                            ;
; cursor_x_vector[0]                                                    ; Merged with \game:cursor_x[0]                                            ;
; cursor_y_vector[3]                                                    ; Merged with \game:cursor_y[3]                                            ;
; cursor_y_vector[2]                                                    ; Merged with \game:cursor_y[2]                                            ;
; cursor_y_vector[1]                                                    ; Merged with \game:cursor_y[1]                                            ;
; cursor_y_vector[0]                                                    ; Merged with \game:cursor_y[0]                                            ;
; ship1_x_vector[3]                                                     ; Merged with \game:ship1_x[3]                                             ;
; ship1_x_vector[2]                                                     ; Merged with \game:ship1_x[2]                                             ;
; ship1_x_vector[1]                                                     ; Merged with \game:ship1_x[1]                                             ;
; ship1_x_vector[0]                                                     ; Merged with \game:ship1_x[0]                                             ;
; ship1_y_vector[3]                                                     ; Merged with \game:ship1_y[3]                                             ;
; ship1_y_vector[2]                                                     ; Merged with \game:ship1_y[2]                                             ;
; ship1_y_vector[1]                                                     ; Merged with \game:ship1_y[1]                                             ;
; state[8,9]                                                            ; Merged with state[10]                                                    ;
; DE2_Audio_Example:Sounds|avconf:avc|mI2C_DATA[20,21]                  ; Merged with DE2_Audio_Example:Sounds|avconf:avc|mI2C_DATA[18]            ;
; DE2_Audio_Example:Sounds|avconf:avc|I2C_Controller:u0|SD[20,21]       ; Merged with DE2_Audio_Example:Sounds|avconf:avc|I2C_Controller:u0|SD[18] ;
; phase[1..9,11..30]                                                    ; Merged with phase[10]                                                    ;
; state[12..30]                                                         ; Merged with state[11]                                                    ;
; saved1[3..9,11..30]                                                   ; Merged with saved1[10]                                                   ;
; DE2_Audio_Example:Sounds|avconf:avc|mI2C_DATA[18]                     ; Merged with DE2_Audio_Example:Sounds|avconf:avc|mI2C_DATA[22]            ;
; DE2_Audio_Example:Sounds|avconf:avc|I2C_Controller:u0|SD[18]          ; Merged with DE2_Audio_Example:Sounds|avconf:avc|I2C_Controller:u0|SD[22] ;
; phase[10]                                                             ; Stuck at GND due to stuck port data_in                                   ;
; VGA_top_level:vga_0|VGA_SYNC:videoSync|pixel_row[9]                   ; Stuck at GND due to stuck port data_in                                   ;
; state[11]                                                             ; Stuck at GND due to stuck port data_in                                   ;
; DE2_Audio_Example:Sounds|avconf:avc|mSetup_ST~9                       ; Lost fanout                                                              ;
; DE2_Audio_Example:Sounds|avconf:avc|mSetup_ST~10                      ; Lost fanout                                                              ;
; de2lcd:LCDscreen|next_command.RESET1                                  ; Merged with de2lcd:LCDscreen|next_command.HOLD                           ;
; de2lcd:LCDscreen|next_command.TOGGLE_E                                ; Merged with de2lcd:LCDscreen|next_command.HOLD                           ;
; de2lcd:LCDscreen|next_command.HOLD                                    ; Stuck at GND due to stuck port data_in                                   ;
; saved1[10]                                                            ; Stuck at GND due to stuck port data_in                                   ;
; de2lcd:LCDscreen|init                                                 ; Stuck at GND due to stuck port data_in                                   ;
; phase[31]                                                             ; Stuck at GND due to stuck port data_in                                   ;
; Total Number of Removed Registers = 227                               ;                                                                          ;
+-----------------------------------------------------------------------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                  ;
+---------------------------------------------------+---------------------------+--------------------------------------------------------------+
; Register name                                     ; Reason for Removal        ; Registers Removed due to This Register                       ;
+---------------------------------------------------+---------------------------+--------------------------------------------------------------+
; state[11]                                         ; Stuck at GND              ; saved1[10], phase[31]                                        ;
;                                                   ; due to stuck port data_in ;                                                              ;
; DE2_Audio_Example:Sounds|avconf:avc|mI2C_DATA[23] ; Stuck at GND              ; DE2_Audio_Example:Sounds|avconf:avc|I2C_Controller:u0|SD[23] ;
;                                                   ; due to stuck port data_in ;                                                              ;
; DE2_Audio_Example:Sounds|avconf:avc|mI2C_DATA[19] ; Stuck at GND              ; DE2_Audio_Example:Sounds|avconf:avc|I2C_Controller:u0|SD[19] ;
;                                                   ; due to stuck port data_in ;                                                              ;
; DE2_Audio_Example:Sounds|avconf:avc|mI2C_DATA[17] ; Stuck at GND              ; DE2_Audio_Example:Sounds|avconf:avc|I2C_Controller:u0|SD[17] ;
;                                                   ; due to stuck port data_in ;                                                              ;
; DE2_Audio_Example:Sounds|avconf:avc|mI2C_DATA[16] ; Stuck at GND              ; DE2_Audio_Example:Sounds|avconf:avc|I2C_Controller:u0|SD[16] ;
;                                                   ; due to stuck port data_in ;                                                              ;
+---------------------------------------------------+---------------------------+--------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1522  ;
; Number of registers using Synchronous Clear  ; 117   ;
; Number of registers using Synchronous Load   ; 123   ;
; Number of registers using Asynchronous Clear ; 957   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 859   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------+
; Inverted Register Statistics                                                  ;
+---------------------------------------------------------------------+---------+
; Inverted Register                                                   ; Fan out ;
+---------------------------------------------------------------------+---------+
; DE2_Audio_Example:Sounds|avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ; 11      ;
; DE2_Audio_Example:Sounds|avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; 22      ;
; DE2_Audio_Example:Sounds|avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; 12      ;
; DE2_Audio_Example:Sounds|avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; 16      ;
; DE2_Audio_Example:Sounds|avconf:avc|I2C_Controller:u0|SD_COUNTER[0] ; 17      ;
; DE2_Audio_Example:Sounds|avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; 17      ;
; DE2_Audio_Example:Sounds|avconf:avc|I2C_Controller:u0|SCLK          ; 3       ;
; de2lcd:LCDscreen|LCD_E                                              ; 2       ;
; data_out~reg0                                                       ; 2       ;
; myVGA[0][0]                                                         ; 6       ;
; ship1_or                                                            ; 57      ;
; \game:cursor_y[2]                                                   ; 9       ;
; \game:cursor_x[2]                                                   ; 5       ;
; ship2_or                                                            ; 150     ;
; saved1[31]                                                          ; 4       ;
; DE2_Audio_Example:Sounds|avconf:avc|I2C_Controller:u0|END           ; 5       ;
; saved1[0]                                                           ; 105     ;
; DE2_Audio_Example:Sounds|avconf:avc|I2C_Controller:u0|SDO           ; 4       ;
; de2lcd:LCDscreen|DATA_BUS_VALUE[3]                                  ; 2       ;
; de2lcd:LCDscreen|DATA_BUS_VALUE[4]                                  ; 2       ;
; de2lcd:LCDscreen|DATA_BUS_VALUE[5]                                  ; 2       ;
; Total number of inverted registers = 21                             ;         ;
+---------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                        ;
+----------------------------------------+-------------------------------------+------+
; Register Name                          ; Megafunction                        ; Type ;
+----------------------------------------+-------------------------------------+------+
; DE2_Audio_Example:Sounds|sound1[0..31] ; DE2_Audio_Example:Sounds|Ram0_rtl_0 ; RAM  ;
+----------------------------------------+-------------------------------------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |battleships|VGA_top_level:vga_0|VGA_SYNC:videoSync|v_count[8]                                                                                                                                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |battleships|DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[25]                                            ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |battleships|de2lcd:LCDscreen|CLK_COUNT_400HZ[6]                                                                                                                                               ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |battleships|DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[0] ;
; 4:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |battleships|DE2_Audio_Example:Sounds|delay_cnt[14]                                                                                                                                            ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |battleships|DE2_Audio_Example:Sounds|counter[8]                                                                                                                                               ;
; 6:1                ; 31 bits   ; 124 LEs       ; 62 LEs               ; 62 LEs                 ; Yes        ; |battleships|DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[20]                                             ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |battleships|oppVGA[99][2]                                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |battleships|oppVGA[98][2]                                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |battleships|oppVGA[97][2]                                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |battleships|oppVGA[96][2]                                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |battleships|oppVGA[95][1]                                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |battleships|oppVGA[94][2]                                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |battleships|oppVGA[93][2]                                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |battleships|oppVGA[92][1]                                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |battleships|oppVGA[91][1]                                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |battleships|oppVGA[90][2]                                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |battleships|oppVGA[89][1]                                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |battleships|oppVGA[88][2]                                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |battleships|oppVGA[87][1]                                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |battleships|oppVGA[86][1]                                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |battleships|oppVGA[85][1]                                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |battleships|oppVGA[84][1]                                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |battleships|oppVGA[83][1]                                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |battleships|oppVGA[82][1]                                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |battleships|oppVGA[81][2]                                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |battleships|oppVGA[80][2]                                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |battleships|oppVGA[79][2]                                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |battleships|oppVGA[78][1]                                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |battleships|oppVGA[77][2]                                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |battleships|oppVGA[76][1]                                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |battleships|oppVGA[75][1]                                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |battleships|oppVGA[74][1]                                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |battleships|oppVGA[73][2]                                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |battleships|oppVGA[72][1]                                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |battleships|oppVGA[71][2]                                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |battleships|oppVGA[70][1]                                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |battleships|oppVGA[69][2]                                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |battleships|oppVGA[68][2]                                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |battleships|oppVGA[67][2]                                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |battleships|oppVGA[66][2]                                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |battleships|oppVGA[65][1]                                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |battleships|oppVGA[64][1]                                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |battleships|oppVGA[63][2]                                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |battleships|oppVGA[62][1]                                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |battleships|oppVGA[61][2]                                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |battleships|oppVGA[60][2]                                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |battleships|oppVGA[59][1]                                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |battleships|oppVGA[58][2]                                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |battleships|oppVGA[57][1]                                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |battleships|oppVGA[56][1]                                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |battleships|oppVGA[55][2]                                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |battleships|oppVGA[54][1]                                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |battleships|oppVGA[53][2]                                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |battleships|oppVGA[52][2]                                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |battleships|oppVGA[51][2]                                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |battleships|oppVGA[50][1]                                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |battleships|oppVGA[49][1]                                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |battleships|oppVGA[48][1]                                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |battleships|oppVGA[47][2]                                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |battleships|oppVGA[46][2]                                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |battleships|oppVGA[45][1]                                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |battleships|oppVGA[44][2]                                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |battleships|oppVGA[43][1]                                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |battleships|oppVGA[42][1]                                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |battleships|oppVGA[41][1]                                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |battleships|oppVGA[40][2]                                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |battleships|oppVGA[39][1]                                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |battleships|oppVGA[38][2]                                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |battleships|oppVGA[37][2]                                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |battleships|oppVGA[36][2]                                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |battleships|oppVGA[35][1]                                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |battleships|oppVGA[34][2]                                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |battleships|oppVGA[33][2]                                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |battleships|oppVGA[32][2]                                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |battleships|oppVGA[31][1]                                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |battleships|oppVGA[30][2]                                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |battleships|oppVGA[29][2]                                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |battleships|oppVGA[28][2]                                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |battleships|oppVGA[27][2]                                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |battleships|oppVGA[26][2]                                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |battleships|oppVGA[25][2]                                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |battleships|oppVGA[24][1]                                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |battleships|oppVGA[23][2]                                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |battleships|oppVGA[22][2]                                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |battleships|oppVGA[21][2]                                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |battleships|oppVGA[20][1]                                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |battleships|oppVGA[19][1]                                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |battleships|oppVGA[18][2]                                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |battleships|oppVGA[17][2]                                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |battleships|oppVGA[16][2]                                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |battleships|oppVGA[15][2]                                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |battleships|oppVGA[14][1]                                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |battleships|oppVGA[13][1]                                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |battleships|oppVGA[12][2]                                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |battleships|oppVGA[11][2]                                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |battleships|oppVGA[10][2]                                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |battleships|oppVGA[9][2]                                                                                                                                                                      ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |battleships|oppVGA[8][1]                                                                                                                                                                      ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |battleships|oppVGA[7][2]                                                                                                                                                                      ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |battleships|oppVGA[6][1]                                                                                                                                                                      ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |battleships|oppVGA[5][2]                                                                                                                                                                      ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |battleships|oppVGA[4][2]                                                                                                                                                                      ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |battleships|oppVGA[3][1]                                                                                                                                                                      ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |battleships|oppVGA[2][2]                                                                                                                                                                      ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |battleships|oppVGA[1][2]                                                                                                                                                                      ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |battleships|oppVGA[0][2]                                                                                                                                                                      ;
; 6:1                ; 30 bits   ; 120 LEs       ; 30 LEs               ; 90 LEs                 ; Yes        ; |battleships|counter[1]                                                                                                                                                                        ;
; 10:1               ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |battleships|state[7]                                                                                                                                                                          ;
; 406:1              ; 2 bits    ; 540 LEs       ; 266 LEs              ; 274 LEs                ; Yes        ; |battleships|saved1[2]                                                                                                                                                                         ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |battleships|DE2_Audio_Example:Sounds|avconf:avc|I2C_Controller:u0|SD_COUNTER[5]                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |battleships|\game:cursor_x[2]                                                                                                                                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |battleships|phase[31]                                                                                                                                                                         ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |battleships|counter[0]                                                                                                                                                                        ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; No         ; |battleships|ship1_y                                                                                                                                                                           ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; No         ; |battleships|ship1_x                                                                                                                                                                           ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; No         ; |battleships|cursor_x                                                                                                                                                                          ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; No         ; |battleships|cursor_x                                                                                                                                                                          ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; No         ; |battleships|cursor_y                                                                                                                                                                          ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; No         ; |battleships|cursor_y                                                                                                                                                                          ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; No         ; |battleships|ship2_x                                                                                                                                                                           ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; No         ; |battleships|ship2_y                                                                                                                                                                           ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; No         ; |battleships|ship1_y                                                                                                                                                                           ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; No         ; |battleships|ship1_x                                                                                                                                                                           ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; No         ; |battleships|ship2_x                                                                                                                                                                           ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; No         ; |battleships|ship2_y                                                                                                                                                                           ;
; 100:1              ; 3 bits    ; 198 LEs       ; 198 LEs              ; 0 LEs                  ; No         ; |battleships|Mux25                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA_top_level:vga_0|pixelGenerator:videoGen|colorROM:colors|altsyncram:altsyncram_component|altsyncram_pv71:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_Audio_Example:Sounds|altsyncram:Ram0_rtl_0|altsyncram_k491:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                               ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 32    ; Signed Integer                                                                                                                     ;
; BIT_COUNTER_INIT ; 11111 ; Unsigned Binary                                                                                                                    ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                                 ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BIT_COUNTER_INIT ; 11111 ; Unsigned Binary                                                                                                                                                                      ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                      ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                                      ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                  ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                        ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                                                        ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                                        ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                                        ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                                               ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                               ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                               ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                               ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                               ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                               ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                               ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                               ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                                                                                                               ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                               ;
; CBXI_PARAMETER          ; scfifo_5041 ; Untyped                                                                                                                                                                               ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                       ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                                       ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                   ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                         ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                                                         ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                                         ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                                         ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                                                ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                                ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                                ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                                ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                                ;
; CBXI_PARAMETER          ; scfifo_5041 ; Untyped                                                                                                                                                                                ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                             ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 32    ; Signed Integer                                                                                                                   ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                     ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                                     ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                 ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                         ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                       ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                                                       ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                                       ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                                       ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                                              ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                              ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                              ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                              ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                              ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                              ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                              ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                              ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                              ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                                                                                                              ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                              ;
; CBXI_PARAMETER          ; scfifo_5041 ; Untyped                                                                                                                                                                              ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                      ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                                      ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                  ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                        ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                                                        ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                                        ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                                        ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                                               ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                               ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                               ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                               ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                               ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                               ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                               ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                               ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                                                                                                               ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                               ;
; CBXI_PARAMETER          ; scfifo_5041 ; Untyped                                                                                                                                                                               ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component ;
+-------------------------------+-------------------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                ; Value                         ; Type                                                                                    ;
+-------------------------------+-------------------------------+-----------------------------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                        ; Untyped                                                                                 ;
; PLL_TYPE                      ; AUTO                          ; Untyped                                                                                 ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=Audio_Clock ; Untyped                                                                                 ;
; QUALIFY_CONF_DONE             ; OFF                           ; Untyped                                                                                 ;
; COMPENSATE_CLOCK              ; CLK0                          ; Untyped                                                                                 ;
; SCAN_CHAIN                    ; LONG                          ; Untyped                                                                                 ;
; PRIMARY_CLOCK                 ; INCLK0                        ; Untyped                                                                                 ;
; INCLK0_INPUT_FREQUENCY        ; 20000                         ; Signed Integer                                                                          ;
; INCLK1_INPUT_FREQUENCY        ; 0                             ; Untyped                                                                                 ;
; GATE_LOCK_SIGNAL              ; NO                            ; Untyped                                                                                 ;
; GATE_LOCK_COUNTER             ; 0                             ; Untyped                                                                                 ;
; LOCK_HIGH                     ; 1                             ; Untyped                                                                                 ;
; LOCK_LOW                      ; 1                             ; Untyped                                                                                 ;
; VALID_LOCK_MULTIPLIER         ; 1                             ; Signed Integer                                                                          ;
; INVALID_LOCK_MULTIPLIER       ; 5                             ; Signed Integer                                                                          ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                           ; Untyped                                                                                 ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                           ; Untyped                                                                                 ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                           ; Untyped                                                                                 ;
; SKIP_VCO                      ; OFF                           ; Untyped                                                                                 ;
; SWITCH_OVER_COUNTER           ; 0                             ; Untyped                                                                                 ;
; SWITCH_OVER_TYPE              ; AUTO                          ; Untyped                                                                                 ;
; FEEDBACK_SOURCE               ; EXTCLK0                       ; Untyped                                                                                 ;
; BANDWIDTH                     ; 0                             ; Untyped                                                                                 ;
; BANDWIDTH_TYPE                ; AUTO                          ; Untyped                                                                                 ;
; SPREAD_FREQUENCY              ; 0                             ; Untyped                                                                                 ;
; DOWN_SPREAD                   ; 0                             ; Untyped                                                                                 ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                           ; Untyped                                                                                 ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                           ; Untyped                                                                                 ;
; CLK9_MULTIPLY_BY              ; 0                             ; Untyped                                                                                 ;
; CLK8_MULTIPLY_BY              ; 0                             ; Untyped                                                                                 ;
; CLK7_MULTIPLY_BY              ; 0                             ; Untyped                                                                                 ;
; CLK6_MULTIPLY_BY              ; 0                             ; Untyped                                                                                 ;
; CLK5_MULTIPLY_BY              ; 1                             ; Untyped                                                                                 ;
; CLK4_MULTIPLY_BY              ; 1                             ; Untyped                                                                                 ;
; CLK3_MULTIPLY_BY              ; 1                             ; Untyped                                                                                 ;
; CLK2_MULTIPLY_BY              ; 1                             ; Untyped                                                                                 ;
; CLK1_MULTIPLY_BY              ; 1                             ; Untyped                                                                                 ;
; CLK0_MULTIPLY_BY              ; 1                             ; Signed Integer                                                                          ;
; CLK9_DIVIDE_BY                ; 0                             ; Untyped                                                                                 ;
; CLK8_DIVIDE_BY                ; 0                             ; Untyped                                                                                 ;
; CLK7_DIVIDE_BY                ; 0                             ; Untyped                                                                                 ;
; CLK6_DIVIDE_BY                ; 0                             ; Untyped                                                                                 ;
; CLK5_DIVIDE_BY                ; 1                             ; Untyped                                                                                 ;
; CLK4_DIVIDE_BY                ; 1                             ; Untyped                                                                                 ;
; CLK3_DIVIDE_BY                ; 1                             ; Untyped                                                                                 ;
; CLK2_DIVIDE_BY                ; 1                             ; Untyped                                                                                 ;
; CLK1_DIVIDE_BY                ; 1                             ; Untyped                                                                                 ;
; CLK0_DIVIDE_BY                ; 4                             ; Signed Integer                                                                          ;
; CLK9_PHASE_SHIFT              ; 0                             ; Untyped                                                                                 ;
; CLK8_PHASE_SHIFT              ; 0                             ; Untyped                                                                                 ;
; CLK7_PHASE_SHIFT              ; 0                             ; Untyped                                                                                 ;
; CLK6_PHASE_SHIFT              ; 0                             ; Untyped                                                                                 ;
; CLK5_PHASE_SHIFT              ; 0                             ; Untyped                                                                                 ;
; CLK4_PHASE_SHIFT              ; 0                             ; Untyped                                                                                 ;
; CLK3_PHASE_SHIFT              ; 0                             ; Untyped                                                                                 ;
; CLK2_PHASE_SHIFT              ; 0                             ; Untyped                                                                                 ;
; CLK1_PHASE_SHIFT              ; 0                             ; Untyped                                                                                 ;
; CLK0_PHASE_SHIFT              ; 0                             ; Untyped                                                                                 ;
; CLK5_TIME_DELAY               ; 0                             ; Untyped                                                                                 ;
; CLK4_TIME_DELAY               ; 0                             ; Untyped                                                                                 ;
; CLK3_TIME_DELAY               ; 0                             ; Untyped                                                                                 ;
; CLK2_TIME_DELAY               ; 0                             ; Untyped                                                                                 ;
; CLK1_TIME_DELAY               ; 0                             ; Untyped                                                                                 ;
; CLK0_TIME_DELAY               ; 0                             ; Untyped                                                                                 ;
; CLK9_DUTY_CYCLE               ; 50                            ; Untyped                                                                                 ;
; CLK8_DUTY_CYCLE               ; 50                            ; Untyped                                                                                 ;
; CLK7_DUTY_CYCLE               ; 50                            ; Untyped                                                                                 ;
; CLK6_DUTY_CYCLE               ; 50                            ; Untyped                                                                                 ;
; CLK5_DUTY_CYCLE               ; 50                            ; Untyped                                                                                 ;
; CLK4_DUTY_CYCLE               ; 50                            ; Untyped                                                                                 ;
; CLK3_DUTY_CYCLE               ; 50                            ; Untyped                                                                                 ;
; CLK2_DUTY_CYCLE               ; 50                            ; Untyped                                                                                 ;
; CLK1_DUTY_CYCLE               ; 50                            ; Untyped                                                                                 ;
; CLK0_DUTY_CYCLE               ; 50                            ; Signed Integer                                                                          ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                                 ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                                 ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                                 ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                                 ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                                 ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                                 ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                                 ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                                 ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                                 ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                                 ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                                 ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                                 ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                                 ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                                 ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                                 ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                                 ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                                 ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                                 ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                                 ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                                 ;
; LOCK_WINDOW_UI                ;  0.05                         ; Untyped                                                                                 ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                        ; Untyped                                                                                 ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                        ; Untyped                                                                                 ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                        ; Untyped                                                                                 ;
; DPA_MULTIPLY_BY               ; 0                             ; Untyped                                                                                 ;
; DPA_DIVIDE_BY                 ; 1                             ; Untyped                                                                                 ;
; DPA_DIVIDER                   ; 0                             ; Untyped                                                                                 ;
; EXTCLK3_MULTIPLY_BY           ; 1                             ; Untyped                                                                                 ;
; EXTCLK2_MULTIPLY_BY           ; 1                             ; Untyped                                                                                 ;
; EXTCLK1_MULTIPLY_BY           ; 1                             ; Untyped                                                                                 ;
; EXTCLK0_MULTIPLY_BY           ; 1                             ; Untyped                                                                                 ;
; EXTCLK3_DIVIDE_BY             ; 1                             ; Untyped                                                                                 ;
; EXTCLK2_DIVIDE_BY             ; 1                             ; Untyped                                                                                 ;
; EXTCLK1_DIVIDE_BY             ; 1                             ; Untyped                                                                                 ;
; EXTCLK0_DIVIDE_BY             ; 1                             ; Untyped                                                                                 ;
; EXTCLK3_PHASE_SHIFT           ; 0                             ; Untyped                                                                                 ;
; EXTCLK2_PHASE_SHIFT           ; 0                             ; Untyped                                                                                 ;
; EXTCLK1_PHASE_SHIFT           ; 0                             ; Untyped                                                                                 ;
; EXTCLK0_PHASE_SHIFT           ; 0                             ; Untyped                                                                                 ;
; EXTCLK3_TIME_DELAY            ; 0                             ; Untyped                                                                                 ;
; EXTCLK2_TIME_DELAY            ; 0                             ; Untyped                                                                                 ;
; EXTCLK1_TIME_DELAY            ; 0                             ; Untyped                                                                                 ;
; EXTCLK0_TIME_DELAY            ; 0                             ; Untyped                                                                                 ;
; EXTCLK3_DUTY_CYCLE            ; 50                            ; Untyped                                                                                 ;
; EXTCLK2_DUTY_CYCLE            ; 50                            ; Untyped                                                                                 ;
; EXTCLK1_DUTY_CYCLE            ; 50                            ; Untyped                                                                                 ;
; EXTCLK0_DUTY_CYCLE            ; 50                            ; Untyped                                                                                 ;
; VCO_MULTIPLY_BY               ; 0                             ; Untyped                                                                                 ;
; VCO_DIVIDE_BY                 ; 0                             ; Untyped                                                                                 ;
; SCLKOUT0_PHASE_SHIFT          ; 0                             ; Untyped                                                                                 ;
; SCLKOUT1_PHASE_SHIFT          ; 0                             ; Untyped                                                                                 ;
; VCO_MIN                       ; 0                             ; Untyped                                                                                 ;
; VCO_MAX                       ; 0                             ; Untyped                                                                                 ;
; VCO_CENTER                    ; 0                             ; Untyped                                                                                 ;
; PFD_MIN                       ; 0                             ; Untyped                                                                                 ;
; PFD_MAX                       ; 0                             ; Untyped                                                                                 ;
; M_INITIAL                     ; 0                             ; Untyped                                                                                 ;
; M                             ; 0                             ; Untyped                                                                                 ;
; N                             ; 1                             ; Untyped                                                                                 ;
; M2                            ; 1                             ; Untyped                                                                                 ;
; N2                            ; 1                             ; Untyped                                                                                 ;
; SS                            ; 1                             ; Untyped                                                                                 ;
; C0_HIGH                       ; 0                             ; Untyped                                                                                 ;
; C1_HIGH                       ; 0                             ; Untyped                                                                                 ;
; C2_HIGH                       ; 0                             ; Untyped                                                                                 ;
; C3_HIGH                       ; 0                             ; Untyped                                                                                 ;
; C4_HIGH                       ; 0                             ; Untyped                                                                                 ;
; C5_HIGH                       ; 0                             ; Untyped                                                                                 ;
; C6_HIGH                       ; 0                             ; Untyped                                                                                 ;
; C7_HIGH                       ; 0                             ; Untyped                                                                                 ;
; C8_HIGH                       ; 0                             ; Untyped                                                                                 ;
; C9_HIGH                       ; 0                             ; Untyped                                                                                 ;
; C0_LOW                        ; 0                             ; Untyped                                                                                 ;
; C1_LOW                        ; 0                             ; Untyped                                                                                 ;
; C2_LOW                        ; 0                             ; Untyped                                                                                 ;
; C3_LOW                        ; 0                             ; Untyped                                                                                 ;
; C4_LOW                        ; 0                             ; Untyped                                                                                 ;
; C5_LOW                        ; 0                             ; Untyped                                                                                 ;
; C6_LOW                        ; 0                             ; Untyped                                                                                 ;
; C7_LOW                        ; 0                             ; Untyped                                                                                 ;
; C8_LOW                        ; 0                             ; Untyped                                                                                 ;
; C9_LOW                        ; 0                             ; Untyped                                                                                 ;
; C0_INITIAL                    ; 0                             ; Untyped                                                                                 ;
; C1_INITIAL                    ; 0                             ; Untyped                                                                                 ;
; C2_INITIAL                    ; 0                             ; Untyped                                                                                 ;
; C3_INITIAL                    ; 0                             ; Untyped                                                                                 ;
; C4_INITIAL                    ; 0                             ; Untyped                                                                                 ;
; C5_INITIAL                    ; 0                             ; Untyped                                                                                 ;
; C6_INITIAL                    ; 0                             ; Untyped                                                                                 ;
; C7_INITIAL                    ; 0                             ; Untyped                                                                                 ;
; C8_INITIAL                    ; 0                             ; Untyped                                                                                 ;
; C9_INITIAL                    ; 0                             ; Untyped                                                                                 ;
; C0_MODE                       ; BYPASS                        ; Untyped                                                                                 ;
; C1_MODE                       ; BYPASS                        ; Untyped                                                                                 ;
; C2_MODE                       ; BYPASS                        ; Untyped                                                                                 ;
; C3_MODE                       ; BYPASS                        ; Untyped                                                                                 ;
; C4_MODE                       ; BYPASS                        ; Untyped                                                                                 ;
; C5_MODE                       ; BYPASS                        ; Untyped                                                                                 ;
; C6_MODE                       ; BYPASS                        ; Untyped                                                                                 ;
; C7_MODE                       ; BYPASS                        ; Untyped                                                                                 ;
; C8_MODE                       ; BYPASS                        ; Untyped                                                                                 ;
; C9_MODE                       ; BYPASS                        ; Untyped                                                                                 ;
; C0_PH                         ; 0                             ; Untyped                                                                                 ;
; C1_PH                         ; 0                             ; Untyped                                                                                 ;
; C2_PH                         ; 0                             ; Untyped                                                                                 ;
; C3_PH                         ; 0                             ; Untyped                                                                                 ;
; C4_PH                         ; 0                             ; Untyped                                                                                 ;
; C5_PH                         ; 0                             ; Untyped                                                                                 ;
; C6_PH                         ; 0                             ; Untyped                                                                                 ;
; C7_PH                         ; 0                             ; Untyped                                                                                 ;
; C8_PH                         ; 0                             ; Untyped                                                                                 ;
; C9_PH                         ; 0                             ; Untyped                                                                                 ;
; L0_HIGH                       ; 1                             ; Untyped                                                                                 ;
; L1_HIGH                       ; 1                             ; Untyped                                                                                 ;
; G0_HIGH                       ; 1                             ; Untyped                                                                                 ;
; G1_HIGH                       ; 1                             ; Untyped                                                                                 ;
; G2_HIGH                       ; 1                             ; Untyped                                                                                 ;
; G3_HIGH                       ; 1                             ; Untyped                                                                                 ;
; E0_HIGH                       ; 1                             ; Untyped                                                                                 ;
; E1_HIGH                       ; 1                             ; Untyped                                                                                 ;
; E2_HIGH                       ; 1                             ; Untyped                                                                                 ;
; E3_HIGH                       ; 1                             ; Untyped                                                                                 ;
; L0_LOW                        ; 1                             ; Untyped                                                                                 ;
; L1_LOW                        ; 1                             ; Untyped                                                                                 ;
; G0_LOW                        ; 1                             ; Untyped                                                                                 ;
; G1_LOW                        ; 1                             ; Untyped                                                                                 ;
; G2_LOW                        ; 1                             ; Untyped                                                                                 ;
; G3_LOW                        ; 1                             ; Untyped                                                                                 ;
; E0_LOW                        ; 1                             ; Untyped                                                                                 ;
; E1_LOW                        ; 1                             ; Untyped                                                                                 ;
; E2_LOW                        ; 1                             ; Untyped                                                                                 ;
; E3_LOW                        ; 1                             ; Untyped                                                                                 ;
; L0_INITIAL                    ; 1                             ; Untyped                                                                                 ;
; L1_INITIAL                    ; 1                             ; Untyped                                                                                 ;
; G0_INITIAL                    ; 1                             ; Untyped                                                                                 ;
; G1_INITIAL                    ; 1                             ; Untyped                                                                                 ;
; G2_INITIAL                    ; 1                             ; Untyped                                                                                 ;
; G3_INITIAL                    ; 1                             ; Untyped                                                                                 ;
; E0_INITIAL                    ; 1                             ; Untyped                                                                                 ;
; E1_INITIAL                    ; 1                             ; Untyped                                                                                 ;
; E2_INITIAL                    ; 1                             ; Untyped                                                                                 ;
; E3_INITIAL                    ; 1                             ; Untyped                                                                                 ;
; L0_MODE                       ; BYPASS                        ; Untyped                                                                                 ;
; L1_MODE                       ; BYPASS                        ; Untyped                                                                                 ;
; G0_MODE                       ; BYPASS                        ; Untyped                                                                                 ;
; G1_MODE                       ; BYPASS                        ; Untyped                                                                                 ;
; G2_MODE                       ; BYPASS                        ; Untyped                                                                                 ;
; G3_MODE                       ; BYPASS                        ; Untyped                                                                                 ;
; E0_MODE                       ; BYPASS                        ; Untyped                                                                                 ;
; E1_MODE                       ; BYPASS                        ; Untyped                                                                                 ;
; E2_MODE                       ; BYPASS                        ; Untyped                                                                                 ;
; E3_MODE                       ; BYPASS                        ; Untyped                                                                                 ;
; L0_PH                         ; 0                             ; Untyped                                                                                 ;
; L1_PH                         ; 0                             ; Untyped                                                                                 ;
; G0_PH                         ; 0                             ; Untyped                                                                                 ;
; G1_PH                         ; 0                             ; Untyped                                                                                 ;
; G2_PH                         ; 0                             ; Untyped                                                                                 ;
; G3_PH                         ; 0                             ; Untyped                                                                                 ;
; E0_PH                         ; 0                             ; Untyped                                                                                 ;
; E1_PH                         ; 0                             ; Untyped                                                                                 ;
; E2_PH                         ; 0                             ; Untyped                                                                                 ;
; E3_PH                         ; 0                             ; Untyped                                                                                 ;
; M_PH                          ; 0                             ; Untyped                                                                                 ;
; C1_USE_CASC_IN                ; OFF                           ; Untyped                                                                                 ;
; C2_USE_CASC_IN                ; OFF                           ; Untyped                                                                                 ;
; C3_USE_CASC_IN                ; OFF                           ; Untyped                                                                                 ;
; C4_USE_CASC_IN                ; OFF                           ; Untyped                                                                                 ;
; C5_USE_CASC_IN                ; OFF                           ; Untyped                                                                                 ;
; C6_USE_CASC_IN                ; OFF                           ; Untyped                                                                                 ;
; C7_USE_CASC_IN                ; OFF                           ; Untyped                                                                                 ;
; C8_USE_CASC_IN                ; OFF                           ; Untyped                                                                                 ;
; C9_USE_CASC_IN                ; OFF                           ; Untyped                                                                                 ;
; CLK0_COUNTER                  ; G0                            ; Untyped                                                                                 ;
; CLK1_COUNTER                  ; G0                            ; Untyped                                                                                 ;
; CLK2_COUNTER                  ; G0                            ; Untyped                                                                                 ;
; CLK3_COUNTER                  ; G0                            ; Untyped                                                                                 ;
; CLK4_COUNTER                  ; G0                            ; Untyped                                                                                 ;
; CLK5_COUNTER                  ; G0                            ; Untyped                                                                                 ;
; CLK6_COUNTER                  ; E0                            ; Untyped                                                                                 ;
; CLK7_COUNTER                  ; E1                            ; Untyped                                                                                 ;
; CLK8_COUNTER                  ; E2                            ; Untyped                                                                                 ;
; CLK9_COUNTER                  ; E3                            ; Untyped                                                                                 ;
; L0_TIME_DELAY                 ; 0                             ; Untyped                                                                                 ;
; L1_TIME_DELAY                 ; 0                             ; Untyped                                                                                 ;
; G0_TIME_DELAY                 ; 0                             ; Untyped                                                                                 ;
; G1_TIME_DELAY                 ; 0                             ; Untyped                                                                                 ;
; G2_TIME_DELAY                 ; 0                             ; Untyped                                                                                 ;
; G3_TIME_DELAY                 ; 0                             ; Untyped                                                                                 ;
; E0_TIME_DELAY                 ; 0                             ; Untyped                                                                                 ;
; E1_TIME_DELAY                 ; 0                             ; Untyped                                                                                 ;
; E2_TIME_DELAY                 ; 0                             ; Untyped                                                                                 ;
; E3_TIME_DELAY                 ; 0                             ; Untyped                                                                                 ;
; M_TIME_DELAY                  ; 0                             ; Untyped                                                                                 ;
; N_TIME_DELAY                  ; 0                             ; Untyped                                                                                 ;
; EXTCLK3_COUNTER               ; E3                            ; Untyped                                                                                 ;
; EXTCLK2_COUNTER               ; E2                            ; Untyped                                                                                 ;
; EXTCLK1_COUNTER               ; E1                            ; Untyped                                                                                 ;
; EXTCLK0_COUNTER               ; E0                            ; Untyped                                                                                 ;
; ENABLE0_COUNTER               ; L0                            ; Untyped                                                                                 ;
; ENABLE1_COUNTER               ; L0                            ; Untyped                                                                                 ;
; CHARGE_PUMP_CURRENT           ; 2                             ; Untyped                                                                                 ;
; LOOP_FILTER_R                 ;  1.000000                     ; Untyped                                                                                 ;
; LOOP_FILTER_C                 ; 5                             ; Untyped                                                                                 ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                          ; Untyped                                                                                 ;
; LOOP_FILTER_R_BITS            ; 9999                          ; Untyped                                                                                 ;
; LOOP_FILTER_C_BITS            ; 9999                          ; Untyped                                                                                 ;
; VCO_POST_SCALE                ; 0                             ; Untyped                                                                                 ;
; CLK2_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                                                                 ;
; CLK1_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                                                                 ;
; CLK0_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                                                                 ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II                    ; Untyped                                                                                 ;
; PORT_CLKENA0                  ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_CLKENA1                  ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_CLKENA2                  ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_CLKENA3                  ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_CLKENA4                  ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_CLKENA5                  ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY             ; Untyped                                                                                 ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY             ; Untyped                                                                                 ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY             ; Untyped                                                                                 ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY             ; Untyped                                                                                 ;
; PORT_EXTCLK0                  ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_EXTCLK1                  ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_EXTCLK2                  ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_EXTCLK3                  ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_CLKBAD0                  ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_CLKBAD1                  ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_CLK0                     ; PORT_USED                     ; Untyped                                                                                 ;
; PORT_CLK1                     ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_CLK2                     ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_CLK3                     ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_CLK4                     ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_CLK5                     ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_CLK6                     ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_CLK7                     ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_CLK8                     ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_CLK9                     ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_SCANDATA                 ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_SCANDONE                 ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY             ; Untyped                                                                                 ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY             ; Untyped                                                                                 ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_CLKLOSS                  ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_INCLK1                   ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_INCLK0                   ; PORT_USED                     ; Untyped                                                                                 ;
; PORT_FBIN                     ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_PLLENA                   ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_CLKSWITCH                ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_ARESET                   ; PORT_USED                     ; Untyped                                                                                 ;
; PORT_PFDENA                   ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_SCANCLK                  ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_SCANACLR                 ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_SCANREAD                 ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_SCANWRITE                ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY             ; Untyped                                                                                 ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY             ; Untyped                                                                                 ;
; PORT_LOCKED                   ; PORT_USED                     ; Untyped                                                                                 ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY             ; Untyped                                                                                 ;
; PORT_PHASEDONE                ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_PHASESTEP                ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_SCANCLKENA               ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                   ; Untyped                                                                                 ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY             ; Untyped                                                                                 ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY             ; Untyped                                                                                 ;
; M_TEST_SOURCE                 ; 5                             ; Untyped                                                                                 ;
; C0_TEST_SOURCE                ; 5                             ; Untyped                                                                                 ;
; C1_TEST_SOURCE                ; 5                             ; Untyped                                                                                 ;
; C2_TEST_SOURCE                ; 5                             ; Untyped                                                                                 ;
; C3_TEST_SOURCE                ; 5                             ; Untyped                                                                                 ;
; C4_TEST_SOURCE                ; 5                             ; Untyped                                                                                 ;
; C5_TEST_SOURCE                ; 5                             ; Untyped                                                                                 ;
; C6_TEST_SOURCE                ; 5                             ; Untyped                                                                                 ;
; C7_TEST_SOURCE                ; 5                             ; Untyped                                                                                 ;
; C8_TEST_SOURCE                ; 5                             ; Untyped                                                                                 ;
; C9_TEST_SOURCE                ; 5                             ; Untyped                                                                                 ;
; CBXI_PARAMETER                ; NOTHING                       ; Untyped                                                                                 ;
; VCO_FREQUENCY_CONTROL         ; AUTO                          ; Untyped                                                                                 ;
; VCO_PHASE_SHIFT_STEP          ; 0                             ; Untyped                                                                                 ;
; WIDTH_CLOCK                   ; 6                             ; Untyped                                                                                 ;
; WIDTH_PHASECOUNTERSELECT      ; 4                             ; Untyped                                                                                 ;
; USING_FBMIMICBIDIR_PORT       ; OFF                           ; Untyped                                                                                 ;
; DEVICE_FAMILY                 ; Cyclone II                    ; Untyped                                                                                 ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                        ; Untyped                                                                                 ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                           ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS             ; ON                            ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS          ; OFF                           ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS           ; ON                            ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS        ; OFF                           ; IGNORE_CASCADE                                                                          ;
+-------------------------------+-------------------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_Audio_Example:Sounds|avconf:avc ;
+-----------------+-----------+----------------------------------------------------+
; Parameter Name  ; Value     ; Type                                               ;
+-----------------+-----------+----------------------------------------------------+
; USE_MIC_INPUT   ; 1         ; Signed Integer                                     ;
; AUD_LINE_IN_LC  ; 000011000 ; Unsigned Binary                                    ;
; AUD_LINE_IN_RC  ; 000011000 ; Unsigned Binary                                    ;
; AUD_LINE_OUT_LC ; 001110111 ; Unsigned Binary                                    ;
; AUD_LINE_OUT_RC ; 001110111 ; Unsigned Binary                                    ;
; AUD_ADC_PATH    ; 000010001 ; Unsigned Binary                                    ;
; AUD_DAC_PATH    ; 000000110 ; Unsigned Binary                                    ;
; AUD_POWER       ; 000000000 ; Unsigned Binary                                    ;
; AUD_DATA_FORMAT ; 001001101 ; Unsigned Binary                                    ;
; AUD_SAMPLE_CTRL ; 000000000 ; Unsigned Binary                                    ;
; AUD_SET_ACTIVE  ; 000000001 ; Unsigned Binary                                    ;
; CLK_Freq        ; 50000000  ; Signed Integer                                     ;
; I2C_Freq        ; 20000     ; Signed Integer                                     ;
; LUT_SIZE        ; 50        ; Signed Integer                                     ;
; SET_LIN_L       ; 0         ; Signed Integer                                     ;
; SET_LIN_R       ; 1         ; Signed Integer                                     ;
; SET_HEAD_L      ; 2         ; Signed Integer                                     ;
; SET_HEAD_R      ; 3         ; Signed Integer                                     ;
; A_PATH_CTRL     ; 4         ; Signed Integer                                     ;
; D_PATH_CTRL     ; 5         ; Signed Integer                                     ;
; POWER_ON        ; 6         ; Signed Integer                                     ;
; SET_FORMAT      ; 7         ; Signed Integer                                     ;
; SAMPLE_CTRL     ; 8         ; Signed Integer                                     ;
; SET_ACTIVE      ; 9         ; Signed Integer                                     ;
; SET_VIDEO       ; 10        ; Signed Integer                                     ;
+-----------------+-----------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_top_level:vga_0|pixelGenerator:videoGen|colorROM:colors|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                         ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                      ;
; WIDTH_A                            ; 30                   ; Signed Integer                                                               ;
; WIDTHAD_A                          ; 3                    ; Signed Integer                                                               ;
; NUMWORDS_A                         ; 8                    ; Signed Integer                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                      ;
; INIT_FILE                          ; colorROM.mif         ; Untyped                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                      ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_pv71      ; Untyped                                                                      ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: DE2_Audio_Example:Sounds|altsyncram:Ram0_rtl_0              ;
+------------------------------------+--------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                  ; Type           ;
+------------------------------------+--------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                      ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                     ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                    ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                     ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                    ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                      ; Untyped        ;
; OPERATION_MODE                     ; ROM                                                    ; Untyped        ;
; WIDTH_A                            ; 32                                                     ; Untyped        ;
; WIDTHAD_A                          ; 13                                                     ; Untyped        ;
; NUMWORDS_A                         ; 8192                                                   ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                           ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                   ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                   ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                   ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                   ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                   ; Untyped        ;
; WIDTH_B                            ; 1                                                      ; Untyped        ;
; WIDTHAD_B                          ; 1                                                      ; Untyped        ;
; NUMWORDS_B                         ; 1                                                      ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                                 ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                 ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                 ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                 ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                           ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                 ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                   ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                   ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                   ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                   ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                   ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                   ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                      ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                                      ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                   ; Untyped        ;
; BYTE_SIZE                          ; 8                                                      ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                              ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                   ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                   ; Untyped        ;
; INIT_FILE                          ; db/battleships.rom0_DE2_Audio_Example_d06796cf.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                 ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                      ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                 ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                 ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                 ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                 ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                        ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                        ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                  ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                  ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                      ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone II                                             ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_k491                                        ; Untyped        ;
+------------------------------------+--------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: DE2_Audio_Example:Sounds|lpm_mult:Mult0 ;
+------------------------------------------------+------------+----------------------------+
; Parameter Name                                 ; Value      ; Type                       ;
+------------------------------------------------+------------+----------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE             ;
; LPM_WIDTHA                                     ; 10         ; Untyped                    ;
; LPM_WIDTHB                                     ; 32         ; Untyped                    ;
; LPM_WIDTHP                                     ; 42         ; Untyped                    ;
; LPM_WIDTHR                                     ; 42         ; Untyped                    ;
; LPM_WIDTHS                                     ; 1          ; Untyped                    ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                    ;
; LPM_PIPELINE                                   ; 0          ; Untyped                    ;
; LATENCY                                        ; 0          ; Untyped                    ;
; INPUT_A_IS_CONSTANT                            ; YES        ; Untyped                    ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                    ;
; USE_EAB                                        ; OFF        ; Untyped                    ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                    ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                    ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                    ;
; CBXI_PARAMETER                                 ; mult_u4t   ; Untyped                    ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                    ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                    ;
+------------------------------------------------+------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                                                   ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                             ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                                                                                                                                 ;
; Entity Instance            ; DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                      ;
;     -- lpm_width           ; 32                                                                                                                                                                                ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                                               ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                                ;
;     -- USE_EAB             ; ON                                                                                                                                                                                ;
; Entity Instance            ; DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                      ;
;     -- lpm_width           ; 32                                                                                                                                                                                ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                                               ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                                ;
;     -- USE_EAB             ; ON                                                                                                                                                                                ;
; Entity Instance            ; DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO   ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                      ;
;     -- lpm_width           ; 32                                                                                                                                                                                ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                                               ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                                ;
;     -- USE_EAB             ; ON                                                                                                                                                                                ;
; Entity Instance            ; DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                      ;
;     -- lpm_width           ; 32                                                                                                                                                                                ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                                               ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                                ;
;     -- USE_EAB             ; ON                                                                                                                                                                                ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                                               ;
+-------------------------------+------------------------------------------------------------------------------------------------------------+
; Name                          ; Value                                                                                                      ;
+-------------------------------+------------------------------------------------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                                                          ;
; Entity Instance               ; DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                                                     ;
;     -- PLL_TYPE               ; AUTO                                                                                                       ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                                     ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                                      ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                                          ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                                          ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                                          ;
+-------------------------------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                        ;
+-------------------------------------------+---------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                       ;
+-------------------------------------------+---------------------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                           ;
; Entity Instance                           ; VGA_top_level:vga_0|pixelGenerator:videoGen|colorROM:colors|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                         ;
;     -- WIDTH_A                            ; 30                                                                                          ;
;     -- NUMWORDS_A                         ; 8                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                   ;
; Entity Instance                           ; DE2_Audio_Example:Sounds|altsyncram:Ram0_rtl_0                                              ;
;     -- OPERATION_MODE                     ; ROM                                                                                         ;
;     -- WIDTH_A                            ; 32                                                                                          ;
;     -- NUMWORDS_A                         ; 8192                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                   ;
+-------------------------------------------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                  ;
+---------------------------------------+-----------------------------------------+
; Name                                  ; Value                                   ;
+---------------------------------------+-----------------------------------------+
; Number of entity instances            ; 1                                       ;
; Entity Instance                       ; DE2_Audio_Example:Sounds|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 10                                      ;
;     -- LPM_WIDTHB                     ; 32                                      ;
;     -- LPM_WIDTHP                     ; 42                                      ;
;     -- LPM_REPRESENTATION             ; SIGNED                                  ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                      ;
;     -- USE_EAB                        ; OFF                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                      ;
+---------------------------------------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ps2:keyboard_0"                                                                                ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset           ; Input  ; Info     ; Stuck at VCC                                                                        ;
; led_seq[55..28] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_Audio_Example:Sounds|avconf:avc|I2C_Controller:u0"                                                                                             ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; W_R        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; SD_COUNTER ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SDO        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock" ;
+--------+--------+----------+-----------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                           ;
+--------+--------+----------+-----------------------------------------------------------------------------------+
; areset ; Input  ; Info     ; Explicitly unconnected                                                            ;
; locked ; Output ; Info     ; Explicitly unconnected                                                            ;
+--------+--------+----------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer"     ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                 ; Type   ; Severity ; Details                                                                             ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; left_channel_fifo_write_space[5..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; right_channel_fifo_write_space[5..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer" ;
+-----------------------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port                              ; Type   ; Severity ; Details                                                                              ;
+-----------------------------------+--------+----------+--------------------------------------------------------------------------------------+
; left_audio_fifo_read_space[5..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.  ;
; right_audio_fifo_read_space[5..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.  ;
+-----------------------------------+--------+----------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller" ;
+------------------------+-------+----------+--------------------------------------------+
; Port                   ; Type  ; Severity ; Details                                    ;
+------------------------+-------+----------+--------------------------------------------+
; clear_audio_in_memory  ; Input ; Info     ; Explicitly unconnected                     ;
; clear_audio_out_memory ; Input ; Info     ; Explicitly unconnected                     ;
+------------------------+-------+----------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_Audio_Example:Sounds"                                                           ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; test ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:01:08     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri May 02 10:45:01 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off battleships -c battleships
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file files/de2_audio_example.v
    Info (12023): Found entity 1: DE2_Audio_Example
Info (12021): Found 1 design units, including 1 entities, in source file files/avconf/i2c_controller.v
    Info (12023): Found entity 1: I2C_Controller
Info (12021): Found 1 design units, including 1 entities, in source file files/avconf/avconf.v
    Info (12023): Found entity 1: avconf
Info (12021): Found 1 design units, including 1 entities, in source file files/audio_controller/audio_controller.v
    Info (12023): Found entity 1: Audio_Controller
Info (12021): Found 1 design units, including 1 entities, in source file files/audio_controller/audio_clock.v
    Info (12023): Found entity 1: Audio_Clock
Info (12021): Found 1 design units, including 1 entities, in source file files/audio_controller/altera_up_sync_fifo.v
    Info (12023): Found entity 1: Altera_UP_SYNC_FIFO
Info (12021): Found 1 design units, including 1 entities, in source file files/audio_controller/altera_up_clock_edge.v
    Info (12023): Found entity 1: Altera_UP_Clock_Edge
Info (12021): Found 1 design units, including 1 entities, in source file files/audio_controller/altera_up_audio_out_serializer.v
    Info (12023): Found entity 1: Altera_UP_Audio_Out_Serializer
Info (12021): Found 1 design units, including 1 entities, in source file files/audio_controller/altera_up_audio_in_deserializer.v
    Info (12023): Found entity 1: Altera_UP_Audio_In_Deserializer
Info (12021): Found 1 design units, including 1 entities, in source file files/audio_controller/altera_up_audio_bit_counter.v
    Info (12023): Found entity 1: Altera_UP_Audio_Bit_Counter
Info (12021): Found 2 design units, including 1 entities, in source file files/vga_top_level.vhd
    Info (12022): Found design unit 1: VGA_top_level-structural
    Info (12023): Found entity 1: VGA_top_level
Info (12021): Found 2 design units, including 1 entities, in source file files/vga_sync.vhd
    Info (12022): Found design unit 1: VGA_SYNC-behavioral
    Info (12023): Found entity 1: VGA_SYNC
Info (12021): Found 2 design units, including 1 entities, in source file files/ps2.vhd
    Info (12022): Found design unit 1: ps2-structural
    Info (12023): Found entity 1: ps2
Info (12021): Found 2 design units, including 1 entities, in source file files/pixelgenerator.vhd
    Info (12022): Found design unit 1: pixelGenerator-behavioral
    Info (12023): Found entity 1: pixelGenerator
Info (12021): Found 2 design units, including 1 entities, in source file files/oneshot.vhd
    Info (12022): Found design unit 1: oneshot-dd
    Info (12023): Found entity 1: oneshot
Info (12021): Found 2 design units, including 1 entities, in source file files/leddcd.vhd
    Info (12022): Found design unit 1: leddcd-data_flow
    Info (12023): Found entity 1: leddcd
Info (12021): Found 2 design units, including 1 entities, in source file files/keyboard.vhd
    Info (12022): Found design unit 1: keyboard-a
    Info (12023): Found entity 1: keyboard
Info (12021): Found 2 design units, including 1 entities, in source file files/de2lcd.vhd
    Info (12022): Found design unit 1: de2lcd-a
    Info (12023): Found entity 1: de2lcd
Info (12021): Found 2 design units, including 1 entities, in source file files/colorrom.vhd
    Info (12022): Found design unit 1: colorrom-SYN
    Info (12023): Found entity 1: colorROM
Info (12021): Found 2 design units, including 0 entities, in source file files/battleships_const.vhd
    Info (12022): Found design unit 1: battleships_const
    Info (12022): Found design unit 2: battleships_const-body
Info (12021): Found 2 design units, including 1 entities, in source file files/battleships.vhd
    Info (12022): Found design unit 1: battleships-behavioral
    Info (12023): Found entity 1: battleships
Info (12127): Elaborating entity "battleships" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at battleships.vhd(89): object "opp_ship2_or" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at battleships.vhd(92): object "opp_ship2_x_vector" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at battleships.vhd(92): object "opp_ship2_y_vector" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at battleships.vhd(106): object "test" assigned a value but never read
Warning (10631): VHDL Process Statement warning at battleships.vhd(196): inferring latch(es) for signal or variable "ship2_x_vector", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at battleships.vhd(196): inferring latch(es) for signal or variable "ship2_y_vector", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "ship2_y_vector[0]" at battleships.vhd(196)
Info (10041): Inferred latch for "ship2_y_vector[1]" at battleships.vhd(196)
Info (10041): Inferred latch for "ship2_y_vector[2]" at battleships.vhd(196)
Info (10041): Inferred latch for "ship2_y_vector[3]" at battleships.vhd(196)
Info (10041): Inferred latch for "ship2_x_vector[0]" at battleships.vhd(196)
Info (10041): Inferred latch for "ship2_x_vector[1]" at battleships.vhd(196)
Info (10041): Inferred latch for "ship2_x_vector[2]" at battleships.vhd(196)
Info (10041): Inferred latch for "ship2_x_vector[3]" at battleships.vhd(196)
Info (12128): Elaborating entity "DE2_Audio_Example" for hierarchy "DE2_Audio_Example:Sounds"
Info (12128): Elaborating entity "Audio_Controller" for hierarchy "DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller"
Info (12128): Elaborating entity "Altera_UP_Clock_Edge" for hierarchy "DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:Bit_Clock_Edges"
Info (12128): Elaborating entity "Altera_UP_Audio_In_Deserializer" for hierarchy "DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer"
Info (12128): Elaborating entity "Altera_UP_Audio_Bit_Counter" for hierarchy "DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter"
Info (12128): Elaborating entity "Altera_UP_SYNC_FIFO" for hierarchy "DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO"
Info (12128): Elaborating entity "scfifo" for hierarchy "DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO"
Info (12130): Elaborated megafunction instantiation "DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO"
Info (12133): Instantiated megafunction "DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" with the following parameter:
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_5041.tdf
    Info (12023): Found entity 1: scfifo_5041
Info (12128): Elaborating entity "scfifo_5041" for hierarchy "DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_on31.tdf
    Info (12023): Found entity 1: a_dpfifo_on31
Info (12128): Elaborating entity "a_dpfifo_on31" for hierarchy "DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rc81.tdf
    Info (12023): Found entity 1: altsyncram_rc81
Info (12128): Elaborating entity "altsyncram_rc81" for hierarchy "DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_2o8.tdf
    Info (12023): Found entity 1: cmpr_2o8
Info (12128): Elaborating entity "cmpr_2o8" for hierarchy "DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cmpr_2o8:almost_full_comparer"
Info (12128): Elaborating entity "cmpr_2o8" for hierarchy "DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cmpr_2o8:three_comparison"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_d5b.tdf
    Info (12023): Found entity 1: cntr_d5b
Info (12128): Elaborating entity "cntr_d5b" for hierarchy "DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_q57.tdf
    Info (12023): Found entity 1: cntr_q57
Info (12128): Elaborating entity "cntr_q57" for hierarchy "DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_e5b.tdf
    Info (12023): Found entity 1: cntr_e5b
Info (12128): Elaborating entity "cntr_e5b" for hierarchy "DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr"
Info (12128): Elaborating entity "Altera_UP_Audio_Out_Serializer" for hierarchy "DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer"
Info (12128): Elaborating entity "Audio_Clock" for hierarchy "DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock"
Info (12128): Elaborating entity "altpll" for hierarchy "DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component"
Info (12133): Instantiated megafunction "DE2_Audio_Example:Sounds|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "4"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=Audio_Clock"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12128): Elaborating entity "avconf" for hierarchy "DE2_Audio_Example:Sounds|avconf:avc"
Warning (10230): Verilog HDL assignment warning at avconf.v(68): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at avconf.v(119): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at avconf.v(136): truncated value with size 32 to match size of target (16)
Warning (10270): Verilog HDL Case Statement warning at avconf.v(130): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at avconf.v(130): inferring latch(es) for variable "LUT_DATA", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "LUT_DATA[0]" at avconf.v(130)
Info (10041): Inferred latch for "LUT_DATA[1]" at avconf.v(130)
Info (10041): Inferred latch for "LUT_DATA[2]" at avconf.v(130)
Info (10041): Inferred latch for "LUT_DATA[3]" at avconf.v(130)
Info (10041): Inferred latch for "LUT_DATA[4]" at avconf.v(130)
Info (10041): Inferred latch for "LUT_DATA[5]" at avconf.v(130)
Info (10041): Inferred latch for "LUT_DATA[6]" at avconf.v(130)
Info (10041): Inferred latch for "LUT_DATA[7]" at avconf.v(130)
Info (10041): Inferred latch for "LUT_DATA[8]" at avconf.v(130)
Info (10041): Inferred latch for "LUT_DATA[9]" at avconf.v(130)
Info (10041): Inferred latch for "LUT_DATA[10]" at avconf.v(130)
Info (10041): Inferred latch for "LUT_DATA[11]" at avconf.v(130)
Info (10041): Inferred latch for "LUT_DATA[12]" at avconf.v(130)
Info (10041): Inferred latch for "LUT_DATA[13]" at avconf.v(130)
Info (10041): Inferred latch for "LUT_DATA[14]" at avconf.v(130)
Info (10041): Inferred latch for "LUT_DATA[15]" at avconf.v(130)
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "DE2_Audio_Example:Sounds|avconf:avc|I2C_Controller:u0"
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6)
Info (12128): Elaborating entity "de2lcd" for hierarchy "de2lcd:LCDscreen"
Warning (10541): VHDL Signal Declaration warning at de2lcd.vhd(8): used implicit default value for signal "SEC_LED" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "ps2" for hierarchy "ps2:keyboard_0"
Info (12128): Elaborating entity "leddcd" for hierarchy "ps2:keyboard_0|leddcd:l1"
Info (12128): Elaborating entity "keyboard" for hierarchy "ps2:keyboard_0|keyboard:u1"
Info (12128): Elaborating entity "oneshot" for hierarchy "ps2:keyboard_0|oneshot:pulser"
Info (12128): Elaborating entity "VGA_top_level" for hierarchy "VGA_top_level:vga_0"
Info (12128): Elaborating entity "pixelGenerator" for hierarchy "VGA_top_level:vga_0|pixelGenerator:videoGen"
Warning (10631): VHDL Process Statement warning at pixelGenerator.vhd(61): inferring latch(es) for signal or variable "colorAddress", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "colorAddress[0]" at pixelGenerator.vhd(61)
Info (10041): Inferred latch for "colorAddress[1]" at pixelGenerator.vhd(61)
Info (10041): Inferred latch for "colorAddress[2]" at pixelGenerator.vhd(61)
Info (12128): Elaborating entity "colorROM" for hierarchy "VGA_top_level:vga_0|pixelGenerator:videoGen|colorROM:colors"
Info (12128): Elaborating entity "altsyncram" for hierarchy "VGA_top_level:vga_0|pixelGenerator:videoGen|colorROM:colors|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "VGA_top_level:vga_0|pixelGenerator:videoGen|colorROM:colors|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "VGA_top_level:vga_0|pixelGenerator:videoGen|colorROM:colors|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "colorROM.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "3"
    Info (12134): Parameter "width_a" = "30"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pv71.tdf
    Info (12023): Found entity 1: altsyncram_pv71
Info (12128): Elaborating entity "altsyncram_pv71" for hierarchy "VGA_top_level:vga_0|pixelGenerator:videoGen|colorROM:colors|altsyncram:altsyncram_component|altsyncram_pv71:auto_generated"
Info (12128): Elaborating entity "VGA_SYNC" for hierarchy "VGA_top_level:vga_0|VGA_SYNC:videoSync"
Warning (14026): LATCH primitive "VGA_top_level:vga_0|pixelGenerator:videoGen|colorAddress[0]" is permanently enabled
Warning (14026): LATCH primitive "VGA_top_level:vga_0|pixelGenerator:videoGen|colorAddress[1]" is permanently enabled
Warning (14026): LATCH primitive "VGA_top_level:vga_0|pixelGenerator:videoGen|colorAddress[2]" is permanently enabled
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "DE2_Audio_Example:Sounds|Ram0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/battleships.rom0_DE2_Audio_Example_d06796cf.hdl.mif
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "DE2_Audio_Example:Sounds|Mult0"
Info (12130): Elaborated megafunction instantiation "DE2_Audio_Example:Sounds|altsyncram:Ram0_rtl_0"
Info (12133): Instantiated megafunction "DE2_Audio_Example:Sounds|altsyncram:Ram0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "8192"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/battleships.rom0_DE2_Audio_Example_d06796cf.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k491.tdf
    Info (12023): Found entity 1: altsyncram_k491
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_1oa.tdf
    Info (12023): Found entity 1: decode_1oa
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ujb.tdf
    Info (12023): Found entity 1: mux_ujb
Info (12130): Elaborated megafunction instantiation "DE2_Audio_Example:Sounds|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "DE2_Audio_Example:Sounds|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "10"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "42"
    Info (12134): Parameter "LPM_WIDTHR" = "42"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_u4t.tdf
    Info (12023): Found entity 1: mult_u4t
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 48 buffer(s)
    Info (13019): Ignored 48 SOFT buffer(s)
Warning (13012): Latch DE2_Audio_Example:Sounds|avconf:avc|LUT_DATA[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_Audio_Example:Sounds|avconf:avc|LUT_INDEX[5]
Warning (13012): Latch DE2_Audio_Example:Sounds|avconf:avc|LUT_DATA[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_Audio_Example:Sounds|avconf:avc|LUT_INDEX[4]
Warning (13012): Latch DE2_Audio_Example:Sounds|avconf:avc|LUT_DATA[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_Audio_Example:Sounds|avconf:avc|LUT_INDEX[5]
Warning (13012): Latch DE2_Audio_Example:Sounds|avconf:avc|LUT_DATA[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_Audio_Example:Sounds|avconf:avc|LUT_INDEX[5]
Warning (13012): Latch DE2_Audio_Example:Sounds|avconf:avc|LUT_DATA[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_Audio_Example:Sounds|avconf:avc|LUT_INDEX[5]
Warning (13012): Latch DE2_Audio_Example:Sounds|avconf:avc|LUT_DATA[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_Audio_Example:Sounds|avconf:avc|LUT_INDEX[4]
Warning (13012): Latch DE2_Audio_Example:Sounds|avconf:avc|LUT_DATA[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_Audio_Example:Sounds|avconf:avc|LUT_INDEX[5]
Warning (13012): Latch DE2_Audio_Example:Sounds|avconf:avc|LUT_DATA[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_Audio_Example:Sounds|avconf:avc|LUT_INDEX[5]
Warning (13012): Latch DE2_Audio_Example:Sounds|avconf:avc|LUT_DATA[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_Audio_Example:Sounds|avconf:avc|LUT_INDEX[4]
Warning (13012): Latch DE2_Audio_Example:Sounds|avconf:avc|LUT_DATA[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_Audio_Example:Sounds|avconf:avc|LUT_INDEX[5]
Warning (13012): Latch DE2_Audio_Example:Sounds|avconf:avc|LUT_DATA[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_Audio_Example:Sounds|avconf:avc|LUT_INDEX[5]
Warning (13012): Latch DE2_Audio_Example:Sounds|avconf:avc|LUT_DATA[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_Audio_Example:Sounds|avconf:avc|LUT_INDEX[5]
Warning (13012): Latch DE2_Audio_Example:Sounds|avconf:avc|LUT_DATA[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_Audio_Example:Sounds|avconf:avc|LUT_INDEX[2]
Warning (13012): Latch DE2_Audio_Example:Sounds|avconf:avc|LUT_DATA[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_Audio_Example:Sounds|avconf:avc|LUT_INDEX[3]
Warning (13012): Latch DE2_Audio_Example:Sounds|avconf:avc|LUT_DATA[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_Audio_Example:Sounds|avconf:avc|LUT_INDEX[4]
Warning (13012): Latch DE2_Audio_Example:Sounds|avconf:avc|LUT_DATA[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DE2_Audio_Example:Sounds|avconf:avc|LUT_INDEX[5]
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "myVGA[10][0]" is converted into an equivalent circuit using register "myVGA[10][0]~_emulated" and latch "myVGA[10][0]~1"
    Warning (13310): Register "myVGA[1][0]" is converted into an equivalent circuit using register "myVGA[1][0]~_emulated" and latch "myVGA[1][0]~5"
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "de2lcd:LCDscreen|DATA_BUS[0]~synth"
    Warning (13010): Node "de2lcd:LCDscreen|DATA_BUS[1]~synth"
    Warning (13010): Node "de2lcd:LCDscreen|DATA_BUS[2]~synth"
    Warning (13010): Node "de2lcd:LCDscreen|DATA_BUS[3]~synth"
    Warning (13010): Node "de2lcd:LCDscreen|DATA_BUS[4]~synth"
    Warning (13010): Node "de2lcd:LCDscreen|DATA_BUS[5]~synth"
    Warning (13010): Node "de2lcd:LCDscreen|DATA_BUS[6]~synth"
    Warning (13010): Node "de2lcd:LCDscreen|DATA_BUS[7]~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LCD_ON" is stuck at VCC
    Warning (13410): Pin "SEC_LED" is stuck at GND
    Warning (13410): Pin "LCD_RW" is stuck at GND
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register de2lcd:LCDscreen|init will power up to High
    Critical Warning (18010): Register myVGA[0][0] will power up to High
    Critical Warning (18010): Register state[31] will power up to Low
    Critical Warning (18010): Register state[0] will power up to Low
    Critical Warning (18010): Register \game:cursor_y[2] will power up to High
    Critical Warning (18010): Register \game:cursor_x[2] will power up to High
    Critical Warning (18010): Register counter[31] will power up to Low
    Critical Warning (18010): Register counter[0] will power up to Low
    Critical Warning (18010): Register myHits[31] will power up to Low
    Critical Warning (18010): Register oppHits[31] will power up to Low
    Critical Warning (18010): Register oppHits[0] will power up to Low
    Critical Warning (18010): Register myHits[0] will power up to Low
    Critical Warning (18010): Register phase[31] will power up to Low
    Critical Warning (18010): Register phase[0] will power up to Low
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK_27"
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
Info (21057): Implemented 8748 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 10 input pins
    Info (21059): Implemented 106 output pins
    Info (21060): Implemented 12 bidirectional pins
    Info (21061): Implemented 8393 logic cells
    Info (21064): Implemented 222 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 4 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 89 warnings
    Info: Peak virtual memory: 568 megabytes
    Info: Processing ended: Fri May 02 10:46:15 2014
    Info: Elapsed time: 00:01:14
    Info: Total CPU time (on all processors): 00:01:14


