// Seed: 1573994154
`timescale 1 ps / 1ps
module module_0 (
    input logic id_0,
    input tri id_1,
    output logic id_2,
    output id_3
);
  logic id_4 = 1 % id_1[1!==1'b0];
  logic id_5;
endmodule
