<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xcku3p-ffva676-2-i" LaunchTime="1737666774" LaunchIncrCheckpoint="$PSRCDIR/utils_1/imports/synth_1/laplacian_core.dcp">
  <File Type="PA-TCL" Name="image_statistics_top.tcl"/>
  <File Type="REPORTS-TCL" Name="image_statistics_top_reports.tcl"/>
  <File Type="RDS-RDS" Name="image_statistics_top.vds"/>
  <File Type="RDS-UTIL" Name="image_statistics_top_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="image_statistics_top_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="image_statistics_top.dcp"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/ip/dsp_macro_add_22b/dsp_macro_add_22b.xci">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Gradient Core/gradient_core/gradient_core.srcs/sources_1/ip/dsp_macro_add_22b/dsp_macro_add_22b.xci"/>
        <Attr Name="ImportTime" Val="1736806114"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/FPGA/Laplacian Core/laplacian_core/laplacian_core.srcs/sources_1/new/rgb_to_grayscale.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="ImportPath" Val="$PPRDIR/../../Laplacian Core/laplacian_core/laplacian_core.srcs/sources_1/new/rgb_to_grayscale.vhd"/>
        <Attr Name="ImportTime" Val="1736547563"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/FPGA/Gradient Core/gradient_core/gradient_core.srcs/sources_1/imports/new/data_delay_reg.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="ImportPath" Val="$PPRDIR/../../Gradient Core/gradient_core/gradient_core.srcs/sources_1/imports/new/data_delay_reg.vhd"/>
        <Attr Name="ImportTime" Val="1736550376"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/FPGA/Laplacian Core/laplacian_core/laplacian_core.srcs/sources_1/new/data_delay_reg.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="ImportPath" Val="$PPRDIR/../../Laplacian Core/laplacian_core/laplacian_core.srcs/sources_1/new/data_delay_reg.vhd"/>
        <Attr Name="ImportTime" Val="1736550376"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/FPGA/Laplacian Core/laplacian_core/laplacian_core.srcs/sources_1/new/laplacian_core.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="ImportPath" Val="$PPRDIR/../../Laplacian Core/laplacian_core/laplacian_core.srcs/sources_1/new/laplacian_core.vhd"/>
        <Attr Name="ImportTime" Val="1736573160"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/FPGA/Gradient Core/gradient_core/gradient_core.srcs/sources_1/new/gradient_calc.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="ImportPath" Val="$PPRDIR/../../Gradient Core/gradient_core/gradient_core.srcs/sources_1/new/gradient_calc.vhd"/>
        <Attr Name="ImportTime" Val="1736808671"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/sipo_reg.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="ImportPath" Val="$PPRDIR/../../Image Compressor/image_dct/image_dct.srcs/sources_1/new/sipo_reg.vhd"/>
        <Attr Name="ImportTime" Val="1737524167"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/FPGA/Gradient Core/gradient_core/gradient_core.srcs/sources_1/new/statistics_core.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="ImportPath" Val="$PPRDIR/../../Gradient Core/gradient_core/gradient_core.srcs/sources_1/new/statistics_core.vhd"/>
        <Attr Name="ImportTime" Val="1736809308"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/image_statistics_top.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/FPGA/Laplacian Core/laplacian_core/laplacian_core.srcs/utils_1/imports/synth_1/rgb_to_gray.dcp">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Laplacian Core/laplacian_core/laplacian_core.srcs/utils_1/imports/synth_1/rgb_to_gray.dcp"/>
        <Attr Name="ImportTime" Val="1736573780"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/FPGA/Laplacian Core/laplacian_core/laplacian_core.srcs/sim_1/new/rgb_to_gray_sim.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Laplacian Core/laplacian_core/laplacian_core.srcs/sim_1/new/rgb_to_gray_sim.v"/>
        <Attr Name="ImportTime" Val="1736545549"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/FPGA/Laplacian Core/laplacian_core/laplacian_core.srcs/sources_1/new/variance_core.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Laplacian Core/laplacian_core/laplacian_core.srcs/sources_1/new/variance_core.vhd"/>
        <Attr Name="ImportTime" Val="1736573320"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/FPGA/Laplacian Core/laplacian_core/laplacian_core.srcs/sources_1/new/lpc_top.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Laplacian Core/laplacian_core/laplacian_core.srcs/sources_1/new/lpc_top.vhd"/>
        <Attr Name="ImportTime" Val="1736567291"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/FPGA/Laplacian Core/laplacian_core/laplacian_core.srcs/sim_1/new/blur_sim.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Laplacian Core/laplacian_core/laplacian_core.srcs/sim_1/new/blur_sim.vhd"/>
        <Attr Name="ImportTime" Val="1736575065"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/FPGA/Laplacian Core/laplacian_core/laplacian_core.srcs/sources_1/new/dsp.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Laplacian Core/laplacian_core/laplacian_core.srcs/sources_1/new/dsp.vhd"/>
        <Attr Name="ImportTime" Val="1736301279"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/FPGA/Laplacian Core/laplacian_core/laplacian_core.srcs/sim_1/new/dsp_sim.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Laplacian Core/laplacian_core/laplacian_core.srcs/sim_1/new/dsp_sim.vhd"/>
        <Attr Name="ImportTime" Val="1736543413"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/FPGA/Gradient Core/gradient_core/gradient_core.srcs/sim_1/new/gradient_calc_sim.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Gradient Core/gradient_core/gradient_core.srcs/sim_1/new/gradient_calc_sim.vhd"/>
        <Attr Name="ImportTime" Val="1736808464"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/FPGA/Laplacian Core/laplacian_core/laplacian_core.srcs/sim_1/new/laplacian_sim.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Laplacian Core/laplacian_core/laplacian_core.srcs/sim_1/new/laplacian_sim.vhd"/>
        <Attr Name="ImportTime" Val="1736367733"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/FPGA/Laplacian Core/laplacian_core/laplacian_core.srcs/sim_1/new/rgb2gray_sim.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Laplacian Core/laplacian_core/laplacian_core.srcs/sim_1/new/rgb2gray_sim.vhd"/>
        <Attr Name="ImportTime" Val="1736546984"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/FPGA/Laplacian Core/laplacian_core/laplacian_core.srcs/sim_1/new/shift_reg_sim.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Laplacian Core/laplacian_core/laplacian_core.srcs/sim_1/new/shift_reg_sim.vhd"/>
        <Attr Name="ImportTime" Val="1736550614"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/FPGA/Laplacian Core/laplacian_core/laplacian_core.srcs/sim_1/new/variance_sim.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Laplacian Core/laplacian_core/laplacian_core.srcs/sim_1/new/variance_sim.vhd"/>
        <Attr Name="ImportTime" Val="1736559686"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="image_statistics_top"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1" RelGenDir="$PGENDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/new/constraints.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/new/constraints.xdc"/>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1" RelGenDir="$PGENDIR/utils_1">
    <Filter Type="Utils"/>
    <File Path="$PSRCDIR/utils_1/imports/synth_1/laplacian_core.dcp">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedInSteps" Val="synth_1"/>
        <Attr Name="AutoDcp" Val="1"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
    <Step Id="synth_design"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="sqrt_cordic"/>
  <BlockFileSet Type="BlockSrcs" Name="dsp_acum"/>
  <BlockFileSet Type="BlockSrcs" Name="dsp_mac"/>
  <BlockFileSet Type="BlockSrcs" Name="dsp_msub"/>
  <BlockFileSet Type="BlockSrcs" Name="dsp_macro_simd"/>
</GenRun>
