Analysis & Synthesis report for elevatorsixfloor
Sat Feb 20 02:17:20 2016
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Sat Feb 20 02:17:20 2016           ;
; Quartus Prime Version       ; 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Revision Name               ; elevatorsixfloor                            ;
; Top-level Entity Name       ; elevatorsixfloor                            ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; elevatorsixfloor   ; elevatorsixfloor   ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Verilog Show LMF Mapping Messages                                               ; Off                ;                    ;
; Verilog Version                                                                 ; Verilog_1995       ; Verilog_2001       ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Processing started: Sat Feb 20 02:16:48 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off elevatorsixfloor -c elevatorsixfloor
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file elevator.v
    Info (12023): Found entity 1: elevatorsixfloor File: /media/saurav/All_stuff/M.Tech._IITB/sem-2/EE705-VLSIDesignLab/My_codes/lab4_workingfolder/quartus/elevator.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file counterncycles.v
    Info (12023): Found entity 1: counterncycle File: /media/saurav/All_stuff/M.Tech._IITB/sem-2/EE705-VLSIDesignLab/My_codes/lab4_workingfolder/quartus/counterncycles.v Line: 9
Info (12127): Elaborating entity "elevatorsixfloor" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at elevator.v(108): object "reg_carcall" assigned a value but never read File: /media/saurav/All_stuff/M.Tech._IITB/sem-2/EE705-VLSIDesignLab/My_codes/lab4_workingfolder/quartus/elevator.v Line: 108
Warning (10036): Verilog HDL or VHDL warning at elevator.v(109): object "reg_hallcall_up" assigned a value but never read File: /media/saurav/All_stuff/M.Tech._IITB/sem-2/EE705-VLSIDesignLab/My_codes/lab4_workingfolder/quartus/elevator.v Line: 109
Warning (10036): Verilog HDL or VHDL warning at elevator.v(110): object "reg_hallcall_down" assigned a value but never read File: /media/saurav/All_stuff/M.Tech._IITB/sem-2/EE705-VLSIDesignLab/My_codes/lab4_workingfolder/quartus/elevator.v Line: 110
Warning (10036): Verilog HDL or VHDL warning at elevator.v(111): object "reg_floorsensor" assigned a value but never read File: /media/saurav/All_stuff/M.Tech._IITB/sem-2/EE705-VLSIDesignLab/My_codes/lab4_workingfolder/quartus/elevator.v Line: 111
Warning (10036): Verilog HDL or VHDL warning at elevator.v(112): object "reg_request" assigned a value but never read File: /media/saurav/All_stuff/M.Tech._IITB/sem-2/EE705-VLSIDesignLab/My_codes/lab4_workingfolder/quartus/elevator.v Line: 112
Warning (10036): Verilog HDL or VHDL warning at elevator.v(113): object "reg_request_remain" assigned a value but never read File: /media/saurav/All_stuff/M.Tech._IITB/sem-2/EE705-VLSIDesignLab/My_codes/lab4_workingfolder/quartus/elevator.v Line: 113
Warning (10036): Verilog HDL or VHDL warning at elevator.v(116): object "reg_dir_up" assigned a value but never read File: /media/saurav/All_stuff/M.Tech._IITB/sem-2/EE705-VLSIDesignLab/My_codes/lab4_workingfolder/quartus/elevator.v Line: 116
Warning (10036): Verilog HDL or VHDL warning at elevator.v(117): object "reg_dir_down" assigned a value but never read File: /media/saurav/All_stuff/M.Tech._IITB/sem-2/EE705-VLSIDesignLab/My_codes/lab4_workingfolder/quartus/elevator.v Line: 117
Warning (10036): Verilog HDL or VHDL warning at elevator.v(118): object "reg_liftmoving" assigned a value but never read File: /media/saurav/All_stuff/M.Tech._IITB/sem-2/EE705-VLSIDesignLab/My_codes/lab4_workingfolder/quartus/elevator.v Line: 118
Warning (10036): Verilog HDL or VHDL warning at elevator.v(119): object "reg_dooropen" assigned a value but never read File: /media/saurav/All_stuff/M.Tech._IITB/sem-2/EE705-VLSIDesignLab/My_codes/lab4_workingfolder/quartus/elevator.v Line: 119
Warning (10235): Verilog HDL Always Construct warning at elevator.v(164): variable "reset" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /media/saurav/All_stuff/M.Tech._IITB/sem-2/EE705-VLSIDesignLab/My_codes/lab4_workingfolder/quartus/elevator.v Line: 164
Info (10264): Verilog HDL Case Statement information at elevator.v(187): all case item expressions in this case statement are onehot File: /media/saurav/All_stuff/M.Tech._IITB/sem-2/EE705-VLSIDesignLab/My_codes/lab4_workingfolder/quartus/elevator.v Line: 187
Warning (10240): Verilog HDL Always Construct warning at elevator.v(161): inferring latch(es) for variable "reg_counter1_rst", which holds its previous value in one or more paths through the always construct File: /media/saurav/All_stuff/M.Tech._IITB/sem-2/EE705-VLSIDesignLab/My_codes/lab4_workingfolder/quartus/elevator.v Line: 161
Warning (10240): Verilog HDL Always Construct warning at elevator.v(161): inferring latch(es) for variable "reg_counter2_rst", which holds its previous value in one or more paths through the always construct File: /media/saurav/All_stuff/M.Tech._IITB/sem-2/EE705-VLSIDesignLab/My_codes/lab4_workingfolder/quartus/elevator.v Line: 161
Warning (10240): Verilog HDL Always Construct warning at elevator.v(161): inferring latch(es) for variable "nextstate", which holds its previous value in one or more paths through the always construct File: /media/saurav/All_stuff/M.Tech._IITB/sem-2/EE705-VLSIDesignLab/My_codes/lab4_workingfolder/quartus/elevator.v Line: 161
Warning (10240): Verilog HDL Always Construct warning at elevator.v(213): inferring latch(es) for variable "reg_counter1_rst", which holds its previous value in one or more paths through the always construct File: /media/saurav/All_stuff/M.Tech._IITB/sem-2/EE705-VLSIDesignLab/My_codes/lab4_workingfolder/quartus/elevator.v Line: 213
Warning (10240): Verilog HDL Always Construct warning at elevator.v(213): inferring latch(es) for variable "reg_counter2_rst", which holds its previous value in one or more paths through the always construct File: /media/saurav/All_stuff/M.Tech._IITB/sem-2/EE705-VLSIDesignLab/My_codes/lab4_workingfolder/quartus/elevator.v Line: 213
Warning (10034): Output port "carled" at elevator.v(47) has no driver File: /media/saurav/All_stuff/M.Tech._IITB/sem-2/EE705-VLSIDesignLab/My_codes/lab4_workingfolder/quartus/elevator.v Line: 47
Warning (10034): Output port "hallcall_upled" at elevator.v(48) has no driver File: /media/saurav/All_stuff/M.Tech._IITB/sem-2/EE705-VLSIDesignLab/My_codes/lab4_workingfolder/quartus/elevator.v Line: 48
Warning (10034): Output port "hallcall_downled" at elevator.v(49) has no driver File: /media/saurav/All_stuff/M.Tech._IITB/sem-2/EE705-VLSIDesignLab/My_codes/lab4_workingfolder/quartus/elevator.v Line: 49
Warning (10034): Output port "floorindicatorled" at elevator.v(50) has no driver File: /media/saurav/All_stuff/M.Tech._IITB/sem-2/EE705-VLSIDesignLab/My_codes/lab4_workingfolder/quartus/elevator.v Line: 50
Warning (10034): Output port "dooropen" at elevator.v(51) has no driver File: /media/saurav/All_stuff/M.Tech._IITB/sem-2/EE705-VLSIDesignLab/My_codes/lab4_workingfolder/quartus/elevator.v Line: 51
Warning (10034): Output port "dir_up" at elevator.v(52) has no driver File: /media/saurav/All_stuff/M.Tech._IITB/sem-2/EE705-VLSIDesignLab/My_codes/lab4_workingfolder/quartus/elevator.v Line: 52
Warning (10034): Output port "dir_down" at elevator.v(53) has no driver File: /media/saurav/All_stuff/M.Tech._IITB/sem-2/EE705-VLSIDesignLab/My_codes/lab4_workingfolder/quartus/elevator.v Line: 53
Warning (10034): Output port "liftmoving" at elevator.v(54) has no driver File: /media/saurav/All_stuff/M.Tech._IITB/sem-2/EE705-VLSIDesignLab/My_codes/lab4_workingfolder/quartus/elevator.v Line: 54
Info (10041): Inferred latch for "reg_counter2_rst" at elevator.v(233) File: /media/saurav/All_stuff/M.Tech._IITB/sem-2/EE705-VLSIDesignLab/My_codes/lab4_workingfolder/quartus/elevator.v Line: 233
Info (10041): Inferred latch for "reg_counter1_rst" at elevator.v(233) File: /media/saurav/All_stuff/M.Tech._IITB/sem-2/EE705-VLSIDesignLab/My_codes/lab4_workingfolder/quartus/elevator.v Line: 233
Info (10041): Inferred latch for "nextstate.s_door" at elevator.v(161) File: /media/saurav/All_stuff/M.Tech._IITB/sem-2/EE705-VLSIDesignLab/My_codes/lab4_workingfolder/quartus/elevator.v Line: 161
Info (10041): Inferred latch for "nextstate.s_stop" at elevator.v(161) File: /media/saurav/All_stuff/M.Tech._IITB/sem-2/EE705-VLSIDesignLab/My_codes/lab4_workingfolder/quartus/elevator.v Line: 161
Info (10041): Inferred latch for "nextstate.s_up" at elevator.v(161) File: /media/saurav/All_stuff/M.Tech._IITB/sem-2/EE705-VLSIDesignLab/My_codes/lab4_workingfolder/quartus/elevator.v Line: 161
Info (10041): Inferred latch for "nextstate.s_idle" at elevator.v(161) File: /media/saurav/All_stuff/M.Tech._IITB/sem-2/EE705-VLSIDesignLab/My_codes/lab4_workingfolder/quartus/elevator.v Line: 161
Info (10041): Inferred latch for "reg_counter2_rst" at elevator.v(161) File: /media/saurav/All_stuff/M.Tech._IITB/sem-2/EE705-VLSIDesignLab/My_codes/lab4_workingfolder/quartus/elevator.v Line: 161
Info (10041): Inferred latch for "reg_counter1_rst" at elevator.v(161) File: /media/saurav/All_stuff/M.Tech._IITB/sem-2/EE705-VLSIDesignLab/My_codes/lab4_workingfolder/quartus/elevator.v Line: 161
Error (10028): Can't resolve multiple constant drivers for net "reg_counter1_rst" at elevator.v(161) File: /media/saurav/All_stuff/M.Tech._IITB/sem-2/EE705-VLSIDesignLab/My_codes/lab4_workingfolder/quartus/elevator.v Line: 161
Error (10029): Constant driver at elevator.v(233) File: /media/saurav/All_stuff/M.Tech._IITB/sem-2/EE705-VLSIDesignLab/My_codes/lab4_workingfolder/quartus/elevator.v Line: 233
Error (10028): Can't resolve multiple constant drivers for net "reg_counter2_rst" at elevator.v(161) File: /media/saurav/All_stuff/M.Tech._IITB/sem-2/EE705-VLSIDesignLab/My_codes/lab4_workingfolder/quartus/elevator.v Line: 161
Error (12153): Can't elaborate top-level user hierarchy
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 25 warnings
    Error: Peak virtual memory: 1157 megabytes
    Error: Processing ended: Sat Feb 20 02:17:20 2016
    Error: Elapsed time: 00:00:32
    Error: Total CPU time (on all processors): 00:01:15


