INFO-FLOW: Workspace /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus opened at Fri Sep 08 14:07:58 UTC 2023
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command       create_platform done; 2.7 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.81 sec.
Execute     create_clock -period 3.1 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 3.1 -name default 
Execute       ap_set_clock -name default -period 3.1 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.1ns.
Execute     set_clock_uncertainty 0.2 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.2 
Execute       ap_set_clock -name default -uncertainty 0.2 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.2ns.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.189 GB.
Execute         set_directive_top arp_server -name=arp_server 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file '/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp -foptimization-record-file=/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_server.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_server.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_server.cpp.clang.out.log 2> /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_server.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_server.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/clang.out.log 2> /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_server.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/.systemc_flag -fix-errors /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_server.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.75 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_server.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/all.directive.json -fix-errors /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_server.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.17 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_server.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_server.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_server.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_server.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_server.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 1.53 sec.
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_server.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_server.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_server.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_server.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_server.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_server.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_server.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_server.pp.0.cpp.clang.out.log 2> /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_server.pp.0.cpp.clang.err.log
WARNING: [HLS 207-1017] unknown pragma ignored (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:266:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.11 seconds. CPU system time: 1.06 seconds. Elapsed time: 6.21 seconds; current allocated memory: 1.191 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/a.g.ld.0.bc -args  "/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_server.g.bc"  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_server.g.bc -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/a.g.ld.0.bc > /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/a.g.ld.1.lower.bc -args /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/a.g.ld.1.lower.bc > /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/a.g.ld.2.m1.bc -args /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsmc++_39.bc -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/a.g.ld.2.m1.bc > /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command         run_link_or_opt done; 2.39 sec.
Execute         run_link_or_opt -opt -out /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/a.g.ld.3.fpc.bc -args /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=arp_server -reflow-float-conversion 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=arp_server -reflow-float-conversion -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/a.g.ld.3.fpc.bc > /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.98 sec.
Execute         run_link_or_opt -out /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/a.g.ld.4.m2.bc -args /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.1/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.1/lnx64/lib/libfloatconversion_39.bc -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/a.g.ld.4.m2.bc > /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/a.g.ld.5.gdce.bc -args /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=arp_server 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=arp_server -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/a.g.ld.5.gdce.bc > /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=arp_server -mllvm -hls-db-dir -mllvm /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1024 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=1024 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=3.1 -x ir /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/a.g.ld.5.gdce.bc -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e 2> /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log
Execute         send_msg_by_id INFO @200-1995@%s%s%s 4,537 Compile/Link /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,537 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 578 Unroll/Inline /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 578 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 351 Performance/Pipeline /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 351 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 445 Optimizations /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 445 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:383:9)
INFO: [HLS 214-210] Disaggregating variable 'arpTable'
INFO: [HLS 214-178] Inlining function 'arpTableReply::arpTableReply(arpTableEntry)' into 'genARPDiscovery(hls::stream<ap_uint<32>, 0>&, hls::stream<arpTableEntry, 0>&, hls::stream<arpTableReply, 0>&, hls::stream<ap_uint<32>, 0>&, ap_uint<1>&, ap_uint<32>&)' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:263:0)
INFO: [HLS 214-178] Inlining function 'arpTableEntry::arpTableEntry(ap_uint<48>, ap_uint<32>, ap_uint<1>)' into 'arp_pkg_receiver(hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&, hls::stream<arpReplyMeta, 0>&, hls::stream<arpTableEntry, 0>&, ap_uint<32>&)' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:48:0)
INFO: [HLS 214-178] Inlining function 'arpTableEntry::get_id()' into 'arp_table(hls::stream<arpTableEntry, 0>&, hls::stream<ap_uint<32>, 0>&, hls::stream<arpTableEntry, 0>&, hls::stream<ap_uint<32>, 0>&, arpTableEntry*, ap_uint<32>&, ap_uint<32>&, ap_uint<32>&)' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:212:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.54 seconds. CPU system time: 0.82 seconds. Elapsed time: 8.82 seconds; current allocated memory: 1.192 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.192 GB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top arp_server -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/a.g.0.bc -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.193 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/a.g.1.bc -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/a.g.2.prechk.bc -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.195 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/a.g.1.bc to /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/a.o.1.bc -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-712] Applying dataflow to function 'arp_server' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:355:1), detected/extracted 5 process function(s): 
	 'entry_proc'
	 'genARPDiscovery'
	 'arp_pkg_receiver'
	 'arp_pkg_sender'
	 'arp_table'.
Command           transform done; 0.13 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/a.o.1.tmp.bc -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.218 GB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/a.o.2.bc -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'arpTable_macAddress'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'arpTable_ipAddress'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'arpTable_valid'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'arpTable_macAddress'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'arpTable_ipAddress'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'arpTable_valid'.
Execute             auto_get_db
WARNING: [HLS 200-657] Generating channel macIpEncode_rsp_i that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel arpRequestFifo that flows backwards in the dataflow region.
WARNING: [HLS 200-631] ap_ctrl_none interface is illegal for arp_server because entry_proc has non-FIFO I/O
WARNING: [HLS 200-631] ap_ctrl_none interface is illegal for arp_server because genARPDiscovery has non-FIFO I/O
WARNING: [HLS 200-631] ap_ctrl_none interface is illegal for arp_server because arp_pkg_receiver has non-FIFO I/O
WARNING: [HLS 200-631] ap_ctrl_none interface is illegal for arp_server because arp_table has non-FIFO I/O
Command           transform done; 0.18 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.14 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.259 GB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.47 sec.
Command       elaborate done; 15.5 sec.
Execute       ap_eval exec zip -j /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'arp_server' ...
Execute         ap_set_top_model arp_server 
Execute         get_model_list arp_server -filter all-wo-channel -topdown 
Execute         preproc_iomode -model arp_server 
Execute         preproc_iomode -model arp_table 
Execute         preproc_iomode -model arp_pkg_sender 
Execute         preproc_iomode -model arp_pkg_receiver 
Execute         preproc_iomode -model genARPDiscovery 
Execute         preproc_iomode -model entry_proc 
Execute         get_model_list arp_server -filter all-wo-channel 
INFO-FLOW: Model list for configure: entry_proc genARPDiscovery arp_pkg_receiver arp_pkg_sender arp_table arp_server
INFO-FLOW: Configuring Module : entry_proc ...
Execute         set_default_model entry_proc 
Execute         apply_spec_resource_limit entry_proc 
INFO-FLOW: Configuring Module : genARPDiscovery ...
Execute         set_default_model genARPDiscovery 
Execute         apply_spec_resource_limit genARPDiscovery 
INFO-FLOW: Configuring Module : arp_pkg_receiver ...
Execute         set_default_model arp_pkg_receiver 
Execute         apply_spec_resource_limit arp_pkg_receiver 
INFO-FLOW: Configuring Module : arp_pkg_sender ...
Execute         set_default_model arp_pkg_sender 
Execute         apply_spec_resource_limit arp_pkg_sender 
INFO-FLOW: Configuring Module : arp_table ...
Execute         set_default_model arp_table 
Execute         apply_spec_resource_limit arp_table 
INFO-FLOW: Configuring Module : arp_server ...
Execute         set_default_model arp_server 
Execute         apply_spec_resource_limit arp_server 
INFO-FLOW: Model list for preprocess: entry_proc genARPDiscovery arp_pkg_receiver arp_pkg_sender arp_table arp_server
INFO-FLOW: Preprocessing Module: entry_proc ...
Execute         set_default_model entry_proc 
Execute         cdfg_preprocess -model entry_proc 
Execute         rtl_gen_preprocess entry_proc 
INFO-FLOW: Preprocessing Module: genARPDiscovery ...
Execute         set_default_model genARPDiscovery 
Execute         cdfg_preprocess -model genARPDiscovery 
Execute         rtl_gen_preprocess genARPDiscovery 
INFO-FLOW: Preprocessing Module: arp_pkg_receiver ...
Execute         set_default_model arp_pkg_receiver 
Execute         cdfg_preprocess -model arp_pkg_receiver 
Execute         rtl_gen_preprocess arp_pkg_receiver 
INFO-FLOW: Preprocessing Module: arp_pkg_sender ...
Execute         set_default_model arp_pkg_sender 
Execute         cdfg_preprocess -model arp_pkg_sender 
Execute         rtl_gen_preprocess arp_pkg_sender 
INFO-FLOW: Preprocessing Module: arp_table ...
Execute         set_default_model arp_table 
Execute         cdfg_preprocess -model arp_table 
Execute         rtl_gen_preprocess arp_table 
INFO-FLOW: Preprocessing Module: arp_server ...
Execute         set_default_model arp_server 
Execute         cdfg_preprocess -model arp_server 
Execute         rtl_gen_preprocess arp_server 
INFO-FLOW: Model list for synthesis: entry_proc genARPDiscovery arp_pkg_receiver arp_pkg_sender arp_table arp_server
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model entry_proc 
Execute         schedule -model entry_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.259 GB.
Execute         syn_report -verbosereport -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/entry_proc.verbose.sched.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         db_write -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/entry_proc.sched.adb -f 
INFO-FLOW: Finish scheduling entry_proc.
Execute         set_default_model entry_proc 
Execute         bind -model entry_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.259 GB.
Execute         syn_report -verbosereport -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/entry_proc.verbose.bind.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         db_write -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/entry_proc.bind.adb -f 
INFO-FLOW: Finish binding entry_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'genARPDiscovery' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model genARPDiscovery 
Execute         schedule -model genARPDiscovery 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'genARPDiscovery'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'genARPDiscovery'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.261 GB.
Execute         syn_report -verbosereport -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/genARPDiscovery.verbose.sched.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         db_write -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/genARPDiscovery.sched.adb -f 
INFO-FLOW: Finish scheduling genARPDiscovery.
Execute         set_default_model genARPDiscovery 
Execute         bind -model genARPDiscovery 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.261 GB.
Execute         syn_report -verbosereport -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/genARPDiscovery.verbose.bind.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         db_write -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/genARPDiscovery.bind.adb -f 
INFO-FLOW: Finish binding genARPDiscovery.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'arp_pkg_receiver' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model arp_pkg_receiver 
Execute         schedule -model arp_pkg_receiver 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'arp_pkg_receiver'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'arp_pkg_receiver'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.261 GB.
Execute         syn_report -verbosereport -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_pkg_receiver.verbose.sched.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         db_write -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_pkg_receiver.sched.adb -f 
INFO-FLOW: Finish scheduling arp_pkg_receiver.
Execute         set_default_model arp_pkg_receiver 
Execute         bind -model arp_pkg_receiver 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.261 GB.
Execute         syn_report -verbosereport -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_pkg_receiver.verbose.bind.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         db_write -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_pkg_receiver.bind.adb -f 
INFO-FLOW: Finish binding arp_pkg_receiver.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'arp_pkg_sender' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model arp_pkg_sender 
Execute         schedule -model arp_pkg_sender 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'arp_pkg_sender'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'arp_pkg_sender'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.262 GB.
Execute         syn_report -verbosereport -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_pkg_sender.verbose.sched.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         db_write -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_pkg_sender.sched.adb -f 
INFO-FLOW: Finish scheduling arp_pkg_sender.
Execute         set_default_model arp_pkg_sender 
Execute         bind -model arp_pkg_sender 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.262 GB.
Execute         syn_report -verbosereport -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_pkg_sender.verbose.bind.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         db_write -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_pkg_sender.bind.adb -f 
INFO-FLOW: Finish binding arp_pkg_sender.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'arp_table' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model arp_table 
Execute         schedule -model arp_table 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'arp_table'.
WARNING: [HLS 200-885] The II Violation in module 'arp_table' (function 'arp_table'): Unable to schedule 'store' operation ('arpTable_macAddress_addr_write_ln226', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:226) of variable 'currEntry.macAddress', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:225 on array 'arpTable_macAddress' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'arpTable_macAddress'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 5, function 'arp_table'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.263 GB.
Execute         syn_report -verbosereport -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_table.verbose.sched.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         db_write -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_table.sched.adb -f 
INFO-FLOW: Finish scheduling arp_table.
Execute         set_default_model arp_table 
Execute         bind -model arp_table 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.263 GB.
Execute         syn_report -verbosereport -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_table.verbose.bind.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         db_write -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_table.bind.adb -f 
INFO-FLOW: Finish binding arp_table.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'arp_server' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model arp_server 
Execute         schedule -model arp_server 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.263 GB.
Execute         syn_report -verbosereport -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_server.verbose.sched.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         db_write -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_server.sched.adb -f 
INFO-FLOW: Finish scheduling arp_server.
Execute         set_default_model arp_server 
Execute         bind -model arp_server 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.263 GB.
Execute         syn_report -verbosereport -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_server.verbose.bind.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         db_write -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_server.bind.adb -f 
INFO-FLOW: Finish binding arp_server.
Execute         get_model_list arp_server -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess entry_proc 
Execute         rtl_gen_preprocess genARPDiscovery 
Execute         rtl_gen_preprocess arp_pkg_receiver 
Execute         rtl_gen_preprocess arp_pkg_sender 
Execute         rtl_gen_preprocess arp_table 
Execute         rtl_gen_preprocess arp_server 
INFO-FLOW: Model list for RTL generation: entry_proc genARPDiscovery arp_pkg_receiver arp_pkg_sender arp_table arp_server
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model entry_proc -top_prefix arp_server_ -sub_prefix arp_server_ -mg_file /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/entry_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.263 GB.
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_server.rtl_wrap.cfg.tcl 
Execute         gen_rtl entry_proc -style xilinx -f -lang vhdl -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/syn/vhdl/arp_server_entry_proc 
Execute         gen_rtl entry_proc -style xilinx -f -lang vlog -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/syn/verilog/arp_server_entry_proc 
Execute         syn_report -csynth -model entry_proc -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/syn/report/entry_proc_csynth.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         syn_report -rtlxml -model entry_proc -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/syn/report/entry_proc_csynth.xml 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         syn_report -verbosereport -model entry_proc -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/entry_proc.verbose.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         db_write -model entry_proc -f -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/entry_proc.adb 
Execute         db_write -model entry_proc -bindview -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info entry_proc -p /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/entry_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'genARPDiscovery' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model genARPDiscovery -top_prefix arp_server_ -sub_prefix arp_server_ -mg_file /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/genARPDiscovery.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'gia_fsm_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ip_lsb' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'arp_scan_1d' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'time_counter' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'genARPDiscovery' pipeline 'genARPDiscovery' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'genARPDiscovery'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.264 GB.
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_server.rtl_wrap.cfg.tcl 
Execute         gen_rtl genARPDiscovery -style xilinx -f -lang vhdl -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/syn/vhdl/arp_server_genARPDiscovery 
Execute         gen_rtl genARPDiscovery -style xilinx -f -lang vlog -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/syn/verilog/arp_server_genARPDiscovery 
Execute         syn_report -csynth -model genARPDiscovery -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/syn/report/genARPDiscovery_csynth.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Command         syn_report done; 0.11 sec.
Execute         syn_report -rtlxml -model genARPDiscovery -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/syn/report/genARPDiscovery_csynth.xml 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         syn_report -verbosereport -model genARPDiscovery -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/genARPDiscovery.verbose.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         db_write -model genARPDiscovery -f -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/genARPDiscovery.adb 
Execute         db_write -model genARPDiscovery -bindview -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info genARPDiscovery -p /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/genARPDiscovery 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'arp_pkg_receiver' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model arp_pkg_receiver -top_prefix arp_server_ -sub_prefix arp_server_ -mg_file /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_pkg_receiver.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'wordCount' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'arp_pkg_receiver' pipeline 'arp_pkg_receiver' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'arp_pkg_receiver'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.266 GB.
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_server.rtl_wrap.cfg.tcl 
Execute         gen_rtl arp_pkg_receiver -style xilinx -f -lang vhdl -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/syn/vhdl/arp_server_arp_pkg_receiver 
Execute         gen_rtl arp_pkg_receiver -style xilinx -f -lang vlog -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/syn/verilog/arp_server_arp_pkg_receiver 
Execute         syn_report -csynth -model arp_pkg_receiver -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/syn/report/arp_pkg_receiver_csynth.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         syn_report -rtlxml -model arp_pkg_receiver -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/syn/report/arp_pkg_receiver_csynth.xml 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         syn_report -verbosereport -model arp_pkg_receiver -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_pkg_receiver.verbose.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         db_write -model arp_pkg_receiver -f -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_pkg_receiver.adb 
Execute         db_write -model arp_pkg_receiver -bindview -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info arp_pkg_receiver -p /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_pkg_receiver 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'arp_pkg_sender' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model arp_pkg_sender -top_prefix arp_server_ -sub_prefix arp_server_ -mg_file /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_pkg_sender.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'aps_fsmState' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'replyMeta_srcMac' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'replyMeta_ethType' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'replyMeta_hwType' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'replyMeta_protoType' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'replyMeta_hwLen' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'replyMeta_protoLen' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'replyMeta_hwAddrSrc' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'replyMeta_protoAddrSrc' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'inputIP' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'arp_pkg_sender' pipeline 'arp_pkg_sender' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'arp_pkg_sender'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.267 GB.
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_server.rtl_wrap.cfg.tcl 
Execute         gen_rtl arp_pkg_sender -style xilinx -f -lang vhdl -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/syn/vhdl/arp_server_arp_pkg_sender 
Execute         gen_rtl arp_pkg_sender -style xilinx -f -lang vlog -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/syn/verilog/arp_server_arp_pkg_sender 
Execute         syn_report -csynth -model arp_pkg_sender -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/syn/report/arp_pkg_sender_csynth.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         syn_report -rtlxml -model arp_pkg_sender -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/syn/report/arp_pkg_sender_csynth.xml 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         syn_report -verbosereport -model arp_pkg_sender -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_pkg_sender.verbose.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         db_write -model arp_pkg_sender -f -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_pkg_sender.adb 
Execute         db_write -model arp_pkg_sender -bindview -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info arp_pkg_sender -p /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_pkg_sender 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'arp_table' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model arp_table -top_prefix arp_server_ -sub_prefix arp_server_ -mg_file /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_table.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'arp_table' pipeline 'arp_table' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'arp_table'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.269 GB.
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_server.rtl_wrap.cfg.tcl 
Execute         gen_rtl arp_table -style xilinx -f -lang vhdl -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/syn/vhdl/arp_server_arp_table 
Execute         gen_rtl arp_table -style xilinx -f -lang vlog -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/syn/verilog/arp_server_arp_table 
Execute         syn_report -csynth -model arp_table -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/syn/report/arp_table_csynth.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         syn_report -rtlxml -model arp_table -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/syn/report/arp_table_csynth.xml 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         syn_report -verbosereport -model arp_table -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_table.verbose.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         db_write -model arp_table -f -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_table.adb 
Execute         db_write -model arp_table -bindview -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info arp_table -p /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_table 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'arp_server' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model arp_server -top_prefix  -sub_prefix arp_server_ -mg_file /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_server.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'arp_server/arpDataIn_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'arp_server/arpDataIn_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'arp_server/arpDataIn_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'arp_server/arpDataIn_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'arp_server/macIpEncode_req' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'arp_server/arpDataOut_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'arp_server/arpDataOut_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'arp_server/arpDataOut_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'arp_server/arpDataOut_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'arp_server/macIpEncode_rsp' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'arp_server/arpTable_macAddress' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'arp_server/arpTable_ipAddress' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'arp_server/arpTable_valid' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'arp_server/arp_scan' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'arp_server/myMacAddress' to 'ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'arp_server/myIpAddress' to 'ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'arp_server/gatewayIP' to 'ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'arp_server/networkMask' to 'ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'arp_server' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'arp_scan', 'arpTable_valid', 'arpTable_ipAddress' and 'arpTable_macAddress' to AXI-Lite port s_axilite.
INFO: [RTGEN 206-100] Finished creating RTL model for 'arp_server'.
INFO: [RTMG 210-285] Implementing FIFO 'myMacAddress_c_U(arp_server_fifo_w48_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gatewayIP_c_U(arp_server_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gatewayIP_c12_U(arp_server_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'networkMask_c_U(arp_server_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'networkMask_c13_U(arp_server_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'macIpEncode_i_U(arp_server_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'macIpEncode_rsp_i_U(arp_server_fifo_w128_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'myIpAddress_c_U(arp_server_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'myIpAddress_c11_U(arp_server_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'arpReplyFifo_U(arp_server_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'arpTableInsertFifo_U(arp_server_fifo_w128_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'arpRequestFifo_U(arp_server_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_arp_pkg_sender_U0_U(arp_server_start_for_arp_pkg_sender_U0)' using Shift Registers.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.271 GB.
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_server.rtl_wrap.cfg.tcl 
Execute         gen_rtl arp_server -istop -style xilinx -f -lang vhdl -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/syn/vhdl/arp_server 
Execute         gen_rtl arp_server -istop -style xilinx -f -lang vlog -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/syn/verilog/arp_server 
Execute         syn_report -csynth -model arp_server -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/syn/report/arp_server_csynth.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         syn_report -rtlxml -model arp_server -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/syn/report/arp_server_csynth.xml 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         syn_report -verbosereport -model arp_server -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_server.verbose.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         db_write -model arp_server -f -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_server.adb 
Execute         db_write -model arp_server -bindview -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info arp_server -p /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_server 
Execute         export_constraint_db -f -tool general -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_server.constraint.tcl 
Execute         syn_report -designview -model arp_server -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_server.design.xml 
Command         syn_report done; 0.33 sec.
Execute         syn_report -csynthDesign -model arp_server -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/syn/report/csynth.rpt -MHOut /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         syn_report -wcfg -model arp_server -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_server_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model arp_server -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_server.protoinst 
Execute         sc_get_clocks arp_server 
Execute         sc_get_portdomain arp_server 
INFO-FLOW: Model list for RTL component generation: entry_proc genARPDiscovery arp_pkg_receiver arp_pkg_sender arp_table arp_server
INFO-FLOW: Handling components in module [entry_proc] ... 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/entry_proc.compgen.tcl 
INFO-FLOW: Handling components in module [genARPDiscovery] ... 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/genARPDiscovery.compgen.tcl 
INFO-FLOW: Found component arp_server_regslice_both.
INFO-FLOW: Append model arp_server_regslice_both
INFO-FLOW: Found component arp_server_regslice_both.
INFO-FLOW: Append model arp_server_regslice_both
INFO-FLOW: Handling components in module [arp_pkg_receiver] ... 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_pkg_receiver.compgen.tcl 
INFO-FLOW: Found component arp_server_regslice_both.
INFO-FLOW: Append model arp_server_regslice_both
INFO-FLOW: Found component arp_server_regslice_both.
INFO-FLOW: Append model arp_server_regslice_both
INFO-FLOW: Found component arp_server_regslice_both.
INFO-FLOW: Append model arp_server_regslice_both
INFO-FLOW: Found component arp_server_regslice_both.
INFO-FLOW: Append model arp_server_regslice_both
INFO-FLOW: Handling components in module [arp_pkg_sender] ... 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_pkg_sender.compgen.tcl 
INFO-FLOW: Found component arp_server_regslice_both.
INFO-FLOW: Append model arp_server_regslice_both
INFO-FLOW: Found component arp_server_regslice_both.
INFO-FLOW: Append model arp_server_regslice_both
INFO-FLOW: Found component arp_server_regslice_both.
INFO-FLOW: Append model arp_server_regslice_both
INFO-FLOW: Found component arp_server_regslice_both.
INFO-FLOW: Append model arp_server_regslice_both
INFO-FLOW: Handling components in module [arp_table] ... 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_table.compgen.tcl 
INFO-FLOW: Handling components in module [arp_server] ... 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_server.compgen.tcl 
INFO-FLOW: Found component arp_server_fifo_w48_d3_S.
INFO-FLOW: Append model arp_server_fifo_w48_d3_S
INFO-FLOW: Found component arp_server_fifo_w32_d3_S.
INFO-FLOW: Append model arp_server_fifo_w32_d3_S
INFO-FLOW: Found component arp_server_fifo_w32_d3_S.
INFO-FLOW: Append model arp_server_fifo_w32_d3_S
INFO-FLOW: Found component arp_server_fifo_w32_d3_S.
INFO-FLOW: Append model arp_server_fifo_w32_d3_S
INFO-FLOW: Found component arp_server_fifo_w32_d3_S.
INFO-FLOW: Append model arp_server_fifo_w32_d3_S
INFO-FLOW: Found component arp_server_fifo_w32_d4_S.
INFO-FLOW: Append model arp_server_fifo_w32_d4_S
INFO-FLOW: Found component arp_server_fifo_w128_d4_S.
INFO-FLOW: Append model arp_server_fifo_w128_d4_S
INFO-FLOW: Found component arp_server_fifo_w32_d2_S.
INFO-FLOW: Append model arp_server_fifo_w32_d2_S
INFO-FLOW: Found component arp_server_fifo_w32_d2_S.
INFO-FLOW: Append model arp_server_fifo_w32_d2_S
INFO-FLOW: Found component arp_server_fifo_w256_d4_S.
INFO-FLOW: Append model arp_server_fifo_w256_d4_S
INFO-FLOW: Found component arp_server_fifo_w128_d4_S.
INFO-FLOW: Append model arp_server_fifo_w128_d4_S
INFO-FLOW: Found component arp_server_fifo_w32_d4_S.
INFO-FLOW: Append model arp_server_fifo_w32_d4_S
INFO-FLOW: Found component arp_server_start_for_arp_pkg_sender_U0.
INFO-FLOW: Append model arp_server_start_for_arp_pkg_sender_U0
INFO-FLOW: Found component arp_server_s_axilite_s_axi.
INFO-FLOW: Append model arp_server_s_axilite_s_axi
INFO-FLOW: Append model entry_proc
INFO-FLOW: Append model genARPDiscovery
INFO-FLOW: Append model arp_pkg_receiver
INFO-FLOW: Append model arp_pkg_sender
INFO-FLOW: Append model arp_table
INFO-FLOW: Append model arp_server
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: arp_server_regslice_both arp_server_regslice_both arp_server_regslice_both arp_server_regslice_both arp_server_regslice_both arp_server_regslice_both arp_server_regslice_both arp_server_regslice_both arp_server_regslice_both arp_server_regslice_both arp_server_fifo_w48_d3_S arp_server_fifo_w32_d3_S arp_server_fifo_w32_d3_S arp_server_fifo_w32_d3_S arp_server_fifo_w32_d3_S arp_server_fifo_w32_d4_S arp_server_fifo_w128_d4_S arp_server_fifo_w32_d2_S arp_server_fifo_w32_d2_S arp_server_fifo_w256_d4_S arp_server_fifo_w128_d4_S arp_server_fifo_w32_d4_S arp_server_start_for_arp_pkg_sender_U0 arp_server_s_axilite_s_axi entry_proc genARPDiscovery arp_pkg_receiver arp_pkg_sender arp_table arp_server
INFO-FLOW: Generating /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model arp_server_regslice_both
INFO-FLOW: To file: write model arp_server_regslice_both
INFO-FLOW: To file: write model arp_server_regslice_both
INFO-FLOW: To file: write model arp_server_regslice_both
INFO-FLOW: To file: write model arp_server_regslice_both
INFO-FLOW: To file: write model arp_server_regslice_both
INFO-FLOW: To file: write model arp_server_regslice_both
INFO-FLOW: To file: write model arp_server_regslice_both
INFO-FLOW: To file: write model arp_server_regslice_both
INFO-FLOW: To file: write model arp_server_regslice_both
INFO-FLOW: To file: write model arp_server_fifo_w48_d3_S
INFO-FLOW: To file: write model arp_server_fifo_w32_d3_S
INFO-FLOW: To file: write model arp_server_fifo_w32_d3_S
INFO-FLOW: To file: write model arp_server_fifo_w32_d3_S
INFO-FLOW: To file: write model arp_server_fifo_w32_d3_S
INFO-FLOW: To file: write model arp_server_fifo_w32_d4_S
INFO-FLOW: To file: write model arp_server_fifo_w128_d4_S
INFO-FLOW: To file: write model arp_server_fifo_w32_d2_S
INFO-FLOW: To file: write model arp_server_fifo_w32_d2_S
INFO-FLOW: To file: write model arp_server_fifo_w256_d4_S
INFO-FLOW: To file: write model arp_server_fifo_w128_d4_S
INFO-FLOW: To file: write model arp_server_fifo_w32_d4_S
INFO-FLOW: To file: write model arp_server_start_for_arp_pkg_sender_U0
INFO-FLOW: To file: write model arp_server_s_axilite_s_axi
INFO-FLOW: To file: write model entry_proc
INFO-FLOW: To file: write model genARPDiscovery
INFO-FLOW: To file: write model arp_pkg_receiver
INFO-FLOW: To file: write model arp_pkg_sender
INFO-FLOW: To file: write model arp_table
INFO-FLOW: To file: write model arp_server
INFO-FLOW: Generating /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=3.100 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/vhdl' dstVlogDir='/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/vlog' tclDir='/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db' modelList='arp_server_regslice_both
arp_server_regslice_both
arp_server_regslice_both
arp_server_regslice_both
arp_server_regslice_both
arp_server_regslice_both
arp_server_regslice_both
arp_server_regslice_both
arp_server_regslice_both
arp_server_regslice_both
arp_server_fifo_w48_d3_S
arp_server_fifo_w32_d3_S
arp_server_fifo_w32_d3_S
arp_server_fifo_w32_d3_S
arp_server_fifo_w32_d3_S
arp_server_fifo_w32_d4_S
arp_server_fifo_w128_d4_S
arp_server_fifo_w32_d2_S
arp_server_fifo_w32_d2_S
arp_server_fifo_w256_d4_S
arp_server_fifo_w128_d4_S
arp_server_fifo_w32_d4_S
arp_server_start_for_arp_pkg_sender_U0
arp_server_s_axilite_s_axi
entry_proc
genARPDiscovery
arp_pkg_receiver
arp_pkg_sender
arp_table
arp_server
' expOnly='0'
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/global.setting.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/global.setting.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/entry_proc.compgen.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/genARPDiscovery.compgen.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_pkg_receiver.compgen.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_pkg_sender.compgen.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_table.compgen.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_server.compgen.tcl 
Execute           source ./s_axilite.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 1.275 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='arp_server_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name entry_proc
INFO-FLOW: No bind nodes found for module_name arp_pkg_sender
INFO-FLOW: No bind nodes found for module_name arp_table
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='arp_server_regslice_both
arp_server_regslice_both
arp_server_regslice_both
arp_server_regslice_both
arp_server_regslice_both
arp_server_regslice_both
arp_server_regslice_both
arp_server_regslice_both
arp_server_regslice_both
arp_server_regslice_both
arp_server_fifo_w48_d3_S
arp_server_fifo_w32_d3_S
arp_server_fifo_w32_d3_S
arp_server_fifo_w32_d3_S
arp_server_fifo_w32_d3_S
arp_server_fifo_w32_d4_S
arp_server_fifo_w128_d4_S
arp_server_fifo_w32_d2_S
arp_server_fifo_w32_d2_S
arp_server_fifo_w256_d4_S
arp_server_fifo_w128_d4_S
arp_server_fifo_w32_d4_S
arp_server_start_for_arp_pkg_sender_U0
arp_server_s_axilite_s_axi
entry_proc
genARPDiscovery
arp_pkg_receiver
arp_pkg_sender
arp_table
arp_server
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/global.setting.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/global.setting.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/top-io-be.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_server.tbgen.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_server.compgen.dataonly.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_server.compgen.dataonly.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_server.rtl_wrap.cfg.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_server.compgen.dataonly.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/entry_proc.tbgen.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/genARPDiscovery.tbgen.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_pkg_receiver.tbgen.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_pkg_sender.tbgen.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_table.tbgen.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_server.tbgen.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_server.constraint.tcl 
Execute         sc_get_clocks arp_server 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME s_axilite_s_axi_U SOURCE {} VARIABLE {} MODULE arp_server LOOP {} BUNDLEDNAME s_axilite DSP 0 BRAM 3 URAM 0}} report_dict {TOPINST arp_server MODULE2INSTS {arp_server arp_server arp_pkg_receiver arp_pkg_receiver_U0 entry_proc entry_proc_U0 genARPDiscovery genARPDiscovery_U0 arp_pkg_sender arp_pkg_sender_U0 arp_table arp_table_U0} INST2MODULE {arp_server arp_server arp_pkg_receiver_U0 arp_pkg_receiver entry_proc_U0 entry_proc genARPDiscovery_U0 genARPDiscovery arp_pkg_sender_U0 arp_pkg_sender arp_table_U0 arp_table} INSTDATA {arp_server {DEPTH 1 CHILDREN {arp_pkg_receiver_U0 entry_proc_U0 genARPDiscovery_U0 arp_pkg_sender_U0 arp_table_U0}} arp_pkg_receiver_U0 {DEPTH 2 CHILDREN {}} entry_proc_U0 {DEPTH 2 CHILDREN {}} genARPDiscovery_U0 {DEPTH 2 CHILDREN {}} arp_pkg_sender_U0 {DEPTH 2 CHILDREN {}} arp_table_U0 {DEPTH 2 CHILDREN {}}} MODULEDATA {genARPDiscovery {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln296_fu_288_p2 SOURCE /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:296 VARIABLE add_ln296 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln290_fu_322_p2 SOURCE /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:290 VARIABLE add_ln290 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} arp_pkg_receiver {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln83_fu_298_p2 SOURCE /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:83 VARIABLE add_ln83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} arp_server {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME networkMask_c13_U SOURCE /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:369 VARIABLE networkMask_c13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME networkMask_c_U SOURCE /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:369 VARIABLE networkMask_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME gatewayIP_c12_U SOURCE /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:369 VARIABLE gatewayIP_c12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME gatewayIP_c_U SOURCE /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:369 VARIABLE gatewayIP_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME myIpAddress_c11_U SOURCE /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:369 VARIABLE myIpAddress_c11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME myIpAddress_c_U SOURCE /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:369 VARIABLE myIpAddress_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME myMacAddress_c_U SOURCE /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:369 VARIABLE myMacAddress_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}}} AREA {DSP 0 BRAM 3 URAM 0}} entry_proc {AREA {DSP 0 BRAM 0 URAM 0}} arp_pkg_sender {AREA {DSP 0 BRAM 0 URAM 0}} arp_table {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.280 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for arp_server.
INFO: [VLOG 209-307] Generating Verilog RTL for arp_server.
Execute         syn_report -model arp_server -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 379.79 MHz
Command       autosyn done; 3.14 sec.
Command     csynth_design done; 18.79 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 12.21 seconds. CPU system time: 2.05 seconds. Elapsed time: 18.79 seconds; current allocated memory: 93.277 MB.
Execute     export_design -rtl verilog -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
Execute       config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=arp_server xml_exists=0
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_server.rtl_wrap.cfg.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_server.rtl_wrap.cfg.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_server.rtl_wrap.cfg.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_server.tbgen.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_server.tbgen.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/global.setting.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_server.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to arp_server
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=18
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=30 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='arp_server_regslice_both
arp_server_regslice_both
arp_server_regslice_both
arp_server_regslice_both
arp_server_regslice_both
arp_server_regslice_both
arp_server_regslice_both
arp_server_regslice_both
arp_server_regslice_both
arp_server_regslice_both
arp_server_fifo_w48_d3_S
arp_server_fifo_w32_d3_S
arp_server_fifo_w32_d3_S
arp_server_fifo_w32_d3_S
arp_server_fifo_w32_d3_S
arp_server_fifo_w32_d4_S
arp_server_fifo_w128_d4_S
arp_server_fifo_w32_d2_S
arp_server_fifo_w32_d2_S
arp_server_fifo_w256_d4_S
arp_server_fifo_w128_d4_S
arp_server_fifo_w32_d4_S
arp_server_start_for_arp_pkg_sender_U0
arp_server_s_axilite_s_axi
entry_proc
genARPDiscovery
arp_pkg_receiver
arp_pkg_sender
arp_table
arp_server
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/global.setting.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/global.setting.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/top-io-be.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_server.tbgen.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_server.compgen.dataonly.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_server.compgen.dataonly.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_server.rtl_wrap.cfg.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_server.compgen.dataonly.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/entry_proc.tbgen.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/genARPDiscovery.tbgen.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_pkg_receiver.tbgen.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_pkg_sender.tbgen.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_table.tbgen.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_server.tbgen.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_server.constraint.tcl 
Execute       sc_get_clocks arp_server 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/global.setting.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/global.setting.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_server.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to arp_server
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_0 /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/driver
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_server.tbgen.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_server.compgen.dataonly.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_server.compgen.dataonly.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_server.tbgen.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_server.tbgen.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_server.tbgen.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_server.tbgen.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_server.tbgen.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_server.tbgen.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=arp_server
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_server.rtl_wrap.cfg.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_server.rtl_wrap.cfg.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_server.rtl_wrap.cfg.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_server.tbgen.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_server.tbgen.tcl 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_server.tbgen.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/global.setting.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_server.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_server.constraint.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/arp_server.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/impl/ip/pack.sh
Execute       send_msg_by_id INFO @200-802@%s ARP_hls_prj/ultrascale_plus/impl/export.zip 
INFO: [HLS 200-802] Generated output file ARP_hls_prj/ultrascale_plus/impl/export.zip
Command     export_design done; 14.57 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 14.1 seconds. CPU system time: 1.39 seconds. Elapsed time: 14.57 seconds; current allocated memory: 6.410 MB.
Execute     cleanup_all 
