Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date              : Wed Feb  9 21:51:20 2022
| Host              : PC running 64-bit Ubuntu 20.04.3 LTS
| Command           : report_timing_summary -max_paths 10 -file hardware_wrapper_timing_summary_routed.rpt -pb hardware_wrapper_timing_summary_routed.pb -rpx hardware_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : hardware_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.29 08-03-2020
| Temperature Grade : C
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-2   Critical Warning  Invalid primary clock source pin                    1           
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-17  Critical Warning  Non-clocked sequential cell                         43          
DPIR-2     Warning           Asynchronous driver check                           10          
LUTAR-1    Warning           LUT drives async reset alert                        1           
TIMING-16  Warning           Large setup violation                               25          
CLKC-40    Advisory          Substitute PLLE4 for MMCME4 check                   1           
CLKC-56    Advisory          MMCME4 with global clock driver has no LOC          1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (43)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (69)
5. checking no_input_delay (4)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (43)
-------------------------
 There are 13 register/latch pins with no clock driven by root clock pin: hardware_i/axi_gpio/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: hardware_i/div_stepper/inst/clk_out_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: hardware_i/divider_pwm/inst/clk_out_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/inst_sysmon/EOS (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (69)
-------------------------------------------------
 There are 69 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.474      -32.045                     34                 4182        0.013        0.000                      0                 4182        0.900        0.000                       0                  1876  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
clk_pl_0                         {0.000 5.000}        10.000          100.000         
clk_pl_1                         {0.000 5.000}        10.000          100.000         
hardware_i/clk_wiz/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out2_hardware_clk_wiz_0_0  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
hardware_i/clk_wiz/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out2_hardware_clk_wiz_0_0       -1.474      -32.045                     34                 4028        0.013        0.000                      0                 4028        0.900        0.000                       0                  1875  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              clk_out2_hardware_clk_wiz_0_0  clk_out2_hardware_clk_wiz_0_0        2.834        0.000                      0                  154        0.301        0.000                      0                  154  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  hardware_i/clk_wiz/inst/clk_in1
  To Clock:  hardware_i/clk_wiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hardware_i/clk_wiz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { hardware_i/clk_wiz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCM_X0Y3  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCM_X0Y3  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y3  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y3  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y3  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y3  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_hardware_clk_wiz_0_0
  To Clock:  clk_out2_hardware_clk_wiz_0_0

Setup :           34  Failing Endpoints,  Worst Slack       -1.474ns,  Total Violation      -32.045ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.900ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.474ns  (required time - arrival time)
  Source:                 hardware_i/divider_pwm/inst/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/divider_pwm/inst/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_hardware_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@5.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.355ns  (logic 3.007ns (47.317%)  route 3.348ns (52.683%))
  Logic Levels:           22  (CARRY8=12 LUT2=2 LUT3=4 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.519ns = ( 8.519 - 5.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    -0.628ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.084ns (routing 0.001ns, distribution 1.083ns)
  Clock Net Delay (Destination): 0.971ns (routing 0.001ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1873, routed)        1.084     2.991    hardware_i/divider_pwm/inst/clk_in
    SLICE_X40Y215        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y215        FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.116     3.107 r  hardware_i/divider_pwm/inst/counter_reg[5]/Q
                         net (fo=2, routed)           0.322     3.429    hardware_i/divider_pwm/inst/counter[5]
    SLICE_X40Y213        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.236     3.665 r  hardware_i/divider_pwm/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     3.695    hardware_i/divider_pwm/inst/counter1_carry_n_0
    SLICE_X40Y214        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.093     3.788 f  hardware_i/divider_pwm/inst/counter1_carry__0/O[2]
                         net (fo=22, routed)          0.239     4.027    hardware_i/divider_pwm/inst/counter1[11]
    SLICE_X38Y214        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.190     4.217 r  hardware_i/divider_pwm/inst/counter0__0_carry__0_i_4/O
                         net (fo=2, routed)           0.233     4.450    hardware_i/divider_pwm/inst/counter0__0_carry__0_i_4_n_0
    SLICE_X38Y214        LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.152     4.602 r  hardware_i/divider_pwm/inst/counter0__0_carry__0_i_12/O
                         net (fo=1, routed)           0.018     4.620    hardware_i/divider_pwm/inst/counter0__0_carry__0_i_12_n_0
    SLICE_X38Y214        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.236     4.856 r  hardware_i/divider_pwm/inst/counter0__0_carry__0/CO[7]
                         net (fo=1, routed)           0.030     4.886    hardware_i/divider_pwm/inst/counter0__0_carry__0_n_0
    SLICE_X38Y215        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.093     4.979 r  hardware_i/divider_pwm/inst/counter0__0_carry__1/O[2]
                         net (fo=3, routed)           0.190     5.169    hardware_i/divider_pwm/inst/counter0__0_carry__1_n_13
    SLICE_X37Y216        LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.058     5.227 r  hardware_i/divider_pwm/inst/counter0__171_carry__0_i_20/O
                         net (fo=2, routed)           0.052     5.279    hardware_i/divider_pwm/inst/counter0__171_carry__0_i_20_n_0
    SLICE_X37Y216        LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.056     5.335 r  hardware_i/divider_pwm/inst/counter0__171_carry__0_i_5/O
                         net (fo=2, routed)           0.280     5.615    hardware_i/divider_pwm/inst/counter0__171_carry__0_i_5_n_0
    SLICE_X38Y217        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.056     5.671 r  hardware_i/divider_pwm/inst/counter0__171_carry__0_i_13/O
                         net (fo=1, routed)           0.032     5.703    hardware_i/divider_pwm/inst/counter0__171_carry__0_i_13_n_0
    SLICE_X38Y217        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.232     5.935 r  hardware_i/divider_pwm/inst/counter0__171_carry__0/CO[7]
                         net (fo=1, routed)           0.030     5.965    hardware_i/divider_pwm/inst/counter0__171_carry__0_n_0
    SLICE_X38Y218        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     6.030 r  hardware_i/divider_pwm/inst/counter0__171_carry__1/CO[7]
                         net (fo=1, routed)           0.030     6.060    hardware_i/divider_pwm/inst/counter0__171_carry__1_n_0
    SLICE_X38Y219        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     6.221 r  hardware_i/divider_pwm/inst/counter0__171_carry__2/O[5]
                         net (fo=9, routed)           0.313     6.534    hardware_i/divider_pwm/inst/counter0__171_carry__2_n_10
    SLICE_X40Y219        LUT3 (Prop_G5LUT_SLICEM_I2_O)
                                                      0.093     6.627 r  hardware_i/divider_pwm/inst/counter0__248_carry_i_1/O
                         net (fo=2, routed)           0.167     6.794    hardware_i/divider_pwm/inst/counter0__248_carry_i_1_n_0
    SLICE_X40Y219        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.189     6.983 r  hardware_i/divider_pwm/inst/counter0__248_carry_i_5/O
                         net (fo=1, routed)           0.021     7.004    hardware_i/divider_pwm/inst/counter0__248_carry_i_5_n_0
    SLICE_X40Y219        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     7.179 r  hardware_i/divider_pwm/inst/counter0__248_carry/CO[7]
                         net (fo=1, routed)           0.030     7.209    hardware_i/divider_pwm/inst/counter0__248_carry_n_0
    SLICE_X40Y220        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     7.287 r  hardware_i/divider_pwm/inst/counter0__248_carry__0/O[0]
                         net (fo=1, routed)           0.320     7.607    hardware_i/divider_pwm/inst/counter0__248_carry__0_n_15
    SLICE_X39Y218        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.056     7.663 r  hardware_i/divider_pwm/inst/counter0__282_carry_i_4/O
                         net (fo=1, routed)           0.015     7.678    hardware_i/divider_pwm/inst/counter0__282_carry_i_4_n_0
    SLICE_X39Y218        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[6])
                                                      0.180     7.858 r  hardware_i/divider_pwm/inst/counter0__282_carry/O[6]
                         net (fo=1, routed)           0.264     8.122    hardware_i/divider_pwm/inst/counter0__282_carry_n_9
    SLICE_X39Y213        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.082     8.204 r  hardware_i/divider_pwm/inst/counter0__306_carry__0_i_2/O
                         net (fo=1, routed)           0.012     8.216    hardware_i/divider_pwm/inst/counter0__306_carry__0_i_2_n_0
    SLICE_X39Y213        CARRY8 (Prop_CARRY8_SLICEL_S[6]_O[6])
                                                      0.078     8.294 r  hardware_i/divider_pwm/inst/counter0__306_carry__0/O[6]
                         net (fo=2, routed)           0.431     8.725    hardware_i/divider_pwm/inst/counter0__306_carry__0_n_9
    SLICE_X41Y214        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[4])
                                                      0.252     8.977 r  hardware_i/divider_pwm/inst/counter0__351_carry__0/CO[4]
                         net (fo=12, routed)          0.194     9.171    hardware_i/divider_pwm/inst/counter0__351_carry__0_n_3
    SLICE_X41Y214        LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.080     9.251 r  hardware_i/divider_pwm/inst/counter[8]_i_1/O
                         net (fo=1, routed)           0.095     9.346    hardware_i/divider_pwm/inst/p_0_in[8]
    SLICE_X41Y214        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     7.197 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     7.509    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.548 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1873, routed)        0.971     8.519    hardware_i/divider_pwm/inst/clk_in
    SLICE_X41Y214        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[8]/C
                         clock pessimism             -0.628     7.891    
                         clock uncertainty           -0.062     7.829    
    SLICE_X41Y214        FDCE (Setup_FFF_SLICEM_C_D)
                                                      0.043     7.872    hardware_i/divider_pwm/inst/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          7.872    
                         arrival time                          -9.346    
  -------------------------------------------------------------------
                         slack                                 -1.474    

Slack (VIOLATED) :        -1.460ns  (required time - arrival time)
  Source:                 hardware_i/divider_pwm/inst/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/divider_pwm/inst/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_hardware_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@5.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.341ns  (logic 3.065ns (48.336%)  route 3.276ns (51.664%))
  Logic Levels:           22  (CARRY8=12 LUT2=2 LUT3=4 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.518ns = ( 8.518 - 5.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    -0.628ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.084ns (routing 0.001ns, distribution 1.083ns)
  Clock Net Delay (Destination): 0.970ns (routing 0.001ns, distribution 0.969ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1873, routed)        1.084     2.991    hardware_i/divider_pwm/inst/clk_in
    SLICE_X40Y215        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y215        FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.116     3.107 r  hardware_i/divider_pwm/inst/counter_reg[5]/Q
                         net (fo=2, routed)           0.322     3.429    hardware_i/divider_pwm/inst/counter[5]
    SLICE_X40Y213        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.236     3.665 r  hardware_i/divider_pwm/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     3.695    hardware_i/divider_pwm/inst/counter1_carry_n_0
    SLICE_X40Y214        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.093     3.788 f  hardware_i/divider_pwm/inst/counter1_carry__0/O[2]
                         net (fo=22, routed)          0.239     4.027    hardware_i/divider_pwm/inst/counter1[11]
    SLICE_X38Y214        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.190     4.217 r  hardware_i/divider_pwm/inst/counter0__0_carry__0_i_4/O
                         net (fo=2, routed)           0.233     4.450    hardware_i/divider_pwm/inst/counter0__0_carry__0_i_4_n_0
    SLICE_X38Y214        LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.152     4.602 r  hardware_i/divider_pwm/inst/counter0__0_carry__0_i_12/O
                         net (fo=1, routed)           0.018     4.620    hardware_i/divider_pwm/inst/counter0__0_carry__0_i_12_n_0
    SLICE_X38Y214        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.236     4.856 r  hardware_i/divider_pwm/inst/counter0__0_carry__0/CO[7]
                         net (fo=1, routed)           0.030     4.886    hardware_i/divider_pwm/inst/counter0__0_carry__0_n_0
    SLICE_X38Y215        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.093     4.979 r  hardware_i/divider_pwm/inst/counter0__0_carry__1/O[2]
                         net (fo=3, routed)           0.190     5.169    hardware_i/divider_pwm/inst/counter0__0_carry__1_n_13
    SLICE_X37Y216        LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.058     5.227 r  hardware_i/divider_pwm/inst/counter0__171_carry__0_i_20/O
                         net (fo=2, routed)           0.052     5.279    hardware_i/divider_pwm/inst/counter0__171_carry__0_i_20_n_0
    SLICE_X37Y216        LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.056     5.335 r  hardware_i/divider_pwm/inst/counter0__171_carry__0_i_5/O
                         net (fo=2, routed)           0.280     5.615    hardware_i/divider_pwm/inst/counter0__171_carry__0_i_5_n_0
    SLICE_X38Y217        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.056     5.671 r  hardware_i/divider_pwm/inst/counter0__171_carry__0_i_13/O
                         net (fo=1, routed)           0.032     5.703    hardware_i/divider_pwm/inst/counter0__171_carry__0_i_13_n_0
    SLICE_X38Y217        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.232     5.935 r  hardware_i/divider_pwm/inst/counter0__171_carry__0/CO[7]
                         net (fo=1, routed)           0.030     5.965    hardware_i/divider_pwm/inst/counter0__171_carry__0_n_0
    SLICE_X38Y218        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     6.030 r  hardware_i/divider_pwm/inst/counter0__171_carry__1/CO[7]
                         net (fo=1, routed)           0.030     6.060    hardware_i/divider_pwm/inst/counter0__171_carry__1_n_0
    SLICE_X38Y219        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     6.221 r  hardware_i/divider_pwm/inst/counter0__171_carry__2/O[5]
                         net (fo=9, routed)           0.313     6.534    hardware_i/divider_pwm/inst/counter0__171_carry__2_n_10
    SLICE_X40Y219        LUT3 (Prop_G5LUT_SLICEM_I2_O)
                                                      0.093     6.627 r  hardware_i/divider_pwm/inst/counter0__248_carry_i_1/O
                         net (fo=2, routed)           0.167     6.794    hardware_i/divider_pwm/inst/counter0__248_carry_i_1_n_0
    SLICE_X40Y219        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.189     6.983 r  hardware_i/divider_pwm/inst/counter0__248_carry_i_5/O
                         net (fo=1, routed)           0.021     7.004    hardware_i/divider_pwm/inst/counter0__248_carry_i_5_n_0
    SLICE_X40Y219        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     7.179 r  hardware_i/divider_pwm/inst/counter0__248_carry/CO[7]
                         net (fo=1, routed)           0.030     7.209    hardware_i/divider_pwm/inst/counter0__248_carry_n_0
    SLICE_X40Y220        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     7.287 r  hardware_i/divider_pwm/inst/counter0__248_carry__0/O[0]
                         net (fo=1, routed)           0.320     7.607    hardware_i/divider_pwm/inst/counter0__248_carry__0_n_15
    SLICE_X39Y218        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.056     7.663 r  hardware_i/divider_pwm/inst/counter0__282_carry_i_4/O
                         net (fo=1, routed)           0.015     7.678    hardware_i/divider_pwm/inst/counter0__282_carry_i_4_n_0
    SLICE_X39Y218        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[6])
                                                      0.180     7.858 r  hardware_i/divider_pwm/inst/counter0__282_carry/O[6]
                         net (fo=1, routed)           0.264     8.122    hardware_i/divider_pwm/inst/counter0__282_carry_n_9
    SLICE_X39Y213        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.082     8.204 r  hardware_i/divider_pwm/inst/counter0__306_carry__0_i_2/O
                         net (fo=1, routed)           0.012     8.216    hardware_i/divider_pwm/inst/counter0__306_carry__0_i_2_n_0
    SLICE_X39Y213        CARRY8 (Prop_CARRY8_SLICEL_S[6]_O[6])
                                                      0.078     8.294 r  hardware_i/divider_pwm/inst/counter0__306_carry__0/O[6]
                         net (fo=2, routed)           0.431     8.725    hardware_i/divider_pwm/inst/counter0__306_carry__0_n_9
    SLICE_X41Y214        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[4])
                                                      0.252     8.977 r  hardware_i/divider_pwm/inst/counter0__351_carry__0/CO[4]
                         net (fo=12, routed)          0.154     9.131    hardware_i/divider_pwm/inst/counter0__351_carry__0_n_3
    SLICE_X42Y214        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.138     9.269 r  hardware_i/divider_pwm/inst/counter[14]_i_1/O
                         net (fo=1, routed)           0.063     9.332    hardware_i/divider_pwm/inst/p_0_in[14]
    SLICE_X42Y214        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     7.197 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     7.509    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.548 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1873, routed)        0.970     8.518    hardware_i/divider_pwm/inst/clk_in
    SLICE_X42Y214        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[14]/C
                         clock pessimism             -0.628     7.890    
                         clock uncertainty           -0.062     7.828    
    SLICE_X42Y214        FDCE (Setup_EFF_SLICEL_C_D)
                                                      0.044     7.872    hardware_i/divider_pwm/inst/counter_reg[14]
  -------------------------------------------------------------------
                         required time                          7.872    
                         arrival time                          -9.332    
  -------------------------------------------------------------------
                         slack                                 -1.460    

Slack (VIOLATED) :        -1.445ns  (required time - arrival time)
  Source:                 hardware_i/divider_pwm/inst/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/divider_pwm/inst/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_hardware_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@5.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.328ns  (logic 3.027ns (47.835%)  route 3.301ns (52.165%))
  Logic Levels:           22  (CARRY8=12 LUT2=2 LUT3=4 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.519ns = ( 8.519 - 5.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    -0.628ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.084ns (routing 0.001ns, distribution 1.083ns)
  Clock Net Delay (Destination): 0.971ns (routing 0.001ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1873, routed)        1.084     2.991    hardware_i/divider_pwm/inst/clk_in
    SLICE_X40Y215        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y215        FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.116     3.107 r  hardware_i/divider_pwm/inst/counter_reg[5]/Q
                         net (fo=2, routed)           0.322     3.429    hardware_i/divider_pwm/inst/counter[5]
    SLICE_X40Y213        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.236     3.665 r  hardware_i/divider_pwm/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     3.695    hardware_i/divider_pwm/inst/counter1_carry_n_0
    SLICE_X40Y214        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.093     3.788 f  hardware_i/divider_pwm/inst/counter1_carry__0/O[2]
                         net (fo=22, routed)          0.239     4.027    hardware_i/divider_pwm/inst/counter1[11]
    SLICE_X38Y214        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.190     4.217 r  hardware_i/divider_pwm/inst/counter0__0_carry__0_i_4/O
                         net (fo=2, routed)           0.233     4.450    hardware_i/divider_pwm/inst/counter0__0_carry__0_i_4_n_0
    SLICE_X38Y214        LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.152     4.602 r  hardware_i/divider_pwm/inst/counter0__0_carry__0_i_12/O
                         net (fo=1, routed)           0.018     4.620    hardware_i/divider_pwm/inst/counter0__0_carry__0_i_12_n_0
    SLICE_X38Y214        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.236     4.856 r  hardware_i/divider_pwm/inst/counter0__0_carry__0/CO[7]
                         net (fo=1, routed)           0.030     4.886    hardware_i/divider_pwm/inst/counter0__0_carry__0_n_0
    SLICE_X38Y215        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.093     4.979 r  hardware_i/divider_pwm/inst/counter0__0_carry__1/O[2]
                         net (fo=3, routed)           0.190     5.169    hardware_i/divider_pwm/inst/counter0__0_carry__1_n_13
    SLICE_X37Y216        LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.058     5.227 r  hardware_i/divider_pwm/inst/counter0__171_carry__0_i_20/O
                         net (fo=2, routed)           0.052     5.279    hardware_i/divider_pwm/inst/counter0__171_carry__0_i_20_n_0
    SLICE_X37Y216        LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.056     5.335 r  hardware_i/divider_pwm/inst/counter0__171_carry__0_i_5/O
                         net (fo=2, routed)           0.280     5.615    hardware_i/divider_pwm/inst/counter0__171_carry__0_i_5_n_0
    SLICE_X38Y217        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.056     5.671 r  hardware_i/divider_pwm/inst/counter0__171_carry__0_i_13/O
                         net (fo=1, routed)           0.032     5.703    hardware_i/divider_pwm/inst/counter0__171_carry__0_i_13_n_0
    SLICE_X38Y217        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.232     5.935 r  hardware_i/divider_pwm/inst/counter0__171_carry__0/CO[7]
                         net (fo=1, routed)           0.030     5.965    hardware_i/divider_pwm/inst/counter0__171_carry__0_n_0
    SLICE_X38Y218        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     6.030 r  hardware_i/divider_pwm/inst/counter0__171_carry__1/CO[7]
                         net (fo=1, routed)           0.030     6.060    hardware_i/divider_pwm/inst/counter0__171_carry__1_n_0
    SLICE_X38Y219        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     6.221 r  hardware_i/divider_pwm/inst/counter0__171_carry__2/O[5]
                         net (fo=9, routed)           0.313     6.534    hardware_i/divider_pwm/inst/counter0__171_carry__2_n_10
    SLICE_X40Y219        LUT3 (Prop_G5LUT_SLICEM_I2_O)
                                                      0.093     6.627 r  hardware_i/divider_pwm/inst/counter0__248_carry_i_1/O
                         net (fo=2, routed)           0.167     6.794    hardware_i/divider_pwm/inst/counter0__248_carry_i_1_n_0
    SLICE_X40Y219        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.189     6.983 r  hardware_i/divider_pwm/inst/counter0__248_carry_i_5/O
                         net (fo=1, routed)           0.021     7.004    hardware_i/divider_pwm/inst/counter0__248_carry_i_5_n_0
    SLICE_X40Y219        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     7.179 r  hardware_i/divider_pwm/inst/counter0__248_carry/CO[7]
                         net (fo=1, routed)           0.030     7.209    hardware_i/divider_pwm/inst/counter0__248_carry_n_0
    SLICE_X40Y220        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     7.287 r  hardware_i/divider_pwm/inst/counter0__248_carry__0/O[0]
                         net (fo=1, routed)           0.320     7.607    hardware_i/divider_pwm/inst/counter0__248_carry__0_n_15
    SLICE_X39Y218        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.056     7.663 r  hardware_i/divider_pwm/inst/counter0__282_carry_i_4/O
                         net (fo=1, routed)           0.015     7.678    hardware_i/divider_pwm/inst/counter0__282_carry_i_4_n_0
    SLICE_X39Y218        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[6])
                                                      0.180     7.858 r  hardware_i/divider_pwm/inst/counter0__282_carry/O[6]
                         net (fo=1, routed)           0.264     8.122    hardware_i/divider_pwm/inst/counter0__282_carry_n_9
    SLICE_X39Y213        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.082     8.204 r  hardware_i/divider_pwm/inst/counter0__306_carry__0_i_2/O
                         net (fo=1, routed)           0.012     8.216    hardware_i/divider_pwm/inst/counter0__306_carry__0_i_2_n_0
    SLICE_X39Y213        CARRY8 (Prop_CARRY8_SLICEL_S[6]_O[6])
                                                      0.078     8.294 r  hardware_i/divider_pwm/inst/counter0__306_carry__0/O[6]
                         net (fo=2, routed)           0.431     8.725    hardware_i/divider_pwm/inst/counter0__306_carry__0_n_9
    SLICE_X41Y214        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[4])
                                                      0.252     8.977 r  hardware_i/divider_pwm/inst/counter0__351_carry__0/CO[4]
                         net (fo=12, routed)          0.194     9.171    hardware_i/divider_pwm/inst/counter0__351_carry__0_n_3
    SLICE_X41Y214        LUT3 (Prop_F5LUT_SLICEM_I1_O)
                                                      0.100     9.271 r  hardware_i/divider_pwm/inst/counter[9]_i_1/O
                         net (fo=1, routed)           0.048     9.319    hardware_i/divider_pwm/inst/p_0_in[9]
    SLICE_X41Y214        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     7.197 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     7.509    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.548 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1873, routed)        0.971     8.519    hardware_i/divider_pwm/inst/clk_in
    SLICE_X41Y214        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[9]/C
                         clock pessimism             -0.628     7.891    
                         clock uncertainty           -0.062     7.829    
    SLICE_X41Y214        FDCE (Setup_FFF2_SLICEM_C_D)
                                                      0.045     7.874    hardware_i/divider_pwm/inst/counter_reg[9]
  -------------------------------------------------------------------
                         required time                          7.874    
                         arrival time                          -9.319    
  -------------------------------------------------------------------
                         slack                                 -1.445    

Slack (VIOLATED) :        -1.422ns  (required time - arrival time)
  Source:                 hardware_i/divider_pwm/inst/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/divider_pwm/inst/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_hardware_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@5.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.305ns  (logic 3.065ns (48.612%)  route 3.240ns (51.388%))
  Logic Levels:           22  (CARRY8=12 LUT2=2 LUT3=4 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.518ns = ( 8.518 - 5.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    -0.628ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.084ns (routing 0.001ns, distribution 1.083ns)
  Clock Net Delay (Destination): 0.970ns (routing 0.001ns, distribution 0.969ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1873, routed)        1.084     2.991    hardware_i/divider_pwm/inst/clk_in
    SLICE_X40Y215        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y215        FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.116     3.107 r  hardware_i/divider_pwm/inst/counter_reg[5]/Q
                         net (fo=2, routed)           0.322     3.429    hardware_i/divider_pwm/inst/counter[5]
    SLICE_X40Y213        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.236     3.665 r  hardware_i/divider_pwm/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     3.695    hardware_i/divider_pwm/inst/counter1_carry_n_0
    SLICE_X40Y214        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.093     3.788 f  hardware_i/divider_pwm/inst/counter1_carry__0/O[2]
                         net (fo=22, routed)          0.239     4.027    hardware_i/divider_pwm/inst/counter1[11]
    SLICE_X38Y214        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.190     4.217 r  hardware_i/divider_pwm/inst/counter0__0_carry__0_i_4/O
                         net (fo=2, routed)           0.233     4.450    hardware_i/divider_pwm/inst/counter0__0_carry__0_i_4_n_0
    SLICE_X38Y214        LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.152     4.602 r  hardware_i/divider_pwm/inst/counter0__0_carry__0_i_12/O
                         net (fo=1, routed)           0.018     4.620    hardware_i/divider_pwm/inst/counter0__0_carry__0_i_12_n_0
    SLICE_X38Y214        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.236     4.856 r  hardware_i/divider_pwm/inst/counter0__0_carry__0/CO[7]
                         net (fo=1, routed)           0.030     4.886    hardware_i/divider_pwm/inst/counter0__0_carry__0_n_0
    SLICE_X38Y215        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.093     4.979 r  hardware_i/divider_pwm/inst/counter0__0_carry__1/O[2]
                         net (fo=3, routed)           0.190     5.169    hardware_i/divider_pwm/inst/counter0__0_carry__1_n_13
    SLICE_X37Y216        LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.058     5.227 r  hardware_i/divider_pwm/inst/counter0__171_carry__0_i_20/O
                         net (fo=2, routed)           0.052     5.279    hardware_i/divider_pwm/inst/counter0__171_carry__0_i_20_n_0
    SLICE_X37Y216        LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.056     5.335 r  hardware_i/divider_pwm/inst/counter0__171_carry__0_i_5/O
                         net (fo=2, routed)           0.280     5.615    hardware_i/divider_pwm/inst/counter0__171_carry__0_i_5_n_0
    SLICE_X38Y217        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.056     5.671 r  hardware_i/divider_pwm/inst/counter0__171_carry__0_i_13/O
                         net (fo=1, routed)           0.032     5.703    hardware_i/divider_pwm/inst/counter0__171_carry__0_i_13_n_0
    SLICE_X38Y217        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.232     5.935 r  hardware_i/divider_pwm/inst/counter0__171_carry__0/CO[7]
                         net (fo=1, routed)           0.030     5.965    hardware_i/divider_pwm/inst/counter0__171_carry__0_n_0
    SLICE_X38Y218        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     6.030 r  hardware_i/divider_pwm/inst/counter0__171_carry__1/CO[7]
                         net (fo=1, routed)           0.030     6.060    hardware_i/divider_pwm/inst/counter0__171_carry__1_n_0
    SLICE_X38Y219        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     6.221 r  hardware_i/divider_pwm/inst/counter0__171_carry__2/O[5]
                         net (fo=9, routed)           0.313     6.534    hardware_i/divider_pwm/inst/counter0__171_carry__2_n_10
    SLICE_X40Y219        LUT3 (Prop_G5LUT_SLICEM_I2_O)
                                                      0.093     6.627 r  hardware_i/divider_pwm/inst/counter0__248_carry_i_1/O
                         net (fo=2, routed)           0.167     6.794    hardware_i/divider_pwm/inst/counter0__248_carry_i_1_n_0
    SLICE_X40Y219        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.189     6.983 r  hardware_i/divider_pwm/inst/counter0__248_carry_i_5/O
                         net (fo=1, routed)           0.021     7.004    hardware_i/divider_pwm/inst/counter0__248_carry_i_5_n_0
    SLICE_X40Y219        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     7.179 r  hardware_i/divider_pwm/inst/counter0__248_carry/CO[7]
                         net (fo=1, routed)           0.030     7.209    hardware_i/divider_pwm/inst/counter0__248_carry_n_0
    SLICE_X40Y220        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     7.287 r  hardware_i/divider_pwm/inst/counter0__248_carry__0/O[0]
                         net (fo=1, routed)           0.320     7.607    hardware_i/divider_pwm/inst/counter0__248_carry__0_n_15
    SLICE_X39Y218        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.056     7.663 r  hardware_i/divider_pwm/inst/counter0__282_carry_i_4/O
                         net (fo=1, routed)           0.015     7.678    hardware_i/divider_pwm/inst/counter0__282_carry_i_4_n_0
    SLICE_X39Y218        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[6])
                                                      0.180     7.858 r  hardware_i/divider_pwm/inst/counter0__282_carry/O[6]
                         net (fo=1, routed)           0.264     8.122    hardware_i/divider_pwm/inst/counter0__282_carry_n_9
    SLICE_X39Y213        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.082     8.204 r  hardware_i/divider_pwm/inst/counter0__306_carry__0_i_2/O
                         net (fo=1, routed)           0.012     8.216    hardware_i/divider_pwm/inst/counter0__306_carry__0_i_2_n_0
    SLICE_X39Y213        CARRY8 (Prop_CARRY8_SLICEL_S[6]_O[6])
                                                      0.078     8.294 r  hardware_i/divider_pwm/inst/counter0__306_carry__0/O[6]
                         net (fo=2, routed)           0.431     8.725    hardware_i/divider_pwm/inst/counter0__306_carry__0_n_9
    SLICE_X41Y214        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[4])
                                                      0.252     8.977 r  hardware_i/divider_pwm/inst/counter0__351_carry__0/CO[4]
                         net (fo=12, routed)          0.154     9.131    hardware_i/divider_pwm/inst/counter0__351_carry__0_n_3
    SLICE_X42Y214        LUT3 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.138     9.269 r  hardware_i/divider_pwm/inst/counter[15]_i_1/O
                         net (fo=1, routed)           0.027     9.296    hardware_i/divider_pwm/inst/p_0_in[15]
    SLICE_X42Y214        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     7.197 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     7.509    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.548 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1873, routed)        0.970     8.518    hardware_i/divider_pwm/inst/clk_in
    SLICE_X42Y214        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[15]/C
                         clock pessimism             -0.628     7.890    
                         clock uncertainty           -0.062     7.828    
    SLICE_X42Y214        FDCE (Setup_EFF2_SLICEL_C_D)
                                                      0.046     7.874    hardware_i/divider_pwm/inst/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          7.874    
                         arrival time                          -9.296    
  -------------------------------------------------------------------
                         slack                                 -1.422    

Slack (VIOLATED) :        -1.417ns  (required time - arrival time)
  Source:                 hardware_i/divider_pwm/inst/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/divider_pwm/inst/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_hardware_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@5.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.298ns  (logic 3.010ns (47.793%)  route 3.288ns (52.207%))
  Logic Levels:           22  (CARRY8=12 LUT2=2 LUT3=4 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.518ns = ( 8.518 - 5.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    -0.628ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.084ns (routing 0.001ns, distribution 1.083ns)
  Clock Net Delay (Destination): 0.970ns (routing 0.001ns, distribution 0.969ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1873, routed)        1.084     2.991    hardware_i/divider_pwm/inst/clk_in
    SLICE_X40Y215        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y215        FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.116     3.107 r  hardware_i/divider_pwm/inst/counter_reg[5]/Q
                         net (fo=2, routed)           0.322     3.429    hardware_i/divider_pwm/inst/counter[5]
    SLICE_X40Y213        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.236     3.665 r  hardware_i/divider_pwm/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     3.695    hardware_i/divider_pwm/inst/counter1_carry_n_0
    SLICE_X40Y214        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.093     3.788 f  hardware_i/divider_pwm/inst/counter1_carry__0/O[2]
                         net (fo=22, routed)          0.239     4.027    hardware_i/divider_pwm/inst/counter1[11]
    SLICE_X38Y214        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.190     4.217 r  hardware_i/divider_pwm/inst/counter0__0_carry__0_i_4/O
                         net (fo=2, routed)           0.233     4.450    hardware_i/divider_pwm/inst/counter0__0_carry__0_i_4_n_0
    SLICE_X38Y214        LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.152     4.602 r  hardware_i/divider_pwm/inst/counter0__0_carry__0_i_12/O
                         net (fo=1, routed)           0.018     4.620    hardware_i/divider_pwm/inst/counter0__0_carry__0_i_12_n_0
    SLICE_X38Y214        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.236     4.856 r  hardware_i/divider_pwm/inst/counter0__0_carry__0/CO[7]
                         net (fo=1, routed)           0.030     4.886    hardware_i/divider_pwm/inst/counter0__0_carry__0_n_0
    SLICE_X38Y215        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.093     4.979 r  hardware_i/divider_pwm/inst/counter0__0_carry__1/O[2]
                         net (fo=3, routed)           0.190     5.169    hardware_i/divider_pwm/inst/counter0__0_carry__1_n_13
    SLICE_X37Y216        LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.058     5.227 r  hardware_i/divider_pwm/inst/counter0__171_carry__0_i_20/O
                         net (fo=2, routed)           0.052     5.279    hardware_i/divider_pwm/inst/counter0__171_carry__0_i_20_n_0
    SLICE_X37Y216        LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.056     5.335 r  hardware_i/divider_pwm/inst/counter0__171_carry__0_i_5/O
                         net (fo=2, routed)           0.280     5.615    hardware_i/divider_pwm/inst/counter0__171_carry__0_i_5_n_0
    SLICE_X38Y217        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.056     5.671 r  hardware_i/divider_pwm/inst/counter0__171_carry__0_i_13/O
                         net (fo=1, routed)           0.032     5.703    hardware_i/divider_pwm/inst/counter0__171_carry__0_i_13_n_0
    SLICE_X38Y217        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.232     5.935 r  hardware_i/divider_pwm/inst/counter0__171_carry__0/CO[7]
                         net (fo=1, routed)           0.030     5.965    hardware_i/divider_pwm/inst/counter0__171_carry__0_n_0
    SLICE_X38Y218        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     6.030 r  hardware_i/divider_pwm/inst/counter0__171_carry__1/CO[7]
                         net (fo=1, routed)           0.030     6.060    hardware_i/divider_pwm/inst/counter0__171_carry__1_n_0
    SLICE_X38Y219        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     6.221 r  hardware_i/divider_pwm/inst/counter0__171_carry__2/O[5]
                         net (fo=9, routed)           0.313     6.534    hardware_i/divider_pwm/inst/counter0__171_carry__2_n_10
    SLICE_X40Y219        LUT3 (Prop_G5LUT_SLICEM_I2_O)
                                                      0.093     6.627 r  hardware_i/divider_pwm/inst/counter0__248_carry_i_1/O
                         net (fo=2, routed)           0.167     6.794    hardware_i/divider_pwm/inst/counter0__248_carry_i_1_n_0
    SLICE_X40Y219        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.189     6.983 r  hardware_i/divider_pwm/inst/counter0__248_carry_i_5/O
                         net (fo=1, routed)           0.021     7.004    hardware_i/divider_pwm/inst/counter0__248_carry_i_5_n_0
    SLICE_X40Y219        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     7.179 r  hardware_i/divider_pwm/inst/counter0__248_carry/CO[7]
                         net (fo=1, routed)           0.030     7.209    hardware_i/divider_pwm/inst/counter0__248_carry_n_0
    SLICE_X40Y220        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     7.287 r  hardware_i/divider_pwm/inst/counter0__248_carry__0/O[0]
                         net (fo=1, routed)           0.320     7.607    hardware_i/divider_pwm/inst/counter0__248_carry__0_n_15
    SLICE_X39Y218        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.056     7.663 r  hardware_i/divider_pwm/inst/counter0__282_carry_i_4/O
                         net (fo=1, routed)           0.015     7.678    hardware_i/divider_pwm/inst/counter0__282_carry_i_4_n_0
    SLICE_X39Y218        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[6])
                                                      0.180     7.858 r  hardware_i/divider_pwm/inst/counter0__282_carry/O[6]
                         net (fo=1, routed)           0.264     8.122    hardware_i/divider_pwm/inst/counter0__282_carry_n_9
    SLICE_X39Y213        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.082     8.204 r  hardware_i/divider_pwm/inst/counter0__306_carry__0_i_2/O
                         net (fo=1, routed)           0.012     8.216    hardware_i/divider_pwm/inst/counter0__306_carry__0_i_2_n_0
    SLICE_X39Y213        CARRY8 (Prop_CARRY8_SLICEL_S[6]_O[6])
                                                      0.078     8.294 r  hardware_i/divider_pwm/inst/counter0__306_carry__0/O[6]
                         net (fo=2, routed)           0.431     8.725    hardware_i/divider_pwm/inst/counter0__306_carry__0_n_9
    SLICE_X41Y214        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[4])
                                                      0.252     8.977 r  hardware_i/divider_pwm/inst/counter0__351_carry__0/CO[4]
                         net (fo=12, routed)          0.159     9.136    hardware_i/divider_pwm/inst/counter0__351_carry__0_n_3
    SLICE_X42Y214        LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.083     9.219 r  hardware_i/divider_pwm/inst/counter[10]_i_1/O
                         net (fo=1, routed)           0.070     9.289    hardware_i/divider_pwm/inst/p_0_in[10]
    SLICE_X42Y214        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     7.197 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     7.509    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.548 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1873, routed)        0.970     8.518    hardware_i/divider_pwm/inst/clk_in
    SLICE_X42Y214        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[10]/C
                         clock pessimism             -0.628     7.890    
                         clock uncertainty           -0.062     7.828    
    SLICE_X42Y214        FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.044     7.872    hardware_i/divider_pwm/inst/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          7.872    
                         arrival time                          -9.289    
  -------------------------------------------------------------------
                         slack                                 -1.417    

Slack (VIOLATED) :        -1.411ns  (required time - arrival time)
  Source:                 hardware_i/divider_pwm/inst/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/divider_pwm/inst/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_hardware_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@5.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.380ns  (logic 3.007ns (47.132%)  route 3.373ns (52.868%))
  Logic Levels:           22  (CARRY8=12 LUT2=2 LUT3=4 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.522ns = ( 8.522 - 5.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    -0.543ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.084ns (routing 0.001ns, distribution 1.083ns)
  Clock Net Delay (Destination): 0.974ns (routing 0.001ns, distribution 0.973ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1873, routed)        1.084     2.991    hardware_i/divider_pwm/inst/clk_in
    SLICE_X40Y215        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y215        FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.116     3.107 r  hardware_i/divider_pwm/inst/counter_reg[5]/Q
                         net (fo=2, routed)           0.322     3.429    hardware_i/divider_pwm/inst/counter[5]
    SLICE_X40Y213        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.236     3.665 r  hardware_i/divider_pwm/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     3.695    hardware_i/divider_pwm/inst/counter1_carry_n_0
    SLICE_X40Y214        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.093     3.788 f  hardware_i/divider_pwm/inst/counter1_carry__0/O[2]
                         net (fo=22, routed)          0.239     4.027    hardware_i/divider_pwm/inst/counter1[11]
    SLICE_X38Y214        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.190     4.217 r  hardware_i/divider_pwm/inst/counter0__0_carry__0_i_4/O
                         net (fo=2, routed)           0.233     4.450    hardware_i/divider_pwm/inst/counter0__0_carry__0_i_4_n_0
    SLICE_X38Y214        LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.152     4.602 r  hardware_i/divider_pwm/inst/counter0__0_carry__0_i_12/O
                         net (fo=1, routed)           0.018     4.620    hardware_i/divider_pwm/inst/counter0__0_carry__0_i_12_n_0
    SLICE_X38Y214        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.236     4.856 r  hardware_i/divider_pwm/inst/counter0__0_carry__0/CO[7]
                         net (fo=1, routed)           0.030     4.886    hardware_i/divider_pwm/inst/counter0__0_carry__0_n_0
    SLICE_X38Y215        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.093     4.979 r  hardware_i/divider_pwm/inst/counter0__0_carry__1/O[2]
                         net (fo=3, routed)           0.190     5.169    hardware_i/divider_pwm/inst/counter0__0_carry__1_n_13
    SLICE_X37Y216        LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.058     5.227 r  hardware_i/divider_pwm/inst/counter0__171_carry__0_i_20/O
                         net (fo=2, routed)           0.052     5.279    hardware_i/divider_pwm/inst/counter0__171_carry__0_i_20_n_0
    SLICE_X37Y216        LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.056     5.335 r  hardware_i/divider_pwm/inst/counter0__171_carry__0_i_5/O
                         net (fo=2, routed)           0.280     5.615    hardware_i/divider_pwm/inst/counter0__171_carry__0_i_5_n_0
    SLICE_X38Y217        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.056     5.671 r  hardware_i/divider_pwm/inst/counter0__171_carry__0_i_13/O
                         net (fo=1, routed)           0.032     5.703    hardware_i/divider_pwm/inst/counter0__171_carry__0_i_13_n_0
    SLICE_X38Y217        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.232     5.935 r  hardware_i/divider_pwm/inst/counter0__171_carry__0/CO[7]
                         net (fo=1, routed)           0.030     5.965    hardware_i/divider_pwm/inst/counter0__171_carry__0_n_0
    SLICE_X38Y218        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     6.030 r  hardware_i/divider_pwm/inst/counter0__171_carry__1/CO[7]
                         net (fo=1, routed)           0.030     6.060    hardware_i/divider_pwm/inst/counter0__171_carry__1_n_0
    SLICE_X38Y219        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     6.221 r  hardware_i/divider_pwm/inst/counter0__171_carry__2/O[5]
                         net (fo=9, routed)           0.313     6.534    hardware_i/divider_pwm/inst/counter0__171_carry__2_n_10
    SLICE_X40Y219        LUT3 (Prop_G5LUT_SLICEM_I2_O)
                                                      0.093     6.627 r  hardware_i/divider_pwm/inst/counter0__248_carry_i_1/O
                         net (fo=2, routed)           0.167     6.794    hardware_i/divider_pwm/inst/counter0__248_carry_i_1_n_0
    SLICE_X40Y219        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.189     6.983 r  hardware_i/divider_pwm/inst/counter0__248_carry_i_5/O
                         net (fo=1, routed)           0.021     7.004    hardware_i/divider_pwm/inst/counter0__248_carry_i_5_n_0
    SLICE_X40Y219        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     7.179 r  hardware_i/divider_pwm/inst/counter0__248_carry/CO[7]
                         net (fo=1, routed)           0.030     7.209    hardware_i/divider_pwm/inst/counter0__248_carry_n_0
    SLICE_X40Y220        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     7.287 r  hardware_i/divider_pwm/inst/counter0__248_carry__0/O[0]
                         net (fo=1, routed)           0.320     7.607    hardware_i/divider_pwm/inst/counter0__248_carry__0_n_15
    SLICE_X39Y218        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.056     7.663 r  hardware_i/divider_pwm/inst/counter0__282_carry_i_4/O
                         net (fo=1, routed)           0.015     7.678    hardware_i/divider_pwm/inst/counter0__282_carry_i_4_n_0
    SLICE_X39Y218        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[6])
                                                      0.180     7.858 r  hardware_i/divider_pwm/inst/counter0__282_carry/O[6]
                         net (fo=1, routed)           0.264     8.122    hardware_i/divider_pwm/inst/counter0__282_carry_n_9
    SLICE_X39Y213        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.082     8.204 r  hardware_i/divider_pwm/inst/counter0__306_carry__0_i_2/O
                         net (fo=1, routed)           0.012     8.216    hardware_i/divider_pwm/inst/counter0__306_carry__0_i_2_n_0
    SLICE_X39Y213        CARRY8 (Prop_CARRY8_SLICEL_S[6]_O[6])
                                                      0.078     8.294 r  hardware_i/divider_pwm/inst/counter0__306_carry__0/O[6]
                         net (fo=2, routed)           0.431     8.725    hardware_i/divider_pwm/inst/counter0__306_carry__0_n_9
    SLICE_X41Y214        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[4])
                                                      0.252     8.977 r  hardware_i/divider_pwm/inst/counter0__351_carry__0/CO[4]
                         net (fo=12, routed)          0.219     9.196    hardware_i/divider_pwm/inst/counter0__351_carry__0_n_3
    SLICE_X40Y215        LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.080     9.276 r  hardware_i/divider_pwm/inst/counter[4]_i_1/O
                         net (fo=1, routed)           0.095     9.371    hardware_i/divider_pwm/inst/p_0_in[4]
    SLICE_X40Y215        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     7.197 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     7.509    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.548 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1873, routed)        0.974     8.522    hardware_i/divider_pwm/inst/clk_in
    SLICE_X40Y215        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[4]/C
                         clock pessimism             -0.543     7.979    
                         clock uncertainty           -0.062     7.917    
    SLICE_X40Y215        FDCE (Setup_FFF_SLICEM_C_D)
                                                      0.043     7.960    hardware_i/divider_pwm/inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          7.960    
                         arrival time                          -9.371    
  -------------------------------------------------------------------
                         slack                                 -1.411    

Slack (VIOLATED) :        -1.410ns  (required time - arrival time)
  Source:                 hardware_i/divider_pwm/inst/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/divider_pwm/inst/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_hardware_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@5.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.291ns  (logic 3.009ns (47.830%)  route 3.282ns (52.170%))
  Logic Levels:           22  (CARRY8=12 LUT2=2 LUT3=4 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.518ns = ( 8.518 - 5.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    -0.628ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.084ns (routing 0.001ns, distribution 1.083ns)
  Clock Net Delay (Destination): 0.970ns (routing 0.001ns, distribution 0.969ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1873, routed)        1.084     2.991    hardware_i/divider_pwm/inst/clk_in
    SLICE_X40Y215        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y215        FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.116     3.107 r  hardware_i/divider_pwm/inst/counter_reg[5]/Q
                         net (fo=2, routed)           0.322     3.429    hardware_i/divider_pwm/inst/counter[5]
    SLICE_X40Y213        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.236     3.665 r  hardware_i/divider_pwm/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     3.695    hardware_i/divider_pwm/inst/counter1_carry_n_0
    SLICE_X40Y214        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.093     3.788 f  hardware_i/divider_pwm/inst/counter1_carry__0/O[2]
                         net (fo=22, routed)          0.239     4.027    hardware_i/divider_pwm/inst/counter1[11]
    SLICE_X38Y214        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.190     4.217 r  hardware_i/divider_pwm/inst/counter0__0_carry__0_i_4/O
                         net (fo=2, routed)           0.233     4.450    hardware_i/divider_pwm/inst/counter0__0_carry__0_i_4_n_0
    SLICE_X38Y214        LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.152     4.602 r  hardware_i/divider_pwm/inst/counter0__0_carry__0_i_12/O
                         net (fo=1, routed)           0.018     4.620    hardware_i/divider_pwm/inst/counter0__0_carry__0_i_12_n_0
    SLICE_X38Y214        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.236     4.856 r  hardware_i/divider_pwm/inst/counter0__0_carry__0/CO[7]
                         net (fo=1, routed)           0.030     4.886    hardware_i/divider_pwm/inst/counter0__0_carry__0_n_0
    SLICE_X38Y215        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.093     4.979 r  hardware_i/divider_pwm/inst/counter0__0_carry__1/O[2]
                         net (fo=3, routed)           0.190     5.169    hardware_i/divider_pwm/inst/counter0__0_carry__1_n_13
    SLICE_X37Y216        LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.058     5.227 r  hardware_i/divider_pwm/inst/counter0__171_carry__0_i_20/O
                         net (fo=2, routed)           0.052     5.279    hardware_i/divider_pwm/inst/counter0__171_carry__0_i_20_n_0
    SLICE_X37Y216        LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.056     5.335 r  hardware_i/divider_pwm/inst/counter0__171_carry__0_i_5/O
                         net (fo=2, routed)           0.280     5.615    hardware_i/divider_pwm/inst/counter0__171_carry__0_i_5_n_0
    SLICE_X38Y217        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.056     5.671 r  hardware_i/divider_pwm/inst/counter0__171_carry__0_i_13/O
                         net (fo=1, routed)           0.032     5.703    hardware_i/divider_pwm/inst/counter0__171_carry__0_i_13_n_0
    SLICE_X38Y217        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.232     5.935 r  hardware_i/divider_pwm/inst/counter0__171_carry__0/CO[7]
                         net (fo=1, routed)           0.030     5.965    hardware_i/divider_pwm/inst/counter0__171_carry__0_n_0
    SLICE_X38Y218        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     6.030 r  hardware_i/divider_pwm/inst/counter0__171_carry__1/CO[7]
                         net (fo=1, routed)           0.030     6.060    hardware_i/divider_pwm/inst/counter0__171_carry__1_n_0
    SLICE_X38Y219        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     6.221 r  hardware_i/divider_pwm/inst/counter0__171_carry__2/O[5]
                         net (fo=9, routed)           0.313     6.534    hardware_i/divider_pwm/inst/counter0__171_carry__2_n_10
    SLICE_X40Y219        LUT3 (Prop_G5LUT_SLICEM_I2_O)
                                                      0.093     6.627 r  hardware_i/divider_pwm/inst/counter0__248_carry_i_1/O
                         net (fo=2, routed)           0.167     6.794    hardware_i/divider_pwm/inst/counter0__248_carry_i_1_n_0
    SLICE_X40Y219        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.189     6.983 r  hardware_i/divider_pwm/inst/counter0__248_carry_i_5/O
                         net (fo=1, routed)           0.021     7.004    hardware_i/divider_pwm/inst/counter0__248_carry_i_5_n_0
    SLICE_X40Y219        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     7.179 r  hardware_i/divider_pwm/inst/counter0__248_carry/CO[7]
                         net (fo=1, routed)           0.030     7.209    hardware_i/divider_pwm/inst/counter0__248_carry_n_0
    SLICE_X40Y220        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     7.287 r  hardware_i/divider_pwm/inst/counter0__248_carry__0/O[0]
                         net (fo=1, routed)           0.320     7.607    hardware_i/divider_pwm/inst/counter0__248_carry__0_n_15
    SLICE_X39Y218        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.056     7.663 r  hardware_i/divider_pwm/inst/counter0__282_carry_i_4/O
                         net (fo=1, routed)           0.015     7.678    hardware_i/divider_pwm/inst/counter0__282_carry_i_4_n_0
    SLICE_X39Y218        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[6])
                                                      0.180     7.858 r  hardware_i/divider_pwm/inst/counter0__282_carry/O[6]
                         net (fo=1, routed)           0.264     8.122    hardware_i/divider_pwm/inst/counter0__282_carry_n_9
    SLICE_X39Y213        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.082     8.204 r  hardware_i/divider_pwm/inst/counter0__306_carry__0_i_2/O
                         net (fo=1, routed)           0.012     8.216    hardware_i/divider_pwm/inst/counter0__306_carry__0_i_2_n_0
    SLICE_X39Y213        CARRY8 (Prop_CARRY8_SLICEL_S[6]_O[6])
                                                      0.078     8.294 r  hardware_i/divider_pwm/inst/counter0__306_carry__0/O[6]
                         net (fo=2, routed)           0.431     8.725    hardware_i/divider_pwm/inst/counter0__306_carry__0_n_9
    SLICE_X41Y214        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[4])
                                                      0.252     8.977 r  hardware_i/divider_pwm/inst/counter0__351_carry__0/CO[4]
                         net (fo=12, routed)          0.157     9.134    hardware_i/divider_pwm/inst/counter0__351_carry__0_n_3
    SLICE_X42Y214        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.082     9.216 r  hardware_i/divider_pwm/inst/counter[12]_i_1/O
                         net (fo=1, routed)           0.066     9.282    hardware_i/divider_pwm/inst/p_0_in[12]
    SLICE_X42Y214        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     7.197 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     7.509    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.548 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1873, routed)        0.970     8.518    hardware_i/divider_pwm/inst/clk_in
    SLICE_X42Y214        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[12]/C
                         clock pessimism             -0.628     7.890    
                         clock uncertainty           -0.062     7.828    
    SLICE_X42Y214        FDCE (Setup_GFF_SLICEL_C_D)
                                                      0.044     7.872    hardware_i/divider_pwm/inst/counter_reg[12]
  -------------------------------------------------------------------
                         required time                          7.872    
                         arrival time                          -9.282    
  -------------------------------------------------------------------
                         slack                                 -1.410    

Slack (VIOLATED) :        -1.405ns  (required time - arrival time)
  Source:                 hardware_i/divider_pwm/inst/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/divider_pwm/inst/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_hardware_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@5.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.374ns  (logic 3.009ns (47.207%)  route 3.365ns (52.793%))
  Logic Levels:           22  (CARRY8=12 LUT2=2 LUT3=4 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.522ns = ( 8.522 - 5.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    -0.543ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.084ns (routing 0.001ns, distribution 1.083ns)
  Clock Net Delay (Destination): 0.974ns (routing 0.001ns, distribution 0.973ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1873, routed)        1.084     2.991    hardware_i/divider_pwm/inst/clk_in
    SLICE_X40Y215        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y215        FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.116     3.107 r  hardware_i/divider_pwm/inst/counter_reg[5]/Q
                         net (fo=2, routed)           0.322     3.429    hardware_i/divider_pwm/inst/counter[5]
    SLICE_X40Y213        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.236     3.665 r  hardware_i/divider_pwm/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     3.695    hardware_i/divider_pwm/inst/counter1_carry_n_0
    SLICE_X40Y214        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.093     3.788 f  hardware_i/divider_pwm/inst/counter1_carry__0/O[2]
                         net (fo=22, routed)          0.239     4.027    hardware_i/divider_pwm/inst/counter1[11]
    SLICE_X38Y214        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.190     4.217 r  hardware_i/divider_pwm/inst/counter0__0_carry__0_i_4/O
                         net (fo=2, routed)           0.233     4.450    hardware_i/divider_pwm/inst/counter0__0_carry__0_i_4_n_0
    SLICE_X38Y214        LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.152     4.602 r  hardware_i/divider_pwm/inst/counter0__0_carry__0_i_12/O
                         net (fo=1, routed)           0.018     4.620    hardware_i/divider_pwm/inst/counter0__0_carry__0_i_12_n_0
    SLICE_X38Y214        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.236     4.856 r  hardware_i/divider_pwm/inst/counter0__0_carry__0/CO[7]
                         net (fo=1, routed)           0.030     4.886    hardware_i/divider_pwm/inst/counter0__0_carry__0_n_0
    SLICE_X38Y215        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.093     4.979 r  hardware_i/divider_pwm/inst/counter0__0_carry__1/O[2]
                         net (fo=3, routed)           0.190     5.169    hardware_i/divider_pwm/inst/counter0__0_carry__1_n_13
    SLICE_X37Y216        LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.058     5.227 r  hardware_i/divider_pwm/inst/counter0__171_carry__0_i_20/O
                         net (fo=2, routed)           0.052     5.279    hardware_i/divider_pwm/inst/counter0__171_carry__0_i_20_n_0
    SLICE_X37Y216        LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.056     5.335 r  hardware_i/divider_pwm/inst/counter0__171_carry__0_i_5/O
                         net (fo=2, routed)           0.280     5.615    hardware_i/divider_pwm/inst/counter0__171_carry__0_i_5_n_0
    SLICE_X38Y217        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.056     5.671 r  hardware_i/divider_pwm/inst/counter0__171_carry__0_i_13/O
                         net (fo=1, routed)           0.032     5.703    hardware_i/divider_pwm/inst/counter0__171_carry__0_i_13_n_0
    SLICE_X38Y217        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.232     5.935 r  hardware_i/divider_pwm/inst/counter0__171_carry__0/CO[7]
                         net (fo=1, routed)           0.030     5.965    hardware_i/divider_pwm/inst/counter0__171_carry__0_n_0
    SLICE_X38Y218        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     6.030 r  hardware_i/divider_pwm/inst/counter0__171_carry__1/CO[7]
                         net (fo=1, routed)           0.030     6.060    hardware_i/divider_pwm/inst/counter0__171_carry__1_n_0
    SLICE_X38Y219        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     6.221 r  hardware_i/divider_pwm/inst/counter0__171_carry__2/O[5]
                         net (fo=9, routed)           0.313     6.534    hardware_i/divider_pwm/inst/counter0__171_carry__2_n_10
    SLICE_X40Y219        LUT3 (Prop_G5LUT_SLICEM_I2_O)
                                                      0.093     6.627 r  hardware_i/divider_pwm/inst/counter0__248_carry_i_1/O
                         net (fo=2, routed)           0.167     6.794    hardware_i/divider_pwm/inst/counter0__248_carry_i_1_n_0
    SLICE_X40Y219        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.189     6.983 r  hardware_i/divider_pwm/inst/counter0__248_carry_i_5/O
                         net (fo=1, routed)           0.021     7.004    hardware_i/divider_pwm/inst/counter0__248_carry_i_5_n_0
    SLICE_X40Y219        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     7.179 r  hardware_i/divider_pwm/inst/counter0__248_carry/CO[7]
                         net (fo=1, routed)           0.030     7.209    hardware_i/divider_pwm/inst/counter0__248_carry_n_0
    SLICE_X40Y220        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     7.287 r  hardware_i/divider_pwm/inst/counter0__248_carry__0/O[0]
                         net (fo=1, routed)           0.320     7.607    hardware_i/divider_pwm/inst/counter0__248_carry__0_n_15
    SLICE_X39Y218        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.056     7.663 r  hardware_i/divider_pwm/inst/counter0__282_carry_i_4/O
                         net (fo=1, routed)           0.015     7.678    hardware_i/divider_pwm/inst/counter0__282_carry_i_4_n_0
    SLICE_X39Y218        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[6])
                                                      0.180     7.858 r  hardware_i/divider_pwm/inst/counter0__282_carry/O[6]
                         net (fo=1, routed)           0.264     8.122    hardware_i/divider_pwm/inst/counter0__282_carry_n_9
    SLICE_X39Y213        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.082     8.204 r  hardware_i/divider_pwm/inst/counter0__306_carry__0_i_2/O
                         net (fo=1, routed)           0.012     8.216    hardware_i/divider_pwm/inst/counter0__306_carry__0_i_2_n_0
    SLICE_X39Y213        CARRY8 (Prop_CARRY8_SLICEL_S[6]_O[6])
                                                      0.078     8.294 r  hardware_i/divider_pwm/inst/counter0__306_carry__0/O[6]
                         net (fo=2, routed)           0.431     8.725    hardware_i/divider_pwm/inst/counter0__306_carry__0_n_9
    SLICE_X41Y214        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[4])
                                                      0.252     8.977 r  hardware_i/divider_pwm/inst/counter0__351_carry__0/CO[4]
                         net (fo=12, routed)          0.226     9.203    hardware_i/divider_pwm/inst/counter0__351_carry__0_n_3
    SLICE_X40Y215        LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.082     9.285 r  hardware_i/divider_pwm/inst/counter[6]_i_1/O
                         net (fo=1, routed)           0.080     9.365    hardware_i/divider_pwm/inst/p_0_in[6]
    SLICE_X40Y215        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     7.197 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     7.509    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.548 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1873, routed)        0.974     8.522    hardware_i/divider_pwm/inst/clk_in
    SLICE_X40Y215        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[6]/C
                         clock pessimism             -0.543     7.979    
                         clock uncertainty           -0.062     7.917    
    SLICE_X40Y215        FDCE (Setup_GFF_SLICEM_C_D)
                                                      0.043     7.960    hardware_i/divider_pwm/inst/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          7.960    
                         arrival time                          -9.365    
  -------------------------------------------------------------------
                         slack                                 -1.405    

Slack (VIOLATED) :        -1.382ns  (required time - arrival time)
  Source:                 hardware_i/divider_pwm/inst/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/divider_pwm/inst/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_hardware_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@5.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.353ns  (logic 3.027ns (47.647%)  route 3.326ns (52.353%))
  Logic Levels:           22  (CARRY8=12 LUT2=2 LUT3=4 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.522ns = ( 8.522 - 5.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    -0.543ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.084ns (routing 0.001ns, distribution 1.083ns)
  Clock Net Delay (Destination): 0.974ns (routing 0.001ns, distribution 0.973ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1873, routed)        1.084     2.991    hardware_i/divider_pwm/inst/clk_in
    SLICE_X40Y215        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y215        FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.116     3.107 r  hardware_i/divider_pwm/inst/counter_reg[5]/Q
                         net (fo=2, routed)           0.322     3.429    hardware_i/divider_pwm/inst/counter[5]
    SLICE_X40Y213        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.236     3.665 r  hardware_i/divider_pwm/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     3.695    hardware_i/divider_pwm/inst/counter1_carry_n_0
    SLICE_X40Y214        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.093     3.788 f  hardware_i/divider_pwm/inst/counter1_carry__0/O[2]
                         net (fo=22, routed)          0.239     4.027    hardware_i/divider_pwm/inst/counter1[11]
    SLICE_X38Y214        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.190     4.217 r  hardware_i/divider_pwm/inst/counter0__0_carry__0_i_4/O
                         net (fo=2, routed)           0.233     4.450    hardware_i/divider_pwm/inst/counter0__0_carry__0_i_4_n_0
    SLICE_X38Y214        LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.152     4.602 r  hardware_i/divider_pwm/inst/counter0__0_carry__0_i_12/O
                         net (fo=1, routed)           0.018     4.620    hardware_i/divider_pwm/inst/counter0__0_carry__0_i_12_n_0
    SLICE_X38Y214        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.236     4.856 r  hardware_i/divider_pwm/inst/counter0__0_carry__0/CO[7]
                         net (fo=1, routed)           0.030     4.886    hardware_i/divider_pwm/inst/counter0__0_carry__0_n_0
    SLICE_X38Y215        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.093     4.979 r  hardware_i/divider_pwm/inst/counter0__0_carry__1/O[2]
                         net (fo=3, routed)           0.190     5.169    hardware_i/divider_pwm/inst/counter0__0_carry__1_n_13
    SLICE_X37Y216        LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.058     5.227 r  hardware_i/divider_pwm/inst/counter0__171_carry__0_i_20/O
                         net (fo=2, routed)           0.052     5.279    hardware_i/divider_pwm/inst/counter0__171_carry__0_i_20_n_0
    SLICE_X37Y216        LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.056     5.335 r  hardware_i/divider_pwm/inst/counter0__171_carry__0_i_5/O
                         net (fo=2, routed)           0.280     5.615    hardware_i/divider_pwm/inst/counter0__171_carry__0_i_5_n_0
    SLICE_X38Y217        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.056     5.671 r  hardware_i/divider_pwm/inst/counter0__171_carry__0_i_13/O
                         net (fo=1, routed)           0.032     5.703    hardware_i/divider_pwm/inst/counter0__171_carry__0_i_13_n_0
    SLICE_X38Y217        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.232     5.935 r  hardware_i/divider_pwm/inst/counter0__171_carry__0/CO[7]
                         net (fo=1, routed)           0.030     5.965    hardware_i/divider_pwm/inst/counter0__171_carry__0_n_0
    SLICE_X38Y218        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     6.030 r  hardware_i/divider_pwm/inst/counter0__171_carry__1/CO[7]
                         net (fo=1, routed)           0.030     6.060    hardware_i/divider_pwm/inst/counter0__171_carry__1_n_0
    SLICE_X38Y219        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     6.221 r  hardware_i/divider_pwm/inst/counter0__171_carry__2/O[5]
                         net (fo=9, routed)           0.313     6.534    hardware_i/divider_pwm/inst/counter0__171_carry__2_n_10
    SLICE_X40Y219        LUT3 (Prop_G5LUT_SLICEM_I2_O)
                                                      0.093     6.627 r  hardware_i/divider_pwm/inst/counter0__248_carry_i_1/O
                         net (fo=2, routed)           0.167     6.794    hardware_i/divider_pwm/inst/counter0__248_carry_i_1_n_0
    SLICE_X40Y219        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.189     6.983 r  hardware_i/divider_pwm/inst/counter0__248_carry_i_5/O
                         net (fo=1, routed)           0.021     7.004    hardware_i/divider_pwm/inst/counter0__248_carry_i_5_n_0
    SLICE_X40Y219        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     7.179 r  hardware_i/divider_pwm/inst/counter0__248_carry/CO[7]
                         net (fo=1, routed)           0.030     7.209    hardware_i/divider_pwm/inst/counter0__248_carry_n_0
    SLICE_X40Y220        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     7.287 r  hardware_i/divider_pwm/inst/counter0__248_carry__0/O[0]
                         net (fo=1, routed)           0.320     7.607    hardware_i/divider_pwm/inst/counter0__248_carry__0_n_15
    SLICE_X39Y218        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.056     7.663 r  hardware_i/divider_pwm/inst/counter0__282_carry_i_4/O
                         net (fo=1, routed)           0.015     7.678    hardware_i/divider_pwm/inst/counter0__282_carry_i_4_n_0
    SLICE_X39Y218        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[6])
                                                      0.180     7.858 r  hardware_i/divider_pwm/inst/counter0__282_carry/O[6]
                         net (fo=1, routed)           0.264     8.122    hardware_i/divider_pwm/inst/counter0__282_carry_n_9
    SLICE_X39Y213        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.082     8.204 r  hardware_i/divider_pwm/inst/counter0__306_carry__0_i_2/O
                         net (fo=1, routed)           0.012     8.216    hardware_i/divider_pwm/inst/counter0__306_carry__0_i_2_n_0
    SLICE_X39Y213        CARRY8 (Prop_CARRY8_SLICEL_S[6]_O[6])
                                                      0.078     8.294 r  hardware_i/divider_pwm/inst/counter0__306_carry__0/O[6]
                         net (fo=2, routed)           0.431     8.725    hardware_i/divider_pwm/inst/counter0__306_carry__0_n_9
    SLICE_X41Y214        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[4])
                                                      0.252     8.977 r  hardware_i/divider_pwm/inst/counter0__351_carry__0/CO[4]
                         net (fo=12, routed)          0.219     9.196    hardware_i/divider_pwm/inst/counter0__351_carry__0_n_3
    SLICE_X40Y215        LUT3 (Prop_F5LUT_SLICEM_I1_O)
                                                      0.100     9.296 r  hardware_i/divider_pwm/inst/counter[5]_i_1/O
                         net (fo=1, routed)           0.048     9.344    hardware_i/divider_pwm/inst/p_0_in[5]
    SLICE_X40Y215        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     7.197 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     7.509    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.548 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1873, routed)        0.974     8.522    hardware_i/divider_pwm/inst/clk_in
    SLICE_X40Y215        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[5]/C
                         clock pessimism             -0.543     7.979    
                         clock uncertainty           -0.062     7.917    
    SLICE_X40Y215        FDCE (Setup_FFF2_SLICEM_C_D)
                                                      0.045     7.962    hardware_i/divider_pwm/inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          7.962    
                         arrival time                          -9.344    
  -------------------------------------------------------------------
                         slack                                 -1.382    

Slack (VIOLATED) :        -1.375ns  (required time - arrival time)
  Source:                 hardware_i/divider_pwm/inst/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/divider_pwm/inst/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_hardware_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@5.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.258ns  (logic 3.017ns (48.210%)  route 3.241ns (51.790%))
  Logic Levels:           22  (CARRY8=12 LUT2=2 LUT3=4 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.518ns = ( 8.518 - 5.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    -0.628ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.084ns (routing 0.001ns, distribution 1.083ns)
  Clock Net Delay (Destination): 0.970ns (routing 0.001ns, distribution 0.969ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1873, routed)        1.084     2.991    hardware_i/divider_pwm/inst/clk_in
    SLICE_X40Y215        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y215        FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.116     3.107 r  hardware_i/divider_pwm/inst/counter_reg[5]/Q
                         net (fo=2, routed)           0.322     3.429    hardware_i/divider_pwm/inst/counter[5]
    SLICE_X40Y213        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.236     3.665 r  hardware_i/divider_pwm/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     3.695    hardware_i/divider_pwm/inst/counter1_carry_n_0
    SLICE_X40Y214        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.093     3.788 f  hardware_i/divider_pwm/inst/counter1_carry__0/O[2]
                         net (fo=22, routed)          0.239     4.027    hardware_i/divider_pwm/inst/counter1[11]
    SLICE_X38Y214        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.190     4.217 r  hardware_i/divider_pwm/inst/counter0__0_carry__0_i_4/O
                         net (fo=2, routed)           0.233     4.450    hardware_i/divider_pwm/inst/counter0__0_carry__0_i_4_n_0
    SLICE_X38Y214        LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.152     4.602 r  hardware_i/divider_pwm/inst/counter0__0_carry__0_i_12/O
                         net (fo=1, routed)           0.018     4.620    hardware_i/divider_pwm/inst/counter0__0_carry__0_i_12_n_0
    SLICE_X38Y214        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.236     4.856 r  hardware_i/divider_pwm/inst/counter0__0_carry__0/CO[7]
                         net (fo=1, routed)           0.030     4.886    hardware_i/divider_pwm/inst/counter0__0_carry__0_n_0
    SLICE_X38Y215        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.093     4.979 r  hardware_i/divider_pwm/inst/counter0__0_carry__1/O[2]
                         net (fo=3, routed)           0.190     5.169    hardware_i/divider_pwm/inst/counter0__0_carry__1_n_13
    SLICE_X37Y216        LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.058     5.227 r  hardware_i/divider_pwm/inst/counter0__171_carry__0_i_20/O
                         net (fo=2, routed)           0.052     5.279    hardware_i/divider_pwm/inst/counter0__171_carry__0_i_20_n_0
    SLICE_X37Y216        LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.056     5.335 r  hardware_i/divider_pwm/inst/counter0__171_carry__0_i_5/O
                         net (fo=2, routed)           0.280     5.615    hardware_i/divider_pwm/inst/counter0__171_carry__0_i_5_n_0
    SLICE_X38Y217        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.056     5.671 r  hardware_i/divider_pwm/inst/counter0__171_carry__0_i_13/O
                         net (fo=1, routed)           0.032     5.703    hardware_i/divider_pwm/inst/counter0__171_carry__0_i_13_n_0
    SLICE_X38Y217        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.232     5.935 r  hardware_i/divider_pwm/inst/counter0__171_carry__0/CO[7]
                         net (fo=1, routed)           0.030     5.965    hardware_i/divider_pwm/inst/counter0__171_carry__0_n_0
    SLICE_X38Y218        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     6.030 r  hardware_i/divider_pwm/inst/counter0__171_carry__1/CO[7]
                         net (fo=1, routed)           0.030     6.060    hardware_i/divider_pwm/inst/counter0__171_carry__1_n_0
    SLICE_X38Y219        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     6.221 r  hardware_i/divider_pwm/inst/counter0__171_carry__2/O[5]
                         net (fo=9, routed)           0.313     6.534    hardware_i/divider_pwm/inst/counter0__171_carry__2_n_10
    SLICE_X40Y219        LUT3 (Prop_G5LUT_SLICEM_I2_O)
                                                      0.093     6.627 r  hardware_i/divider_pwm/inst/counter0__248_carry_i_1/O
                         net (fo=2, routed)           0.167     6.794    hardware_i/divider_pwm/inst/counter0__248_carry_i_1_n_0
    SLICE_X40Y219        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.189     6.983 r  hardware_i/divider_pwm/inst/counter0__248_carry_i_5/O
                         net (fo=1, routed)           0.021     7.004    hardware_i/divider_pwm/inst/counter0__248_carry_i_5_n_0
    SLICE_X40Y219        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     7.179 r  hardware_i/divider_pwm/inst/counter0__248_carry/CO[7]
                         net (fo=1, routed)           0.030     7.209    hardware_i/divider_pwm/inst/counter0__248_carry_n_0
    SLICE_X40Y220        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     7.287 r  hardware_i/divider_pwm/inst/counter0__248_carry__0/O[0]
                         net (fo=1, routed)           0.320     7.607    hardware_i/divider_pwm/inst/counter0__248_carry__0_n_15
    SLICE_X39Y218        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.056     7.663 r  hardware_i/divider_pwm/inst/counter0__282_carry_i_4/O
                         net (fo=1, routed)           0.015     7.678    hardware_i/divider_pwm/inst/counter0__282_carry_i_4_n_0
    SLICE_X39Y218        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[6])
                                                      0.180     7.858 r  hardware_i/divider_pwm/inst/counter0__282_carry/O[6]
                         net (fo=1, routed)           0.264     8.122    hardware_i/divider_pwm/inst/counter0__282_carry_n_9
    SLICE_X39Y213        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.082     8.204 r  hardware_i/divider_pwm/inst/counter0__306_carry__0_i_2/O
                         net (fo=1, routed)           0.012     8.216    hardware_i/divider_pwm/inst/counter0__306_carry__0_i_2_n_0
    SLICE_X39Y213        CARRY8 (Prop_CARRY8_SLICEL_S[6]_O[6])
                                                      0.078     8.294 r  hardware_i/divider_pwm/inst/counter0__306_carry__0/O[6]
                         net (fo=2, routed)           0.431     8.725    hardware_i/divider_pwm/inst/counter0__306_carry__0_n_9
    SLICE_X41Y214        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[4])
                                                      0.252     8.977 r  hardware_i/divider_pwm/inst/counter0__351_carry__0/CO[4]
                         net (fo=12, routed)          0.157     9.134    hardware_i/divider_pwm/inst/counter0__351_carry__0_n_3
    SLICE_X42Y214        LUT3 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.090     9.224 r  hardware_i/divider_pwm/inst/counter[13]_i_1/O
                         net (fo=1, routed)           0.025     9.249    hardware_i/divider_pwm/inst/p_0_in[13]
    SLICE_X42Y214        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     7.197 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     7.509    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.548 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1873, routed)        0.970     8.518    hardware_i/divider_pwm/inst/clk_in
    SLICE_X42Y214        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[13]/C
                         clock pessimism             -0.628     7.890    
                         clock uncertainty           -0.062     7.828    
    SLICE_X42Y214        FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.046     7.874    hardware_i/divider_pwm/inst/counter_reg[13]
  -------------------------------------------------------------------
                         required time                          7.874    
                         arrival time                          -9.249    
  -------------------------------------------------------------------
                         slack                                 -1.375    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 hardware_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/rdy_new_xmt_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/axi_iic/U0/X_IIC/REG_INTERFACE_I/FIFO_GEN_DTR.Tx_fifo_rd_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_hardware_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@0.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.111ns (44.758%)  route 0.137ns (55.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.108ns
    Source Clock Delay      (SCD):    3.600ns
    Clock Pessimism Removal (CPR):    -0.626ns
  Clock Net Delay (Source):      1.052ns (routing 0.001ns, distribution 1.051ns)
  Clock Net Delay (Destination): 1.201ns (routing 0.001ns, distribution 1.200ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.197 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.509    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.548 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1873, routed)        1.052     3.600    hardware_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X7Y219         FDRE                                         r  hardware_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/rdy_new_xmt_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y219         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.111     3.711 r  hardware_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/rdy_new_xmt_i_reg/Q
                         net (fo=2, routed)           0.137     3.848    hardware_i/axi_iic/U0/X_IIC/REG_INTERFACE_I/rdy_new_xmt_i
    SLICE_X6Y218         FDRE                                         r  hardware_i/axi_iic/U0/X_IIC/REG_INTERFACE_I/FIFO_GEN_DTR.Tx_fifo_rd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1873, routed)        1.201     3.108    hardware_i/axi_iic/U0/X_IIC/REG_INTERFACE_I/s_axi_aclk
    SLICE_X6Y218         FDRE                                         r  hardware_i/axi_iic/U0/X_IIC/REG_INTERFACE_I/FIFO_GEN_DTR.Tx_fifo_rd_reg/C
                         clock pessimism              0.626     3.734    
    SLICE_X6Y218         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.101     3.835    hardware_i/axi_iic/U0/X_IIC/REG_INTERFACE_I/FIFO_GEN_DTR.Tx_fifo_rd_reg
  -------------------------------------------------------------------
                         required time                         -3.835    
                         arrival time                           3.848    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_hardware_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@0.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.112ns (47.059%)  route 0.126ns (52.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.104ns
    Source Clock Delay      (SCD):    3.614ns
    Clock Pessimism Removal (CPR):    -0.626ns
  Clock Net Delay (Source):      1.066ns (routing 0.001ns, distribution 1.065ns)
  Clock Net Delay (Destination): 1.197ns (routing 0.001ns, distribution 1.196ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.197 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.509    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.548 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1873, routed)        1.066     3.614    hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X0Y182         FDRE                                         r  hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y182         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.112     3.726 r  hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[63]/Q
                         net (fo=1, routed)           0.126     3.852    hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[15]_1[26]
    SLICE_X1Y182         FDRE                                         r  hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1873, routed)        1.197     3.104    hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X1Y182         FDRE                                         r  hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[2]/C
                         clock pessimism              0.626     3.730    
    SLICE_X1Y182         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.101     3.831    hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.831    
                         arrival time                           3.852    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 hardware_i/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_hardware_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@0.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.146ns (56.589%)  route 0.112ns (43.411%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.114ns
    Source Clock Delay      (SCD):    3.609ns
    Clock Pessimism Removal (CPR):    -0.626ns
  Clock Net Delay (Source):      1.061ns (routing 0.001ns, distribution 1.060ns)
  Clock Net Delay (Destination): 1.207ns (routing 0.001ns, distribution 1.206ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.197 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.509    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.548 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1873, routed)        1.061     3.609    hardware_i/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/aclk
    SLICE_X4Y203         FDRE                                         r  hardware_i/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y203         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.112     3.721 r  hardware_i/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_reg/Q
                         net (fo=3, routed)           0.080     3.801    hardware_i/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/mi_rvalid[4]
    SLICE_X3Y203         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.034     3.835 r  hardware_i/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_i_1/O
                         net (fo=1, routed)           0.032     3.867    hardware_i/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_i_1_n_0
    SLICE_X3Y203         FDRE                                         r  hardware_i/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1873, routed)        1.207     3.114    hardware_i/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/aclk
    SLICE_X3Y203         FDRE                                         r  hardware_i/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_reg/C
                         clock pessimism              0.626     3.740    
    SLICE_X3Y203         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.101     3.841    hardware_i/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_reg
  -------------------------------------------------------------------
                         required time                         -3.841    
                         arrival time                           3.867    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_hardware_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@0.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.114ns (49.138%)  route 0.118ns (50.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.101ns
    Source Clock Delay      (SCD):    3.632ns
    Clock Pessimism Removal (CPR):    -0.626ns
  Clock Net Delay (Source):      1.084ns (routing 0.001ns, distribution 1.083ns)
  Clock Net Delay (Destination): 1.194ns (routing 0.001ns, distribution 1.193ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.197 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.509    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.548 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1873, routed)        1.084     3.632    hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X3Y184         FDRE                                         r  hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y184         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.114     3.746 r  hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[59]/Q
                         net (fo=3, routed)           0.118     3.864    hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[15]_0[23]
    SLICE_X4Y184         FDRE                                         r  hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1873, routed)        1.194     3.101    hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X4Y184         FDRE                                         r  hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[7]/C
                         clock pessimism              0.626     3.727    
    SLICE_X4Y184         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.102     3.829    hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.829    
                         arrival time                           3.864    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[70]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_hardware_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@0.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.113ns (43.629%)  route 0.146ns (56.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.096ns
    Source Clock Delay      (SCD):    3.606ns
    Clock Pessimism Removal (CPR):    -0.626ns
  Clock Net Delay (Source):      1.058ns (routing 0.001ns, distribution 1.057ns)
  Clock Net Delay (Destination): 1.189ns (routing 0.001ns, distribution 1.188ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.197 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.509    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.548 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1873, routed)        1.058     3.606    hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X0Y198         FDRE                                         r  hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[70]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y198         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.113     3.719 r  hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[70]/Q
                         net (fo=1, routed)           0.146     3.865    hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[15]_0[33]
    SLICE_X1Y196         FDRE                                         r  hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1873, routed)        1.189     3.096    hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X1Y196         FDRE                                         r  hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
                         clock pessimism              0.626     3.722    
    SLICE_X1Y196         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.102     3.824    hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.824    
                         arrival time                           3.865    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[73]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_hardware_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@0.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.112ns (60.215%)  route 0.074ns (39.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.093ns
    Source Clock Delay      (SCD):    3.613ns
    Clock Pessimism Removal (CPR):    -0.562ns
  Clock Net Delay (Source):      1.065ns (routing 0.001ns, distribution 1.064ns)
  Clock Net Delay (Destination): 1.186ns (routing 0.001ns, distribution 1.185ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.197 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.509    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.548 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1873, routed)        1.065     3.613    hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y200         FDRE                                         r  hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[73]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y200         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.112     3.725 r  hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[73]/Q
                         net (fo=1, routed)           0.074     3.799    hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[15]_0[36]
    SLICE_X1Y199         FDRE                                         r  hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1873, routed)        1.186     3.093    hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X1Y199         FDRE                                         r  hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[12]/C
                         clock pessimism              0.562     3.655    
    SLICE_X1Y199         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.103     3.758    hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.758    
                         arrival time                           3.799    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_C_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_hardware_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@0.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.146ns (59.836%)  route 0.098ns (40.164%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.055ns
    Source Clock Delay      (SCD):    3.578ns
    Clock Pessimism Removal (CPR):    -0.623ns
  Clock Net Delay (Source):      1.030ns (routing 0.001ns, distribution 1.029ns)
  Clock Net Delay (Destination): 1.148ns (routing 0.001ns, distribution 1.147ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.197 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.509    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.548 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1873, routed)        1.030     3.578    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X49Y214        FDCE                                         r  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y214        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     3.690 r  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_reg_reg[6]/Q
                         net (fo=1, routed)           0.066     3.756    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_reg_reg_n_0_[6]
    SLICE_X50Y214        LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.034     3.790 r  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_C_reg[6]_i_1/O
                         net (fo=1, routed)           0.032     3.822    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_C_reg[6]
    SLICE_X50Y214        FDCE                                         r  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_C_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1873, routed)        1.148     3.055    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X50Y214        FDCE                                         r  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_C_reg_reg[6]/C
                         clock pessimism              0.623     3.678    
    SLICE_X50Y214        FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.101     3.779    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_C_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.779    
                         arrival time                           3.822    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_C_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_hardware_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@0.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.146ns (59.836%)  route 0.098ns (40.164%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.026ns
    Source Clock Delay      (SCD):    3.550ns
    Clock Pessimism Removal (CPR):    -0.623ns
  Clock Net Delay (Source):      1.002ns (routing 0.001ns, distribution 1.001ns)
  Clock Net Delay (Destination): 1.119ns (routing 0.001ns, distribution 1.118ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.197 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.509    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.548 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1873, routed)        1.002     3.550    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X47Y212        FDCE                                         r  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y212        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     3.662 r  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_reg_reg[11]/Q
                         net (fo=1, routed)           0.066     3.728    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_reg_reg_n_0_[11]
    SLICE_X48Y212        LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.034     3.762 r  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_C_reg[11]_i_1/O
                         net (fo=1, routed)           0.032     3.794    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_C_reg[11]
    SLICE_X48Y212        FDCE                                         r  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_C_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1873, routed)        1.119     3.026    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X48Y212        FDCE                                         r  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_C_reg_reg[11]/C
                         clock pessimism              0.623     3.649    
    SLICE_X48Y212        FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.101     3.750    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_C_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.750    
                         arrival time                           3.794    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 hardware_i/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_hardware_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@0.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.085ns (61.151%)  route 0.054ns (38.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.853ns
    Source Clock Delay      (SCD):    2.292ns
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Net Delay (Source):      0.638ns (routing 0.001ns, distribution 0.637ns)
  Clock Net Delay (Destination): 0.734ns (routing 0.001ns, distribution 0.733ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.449 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.631    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.654 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1873, routed)        0.638     2.292    hardware_i/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X6Y193         FDRE                                         r  hardware_i/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y193         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.085     2.377 r  hardware_i/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/Q
                         net (fo=1, routed)           0.054     2.431    hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[25]
    SLICE_X5Y193         SRLC32E                                      r  hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     0.885 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.093    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.119 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1873, routed)        0.734     1.853    hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X5Y193         SRLC32E                                      r  hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
                         clock pessimism              0.495     2.348    
    SLICE_X5Y193         SRLC32E (Hold_D6LUT_SLICEM_CLK_D)
                                                      0.038     2.386    hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32
  -------------------------------------------------------------------
                         required time                         -2.386    
                         arrival time                           2.431    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_hardware_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@0.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.145ns (51.056%)  route 0.139ns (48.944%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.130ns
    Source Clock Delay      (SCD):    3.619ns
    Clock Pessimism Removal (CPR):    -0.626ns
  Clock Net Delay (Source):      1.071ns (routing 0.001ns, distribution 1.070ns)
  Clock Net Delay (Destination): 1.223ns (routing 0.001ns, distribution 1.222ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.197 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.509    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.548 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1873, routed)        1.071     3.619    hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X1Y192         FDRE                                         r  hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y192         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.112     3.731 r  hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[0]/Q
                         net (fo=5, routed)           0.094     3.825    hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg_n_0_[0]
    SLICE_X2Y192         LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.033     3.858 r  hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[3]_i_1__1/O
                         net (fo=1, routed)           0.045     3.903    hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[3]_i_1__1_n_0
    SLICE_X2Y192         FDRE                                         r  hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1873, routed)        1.223     3.130    hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X2Y192         FDRE                                         r  hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[3]/C
                         clock pessimism              0.626     3.756    
    SLICE_X2Y192         FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.101     3.857    hardware_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.857    
                         arrival time                           3.903    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_hardware_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     SYSMONE4/DCLK    n/a            4.000         5.000       1.000      SYSMONE4_X0Y0  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
Min Period        n/a     PS8/MAXIGP2ACLK  n/a            3.000         5.000       2.000      PS8_X0Y0       hardware_i/zynq_ultra_ps/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     SRL16E/CLK       n/a            1.524         5.000       3.476      SLICE_X4Y214   hardware_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.524         5.000       3.476      SLICE_X4Y214   hardware_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.524         5.000       3.476      SLICE_X4Y214   hardware_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.524         5.000       3.476      SLICE_X4Y214   hardware_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.524         5.000       3.476      SLICE_X4Y214   hardware_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.524         5.000       3.476      SLICE_X4Y214   hardware_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[5].SRL16E_I/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.524         5.000       3.476      SLICE_X4Y214   hardware_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[6].SRL16E_I/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.524         5.000       3.476      SLICE_X4Y214   hardware_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/CLK
Low Pulse Width   Slow    SYSMONE4/DCLK    n/a            1.600         2.500       0.900      SYSMONE4_X0Y0  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
Low Pulse Width   Fast    SYSMONE4/DCLK    n/a            1.600         2.500       0.900      SYSMONE4_X0Y0  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK  n/a            1.500         2.500       1.000      PS8_X0Y0       hardware_i/zynq_ultra_ps/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK  n/a            1.500         2.500       1.000      PS8_X0Y0       hardware_i/zynq_ultra_ps/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X4Y214   hardware_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X4Y214   hardware_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X4Y214   hardware_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X4Y214   hardware_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X4Y214   hardware_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X4Y214   hardware_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
High Pulse Width  Slow    SYSMONE4/DCLK    n/a            1.600         2.500       0.900      SYSMONE4_X0Y0  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
High Pulse Width  Fast    SYSMONE4/DCLK    n/a            1.600         2.500       0.900      SYSMONE4_X0Y0  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
High Pulse Width  Slow    PS8/MAXIGP2ACLK  n/a            1.500         2.500       1.000      PS8_X0Y0       hardware_i/zynq_ultra_ps/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK  n/a            1.500         2.500       1.000      PS8_X0Y0       hardware_i/zynq_ultra_ps/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X4Y214   hardware_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X4Y214   hardware_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X4Y214   hardware_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X4Y214   hardware_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X4Y214   hardware_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X4Y214   hardware_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_hardware_clk_wiz_0_0
  To Clock:  clk_out2_hardware_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.834ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.301ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.834ns  (required time - arrival time)
  Source:                 hardware_i/system_management_wiz/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@5.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.961ns  (logic 0.342ns (17.440%)  route 1.619ns (82.560%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.576ns = ( 8.576 - 5.000 ) 
    Source Clock Delay      (SCD):    3.003ns
    Clock Pessimism Removal (CPR):    -0.623ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.096ns (routing 0.001ns, distribution 1.095ns)
  Clock Net Delay (Destination): 1.028ns (routing 0.001ns, distribution 1.027ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1873, routed)        1.096     3.003    hardware_i/system_management_wiz/inst/SOFT_RESET_I/s_axi_aclk
    SLICE_X43Y205        FDRE                                         r  hardware_i/system_management_wiz/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y205        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     3.121 f  hardware_i/system_management_wiz/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/Q
                         net (fo=5, routed)           0.394     3.515    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/FSM_sequential_state_reg[1]_3
    SLICE_X44Y208        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.224     3.739 f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/inst_sysmon_i_1/O
                         net (fo=117, routed)         1.225     4.964    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/AR[0]
    SLICE_X49Y215        FDCE                                         f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     7.197 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     7.509    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.548 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1873, routed)        1.028     8.576    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X49Y215        FDCE                                         r  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_reg_reg[2]/C
                         clock pessimism             -0.623     7.953    
                         clock uncertainty           -0.062     7.891    
    SLICE_X49Y215        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.093     7.798    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.798    
                         arrival time                          -4.964    
  -------------------------------------------------------------------
                         slack                                  2.834    

Slack (MET) :             2.834ns  (required time - arrival time)
  Source:                 hardware_i/system_management_wiz/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@5.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.961ns  (logic 0.342ns (17.440%)  route 1.619ns (82.560%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.576ns = ( 8.576 - 5.000 ) 
    Source Clock Delay      (SCD):    3.003ns
    Clock Pessimism Removal (CPR):    -0.623ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.096ns (routing 0.001ns, distribution 1.095ns)
  Clock Net Delay (Destination): 1.028ns (routing 0.001ns, distribution 1.027ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1873, routed)        1.096     3.003    hardware_i/system_management_wiz/inst/SOFT_RESET_I/s_axi_aclk
    SLICE_X43Y205        FDRE                                         r  hardware_i/system_management_wiz/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y205        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     3.121 f  hardware_i/system_management_wiz/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/Q
                         net (fo=5, routed)           0.394     3.515    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/FSM_sequential_state_reg[1]_3
    SLICE_X44Y208        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.224     3.739 f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/inst_sysmon_i_1/O
                         net (fo=117, routed)         1.225     4.964    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/AR[0]
    SLICE_X49Y215        FDCE                                         f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     7.197 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     7.509    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.548 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1873, routed)        1.028     8.576    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X49Y215        FDCE                                         r  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_reg_reg[3]/C
                         clock pessimism             -0.623     7.953    
                         clock uncertainty           -0.062     7.891    
    SLICE_X49Y215        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.093     7.798    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          7.798    
                         arrival time                          -4.964    
  -------------------------------------------------------------------
                         slack                                  2.834    

Slack (MET) :             2.834ns  (required time - arrival time)
  Source:                 hardware_i/system_management_wiz/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@5.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.961ns  (logic 0.342ns (17.440%)  route 1.619ns (82.560%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.576ns = ( 8.576 - 5.000 ) 
    Source Clock Delay      (SCD):    3.003ns
    Clock Pessimism Removal (CPR):    -0.623ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.096ns (routing 0.001ns, distribution 1.095ns)
  Clock Net Delay (Destination): 1.028ns (routing 0.001ns, distribution 1.027ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1873, routed)        1.096     3.003    hardware_i/system_management_wiz/inst/SOFT_RESET_I/s_axi_aclk
    SLICE_X43Y205        FDRE                                         r  hardware_i/system_management_wiz/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y205        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     3.121 f  hardware_i/system_management_wiz/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/Q
                         net (fo=5, routed)           0.394     3.515    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/FSM_sequential_state_reg[1]_3
    SLICE_X44Y208        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.224     3.739 f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/inst_sysmon_i_1/O
                         net (fo=117, routed)         1.225     4.964    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/AR[0]
    SLICE_X49Y215        FDCE                                         f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     7.197 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     7.509    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.548 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1873, routed)        1.028     8.576    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X49Y215        FDCE                                         r  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_reg_reg[4]/C
                         clock pessimism             -0.623     7.953    
                         clock uncertainty           -0.062     7.891    
    SLICE_X49Y215        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.093     7.798    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          7.798    
                         arrival time                          -4.964    
  -------------------------------------------------------------------
                         slack                                  2.834    

Slack (MET) :             2.834ns  (required time - arrival time)
  Source:                 hardware_i/system_management_wiz/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_reg_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@5.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.961ns  (logic 0.342ns (17.440%)  route 1.619ns (82.560%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.576ns = ( 8.576 - 5.000 ) 
    Source Clock Delay      (SCD):    3.003ns
    Clock Pessimism Removal (CPR):    -0.623ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.096ns (routing 0.001ns, distribution 1.095ns)
  Clock Net Delay (Destination): 1.028ns (routing 0.001ns, distribution 1.027ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1873, routed)        1.096     3.003    hardware_i/system_management_wiz/inst/SOFT_RESET_I/s_axi_aclk
    SLICE_X43Y205        FDRE                                         r  hardware_i/system_management_wiz/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y205        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     3.121 f  hardware_i/system_management_wiz/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/Q
                         net (fo=5, routed)           0.394     3.515    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/FSM_sequential_state_reg[1]_3
    SLICE_X44Y208        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.224     3.739 f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/inst_sysmon_i_1/O
                         net (fo=117, routed)         1.225     4.964    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/AR[0]
    SLICE_X49Y215        FDCE                                         f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     7.197 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     7.509    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.548 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1873, routed)        1.028     8.576    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X49Y215        FDCE                                         r  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_reg_reg[5]/C
                         clock pessimism             -0.623     7.953    
                         clock uncertainty           -0.062     7.891    
    SLICE_X49Y215        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.093     7.798    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          7.798    
                         arrival time                          -4.964    
  -------------------------------------------------------------------
                         slack                                  2.834    

Slack (MET) :             2.834ns  (required time - arrival time)
  Source:                 hardware_i/system_management_wiz/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/overlap_A_reg/CLR
                            (recovery check against rising-edge clock clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@5.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.960ns  (logic 0.342ns (17.449%)  route 1.618ns (82.551%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.575ns = ( 8.575 - 5.000 ) 
    Source Clock Delay      (SCD):    3.003ns
    Clock Pessimism Removal (CPR):    -0.623ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.096ns (routing 0.001ns, distribution 1.095ns)
  Clock Net Delay (Destination): 1.027ns (routing 0.001ns, distribution 1.026ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1873, routed)        1.096     3.003    hardware_i/system_management_wiz/inst/SOFT_RESET_I/s_axi_aclk
    SLICE_X43Y205        FDRE                                         r  hardware_i/system_management_wiz/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y205        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     3.121 f  hardware_i/system_management_wiz/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/Q
                         net (fo=5, routed)           0.394     3.515    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/FSM_sequential_state_reg[1]_3
    SLICE_X44Y208        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.224     3.739 f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/inst_sysmon_i_1/O
                         net (fo=117, routed)         1.224     4.963    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/AR[0]
    SLICE_X49Y214        FDCE                                         f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/overlap_A_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     7.197 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     7.509    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.548 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1873, routed)        1.027     8.575    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X49Y214        FDCE                                         r  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/overlap_A_reg/C
                         clock pessimism             -0.623     7.952    
                         clock uncertainty           -0.062     7.890    
    SLICE_X49Y214        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.093     7.797    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/overlap_A_reg
  -------------------------------------------------------------------
                         required time                          7.797    
                         arrival time                          -4.963    
  -------------------------------------------------------------------
                         slack                                  2.834    

Slack (MET) :             2.834ns  (required time - arrival time)
  Source:                 hardware_i/system_management_wiz/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_reg_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@5.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.958ns  (logic 0.342ns (17.467%)  route 1.616ns (82.533%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.573ns = ( 8.573 - 5.000 ) 
    Source Clock Delay      (SCD):    3.003ns
    Clock Pessimism Removal (CPR):    -0.623ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.096ns (routing 0.001ns, distribution 1.095ns)
  Clock Net Delay (Destination): 1.025ns (routing 0.001ns, distribution 1.024ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1873, routed)        1.096     3.003    hardware_i/system_management_wiz/inst/SOFT_RESET_I/s_axi_aclk
    SLICE_X43Y205        FDRE                                         r  hardware_i/system_management_wiz/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y205        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     3.121 f  hardware_i/system_management_wiz/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/Q
                         net (fo=5, routed)           0.394     3.515    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/FSM_sequential_state_reg[1]_3
    SLICE_X44Y208        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.224     3.739 f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/inst_sysmon_i_1/O
                         net (fo=117, routed)         1.222     4.961    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/AR[0]
    SLICE_X49Y213        FDCE                                         f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_reg_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     7.197 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     7.509    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.548 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1873, routed)        1.025     8.573    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X49Y213        FDCE                                         r  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_reg_reg[13]/C
                         clock pessimism             -0.623     7.950    
                         clock uncertainty           -0.062     7.888    
    SLICE_X49Y213        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.093     7.795    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          7.795    
                         arrival time                          -4.961    
  -------------------------------------------------------------------
                         slack                                  2.834    

Slack (MET) :             2.834ns  (required time - arrival time)
  Source:                 hardware_i/system_management_wiz/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@5.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.957ns  (logic 0.342ns (17.476%)  route 1.615ns (82.524%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.572ns = ( 8.572 - 5.000 ) 
    Source Clock Delay      (SCD):    3.003ns
    Clock Pessimism Removal (CPR):    -0.623ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.096ns (routing 0.001ns, distribution 1.095ns)
  Clock Net Delay (Destination): 1.024ns (routing 0.001ns, distribution 1.023ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1873, routed)        1.096     3.003    hardware_i/system_management_wiz/inst/SOFT_RESET_I/s_axi_aclk
    SLICE_X43Y205        FDRE                                         r  hardware_i/system_management_wiz/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y205        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     3.121 f  hardware_i/system_management_wiz/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/Q
                         net (fo=5, routed)           0.394     3.515    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/FSM_sequential_state_reg[1]_3
    SLICE_X44Y208        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.224     3.739 f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/inst_sysmon_i_1/O
                         net (fo=117, routed)         1.221     4.960    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/AR[0]
    SLICE_X49Y212        FDCE                                         f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     7.197 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     7.509    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.548 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1873, routed)        1.024     8.572    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X49Y212        FDCE                                         r  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[15]/C
                         clock pessimism             -0.623     7.949    
                         clock uncertainty           -0.062     7.887    
    SLICE_X49Y212        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.093     7.794    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          7.794    
                         arrival time                          -4.960    
  -------------------------------------------------------------------
                         slack                                  2.834    

Slack (MET) :             2.834ns  (required time - arrival time)
  Source:                 hardware_i/system_management_wiz/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/dwe_reg_reg/CLR
                            (recovery check against rising-edge clock clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@5.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.957ns  (logic 0.342ns (17.476%)  route 1.615ns (82.524%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.572ns = ( 8.572 - 5.000 ) 
    Source Clock Delay      (SCD):    3.003ns
    Clock Pessimism Removal (CPR):    -0.623ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.096ns (routing 0.001ns, distribution 1.095ns)
  Clock Net Delay (Destination): 1.024ns (routing 0.001ns, distribution 1.023ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1873, routed)        1.096     3.003    hardware_i/system_management_wiz/inst/SOFT_RESET_I/s_axi_aclk
    SLICE_X43Y205        FDRE                                         r  hardware_i/system_management_wiz/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y205        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     3.121 f  hardware_i/system_management_wiz/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/Q
                         net (fo=5, routed)           0.394     3.515    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/FSM_sequential_state_reg[1]_3
    SLICE_X44Y208        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.224     3.739 f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/inst_sysmon_i_1/O
                         net (fo=117, routed)         1.221     4.960    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/AR[0]
    SLICE_X49Y212        FDCE                                         f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/dwe_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     7.197 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     7.509    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.548 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1873, routed)        1.024     8.572    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X49Y212        FDCE                                         r  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/dwe_reg_reg/C
                         clock pessimism             -0.623     7.949    
                         clock uncertainty           -0.062     7.887    
    SLICE_X49Y212        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.093     7.794    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/dwe_reg_reg
  -------------------------------------------------------------------
                         required time                          7.794    
                         arrival time                          -4.960    
  -------------------------------------------------------------------
                         slack                                  2.834    

Slack (MET) :             2.837ns  (required time - arrival time)
  Source:                 hardware_i/system_management_wiz/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_C_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@5.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.961ns  (logic 0.342ns (17.440%)  route 1.619ns (82.560%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.579ns = ( 8.579 - 5.000 ) 
    Source Clock Delay      (SCD):    3.003ns
    Clock Pessimism Removal (CPR):    -0.623ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.096ns (routing 0.001ns, distribution 1.095ns)
  Clock Net Delay (Destination): 1.031ns (routing 0.001ns, distribution 1.030ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1873, routed)        1.096     3.003    hardware_i/system_management_wiz/inst/SOFT_RESET_I/s_axi_aclk
    SLICE_X43Y205        FDRE                                         r  hardware_i/system_management_wiz/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y205        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     3.121 f  hardware_i/system_management_wiz/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/Q
                         net (fo=5, routed)           0.394     3.515    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/FSM_sequential_state_reg[1]_3
    SLICE_X44Y208        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.224     3.739 f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/inst_sysmon_i_1/O
                         net (fo=117, routed)         1.225     4.964    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/AR[0]
    SLICE_X49Y215        FDCE                                         f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_C_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     7.197 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     7.509    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.548 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1873, routed)        1.031     8.579    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X49Y215        FDCE                                         r  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_C_reg_reg[2]/C
                         clock pessimism             -0.623     7.956    
                         clock uncertainty           -0.062     7.894    
    SLICE_X49Y215        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.093     7.801    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_C_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.801    
                         arrival time                          -4.964    
  -------------------------------------------------------------------
                         slack                                  2.837    

Slack (MET) :             2.837ns  (required time - arrival time)
  Source:                 hardware_i/system_management_wiz/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_C_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@5.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.961ns  (logic 0.342ns (17.440%)  route 1.619ns (82.560%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.579ns = ( 8.579 - 5.000 ) 
    Source Clock Delay      (SCD):    3.003ns
    Clock Pessimism Removal (CPR):    -0.623ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.096ns (routing 0.001ns, distribution 1.095ns)
  Clock Net Delay (Destination): 1.031ns (routing 0.001ns, distribution 1.030ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1873, routed)        1.096     3.003    hardware_i/system_management_wiz/inst/SOFT_RESET_I/s_axi_aclk
    SLICE_X43Y205        FDRE                                         r  hardware_i/system_management_wiz/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y205        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     3.121 f  hardware_i/system_management_wiz/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/Q
                         net (fo=5, routed)           0.394     3.515    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/FSM_sequential_state_reg[1]_3
    SLICE_X44Y208        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.224     3.739 f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/inst_sysmon_i_1/O
                         net (fo=117, routed)         1.225     4.964    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/AR[0]
    SLICE_X49Y215        FDCE                                         f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_C_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     7.197 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     7.509    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.548 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1873, routed)        1.031     8.579    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X49Y215        FDCE                                         r  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_C_reg_reg[3]/C
                         clock pessimism             -0.623     7.956    
                         clock uncertainty           -0.062     7.894    
    SLICE_X49Y215        FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.093     7.801    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_C_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          7.801    
                         arrival time                          -4.964    
  -------------------------------------------------------------------
                         slack                                  2.837    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/hard_macro_rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@0.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.106ns (32.716%)  route 0.218ns (67.284%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.755ns
    Source Clock Delay      (SCD):    2.243ns
    Clock Pessimism Removal (CPR):    -0.529ns
  Clock Net Delay (Source):      0.589ns (routing 0.001ns, distribution 0.588ns)
  Clock Net Delay (Destination): 0.636ns (routing 0.001ns, distribution 0.635ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.449 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.631    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.654 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1873, routed)        0.589     2.243    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/s_axi_aclk
    SLICE_X44Y208        FDRE                                         r  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/hard_macro_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y208        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.085     2.328 f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/hard_macro_rst_reg_reg/Q
                         net (fo=2, routed)           0.069     2.397    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/hard_macro_rst_reg
    SLICE_X44Y208        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.021     2.418 f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/inst_sysmon_i_1/O
                         net (fo=117, routed)         0.149     2.567    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/AR[0]
    SLICE_X46Y211        FDCE                                         f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     0.885 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.093    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.119 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1873, routed)        0.636     1.755    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/s_axi_aclk
    SLICE_X46Y211        FDCE                                         r  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[3]/C
                         clock pessimism              0.529     2.284    
    SLICE_X46Y211        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.018     2.266    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.266    
                         arrival time                           2.567    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/hard_macro_rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@0.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.106ns (32.716%)  route 0.218ns (67.284%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.755ns
    Source Clock Delay      (SCD):    2.243ns
    Clock Pessimism Removal (CPR):    -0.529ns
  Clock Net Delay (Source):      0.589ns (routing 0.001ns, distribution 0.588ns)
  Clock Net Delay (Destination): 0.636ns (routing 0.001ns, distribution 0.635ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.449 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.631    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.654 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1873, routed)        0.589     2.243    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/s_axi_aclk
    SLICE_X44Y208        FDRE                                         r  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/hard_macro_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y208        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.085     2.328 f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/hard_macro_rst_reg_reg/Q
                         net (fo=2, routed)           0.069     2.397    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/hard_macro_rst_reg
    SLICE_X44Y208        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.021     2.418 f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/inst_sysmon_i_1/O
                         net (fo=117, routed)         0.149     2.567    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/AR[0]
    SLICE_X46Y211        FDCE                                         f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     0.885 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.093    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.119 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1873, routed)        0.636     1.755    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/s_axi_aclk
    SLICE_X46Y211        FDCE                                         r  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[4]/C
                         clock pessimism              0.529     2.284    
    SLICE_X46Y211        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.018     2.266    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.266    
                         arrival time                           2.567    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/hard_macro_rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[8]/CLR
                            (removal check against rising-edge clock clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@0.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.106ns (32.716%)  route 0.218ns (67.284%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.755ns
    Source Clock Delay      (SCD):    2.243ns
    Clock Pessimism Removal (CPR):    -0.529ns
  Clock Net Delay (Source):      0.589ns (routing 0.001ns, distribution 0.588ns)
  Clock Net Delay (Destination): 0.636ns (routing 0.001ns, distribution 0.635ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.449 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.631    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.654 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1873, routed)        0.589     2.243    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/s_axi_aclk
    SLICE_X44Y208        FDRE                                         r  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/hard_macro_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y208        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.085     2.328 f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/hard_macro_rst_reg_reg/Q
                         net (fo=2, routed)           0.069     2.397    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/hard_macro_rst_reg
    SLICE_X44Y208        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.021     2.418 f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/inst_sysmon_i_1/O
                         net (fo=117, routed)         0.149     2.567    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/AR[0]
    SLICE_X46Y211        FDCE                                         f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     0.885 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.093    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.119 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1873, routed)        0.636     1.755    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/s_axi_aclk
    SLICE_X46Y211        FDCE                                         r  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[8]/C
                         clock pessimism              0.529     2.284    
    SLICE_X46Y211        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.018     2.266    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.266    
                         arrival time                           2.567    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/hard_macro_rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[13]/CLR
                            (removal check against rising-edge clock clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@0.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.106ns (33.866%)  route 0.207ns (66.134%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.762ns
    Source Clock Delay      (SCD):    2.243ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Net Delay (Source):      0.589ns (routing 0.001ns, distribution 0.588ns)
  Clock Net Delay (Destination): 0.643ns (routing 0.001ns, distribution 0.642ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.449 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.631    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.654 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1873, routed)        0.589     2.243    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/s_axi_aclk
    SLICE_X44Y208        FDRE                                         r  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/hard_macro_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y208        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.085     2.328 f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/hard_macro_rst_reg_reg/Q
                         net (fo=2, routed)           0.069     2.397    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/hard_macro_rst_reg
    SLICE_X44Y208        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.021     2.418 f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/inst_sysmon_i_1/O
                         net (fo=117, routed)         0.138     2.556    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/AR[0]
    SLICE_X44Y201        FDCE                                         f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     0.885 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.093    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.119 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1873, routed)        0.643     1.762    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/s_axi_aclk
    SLICE_X44Y201        FDCE                                         r  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[13]/C
                         clock pessimism              0.502     2.264    
    SLICE_X44Y201        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.018     2.246    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.246    
                         arrival time                           2.556    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/hard_macro_rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[14]/CLR
                            (removal check against rising-edge clock clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@0.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.106ns (33.866%)  route 0.207ns (66.134%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.762ns
    Source Clock Delay      (SCD):    2.243ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Net Delay (Source):      0.589ns (routing 0.001ns, distribution 0.588ns)
  Clock Net Delay (Destination): 0.643ns (routing 0.001ns, distribution 0.642ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.449 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.631    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.654 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1873, routed)        0.589     2.243    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/s_axi_aclk
    SLICE_X44Y208        FDRE                                         r  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/hard_macro_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y208        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.085     2.328 f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/hard_macro_rst_reg_reg/Q
                         net (fo=2, routed)           0.069     2.397    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/hard_macro_rst_reg
    SLICE_X44Y208        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.021     2.418 f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/inst_sysmon_i_1/O
                         net (fo=117, routed)         0.138     2.556    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/AR[0]
    SLICE_X44Y201        FDCE                                         f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     0.885 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.093    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.119 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1873, routed)        0.643     1.762    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/s_axi_aclk
    SLICE_X44Y201        FDCE                                         r  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[14]/C
                         clock pessimism              0.502     2.264    
    SLICE_X44Y201        FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.018     2.246    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.246    
                         arrival time                           2.556    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/hard_macro_rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/den_o_reg/CLR
                            (removal check against rising-edge clock clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@0.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.106ns (30.636%)  route 0.240ns (69.364%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.761ns
    Source Clock Delay      (SCD):    2.243ns
    Clock Pessimism Removal (CPR):    -0.529ns
  Clock Net Delay (Source):      0.589ns (routing 0.001ns, distribution 0.588ns)
  Clock Net Delay (Destination): 0.642ns (routing 0.001ns, distribution 0.641ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.449 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.631    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.654 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1873, routed)        0.589     2.243    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/s_axi_aclk
    SLICE_X44Y208        FDRE                                         r  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/hard_macro_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y208        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.085     2.328 f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/hard_macro_rst_reg_reg/Q
                         net (fo=2, routed)           0.069     2.397    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/hard_macro_rst_reg
    SLICE_X44Y208        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.021     2.418 f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/inst_sysmon_i_1/O
                         net (fo=117, routed)         0.171     2.589    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/AR[0]
    SLICE_X46Y212        FDCE                                         f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/den_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     0.885 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.093    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.119 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1873, routed)        0.642     1.761    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/s_axi_aclk
    SLICE_X46Y212        FDCE                                         r  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/den_o_reg/C
                         clock pessimism              0.529     2.290    
    SLICE_X46Y212        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.018     2.272    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/den_o_reg
  -------------------------------------------------------------------
                         required time                         -2.272    
                         arrival time                           2.589    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/hard_macro_rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[9]/CLR
                            (removal check against rising-edge clock clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@0.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.106ns (30.636%)  route 0.240ns (69.364%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.761ns
    Source Clock Delay      (SCD):    2.243ns
    Clock Pessimism Removal (CPR):    -0.529ns
  Clock Net Delay (Source):      0.589ns (routing 0.001ns, distribution 0.588ns)
  Clock Net Delay (Destination): 0.642ns (routing 0.001ns, distribution 0.641ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.449 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.631    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.654 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1873, routed)        0.589     2.243    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/s_axi_aclk
    SLICE_X44Y208        FDRE                                         r  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/hard_macro_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y208        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.085     2.328 f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/hard_macro_rst_reg_reg/Q
                         net (fo=2, routed)           0.069     2.397    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/hard_macro_rst_reg
    SLICE_X44Y208        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.021     2.418 f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/inst_sysmon_i_1/O
                         net (fo=117, routed)         0.171     2.589    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/AR[0]
    SLICE_X46Y212        FDCE                                         f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     0.885 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.093    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.119 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1873, routed)        0.642     1.761    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/s_axi_aclk
    SLICE_X46Y212        FDCE                                         r  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[9]/C
                         clock pessimism              0.529     2.290    
    SLICE_X46Y212        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.018     2.272    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.272    
                         arrival time                           2.589    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/hard_macro_rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/FSM_onehot_state_reg[0]/PRE
                            (removal check against rising-edge clock clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@0.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.106ns (30.636%)  route 0.240ns (69.364%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.757ns
    Source Clock Delay      (SCD):    2.243ns
    Clock Pessimism Removal (CPR):    -0.529ns
  Clock Net Delay (Source):      0.589ns (routing 0.001ns, distribution 0.588ns)
  Clock Net Delay (Destination): 0.638ns (routing 0.001ns, distribution 0.637ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.449 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.631    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.654 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1873, routed)        0.589     2.243    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/s_axi_aclk
    SLICE_X44Y208        FDRE                                         r  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/hard_macro_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y208        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.085     2.328 f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/hard_macro_rst_reg_reg/Q
                         net (fo=2, routed)           0.069     2.397    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/hard_macro_rst_reg
    SLICE_X44Y208        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.021     2.418 f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/inst_sysmon_i_1/O
                         net (fo=117, routed)         0.171     2.589    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/AR[0]
    SLICE_X46Y212        FDPE                                         f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/FSM_onehot_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     0.885 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.093    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.119 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1873, routed)        0.638     1.757    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/s_axi_aclk
    SLICE_X46Y212        FDPE                                         r  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.529     2.286    
    SLICE_X46Y212        FDPE (Remov_AFF_SLICEL_C_PRE)
                                                     -0.018     2.268    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.268    
                         arrival time                           2.589    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/hard_macro_rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/FSM_onehot_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@0.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.106ns (30.636%)  route 0.240ns (69.364%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.757ns
    Source Clock Delay      (SCD):    2.243ns
    Clock Pessimism Removal (CPR):    -0.529ns
  Clock Net Delay (Source):      0.589ns (routing 0.001ns, distribution 0.588ns)
  Clock Net Delay (Destination): 0.638ns (routing 0.001ns, distribution 0.637ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.449 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.631    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.654 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1873, routed)        0.589     2.243    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/s_axi_aclk
    SLICE_X44Y208        FDRE                                         r  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/hard_macro_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y208        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.085     2.328 f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/hard_macro_rst_reg_reg/Q
                         net (fo=2, routed)           0.069     2.397    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/hard_macro_rst_reg
    SLICE_X44Y208        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.021     2.418 f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/inst_sysmon_i_1/O
                         net (fo=117, routed)         0.171     2.589    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/AR[0]
    SLICE_X46Y212        FDCE                                         f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/FSM_onehot_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     0.885 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.093    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.119 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1873, routed)        0.638     1.757    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/s_axi_aclk
    SLICE_X46Y212        FDCE                                         r  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.529     2.286    
    SLICE_X46Y212        FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                     -0.018     2.268    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.268    
                         arrival time                           2.589    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/hard_macro_rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/FSM_onehot_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_hardware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_hardware_clk_wiz_0_0 rise@0.000ns - clk_out2_hardware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.106ns (30.636%)  route 0.240ns (69.364%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.757ns
    Source Clock Delay      (SCD):    2.243ns
    Clock Pessimism Removal (CPR):    -0.529ns
  Clock Net Delay (Source):      0.589ns (routing 0.001ns, distribution 0.588ns)
  Clock Net Delay (Destination): 0.638ns (routing 0.001ns, distribution 0.637ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.449 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.631    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.654 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1873, routed)        0.589     2.243    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/s_axi_aclk
    SLICE_X44Y208        FDRE                                         r  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/hard_macro_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y208        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.085     2.328 f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/hard_macro_rst_reg_reg/Q
                         net (fo=2, routed)           0.069     2.397    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/hard_macro_rst_reg
    SLICE_X44Y208        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.021     2.418 f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/inst_sysmon_i_1/O
                         net (fo=117, routed)         0.171     2.589    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/AR[0]
    SLICE_X46Y212        FDCE                                         f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/FSM_onehot_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_hardware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    hardware_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     0.885 r  hardware_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.093    hardware_i/clk_wiz/inst/clk_out2_hardware_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.119 r  hardware_i/clk_wiz/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1873, routed)        0.638     1.757    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/s_axi_aclk
    SLICE_X46Y212        FDCE                                         r  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.529     2.286    
    SLICE_X46Y212        FDCE (Remov_BFF_SLICEL_C_CLR)
                                                     -0.018     2.268    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.268    
                         arrival time                           2.589    
  -------------------------------------------------------------------
                         slack                                  0.321    





