WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 1000000
Simulation Instructions: 1000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 1000003 cycles: 489467 cumulative IPC: 2.043 (Simulation time: 00 hr 00 min 09 sec)
Warmup complete CPU 0 instructions: 1000003 cycles: 489467 cumulative IPC: 2.043 (Simulation time: 00 hr 00 min 09 sec)
Simulation finished CPU 0 instructions: 1000001 cycles: 624948 cumulative IPC: 1.6 (Simulation time: 00 hr 00 min 16 sec)
Simulation complete CPU 0 instructions: 1000001 cycles: 624948 cumulative IPC: 1.6 (Simulation time: 00 hr 00 min 16 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/gcc_56B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.6 instructions: 1000001 cycles: 624948
CPU 0 Branch Prediction Accuracy: 97.55% MPKI: 4.202 Average ROB Occupancy at Mispredict: 35.2
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.035
BRANCH_INDIRECT: 0.062
BRANCH_CONDITIONAL: 4.1
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:     211150 HIT:     210583 MISS:        567
LLC LOAD         ACCESS:       1907 HIT:       1497 MISS:        410
LLC RFO          ACCESS:     104281 HIT:     104151 MISS:        130
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     104926 HIT:     104926 MISS:          0
LLC TRANSLATION  ACCESS:         36 HIT:          9 MISS:         27
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 184.9 cycles
cpu0_DTLB TOTAL        ACCESS:     256243 HIT:     245671 MISS:      10572
cpu0_DTLB LOAD         ACCESS:     256243 HIT:     245671 MISS:      10572
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 2.345 cycles
cpu0_ITLB TOTAL        ACCESS:       5973 HIT:       5973 MISS:          0
cpu0_ITLB LOAD         ACCESS:       5973 HIT:       5973 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:     460067 HIT:      40172 MISS:     419895
cpu0_L1D LOAD         ACCESS:      23917 HIT:      20833 MISS:       3084
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     436114 HIT:      19339 MISS:     416775
cpu0_L1D TRANSLATION  ACCESS:         36 HIT:          0 MISS:         36
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 7.71 cycles
cpu0_L1I TOTAL        ACCESS:       6643 HIT:       6643 MISS:          0
cpu0_L1I LOAD         ACCESS:       6643 HIT:       6643 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:     211271 HIT:     105047 MISS:     106224
cpu0_L2C LOAD         ACCESS:       1909 HIT:          2 MISS:       1907
cpu0_L2C RFO          ACCESS:     104299 HIT:         18 MISS:     104281
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     105027 HIT:     105027 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:         36 HIT:          0 MISS:         36
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 21.2 cycles
cpu0_STLB TOTAL        ACCESS:       3206 HIT:       3174 MISS:         32
cpu0_STLB LOAD         ACCESS:       3206 HIT:       3174 MISS:         32
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 453.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        178
  ROW_BUFFER_MISS:        389
 AVG DBUS CONGESTED CYCLE: 3.623
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:          0
  FULL:          0
