<<<<<<< HEAD
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1559942275232 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Full Version " "Version 14.1.0 Build 186 12/03/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1559942275241 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 1991-2014 Altera Corporation. All rights reserved. " "Copyright (C) 1991-2014 Altera Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1559942275241 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Altera Corporation's design tools, logic functions  " "Your use of Altera Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1559942275241 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and its AMPP partner logic  " "and other software and tools, and its AMPP partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1559942275241 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1559942275241 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1559942275241 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1559942275241 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Altera Program License  " "to the terms and conditions of the Altera Program License " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1559942275241 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Altera Quartus II License Agreement, " "Subscription Agreement, the Altera Quartus II License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1559942275241 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Altera MegaCore Function License Agreement, or other  " "the Altera MegaCore Function License Agreement, or other " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1559942275241 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "applicable license agreement, including, without limitation,  " "applicable license agreement, including, without limitation, " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1559942275241 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "that your use is for the sole purpose of programming logic  " "that your use is for the sole purpose of programming logic " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1559942275241 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "devices manufactured by Altera and sold by Altera or its  " "devices manufactured by Altera and sold by Altera or its " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1559942275241 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "authorized distributors.  Please refer to the applicable  " "authorized distributors.  Please refer to the applicable " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1559942275241 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement for further details. " "agreement for further details." {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1559942275241 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 07 18:17:55 2019 " "Processing started: Fri Jun 07 18:17:55 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1559942275241 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1559942275241 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --write_settings_files=off --functional=on --flatten_buses=off --simulation=on --tool=modelsim_oem --format=verilog --output_directory=C:/Users/Leandro/Documents/Facu/4to/DIGITALES_FINAL-master/DIGITALES_FINAL-master/simulation/qsim/ shiftreg -c shiftreg " "Command: quartus_eda --write_settings_files=off --functional=on --flatten_buses=off --simulation=on --tool=modelsim_oem --format=verilog --output_directory=C:/Users/Leandro/Documents/Facu/4to/DIGITALES_FINAL-master/DIGITALES_FINAL-master/simulation/qsim/ shiftreg -c shiftreg" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1559942275241 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "shiftreg.vo C:/Users/Leandro/Documents/Facu/4to/DIGITALES_FINAL-master/DIGITALES_FINAL-master/simulation/qsim// simulation " "Generated file shiftreg.vo in folder \"C:/Users/Leandro/Documents/Facu/4to/DIGITALES_FINAL-master/DIGITALES_FINAL-master/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1559942275584 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4670 " "Peak virtual memory: 4670 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1559942275674 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 07 18:17:55 2019 " "Processing ended: Fri Jun 07 18:17:55 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1559942275674 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1559942275674 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1559942275674 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1559942275674 ""}
=======
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1559772761524 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1559772761525 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun  5 19:12:41 2019 " "Processing started: Wed Jun  5 19:12:41 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1559772761525 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1559772761525 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off shiftreg -c shiftreg " "Command: quartus_eda --read_settings_files=off --write_settings_files=off shiftreg -c shiftreg" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1559772761526 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "shiftreg_6_1200mv_85c_slow.vho /home/antiloope/Documents/ucc/ElecDigital/PracticoDigitalesFinal/simulation/modelsim/ simulation " "Generated file shiftreg_6_1200mv_85c_slow.vho in folder \"/home/antiloope/Documents/ucc/ElecDigital/PracticoDigitalesFinal/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1559772762010 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "shiftreg_6_1200mv_0c_slow.vho /home/antiloope/Documents/ucc/ElecDigital/PracticoDigitalesFinal/simulation/modelsim/ simulation " "Generated file shiftreg_6_1200mv_0c_slow.vho in folder \"/home/antiloope/Documents/ucc/ElecDigital/PracticoDigitalesFinal/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1559772762032 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "shiftreg_min_1200mv_0c_fast.vho /home/antiloope/Documents/ucc/ElecDigital/PracticoDigitalesFinal/simulation/modelsim/ simulation " "Generated file shiftreg_min_1200mv_0c_fast.vho in folder \"/home/antiloope/Documents/ucc/ElecDigital/PracticoDigitalesFinal/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1559772762054 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "shiftreg.vho /home/antiloope/Documents/ucc/ElecDigital/PracticoDigitalesFinal/simulation/modelsim/ simulation " "Generated file shiftreg.vho in folder \"/home/antiloope/Documents/ucc/ElecDigital/PracticoDigitalesFinal/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1559772762077 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "shiftreg_6_1200mv_85c_vhd_slow.sdo /home/antiloope/Documents/ucc/ElecDigital/PracticoDigitalesFinal/simulation/modelsim/ simulation " "Generated file shiftreg_6_1200mv_85c_vhd_slow.sdo in folder \"/home/antiloope/Documents/ucc/ElecDigital/PracticoDigitalesFinal/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1559772762104 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "shiftreg_6_1200mv_0c_vhd_slow.sdo /home/antiloope/Documents/ucc/ElecDigital/PracticoDigitalesFinal/simulation/modelsim/ simulation " "Generated file shiftreg_6_1200mv_0c_vhd_slow.sdo in folder \"/home/antiloope/Documents/ucc/ElecDigital/PracticoDigitalesFinal/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1559772762125 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "shiftreg_min_1200mv_0c_vhd_fast.sdo /home/antiloope/Documents/ucc/ElecDigital/PracticoDigitalesFinal/simulation/modelsim/ simulation " "Generated file shiftreg_min_1200mv_0c_vhd_fast.sdo in folder \"/home/antiloope/Documents/ucc/ElecDigital/PracticoDigitalesFinal/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1559772762146 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "shiftreg_vhd.sdo /home/antiloope/Documents/ucc/ElecDigital/PracticoDigitalesFinal/simulation/modelsim/ simulation " "Generated file shiftreg_vhd.sdo in folder \"/home/antiloope/Documents/ucc/ElecDigital/PracticoDigitalesFinal/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1559772762166 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1028 " "Peak virtual memory: 1028 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1559772762209 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun  5 19:12:42 2019 " "Processing ended: Wed Jun  5 19:12:42 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1559772762209 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1559772762209 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1559772762209 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1559772762209 ""}
>>>>>>> 8d436a92879aea4afb293f2f7146206db0661194
