<!-- Created Wed Jun 30 17:28:46 2021 from ITL Source digital/u1_c4_connect -->
<Test name="u1_c4_connect"><Type>"Boundary-Scan Connect Test"</Type>
<Chain name="u1_c1_u5_r3"><ChainTCK><node name="SRT_JTAG_TCK_HDR_3V3" />
<opensCoverage>Full</opensCoverage></ChainTCK>
<ChainTMS><node name="JTAG_TMS_HDR_3V3" /><opensCoverage>Full</opensCoverage></ChainTMS>
<ChainTDI><node name="JTAG_TDI_CPLD1" /><opensCoverage>Full</opensCoverage></ChainTDI>
<ChainTDO><node name="JTAG_TDO_HDR_3V3" /><opensCoverage>Full</opensCoverage></ChainTDO>
<ChainTRST><node name="JTAG_TRST_L_HDR_3V3" /><opensCoverage>Partial</opensCoverage></ChainTRST>
<ChainEnable><node name="FPGA_SA_CORE_RST_L_1V8" /><opensCoverage>Partial</opensCoverage>
</ChainEnable>
<ChainEnable><node name="RT0_RESET_L_1V8" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="RT1_RESET_L_1V8" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="RT2_RESET_L_1V8" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="RT3_RESET_L_1V8" /><opensCoverage>Partial</opensCoverage></ChainEnable>
</Chain>
<Device name="u5_r3"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Partial</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="N24"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="P24"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="M24"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="P25"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
<DeviceTRST><Pin name="R24"><opensCoverage>Partial</opensCoverage></Pin></DeviceTRST>
<DeviceEnable><Pin name="T4"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
</Device>
<Device name="u5_r2"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Partial</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="N24"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="P24"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="M24"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="P25"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
<DeviceTRST><Pin name="R24"><opensCoverage>Partial</opensCoverage></Pin></DeviceTRST>
<DeviceEnable><Pin name="T4"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
</Device>
<Device name="u5_r1"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Partial</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="N24"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="P24"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="M24"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="P25"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
<DeviceTRST><Pin name="R24"><opensCoverage>Partial</opensCoverage></Pin></DeviceTRST>
<DeviceEnable><Pin name="T4"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
</Device>
<Device name="u5_r0"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Partial</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="N24"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="P24"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="M24"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="P25"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
<DeviceTRST><Pin name="R24"><opensCoverage>Partial</opensCoverage></Pin></DeviceTRST>
<DeviceEnable><Pin name="T4"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
</Device>
<Device name="u1_sa%c3"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Partial</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="CE55"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="BV22"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="BU57"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="BV58"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
<DeviceTRST><Pin name="BW61"><opensCoverage>Partial</opensCoverage></Pin></DeviceTRST>
</Device>
<Device name="u1_sa%c2"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Partial</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="CE55"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="BV22"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="M58"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="Y57"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
<DeviceTRST><Pin name="W57"><opensCoverage>Partial</opensCoverage></Pin></DeviceTRST>
</Device>
<Device name="u1_sa%c1"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Partial</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="CE55"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="BV22"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="W13"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="T21"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
<DeviceTRST><Pin name="W20"><opensCoverage>Partial</opensCoverage></Pin></DeviceTRST>
</Device>
<Device name="u1_sa%c0"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Partial</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="CE55"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="BV22"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="BW22"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="CF20"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
<DeviceTRST><Pin name="BW21"><opensCoverage>Partial</opensCoverage></Pin></DeviceTRST>
</Device>
<Device name="u1_sa%m"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Partial</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="CE55"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="BV22"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="AT51"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="AT52"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
<DeviceTRST><Pin name="AU51"><opensCoverage>Partial</opensCoverage></Pin></DeviceTRST>
</Device>
<Device name="u1_c3"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Partial</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="131"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="130"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="136"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="137"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
</Device>
<Device name="u1_c4"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Full</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="131"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="130"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="136"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="137"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
<Pin name="1"><node name="FPGA_QSFP_PWR_EN&lt;18&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="2"><node name="QSFP_PWR_FAULT_L&lt;18&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="5"><node name="QSFP_PWR_FAULT_L&lt;20&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="6"><node name="FPGA_QSFP_PWR_EN&lt;20&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="9"><node name="QSFP_PWR_FAULT_L&lt;19&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="10"><node name="FPGA_QSFP_PWR_EN&lt;19&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="11"><node name="QSFP_PWR_FAULT_L&lt;22&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="12"><node name="FPGA_QSFP_PWR_EN&lt;22&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="13"><node name="FPGA_QSFP_PWR_EN&lt;21&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="14"><node name="QSFP_PWR_FAULT_L&lt;21&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="19"><node name="FPGA_QSFP_PWR_EN&lt;24&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="20"><node name="QSFP_PWR_FAULT_L&lt;24&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="21"><node name="QSFP_PWR_FAULT_L&lt;23&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="22"><node name="FPGA_QSFP_PWR_EN&lt;23&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="23"><node name="QSFP_PWR_FAULT_L&lt;26&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="24"><node name="FPGA_QSFP_PWR_EN&lt;26&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="25"><node name="QSFP_PWR_FAULT_L&lt;25&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="26"><node name="FPGA_QSFP_PWR_EN&lt;25&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="27"><node name="FPGA_QSFP_PWR_EN&lt;27&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="28"><node name="QSFP_PWR_FAULT_L&lt;27&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="32"><node name="QSFP_PWR_FAULT_L&lt;29&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="33"><node name="FPGA_QSFP_PWR_EN&lt;29&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="34"><node name="QSFP_PWR_FAULT_L&lt;28&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="35"><node name="FPGA_QSFP_PWR_EN&lt;28&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="38"><node name="QSFP_PWR_FAULT_L&lt;16&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="39"><node name="FPGA_QSFP_PWR_EN&lt;16&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="40"><node name="FPGA_QSFP_PWR_EN&lt;17&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="41"><node name="QSFP_PWR_FAULT_L&lt;17&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="42"><node name="QSFP_PWR_FAULT_L&lt;15&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="43"><node name="FPGA_QSFP_PWR_EN&lt;15&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="44"><node name="FPGA_CPLD4_SPI_SCK" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="45"><node name="CPLD4_FPGA_SPI_MISO" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="47"><node name="FPGA_QSFP_PWR_EN&lt;14&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="48"><node name="QSFP_PWR_FAULT_L&lt;14&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="49"><node name="QSFP_PWR_FAULT_L&lt;13&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="50"><node name="FPGA_QSFP_PWR_EN&lt;13&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="52"><node name="QSFP_PWR_FAULT_L&lt;12&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="54"><node name="FPGA_QSFP_PWR_EN&lt;12&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="56"><node name="FPGA_CPLD4_RST_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="57"><node name="QSFP_PWR_FAULT_L&lt;10&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="58"><node name="FPGA_QSFP_PWR_EN&lt;10&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="59"><node name="FPGA_QSFP_PWR_EN&lt;11&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="60"><node name="QSFP_PWR_FAULT_L&lt;11&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="61"><node name="CPLD4_FPGA_DATA" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="65"><node name="QSFP_PWR_FAULT_L&lt;9&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="67"><node name="FPGA_QSFP_PWR_EN&lt;9&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="69"><node name="FPGA_CPLD4_STROBE" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="70"><node name="FPGA_CPLD4_SPI_CS_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="71"><node name="FPGA_CPLD4_SPI_MOSI" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="73"><node name="FPGA_QSFP_PWR_EN&lt;40&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="74"><node name="QSFP_PWR_FAULT_L&lt;40&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="75"><node name="FPGA_QSFP_PWR_EN&lt;41&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="76"><node name="QSFP_PWR_FAULT_L&lt;41&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="77"><node name="FPGA_QSFP_PWR_EN&lt;38&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="78"><node name="QSFP_PWR_FAULT_L&lt;38&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="81"><node name="QSFP_PWR_FAULT_L&lt;39&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="82"><node name="FPGA_QSFP_PWR_EN&lt;39&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="83"><node name="QSFP_PWR_FAULT_L&lt;36&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="99"><node name="FPGA_QSFP_PWR_EN&lt;31&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="100"><node name="QSFP_PWR_FAULT_L&lt;31&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="106"><node name="QSFP_PWR_FAULT_L&lt;30&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="107"><node name="FPGA_QSFP_PWR_EN&lt;30&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="110"><node name="CPLD_INIT_N_PU_C4" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="111"><node name="FPGA_QSFP_PWR_EN&lt;0&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="112"><node name="QSFP_PWR_FAULT_L&lt;0&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="113"><node name="QSFP_PWR_FAULT_L&lt;2&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="114"><node name="FPGA_QSFP_PWR_EN&lt;2&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="115"><node name="FPGA_QSFP_PWR_EN&lt;1&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="117"><node name="QSFP_PWR_FAULT_L&lt;1&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="120"><node name="CPLD_JTAGEN_C4" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="121"><node name="FPGA_QSFP_PWR_EN&lt;3&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="122"><node name="QSFP_PWR_FAULT_L&lt;3&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="125"><node name="QSFP_PWR_FAULT_L&lt;5&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="126"><node name="FPGA_QSFP_PWR_EN&lt;5&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="127"><node name="FPGA_QSFP_PWR_EN&lt;4&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="128"><node name="QSFP_PWR_FAULT_L&lt;4&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="132"><node name="FPGA_QSFP_PWR_EN&lt;6&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="133"><node name="QSFP_PWR_FAULT_L&lt;6&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="138"><node name="FPGA_QSFP_PWR_EN&lt;7&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="139"><node name="QSFP_PWR_FAULT_L&lt;7&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="142"><node name="QSFP_PWR_FAULT_L&lt;8&gt;" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="143"><node name="FPGA_QSFP_PWR_EN&lt;8&gt;" /><opensCoverage>Full</opensCoverage></Pin>
</Device>
<Device name="u1_c2"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Partial</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="131"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="130"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="136"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="137"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
</Device>
<Device name="u1_c1"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Partial</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="131"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="130"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="136"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="137"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
</Device>
</Test>
