library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity Counter4bits is 
    port(
    clk, stop : in std_logic;
    s : out std_logic
    );
end Counter4bits;

architecture Counter4bits_arch of Counter4bits is 

	component tff is 
	port    (
		T, PRN , CLRN  , CLK: in std_logic;
		Q : out std_logic
	);
	end component;
	
	signal outPort : std_logic;
	
	begin
	
	
		
		a00: tff
		port map	(
			T=>'1' ,PRN=>'1' , CLRN=> '1'  , CLK=>  ,
			Q=>Ti_Qiis(i+1)
			);


		Ti_Qiis(0)<= not clk_s;
		S<=Q_s;
		clk_s<=clk;
	end Counter4bits_arch;