
#3641 : create_clock -name clk p:clk -period 500
# line 3 in /home/u108/u108061217/RISC-V-pipeline-CPU/design.fdc

create_clock -name {clk} [get_ports {clk}] -period {500.000}

#3645 : from library

create_clock -name {System_FB1_uA} -period {1000.000} -waveform {0.000 500.000}

#3646 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {rst_n}] {248.100}


#3647 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {INSTRUCID_15_26[26]}] {118.200}


#3648 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {INSTRUCID_15_26[25]}] {109.000}


#3649 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {INSTRUCID_0_11[7]}] {107.900}


#3650 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {INSTRUCID_0_11[10]}] {103.600}


#3651 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {INSTRUCID_0_11[8]}] {103.300}


#3652 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {INSTRUCID_15_26[24]}] {93.500}


#3653 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {INSTRUCID_31[31]}] {93.800}


#3654 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {INSTRUCID_15_26[16]}] {87.100}


#3655 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {INSTRUCID_15_26[17]}] {87.100}


#3656 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {INSTRUCID_15_26[23]}] {87.100}


#3657 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {INSTRUCID_15_26[21]}] {87.100}


#3658 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {INSTRUCID_15_26[22]}] {87.100}


#3659 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {INSTRUCID_15_26[20]}] {87.100}


#3660 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {INSTRUCID_0_11[5]}] {82.800}


#3661 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {INSTRUCID_0_11[6]}] {82.400}


#3662 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {INSTRUCID_0_11[1]}] {77.400}


#3663 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {System_FB1_uA}] -from [get_ports {N_1}] {206.000}


#3664 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {MEMREADEX}] -to [get_ports {MEMREADEX_aptn_ft}] {154.200}


#3665 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {WREX[1]}] -to [get_ports {WREX_aptn_ft[1]}] {153.100}


#3666 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {WREX[0]}] -to [get_ports {WREX_aptn_ft[0]}] {153.100}


#3667 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {DMOUTWB[30]}] -to [get_ports {DMOUTWB_aptn_ft[30]}] {125.400}


#3668 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {DMOUTWB[18]}] -to [get_ports {DMOUTWB_aptn_ft[18]}] {125.200}


#3669 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {rst_n_aptn_s}] {247.400}


#3670 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {DMOUTWB[19]}] -to [get_ports {DMOUTWB_aptn_ft[19]}] {125.200}


#3671 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {DMOUTWB[28]}] -to [get_ports {DMOUTWB_aptn_ft[28]}] {125.100}


#3672 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {REGWRITEWB_0}] -to [get_ports {REGWRITEWB_aptn_ft}] {210.500}


#3673 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {DMOUTWB[14]}] -to [get_ports {DMOUTWB_aptn_ft[14]}] {124.800}


#3674 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {DMOUTWB[15]}] -to [get_ports {DMOUTWB_aptn_ft[15]}] {124.800}


#3675 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {DMOUTWB[25]}] -to [get_ports {DMOUTWB_aptn_ft[25]}] {125.000}


#3676 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {DMOUTWB[17]}] -to [get_ports {DMOUTWB_aptn_ft[17]}] {124.800}


#3677 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {INSTRUCID_28_29[28]}] {118.300}


#3678 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {DMOUTWB[4]}] -to [get_ports {DMOUTWB_aptn_ft[4]}] {124.100}


#3679 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {DMOUTWB[13]}] -to [get_ports {DMOUTWB_aptn_ft[13]}] {124.500}


#3680 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {DMOUTWB[11]}] -to [get_ports {DMOUTWB_aptn_ft[11]}] {124.500}


#3681 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {DMOUTWB[10]}] -to [get_ports {DMOUTWB_aptn_ft[10]}] {124.200}


#3682 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {DMOUTWB[6]}] -to [get_ports {DMOUTWB_aptn_ft[6]}] {124.200}


#3683 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {DMOUTWB[9]}] -to [get_ports {DMOUTWB_aptn_ft[9]}] {124.200}


#3684 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {DMOUTWB[7]}] -to [get_ports {DMOUTWB_aptn_ft[7]}] {124.200}


#3685 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {DMOUTWB[3]}] -to [get_ports {DMOUTWB_aptn_ft[3]}] {123.900}


#3686 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {DMOUTWB[2]}] -to [get_ports {DMOUTWB_aptn_ft[2]}] {123.800}


#3687 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {WRITEDATAWB[1]}] -to [get_ports {WRITEDATAWB_aptn_ft[1]}] {107.500}


#3688 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {DMOUTWB[60]}] -to [get_ports {DMOUTWB_aptn_ft[60]}] {126.800}


#3689 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {DMOUTWB[61]}] -to [get_ports {DMOUTWB_aptn_ft[61]}] {126.800}


#3690 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {DMOUTWB[62]}] -to [get_ports {DMOUTWB_aptn_ft[62]}] {126.800}


#3691 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {DMOUTWB[57]}] -to [get_ports {DMOUTWB_aptn_ft[57]}] {126.500}


#3692 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {DMOUTWB[58]}] -to [get_ports {DMOUTWB_aptn_ft[58]}] {126.500}


#3693 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {DMOUTWB[55]}] -to [get_ports {DMOUTWB_aptn_ft[55]}] {126.300}


#3694 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {DMOUTWB[54]}] -to [get_ports {DMOUTWB_aptn_ft[54]}] {126.300}


#3695 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {DMOUTWB[51]}] -to [get_ports {DMOUTWB_aptn_ft[51]}] {125.900}


#3696 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {DMOUTWB[52]}] -to [get_ports {DMOUTWB_aptn_ft[52]}] {125.900}


#3697 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {DMOUTWB[29]}] -to [get_ports {DMOUTWB_aptn_ft[29]}] {125.100}


#3698 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {DMOUTWB[48]}] -to [get_ports {DMOUTWB_aptn_ft[48]}] {125.900}


#3699 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {WREX[2]}] -to [get_ports {WREX_aptn_ft[2]}] {153.100}


#3700 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {DMOUTWB[44]}] -to [get_ports {DMOUTWB_aptn_ft[44]}] {125.500}


#3701 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {stall_0}] {79.900}


#3702 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {INSTRUCID_15_26[15]}] {87.100}


#3703 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {MEMREADMEM_aptn_ft}] -to [get_ports {MEMREADMEM_aptn_ft_0}] {99.000}


#3704 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {WRMEM_aptn_ft[1]}] -to [get_ports {WRMEM_aptn_ft_0[1]}] {98.600}


#3705 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {ALUOUTMEM_aptn_ft[6]}] -to [get_ports {ALUOUTMEM_aptn_ft_0[6]}] {94.200}


#3706 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {DMOUTWB[22]}] -to [get_ports {DMOUTWB_aptn_ft[22]}] {125.200}


#3707 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {DMOUTWB[34]}] -to [get_ports {DMOUTWB_aptn_ft[34]}] {125.000}


#3708 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {INSTRUCID_15_26[18]}] {87.100}


#3709 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {INSTRUCID_0_11[2]}] {82.800}


#3710 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {WRITEDATAWB[44]}] -to [get_ports {WRITEDATAWB_aptn_ft[44]}] {108.500}


#3711 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {ADDOUTID_63_0[1]}] {77.000}


#3712 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {DMOUTWB[21]}] -to [get_ports {DMOUTWB_aptn_ft[21]}] {125.200}


#3713 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {ADDOUTID_63_0[28]}] {68.200}


#3714 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {WRWB[0]}] -to [get_ports {WRWB_aptn_ft[0]}] {107.200}


#3715 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {ADDOUTID_63_0[19]}] {69.000}


#3716 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {PCSRCID}] {59.300}


#3717 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {ADDOUTID_63_0[21]}] {68.900}


#3718 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {ADDOUTID_63_0[23]}] {68.700}


#3719 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {ADDOUTID_63_0[3]}] {70.800}


#3720 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {ADDOUTID_63_0[4]}] {70.700}


#3721 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {ADDOUTID_63_0[10]}] {69.300}


#3722 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {ADDOUTID_63_0[11]}] {69.200}


#3723 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {ADDOUTID_63_0[12]}] {69.200}


#3724 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {ADDOUTID_63_0[13]}] {69.200}


#3725 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {DMOUTWB[23]}] -to [get_ports {DMOUTWB_aptn_ft[23]}] {125.200}


#3726 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {ADDOUTID_63_0[14]}] {68.900}


#3727 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {DMOUTWB[20]}] -to [get_ports {DMOUTWB_aptn_ft[20]}] {125.200}


#3728 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {WRITEDATAWB[9]}] -to [get_ports {WRITEDATAWB_aptn_ft[9]}] {107.500}


#3729 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {ADDOUTID_63_0[6]}] {69.800}


#3730 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {ADDOUTID_63_0[45]}] {67.300}


#3731 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {WRITEDATAWB[57]}] -to [get_ports {WRITEDATAWB_aptn_ft[57]}] {109.300}


#3732 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {DMOUTWB[63]}] -to [get_ports {DMOUTWB_aptn_ft[63]}] {128.200}


#3733 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {ADDOUTID_63_0[26]}] {68.300}


#3734 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {ADDOUTID_63_0[27]}] {68.200}


#3735 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {DMOUTWB[8]}] -to [get_ports {DMOUTWB_aptn_ft[8]}] {124.200}


#3736 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {ADDOUTID_63_0[50]}] {66.900}


#3737 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {INSTRUCID_0_11[9]}] {103.600}


#3738 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {WRITEDATAWB[27]}] -to [get_ports {WRITEDATAWB_aptn_ft[27]}] {107.900}


#3739 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {WRITEDATAWB[61]}] -to [get_ports {WRITEDATAWB_aptn_ft[61]}] {109.600}


#3740 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {DMOUTWB[32]}] -to [get_ports {DMOUTWB_aptn_ft[32]}] {125.400}


#3741 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {ADDOUTID_63_0[20]}] {69.000}


#3742 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {ADDOUTID_63_0[8]}] {69.800}


#3743 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {ADDOUTID_63_0[7]}] {69.900}


#3744 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {ADDOUTID_63_0[29]}] {68.200}


#3745 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {ADDOUTID_63_0[63]}] {66.200}


#3746 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {WRITEDATAWB[5]}] -to [get_ports {WRITEDATAWB_aptn_ft[5]}] {107.300}


#3747 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {DMOUTWB[1]}] -to [get_ports {DMOUTWB_aptn_ft[1]}] {123.800}


#3748 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {ADDOUTID_63_0[38]}] {67.500}


#3749 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {WRITEDATAWB[15]}] -to [get_ports {WRITEDATAWB_aptn_ft[15]}] {107.700}


#3750 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {DMOUTWB[37]}] -to [get_ports {DMOUTWB_aptn_ft[37]}] {125.100}


#3751 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {ADDOUTID_63_0[55]}] {66.700}


#3752 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {INSTRUCID_0_11[0]}] {77.400}


#3753 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {WRITEDATAWB[40]}] -to [get_ports {WRITEDATAWB_aptn_ft[40]}] {108.200}


#3754 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {ADDOUTID_63_0[57]}] {66.600}


#3755 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {ADDOUTID_63_0[31]}] {68.000}


#3756 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {DMOUTWB[31]}] -to [get_ports {DMOUTWB_aptn_ft[31]}] {125.400}


#3757 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {WRITEDATAWB[39]}] -to [get_ports {WRITEDATAWB_aptn_ft[39]}] {108.200}


#3758 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {ADDOUTID_63_0[25]}] {68.400}


#3759 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {ADDOUTID_63_0[54]}] {66.600}


#3760 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {WRITEDATAWB[22]}] -to [get_ports {WRITEDATAWB_aptn_ft[22]}] {108.000}


#3761 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {ADDOUTID_63_0[16]}] {69.100}


#3762 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {DMOUTWB[38]}] -to [get_ports {DMOUTWB_aptn_ft[38]}] {125.100}


#3763 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {ADDOUTID_63_0[30]}] {68.000}


#3764 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {ADDOUTID_63_0[36]}] {67.800}


#3765 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {ADDOUTID_63_0[32]}] {67.900}


#3766 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {ADDOUTID_63_0[59]}] {66.400}


#3767 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {WRITEDATAWB[33]}] -to [get_ports {WRITEDATAWB_aptn_ft[33]}] {108.100}


#3768 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {ADDOUTID_63_0[52]}] {66.900}


#3769 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {ADDOUTID_63_0[56]}] {66.600}


#3770 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {ADDOUTID_63_0[51]}] {66.900}


#3771 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {WRITEDATAWB[30]}] -to [get_ports {WRITEDATAWB_aptn_ft[30]}] {108.100}


#3772 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {ADDOUTID_63_0[0]}] {77.800}


#3773 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {ADDOUTID_63_0[39]}] {67.500}


#3774 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {ALUOUTMEM_aptn_ft[0]}] -to [get_ports {ALUOUTMEM_aptn_ft_0[0]}] {94.000}


#3775 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {DMOUTWB[41]}] -to [get_ports {DMOUTWB_aptn_ft[41]}] {125.000}


#3776 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {ADDOUTID_63_0[61]}] {66.400}


#3777 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {ADDOUTID_63_0[47]}] {67.100}


#3778 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {ADDOUTID_63_0[2]}] {71.000}


#3779 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {ADDOUTID_63_0[62]}] {66.200}


#3780 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {ADDOUTID_63_0[58]}] {66.500}


#3781 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {ADDOUTID_63_0[15]}] {69.000}


#3782 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {ADDOUTID_63_0[33]}] {68.000}


#3783 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {ADDOUTID_63_0[43]}] {67.300}


#3784 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {ADDOUTID_63_0[48]}] {67.000}


#3785 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {WRITEDATAWB[7]}] -to [get_ports {WRITEDATAWB_aptn_ft[7]}] {107.500}


#3786 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {WRITEDATAWB[21]}] -to [get_ports {WRITEDATAWB_aptn_ft[21]}] {108.000}


#3787 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {INSTRUCID_28_29[29]}] {118.300}


#3788 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {DMOUTWB[16]}] -to [get_ports {DMOUTWB_aptn_ft[16]}] {124.800}


#3789 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {ADDOUTID_63_0[42]}] {67.400}


#3790 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {WRITEDATAWB[18]}] -to [get_ports {WRITEDATAWB_aptn_ft[18]}] {108.000}


#3791 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {INSTRUCID_15_26[19]}] {93.500}


#3792 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {WRITEDATAWB[49]}] -to [get_ports {WRITEDATAWB_aptn_ft[49]}] {108.800}


#3793 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {WRWB[4]}] -to [get_ports {WRWB_aptn_ft[4]}] {112.600}


#3794 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {ADDOUTID_63_0[22]}] {68.700}


#3795 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {ADDOUTID_63_0[18]}] {69.000}


#3796 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {ADDOUTID_63_0[49]}] {67.100}


#3797 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {ADDOUTID_63_0[46]}] {67.000}


#3798 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {ADDOUTID_63_0[40]}] {67.500}


#3799 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {ADDOUTID_63_0[60]}] {70.400}


#3800 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {ALUOUTMEM_aptn_ft[2]}] -to [get_ports {ALUOUTMEM_aptn_ft_0[2]}] {94.200}


#3801 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {ADDOUTID_63_0[41]}] {67.500}


#3802 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {WRITEDATAWB[25]}] -to [get_ports {WRITEDATAWB_aptn_ft[25]}] {107.800}


#3803 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {ADDOUTID_63_0[37]}] {67.800}


#3804 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {DMOUTWB[35]}] -to [get_ports {DMOUTWB_aptn_ft[35]}] {125.000}


#3805 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {ADDOUTID_63_0[5]}] {70.100}


#3806 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {WRITEDATAWB[2]}] -to [get_ports {WRITEDATAWB_aptn_ft[2]}] {107.500}


#3807 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {ADDOUTID_63_0[24]}] {68.400}


#3808 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {ADDOUTID_63_0[53]}] {66.900}


#3809 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {INSTRUCID_0_11[4]}] {81.200}


#3810 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {ADDOUTID_63_0[35]}] {67.800}


#3811 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {ADDOUTID_63_0[34]}] {67.800}


#3812 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {DMOUTWB[43]}] -to [get_ports {DMOUTWB_aptn_ft[43]}] {125.500}


#3813 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {WRITEDATAWB[24]}] -to [get_ports {WRITEDATAWB_aptn_ft[24]}] {107.800}


#3814 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {ADDOUTID_63_0[9]}] {69.400}


#3815 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {ALUOUTMEM_aptn_ft[1]}] -to [get_ports {ALUOUTMEM_aptn_ft_0[1]}] {94.000}


#3816 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {ALUOUTMEM_aptn_ft[3]}] -to [get_ports {ALUOUTMEM_aptn_ft_0[3]}] {94.200}


#3817 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {WRMEM_aptn_ft[0]}] -to [get_ports {WRMEM_aptn_ft_0[0]}] {98.600}


#3818 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {WRWB[1]}] -to [get_ports {WRWB_aptn_ft[1]}] {107.200}


#3819 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {WRITEDATAWB[14]}] -to [get_ports {WRITEDATAWB_aptn_ft[14]}] {107.700}


#3820 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {DMOUTWB[47]}] -to [get_ports {DMOUTWB_aptn_ft[47]}] {125.500}


#3821 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {WRITEDATAWB[4]}] -to [get_ports {WRITEDATAWB_aptn_ft[4]}] {107.300}


#3822 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {WRITEDATAWB[3]}] -to [get_ports {WRITEDATAWB_aptn_ft[3]}] {107.300}


#3823 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {WRITEDATAWB[10]}] -to [get_ports {WRITEDATAWB_aptn_ft[10]}] {107.500}


#3824 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {WRITEDATAWB[8]}] -to [get_ports {WRITEDATAWB_aptn_ft[8]}] {107.500}


#3825 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {DMOUTWB[12]}] -to [get_ports {DMOUTWB_aptn_ft[12]}] {124.500}


#3826 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {WRITEDATAWB[6]}] -to [get_ports {WRITEDATAWB_aptn_ft[6]}] {107.500}


#3827 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {WRWB[3]}] -to [get_ports {WRWB_aptn_ft[3]}] {107.200}


#3828 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {WRITEDATAWB[42]}] -to [get_ports {WRITEDATAWB_aptn_ft[42]}] {108.500}


#3829 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {WRITEDATAWB[11]}] -to [get_ports {WRITEDATAWB_aptn_ft[11]}] {107.700}


#3830 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {DMOUTWB[53]}] -to [get_ports {DMOUTWB_aptn_ft[53]}] {125.900}


#3831 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {WRITEDATAWB[17]}] -to [get_ports {WRITEDATAWB_aptn_ft[17]}] {107.700}


#3832 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {WRITEDATAWB[16]}] -to [get_ports {WRITEDATAWB_aptn_ft[16]}] {107.700}


#3833 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {WRITEDATAWB[13]}] -to [get_ports {WRITEDATAWB_aptn_ft[13]}] {107.700}


#3834 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {WRITEDATAWB[28]}] -to [get_ports {WRITEDATAWB_aptn_ft[28]}] {107.900}


#3835 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {DMOUTWB[26]}] -to [get_ports {DMOUTWB_aptn_ft[26]}] {125.000}


#3836 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {WRITEDATAWB[52]}] -to [get_ports {WRITEDATAWB_aptn_ft[52]}] {108.800}


#3837 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {ALUOUTMEM_aptn_ft[7]}] -to [get_ports {ALUOUTMEM_aptn_ft_0[7]}] {94.200}


#3838 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {WRITEDATAWB[12]}] -to [get_ports {WRITEDATAWB_aptn_ft[12]}] {107.700}


#3839 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {WRITEDATAWB[45]}] -to [get_ports {WRITEDATAWB_aptn_ft[45]}] {108.500}


#3840 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {ALUOUTMEM_aptn_ft[9]}] -to [get_ports {ALUOUTMEM_aptn_ft_0[9]}] {94.200}


#3841 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {ALUOUTMEM_aptn_ft[8]}] -to [get_ports {ALUOUTMEM_aptn_ft_0[8]}] {94.200}


#3842 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {WRITEDATAWB[26]}] -to [get_ports {WRITEDATAWB_aptn_ft[26]}] {107.800}


#3843 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {WRITEDATAWB[29]}] -to [get_ports {WRITEDATAWB_aptn_ft[29]}] {107.900}


#3844 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {WRITEDATAWB[19]}] -to [get_ports {WRITEDATAWB_aptn_ft[19]}] {108.000}


#3845 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {WRITEDATAWB[23]}] -to [get_ports {WRITEDATAWB_aptn_ft[23]}] {108.000}


#3846 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {WRITEDATAWB[0]}] -to [get_ports {WRITEDATAWB_aptn_ft[0]}] {107.500}


#3847 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {DMOUTWB[39]}] -to [get_ports {DMOUTWB_aptn_ft[39]}] {125.000}


#3848 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {DMOUTWB[5]}] -to [get_ports {DMOUTWB_aptn_ft[5]}] {123.900}


#3849 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {ALUOUTMEM_aptn_ft[10]}] -to [get_ports {ALUOUTMEM_aptn_ft_0[10]}] {94.200}


#3850 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {DMOUTWB[40]}] -to [get_ports {DMOUTWB_aptn_ft[40]}] {125.000}


#3851 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {WRITEDATAWB[20]}] -to [get_ports {WRITEDATAWB_aptn_ft[20]}] {108.000}


#3852 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {WRITEDATAWB[34]}] -to [get_ports {WRITEDATAWB_aptn_ft[34]}] {108.100}


#3853 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {INSTRUCID_0_11[3]}] {82.800}


#3854 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {ADDOUTID_63_0[17]}] {69.200}


#3855 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {WRITEDATAWB[32]}] -to [get_ports {WRITEDATAWB_aptn_ft[32]}] {108.100}


#3856 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {WRITEDATAWB[35]}] -to [get_ports {WRITEDATAWB_aptn_ft[35]}] {108.100}


#3857 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {WRITEDATAWB[62]}] -to [get_ports {WRITEDATAWB_aptn_ft[62]}] {109.600}


#3858 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {WRITEDATAWB[31]}] -to [get_ports {WRITEDATAWB_aptn_ft[31]}] {108.100}


#3859 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {WRITEDATAWB[55]}] -to [get_ports {WRITEDATAWB_aptn_ft[55]}] {109.100}


#3860 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {WRITEDATAWB[36]}] -to [get_ports {WRITEDATAWB_aptn_ft[36]}] {108.100}


#3861 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {WREX[3]}] -to [get_ports {WREX_aptn_ft[3]}] {153.100}


#3862 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {DMOUTWB[27]}] -to [get_ports {DMOUTWB_aptn_ft[27]}] {125.100}


#3863 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {WRITEDATAWB[41]}] -to [get_ports {WRITEDATAWB_aptn_ft[41]}] {108.200}


#3864 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {DMOUTWB[0]}] -to [get_ports {DMOUTWB_aptn_ft[0]}] {123.800}


#3865 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {WRMEM_aptn_ft[2]}] -to [get_ports {WRMEM_aptn_ft_0[2]}] {97.200}


#3866 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {WRITEDATAWB[38]}] -to [get_ports {WRITEDATAWB_aptn_ft[38]}] {108.200}


#3867 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {WRMEM_aptn_ft[3]}] -to [get_ports {WRMEM_aptn_ft_0[3]}] {97.200}


#3868 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {WRITEDATAWB[37]}] -to [get_ports {WRITEDATAWB_aptn_ft[37]}] {108.200}


#3869 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {WRITEDATAWB[43]}] -to [get_ports {WRITEDATAWB_aptn_ft[43]}] {108.500}


#3870 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {WRMEM_aptn_ft[4]}] -to [get_ports {WRMEM_aptn_ft_0[4]}] {100.900}


#3871 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {ALUOUTMEM_aptn_ft[4]}] -to [get_ports {ALUOUTMEM_aptn_ft_0[4]}] {94.200}


#3872 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {WRITEDATAWB[46]}] -to [get_ports {WRITEDATAWB_aptn_ft[46]}] {108.500}


#3873 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {WRITEDATAWB[63]}] -to [get_ports {WRITEDATAWB_aptn_ft[63]}] {110.700}


#3874 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {DMOUTWB[59]}] -to [get_ports {DMOUTWB_aptn_ft[59]}] {126.500}


#3875 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {WRITEDATAWB[47]}] -to [get_ports {WRITEDATAWB_aptn_ft[47]}] {108.500}


#3876 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {WRITEDATAWB[50]}] -to [get_ports {WRITEDATAWB_aptn_ft[50]}] {108.800}


#3877 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {WRITEDATAWB[48]}] -to [get_ports {WRITEDATAWB_aptn_ft[48]}] {108.800}


#3878 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {WRWB[2]}] -to [get_ports {WRWB_aptn_ft[2]}] {107.200}


#3879 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {DMOUTWB[42]}] -to [get_ports {DMOUTWB_aptn_ft[42]}] {125.500}


#3880 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {WRITEDATAWB[51]}] -to [get_ports {WRITEDATAWB_aptn_ft[51]}] {108.800}


#3881 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {WRITEDATAWB[54]}] -to [get_ports {WRITEDATAWB_aptn_ft[54]}] {109.100}


#3882 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {DMOUTWB[24]}] -to [get_ports {DMOUTWB_aptn_ft[24]}] {125.000}


#3883 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {WRITEDATAWB[56]}] -to [get_ports {WRITEDATAWB_aptn_ft[56]}] {109.100}


#3884 : from library

set_max_delay -datapath_only -high_priority -rise_to [get_clocks -include_generated_clocks {clk}] -from [get_ports {ADDOUTID_63_0[44]}] {67.300}


#3885 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {WRITEDATAWB[59]}] -to [get_ports {WRITEDATAWB_aptn_ft[59]}] {109.300}


#3886 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {WRITEDATAWB[58]}] -to [get_ports {WRITEDATAWB_aptn_ft[58]}] {109.300}


#3887 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {WRITEDATAWB[60]}] -to [get_ports {WRITEDATAWB_aptn_ft[60]}] {109.600}


#3888 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {WRITEDATAWB[53]}] -to [get_ports {WRITEDATAWB_aptn_ft[53]}] {108.800}


#3889 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {DMOUTWB[33]}] -to [get_ports {DMOUTWB_aptn_ft[33]}] {125.000}


#3890 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {DMOUTWB[56]}] -to [get_ports {DMOUTWB_aptn_ft[56]}] {126.300}


#3891 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {DMOUTWB[36]}] -to [get_ports {DMOUTWB_aptn_ft[36]}] {125.100}


#3892 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {DMOUTWB[45]}] -to [get_ports {DMOUTWB_aptn_ft[45]}] {125.500}


#3893 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {ALUOUTMEM_aptn_ft[5]}] -to [get_ports {ALUOUTMEM_aptn_ft_0[5]}] {94.200}


#3894 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {DMOUTWB[46]}] -to [get_ports {DMOUTWB_aptn_ft[46]}] {125.500}


#3895 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_ports {INSTRUCID_0_11[11]}] {103.700}


#3896 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {DMOUTWB[50]}] -to [get_ports {DMOUTWB_aptn_ft[50]}] {125.900}


#3897 : from library

set_max_delay -datapath_only -high_priority -from [get_ports {DMOUTWB[49]}] -to [get_ports {DMOUTWB_aptn_ft[49]}] {125.900}


#3898 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_cells {cpm_snd_HSTDM_4_FB1_A2_C_0/tx_core.FF.data_in[*]}] {151.600}


#3899 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_cells {cpm_snd_HSTDM_4_FB1_A2_C_1/tx_core.FF.data_in[*]}] {151.100}


#3900 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_cells {cpm_snd_HSTDM_4_FB1_A2_D_2/tx_core.FF.data_in[*]}] {155.200}


#3901 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_cells {cpm_snd_HSTDM_4_FB1_A2_D_3/tx_core.FF.data_in[*]}] {152.300}


#3902 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_cells {cpm_snd_HSTDM_4_FB1_A3_C_0/tx_core.FF.data_in[*]}] {149.800}


#3903 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_cells {cpm_snd_HSTDM_4_FB1_A3_C_1/tx_core.FF.data_in[*]}] {149.300}


#3904 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_cells {cpm_snd_HSTDM_4_FB1_A3_D_2/tx_core.FF.data_in[*]}] {150.700}


#3905 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_cells {cpm_snd_HSTDM_4_FB1_A3_D_3/tx_core.FF.data_in[*]}] {150.200}


#3906 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_cells {cpm_snd_HSTDM_4_FB1_A4_C_0/tx_core.FF.data_in[*]}] {148.100}


#3907 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_cells {cpm_snd_HSTDM_4_FB1_A4_C_1/tx_core.FF.data_in[*]}] {147.600}


#3908 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_cells {cpm_snd_HSTDM_4_FB1_A4_D_2/tx_core.FF.data_in[*]}] {149.000}


#3909 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_cells {cpm_snd_HSTDM_4_FB1_A4_D_3/tx_core.FF.data_in[*]}] {148.500}


#3910 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_cells {cpm_snd_HSTDM_4_FB1_AI1_N_18/tx_core.FF.data_in[*]}] {139.300}


#3911 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_cells {cpm_snd_HSTDM_4_FB1_AI1_P_18/tx_core.FF.data_in[*]}] {141.000}


#3913 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_cells {cpm_snd_HSTDM_4_FB1_BI3_N_7/tx_core.FF.data_in[3] cpm_snd_HSTDM_4_FB1_BI3_N_7/tx_core.FF.data_in[2] cpm_snd_HSTDM_4_FB1_BI3_N_7/tx_core.FF.data_in[1]}] {138.300}


#3915 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_cells {cpm_snd_HSTDM_4_FB1_BI3_N_7/tx_core.FF.data_in[0]}] {161.600}


#3916 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_cells {cpm_snd_HSTDM_4_FB1_BI3_N_8/tx_core.FF.data_in[*]}] {239.900}


#3917 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_cells {cpm_snd_HSTDM_4_FB1_BI3_P_7/tx_core.FF.data_in[*]}] {139.000}


#3919 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_cells {cpm_snd_HSTDM_4_FB1_BI3_P_8/tx_core.FF.data_in[3] cpm_snd_HSTDM_4_FB1_BI3_P_8/tx_core.FF.data_in[2]}] {137.800}


#3921 : from library

set_max_delay -datapath_only -high_priority -rise_from [get_clocks -include_generated_clocks {clk}] -to [get_cells {cpm_snd_HSTDM_4_FB1_BI3_P_8/tx_core.FF.data_in[1] cpm_snd_HSTDM_4_FB1_BI3_P_8/tx_core.FF.data_in[0]}] {239.900}


#3922 : from library

set_output_delay -clock [get_clocks {System_FB1_uA}] {0.000} [get_ports {IMMID_11_to_20[12]}]

#4528 : from library

set_false_path -from [get_cells {hstdm_controller/txrst}]


#4529 : from library

set_false_path -from [get_cells {hstdm_controller/txctrl_out[*]}]


#4530 : from library

set_false_path -from [get_cells {hstdm_controller/hstdm_reset}]


#4531 : from library

set_false_path -from [get_cells {hstdm_controller/training_done}]


#4532 : from library

set_false_path -to [get_cells {hstdm_controller/hstdm_status[*]}]


#4534 : from library

set_false_path -from [get_cells {hstdm_clkgeninst/SIMULATION}]


#4535 : from library

set_false_path -from [get_cells {hstdm_clkgeninst/SIMULATION_DISABLE_TRAINING}]


#4539 : from library

set_false_path -from [get_cells {hstdm_clkgen_1200_bank60/BSC_RST}]


#4540 : from library

set_false_path -from [get_cells {hstdm_clkgen_1200_bank60/BS_RST}]


#4544 : from library

set_false_path -from [get_cells {hstdm_clkgen_1200_bank61/BSC_RST}]


#4545 : from library

set_false_path -from [get_cells {hstdm_clkgen_1200_bank61/BS_RST}]


#4549 : from library

set_false_path -from [get_cells {hstdm_clkgen_1200_bank62/BSC_RST}]


#4550 : from library

set_false_path -from [get_cells {hstdm_clkgen_1200_bank62/BS_RST}]


#4554 : from library

set_false_path -from [get_cells {hstdm_clkgen_1200_bank69/BSC_RST}]


#4555 : from library

set_false_path -from [get_cells {hstdm_clkgen_1200_bank69/BS_RST}]


#4559 : from library

set_false_path -from [get_cells {hstdm_clkgen_1200_bank71/BSC_RST}]


#4560 : from library

set_false_path -from [get_cells {hstdm_clkgen_1200_bank71/BS_RST}]


#4577 : from library

set_multicycle_path -setup -end -from [get_cells {cpm_snd_HSTDM_4_FB1_AI1_N_18/training_bit_gen_inst.BIT[0].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_AI1_N_18/training_bit_gen_inst.BIT[1].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_AI1_N_18/training_bit_gen_inst.BIT[2].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_AI1_N_18/training_bit_gen_inst.BIT[3].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_AI1_N_18/ar_tx_ctrl1.R1 cpm_snd_HSTDM_4_FB1_AI1_N_18/ar_tx_ctrl0.R0 cpm_snd_HSTDM_4_FB1_AI1_N_18/ar_tx_ctrl0.R1 cpm_snd_HSTDM_4_FB1_AI1_N_18/ar_tx_ctrl1.R0 cpm_snd_HSTDM_4_FB1_AI1_N_18/tx_core.FF.data_in[*]}] -to [get_cells {cpm_snd_HSTDM_4_FB1_AI1_N_18/tx_core.bitslice_tx_data}] {2}
set_multicycle_path -hold -end -from [get_cells {cpm_snd_HSTDM_4_FB1_AI1_N_18/training_bit_gen_inst.BIT[0].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_AI1_N_18/training_bit_gen_inst.BIT[1].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_AI1_N_18/training_bit_gen_inst.BIT[2].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_AI1_N_18/training_bit_gen_inst.BIT[3].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_AI1_N_18/ar_tx_ctrl1.R1 cpm_snd_HSTDM_4_FB1_AI1_N_18/ar_tx_ctrl0.R0 cpm_snd_HSTDM_4_FB1_AI1_N_18/ar_tx_ctrl0.R1 cpm_snd_HSTDM_4_FB1_AI1_N_18/ar_tx_ctrl1.R0 cpm_snd_HSTDM_4_FB1_AI1_N_18/tx_core.FF.data_in[*]}] -to [get_cells {cpm_snd_HSTDM_4_FB1_AI1_N_18/tx_core.bitslice_tx_data}] {1}


#4581 : from library

set_multicycle_path -setup -end -from [get_cells {cpm_snd_HSTDM_4_FB1_AI1_P_18/training_bit_gen_inst.BIT[0].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_AI1_P_18/training_bit_gen_inst.BIT[1].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_AI1_P_18/training_bit_gen_inst.BIT[2].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_AI1_P_18/training_bit_gen_inst.BIT[3].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_AI1_P_18/ar_tx_ctrl1.R1 cpm_snd_HSTDM_4_FB1_AI1_P_18/ar_tx_ctrl0.R0 cpm_snd_HSTDM_4_FB1_AI1_P_18/ar_tx_ctrl0.R1 cpm_snd_HSTDM_4_FB1_AI1_P_18/ar_tx_ctrl1.R0 cpm_snd_HSTDM_4_FB1_AI1_P_18/tx_core.FF.data_in[*]}] -to [get_cells {cpm_snd_HSTDM_4_FB1_AI1_P_18/tx_core.bitslice_tx_data}] {2}
set_multicycle_path -hold -end -from [get_cells {cpm_snd_HSTDM_4_FB1_AI1_P_18/training_bit_gen_inst.BIT[0].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_AI1_P_18/training_bit_gen_inst.BIT[1].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_AI1_P_18/training_bit_gen_inst.BIT[2].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_AI1_P_18/training_bit_gen_inst.BIT[3].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_AI1_P_18/ar_tx_ctrl1.R1 cpm_snd_HSTDM_4_FB1_AI1_P_18/ar_tx_ctrl0.R0 cpm_snd_HSTDM_4_FB1_AI1_P_18/ar_tx_ctrl0.R1 cpm_snd_HSTDM_4_FB1_AI1_P_18/ar_tx_ctrl1.R0 cpm_snd_HSTDM_4_FB1_AI1_P_18/tx_core.FF.data_in[*]}] -to [get_cells {cpm_snd_HSTDM_4_FB1_AI1_P_18/tx_core.bitslice_tx_data}] {1}


#4585 : from library

set_multicycle_path -setup -end -from [get_cells {cpm_snd_HSTDM_4_FB1_BI3_N_7/training_bit_gen_inst.BIT[0].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_BI3_N_7/training_bit_gen_inst.BIT[1].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_BI3_N_7/training_bit_gen_inst.BIT[2].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_BI3_N_7/training_bit_gen_inst.BIT[3].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_BI3_N_7/ar_tx_ctrl1.R1 cpm_snd_HSTDM_4_FB1_BI3_N_7/ar_tx_ctrl0.R0 cpm_snd_HSTDM_4_FB1_BI3_N_7/ar_tx_ctrl0.R1 cpm_snd_HSTDM_4_FB1_BI3_N_7/ar_tx_ctrl1.R0 cpm_snd_HSTDM_4_FB1_BI3_N_7/tx_core.FF.data_in[*]}] -to [get_cells {cpm_snd_HSTDM_4_FB1_BI3_N_7/tx_core.bitslice_tx_data}] {2}
set_multicycle_path -hold -end -from [get_cells {cpm_snd_HSTDM_4_FB1_BI3_N_7/training_bit_gen_inst.BIT[0].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_BI3_N_7/training_bit_gen_inst.BIT[1].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_BI3_N_7/training_bit_gen_inst.BIT[2].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_BI3_N_7/training_bit_gen_inst.BIT[3].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_BI3_N_7/ar_tx_ctrl1.R1 cpm_snd_HSTDM_4_FB1_BI3_N_7/ar_tx_ctrl0.R0 cpm_snd_HSTDM_4_FB1_BI3_N_7/ar_tx_ctrl0.R1 cpm_snd_HSTDM_4_FB1_BI3_N_7/ar_tx_ctrl1.R0 cpm_snd_HSTDM_4_FB1_BI3_N_7/tx_core.FF.data_in[*]}] -to [get_cells {cpm_snd_HSTDM_4_FB1_BI3_N_7/tx_core.bitslice_tx_data}] {1}


#4589 : from library

set_multicycle_path -setup -end -from [get_cells {cpm_snd_HSTDM_4_FB1_BI3_P_7/training_bit_gen_inst.BIT[0].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_BI3_P_7/training_bit_gen_inst.BIT[1].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_BI3_P_7/training_bit_gen_inst.BIT[2].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_BI3_P_7/training_bit_gen_inst.BIT[3].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_BI3_P_7/ar_tx_ctrl1.R1 cpm_snd_HSTDM_4_FB1_BI3_P_7/ar_tx_ctrl0.R0 cpm_snd_HSTDM_4_FB1_BI3_P_7/ar_tx_ctrl0.R1 cpm_snd_HSTDM_4_FB1_BI3_P_7/ar_tx_ctrl1.R0 cpm_snd_HSTDM_4_FB1_BI3_P_7/tx_core.FF.data_in[*]}] -to [get_cells {cpm_snd_HSTDM_4_FB1_BI3_P_7/tx_core.bitslice_tx_data}] {2}
set_multicycle_path -hold -end -from [get_cells {cpm_snd_HSTDM_4_FB1_BI3_P_7/training_bit_gen_inst.BIT[0].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_BI3_P_7/training_bit_gen_inst.BIT[1].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_BI3_P_7/training_bit_gen_inst.BIT[2].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_BI3_P_7/training_bit_gen_inst.BIT[3].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_BI3_P_7/ar_tx_ctrl1.R1 cpm_snd_HSTDM_4_FB1_BI3_P_7/ar_tx_ctrl0.R0 cpm_snd_HSTDM_4_FB1_BI3_P_7/ar_tx_ctrl0.R1 cpm_snd_HSTDM_4_FB1_BI3_P_7/ar_tx_ctrl1.R0 cpm_snd_HSTDM_4_FB1_BI3_P_7/tx_core.FF.data_in[*]}] -to [get_cells {cpm_snd_HSTDM_4_FB1_BI3_P_7/tx_core.bitslice_tx_data}] {1}


#4593 : from library

set_multicycle_path -setup -end -from [get_cells {cpm_snd_HSTDM_4_FB1_BI3_N_8/training_bit_gen_inst.BIT[0].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_BI3_N_8/training_bit_gen_inst.BIT[1].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_BI3_N_8/training_bit_gen_inst.BIT[2].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_BI3_N_8/training_bit_gen_inst.BIT[3].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_BI3_N_8/ar_tx_ctrl0.R0 cpm_snd_HSTDM_4_FB1_BI3_N_8/ar_tx_ctrl0.R1 cpm_snd_HSTDM_4_FB1_BI3_N_8/ar_tx_ctrl1.R0 cpm_snd_HSTDM_4_FB1_BI3_N_8/ar_tx_ctrl1.R1 cpm_snd_HSTDM_4_FB1_BI3_N_8/tx_core.FF.data_in[*]}] -to [get_cells {cpm_snd_HSTDM_4_FB1_BI3_N_8/tx_core.bitslice_tx_data}] {2}
set_multicycle_path -hold -end -from [get_cells {cpm_snd_HSTDM_4_FB1_BI3_N_8/training_bit_gen_inst.BIT[0].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_BI3_N_8/training_bit_gen_inst.BIT[1].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_BI3_N_8/training_bit_gen_inst.BIT[2].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_BI3_N_8/training_bit_gen_inst.BIT[3].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_BI3_N_8/ar_tx_ctrl0.R0 cpm_snd_HSTDM_4_FB1_BI3_N_8/ar_tx_ctrl0.R1 cpm_snd_HSTDM_4_FB1_BI3_N_8/ar_tx_ctrl1.R0 cpm_snd_HSTDM_4_FB1_BI3_N_8/ar_tx_ctrl1.R1 cpm_snd_HSTDM_4_FB1_BI3_N_8/tx_core.FF.data_in[*]}] -to [get_cells {cpm_snd_HSTDM_4_FB1_BI3_N_8/tx_core.bitslice_tx_data}] {1}


#4597 : from library

set_multicycle_path -setup -end -from [get_cells {cpm_snd_HSTDM_4_FB1_BI3_P_8/training_bit_gen_inst.BIT[0].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_BI3_P_8/training_bit_gen_inst.BIT[1].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_BI3_P_8/training_bit_gen_inst.BIT[2].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_BI3_P_8/training_bit_gen_inst.BIT[3].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_BI3_P_8/ar_tx_ctrl1.R1 cpm_snd_HSTDM_4_FB1_BI3_P_8/ar_tx_ctrl0.R0 cpm_snd_HSTDM_4_FB1_BI3_P_8/ar_tx_ctrl0.R1 cpm_snd_HSTDM_4_FB1_BI3_P_8/ar_tx_ctrl1.R0 cpm_snd_HSTDM_4_FB1_BI3_P_8/tx_core.FF.data_in[*]}] -to [get_cells {cpm_snd_HSTDM_4_FB1_BI3_P_8/tx_core.bitslice_tx_data}] {2}
set_multicycle_path -hold -end -from [get_cells {cpm_snd_HSTDM_4_FB1_BI3_P_8/training_bit_gen_inst.BIT[0].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_BI3_P_8/training_bit_gen_inst.BIT[1].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_BI3_P_8/training_bit_gen_inst.BIT[2].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_BI3_P_8/training_bit_gen_inst.BIT[3].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_BI3_P_8/ar_tx_ctrl1.R1 cpm_snd_HSTDM_4_FB1_BI3_P_8/ar_tx_ctrl0.R0 cpm_snd_HSTDM_4_FB1_BI3_P_8/ar_tx_ctrl0.R1 cpm_snd_HSTDM_4_FB1_BI3_P_8/ar_tx_ctrl1.R0 cpm_snd_HSTDM_4_FB1_BI3_P_8/tx_core.FF.data_in[*]}] -to [get_cells {cpm_snd_HSTDM_4_FB1_BI3_P_8/tx_core.bitslice_tx_data}] {1}


#4601 : from library

set_multicycle_path -setup -end -from [get_cells {cpm_snd_HSTDM_4_FB1_A2_C_1/training_bit_gen_inst.BIT[0].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_A2_C_1/training_bit_gen_inst.BIT[1].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_A2_C_1/training_bit_gen_inst.BIT[2].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_A2_C_1/training_bit_gen_inst.BIT[3].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_A2_C_1/ar_tx_ctrl1.R1 cpm_snd_HSTDM_4_FB1_A2_C_1/ar_tx_ctrl0.R0 cpm_snd_HSTDM_4_FB1_A2_C_1/ar_tx_ctrl0.R1 cpm_snd_HSTDM_4_FB1_A2_C_1/ar_tx_ctrl1.R0 cpm_snd_HSTDM_4_FB1_A2_C_1/tx_core.FF.data_in[*]}] -to [get_cells {cpm_snd_HSTDM_4_FB1_A2_C_1/tx_core.bitslice_tx_data}] {2}
set_multicycle_path -hold -end -from [get_cells {cpm_snd_HSTDM_4_FB1_A2_C_1/training_bit_gen_inst.BIT[0].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_A2_C_1/training_bit_gen_inst.BIT[1].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_A2_C_1/training_bit_gen_inst.BIT[2].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_A2_C_1/training_bit_gen_inst.BIT[3].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_A2_C_1/ar_tx_ctrl1.R1 cpm_snd_HSTDM_4_FB1_A2_C_1/ar_tx_ctrl0.R0 cpm_snd_HSTDM_4_FB1_A2_C_1/ar_tx_ctrl0.R1 cpm_snd_HSTDM_4_FB1_A2_C_1/ar_tx_ctrl1.R0 cpm_snd_HSTDM_4_FB1_A2_C_1/tx_core.FF.data_in[*]}] -to [get_cells {cpm_snd_HSTDM_4_FB1_A2_C_1/tx_core.bitslice_tx_data}] {1}


#4605 : from library

set_multicycle_path -setup -end -from [get_cells {cpm_snd_HSTDM_4_FB1_A2_C_0/training_bit_gen_inst.BIT[0].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_A2_C_0/training_bit_gen_inst.BIT[1].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_A2_C_0/training_bit_gen_inst.BIT[2].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_A2_C_0/training_bit_gen_inst.BIT[3].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_A2_C_0/ar_tx_ctrl1.R1 cpm_snd_HSTDM_4_FB1_A2_C_0/ar_tx_ctrl0.R0 cpm_snd_HSTDM_4_FB1_A2_C_0/ar_tx_ctrl0.R1 cpm_snd_HSTDM_4_FB1_A2_C_0/ar_tx_ctrl1.R0 cpm_snd_HSTDM_4_FB1_A2_C_0/tx_core.FF.data_in[*]}] -to [get_cells {cpm_snd_HSTDM_4_FB1_A2_C_0/tx_core.bitslice_tx_data}] {2}
set_multicycle_path -hold -end -from [get_cells {cpm_snd_HSTDM_4_FB1_A2_C_0/training_bit_gen_inst.BIT[0].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_A2_C_0/training_bit_gen_inst.BIT[1].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_A2_C_0/training_bit_gen_inst.BIT[2].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_A2_C_0/training_bit_gen_inst.BIT[3].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_A2_C_0/ar_tx_ctrl1.R1 cpm_snd_HSTDM_4_FB1_A2_C_0/ar_tx_ctrl0.R0 cpm_snd_HSTDM_4_FB1_A2_C_0/ar_tx_ctrl0.R1 cpm_snd_HSTDM_4_FB1_A2_C_0/ar_tx_ctrl1.R0 cpm_snd_HSTDM_4_FB1_A2_C_0/tx_core.FF.data_in[*]}] -to [get_cells {cpm_snd_HSTDM_4_FB1_A2_C_0/tx_core.bitslice_tx_data}] {1}


#4609 : from library

set_multicycle_path -setup -end -from [get_cells {cpm_snd_HSTDM_4_FB1_A2_D_3/training_bit_gen_inst.BIT[0].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_A2_D_3/training_bit_gen_inst.BIT[1].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_A2_D_3/training_bit_gen_inst.BIT[2].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_A2_D_3/training_bit_gen_inst.BIT[3].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_A2_D_3/ar_tx_ctrl1.R1 cpm_snd_HSTDM_4_FB1_A2_D_3/ar_tx_ctrl0.R0 cpm_snd_HSTDM_4_FB1_A2_D_3/ar_tx_ctrl0.R1 cpm_snd_HSTDM_4_FB1_A2_D_3/ar_tx_ctrl1.R0 cpm_snd_HSTDM_4_FB1_A2_D_3/tx_core.FF.data_in[*]}] -to [get_cells {cpm_snd_HSTDM_4_FB1_A2_D_3/tx_core.bitslice_tx_data}] {2}
set_multicycle_path -hold -end -from [get_cells {cpm_snd_HSTDM_4_FB1_A2_D_3/training_bit_gen_inst.BIT[0].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_A2_D_3/training_bit_gen_inst.BIT[1].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_A2_D_3/training_bit_gen_inst.BIT[2].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_A2_D_3/training_bit_gen_inst.BIT[3].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_A2_D_3/ar_tx_ctrl1.R1 cpm_snd_HSTDM_4_FB1_A2_D_3/ar_tx_ctrl0.R0 cpm_snd_HSTDM_4_FB1_A2_D_3/ar_tx_ctrl0.R1 cpm_snd_HSTDM_4_FB1_A2_D_3/ar_tx_ctrl1.R0 cpm_snd_HSTDM_4_FB1_A2_D_3/tx_core.FF.data_in[*]}] -to [get_cells {cpm_snd_HSTDM_4_FB1_A2_D_3/tx_core.bitslice_tx_data}] {1}


#4613 : from library

set_multicycle_path -setup -end -from [get_cells {cpm_snd_HSTDM_4_FB1_A2_D_2/training_bit_gen_inst.BIT[0].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_A2_D_2/training_bit_gen_inst.BIT[1].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_A2_D_2/training_bit_gen_inst.BIT[2].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_A2_D_2/training_bit_gen_inst.BIT[3].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_A2_D_2/ar_tx_ctrl1.R1 cpm_snd_HSTDM_4_FB1_A2_D_2/ar_tx_ctrl0.R0 cpm_snd_HSTDM_4_FB1_A2_D_2/ar_tx_ctrl0.R1 cpm_snd_HSTDM_4_FB1_A2_D_2/ar_tx_ctrl1.R0 cpm_snd_HSTDM_4_FB1_A2_D_2/tx_core.FF.data_in[*]}] -to [get_cells {cpm_snd_HSTDM_4_FB1_A2_D_2/tx_core.bitslice_tx_data}] {2}
set_multicycle_path -hold -end -from [get_cells {cpm_snd_HSTDM_4_FB1_A2_D_2/training_bit_gen_inst.BIT[0].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_A2_D_2/training_bit_gen_inst.BIT[1].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_A2_D_2/training_bit_gen_inst.BIT[2].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_A2_D_2/training_bit_gen_inst.BIT[3].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_A2_D_2/ar_tx_ctrl1.R1 cpm_snd_HSTDM_4_FB1_A2_D_2/ar_tx_ctrl0.R0 cpm_snd_HSTDM_4_FB1_A2_D_2/ar_tx_ctrl0.R1 cpm_snd_HSTDM_4_FB1_A2_D_2/ar_tx_ctrl1.R0 cpm_snd_HSTDM_4_FB1_A2_D_2/tx_core.FF.data_in[*]}] -to [get_cells {cpm_snd_HSTDM_4_FB1_A2_D_2/tx_core.bitslice_tx_data}] {1}


#4617 : from library

set_multicycle_path -setup -end -from [get_cells {cpm_snd_HSTDM_4_FB1_A3_C_1/training_bit_gen_inst.BIT[0].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_A3_C_1/training_bit_gen_inst.BIT[1].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_A3_C_1/training_bit_gen_inst.BIT[2].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_A3_C_1/training_bit_gen_inst.BIT[3].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_A3_C_1/ar_tx_ctrl1.R1 cpm_snd_HSTDM_4_FB1_A3_C_1/ar_tx_ctrl0.R0 cpm_snd_HSTDM_4_FB1_A3_C_1/ar_tx_ctrl0.R1 cpm_snd_HSTDM_4_FB1_A3_C_1/ar_tx_ctrl1.R0 cpm_snd_HSTDM_4_FB1_A3_C_1/tx_core.FF.data_in[*]}] -to [get_cells {cpm_snd_HSTDM_4_FB1_A3_C_1/tx_core.bitslice_tx_data}] {2}
set_multicycle_path -hold -end -from [get_cells {cpm_snd_HSTDM_4_FB1_A3_C_1/training_bit_gen_inst.BIT[0].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_A3_C_1/training_bit_gen_inst.BIT[1].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_A3_C_1/training_bit_gen_inst.BIT[2].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_A3_C_1/training_bit_gen_inst.BIT[3].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_A3_C_1/ar_tx_ctrl1.R1 cpm_snd_HSTDM_4_FB1_A3_C_1/ar_tx_ctrl0.R0 cpm_snd_HSTDM_4_FB1_A3_C_1/ar_tx_ctrl0.R1 cpm_snd_HSTDM_4_FB1_A3_C_1/ar_tx_ctrl1.R0 cpm_snd_HSTDM_4_FB1_A3_C_1/tx_core.FF.data_in[*]}] -to [get_cells {cpm_snd_HSTDM_4_FB1_A3_C_1/tx_core.bitslice_tx_data}] {1}


#4621 : from library

set_multicycle_path -setup -end -from [get_cells {cpm_snd_HSTDM_4_FB1_A3_C_0/training_bit_gen_inst.BIT[0].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_A3_C_0/training_bit_gen_inst.BIT[1].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_A3_C_0/training_bit_gen_inst.BIT[2].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_A3_C_0/training_bit_gen_inst.BIT[3].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_A3_C_0/ar_tx_ctrl1.R1 cpm_snd_HSTDM_4_FB1_A3_C_0/ar_tx_ctrl0.R0 cpm_snd_HSTDM_4_FB1_A3_C_0/ar_tx_ctrl0.R1 cpm_snd_HSTDM_4_FB1_A3_C_0/ar_tx_ctrl1.R0 cpm_snd_HSTDM_4_FB1_A3_C_0/tx_core.FF.data_in[*]}] -to [get_cells {cpm_snd_HSTDM_4_FB1_A3_C_0/tx_core.bitslice_tx_data}] {2}
set_multicycle_path -hold -end -from [get_cells {cpm_snd_HSTDM_4_FB1_A3_C_0/training_bit_gen_inst.BIT[0].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_A3_C_0/training_bit_gen_inst.BIT[1].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_A3_C_0/training_bit_gen_inst.BIT[2].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_A3_C_0/training_bit_gen_inst.BIT[3].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_A3_C_0/ar_tx_ctrl1.R1 cpm_snd_HSTDM_4_FB1_A3_C_0/ar_tx_ctrl0.R0 cpm_snd_HSTDM_4_FB1_A3_C_0/ar_tx_ctrl0.R1 cpm_snd_HSTDM_4_FB1_A3_C_0/ar_tx_ctrl1.R0 cpm_snd_HSTDM_4_FB1_A3_C_0/tx_core.FF.data_in[*]}] -to [get_cells {cpm_snd_HSTDM_4_FB1_A3_C_0/tx_core.bitslice_tx_data}] {1}


#4625 : from library

set_multicycle_path -setup -end -from [get_cells {cpm_snd_HSTDM_4_FB1_A3_D_3/training_bit_gen_inst.BIT[0].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_A3_D_3/training_bit_gen_inst.BIT[1].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_A3_D_3/training_bit_gen_inst.BIT[2].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_A3_D_3/training_bit_gen_inst.BIT[3].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_A3_D_3/ar_tx_ctrl1.R1 cpm_snd_HSTDM_4_FB1_A3_D_3/ar_tx_ctrl0.R0 cpm_snd_HSTDM_4_FB1_A3_D_3/ar_tx_ctrl0.R1 cpm_snd_HSTDM_4_FB1_A3_D_3/ar_tx_ctrl1.R0 cpm_snd_HSTDM_4_FB1_A3_D_3/tx_core.FF.data_in[*]}] -to [get_cells {cpm_snd_HSTDM_4_FB1_A3_D_3/tx_core.bitslice_tx_data}] {2}
set_multicycle_path -hold -end -from [get_cells {cpm_snd_HSTDM_4_FB1_A3_D_3/training_bit_gen_inst.BIT[0].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_A3_D_3/training_bit_gen_inst.BIT[1].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_A3_D_3/training_bit_gen_inst.BIT[2].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_A3_D_3/training_bit_gen_inst.BIT[3].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_A3_D_3/ar_tx_ctrl1.R1 cpm_snd_HSTDM_4_FB1_A3_D_3/ar_tx_ctrl0.R0 cpm_snd_HSTDM_4_FB1_A3_D_3/ar_tx_ctrl0.R1 cpm_snd_HSTDM_4_FB1_A3_D_3/ar_tx_ctrl1.R0 cpm_snd_HSTDM_4_FB1_A3_D_3/tx_core.FF.data_in[*]}] -to [get_cells {cpm_snd_HSTDM_4_FB1_A3_D_3/tx_core.bitslice_tx_data}] {1}


#4629 : from library

set_multicycle_path -setup -end -from [get_cells {cpm_snd_HSTDM_4_FB1_A3_D_2/training_bit_gen_inst.BIT[0].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_A3_D_2/training_bit_gen_inst.BIT[1].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_A3_D_2/training_bit_gen_inst.BIT[2].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_A3_D_2/training_bit_gen_inst.BIT[3].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_A3_D_2/ar_tx_ctrl1.R1 cpm_snd_HSTDM_4_FB1_A3_D_2/ar_tx_ctrl0.R0 cpm_snd_HSTDM_4_FB1_A3_D_2/ar_tx_ctrl0.R1 cpm_snd_HSTDM_4_FB1_A3_D_2/ar_tx_ctrl1.R0 cpm_snd_HSTDM_4_FB1_A3_D_2/tx_core.FF.data_in[*]}] -to [get_cells {cpm_snd_HSTDM_4_FB1_A3_D_2/tx_core.bitslice_tx_data}] {2}
set_multicycle_path -hold -end -from [get_cells {cpm_snd_HSTDM_4_FB1_A3_D_2/training_bit_gen_inst.BIT[0].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_A3_D_2/training_bit_gen_inst.BIT[1].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_A3_D_2/training_bit_gen_inst.BIT[2].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_A3_D_2/training_bit_gen_inst.BIT[3].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_A3_D_2/ar_tx_ctrl1.R1 cpm_snd_HSTDM_4_FB1_A3_D_2/ar_tx_ctrl0.R0 cpm_snd_HSTDM_4_FB1_A3_D_2/ar_tx_ctrl0.R1 cpm_snd_HSTDM_4_FB1_A3_D_2/ar_tx_ctrl1.R0 cpm_snd_HSTDM_4_FB1_A3_D_2/tx_core.FF.data_in[*]}] -to [get_cells {cpm_snd_HSTDM_4_FB1_A3_D_2/tx_core.bitslice_tx_data}] {1}


#4633 : from library

set_multicycle_path -setup -end -from [get_cells {cpm_snd_HSTDM_4_FB1_A4_C_1/training_bit_gen_inst.BIT[0].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_A4_C_1/training_bit_gen_inst.BIT[1].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_A4_C_1/training_bit_gen_inst.BIT[2].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_A4_C_1/training_bit_gen_inst.BIT[3].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_A4_C_1/ar_tx_ctrl1.R1 cpm_snd_HSTDM_4_FB1_A4_C_1/ar_tx_ctrl0.R0 cpm_snd_HSTDM_4_FB1_A4_C_1/ar_tx_ctrl0.R1 cpm_snd_HSTDM_4_FB1_A4_C_1/ar_tx_ctrl1.R0 cpm_snd_HSTDM_4_FB1_A4_C_1/tx_core.FF.data_in[*]}] -to [get_cells {cpm_snd_HSTDM_4_FB1_A4_C_1/tx_core.bitslice_tx_data}] {2}
set_multicycle_path -hold -end -from [get_cells {cpm_snd_HSTDM_4_FB1_A4_C_1/training_bit_gen_inst.BIT[0].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_A4_C_1/training_bit_gen_inst.BIT[1].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_A4_C_1/training_bit_gen_inst.BIT[2].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_A4_C_1/training_bit_gen_inst.BIT[3].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_A4_C_1/ar_tx_ctrl1.R1 cpm_snd_HSTDM_4_FB1_A4_C_1/ar_tx_ctrl0.R0 cpm_snd_HSTDM_4_FB1_A4_C_1/ar_tx_ctrl0.R1 cpm_snd_HSTDM_4_FB1_A4_C_1/ar_tx_ctrl1.R0 cpm_snd_HSTDM_4_FB1_A4_C_1/tx_core.FF.data_in[*]}] -to [get_cells {cpm_snd_HSTDM_4_FB1_A4_C_1/tx_core.bitslice_tx_data}] {1}


#4637 : from library

set_multicycle_path -setup -end -from [get_cells {cpm_snd_HSTDM_4_FB1_A4_C_0/training_bit_gen_inst.BIT[0].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_A4_C_0/training_bit_gen_inst.BIT[1].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_A4_C_0/training_bit_gen_inst.BIT[2].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_A4_C_0/training_bit_gen_inst.BIT[3].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_A4_C_0/ar_tx_ctrl1.R1 cpm_snd_HSTDM_4_FB1_A4_C_0/ar_tx_ctrl0.R0 cpm_snd_HSTDM_4_FB1_A4_C_0/ar_tx_ctrl0.R1 cpm_snd_HSTDM_4_FB1_A4_C_0/ar_tx_ctrl1.R0 cpm_snd_HSTDM_4_FB1_A4_C_0/tx_core.FF.data_in[*]}] -to [get_cells {cpm_snd_HSTDM_4_FB1_A4_C_0/tx_core.bitslice_tx_data}] {2}
set_multicycle_path -hold -end -from [get_cells {cpm_snd_HSTDM_4_FB1_A4_C_0/training_bit_gen_inst.BIT[0].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_A4_C_0/training_bit_gen_inst.BIT[1].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_A4_C_0/training_bit_gen_inst.BIT[2].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_A4_C_0/training_bit_gen_inst.BIT[3].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_A4_C_0/ar_tx_ctrl1.R1 cpm_snd_HSTDM_4_FB1_A4_C_0/ar_tx_ctrl0.R0 cpm_snd_HSTDM_4_FB1_A4_C_0/ar_tx_ctrl0.R1 cpm_snd_HSTDM_4_FB1_A4_C_0/ar_tx_ctrl1.R0 cpm_snd_HSTDM_4_FB1_A4_C_0/tx_core.FF.data_in[*]}] -to [get_cells {cpm_snd_HSTDM_4_FB1_A4_C_0/tx_core.bitslice_tx_data}] {1}


#4641 : from library

set_multicycle_path -setup -end -from [get_cells {cpm_snd_HSTDM_4_FB1_A4_D_3/training_bit_gen_inst.BIT[0].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_A4_D_3/training_bit_gen_inst.BIT[1].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_A4_D_3/training_bit_gen_inst.BIT[2].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_A4_D_3/training_bit_gen_inst.BIT[3].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_A4_D_3/ar_tx_ctrl1.R1 cpm_snd_HSTDM_4_FB1_A4_D_3/ar_tx_ctrl0.R0 cpm_snd_HSTDM_4_FB1_A4_D_3/ar_tx_ctrl0.R1 cpm_snd_HSTDM_4_FB1_A4_D_3/ar_tx_ctrl1.R0 cpm_snd_HSTDM_4_FB1_A4_D_3/tx_core.FF.data_in[*]}] -to [get_cells {cpm_snd_HSTDM_4_FB1_A4_D_3/tx_core.bitslice_tx_data}] {2}
set_multicycle_path -hold -end -from [get_cells {cpm_snd_HSTDM_4_FB1_A4_D_3/training_bit_gen_inst.BIT[0].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_A4_D_3/training_bit_gen_inst.BIT[1].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_A4_D_3/training_bit_gen_inst.BIT[2].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_A4_D_3/training_bit_gen_inst.BIT[3].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_A4_D_3/ar_tx_ctrl1.R1 cpm_snd_HSTDM_4_FB1_A4_D_3/ar_tx_ctrl0.R0 cpm_snd_HSTDM_4_FB1_A4_D_3/ar_tx_ctrl0.R1 cpm_snd_HSTDM_4_FB1_A4_D_3/ar_tx_ctrl1.R0 cpm_snd_HSTDM_4_FB1_A4_D_3/tx_core.FF.data_in[*]}] -to [get_cells {cpm_snd_HSTDM_4_FB1_A4_D_3/tx_core.bitslice_tx_data}] {1}


#4645 : from library

set_multicycle_path -setup -end -from [get_cells {cpm_snd_HSTDM_4_FB1_A4_D_2/training_bit_gen_inst.BIT[0].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_A4_D_2/training_bit_gen_inst.BIT[1].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_A4_D_2/training_bit_gen_inst.BIT[2].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_A4_D_2/training_bit_gen_inst.BIT[3].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_A4_D_2/ar_tx_ctrl1.R1 cpm_snd_HSTDM_4_FB1_A4_D_2/ar_tx_ctrl0.R0 cpm_snd_HSTDM_4_FB1_A4_D_2/ar_tx_ctrl0.R1 cpm_snd_HSTDM_4_FB1_A4_D_2/ar_tx_ctrl1.R0 cpm_snd_HSTDM_4_FB1_A4_D_2/tx_core.FF.data_in[*]}] -to [get_cells {cpm_snd_HSTDM_4_FB1_A4_D_2/tx_core.bitslice_tx_data}] {2}
set_multicycle_path -hold -end -from [get_cells {cpm_snd_HSTDM_4_FB1_A4_D_2/training_bit_gen_inst.BIT[0].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_A4_D_2/training_bit_gen_inst.BIT[1].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_A4_D_2/training_bit_gen_inst.BIT[2].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_A4_D_2/training_bit_gen_inst.BIT[3].scrambler.shift[*] cpm_snd_HSTDM_4_FB1_A4_D_2/ar_tx_ctrl1.R1 cpm_snd_HSTDM_4_FB1_A4_D_2/ar_tx_ctrl0.R0 cpm_snd_HSTDM_4_FB1_A4_D_2/ar_tx_ctrl0.R1 cpm_snd_HSTDM_4_FB1_A4_D_2/ar_tx_ctrl1.R0 cpm_snd_HSTDM_4_FB1_A4_D_2/tx_core.FF.data_in[*]}] -to [get_cells {cpm_snd_HSTDM_4_FB1_A4_D_2/tx_core.bitslice_tx_data}] {1}


#4648 : from library

set_false_path -to [get_ports {pin_H39}]


#4649 : from library

set_false_path -to [get_ports {pin_G39}]


#4650 : from library

set_false_path -to [get_ports {cpm_s_HSTDM_4_FB1_AI1_N_18}]


#4651 : from library

set_false_path -to [get_ports {cpm_s_HSTDM_4_FB1_AI1_P_18}]


#4652 : from library

set_false_path -to [get_ports {cpm_s_HSTDM_4_FB1_BI3_N_7}]


#4653 : from library

set_false_path -to [get_ports {cpm_s_HSTDM_4_FB1_BI3_P_7}]


#4654 : from library

set_false_path -to [get_ports {cpm_s_HSTDM_4_FB1_BI3_N_8}]


#4655 : from library

set_false_path -to [get_ports {cpm_s_HSTDM_4_FB1_BI3_P_8}]


#4656 : from library

set_false_path -to [get_ports {pin_J31}]


#4657 : from library

set_false_path -to [get_ports {pin_H31}]


#4658 : from library

set_false_path -to [get_ports {cpm_s_HSTDM_4_FB1_A2_C_1}]


#4659 : from library

set_false_path -to [get_ports {cpm_s_HSTDM_4_FB1_A2_C_0}]


#4660 : from library

set_false_path -to [get_ports {pin_BP13}]


#4661 : from library

set_false_path -to [get_ports {pin_BR13}]


#4662 : from library

set_false_path -to [get_ports {cpm_s_HSTDM_4_FB1_A2_D_3}]


#4663 : from library

set_false_path -to [get_ports {cpm_s_HSTDM_4_FB1_A2_D_2}]


#4664 : from library

set_false_path -to [get_ports {cpm_s_HSTDM_4_FB1_A3_C_1}]


#4665 : from library

set_false_path -to [get_ports {cpm_s_HSTDM_4_FB1_A3_C_0}]


#4666 : from library

set_false_path -to [get_ports {pin_BN21}]


#4667 : from library

set_false_path -to [get_ports {pin_BN20}]


#4668 : from library

set_false_path -to [get_ports {cpm_s_HSTDM_4_FB1_A3_D_3}]


#4669 : from library

set_false_path -to [get_ports {cpm_s_HSTDM_4_FB1_A3_D_2}]


#4670 : from library

set_false_path -to [get_ports {cpm_s_HSTDM_4_FB1_A4_C_1}]


#4671 : from library

set_false_path -to [get_ports {cpm_s_HSTDM_4_FB1_A4_C_0}]


#4672 : from library

set_false_path -to [get_ports {pin_BM29}]


#4673 : from library

set_false_path -to [get_ports {pin_BN29}]


#4674 : from library

set_false_path -to [get_ports {cpm_s_HSTDM_4_FB1_A4_D_3}]


#4675 : from library

set_false_path -to [get_ports {cpm_s_HSTDM_4_FB1_A4_D_2}]

group_path -name {hstdm_txclk_1200_bank71_clkoutphy} -weight 2 -quiet
group_path -name {hstdm_txclk_1200_bank71_div2} -weight 2 -quiet
group_path -name {hstdm_txclk_1200_bank60_clkoutphy} -weight 2 -quiet
group_path -name {hstdm_txclk_1200_bank60_div2} -weight 2 -quiet
group_path -name {hstdm_txclk_1200_bank61_clkoutphy} -weight 2 -quiet
group_path -name {hstdm_txclk_1200_bank61_div2} -weight 2 -quiet
group_path -name {hstdm_txclk_1200_bank62_clkoutphy} -weight 2 -quiet
group_path -name {hstdm_txclk_1200_bank62_div2} -weight 2 -quiet
group_path -name {hstdm_txclk_1200_bank69_clkoutphy} -weight 2 -quiet
group_path -name {hstdm_txclk_1200_bank69_div2} -weight 2 -quiet

set_property ASYNC_REG TRUE [get_cells {hstdm_controller/hstdm_cmd_script_ack_ff2}]
set_property ASYNC_REG TRUE [get_cells {hstdm_controller/hstdm_cmd_script_ready_ff1}]
set_property ASYNC_REG TRUE [get_cells {hstdm_controller/hstdm_cmd_script_ack_ff1}]
set_property ASYNC_REG TRUE [get_cells {hstdm_controller/hstdm_cmd_script_ready_ff2}]
set_property ASYNC_REG TRUE [get_cells {hstdm_controller/ar_infopipe_reset.R0}]
set_property ASYNC_REG TRUE [get_cells {hstdm_controller/reset_gen_inst.ar_hstdm_reset.R1}]
set_property ASYNC_REG TRUE [get_cells {hstdm_controller/reset_gen_inst.ar_hstdm_reset.R0}]
set_property ASYNC_REG TRUE [get_cells {hstdm_controller/ar_infopipe_reset.R1}]
set_property DONT_TOUCH TRUE [get_cells {hstdm_clkgeninst/SIMULATION_DISABLE_TRAINING}]
set_property DONT_TOUCH TRUE [get_cells {hstdm_clkgeninst/SIMULATION}]
set_property CLOCK_REGION X7Y1 [get_cells {hstdm_clkgen_1200_bank60/TXCLKDIV2.txclkdiv2_bufg}]
set_property ASYNC_REG TRUE [get_cells {hstdm_clkgen_1200_bank60/ar_locked.R1}]
set_property ASYNC_REG TRUE [get_cells {hstdm_clkgen_1200_bank60/ar_locked.R0}]
set_property CLOCK_REGION X7Y2 [get_cells {hstdm_clkgen_1200_bank61/TXCLKDIV2.txclkdiv2_bufg}]
set_property ASYNC_REG TRUE [get_cells {hstdm_clkgen_1200_bank61/ar_locked.R1}]
set_property ASYNC_REG TRUE [get_cells {hstdm_clkgen_1200_bank61/ar_locked.R0}]
set_property CLOCK_REGION X7Y3 [get_cells {hstdm_clkgen_1200_bank62/TXCLKDIV2.txclkdiv2_bufg}]
set_property ASYNC_REG TRUE [get_cells {hstdm_clkgen_1200_bank62/ar_locked.R1}]
set_property ASYNC_REG TRUE [get_cells {hstdm_clkgen_1200_bank62/ar_locked.R0}]
set_property CLOCK_REGION X7Y10 [get_cells {hstdm_clkgen_1200_bank69/TXCLKDIV2.txclkdiv2_bufg}]
set_property ASYNC_REG TRUE [get_cells {hstdm_clkgen_1200_bank69/ar_locked.R1}]
set_property ASYNC_REG TRUE [get_cells {hstdm_clkgen_1200_bank69/ar_locked.R0}]
set_property CLOCK_REGION X7Y12 [get_cells {hstdm_clkgen_1200_bank71/TXCLKDIV2.txclkdiv2_bufg}]
set_property ASYNC_REG TRUE [get_cells {hstdm_clkgen_1200_bank71/ar_locked.R1}]
set_property ASYNC_REG TRUE [get_cells {hstdm_clkgen_1200_bank71/ar_locked.R0}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_AI1_N_18/ar_tx_ctrl1.R0}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_AI1_N_18/ar_tx_ctrl0.R1}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_AI1_N_18/ar_tx_ctrl0.R0}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_AI1_N_18/ar_tx_ctrl1.R1}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_AI1_P_18/ar_tx_ctrl1.R0}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_AI1_P_18/ar_tx_ctrl0.R1}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_AI1_P_18/ar_tx_ctrl0.R0}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_AI1_P_18/ar_tx_ctrl1.R1}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_BI3_N_7/ar_tx_ctrl1.R0}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_BI3_N_7/ar_tx_ctrl0.R1}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_BI3_N_7/ar_tx_ctrl0.R0}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_BI3_N_7/ar_tx_ctrl1.R1}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_BI3_P_7/ar_tx_ctrl1.R0}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_BI3_P_7/ar_tx_ctrl0.R1}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_BI3_P_7/ar_tx_ctrl0.R0}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_BI3_P_7/ar_tx_ctrl1.R1}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_BI3_N_8/ar_tx_ctrl1.R1}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_BI3_N_8/ar_tx_ctrl1.R0}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_BI3_N_8/ar_tx_ctrl0.R1}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_BI3_N_8/ar_tx_ctrl0.R0}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_BI3_P_8/ar_tx_ctrl1.R0}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_BI3_P_8/ar_tx_ctrl0.R1}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_BI3_P_8/ar_tx_ctrl0.R0}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_BI3_P_8/ar_tx_ctrl1.R1}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_A2_C_1/ar_tx_ctrl1.R0}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_A2_C_1/ar_tx_ctrl0.R1}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_A2_C_1/ar_tx_ctrl0.R0}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_A2_C_1/ar_tx_ctrl1.R1}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_A2_C_0/ar_tx_ctrl1.R0}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_A2_C_0/ar_tx_ctrl0.R1}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_A2_C_0/ar_tx_ctrl0.R0}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_A2_C_0/ar_tx_ctrl1.R1}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_A2_D_3/ar_tx_ctrl1.R0}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_A2_D_3/ar_tx_ctrl0.R1}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_A2_D_3/ar_tx_ctrl0.R0}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_A2_D_3/ar_tx_ctrl1.R1}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_A2_D_2/ar_tx_ctrl1.R0}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_A2_D_2/ar_tx_ctrl0.R1}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_A2_D_2/ar_tx_ctrl0.R0}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_A2_D_2/ar_tx_ctrl1.R1}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_A3_C_1/ar_tx_ctrl1.R0}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_A3_C_1/ar_tx_ctrl0.R1}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_A3_C_1/ar_tx_ctrl0.R0}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_A3_C_1/ar_tx_ctrl1.R1}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_A3_C_0/ar_tx_ctrl1.R0}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_A3_C_0/ar_tx_ctrl0.R1}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_A3_C_0/ar_tx_ctrl0.R0}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_A3_C_0/ar_tx_ctrl1.R1}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_A3_D_3/ar_tx_ctrl1.R0}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_A3_D_3/ar_tx_ctrl0.R1}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_A3_D_3/ar_tx_ctrl0.R0}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_A3_D_3/ar_tx_ctrl1.R1}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_A3_D_2/ar_tx_ctrl1.R0}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_A3_D_2/ar_tx_ctrl0.R1}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_A3_D_2/ar_tx_ctrl0.R0}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_A3_D_2/ar_tx_ctrl1.R1}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_A4_C_1/ar_tx_ctrl1.R0}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_A4_C_1/ar_tx_ctrl0.R1}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_A4_C_1/ar_tx_ctrl0.R0}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_A4_C_1/ar_tx_ctrl1.R1}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_A4_C_0/ar_tx_ctrl1.R0}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_A4_C_0/ar_tx_ctrl0.R1}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_A4_C_0/ar_tx_ctrl0.R0}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_A4_C_0/ar_tx_ctrl1.R1}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_A4_D_3/ar_tx_ctrl1.R0}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_A4_D_3/ar_tx_ctrl0.R1}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_A4_D_3/ar_tx_ctrl0.R0}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_A4_D_3/ar_tx_ctrl1.R1}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_A4_D_2/ar_tx_ctrl1.R0}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_A4_D_2/ar_tx_ctrl0.R1}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_A4_D_2/ar_tx_ctrl0.R0}]
set_property ASYNC_REG TRUE [get_cells {cpm_snd_HSTDM_4_FB1_A4_D_2/ar_tx_ctrl1.R1}]
set_property ASYNC_REG TRUE [get_cells {hstdm_memory/ar_infopipe_reset.R1}]
set_property ASYNC_REG TRUE [get_cells {hstdm_memory/ar_infopipe_reset.R0}]
set_property DONT_TOUCH TRUE [get_cells {clk_ibufgds}]
# IOSTANDARD on PAD clk_ibufgds will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BU38 [get_cells {DBG_DOUT_7_obuf}]
# IOSTANDARD on PAD DBG_DOUT_7_obuf will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BV38 [get_cells {DBG_DOUT_6_obuf}]
# IOSTANDARD on PAD DBG_DOUT_6_obuf will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BU36 [get_cells {DBG_DOUT_5_obuf}]
# IOSTANDARD on PAD DBG_DOUT_5_obuf will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BV36 [get_cells {DBG_DOUT_4_obuf}]
# IOSTANDARD on PAD DBG_DOUT_4_obuf will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BR37 [get_cells {DBG_DOUT_3_obuf}]
# IOSTANDARD on PAD DBG_DOUT_3_obuf will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BR38 [get_cells {DBG_DOUT_2_obuf}]
# IOSTANDARD on PAD DBG_DOUT_2_obuf will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC CA34 [get_cells {DBG_DOUT_1_obuf}]
# IOSTANDARD on PAD DBG_DOUT_1_obuf will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC CA35 [get_cells {DBG_DOUT_0_obuf}]
# IOSTANDARD on PAD DBG_DOUT_0_obuf will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC CC35 [get_cells {MNGLINK_TX_obuf}]
# IOSTANDARD on PAD MNGLINK_TX_obuf will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BT36 [get_cells {DUMMY_GSR_PORT_obuf}]
# IOSTANDARD on PAD DUMMY_GSR_PORT_obuf will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC CB37 [get_cells {DUMMY_PORT_obuf}]
# IOSTANDARD on PAD DUMMY_PORT_obuf will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BR39 [get_cells {AFPGA_LOCK_CDi_O_obuf}]
# IOSTANDARD on PAD AFPGA_LOCK_CDi_O_obuf will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BY35 [get_cells {AFPGA_GLNK_OUT_obuf}]
# IOSTANDARD on PAD AFPGA_GLNK_OUT_obuf will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC CB34 [get_cells {UMR3_SIB_LINK_OUT_obuf[1]}]
# IOSTANDARD on PAD UMR3_SIB_LINK_OUT_obuf[1] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC CC34 [get_cells {UMR3_SIB_LINK_OUT_obuf[0]}]
# IOSTANDARD on PAD UMR3_SIB_LINK_OUT_obuf[0] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BG22 [get_cells {INSTRUCID_31_obuf[31]}]
# IOSTANDARD on PAD INSTRUCID_31_obuf[31] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BG24 [get_cells {INSTRUCID_28_29_obuf[28]}]
# IOSTANDARD on PAD INSTRUCID_28_29_obuf[28] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BG21 [get_cells {INSTRUCID_28_29_obuf[29]}]
# IOSTANDARD on PAD INSTRUCID_28_29_obuf[29] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BJ23 [get_cells {INSTRUCID_15_26_obuf[15]}]
# IOSTANDARD on PAD INSTRUCID_15_26_obuf[15] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BH23 [get_cells {INSTRUCID_15_26_obuf[16]}]
# IOSTANDARD on PAD INSTRUCID_15_26_obuf[16] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BJ21 [get_cells {INSTRUCID_15_26_obuf[17]}]
# IOSTANDARD on PAD INSTRUCID_15_26_obuf[17] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BH21 [get_cells {INSTRUCID_15_26_obuf[18]}]
# IOSTANDARD on PAD INSTRUCID_15_26_obuf[18] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BG23 [get_cells {INSTRUCID_15_26_obuf[19]}]
# IOSTANDARD on PAD INSTRUCID_15_26_obuf[19] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BF21 [get_cells {INSTRUCID_15_26_obuf[20]}]
# IOSTANDARD on PAD INSTRUCID_15_26_obuf[20] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BF22 [get_cells {INSTRUCID_15_26_obuf[21]}]
# IOSTANDARD on PAD INSTRUCID_15_26_obuf[21] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BF24 [get_cells {INSTRUCID_15_26_obuf[22]}]
# IOSTANDARD on PAD INSTRUCID_15_26_obuf[22] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BE24 [get_cells {INSTRUCID_15_26_obuf[23]}]
# IOSTANDARD on PAD INSTRUCID_15_26_obuf[23] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BF20 [get_cells {INSTRUCID_15_26_obuf[24]}]
# IOSTANDARD on PAD INSTRUCID_15_26_obuf[24] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BE20 [get_cells {INSTRUCID_15_26_obuf[25]}]
# IOSTANDARD on PAD INSTRUCID_15_26_obuf[25] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BH24 [get_cells {INSTRUCID_15_26_obuf[26]}]
# IOSTANDARD on PAD INSTRUCID_15_26_obuf[26] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BP23 [get_cells {INSTRUCID_0_11_obuf[0]}]
# IOSTANDARD on PAD INSTRUCID_0_11_obuf[0] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BN23 [get_cells {INSTRUCID_0_11_obuf[1]}]
# IOSTANDARD on PAD INSTRUCID_0_11_obuf[1] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BL19 [get_cells {INSTRUCID_0_11_obuf[2]}]
# IOSTANDARD on PAD INSTRUCID_0_11_obuf[2] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BL20 [get_cells {INSTRUCID_0_11_obuf[3]}]
# IOSTANDARD on PAD INSTRUCID_0_11_obuf[3] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BE22 [get_cells {INSTRUCID_0_11_obuf[4]}]
# IOSTANDARD on PAD INSTRUCID_0_11_obuf[4] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BE23 [get_cells {INSTRUCID_0_11_obuf[5]}]
# IOSTANDARD on PAD INSTRUCID_0_11_obuf[5] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BK19 [get_cells {INSTRUCID_0_11_obuf[6]}]
# IOSTANDARD on PAD INSTRUCID_0_11_obuf[6] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BK20 [get_cells {INSTRUCID_0_11_obuf[7]}]
# IOSTANDARD on PAD INSTRUCID_0_11_obuf[7] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BH19 [get_cells {INSTRUCID_0_11_obuf[8]}]
# IOSTANDARD on PAD INSTRUCID_0_11_obuf[8] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BH20 [get_cells {INSTRUCID_0_11_obuf[9]}]
# IOSTANDARD on PAD INSTRUCID_0_11_obuf[9] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BK23 [get_cells {INSTRUCID_0_11_obuf[10]}]
# IOSTANDARD on PAD INSTRUCID_0_11_obuf[10] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BK24 [get_cells {INSTRUCID_0_11_obuf[11]}]
# IOSTANDARD on PAD INSTRUCID_0_11_obuf[11] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BF16 [get_cells {WRWB_aptn_ft_obuf[4]}]
# IOSTANDARD on PAD WRWB_aptn_ft_obuf[4] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BF15 [get_cells {WRWB_aptn_ft_obuf[3]}]
# IOSTANDARD on PAD WRWB_aptn_ft_obuf[3] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BD15 [get_cells {WRWB_aptn_ft_obuf[2]}]
# IOSTANDARD on PAD WRWB_aptn_ft_obuf[2] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BE15 [get_cells {WRWB_aptn_ft_obuf[1]}]
# IOSTANDARD on PAD WRWB_aptn_ft_obuf[1] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BG14 [get_cells {WRWB_aptn_ft_obuf[0]}]
# IOSTANDARD on PAD WRWB_aptn_ft_obuf[0] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BL16 [get_cells {WRMEM_aptn_ft_0_obuf[4]}]
# IOSTANDARD on PAD WRMEM_aptn_ft_0_obuf[4] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BM16 [get_cells {WRMEM_aptn_ft_0_obuf[3]}]
# IOSTANDARD on PAD WRMEM_aptn_ft_0_obuf[3] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BH18 [get_cells {WRMEM_aptn_ft_0_obuf[2]}]
# IOSTANDARD on PAD WRMEM_aptn_ft_0_obuf[2] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BJ18 [get_cells {WRMEM_aptn_ft_0_obuf[1]}]
# IOSTANDARD on PAD WRMEM_aptn_ft_0_obuf[1] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BH16 [get_cells {WRMEM_aptn_ft_0_obuf[0]}]
# IOSTANDARD on PAD WRMEM_aptn_ft_0_obuf[0] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BJ16 [get_cells {WRITEDATAWB_aptn_ft_obuf[63]}]
# IOSTANDARD on PAD WRITEDATAWB_aptn_ft_obuf[63] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BH15 [get_cells {WRITEDATAWB_aptn_ft_obuf[62]}]
# IOSTANDARD on PAD WRITEDATAWB_aptn_ft_obuf[62] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BJ15 [get_cells {WRITEDATAWB_aptn_ft_obuf[61]}]
# IOSTANDARD on PAD WRITEDATAWB_aptn_ft_obuf[61] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BK15 [get_cells {WRITEDATAWB_aptn_ft_obuf[60]}]
# IOSTANDARD on PAD WRITEDATAWB_aptn_ft_obuf[60] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BK14 [get_cells {WRITEDATAWB_aptn_ft_obuf[59]}]
# IOSTANDARD on PAD WRITEDATAWB_aptn_ft_obuf[59] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BJ13 [get_cells {WRITEDATAWB_aptn_ft_obuf[58]}]
# IOSTANDARD on PAD WRITEDATAWB_aptn_ft_obuf[58] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BK13 [get_cells {WRITEDATAWB_aptn_ft_obuf[57]}]
# IOSTANDARD on PAD WRITEDATAWB_aptn_ft_obuf[57] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BK18 [get_cells {WRITEDATAWB_aptn_ft_obuf[56]}]
# IOSTANDARD on PAD WRITEDATAWB_aptn_ft_obuf[56] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BN16 [get_cells {WRITEDATAWB_aptn_ft_obuf[55]}]
# IOSTANDARD on PAD WRITEDATAWB_aptn_ft_obuf[55] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BN15 [get_cells {WRITEDATAWB_aptn_ft_obuf[54]}]
# IOSTANDARD on PAD WRITEDATAWB_aptn_ft_obuf[54] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BL15 [get_cells {WRITEDATAWB_aptn_ft_obuf[53]}]
# IOSTANDARD on PAD WRITEDATAWB_aptn_ft_obuf[53] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BL14 [get_cells {WRITEDATAWB_aptn_ft_obuf[52]}]
# IOSTANDARD on PAD WRITEDATAWB_aptn_ft_obuf[52] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BN14 [get_cells {WRITEDATAWB_aptn_ft_obuf[51]}]
# IOSTANDARD on PAD WRITEDATAWB_aptn_ft_obuf[51] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BN13 [get_cells {WRITEDATAWB_aptn_ft_obuf[50]}]
# IOSTANDARD on PAD WRITEDATAWB_aptn_ft_obuf[50] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BL17 [get_cells {WRITEDATAWB_aptn_ft_obuf[49]}]
# IOSTANDARD on PAD WRITEDATAWB_aptn_ft_obuf[49] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BM17 [get_cells {WRITEDATAWB_aptn_ft_obuf[48]}]
# IOSTANDARD on PAD WRITEDATAWB_aptn_ft_obuf[48] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BM14 [get_cells {WRITEDATAWB_aptn_ft_obuf[47]}]
# IOSTANDARD on PAD WRITEDATAWB_aptn_ft_obuf[47] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BM13 [get_cells {WRITEDATAWB_aptn_ft_obuf[46]}]
# IOSTANDARD on PAD WRITEDATAWB_aptn_ft_obuf[46] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BJ17 [get_cells {WRITEDATAWB_aptn_ft_obuf[45]}]
# IOSTANDARD on PAD WRITEDATAWB_aptn_ft_obuf[45] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BK17 [get_cells {WRITEDATAWB_aptn_ft_obuf[44]}]
# IOSTANDARD on PAD WRITEDATAWB_aptn_ft_obuf[44] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BT15 [get_cells {WRITEDATAWB_aptn_ft_obuf[43]}]
# IOSTANDARD on PAD WRITEDATAWB_aptn_ft_obuf[43] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BT14 [get_cells {WRITEDATAWB_aptn_ft_obuf[42]}]
# IOSTANDARD on PAD WRITEDATAWB_aptn_ft_obuf[42] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BN18 [get_cells {WRITEDATAWB_aptn_ft_obuf[41]}]
# IOSTANDARD on PAD WRITEDATAWB_aptn_ft_obuf[41] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BP18 [get_cells {WRITEDATAWB_aptn_ft_obuf[40]}]
# IOSTANDARD on PAD WRITEDATAWB_aptn_ft_obuf[40] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BP17 [get_cells {WRITEDATAWB_aptn_ft_obuf[39]}]
# IOSTANDARD on PAD WRITEDATAWB_aptn_ft_obuf[39] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BR17 [get_cells {WRITEDATAWB_aptn_ft_obuf[38]}]
# IOSTANDARD on PAD WRITEDATAWB_aptn_ft_obuf[38] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BJ22 [get_cells {WRITEDATAWB_aptn_ft_obuf[37]}]
# IOSTANDARD on PAD WRITEDATAWB_aptn_ft_obuf[37] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BH14 [get_cells {WRITEDATAWB_aptn_ft_obuf[36]}]
# IOSTANDARD on PAD WRITEDATAWB_aptn_ft_obuf[36] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BE14 [get_cells {WRITEDATAWB_aptn_ft_obuf[35]}]
# IOSTANDARD on PAD WRITEDATAWB_aptn_ft_obuf[35] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BF14 [get_cells {WRITEDATAWB_aptn_ft_obuf[34]}]
# IOSTANDARD on PAD WRITEDATAWB_aptn_ft_obuf[34] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BG13 [get_cells {WRITEDATAWB_aptn_ft_obuf[33]}]
# IOSTANDARD on PAD WRITEDATAWB_aptn_ft_obuf[33] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BH13 [get_cells {WRITEDATAWB_aptn_ft_obuf[32]}]
# IOSTANDARD on PAD WRITEDATAWB_aptn_ft_obuf[32] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BD13 [get_cells {WRITEDATAWB_aptn_ft_obuf[31]}]
# IOSTANDARD on PAD WRITEDATAWB_aptn_ft_obuf[31] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BE13 [get_cells {WRITEDATAWB_aptn_ft_obuf[30]}]
# IOSTANDARD on PAD WRITEDATAWB_aptn_ft_obuf[30] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BC16 [get_cells {WRITEDATAWB_aptn_ft_obuf[29]}]
# IOSTANDARD on PAD WRITEDATAWB_aptn_ft_obuf[29] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BD16 [get_cells {WRITEDATAWB_aptn_ft_obuf[28]}]
# IOSTANDARD on PAD WRITEDATAWB_aptn_ft_obuf[28] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BG18 [get_cells {WRITEDATAWB_aptn_ft_obuf[27]}]
# IOSTANDARD on PAD WRITEDATAWB_aptn_ft_obuf[27] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BG17 [get_cells {WRITEDATAWB_aptn_ft_obuf[26]}]
# IOSTANDARD on PAD WRITEDATAWB_aptn_ft_obuf[26] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BF17 [get_cells {WRITEDATAWB_aptn_ft_obuf[25]}]
# IOSTANDARD on PAD WRITEDATAWB_aptn_ft_obuf[25] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BG16 [get_cells {WRITEDATAWB_aptn_ft_obuf[24]}]
# IOSTANDARD on PAD WRITEDATAWB_aptn_ft_obuf[24] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BF19 [get_cells {WRITEDATAWB_aptn_ft_obuf[23]}]
# IOSTANDARD on PAD WRITEDATAWB_aptn_ft_obuf[23] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BG19 [get_cells {WRITEDATAWB_aptn_ft_obuf[22]}]
# IOSTANDARD on PAD WRITEDATAWB_aptn_ft_obuf[22] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC AW17 [get_cells {WRITEDATAWB_aptn_ft_obuf[21]}]
# IOSTANDARD on PAD WRITEDATAWB_aptn_ft_obuf[21] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC AY17 [get_cells {WRITEDATAWB_aptn_ft_obuf[20]}]
# IOSTANDARD on PAD WRITEDATAWB_aptn_ft_obuf[20] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC AT16 [get_cells {WRITEDATAWB_aptn_ft_obuf[19]}]
# IOSTANDARD on PAD WRITEDATAWB_aptn_ft_obuf[19] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC AT15 [get_cells {WRITEDATAWB_aptn_ft_obuf[18]}]
# IOSTANDARD on PAD WRITEDATAWB_aptn_ft_obuf[18] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC AU17 [get_cells {WRITEDATAWB_aptn_ft_obuf[17]}]
# IOSTANDARD on PAD WRITEDATAWB_aptn_ft_obuf[17] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC AU16 [get_cells {WRITEDATAWB_aptn_ft_obuf[16]}]
# IOSTANDARD on PAD WRITEDATAWB_aptn_ft_obuf[16] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC AV16 [get_cells {WRITEDATAWB_aptn_ft_obuf[15]}]
# IOSTANDARD on PAD WRITEDATAWB_aptn_ft_obuf[15] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC AV15 [get_cells {WRITEDATAWB_aptn_ft_obuf[14]}]
# IOSTANDARD on PAD WRITEDATAWB_aptn_ft_obuf[14] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC AY14 [get_cells {WRITEDATAWB_aptn_ft_obuf[13]}]
# IOSTANDARD on PAD WRITEDATAWB_aptn_ft_obuf[13] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC AY13 [get_cells {WRITEDATAWB_aptn_ft_obuf[12]}]
# IOSTANDARD on PAD WRITEDATAWB_aptn_ft_obuf[12] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC AW16 [get_cells {WRITEDATAWB_aptn_ft_obuf[11]}]
# IOSTANDARD on PAD WRITEDATAWB_aptn_ft_obuf[11] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC AW15 [get_cells {WRITEDATAWB_aptn_ft_obuf[10]}]
# IOSTANDARD on PAD WRITEDATAWB_aptn_ft_obuf[10] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BA17 [get_cells {WRITEDATAWB_aptn_ft_obuf[9]}]
# IOSTANDARD on PAD WRITEDATAWB_aptn_ft_obuf[9] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BA16 [get_cells {WRITEDATAWB_aptn_ft_obuf[8]}]
# IOSTANDARD on PAD WRITEDATAWB_aptn_ft_obuf[8] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC AY15 [get_cells {WRITEDATAWB_aptn_ft_obuf[7]}]
# IOSTANDARD on PAD WRITEDATAWB_aptn_ft_obuf[7] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BA15 [get_cells {WRITEDATAWB_aptn_ft_obuf[6]}]
# IOSTANDARD on PAD WRITEDATAWB_aptn_ft_obuf[6] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BB17 [get_cells {WRITEDATAWB_aptn_ft_obuf[5]}]
# IOSTANDARD on PAD WRITEDATAWB_aptn_ft_obuf[5] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BB16 [get_cells {WRITEDATAWB_aptn_ft_obuf[4]}]
# IOSTANDARD on PAD WRITEDATAWB_aptn_ft_obuf[4] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BA14 [get_cells {WRITEDATAWB_aptn_ft_obuf[3]}]
# IOSTANDARD on PAD WRITEDATAWB_aptn_ft_obuf[3] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC L37 [get_cells {WRITEDATAWB_aptn_ft_obuf[2]}]
# IOSTANDARD on PAD WRITEDATAWB_aptn_ft_obuf[2] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC M37 [get_cells {WRITEDATAWB_aptn_ft_obuf[1]}]
# IOSTANDARD on PAD WRITEDATAWB_aptn_ft_obuf[1] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC M38 [get_cells {WRITEDATAWB_aptn_ft_obuf[0]}]
# IOSTANDARD on PAD WRITEDATAWB_aptn_ft_obuf[0] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BK44 [get_cells {WREX_aptn_ft_obuf[3]}]
# IOSTANDARD on PAD WREX_aptn_ft_obuf[3] will NOT be written out, check the corresponding port for IOSTANDARD
set_property SLEW FAST [get_ports {WREX_aptn_ft_obuf[3]}]
set_property LOC BW55 [get_cells {WREX_aptn_ft_obuf[2]}]
# IOSTANDARD on PAD WREX_aptn_ft_obuf[2] will NOT be written out, check the corresponding port for IOSTANDARD
set_property SLEW FAST [get_ports {WREX_aptn_ft_obuf[2]}]
set_property LOC BT60 [get_cells {WREX_aptn_ft_obuf[1]}]
# IOSTANDARD on PAD WREX_aptn_ft_obuf[1] will NOT be written out, check the corresponding port for IOSTANDARD
set_property SLEW FAST [get_ports {WREX_aptn_ft_obuf[1]}]
set_property LOC BT61 [get_cells {WREX_aptn_ft_obuf[0]}]
# IOSTANDARD on PAD WREX_aptn_ft_obuf[0] will NOT be written out, check the corresponding port for IOSTANDARD
set_property SLEW FAST [get_ports {WREX_aptn_ft_obuf[0]}]
set_property LOC BM19 [get_cells {DMOUTWB_aptn_ft_obuf[63]}]
# IOSTANDARD on PAD DMOUTWB_aptn_ft_obuf[63] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BN19 [get_cells {DMOUTWB_aptn_ft_obuf[62]}]
# IOSTANDARD on PAD DMOUTWB_aptn_ft_obuf[62] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BL27 [get_cells {DMOUTWB_aptn_ft_obuf[61]}]
# IOSTANDARD on PAD DMOUTWB_aptn_ft_obuf[61] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BL26 [get_cells {DMOUTWB_aptn_ft_obuf[60]}]
# IOSTANDARD on PAD DMOUTWB_aptn_ft_obuf[60] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BH26 [get_cells {DMOUTWB_aptn_ft_obuf[59]}]
# IOSTANDARD on PAD DMOUTWB_aptn_ft_obuf[59] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BH25 [get_cells {DMOUTWB_aptn_ft_obuf[58]}]
# IOSTANDARD on PAD DMOUTWB_aptn_ft_obuf[58] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BE28 [get_cells {DMOUTWB_aptn_ft_obuf[57]}]
# IOSTANDARD on PAD DMOUTWB_aptn_ft_obuf[57] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BE27 [get_cells {DMOUTWB_aptn_ft_obuf[56]}]
# IOSTANDARD on PAD DMOUTWB_aptn_ft_obuf[56] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BF26 [get_cells {DMOUTWB_aptn_ft_obuf[55]}]
# IOSTANDARD on PAD DMOUTWB_aptn_ft_obuf[55] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BG26 [get_cells {DMOUTWB_aptn_ft_obuf[54]}]
# IOSTANDARD on PAD DMOUTWB_aptn_ft_obuf[54] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BE25 [get_cells {DMOUTWB_aptn_ft_obuf[53]}]
# IOSTANDARD on PAD DMOUTWB_aptn_ft_obuf[53] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BF25 [get_cells {DMOUTWB_aptn_ft_obuf[52]}]
# IOSTANDARD on PAD DMOUTWB_aptn_ft_obuf[52] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BF29 [get_cells {DMOUTWB_aptn_ft_obuf[51]}]
# IOSTANDARD on PAD DMOUTWB_aptn_ft_obuf[51] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BG29 [get_cells {DMOUTWB_aptn_ft_obuf[50]}]
# IOSTANDARD on PAD DMOUTWB_aptn_ft_obuf[50] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BH28 [get_cells {DMOUTWB_aptn_ft_obuf[49]}]
# IOSTANDARD on PAD DMOUTWB_aptn_ft_obuf[49] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BJ27 [get_cells {DMOUTWB_aptn_ft_obuf[48]}]
# IOSTANDARD on PAD DMOUTWB_aptn_ft_obuf[48] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BK27 [get_cells {DMOUTWB_aptn_ft_obuf[47]}]
# IOSTANDARD on PAD DMOUTWB_aptn_ft_obuf[47] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BJ26 [get_cells {DMOUTWB_aptn_ft_obuf[46]}]
# IOSTANDARD on PAD DMOUTWB_aptn_ft_obuf[46] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BJ25 [get_cells {DMOUTWB_aptn_ft_obuf[45]}]
# IOSTANDARD on PAD DMOUTWB_aptn_ft_obuf[45] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BK25 [get_cells {DMOUTWB_aptn_ft_obuf[44]}]
# IOSTANDARD on PAD DMOUTWB_aptn_ft_obuf[44] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BL25 [get_cells {DMOUTWB_aptn_ft_obuf[43]}]
# IOSTANDARD on PAD DMOUTWB_aptn_ft_obuf[43] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BJ28 [get_cells {DMOUTWB_aptn_ft_obuf[42]}]
# IOSTANDARD on PAD DMOUTWB_aptn_ft_obuf[42] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BK28 [get_cells {DMOUTWB_aptn_ft_obuf[41]}]
# IOSTANDARD on PAD DMOUTWB_aptn_ft_obuf[41] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BK29 [get_cells {DMOUTWB_aptn_ft_obuf[40]}]
# IOSTANDARD on PAD DMOUTWB_aptn_ft_obuf[40] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BL29 [get_cells {DMOUTWB_aptn_ft_obuf[39]}]
# IOSTANDARD on PAD DMOUTWB_aptn_ft_obuf[39] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BF27 [get_cells {DMOUTWB_aptn_ft_obuf[38]}]
# IOSTANDARD on PAD DMOUTWB_aptn_ft_obuf[38] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BG27 [get_cells {DMOUTWB_aptn_ft_obuf[37]}]
# IOSTANDARD on PAD DMOUTWB_aptn_ft_obuf[37] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BN25 [get_cells {DMOUTWB_aptn_ft_obuf[36]}]
# IOSTANDARD on PAD DMOUTWB_aptn_ft_obuf[36] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BP25 [get_cells {DMOUTWB_aptn_ft_obuf[35]}]
# IOSTANDARD on PAD DMOUTWB_aptn_ft_obuf[35] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BM28 [get_cells {DMOUTWB_aptn_ft_obuf[34]}]
# IOSTANDARD on PAD DMOUTWB_aptn_ft_obuf[34] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BN28 [get_cells {DMOUTWB_aptn_ft_obuf[33]}]
# IOSTANDARD on PAD DMOUTWB_aptn_ft_obuf[33] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC A35 [get_cells {DMOUTWB_aptn_ft_obuf[32]}]
# IOSTANDARD on PAD DMOUTWB_aptn_ft_obuf[32] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC A37 [get_cells {DMOUTWB_aptn_ft_obuf[31]}]
# IOSTANDARD on PAD DMOUTWB_aptn_ft_obuf[31] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC B34 [get_cells {DMOUTWB_aptn_ft_obuf[30]}]
# IOSTANDARD on PAD DMOUTWB_aptn_ft_obuf[30] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC A36 [get_cells {DMOUTWB_aptn_ft_obuf[29]}]
# IOSTANDARD on PAD DMOUTWB_aptn_ft_obuf[29] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC H36 [get_cells {DMOUTWB_aptn_ft_obuf[28]}]
# IOSTANDARD on PAD DMOUTWB_aptn_ft_obuf[28] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC E34 [get_cells {DMOUTWB_aptn_ft_obuf[27]}]
# IOSTANDARD on PAD DMOUTWB_aptn_ft_obuf[27] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC J36 [get_cells {DMOUTWB_aptn_ft_obuf[26]}]
# IOSTANDARD on PAD DMOUTWB_aptn_ft_obuf[26] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC F37 [get_cells {DMOUTWB_aptn_ft_obuf[25]}]
# IOSTANDARD on PAD DMOUTWB_aptn_ft_obuf[25] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC G38 [get_cells {DMOUTWB_aptn_ft_obuf[24]}]
# IOSTANDARD on PAD DMOUTWB_aptn_ft_obuf[24] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC A34 [get_cells {DMOUTWB_aptn_ft_obuf[23]}]
# IOSTANDARD on PAD DMOUTWB_aptn_ft_obuf[23] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC B37 [get_cells {DMOUTWB_aptn_ft_obuf[22]}]
# IOSTANDARD on PAD DMOUTWB_aptn_ft_obuf[22] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC C34 [get_cells {DMOUTWB_aptn_ft_obuf[21]}]
# IOSTANDARD on PAD DMOUTWB_aptn_ft_obuf[21] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC B36 [get_cells {DMOUTWB_aptn_ft_obuf[20]}]
# IOSTANDARD on PAD DMOUTWB_aptn_ft_obuf[20] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC H35 [get_cells {DMOUTWB_aptn_ft_obuf[19]}]
# IOSTANDARD on PAD DMOUTWB_aptn_ft_obuf[19] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC F34 [get_cells {DMOUTWB_aptn_ft_obuf[18]}]
# IOSTANDARD on PAD DMOUTWB_aptn_ft_obuf[18] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC J35 [get_cells {DMOUTWB_aptn_ft_obuf[17]}]
# IOSTANDARD on PAD DMOUTWB_aptn_ft_obuf[17] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC G37 [get_cells {DMOUTWB_aptn_ft_obuf[16]}]
# IOSTANDARD on PAD DMOUTWB_aptn_ft_obuf[16] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC H38 [get_cells {DMOUTWB_aptn_ft_obuf[15]}]
# IOSTANDARD on PAD DMOUTWB_aptn_ft_obuf[15] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC D37 [get_cells {DMOUTWB_aptn_ft_obuf[14]}]
# IOSTANDARD on PAD DMOUTWB_aptn_ft_obuf[14] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC D27 [get_cells {DMOUTWB_aptn_ft_obuf[13]}]
# IOSTANDARD on PAD DMOUTWB_aptn_ft_obuf[13] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC A27 [get_cells {DMOUTWB_aptn_ft_obuf[12]}]
# IOSTANDARD on PAD DMOUTWB_aptn_ft_obuf[12] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC C29 [get_cells {DMOUTWB_aptn_ft_obuf[11]}]
# IOSTANDARD on PAD DMOUTWB_aptn_ft_obuf[11] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC A29 [get_cells {DMOUTWB_aptn_ft_obuf[10]}]
# IOSTANDARD on PAD DMOUTWB_aptn_ft_obuf[10] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC D30 [get_cells {DMOUTWB_aptn_ft_obuf[9]}]
# IOSTANDARD on PAD DMOUTWB_aptn_ft_obuf[9] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC B28 [get_cells {DMOUTWB_aptn_ft_obuf[8]}]
# IOSTANDARD on PAD DMOUTWB_aptn_ft_obuf[8] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC A31 [get_cells {DMOUTWB_aptn_ft_obuf[7]}]
# IOSTANDARD on PAD DMOUTWB_aptn_ft_obuf[7] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC C33 [get_cells {DMOUTWB_aptn_ft_obuf[6]}]
# IOSTANDARD on PAD DMOUTWB_aptn_ft_obuf[6] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC B31 [get_cells {DMOUTWB_aptn_ft_obuf[5]}]
# IOSTANDARD on PAD DMOUTWB_aptn_ft_obuf[5] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC B32 [get_cells {DMOUTWB_aptn_ft_obuf[4]}]
# IOSTANDARD on PAD DMOUTWB_aptn_ft_obuf[4] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC D28 [get_cells {DMOUTWB_aptn_ft_obuf[3]}]
# IOSTANDARD on PAD DMOUTWB_aptn_ft_obuf[3] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC B27 [get_cells {DMOUTWB_aptn_ft_obuf[2]}]
# IOSTANDARD on PAD DMOUTWB_aptn_ft_obuf[2] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC C30 [get_cells {DMOUTWB_aptn_ft_obuf[1]}]
# IOSTANDARD on PAD DMOUTWB_aptn_ft_obuf[1] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC A30 [get_cells {DMOUTWB_aptn_ft_obuf[0]}]
# IOSTANDARD on PAD DMOUTWB_aptn_ft_obuf[0] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC E30 [get_cells {ALUOUTMEM_aptn_ft_0_obuf[10]}]
# IOSTANDARD on PAD ALUOUTMEM_aptn_ft_0_obuf[10] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC B29 [get_cells {ALUOUTMEM_aptn_ft_0_obuf[9]}]
# IOSTANDARD on PAD ALUOUTMEM_aptn_ft_0_obuf[9] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC A32 [get_cells {ALUOUTMEM_aptn_ft_0_obuf[8]}]
# IOSTANDARD on PAD ALUOUTMEM_aptn_ft_0_obuf[8] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC D33 [get_cells {ALUOUTMEM_aptn_ft_0_obuf[7]}]
# IOSTANDARD on PAD ALUOUTMEM_aptn_ft_0_obuf[7] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC C31 [get_cells {ALUOUTMEM_aptn_ft_0_obuf[6]}]
# IOSTANDARD on PAD ALUOUTMEM_aptn_ft_0_obuf[6] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC B33 [get_cells {ALUOUTMEM_aptn_ft_0_obuf[5]}]
# IOSTANDARD on PAD ALUOUTMEM_aptn_ft_0_obuf[5] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC E33 [get_cells {ALUOUTMEM_aptn_ft_0_obuf[4]}]
# IOSTANDARD on PAD ALUOUTMEM_aptn_ft_0_obuf[4] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC K29 [get_cells {ALUOUTMEM_aptn_ft_0_obuf[3]}]
# IOSTANDARD on PAD ALUOUTMEM_aptn_ft_0_obuf[3] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC K28 [get_cells {ALUOUTMEM_aptn_ft_0_obuf[2]}]
# IOSTANDARD on PAD ALUOUTMEM_aptn_ft_0_obuf[2] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC E27 [get_cells {ALUOUTMEM_aptn_ft_0_obuf[1]}]
# IOSTANDARD on PAD ALUOUTMEM_aptn_ft_0_obuf[1] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC J27 [get_cells {ALUOUTMEM_aptn_ft_0_obuf[0]}]
# IOSTANDARD on PAD ALUOUTMEM_aptn_ft_0_obuf[0] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BN56 [get_cells {rst_n_aptn_s_obuf}]
# IOSTANDARD on PAD rst_n_aptn_s_obuf will NOT be written out, check the corresponding port for IOSTANDARD
set_property SLEW FAST [get_ports {rst_n_aptn_s_obuf}]
set_property LOC T37 [get_cells {REGWRITEWB_aptn_ft_obuf}]
# IOSTANDARD on PAD REGWRITEWB_aptn_ft_obuf will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BK22 [get_cells {MEMREADMEM_aptn_ft_0_obuf}]
# IOSTANDARD on PAD MEMREADMEM_aptn_ft_0_obuf will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BP56 [get_cells {MEMREADEX_aptn_ft_obuf}]
# IOSTANDARD on PAD MEMREADEX_aptn_ft_obuf will NOT be written out, check the corresponding port for IOSTANDARD
set_property SLEW FAST [get_ports {MEMREADEX_aptn_ft_obuf}]
set_property LOC BM41 [get_cells {IMMID_28_to_51_obuf[51]}]
# IOSTANDARD on PAD IMMID_28_to_51_obuf[51] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC E63 [get_cells {IMMID_28_to_51_obuf[50]}]
# IOSTANDARD on PAD IMMID_28_to_51_obuf[50] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BY42 [get_cells {IMMID_28_to_51_obuf[49]}]
# IOSTANDARD on PAD IMMID_28_to_51_obuf[49] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC CA42 [get_cells {IMMID_28_to_51_obuf[48]}]
# IOSTANDARD on PAD IMMID_28_to_51_obuf[48] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BT46 [get_cells {IMMID_28_to_51_obuf[47]}]
# IOSTANDARD on PAD IMMID_28_to_51_obuf[47] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BU46 [get_cells {IMMID_28_to_51_obuf[46]}]
# IOSTANDARD on PAD IMMID_28_to_51_obuf[46] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BJ37 [get_cells {IMMID_28_to_51_obuf[45]}]
# IOSTANDARD on PAD IMMID_28_to_51_obuf[45] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BJ38 [get_cells {IMMID_28_to_51_obuf[44]}]
# IOSTANDARD on PAD IMMID_28_to_51_obuf[44] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC J60 [get_cells {IMMID_28_to_51_obuf[43]}]
# IOSTANDARD on PAD IMMID_28_to_51_obuf[43] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC CC30 [get_cells {IMMID_28_to_51_obuf[42]}]
# IOSTANDARD on PAD IMMID_28_to_51_obuf[42] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BL36 [get_cells {IMMID_28_to_51_obuf[41]}]
# IOSTANDARD on PAD IMMID_28_to_51_obuf[41] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BL37 [get_cells {IMMID_28_to_51_obuf[40]}]
# IOSTANDARD on PAD IMMID_28_to_51_obuf[40] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC J61 [get_cells {IMMID_28_to_51_obuf[39]}]
# IOSTANDARD on PAD IMMID_28_to_51_obuf[39] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC K62 [get_cells {IMMID_28_to_51_obuf[38]}]
# IOSTANDARD on PAD IMMID_28_to_51_obuf[38] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BP37 [get_cells {IMMID_28_to_51_obuf[37]}]
# IOSTANDARD on PAD IMMID_28_to_51_obuf[37] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC CB33 [get_cells {IMMID_28_to_51_obuf[36]}]
# IOSTANDARD on PAD IMMID_28_to_51_obuf[36] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC K63 [get_cells {IMMID_28_to_51_obuf[35]}]
# IOSTANDARD on PAD IMMID_28_to_51_obuf[35] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BP38 [get_cells {IMMID_28_to_51_obuf[34]}]
# IOSTANDARD on PAD IMMID_28_to_51_obuf[34] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BW45 [get_cells {IMMID_28_to_51_obuf[33]}]
# IOSTANDARD on PAD IMMID_28_to_51_obuf[33] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC H63 [get_cells {IMMID_28_to_51_obuf[32]}]
# IOSTANDARD on PAD IMMID_28_to_51_obuf[32] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BW46 [get_cells {IMMID_28_to_51_obuf[31]}]
# IOSTANDARD on PAD IMMID_28_to_51_obuf[31] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BN35 [get_cells {IMMID_28_to_51_obuf[30]}]
# IOSTANDARD on PAD IMMID_28_to_51_obuf[30] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC G63 [get_cells {IMMID_28_to_51_obuf[29]}]
# IOSTANDARD on PAD IMMID_28_to_51_obuf[29] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BN36 [get_cells {IMMID_28_to_51_obuf[28]}]
# IOSTANDARD on PAD IMMID_28_to_51_obuf[28] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC J62 [get_cells {IMMID_24_to_26_obuf[26]}]
# IOSTANDARD on PAD IMMID_24_to_26_obuf[26] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC J63 [get_cells {IMMID_24_to_26_obuf[25]}]
# IOSTANDARD on PAD IMMID_24_to_26_obuf[25] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BP35 [get_cells {IMMID_24_to_26_obuf[24]}]
# IOSTANDARD on PAD IMMID_24_to_26_obuf[24] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC G61 [get_cells {IMMID_22_to_22_obuf[22]}]
# IOSTANDARD on PAD IMMID_22_to_22_obuf[22] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC CC33 [get_cells {IMMID_11_to_20_obuf[20]}]
# IOSTANDARD on PAD IMMID_11_to_20_obuf[20] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BY30 [get_cells {IMMID_11_to_20_obuf[19]}]
# IOSTANDARD on PAD IMMID_11_to_20_obuf[19] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC G62 [get_cells {IMMID_11_to_20_obuf[18]}]
# IOSTANDARD on PAD IMMID_11_to_20_obuf[18] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC CB46 [get_cells {IMMID_11_to_20_obuf[17]}]
# IOSTANDARD on PAD IMMID_11_to_20_obuf[17] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BP36 [get_cells {IMMID_11_to_20_obuf[16]}]
# IOSTANDARD on PAD IMMID_11_to_20_obuf[16] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC CC46 [get_cells {IMMID_11_to_20_obuf[15]}]
# IOSTANDARD on PAD IMMID_11_to_20_obuf[15] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BK35 [get_cells {IMMID_11_to_20_obuf[14]}]
# IOSTANDARD on PAD IMMID_11_to_20_obuf[14] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BL35 [get_cells {IMMID_11_to_20_obuf[13]}]
# IOSTANDARD on PAD IMMID_11_to_20_obuf[13] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC CA46 [get_cells {IMMID_11_to_20_obuf[12]}]
# IOSTANDARD on PAD IMMID_11_to_20_obuf[12] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BY29 [get_cells {IMMID_11_to_20_obuf[11]}]
# IOSTANDARD on PAD IMMID_11_to_20_obuf[11] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BL39 [get_cells {PC_obuf[63]}]
# IOSTANDARD on PAD PC_obuf[63] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BL40 [get_cells {PC_obuf[62]}]
# IOSTANDARD on PAD PC_obuf[62] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BK39 [get_cells {PC_obuf[61]}]
# IOSTANDARD on PAD PC_obuf[61] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC CA31 [get_cells {PC_obuf[60]}]
# IOSTANDARD on PAD PC_obuf[60] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BK40 [get_cells {PC_obuf[59]}]
# IOSTANDARD on PAD PC_obuf[59] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC CA30 [get_cells {PC_obuf[58]}]
# IOSTANDARD on PAD PC_obuf[58] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BG39 [get_cells {PC_obuf[57]}]
# IOSTANDARD on PAD PC_obuf[57] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BH39 [get_cells {PC_obuf[56]}]
# IOSTANDARD on PAD PC_obuf[56] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BJ40 [get_cells {PC_obuf[55]}]
# IOSTANDARD on PAD PC_obuf[55] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC H60 [get_cells {PC_obuf[54]}]
# IOSTANDARD on PAD PC_obuf[54] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BW43 [get_cells {PC_obuf[53]}]
# IOSTANDARD on PAD PC_obuf[53] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BW33 [get_cells {PC_obuf[52]}]
# IOSTANDARD on PAD PC_obuf[52] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BJ41 [get_cells {PC_obuf[51]}]
# IOSTANDARD on PAD PC_obuf[51] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BF39 [get_cells {PC_obuf[50]}]
# IOSTANDARD on PAD PC_obuf[50] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC H61 [get_cells {PC_obuf[49]}]
# IOSTANDARD on PAD PC_obuf[49] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BW32 [get_cells {PC_obuf[48]}]
# IOSTANDARD on PAD PC_obuf[48] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BY43 [get_cells {PC_obuf[47]}]
# IOSTANDARD on PAD PC_obuf[47] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BF40 [get_cells {PC_obuf[46]}]
# IOSTANDARD on PAD PC_obuf[46] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC E62 [get_cells {PC_obuf[45]}]
# IOSTANDARD on PAD PC_obuf[45] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BW31 [get_cells {PC_obuf[44]}]
# IOSTANDARD on PAD PC_obuf[44] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC D62 [get_cells {PC_obuf[43]}]
# IOSTANDARD on PAD PC_obuf[43] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BU43 [get_cells {PC_obuf[42]}]
# IOSTANDARD on PAD PC_obuf[42] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BV43 [get_cells {PC_obuf[41]}]
# IOSTANDARD on PAD PC_obuf[41] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BV45 [get_cells {PC_obuf[40]}]
# IOSTANDARD on PAD PC_obuf[40] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BW30 [get_cells {PC_obuf[39]}]
# IOSTANDARD on PAD PC_obuf[39] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC F60 [get_cells {PC_obuf[38]}]
# IOSTANDARD on PAD PC_obuf[38] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BV46 [get_cells {PC_obuf[37]}]
# IOSTANDARD on PAD PC_obuf[37] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BY34 [get_cells {PC_obuf[36]}]
# IOSTANDARD on PAD PC_obuf[36] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BT42 [get_cells {PC_obuf[35]}]
# IOSTANDARD on PAD PC_obuf[35] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BE39 [get_cells {PC_obuf[34]}]
# IOSTANDARD on PAD PC_obuf[34] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BE40 [get_cells {PC_obuf[33]}]
# IOSTANDARD on PAD PC_obuf[33] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BY33 [get_cells {PC_obuf[32]}]
# IOSTANDARD on PAD PC_obuf[32] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BH40 [get_cells {PC_obuf[31]}]
# IOSTANDARD on PAD PC_obuf[31] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BU42 [get_cells {PC_obuf[30]}]
# IOSTANDARD on PAD PC_obuf[30] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BU44 [get_cells {PC_obuf[29]}]
# IOSTANDARD on PAD PC_obuf[29] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BV31 [get_cells {PC_obuf[28]}]
# IOSTANDARD on PAD PC_obuf[28] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC E60 [get_cells {PC_obuf[27]}]
# IOSTANDARD on PAD PC_obuf[27] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BV30 [get_cells {PC_obuf[26]}]
# IOSTANDARD on PAD PC_obuf[26] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BV34 [get_cells {PC_obuf[25]}]
# IOSTANDARD on PAD PC_obuf[25] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BM38 [get_cells {PC_obuf[24]}]
# IOSTANDARD on PAD PC_obuf[24] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC D60 [get_cells {PC_obuf[23]}]
# IOSTANDARD on PAD PC_obuf[23] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC D61 [get_cells {PC_obuf[22]}]
# IOSTANDARD on PAD PC_obuf[22] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC F61 [get_cells {PC_obuf[21]}]
# IOSTANDARD on PAD PC_obuf[21] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BV44 [get_cells {PC_obuf[20]}]
# IOSTANDARD on PAD PC_obuf[20] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BR44 [get_cells {PC_obuf[19]}]
# IOSTANDARD on PAD PC_obuf[19] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BM39 [get_cells {PC_obuf[18]}]
# IOSTANDARD on PAD PC_obuf[18] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BV33 [get_cells {PC_obuf[17]}]
# IOSTANDARD on PAD PC_obuf[17] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BY32 [get_cells {PC_obuf[16]}]
# IOSTANDARD on PAD PC_obuf[16] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC CA29 [get_cells {PC_obuf[15]}]
# IOSTANDARD on PAD PC_obuf[15] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BT44 [get_cells {PC_obuf[14]}]
# IOSTANDARD on PAD PC_obuf[14] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BT45 [get_cells {PC_obuf[13]}]
# IOSTANDARD on PAD PC_obuf[13] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BN38 [get_cells {PC_obuf[12]}]
# IOSTANDARD on PAD PC_obuf[12] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC CB29 [get_cells {PC_obuf[11]}]
# IOSTANDARD on PAD PC_obuf[11] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC CC29 [get_cells {PC_obuf[10]}]
# IOSTANDARD on PAD PC_obuf[10] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BY44 [get_cells {PC_obuf[9]}]
# IOSTANDARD on PAD PC_obuf[9] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC F62 [get_cells {PC_obuf[8]}]
# IOSTANDARD on PAD PC_obuf[8] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC CA44 [get_cells {PC_obuf[7]}]
# IOSTANDARD on PAD PC_obuf[7] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC CC28 [get_cells {PC_obuf[6]}]
# IOSTANDARD on PAD PC_obuf[6] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BN39 [get_cells {PC_obuf[5]}]
# IOSTANDARD on PAD PC_obuf[5] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BN41 [get_cells {PC_obuf[4]}]
# IOSTANDARD on PAD PC_obuf[4] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BP41 [get_cells {PC_obuf[3]}]
# IOSTANDARD on PAD PC_obuf[3] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC C60 [get_cells {PC_obuf[2]}]
# IOSTANDARD on PAD PC_obuf[2] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC CB44 [get_cells {PC_obuf[1]}]
# IOSTANDARD on PAD PC_obuf[1] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC CA32 [get_cells {PC_obuf[0]}]
# IOSTANDARD on PAD PC_obuf[0] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BN40 [get_cells {IMMID_obuf[63]}]
# IOSTANDARD on PAD IMMID_obuf[63] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC CC45 [get_cells {IMMID_obuf[62]}]
# IOSTANDARD on PAD IMMID_obuf[62] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC CB42 [get_cells {IMMID_obuf[61]}]
# IOSTANDARD on PAD IMMID_obuf[61] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC CB32 [get_cells {IMMID_obuf[60]}]
# IOSTANDARD on PAD IMMID_obuf[60] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BP40 [get_cells {IMMID_obuf[59]}]
# IOSTANDARD on PAD IMMID_obuf[59] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC CB43 [get_cells {IMMID_obuf[58]}]
# IOSTANDARD on PAD IMMID_obuf[58] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC CC43 [get_cells {IMMID_obuf[57]}]
# IOSTANDARD on PAD IMMID_obuf[57] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC CC44 [get_cells {IMMID_obuf[56]}]
# IOSTANDARD on PAD IMMID_obuf[56] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC CC31 [get_cells {IMMID_obuf[55]}]
# IOSTANDARD on PAD IMMID_obuf[55] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BL41 [get_cells {IMMID_obuf[54]}]
# IOSTANDARD on PAD IMMID_obuf[54] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC C61 [get_cells {IMMID_obuf[53]}]
# IOSTANDARD on PAD IMMID_obuf[53] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC K37 [get_cells {rst_n_obuf}]
# IOSTANDARD on PAD rst_n_obuf will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC CC36 [get_cells {MNGLINK_RX_ibuf}]
# IOSTANDARD on PAD MNGLINK_RX_ibuf will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC CC40 [get_cells {REF_RESET_ibuf}]
# IOSTANDARD on PAD REF_RESET_ibuf will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BV41 [get_cells {AFPGA_LOCK_CE_I_ibuf}]
# IOSTANDARD on PAD AFPGA_LOCK_CE_I_ibuf will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BR40 [get_cells {AFPGA_LOCK_CLK_I_ibuf}]
# IOSTANDARD on PAD AFPGA_LOCK_CLK_I_ibuf will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BW38 [get_cells {AFPGA_LOCK_CDO_GLNK_I_ibuf[0]}]
# IOSTANDARD on PAD AFPGA_LOCK_CDO_GLNK_I_ibuf[0] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC CA41 [get_cells {UMR3_SIB_LINK_IN_ibuf[1]}]
# IOSTANDARD on PAD UMR3_SIB_LINK_IN_ibuf[1] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC CB41 [get_cells {UMR3_SIB_LINK_IN_ibuf[0]}]
# IOSTANDARD on PAD UMR3_SIB_LINK_IN_ibuf[0] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BL44 [get_cells {WRWB_ibuf[4]}]
# IOSTANDARD on PAD WRWB_ibuf[4] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BG41 [get_cells {WRWB_ibuf[3]}]
# IOSTANDARD on PAD WRWB_ibuf[3] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BG42 [get_cells {WRWB_ibuf[2]}]
# IOSTANDARD on PAD WRWB_ibuf[2] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BE44 [get_cells {WRWB_ibuf[1]}]
# IOSTANDARD on PAD WRWB_ibuf[1] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BF44 [get_cells {WRWB_ibuf[0]}]
# IOSTANDARD on PAD WRWB_ibuf[0] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BG43 [get_cells {WRMEM_aptn_ft_ibuf[4]}]
# IOSTANDARD on PAD WRMEM_aptn_ft_ibuf[4] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BH43 [get_cells {WRMEM_aptn_ft_ibuf[3]}]
# IOSTANDARD on PAD WRMEM_aptn_ft_ibuf[3] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BE42 [get_cells {WRMEM_aptn_ft_ibuf[2]}]
# IOSTANDARD on PAD WRMEM_aptn_ft_ibuf[2] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BE43 [get_cells {WRMEM_aptn_ft_ibuf[1]}]
# IOSTANDARD on PAD WRMEM_aptn_ft_ibuf[1] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BG44 [get_cells {WRMEM_aptn_ft_ibuf[0]}]
# IOSTANDARD on PAD WRMEM_aptn_ft_ibuf[0] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BH44 [get_cells {WRITEDATAWB_ibuf[63]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[63] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BH41 [get_cells {WRITEDATAWB_ibuf[62]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[62] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BJ43 [get_cells {WRITEDATAWB_ibuf[61]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[61] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BK43 [get_cells {WRITEDATAWB_ibuf[60]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[60] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BJ45 [get_cells {WRITEDATAWB_ibuf[59]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[59] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BK45 [get_cells {WRITEDATAWB_ibuf[58]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[58] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BK42 [get_cells {WRITEDATAWB_ibuf[57]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[57] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BL42 [get_cells {WRITEDATAWB_ibuf[56]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[56] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BJ46 [get_cells {WRITEDATAWB_ibuf[55]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[55] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BJ47 [get_cells {WRITEDATAWB_ibuf[54]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[54] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BL46 [get_cells {WRITEDATAWB_ibuf[53]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[53] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BM46 [get_cells {WRITEDATAWB_ibuf[52]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[52] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BF41 [get_cells {WRITEDATAWB_ibuf[51]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[51] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BF42 [get_cells {WRITEDATAWB_ibuf[50]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[50] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BM43 [get_cells {WRITEDATAWB_ibuf[49]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[49] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BN43 [get_cells {WRITEDATAWB_ibuf[48]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[48] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BP42 [get_cells {WRITEDATAWB_ibuf[47]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[47] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BP43 [get_cells {WRITEDATAWB_ibuf[46]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[46] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BN45 [get_cells {WRITEDATAWB_ibuf[45]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[45] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BP45 [get_cells {WRITEDATAWB_ibuf[44]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[44] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BR42 [get_cells {WRITEDATAWB_ibuf[43]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[43] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BR43 [get_cells {WRITEDATAWB_ibuf[42]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[42] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BN46 [get_cells {WRITEDATAWB_ibuf[41]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[41] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BP46 [get_cells {WRITEDATAWB_ibuf[40]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[40] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BJ48 [get_cells {WRITEDATAWB_ibuf[39]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[39] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BK48 [get_cells {WRITEDATAWB_ibuf[38]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[38] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BM44 [get_cells {WRITEDATAWB_ibuf[37]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[37] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BN44 [get_cells {WRITEDATAWB_ibuf[36]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[36] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BY55 [get_cells {WRITEDATAWB_ibuf[35]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[35] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BV50 [get_cells {WRITEDATAWB_ibuf[34]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[34] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BW50 [get_cells {WRITEDATAWB_ibuf[33]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[33] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BW52 [get_cells {WRITEDATAWB_ibuf[32]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[32] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BW53 [get_cells {WRITEDATAWB_ibuf[31]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[31] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BU51 [get_cells {WRITEDATAWB_ibuf[30]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[30] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BU52 [get_cells {WRITEDATAWB_ibuf[29]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[29] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BT54 [get_cells {WRITEDATAWB_ibuf[28]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[28] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BU54 [get_cells {WRITEDATAWB_ibuf[27]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[27] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BV53 [get_cells {WRITEDATAWB_ibuf[26]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[26] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BV54 [get_cells {WRITEDATAWB_ibuf[25]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[25] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BU53 [get_cells {WRITEDATAWB_ibuf[24]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[24] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BV55 [get_cells {WRITEDATAWB_ibuf[23]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[23] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BW56 [get_cells {WRITEDATAWB_ibuf[22]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[22] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BT57 [get_cells {WRITEDATAWB_ibuf[21]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[21] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BU58 [get_cells {WRITEDATAWB_ibuf[20]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[20] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BW57 [get_cells {WRITEDATAWB_ibuf[19]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[19] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BY57 [get_cells {WRITEDATAWB_ibuf[18]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[18] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BT55 [get_cells {WRITEDATAWB_ibuf[17]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[17] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BT56 [get_cells {WRITEDATAWB_ibuf[16]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[16] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BU56 [get_cells {WRITEDATAWB_ibuf[15]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[15] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BV56 [get_cells {WRITEDATAWB_ibuf[14]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[14] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BV51 [get_cells {WRITEDATAWB_ibuf[13]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[13] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BW51 [get_cells {WRITEDATAWB_ibuf[12]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[12] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BY53 [get_cells {WRITEDATAWB_ibuf[11]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[11] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BY54 [get_cells {WRITEDATAWB_ibuf[10]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[10] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC CA56 [get_cells {WRITEDATAWB_ibuf[9]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[9] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC CA57 [get_cells {WRITEDATAWB_ibuf[8]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[8] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC CB53 [get_cells {WRITEDATAWB_ibuf[7]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[7] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC CB54 [get_cells {WRITEDATAWB_ibuf[6]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[6] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC CB56 [get_cells {WRITEDATAWB_ibuf[5]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[5] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC CB57 [get_cells {WRITEDATAWB_ibuf[4]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[4] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC CC54 [get_cells {WRITEDATAWB_ibuf[3]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[3] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC CC55 [get_cells {WRITEDATAWB_ibuf[2]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[2] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC CB52 [get_cells {WRITEDATAWB_ibuf[1]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[1] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC CC53 [get_cells {WRITEDATAWB_ibuf[0]}]
# IOSTANDARD on PAD WRITEDATAWB_ibuf[0] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BT16 [get_cells {WREX_ibuf[3]}]
# IOSTANDARD on PAD WREX_ibuf[3] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BU16 [get_cells {WREX_ibuf[2]}]
# IOSTANDARD on PAD WREX_ibuf[2] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BR15 [get_cells {WREX_ibuf[1]}]
# IOSTANDARD on PAD WREX_ibuf[1] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BR14 [get_cells {WREX_ibuf[0]}]
# IOSTANDARD on PAD WREX_ibuf[0] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BL62 [get_cells {DMOUTWB_ibuf[63]}]
# IOSTANDARD on PAD DMOUTWB_ibuf[63] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BM62 [get_cells {DMOUTWB_ibuf[62]}]
# IOSTANDARD on PAD DMOUTWB_ibuf[62] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BK60 [get_cells {DMOUTWB_ibuf[61]}]
# IOSTANDARD on PAD DMOUTWB_ibuf[61] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BL60 [get_cells {DMOUTWB_ibuf[60]}]
# IOSTANDARD on PAD DMOUTWB_ibuf[60] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BK62 [get_cells {DMOUTWB_ibuf[59]}]
# IOSTANDARD on PAD DMOUTWB_ibuf[59] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BK63 [get_cells {DMOUTWB_ibuf[58]}]
# IOSTANDARD on PAD DMOUTWB_ibuf[58] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BL59 [get_cells {DMOUTWB_ibuf[57]}]
# IOSTANDARD on PAD DMOUTWB_ibuf[57] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BM59 [get_cells {DMOUTWB_ibuf[56]}]
# IOSTANDARD on PAD DMOUTWB_ibuf[56] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BL61 [get_cells {DMOUTWB_ibuf[55]}]
# IOSTANDARD on PAD DMOUTWB_ibuf[55] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BM61 [get_cells {DMOUTWB_ibuf[54]}]
# IOSTANDARD on PAD DMOUTWB_ibuf[54] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BM63 [get_cells {DMOUTWB_ibuf[53]}]
# IOSTANDARD on PAD DMOUTWB_ibuf[53] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BP60 [get_cells {DMOUTWB_ibuf[52]}]
# IOSTANDARD on PAD DMOUTWB_ibuf[52] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BR60 [get_cells {DMOUTWB_ibuf[51]}]
# IOSTANDARD on PAD DMOUTWB_ibuf[51] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BP62 [get_cells {DMOUTWB_ibuf[50]}]
# IOSTANDARD on PAD DMOUTWB_ibuf[50] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BP63 [get_cells {DMOUTWB_ibuf[49]}]
# IOSTANDARD on PAD DMOUTWB_ibuf[49] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BR59 [get_cells {DMOUTWB_ibuf[48]}]
# IOSTANDARD on PAD DMOUTWB_ibuf[48] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BT59 [get_cells {DMOUTWB_ibuf[47]}]
# IOSTANDARD on PAD DMOUTWB_ibuf[47] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BN61 [get_cells {DMOUTWB_ibuf[46]}]
# IOSTANDARD on PAD DMOUTWB_ibuf[46] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BP61 [get_cells {DMOUTWB_ibuf[45]}]
# IOSTANDARD on PAD DMOUTWB_ibuf[45] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BR62 [get_cells {DMOUTWB_ibuf[44]}]
# IOSTANDARD on PAD DMOUTWB_ibuf[44] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BR63 [get_cells {DMOUTWB_ibuf[43]}]
# IOSTANDARD on PAD DMOUTWB_ibuf[43] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BN59 [get_cells {DMOUTWB_ibuf[42]}]
# IOSTANDARD on PAD DMOUTWB_ibuf[42] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BN60 [get_cells {DMOUTWB_ibuf[41]}]
# IOSTANDARD on PAD DMOUTWB_ibuf[41] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BU61 [get_cells {DMOUTWB_ibuf[40]}]
# IOSTANDARD on PAD DMOUTWB_ibuf[40] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BV61 [get_cells {DMOUTWB_ibuf[39]}]
# IOSTANDARD on PAD DMOUTWB_ibuf[39] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BT62 [get_cells {DMOUTWB_ibuf[38]}]
# IOSTANDARD on PAD DMOUTWB_ibuf[38] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BU62 [get_cells {DMOUTWB_ibuf[37]}]
# IOSTANDARD on PAD DMOUTWB_ibuf[37] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BU63 [get_cells {DMOUTWB_ibuf[36]}]
# IOSTANDARD on PAD DMOUTWB_ibuf[36] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BV63 [get_cells {DMOUTWB_ibuf[35]}]
# IOSTANDARD on PAD DMOUTWB_ibuf[35] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BU59 [get_cells {DMOUTWB_ibuf[34]}]
# IOSTANDARD on PAD DMOUTWB_ibuf[34] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BV59 [get_cells {DMOUTWB_ibuf[33]}]
# IOSTANDARD on PAD DMOUTWB_ibuf[33] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BV58 [get_cells {DMOUTWB_ibuf[32]}]
# IOSTANDARD on PAD DMOUTWB_ibuf[32] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BW58 [get_cells {DMOUTWB_ibuf[31]}]
# IOSTANDARD on PAD DMOUTWB_ibuf[31] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BY58 [get_cells {DMOUTWB_ibuf[30]}]
# IOSTANDARD on PAD DMOUTWB_ibuf[30] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BY59 [get_cells {DMOUTWB_ibuf[29]}]
# IOSTANDARD on PAD DMOUTWB_ibuf[29] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BV60 [get_cells {DMOUTWB_ibuf[28]}]
# IOSTANDARD on PAD DMOUTWB_ibuf[28] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BW60 [get_cells {DMOUTWB_ibuf[27]}]
# IOSTANDARD on PAD DMOUTWB_ibuf[27] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BL57 [get_cells {DMOUTWB_ibuf[26]}]
# IOSTANDARD on PAD DMOUTWB_ibuf[26] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BM57 [get_cells {DMOUTWB_ibuf[25]}]
# IOSTANDARD on PAD DMOUTWB_ibuf[25] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BK55 [get_cells {DMOUTWB_ibuf[24]}]
# IOSTANDARD on PAD DMOUTWB_ibuf[24] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BL55 [get_cells {DMOUTWB_ibuf[23]}]
# IOSTANDARD on PAD DMOUTWB_ibuf[23] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BK57 [get_cells {DMOUTWB_ibuf[22]}]
# IOSTANDARD on PAD DMOUTWB_ibuf[22] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BK58 [get_cells {DMOUTWB_ibuf[21]}]
# IOSTANDARD on PAD DMOUTWB_ibuf[21] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BJ55 [get_cells {DMOUTWB_ibuf[20]}]
# IOSTANDARD on PAD DMOUTWB_ibuf[20] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BJ56 [get_cells {DMOUTWB_ibuf[19]}]
# IOSTANDARD on PAD DMOUTWB_ibuf[19] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BJ57 [get_cells {DMOUTWB_ibuf[18]}]
# IOSTANDARD on PAD DMOUTWB_ibuf[18] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BJ58 [get_cells {DMOUTWB_ibuf[17]}]
# IOSTANDARD on PAD DMOUTWB_ibuf[17] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BL56 [get_cells {DMOUTWB_ibuf[16]}]
# IOSTANDARD on PAD DMOUTWB_ibuf[16] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BN55 [get_cells {DMOUTWB_ibuf[15]}]
# IOSTANDARD on PAD DMOUTWB_ibuf[15] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BP55 [get_cells {DMOUTWB_ibuf[14]}]
# IOSTANDARD on PAD DMOUTWB_ibuf[14] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BR54 [get_cells {DMOUTWB_ibuf[13]}]
# IOSTANDARD on PAD DMOUTWB_ibuf[13] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BR55 [get_cells {DMOUTWB_ibuf[12]}]
# IOSTANDARD on PAD DMOUTWB_ibuf[12] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BP57 [get_cells {DMOUTWB_ibuf[11]}]
# IOSTANDARD on PAD DMOUTWB_ibuf[11] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BP58 [get_cells {DMOUTWB_ibuf[10]}]
# IOSTANDARD on PAD DMOUTWB_ibuf[10] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BR57 [get_cells {DMOUTWB_ibuf[9]}]
# IOSTANDARD on PAD DMOUTWB_ibuf[9] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BR58 [get_cells {DMOUTWB_ibuf[8]}]
# IOSTANDARD on PAD DMOUTWB_ibuf[8] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BM58 [get_cells {DMOUTWB_ibuf[7]}]
# IOSTANDARD on PAD DMOUTWB_ibuf[7] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BN58 [get_cells {DMOUTWB_ibuf[6]}]
# IOSTANDARD on PAD DMOUTWB_ibuf[6] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BK54 [get_cells {DMOUTWB_ibuf[5]}]
# IOSTANDARD on PAD DMOUTWB_ibuf[5] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BL54 [get_cells {DMOUTWB_ibuf[4]}]
# IOSTANDARD on PAD DMOUTWB_ibuf[4] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BP52 [get_cells {DMOUTWB_ibuf[3]}]
# IOSTANDARD on PAD DMOUTWB_ibuf[3] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BP53 [get_cells {DMOUTWB_ibuf[2]}]
# IOSTANDARD on PAD DMOUTWB_ibuf[2] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BP50 [get_cells {DMOUTWB_ibuf[1]}]
# IOSTANDARD on PAD DMOUTWB_ibuf[1] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BR50 [get_cells {DMOUTWB_ibuf[0]}]
# IOSTANDARD on PAD DMOUTWB_ibuf[0] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BT50 [get_cells {ALUOUTMEM_aptn_ft_ibuf[10]}]
# IOSTANDARD on PAD ALUOUTMEM_aptn_ft_ibuf[10] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BT51 [get_cells {ALUOUTMEM_aptn_ft_ibuf[9]}]
# IOSTANDARD on PAD ALUOUTMEM_aptn_ft_ibuf[9] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BR52 [get_cells {ALUOUTMEM_aptn_ft_ibuf[8]}]
# IOSTANDARD on PAD ALUOUTMEM_aptn_ft_ibuf[8] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BR53 [get_cells {ALUOUTMEM_aptn_ft_ibuf[7]}]
# IOSTANDARD on PAD ALUOUTMEM_aptn_ft_ibuf[7] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BN50 [get_cells {ALUOUTMEM_aptn_ft_ibuf[6]}]
# IOSTANDARD on PAD ALUOUTMEM_aptn_ft_ibuf[6] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BN51 [get_cells {ALUOUTMEM_aptn_ft_ibuf[5]}]
# IOSTANDARD on PAD ALUOUTMEM_aptn_ft_ibuf[5] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BK50 [get_cells {ALUOUTMEM_aptn_ft_ibuf[4]}]
# IOSTANDARD on PAD ALUOUTMEM_aptn_ft_ibuf[4] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BL50 [get_cells {ALUOUTMEM_aptn_ft_ibuf[3]}]
# IOSTANDARD on PAD ALUOUTMEM_aptn_ft_ibuf[3] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BN53 [get_cells {ALUOUTMEM_aptn_ft_ibuf[2]}]
# IOSTANDARD on PAD ALUOUTMEM_aptn_ft_ibuf[2] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BN54 [get_cells {ALUOUTMEM_aptn_ft_ibuf[1]}]
# IOSTANDARD on PAD ALUOUTMEM_aptn_ft_ibuf[1] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BM53 [get_cells {ALUOUTMEM_aptn_ft_ibuf[0]}]
# IOSTANDARD on PAD ALUOUTMEM_aptn_ft_ibuf[0] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC CA54 [get_cells {REGWRITEWB_0_ibuf}]
# IOSTANDARD on PAD REGWRITEWB_0_ibuf will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC CA55 [get_cells {MEMREADMEM_aptn_ft_ibuf}]
# IOSTANDARD on PAD MEMREADMEM_aptn_ft_ibuf will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BE19 [get_cells {MEMREADEX_ibuf}]
# IOSTANDARD on PAD MEMREADEX_ibuf will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BT17 [get_cells {stall_0_ibuf}]
# IOSTANDARD on PAD stall_0_ibuf will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BY24 [get_cells {Addr_ibuf[63]}]
# IOSTANDARD on PAD Addr_ibuf[63] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BE37 [get_cells {Addr_ibuf[62]}]
# IOSTANDARD on PAD Addr_ibuf[62] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BY28 [get_cells {Addr_ibuf[61]}]
# IOSTANDARD on PAD Addr_ibuf[61] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC M63 [get_cells {Addr_ibuf[60]}]
# IOSTANDARD on PAD Addr_ibuf[60] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BF37 [get_cells {Addr_ibuf[59]}]
# IOSTANDARD on PAD Addr_ibuf[59] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC N59 [get_cells {Addr_ibuf[58]}]
# IOSTANDARD on PAD Addr_ibuf[58] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC M59 [get_cells {Addr_ibuf[57]}]
# IOSTANDARD on PAD Addr_ibuf[57] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BY45 [get_cells {Addr_ibuf[56]}]
# IOSTANDARD on PAD Addr_ibuf[56] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC CA45 [get_cells {Addr_ibuf[55]}]
# IOSTANDARD on PAD Addr_ibuf[55] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BY27 [get_cells {Addr_ibuf[54]}]
# IOSTANDARD on PAD Addr_ibuf[54] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC P63 [get_cells {Addr_ibuf[53]}]
# IOSTANDARD on PAD Addr_ibuf[53] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC CA27 [get_cells {Addr_ibuf[52]}]
# IOSTANDARD on PAD Addr_ibuf[52] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BU49 [get_cells {Addr_ibuf[51]}]
# IOSTANDARD on PAD Addr_ibuf[51] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC CA26 [get_cells {Addr_ibuf[50]}]
# IOSTANDARD on PAD Addr_ibuf[50] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BV26 [get_cells {Addr_ibuf[49]}]
# IOSTANDARD on PAD Addr_ibuf[49] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BF35 [get_cells {Addr_ibuf[48]}]
# IOSTANDARD on PAD Addr_ibuf[48] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BF36 [get_cells {Addr_ibuf[47]}]
# IOSTANDARD on PAD Addr_ibuf[47] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC N63 [get_cells {Addr_ibuf[46]}]
# IOSTANDARD on PAD Addr_ibuf[46] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BV25 [get_cells {Addr_ibuf[45]}]
# IOSTANDARD on PAD Addr_ibuf[45] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BV49 [get_cells {Addr_ibuf[44]}]
# IOSTANDARD on PAD Addr_ibuf[44] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BU48 [get_cells {Addr_ibuf[43]}]
# IOSTANDARD on PAD Addr_ibuf[43] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BV48 [get_cells {Addr_ibuf[42]}]
# IOSTANDARD on PAD Addr_ibuf[42] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BJ35 [get_cells {Addr_ibuf[41]}]
# IOSTANDARD on PAD Addr_ibuf[41] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BR47 [get_cells {Addr_ibuf[40]}]
# IOSTANDARD on PAD Addr_ibuf[40] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC L59 [get_cells {Addr_ibuf[39]}]
# IOSTANDARD on PAD Addr_ibuf[39] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BR48 [get_cells {Addr_ibuf[38]}]
# IOSTANDARD on PAD Addr_ibuf[38] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC L60 [get_cells {Addr_ibuf[37]}]
# IOSTANDARD on PAD Addr_ibuf[37] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BW26 [get_cells {Addr_ibuf[36]}]
# IOSTANDARD on PAD Addr_ibuf[36] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BW47 [get_cells {Addr_ibuf[35]}]
# IOSTANDARD on PAD Addr_ibuf[35] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BW48 [get_cells {Addr_ibuf[34]}]
# IOSTANDARD on PAD Addr_ibuf[34] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BW25 [get_cells {Addr_ibuf[33]}]
# IOSTANDARD on PAD Addr_ibuf[33] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BV29 [get_cells {Addr_ibuf[32]}]
# IOSTANDARD on PAD Addr_ibuf[32] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC P60 [get_cells {Addr_ibuf[31]}]
# IOSTANDARD on PAD Addr_ibuf[31] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BV28 [get_cells {Addr_ibuf[30]}]
# IOSTANDARD on PAD Addr_ibuf[30] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BJ36 [get_cells {Addr_ibuf[29]}]
# IOSTANDARD on PAD Addr_ibuf[29] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BW28 [get_cells {Addr_ibuf[28]}]
# IOSTANDARD on PAD Addr_ibuf[28] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BK37 [get_cells {Addr_ibuf[27]}]
# IOSTANDARD on PAD Addr_ibuf[27] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC P61 [get_cells {Addr_ibuf[26]}]
# IOSTANDARD on PAD Addr_ibuf[26] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC R62 [get_cells {Addr_ibuf[25]}]
# IOSTANDARD on PAD Addr_ibuf[25] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BW27 [get_cells {Addr_ibuf[24]}]
# IOSTANDARD on PAD Addr_ibuf[24] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC R63 [get_cells {Addr_ibuf[23]}]
# IOSTANDARD on PAD Addr_ibuf[23] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC T60 [get_cells {Addr_ibuf[22]}]
# IOSTANDARD on PAD Addr_ibuf[22] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BK38 [get_cells {Addr_ibuf[21]}]
# IOSTANDARD on PAD Addr_ibuf[21] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BR49 [get_cells {Addr_ibuf[20]}]
# IOSTANDARD on PAD Addr_ibuf[20] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC R60 [get_cells {Addr_ibuf[19]}]
# IOSTANDARD on PAD Addr_ibuf[19] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC T61 [get_cells {Addr_ibuf[18]}]
# IOSTANDARD on PAD Addr_ibuf[18] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC T62 [get_cells {Addr_ibuf[17]}]
# IOSTANDARD on PAD Addr_ibuf[17] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BT49 [get_cells {Addr_ibuf[16]}]
# IOSTANDARD on PAD Addr_ibuf[16] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC T59 [get_cells {Addr_ibuf[15]}]
# IOSTANDARD on PAD Addr_ibuf[15] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC R59 [get_cells {Addr_ibuf[14]}]
# IOSTANDARD on PAD Addr_ibuf[14] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BE38 [get_cells {Addr_ibuf[13]}]
# IOSTANDARD on PAD Addr_ibuf[13] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC CC48 [get_cells {Addr_ibuf[12]}]
# IOSTANDARD on PAD Addr_ibuf[12] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BU29 [get_cells {Addr_ibuf[11]}]
# IOSTANDARD on PAD Addr_ibuf[11] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BW42 [get_cells {Addr_ibuf[10]}]
# IOSTANDARD on PAD Addr_ibuf[10] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC M61 [get_cells {Addr_ibuf[9]}]
# IOSTANDARD on PAD Addr_ibuf[9] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BU28 [get_cells {Addr_ibuf[8]}]
# IOSTANDARD on PAD Addr_ibuf[8] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC H59 [get_cells {Addr_ibuf[7]}]
# IOSTANDARD on PAD Addr_ibuf[7] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC CB28 [get_cells {Addr_ibuf[6]}]
# IOSTANDARD on PAD Addr_ibuf[6] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC CB31 [get_cells {Addr_ibuf[5]}]
# IOSTANDARD on PAD Addr_ibuf[5] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC P62 [get_cells {Addr_ibuf[4]}]
# IOSTANDARD on PAD Addr_ibuf[4] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BY49 [get_cells {Addr_ibuf[3]}]
# IOSTANDARD on PAD Addr_ibuf[3] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BV24 [get_cells {Addr_ibuf[2]}]
# IOSTANDARD on PAD Addr_ibuf[2] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC CA47 [get_cells {in_instruc_ibuf[31]}]
# IOSTANDARD on PAD in_instruc_ibuf[31] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC G59 [get_cells {in_instruc_ibuf[30]}]
# IOSTANDARD on PAD in_instruc_ibuf[30] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC F59 [get_cells {in_instruc_ibuf[29]}]
# IOSTANDARD on PAD in_instruc_ibuf[29] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BY47 [get_cells {in_instruc_ibuf[28]}]
# IOSTANDARD on PAD in_instruc_ibuf[28] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BH35 [get_cells {in_instruc_ibuf[27]}]
# IOSTANDARD on PAD in_instruc_ibuf[27] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC CB27 [get_cells {in_instruc_ibuf[26]}]
# IOSTANDARD on PAD in_instruc_ibuf[26] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC CB26 [get_cells {in_instruc_ibuf[25]}]
# IOSTANDARD on PAD in_instruc_ibuf[25] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BY48 [get_cells {in_instruc_ibuf[24]}]
# IOSTANDARD on PAD in_instruc_ibuf[24] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC K59 [get_cells {in_instruc_ibuf[23]}]
# IOSTANDARD on PAD in_instruc_ibuf[23] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC K60 [get_cells {in_instruc_ibuf[22]}]
# IOSTANDARD on PAD in_instruc_ibuf[22] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC CB24 [get_cells {in_instruc_ibuf[21]}]
# IOSTANDARD on PAD in_instruc_ibuf[21] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC L61 [get_cells {in_instruc_ibuf[20]}]
# IOSTANDARD on PAD in_instruc_ibuf[20] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC CB47 [get_cells {in_instruc_ibuf[19]}]
# IOSTANDARD on PAD in_instruc_ibuf[19] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC CB48 [get_cells {in_instruc_ibuf[18]}]
# IOSTANDARD on PAD in_instruc_ibuf[18] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC CC24 [get_cells {in_instruc_ibuf[17]}]
# IOSTANDARD on PAD in_instruc_ibuf[17] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BH36 [get_cells {in_instruc_ibuf[16]}]
# IOSTANDARD on PAD in_instruc_ibuf[16] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BM36 [get_cells {in_instruc_ibuf[15]}]
# IOSTANDARD on PAD in_instruc_ibuf[15] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC L62 [get_cells {in_instruc_ibuf[14]}]
# IOSTANDARD on PAD in_instruc_ibuf[14] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BM37 [get_cells {in_instruc_ibuf[13]}]
# IOSTANDARD on PAD in_instruc_ibuf[13] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC N60 [get_cells {in_instruc_ibuf[12]}]
# IOSTANDARD on PAD in_instruc_ibuf[12] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BG38 [get_cells {in_instruc_ibuf[11]}]
# IOSTANDARD on PAD in_instruc_ibuf[11] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BT47 [get_cells {in_instruc_ibuf[10]}]
# IOSTANDARD on PAD in_instruc_ibuf[10] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC N61 [get_cells {in_instruc_ibuf[9]}]
# IOSTANDARD on PAD in_instruc_ibuf[9] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BU47 [get_cells {in_instruc_ibuf[8]}]
# IOSTANDARD on PAD in_instruc_ibuf[8] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC M62 [get_cells {in_instruc_ibuf[7]}]
# IOSTANDARD on PAD in_instruc_ibuf[7] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC CC26 [get_cells {in_instruc_ibuf[6]}]
# IOSTANDARD on PAD in_instruc_ibuf[6] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BH38 [get_cells {in_instruc_ibuf[5]}]
# IOSTANDARD on PAD in_instruc_ibuf[5] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC CC25 [get_cells {in_instruc_ibuf[4]}]
# IOSTANDARD on PAD in_instruc_ibuf[4] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC CA25 [get_cells {in_instruc_ibuf[3]}]
# IOSTANDARD on PAD in_instruc_ibuf[3] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC CA24 [get_cells {in_instruc_ibuf[2]}]
# IOSTANDARD on PAD in_instruc_ibuf[2] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BG36 [get_cells {in_instruc_ibuf[1]}]
# IOSTANDARD on PAD in_instruc_ibuf[1] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BY25 [get_cells {in_instruc_ibuf[0]}]
# IOSTANDARD on PAD in_instruc_ibuf[0] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BG37 [get_cells {in_enable_ibuf}]
# IOSTANDARD on PAD in_enable_ibuf will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BU17 [get_cells {PCSRCID_ibuf}]
# IOSTANDARD on PAD PCSRCID_ibuf will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BV13 [get_cells {ADDOUTID_63_0_ibuf[63]}]
# IOSTANDARD on PAD ADDOUTID_63_0_ibuf[63] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BU18 [get_cells {ADDOUTID_63_0_ibuf[62]}]
# IOSTANDARD on PAD ADDOUTID_63_0_ibuf[62] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BV18 [get_cells {ADDOUTID_63_0_ibuf[61]}]
# IOSTANDARD on PAD ADDOUTID_63_0_ibuf[61] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BE18 [get_cells {ADDOUTID_63_0_ibuf[60]}]
# IOSTANDARD on PAD ADDOUTID_63_0_ibuf[60] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BD17 [get_cells {ADDOUTID_63_0_ibuf[59]}]
# IOSTANDARD on PAD ADDOUTID_63_0_ibuf[59] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BV16 [get_cells {ADDOUTID_63_0_ibuf[58]}]
# IOSTANDARD on PAD ADDOUTID_63_0_ibuf[58] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BV15 [get_cells {ADDOUTID_63_0_ibuf[57]}]
# IOSTANDARD on PAD ADDOUTID_63_0_ibuf[57] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BR18 [get_cells {ADDOUTID_63_0_ibuf[56]}]
# IOSTANDARD on PAD ADDOUTID_63_0_ibuf[56] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BR23 [get_cells {ADDOUTID_63_0_ibuf[55]}]
# IOSTANDARD on PAD ADDOUTID_63_0_ibuf[55] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BR22 [get_cells {ADDOUTID_63_0_ibuf[54]}]
# IOSTANDARD on PAD ADDOUTID_63_0_ibuf[54] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BL22 [get_cells {ADDOUTID_63_0_ibuf[53]}]
# IOSTANDARD on PAD ADDOUTID_63_0_ibuf[53] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BM22 [get_cells {ADDOUTID_63_0_ibuf[52]}]
# IOSTANDARD on PAD ADDOUTID_63_0_ibuf[52] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BU23 [get_cells {ADDOUTID_63_0_ibuf[51]}]
# IOSTANDARD on PAD ADDOUTID_63_0_ibuf[51] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BU22 [get_cells {ADDOUTID_63_0_ibuf[50]}]
# IOSTANDARD on PAD ADDOUTID_63_0_ibuf[50] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BT21 [get_cells {ADDOUTID_63_0_ibuf[49]}]
# IOSTANDARD on PAD ADDOUTID_63_0_ibuf[49] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BT20 [get_cells {ADDOUTID_63_0_ibuf[48]}]
# IOSTANDARD on PAD ADDOUTID_63_0_ibuf[48] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BP22 [get_cells {ADDOUTID_63_0_ibuf[47]}]
# IOSTANDARD on PAD ADDOUTID_63_0_ibuf[47] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BE17 [get_cells {ADDOUTID_63_0_ibuf[46]}]
# IOSTANDARD on PAD ADDOUTID_63_0_ibuf[46] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BB14 [get_cells {ADDOUTID_63_0_ibuf[45]}]
# IOSTANDARD on PAD ADDOUTID_63_0_ibuf[45] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BP21 [get_cells {ADDOUTID_63_0_ibuf[44]}]
# IOSTANDARD on PAD ADDOUTID_63_0_ibuf[44] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BT22 [get_cells {ADDOUTID_63_0_ibuf[43]}]
# IOSTANDARD on PAD ADDOUTID_63_0_ibuf[43] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BU21 [get_cells {ADDOUTID_63_0_ibuf[42]}]
# IOSTANDARD on PAD ADDOUTID_63_0_ibuf[42] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BM23 [get_cells {ADDOUTID_63_0_ibuf[41]}]
# IOSTANDARD on PAD ADDOUTID_63_0_ibuf[41] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BM24 [get_cells {ADDOUTID_63_0_ibuf[40]}]
# IOSTANDARD on PAD ADDOUTID_63_0_ibuf[40] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BN24 [get_cells {ADDOUTID_63_0_ibuf[39]}]
# IOSTANDARD on PAD ADDOUTID_63_0_ibuf[39] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BR28 [get_cells {ADDOUTID_63_0_ibuf[38]}]
# IOSTANDARD on PAD ADDOUTID_63_0_ibuf[38] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BR27 [get_cells {ADDOUTID_63_0_ibuf[37]}]
# IOSTANDARD on PAD ADDOUTID_63_0_ibuf[37] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BM27 [get_cells {ADDOUTID_63_0_ibuf[36]}]
# IOSTANDARD on PAD ADDOUTID_63_0_ibuf[36] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BM26 [get_cells {ADDOUTID_63_0_ibuf[35]}]
# IOSTANDARD on PAD ADDOUTID_63_0_ibuf[35] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BT27 [get_cells {ADDOUTID_63_0_ibuf[34]}]
# IOSTANDARD on PAD ADDOUTID_63_0_ibuf[34] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BU26 [get_cells {ADDOUTID_63_0_ibuf[33]}]
# IOSTANDARD on PAD ADDOUTID_63_0_ibuf[33] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BC15 [get_cells {ADDOUTID_63_0_ibuf[32]}]
# IOSTANDARD on PAD ADDOUTID_63_0_ibuf[32] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BC14 [get_cells {ADDOUTID_63_0_ibuf[31]}]
# IOSTANDARD on PAD ADDOUTID_63_0_ibuf[31] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BT26 [get_cells {ADDOUTID_63_0_ibuf[30]}]
# IOSTANDARD on PAD ADDOUTID_63_0_ibuf[30] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BT25 [get_cells {ADDOUTID_63_0_ibuf[29]}]
# IOSTANDARD on PAD ADDOUTID_63_0_ibuf[29] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BR29 [get_cells {ADDOUTID_63_0_ibuf[28]}]
# IOSTANDARD on PAD ADDOUTID_63_0_ibuf[28] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BT29 [get_cells {ADDOUTID_63_0_ibuf[27]}]
# IOSTANDARD on PAD ADDOUTID_63_0_ibuf[27] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BT24 [get_cells {ADDOUTID_63_0_ibuf[26]}]
# IOSTANDARD on PAD ADDOUTID_63_0_ibuf[26] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BU24 [get_cells {ADDOUTID_63_0_ibuf[25]}]
# IOSTANDARD on PAD ADDOUTID_63_0_ibuf[25] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BP27 [get_cells {ADDOUTID_63_0_ibuf[24]}]
# IOSTANDARD on PAD ADDOUTID_63_0_ibuf[24] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC E37 [get_cells {ADDOUTID_63_0_ibuf[23]}]
# IOSTANDARD on PAD ADDOUTID_63_0_ibuf[23] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC F39 [get_cells {ADDOUTID_63_0_ibuf[22]}]
# IOSTANDARD on PAD ADDOUTID_63_0_ibuf[22] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC K40 [get_cells {ADDOUTID_63_0_ibuf[21]}]
# IOSTANDARD on PAD ADDOUTID_63_0_ibuf[21] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC J38 [get_cells {ADDOUTID_63_0_ibuf[20]}]
# IOSTANDARD on PAD ADDOUTID_63_0_ibuf[20] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC H40 [get_cells {ADDOUTID_63_0_ibuf[19]}]
# IOSTANDARD on PAD ADDOUTID_63_0_ibuf[19] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC K39 [get_cells {ADDOUTID_63_0_ibuf[18]}]
# IOSTANDARD on PAD ADDOUTID_63_0_ibuf[18] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC J37 [get_cells {ADDOUTID_63_0_ibuf[17]}]
# IOSTANDARD on PAD ADDOUTID_63_0_ibuf[17] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC J40 [get_cells {ADDOUTID_63_0_ibuf[16]}]
# IOSTANDARD on PAD ADDOUTID_63_0_ibuf[16] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC E29 [get_cells {ADDOUTID_63_0_ibuf[15]}]
# IOSTANDARD on PAD ADDOUTID_63_0_ibuf[15] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC H28 [get_cells {ADDOUTID_63_0_ibuf[14]}]
# IOSTANDARD on PAD ADDOUTID_63_0_ibuf[14] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC F27 [get_cells {ADDOUTID_63_0_ibuf[13]}]
# IOSTANDARD on PAD ADDOUTID_63_0_ibuf[13] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC G28 [get_cells {ADDOUTID_63_0_ibuf[12]}]
# IOSTANDARD on PAD ADDOUTID_63_0_ibuf[12] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC H30 [get_cells {ADDOUTID_63_0_ibuf[11]}]
# IOSTANDARD on PAD ADDOUTID_63_0_ibuf[11] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC E28 [get_cells {ADDOUTID_63_0_ibuf[10]}]
# IOSTANDARD on PAD ADDOUTID_63_0_ibuf[10] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BB13 [get_cells {ADDOUTID_63_0_ibuf[9]}]
# IOSTANDARD on PAD ADDOUTID_63_0_ibuf[9] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC J28 [get_cells {ADDOUTID_63_0_ibuf[8]}]
# IOSTANDARD on PAD ADDOUTID_63_0_ibuf[8] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC F29 [get_cells {ADDOUTID_63_0_ibuf[7]}]
# IOSTANDARD on PAD ADDOUTID_63_0_ibuf[7] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC H29 [get_cells {ADDOUTID_63_0_ibuf[6]}]
# IOSTANDARD on PAD ADDOUTID_63_0_ibuf[6] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC G27 [get_cells {ADDOUTID_63_0_ibuf[5]}]
# IOSTANDARD on PAD ADDOUTID_63_0_ibuf[5] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC G29 [get_cells {ADDOUTID_63_0_ibuf[4]}]
# IOSTANDARD on PAD ADDOUTID_63_0_ibuf[4] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC J30 [get_cells {ADDOUTID_63_0_ibuf[3]}]
# IOSTANDARD on PAD ADDOUTID_63_0_ibuf[3] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BC13 [get_cells {ADDOUTID_63_0_ibuf[2]}]
# IOSTANDARD on PAD ADDOUTID_63_0_ibuf[2] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC L40 [get_cells {ADDOUTID_63_0_ibuf[1]}]
# IOSTANDARD on PAD ADDOUTID_63_0_ibuf[1] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC L39 [get_cells {ADDOUTID_63_0_ibuf[0]}]
# IOSTANDARD on PAD ADDOUTID_63_0_ibuf[0] will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BV14 [get_cells {N_1_ibuf}]
# IOSTANDARD on PAD N_1_ibuf will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BR25 [get_cells {obuf_cpm_s_HSTDM_4_FB1_A4_D_2}]
# IOSTANDARD on PAD obuf_cpm_s_HSTDM_4_FB1_A4_D_2 will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BR24 [get_cells {obuf_cpm_s_HSTDM_4_FB1_A4_D_3}]
# IOSTANDARD on PAD obuf_cpm_s_HSTDM_4_FB1_A4_D_3 will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BN26 [get_cells {obuf_cpm_s_HSTDM_4_FB1_A4_C_0}]
# IOSTANDARD on PAD obuf_cpm_s_HSTDM_4_FB1_A4_C_0 will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BP26 [get_cells {obuf_cpm_s_HSTDM_4_FB1_A4_C_1}]
# IOSTANDARD on PAD obuf_cpm_s_HSTDM_4_FB1_A4_C_1 will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BR20 [get_cells {obuf_cpm_s_HSTDM_4_FB1_A3_D_2}]
# IOSTANDARD on PAD obuf_cpm_s_HSTDM_4_FB1_A3_D_2 will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BR19 [get_cells {obuf_cpm_s_HSTDM_4_FB1_A3_D_3}]
# IOSTANDARD on PAD obuf_cpm_s_HSTDM_4_FB1_A3_D_3 will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BL21 [get_cells {obuf_cpm_s_HSTDM_4_FB1_A3_C_0}]
# IOSTANDARD on PAD obuf_cpm_s_HSTDM_4_FB1_A3_C_0 will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BM21 [get_cells {obuf_cpm_s_HSTDM_4_FB1_A3_C_1}]
# IOSTANDARD on PAD obuf_cpm_s_HSTDM_4_FB1_A3_C_1 will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BU14 [get_cells {obuf_cpm_s_HSTDM_4_FB1_A2_D_2}]
# IOSTANDARD on PAD obuf_cpm_s_HSTDM_4_FB1_A2_D_2 will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BU13 [get_cells {obuf_cpm_s_HSTDM_4_FB1_A2_D_3}]
# IOSTANDARD on PAD obuf_cpm_s_HSTDM_4_FB1_A2_D_3 will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BP16 [get_cells {obuf_cpm_s_HSTDM_4_FB1_A2_C_0}]
# IOSTANDARD on PAD obuf_cpm_s_HSTDM_4_FB1_A2_C_0 will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC BP15 [get_cells {obuf_cpm_s_HSTDM_4_FB1_A2_C_1}]
# IOSTANDARD on PAD obuf_cpm_s_HSTDM_4_FB1_A2_C_1 will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC J33 [get_cells {obuf_cpm_s_HSTDM_4_FB1_BI3_P_8}]
# IOSTANDARD on PAD obuf_cpm_s_HSTDM_4_FB1_BI3_P_8 will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC J32 [get_cells {obuf_cpm_s_HSTDM_4_FB1_BI3_N_8}]
# IOSTANDARD on PAD obuf_cpm_s_HSTDM_4_FB1_BI3_N_8 will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC H33 [get_cells {obuf_cpm_s_HSTDM_4_FB1_BI3_P_7}]
# IOSTANDARD on PAD obuf_cpm_s_HSTDM_4_FB1_BI3_P_7 will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC G33 [get_cells {obuf_cpm_s_HSTDM_4_FB1_BI3_N_7}]
# IOSTANDARD on PAD obuf_cpm_s_HSTDM_4_FB1_BI3_N_7 will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC H34 [get_cells {obuf_cpm_s_HSTDM_4_FB1_AI1_P_18}]
# IOSTANDARD on PAD obuf_cpm_s_HSTDM_4_FB1_AI1_P_18 will NOT be written out, check the corresponding port for IOSTANDARD
set_property LOC G34 [get_cells {obuf_cpm_s_HSTDM_4_FB1_AI1_N_18}]
# IOSTANDARD on PAD obuf_cpm_s_HSTDM_4_FB1_AI1_N_18 will NOT be written out, check the corresponding port for IOSTANDARD
# IOSTANDARD on PAD obufds_pin_BM29 will NOT be written out, check the corresponding port for IOSTANDARD
# IOSTANDARD on PAD obufds_pin_BN21 will NOT be written out, check the corresponding port for IOSTANDARD
# IOSTANDARD on PAD obufds_pin_BP13 will NOT be written out, check the corresponding port for IOSTANDARD
# IOSTANDARD on PAD obufds_pin_J31 will NOT be written out, check the corresponding port for IOSTANDARD
# IOSTANDARD on PAD obufds_pin_H39 will NOT be written out, check the corresponding port for IOSTANDARD

set_property PACKAGE_PIN F35 [get_ports {clk}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {clk}]
set_property PACKAGE_PIN K37 [get_ports {rst_n}]
set_property IOSTANDARD LVCMOS12 [get_ports {rst_n}]
set_property PACKAGE_PIN C61 [get_ports {IMMID[53]}]
set_property IOSTANDARD LVCMOS18 [get_ports {IMMID[53]}]
set_property PACKAGE_PIN BL41 [get_ports {IMMID[54]}]
set_property IOSTANDARD LVCMOS18 [get_ports {IMMID[54]}]
set_property PACKAGE_PIN CC31 [get_ports {IMMID[55]}]
set_property IOSTANDARD LVCMOS18 [get_ports {IMMID[55]}]
set_property PACKAGE_PIN CC44 [get_ports {IMMID[56]}]
set_property IOSTANDARD LVCMOS18 [get_ports {IMMID[56]}]
set_property PACKAGE_PIN CC43 [get_ports {IMMID[57]}]
set_property IOSTANDARD LVCMOS18 [get_ports {IMMID[57]}]
set_property PACKAGE_PIN CB43 [get_ports {IMMID[58]}]
set_property IOSTANDARD LVCMOS18 [get_ports {IMMID[58]}]
set_property PACKAGE_PIN BP40 [get_ports {IMMID[59]}]
set_property IOSTANDARD LVCMOS18 [get_ports {IMMID[59]}]
set_property PACKAGE_PIN CB32 [get_ports {IMMID[60]}]
set_property IOSTANDARD LVCMOS18 [get_ports {IMMID[60]}]
set_property PACKAGE_PIN CB42 [get_ports {IMMID[61]}]
set_property IOSTANDARD LVCMOS18 [get_ports {IMMID[61]}]
set_property PACKAGE_PIN CC45 [get_ports {IMMID[62]}]
set_property IOSTANDARD LVCMOS18 [get_ports {IMMID[62]}]
set_property PACKAGE_PIN BN40 [get_ports {IMMID[63]}]
set_property IOSTANDARD LVCMOS18 [get_ports {IMMID[63]}]
set_property PACKAGE_PIN BV14 [get_ports {N_1}]
set_property IOSTANDARD POD12_DCI [get_ports {N_1}]
set_property ODT RTT_60 [get_ports {N_1}]
set_property PACKAGE_PIN L39 [get_ports {ADDOUTID_63_0[0]}]
set_property IOSTANDARD LVCMOS12 [get_ports {ADDOUTID_63_0[0]}]
set_property PACKAGE_PIN L40 [get_ports {ADDOUTID_63_0[1]}]
set_property IOSTANDARD LVCMOS12 [get_ports {ADDOUTID_63_0[1]}]
set_property PACKAGE_PIN BC13 [get_ports {ADDOUTID_63_0[2]}]
set_property IOSTANDARD LVCMOS12 [get_ports {ADDOUTID_63_0[2]}]
set_property PACKAGE_PIN J30 [get_ports {ADDOUTID_63_0[3]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ADDOUTID_63_0[3]}]
set_property UNAVAILABLE_DURING_CALIBRATION TRUE [get_ports {ADDOUTID_63_0[3]}]
set_property PACKAGE_PIN G29 [get_ports {ADDOUTID_63_0[4]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ADDOUTID_63_0[4]}]
set_property UNAVAILABLE_DURING_CALIBRATION TRUE [get_ports {ADDOUTID_63_0[4]}]
set_property PACKAGE_PIN G27 [get_ports {ADDOUTID_63_0[5]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ADDOUTID_63_0[5]}]
set_property PACKAGE_PIN H29 [get_ports {ADDOUTID_63_0[6]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ADDOUTID_63_0[6]}]
set_property PACKAGE_PIN F29 [get_ports {ADDOUTID_63_0[7]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ADDOUTID_63_0[7]}]
set_property UNAVAILABLE_DURING_CALIBRATION TRUE [get_ports {ADDOUTID_63_0[7]}]
set_property PACKAGE_PIN J28 [get_ports {ADDOUTID_63_0[8]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ADDOUTID_63_0[8]}]
set_property PACKAGE_PIN BB13 [get_ports {ADDOUTID_63_0[9]}]
set_property IOSTANDARD LVCMOS12 [get_ports {ADDOUTID_63_0[9]}]
set_property PACKAGE_PIN E28 [get_ports {ADDOUTID_63_0[10]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ADDOUTID_63_0[10]}]
set_property PACKAGE_PIN H30 [get_ports {ADDOUTID_63_0[11]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ADDOUTID_63_0[11]}]
set_property PACKAGE_PIN G28 [get_ports {ADDOUTID_63_0[12]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ADDOUTID_63_0[12]}]
set_property PACKAGE_PIN F27 [get_ports {ADDOUTID_63_0[13]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ADDOUTID_63_0[13]}]
set_property PACKAGE_PIN H28 [get_ports {ADDOUTID_63_0[14]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ADDOUTID_63_0[14]}]
set_property PACKAGE_PIN E29 [get_ports {ADDOUTID_63_0[15]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ADDOUTID_63_0[15]}]
set_property PACKAGE_PIN J40 [get_ports {ADDOUTID_63_0[16]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ADDOUTID_63_0[16]}]
set_property UNAVAILABLE_DURING_CALIBRATION TRUE [get_ports {ADDOUTID_63_0[16]}]
set_property PACKAGE_PIN J37 [get_ports {ADDOUTID_63_0[17]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ADDOUTID_63_0[17]}]
set_property PACKAGE_PIN K39 [get_ports {ADDOUTID_63_0[18]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ADDOUTID_63_0[18]}]
set_property PACKAGE_PIN H40 [get_ports {ADDOUTID_63_0[19]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ADDOUTID_63_0[19]}]
set_property PACKAGE_PIN J38 [get_ports {ADDOUTID_63_0[20]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ADDOUTID_63_0[20]}]
set_property PACKAGE_PIN K40 [get_ports {ADDOUTID_63_0[21]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ADDOUTID_63_0[21]}]
set_property PACKAGE_PIN F39 [get_ports {ADDOUTID_63_0[22]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ADDOUTID_63_0[22]}]
set_property PACKAGE_PIN E37 [get_ports {ADDOUTID_63_0[23]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ADDOUTID_63_0[23]}]
set_property PACKAGE_PIN BP27 [get_ports {ADDOUTID_63_0[24]}]
set_property IOSTANDARD POD12_DCI [get_ports {ADDOUTID_63_0[24]}]
set_property ODT RTT_60 [get_ports {ADDOUTID_63_0[24]}]
set_property PACKAGE_PIN BU24 [get_ports {ADDOUTID_63_0[25]}]
set_property IOSTANDARD POD12_DCI [get_ports {ADDOUTID_63_0[25]}]
set_property ODT RTT_60 [get_ports {ADDOUTID_63_0[25]}]
set_property PACKAGE_PIN BT24 [get_ports {ADDOUTID_63_0[26]}]
set_property IOSTANDARD POD12_DCI [get_ports {ADDOUTID_63_0[26]}]
set_property UNAVAILABLE_DURING_CALIBRATION TRUE [get_ports {ADDOUTID_63_0[26]}]
set_property ODT RTT_60 [get_ports {ADDOUTID_63_0[26]}]
set_property PACKAGE_PIN BT29 [get_ports {ADDOUTID_63_0[27]}]
set_property IOSTANDARD POD12_DCI [get_ports {ADDOUTID_63_0[27]}]
set_property ODT RTT_60 [get_ports {ADDOUTID_63_0[27]}]
set_property PACKAGE_PIN BR29 [get_ports {ADDOUTID_63_0[28]}]
set_property IOSTANDARD POD12_DCI [get_ports {ADDOUTID_63_0[28]}]
set_property ODT RTT_60 [get_ports {ADDOUTID_63_0[28]}]
set_property PACKAGE_PIN BT25 [get_ports {ADDOUTID_63_0[29]}]
set_property IOSTANDARD POD12_DCI [get_ports {ADDOUTID_63_0[29]}]
set_property ODT RTT_60 [get_ports {ADDOUTID_63_0[29]}]
set_property PACKAGE_PIN BT26 [get_ports {ADDOUTID_63_0[30]}]
set_property IOSTANDARD POD12_DCI [get_ports {ADDOUTID_63_0[30]}]
set_property ODT RTT_60 [get_ports {ADDOUTID_63_0[30]}]
set_property PACKAGE_PIN BC14 [get_ports {ADDOUTID_63_0[31]}]
set_property IOSTANDARD LVCMOS12 [get_ports {ADDOUTID_63_0[31]}]
set_property PACKAGE_PIN BC15 [get_ports {ADDOUTID_63_0[32]}]
set_property IOSTANDARD LVCMOS12 [get_ports {ADDOUTID_63_0[32]}]
set_property PACKAGE_PIN BU26 [get_ports {ADDOUTID_63_0[33]}]
set_property IOSTANDARD POD12_DCI [get_ports {ADDOUTID_63_0[33]}]
set_property ODT RTT_60 [get_ports {ADDOUTID_63_0[33]}]
set_property PACKAGE_PIN BT27 [get_ports {ADDOUTID_63_0[34]}]
set_property IOSTANDARD POD12_DCI [get_ports {ADDOUTID_63_0[34]}]
set_property UNAVAILABLE_DURING_CALIBRATION TRUE [get_ports {ADDOUTID_63_0[34]}]
set_property ODT RTT_60 [get_ports {ADDOUTID_63_0[34]}]
set_property PACKAGE_PIN BM26 [get_ports {ADDOUTID_63_0[35]}]
set_property IOSTANDARD POD12_DCI [get_ports {ADDOUTID_63_0[35]}]
set_property ODT RTT_60 [get_ports {ADDOUTID_63_0[35]}]
set_property PACKAGE_PIN BM27 [get_ports {ADDOUTID_63_0[36]}]
set_property IOSTANDARD POD12_DCI [get_ports {ADDOUTID_63_0[36]}]
set_property ODT RTT_60 [get_ports {ADDOUTID_63_0[36]}]
set_property PACKAGE_PIN BR27 [get_ports {ADDOUTID_63_0[37]}]
set_property IOSTANDARD POD12_DCI [get_ports {ADDOUTID_63_0[37]}]
set_property ODT RTT_60 [get_ports {ADDOUTID_63_0[37]}]
set_property PACKAGE_PIN BR28 [get_ports {ADDOUTID_63_0[38]}]
set_property IOSTANDARD POD12_DCI [get_ports {ADDOUTID_63_0[38]}]
set_property ODT RTT_60 [get_ports {ADDOUTID_63_0[38]}]
set_property PACKAGE_PIN BN24 [get_ports {ADDOUTID_63_0[39]}]
set_property IOSTANDARD POD12_DCI [get_ports {ADDOUTID_63_0[39]}]
set_property ODT RTT_60 [get_ports {ADDOUTID_63_0[39]}]
set_property PACKAGE_PIN BM24 [get_ports {ADDOUTID_63_0[40]}]
set_property IOSTANDARD POD12_DCI [get_ports {ADDOUTID_63_0[40]}]
set_property UNAVAILABLE_DURING_CALIBRATION TRUE [get_ports {ADDOUTID_63_0[40]}]
set_property ODT RTT_60 [get_ports {ADDOUTID_63_0[40]}]
set_property PACKAGE_PIN BM23 [get_ports {ADDOUTID_63_0[41]}]
set_property IOSTANDARD POD12_DCI [get_ports {ADDOUTID_63_0[41]}]
set_property ODT RTT_60 [get_ports {ADDOUTID_63_0[41]}]
set_property PACKAGE_PIN BU21 [get_ports {ADDOUTID_63_0[42]}]
set_property IOSTANDARD POD12_DCI [get_ports {ADDOUTID_63_0[42]}]
set_property ODT RTT_60 [get_ports {ADDOUTID_63_0[42]}]
set_property PACKAGE_PIN BT22 [get_ports {ADDOUTID_63_0[43]}]
set_property IOSTANDARD POD12_DCI [get_ports {ADDOUTID_63_0[43]}]
set_property UNAVAILABLE_DURING_CALIBRATION TRUE [get_ports {ADDOUTID_63_0[43]}]
set_property ODT RTT_60 [get_ports {ADDOUTID_63_0[43]}]
set_property PACKAGE_PIN BP21 [get_ports {ADDOUTID_63_0[44]}]
set_property IOSTANDARD POD12_DCI [get_ports {ADDOUTID_63_0[44]}]
set_property ODT RTT_60 [get_ports {ADDOUTID_63_0[44]}]
set_property PACKAGE_PIN BB14 [get_ports {ADDOUTID_63_0[45]}]
set_property IOSTANDARD LVCMOS12 [get_ports {ADDOUTID_63_0[45]}]
set_property PACKAGE_PIN BE17 [get_ports {ADDOUTID_63_0[46]}]
set_property IOSTANDARD LVCMOS12 [get_ports {ADDOUTID_63_0[46]}]
set_property PACKAGE_PIN BP22 [get_ports {ADDOUTID_63_0[47]}]
set_property IOSTANDARD POD12_DCI [get_ports {ADDOUTID_63_0[47]}]
set_property ODT RTT_60 [get_ports {ADDOUTID_63_0[47]}]
set_property PACKAGE_PIN BT20 [get_ports {ADDOUTID_63_0[48]}]
set_property IOSTANDARD POD12_DCI [get_ports {ADDOUTID_63_0[48]}]
set_property ODT RTT_60 [get_ports {ADDOUTID_63_0[48]}]
set_property PACKAGE_PIN BT21 [get_ports {ADDOUTID_63_0[49]}]
set_property IOSTANDARD POD12_DCI [get_ports {ADDOUTID_63_0[49]}]
set_property ODT RTT_60 [get_ports {ADDOUTID_63_0[49]}]
set_property PACKAGE_PIN BU22 [get_ports {ADDOUTID_63_0[50]}]
set_property IOSTANDARD POD12_DCI [get_ports {ADDOUTID_63_0[50]}]
set_property ODT RTT_60 [get_ports {ADDOUTID_63_0[50]}]
set_property PACKAGE_PIN BU23 [get_ports {ADDOUTID_63_0[51]}]
set_property IOSTANDARD POD12_DCI [get_ports {ADDOUTID_63_0[51]}]
set_property UNAVAILABLE_DURING_CALIBRATION TRUE [get_ports {ADDOUTID_63_0[51]}]
set_property ODT RTT_60 [get_ports {ADDOUTID_63_0[51]}]
set_property PACKAGE_PIN BM22 [get_ports {ADDOUTID_63_0[52]}]
set_property IOSTANDARD POD12_DCI [get_ports {ADDOUTID_63_0[52]}]
set_property ODT RTT_60 [get_ports {ADDOUTID_63_0[52]}]
set_property PACKAGE_PIN BL22 [get_ports {ADDOUTID_63_0[53]}]
set_property IOSTANDARD POD12_DCI [get_ports {ADDOUTID_63_0[53]}]
set_property ODT RTT_60 [get_ports {ADDOUTID_63_0[53]}]
set_property PACKAGE_PIN BR22 [get_ports {ADDOUTID_63_0[54]}]
set_property IOSTANDARD POD12_DCI [get_ports {ADDOUTID_63_0[54]}]
set_property ODT RTT_60 [get_ports {ADDOUTID_63_0[54]}]
set_property PACKAGE_PIN BR23 [get_ports {ADDOUTID_63_0[55]}]
set_property IOSTANDARD POD12_DCI [get_ports {ADDOUTID_63_0[55]}]
set_property ODT RTT_60 [get_ports {ADDOUTID_63_0[55]}]
set_property PACKAGE_PIN BR18 [get_ports {ADDOUTID_63_0[56]}]
set_property IOSTANDARD POD12_DCI [get_ports {ADDOUTID_63_0[56]}]
set_property ODT RTT_60 [get_ports {ADDOUTID_63_0[56]}]
set_property PACKAGE_PIN BV15 [get_ports {ADDOUTID_63_0[57]}]
set_property IOSTANDARD POD12_DCI [get_ports {ADDOUTID_63_0[57]}]
set_property ODT RTT_60 [get_ports {ADDOUTID_63_0[57]}]
set_property PACKAGE_PIN BV16 [get_ports {ADDOUTID_63_0[58]}]
set_property IOSTANDARD POD12_DCI [get_ports {ADDOUTID_63_0[58]}]
set_property UNAVAILABLE_DURING_CALIBRATION TRUE [get_ports {ADDOUTID_63_0[58]}]
set_property ODT RTT_60 [get_ports {ADDOUTID_63_0[58]}]
set_property PACKAGE_PIN BD17 [get_ports {ADDOUTID_63_0[59]}]
set_property IOSTANDARD LVCMOS12 [get_ports {ADDOUTID_63_0[59]}]
set_property PACKAGE_PIN BE18 [get_ports {ADDOUTID_63_0[60]}]
set_property IOSTANDARD LVCMOS12 [get_ports {ADDOUTID_63_0[60]}]
set_property PACKAGE_PIN BV18 [get_ports {ADDOUTID_63_0[61]}]
set_property IOSTANDARD POD12_DCI [get_ports {ADDOUTID_63_0[61]}]
set_property ODT RTT_60 [get_ports {ADDOUTID_63_0[61]}]
set_property PACKAGE_PIN BU18 [get_ports {ADDOUTID_63_0[62]}]
set_property IOSTANDARD POD12_DCI [get_ports {ADDOUTID_63_0[62]}]
set_property ODT RTT_60 [get_ports {ADDOUTID_63_0[62]}]
set_property PACKAGE_PIN BV13 [get_ports {ADDOUTID_63_0[63]}]
set_property IOSTANDARD POD12_DCI [get_ports {ADDOUTID_63_0[63]}]
set_property ODT RTT_60 [get_ports {ADDOUTID_63_0[63]}]
set_property PACKAGE_PIN BU17 [get_ports {PCSRCID}]
set_property IOSTANDARD POD12_DCI [get_ports {PCSRCID}]
set_property ODT RTT_60 [get_ports {PCSRCID}]
set_property PACKAGE_PIN CA32 [get_ports {PC[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {PC[0]}]
set_property PACKAGE_PIN CB44 [get_ports {PC[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {PC[1]}]
set_property PACKAGE_PIN C60 [get_ports {PC[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {PC[2]}]
set_property PACKAGE_PIN BP41 [get_ports {PC[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {PC[3]}]
set_property PACKAGE_PIN BN41 [get_ports {PC[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {PC[4]}]
set_property PACKAGE_PIN BN39 [get_ports {PC[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {PC[5]}]
set_property PACKAGE_PIN CC28 [get_ports {PC[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {PC[6]}]
set_property PACKAGE_PIN CA44 [get_ports {PC[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {PC[7]}]
set_property PACKAGE_PIN F62 [get_ports {PC[8]}]
set_property IOSTANDARD LVCMOS18 [get_ports {PC[8]}]
set_property PACKAGE_PIN BY44 [get_ports {PC[9]}]
set_property IOSTANDARD LVCMOS18 [get_ports {PC[9]}]
set_property PACKAGE_PIN CC29 [get_ports {PC[10]}]
set_property IOSTANDARD LVCMOS18 [get_ports {PC[10]}]
set_property PACKAGE_PIN CB29 [get_ports {PC[11]}]
set_property IOSTANDARD LVCMOS18 [get_ports {PC[11]}]
set_property PACKAGE_PIN BN38 [get_ports {PC[12]}]
set_property IOSTANDARD LVCMOS18 [get_ports {PC[12]}]
set_property PACKAGE_PIN BT45 [get_ports {PC[13]}]
set_property IOSTANDARD LVCMOS18 [get_ports {PC[13]}]
set_property PACKAGE_PIN BT44 [get_ports {PC[14]}]
set_property IOSTANDARD LVCMOS18 [get_ports {PC[14]}]
set_property PACKAGE_PIN CA29 [get_ports {PC[15]}]
set_property IOSTANDARD LVCMOS18 [get_ports {PC[15]}]
set_property PACKAGE_PIN BY32 [get_ports {PC[16]}]
set_property IOSTANDARD LVCMOS18 [get_ports {PC[16]}]
set_property PACKAGE_PIN BV33 [get_ports {PC[17]}]
set_property IOSTANDARD LVCMOS18 [get_ports {PC[17]}]
set_property PACKAGE_PIN BM39 [get_ports {PC[18]}]
set_property IOSTANDARD LVCMOS18 [get_ports {PC[18]}]
set_property PACKAGE_PIN BR44 [get_ports {PC[19]}]
set_property IOSTANDARD LVCMOS18 [get_ports {PC[19]}]
set_property PACKAGE_PIN BV44 [get_ports {PC[20]}]
set_property IOSTANDARD LVCMOS18 [get_ports {PC[20]}]
set_property PACKAGE_PIN F61 [get_ports {PC[21]}]
set_property IOSTANDARD LVCMOS18 [get_ports {PC[21]}]
set_property PACKAGE_PIN D61 [get_ports {PC[22]}]
set_property IOSTANDARD LVCMOS18 [get_ports {PC[22]}]
set_property PACKAGE_PIN D60 [get_ports {PC[23]}]
set_property IOSTANDARD LVCMOS18 [get_ports {PC[23]}]
set_property PACKAGE_PIN BM38 [get_ports {PC[24]}]
set_property IOSTANDARD LVCMOS18 [get_ports {PC[24]}]
set_property PACKAGE_PIN BV34 [get_ports {PC[25]}]
set_property IOSTANDARD LVCMOS18 [get_ports {PC[25]}]
set_property PACKAGE_PIN BV30 [get_ports {PC[26]}]
set_property IOSTANDARD LVCMOS18 [get_ports {PC[26]}]
set_property PACKAGE_PIN E60 [get_ports {PC[27]}]
set_property IOSTANDARD LVCMOS18 [get_ports {PC[27]}]
set_property PACKAGE_PIN BV31 [get_ports {PC[28]}]
set_property IOSTANDARD LVCMOS18 [get_ports {PC[28]}]
set_property PACKAGE_PIN BU44 [get_ports {PC[29]}]
set_property IOSTANDARD LVCMOS18 [get_ports {PC[29]}]
set_property PACKAGE_PIN BU42 [get_ports {PC[30]}]
set_property IOSTANDARD LVCMOS18 [get_ports {PC[30]}]
set_property PACKAGE_PIN BH40 [get_ports {PC[31]}]
set_property IOSTANDARD LVCMOS18 [get_ports {PC[31]}]
set_property PACKAGE_PIN BY33 [get_ports {PC[32]}]
set_property IOSTANDARD LVCMOS18 [get_ports {PC[32]}]
set_property PACKAGE_PIN BE40 [get_ports {PC[33]}]
set_property IOSTANDARD LVCMOS18 [get_ports {PC[33]}]
set_property PACKAGE_PIN BE39 [get_ports {PC[34]}]
set_property IOSTANDARD LVCMOS18 [get_ports {PC[34]}]
set_property PACKAGE_PIN BT42 [get_ports {PC[35]}]
set_property IOSTANDARD LVCMOS18 [get_ports {PC[35]}]
set_property PACKAGE_PIN BY34 [get_ports {PC[36]}]
set_property IOSTANDARD LVCMOS18 [get_ports {PC[36]}]
set_property PACKAGE_PIN BV46 [get_ports {PC[37]}]
set_property IOSTANDARD LVCMOS18 [get_ports {PC[37]}]
set_property PACKAGE_PIN F60 [get_ports {PC[38]}]
set_property IOSTANDARD LVCMOS18 [get_ports {PC[38]}]
set_property PACKAGE_PIN BW30 [get_ports {PC[39]}]
set_property IOSTANDARD LVCMOS18 [get_ports {PC[39]}]
set_property PACKAGE_PIN BV45 [get_ports {PC[40]}]
set_property IOSTANDARD LVCMOS18 [get_ports {PC[40]}]
set_property PACKAGE_PIN BV43 [get_ports {PC[41]}]
set_property IOSTANDARD LVCMOS18 [get_ports {PC[41]}]
set_property PACKAGE_PIN BU43 [get_ports {PC[42]}]
set_property IOSTANDARD LVCMOS18 [get_ports {PC[42]}]
set_property PACKAGE_PIN D62 [get_ports {PC[43]}]
set_property IOSTANDARD LVCMOS18 [get_ports {PC[43]}]
set_property PACKAGE_PIN BW31 [get_ports {PC[44]}]
set_property IOSTANDARD LVCMOS18 [get_ports {PC[44]}]
set_property PACKAGE_PIN E62 [get_ports {PC[45]}]
set_property IOSTANDARD LVCMOS18 [get_ports {PC[45]}]
set_property PACKAGE_PIN BF40 [get_ports {PC[46]}]
set_property IOSTANDARD LVCMOS18 [get_ports {PC[46]}]
set_property PACKAGE_PIN BY43 [get_ports {PC[47]}]
set_property IOSTANDARD LVCMOS18 [get_ports {PC[47]}]
set_property PACKAGE_PIN BW32 [get_ports {PC[48]}]
set_property IOSTANDARD LVCMOS18 [get_ports {PC[48]}]
set_property PACKAGE_PIN H61 [get_ports {PC[49]}]
set_property IOSTANDARD LVCMOS18 [get_ports {PC[49]}]
set_property PACKAGE_PIN BF39 [get_ports {PC[50]}]
set_property IOSTANDARD LVCMOS18 [get_ports {PC[50]}]
set_property PACKAGE_PIN BJ41 [get_ports {PC[51]}]
set_property IOSTANDARD LVCMOS18 [get_ports {PC[51]}]
set_property PACKAGE_PIN BW33 [get_ports {PC[52]}]
set_property IOSTANDARD LVCMOS18 [get_ports {PC[52]}]
set_property PACKAGE_PIN BW43 [get_ports {PC[53]}]
set_property IOSTANDARD LVCMOS18 [get_ports {PC[53]}]
set_property PACKAGE_PIN H60 [get_ports {PC[54]}]
set_property IOSTANDARD LVCMOS18 [get_ports {PC[54]}]
set_property PACKAGE_PIN BJ40 [get_ports {PC[55]}]
set_property IOSTANDARD LVCMOS18 [get_ports {PC[55]}]
set_property PACKAGE_PIN BH39 [get_ports {PC[56]}]
set_property IOSTANDARD LVCMOS18 [get_ports {PC[56]}]
set_property PACKAGE_PIN BG39 [get_ports {PC[57]}]
set_property IOSTANDARD LVCMOS18 [get_ports {PC[57]}]
set_property PACKAGE_PIN CA30 [get_ports {PC[58]}]
set_property IOSTANDARD LVCMOS18 [get_ports {PC[58]}]
set_property PACKAGE_PIN BK40 [get_ports {PC[59]}]
set_property IOSTANDARD LVCMOS18 [get_ports {PC[59]}]
set_property PACKAGE_PIN CA31 [get_ports {PC[60]}]
set_property IOSTANDARD LVCMOS18 [get_ports {PC[60]}]
set_property PACKAGE_PIN BK39 [get_ports {PC[61]}]
set_property IOSTANDARD LVCMOS18 [get_ports {PC[61]}]
set_property PACKAGE_PIN BL40 [get_ports {PC[62]}]
set_property IOSTANDARD LVCMOS18 [get_ports {PC[62]}]
set_property PACKAGE_PIN BL39 [get_ports {PC[63]}]
set_property IOSTANDARD LVCMOS18 [get_ports {PC[63]}]
set_property PACKAGE_PIN BG37 [get_ports {in_enable}]
set_property IOSTANDARD LVCMOS18 [get_ports {in_enable}]
set_property PACKAGE_PIN BY25 [get_ports {in_instruc[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {in_instruc[0]}]
set_property PACKAGE_PIN BG36 [get_ports {in_instruc[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {in_instruc[1]}]
set_property PACKAGE_PIN CA24 [get_ports {in_instruc[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {in_instruc[2]}]
set_property PACKAGE_PIN CA25 [get_ports {in_instruc[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {in_instruc[3]}]
set_property PACKAGE_PIN CC25 [get_ports {in_instruc[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {in_instruc[4]}]
set_property PACKAGE_PIN BH38 [get_ports {in_instruc[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {in_instruc[5]}]
set_property PACKAGE_PIN CC26 [get_ports {in_instruc[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {in_instruc[6]}]
set_property PACKAGE_PIN M62 [get_ports {in_instruc[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {in_instruc[7]}]
set_property PACKAGE_PIN BU47 [get_ports {in_instruc[8]}]
set_property IOSTANDARD LVCMOS18 [get_ports {in_instruc[8]}]
set_property PACKAGE_PIN N61 [get_ports {in_instruc[9]}]
set_property IOSTANDARD LVCMOS18 [get_ports {in_instruc[9]}]
set_property PACKAGE_PIN BT47 [get_ports {in_instruc[10]}]
set_property IOSTANDARD LVCMOS18 [get_ports {in_instruc[10]}]
set_property PACKAGE_PIN BG38 [get_ports {in_instruc[11]}]
set_property IOSTANDARD LVCMOS18 [get_ports {in_instruc[11]}]
set_property PACKAGE_PIN N60 [get_ports {in_instruc[12]}]
set_property IOSTANDARD LVCMOS18 [get_ports {in_instruc[12]}]
set_property PACKAGE_PIN BM37 [get_ports {in_instruc[13]}]
set_property IOSTANDARD LVCMOS18 [get_ports {in_instruc[13]}]
set_property PACKAGE_PIN L62 [get_ports {in_instruc[14]}]
set_property IOSTANDARD LVCMOS18 [get_ports {in_instruc[14]}]
set_property PACKAGE_PIN BM36 [get_ports {in_instruc[15]}]
set_property IOSTANDARD LVCMOS18 [get_ports {in_instruc[15]}]
set_property PACKAGE_PIN BH36 [get_ports {in_instruc[16]}]
set_property IOSTANDARD LVCMOS18 [get_ports {in_instruc[16]}]
set_property PACKAGE_PIN CC24 [get_ports {in_instruc[17]}]
set_property IOSTANDARD LVCMOS18 [get_ports {in_instruc[17]}]
set_property PACKAGE_PIN CB48 [get_ports {in_instruc[18]}]
set_property IOSTANDARD LVCMOS18 [get_ports {in_instruc[18]}]
set_property PACKAGE_PIN CB47 [get_ports {in_instruc[19]}]
set_property IOSTANDARD LVCMOS18 [get_ports {in_instruc[19]}]
set_property PACKAGE_PIN L61 [get_ports {in_instruc[20]}]
set_property IOSTANDARD LVCMOS18 [get_ports {in_instruc[20]}]
set_property PACKAGE_PIN CB24 [get_ports {in_instruc[21]}]
set_property IOSTANDARD LVCMOS18 [get_ports {in_instruc[21]}]
set_property PACKAGE_PIN K60 [get_ports {in_instruc[22]}]
set_property IOSTANDARD LVCMOS18 [get_ports {in_instruc[22]}]
set_property PACKAGE_PIN K59 [get_ports {in_instruc[23]}]
set_property IOSTANDARD LVCMOS18 [get_ports {in_instruc[23]}]
set_property PACKAGE_PIN BY48 [get_ports {in_instruc[24]}]
set_property IOSTANDARD LVCMOS18 [get_ports {in_instruc[24]}]
set_property PACKAGE_PIN CB26 [get_ports {in_instruc[25]}]
set_property IOSTANDARD LVCMOS18 [get_ports {in_instruc[25]}]
set_property PACKAGE_PIN CB27 [get_ports {in_instruc[26]}]
set_property IOSTANDARD LVCMOS18 [get_ports {in_instruc[26]}]
set_property PACKAGE_PIN BH35 [get_ports {in_instruc[27]}]
set_property IOSTANDARD LVCMOS18 [get_ports {in_instruc[27]}]
set_property PACKAGE_PIN BY47 [get_ports {in_instruc[28]}]
set_property IOSTANDARD LVCMOS18 [get_ports {in_instruc[28]}]
set_property PACKAGE_PIN F59 [get_ports {in_instruc[29]}]
set_property IOSTANDARD LVCMOS18 [get_ports {in_instruc[29]}]
set_property PACKAGE_PIN G59 [get_ports {in_instruc[30]}]
set_property IOSTANDARD LVCMOS18 [get_ports {in_instruc[30]}]
set_property PACKAGE_PIN CA47 [get_ports {in_instruc[31]}]
set_property IOSTANDARD LVCMOS18 [get_ports {in_instruc[31]}]
set_property PACKAGE_PIN BV24 [get_ports {Addr[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Addr[2]}]
set_property PACKAGE_PIN BY49 [get_ports {Addr[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Addr[3]}]
set_property PACKAGE_PIN P62 [get_ports {Addr[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Addr[4]}]
set_property PACKAGE_PIN CB31 [get_ports {Addr[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Addr[5]}]
set_property PACKAGE_PIN CB28 [get_ports {Addr[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Addr[6]}]
set_property PACKAGE_PIN H59 [get_ports {Addr[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Addr[7]}]
set_property PACKAGE_PIN BU28 [get_ports {Addr[8]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Addr[8]}]
set_property PACKAGE_PIN M61 [get_ports {Addr[9]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Addr[9]}]
set_property PACKAGE_PIN BW42 [get_ports {Addr[10]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Addr[10]}]
set_property PACKAGE_PIN BU29 [get_ports {Addr[11]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Addr[11]}]
set_property PACKAGE_PIN CC48 [get_ports {Addr[12]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Addr[12]}]
set_property PACKAGE_PIN BE38 [get_ports {Addr[13]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Addr[13]}]
set_property PACKAGE_PIN R59 [get_ports {Addr[14]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Addr[14]}]
set_property PACKAGE_PIN T59 [get_ports {Addr[15]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Addr[15]}]
set_property PACKAGE_PIN BT49 [get_ports {Addr[16]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Addr[16]}]
set_property PACKAGE_PIN T62 [get_ports {Addr[17]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Addr[17]}]
set_property PACKAGE_PIN T61 [get_ports {Addr[18]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Addr[18]}]
set_property PACKAGE_PIN R60 [get_ports {Addr[19]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Addr[19]}]
set_property PACKAGE_PIN BR49 [get_ports {Addr[20]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Addr[20]}]
set_property PACKAGE_PIN BK38 [get_ports {Addr[21]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Addr[21]}]
set_property PACKAGE_PIN T60 [get_ports {Addr[22]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Addr[22]}]
set_property PACKAGE_PIN R63 [get_ports {Addr[23]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Addr[23]}]
set_property PACKAGE_PIN BW27 [get_ports {Addr[24]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Addr[24]}]
set_property PACKAGE_PIN R62 [get_ports {Addr[25]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Addr[25]}]
set_property PACKAGE_PIN P61 [get_ports {Addr[26]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Addr[26]}]
set_property PACKAGE_PIN BK37 [get_ports {Addr[27]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Addr[27]}]
set_property PACKAGE_PIN BW28 [get_ports {Addr[28]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Addr[28]}]
set_property PACKAGE_PIN BJ36 [get_ports {Addr[29]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Addr[29]}]
set_property PACKAGE_PIN BV28 [get_ports {Addr[30]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Addr[30]}]
set_property PACKAGE_PIN P60 [get_ports {Addr[31]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Addr[31]}]
set_property PACKAGE_PIN BV29 [get_ports {Addr[32]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Addr[32]}]
set_property PACKAGE_PIN BW25 [get_ports {Addr[33]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Addr[33]}]
set_property PACKAGE_PIN BW48 [get_ports {Addr[34]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Addr[34]}]
set_property PACKAGE_PIN BW47 [get_ports {Addr[35]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Addr[35]}]
set_property PACKAGE_PIN BW26 [get_ports {Addr[36]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Addr[36]}]
set_property PACKAGE_PIN L60 [get_ports {Addr[37]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Addr[37]}]
set_property PACKAGE_PIN BR48 [get_ports {Addr[38]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Addr[38]}]
set_property PACKAGE_PIN L59 [get_ports {Addr[39]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Addr[39]}]
set_property PACKAGE_PIN BR47 [get_ports {Addr[40]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Addr[40]}]
set_property PACKAGE_PIN BJ35 [get_ports {Addr[41]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Addr[41]}]
set_property PACKAGE_PIN BV48 [get_ports {Addr[42]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Addr[42]}]
set_property PACKAGE_PIN BU48 [get_ports {Addr[43]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Addr[43]}]
set_property PACKAGE_PIN BV49 [get_ports {Addr[44]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Addr[44]}]
set_property PACKAGE_PIN BV25 [get_ports {Addr[45]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Addr[45]}]
set_property PACKAGE_PIN N63 [get_ports {Addr[46]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Addr[46]}]
set_property PACKAGE_PIN BF36 [get_ports {Addr[47]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Addr[47]}]
set_property PACKAGE_PIN BF35 [get_ports {Addr[48]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Addr[48]}]
set_property PACKAGE_PIN BV26 [get_ports {Addr[49]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Addr[49]}]
set_property PACKAGE_PIN CA26 [get_ports {Addr[50]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Addr[50]}]
set_property PACKAGE_PIN BU49 [get_ports {Addr[51]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Addr[51]}]
set_property PACKAGE_PIN CA27 [get_ports {Addr[52]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Addr[52]}]
set_property PACKAGE_PIN P63 [get_ports {Addr[53]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Addr[53]}]
set_property PACKAGE_PIN BY27 [get_ports {Addr[54]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Addr[54]}]
set_property PACKAGE_PIN CA45 [get_ports {Addr[55]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Addr[55]}]
set_property PACKAGE_PIN BY45 [get_ports {Addr[56]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Addr[56]}]
set_property PACKAGE_PIN M59 [get_ports {Addr[57]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Addr[57]}]
set_property PACKAGE_PIN N59 [get_ports {Addr[58]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Addr[58]}]
set_property PACKAGE_PIN BF37 [get_ports {Addr[59]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Addr[59]}]
set_property PACKAGE_PIN M63 [get_ports {Addr[60]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Addr[60]}]
set_property PACKAGE_PIN BY28 [get_ports {Addr[61]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Addr[61]}]
set_property PACKAGE_PIN BE37 [get_ports {Addr[62]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Addr[62]}]
set_property PACKAGE_PIN BY24 [get_ports {Addr[63]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Addr[63]}]
set_property PACKAGE_PIN BT17 [get_ports {stall_0}]
set_property IOSTANDARD POD12_DCI [get_ports {stall_0}]
set_property UNAVAILABLE_DURING_CALIBRATION TRUE [get_ports {stall_0}]
set_property ODT RTT_60 [get_ports {stall_0}]
set_property PACKAGE_PIN BY29 [get_ports {IMMID_11_to_20[11]}]
set_property IOSTANDARD LVCMOS18 [get_ports {IMMID_11_to_20[11]}]
set_property PACKAGE_PIN CA46 [get_ports {IMMID_11_to_20[12]}]
set_property IOSTANDARD LVCMOS18 [get_ports {IMMID_11_to_20[12]}]
set_property PACKAGE_PIN BL35 [get_ports {IMMID_11_to_20[13]}]
set_property IOSTANDARD LVCMOS18 [get_ports {IMMID_11_to_20[13]}]
set_property PACKAGE_PIN BK35 [get_ports {IMMID_11_to_20[14]}]
set_property IOSTANDARD LVCMOS18 [get_ports {IMMID_11_to_20[14]}]
set_property PACKAGE_PIN CC46 [get_ports {IMMID_11_to_20[15]}]
set_property IOSTANDARD LVCMOS18 [get_ports {IMMID_11_to_20[15]}]
set_property PACKAGE_PIN BP36 [get_ports {IMMID_11_to_20[16]}]
set_property IOSTANDARD LVCMOS18 [get_ports {IMMID_11_to_20[16]}]
set_property PACKAGE_PIN CB46 [get_ports {IMMID_11_to_20[17]}]
set_property IOSTANDARD LVCMOS18 [get_ports {IMMID_11_to_20[17]}]
set_property PACKAGE_PIN G62 [get_ports {IMMID_11_to_20[18]}]
set_property IOSTANDARD LVCMOS18 [get_ports {IMMID_11_to_20[18]}]
set_property PACKAGE_PIN BY30 [get_ports {IMMID_11_to_20[19]}]
set_property IOSTANDARD LVCMOS18 [get_ports {IMMID_11_to_20[19]}]
set_property PACKAGE_PIN CC33 [get_ports {IMMID_11_to_20[20]}]
set_property IOSTANDARD LVCMOS18 [get_ports {IMMID_11_to_20[20]}]
set_property PACKAGE_PIN G61 [get_ports {IMMID_22_to_22[22]}]
set_property IOSTANDARD LVCMOS18 [get_ports {IMMID_22_to_22[22]}]
set_property PACKAGE_PIN BP35 [get_ports {IMMID_24_to_26[24]}]
set_property IOSTANDARD LVCMOS18 [get_ports {IMMID_24_to_26[24]}]
set_property PACKAGE_PIN J63 [get_ports {IMMID_24_to_26[25]}]
set_property IOSTANDARD LVCMOS18 [get_ports {IMMID_24_to_26[25]}]
set_property PACKAGE_PIN J62 [get_ports {IMMID_24_to_26[26]}]
set_property IOSTANDARD LVCMOS18 [get_ports {IMMID_24_to_26[26]}]
set_property PACKAGE_PIN BN36 [get_ports {IMMID_28_to_51[28]}]
set_property IOSTANDARD LVCMOS18 [get_ports {IMMID_28_to_51[28]}]
set_property PACKAGE_PIN G63 [get_ports {IMMID_28_to_51[29]}]
set_property IOSTANDARD LVCMOS18 [get_ports {IMMID_28_to_51[29]}]
set_property PACKAGE_PIN BN35 [get_ports {IMMID_28_to_51[30]}]
set_property IOSTANDARD LVCMOS18 [get_ports {IMMID_28_to_51[30]}]
set_property PACKAGE_PIN BW46 [get_ports {IMMID_28_to_51[31]}]
set_property IOSTANDARD LVCMOS18 [get_ports {IMMID_28_to_51[31]}]
set_property PACKAGE_PIN H63 [get_ports {IMMID_28_to_51[32]}]
set_property IOSTANDARD LVCMOS18 [get_ports {IMMID_28_to_51[32]}]
set_property PACKAGE_PIN BW45 [get_ports {IMMID_28_to_51[33]}]
set_property IOSTANDARD LVCMOS18 [get_ports {IMMID_28_to_51[33]}]
set_property PACKAGE_PIN BP38 [get_ports {IMMID_28_to_51[34]}]
set_property IOSTANDARD LVCMOS18 [get_ports {IMMID_28_to_51[34]}]
set_property PACKAGE_PIN K63 [get_ports {IMMID_28_to_51[35]}]
set_property IOSTANDARD LVCMOS18 [get_ports {IMMID_28_to_51[35]}]
set_property PACKAGE_PIN CB33 [get_ports {IMMID_28_to_51[36]}]
set_property IOSTANDARD LVCMOS18 [get_ports {IMMID_28_to_51[36]}]
set_property PACKAGE_PIN BP37 [get_ports {IMMID_28_to_51[37]}]
set_property IOSTANDARD LVCMOS18 [get_ports {IMMID_28_to_51[37]}]
set_property PACKAGE_PIN K62 [get_ports {IMMID_28_to_51[38]}]
set_property IOSTANDARD LVCMOS18 [get_ports {IMMID_28_to_51[38]}]
set_property PACKAGE_PIN J61 [get_ports {IMMID_28_to_51[39]}]
set_property IOSTANDARD LVCMOS18 [get_ports {IMMID_28_to_51[39]}]
set_property PACKAGE_PIN BL37 [get_ports {IMMID_28_to_51[40]}]
set_property IOSTANDARD LVCMOS18 [get_ports {IMMID_28_to_51[40]}]
set_property PACKAGE_PIN BL36 [get_ports {IMMID_28_to_51[41]}]
set_property IOSTANDARD LVCMOS18 [get_ports {IMMID_28_to_51[41]}]
set_property PACKAGE_PIN CC30 [get_ports {IMMID_28_to_51[42]}]
set_property IOSTANDARD LVCMOS18 [get_ports {IMMID_28_to_51[42]}]
set_property PACKAGE_PIN J60 [get_ports {IMMID_28_to_51[43]}]
set_property IOSTANDARD LVCMOS18 [get_ports {IMMID_28_to_51[43]}]
set_property PACKAGE_PIN BJ38 [get_ports {IMMID_28_to_51[44]}]
set_property IOSTANDARD LVCMOS18 [get_ports {IMMID_28_to_51[44]}]
set_property PACKAGE_PIN BJ37 [get_ports {IMMID_28_to_51[45]}]
set_property IOSTANDARD LVCMOS18 [get_ports {IMMID_28_to_51[45]}]
set_property PACKAGE_PIN BU46 [get_ports {IMMID_28_to_51[46]}]
set_property IOSTANDARD LVCMOS18 [get_ports {IMMID_28_to_51[46]}]
set_property PACKAGE_PIN BT46 [get_ports {IMMID_28_to_51[47]}]
set_property IOSTANDARD LVCMOS18 [get_ports {IMMID_28_to_51[47]}]
set_property PACKAGE_PIN CA42 [get_ports {IMMID_28_to_51[48]}]
set_property IOSTANDARD LVCMOS18 [get_ports {IMMID_28_to_51[48]}]
set_property PACKAGE_PIN BY42 [get_ports {IMMID_28_to_51[49]}]
set_property IOSTANDARD LVCMOS18 [get_ports {IMMID_28_to_51[49]}]
set_property PACKAGE_PIN E63 [get_ports {IMMID_28_to_51[50]}]
set_property IOSTANDARD LVCMOS18 [get_ports {IMMID_28_to_51[50]}]
set_property PACKAGE_PIN BM41 [get_ports {IMMID_28_to_51[51]}]
set_property IOSTANDARD LVCMOS18 [get_ports {IMMID_28_to_51[51]}]
set_property PACKAGE_PIN BE19 [get_ports {MEMREADEX}]
set_property IOSTANDARD LVCMOS12 [get_ports {MEMREADEX}]
set_property PACKAGE_PIN BP56 [get_ports {MEMREADEX_aptn_ft}]
set_property IOSTANDARD POD12_DCI [get_ports {MEMREADEX_aptn_ft}]
set_property PACKAGE_PIN CA55 [get_ports {MEMREADMEM_aptn_ft}]
set_property IOSTANDARD POD12_DCI [get_ports {MEMREADMEM_aptn_ft}]
set_property PACKAGE_PIN BK22 [get_ports {MEMREADMEM_aptn_ft_0}]
set_property IOSTANDARD POD12_DCI [get_ports {MEMREADMEM_aptn_ft_0}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {MEMREADMEM_aptn_ft_0}]
set_property PACKAGE_PIN CA54 [get_ports {REGWRITEWB_0}]
set_property IOSTANDARD POD12_DCI [get_ports {REGWRITEWB_0}]
set_property PACKAGE_PIN T37 [get_ports {REGWRITEWB_aptn_ft}]
set_property IOSTANDARD LVCMOS12 [get_ports {REGWRITEWB_aptn_ft}]
set_property PACKAGE_PIN BN56 [get_ports {rst_n_aptn_s}]
set_property IOSTANDARD POD12_DCI [get_ports {rst_n_aptn_s}]
set_property PACKAGE_PIN BM53 [get_ports {ALUOUTMEM_aptn_ft[0]}]
set_property IOSTANDARD POD12_DCI [get_ports {ALUOUTMEM_aptn_ft[0]}]
set_property PACKAGE_PIN BN54 [get_ports {ALUOUTMEM_aptn_ft[1]}]
set_property IOSTANDARD POD12_DCI [get_ports {ALUOUTMEM_aptn_ft[1]}]
set_property PACKAGE_PIN BN53 [get_ports {ALUOUTMEM_aptn_ft[2]}]
set_property IOSTANDARD POD12_DCI [get_ports {ALUOUTMEM_aptn_ft[2]}]
set_property PACKAGE_PIN BL50 [get_ports {ALUOUTMEM_aptn_ft[3]}]
set_property IOSTANDARD POD12_DCI [get_ports {ALUOUTMEM_aptn_ft[3]}]
set_property PACKAGE_PIN BK50 [get_ports {ALUOUTMEM_aptn_ft[4]}]
set_property IOSTANDARD POD12_DCI [get_ports {ALUOUTMEM_aptn_ft[4]}]
set_property PACKAGE_PIN BN51 [get_ports {ALUOUTMEM_aptn_ft[5]}]
set_property IOSTANDARD POD12_DCI [get_ports {ALUOUTMEM_aptn_ft[5]}]
set_property PACKAGE_PIN BN50 [get_ports {ALUOUTMEM_aptn_ft[6]}]
set_property IOSTANDARD POD12_DCI [get_ports {ALUOUTMEM_aptn_ft[6]}]
set_property PACKAGE_PIN BR53 [get_ports {ALUOUTMEM_aptn_ft[7]}]
set_property IOSTANDARD POD12_DCI [get_ports {ALUOUTMEM_aptn_ft[7]}]
set_property PACKAGE_PIN BR52 [get_ports {ALUOUTMEM_aptn_ft[8]}]
set_property IOSTANDARD POD12_DCI [get_ports {ALUOUTMEM_aptn_ft[8]}]
set_property PACKAGE_PIN BT51 [get_ports {ALUOUTMEM_aptn_ft[9]}]
set_property IOSTANDARD POD12_DCI [get_ports {ALUOUTMEM_aptn_ft[9]}]
set_property PACKAGE_PIN BT50 [get_ports {ALUOUTMEM_aptn_ft[10]}]
set_property IOSTANDARD POD12_DCI [get_ports {ALUOUTMEM_aptn_ft[10]}]
set_property PACKAGE_PIN J27 [get_ports {ALUOUTMEM_aptn_ft_0[0]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ALUOUTMEM_aptn_ft_0[0]}]
set_property PACKAGE_PIN E27 [get_ports {ALUOUTMEM_aptn_ft_0[1]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ALUOUTMEM_aptn_ft_0[1]}]
set_property PACKAGE_PIN K28 [get_ports {ALUOUTMEM_aptn_ft_0[2]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ALUOUTMEM_aptn_ft_0[2]}]
set_property PACKAGE_PIN K29 [get_ports {ALUOUTMEM_aptn_ft_0[3]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ALUOUTMEM_aptn_ft_0[3]}]
set_property PACKAGE_PIN E33 [get_ports {ALUOUTMEM_aptn_ft_0[4]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ALUOUTMEM_aptn_ft_0[4]}]
set_property PACKAGE_PIN B33 [get_ports {ALUOUTMEM_aptn_ft_0[5]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ALUOUTMEM_aptn_ft_0[5]}]
set_property UNAVAILABLE_DURING_CALIBRATION TRUE [get_ports {ALUOUTMEM_aptn_ft_0[5]}]
set_property PACKAGE_PIN C31 [get_ports {ALUOUTMEM_aptn_ft_0[6]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ALUOUTMEM_aptn_ft_0[6]}]
set_property PACKAGE_PIN D33 [get_ports {ALUOUTMEM_aptn_ft_0[7]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ALUOUTMEM_aptn_ft_0[7]}]
set_property PACKAGE_PIN A32 [get_ports {ALUOUTMEM_aptn_ft_0[8]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ALUOUTMEM_aptn_ft_0[8]}]
set_property UNAVAILABLE_DURING_CALIBRATION TRUE [get_ports {ALUOUTMEM_aptn_ft_0[8]}]
set_property PACKAGE_PIN B29 [get_ports {ALUOUTMEM_aptn_ft_0[9]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ALUOUTMEM_aptn_ft_0[9]}]
set_property PACKAGE_PIN E30 [get_ports {ALUOUTMEM_aptn_ft_0[10]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ALUOUTMEM_aptn_ft_0[10]}]
set_property PACKAGE_PIN BR50 [get_ports {DMOUTWB[0]}]
set_property IOSTANDARD POD12_DCI [get_ports {DMOUTWB[0]}]
set_property PACKAGE_PIN BP50 [get_ports {DMOUTWB[1]}]
set_property IOSTANDARD POD12_DCI [get_ports {DMOUTWB[1]}]
set_property PACKAGE_PIN BP53 [get_ports {DMOUTWB[2]}]
set_property IOSTANDARD POD12_DCI [get_ports {DMOUTWB[2]}]
set_property PACKAGE_PIN BP52 [get_ports {DMOUTWB[3]}]
set_property IOSTANDARD POD12_DCI [get_ports {DMOUTWB[3]}]
set_property PACKAGE_PIN BL54 [get_ports {DMOUTWB[4]}]
set_property IOSTANDARD POD12_DCI [get_ports {DMOUTWB[4]}]
set_property PACKAGE_PIN BK54 [get_ports {DMOUTWB[5]}]
set_property IOSTANDARD POD12_DCI [get_ports {DMOUTWB[5]}]
set_property PACKAGE_PIN BN58 [get_ports {DMOUTWB[6]}]
set_property IOSTANDARD POD12_DCI [get_ports {DMOUTWB[6]}]
set_property PACKAGE_PIN BM58 [get_ports {DMOUTWB[7]}]
set_property IOSTANDARD POD12_DCI [get_ports {DMOUTWB[7]}]
set_property PACKAGE_PIN BR58 [get_ports {DMOUTWB[8]}]
set_property IOSTANDARD POD12_DCI [get_ports {DMOUTWB[8]}]
set_property PACKAGE_PIN BR57 [get_ports {DMOUTWB[9]}]
set_property IOSTANDARD POD12_DCI [get_ports {DMOUTWB[9]}]
set_property PACKAGE_PIN BP58 [get_ports {DMOUTWB[10]}]
set_property IOSTANDARD POD12_DCI [get_ports {DMOUTWB[10]}]
set_property PACKAGE_PIN BP57 [get_ports {DMOUTWB[11]}]
set_property IOSTANDARD POD12_DCI [get_ports {DMOUTWB[11]}]
set_property PACKAGE_PIN BR55 [get_ports {DMOUTWB[12]}]
set_property IOSTANDARD POD12_DCI [get_ports {DMOUTWB[12]}]
set_property PACKAGE_PIN BR54 [get_ports {DMOUTWB[13]}]
set_property IOSTANDARD POD12_DCI [get_ports {DMOUTWB[13]}]
set_property PACKAGE_PIN BP55 [get_ports {DMOUTWB[14]}]
set_property IOSTANDARD POD12_DCI [get_ports {DMOUTWB[14]}]
set_property PACKAGE_PIN BN55 [get_ports {DMOUTWB[15]}]
set_property IOSTANDARD POD12_DCI [get_ports {DMOUTWB[15]}]
set_property PACKAGE_PIN BL56 [get_ports {DMOUTWB[16]}]
set_property IOSTANDARD POD12_DCI [get_ports {DMOUTWB[16]}]
set_property PACKAGE_PIN BJ58 [get_ports {DMOUTWB[17]}]
set_property IOSTANDARD POD12_DCI [get_ports {DMOUTWB[17]}]
set_property PACKAGE_PIN BJ57 [get_ports {DMOUTWB[18]}]
set_property IOSTANDARD POD12_DCI [get_ports {DMOUTWB[18]}]
set_property PACKAGE_PIN BJ56 [get_ports {DMOUTWB[19]}]
set_property IOSTANDARD POD12_DCI [get_ports {DMOUTWB[19]}]
set_property PACKAGE_PIN BJ55 [get_ports {DMOUTWB[20]}]
set_property IOSTANDARD POD12_DCI [get_ports {DMOUTWB[20]}]
set_property PACKAGE_PIN BK58 [get_ports {DMOUTWB[21]}]
set_property IOSTANDARD POD12_DCI [get_ports {DMOUTWB[21]}]
set_property PACKAGE_PIN BK57 [get_ports {DMOUTWB[22]}]
set_property IOSTANDARD POD12_DCI [get_ports {DMOUTWB[22]}]
set_property PACKAGE_PIN BL55 [get_ports {DMOUTWB[23]}]
set_property IOSTANDARD POD12_DCI [get_ports {DMOUTWB[23]}]
set_property PACKAGE_PIN BK55 [get_ports {DMOUTWB[24]}]
set_property IOSTANDARD POD12_DCI [get_ports {DMOUTWB[24]}]
set_property PACKAGE_PIN BM57 [get_ports {DMOUTWB[25]}]
set_property IOSTANDARD POD12_DCI [get_ports {DMOUTWB[25]}]
set_property PACKAGE_PIN BL57 [get_ports {DMOUTWB[26]}]
set_property IOSTANDARD POD12_DCI [get_ports {DMOUTWB[26]}]
set_property PACKAGE_PIN BW60 [get_ports {DMOUTWB[27]}]
set_property IOSTANDARD POD12_DCI [get_ports {DMOUTWB[27]}]
set_property PACKAGE_PIN BV60 [get_ports {DMOUTWB[28]}]
set_property IOSTANDARD POD12_DCI [get_ports {DMOUTWB[28]}]
set_property PACKAGE_PIN BY59 [get_ports {DMOUTWB[29]}]
set_property IOSTANDARD POD12_DCI [get_ports {DMOUTWB[29]}]
set_property PACKAGE_PIN BY58 [get_ports {DMOUTWB[30]}]
set_property IOSTANDARD POD12_DCI [get_ports {DMOUTWB[30]}]
set_property PACKAGE_PIN BW58 [get_ports {DMOUTWB[31]}]
set_property IOSTANDARD POD12_DCI [get_ports {DMOUTWB[31]}]
set_property PACKAGE_PIN BV58 [get_ports {DMOUTWB[32]}]
set_property IOSTANDARD POD12_DCI [get_ports {DMOUTWB[32]}]
set_property PACKAGE_PIN BV59 [get_ports {DMOUTWB[33]}]
set_property IOSTANDARD POD12_DCI [get_ports {DMOUTWB[33]}]
set_property PACKAGE_PIN BU59 [get_ports {DMOUTWB[34]}]
set_property IOSTANDARD POD12_DCI [get_ports {DMOUTWB[34]}]
set_property PACKAGE_PIN BV63 [get_ports {DMOUTWB[35]}]
set_property IOSTANDARD POD12_DCI [get_ports {DMOUTWB[35]}]
set_property PACKAGE_PIN BU63 [get_ports {DMOUTWB[36]}]
set_property IOSTANDARD POD12_DCI [get_ports {DMOUTWB[36]}]
set_property PACKAGE_PIN BU62 [get_ports {DMOUTWB[37]}]
set_property IOSTANDARD POD12_DCI [get_ports {DMOUTWB[37]}]
set_property PACKAGE_PIN BT62 [get_ports {DMOUTWB[38]}]
set_property IOSTANDARD POD12_DCI [get_ports {DMOUTWB[38]}]
set_property PACKAGE_PIN BV61 [get_ports {DMOUTWB[39]}]
set_property IOSTANDARD POD12_DCI [get_ports {DMOUTWB[39]}]
set_property PACKAGE_PIN BU61 [get_ports {DMOUTWB[40]}]
set_property IOSTANDARD POD12_DCI [get_ports {DMOUTWB[40]}]
set_property PACKAGE_PIN BN60 [get_ports {DMOUTWB[41]}]
set_property IOSTANDARD POD12_DCI [get_ports {DMOUTWB[41]}]
set_property PACKAGE_PIN BN59 [get_ports {DMOUTWB[42]}]
set_property IOSTANDARD POD12_DCI [get_ports {DMOUTWB[42]}]
set_property PACKAGE_PIN BR63 [get_ports {DMOUTWB[43]}]
set_property IOSTANDARD POD12_DCI [get_ports {DMOUTWB[43]}]
set_property PACKAGE_PIN BR62 [get_ports {DMOUTWB[44]}]
set_property IOSTANDARD POD12_DCI [get_ports {DMOUTWB[44]}]
set_property PACKAGE_PIN BP61 [get_ports {DMOUTWB[45]}]
set_property IOSTANDARD POD12_DCI [get_ports {DMOUTWB[45]}]
set_property PACKAGE_PIN BN61 [get_ports {DMOUTWB[46]}]
set_property IOSTANDARD POD12_DCI [get_ports {DMOUTWB[46]}]
set_property PACKAGE_PIN BT59 [get_ports {DMOUTWB[47]}]
set_property IOSTANDARD POD12_DCI [get_ports {DMOUTWB[47]}]
set_property PACKAGE_PIN BR59 [get_ports {DMOUTWB[48]}]
set_property IOSTANDARD POD12_DCI [get_ports {DMOUTWB[48]}]
set_property PACKAGE_PIN BP63 [get_ports {DMOUTWB[49]}]
set_property IOSTANDARD POD12_DCI [get_ports {DMOUTWB[49]}]
set_property PACKAGE_PIN BP62 [get_ports {DMOUTWB[50]}]
set_property IOSTANDARD POD12_DCI [get_ports {DMOUTWB[50]}]
set_property PACKAGE_PIN BR60 [get_ports {DMOUTWB[51]}]
set_property IOSTANDARD POD12_DCI [get_ports {DMOUTWB[51]}]
set_property PACKAGE_PIN BP60 [get_ports {DMOUTWB[52]}]
set_property IOSTANDARD POD12_DCI [get_ports {DMOUTWB[52]}]
set_property PACKAGE_PIN BM63 [get_ports {DMOUTWB[53]}]
set_property IOSTANDARD POD12_DCI [get_ports {DMOUTWB[53]}]
set_property PACKAGE_PIN BM61 [get_ports {DMOUTWB[54]}]
set_property IOSTANDARD POD12_DCI [get_ports {DMOUTWB[54]}]
set_property PACKAGE_PIN BL61 [get_ports {DMOUTWB[55]}]
set_property IOSTANDARD POD12_DCI [get_ports {DMOUTWB[55]}]
set_property PACKAGE_PIN BM59 [get_ports {DMOUTWB[56]}]
set_property IOSTANDARD POD12_DCI [get_ports {DMOUTWB[56]}]
set_property PACKAGE_PIN BL59 [get_ports {DMOUTWB[57]}]
set_property IOSTANDARD POD12_DCI [get_ports {DMOUTWB[57]}]
set_property PACKAGE_PIN BK63 [get_ports {DMOUTWB[58]}]
set_property IOSTANDARD POD12_DCI [get_ports {DMOUTWB[58]}]
set_property PACKAGE_PIN BK62 [get_ports {DMOUTWB[59]}]
set_property IOSTANDARD POD12_DCI [get_ports {DMOUTWB[59]}]
set_property PACKAGE_PIN BL60 [get_ports {DMOUTWB[60]}]
set_property IOSTANDARD POD12_DCI [get_ports {DMOUTWB[60]}]
set_property PACKAGE_PIN BK60 [get_ports {DMOUTWB[61]}]
set_property IOSTANDARD POD12_DCI [get_ports {DMOUTWB[61]}]
set_property PACKAGE_PIN BM62 [get_ports {DMOUTWB[62]}]
set_property IOSTANDARD POD12_DCI [get_ports {DMOUTWB[62]}]
set_property PACKAGE_PIN BL62 [get_ports {DMOUTWB[63]}]
set_property IOSTANDARD POD12_DCI [get_ports {DMOUTWB[63]}]
set_property PACKAGE_PIN A30 [get_ports {DMOUTWB_aptn_ft[0]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {DMOUTWB_aptn_ft[0]}]
set_property UNAVAILABLE_DURING_CALIBRATION TRUE [get_ports {DMOUTWB_aptn_ft[0]}]
set_property PACKAGE_PIN C30 [get_ports {DMOUTWB_aptn_ft[1]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {DMOUTWB_aptn_ft[1]}]
set_property PACKAGE_PIN B27 [get_ports {DMOUTWB_aptn_ft[2]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {DMOUTWB_aptn_ft[2]}]
set_property PACKAGE_PIN D28 [get_ports {DMOUTWB_aptn_ft[3]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {DMOUTWB_aptn_ft[3]}]
set_property UNAVAILABLE_DURING_CALIBRATION TRUE [get_ports {DMOUTWB_aptn_ft[3]}]
set_property PACKAGE_PIN B32 [get_ports {DMOUTWB_aptn_ft[4]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {DMOUTWB_aptn_ft[4]}]
set_property PACKAGE_PIN B31 [get_ports {DMOUTWB_aptn_ft[5]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {DMOUTWB_aptn_ft[5]}]
set_property PACKAGE_PIN C33 [get_ports {DMOUTWB_aptn_ft[6]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {DMOUTWB_aptn_ft[6]}]
set_property PACKAGE_PIN A31 [get_ports {DMOUTWB_aptn_ft[7]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {DMOUTWB_aptn_ft[7]}]
set_property PACKAGE_PIN B28 [get_ports {DMOUTWB_aptn_ft[8]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {DMOUTWB_aptn_ft[8]}]
set_property PACKAGE_PIN D30 [get_ports {DMOUTWB_aptn_ft[9]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {DMOUTWB_aptn_ft[9]}]
set_property PACKAGE_PIN A29 [get_ports {DMOUTWB_aptn_ft[10]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {DMOUTWB_aptn_ft[10]}]
set_property PACKAGE_PIN C29 [get_ports {DMOUTWB_aptn_ft[11]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {DMOUTWB_aptn_ft[11]}]
set_property PACKAGE_PIN A27 [get_ports {DMOUTWB_aptn_ft[12]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {DMOUTWB_aptn_ft[12]}]
set_property PACKAGE_PIN D27 [get_ports {DMOUTWB_aptn_ft[13]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {DMOUTWB_aptn_ft[13]}]
set_property PACKAGE_PIN D37 [get_ports {DMOUTWB_aptn_ft[14]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {DMOUTWB_aptn_ft[14]}]
set_property PACKAGE_PIN H38 [get_ports {DMOUTWB_aptn_ft[15]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {DMOUTWB_aptn_ft[15]}]
set_property PACKAGE_PIN G37 [get_ports {DMOUTWB_aptn_ft[16]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {DMOUTWB_aptn_ft[16]}]
set_property PACKAGE_PIN J35 [get_ports {DMOUTWB_aptn_ft[17]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {DMOUTWB_aptn_ft[17]}]
set_property PACKAGE_PIN F34 [get_ports {DMOUTWB_aptn_ft[18]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {DMOUTWB_aptn_ft[18]}]
set_property UNAVAILABLE_DURING_CALIBRATION TRUE [get_ports {DMOUTWB_aptn_ft[18]}]
set_property PACKAGE_PIN H35 [get_ports {DMOUTWB_aptn_ft[19]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {DMOUTWB_aptn_ft[19]}]
set_property PACKAGE_PIN B36 [get_ports {DMOUTWB_aptn_ft[20]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {DMOUTWB_aptn_ft[20]}]
set_property UNAVAILABLE_DURING_CALIBRATION TRUE [get_ports {DMOUTWB_aptn_ft[20]}]
set_property PACKAGE_PIN C34 [get_ports {DMOUTWB_aptn_ft[21]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {DMOUTWB_aptn_ft[21]}]
set_property PACKAGE_PIN B37 [get_ports {DMOUTWB_aptn_ft[22]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {DMOUTWB_aptn_ft[22]}]
set_property PACKAGE_PIN A34 [get_ports {DMOUTWB_aptn_ft[23]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {DMOUTWB_aptn_ft[23]}]
set_property UNAVAILABLE_DURING_CALIBRATION TRUE [get_ports {DMOUTWB_aptn_ft[23]}]
set_property PACKAGE_PIN G38 [get_ports {DMOUTWB_aptn_ft[24]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {DMOUTWB_aptn_ft[24]}]
set_property PACKAGE_PIN F37 [get_ports {DMOUTWB_aptn_ft[25]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {DMOUTWB_aptn_ft[25]}]
set_property PACKAGE_PIN J36 [get_ports {DMOUTWB_aptn_ft[26]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {DMOUTWB_aptn_ft[26]}]
set_property PACKAGE_PIN E34 [get_ports {DMOUTWB_aptn_ft[27]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {DMOUTWB_aptn_ft[27]}]
set_property PACKAGE_PIN H36 [get_ports {DMOUTWB_aptn_ft[28]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {DMOUTWB_aptn_ft[28]}]
set_property PACKAGE_PIN A36 [get_ports {DMOUTWB_aptn_ft[29]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {DMOUTWB_aptn_ft[29]}]
set_property PACKAGE_PIN B34 [get_ports {DMOUTWB_aptn_ft[30]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {DMOUTWB_aptn_ft[30]}]
set_property PACKAGE_PIN A37 [get_ports {DMOUTWB_aptn_ft[31]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {DMOUTWB_aptn_ft[31]}]
set_property PACKAGE_PIN A35 [get_ports {DMOUTWB_aptn_ft[32]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {DMOUTWB_aptn_ft[32]}]
set_property PACKAGE_PIN BN28 [get_ports {DMOUTWB_aptn_ft[33]}]
set_property IOSTANDARD POD12_DCI [get_ports {DMOUTWB_aptn_ft[33]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {DMOUTWB_aptn_ft[33]}]
set_property PACKAGE_PIN BM28 [get_ports {DMOUTWB_aptn_ft[34]}]
set_property IOSTANDARD POD12_DCI [get_ports {DMOUTWB_aptn_ft[34]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {DMOUTWB_aptn_ft[34]}]
set_property PACKAGE_PIN BP25 [get_ports {DMOUTWB_aptn_ft[35]}]
set_property IOSTANDARD POD12_DCI [get_ports {DMOUTWB_aptn_ft[35]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {DMOUTWB_aptn_ft[35]}]
set_property PACKAGE_PIN BN25 [get_ports {DMOUTWB_aptn_ft[36]}]
set_property IOSTANDARD POD12_DCI [get_ports {DMOUTWB_aptn_ft[36]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {DMOUTWB_aptn_ft[36]}]
set_property PACKAGE_PIN BG27 [get_ports {DMOUTWB_aptn_ft[37]}]
set_property IOSTANDARD POD12_DCI [get_ports {DMOUTWB_aptn_ft[37]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {DMOUTWB_aptn_ft[37]}]
set_property PACKAGE_PIN BF27 [get_ports {DMOUTWB_aptn_ft[38]}]
set_property IOSTANDARD POD12_DCI [get_ports {DMOUTWB_aptn_ft[38]}]
set_property UNAVAILABLE_DURING_CALIBRATION TRUE [get_ports {DMOUTWB_aptn_ft[38]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {DMOUTWB_aptn_ft[38]}]
set_property PACKAGE_PIN BL29 [get_ports {DMOUTWB_aptn_ft[39]}]
set_property IOSTANDARD POD12_DCI [get_ports {DMOUTWB_aptn_ft[39]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {DMOUTWB_aptn_ft[39]}]
set_property PACKAGE_PIN BK29 [get_ports {DMOUTWB_aptn_ft[40]}]
set_property IOSTANDARD POD12_DCI [get_ports {DMOUTWB_aptn_ft[40]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {DMOUTWB_aptn_ft[40]}]
set_property PACKAGE_PIN BK28 [get_ports {DMOUTWB_aptn_ft[41]}]
set_property IOSTANDARD POD12_DCI [get_ports {DMOUTWB_aptn_ft[41]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {DMOUTWB_aptn_ft[41]}]
set_property PACKAGE_PIN BJ28 [get_ports {DMOUTWB_aptn_ft[42]}]
set_property IOSTANDARD POD12_DCI [get_ports {DMOUTWB_aptn_ft[42]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {DMOUTWB_aptn_ft[42]}]
set_property PACKAGE_PIN BL25 [get_ports {DMOUTWB_aptn_ft[43]}]
set_property IOSTANDARD POD12_DCI [get_ports {DMOUTWB_aptn_ft[43]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {DMOUTWB_aptn_ft[43]}]
set_property PACKAGE_PIN BK25 [get_ports {DMOUTWB_aptn_ft[44]}]
set_property IOSTANDARD POD12_DCI [get_ports {DMOUTWB_aptn_ft[44]}]
set_property UNAVAILABLE_DURING_CALIBRATION TRUE [get_ports {DMOUTWB_aptn_ft[44]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {DMOUTWB_aptn_ft[44]}]
set_property PACKAGE_PIN BJ25 [get_ports {DMOUTWB_aptn_ft[45]}]
set_property IOSTANDARD POD12_DCI [get_ports {DMOUTWB_aptn_ft[45]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {DMOUTWB_aptn_ft[45]}]
set_property PACKAGE_PIN BJ26 [get_ports {DMOUTWB_aptn_ft[46]}]
set_property IOSTANDARD POD12_DCI [get_ports {DMOUTWB_aptn_ft[46]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {DMOUTWB_aptn_ft[46]}]
set_property PACKAGE_PIN BK27 [get_ports {DMOUTWB_aptn_ft[47]}]
set_property IOSTANDARD POD12_DCI [get_ports {DMOUTWB_aptn_ft[47]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {DMOUTWB_aptn_ft[47]}]
set_property PACKAGE_PIN BJ27 [get_ports {DMOUTWB_aptn_ft[48]}]
set_property IOSTANDARD POD12_DCI [get_ports {DMOUTWB_aptn_ft[48]}]
set_property UNAVAILABLE_DURING_CALIBRATION TRUE [get_ports {DMOUTWB_aptn_ft[48]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {DMOUTWB_aptn_ft[48]}]
set_property PACKAGE_PIN BH28 [get_ports {DMOUTWB_aptn_ft[49]}]
set_property IOSTANDARD POD12_DCI [get_ports {DMOUTWB_aptn_ft[49]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {DMOUTWB_aptn_ft[49]}]
set_property PACKAGE_PIN BG29 [get_ports {DMOUTWB_aptn_ft[50]}]
set_property IOSTANDARD POD12_DCI [get_ports {DMOUTWB_aptn_ft[50]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {DMOUTWB_aptn_ft[50]}]
set_property PACKAGE_PIN BF29 [get_ports {DMOUTWB_aptn_ft[51]}]
set_property IOSTANDARD POD12_DCI [get_ports {DMOUTWB_aptn_ft[51]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {DMOUTWB_aptn_ft[51]}]
set_property PACKAGE_PIN BF25 [get_ports {DMOUTWB_aptn_ft[52]}]
set_property IOSTANDARD POD12_DCI [get_ports {DMOUTWB_aptn_ft[52]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {DMOUTWB_aptn_ft[52]}]
set_property PACKAGE_PIN BE25 [get_ports {DMOUTWB_aptn_ft[53]}]
set_property IOSTANDARD POD12_DCI [get_ports {DMOUTWB_aptn_ft[53]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {DMOUTWB_aptn_ft[53]}]
set_property PACKAGE_PIN BG26 [get_ports {DMOUTWB_aptn_ft[54]}]
set_property IOSTANDARD POD12_DCI [get_ports {DMOUTWB_aptn_ft[54]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {DMOUTWB_aptn_ft[54]}]
set_property PACKAGE_PIN BF26 [get_ports {DMOUTWB_aptn_ft[55]}]
set_property IOSTANDARD POD12_DCI [get_ports {DMOUTWB_aptn_ft[55]}]
set_property UNAVAILABLE_DURING_CALIBRATION TRUE [get_ports {DMOUTWB_aptn_ft[55]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {DMOUTWB_aptn_ft[55]}]
set_property PACKAGE_PIN BE27 [get_ports {DMOUTWB_aptn_ft[56]}]
set_property IOSTANDARD POD12_DCI [get_ports {DMOUTWB_aptn_ft[56]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {DMOUTWB_aptn_ft[56]}]
set_property PACKAGE_PIN BE28 [get_ports {DMOUTWB_aptn_ft[57]}]
set_property IOSTANDARD POD12_DCI [get_ports {DMOUTWB_aptn_ft[57]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {DMOUTWB_aptn_ft[57]}]
set_property PACKAGE_PIN BH25 [get_ports {DMOUTWB_aptn_ft[58]}]
set_property IOSTANDARD POD12_DCI [get_ports {DMOUTWB_aptn_ft[58]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {DMOUTWB_aptn_ft[58]}]
set_property PACKAGE_PIN BH26 [get_ports {DMOUTWB_aptn_ft[59]}]
set_property IOSTANDARD POD12_DCI [get_ports {DMOUTWB_aptn_ft[59]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {DMOUTWB_aptn_ft[59]}]
set_property PACKAGE_PIN BL26 [get_ports {DMOUTWB_aptn_ft[60]}]
set_property IOSTANDARD POD12_DCI [get_ports {DMOUTWB_aptn_ft[60]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {DMOUTWB_aptn_ft[60]}]
set_property PACKAGE_PIN BL27 [get_ports {DMOUTWB_aptn_ft[61]}]
set_property IOSTANDARD POD12_DCI [get_ports {DMOUTWB_aptn_ft[61]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {DMOUTWB_aptn_ft[61]}]
set_property PACKAGE_PIN BN19 [get_ports {DMOUTWB_aptn_ft[62]}]
set_property IOSTANDARD POD12_DCI [get_ports {DMOUTWB_aptn_ft[62]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {DMOUTWB_aptn_ft[62]}]
set_property PACKAGE_PIN BM19 [get_ports {DMOUTWB_aptn_ft[63]}]
set_property IOSTANDARD POD12_DCI [get_ports {DMOUTWB_aptn_ft[63]}]
set_property UNAVAILABLE_DURING_CALIBRATION TRUE [get_ports {DMOUTWB_aptn_ft[63]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {DMOUTWB_aptn_ft[63]}]
set_property PACKAGE_PIN BR14 [get_ports {WREX[0]}]
set_property IOSTANDARD POD12_DCI [get_ports {WREX[0]}]
set_property ODT RTT_60 [get_ports {WREX[0]}]
set_property PACKAGE_PIN BR15 [get_ports {WREX[1]}]
set_property IOSTANDARD POD12_DCI [get_ports {WREX[1]}]
set_property ODT RTT_60 [get_ports {WREX[1]}]
set_property PACKAGE_PIN BU16 [get_ports {WREX[2]}]
set_property IOSTANDARD POD12_DCI [get_ports {WREX[2]}]
set_property ODT RTT_60 [get_ports {WREX[2]}]
set_property PACKAGE_PIN BT16 [get_ports {WREX[3]}]
set_property IOSTANDARD POD12_DCI [get_ports {WREX[3]}]
set_property ODT RTT_60 [get_ports {WREX[3]}]
set_property PACKAGE_PIN BT61 [get_ports {WREX_aptn_ft[0]}]
set_property IOSTANDARD POD12_DCI [get_ports {WREX_aptn_ft[0]}]
set_property PACKAGE_PIN BT60 [get_ports {WREX_aptn_ft[1]}]
set_property IOSTANDARD POD12_DCI [get_ports {WREX_aptn_ft[1]}]
set_property PACKAGE_PIN BW55 [get_ports {WREX_aptn_ft[2]}]
set_property IOSTANDARD POD12_DCI [get_ports {WREX_aptn_ft[2]}]
set_property PACKAGE_PIN BK44 [get_ports {WREX_aptn_ft[3]}]
set_property IOSTANDARD POD12_DCI [get_ports {WREX_aptn_ft[3]}]
set_property PACKAGE_PIN CC53 [get_ports {WRITEDATAWB[0]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB[0]}]
set_property PACKAGE_PIN CB52 [get_ports {WRITEDATAWB[1]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB[1]}]
set_property PACKAGE_PIN CC55 [get_ports {WRITEDATAWB[2]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB[2]}]
set_property PACKAGE_PIN CC54 [get_ports {WRITEDATAWB[3]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB[3]}]
set_property PACKAGE_PIN CB57 [get_ports {WRITEDATAWB[4]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB[4]}]
set_property PACKAGE_PIN CB56 [get_ports {WRITEDATAWB[5]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB[5]}]
set_property PACKAGE_PIN CB54 [get_ports {WRITEDATAWB[6]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB[6]}]
set_property PACKAGE_PIN CB53 [get_ports {WRITEDATAWB[7]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB[7]}]
set_property PACKAGE_PIN CA57 [get_ports {WRITEDATAWB[8]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB[8]}]
set_property PACKAGE_PIN CA56 [get_ports {WRITEDATAWB[9]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB[9]}]
set_property PACKAGE_PIN BY54 [get_ports {WRITEDATAWB[10]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB[10]}]
set_property PACKAGE_PIN BY53 [get_ports {WRITEDATAWB[11]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB[11]}]
set_property PACKAGE_PIN BW51 [get_ports {WRITEDATAWB[12]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB[12]}]
set_property PACKAGE_PIN BV51 [get_ports {WRITEDATAWB[13]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB[13]}]
set_property PACKAGE_PIN BV56 [get_ports {WRITEDATAWB[14]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB[14]}]
set_property PACKAGE_PIN BU56 [get_ports {WRITEDATAWB[15]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB[15]}]
set_property PACKAGE_PIN BT56 [get_ports {WRITEDATAWB[16]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB[16]}]
set_property PACKAGE_PIN BT55 [get_ports {WRITEDATAWB[17]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB[17]}]
set_property PACKAGE_PIN BY57 [get_ports {WRITEDATAWB[18]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB[18]}]
set_property PACKAGE_PIN BW57 [get_ports {WRITEDATAWB[19]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB[19]}]
set_property PACKAGE_PIN BU58 [get_ports {WRITEDATAWB[20]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB[20]}]
set_property PACKAGE_PIN BT57 [get_ports {WRITEDATAWB[21]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB[21]}]
set_property PACKAGE_PIN BW56 [get_ports {WRITEDATAWB[22]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB[22]}]
set_property PACKAGE_PIN BV55 [get_ports {WRITEDATAWB[23]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB[23]}]
set_property PACKAGE_PIN BU53 [get_ports {WRITEDATAWB[24]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB[24]}]
set_property PACKAGE_PIN BV54 [get_ports {WRITEDATAWB[25]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB[25]}]
set_property PACKAGE_PIN BV53 [get_ports {WRITEDATAWB[26]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB[26]}]
set_property PACKAGE_PIN BU54 [get_ports {WRITEDATAWB[27]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB[27]}]
set_property PACKAGE_PIN BT54 [get_ports {WRITEDATAWB[28]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB[28]}]
set_property PACKAGE_PIN BU52 [get_ports {WRITEDATAWB[29]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB[29]}]
set_property PACKAGE_PIN BU51 [get_ports {WRITEDATAWB[30]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB[30]}]
set_property PACKAGE_PIN BW53 [get_ports {WRITEDATAWB[31]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB[31]}]
set_property PACKAGE_PIN BW52 [get_ports {WRITEDATAWB[32]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB[32]}]
set_property PACKAGE_PIN BW50 [get_ports {WRITEDATAWB[33]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB[33]}]
set_property PACKAGE_PIN BV50 [get_ports {WRITEDATAWB[34]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB[34]}]
set_property PACKAGE_PIN BY55 [get_ports {WRITEDATAWB[35]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB[35]}]
set_property PACKAGE_PIN BN44 [get_ports {WRITEDATAWB[36]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB[36]}]
set_property PACKAGE_PIN BM44 [get_ports {WRITEDATAWB[37]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB[37]}]
set_property PACKAGE_PIN BK48 [get_ports {WRITEDATAWB[38]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB[38]}]
set_property PACKAGE_PIN BJ48 [get_ports {WRITEDATAWB[39]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB[39]}]
set_property PACKAGE_PIN BP46 [get_ports {WRITEDATAWB[40]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB[40]}]
set_property PACKAGE_PIN BN46 [get_ports {WRITEDATAWB[41]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB[41]}]
set_property PACKAGE_PIN BR43 [get_ports {WRITEDATAWB[42]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB[42]}]
set_property PACKAGE_PIN BR42 [get_ports {WRITEDATAWB[43]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB[43]}]
set_property PACKAGE_PIN BP45 [get_ports {WRITEDATAWB[44]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB[44]}]
set_property PACKAGE_PIN BN45 [get_ports {WRITEDATAWB[45]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB[45]}]
set_property PACKAGE_PIN BP43 [get_ports {WRITEDATAWB[46]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB[46]}]
set_property PACKAGE_PIN BP42 [get_ports {WRITEDATAWB[47]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB[47]}]
set_property PACKAGE_PIN BN43 [get_ports {WRITEDATAWB[48]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB[48]}]
set_property PACKAGE_PIN BM43 [get_ports {WRITEDATAWB[49]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB[49]}]
set_property PACKAGE_PIN BF42 [get_ports {WRITEDATAWB[50]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB[50]}]
set_property PACKAGE_PIN BF41 [get_ports {WRITEDATAWB[51]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB[51]}]
set_property PACKAGE_PIN BM46 [get_ports {WRITEDATAWB[52]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB[52]}]
set_property PACKAGE_PIN BL46 [get_ports {WRITEDATAWB[53]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB[53]}]
set_property PACKAGE_PIN BJ47 [get_ports {WRITEDATAWB[54]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB[54]}]
set_property PACKAGE_PIN BJ46 [get_ports {WRITEDATAWB[55]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB[55]}]
set_property PACKAGE_PIN BL42 [get_ports {WRITEDATAWB[56]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB[56]}]
set_property PACKAGE_PIN BK42 [get_ports {WRITEDATAWB[57]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB[57]}]
set_property PACKAGE_PIN BK45 [get_ports {WRITEDATAWB[58]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB[58]}]
set_property PACKAGE_PIN BJ45 [get_ports {WRITEDATAWB[59]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB[59]}]
set_property PACKAGE_PIN BK43 [get_ports {WRITEDATAWB[60]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB[60]}]
set_property PACKAGE_PIN BJ43 [get_ports {WRITEDATAWB[61]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB[61]}]
set_property PACKAGE_PIN BH41 [get_ports {WRITEDATAWB[62]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB[62]}]
set_property PACKAGE_PIN BH44 [get_ports {WRITEDATAWB[63]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB[63]}]
set_property PACKAGE_PIN M38 [get_ports {WRITEDATAWB_aptn_ft[0]}]
set_property IOSTANDARD LVCMOS12 [get_ports {WRITEDATAWB_aptn_ft[0]}]
set_property PACKAGE_PIN M37 [get_ports {WRITEDATAWB_aptn_ft[1]}]
set_property IOSTANDARD LVCMOS12 [get_ports {WRITEDATAWB_aptn_ft[1]}]
set_property PACKAGE_PIN L37 [get_ports {WRITEDATAWB_aptn_ft[2]}]
set_property IOSTANDARD LVCMOS12 [get_ports {WRITEDATAWB_aptn_ft[2]}]
set_property PACKAGE_PIN BA14 [get_ports {WRITEDATAWB_aptn_ft[3]}]
set_property IOSTANDARD LVCMOS12 [get_ports {WRITEDATAWB_aptn_ft[3]}]
set_property PACKAGE_PIN BB16 [get_ports {WRITEDATAWB_aptn_ft[4]}]
set_property IOSTANDARD LVCMOS12 [get_ports {WRITEDATAWB_aptn_ft[4]}]
set_property PACKAGE_PIN BB17 [get_ports {WRITEDATAWB_aptn_ft[5]}]
set_property IOSTANDARD LVCMOS12 [get_ports {WRITEDATAWB_aptn_ft[5]}]
set_property PACKAGE_PIN BA15 [get_ports {WRITEDATAWB_aptn_ft[6]}]
set_property IOSTANDARD LVCMOS12 [get_ports {WRITEDATAWB_aptn_ft[6]}]
set_property PACKAGE_PIN AY15 [get_ports {WRITEDATAWB_aptn_ft[7]}]
set_property IOSTANDARD LVCMOS12 [get_ports {WRITEDATAWB_aptn_ft[7]}]
set_property PACKAGE_PIN BA16 [get_ports {WRITEDATAWB_aptn_ft[8]}]
set_property IOSTANDARD LVCMOS12 [get_ports {WRITEDATAWB_aptn_ft[8]}]
set_property PACKAGE_PIN BA17 [get_ports {WRITEDATAWB_aptn_ft[9]}]
set_property IOSTANDARD LVCMOS12 [get_ports {WRITEDATAWB_aptn_ft[9]}]
set_property PACKAGE_PIN AW15 [get_ports {WRITEDATAWB_aptn_ft[10]}]
set_property IOSTANDARD LVCMOS12 [get_ports {WRITEDATAWB_aptn_ft[10]}]
set_property PACKAGE_PIN AW16 [get_ports {WRITEDATAWB_aptn_ft[11]}]
set_property IOSTANDARD LVCMOS12 [get_ports {WRITEDATAWB_aptn_ft[11]}]
set_property PACKAGE_PIN AY13 [get_ports {WRITEDATAWB_aptn_ft[12]}]
set_property IOSTANDARD LVCMOS12 [get_ports {WRITEDATAWB_aptn_ft[12]}]
set_property PACKAGE_PIN AY14 [get_ports {WRITEDATAWB_aptn_ft[13]}]
set_property IOSTANDARD LVCMOS12 [get_ports {WRITEDATAWB_aptn_ft[13]}]
set_property PACKAGE_PIN AV15 [get_ports {WRITEDATAWB_aptn_ft[14]}]
set_property IOSTANDARD LVCMOS12 [get_ports {WRITEDATAWB_aptn_ft[14]}]
set_property PACKAGE_PIN AV16 [get_ports {WRITEDATAWB_aptn_ft[15]}]
set_property IOSTANDARD LVCMOS12 [get_ports {WRITEDATAWB_aptn_ft[15]}]
set_property PACKAGE_PIN AU16 [get_ports {WRITEDATAWB_aptn_ft[16]}]
set_property IOSTANDARD LVCMOS12 [get_ports {WRITEDATAWB_aptn_ft[16]}]
set_property PACKAGE_PIN AU17 [get_ports {WRITEDATAWB_aptn_ft[17]}]
set_property IOSTANDARD LVCMOS12 [get_ports {WRITEDATAWB_aptn_ft[17]}]
set_property PACKAGE_PIN AT15 [get_ports {WRITEDATAWB_aptn_ft[18]}]
set_property IOSTANDARD LVCMOS12 [get_ports {WRITEDATAWB_aptn_ft[18]}]
set_property PACKAGE_PIN AT16 [get_ports {WRITEDATAWB_aptn_ft[19]}]
set_property IOSTANDARD LVCMOS12 [get_ports {WRITEDATAWB_aptn_ft[19]}]
set_property PACKAGE_PIN AY17 [get_ports {WRITEDATAWB_aptn_ft[20]}]
set_property IOSTANDARD LVCMOS12 [get_ports {WRITEDATAWB_aptn_ft[20]}]
set_property PACKAGE_PIN AW17 [get_ports {WRITEDATAWB_aptn_ft[21]}]
set_property IOSTANDARD LVCMOS12 [get_ports {WRITEDATAWB_aptn_ft[21]}]
set_property PACKAGE_PIN BG19 [get_ports {WRITEDATAWB_aptn_ft[22]}]
set_property IOSTANDARD LVCMOS12 [get_ports {WRITEDATAWB_aptn_ft[22]}]
set_property PACKAGE_PIN BF19 [get_ports {WRITEDATAWB_aptn_ft[23]}]
set_property IOSTANDARD LVCMOS12 [get_ports {WRITEDATAWB_aptn_ft[23]}]
set_property PACKAGE_PIN BG16 [get_ports {WRITEDATAWB_aptn_ft[24]}]
set_property IOSTANDARD LVCMOS12 [get_ports {WRITEDATAWB_aptn_ft[24]}]
set_property PACKAGE_PIN BF17 [get_ports {WRITEDATAWB_aptn_ft[25]}]
set_property IOSTANDARD LVCMOS12 [get_ports {WRITEDATAWB_aptn_ft[25]}]
set_property PACKAGE_PIN BG17 [get_ports {WRITEDATAWB_aptn_ft[26]}]
set_property IOSTANDARD LVCMOS12 [get_ports {WRITEDATAWB_aptn_ft[26]}]
set_property PACKAGE_PIN BG18 [get_ports {WRITEDATAWB_aptn_ft[27]}]
set_property IOSTANDARD LVCMOS12 [get_ports {WRITEDATAWB_aptn_ft[27]}]
set_property PACKAGE_PIN BD16 [get_ports {WRITEDATAWB_aptn_ft[28]}]
set_property IOSTANDARD LVCMOS12 [get_ports {WRITEDATAWB_aptn_ft[28]}]
set_property PACKAGE_PIN BC16 [get_ports {WRITEDATAWB_aptn_ft[29]}]
set_property IOSTANDARD LVCMOS12 [get_ports {WRITEDATAWB_aptn_ft[29]}]
set_property PACKAGE_PIN BE13 [get_ports {WRITEDATAWB_aptn_ft[30]}]
set_property IOSTANDARD LVCMOS12 [get_ports {WRITEDATAWB_aptn_ft[30]}]
set_property PACKAGE_PIN BD13 [get_ports {WRITEDATAWB_aptn_ft[31]}]
set_property IOSTANDARD LVCMOS12 [get_ports {WRITEDATAWB_aptn_ft[31]}]
set_property PACKAGE_PIN BH13 [get_ports {WRITEDATAWB_aptn_ft[32]}]
set_property IOSTANDARD LVCMOS12 [get_ports {WRITEDATAWB_aptn_ft[32]}]
set_property PACKAGE_PIN BG13 [get_ports {WRITEDATAWB_aptn_ft[33]}]
set_property IOSTANDARD LVCMOS12 [get_ports {WRITEDATAWB_aptn_ft[33]}]
set_property PACKAGE_PIN BF14 [get_ports {WRITEDATAWB_aptn_ft[34]}]
set_property IOSTANDARD LVCMOS12 [get_ports {WRITEDATAWB_aptn_ft[34]}]
set_property PACKAGE_PIN BE14 [get_ports {WRITEDATAWB_aptn_ft[35]}]
set_property IOSTANDARD LVCMOS12 [get_ports {WRITEDATAWB_aptn_ft[35]}]
set_property PACKAGE_PIN BH14 [get_ports {WRITEDATAWB_aptn_ft[36]}]
set_property IOSTANDARD LVCMOS12 [get_ports {WRITEDATAWB_aptn_ft[36]}]
set_property PACKAGE_PIN BJ22 [get_ports {WRITEDATAWB_aptn_ft[37]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB_aptn_ft[37]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {WRITEDATAWB_aptn_ft[37]}]
set_property PACKAGE_PIN BR17 [get_ports {WRITEDATAWB_aptn_ft[38]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB_aptn_ft[38]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {WRITEDATAWB_aptn_ft[38]}]
set_property PACKAGE_PIN BP17 [get_ports {WRITEDATAWB_aptn_ft[39]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB_aptn_ft[39]}]
set_property UNAVAILABLE_DURING_CALIBRATION TRUE [get_ports {WRITEDATAWB_aptn_ft[39]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {WRITEDATAWB_aptn_ft[39]}]
set_property PACKAGE_PIN BP18 [get_ports {WRITEDATAWB_aptn_ft[40]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB_aptn_ft[40]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {WRITEDATAWB_aptn_ft[40]}]
set_property PACKAGE_PIN BN18 [get_ports {WRITEDATAWB_aptn_ft[41]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB_aptn_ft[41]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {WRITEDATAWB_aptn_ft[41]}]
set_property PACKAGE_PIN BT14 [get_ports {WRITEDATAWB_aptn_ft[42]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB_aptn_ft[42]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {WRITEDATAWB_aptn_ft[42]}]
set_property PACKAGE_PIN BT15 [get_ports {WRITEDATAWB_aptn_ft[43]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB_aptn_ft[43]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {WRITEDATAWB_aptn_ft[43]}]
set_property PACKAGE_PIN BK17 [get_ports {WRITEDATAWB_aptn_ft[44]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB_aptn_ft[44]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {WRITEDATAWB_aptn_ft[44]}]
set_property PACKAGE_PIN BJ17 [get_ports {WRITEDATAWB_aptn_ft[45]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB_aptn_ft[45]}]
set_property UNAVAILABLE_DURING_CALIBRATION TRUE [get_ports {WRITEDATAWB_aptn_ft[45]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {WRITEDATAWB_aptn_ft[45]}]
set_property PACKAGE_PIN BM13 [get_ports {WRITEDATAWB_aptn_ft[46]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB_aptn_ft[46]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {WRITEDATAWB_aptn_ft[46]}]
set_property PACKAGE_PIN BM14 [get_ports {WRITEDATAWB_aptn_ft[47]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB_aptn_ft[47]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {WRITEDATAWB_aptn_ft[47]}]
set_property PACKAGE_PIN BM17 [get_ports {WRITEDATAWB_aptn_ft[48]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB_aptn_ft[48]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {WRITEDATAWB_aptn_ft[48]}]
set_property PACKAGE_PIN BL17 [get_ports {WRITEDATAWB_aptn_ft[49]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB_aptn_ft[49]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {WRITEDATAWB_aptn_ft[49]}]
set_property PACKAGE_PIN BN13 [get_ports {WRITEDATAWB_aptn_ft[50]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB_aptn_ft[50]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {WRITEDATAWB_aptn_ft[50]}]
set_property PACKAGE_PIN BN14 [get_ports {WRITEDATAWB_aptn_ft[51]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB_aptn_ft[51]}]
set_property UNAVAILABLE_DURING_CALIBRATION TRUE [get_ports {WRITEDATAWB_aptn_ft[51]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {WRITEDATAWB_aptn_ft[51]}]
set_property PACKAGE_PIN BL14 [get_ports {WRITEDATAWB_aptn_ft[52]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB_aptn_ft[52]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {WRITEDATAWB_aptn_ft[52]}]
set_property PACKAGE_PIN BL15 [get_ports {WRITEDATAWB_aptn_ft[53]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB_aptn_ft[53]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {WRITEDATAWB_aptn_ft[53]}]
set_property PACKAGE_PIN BN15 [get_ports {WRITEDATAWB_aptn_ft[54]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB_aptn_ft[54]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {WRITEDATAWB_aptn_ft[54]}]
set_property PACKAGE_PIN BN16 [get_ports {WRITEDATAWB_aptn_ft[55]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB_aptn_ft[55]}]
set_property UNAVAILABLE_DURING_CALIBRATION TRUE [get_ports {WRITEDATAWB_aptn_ft[55]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {WRITEDATAWB_aptn_ft[55]}]
set_property PACKAGE_PIN BK18 [get_ports {WRITEDATAWB_aptn_ft[56]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB_aptn_ft[56]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {WRITEDATAWB_aptn_ft[56]}]
set_property PACKAGE_PIN BK13 [get_ports {WRITEDATAWB_aptn_ft[57]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB_aptn_ft[57]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {WRITEDATAWB_aptn_ft[57]}]
set_property PACKAGE_PIN BJ13 [get_ports {WRITEDATAWB_aptn_ft[58]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB_aptn_ft[58]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {WRITEDATAWB_aptn_ft[58]}]
set_property PACKAGE_PIN BK14 [get_ports {WRITEDATAWB_aptn_ft[59]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB_aptn_ft[59]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {WRITEDATAWB_aptn_ft[59]}]
set_property PACKAGE_PIN BK15 [get_ports {WRITEDATAWB_aptn_ft[60]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB_aptn_ft[60]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {WRITEDATAWB_aptn_ft[60]}]
set_property PACKAGE_PIN BJ15 [get_ports {WRITEDATAWB_aptn_ft[61]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB_aptn_ft[61]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {WRITEDATAWB_aptn_ft[61]}]
set_property PACKAGE_PIN BH15 [get_ports {WRITEDATAWB_aptn_ft[62]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB_aptn_ft[62]}]
set_property UNAVAILABLE_DURING_CALIBRATION TRUE [get_ports {WRITEDATAWB_aptn_ft[62]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {WRITEDATAWB_aptn_ft[62]}]
set_property PACKAGE_PIN BJ16 [get_ports {WRITEDATAWB_aptn_ft[63]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRITEDATAWB_aptn_ft[63]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {WRITEDATAWB_aptn_ft[63]}]
set_property PACKAGE_PIN BG44 [get_ports {WRMEM_aptn_ft[0]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRMEM_aptn_ft[0]}]
set_property PACKAGE_PIN BE43 [get_ports {WRMEM_aptn_ft[1]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRMEM_aptn_ft[1]}]
set_property PACKAGE_PIN BE42 [get_ports {WRMEM_aptn_ft[2]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRMEM_aptn_ft[2]}]
set_property PACKAGE_PIN BH43 [get_ports {WRMEM_aptn_ft[3]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRMEM_aptn_ft[3]}]
set_property PACKAGE_PIN BG43 [get_ports {WRMEM_aptn_ft[4]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRMEM_aptn_ft[4]}]
set_property PACKAGE_PIN BH16 [get_ports {WRMEM_aptn_ft_0[0]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRMEM_aptn_ft_0[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {WRMEM_aptn_ft_0[0]}]
set_property PACKAGE_PIN BJ18 [get_ports {WRMEM_aptn_ft_0[1]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRMEM_aptn_ft_0[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {WRMEM_aptn_ft_0[1]}]
set_property PACKAGE_PIN BH18 [get_ports {WRMEM_aptn_ft_0[2]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRMEM_aptn_ft_0[2]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {WRMEM_aptn_ft_0[2]}]
set_property PACKAGE_PIN BM16 [get_ports {WRMEM_aptn_ft_0[3]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRMEM_aptn_ft_0[3]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {WRMEM_aptn_ft_0[3]}]
set_property PACKAGE_PIN BL16 [get_ports {WRMEM_aptn_ft_0[4]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRMEM_aptn_ft_0[4]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {WRMEM_aptn_ft_0[4]}]
set_property PACKAGE_PIN BF44 [get_ports {WRWB[0]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRWB[0]}]
set_property PACKAGE_PIN BE44 [get_ports {WRWB[1]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRWB[1]}]
set_property PACKAGE_PIN BG42 [get_ports {WRWB[2]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRWB[2]}]
set_property PACKAGE_PIN BG41 [get_ports {WRWB[3]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRWB[3]}]
set_property PACKAGE_PIN BL44 [get_ports {WRWB[4]}]
set_property IOSTANDARD POD12_DCI [get_ports {WRWB[4]}]
set_property PACKAGE_PIN BG14 [get_ports {WRWB_aptn_ft[0]}]
set_property IOSTANDARD LVCMOS12 [get_ports {WRWB_aptn_ft[0]}]
set_property PACKAGE_PIN BE15 [get_ports {WRWB_aptn_ft[1]}]
set_property IOSTANDARD LVCMOS12 [get_ports {WRWB_aptn_ft[1]}]
set_property PACKAGE_PIN BD15 [get_ports {WRWB_aptn_ft[2]}]
set_property IOSTANDARD LVCMOS12 [get_ports {WRWB_aptn_ft[2]}]
set_property PACKAGE_PIN BF15 [get_ports {WRWB_aptn_ft[3]}]
set_property IOSTANDARD LVCMOS12 [get_ports {WRWB_aptn_ft[3]}]
set_property PACKAGE_PIN BF16 [get_ports {WRWB_aptn_ft[4]}]
set_property IOSTANDARD LVCMOS12 [get_ports {WRWB_aptn_ft[4]}]
set_property PACKAGE_PIN G34 [get_ports {cpm_s_HSTDM_4_FB1_AI1_N_18}]
set_property IOSTANDARD SSTL12_DCI [get_ports {cpm_s_HSTDM_4_FB1_AI1_N_18}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {cpm_s_HSTDM_4_FB1_AI1_N_18}]
set_property SLEW FAST [get_ports {cpm_s_HSTDM_4_FB1_AI1_N_18}]
set_property PACKAGE_PIN G39 [get_ports {pin_G39}]
set_property IOSTANDARD DIFF_SSTL12_DCI [get_ports {pin_G39}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {pin_G39}]
set_property SLEW FAST [get_ports {pin_G39}]
set_property PACKAGE_PIN H34 [get_ports {cpm_s_HSTDM_4_FB1_AI1_P_18}]
set_property IOSTANDARD SSTL12_DCI [get_ports {cpm_s_HSTDM_4_FB1_AI1_P_18}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {cpm_s_HSTDM_4_FB1_AI1_P_18}]
set_property SLEW FAST [get_ports {cpm_s_HSTDM_4_FB1_AI1_P_18}]
set_property PACKAGE_PIN H39 [get_ports {pin_H39}]
set_property IOSTANDARD DIFF_SSTL12_DCI [get_ports {pin_H39}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {pin_H39}]
set_property SLEW FAST [get_ports {pin_H39}]
set_property PACKAGE_PIN H31 [get_ports {pin_H31}]
set_property IOSTANDARD DIFF_SSTL12_DCI [get_ports {pin_H31}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {pin_H31}]
set_property SLEW FAST [get_ports {pin_H31}]
set_property PACKAGE_PIN J32 [get_ports {cpm_s_HSTDM_4_FB1_BI3_N_8}]
set_property IOSTANDARD SSTL12_DCI [get_ports {cpm_s_HSTDM_4_FB1_BI3_N_8}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {cpm_s_HSTDM_4_FB1_BI3_N_8}]
set_property SLEW FAST [get_ports {cpm_s_HSTDM_4_FB1_BI3_N_8}]
set_property PACKAGE_PIN G33 [get_ports {cpm_s_HSTDM_4_FB1_BI3_N_7}]
set_property IOSTANDARD SSTL12_DCI [get_ports {cpm_s_HSTDM_4_FB1_BI3_N_7}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {cpm_s_HSTDM_4_FB1_BI3_N_7}]
set_property SLEW FAST [get_ports {cpm_s_HSTDM_4_FB1_BI3_N_7}]
set_property PACKAGE_PIN J31 [get_ports {pin_J31}]
set_property IOSTANDARD DIFF_SSTL12_DCI [get_ports {pin_J31}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {pin_J31}]
set_property SLEW FAST [get_ports {pin_J31}]
set_property PACKAGE_PIN J33 [get_ports {cpm_s_HSTDM_4_FB1_BI3_P_8}]
set_property IOSTANDARD SSTL12_DCI [get_ports {cpm_s_HSTDM_4_FB1_BI3_P_8}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {cpm_s_HSTDM_4_FB1_BI3_P_8}]
set_property SLEW FAST [get_ports {cpm_s_HSTDM_4_FB1_BI3_P_8}]
set_property PACKAGE_PIN H33 [get_ports {cpm_s_HSTDM_4_FB1_BI3_P_7}]
set_property IOSTANDARD SSTL12_DCI [get_ports {cpm_s_HSTDM_4_FB1_BI3_P_7}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {cpm_s_HSTDM_4_FB1_BI3_P_7}]
set_property SLEW FAST [get_ports {cpm_s_HSTDM_4_FB1_BI3_P_7}]
set_property PACKAGE_PIN BP16 [get_ports {cpm_s_HSTDM_4_FB1_A2_C_0}]
set_property IOSTANDARD POD12_DCI [get_ports {cpm_s_HSTDM_4_FB1_A2_C_0}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {cpm_s_HSTDM_4_FB1_A2_C_0}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {cpm_s_HSTDM_4_FB1_A2_C_0}]
set_property SLEW FAST [get_ports {cpm_s_HSTDM_4_FB1_A2_C_0}]
set_property PACKAGE_PIN BP15 [get_ports {cpm_s_HSTDM_4_FB1_A2_C_1}]
set_property IOSTANDARD POD12_DCI [get_ports {cpm_s_HSTDM_4_FB1_A2_C_1}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {cpm_s_HSTDM_4_FB1_A2_C_1}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {cpm_s_HSTDM_4_FB1_A2_C_1}]
set_property SLEW FAST [get_ports {cpm_s_HSTDM_4_FB1_A2_C_1}]
set_property PACKAGE_PIN BP13 [get_ports {pin_BP13}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {pin_BP13}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {pin_BP13}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {pin_BP13}]
set_property SLEW FAST [get_ports {pin_BP13}]
set_property PACKAGE_PIN BR13 [get_ports {pin_BR13}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {pin_BR13}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {pin_BR13}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {pin_BR13}]
set_property SLEW FAST [get_ports {pin_BR13}]
set_property PACKAGE_PIN BU14 [get_ports {cpm_s_HSTDM_4_FB1_A2_D_2}]
set_property IOSTANDARD POD12_DCI [get_ports {cpm_s_HSTDM_4_FB1_A2_D_2}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {cpm_s_HSTDM_4_FB1_A2_D_2}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {cpm_s_HSTDM_4_FB1_A2_D_2}]
set_property SLEW FAST [get_ports {cpm_s_HSTDM_4_FB1_A2_D_2}]
set_property PACKAGE_PIN BU13 [get_ports {cpm_s_HSTDM_4_FB1_A2_D_3}]
set_property IOSTANDARD POD12_DCI [get_ports {cpm_s_HSTDM_4_FB1_A2_D_3}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {cpm_s_HSTDM_4_FB1_A2_D_3}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {cpm_s_HSTDM_4_FB1_A2_D_3}]
set_property SLEW FAST [get_ports {cpm_s_HSTDM_4_FB1_A2_D_3}]
set_property PACKAGE_PIN BL21 [get_ports {cpm_s_HSTDM_4_FB1_A3_C_0}]
set_property IOSTANDARD POD12_DCI [get_ports {cpm_s_HSTDM_4_FB1_A3_C_0}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {cpm_s_HSTDM_4_FB1_A3_C_0}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {cpm_s_HSTDM_4_FB1_A3_C_0}]
set_property SLEW FAST [get_ports {cpm_s_HSTDM_4_FB1_A3_C_0}]
set_property PACKAGE_PIN BM21 [get_ports {cpm_s_HSTDM_4_FB1_A3_C_1}]
set_property IOSTANDARD POD12_DCI [get_ports {cpm_s_HSTDM_4_FB1_A3_C_1}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {cpm_s_HSTDM_4_FB1_A3_C_1}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {cpm_s_HSTDM_4_FB1_A3_C_1}]
set_property SLEW FAST [get_ports {cpm_s_HSTDM_4_FB1_A3_C_1}]
set_property PACKAGE_PIN BN21 [get_ports {pin_BN21}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {pin_BN21}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {pin_BN21}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {pin_BN21}]
set_property SLEW FAST [get_ports {pin_BN21}]
set_property PACKAGE_PIN BN20 [get_ports {pin_BN20}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {pin_BN20}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {pin_BN20}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {pin_BN20}]
set_property SLEW FAST [get_ports {pin_BN20}]
set_property PACKAGE_PIN BR20 [get_ports {cpm_s_HSTDM_4_FB1_A3_D_2}]
set_property IOSTANDARD POD12_DCI [get_ports {cpm_s_HSTDM_4_FB1_A3_D_2}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {cpm_s_HSTDM_4_FB1_A3_D_2}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {cpm_s_HSTDM_4_FB1_A3_D_2}]
set_property SLEW FAST [get_ports {cpm_s_HSTDM_4_FB1_A3_D_2}]
set_property PACKAGE_PIN BR19 [get_ports {cpm_s_HSTDM_4_FB1_A3_D_3}]
set_property IOSTANDARD POD12_DCI [get_ports {cpm_s_HSTDM_4_FB1_A3_D_3}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {cpm_s_HSTDM_4_FB1_A3_D_3}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {cpm_s_HSTDM_4_FB1_A3_D_3}]
set_property SLEW FAST [get_ports {cpm_s_HSTDM_4_FB1_A3_D_3}]
set_property PACKAGE_PIN BN26 [get_ports {cpm_s_HSTDM_4_FB1_A4_C_0}]
set_property IOSTANDARD POD12_DCI [get_ports {cpm_s_HSTDM_4_FB1_A4_C_0}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {cpm_s_HSTDM_4_FB1_A4_C_0}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {cpm_s_HSTDM_4_FB1_A4_C_0}]
set_property SLEW FAST [get_ports {cpm_s_HSTDM_4_FB1_A4_C_0}]
set_property PACKAGE_PIN BP26 [get_ports {cpm_s_HSTDM_4_FB1_A4_C_1}]
set_property IOSTANDARD POD12_DCI [get_ports {cpm_s_HSTDM_4_FB1_A4_C_1}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {cpm_s_HSTDM_4_FB1_A4_C_1}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {cpm_s_HSTDM_4_FB1_A4_C_1}]
set_property SLEW FAST [get_ports {cpm_s_HSTDM_4_FB1_A4_C_1}]
set_property PACKAGE_PIN BM29 [get_ports {pin_BM29}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {pin_BM29}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {pin_BM29}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {pin_BM29}]
set_property SLEW FAST [get_ports {pin_BM29}]
set_property PACKAGE_PIN BN29 [get_ports {pin_BN29}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {pin_BN29}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {pin_BN29}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {pin_BN29}]
set_property SLEW FAST [get_ports {pin_BN29}]
set_property PACKAGE_PIN BR25 [get_ports {cpm_s_HSTDM_4_FB1_A4_D_2}]
set_property IOSTANDARD POD12_DCI [get_ports {cpm_s_HSTDM_4_FB1_A4_D_2}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {cpm_s_HSTDM_4_FB1_A4_D_2}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {cpm_s_HSTDM_4_FB1_A4_D_2}]
set_property SLEW FAST [get_ports {cpm_s_HSTDM_4_FB1_A4_D_2}]
set_property PACKAGE_PIN BR24 [get_ports {cpm_s_HSTDM_4_FB1_A4_D_3}]
set_property IOSTANDARD POD12_DCI [get_ports {cpm_s_HSTDM_4_FB1_A4_D_3}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {cpm_s_HSTDM_4_FB1_A4_D_3}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {cpm_s_HSTDM_4_FB1_A4_D_3}]
set_property SLEW FAST [get_ports {cpm_s_HSTDM_4_FB1_A4_D_3}]
set_property PACKAGE_PIN BK24 [get_ports {INSTRUCID_0_11[11]}]
set_property IOSTANDARD POD12_DCI [get_ports {INSTRUCID_0_11[11]}]
set_property UNAVAILABLE_DURING_CALIBRATION TRUE [get_ports {INSTRUCID_0_11[11]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {INSTRUCID_0_11[11]}]
set_property PACKAGE_PIN BK23 [get_ports {INSTRUCID_0_11[10]}]
set_property IOSTANDARD POD12_DCI [get_ports {INSTRUCID_0_11[10]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {INSTRUCID_0_11[10]}]
set_property PACKAGE_PIN BH20 [get_ports {INSTRUCID_0_11[9]}]
set_property IOSTANDARD POD12_DCI [get_ports {INSTRUCID_0_11[9]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {INSTRUCID_0_11[9]}]
set_property PACKAGE_PIN BH19 [get_ports {INSTRUCID_0_11[8]}]
set_property IOSTANDARD POD12_DCI [get_ports {INSTRUCID_0_11[8]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {INSTRUCID_0_11[8]}]
set_property PACKAGE_PIN BK20 [get_ports {INSTRUCID_0_11[7]}]
set_property IOSTANDARD POD12_DCI [get_ports {INSTRUCID_0_11[7]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {INSTRUCID_0_11[7]}]
set_property PACKAGE_PIN BK19 [get_ports {INSTRUCID_0_11[6]}]
set_property IOSTANDARD POD12_DCI [get_ports {INSTRUCID_0_11[6]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {INSTRUCID_0_11[6]}]
set_property PACKAGE_PIN BE23 [get_ports {INSTRUCID_0_11[5]}]
set_property IOSTANDARD POD12_DCI [get_ports {INSTRUCID_0_11[5]}]
set_property UNAVAILABLE_DURING_CALIBRATION TRUE [get_ports {INSTRUCID_0_11[5]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {INSTRUCID_0_11[5]}]
set_property PACKAGE_PIN BE22 [get_ports {INSTRUCID_0_11[4]}]
set_property IOSTANDARD POD12_DCI [get_ports {INSTRUCID_0_11[4]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {INSTRUCID_0_11[4]}]
set_property PACKAGE_PIN BL20 [get_ports {INSTRUCID_0_11[3]}]
set_property IOSTANDARD POD12_DCI [get_ports {INSTRUCID_0_11[3]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {INSTRUCID_0_11[3]}]
set_property PACKAGE_PIN BL19 [get_ports {INSTRUCID_0_11[2]}]
set_property IOSTANDARD POD12_DCI [get_ports {INSTRUCID_0_11[2]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {INSTRUCID_0_11[2]}]
set_property PACKAGE_PIN BN23 [get_ports {INSTRUCID_0_11[1]}]
set_property IOSTANDARD POD12_DCI [get_ports {INSTRUCID_0_11[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {INSTRUCID_0_11[1]}]
set_property PACKAGE_PIN BP23 [get_ports {INSTRUCID_0_11[0]}]
set_property IOSTANDARD POD12_DCI [get_ports {INSTRUCID_0_11[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {INSTRUCID_0_11[0]}]
set_property PACKAGE_PIN BH24 [get_ports {INSTRUCID_15_26[26]}]
set_property IOSTANDARD POD12_DCI [get_ports {INSTRUCID_15_26[26]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {INSTRUCID_15_26[26]}]
set_property PACKAGE_PIN BE20 [get_ports {INSTRUCID_15_26[25]}]
set_property IOSTANDARD POD12_DCI [get_ports {INSTRUCID_15_26[25]}]
set_property UNAVAILABLE_DURING_CALIBRATION TRUE [get_ports {INSTRUCID_15_26[25]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {INSTRUCID_15_26[25]}]
set_property PACKAGE_PIN BF20 [get_ports {INSTRUCID_15_26[24]}]
set_property IOSTANDARD POD12_DCI [get_ports {INSTRUCID_15_26[24]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {INSTRUCID_15_26[24]}]
set_property PACKAGE_PIN BE24 [get_ports {INSTRUCID_15_26[23]}]
set_property IOSTANDARD POD12_DCI [get_ports {INSTRUCID_15_26[23]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {INSTRUCID_15_26[23]}]
set_property PACKAGE_PIN BF24 [get_ports {INSTRUCID_15_26[22]}]
set_property IOSTANDARD POD12_DCI [get_ports {INSTRUCID_15_26[22]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {INSTRUCID_15_26[22]}]
set_property PACKAGE_PIN BF22 [get_ports {INSTRUCID_15_26[21]}]
set_property IOSTANDARD POD12_DCI [get_ports {INSTRUCID_15_26[21]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {INSTRUCID_15_26[21]}]
set_property PACKAGE_PIN BF21 [get_ports {INSTRUCID_15_26[20]}]
set_property IOSTANDARD POD12_DCI [get_ports {INSTRUCID_15_26[20]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {INSTRUCID_15_26[20]}]
set_property PACKAGE_PIN BG23 [get_ports {INSTRUCID_15_26[19]}]
set_property IOSTANDARD POD12_DCI [get_ports {INSTRUCID_15_26[19]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {INSTRUCID_15_26[19]}]
set_property PACKAGE_PIN BH21 [get_ports {INSTRUCID_15_26[18]}]
set_property IOSTANDARD POD12_DCI [get_ports {INSTRUCID_15_26[18]}]
set_property UNAVAILABLE_DURING_CALIBRATION TRUE [get_ports {INSTRUCID_15_26[18]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {INSTRUCID_15_26[18]}]
set_property PACKAGE_PIN BJ21 [get_ports {INSTRUCID_15_26[17]}]
set_property IOSTANDARD POD12_DCI [get_ports {INSTRUCID_15_26[17]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {INSTRUCID_15_26[17]}]
set_property PACKAGE_PIN BH23 [get_ports {INSTRUCID_15_26[16]}]
set_property IOSTANDARD POD12_DCI [get_ports {INSTRUCID_15_26[16]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {INSTRUCID_15_26[16]}]
set_property PACKAGE_PIN BJ23 [get_ports {INSTRUCID_15_26[15]}]
set_property IOSTANDARD POD12_DCI [get_ports {INSTRUCID_15_26[15]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {INSTRUCID_15_26[15]}]
set_property PACKAGE_PIN BG21 [get_ports {INSTRUCID_28_29[29]}]
set_property IOSTANDARD POD12_DCI [get_ports {INSTRUCID_28_29[29]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {INSTRUCID_28_29[29]}]
set_property PACKAGE_PIN BG24 [get_ports {INSTRUCID_28_29[28]}]
set_property IOSTANDARD POD12_DCI [get_ports {INSTRUCID_28_29[28]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {INSTRUCID_28_29[28]}]
set_property PACKAGE_PIN BG22 [get_ports {INSTRUCID_31[31]}]
set_property IOSTANDARD POD12_DCI [get_ports {INSTRUCID_31[31]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {INSTRUCID_31[31]}]
set_property PACKAGE_PIN CB41 [get_ports {UMR3_SIB_LINK_IN[0]}]
set_property IOSTANDARD LVDCI_18 [get_ports {UMR3_SIB_LINK_IN[0]}]
set_property PACKAGE_PIN CA41 [get_ports {UMR3_SIB_LINK_IN[1]}]
set_property IOSTANDARD LVDCI_18 [get_ports {UMR3_SIB_LINK_IN[1]}]
set_property PACKAGE_PIN CC34 [get_ports {UMR3_SIB_LINK_OUT[0]}]
set_property IOSTANDARD LVDCI_18 [get_ports {UMR3_SIB_LINK_OUT[0]}]
set_property PACKAGE_PIN CB34 [get_ports {UMR3_SIB_LINK_OUT[1]}]
set_property IOSTANDARD LVDCI_18 [get_ports {UMR3_SIB_LINK_OUT[1]}]
set_property PACKAGE_PIN BY35 [get_ports {AFPGA_GLNK_OUT}]
set_property IOSTANDARD LVCMOS18 [get_ports {AFPGA_GLNK_OUT}]
set_property PACKAGE_PIN BW38 [get_ports {AFPGA_LOCK_CDO_GLNK_I[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {AFPGA_LOCK_CDO_GLNK_I[0]}]
set_property PACKAGE_PIN BR40 [get_ports {AFPGA_LOCK_CLK_I}]
set_property IOSTANDARD LVCMOS18 [get_ports {AFPGA_LOCK_CLK_I}]
set_property PACKAGE_PIN BV41 [get_ports {AFPGA_LOCK_CE_I}]
set_property IOSTANDARD LVCMOS18 [get_ports {AFPGA_LOCK_CE_I}]
set_property PACKAGE_PIN BR39 [get_ports {AFPGA_LOCK_CDi_O}]
set_property IOSTANDARD LVCMOS18 [get_ports {AFPGA_LOCK_CDi_O}]
set_property PACKAGE_PIN AW11 [get_ports {REF_CLK_P}]
set_property PACKAGE_PIN AW10 [get_ports {REF_CLK_N}]
set_property PACKAGE_PIN CC40 [get_ports {REF_RESET}]
set_property IOSTANDARD LVCMOS18 [get_ports {REF_RESET}]
set_property PACKAGE_PIN CB37 [get_ports {DUMMY_PORT}]
set_property IOSTANDARD LVCMOS18 [get_ports {DUMMY_PORT}]
set_property PACKAGE_PIN BT36 [get_ports {DUMMY_GSR_PORT}]
set_property IOSTANDARD LVCMOS18 [get_ports {DUMMY_GSR_PORT}]
set_property PACKAGE_PIN CC35 [get_ports {MNGLINK_TX}]
set_property IOSTANDARD LVCMOS18 [get_ports {MNGLINK_TX}]
set_property PACKAGE_PIN CC36 [get_ports {MNGLINK_RX}]
set_property IOSTANDARD LVCMOS18 [get_ports {MNGLINK_RX}]
set_property PACKAGE_PIN BA11 [get_ports {GT1_REFCLK_P}]
set_property PACKAGE_PIN BA10 [get_ports {GT1_REFCLK_N}]
set_property PACKAGE_PIN AW7 [get_ports {GT1_TXP[3]}]
set_property PACKAGE_PIN AY9 [get_ports {GT1_TXP[2]}]
set_property PACKAGE_PIN BA7 [get_ports {GT1_TXP[1]}]
set_property PACKAGE_PIN BB9 [get_ports {GT1_TXP[0]}]
set_property PACKAGE_PIN AW6 [get_ports {GT1_TXN[3]}]
set_property PACKAGE_PIN AY8 [get_ports {GT1_TXN[2]}]
set_property PACKAGE_PIN BA6 [get_ports {GT1_TXN[1]}]
set_property PACKAGE_PIN BB8 [get_ports {GT1_TXN[0]}]
set_property PACKAGE_PIN AU2 [get_ports {GT1_RXP[3]}]
set_property PACKAGE_PIN AV4 [get_ports {GT1_RXP[2]}]
set_property PACKAGE_PIN AW2 [get_ports {GT1_RXP[1]}]
set_property PACKAGE_PIN AY4 [get_ports {GT1_RXP[0]}]
set_property PACKAGE_PIN AU1 [get_ports {GT1_RXN[3]}]
set_property PACKAGE_PIN AV3 [get_ports {GT1_RXN[2]}]
set_property PACKAGE_PIN AW1 [get_ports {GT1_RXN[1]}]
set_property PACKAGE_PIN AY3 [get_ports {GT1_RXN[0]}]
set_property PACKAGE_PIN CA35 [get_ports {DBG_DOUT_0}]
set_property IOSTANDARD LVCMOS18 [get_ports {DBG_DOUT_0}]
set_property PACKAGE_PIN CA34 [get_ports {DBG_DOUT_1}]
set_property IOSTANDARD LVCMOS18 [get_ports {DBG_DOUT_1}]
set_property PACKAGE_PIN BR38 [get_ports {DBG_DOUT_2}]
set_property IOSTANDARD LVCMOS18 [get_ports {DBG_DOUT_2}]
set_property PACKAGE_PIN BR37 [get_ports {DBG_DOUT_3}]
set_property IOSTANDARD LVCMOS18 [get_ports {DBG_DOUT_3}]
set_property PACKAGE_PIN BV36 [get_ports {DBG_DOUT_4}]
set_property IOSTANDARD LVCMOS18 [get_ports {DBG_DOUT_4}]
set_property PACKAGE_PIN BU36 [get_ports {DBG_DOUT_5}]
set_property IOSTANDARD LVCMOS18 [get_ports {DBG_DOUT_5}]
set_property PACKAGE_PIN BV38 [get_ports {DBG_DOUT_6}]
set_property IOSTANDARD LVCMOS18 [get_ports {DBG_DOUT_6}]
set_property PACKAGE_PIN BU38 [get_ports {DBG_DOUT_7}]
set_property IOSTANDARD LVCMOS18 [get_ports {DBG_DOUT_7}]
set_property PACKAGE_PIN BH4 [get_ports {DBG_RXP[0]}]
set_property PACKAGE_PIN BG2 [get_ports {DBG_RXP[1]}]
set_property PACKAGE_PIN BY4 [get_ports {DBG_RXP[2]}]
set_property PACKAGE_PIN BW2 [get_ports {DBG_RXP[3]}]
set_property PACKAGE_PIN AD4 [get_ports {DBG_RXP[4]}]
set_property PACKAGE_PIN AC2 [get_ports {DBG_RXP[5]}]
set_property PACKAGE_PIN AT4 [get_ports {DBG_RXP[6]}]
set_property PACKAGE_PIN AR2 [get_ports {DBG_RXP[7]}]
set_property PACKAGE_PIN BH3 [get_ports {DBG_RXN[0]}]
set_property PACKAGE_PIN BG1 [get_ports {DBG_RXN[1]}]
set_property PACKAGE_PIN BY3 [get_ports {DBG_RXN[2]}]
set_property PACKAGE_PIN BW1 [get_ports {DBG_RXN[3]}]
set_property PACKAGE_PIN AD3 [get_ports {DBG_RXN[4]}]
set_property PACKAGE_PIN AC1 [get_ports {DBG_RXN[5]}]
set_property PACKAGE_PIN AT3 [get_ports {DBG_RXN[6]}]
set_property PACKAGE_PIN AR1 [get_ports {DBG_RXN[7]}]
set_property PACKAGE_PIN BK9 [get_ports {DBG_TXP[0]}]
set_property PACKAGE_PIN BJ7 [get_ports {DBG_TXP[1]}]
set_property PACKAGE_PIN CC7 [get_ports {DBG_TXP[2]}]
set_property PACKAGE_PIN CB5 [get_ports {DBG_TXP[3]}]
set_property PACKAGE_PIN AF9 [get_ports {DBG_TXP[4]}]
set_property PACKAGE_PIN AE7 [get_ports {DBG_TXP[5]}]
set_property PACKAGE_PIN AV9 [get_ports {DBG_TXP[6]}]
set_property PACKAGE_PIN AU7 [get_ports {DBG_TXP[7]}]
set_property PACKAGE_PIN BK8 [get_ports {DBG_TXN[0]}]
set_property PACKAGE_PIN BJ6 [get_ports {DBG_TXN[1]}]
set_property PACKAGE_PIN CC6 [get_ports {DBG_TXN[2]}]
set_property PACKAGE_PIN CB4 [get_ports {DBG_TXN[3]}]
set_property PACKAGE_PIN AF8 [get_ports {DBG_TXN[4]}]
set_property PACKAGE_PIN AE6 [get_ports {DBG_TXN[5]}]
set_property PACKAGE_PIN AV8 [get_ports {DBG_TXN[6]}]
set_property PACKAGE_PIN AU6 [get_ports {DBG_TXN[7]}]
set_property PACKAGE_PIN BJ11 [get_ports {DBG_REFCLKP_0[0]}]
set_property PACKAGE_PIN CB9 [get_ports {DBG_REFCLKP_0[1]}]
set_property PACKAGE_PIN AJ11 [get_ports {DBG_REFCLKP_0[2]}]
set_property PACKAGE_PIN AU11 [get_ports {DBG_REFCLKP_0[3]}]
set_property PACKAGE_PIN BJ10 [get_ports {DBG_REFCLKN_0[0]}]
set_property PACKAGE_PIN CB8 [get_ports {DBG_REFCLKN_0[1]}]
set_property PACKAGE_PIN AJ10 [get_ports {DBG_REFCLKN_0[2]}]
set_property PACKAGE_PIN AU10 [get_ports {DBG_REFCLKN_0[3]}]
set_property PACKAGE_PIN E35 [get_ports {clk_0}]
set_property IOB true [get_cells {dut_inst/aptn_reset_sync_rst_n_10}]
set_property IOB true [get_cells {dut_inst/aptn_reset_sync_rst_n_9}]

# Constraints for IO Banks
set_property INTERNAL_VREF 0.840 [get_iobanks 22]
set_property INTERNAL_VREF 0.840 [get_iobanks 23]
set_property INTERNAL_VREF 0.840 [get_iobanks 21]
set_property INTERNAL_VREF 0.840 [get_iobanks 61]
set_property INTERNAL_VREF 0.840 [get_iobanks 60]
set_property INTERNAL_VREF 0.840 [get_iobanks 62]
set_property INTERNAL_VREF 0.840 [get_iobanks 20]

#Constraints which are not forward annotated in XDC and intentionally commented out (unused and unsupported constraints)

#2752 : define_global_attribute syn_hstdm_bitrate 1200
# line 11 in /home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uA/FB1_uA_attr.fdc

#2753 : define_global_attribute .haps_tdm_use_synplify_plandata_or_hapslib 1
# line 12 in /home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uA/FB1_uA_attr.fdc

#3642 : set_input_delay -max 6.00 -clock c:clk -add_delay p:rst_n
# line 11 in /home/u108/u108061217/RISC-V-pipeline-CPU/design.fdc


#Constraints which are not forward annotated in XDC and intentionally commented out due to -syn_fa_disable

#4346 : from library

#4347 : from library

#4348 : from library

#4349 : from library

#4350 : from library

#4351 : from library

#4352 : from library

#4353 : from library

#4354 : from library

#4355 : from library

#4356 : from library

#4357 : from library

#4358 : from library

#4359 : from library

#4360 : from library

#4362 : from library

#4363 : from library

#4364 : from library

#4365 : from library

#4367 : from library

#4677 : automatically generated

#4678 : automatically generated

#4679 : automatically generated

#4680 : automatically generated

#4681 : automatically generated

#4682 : automatically generated

#4683 : automatically generated

#4684 : automatically generated

#4685 : automatically generated

#4686 : automatically generated

#User specified region constraints
#REGION assignment generated by synthesis
create_pblock regionConstraint_0
set_property IS_SOFT 0 [get_pblocks regionConstraint_0]
add_cells_to_pblock regionConstraint_0 [get_cells hstdm_memory] 
add_cells_to_pblock regionConstraint_0 [get_cells hstdm_clkgeninst] 
add_cells_to_pblock regionConstraint_0 [get_cells hstdm_controller] 
resize_pblock [get_pblocks regionConstraint_0] -add {SLICE_X349Y360:SLICE_X397Y419}
create_pblock regionConstraint_1
set_property IS_SOFT 0 [get_pblocks regionConstraint_1]
add_cells_to_pblock regionConstraint_1 [get_cells cpm_snd_HSTDM_4_FB1_A2_D_2] 
add_cells_to_pblock regionConstraint_1 [get_cells cpm_snd_HSTDM_4_FB1_A2_D_3] 
add_cells_to_pblock regionConstraint_1 [get_cells cpm_snd_HSTDM_4_FB1_A2_C_0] 
add_cells_to_pblock regionConstraint_1 [get_cells cpm_snd_HSTDM_4_FB1_A2_C_1] 
add_cells_to_pblock regionConstraint_1 [get_cells hstdm_clkgen_1200_tx_bank60_block3] 
add_cells_to_pblock regionConstraint_1 [get_cells hstdm_clkgen_1200_bank60] 
resize_pblock [get_pblocks regionConstraint_1] -add {SLICE_X349Y60:SLICE_X397Y119}
create_pblock regionConstraint_2
set_property IS_SOFT 0 [get_pblocks regionConstraint_2]
add_cells_to_pblock regionConstraint_2 [get_cells cpm_snd_HSTDM_4_FB1_A3_D_2] 
add_cells_to_pblock regionConstraint_2 [get_cells cpm_snd_HSTDM_4_FB1_A3_D_3] 
add_cells_to_pblock regionConstraint_2 [get_cells cpm_snd_HSTDM_4_FB1_A3_C_0] 
add_cells_to_pblock regionConstraint_2 [get_cells cpm_snd_HSTDM_4_FB1_A3_C_1] 
add_cells_to_pblock regionConstraint_2 [get_cells hstdm_clkgen_1200_tx_bank61_block4] 
add_cells_to_pblock regionConstraint_2 [get_cells hstdm_clkgen_1200_bank61] 
resize_pblock [get_pblocks regionConstraint_2] -add {SLICE_X349Y120:SLICE_X397Y179}
create_pblock regionConstraint_3
set_property IS_SOFT 0 [get_pblocks regionConstraint_3]
add_cells_to_pblock regionConstraint_3 [get_cells cpm_snd_HSTDM_4_FB1_A4_D_2] 
add_cells_to_pblock regionConstraint_3 [get_cells cpm_snd_HSTDM_4_FB1_A4_D_3] 
add_cells_to_pblock regionConstraint_3 [get_cells cpm_snd_HSTDM_4_FB1_A4_C_0] 
add_cells_to_pblock regionConstraint_3 [get_cells cpm_snd_HSTDM_4_FB1_A4_C_1] 
add_cells_to_pblock regionConstraint_3 [get_cells hstdm_clkgen_1200_tx_bank62_block5] 
add_cells_to_pblock regionConstraint_3 [get_cells hstdm_clkgen_1200_bank62] 
resize_pblock [get_pblocks regionConstraint_3] -add {SLICE_X349Y180:SLICE_X397Y239}
create_pblock regionConstraint_4
set_property IS_SOFT 0 [get_pblocks regionConstraint_4]
add_cells_to_pblock regionConstraint_4 [get_cells cpm_snd_HSTDM_4_FB1_AI1_P_18] 
add_cells_to_pblock regionConstraint_4 [get_cells cpm_snd_HSTDM_4_FB1_AI1_N_18] 
add_cells_to_pblock regionConstraint_4 [get_cells hstdm_clkgen_1200_tx_bank69_block1] 
add_cells_to_pblock regionConstraint_4 [get_cells hstdm_clkgen_1200_bank69] 
resize_pblock [get_pblocks regionConstraint_4] -add {SLICE_X349Y600:SLICE_X397Y659}
create_pblock regionConstraint_5
set_property IS_SOFT 0 [get_pblocks regionConstraint_5]
add_cells_to_pblock regionConstraint_5 [get_cells cpm_snd_HSTDM_4_FB1_BI3_P_8] 
add_cells_to_pblock regionConstraint_5 [get_cells cpm_snd_HSTDM_4_FB1_BI3_N_8] 
add_cells_to_pblock regionConstraint_5 [get_cells cpm_snd_HSTDM_4_FB1_BI3_P_7] 
add_cells_to_pblock regionConstraint_5 [get_cells cpm_snd_HSTDM_4_FB1_BI3_N_7] 
add_cells_to_pblock regionConstraint_5 [get_cells hstdm_clkgen_1200_tx_bank71_block2] 
add_cells_to_pblock regionConstraint_5 [get_cells hstdm_clkgen_1200_bank71] 
resize_pblock [get_pblocks regionConstraint_5] -add {SLICE_X349Y720:SLICE_X397Y779}
