LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.NUMERIC_STD.ALL;

entity datapath is 
PORT( clk, reset : IN std_logic
);
end datapath;

component CU IS
PORT (

clk, reset              : IN  std_logic                                             ;
--Lobster File
LF_addr1,LF_addr2        : OUT std_logic_vector(2 DOWNTO 0)                         ;
--BUS 
BUS_addr1,BUS_addr2     : OUT std_logic_vector(10 DOWNTO 0)                         ;
BUS_sync_a1,BUS_sync_a2 : IN  std_logic                                             ;
BUS_grant               : IN  std_logic                                             ;
BUS_request             : OUT std_logic                                             ;
BUS_busy                : OUT std_logic                                             ;
--Instruction memory
IM_confirm,IM_wait      : IN  std_logic                                             ;
IM_control              : OUT std_logic_vector(1 DOWNTO 0)                          ;
IM_instruction          : IN  std_logic_vector(15 DOWNTO 0)                         ; 
--ALU 
ALU_flags               : IN  std_logic_vector(2 DOWNTO 0)                          ;                         -- THESE ARE THE STATUS FLAGS: Z,N,V
ALU_control             : OUT std_logic_vector(3 DOWNTO 0)                          ;
ALU_A_MUX,ALU_B_MUX     : OUT std_logic                                             ;
ALU_OUTPUT_SEL          : OUT std_logic                           -- 0 for data and 1 for address
);
END component;

component arbiter is
  port (
   	clk  : in  std_logic;
    	rst  : in  std_logic;
-- inputs --data bus requests
	req0,req1  : in  std_logic;
	busy : in  std_logic;
	BUS_sync_a1,BUS_sync_a2 : OUT  std_logic;			
-- outputs   
   	gnt0 : out std_logic;
	gnt1 : out std_logic
  );
end arbiter;

component ALU IS
port(		reset : in std_logic;					
		ALU_cntrl : in std_logic_vector (3 downto 0);				-- OP field
		ALU_A : in std_logic_vector (15 downto 0);				-- input A
		ALU_B : in std_logic_vector (15 downto 0);				-- input B
		complete : in boolean;							-- instruction complete => reset 
		flag_vector : out std_logic_vector (2 downto 0) := (others => '0');	-- 3bit flag vector					
		ALU_out : out std_logic_vector (15 downto 0):= (others => '0')		-- output of ALU
								
		);	
end component;
Architecture bhv of datapath is


--CU buffer signals
signal LF_addr1,LF_addr2 : std_logic_vector(2 downto 0);
signal BUS_addr1,BUS_addr2 : std_logic_vector(10 DOWNTO 0);
signal address : std_logic_vector(10 DOWNTO 0);
signal BUS_sync_a1 : std_logic;
signal BUS_sync_a2 : std_logic;
signal ALU_cntrl : std_logic_vector(3 downto 0);
signal ALU_A_MUX : std_logic;
signal ALU_B_MUX : std_logic;
signal ALU_OUTPUT_SEL : std_logic;
signal busy : std_logic;
signal req0 : std_logic;
signal gnt0, gnt1 : std_logic;
signal CS : std_logic_vector(1 downto 0);
signal wr_in : std_logic;

signal BUS_busy_CU : std_logic;
signal BUS_request_CU : std_logic;

Begin

BUS_busy <= '1' when BUS_busy_CU 0 '1' or BUS_busy_ 

ALU_A_sel <= 	ALU_A_REG when ALU_A_MUX = '0' else
		ALU_A_IREG when ALU_A_MUX = '1';
ALU_B_sel <= 	ALU_B_REG when ALU_B_MUX = '0' else
		ALU_B_IREG when ALU_B_MUX = '1';
BUS_addr2 <=	ALU_out when ALU_OUTPUT_SEL = '1' else --shouldnt be ALU_out
		"ZZZZZZZZZZZZ";
BUS_data <=	ALU_out when ALU_OUTPUT_SEL = '0' else
		"ZZZZZZZZZZZZ";

 CU_port: CU
	port map(
	---LOBSTER FILE---
	LF_addr1 => LF_addr1,
	LF_addr2 => LF_addr2, 
	---ALU---
	ALU_control => ALU_cntrl,
	ALU_A_MUX => ALU_A_MUX,
	ALU_B_MUX => ALU_B_MUX ,
	ALU_OUTPUT_SEL => ALU_OUTPUT_SEL,
	---Arbiter---
	BUS_busy => BUS_busy_CU, 
	BUS_request => BUS_request_CU,
	BUS_grant <= gnt0,
+	---BUS ADDRESS 1--
	---TO LF/RAM/I|O--- 
	BUS_addr1 => address, 
	BUS_addr1(11)=> wr_in,
	BUS_addr1(10 DOWNTO 9)=> CS,
	BUS_data => data_in,
	---BUS sync---
	BUS_sync_a1 => BUS_sync_a1,
	BUS_sync_a2 => BUS_sync_a2
	);

arbiter_port: arbiter 
	port map(
	busy <= BUS_busy, 
	req0 <= BUS_request,
	req1 <= BUS_request, -- ?
	BUS_sync_a1 => BUS_sync_a1,
	BUS_sync_a2 => BUS_sync_a2, 
	gnt0 => gnt0,  
	gnt1 => gnt1,
	clk <= clk, 
	reset <= reset,
	); 

RAM_port: ram 
	port map (
	reset => reset
	clk <= clk,
	address <= BUS_addr1, 
	wr_in <= BUS_addr1(11),
	CS    <= BUS_addr1(10 DOWNTO 9),
	data_in <= BUS_data,  
      	data_out => Bus_data
	);
interface_port: interface 
	port map(
	clk <= clk,
	binaryValue => BUS_data,
	function_code => BUS_data
	);

LF_port: register_file 
	port map (
	address <= BUS_addr1, 
	wr_in <= BUS_addr1(11),
	CS    <= BUS_addr1(10 DOWNTO 9), 
	data_in <= BUS_data, 
	clk <= clk, 
	regA <= LF_addr1,
	regB <= LF_addr2,
	outA => ALU_A_REG,
	outB => ALU_B_REG,
	outC => BUS_addr2
	);

ALU_port: ALU 
	port map(
	flag_vector => ALU_flags, 
	ALU_out => ALU_OUTPUT,
	ALU_cntrl <= ALU_control,
	ALU_A_sel => ALU_A,
	ALU_B_sel => ALU_B
	);
	
end bhv;
