<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en-us">
    <head>
        <meta charset="utf-8">
        <meta http-equiv="X-UA-Compatible" content="IE=edge">
        <meta http-equiv="content-type" content="text/html; charset=utf-8" />
        <meta name="viewport" content="width=device-width, initial-scale=1.0" />

        <title>A guide to setting up the development environment &middot; lowRISC</title>
        <link rel="stylesheet" href="https://www.lowrisc.org/css/styles.combined.min.css" />
        <link rel="shortcut icon" href="https://www.lowrisc.org/favicon.ico" />
        <link rel="alternate" href="https://www.lowrisc.org/index.xml" type="application/rss+xml" title="lowRISC" />
        <link rel='stylesheet' href='https://fonts.googleapis.com/css?family=Source+Sans+Pro' type='text/css'>
        <link rel='stylesheet' href='https://fonts.googleapis.com/css?family=Exo+2' type='text/css'>
        <script>
        (function(i,s,o,g,r,a,m){i['GoogleAnalyticsObject']=r;i[r]=i[r]||function(){
        (i[r].q=i[r].q||[]).push(arguments)},i[r].l=1*new Date();a=s.createElement(o),
        m=s.getElementsByTagName(o)[0];a.async=1;a.src=g;m.parentNode.insertBefore(a,m)
        })(window,document,'script','//www.google-analytics.com/analytics.js','ga');

        ga('create', 'UA-53520714-1', 'auto');
        ga('send', 'pageview');
      </script>
  </head>

  <body data-page="article">
<div class="header">
  <header data-component="menu">

    <section class="outer-container">
      <div class="image">
        <a href="https://www.lowrisc.org"><img src="https://www.lowrisc.org/img/logo.svg"></a>
      </div>

      <div class="menu">
        <ul>
          
          <li><a href="/jobs/"> Jobs </a></li>
          
          <li><a href="/our-work/"> Our work </a></li>
          
          <li><a href="/community/"> Community </a></li>
          
          <li><a href="/blog/"> Blog </a></li>
          
          <li><a href="/about/"> About us </a></li>
          
          <li><a href="/docs/"> Docs </a></li>
          
        </ul>
      </div>
    </section>

  </header>
</div>









    <div class="article">
      <section class="outer-container">
        <div class="row">
            <div class="sixteen columns">
                <article class="li-article">
                
                  <p>
                    <a href="https://www.lowrisc.org/docs/tagged-memory-v0.1/">⇡ lowRISC tagged memory tutorial</a>
                  </p>
                
                    <header class="li-article-header">
                        <h1 class="li-article-title">A guide to setting up the development environment</h1>
                        <span class="li-article-taxonomies">
                            

                            
                        </span>
                        
                        
                    </header>
                    <section>
                        

<h3 id="file-structure-of-the-repository:4eb28af1617d895aef211f7e8adede06">File structure of the repository</h3>

<p>Our tagged memory tutorial builds upon a forked version of the original Rocket
chip repository. Its contents are described
<a href="https://github.com/ucb-bar/rocket-chip#-whats-in-the-rocket-chip-generator-repository">here</a>
and summarised below for convenience:</p>

<ul>
<li><code>chisel</code>: The <a href="https://chisel.eecs.berkeley.edu/">Chisel</a> compiler used for
compiling the rocket system.</li>
<li><code>rocket</code>: The source code for the Rocket core.</li>
<li><code>uncore</code>: The source code for the memory subsystem.</li>
<li><code>hardfloat</code>: The IEEE 754-2008 compliant floating-point unit.</li>
<li><code>dramsim2</code>: The simulation model for the DRAM memory system.</li>
<li><code>fpga-zynq</code>: FPGA related infrastructure</li>
<li><code>riscv-tools</code>: The cross-compilation and simulation tool chain.</li>
</ul>

<p>In addition, makefiles for Chisel, Verilog and FPGA simulation can be found in:</p>

<ul>
<li><code>emulator</code>: Chisel simulation scripts</li>
<li><code>vsim</code>: RTL/VLSI RTL simulation scripts</li>
<li><code>fsim</code>: FPGA simulation scripts</li>
</ul>

<p>Cross-compilation tools and the Spike simulator are also provided:</p>

<ul>
<li><code>riscv-gnu-toolchain</code>: The GNU GCC cross-compiler for RISC-V ISA</li>
<li><code>riscv-opcodes</code>: The enumeration of all RISC-V opcodes executable by the Spike simulator.</li>
<li><code>riscv-isa-sim</code>: The RISC-V ISA simulator <a href="https://github.com/riscv/riscv-isa-sim#risc-v-isa-simulator">Spike</a></li>
<li><code>riscv-fesvr</code>: The front-end server that serves system calls on the host machine</li>
<li><code>riscv-pk</code>: The proxy kernel that serves system calls on the target machine when the executes are compiled against the newlib C library</li>
<li><code>riscv-tests</code>: Tests for the Rocket core</li>
<li><code>lowrisc-tag-tests</code>: Tagged memory tests</li>
</ul>

<p>Note: load tag and store tag (<code>ltag</code> and <code>stag</code>) are not supported by
the Spike simulator. We plan to release an update soon.</p>

<h3 id="downloading-the-lowrisc-chip-repository:4eb28af1617d895aef211f7e8adede06">Downloading the lowRISC chip repository</h3>

<p>We recommend you work with a 64-bit Ubuntu (14.04 LTS) system with GNU
GCC 4.8 installed. If necessary, create such a setup using VMware
player or VirtualBox.</p>

<p>The lowRISC chip git repository is hosted by the GitHub
website. Instead of cloning individual sub-modules, we recommend
cloning the entire repository to ensure all the sub-modules you
acquire are compatible. Different versions of the sub-modules are not
guaranteed to work.</p>

<p>To clone the whole lowRISC chip git repository (around 2.1 GB):</p>

<pre><code># clone the repository to your home directory:
cd ~/lowRISC/DIR
git clone -b tagged-memory-v0.1 --recursive https://github.com/lowrisc/lowrisc-chip.git
cd lowrisc-chip
</code></pre>

<p>Ensure you have all the necessary packages installed before attempting
to build the RISC-V tools:</p>

<pre><code>   sudo apt-get install autoconf automake autotools-dev curl \
     libmpc-dev libmpfr-dev libgmp-dev gawk build-essential bison \
     flex texinfo gperf libncurses5-dev gcc-multilib u-boot-tools \
     openjdk-7-jre
</code></pre>

<h3 id="environment-variables:4eb28af1617d895aef211f7e8adede06">Environment variables</h3>

<p>To setup the necessary environment variables use the setup script
found at <code>lowrisc-chip/set_riscv_env.sh</code>:</p>

<pre><code># source this file
echo &quot;Setting up RISC-V environment...&quot;
# Variables for RISC-V
export TOP=$PWD 
export RISCV=$TOP/riscv
export PATH=$PATH:$RISCV/bin
</code></pre>

<p>You can simply source this script. However, if you need to have your
own environment settings, you can set <code>$RISCV</code> to any location you
prefer.</p>

<p>Xilinx Vivado 2014.4 is needed if you would like to recompile the FPGA
images of the Zedboard. A voucher is provided along with the Zedboard
which allows you to apply a device locked license from Xilinx running
the Vivado tool. To acquire the Xilinx Vivado 2014.4, you need to
download it from the <a href="http://www.xilinx.com/support/download.html">Xilinx official
website</a>. For the 64-bit
Ubuntu 14.04 LTS system, please download “the Vivado 2014.4 Full Image
for Linux with SDK” and install the “Vivado Design Edition”.</p>

<p>Running RTL (VLSI/FPGA) simulations requires the Synopsys Verilog
Compiler Simulator (VCS). Unfortunately this is a commercial tool
which is not freely available. For the users who do not have an access
to VCS, it is still possible to use the cycle accurate C++ simulator
(emulator) generated by Chisel.</p>

<p>Simulation waveforms can also be generated using the emulator
Waveforms of the lowRISC chip can be generated using the
emulator in VCD format. <a href="http://gtkwave.sourceforge.net/">GTKWave</a> is
a free tool that can be used to view these files.</p>

<h3 id="building-the-risc-v-tools:4eb28af1617d895aef211f7e8adede06">Building the RISC-V tools</h3>

<p>To build the Spike simulator and the version of GCC required to produce
code for use with the proxy kernel and newlib, run the following script:</p>

<pre><code># set up the RISCV environment variables
cd $TOP/riscv-tools
./build.sh
</code></pre>

<p>After the compilation, the Spike and GCC binaries should be available:</p>

<pre><code>which spike
which riscv64-unknown-elf-gcc
</code></pre>

<p>The RISC-V GCC/Newlib Toolchain Installation Manual can be found
<a href="https://github.com/riscv/riscv-tools#the-risc-v-gccnewlib-toolchain-installation-manual">here</a>.</p>

<h3 id="building-gcc-for-risc-v:4eb28af1617d895aef211f7e8adede06">Building GCC for RISC-V</h3>

<p><code>riscv-gcc</code> is a compiler based on GNU GCC 4.6.1. This particular
compiler version is required to compile the RISC-V Linux kernel and
any programs that will be launched from within it.</p>

<p>To build the cross-compiler:</p>

<pre><code># set up the RISCV environment variables
cd $TOP/riscv-tools
git clone https://github.com/lowrisc/riscv-gcc-tagged-memory-v0.1.git riscv-gcc
cd riscv-gcc
mkdir build
cd build
../configure --prefix=$RISCV
make -j$(nproc) linux
</code></pre>

<p>After the compilation, the compiler should be available:</p>

<pre><code>riscv-linux-gcc -v
</code></pre>

<h3 id="building-the-risc-v-linux-kernel:4eb28af1617d895aef211f7e8adede06">Building the RISC-V Linux Kernel</h3>

<p>Requirements: <code>riscv-gcc</code> must be available</p>

<p>The Linux kernel can be simulated using Spike or booted on an FPGA. To
compile your own Linux kernel, using the following script (more instructions
can be found <a href="https://github.com/riscv/riscv-linux#linuxrisc-v">here</a>:</p>

<pre><code># set up the RISCV environment variables
cd $TOP/riscv-tools
curl https://www.kernel.org/pub/linux/kernel/v3.x/linux-3.14.13.tar.xz \
  | tar -xJ
cd linux-3.14.13
git init
git remote add origin https://github.com/riscv/riscv-linux.git
git fetch
# currently we use an old version of riscv-linux
git checkout -f 989153f
make ARCH=riscv defconfig
make ARCH=riscv -j vmlinux
</code></pre>

<p>After the compilation, you should be able to find the following files:</p>

<pre><code>./vmlinux
</code></pre>

<h3 id="build-the-root-image-root-bin-for-the-linux-kernel:4eb28af1617d895aef211f7e8adede06">Build the root image (root.bin) for the Linux kernel</h3>

<p>Requirements: <code>riscv-gcc</code> must be available</p>

<p><a href="https://busybox.net">BusyBox</a> is used in the root image to provide the
basic shell environment. To build your own root image, the BusyBox
binary must be generated at first:</p>

<pre><code># set up the RISCV environment variables
cd $TOP/riscv-tools
curl -L http://busybox.net/downloads/busybox-1.21.1.tar.bz2 | tar -xj
cd busybox-1.21.1
cp $TOP/riscv-tools/busybox_config .config
make -j$(nproc)
</code></pre>

<p>If the compilation finishes successful, the BusyBox binary is generated in the same directory.</p>

<pre><code>ls -l busybox
</code></pre>

<p>After the BusyBox binary is ready, the root image (root.bin) can be
built using the following script:</p>

<pre><code>$TOP/riscv-tools/make_root.sh
</code></pre>

<p>More details can be found <a href="https://github.com/riscv/riscv-tools">here</a>.</p>

                    </section>
                </article>

        </div>
      </section>
    </div>
    
    <div class="row li-pagination article">
      <div class="eight columns">
        <div class="li-pagination-previous">
          &nbsp;
          
          Previous<br />
          &nbsp;
          <a href="https://www.lowrisc.org/docs/tagged-memory-v0.1/tag-tests/"> Tagged memory tests</a>
          
        </div>
      </div>
      <div class="eight columns">
        <div class="li-pagination-next">
          &nbsp;
          
          Next<br />
          &nbsp;
          <a href="https://www.lowrisc.org/docs/tagged-memory-v0.1/simulations/"> Running simulations</a>
          
        </div>
      </div>
    </div>
    


        <footer>

          <section class="outer-container">



            <p>


            Unless otherwise noted, content on this site is licensed under a <a style="color:white" href="http://creativecommons.org/licenses/by-sa/4.0/" >Creative Commons Attribution-ShareAlike 4.0 International License</a>.
            </p>

          </section>

        </footer>
    </body>
</html>

    </body>
</html>

