{"vcs1":{"timestamp_begin":1684263046.835431557, "rt":1.26, "ut":0.35, "st":0.22}}
{"vcselab":{"timestamp_begin":1684263048.187757586, "rt":1.21, "ut":0.43, "st":0.19}}
{"link":{"timestamp_begin":1684263049.465267307, "rt":0.46, "ut":0.24, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684263046.190244247}
{"VCS_COMP_START_TIME": 1684263046.190244247}
{"VCS_COMP_END_TIME": 1684263051.556216077}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330384}}
{"stitch_vcselab": {"peak_mem": 211884}}
