<!DOCTYPE html>
<html>
<head>
<style>
span.c {
    background-color: #CCFFCC;
}
span.pc {
    background-color: #FFEEBB;
}
span.w {
    background-color: #FFCCCC;
}
</style>
</head>
<body>
<pre>



<span class="w">#define</span> <span class="w">hv_init</span> <span class="w">_hv_init</span>
<span class="w">#define</span> <span class="w">hv_install_context</span> <span class="w">_hv_install_context</span>
<span class="w">#define</span> <span class="w">hv_sysconf</span> <span class="w">_hv_sysconf</span>
<span class="w">#define</span> <span class="w">hv_get_rtc</span> <span class="w">_hv_get_rtc</span>
<span class="w">#define</span> <span class="w">hv_set_rtc</span> <span class="w">_hv_set_rtc</span>
<span class="w">#define</span> <span class="w">hv_flush_asid</span> <span class="w">_hv_flush_asid</span>
<span class="w">#define</span> <span class="w">hv_flush_page</span> <span class="w">_hv_flush_page</span>
<span class="w">#define</span> <span class="w">hv_flush_pages</span> <span class="w">_hv_flush_pages</span>
<span class="w">#define</span> <span class="w">hv_restart</span> <span class="w">_hv_restart</span>
<span class="w">#define</span> <span class="w">hv_halt</span> <span class="w">_hv_halt</span>
<span class="c">#define</span> <span class="w">hv_power_off</span> <span class="w">_hv_power_off</span>
<span class="c">#define</span> <span class="w">hv_inquire_physical</span> <span class="w">_hv_inquire_physical</span>
<span class="c">#define</span> <span class="w">hv_inquire_memory_controller</span> <span class="w">_hv_inquire_memory_controller</span>
<span class="c">#define</span> <span class="w">hv_inquire_virtual</span> <span class="w">_hv_inquire_virtual</span>
<span class="c">#define</span> <span class="w">hv_inquire_asid</span> <span class="w">_hv_inquire_asid</span>
<span class="c">#define</span> <span class="w">hv_nanosleep</span> <span class="w">_hv_nanosleep</span>
<span class="c">#define</span> <span class="w">hv_console_read_if_ready</span> <span class="w">_hv_console_read_if_ready</span>
<span class="c">#define</span> <span class="w">hv_console_write</span> <span class="w">_hv_console_write</span>
<span class="c">#define</span> <span class="w">hv_downcall_dispatch</span> <span class="w">_hv_downcall_dispatch</span>
<span class="c">#define</span> <span class="w">hv_inquire_topology</span> <span class="w">_hv_inquire_topology</span>
<span class="c">#define</span> <span class="w">hv_fs_findfile</span> <span class="w">_hv_fs_findfile</span>
<span class="c">#define</span> <span class="w">hv_fs_fstat</span> <span class="w">_hv_fs_fstat</span>
<span class="c">#define</span> <span class="w">hv_fs_pread</span> <span class="w">_hv_fs_pread</span>
<span class="c">#define</span> <span class="w">hv_physaddr_read64</span> <span class="w">_hv_physaddr_read64</span>
<span class="c">#define</span> <span class="w">hv_physaddr_write64</span> <span class="w">_hv_physaddr_write64</span>
<span class="c">#define</span> <span class="w">hv_get_command_line</span> <span class="w">_hv_get_command_line</span>
<span class="c">#define</span> <span class="w">hv_set_caching</span> <span class="w">_hv_set_caching</span>
<span class="c">#define</span> <span class="w">hv_bzero_page</span> <span class="w">_hv_bzero_page</span>
<span class="c">#define</span> <span class="w">hv_register_message_state</span> <span class="w">_hv_register_message_state</span>
<span class="c">#define</span> <span class="w">hv_send_message</span> <span class="w">_hv_send_message</span>
<span class="c">#define</span> <span class="w">hv_receive_message</span> <span class="w">_hv_receive_message</span>
<span class="c">#define</span> <span class="w">hv_inquire_context</span> <span class="w">_hv_inquire_context</span>
<span class="c">#define</span> <span class="w">hv_start_all_tiles</span> <span class="w">_hv_start_all_tiles</span>
<span class="c">#define</span> <span class="w">hv_dev_open</span> <span class="w">_hv_dev_open</span>
<span class="c">#define</span> <span class="w">hv_dev_close</span> <span class="w">_hv_dev_close</span>
<span class="c">#define</span> <span class="w">hv_dev_pread</span> <span class="w">_hv_dev_pread</span>
<span class="c">#define</span> <span class="w">hv_dev_pwrite</span> <span class="w">_hv_dev_pwrite</span>
<span class="c">#define</span> <span class="w">hv_dev_poll</span> <span class="w">_hv_dev_poll</span>
<span class="c">#define</span> <span class="w">hv_dev_poll_cancel</span> <span class="w">_hv_dev_poll_cancel</span>
<span class="c">#define</span> <span class="w">hv_dev_preada</span> <span class="w">_hv_dev_preada</span>
<span class="c">#define</span> <span class="w">hv_dev_pwritea</span> <span class="w">_hv_dev_pwritea</span>
<span class="c">#define</span> <span class="w">hv_flush_remote</span> <span class="w">_hv_flush_remote</span>
<span class="c">#define</span> <span class="w">hv_console_putc</span> <span class="w">_hv_console_putc</span>
<span class="c">#define</span> <span class="w">hv_inquire_tiles</span> <span class="w">_hv_inquire_tiles</span>
<span class="c">#define</span> <span class="w">hv_confstr</span> <span class="w">_hv_confstr</span>
<span class="c">#define</span> <span class="w">hv_reexec</span> <span class="w">_hv_reexec</span>
<span class="c">#define</span> <span class="w">hv_set_command_line</span> <span class="w">_hv_set_command_line</span>
<span class="c">#define</span> <span class="w">hv_clear_intr</span> <span class="w">_hv_clear_intr</span>
<span class="c">#define</span> <span class="w">hv_enable_intr</span> <span class="w">_hv_enable_intr</span>
<span class="c">#define</span> <span class="w">hv_disable_intr</span> <span class="w">_hv_disable_intr</span>
<span class="c">#define</span> <span class="w">hv_raise_intr</span> <span class="w">_hv_raise_intr</span>
<span class="c">#define</span> <span class="w">hv_trigger_ipi</span> <span class="w">_hv_trigger_ipi</span>
<span class="c">#define</span> <span class="w">hv_store_mapping</span> <span class="w">_hv_store_mapping</span>
<span class="c">#define</span> <span class="w">hv_inquire_realpa</span> <span class="w">_hv_inquire_realpa</span>
<span class="c">#define</span> <span class="w">hv_flush_all</span> <span class="w">_hv_flush_all</span>
<span class="c">#define</span> <span class="w">hv_get_ipi_pte</span> <span class="w">_hv_get_ipi_pte</span>
<span class="c">#define</span> <span class="w">hv_set_pte_super_shift</span> <span class="w">_hv_set_pte_super_shift</span>
<span class="c">#define</span> <span class="w">hv_console_set_ipi</span> <span class="w">_hv_console_set_ipi</span>
<span class="c">#define</span> <span class="w">hv_send_nmi</span> <span class="w">_hv_send_nmi</span>
<span class="c">#</span><span class="pc">in</span><span class="c">clude</span> <span class="pc">&lt;</span><span class="w">hv</span><span class="pc">/</span><span class="w">hypervisor</span><span class="c">.h&gt;</span>
<span class="c">#</span><span class="pc">u</span><span class="c">ndef</span> <span class="w">hv_init</span>
<span class="c">#</span><span class="pc">u</span><span class="c">ndef</span> <span class="w">hv_install_context</span>
<span class="c">#undef</span> <span class="w">hv_sysconf</span>
<span class="c">#undef</span> <span class="w">hv_get_rtc</span>
<span class="c">#undef</span> <span class="w">hv_set_rtc</span>
<span class="c">#undef</span> <span class="w">hv_flush_asid</span>
<span class="c">#undef</span> <span class="w">hv_flush_page</span>
<span class="c">#undef</span> <span class="w">hv_flush_pages</span>
<span class="c">#</span><span class="pc">u</span><span class="c">ndef</span> <span class="w">hv_restart</span>
<span class="c">#</span><span class="pc">u</span><span class="c">ndef</span> <span class="w">hv_halt</span>
<span class="c">#undef</span> <span class="w">hv_power_off</span>
<span class="c">#</span><span class="pc">u</span><span class="c">ndef</span> <span class="w">hv_inquire_physical</span>
<span class="c">#</span><span class="pc">u</span><span class="c">ndef</span> <span class="w">hv_inquire_memory_controller</span>
<span class="c">#</span><span class="pc">u</span><span class="c">ndef</span> <span class="w">hv_inquire_virtual</span>
<span class="c">#</span><span class="pc">u</span><span class="c">ndef</span> <span class="w">hv_inquire_asid</span>
<span class="c">#</span><span class="pc">u</span><span class="c">ndef</span> <span class="w">hv_nanosleep</span>
<span class="c">#</span><span class="pc">u</span><span class="c">ndef</span> <span class="w">hv_console_read_if_ready</span>
<span class="c">#</span><span class="pc">u</span><span class="c">ndef</span> <span class="w">hv_console_write</span>
<span class="c">#</span><span class="pc">u</span><span class="c">ndef</span> <span class="w">hv_downcall_dispatch</span>
<span class="c">#</span><span class="pc">u</span><span class="c">ndef</span> <span class="w">hv_inquire_topology</span>
<span class="c">#</span><span class="pc">u</span><span class="c">ndef</span> <span class="w">hv_fs_findfile</span>
<span class="c">#</span><span class="pc">u</span><span class="c">ndef</span> <span class="w">hv_fs_fstat</span>
<span class="c">#</span><span class="pc">u</span><span class="c">ndef</span> <span class="w">hv_fs_pread</span>
<span class="c">#</span><span class="pc">u</span><span class="c">ndef</span> <span class="w">hv_physaddr_read64</span>
<span class="c">#</span><span class="pc">u</span><span class="c">ndef</span> <span class="w">hv_physaddr_write64</span>
<span class="c">#</span><span class="pc">u</span><span class="c">ndef</span> <span class="w">hv_get_command_line</span>
<span class="c">#</span><span class="pc">u</span><span class="c">ndef</span> <span class="w">hv_set_caching</span>
<span class="c">#</span><span class="pc">u</span><span class="c">ndef</span> <span class="w">hv_bzero_page</span>
<span class="c">#</span><span class="pc">u</span><span class="c">ndef</span> <span class="w">hv_register_message_state</span>
<span class="c">#</span><span class="pc">u</span><span class="c">ndef</span> <span class="w">hv_send_message</span>
<span class="c">#</span><span class="pc">u</span><span class="c">ndef</span> <span class="w">hv_receive_message</span>
<span class="c">#</span><span class="pc">u</span><span class="c">ndef</span> <span class="w">hv_inquire_context</span>
<span class="c">#</span><span class="pc">u</span><span class="c">ndef</span> <span class="w">hv_start_all_tiles</span>
<span class="c">#</span><span class="pc">u</span><span class="c">ndef</span> <span class="w">hv_dev_open</span>
<span class="c">#</span><span class="pc">u</span><span class="c">ndef</span> <span class="w">hv_dev_close</span>
<span class="c">#</span><span class="pc">u</span><span class="c">ndef</span> <span class="w">hv_dev_pread</span>
<span class="c">#</span><span class="pc">u</span><span class="c">ndef</span> <span class="w">hv_dev_pwrite</span>
<span class="c">#</span><span class="pc">u</span><span class="c">ndef</span> <span class="w">hv_dev_poll</span>
<span class="c">#</span><span class="pc">u</span><span class="c">ndef</span> <span class="w">hv_dev_poll_cancel</span>
<span class="c">#</span><span class="pc">u</span><span class="c">ndef</span> <span class="w">hv_dev_preada</span>
<span class="c">#</span><span class="pc">u</span><span class="c">ndef</span> <span class="w">hv_dev_pwritea</span>
<span class="c">#</span><span class="pc">u</span><span class="c">ndef</span> <span class="w">hv_flush_remote</span>
<span class="c">#</span><span class="pc">u</span><span class="c">ndef</span> <span class="w">hv_console_putc</span>
<span class="c">#</span><span class="pc">u</span><span class="c">ndef</span> <span class="w">hv_inquire_tiles</span>
<span class="c">#</span><span class="pc">u</span><span class="c">ndef</span> <span class="w">hv_confstr</span>
<span class="c">#</span><span class="pc">u</span><span class="c">ndef</span> <span class="w">hv_reexec</span>
<span class="c">#</span><span class="pc">u</span><span class="c">ndef</span> <span class="w">hv_set_command_line</span>
<span class="c">#</span><span class="pc">u</span><span class="c">ndef</span> <span class="w">hv_clear_intr</span>
<span class="c">#</span><span class="pc">u</span><span class="c">ndef</span> <span class="w">hv_enable_intr</span>
<span class="c">#</span><span class="pc">u</span><span class="c">ndef</span> <span class="w">hv_disable_intr</span>
<span class="c">#</span><span class="pc">u</span><span class="c">ndef</span> <span class="w">hv_raise_intr</span>
<span class="c">#</span><span class="pc">u</span><span class="c">ndef</span> <span class="w">hv_trigger_ipi</span>
<span class="c">#</span><span class="pc">u</span><span class="c">ndef</span> <span class="w">hv_store_mapping</span>
<span class="c">#</span><span class="pc">u</span><span class="c">ndef</span> <span class="w">hv_inquire_realpa</span>
<span class="c">#</span><span class="pc">u</span><span class="c">ndef</span> <span class="w">hv_flush_all</span>
<span class="c">#</span><span class="pc">u</span><span class="c">ndef</span> <span class="w">hv_get_ipi_pte</span>
<span class="c">#</span><span class="pc">u</span><span class="c">ndef</span> <span class="w">hv_set_pte_super_shift</span>
<span class="c">#</span><span class="pc">u</span><span class="c">ndef</span> <span class="w">hv_console_set_ipi</span>
<span class="c">#</span><span class="pc">u</span><span class="c">ndef</span> <span class="w">hv_send_nmi</span>


<span class="c">#</span><span class="pc">d</span><span class="c">efine</span> <span class="w">HV_WRAP0</span><span class="pc">(</span><span class="w">ty</span><span class="pc">pe</span><span class="c">,</span> <span class="w">na</span><span class="c">me</span><span class="w">)		</span><span class="pc">			</span><span class="c">\</span>
	<span class="w">ty</span><span class="pc">pe</span> <span class="w">na</span><span class="c">me</span><span class="w">(v</span><span class="c">oid</span><span class="w">);					\</span>
	<span class="w">t</span><span class="pc">ype</span> <span class="w">na</span><span class="c">me</span><span class="w">(v</span><span class="pc">o</span><span class="c">id</span><span class="w">)						\</span>
	<span class="w">{							\</span>
		<span class="w">r</span><span class="c">eturn</span> <span class="w">_</span><span class="pc">#</span><span class="c">#</span><span class="w">n</span><span class="c">ame</span><span class="w">();				\</span>
	<span class="w">}</span>
<span class="c">#define</span> <span class="w">__HV_DECL1</span><span class="c">(</span><span class="w">t1</span><span class="c">,</span> <span class="w">a1</span><span class="pc">)</span>	<span class="w">t</span><span class="c">1</span> <span class="pc">a</span><span class="c">1</span>
<span class="c">#define</span> <span class="w">__HV_DECL2</span><span class="c">(</span><span class="w">t2</span><span class="c">,</span> <span class="w">a2, ...)</span> <span class="pc">t</span><span class="c">2</span> <span class="w">a</span><span class="pc">2</span><span class="w">,</span> <span class="w">_</span><span class="c">_HV_DECL1</span><span class="w">(__VA_ARGS__)</span>
<span class="c">#define</span> <span class="w">__HV_DECL3</span><span class="c">(</span><span class="w">t3</span><span class="pc">,</span> <span class="w">a3,</span><span class="pc"> .</span><span class="c">..)</span> <span class="c">t3</span> <span class="w">a</span><span class="c">3</span><span class="w">,</span> <span class="pc">_</span><span class="c">_HV_DECL2</span><span class="w">(_</span><span class="pc">_V</span><span class="c">A_ARGS__</span><span class="pc">)</span>
<span class="c">#define</span> <span class="w">__HV_DECL4</span><span class="c">(</span><span class="w">t4</span><span class="pc">,</span> <span class="w">a4,</span><span class="pc"> </span><span class="c">...)</span> <span class="c">t4</span> <span class="w">a</span><span class="c">4</span><span class="w">,</span> <span class="w">_</span><span class="pc">_HV_DECL3</span><span class="w">(</span><span class="c">__VA_ARGS__</span><span class="pc">)</span>
<span class="c">#define</span> <span class="w">__HV_DECL5</span><span class="c">(</span><span class="w">t5</span><span class="c">,</span> <span class="w">a5,</span><span class="pc"> </span><span class="c">...)</span> <span class="c">t5</span> <span class="w">a</span><span class="c">5</span><span class="w">,</span> <span class="w">_</span><span class="pc">_HV_DECL4</span><span class="w">(</span><span class="c">__VA_ARGS__</span><span class="pc">)</span>
<span class="c">#define</span> <span class="w">__HV_DECL6</span><span class="c">(</span><span class="w">t6</span><span class="c">,</span> <span class="w">a6,</span><span class="pc"> </span><span class="c">...)</span> <span class="c">t6</span> <span class="w">a</span><span class="c">6</span><span class="w">,</span> <span class="w">_</span><span class="pc">_HV_DECL5</span><span class="w">(</span><span class="c">__VA_ARGS__</span><span class="pc">)</span>
<span class="c">#define</span> <span class="w">__HV_DECL7</span><span class="c">(</span><span class="w">t7</span><span class="c">,</span> <span class="w">a7,</span><span class="pc"> </span><span class="c">...)</span> <span class="c">t7</span> <span class="w">a</span><span class="c">7</span><span class="w">,</span> <span class="w">_</span><span class="pc">_HV_DECL6</span><span class="w">(</span><span class="c">__VA_ARGS__</span><span class="pc">)</span>
<span class="c">#define</span> <span class="w">__HV_DECL8</span><span class="c">(</span><span class="w">t8</span><span class="c">,</span> <span class="w">a8,</span><span class="pc"> </span><span class="c">...)</span> <span class="c">t8</span> <span class="w">a</span><span class="c">8</span><span class="w">,</span> <span class="w">_</span><span class="pc">_HV_DECL7</span><span class="w">(</span><span class="c">__VA_ARGS__</span><span class="pc">)</span>
<span class="c">#define</span> <span class="w">__HV_DECL9</span><span class="c">(</span><span class="w">t9</span><span class="c">,</span> <span class="w">a9,</span><span class="pc"> </span><span class="c">...)</span> <span class="c">t9</span> <span class="w">a</span><span class="c">9</span><span class="w">,</span> <span class="w">_</span><span class="pc">_HV_DECL8</span><span class="w">(</span><span class="c">__VA_ARGS__</span><span class="pc">)</span>
<span class="c">#define</span> <span class="w">__HV_PASS1</span><span class="c">(</span><span class="w">t1</span><span class="c">,</span> <span class="w">a1)</span>	<span class="w">a</span><span class="pc">1</span>
<span class="pc">#</span><span class="c">define</span> <span class="w">__HV_PASS2</span><span class="c">(</span><span class="w">t2</span><span class="c">,</span> <span class="w">a2,</span><span class="pc"> </span><span class="c">...)</span> <span class="w">a</span><span class="pc">2</span><span class="c">,</span> <span class="w">_</span><span class="pc">_HV_PASS1(_</span><span class="c">_VA_ARGS__</span><span class="pc">)</span>
<span class="c">#define</span> <span class="w">__HV_PASS3</span><span class="c">(</span><span class="w">t3</span><span class="c">,</span> <span class="w">a3,</span><span class="pc"> .</span><span class="c">..)</span> <span class="w">a</span><span class="pc">3</span><span class="c">,</span> <span class="w">_</span><span class="pc">_H</span><span class="c">V_PASS2</span><span class="pc">(</span><span class="w">_</span><span class="pc">_V</span><span class="c">A_ARGS__</span><span class="w">)</span>
<span class="c">#define</span> <span class="w">__HV_PASS4</span><span class="c">(</span><span class="w">t4</span><span class="c">,</span> <span class="w">a4</span><span class="pc">, </span><span class="c">...)</span> <span class="w">a</span><span class="pc">4,</span> <span class="w">_</span><span class="pc">_HV_PASS3(_</span><span class="c">_VA_ARGS__</span><span class="pc">)</span>
<span class="c">#define</span> <span class="w">__HV_PASS5</span><span class="c">(</span><span class="w">t5</span><span class="c">,</span> <span class="w">a5</span><span class="pc">, </span><span class="c">...)</span> <span class="w">a</span><span class="pc">5,</span> <span class="w">_</span><span class="pc">_HV_PASS4(_</span><span class="c">_VA_ARGS__</span><span class="pc">)</span>
<span class="c">#define</span> <span class="w">__HV_PASS6</span><span class="c">(</span><span class="w">t6</span><span class="c">,</span> <span class="w">a6</span><span class="pc">, </span><span class="c">...)</span> <span class="w">a</span><span class="pc">6,</span> <span class="w">_</span><span class="pc">_HV_PASS5(_</span><span class="c">_VA_ARGS__</span><span class="pc">)</span>
<span class="c">#define</span> <span class="w">__HV_PASS7</span><span class="c">(</span><span class="w">t7</span><span class="c">,</span> <span class="w">a7</span><span class="pc">, </span><span class="c">...)</span> <span class="w">a</span><span class="pc">7,</span> <span class="w">_</span><span class="pc">_HV_PASS6(_</span><span class="c">_VA_ARGS__</span><span class="pc">)</span>
<span class="c">#define</span> <span class="w">__HV_PASS8</span><span class="c">(</span><span class="w">t8</span><span class="c">,</span> <span class="w">a8</span><span class="pc">, </span><span class="c">...)</span> <span class="w">a</span><span class="pc">8,</span> <span class="w">_</span><span class="pc">_HV_PASS7(_</span><span class="c">_VA_ARGS__</span><span class="pc">)</span>
<span class="c">#define</span> <span class="w">__HV_PASS9</span><span class="c">(</span><span class="w">t9</span><span class="c">,</span> <span class="w">a9</span><span class="pc">, </span><span class="c">...)</span> <span class="w">a</span><span class="pc">9,</span> <span class="w">_</span><span class="pc">_HV_PASS8(_</span><span class="c">_VA_ARGS__</span><span class="pc">)</span>
<span class="c">#define</span> <span class="w">HV_WRAPx</span><span class="c">(</span><span class="w">x</span><span class="c">,</span> <span class="w">t</span><span class="pc">y</span><span class="c">pe</span><span class="pc">,</span> <span class="w">n</span><span class="pc">a</span><span class="c">me</span><span class="w">, ...)				\</span>
	<span class="w">t</span><span class="pc">y</span><span class="c">pe</span> <span class="w">n</span><span class="pc">a</span><span class="c">me</span><span class="w">(__HV_DECL#</span><span class="c">#</span><span class="w">x(_</span><span class="pc">_V</span><span class="c">A_ARGS__</span><span class="w">));			\</span>
	<span class="w">t</span><span class="pc">y</span><span class="c">pe</span> <span class="w">n</span><span class="pc">a</span><span class="c">me</span><span class="w">(</span><span class="c">__HV_DECL</span><span class="pc">#</span><span class="c">#</span><span class="w">x(_</span><span class="pc">_V</span><span class="c">A_ARGS__</span><span class="w">))			\</span>
	<span class="w">{							\</span>
		<span class="w">r</span><span class="c">eturn</span> <span class="w">_</span><span class="c">##</span><span class="pc">na</span><span class="c">me</span><span class="pc">(</span><span class="w">__HV_PASS</span><span class="c">##</span><span class="w">x(_</span><span class="pc">_V</span><span class="c">A_ARGS__</span><span class="w">));	\</span>
	<span class="w">}</span>
<span class="pc">#</span><span class="c">define</span> <span class="w">HV_WRAP1</span><span class="c">(</span><span class="w">t</span><span class="c">ype,</span> <span class="w">n</span><span class="c">ame</span><span class="w">, ...)</span> <span class="w">HV_WRAPx</span><span class="pc">(</span><span class="w">1</span><span class="c">,</span> <span class="w">t</span><span class="c">ype</span><span class="pc">,</span> <span class="w">n</span><span class="c">ame</span><span class="pc">,</span> <span class="w">_</span><span class="pc">_V</span><span class="c">A_ARGS__</span><span class="w">)</span>
<span class="c">#define</span> <span class="w">HV_WRAP2</span><span class="c">(</span><span class="w">t</span><span class="c">ype,</span> <span class="pc">n</span><span class="c">ame</span><span class="w">,</span><span class="pc"> .</span><span class="c">..)</span> <span class="w">H</span><span class="pc">V_WRAPx</span><span class="c">(</span><span class="w">2</span><span class="c">,</span> <span class="w">t</span><span class="c">ype,</span> <span class="pc">n</span><span class="c">ame,</span> <span class="pc">_</span><span class="c">_VA_ARGS__</span><span class="w">)</span>
<span class="c">#define</span> <span class="w">HV_WRAP3</span><span class="c">(</span><span class="w">t</span><span class="c">ype,</span> <span class="pc">n</span><span class="c">ame</span><span class="pc">, </span><span class="c">...)</span> <span class="c">HV_WRAPx(</span><span class="w">3</span><span class="c">,</span> <span class="w">t</span><span class="c">ype,</span> <span class="pc">n</span><span class="c">ame,</span> <span class="c">__VA_ARGS__</span><span class="w">)</span>
<span class="c">#define</span> <span class="w">HV_WRAP4</span><span class="c">(</span><span class="w">t</span><span class="c">ype,</span> <span class="w">n</span><span class="c">ame</span><span class="pc">, </span><span class="c">...)</span> <span class="c">HV_WRAPx(</span><span class="w">4</span><span class="c">,</span> <span class="w">t</span><span class="c">ype,</span> <span class="pc">n</span><span class="c">ame,</span> <span class="c">__VA_ARGS__</span><span class="w">)</span>
<span class="c">#define</span> <span class="w">HV_WRAP5</span><span class="c">(</span><span class="w">t</span><span class="c">ype,</span> <span class="w">n</span><span class="c">ame</span><span class="pc">, </span><span class="c">...)</span> <span class="c">HV_WRAPx(</span><span class="w">5</span><span class="c">,</span> <span class="w">t</span><span class="c">ype,</span> <span class="pc">n</span><span class="c">ame,</span> <span class="c">__VA_ARGS__</span><span class="w">)</span>
<span class="c">#define</span> <span class="w">HV_WRAP6</span><span class="c">(</span><span class="w">t</span><span class="c">ype,</span> <span class="w">n</span><span class="c">ame</span><span class="pc">, </span><span class="c">...)</span> <span class="c">HV_WRAPx(</span><span class="w">6</span><span class="c">,</span> <span class="w">t</span><span class="c">ype,</span> <span class="pc">n</span><span class="c">ame,</span> <span class="c">__VA_ARGS__</span><span class="w">)</span>
<span class="c">#define</span> <span class="w">HV_WRAP7</span><span class="c">(</span><span class="w">t</span><span class="c">ype,</span> <span class="pc">n</span><span class="c">ame</span><span class="pc">, </span><span class="c">...)</span> <span class="c">HV_WRAPx(</span><span class="w">7</span><span class="c">,</span> <span class="w">t</span><span class="c">ype,</span> <span class="c">name,</span> <span class="c">__VA_ARGS__</span><span class="w">)</span>
<span class="c">#define</span> <span class="w">HV_WRAP8</span><span class="c">(</span><span class="w">t</span><span class="c">ype,</span> <span class="pc">n</span><span class="c">ame</span><span class="pc">, </span><span class="c">...)</span> <span class="c">HV_WRAPx(</span><span class="w">8</span><span class="c">,</span> <span class="w">t</span><span class="c">ype,</span> <span class="pc">n</span><span class="c">ame,</span> <span class="c">__VA_ARGS__</span><span class="w">)</span>
<span class="c">#define</span> <span class="w">HV_WRAP9</span><span class="c">(</span><span class="w">t</span><span class="c">ype,</span> <span class="pc">n</span><span class="c">ame</span><span class="pc">, </span><span class="c">...)</span> <span class="c">HV_WRAPx(</span><span class="w">9</span><span class="c">,</span> <span class="w">t</span><span class="c">ype,</span> <span class="pc">n</span><span class="c">ame,</span> <span class="c">__VA_ARGS__</span><span class="w">)</span>


<span class="w">HV_WRAP4</span><span class="c">(</span><span class="w">v</span><span class="pc">o</span><span class="c">id</span><span class="pc">,</span> <span class="w">hv_init</span><span class="c">,</span> <span class="w">HV_VersionNumber</span><span class="c">,</span> <span class="w">interface_version_number</span><span class="c">,</span>
	 <span class="w">i</span><span class="c">nt,</span> <span class="w">chip_num</span><span class="c">,</span> <span class="c">int,</span> <span class="w">chip_rev_num</span><span class="c">,</span> <span class="c">int,</span> <span class="w">client_pl</span><span class="pc">)</span>
<span class="w">HV_WRAP1</span><span class="c">(</span><span class="w">l</span><span class="c">ong,</span> <span class="w">hv_sysconf</span><span class="c">,</span> <span class="w">HV_SysconfQuery</span><span class="c">,</span> <span class="w">query)</span>
<span class="w">HV_WRAP3</span><span class="c">(</span><span class="w">i</span><span class="pc">nt</span><span class="c">,</span> <span class="w">hv_confstr</span><span class="c">,</span> <span class="w">HV_ConfstrQuery</span><span class="c">,</span> <span class="w">q</span><span class="c">uery,</span> <span class="w">HV_VirtAddr</span><span class="c">,</span> <span class="w">b</span><span class="c">uf,</span> <span class="w">i</span><span class="pc">nt</span><span class="c">,</span> <span class="pc">l</span><span class="c">en</span><span class="pc">)</span>
<span class="c">#</span><span class="pc">i</span><span class="c">f</span> <span class="w">CHIP_HAS_IPI(</span><span class="pc">)</span>
<span class="w">H</span><span class="pc">V_WRAP3</span><span class="c">(</span><span class="w">in</span><span class="pc">t</span><span class="c">,</span> <span class="w">hv_get_ipi_pte</span><span class="c">,</span> <span class="w">HV_Coord</span><span class="c">,</span> <span class="w">tile</span><span class="c">,</span> <span class="pc">i</span><span class="c">nt,</span> <span class="w">pl</span><span class="c">,</span> <span class="w">HV_PTE*</span><span class="pc">,</span> <span class="w">pt</span><span class="pc">e</span><span class="w">)</span>
<span class="pc">HV_W</span><span class="c">RAP3</span><span class="pc">(</span><span class="w">i</span><span class="c">nt,</span> <span class="w">hv_console_set_ipi</span><span class="c">,</span> <span class="w">i</span><span class="c">nt,</span> <span class="w">ipi</span><span class="c">,</span> <span class="c">int,</span> <span class="w">ev</span><span class="c">ent,</span> <span class="w">H</span><span class="pc">V_C</span><span class="c">oord,</span> <span class="w">coord</span><span class="pc">)</span><span class="c">;</span>
<span class="c">#</span><span class="pc">el</span><span class="c">se</span>
<span class="w">HV_WRAP1</span><span class="c">(</span><span class="w">v</span><span class="c">oid,</span> <span class="w">hv_enable_intr</span><span class="c">,</span> <span class="w">HV_IntrMask</span><span class="c">,</span> <span class="w">enab_mask</span><span class="pc">)</span>
<span class="w">H</span><span class="c">V_WRAP1(</span><span class="w">v</span><span class="c">oid,</span> <span class="w">hv_disable_intr</span><span class="c">,</span> <span class="w">H</span><span class="pc">V_I</span><span class="c">ntrMask,</span> <span class="w">disab_mask</span><span class="pc">)</span>
<span class="pc">H</span><span class="c">V_WRAP1(</span><span class="w">v</span><span class="c">oid,</span> <span class="w">hv_clear_intr</span><span class="c">,</span> <span class="c">HV_IntrMask,</span> <span class="w">clear_mask</span><span class="pc">)</span>
<span class="pc">H</span><span class="c">V_WRAP1(</span><span class="w">v</span><span class="c">oid</span><span class="pc">,</span> <span class="w">hv_raise_intr</span><span class="c">,</span> <span class="c">HV_IntrMask,</span> <span class="w">raise_mask</span><span class="pc">)</span>
<span class="w">HV_WRAP2</span><span class="c">(</span><span class="w">HV_Errno</span><span class="c">,</span> <span class="w">hv_trigger_ipi</span><span class="c">,</span> <span class="w">HV_Coord</span><span class="c">,</span> <span class="w">tile</span><span class="c">,</span> <span class="w">i</span><span class="c">nt,</span> <span class="w">int</span><span class="pc">err</span><span class="c">upt</span><span class="pc">)</span>
<span class="c">#</span><span class="pc">e</span><span class="c">ndif</span> 
<span class="w">HV_WRAP3</span><span class="c">(</span><span class="w">i</span><span class="c">nt,</span> <span class="w">hv_store_mapping</span><span class="c">,</span> <span class="w">HV_VirtAddr</span><span class="c">,</span> <span class="w">va</span><span class="c">,</span> <span class="w">u</span><span class="c">nsigned</span> <span class="pc">i</span><span class="c">nt,</span> <span class="w">l</span><span class="pc">e</span><span class="c">n,</span>
	 <span class="w">HV_PhysAddr</span><span class="c">,</span> <span class="w">pa</span><span class="pc">)</span>
<span class="w">H</span><span class="pc">V_W</span><span class="c">RAP2(</span><span class="pc">HV_P</span><span class="c">hysAddr,</span> <span class="w">hv_inquire_realpa</span><span class="c">,</span> <span class="w">H</span><span class="pc">V_P</span><span class="c">hysAddr,</span> <span class="w">cpa</span><span class="c">,</span> <span class="w">u</span><span class="c">nsigned</span> <span class="c">int,</span> <span class="w">l</span><span class="c">en</span><span class="pc">)</span>
<span class="w">HV_WRAP0</span><span class="c">(</span><span class="w">HV_RTCTime</span><span class="c">,</span> <span class="w">hv_get_rtc)</span>
<span class="w">HV_WRAP1</span><span class="c">(</span><span class="w">v</span><span class="pc">o</span><span class="c">id</span><span class="pc">,</span> <span class="w">hv_set_rtc</span><span class="c">,</span> <span class="w">H</span><span class="pc">V_R</span><span class="c">TCTime,</span> <span class="w">ti</span><span class="pc">me</span><span class="w">)</span>
<span class="w">HV_WRAP4</span><span class="c">(</span><span class="w">i</span><span class="c">nt,</span> <span class="w">hv_install_context</span><span class="c">,</span> <span class="c">HV_PhysAddr,</span> <span class="w">page_table</span><span class="c">,</span> <span class="w">HV_PTE</span><span class="c">,</span> <span class="w">acc</span><span class="c">ess,</span>
	 <span class="w">HV_ASID</span><span class="c">,</span> <span class="w">asid</span><span class="c">,</span> <span class="w">__hv32</span><span class="c">,</span> <span class="w">f</span><span class="c">lags</span><span class="w">)</span>
<span class="w">HV_WRAP2</span><span class="c">(</span><span class="w">i</span><span class="pc">nt</span><span class="c">,</span> <span class="w">hv_set_pte_super_shift</span><span class="c">,</span> <span class="w">i</span><span class="c">nt,</span> <span class="w">l</span><span class="pc">ev</span><span class="c">el,</span> <span class="c">int,</span> <span class="w">log2_count</span><span class="pc">)</span>
<span class="w">HV_WRAP0</span><span class="c">(</span><span class="w">HV_Context</span><span class="c">,</span> <span class="w">hv_inquire_context)</span>
<span class="w">HV_WRAP1</span><span class="c">(</span><span class="w">i</span><span class="c">nt,</span> <span class="w">hv_flush_asid</span><span class="c">,</span> <span class="w">H</span><span class="pc">V_A</span><span class="c">SID,</span> <span class="pc">a</span><span class="c">sid</span><span class="pc">)</span>
<span class="w">H</span><span class="pc">V_WRAP2</span><span class="c">(</span><span class="w">i</span><span class="pc">n</span><span class="c">t,</span> <span class="w">hv_flush_page</span><span class="c">,</span> <span class="w">HV_VirtAddr</span><span class="c">,</span> <span class="w">ad</span><span class="pc">dre</span><span class="c">ss,</span> <span class="w">HV_PageSize</span><span class="c">,</span> <span class="w">page_size</span><span class="pc">)</span>
<span class="w">HV_WRAP3</span><span class="c">(</span><span class="w">i</span><span class="c">nt,</span> <span class="w">hv_flush_pages</span><span class="c">,</span> <span class="c">HV_VirtAddr,</span> <span class="w">sta</span><span class="pc">r</span><span class="c">t,</span> <span class="pc">HV_P</span><span class="c">ageSize,</span> <span class="pc">p</span><span class="c">age_size,</span>
	 <span class="w">u</span><span class="pc">n</span><span class="c">signed</span> <span class="c">long</span><span class="pc">,</span> <span class="w">s</span><span class="pc">ize)</span>
<span class="w">HV_WRAP1</span><span class="c">(</span><span class="w">i</span><span class="c">nt,</span> <span class="w">hv_flush_all</span><span class="c">,</span> <span class="w">i</span><span class="c">nt,</span> <span class="w">preserve_global)</span>
<span class="w">HV_WRAP2</span><span class="c">(</span><span class="w">v</span><span class="c">oid,</span> <span class="w">hv_restart</span><span class="c">,</span> <span class="c">HV_VirtAddr,</span> <span class="w">c</span><span class="pc">m</span><span class="c">d,</span> <span class="w">H</span><span class="pc">V_V</span><span class="c">irtAddr,</span> <span class="w">a</span><span class="pc">rgs)</span>
<span class="w">HV_WRAP0</span><span class="c">(</span><span class="w">v</span><span class="c">oid</span><span class="pc">,</span> <span class="w">hv_halt</span><span class="pc">)</span>
<span class="w">H</span><span class="pc">V_WRAP0</span><span class="c">(</span><span class="w">v</span><span class="c">oid</span><span class="pc">,</span> <span class="w">hv_power_off</span><span class="pc">)</span>
<span class="pc">H</span><span class="c">V_WRAP1(</span><span class="w">i</span><span class="c">nt,</span> <span class="w">hv_reexec</span><span class="c">,</span> <span class="w">HV_PhysAddr</span><span class="c">,</span> <span class="w">en</span><span class="pc">t</span><span class="c">ry</span><span class="pc">)</span>
<span class="w">H</span><span class="pc">V_WRAP0</span><span class="c">(</span><span class="w">HV_Topology</span><span class="c">,</span> <span class="w">hv_inquire_topology</span><span class="pc">)</span>
<span class="w">HV_WRAP3</span><span class="c">(</span><span class="w">HV_Errno</span><span class="c">,</span> <span class="w">hv_inquire_tiles</span><span class="c">,</span> <span class="w">HV_InqTileSet</span><span class="c">,</span> <span class="w">se</span><span class="pc">t</span><span class="c">,</span> <span class="w">HV_VirtAddr</span><span class="c">,</span> <span class="w">cpumask</span><span class="c">,</span>
	 <span class="w">i</span><span class="c">nt,</span> <span class="w">le</span><span class="pc">ng</span><span class="c">th</span><span class="pc">)</span>
<span class="w">HV_W</span><span class="pc">RAP1</span><span class="c">(</span><span class="w">HV_PhysAddrRange</span><span class="c">,</span> <span class="w">hv_inquire_physical</span><span class="c">,</span> <span class="w">i</span><span class="c">nt,</span> <span class="w">id</span><span class="pc">x)</span>
<span class="w">HV_WRAP2</span><span class="c">(</span><span class="w">HV_MemoryControllerInfo</span><span class="c">,</span> <span class="w">hv_inquire_memory_controller</span><span class="c">,</span> <span class="w">HV_Coord</span><span class="c">,</span> <span class="w">coord</span><span class="c">,</span>
	 <span class="w">i</span><span class="c">nt,</span> <span class="w">cont</span><span class="pc">roll</span><span class="c">er</span><span class="pc">)</span>
<span class="w">H</span><span class="pc">V_WRAP1</span><span class="c">(</span><span class="w">HV_VirtAddrRange</span><span class="c">,</span> <span class="w">hv_inquire_virtual</span><span class="c">,</span> <span class="w">i</span><span class="c">nt,</span> <span class="w">id</span><span class="pc">x)</span>
<span class="w">H</span><span class="pc">V_WRAP1</span><span class="c">(</span><span class="w">HV_ASIDRange</span><span class="c">,</span> <span class="w">hv_inquire_asid</span><span class="c">,</span> <span class="w">i</span><span class="c">nt,</span> <span class="w">id</span><span class="pc">x)</span>
<span class="pc">H</span><span class="c">V_WRAP1(</span><span class="w">v</span><span class="c">oid,</span> <span class="w">hv_nanosleep</span><span class="c">,</span> <span class="pc">i</span><span class="c">nt,</span> <span class="w">nanosecs</span><span class="pc">)</span>
<span class="w">HV_WRAP0</span><span class="c">(</span><span class="w">i</span><span class="c">nt,</span> <span class="w">hv_console_read_if_ready</span><span class="pc">)</span>
<span class="pc">H</span><span class="c">V_WRAP1(</span><span class="w">v</span><span class="c">oid,</span> <span class="w">hv_console_putc</span><span class="c">,</span> <span class="c">int</span><span class="pc">,</span> <span class="w">by</span><span class="pc">te)</span>
<span class="w">HV_WRAP2</span><span class="c">(</span><span class="w">i</span><span class="c">nt,</span> <span class="w">hv_console_write</span><span class="c">,</span> <span class="w">HV_VirtAddr</span><span class="c">,</span> <span class="w">by</span><span class="c">tes,</span> <span class="pc">i</span><span class="c">nt,</span> <span class="pc">l</span><span class="c">en</span><span class="pc">)</span>
<span class="w">H</span><span class="pc">V_WRAP0</span><span class="c">(</span><span class="w">v</span><span class="c">oid,</span> <span class="w">hv_downcall_dispatch</span><span class="pc">)</span>
<span class="w">H</span><span class="pc">V_WRAP1</span><span class="c">(</span><span class="w">i</span><span class="pc">n</span><span class="c">t,</span> <span class="w">hv_fs_findfile</span><span class="c">,</span> <span class="w">H</span><span class="pc">V_V</span><span class="c">irtAddr,</span> <span class="w">fil</span><span class="pc">en</span><span class="c">ame</span><span class="pc">)</span>
<span class="c">HV_WRAP1(</span><span class="w">HV_FS_StatInfo</span><span class="c">,</span> <span class="w">hv_fs_fstat</span><span class="c">,</span> <span class="w">i</span><span class="c">nt,</span> <span class="w">ino</span><span class="c">de</span><span class="w">)</span>
<span class="w">HV_WRAP4</span><span class="c">(</span><span class="w">i</span><span class="c">nt,</span> <span class="w">hv_fs_pread</span><span class="c">,</span> <span class="pc">i</span><span class="c">nt,</span> <span class="w">i</span><span class="pc">no</span><span class="c">de,</span> <span class="pc">HV_V</span><span class="c">irtAddr,</span> <span class="w">b</span><span class="c">uf,</span>
	 <span class="w">i</span><span class="c">nt,</span> <span class="w">l</span><span class="pc">eng</span><span class="c">th,</span> <span class="w">i</span><span class="c">nt</span><span class="pc">,</span> <span class="w">o</span><span class="pc">ffs</span><span class="c">et</span><span class="pc">)</span>
<span class="w">HV_WRAP2</span><span class="c">(</span><span class="w">u</span><span class="c">nsigned</span> <span class="c">long</span> <span class="w">l</span><span class="pc">o</span><span class="c">ng,</span> <span class="w">hv_physaddr_read64</span><span class="c">,</span> <span class="w">HV_PhysAddr</span><span class="c">,</span> <span class="w">a</span><span class="c">ddr,</span>
	 <span class="w">HV_PTE</span><span class="c">,</span> <span class="w">ac</span><span class="pc">c</span><span class="c">ess</span><span class="w">)</span>
<span class="w">HV_WRAP3</span><span class="c">(</span><span class="w">v</span><span class="pc">o</span><span class="c">id,</span> <span class="w">hv_physaddr_write64</span><span class="c">,</span> <span class="pc">H</span><span class="c">V_PhysAddr,</span> <span class="w">a</span><span class="c">ddr,</span> <span class="w">H</span><span class="pc">V_PT</span><span class="c">E,</span> <span class="w">acc</span><span class="c">ess,</span>
	 <span class="w">u</span><span class="c">nsigned</span> <span class="c">long</span> <span class="w">l</span><span class="pc">o</span><span class="c">ng,</span> <span class="w">v</span><span class="pc">al)</span>
<span class="w">H</span><span class="pc">V_WRAP2</span><span class="c">(</span><span class="w">i</span><span class="c">nt,</span> <span class="w">hv_get_command_line</span><span class="c">,</span> <span class="w">HV_VirtAddr</span><span class="c">,</span> <span class="w">b</span><span class="c">uf,</span> <span class="w">i</span><span class="c">nt,</span> <span class="w">l</span><span class="pc">eng</span><span class="c">th</span><span class="pc">)</span>
<span class="w">H</span><span class="pc">V_WRAP2</span><span class="c">(</span><span class="w">HV_Errno</span><span class="c">,</span> <span class="w">hv_set_command_line</span><span class="c">,</span> <span class="pc">H</span><span class="c">V_VirtAddr,</span> <span class="w">b</span><span class="c">uf,</span> <span class="w">i</span><span class="c">nt,</span> <span class="w">l</span><span class="pc">eng</span><span class="c">th</span><span class="pc">)</span>
<span class="w">HV_WRAP1</span><span class="c">(</span><span class="w">v</span><span class="c">oid,</span> <span class="w">hv_set_caching</span><span class="c">,</span> <span class="w">u</span><span class="c">nsigned</span> <span class="pc">l</span><span class="c">ong</span><span class="pc">,</span> <span class="w">bitmask</span><span class="pc">)</span>
<span class="w">H</span><span class="pc">V_W</span><span class="c">RAP2(</span><span class="w">v</span><span class="pc">o</span><span class="c">id</span><span class="pc">,</span> <span class="w">hv_bzero_page</span><span class="c">,</span> <span class="pc">HV_V</span><span class="c">irtAddr,</span> <span class="w">va</span><span class="c">,</span> <span class="w">u</span><span class="c">nsigned</span> <span class="pc">i</span><span class="c">nt,</span> <span class="w">s</span><span class="pc">ize)</span>
<span class="w">H</span><span class="pc">V_WRAP1</span><span class="c">(</span><span class="w">H</span><span class="pc">V_E</span><span class="c">rrno,</span> <span class="w">hv_register_message_state</span><span class="c">,</span> <span class="w">HV_MsgState*</span><span class="pc">,</span> <span class="w">msgstate)</span>
<span class="w">HV_WRAP4</span><span class="c">(</span><span class="w">i</span><span class="pc">n</span><span class="c">t,</span> <span class="w">hv_send_message</span><span class="c">,</span> <span class="w">HV_Recipient</span> <span class="w">*</span><span class="pc">,</span> <span class="w">recips</span><span class="c">,</span> <span class="pc">i</span><span class="c">nt,</span> <span class="w">nrecip</span><span class="c">,</span>
	 <span class="pc">H</span><span class="c">V_VirtAddr,</span> <span class="w">b</span><span class="c">uf,</span> <span class="w">i</span><span class="c">nt,</span> <span class="w">bu</span><span class="pc">fl</span><span class="c">en</span><span class="pc">)</span>
<span class="w">HV_WRAP3</span><span class="c">(</span><span class="w">HV_RcvMsgInfo</span><span class="c">,</span> <span class="w">hv_receive_message</span><span class="c">,</span> <span class="w">H</span><span class="pc">V_M</span><span class="c">sgState,</span> <span class="c">msgstate,</span>
	 <span class="w">HV_V</span><span class="c">irtAddr,</span> <span class="w">b</span><span class="c">uf,</span> <span class="w">i</span><span class="c">nt,</span> <span class="w">bu</span><span class="pc">fl</span><span class="c">en</span><span class="pc">)</span>
<span class="w">HV_WRAP0</span><span class="c">(</span><span class="w">v</span><span class="c">oid,</span> <span class="w">hv_start_all_tiles</span><span class="pc">)</span>
<span class="w">HV_WRAP2</span><span class="c">(</span><span class="w">i</span><span class="c">nt,</span> <span class="w">hv_dev_open</span><span class="c">,</span> <span class="w">H</span><span class="pc">V_V</span><span class="c">irtAddr,</span> <span class="w">n</span><span class="c">ame,</span> <span class="w">__hv32</span><span class="c">,</span> <span class="w">f</span><span class="c">lags</span><span class="pc">)</span>
<span class="w">HV_WRAP1</span><span class="c">(</span><span class="w">i</span><span class="c">nt,</span> <span class="w">hv_dev_close</span><span class="c">,</span> <span class="pc">i</span><span class="c">nt,</span> <span class="w">devhdl</span><span class="pc">)</span>
<span class="w">HV_WRAP5</span><span class="c">(</span><span class="w">i</span><span class="c">nt,</span> <span class="w">hv_dev_pread</span><span class="c">,</span> <span class="c">int,</span> <span class="w">d</span><span class="c">evhdl,</span> <span class="pc">_</span><span class="c">_hv32,</span> <span class="w">f</span><span class="c">lags,</span> <span class="pc">H</span><span class="c">V_VirtAddr,</span> <span class="w">va</span><span class="c">,</span>
	 <span class="pc">_</span><span class="c">_hv32,</span> <span class="w">l</span><span class="c">en,</span> <span class="w">__hv64</span><span class="c">,</span> <span class="w">o</span><span class="pc">f</span><span class="c">fset</span><span class="pc">)</span>
<span class="w">H</span><span class="pc">V_WRAP5</span><span class="c">(</span><span class="w">i</span><span class="c">nt,</span> <span class="w">hv_dev_pwrite</span><span class="c">,</span> <span class="pc">i</span><span class="c">nt,</span> <span class="w">d</span><span class="pc">e</span><span class="c">vhdl,</span> <span class="pc">_</span><span class="c">_hv32,</span> <span class="w">f</span><span class="pc">l</span><span class="c">ags,</span> <span class="pc">H</span><span class="c">V_VirtAddr,</span> <span class="w">va</span><span class="c">,</span>
	 <span class="pc">_</span><span class="c">_hv32,</span> <span class="w">l</span><span class="c">en,</span> <span class="pc">__hv6</span><span class="c">4,</span> <span class="w">o</span><span class="c">ffset</span><span class="pc">)</span>
<span class="w">HV_WRAP3</span><span class="c">(</span><span class="w">i</span><span class="c">nt,</span> <span class="w">hv_dev_poll</span><span class="c">,</span> <span class="w">i</span><span class="c">nt,</span> <span class="pc">d</span><span class="c">evhdl,</span> <span class="c">__hv32,</span> <span class="w">ev</span><span class="pc">ents</span><span class="c">,</span> <span class="w">HV_IntArg</span><span class="c">,</span> <span class="w">intarg</span><span class="pc">)</span>
<span class="w">HV_WRAP1</span><span class="c">(</span><span class="w">i</span><span class="pc">nt</span><span class="c">,</span> <span class="w">hv_dev_poll_cancel</span><span class="c">,</span> <span class="w">i</span><span class="pc">nt</span><span class="c">,</span> <span class="w">d</span><span class="pc">e</span><span class="c">vhdl</span><span class="pc">)</span>
<span class="w">HV_WRAP6</span><span class="c">(</span><span class="pc">i</span><span class="c">nt,</span> <span class="w">hv_dev_preada</span><span class="c">,</span> <span class="c">int,</span> <span class="w">d</span><span class="c">evhdl,</span> <span class="c">__hv32,</span> <span class="w">f</span><span class="c">lags,</span> <span class="w">_</span><span class="c">_hv32,</span> <span class="w">sgl_len</span><span class="c">,</span>
	 <span class="w">HV_SGL</span> <span class="w">*</span><span class="pc">,</span> <span class="w">sglp</span><span class="c">,</span> <span class="w">__hv64</span><span class="c">,</span> <span class="w">o</span><span class="pc">ffs</span><span class="c">et,</span> <span class="w">H</span><span class="pc">V_I</span><span class="c">ntArg,</span> <span class="w">i</span><span class="pc">nta</span><span class="c">rg</span><span class="pc">)</span>
<span class="w">H</span><span class="pc">V_WRAP6</span><span class="c">(</span><span class="w">i</span><span class="pc">nt</span><span class="c">,</span> <span class="w">hv_dev_pwritea</span><span class="c">,</span> <span class="w">i</span><span class="c">nt,</span> <span class="pc">d</span><span class="c">evhdl,</span> <span class="c">__hv32,</span> <span class="w">f</span><span class="c">lags,</span> <span class="w">_</span><span class="pc">_hv3</span><span class="c">2,</span> <span class="pc">s</span><span class="c">gl_len,</span>
	 <span class="pc">H</span><span class="c">V_SGL</span> <span class="w">*</span><span class="pc">,</span> <span class="c">sglp,</span> <span class="c">__hv64,</span> <span class="w">o</span><span class="c">ffset,</span> <span class="c">HV_IntArg,</span> <span class="c">intarg</span><span class="pc">)</span>
<span class="w">HV_WRAP9</span><span class="c">(</span><span class="w">i</span><span class="pc">nt</span><span class="c">,</span> <span class="w">hv_flush_remote</span><span class="c">,</span> <span class="w">HV_PhysAddr</span><span class="c">,</span> <span class="w">cache_pa</span><span class="c">,</span>
	 <span class="w">u</span><span class="c">nsigned</span> <span class="pc">l</span><span class="c">ong,</span> <span class="w">cache_control</span><span class="c">,</span> <span class="c">unsigned</span> <span class="pc">l</span><span class="c">ong</span><span class="w">*</span><span class="pc">,</span> <span class="w">cache_cpumask</span><span class="c">,</span>
	 <span class="w">HV_VirtAddr</span><span class="c">,</span> <span class="w">tlb_va</span><span class="c">,</span> <span class="c">unsigned</span> <span class="c">long,</span> <span class="w">tlb_length</span><span class="c">,</span>
	 <span class="c">unsigned</span> <span class="c">long,</span> <span class="w">tlb_pgsize</span><span class="c">,</span> <span class="c">unsigned</span> <span class="c">long</span><span class="w">*</span><span class="pc">,</span> <span class="w">tlb_cpumask</span><span class="c">,</span>
	 <span class="w">HV_Remote_ASID*</span><span class="pc">,</span> <span class="w">asids</span><span class="c">,</span> <span class="w">i</span><span class="c">nt,</span> <span class="w">asidcount</span><span class="pc">)</span>
<span class="w">HV_WRAP3</span><span class="pc">(</span><span class="w">HV_NMI_Info</span><span class="c">,</span> <span class="w">hv_send_nmi</span><span class="c">,</span> <span class="w">HV_Coord</span><span class="c">,</span> <span class="w">tile</span><span class="c">,</span> <span class="pc">u</span><span class="c">nsigned</span> <span class="c">long,</span> <span class="w">i</span><span class="pc">nf</span><span class="c">o,</span>
	 <span class="w">__hv64</span><span class="c">,</span> <span class="w">f</span><span class="c">lags</span><span class="pc">)</span>

</pre>
</body>
</html>

