--------------------------------------------------------------------------------
Release 11.1 Trace  (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

/mnt/cad/Xilinx/11.1/ISE/bin/lin64/unwrapped/trce -ise
/home/jikken17/FPGA_TOP/ISE/ISE.ise -intstyle ise -v 3 -s 1 -fastpaths -xml
fpga_top.twx fpga_top.ncd -o fpga_top.twr fpga_top.pcf

Design file:              fpga_top.ncd
Physical constraint file: fpga_top.pcf
Device,package,speed:     xc5vlx50,ff676,-1 (PRODUCTION 1.66 2009-08-24, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   8.332ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpc)
  Physical resource: A_CRG/DCM_ADV_INST/CLKIN
  Logical resource: A_CRG/DCM_ADV_INST/CLKIN
  Location pin: DCM_ADV_X0Y0.CLKIN
  Clock network: A_CRG/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpco)
  Physical resource: A_CRG/DCM_ADV_INST/CLK0
  Logical resource: A_CRG/DCM_ADV_INST/CLK0
  Location pin: DCM_ADV_X0Y0.CLK0
  Clock network: A_CRG/CLK0_BUF
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: A_CRG/DCM_ADV_INST/CLKIN
  Logical resource: A_CRG/DCM_ADV_INST/CLKIN
  Location pin: DCM_ADV_X0Y0.CLKIN
  Clock network: A_CRG/CLKIN_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_A_CRG_CLKFX_BUF = PERIOD TIMEGRP "A_CRG_CLKFX_BUF" 
TS_sys_clk_pin * 0.75         HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.400ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_A_CRG_CLKFX_BUF = PERIOD TIMEGRP "A_CRG_CLKFX_BUF" TS_sys_clk_pin * 0.75
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 10.933ns (period - (min high pulse limit / (high pulse / period)))
  Period: 13.333ns
  High pulse: 6.666ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: DVI_D_10_OBUF/SR
  Logical resource: A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf/bit[10].ODDR/SR
  Location pin: OLOGIC_X0Y198.SR
  Clock network: A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf_not0000
--------------------------------------------------------------------------------
Slack: 10.933ns (period - (min high pulse limit / (high pulse / period)))
  Period: 13.333ns
  High pulse: 6.666ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: DVI_D_11_OBUF/SR
  Logical resource: A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf/bit[11].ODDR/SR
  Location pin: OLOGIC_X0Y199.SR
  Clock network: A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf_not0000
--------------------------------------------------------------------------------
Slack: 10.933ns (period - (min high pulse limit / (high pulse / period)))
  Period: 13.333ns
  High pulse: 6.666ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: DVI_D_0_OBUF/SR
  Logical resource: A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf/bit[0].ODDR/SR
  Location pin: OLOGIC_X0Y188.SR
  Clock network: A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf_not0000
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_A_CRG_CLKFX_BUF_1 = PERIOD TIMEGRP "A_CRG_CLKFX_BUF_1" 
TS_sys_clk_pin *         0.75 HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.400ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_A_CRG_CLKFX_BUF_1 = PERIOD TIMEGRP "A_CRG_CLKFX_BUF_1" TS_sys_clk_pin *
        0.75 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 10.933ns (period - (min high pulse limit / (high pulse / period)))
  Period: 13.333ns
  High pulse: 6.666ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: DVI_D_10_OBUF/SR
  Logical resource: A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf/bit[10].ODDR/SR
  Location pin: OLOGIC_X0Y198.SR
  Clock network: A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf_not0000
--------------------------------------------------------------------------------
Slack: 10.933ns (period - (min high pulse limit / (high pulse / period)))
  Period: 13.333ns
  High pulse: 6.666ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: DVI_D_11_OBUF/SR
  Logical resource: A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf/bit[11].ODDR/SR
  Location pin: OLOGIC_X0Y199.SR
  Clock network: A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf_not0000
--------------------------------------------------------------------------------
Slack: 10.933ns (period - (min high pulse limit / (high pulse / period)))
  Period: 13.333ns
  High pulse: 6.666ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: DVI_D_0_OBUF/SR
  Logical resource: A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf/bit[0].ODDR/SR
  Location pin: OLOGIC_X0Y188.SR
  Clock network: A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf_not0000
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_A_CRG_CLKDV_BUF = PERIOD TIMEGRP "A_CRG_CLKDV_BUF" 
TS_sys_clk_pin / 2 HIGH         50%;

 5567 paths analyzed, 1004 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.915ns.
--------------------------------------------------------------------------------
Slack (setup path):     15.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count_5 (FF)
  Destination:          A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.659ns (Levels of Logic = 5)
  Clock Path Skew:      -0.131ns (1.176 - 1.307)
  Source Clock:         Clock50 rising at 0.000ns
  Destination Clock:    Clock50 rising at 20.000ns
  Clock Uncertainty:    0.125ns

  Clock Uncertainty:          0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.180ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count_5 to A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y38.BQ      Tcko                  0.471   A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count<7>
                                                       A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count_5
    SLICE_X49Y39.B1      net (fanout=2)        0.868   A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count<5>
    SLICE_X49Y39.B       Tilo                  0.094   A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_done
                                                       A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_done33
    SLICE_X49Y39.A5      net (fanout=1)        0.224   A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_done33
    SLICE_X49Y39.A       Tilo                  0.094   A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_done
                                                       A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_done65_SW0
    SLICE_X49Y39.D1      net (fanout=2)        0.711   N305
    SLICE_X49Y39.D       Tilo                  0.094   A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_done
                                                       A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_done65
    SLICE_X50Y41.B2      net (fanout=5)        1.112   A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_done
    SLICE_X50Y41.AMUX    Topba                 0.371   A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<0>1146
                                                       A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<1>1247_F
                                                       A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<1>1247
    SLICE_X48Y42.A3      net (fanout=1)        0.613   A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<1>1247
    SLICE_X48Y42.CLK     Tas                   0.007   A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state<1>
                                                       A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<1>1284
                                                       A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state_1
    -------------------------------------------------  ---------------------------
    Total                                      4.659ns (1.131ns logic, 3.528ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.207ns (requirement - (data path - clock path skew + uncertainty))
  Source:               A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count_5 (FF)
  Destination:          A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.537ns (Levels of Logic = 5)
  Clock Path Skew:      -0.131ns (1.176 - 1.307)
  Source Clock:         Clock50 rising at 0.000ns
  Destination Clock:    Clock50 rising at 20.000ns
  Clock Uncertainty:    0.125ns

  Clock Uncertainty:          0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.180ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count_5 to A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y38.BQ      Tcko                  0.471   A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count<7>
                                                       A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count_5
    SLICE_X49Y39.B1      net (fanout=2)        0.868   A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count<5>
    SLICE_X49Y39.B       Tilo                  0.094   A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_done
                                                       A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_done33
    SLICE_X49Y39.A5      net (fanout=1)        0.224   A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_done33
    SLICE_X49Y39.A       Tilo                  0.094   A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_done
                                                       A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_done65_SW0
    SLICE_X49Y39.D1      net (fanout=2)        0.711   N305
    SLICE_X49Y39.D       Tilo                  0.094   A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_done
                                                       A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_done65
    SLICE_X48Y41.D2      net (fanout=5)        0.823   A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_done
    SLICE_X48Y41.D       Tilo                  0.094   A_PS2_KEY_MOUSE/A0_MOUSE/m1/q<7>
                                                       A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<1>137
    SLICE_X48Y41.C6      net (fanout=1)        0.153   A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<1>137
    SLICE_X48Y41.C       Tilo                  0.094   A_PS2_KEY_MOUSE/A0_MOUSE/m1/q<7>
                                                       A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<1>165
    SLICE_X48Y42.SR      net (fanout=1)        0.276   A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<1>165
    SLICE_X48Y42.CLK     Tsrck                 0.541   A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state<1>
                                                       A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state_1
    -------------------------------------------------  ---------------------------
    Total                                      4.537ns (1.482ns logic, 3.055ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count_3 (FF)
  Destination:          A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.555ns (Levels of Logic = 5)
  Clock Path Skew:      -0.018ns (0.173 - 0.191)
  Source Clock:         Clock50 rising at 0.000ns
  Destination Clock:    Clock50 rising at 20.000ns
  Clock Uncertainty:    0.125ns

  Clock Uncertainty:          0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.180ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count_3 to A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y40.DQ      Tcko                  0.450   A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count<3>
                                                       A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count_3
    SLICE_X50Y39.A1      net (fanout=9)        0.923   A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count<3>
    SLICE_X50Y39.A       Tilo                  0.094   N169
                                                       A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<0>11311
    SLICE_X51Y41.C2      net (fanout=3)        0.782   N169
    SLICE_X51Y41.C       Tilo                  0.094   N27
                                                       A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state_and00051
    SLICE_X49Y42.A2      net (fanout=4)        0.751   A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state_and0005
    SLICE_X49Y42.A       Tilo                  0.094   A_PS2_KEY_MOUSE/A0_MOUSE/m1/q<11>
                                                       A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<0>1170
    SLICE_X50Y42.A2      net (fanout=1)        1.092   A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<0>1170
    SLICE_X50Y42.A       Tilo                  0.094   A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state<0>
                                                       A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<0>1269
    SLICE_X50Y42.B6      net (fanout=1)        0.154   A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<0>1269
    SLICE_X50Y42.CLK     Tas                   0.027   A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state<0>
                                                       A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<0>1291
                                                       A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state_0
    -------------------------------------------------  ---------------------------
    Total                                      4.555ns (0.853ns logic, 3.702ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_A_CRG_CLKDV_BUF = PERIOD TIMEGRP "A_CRG_CLKDV_BUF" TS_sys_clk_pin / 2 HIGH
        50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.457ns (requirement - (clock path skew + uncertainty - data path))
  Source:               A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_32 (FF)
  Destination:          A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.468ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.154 - 0.143)
  Source Clock:         Clock50 rising at 20.000ns
  Destination Clock:    Clock50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_32 to A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y45.DQ      Tcko                  0.414   A_PS2_KEY_MOUSE/A0_MOUSE/m1/q<32>
                                                       A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_32
    SLICE_X48Y45.DX      net (fanout=2)        0.284   A_PS2_KEY_MOUSE/A0_MOUSE/m1/q<32>
    SLICE_X48Y45.CLK     Tckdi       (-Th)     0.230   A_PS2_KEY_MOUSE/A0_MOUSE/m1/q<31>
                                                       A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_31
    -------------------------------------------------  ---------------------------
    Total                                      0.468ns (0.184ns logic, 0.284ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.470ns (requirement - (clock path skew + uncertainty - data path))
  Source:               A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_9 (FF)
  Destination:          A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.470ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clock50 rising at 20.000ns
  Destination Clock:    Clock50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_9 to A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y42.BQ      Tcko                  0.414   A_PS2_KEY_MOUSE/A0_MOUSE/m1/q<11>
                                                       A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_9
    SLICE_X49Y42.AX      net (fanout=2)        0.285   A_PS2_KEY_MOUSE/A0_MOUSE/m1/q<9>
    SLICE_X49Y42.CLK     Tckdi       (-Th)     0.229   A_PS2_KEY_MOUSE/A0_MOUSE/m1/q<11>
                                                       A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_8
    -------------------------------------------------  ---------------------------
    Total                                      0.470ns (0.185ns logic, 0.285ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.473ns (requirement - (clock path skew + uncertainty - data path))
  Source:               A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_shift_reg_5 (FF)
  Destination:          A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_shift_reg_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.473ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clock50 rising at 20.000ns
  Destination Clock:    Clock50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_shift_reg_5 to A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_shift_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y88.BQ      Tcko                  0.414   A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_shift_reg<7>
                                                       A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_shift_reg_5
    SLICE_X39Y88.AX      net (fanout=2)        0.288   A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_shift_reg<5>
    SLICE_X39Y88.CLK     Tckdi       (-Th)     0.229   A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_shift_reg<7>
                                                       A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_shift_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      0.473ns (0.185ns logic, 0.288ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_A_CRG_CLKDV_BUF = PERIOD TIMEGRP "A_CRG_CLKDV_BUF" TS_sys_clk_pin / 2 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 18.946ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait<3>/SR
  Logical resource: A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait_0/SR
  Location pin: SLICE_X50Y57.SR
  Clock network: A_AUDIO/A0_IF/A_BUTTON_PLS/rst_n_inv
--------------------------------------------------------------------------------
Slack: 18.946ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.527ns (Trpw)
  Physical resource: A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait<3>/SR
  Logical resource: A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait_0/SR
  Location pin: SLICE_X50Y57.SR
  Clock network: A_AUDIO/A0_IF/A_BUTTON_PLS/rst_n_inv
--------------------------------------------------------------------------------
Slack: 18.946ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait<3>/SR
  Logical resource: A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait_1/SR
  Location pin: SLICE_X50Y57.SR
  Clock network: A_AUDIO/A0_IF/A_BUTTON_PLS/rst_n_inv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_A_CRG_CLKFX_BUF_0 = PERIOD TIMEGRP "A_CRG_CLKFX_BUF_0" 
TS_sys_clk_pin *         0.75 HIGH 50%;

 126922 paths analyzed, 4714 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.667ns.
--------------------------------------------------------------------------------
Slack (setup path):     2.666ns (requirement - (data path - clock path skew + uncertainty))
  Source:               A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn_0 (FF)
  Destination:          A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_red_0 (FF)
  Requirement:          13.333ns
  Data Path Delay:      10.519ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.486 - 0.503)
  Source Clock:         Clock75 rising at 0.000ns
  Destination Clock:    Clock75 rising at 13.333ns
  Clock Uncertainty:    0.131ns

  Clock Uncertainty:          0.131ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn_0 to A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_red_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y65.AQ      Tcko                  0.450   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn<3>
                                                       A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn_0
    SLICE_X30Y82.D1      net (fanout=133)      3.679   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn<0>
    SLICE_X30Y82.D       Tilo                  0.094   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_68_3
                                                       A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1210
    SLICE_X29Y78.A2      net (fanout=1)        0.919   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1210
    SLICE_X29Y78.A       Tilo                  0.094   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_121
                                                       A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_72
    SLICE_X19Y70.A3      net (fanout=1)        1.830   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_72
    SLICE_X19Y70.A       Tilo                  0.094   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_87
                                                       A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_32
    SLICE_X20Y72.A1      net (fanout=3)        1.080   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_32
    SLICE_X20Y72.A       Tilo                  0.094   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N52
                                                       A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/seg_i_digit<2>1
    SLICE_X20Y73.A1      net (fanout=5)        1.047   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/seg_i_digit<2>
    SLICE_X20Y73.A       Tilo                  0.094   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/o_blu<1>441
                                                       A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/o_blu<1>311
    SLICE_X21Y73.C1      net (fanout=1)        0.696   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/o_blu<1>311
    SLICE_X21Y73.C       Tilo                  0.094   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_red<0>
                                                       A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/o_blu<1>329
    SLICE_X21Y73.D5      net (fanout=1)        0.226   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/o_blu<1>329
    SLICE_X21Y73.CLK     Tas                   0.028   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_red<0>
                                                       A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/o_blu<1>486
                                                       A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_red_0
    -------------------------------------------------  ---------------------------
    Total                                     10.519ns (1.042ns logic, 9.477ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.971ns (requirement - (data path - clock path skew + uncertainty))
  Source:               A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn_0 (FF)
  Destination:          A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_red_0 (FF)
  Requirement:          13.333ns
  Data Path Delay:      10.214ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.486 - 0.503)
  Source Clock:         Clock75 rising at 0.000ns
  Destination Clock:    Clock75 rising at 13.333ns
  Clock Uncertainty:    0.131ns

  Clock Uncertainty:          0.131ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn_0 to A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_red_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y65.AQ      Tcko                  0.450   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn<3>
                                                       A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn_0
    SLICE_X30Y82.D1      net (fanout=133)      3.679   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn<0>
    SLICE_X30Y82.D       Tilo                  0.094   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_68_3
                                                       A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1210
    SLICE_X29Y78.A2      net (fanout=1)        0.919   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1210
    SLICE_X29Y78.A       Tilo                  0.094   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_121
                                                       A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_72
    SLICE_X19Y70.A3      net (fanout=1)        1.830   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_72
    SLICE_X19Y70.A       Tilo                  0.094   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_87
                                                       A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_32
    SLICE_X20Y72.A1      net (fanout=3)        1.080   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_32
    SLICE_X20Y72.A       Tilo                  0.094   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N52
                                                       A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/seg_i_digit<2>1
    SLICE_X21Y73.A1      net (fanout=5)        1.007   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/seg_i_digit<2>
    SLICE_X21Y73.A       Tilo                  0.094   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_red<0>
                                                       A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/o_blu<1>128
    SLICE_X21Y73.D2      net (fanout=1)        0.751   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/o_blu<1>128
    SLICE_X21Y73.CLK     Tas                   0.028   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_red<0>
                                                       A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/o_blu<1>486
                                                       A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_red_0
    -------------------------------------------------  ---------------------------
    Total                                     10.214ns (0.948ns logic, 9.266ns route)
                                                       (9.3% logic, 90.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.972ns (requirement - (data path - clock path skew + uncertainty))
  Source:               A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn_0 (FF)
  Destination:          A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_red_0 (FF)
  Requirement:          13.333ns
  Data Path Delay:      10.213ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.486 - 0.503)
  Source Clock:         Clock75 rising at 0.000ns
  Destination Clock:    Clock75 rising at 13.333ns
  Clock Uncertainty:    0.131ns

  Clock Uncertainty:          0.131ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn_0 to A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_red_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y65.AQ      Tcko                  0.450   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn<3>
                                                       A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn_0
    SLICE_X30Y82.D1      net (fanout=133)      3.679   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn<0>
    SLICE_X30Y82.D       Tilo                  0.094   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_68_3
                                                       A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1210
    SLICE_X29Y78.A2      net (fanout=1)        0.919   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_1210
    SLICE_X29Y78.A       Tilo                  0.094   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_121
                                                       A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_72
    SLICE_X19Y70.A3      net (fanout=1)        1.830   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_72
    SLICE_X19Y70.A       Tilo                  0.094   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_87
                                                       A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_32
    SLICE_X20Y72.A1      net (fanout=3)        1.080   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/Mmux__varindex0000_32
    SLICE_X20Y72.A       Tilo                  0.094   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N52
                                                       A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/seg_i_digit<2>1
    SLICE_X21Y73.B1      net (fanout=5)        1.005   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/seg_i_digit<2>
    SLICE_X21Y73.B       Tilo                  0.094   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_red<0>
                                                       A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/o_blu<1>249
    SLICE_X21Y73.C3      net (fanout=1)        0.432   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/o_blu<1>249
    SLICE_X21Y73.C       Tilo                  0.094   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_red<0>
                                                       A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/o_blu<1>329
    SLICE_X21Y73.D5      net (fanout=1)        0.226   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/o_blu<1>329
    SLICE_X21Y73.CLK     Tas                   0.028   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_red<0>
                                                       A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/A_SEG/o_blu<1>486
                                                       A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_red_0
    -------------------------------------------------  ---------------------------
    Total                                     10.213ns (1.042ns logic, 9.171ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_A_CRG_CLKFX_BUF_0 = PERIOD TIMEGRP "A_CRG_CLKFX_BUF_0" TS_sys_clk_pin *
        0.75 HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.331ns (requirement - (clock path skew + uncertainty - data path))
  Source:               A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.VldShft/SHIFT.Register/Out_5 (FF)
  Destination:          A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.VldShft/SHIFT.Register/Out_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.342ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.160 - 0.149)
  Source Clock:         Clock75 rising at 0.000ns
  Destination Clock:    Clock75 rising at 13.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.VldShft/SHIFT.Register/Out_5 to A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.VldShft/SHIFT.Register/Out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y81.BQ      Tcko                  0.414   A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT_InternalValid
                                                       A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.VldShft/SHIFT.Register/Out_5
    SLICE_X12Y81.AX      net (fanout=10)       0.164   A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT_InternalValid
    SLICE_X12Y81.CLK     Tckdi       (-Th)     0.236   A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.VldShft/POut<3>
                                                       A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.VldShft/SHIFT.Register/Out_0
    -------------------------------------------------  ---------------------------
    Total                                      0.342ns (0.178ns logic, 0.164ns route)
                                                       (52.0% logic, 48.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_41_1 (FF)
  Destination:          A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_41_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.451ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.472 - 0.436)
  Source Clock:         Clock75 rising at 0.000ns
  Destination Clock:    Clock75 rising at 13.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_41_1 to A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_41_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y58.BQ      Tcko                  0.414   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_41_3
                                                       A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_41_1
    SLICE_X28Y58.BX      net (fanout=1)        0.279   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_41_1
    SLICE_X28Y58.CLK     Tckdi       (-Th)     0.242   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_41_3
                                                       A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_41_1
    -------------------------------------------------  ---------------------------
    Total                                      0.451ns (0.172ns logic, 0.279ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.423ns (requirement - (clock path skew + uncertainty - data path))
  Source:               A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_42_1 (FF)
  Destination:          A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_42_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.483ns (Levels of Logic = 0)
  Clock Path Skew:      0.060ns (0.491 - 0.431)
  Source Clock:         Clock75 rising at 0.000ns
  Destination Clock:    Clock75 rising at 13.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_42_1 to A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_42_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y56.BQ      Tcko                  0.414   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_42_3
                                                       A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_42_1
    SLICE_X30Y56.BX      net (fanout=1)        0.300   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_42_1
    SLICE_X30Y56.CLK     Tckdi       (-Th)     0.231   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_42_3
                                                       A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_42_1
    -------------------------------------------------  ---------------------------
    Total                                      0.483ns (0.183ns logic, 0.300ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_A_CRG_CLKFX_BUF_0 = PERIOD TIMEGRP "A_CRG_CLKFX_BUF_0" TS_sys_clk_pin *
        0.75 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 10.933ns (period - (min high pulse limit / (high pulse / period)))
  Period: 13.333ns
  High pulse: 6.666ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: DVI_D_10_OBUF/SR
  Logical resource: A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf/bit[10].ODDR/SR
  Location pin: OLOGIC_X0Y198.SR
  Clock network: A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf_not0000
--------------------------------------------------------------------------------
Slack: 10.933ns (period - (min high pulse limit / (high pulse / period)))
  Period: 13.333ns
  High pulse: 6.666ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: DVI_D_11_OBUF/SR
  Logical resource: A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf/bit[11].ODDR/SR
  Location pin: OLOGIC_X0Y199.SR
  Clock network: A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf_not0000
--------------------------------------------------------------------------------
Slack: 10.933ns (period - (min high pulse limit / (high pulse / period)))
  Period: 13.333ns
  High pulse: 6.666ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: DVI_D_0_OBUF/SR
  Logical resource: A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf/bit[0].ODDR/SR
  Location pin: OLOGIC_X0Y188.SR
  Clock network: A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf_not0000
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      8.332ns|      8.000ns|            0|            0|            0|       132489|
| TS_A_CRG_CLKFX_BUF            |     13.333ns|      2.400ns|          N/A|            0|            0|            0|            0|
| TS_A_CRG_CLKFX_BUF_1          |     13.333ns|      2.400ns|          N/A|            0|            0|            0|            0|
| TS_A_CRG_CLKDV_BUF            |     20.000ns|      4.915ns|          N/A|            0|            0|         5567|            0|
| TS_A_CRG_CLKFX_BUF_0          |     13.333ns|     10.667ns|          N/A|            0|            0|       126922|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   10.667|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 132489 paths, 0 nets, and 7463 connections

Design statistics:
   Minimum period:  10.667ns{1}   (Maximum frequency:  93.747MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Nov 27 16:49:31 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 445 MB



