
*** Running vivado
    with args -log rs485_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source rs485_top.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source rs485_top.tcl -notrace
Command: synth_design -top rs485_top -part xczu2cg-sfvc784-1-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu2cg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu2cg'
INFO: [Device 21-403] Loading part xczu2cg-sfvc784-1-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11800
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1463.465 ; gain = 75.914
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'rs485_top' [E:/XilinxPrj/AXU2CG/course_32b/course_s1_fpga/10_rs485_test/rs485_test.srcs/sources_1/new/rs485_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'rs485_test' [E:/XilinxPrj/AXU2CG/course_32b/course_s1_fpga/10_rs485_test/rs485_test.srcs/sources_1/new/rs485_test.v:32]
	Parameter CLK_FRE bound to: 25 - type: integer 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter RCV_HEAD bound to: 1 - type: integer 
	Parameter RCV_COUNT bound to: 2 - type: integer 
	Parameter RCV_DATA bound to: 3 - type: integer 
	Parameter WAIT bound to: 4 - type: integer 
	Parameter SEND_WAIT bound to: 5 - type: integer 
	Parameter SEND bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [E:/XilinxPrj/AXU2CG/course_32b/course_s1_fpga/10_rs485_test/rs485_test.srcs/sources_1/new/uart_rx.v:29]
	Parameter CLK_FRE bound to: 25 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CYCLE bound to: 217 - type: integer 
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_START bound to: 2 - type: integer 
	Parameter S_REC_BYTE bound to: 3 - type: integer 
	Parameter S_STOP bound to: 4 - type: integer 
	Parameter S_DATA bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (1#1) [E:/XilinxPrj/AXU2CG/course_32b/course_s1_fpga/10_rs485_test/rs485_test.srcs/sources_1/new/uart_rx.v:29]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [E:/XilinxPrj/AXU2CG/course_32b/course_s1_fpga/10_rs485_test/rs485_test.srcs/sources_1/new/uart_tx.v:29]
	Parameter CLK_FRE bound to: 25 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CYCLE bound to: 217 - type: integer 
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_START bound to: 2 - type: integer 
	Parameter S_SEND_BYTE bound to: 3 - type: integer 
	Parameter S_STOP bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (2#1) [E:/XilinxPrj/AXU2CG/course_32b/course_s1_fpga/10_rs485_test/rs485_test.srcs/sources_1/new/uart_tx.v:29]
INFO: [Synth 8-6157] synthesizing module 'rx_fifo' [E:/XilinxPrj/AXU2CG/course_32b/course_s1_fpga/10_rs485_test/rs485_test.runs/synth_1/.Xil/Vivado-5660-DESKTOP-0FF260C/realtime/rx_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rx_fifo' (3#1) [E:/XilinxPrj/AXU2CG/course_32b/course_s1_fpga/10_rs485_test/rs485_test.runs/synth_1/.Xil/Vivado-5660-DESKTOP-0FF260C/realtime/rx_fifo_stub.v:6]
WARNING: [Synth 8-7071] port 'wr_rst_busy' of module 'rx_fifo' is unconnected for instance 'fifo_inst' [E:/XilinxPrj/AXU2CG/course_32b/course_s1_fpga/10_rs485_test/rs485_test.srcs/sources_1/new/rs485_test.v:210]
WARNING: [Synth 8-7071] port 'rd_rst_busy' of module 'rx_fifo' is unconnected for instance 'fifo_inst' [E:/XilinxPrj/AXU2CG/course_32b/course_s1_fpga/10_rs485_test/rs485_test.srcs/sources_1/new/rs485_test.v:210]
WARNING: [Synth 8-7023] instance 'fifo_inst' of module 'rx_fifo' has 10 connections declared, but only 8 given [E:/XilinxPrj/AXU2CG/course_32b/course_s1_fpga/10_rs485_test/rs485_test.srcs/sources_1/new/rs485_test.v:210]
INFO: [Synth 8-6155] done synthesizing module 'rs485_test' (4#1) [E:/XilinxPrj/AXU2CG/course_32b/course_s1_fpga/10_rs485_test/rs485_test.srcs/sources_1/new/rs485_test.v:32]
INFO: [Synth 8-6155] done synthesizing module 'rs485_top' (5#1) [E:/XilinxPrj/AXU2CG/course_32b/course_s1_fpga/10_rs485_test/rs485_test.srcs/sources_1/new/rs485_top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1521.230 ; gain = 133.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1539.098 ; gain = 151.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1539.098 ; gain = 151.547
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1539.098 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/XilinxPrj/AXU2CG/course_32b/course_s1_fpga/10_rs485_test/rs485_test.srcs/sources_1/ip/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'rs485_m0/fifo_inst'
Finished Parsing XDC File [e:/XilinxPrj/AXU2CG/course_32b/course_s1_fpga/10_rs485_test/rs485_test.srcs/sources_1/ip/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'rs485_m0/fifo_inst'
Parsing XDC File [e:/XilinxPrj/AXU2CG/course_32b/course_s1_fpga/10_rs485_test/rs485_test.srcs/sources_1/ip/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'rs485_m1/fifo_inst'
Finished Parsing XDC File [e:/XilinxPrj/AXU2CG/course_32b/course_s1_fpga/10_rs485_test/rs485_test.srcs/sources_1/ip/rx_fifo/rx_fifo/rx_fifo_in_context.xdc] for cell 'rs485_m1/fifo_inst'
Parsing XDC File [E:/XilinxPrj/AXU2CG/course_32b/course_s1_fpga/10_rs485_test/rs485_test.srcs/constrs_1/new/rs485.xdc]
Finished Parsing XDC File [E:/XilinxPrj/AXU2CG/course_32b/course_s1_fpga/10_rs485_test/rs485_test.srcs/constrs_1/new/rs485.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/XilinxPrj/AXU2CG/course_32b/course_s1_fpga/10_rs485_test/rs485_test.srcs/constrs_1/new/rs485.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/rs485_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/rs485_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1654.707 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1654.707 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1654.707 ; gain = 267.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu2cg-sfvc784-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1654.707 ; gain = 267.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for rs485_m0/fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rs485_m1/fifo_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1654.707 ; gain = 267.156
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'rs485_test__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'rs485_test'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                            00001 |                              001
                 S_START |                            10000 |                              010
              S_REC_BYTE |                            01000 |                              011
                  S_STOP |                            00100 |                              100
                  S_DATA |                            00010 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                             0001 |                              001
                 S_START |                             0010 |                              010
             S_SEND_BYTE |                             0100 |                              011
                  S_STOP |                             1000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'uart_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                             0000
                RCV_HEAD |                              001 |                             0001
               RCV_COUNT |                              010 |                             0010
                RCV_DATA |                              011 |                             0011
                    WAIT |                              100 |                             0100
               SEND_WAIT |                              101 |                             0101
                    SEND |                              110 |                             0110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'rs485_test__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                             0000
                RCV_HEAD |                              001 |                             0001
               RCV_COUNT |                              010 |                             0010
                RCV_DATA |                              011 |                             0011
                    WAIT |                              100 |                             0100
               SEND_WAIT |                              101 |                             0101
                    SEND |                              110 |                             0110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'rs485_test'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1654.707 ; gain = 267.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input   16 Bit       Adders := 4     
	   2 Input    8 Bit       Adders := 4     
	   2 Input    3 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 4     
	                8 Bit    Registers := 14    
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input   16 Bit        Muxes := 4     
	   2 Input    8 Bit        Muxes := 4     
	   7 Input    8 Bit        Muxes := 2     
	   5 Input    5 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 10    
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 8     
	   2 Input    3 Bit        Muxes := 18    
	   5 Input    3 Bit        Muxes := 4     
	   4 Input    3 Bit        Muxes := 4     
	   7 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 8     
	   2 Input    1 Bit        Muxes := 10    
	   3 Input    1 Bit        Muxes := 2     
	   7 Input    1 Bit        Muxes := 30    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:72)
BRAMs: 300 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1654.707 ; gain = 267.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2258.172 ; gain = 870.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 2289.367 ; gain = 901.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 2298.387 ; gain = 910.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 2302.188 ; gain = 914.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 2302.188 ; gain = 914.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 2302.188 ; gain = 914.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 2302.188 ; gain = 914.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 2302.188 ; gain = 914.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 2302.188 ; gain = 914.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |rx_fifo       |         2|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |rx_fifo  |     1|
|2     |rx_fifo_ |     1|
|3     |BUFG     |     1|
|4     |CARRY8   |    10|
|5     |LUT1     |     1|
|6     |LUT2     |    73|
|7     |LUT3     |    68|
|8     |LUT4     |    88|
|9     |LUT5     |    70|
|10    |LUT6     |   130|
|11    |FDCE     |   258|
|12    |FDPE     |     6|
|13    |IBUF     |     4|
|14    |OBUF     |     4|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 2302.188 ; gain = 914.637
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 2302.188 ; gain = 799.027
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 2302.188 ; gain = 914.637
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2314.246 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2323.422 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 2323.422 ; gain = 1251.332
INFO: [Common 17-1381] The checkpoint 'E:/XilinxPrj/AXU2CG/course_32b/course_s1_fpga/10_rs485_test/rs485_test.runs/synth_1/rs485_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file rs485_top_utilization_synth.rpt -pb rs485_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov  2 18:51:08 2020...
