AArch64 LB+rel+CSEL3
{
0:X5=x; 0:X4=y;
1:X4=y; 1:X5=x;
}
P0          | P1               ;
LDR W0,[X5] | LDR W3,[X4]      ;
            | CMP X0,#0        ;
MOV W2,#1   | CSEL X1,X1,X3,EQ ;
STLR W2,[X4]| MOV W8,#7        ;
            | STR W8,[X5]      ;
exists(0:X0=7 /\ 1:X3=1)
