#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Jul 13 12:08:19 2020
# Process ID: 5028
# Current directory: C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/SquareRootBlockTb
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5428 C:\Users\Pedro\Dropbox\UA\CR\Project\CR-Project\SquareRootBlockTb\SquareRootBlockTb.xpr
# Log file: C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/SquareRootBlockTb/vivado.log
# Journal file: C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/SquareRootBlockTb\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/SquareRootBlockTb/SquareRootBlockTb.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 714.730 ; gain = 79.656
update_compile_order -fileset sources_1
set_property -name {xsim.simulate.runtime} -value {1000ns} -objects [get_filesets sim_1]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/SquareRootBlockTb/SquareRootBlockTb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SquareRootTb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/SquareRootBlockTb/SquareRootBlockTb.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SquareRootTb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRoot.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SquareRoot'
INFO: [VRFC 10-3107] analyzing entity 'flipFlopDPET'
INFO: [VRFC 10-3107] analyzing entity 'RegisterNBits'
INFO: [VRFC 10-3107] analyzing entity 'RegisterBank'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootBasicBlock.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SquareRootBasicBlock'
INFO: [VRFC 10-3107] analyzing entity 'comparatorLessThan'
INFO: [VRFC 10-3107] analyzing entity 'mux2NtoN'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SquareRootTb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/SquareRootBlockTb/SquareRootBlockTb.sim/sim_1/behav/xsim'
"xelab -wto be929b24a1ae4b259b8e38f4140539f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SquareRootTb_behav xil_defaultlib.SquareRootTb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto be929b24a1ae4b259b8e38f4140539f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SquareRootTb_behav xil_defaultlib.SquareRootTb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture structural of entity xil_defaultlib.comparatorLessThan [\comparatorLessThan(word_size=16...]
Compiling architecture behavioral of entity xil_defaultlib.mux2NtoN [\mux2NtoN(word_size=16)\]
Compiling architecture structural of entity xil_defaultlib.SquareRootBasicBlock [\SquareRootBasicBlock(word_size=...]
Compiling architecture behavioral of entity xil_defaultlib.flipFlopDPET [flipflopdpet_default]
Compiling architecture structural of entity xil_defaultlib.RegisterNBits [\RegisterNBits(word_size=16)\]
Compiling architecture structural of entity xil_defaultlib.RegisterBank [\RegisterBank(word_size=16)\]
Compiling architecture structural of entity xil_defaultlib.SquareRoot [\SquareRoot(data_width=16)\]
Compiling architecture stimulus of entity xil_defaultlib.squareroottb
Built simulation snapshot SquareRootTb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/SquareRootBlockTb/SquareRootBlockTb.sim/sim_1/behav/xsim/xsim.dir/SquareRootTb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/SquareRootBlockTb/SquareRootBlockTb.sim/sim_1/behav/xsim/xsim.dir/SquareRootTb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Jul 13 12:24:49 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Jul 13 12:24:49 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 852.699 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/SquareRootBlockTb/SquareRootBlockTb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SquareRootTb_behav -key {Behavioral:sim_1:Functional:SquareRootTb} -tclbatch {SquareRootTb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source SquareRootTb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Error on SQRT Value for word 0004
Time: 10 ns  Iteration: 0  Process: /SquareRootTb/stimul_proc  File: C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd
Error: Error on IS_SQUARE_NUM Value for word 0004
Time: 10 ns  Iteration: 0  Process: /SquareRootTb/stimul_proc  File: C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd
Error: Error on REMAINER Value for word 0004
Time: 10 ns  Iteration: 0  Process: /SquareRootTb/stimul_proc  File: C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd
Error: Error on SQRT Value for word 000A
Time: 20 ns  Iteration: 0  Process: /SquareRootTb/stimul_proc  File: C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd
Error: Error on REMAINER Value for word 000A
Time: 20 ns  Iteration: 0  Process: /SquareRootTb/stimul_proc  File: C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd
Error: Error on SQRT Value for word 0049
Time: 30 ns  Iteration: 0  Process: /SquareRootTb/stimul_proc  File: C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd
Error: Error on REMAINER Value for word 0049
Time: 30 ns  Iteration: 0  Process: /SquareRootTb/stimul_proc  File: C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd
Error: Error on SQRT Value for word 007F
Time: 40 ns  Iteration: 0  Process: /SquareRootTb/stimul_proc  File: C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd
Error: Error on REMAINER Value for word 007F
Time: 40 ns  Iteration: 0  Process: /SquareRootTb/stimul_proc  File: C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd
Error: Error on SQRT Value for word 0080
Time: 50 ns  Iteration: 0  Process: /SquareRootTb/stimul_proc  File: C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd
Error: Error on REMAINER Value for word 0080
Time: 50 ns  Iteration: 0  Process: /SquareRootTb/stimul_proc  File: C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd
Error: Error on SQRT Value for word E11C
Time: 60 ns  Iteration: 0  Process: /SquareRootTb/stimul_proc  File: C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd
Error: Error on REMAINER Value for word E11C
Time: 60 ns  Iteration: 0  Process: /SquareRootTb/stimul_proc  File: C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd
Error: Error on SQRT Value for word AB83
Time: 70 ns  Iteration: 0  Process: /SquareRootTb/stimul_proc  File: C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd
Error: Error on REMAINER Value for word AB83
Time: 70 ns  Iteration: 0  Process: /SquareRootTb/stimul_proc  File: C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SquareRootTb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 864.160 ; gain = 11.461
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 864.160 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/SquareRootBlockTb/SquareRootBlockTb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SquareRootTb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/SquareRootBlockTb/SquareRootBlockTb.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SquareRootTb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SquareRootTb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/SquareRootBlockTb/SquareRootBlockTb.sim/sim_1/behav/xsim'
"xelab -wto be929b24a1ae4b259b8e38f4140539f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SquareRootTb_behav xil_defaultlib.SquareRootTb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto be929b24a1ae4b259b8e38f4140539f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SquareRootTb_behav xil_defaultlib.SquareRootTb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture structural of entity xil_defaultlib.comparatorLessThan [\comparatorLessThan(word_size=16...]
Compiling architecture behavioral of entity xil_defaultlib.mux2NtoN [\mux2NtoN(word_size=16)\]
Compiling architecture structural of entity xil_defaultlib.SquareRootBasicBlock [\SquareRootBasicBlock(word_size=...]
Compiling architecture behavioral of entity xil_defaultlib.flipFlopDPET [flipflopdpet_default]
Compiling architecture structural of entity xil_defaultlib.RegisterNBits [\RegisterNBits(word_size=16)\]
Compiling architecture structural of entity xil_defaultlib.RegisterBank [\RegisterBank(word_size=16)\]
Compiling architecture structural of entity xil_defaultlib.SquareRoot [\SquareRoot(data_width=16)\]
Compiling architecture stimulus of entity xil_defaultlib.squareroottb
Built simulation snapshot SquareRootTb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/SquareRootBlockTb/SquareRootBlockTb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SquareRootTb_behav -key {Behavioral:sim_1:Functional:SquareRootTb} -tclbatch {SquareRootTb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source SquareRootTb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Error on SQRT Value for word 0004
Time: 100 ns  Iteration: 0  Process: /SquareRootTb/stimul_proc  File: C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd
Error: Error on IS_SQUARE_NUM Value for word 0004
Time: 100 ns  Iteration: 0  Process: /SquareRootTb/stimul_proc  File: C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd
Error: Error on REMAINER Value for word 0004
Time: 100 ns  Iteration: 0  Process: /SquareRootTb/stimul_proc  File: C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd
Error: Error on SQRT Value for word 000A
Time: 200 ns  Iteration: 0  Process: /SquareRootTb/stimul_proc  File: C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd
Error: Error on IS_SQUARE_NUM Value for word 000A
Time: 200 ns  Iteration: 0  Process: /SquareRootTb/stimul_proc  File: C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd
Error: Error on REMAINER Value for word 000A
Time: 200 ns  Iteration: 0  Process: /SquareRootTb/stimul_proc  File: C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd
Error: Error on SQRT Value for word 0049
Time: 300 ns  Iteration: 0  Process: /SquareRootTb/stimul_proc  File: C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd
Error: Error on REMAINER Value for word 0049
Time: 300 ns  Iteration: 0  Process: /SquareRootTb/stimul_proc  File: C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd
Error: Error on SQRT Value for word 007F
Time: 400 ns  Iteration: 0  Process: /SquareRootTb/stimul_proc  File: C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd
Error: Error on REMAINER Value for word 007F
Time: 400 ns  Iteration: 0  Process: /SquareRootTb/stimul_proc  File: C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd
Error: Error on REMAINER Value for word 0080
Time: 500 ns  Iteration: 0  Process: /SquareRootTb/stimul_proc  File: C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd
Error: Error on SQRT Value for word E11C
Time: 600 ns  Iteration: 0  Process: /SquareRootTb/stimul_proc  File: C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd
Error: Error on REMAINER Value for word E11C
Time: 600 ns  Iteration: 0  Process: /SquareRootTb/stimul_proc  File: C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd
Error: Error on SQRT Value for word AB83
Time: 700 ns  Iteration: 0  Process: /SquareRootTb/stimul_proc  File: C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd
Error: Error on REMAINER Value for word AB83
Time: 700 ns  Iteration: 0  Process: /SquareRootTb/stimul_proc  File: C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SquareRootTb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 864.160 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/SquareRootBlockTb/SquareRootBlockTb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SquareRootTb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/SquareRootBlockTb/SquareRootBlockTb.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SquareRootTb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SquareRootTb'
ERROR: [VRFC 10-4982] syntax error near 'for' [C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd:93]
ERROR: [VRFC 10-1471] type error near ns ; current type time; expected type  void [C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd:93]
ERROR: [VRFC 10-3782] unit 'stimulus' ignored due to previous errors [C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd:40]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/SquareRootBlockTb/SquareRootBlockTb.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/SquareRootBlockTb/SquareRootBlockTb.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/SquareRootBlockTb/SquareRootBlockTb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SquareRootTb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/SquareRootBlockTb/SquareRootBlockTb.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SquareRootTb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SquareRootTb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/SquareRootBlockTb/SquareRootBlockTb.sim/sim_1/behav/xsim'
"xelab -wto be929b24a1ae4b259b8e38f4140539f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SquareRootTb_behav xil_defaultlib.SquareRootTb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto be929b24a1ae4b259b8e38f4140539f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SquareRootTb_behav xil_defaultlib.SquareRootTb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 32 elements ; expected 16 [C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd:154]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit squareroottb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/SquareRootBlockTb/SquareRootBlockTb.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/SquareRootBlockTb/SquareRootBlockTb.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/SquareRootBlockTb/SquareRootBlockTb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SquareRootTb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/SquareRootBlockTb/SquareRootBlockTb.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SquareRootTb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SquareRootTb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/SquareRootBlockTb/SquareRootBlockTb.sim/sim_1/behav/xsim'
"xelab -wto be929b24a1ae4b259b8e38f4140539f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SquareRootTb_behav xil_defaultlib.SquareRootTb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto be929b24a1ae4b259b8e38f4140539f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SquareRootTb_behav xil_defaultlib.SquareRootTb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 16 elements ; expected 32 [C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd:131]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit squareroottb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/SquareRootBlockTb/SquareRootBlockTb.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/SquareRootBlockTb/SquareRootBlockTb.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/SquareRootBlockTb/SquareRootBlockTb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SquareRootTb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/SquareRootBlockTb/SquareRootBlockTb.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SquareRootTb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SquareRootTb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/SquareRootBlockTb/SquareRootBlockTb.sim/sim_1/behav/xsim'
"xelab -wto be929b24a1ae4b259b8e38f4140539f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SquareRootTb_behav xil_defaultlib.SquareRootTb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto be929b24a1ae4b259b8e38f4140539f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SquareRootTb_behav xil_defaultlib.SquareRootTb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture structural of entity xil_defaultlib.comparatorLessThan [\comparatorLessThan(word_size=32...]
Compiling architecture behavioral of entity xil_defaultlib.mux2NtoN [\mux2NtoN(word_size=32)\]
Compiling architecture structural of entity xil_defaultlib.SquareRootBasicBlock [\SquareRootBasicBlock(word_size=...]
Compiling architecture behavioral of entity xil_defaultlib.flipFlopDPET [flipflopdpet_default]
Compiling architecture structural of entity xil_defaultlib.RegisterNBits [\RegisterNBits(word_size=32)\]
Compiling architecture structural of entity xil_defaultlib.RegisterBank [\RegisterBank(word_size=32)\]
Compiling architecture structural of entity xil_defaultlib.SquareRoot [squareroot_default]
Compiling architecture stimulus of entity xil_defaultlib.squareroottb
Built simulation snapshot SquareRootTb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/SquareRootBlockTb/SquareRootBlockTb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SquareRootTb_behav -key {Behavioral:sim_1:Functional:SquareRootTb} -tclbatch {SquareRootTb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source SquareRootTb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Error on SQRT Value for word 0004
Time: 130 ns  Iteration: 0  Process: /SquareRootTb/assert_proc  File: C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd
Error: Error on IS_SQUARE_NUM Value for word 0004
Time: 130 ns  Iteration: 0  Process: /SquareRootTb/assert_proc  File: C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd
Error: Error on REMAINER Value for word 0004
Time: 130 ns  Iteration: 0  Process: /SquareRootTb/assert_proc  File: C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd
Error: Error on SQRT Value for word 000A
Time: 230 ns  Iteration: 0  Process: /SquareRootTb/assert_proc  File: C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd
Error: Error on REMAINER Value for word 000A
Time: 230 ns  Iteration: 0  Process: /SquareRootTb/assert_proc  File: C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd
Error: Error on SQRT Value for word 0049
Time: 330 ns  Iteration: 0  Process: /SquareRootTb/assert_proc  File: C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd
Error: Error on IS_SQUARE_NUM Value for word 0049
Time: 330 ns  Iteration: 0  Process: /SquareRootTb/assert_proc  File: C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd
Error: Error on REMAINER Value for word 0049
Time: 330 ns  Iteration: 0  Process: /SquareRootTb/assert_proc  File: C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd
Error: Error on SQRT Value for word 007F
Time: 430 ns  Iteration: 0  Process: /SquareRootTb/assert_proc  File: C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd
Error: Error on REMAINER Value for word 007F
Time: 430 ns  Iteration: 0  Process: /SquareRootTb/assert_proc  File: C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd
Error: Error on SQRT Value for word 0080
Time: 530 ns  Iteration: 0  Process: /SquareRootTb/assert_proc  File: C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd
Error: Error on REMAINER Value for word 0080
Time: 530 ns  Iteration: 0  Process: /SquareRootTb/assert_proc  File: C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd
Error: Error on SQRT Value for word E11C
Time: 630 ns  Iteration: 0  Process: /SquareRootTb/assert_proc  File: C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd
Error: Error on REMAINER Value for word E11C
Time: 630 ns  Iteration: 0  Process: /SquareRootTb/assert_proc  File: C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd
Error: Error on SQRT Value for word AB83
Time: 730 ns  Iteration: 0  Process: /SquareRootTb/assert_proc  File: C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd
Error: Error on REMAINER Value for word AB83
Time: 730 ns  Iteration: 0  Process: /SquareRootTb/assert_proc  File: C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd
Error: Error on SQRT Value for word F27CAB83
Time: 830 ns  Iteration: 0  Process: /SquareRootTb/assert_proc  File: C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd
Error: Error on REMAINER Value for word AB83
Time: 830 ns  Iteration: 0  Process: /SquareRootTb/assert_proc  File: C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd
Error: Error on SQRT Value for word 0004
Time: 960 ns  Iteration: 0  Process: /SquareRootTb/assert_proc  File: C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd
Error: Error on IS_SQUARE_NUM Value for word 0004
Time: 960 ns  Iteration: 0  Process: /SquareRootTb/assert_proc  File: C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd
Error: Error on REMAINER Value for word 0004
Time: 960 ns  Iteration: 0  Process: /SquareRootTb/assert_proc  File: C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SquareRootTb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 866.852 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/SquareRootBlockTb/SquareRootBlockTb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SquareRootTb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/SquareRootBlockTb/SquareRootBlockTb.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SquareRootTb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SquareRootTb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/SquareRootBlockTb/SquareRootBlockTb.sim/sim_1/behav/xsim'
"xelab -wto be929b24a1ae4b259b8e38f4140539f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SquareRootTb_behav xil_defaultlib.SquareRootTb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto be929b24a1ae4b259b8e38f4140539f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SquareRootTb_behav xil_defaultlib.SquareRootTb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture structural of entity xil_defaultlib.comparatorLessThan [\comparatorLessThan(word_size=32...]
Compiling architecture behavioral of entity xil_defaultlib.mux2NtoN [\mux2NtoN(word_size=32)\]
Compiling architecture structural of entity xil_defaultlib.SquareRootBasicBlock [\SquareRootBasicBlock(word_size=...]
Compiling architecture behavioral of entity xil_defaultlib.flipFlopDPET [flipflopdpet_default]
Compiling architecture structural of entity xil_defaultlib.RegisterNBits [\RegisterNBits(word_size=32)\]
Compiling architecture structural of entity xil_defaultlib.RegisterBank [\RegisterBank(word_size=32)\]
Compiling architecture structural of entity xil_defaultlib.SquareRoot [squareroot_default]
Compiling architecture stimulus of entity xil_defaultlib.squareroottb
Built simulation snapshot SquareRootTb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/SquareRootBlockTb/SquareRootBlockTb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SquareRootTb_behav -key {Behavioral:sim_1:Functional:SquareRootTb} -tclbatch {SquareRootTb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source SquareRootTb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Error on SQRT Value for word 0004
Time: 130 ns  Iteration: 0  Process: /SquareRootTb/assert_proc  File: C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd
Error: Error on IS_SQUARE_NUM Value for word 0004
Time: 130 ns  Iteration: 0  Process: /SquareRootTb/assert_proc  File: C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd
Error: Error on REMAINER Value for word 0004
Time: 130 ns  Iteration: 0  Process: /SquareRootTb/assert_proc  File: C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd
Error: Error on SQRT Value for word 000A
Time: 230 ns  Iteration: 0  Process: /SquareRootTb/assert_proc  File: C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd
Error: Error on REMAINER Value for word 000A
Time: 230 ns  Iteration: 0  Process: /SquareRootTb/assert_proc  File: C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd
Error: Error on SQRT Value for word 0049
Time: 330 ns  Iteration: 0  Process: /SquareRootTb/assert_proc  File: C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd
Error: Error on IS_SQUARE_NUM Value for word 0049
Time: 330 ns  Iteration: 0  Process: /SquareRootTb/assert_proc  File: C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd
Error: Error on REMAINER Value for word 0049
Time: 330 ns  Iteration: 0  Process: /SquareRootTb/assert_proc  File: C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd
Error: Error on SQRT Value for word 007F
Time: 430 ns  Iteration: 0  Process: /SquareRootTb/assert_proc  File: C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd
Error: Error on REMAINER Value for word 007F
Time: 430 ns  Iteration: 0  Process: /SquareRootTb/assert_proc  File: C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd
Error: Error on SQRT Value for word 0080
Time: 530 ns  Iteration: 0  Process: /SquareRootTb/assert_proc  File: C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd
Error: Error on REMAINER Value for word 0080
Time: 530 ns  Iteration: 0  Process: /SquareRootTb/assert_proc  File: C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd
Error: Error on SQRT Value for word E11C
Time: 630 ns  Iteration: 0  Process: /SquareRootTb/assert_proc  File: C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd
Error: Error on REMAINER Value for word E11C
Time: 630 ns  Iteration: 0  Process: /SquareRootTb/assert_proc  File: C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd
Error: Error on SQRT Value for word AB83
Time: 730 ns  Iteration: 0  Process: /SquareRootTb/assert_proc  File: C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd
Error: Error on REMAINER Value for word AB83
Time: 730 ns  Iteration: 0  Process: /SquareRootTb/assert_proc  File: C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd
Error: Error on SQRT Value for word F27CAB83
Time: 830 ns  Iteration: 0  Process: /SquareRootTb/assert_proc  File: C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd
Error: Error on REMAINER Value for word AB83
Time: 830 ns  Iteration: 0  Process: /SquareRootTb/assert_proc  File: C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd
Error: Error on SQRT Value for word 0004
Time: 960 ns  Iteration: 0  Process: /SquareRootTb/assert_proc  File: C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd
Error: Error on IS_SQUARE_NUM Value for word 0004
Time: 960 ns  Iteration: 0  Process: /SquareRootTb/assert_proc  File: C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd
Error: Error on REMAINER Value for word 0004
Time: 960 ns  Iteration: 0  Process: /SquareRootTb/assert_proc  File: C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SquareRootTb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 969.344 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/SquareRootBlockTb/SquareRootBlockTb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SquareRootTb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/SquareRootBlockTb/SquareRootBlockTb.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SquareRootTb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SquareRootTb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/SquareRootBlockTb/SquareRootBlockTb.sim/sim_1/behav/xsim'
"xelab -wto be929b24a1ae4b259b8e38f4140539f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SquareRootTb_behav xil_defaultlib.SquareRootTb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto be929b24a1ae4b259b8e38f4140539f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SquareRootTb_behav xil_defaultlib.SquareRootTb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture structural of entity xil_defaultlib.comparatorLessThan [\comparatorLessThan(word_size=32...]
Compiling architecture behavioral of entity xil_defaultlib.mux2NtoN [\mux2NtoN(word_size=32)\]
Compiling architecture structural of entity xil_defaultlib.SquareRootBasicBlock [\SquareRootBasicBlock(word_size=...]
Compiling architecture behavioral of entity xil_defaultlib.flipFlopDPET [flipflopdpet_default]
Compiling architecture structural of entity xil_defaultlib.RegisterNBits [\RegisterNBits(word_size=32)\]
Compiling architecture structural of entity xil_defaultlib.RegisterBank [\RegisterBank(word_size=32)\]
Compiling architecture structural of entity xil_defaultlib.SquareRoot [squareroot_default]
Compiling architecture stimulus of entity xil_defaultlib.squareroottb
Built simulation snapshot SquareRootTb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/SquareRootBlockTb/SquareRootBlockTb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SquareRootTb_behav -key {Behavioral:sim_1:Functional:SquareRootTb} -tclbatch {SquareRootTb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source SquareRootTb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SquareRootTb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 969.344 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/SquareRootBlockTb/SquareRootBlockTb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SquareRootTb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/SquareRootBlockTb/SquareRootBlockTb.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SquareRootTb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SquareRootTb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/SquareRootBlockTb/SquareRootBlockTb.sim/sim_1/behav/xsim'
"xelab -wto be929b24a1ae4b259b8e38f4140539f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SquareRootTb_behav xil_defaultlib.SquareRootTb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto be929b24a1ae4b259b8e38f4140539f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SquareRootTb_behav xil_defaultlib.SquareRootTb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture structural of entity xil_defaultlib.comparatorLessThan [\comparatorLessThan(word_size=32...]
Compiling architecture behavioral of entity xil_defaultlib.mux2NtoN [\mux2NtoN(word_size=32)\]
Compiling architecture structural of entity xil_defaultlib.SquareRootBasicBlock [\SquareRootBasicBlock(word_size=...]
Compiling architecture behavioral of entity xil_defaultlib.flipFlopDPET [flipflopdpet_default]
Compiling architecture structural of entity xil_defaultlib.RegisterNBits [\RegisterNBits(word_size=32)\]
Compiling architecture structural of entity xil_defaultlib.RegisterBank [\RegisterBank(word_size=32)\]
Compiling architecture structural of entity xil_defaultlib.SquareRoot [squareroot_default]
Compiling architecture stimulus of entity xil_defaultlib.squareroottb
Built simulation snapshot SquareRootTb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/SquareRootBlockTb/SquareRootBlockTb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SquareRootTb_behav -key {Behavioral:sim_1:Functional:SquareRootTb} -tclbatch {SquareRootTb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source SquareRootTb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Error on SQRT Value for word 0004
Time: 290 ns  Iteration: 0  Process: /SquareRootTb/assert_proc  File: C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd
Error: Error on IS_SQUARE_NUM Value for word 0004
Time: 290 ns  Iteration: 0  Process: /SquareRootTb/assert_proc  File: C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd
Error: Error on REMAINER Value for word 0004
Time: 290 ns  Iteration: 0  Process: /SquareRootTb/assert_proc  File: C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd
Error: Error on SQRT Value for word 000A
Time: 390 ns  Iteration: 0  Process: /SquareRootTb/assert_proc  File: C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd
Error: Error on IS_SQUARE_NUM Value for word 000A
Time: 390 ns  Iteration: 0  Process: /SquareRootTb/assert_proc  File: C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd
Error: Error on REMAINER Value for word 000A
Time: 390 ns  Iteration: 0  Process: /SquareRootTb/assert_proc  File: C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd
Error: Error on SQRT Value for word 0049
Time: 490 ns  Iteration: 0  Process: /SquareRootTb/assert_proc  File: C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd
Error: Error on REMAINER Value for word 0049
Time: 490 ns  Iteration: 0  Process: /SquareRootTb/assert_proc  File: C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd
Error: Error on SQRT Value for word 007F
Time: 590 ns  Iteration: 0  Process: /SquareRootTb/assert_proc  File: C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd
Error: Error on REMAINER Value for word 007F
Time: 590 ns  Iteration: 0  Process: /SquareRootTb/assert_proc  File: C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd
Error: Error on REMAINER Value for word 0080
Time: 690 ns  Iteration: 0  Process: /SquareRootTb/assert_proc  File: C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd
Error: Error on SQRT Value for word E11C
Time: 790 ns  Iteration: 0  Process: /SquareRootTb/assert_proc  File: C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd
Error: Error on REMAINER Value for word E11C
Time: 790 ns  Iteration: 0  Process: /SquareRootTb/assert_proc  File: C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd
Error: Error on SQRT Value for word AB83
Time: 890 ns  Iteration: 0  Process: /SquareRootTb/assert_proc  File: C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd
Error: Error on REMAINER Value for word AB83
Time: 890 ns  Iteration: 0  Process: /SquareRootTb/assert_proc  File: C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SquareRootTb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 969.344 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {2000ns} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/SquareRootBlockTb/SquareRootBlockTb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SquareRootTb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/SquareRootBlockTb/SquareRootBlockTb.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SquareRootTb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SquareRootTb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/SquareRootBlockTb/SquareRootBlockTb.sim/sim_1/behav/xsim'
"xelab -wto be929b24a1ae4b259b8e38f4140539f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SquareRootTb_behav xil_defaultlib.SquareRootTb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto be929b24a1ae4b259b8e38f4140539f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SquareRootTb_behav xil_defaultlib.SquareRootTb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture structural of entity xil_defaultlib.comparatorLessThan [\comparatorLessThan(word_size=32...]
Compiling architecture behavioral of entity xil_defaultlib.mux2NtoN [\mux2NtoN(word_size=32)\]
Compiling architecture structural of entity xil_defaultlib.SquareRootBasicBlock [\SquareRootBasicBlock(word_size=...]
Compiling architecture behavioral of entity xil_defaultlib.flipFlopDPET [flipflopdpet_default]
Compiling architecture structural of entity xil_defaultlib.RegisterNBits [\RegisterNBits(word_size=32)\]
Compiling architecture structural of entity xil_defaultlib.RegisterBank [\RegisterBank(word_size=32)\]
Compiling architecture structural of entity xil_defaultlib.SquareRoot [squareroot_default]
Compiling architecture stimulus of entity xil_defaultlib.squareroottb
Built simulation snapshot SquareRootTb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/SquareRootBlockTb/SquareRootBlockTb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SquareRootTb_behav -key {Behavioral:sim_1:Functional:SquareRootTb} -tclbatch {SquareRootTb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source SquareRootTb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SquareRootTb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 969.344 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/SquareRootBlockTb/SquareRootBlockTb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SquareRootTb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/SquareRootBlockTb/SquareRootBlockTb.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SquareRootTb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/SquareRootBlockTb/SquareRootBlockTb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/SquareRootBlockTb/SquareRootBlockTb.sim/sim_1/behav/xsim'
"xelab -wto be929b24a1ae4b259b8e38f4140539f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SquareRootTb_behav xil_defaultlib.SquareRootTb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto be929b24a1ae4b259b8e38f4140539f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SquareRootTb_behav xil_defaultlib.SquareRootTb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 969.344 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 969.344 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {1200ns} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/SquareRootBlockTb/SquareRootBlockTb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SquareRootTb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/SquareRootBlockTb/SquareRootBlockTb.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SquareRootTb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/SquareRootBlockTb/SquareRootBlockTb.sim/sim_1/behav/xsim'
"xelab -wto be929b24a1ae4b259b8e38f4140539f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SquareRootTb_behav xil_defaultlib.SquareRootTb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto be929b24a1ae4b259b8e38f4140539f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SquareRootTb_behav xil_defaultlib.SquareRootTb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/SquareRootBlockTb/SquareRootBlockTb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SquareRootTb_behav -key {Behavioral:sim_1:Functional:SquareRootTb} -tclbatch {SquareRootTb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source SquareRootTb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1200ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SquareRootTb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1200ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 969.344 ; gain = 0.000
save_wave_config {C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/SquareRootBlockTb/SquareRootTb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/SquareRootBlockTb/SquareRootBlockTb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SquareRootTb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/SquareRootBlockTb/SquareRootBlockTb.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SquareRootTb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SquareRootTb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/SquareRootBlockTb/SquareRootBlockTb.sim/sim_1/behav/xsim'
"xelab -wto be929b24a1ae4b259b8e38f4140539f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SquareRootTb_behav xil_defaultlib.SquareRootTb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto be929b24a1ae4b259b8e38f4140539f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SquareRootTb_behav xil_defaultlib.SquareRootTb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture structural of entity xil_defaultlib.comparatorLessThan [\comparatorLessThan(word_size=32...]
Compiling architecture behavioral of entity xil_defaultlib.mux2NtoN [\mux2NtoN(word_size=32)\]
Compiling architecture structural of entity xil_defaultlib.SquareRootBasicBlock [\SquareRootBasicBlock(word_size=...]
Compiling architecture behavioral of entity xil_defaultlib.flipFlopDPET [flipflopdpet_default]
Compiling architecture structural of entity xil_defaultlib.RegisterNBits [\RegisterNBits(word_size=32)\]
Compiling architecture structural of entity xil_defaultlib.RegisterBank [\RegisterBank(word_size=32)\]
Compiling architecture structural of entity xil_defaultlib.SquareRoot [squareroot_default]
Compiling architecture stimulus of entity xil_defaultlib.squareroottb
Built simulation snapshot SquareRootTb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/SquareRootBlockTb/SquareRootBlockTb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SquareRootTb_behav -key {Behavioral:sim_1:Functional:SquareRootTb} -tclbatch {SquareRootTb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source SquareRootTb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1200ns
Error: Error on SQRT Value for word 0004
Time: 1200 ns  Iteration: 0  Process: /SquareRootTb/assert_proc  File: C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd
Error: Error on IS_SQUARE_NUM Value for word 0004
Time: 1200 ns  Iteration: 0  Process: /SquareRootTb/assert_proc  File: C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd
Error: Error on REMAINER Value for word 0004
Time: 1200 ns  Iteration: 0  Process: /SquareRootTb/assert_proc  File: C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SquareRootTb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1200ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 982.684 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/SquareRootBlockTb/SquareRootBlockTb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SquareRootTb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/SquareRootBlockTb/SquareRootBlockTb.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SquareRootTb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SquareRootTb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/SquareRootBlockTb/SquareRootBlockTb.sim/sim_1/behav/xsim'
"xelab -wto be929b24a1ae4b259b8e38f4140539f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SquareRootTb_behav xil_defaultlib.SquareRootTb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto be929b24a1ae4b259b8e38f4140539f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SquareRootTb_behav xil_defaultlib.SquareRootTb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture structural of entity xil_defaultlib.comparatorLessThan [\comparatorLessThan(word_size=32...]
Compiling architecture behavioral of entity xil_defaultlib.mux2NtoN [\mux2NtoN(word_size=32)\]
Compiling architecture structural of entity xil_defaultlib.SquareRootBasicBlock [\SquareRootBasicBlock(word_size=...]
Compiling architecture behavioral of entity xil_defaultlib.flipFlopDPET [flipflopdpet_default]
Compiling architecture structural of entity xil_defaultlib.RegisterNBits [\RegisterNBits(word_size=32)\]
Compiling architecture structural of entity xil_defaultlib.RegisterBank [\RegisterBank(word_size=32)\]
Compiling architecture structural of entity xil_defaultlib.SquareRoot [squareroot_default]
Compiling architecture stimulus of entity xil_defaultlib.squareroottb
Built simulation snapshot SquareRootTb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/SquareRootBlockTb/SquareRootBlockTb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SquareRootTb_behav -key {Behavioral:sim_1:Functional:SquareRootTb} -tclbatch {SquareRootTb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source SquareRootTb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1200ns
Error: Error on SQRT Value for word 0004
Time: 400 ns  Iteration: 0  Process: /SquareRootTb/assert_proc  File: C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd
Error: Error on IS_SQUARE_NUM Value for word 0004
Time: 400 ns  Iteration: 0  Process: /SquareRootTb/assert_proc  File: C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd
Error: Error on REMAINER Value for word 0004
Time: 400 ns  Iteration: 0  Process: /SquareRootTb/assert_proc  File: C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd
Error: Error on SQRT Value for word 000A
Time: 500 ns  Iteration: 0  Process: /SquareRootTb/assert_proc  File: C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd
Error: Error on REMAINER Value for word 000A
Time: 500 ns  Iteration: 0  Process: /SquareRootTb/assert_proc  File: C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd
Error: Error on SQRT Value for word 0049
Time: 600 ns  Iteration: 0  Process: /SquareRootTb/assert_proc  File: C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd
Error: Error on REMAINER Value for word 0049
Time: 600 ns  Iteration: 0  Process: /SquareRootTb/assert_proc  File: C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd
Error: Error on REMAINER Value for word 007F
Time: 700 ns  Iteration: 0  Process: /SquareRootTb/assert_proc  File: C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd
Error: Error on SQRT Value for word 0080
Time: 800 ns  Iteration: 0  Process: /SquareRootTb/assert_proc  File: C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd
Error: Error on REMAINER Value for word 0080
Time: 800 ns  Iteration: 0  Process: /SquareRootTb/assert_proc  File: C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd
Error: Error on SQRT Value for word E11C
Time: 900 ns  Iteration: 0  Process: /SquareRootTb/assert_proc  File: C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd
Error: Error on REMAINER Value for word E11C
Time: 900 ns  Iteration: 0  Process: /SquareRootTb/assert_proc  File: C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd
Error: Error on SQRT Value for word AB83
Time: 1 us  Iteration: 0  Process: /SquareRootTb/assert_proc  File: C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd
Error: Error on REMAINER Value for word AB83
Time: 1 us  Iteration: 0  Process: /SquareRootTb/assert_proc  File: C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SquareRootTb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1200ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 982.684 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/SquareRootBlockTb/SquareRootBlockTb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SquareRootTb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/SquareRootBlockTb/SquareRootBlockTb.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SquareRootTb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SquareRootTb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/SquareRootBlockTb/SquareRootBlockTb.sim/sim_1/behav/xsim'
"xelab -wto be929b24a1ae4b259b8e38f4140539f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SquareRootTb_behav xil_defaultlib.SquareRootTb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto be929b24a1ae4b259b8e38f4140539f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SquareRootTb_behav xil_defaultlib.SquareRootTb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture structural of entity xil_defaultlib.comparatorLessThan [\comparatorLessThan(word_size=32...]
Compiling architecture behavioral of entity xil_defaultlib.mux2NtoN [\mux2NtoN(word_size=32)\]
Compiling architecture structural of entity xil_defaultlib.SquareRootBasicBlock [\SquareRootBasicBlock(word_size=...]
Compiling architecture behavioral of entity xil_defaultlib.flipFlopDPET [flipflopdpet_default]
Compiling architecture structural of entity xil_defaultlib.RegisterNBits [\RegisterNBits(word_size=32)\]
Compiling architecture structural of entity xil_defaultlib.RegisterBank [\RegisterBank(word_size=32)\]
Compiling architecture structural of entity xil_defaultlib.SquareRoot [squareroot_default]
Compiling architecture stimulus of entity xil_defaultlib.squareroottb
Built simulation snapshot SquareRootTb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/SquareRootBlockTb/SquareRootBlockTb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SquareRootTb_behav -key {Behavioral:sim_1:Functional:SquareRootTb} -tclbatch {SquareRootTb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source SquareRootTb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1200ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SquareRootTb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1200ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 982.684 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/SquareRootBlockTb/SquareRootBlockTb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SquareRootTb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/SquareRootBlockTb/SquareRootBlockTb.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SquareRootTb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SquareRootTb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/SquareRootBlockTb/SquareRootBlockTb.sim/sim_1/behav/xsim'
"xelab -wto be929b24a1ae4b259b8e38f4140539f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SquareRootTb_behav xil_defaultlib.SquareRootTb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto be929b24a1ae4b259b8e38f4140539f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SquareRootTb_behav xil_defaultlib.SquareRootTb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture structural of entity xil_defaultlib.comparatorLessThan [\comparatorLessThan(word_size=32...]
Compiling architecture behavioral of entity xil_defaultlib.mux2NtoN [\mux2NtoN(word_size=32)\]
Compiling architecture structural of entity xil_defaultlib.SquareRootBasicBlock [\SquareRootBasicBlock(word_size=...]
Compiling architecture behavioral of entity xil_defaultlib.flipFlopDPET [flipflopdpet_default]
Compiling architecture structural of entity xil_defaultlib.RegisterNBits [\RegisterNBits(word_size=32)\]
Compiling architecture structural of entity xil_defaultlib.RegisterBank [\RegisterBank(word_size=32)\]
Compiling architecture structural of entity xil_defaultlib.SquareRoot [squareroot_default]
Compiling architecture stimulus of entity xil_defaultlib.squareroottb
Built simulation snapshot SquareRootTb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/SquareRootBlockTb/SquareRootBlockTb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SquareRootTb_behav -key {Behavioral:sim_1:Functional:SquareRootTb} -tclbatch {SquareRootTb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source SquareRootTb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1200ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SquareRootTb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1200ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 982.684 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/SquareRootBlockTb/SquareRootBlockTb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SquareRootTb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/SquareRootBlockTb/SquareRootBlockTb.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SquareRootTb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRoot.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SquareRoot'
INFO: [VRFC 10-3107] analyzing entity 'flipFlopDPET'
INFO: [VRFC 10-3107] analyzing entity 'RegisterNBits'
INFO: [VRFC 10-3107] analyzing entity 'RegisterBank'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootBasicBlock.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SquareRootBasicBlock'
INFO: [VRFC 10-3107] analyzing entity 'comparatorLessThan'
INFO: [VRFC 10-3107] analyzing entity 'mux2NtoN'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootTb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SquareRootTb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/SquareRootBlockTb/SquareRootBlockTb.sim/sim_1/behav/xsim'
"xelab -wto be929b24a1ae4b259b8e38f4140539f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SquareRootTb_behav xil_defaultlib.SquareRootTb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto be929b24a1ae4b259b8e38f4140539f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SquareRootTb_behav xil_defaultlib.SquareRootTb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture structural of entity xil_defaultlib.comparatorLessThan [\comparatorLessThan(word_size=32...]
Compiling architecture behavioral of entity xil_defaultlib.mux2NtoN [\mux2NtoN(word_size=32)\]
Compiling architecture structural of entity xil_defaultlib.SquareRootBasicBlock [\SquareRootBasicBlock(word_size=...]
Compiling architecture behavioral of entity xil_defaultlib.flipFlopDPET [flipflopdpet_default]
Compiling architecture structural of entity xil_defaultlib.RegisterNBits [\RegisterNBits(word_size=32)\]
Compiling architecture structural of entity xil_defaultlib.RegisterBank [\RegisterBank(word_size=32)\]
Compiling architecture structural of entity xil_defaultlib.SquareRoot [squareroot_default]
Compiling architecture stimulus of entity xil_defaultlib.squareroottb
Built simulation snapshot SquareRootTb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/SquareRootBlockTb/SquareRootBlockTb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SquareRootTb_behav -key {Behavioral:sim_1:Functional:SquareRootTb} -tclbatch {SquareRootTb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source SquareRootTb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1200ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SquareRootTb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1200ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 994.465 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jul 13 15:30:20 2020...
