{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Web Edition " "Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 13 11:05:20 2013 " "Info: Processing started: Sat Apr 13 11:05:20 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off FaceDetection -c FaceDetection --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off FaceDetection -c FaceDetection --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "GPIO_1\[0\] " "Info: Assuming node \"GPIO_1\[0\]\" is an undefined clock" {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "I2C_CCD_Config:u8\|mI2C_CTRL_CLK " "Info: Detected ripple clock \"I2C_CCD_Config:u8\|mI2C_CTRL_CLK\" as buffer" {  } { { "I2C_CCD_Config.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_CCD_Config.v" 68 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_CCD_Config:u8\|mI2C_CTRL_CLK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "rClk\[0\] " "Info: Detected ripple clock \"rClk\[0\]\" as buffer" {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 146 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "rClk\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "sdram_pll:u6\|altpll:altpll_component\|_clk0 register Reset_Delay:u2\|oRST_0 register Sdram_Control_4Port:u7\|RD_MASK\[0\] -1.754 ns " "Info: Slack time is -1.754 ns for clock \"sdram_pll:u6\|altpll:altpll_component\|_clk0\" between source register \"Reset_Delay:u2\|oRST_0\" and destination register \"Sdram_Control_4Port:u7\|RD_MASK\[0\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "1.244 ns + Largest register register " "Info: + Largest register to register requirement is 1.244 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "1.813 ns + " "Info: + Setup relationship between source and destination is 1.813 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 1.813 ns " "Info: + Latch edge is 1.813 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination sdram_pll:u6\|altpll:altpll_component\|_clk0 8.000 ns -2.187 ns  50 " "Info: Clock period of Destination clock \"sdram_pll:u6\|altpll:altpll_component\|_clk0\" is 8.000 ns with  offset of -2.187 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.355 ns + Largest " "Info: + Largest clock skew is -0.355 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sdram_pll:u6\|altpll:altpll_component\|_clk0 destination 2.314 ns + Shortest register " "Info: + Shortest clock path from clock \"sdram_pll:u6\|altpll:altpll_component\|_clk0\" to destination register is 2.314 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sdram_pll:u6\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'sdram_pll:u6\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_pll:u6|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.853 ns) + CELL(0.000 ns) 0.853 ns sdram_pll:u6\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 544 " "Info: 2: + IC(0.853 ns) + CELL(0.000 ns) = 0.853 ns; Loc. = CLKCTRL_G3; Fanout = 544; COMB Node = 'sdram_pll:u6\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.853 ns" { sdram_pll:u6|altpll:altpll_component|_clk0 sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.924 ns) + CELL(0.537 ns) 2.314 ns Sdram_Control_4Port:u7\|RD_MASK\[0\] 3 REG LCFF_X22_Y14_N3 3 " "Info: 3: + IC(0.924 ns) + CELL(0.537 ns) = 2.314 ns; Loc. = LCFF_X22_Y14_N3; Fanout = 3; REG Node = 'Sdram_Control_4Port:u7\|RD_MASK\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.461 ns" { sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u7|RD_MASK[0] } "NODE_NAME" } } { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 564 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 23.21 % ) " "Info: Total cell delay = 0.537 ns ( 23.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.777 ns ( 76.79 % ) " "Info: Total interconnect delay = 1.777 ns ( 76.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.314 ns" { sdram_pll:u6|altpll:altpll_component|_clk0 sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u7|RD_MASK[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.314 ns" { sdram_pll:u6|altpll:altpll_component|_clk0 {} sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u7|RD_MASK[0] {} } { 0.000ns 0.853ns 0.924ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.669 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 2.669 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns CLOCK_50 1 CLK PIN_L1 5 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_L1; Fanout = 5; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.000 ns) 1.207 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 94 " "Info: 2: + IC(0.218 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.218 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.925 ns) + CELL(0.537 ns) 2.669 ns Reset_Delay:u2\|oRST_0 3 REG LCFF_X24_Y14_N1 11 " "Info: 3: + IC(0.925 ns) + CELL(0.537 ns) = 2.669 ns; Loc. = LCFF_X24_Y14_N1; Fanout = 11; REG Node = 'Reset_Delay:u2\|oRST_0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.462 ns" { CLOCK_50~clkctrl Reset_Delay:u2|oRST_0 } "NODE_NAME" } } { "Reset_Delay.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Reset_Delay.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 57.17 % ) " "Info: Total cell delay = 1.526 ns ( 57.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.143 ns ( 42.83 % ) " "Info: Total interconnect delay = 1.143 ns ( 42.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { CLOCK_50 CLOCK_50~clkctrl Reset_Delay:u2|oRST_0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} Reset_Delay:u2|oRST_0 {} } { 0.000ns 0.000ns 0.218ns 0.925ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.314 ns" { sdram_pll:u6|altpll:altpll_component|_clk0 sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u7|RD_MASK[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.314 ns" { sdram_pll:u6|altpll:altpll_component|_clk0 {} sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u7|RD_MASK[0] {} } { 0.000ns 0.853ns 0.924ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { CLOCK_50 CLOCK_50~clkctrl Reset_Delay:u2|oRST_0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} Reset_Delay:u2|oRST_0 {} } { 0.000ns 0.000ns 0.218ns 0.925ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "Reset_Delay.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Reset_Delay.v" 46 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 564 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.314 ns" { sdram_pll:u6|altpll:altpll_component|_clk0 sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u7|RD_MASK[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.314 ns" { sdram_pll:u6|altpll:altpll_component|_clk0 {} sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u7|RD_MASK[0] {} } { 0.000ns 0.853ns 0.924ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { CLOCK_50 CLOCK_50~clkctrl Reset_Delay:u2|oRST_0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} Reset_Delay:u2|oRST_0 {} } { 0.000ns 0.000ns 0.218ns 0.925ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.998 ns - Longest register register " "Info: - Longest register to register delay is 2.998 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Reset_Delay:u2\|oRST_0 1 REG LCFF_X24_Y14_N1 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y14_N1; Fanout = 11; REG Node = 'Reset_Delay:u2\|oRST_0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u2|oRST_0 } "NODE_NAME" } } { "Reset_Delay.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Reset_Delay.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.150 ns) 0.455 ns Sdram_Control_4Port:u7\|mRD~157 2 COMB LCCOMB_X24_Y14_N12 1 " "Info: 2: + IC(0.305 ns) + CELL(0.150 ns) = 0.455 ns; Loc. = LCCOMB_X24_Y14_N12; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u7\|mRD~157'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.455 ns" { Reset_Delay:u2|oRST_0 Sdram_Control_4Port:u7|mRD~157 } "NODE_NAME" } } { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.149 ns) 0.843 ns Sdram_Control_4Port:u7\|mRD~158 3 COMB LCCOMB_X24_Y14_N8 1 " "Info: 3: + IC(0.239 ns) + CELL(0.149 ns) = 0.843 ns; Loc. = LCCOMB_X24_Y14_N8; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u7\|mRD~158'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.388 ns" { Sdram_Control_4Port:u7|mRD~157 Sdram_Control_4Port:u7|mRD~158 } "NODE_NAME" } } { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.658 ns) + CELL(0.150 ns) 1.651 ns Sdram_Control_4Port:u7\|mRD~160 4 COMB LCCOMB_X22_Y14_N0 17 " "Info: 4: + IC(0.658 ns) + CELL(0.150 ns) = 1.651 ns; Loc. = LCCOMB_X22_Y14_N0; Fanout = 17; COMB Node = 'Sdram_Control_4Port:u7\|mRD~160'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.808 ns" { Sdram_Control_4Port:u7|mRD~158 Sdram_Control_4Port:u7|mRD~160 } "NODE_NAME" } } { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.149 ns) 2.092 ns Sdram_Control_4Port:u7\|mRD~161 5 COMB LCCOMB_X22_Y14_N26 3 " "Info: 5: + IC(0.292 ns) + CELL(0.149 ns) = 2.092 ns; Loc. = LCCOMB_X22_Y14_N26; Fanout = 3; COMB Node = 'Sdram_Control_4Port:u7\|mRD~161'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.441 ns" { Sdram_Control_4Port:u7|mRD~160 Sdram_Control_4Port:u7|mRD~161 } "NODE_NAME" } } { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.660 ns) 2.998 ns Sdram_Control_4Port:u7\|RD_MASK\[0\] 6 REG LCFF_X22_Y14_N3 3 " "Info: 6: + IC(0.246 ns) + CELL(0.660 ns) = 2.998 ns; Loc. = LCFF_X22_Y14_N3; Fanout = 3; REG Node = 'Sdram_Control_4Port:u7\|RD_MASK\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.906 ns" { Sdram_Control_4Port:u7|mRD~161 Sdram_Control_4Port:u7|RD_MASK[0] } "NODE_NAME" } } { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 564 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.258 ns ( 41.96 % ) " "Info: Total cell delay = 1.258 ns ( 41.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.740 ns ( 58.04 % ) " "Info: Total interconnect delay = 1.740 ns ( 58.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.998 ns" { Reset_Delay:u2|oRST_0 Sdram_Control_4Port:u7|mRD~157 Sdram_Control_4Port:u7|mRD~158 Sdram_Control_4Port:u7|mRD~160 Sdram_Control_4Port:u7|mRD~161 Sdram_Control_4Port:u7|RD_MASK[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.998 ns" { Reset_Delay:u2|oRST_0 {} Sdram_Control_4Port:u7|mRD~157 {} Sdram_Control_4Port:u7|mRD~158 {} Sdram_Control_4Port:u7|mRD~160 {} Sdram_Control_4Port:u7|mRD~161 {} Sdram_Control_4Port:u7|RD_MASK[0] {} } { 0.000ns 0.305ns 0.239ns 0.658ns 0.292ns 0.246ns } { 0.000ns 0.150ns 0.149ns 0.150ns 0.149ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.314 ns" { sdram_pll:u6|altpll:altpll_component|_clk0 sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u7|RD_MASK[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.314 ns" { sdram_pll:u6|altpll:altpll_component|_clk0 {} sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u7|RD_MASK[0] {} } { 0.000ns 0.853ns 0.924ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { CLOCK_50 CLOCK_50~clkctrl Reset_Delay:u2|oRST_0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} Reset_Delay:u2|oRST_0 {} } { 0.000ns 0.000ns 0.218ns 0.925ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.998 ns" { Reset_Delay:u2|oRST_0 Sdram_Control_4Port:u7|mRD~157 Sdram_Control_4Port:u7|mRD~158 Sdram_Control_4Port:u7|mRD~160 Sdram_Control_4Port:u7|mRD~161 Sdram_Control_4Port:u7|RD_MASK[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.998 ns" { Reset_Delay:u2|oRST_0 {} Sdram_Control_4Port:u7|mRD~157 {} Sdram_Control_4Port:u7|mRD~158 {} Sdram_Control_4Port:u7|mRD~160 {} Sdram_Control_4Port:u7|mRD~161 {} Sdram_Control_4Port:u7|RD_MASK[0] {} } { 0.000ns 0.305ns 0.239ns 0.658ns 0.292ns 0.246ns } { 0.000ns 0.150ns 0.149ns 0.150ns 0.149ns 0.660ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'sdram_pll:u6\|altpll:altpll_component\|_clk0' 81 " "Warning: Can't achieve timing requirement Clock Setup: 'sdram_pll:u6\|altpll:altpll_component\|_clk0' along 81 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "sdram_pll:u6\|altpll:altpll_component\|_clk1 " "Info: No valid register-to-register data paths exist for clock \"sdram_pll:u6\|altpll:altpll_component\|_clk1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLOCK_50 register VGA_Controller:u1\|oRequest register Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter_ffa\[9\] 5.468 ns " "Info: Slack time is 5.468 ns for clock \"CLOCK_50\" between source register \"VGA_Controller:u1\|oRequest\" and destination register \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter_ffa\[9\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "110.33 MHz 9.064 ns " "Info: Fmax is 110.33 MHz (period= 9.064 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "9.778 ns + Largest register register " "Info: + Largest register to register requirement is 9.778 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "10.000 ns + " "Info: + Setup relationship between source and destination is 10.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 10.000 ns " "Info: + Latch edge is 10.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_50 20.000 ns 10.000 ns inverted 50 " "Info: Clock period of Destination clock \"CLOCK_50\" is 20.000 ns with inverted offset of 10.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.008 ns + Largest " "Info: + Largest clock skew is -0.008 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 4.198 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 4.198 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns CLOCK_50 1 CLK PIN_L1 5 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_L1; Fanout = 5; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.107 ns rClk\[0\] 2 REG LCFF_X1_Y13_N17 3 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.107 ns; Loc. = LCFF_X1_Y13_N17; Fanout = 3; REG Node = 'rClk\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { CLOCK_50 rClk[0] } "NODE_NAME" } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.641 ns) + CELL(0.000 ns) 2.748 ns rClk\[0\]~clkctrl 3 COMB CLKCTRL_G0 123 " "Info: 3: + IC(0.641 ns) + CELL(0.000 ns) = 2.748 ns; Loc. = CLKCTRL_G0; Fanout = 123; COMB Node = 'rClk\[0\]~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.641 ns" { rClk[0] rClk[0]~clkctrl } "NODE_NAME" } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.537 ns) 4.198 ns Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter_ffa\[9\] 4 REG LCFF_X16_Y11_N29 3 " "Info: 4: + IC(0.913 ns) + CELL(0.537 ns) = 4.198 ns; Loc. = LCFF_X16_Y11_N29; Fanout = 3; REG Node = 'Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter_ffa\[9\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.450 ns" { rClk[0]~clkctrl Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/a_graycounter_o96.tdf" 88 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.313 ns ( 55.10 % ) " "Info: Total cell delay = 2.313 ns ( 55.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.885 ns ( 44.90 % ) " "Info: Total interconnect delay = 1.885 ns ( 44.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.198 ns" { CLOCK_50 rClk[0] rClk[0]~clkctrl Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.198 ns" { CLOCK_50 {} CLOCK_50~combout {} rClk[0] {} rClk[0]~clkctrl {} Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] {} } { 0.000ns 0.000ns 0.331ns 0.641ns 0.913ns } { 0.000ns 0.989ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 4.206 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 4.206 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns CLOCK_50 1 CLK PIN_L1 5 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_L1; Fanout = 5; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.107 ns rClk\[0\] 2 REG LCFF_X1_Y13_N17 3 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.107 ns; Loc. = LCFF_X1_Y13_N17; Fanout = 3; REG Node = 'rClk\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { CLOCK_50 rClk[0] } "NODE_NAME" } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.641 ns) + CELL(0.000 ns) 2.748 ns rClk\[0\]~clkctrl 3 COMB CLKCTRL_G0 123 " "Info: 3: + IC(0.641 ns) + CELL(0.000 ns) = 2.748 ns; Loc. = CLKCTRL_G0; Fanout = 123; COMB Node = 'rClk\[0\]~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.641 ns" { rClk[0] rClk[0]~clkctrl } "NODE_NAME" } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.921 ns) + CELL(0.537 ns) 4.206 ns VGA_Controller:u1\|oRequest 4 REG LCFF_X20_Y24_N17 4 " "Info: 4: + IC(0.921 ns) + CELL(0.537 ns) = 4.206 ns; Loc. = LCFF_X20_Y24_N17; Fanout = 4; REG Node = 'VGA_Controller:u1\|oRequest'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.458 ns" { rClk[0]~clkctrl VGA_Controller:u1|oRequest } "NODE_NAME" } } { "VGA_Controller.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/VGA_Controller.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.313 ns ( 54.99 % ) " "Info: Total cell delay = 2.313 ns ( 54.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.893 ns ( 45.01 % ) " "Info: Total interconnect delay = 1.893 ns ( 45.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.206 ns" { CLOCK_50 rClk[0] rClk[0]~clkctrl VGA_Controller:u1|oRequest } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.206 ns" { CLOCK_50 {} CLOCK_50~combout {} rClk[0] {} rClk[0]~clkctrl {} VGA_Controller:u1|oRequest {} } { 0.000ns 0.000ns 0.331ns 0.641ns 0.921ns } { 0.000ns 0.989ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.198 ns" { CLOCK_50 rClk[0] rClk[0]~clkctrl Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.198 ns" { CLOCK_50 {} CLOCK_50~combout {} rClk[0] {} rClk[0]~clkctrl {} Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] {} } { 0.000ns 0.000ns 0.331ns 0.641ns 0.913ns } { 0.000ns 0.989ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.206 ns" { CLOCK_50 rClk[0] rClk[0]~clkctrl VGA_Controller:u1|oRequest } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.206 ns" { CLOCK_50 {} CLOCK_50~combout {} rClk[0] {} rClk[0]~clkctrl {} VGA_Controller:u1|oRequest {} } { 0.000ns 0.000ns 0.331ns 0.641ns 0.921ns } { 0.000ns 0.989ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "VGA_Controller.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/VGA_Controller.v" 25 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "db/a_graycounter_o96.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/a_graycounter_o96.tdf" 88 13 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.198 ns" { CLOCK_50 rClk[0] rClk[0]~clkctrl Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.198 ns" { CLOCK_50 {} CLOCK_50~combout {} rClk[0] {} rClk[0]~clkctrl {} Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] {} } { 0.000ns 0.000ns 0.331ns 0.641ns 0.913ns } { 0.000ns 0.989ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.206 ns" { CLOCK_50 rClk[0] rClk[0]~clkctrl VGA_Controller:u1|oRequest } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.206 ns" { CLOCK_50 {} CLOCK_50~combout {} rClk[0] {} rClk[0]~clkctrl {} VGA_Controller:u1|oRequest {} } { 0.000ns 0.000ns 0.331ns 0.641ns 0.921ns } { 0.000ns 0.989ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.310 ns - Longest register register " "Info: - Longest register to register delay is 4.310 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Controller:u1\|oRequest 1 REG LCFF_X20_Y24_N17 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y24_N17; Fanout = 4; REG Node = 'VGA_Controller:u1\|oRequest'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Controller:u1|oRequest } "NODE_NAME" } } { "VGA_Controller.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/VGA_Controller.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.684 ns) + CELL(0.275 ns) 1.959 ns Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|rdcnt_addr_ena 2 COMB LCCOMB_X18_Y11_N24 13 " "Info: 2: + IC(1.684 ns) + CELL(0.275 ns) = 1.959 ns; Loc. = LCCOMB_X18_Y11_N24; Fanout = 13; COMB Node = 'Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|rdcnt_addr_ena'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.959 ns" { VGA_Controller:u1|oRequest Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|rdcnt_addr_ena } "NODE_NAME" } } { "db/dcfifo_enm1.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/dcfifo_enm1.tdf" 96 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.716 ns) + CELL(0.414 ns) 3.089 ns Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_o96:rdptr_g1p\|parity~COUT 3 COMB LCCOMB_X16_Y11_N8 2 " "Info: 3: + IC(0.716 ns) + CELL(0.414 ns) = 3.089 ns; Loc. = LCCOMB_X16_Y11_N8; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_o96:rdptr_g1p\|parity~COUT'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.130 ns" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|rdcnt_addr_ena Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|parity~COUT } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/a_graycounter_o96.tdf" 83 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.160 ns Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera0~COUT 4 COMB LCCOMB_X16_Y11_N10 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 3.160 ns; Loc. = LCCOMB_X16_Y11_N10; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera0~COUT'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|parity~COUT Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera0~COUT } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/a_graycounter_o96.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.231 ns Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera1~COUT 5 COMB LCCOMB_X16_Y11_N12 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 3.231 ns; Loc. = LCCOMB_X16_Y11_N12; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera1~COUT'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera0~COUT Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera1~COUT } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/a_graycounter_o96.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 3.390 ns Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera2~COUT 6 COMB LCCOMB_X16_Y11_N14 2 " "Info: 6: + IC(0.000 ns) + CELL(0.159 ns) = 3.390 ns; Loc. = LCCOMB_X16_Y11_N14; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera2~COUT'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera1~COUT Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera2~COUT } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/a_graycounter_o96.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.461 ns Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera3~COUT 7 COMB LCCOMB_X16_Y11_N16 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 3.461 ns; Loc. = LCCOMB_X16_Y11_N16; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera3~COUT'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera2~COUT Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera3~COUT } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/a_graycounter_o96.tdf" 48 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.532 ns Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera4~COUT 8 COMB LCCOMB_X16_Y11_N18 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 3.532 ns; Loc. = LCCOMB_X16_Y11_N18; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera4~COUT'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera3~COUT Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera4~COUT } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/a_graycounter_o96.tdf" 53 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.603 ns Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera5~COUT 9 COMB LCCOMB_X16_Y11_N20 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 3.603 ns; Loc. = LCCOMB_X16_Y11_N20; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera5~COUT'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera4~COUT Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera5~COUT } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/a_graycounter_o96.tdf" 58 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.674 ns Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera6~COUT 10 COMB LCCOMB_X16_Y11_N22 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 3.674 ns; Loc. = LCCOMB_X16_Y11_N22; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera6~COUT'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera5~COUT Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera6~COUT } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/a_graycounter_o96.tdf" 63 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.745 ns Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera7~COUT 11 COMB LCCOMB_X16_Y11_N24 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 3.745 ns; Loc. = LCCOMB_X16_Y11_N24; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera7~COUT'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera6~COUT Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera7~COUT } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/a_graycounter_o96.tdf" 68 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.816 ns Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera8~COUT 12 COMB LCCOMB_X16_Y11_N26 1 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 3.816 ns; Loc. = LCCOMB_X16_Y11_N26; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera8~COUT'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera7~COUT Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera8~COUT } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/a_graycounter_o96.tdf" 73 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 4.226 ns Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera9 13 COMB LCCOMB_X16_Y11_N28 1 " "Info: 13: + IC(0.000 ns) + CELL(0.410 ns) = 4.226 ns; Loc. = LCCOMB_X16_Y11_N28; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera9'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera8~COUT Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera9 } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/a_graycounter_o96.tdf" 78 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.310 ns Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter_ffa\[9\] 14 REG LCFF_X16_Y11_N29 3 " "Info: 14: + IC(0.000 ns) + CELL(0.084 ns) = 4.310 ns; Loc. = LCFF_X16_Y11_N29; Fanout = 3; REG Node = 'Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter_ffa\[9\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera9 Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/a_graycounter_o96.tdf" 88 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.910 ns ( 44.32 % ) " "Info: Total cell delay = 1.910 ns ( 44.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.400 ns ( 55.68 % ) " "Info: Total interconnect delay = 2.400 ns ( 55.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.310 ns" { VGA_Controller:u1|oRequest Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|rdcnt_addr_ena Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|parity~COUT Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera0~COUT Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera1~COUT Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera2~COUT Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera3~COUT Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera4~COUT Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera5~COUT Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera6~COUT Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera7~COUT Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera8~COUT Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera9 Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.310 ns" { VGA_Controller:u1|oRequest {} Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|rdcnt_addr_ena {} Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|parity~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera0~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera1~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera2~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera3~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera4~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera5~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera6~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera7~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera8~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera9 {} Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] {} } { 0.000ns 1.684ns 0.716ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.275ns 0.414ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.198 ns" { CLOCK_50 rClk[0] rClk[0]~clkctrl Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.198 ns" { CLOCK_50 {} CLOCK_50~combout {} rClk[0] {} rClk[0]~clkctrl {} Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] {} } { 0.000ns 0.000ns 0.331ns 0.641ns 0.913ns } { 0.000ns 0.989ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.206 ns" { CLOCK_50 rClk[0] rClk[0]~clkctrl VGA_Controller:u1|oRequest } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.206 ns" { CLOCK_50 {} CLOCK_50~combout {} rClk[0] {} rClk[0]~clkctrl {} VGA_Controller:u1|oRequest {} } { 0.000ns 0.000ns 0.331ns 0.641ns 0.921ns } { 0.000ns 0.989ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.310 ns" { VGA_Controller:u1|oRequest Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|rdcnt_addr_ena Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|parity~COUT Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera0~COUT Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera1~COUT Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera2~COUT Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera3~COUT Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera4~COUT Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera5~COUT Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera6~COUT Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera7~COUT Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera8~COUT Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera9 Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.310 ns" { VGA_Controller:u1|oRequest {} Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|rdcnt_addr_ena {} Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|parity~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera0~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera1~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera2~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera3~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera4~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera5~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera6~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera7~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera8~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera9 {} Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] {} } { 0.000ns 1.684ns 0.716ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.275ns 0.414ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "GPIO_1\[0\] register Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter_ffa\[4\] register Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter_ffa\[8\] 163.32 MHz 6.123 ns Internal " "Info: Clock \"GPIO_1\[0\]\" has Internal fmax of 163.32 MHz between source register \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter_ffa\[4\]\" and destination register \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter_ffa\[8\]\" (period= 6.123 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.909 ns + Longest register register " "Info: + Longest register to register delay is 5.909 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter_ffa\[4\] 1 REG LCFF_X31_Y23_N17 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y23_N17; Fanout = 7; REG Node = 'Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter_ffa\[4\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4] } "NODE_NAME" } } { "db/a_graycounter_egc.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/a_graycounter_egc.tdf" 90 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.815 ns) + CELL(0.438 ns) 1.253 ns Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|wrfull_eq_comp_aeb_int~62 2 COMB LCCOMB_X31_Y24_N10 1 " "Info: 2: + IC(0.815 ns) + CELL(0.438 ns) = 1.253 ns; Loc. = LCCOMB_X31_Y24_N10; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|wrfull_eq_comp_aeb_int~62'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.253 ns" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4] Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|wrfull_eq_comp_aeb_int~62 } "NODE_NAME" } } { "db/dcfifo_enm1.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/dcfifo_enm1.tdf" 88 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.410 ns) 1.931 ns Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|wrfull_eq_comp_aeb_int~64 3 COMB LCCOMB_X31_Y24_N26 1 " "Info: 3: + IC(0.268 ns) + CELL(0.410 ns) = 1.931 ns; Loc. = LCCOMB_X31_Y24_N26; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|wrfull_eq_comp_aeb_int~64'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.678 ns" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|wrfull_eq_comp_aeb_int~62 Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|wrfull_eq_comp_aeb_int~64 } "NODE_NAME" } } { "db/dcfifo_enm1.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/dcfifo_enm1.tdf" 88 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.683 ns) + CELL(0.420 ns) 3.034 ns Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|valid_wrreq 4 COMB LCCOMB_X30_Y26_N0 42 " "Info: 4: + IC(0.683 ns) + CELL(0.420 ns) = 3.034 ns; Loc. = LCCOMB_X30_Y26_N0; Fanout = 42; COMB Node = 'Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|valid_wrreq'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.103 ns" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|wrfull_eq_comp_aeb_int~64 Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|valid_wrreq } "NODE_NAME" } } { "db/dcfifo_enm1.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/dcfifo_enm1.tdf" 98 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.764 ns) + CELL(0.414 ns) 4.212 ns Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_egc:wrptr_gp\|parity~COUT 5 COMB LCCOMB_X31_Y23_N6 2 " "Info: 5: + IC(0.764 ns) + CELL(0.414 ns) = 4.212 ns; Loc. = LCCOMB_X31_Y23_N6; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_egc:wrptr_gp\|parity~COUT'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.178 ns" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|valid_wrreq Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|parity~COUT } "NODE_NAME" } } { "db/a_graycounter_egc.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/a_graycounter_egc.tdf" 85 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.283 ns Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_egc:wrptr_gp\|countera0~COUT 6 COMB LCCOMB_X31_Y23_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 4.283 ns; Loc. = LCCOMB_X31_Y23_N8; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_egc:wrptr_gp\|countera0~COUT'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|parity~COUT Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera0~COUT } "NODE_NAME" } } { "db/a_graycounter_egc.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/a_graycounter_egc.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.354 ns Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_egc:wrptr_gp\|countera1~COUT 7 COMB LCCOMB_X31_Y23_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 4.354 ns; Loc. = LCCOMB_X31_Y23_N10; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_egc:wrptr_gp\|countera1~COUT'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera0~COUT Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera1~COUT } "NODE_NAME" } } { "db/a_graycounter_egc.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/a_graycounter_egc.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.425 ns Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_egc:wrptr_gp\|countera2~COUT 8 COMB LCCOMB_X31_Y23_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 4.425 ns; Loc. = LCCOMB_X31_Y23_N12; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_egc:wrptr_gp\|countera2~COUT'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera1~COUT Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera2~COUT } "NODE_NAME" } } { "db/a_graycounter_egc.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/a_graycounter_egc.tdf" 45 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 4.584 ns Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_egc:wrptr_gp\|countera3~COUT 9 COMB LCCOMB_X31_Y23_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.159 ns) = 4.584 ns; Loc. = LCCOMB_X31_Y23_N14; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_egc:wrptr_gp\|countera3~COUT'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera2~COUT Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera3~COUT } "NODE_NAME" } } { "db/a_graycounter_egc.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/a_graycounter_egc.tdf" 50 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.655 ns Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_egc:wrptr_gp\|countera4~COUT 10 COMB LCCOMB_X31_Y23_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 4.655 ns; Loc. = LCCOMB_X31_Y23_N16; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_egc:wrptr_gp\|countera4~COUT'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera3~COUT Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera4~COUT } "NODE_NAME" } } { "db/a_graycounter_egc.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/a_graycounter_egc.tdf" 55 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.726 ns Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_egc:wrptr_gp\|countera5~COUT 11 COMB LCCOMB_X31_Y23_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 4.726 ns; Loc. = LCCOMB_X31_Y23_N18; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_egc:wrptr_gp\|countera5~COUT'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera4~COUT Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera5~COUT } "NODE_NAME" } } { "db/a_graycounter_egc.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/a_graycounter_egc.tdf" 60 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.797 ns Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_egc:wrptr_gp\|countera6~COUT 12 COMB LCCOMB_X31_Y23_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 4.797 ns; Loc. = LCCOMB_X31_Y23_N20; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_egc:wrptr_gp\|countera6~COUT'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera5~COUT Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera6~COUT } "NODE_NAME" } } { "db/a_graycounter_egc.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/a_graycounter_egc.tdf" 65 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.868 ns Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_egc:wrptr_gp\|countera7~COUT 13 COMB LCCOMB_X31_Y23_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 4.868 ns; Loc. = LCCOMB_X31_Y23_N22; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_egc:wrptr_gp\|countera7~COUT'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera6~COUT Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera7~COUT } "NODE_NAME" } } { "db/a_graycounter_egc.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/a_graycounter_egc.tdf" 70 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 5.278 ns Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_egc:wrptr_gp\|countera8 14 COMB LCCOMB_X31_Y23_N24 1 " "Info: 14: + IC(0.000 ns) + CELL(0.410 ns) = 5.278 ns; Loc. = LCCOMB_X31_Y23_N24; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_egc:wrptr_gp\|countera8'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera7~COUT Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera8 } "NODE_NAME" } } { "db/a_graycounter_egc.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/a_graycounter_egc.tdf" 75 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.366 ns) 5.909 ns Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter_ffa\[8\] 15 REG LCFF_X31_Y23_N3 4 " "Info: 15: + IC(0.265 ns) + CELL(0.366 ns) = 5.909 ns; Loc. = LCFF_X31_Y23_N3; Fanout = 4; REG Node = 'Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter_ffa\[8\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.631 ns" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera8 Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8] } "NODE_NAME" } } { "db/a_graycounter_egc.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/a_graycounter_egc.tdf" 90 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.114 ns ( 52.70 % ) " "Info: Total cell delay = 3.114 ns ( 52.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.795 ns ( 47.30 % ) " "Info: Total interconnect delay = 2.795 ns ( 47.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.909 ns" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4] Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|wrfull_eq_comp_aeb_int~62 Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|wrfull_eq_comp_aeb_int~64 Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|valid_wrreq Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|parity~COUT Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera0~COUT Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera1~COUT Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera2~COUT Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera3~COUT Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera4~COUT Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera5~COUT Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera6~COUT Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera7~COUT Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera8 Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.909 ns" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4] {} Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|wrfull_eq_comp_aeb_int~62 {} Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|wrfull_eq_comp_aeb_int~64 {} Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|valid_wrreq {} Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|parity~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera0~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera1~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera2~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera3~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera4~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera5~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera6~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera7~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera8 {} Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8] {} } { 0.000ns 0.815ns 0.268ns 0.683ns 0.764ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.265ns } { 0.000ns 0.438ns 0.410ns 0.420ns 0.414ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "GPIO_1\[0\] destination 3.403 ns + Shortest register " "Info: + Shortest clock path from clock \"GPIO_1\[0\]\" to destination register is 3.403 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GPIO_1\[0\] 1 CLK PIN_H12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_H12; Fanout = 1; CLK Node = 'GPIO_1\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns GPIO_1\[0\]~19 2 COMB IOC_X31_Y27_N0 603 " "Info: 2: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = IOC_X31_Y27_N0; Fanout = 603; COMB Node = 'GPIO_1\[0\]~19'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.820 ns" { GPIO_1[0] GPIO_1[0]~19 } "NODE_NAME" } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.046 ns) + CELL(0.537 ns) 3.403 ns Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter_ffa\[8\] 3 REG LCFF_X31_Y23_N3 4 " "Info: 3: + IC(2.046 ns) + CELL(0.537 ns) = 3.403 ns; Loc. = LCFF_X31_Y23_N3; Fanout = 4; REG Node = 'Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter_ffa\[8\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.583 ns" { GPIO_1[0]~19 Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8] } "NODE_NAME" } } { "db/a_graycounter_egc.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/a_graycounter_egc.tdf" 90 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.357 ns ( 39.88 % ) " "Info: Total cell delay = 1.357 ns ( 39.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.046 ns ( 60.12 % ) " "Info: Total interconnect delay = 2.046 ns ( 60.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.403 ns" { GPIO_1[0] GPIO_1[0]~19 Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.403 ns" { GPIO_1[0] {} GPIO_1[0]~19 {} Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8] {} } { 0.000ns 0.000ns 2.046ns } { 0.000ns 0.820ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "GPIO_1\[0\] source 3.403 ns - Longest register " "Info: - Longest clock path from clock \"GPIO_1\[0\]\" to source register is 3.403 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GPIO_1\[0\] 1 CLK PIN_H12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_H12; Fanout = 1; CLK Node = 'GPIO_1\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns GPIO_1\[0\]~19 2 COMB IOC_X31_Y27_N0 603 " "Info: 2: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = IOC_X31_Y27_N0; Fanout = 603; COMB Node = 'GPIO_1\[0\]~19'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.820 ns" { GPIO_1[0] GPIO_1[0]~19 } "NODE_NAME" } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.046 ns) + CELL(0.537 ns) 3.403 ns Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter_ffa\[4\] 3 REG LCFF_X31_Y23_N17 7 " "Info: 3: + IC(2.046 ns) + CELL(0.537 ns) = 3.403 ns; Loc. = LCFF_X31_Y23_N17; Fanout = 7; REG Node = 'Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter_ffa\[4\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.583 ns" { GPIO_1[0]~19 Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4] } "NODE_NAME" } } { "db/a_graycounter_egc.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/a_graycounter_egc.tdf" 90 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.357 ns ( 39.88 % ) " "Info: Total cell delay = 1.357 ns ( 39.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.046 ns ( 60.12 % ) " "Info: Total interconnect delay = 2.046 ns ( 60.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.403 ns" { GPIO_1[0] GPIO_1[0]~19 Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.403 ns" { GPIO_1[0] {} GPIO_1[0]~19 {} Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4] {} } { 0.000ns 0.000ns 2.046ns } { 0.000ns 0.820ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.403 ns" { GPIO_1[0] GPIO_1[0]~19 Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.403 ns" { GPIO_1[0] {} GPIO_1[0]~19 {} Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8] {} } { 0.000ns 0.000ns 2.046ns } { 0.000ns 0.820ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.403 ns" { GPIO_1[0] GPIO_1[0]~19 Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.403 ns" { GPIO_1[0] {} GPIO_1[0]~19 {} Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4] {} } { 0.000ns 0.000ns 2.046ns } { 0.000ns 0.820ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "db/a_graycounter_egc.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/a_graycounter_egc.tdf" 90 13 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "db/a_graycounter_egc.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/a_graycounter_egc.tdf" 90 13 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.909 ns" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4] Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|wrfull_eq_comp_aeb_int~62 Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|wrfull_eq_comp_aeb_int~64 Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|valid_wrreq Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|parity~COUT Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera0~COUT Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera1~COUT Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera2~COUT Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera3~COUT Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera4~COUT Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera5~COUT Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera6~COUT Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera7~COUT Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera8 Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.909 ns" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4] {} Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|wrfull_eq_comp_aeb_int~62 {} Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|wrfull_eq_comp_aeb_int~64 {} Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|valid_wrreq {} Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|parity~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera0~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera1~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera2~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera3~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera4~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera5~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera6~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera7~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera8 {} Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8] {} } { 0.000ns 0.815ns 0.268ns 0.683ns 0.764ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.265ns } { 0.000ns 0.438ns 0.410ns 0.420ns 0.414ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.366ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.403 ns" { GPIO_1[0] GPIO_1[0]~19 Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.403 ns" { GPIO_1[0] {} GPIO_1[0]~19 {} Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8] {} } { 0.000ns 0.000ns 2.046ns } { 0.000ns 0.820ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.403 ns" { GPIO_1[0] GPIO_1[0]~19 Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.403 ns" { GPIO_1[0] {} GPIO_1[0]~19 {} Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4] {} } { 0.000ns 0.000ns 2.046ns } { 0.000ns 0.820ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "sdram_pll:u6\|altpll:altpll_component\|_clk0 register Sdram_Control_4Port:u7\|command:command1\|do_rw register Sdram_Control_4Port:u7\|command:command1\|do_rw 391 ps " "Info: Minimum slack time is 391 ps for clock \"sdram_pll:u6\|altpll:altpll_component\|_clk0\" between source register \"Sdram_Control_4Port:u7\|command:command1\|do_rw\" and destination register \"Sdram_Control_4Port:u7\|command:command1\|do_rw\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Sdram_Control_4Port:u7\|command:command1\|do_rw 1 REG LCFF_X23_Y10_N25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y10_N25; Fanout = 3; REG Node = 'Sdram_Control_4Port:u7\|command:command1\|do_rw'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|command:command1|do_rw } "NODE_NAME" } } { "command.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/command.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns Sdram_Control_4Port:u7\|command:command1\|do_rw~49 2 COMB LCCOMB_X23_Y10_N24 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X23_Y10_N24; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u7\|command:command1\|do_rw~49'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { Sdram_Control_4Port:u7|command:command1|do_rw Sdram_Control_4Port:u7|command:command1|do_rw~49 } "NODE_NAME" } } { "command.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/command.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns Sdram_Control_4Port:u7\|command:command1\|do_rw 3 REG LCFF_X23_Y10_N25 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X23_Y10_N25; Fanout = 3; REG Node = 'Sdram_Control_4Port:u7\|command:command1\|do_rw'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Sdram_Control_4Port:u7|command:command1|do_rw~49 Sdram_Control_4Port:u7|command:command1|do_rw } "NODE_NAME" } } { "command.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/command.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { Sdram_Control_4Port:u7|command:command1|do_rw Sdram_Control_4Port:u7|command:command1|do_rw~49 Sdram_Control_4Port:u7|command:command1|do_rw } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { Sdram_Control_4Port:u7|command:command1|do_rw {} Sdram_Control_4Port:u7|command:command1|do_rw~49 {} Sdram_Control_4Port:u7|command:command1|do_rw {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.187 ns " "Info: + Latch edge is -2.187 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination sdram_pll:u6\|altpll:altpll_component\|_clk0 8.000 ns -2.187 ns  50 " "Info: Clock period of Destination clock \"sdram_pll:u6\|altpll:altpll_component\|_clk0\" is 8.000 ns with  offset of -2.187 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.187 ns " "Info: - Launch edge is -2.187 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source sdram_pll:u6\|altpll:altpll_component\|_clk0 8.000 ns -2.187 ns  50 " "Info: Clock period of Source clock \"sdram_pll:u6\|altpll:altpll_component\|_clk0\" is 8.000 ns with  offset of -2.187 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sdram_pll:u6\|altpll:altpll_component\|_clk0 destination 2.307 ns + Longest register " "Info: + Longest clock path from clock \"sdram_pll:u6\|altpll:altpll_component\|_clk0\" to destination register is 2.307 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sdram_pll:u6\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'sdram_pll:u6\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_pll:u6|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.853 ns) + CELL(0.000 ns) 0.853 ns sdram_pll:u6\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 544 " "Info: 2: + IC(0.853 ns) + CELL(0.000 ns) = 0.853 ns; Loc. = CLKCTRL_G3; Fanout = 544; COMB Node = 'sdram_pll:u6\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.853 ns" { sdram_pll:u6|altpll:altpll_component|_clk0 sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.917 ns) + CELL(0.537 ns) 2.307 ns Sdram_Control_4Port:u7\|command:command1\|do_rw 3 REG LCFF_X23_Y10_N25 3 " "Info: 3: + IC(0.917 ns) + CELL(0.537 ns) = 2.307 ns; Loc. = LCFF_X23_Y10_N25; Fanout = 3; REG Node = 'Sdram_Control_4Port:u7\|command:command1\|do_rw'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.454 ns" { sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u7|command:command1|do_rw } "NODE_NAME" } } { "command.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/command.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 23.28 % ) " "Info: Total cell delay = 0.537 ns ( 23.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.770 ns ( 76.72 % ) " "Info: Total interconnect delay = 1.770 ns ( 76.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.307 ns" { sdram_pll:u6|altpll:altpll_component|_clk0 sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u7|command:command1|do_rw } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.307 ns" { sdram_pll:u6|altpll:altpll_component|_clk0 {} sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u7|command:command1|do_rw {} } { 0.000ns 0.853ns 0.917ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sdram_pll:u6\|altpll:altpll_component\|_clk0 source 2.307 ns - Shortest register " "Info: - Shortest clock path from clock \"sdram_pll:u6\|altpll:altpll_component\|_clk0\" to source register is 2.307 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sdram_pll:u6\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'sdram_pll:u6\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_pll:u6|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.853 ns) + CELL(0.000 ns) 0.853 ns sdram_pll:u6\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 544 " "Info: 2: + IC(0.853 ns) + CELL(0.000 ns) = 0.853 ns; Loc. = CLKCTRL_G3; Fanout = 544; COMB Node = 'sdram_pll:u6\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.853 ns" { sdram_pll:u6|altpll:altpll_component|_clk0 sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.917 ns) + CELL(0.537 ns) 2.307 ns Sdram_Control_4Port:u7\|command:command1\|do_rw 3 REG LCFF_X23_Y10_N25 3 " "Info: 3: + IC(0.917 ns) + CELL(0.537 ns) = 2.307 ns; Loc. = LCFF_X23_Y10_N25; Fanout = 3; REG Node = 'Sdram_Control_4Port:u7\|command:command1\|do_rw'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.454 ns" { sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u7|command:command1|do_rw } "NODE_NAME" } } { "command.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/command.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 23.28 % ) " "Info: Total cell delay = 0.537 ns ( 23.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.770 ns ( 76.72 % ) " "Info: Total interconnect delay = 1.770 ns ( 76.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.307 ns" { sdram_pll:u6|altpll:altpll_component|_clk0 sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u7|command:command1|do_rw } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.307 ns" { sdram_pll:u6|altpll:altpll_component|_clk0 {} sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u7|command:command1|do_rw {} } { 0.000ns 0.853ns 0.917ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.307 ns" { sdram_pll:u6|altpll:altpll_component|_clk0 sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u7|command:command1|do_rw } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.307 ns" { sdram_pll:u6|altpll:altpll_component|_clk0 {} sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u7|command:command1|do_rw {} } { 0.000ns 0.853ns 0.917ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.307 ns" { sdram_pll:u6|altpll:altpll_component|_clk0 sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u7|command:command1|do_rw } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.307 ns" { sdram_pll:u6|altpll:altpll_component|_clk0 {} sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u7|command:command1|do_rw {} } { 0.000ns 0.853ns 0.917ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "command.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/command.v" 118 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "command.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/command.v" 118 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.307 ns" { sdram_pll:u6|altpll:altpll_component|_clk0 sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u7|command:command1|do_rw } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.307 ns" { sdram_pll:u6|altpll:altpll_component|_clk0 {} sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u7|command:command1|do_rw {} } { 0.000ns 0.853ns 0.917ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.307 ns" { sdram_pll:u6|altpll:altpll_component|_clk0 sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u7|command:command1|do_rw } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.307 ns" { sdram_pll:u6|altpll:altpll_component|_clk0 {} sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u7|command:command1|do_rw {} } { 0.000ns 0.853ns 0.917ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { Sdram_Control_4Port:u7|command:command1|do_rw Sdram_Control_4Port:u7|command:command1|do_rw~49 Sdram_Control_4Port:u7|command:command1|do_rw } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { Sdram_Control_4Port:u7|command:command1|do_rw {} Sdram_Control_4Port:u7|command:command1|do_rw~49 {} Sdram_Control_4Port:u7|command:command1|do_rw {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.307 ns" { sdram_pll:u6|altpll:altpll_component|_clk0 sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u7|command:command1|do_rw } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.307 ns" { sdram_pll:u6|altpll:altpll_component|_clk0 {} sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u7|command:command1|do_rw {} } { 0.000ns 0.853ns 0.917ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.307 ns" { sdram_pll:u6|altpll:altpll_component|_clk0 sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u7|command:command1|do_rw } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.307 ns" { sdram_pll:u6|altpll:altpll_component|_clk0 {} sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u7|command:command1|do_rw {} } { 0.000ns 0.853ns 0.917ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "CLOCK_50 register I2C_CCD_Config:u8\|senosr_exposure\[13\] register I2C_CCD_Config:u8\|mI2C_DATA\[13\] -470 ps " "Info: Minimum slack time is -470 ps for clock \"CLOCK_50\" between source register \"I2C_CCD_Config:u8\|senosr_exposure\[13\]\" and destination register \"I2C_CCD_Config:u8\|mI2C_DATA\[13\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.260 ns + Shortest register register " "Info: + Shortest register to register delay is 1.260 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns I2C_CCD_Config:u8\|senosr_exposure\[13\] 1 REG LCFF_X33_Y10_N25 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y10_N25; Fanout = 5; REG Node = 'I2C_CCD_Config:u8\|senosr_exposure\[13\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u8|senosr_exposure[13] } "NODE_NAME" } } { "I2C_CCD_Config.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_CCD_Config.v" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.150 ns) 1.176 ns I2C_CCD_Config:u8\|Mux10~79 2 COMB LCCOMB_X32_Y12_N6 1 " "Info: 2: + IC(1.026 ns) + CELL(0.150 ns) = 1.176 ns; Loc. = LCCOMB_X32_Y12_N6; Fanout = 1; COMB Node = 'I2C_CCD_Config:u8\|Mux10~79'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.176 ns" { I2C_CCD_Config:u8|senosr_exposure[13] I2C_CCD_Config:u8|Mux10~79 } "NODE_NAME" } } { "I2C_CCD_Config.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_CCD_Config.v" 245 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.260 ns I2C_CCD_Config:u8\|mI2C_DATA\[13\] 3 REG LCFF_X32_Y12_N7 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.260 ns; Loc. = LCFF_X32_Y12_N7; Fanout = 1; REG Node = 'I2C_CCD_Config:u8\|mI2C_DATA\[13\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { I2C_CCD_Config:u8|Mux10~79 I2C_CCD_Config:u8|mI2C_DATA[13] } "NODE_NAME" } } { "I2C_CCD_Config.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_CCD_Config.v" 216 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 18.57 % ) " "Info: Total cell delay = 0.234 ns ( 18.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.026 ns ( 81.43 % ) " "Info: Total interconnect delay = 1.026 ns ( 81.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { I2C_CCD_Config:u8|senosr_exposure[13] I2C_CCD_Config:u8|Mux10~79 I2C_CCD_Config:u8|mI2C_DATA[13] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "1.260 ns" { I2C_CCD_Config:u8|senosr_exposure[13] {} I2C_CCD_Config:u8|Mux10~79 {} I2C_CCD_Config:u8|mI2C_DATA[13] {} } { 0.000ns 1.026ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "1.730 ns - Smallest register register " "Info: - Smallest register to register requirement is 1.730 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.714 ns + Smallest " "Info: + Smallest clock skew is 1.714 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 4.377 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 4.377 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns CLOCK_50 1 CLK PIN_L1 5 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_L1; Fanout = 5; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.107 ns I2C_CCD_Config:u8\|mI2C_CTRL_CLK 2 REG LCFF_X1_Y13_N29 3 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.107 ns; Loc. = LCFF_X1_Y13_N29; Fanout = 3; REG Node = 'I2C_CCD_Config:u8\|mI2C_CTRL_CLK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { CLOCK_50 I2C_CCD_Config:u8|mI2C_CTRL_CLK } "NODE_NAME" } } { "I2C_CCD_Config.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_CCD_Config.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.809 ns) + CELL(0.000 ns) 2.916 ns I2C_CCD_Config:u8\|mI2C_CTRL_CLK~clkctrl 3 COMB CLKCTRL_G1 72 " "Info: 3: + IC(0.809 ns) + CELL(0.000 ns) = 2.916 ns; Loc. = CLKCTRL_G1; Fanout = 72; COMB Node = 'I2C_CCD_Config:u8\|mI2C_CTRL_CLK~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.809 ns" { I2C_CCD_Config:u8|mI2C_CTRL_CLK I2C_CCD_Config:u8|mI2C_CTRL_CLK~clkctrl } "NODE_NAME" } } { "I2C_CCD_Config.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_CCD_Config.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.924 ns) + CELL(0.537 ns) 4.377 ns I2C_CCD_Config:u8\|mI2C_DATA\[13\] 4 REG LCFF_X32_Y12_N7 1 " "Info: 4: + IC(0.924 ns) + CELL(0.537 ns) = 4.377 ns; Loc. = LCFF_X32_Y12_N7; Fanout = 1; REG Node = 'I2C_CCD_Config:u8\|mI2C_DATA\[13\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.461 ns" { I2C_CCD_Config:u8|mI2C_CTRL_CLK~clkctrl I2C_CCD_Config:u8|mI2C_DATA[13] } "NODE_NAME" } } { "I2C_CCD_Config.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_CCD_Config.v" 216 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.313 ns ( 52.84 % ) " "Info: Total cell delay = 2.313 ns ( 52.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.064 ns ( 47.16 % ) " "Info: Total interconnect delay = 2.064 ns ( 47.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.377 ns" { CLOCK_50 I2C_CCD_Config:u8|mI2C_CTRL_CLK I2C_CCD_Config:u8|mI2C_CTRL_CLK~clkctrl I2C_CCD_Config:u8|mI2C_DATA[13] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.377 ns" { CLOCK_50 {} CLOCK_50~combout {} I2C_CCD_Config:u8|mI2C_CTRL_CLK {} I2C_CCD_Config:u8|mI2C_CTRL_CLK~clkctrl {} I2C_CCD_Config:u8|mI2C_DATA[13] {} } { 0.000ns 0.000ns 0.331ns 0.809ns 0.924ns } { 0.000ns 0.989ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.663 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to source register is 2.663 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns CLOCK_50 1 CLK PIN_L1 5 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_L1; Fanout = 5; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.000 ns) 1.207 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 94 " "Info: 2: + IC(0.218 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.218 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.919 ns) + CELL(0.537 ns) 2.663 ns I2C_CCD_Config:u8\|senosr_exposure\[13\] 3 REG LCFF_X33_Y10_N25 5 " "Info: 3: + IC(0.919 ns) + CELL(0.537 ns) = 2.663 ns; Loc. = LCFF_X33_Y10_N25; Fanout = 5; REG Node = 'I2C_CCD_Config:u8\|senosr_exposure\[13\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.456 ns" { CLOCK_50~clkctrl I2C_CCD_Config:u8|senosr_exposure[13] } "NODE_NAME" } } { "I2C_CCD_Config.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_CCD_Config.v" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 57.30 % ) " "Info: Total cell delay = 1.526 ns ( 57.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.137 ns ( 42.70 % ) " "Info: Total interconnect delay = 1.137 ns ( 42.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.663 ns" { CLOCK_50 CLOCK_50~clkctrl I2C_CCD_Config:u8|senosr_exposure[13] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.663 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} I2C_CCD_Config:u8|senosr_exposure[13] {} } { 0.000ns 0.000ns 0.218ns 0.919ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.377 ns" { CLOCK_50 I2C_CCD_Config:u8|mI2C_CTRL_CLK I2C_CCD_Config:u8|mI2C_CTRL_CLK~clkctrl I2C_CCD_Config:u8|mI2C_DATA[13] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.377 ns" { CLOCK_50 {} CLOCK_50~combout {} I2C_CCD_Config:u8|mI2C_CTRL_CLK {} I2C_CCD_Config:u8|mI2C_CTRL_CLK~clkctrl {} I2C_CCD_Config:u8|mI2C_DATA[13] {} } { 0.000ns 0.000ns 0.331ns 0.809ns 0.924ns } { 0.000ns 0.989ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.663 ns" { CLOCK_50 CLOCK_50~clkctrl I2C_CCD_Config:u8|senosr_exposure[13] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.663 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} I2C_CCD_Config:u8|senosr_exposure[13] {} } { 0.000ns 0.000ns 0.218ns 0.919ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "I2C_CCD_Config.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_CCD_Config.v" 128 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "I2C_CCD_Config.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_CCD_Config.v" 216 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.377 ns" { CLOCK_50 I2C_CCD_Config:u8|mI2C_CTRL_CLK I2C_CCD_Config:u8|mI2C_CTRL_CLK~clkctrl I2C_CCD_Config:u8|mI2C_DATA[13] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.377 ns" { CLOCK_50 {} CLOCK_50~combout {} I2C_CCD_Config:u8|mI2C_CTRL_CLK {} I2C_CCD_Config:u8|mI2C_CTRL_CLK~clkctrl {} I2C_CCD_Config:u8|mI2C_DATA[13] {} } { 0.000ns 0.000ns 0.331ns 0.809ns 0.924ns } { 0.000ns 0.989ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.663 ns" { CLOCK_50 CLOCK_50~clkctrl I2C_CCD_Config:u8|senosr_exposure[13] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.663 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} I2C_CCD_Config:u8|senosr_exposure[13] {} } { 0.000ns 0.000ns 0.218ns 0.919ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { I2C_CCD_Config:u8|senosr_exposure[13] I2C_CCD_Config:u8|Mux10~79 I2C_CCD_Config:u8|mI2C_DATA[13] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "1.260 ns" { I2C_CCD_Config:u8|senosr_exposure[13] {} I2C_CCD_Config:u8|Mux10~79 {} I2C_CCD_Config:u8|mI2C_DATA[13] {} } { 0.000ns 1.026ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.377 ns" { CLOCK_50 I2C_CCD_Config:u8|mI2C_CTRL_CLK I2C_CCD_Config:u8|mI2C_CTRL_CLK~clkctrl I2C_CCD_Config:u8|mI2C_DATA[13] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.377 ns" { CLOCK_50 {} CLOCK_50~combout {} I2C_CCD_Config:u8|mI2C_CTRL_CLK {} I2C_CCD_Config:u8|mI2C_CTRL_CLK~clkctrl {} I2C_CCD_Config:u8|mI2C_DATA[13] {} } { 0.000ns 0.000ns 0.331ns 0.809ns 0.924ns } { 0.000ns 0.989ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.663 ns" { CLOCK_50 CLOCK_50~clkctrl I2C_CCD_Config:u8|senosr_exposure[13] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.663 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} I2C_CCD_Config:u8|senosr_exposure[13] {} } { 0.000ns 0.000ns 0.218ns 0.919ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "CLOCK_50 8 " "Warning: Can't achieve minimum setup and hold requirement CLOCK_50 along 8 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "Sdram_Control_4Port:u7\|mDATAOUT\[6\] DRAM_DQ\[6\] CLOCK_50 6.475 ns register " "Info: tsu for register \"Sdram_Control_4Port:u7\|mDATAOUT\[6\]\" (data pin = \"DRAM_DQ\[6\]\", clock pin = \"CLOCK_50\") is 6.475 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.629 ns + Longest pin register " "Info: + Longest pin to register delay is 6.629 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DRAM_DQ\[6\] 1 PIN PIN_Y1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_Y1; Fanout = 1; PIN Node = 'DRAM_DQ\[6\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns DRAM_DQ\[6\]~9 2 COMB IOC_X0_Y4_N2 1 " "Info: 2: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = IOC_X0_Y4_N2; Fanout = 1; COMB Node = 'DRAM_DQ\[6\]~9'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.862 ns" { DRAM_DQ[6] DRAM_DQ[6]~9 } "NODE_NAME" } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.534 ns) + CELL(0.149 ns) 6.545 ns Sdram_Control_4Port:u7\|mDATAOUT\[6\]~feeder 3 COMB LCCOMB_X16_Y12_N28 1 " "Info: 3: + IC(5.534 ns) + CELL(0.149 ns) = 6.545 ns; Loc. = LCCOMB_X16_Y12_N28; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u7\|mDATAOUT\[6\]~feeder'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.683 ns" { DRAM_DQ[6]~9 Sdram_Control_4Port:u7|mDATAOUT[6]~feeder } "NODE_NAME" } } { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 321 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.629 ns Sdram_Control_4Port:u7\|mDATAOUT\[6\] 4 REG LCFF_X16_Y12_N29 2 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 6.629 ns; Loc. = LCFF_X16_Y12_N29; Fanout = 2; REG Node = 'Sdram_Control_4Port:u7\|mDATAOUT\[6\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Sdram_Control_4Port:u7|mDATAOUT[6]~feeder Sdram_Control_4Port:u7|mDATAOUT[6] } "NODE_NAME" } } { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 321 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.095 ns ( 16.52 % ) " "Info: Total cell delay = 1.095 ns ( 16.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.534 ns ( 83.48 % ) " "Info: Total interconnect delay = 5.534 ns ( 83.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.629 ns" { DRAM_DQ[6] DRAM_DQ[6]~9 Sdram_Control_4Port:u7|mDATAOUT[6]~feeder Sdram_Control_4Port:u7|mDATAOUT[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.629 ns" { DRAM_DQ[6] {} DRAM_DQ[6]~9 {} Sdram_Control_4Port:u7|mDATAOUT[6]~feeder {} Sdram_Control_4Port:u7|mDATAOUT[6] {} } { 0.000ns 0.000ns 5.534ns 0.000ns } { 0.000ns 0.862ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 321 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_50 sdram_pll:u6\|altpll:altpll_component\|_clk0 -2.187 ns - " "Info: - Offset between input clock \"CLOCK_50\" and output clock \"sdram_pll:u6\|altpll:altpll_component\|_clk0\" is -2.187 ns" {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 48 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sdram_pll:u6\|altpll:altpll_component\|_clk0 destination 2.305 ns - Shortest register " "Info: - Shortest clock path from clock \"sdram_pll:u6\|altpll:altpll_component\|_clk0\" to destination register is 2.305 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sdram_pll:u6\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'sdram_pll:u6\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_pll:u6|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.853 ns) + CELL(0.000 ns) 0.853 ns sdram_pll:u6\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 544 " "Info: 2: + IC(0.853 ns) + CELL(0.000 ns) = 0.853 ns; Loc. = CLKCTRL_G3; Fanout = 544; COMB Node = 'sdram_pll:u6\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.853 ns" { sdram_pll:u6|altpll:altpll_component|_clk0 sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.915 ns) + CELL(0.537 ns) 2.305 ns Sdram_Control_4Port:u7\|mDATAOUT\[6\] 3 REG LCFF_X16_Y12_N29 2 " "Info: 3: + IC(0.915 ns) + CELL(0.537 ns) = 2.305 ns; Loc. = LCFF_X16_Y12_N29; Fanout = 2; REG Node = 'Sdram_Control_4Port:u7\|mDATAOUT\[6\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.452 ns" { sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u7|mDATAOUT[6] } "NODE_NAME" } } { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 321 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 23.30 % ) " "Info: Total cell delay = 0.537 ns ( 23.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.768 ns ( 76.70 % ) " "Info: Total interconnect delay = 1.768 ns ( 76.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.305 ns" { sdram_pll:u6|altpll:altpll_component|_clk0 sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u7|mDATAOUT[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.305 ns" { sdram_pll:u6|altpll:altpll_component|_clk0 {} sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u7|mDATAOUT[6] {} } { 0.000ns 0.853ns 0.915ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.629 ns" { DRAM_DQ[6] DRAM_DQ[6]~9 Sdram_Control_4Port:u7|mDATAOUT[6]~feeder Sdram_Control_4Port:u7|mDATAOUT[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.629 ns" { DRAM_DQ[6] {} DRAM_DQ[6]~9 {} Sdram_Control_4Port:u7|mDATAOUT[6]~feeder {} Sdram_Control_4Port:u7|mDATAOUT[6] {} } { 0.000ns 0.000ns 5.534ns 0.000ns } { 0.000ns 0.862ns 0.149ns 0.084ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.305 ns" { sdram_pll:u6|altpll:altpll_component|_clk0 sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u7|mDATAOUT[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.305 ns" { sdram_pll:u6|altpll:altpll_component|_clk0 {} sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u7|mDATAOUT[6] {} } { 0.000ns 0.853ns 0.915ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 VGA_R\[1\] VGA_Controller:u1\|V_Cont\[4\] 12.909 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"VGA_R\[1\]\" through register \"VGA_Controller:u1\|V_Cont\[4\]\" is 12.909 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 4.209 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 4.209 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns CLOCK_50 1 CLK PIN_L1 5 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_L1; Fanout = 5; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.107 ns rClk\[0\] 2 REG LCFF_X1_Y13_N17 3 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.107 ns; Loc. = LCFF_X1_Y13_N17; Fanout = 3; REG Node = 'rClk\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { CLOCK_50 rClk[0] } "NODE_NAME" } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.641 ns) + CELL(0.000 ns) 2.748 ns rClk\[0\]~clkctrl 3 COMB CLKCTRL_G0 123 " "Info: 3: + IC(0.641 ns) + CELL(0.000 ns) = 2.748 ns; Loc. = CLKCTRL_G0; Fanout = 123; COMB Node = 'rClk\[0\]~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.641 ns" { rClk[0] rClk[0]~clkctrl } "NODE_NAME" } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.924 ns) + CELL(0.537 ns) 4.209 ns VGA_Controller:u1\|V_Cont\[4\] 4 REG LCFF_X22_Y25_N11 4 " "Info: 4: + IC(0.924 ns) + CELL(0.537 ns) = 4.209 ns; Loc. = LCFF_X22_Y25_N11; Fanout = 4; REG Node = 'VGA_Controller:u1\|V_Cont\[4\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.461 ns" { rClk[0]~clkctrl VGA_Controller:u1|V_Cont[4] } "NODE_NAME" } } { "VGA_Controller.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/VGA_Controller.v" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.313 ns ( 54.95 % ) " "Info: Total cell delay = 2.313 ns ( 54.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.896 ns ( 45.05 % ) " "Info: Total interconnect delay = 1.896 ns ( 45.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.209 ns" { CLOCK_50 rClk[0] rClk[0]~clkctrl VGA_Controller:u1|V_Cont[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.209 ns" { CLOCK_50 {} CLOCK_50~combout {} rClk[0] {} rClk[0]~clkctrl {} VGA_Controller:u1|V_Cont[4] {} } { 0.000ns 0.000ns 0.331ns 0.641ns 0.924ns } { 0.000ns 0.989ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "VGA_Controller.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/VGA_Controller.v" 119 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.450 ns + Longest register pin " "Info: + Longest register to pin delay is 8.450 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Controller:u1\|V_Cont\[4\] 1 REG LCFF_X22_Y25_N11 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y25_N11; Fanout = 4; REG Node = 'VGA_Controller:u1\|V_Cont\[4\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Controller:u1|V_Cont[4] } "NODE_NAME" } } { "VGA_Controller.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/VGA_Controller.v" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.513 ns) + CELL(0.376 ns) 0.889 ns VGA_Controller:u1\|LessThan5~207 2 COMB LCCOMB_X21_Y25_N0 2 " "Info: 2: + IC(0.513 ns) + CELL(0.376 ns) = 0.889 ns; Loc. = LCCOMB_X21_Y25_N0; Fanout = 2; COMB Node = 'VGA_Controller:u1\|LessThan5~207'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.889 ns" { VGA_Controller:u1|V_Cont[4] VGA_Controller:u1|LessThan5~207 } "NODE_NAME" } } { "VGA_Controller.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/VGA_Controller.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.420 ns) 1.561 ns VGA_Controller:u1\|LessThan5~208 3 COMB LCCOMB_X21_Y25_N6 2 " "Info: 3: + IC(0.252 ns) + CELL(0.420 ns) = 1.561 ns; Loc. = LCCOMB_X21_Y25_N6; Fanout = 2; COMB Node = 'VGA_Controller:u1\|LessThan5~208'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.672 ns" { VGA_Controller:u1|LessThan5~207 VGA_Controller:u1|LessThan5~208 } "NODE_NAME" } } { "VGA_Controller.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/VGA_Controller.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.410 ns) 2.241 ns VGA_Controller:u1\|LessThan4~186 4 COMB LCCOMB_X21_Y25_N2 1 " "Info: 4: + IC(0.270 ns) + CELL(0.410 ns) = 2.241 ns; Loc. = LCCOMB_X21_Y25_N2; Fanout = 1; COMB Node = 'VGA_Controller:u1\|LessThan4~186'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.680 ns" { VGA_Controller:u1|LessThan5~208 VGA_Controller:u1|LessThan4~186 } "NODE_NAME" } } { "VGA_Controller.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/VGA_Controller.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.371 ns) 2.867 ns VGA_Controller:u1\|always0~212 5 COMB LCCOMB_X21_Y25_N24 13 " "Info: 5: + IC(0.255 ns) + CELL(0.371 ns) = 2.867 ns; Loc. = LCCOMB_X21_Y25_N24; Fanout = 13; COMB Node = 'VGA_Controller:u1\|always0~212'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.626 ns" { VGA_Controller:u1|LessThan4~186 VGA_Controller:u1|always0~212 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.317 ns) + CELL(0.393 ns) 4.577 ns VGA_Controller:u1\|oVGA_R\[7\]~215 6 COMB LCCOMB_X16_Y23_N4 1 " "Info: 6: + IC(1.317 ns) + CELL(0.393 ns) = 4.577 ns; Loc. = LCCOMB_X16_Y23_N4; Fanout = 1; COMB Node = 'VGA_Controller:u1\|oVGA_R\[7\]~215'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.710 ns" { VGA_Controller:u1|always0~212 VGA_Controller:u1|oVGA_R[7]~215 } "NODE_NAME" } } { "VGA_Controller.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/VGA_Controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.105 ns) + CELL(2.768 ns) 8.450 ns VGA_R\[1\] 7 PIN PIN_C9 0 " "Info: 7: + IC(1.105 ns) + CELL(2.768 ns) = 8.450 ns; Loc. = PIN_C9; Fanout = 0; PIN Node = 'VGA_R\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.873 ns" { VGA_Controller:u1|oVGA_R[7]~215 VGA_R[1] } "NODE_NAME" } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.738 ns ( 56.07 % ) " "Info: Total cell delay = 4.738 ns ( 56.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.712 ns ( 43.93 % ) " "Info: Total interconnect delay = 3.712 ns ( 43.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.450 ns" { VGA_Controller:u1|V_Cont[4] VGA_Controller:u1|LessThan5~207 VGA_Controller:u1|LessThan5~208 VGA_Controller:u1|LessThan4~186 VGA_Controller:u1|always0~212 VGA_Controller:u1|oVGA_R[7]~215 VGA_R[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.450 ns" { VGA_Controller:u1|V_Cont[4] {} VGA_Controller:u1|LessThan5~207 {} VGA_Controller:u1|LessThan5~208 {} VGA_Controller:u1|LessThan4~186 {} VGA_Controller:u1|always0~212 {} VGA_Controller:u1|oVGA_R[7]~215 {} VGA_R[1] {} } { 0.000ns 0.513ns 0.252ns 0.270ns 0.255ns 1.317ns 1.105ns } { 0.000ns 0.376ns 0.420ns 0.410ns 0.371ns 0.393ns 2.768ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.209 ns" { CLOCK_50 rClk[0] rClk[0]~clkctrl VGA_Controller:u1|V_Cont[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.209 ns" { CLOCK_50 {} CLOCK_50~combout {} rClk[0] {} rClk[0]~clkctrl {} VGA_Controller:u1|V_Cont[4] {} } { 0.000ns 0.000ns 0.331ns 0.641ns 0.924ns } { 0.000ns 0.989ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.450 ns" { VGA_Controller:u1|V_Cont[4] VGA_Controller:u1|LessThan5~207 VGA_Controller:u1|LessThan5~208 VGA_Controller:u1|LessThan4~186 VGA_Controller:u1|always0~212 VGA_Controller:u1|oVGA_R[7]~215 VGA_R[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.450 ns" { VGA_Controller:u1|V_Cont[4] {} VGA_Controller:u1|LessThan5~207 {} VGA_Controller:u1|LessThan5~208 {} VGA_Controller:u1|LessThan4~186 {} VGA_Controller:u1|always0~212 {} VGA_Controller:u1|oVGA_R[7]~215 {} VGA_R[1] {} } { 0.000ns 0.513ns 0.252ns 0.270ns 0.255ns 1.317ns 1.105ns } { 0.000ns 0.376ns 0.420ns 0.410ns 0.371ns 0.393ns 2.768ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "I2C_CCD_Config:u8\|mI2C_DATA\[10\] SW\[8\] CLOCK_50 1.655 ns register " "Info: th for register \"I2C_CCD_Config:u8\|mI2C_DATA\[10\]\" (data pin = \"SW\[8\]\", clock pin = \"CLOCK_50\") is 1.655 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 4.374 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 4.374 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns CLOCK_50 1 CLK PIN_L1 5 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_L1; Fanout = 5; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.107 ns I2C_CCD_Config:u8\|mI2C_CTRL_CLK 2 REG LCFF_X1_Y13_N29 3 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.107 ns; Loc. = LCFF_X1_Y13_N29; Fanout = 3; REG Node = 'I2C_CCD_Config:u8\|mI2C_CTRL_CLK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { CLOCK_50 I2C_CCD_Config:u8|mI2C_CTRL_CLK } "NODE_NAME" } } { "I2C_CCD_Config.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_CCD_Config.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.809 ns) + CELL(0.000 ns) 2.916 ns I2C_CCD_Config:u8\|mI2C_CTRL_CLK~clkctrl 3 COMB CLKCTRL_G1 72 " "Info: 3: + IC(0.809 ns) + CELL(0.000 ns) = 2.916 ns; Loc. = CLKCTRL_G1; Fanout = 72; COMB Node = 'I2C_CCD_Config:u8\|mI2C_CTRL_CLK~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.809 ns" { I2C_CCD_Config:u8|mI2C_CTRL_CLK I2C_CCD_Config:u8|mI2C_CTRL_CLK~clkctrl } "NODE_NAME" } } { "I2C_CCD_Config.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_CCD_Config.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.921 ns) + CELL(0.537 ns) 4.374 ns I2C_CCD_Config:u8\|mI2C_DATA\[10\] 4 REG LCFF_X32_Y11_N1 1 " "Info: 4: + IC(0.921 ns) + CELL(0.537 ns) = 4.374 ns; Loc. = LCFF_X32_Y11_N1; Fanout = 1; REG Node = 'I2C_CCD_Config:u8\|mI2C_DATA\[10\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.458 ns" { I2C_CCD_Config:u8|mI2C_CTRL_CLK~clkctrl I2C_CCD_Config:u8|mI2C_DATA[10] } "NODE_NAME" } } { "I2C_CCD_Config.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_CCD_Config.v" 216 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.313 ns ( 52.88 % ) " "Info: Total cell delay = 2.313 ns ( 52.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.061 ns ( 47.12 % ) " "Info: Total interconnect delay = 2.061 ns ( 47.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.374 ns" { CLOCK_50 I2C_CCD_Config:u8|mI2C_CTRL_CLK I2C_CCD_Config:u8|mI2C_CTRL_CLK~clkctrl I2C_CCD_Config:u8|mI2C_DATA[10] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.374 ns" { CLOCK_50 {} CLOCK_50~combout {} I2C_CCD_Config:u8|mI2C_CTRL_CLK {} I2C_CCD_Config:u8|mI2C_CTRL_CLK~clkctrl {} I2C_CCD_Config:u8|mI2C_DATA[10] {} } { 0.000ns 0.000ns 0.331ns 0.809ns 0.921ns } { 0.000ns 0.989ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "I2C_CCD_Config.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_CCD_Config.v" 216 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.985 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.985 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns SW\[8\] 1 PIN PIN_M1 11 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_M1; Fanout = 11; PIN Node = 'SW\[8\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[8] } "NODE_NAME" } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.762 ns) + CELL(0.150 ns) 2.901 ns I2C_CCD_Config:u8\|Mux13~78 2 COMB LCCOMB_X32_Y11_N0 1 " "Info: 2: + IC(1.762 ns) + CELL(0.150 ns) = 2.901 ns; Loc. = LCCOMB_X32_Y11_N0; Fanout = 1; COMB Node = 'I2C_CCD_Config:u8\|Mux13~78'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.912 ns" { SW[8] I2C_CCD_Config:u8|Mux13~78 } "NODE_NAME" } } { "I2C_CCD_Config.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_CCD_Config.v" 245 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.985 ns I2C_CCD_Config:u8\|mI2C_DATA\[10\] 3 REG LCFF_X32_Y11_N1 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.985 ns; Loc. = LCFF_X32_Y11_N1; Fanout = 1; REG Node = 'I2C_CCD_Config:u8\|mI2C_DATA\[10\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { I2C_CCD_Config:u8|Mux13~78 I2C_CCD_Config:u8|mI2C_DATA[10] } "NODE_NAME" } } { "I2C_CCD_Config.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_CCD_Config.v" 216 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.223 ns ( 40.97 % ) " "Info: Total cell delay = 1.223 ns ( 40.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.762 ns ( 59.03 % ) " "Info: Total interconnect delay = 1.762 ns ( 59.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.985 ns" { SW[8] I2C_CCD_Config:u8|Mux13~78 I2C_CCD_Config:u8|mI2C_DATA[10] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.985 ns" { SW[8] {} SW[8]~combout {} I2C_CCD_Config:u8|Mux13~78 {} I2C_CCD_Config:u8|mI2C_DATA[10] {} } { 0.000ns 0.000ns 1.762ns 0.000ns } { 0.000ns 0.989ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.374 ns" { CLOCK_50 I2C_CCD_Config:u8|mI2C_CTRL_CLK I2C_CCD_Config:u8|mI2C_CTRL_CLK~clkctrl I2C_CCD_Config:u8|mI2C_DATA[10] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.374 ns" { CLOCK_50 {} CLOCK_50~combout {} I2C_CCD_Config:u8|mI2C_CTRL_CLK {} I2C_CCD_Config:u8|mI2C_CTRL_CLK~clkctrl {} I2C_CCD_Config:u8|mI2C_DATA[10] {} } { 0.000ns 0.000ns 0.331ns 0.809ns 0.921ns } { 0.000ns 0.989ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.985 ns" { SW[8] I2C_CCD_Config:u8|Mux13~78 I2C_CCD_Config:u8|mI2C_DATA[10] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.985 ns" { SW[8] {} SW[8]~combout {} I2C_CCD_Config:u8|Mux13~78 {} I2C_CCD_Config:u8|mI2C_DATA[10] {} } { 0.000ns 0.000ns 1.762ns 0.000ns } { 0.000ns 0.989ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 6 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "125 " "Info: Allocated 125 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 13 11:05:33 2013 " "Info: Processing ended: Sat Apr 13 11:05:33 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Info: Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
