(set-info :smt-lib-version 2.6)
(set-logic AUFBVDTLIA)
(set-info :source |
Generated by: Andrew Reynolds
Generated on: 2017-04-28
Generator: Nunchaku, Leon, CVC4, converted to v2.6 by CVC4
Application: Counterexample generation for higher-order theorem provers
Target solver: CVC4, Z3
Publications: "Model Finding for Recursive Functions in SMT" by Andrew Reynolds, Jasmin Christian Blanchette, Simon Cruanes, and Cesare Tinelli, IJCAR 2016.
|)
(set-info :license "https://creativecommons.org/licenses/by/4.0/")
(set-info :category "industrial")
(set-info :status unknown)


(declare-datatypes ((SortedNDList!896 0)) (((ListEnd!897) (ListNode!898 (node!899 (_ BitVec 32)) (dist!900 (_ BitVec 32)) (next!901 SortedNDList!896)))
))
(declare-fun error_value!902 () Bool)
(declare-fun sndInvariant!206 (SortedNDList!896) Bool)
(declare-fun invRec0!879 (SortedNDList!896 SortedNDList!896) Bool)
(assert (forall ((list!205 SortedNDList!896)) (= (sndInvariant!206 list!205) (invRec0!879 list!205 list!205)) ))
(assert (forall ((list!422 SortedNDList!896) (list!878 SortedNDList!896)) (= (invRec0!879 list!422 list!878) (ite ((_ is ListNode!898) list!422) (ite (and (and (bvsge (dist!900 list!422) (_ bv0 32)) (bvsge (dist!900 list!422) (_ bv0 32))) (bvsge (node!899 list!422) (_ bv0 32))) (invRec0!879 (next!901 list!422) list!878) false) (ite ((_ is ListEnd!897) list!422) true error_value!902))) ))
(assert (exists ((list!207 SortedNDList!896) (node!208 (_ BitVec 32)) (dist!209 (_ BitVec 32))) (not (=> (and (and (and (and (and ((_ is ListNode!898) list!207) ((_ is ListNode!898) list!207)) (sndInvariant!206 list!207)) (bvsge node!208 (_ bv0 32))) (bvsge dist!209 (_ bv0 32))) (=> (and (and (and (sndInvariant!206 (next!901 list!207)) (sndInvariant!206 (next!901 list!207))) (bvsge node!208 (_ bv0 32))) (bvsge dist!209 (_ bv0 32))) (sndInvariant!206 (ListNode!898 node!208 dist!209 (next!901 list!207))))) (sndInvariant!206 (ListNode!898 node!208 dist!209 list!207)))) ))
(check-sat)
(exit)

