

================================================================
== Vivado HLS Report for 'softmax'
================================================================
* Date:           Wed Apr 10 00:29:31 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu5ev-sfvc784-2LV-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.355 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       10|       10| 50.000 ns | 50.000 ns |   10|   10|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------+----------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                           |                |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |          Instance         |     Module     |   min   |   max   |    min    |    max    | min | max |   Type   |
        +---------------------------+----------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_softmax_stable_fu_128  |softmax_stable  |       10|       10| 50.000 ns | 50.000 ns |    4|    4| function |
        +---------------------------+----------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|       6|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        2|      1|     343|     731|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     206|    -|
|Register         |        -|      -|      12|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        2|      1|     355|     943|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      288|   1248|  234240|  117120|   64|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------+---------+-------+-----+-----+-----+
    |          Instance         |     Module     | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +---------------------------+----------------+---------+-------+-----+-----+-----+
    |grp_softmax_stable_fu_128  |softmax_stable  |        2|      1|  343|  731|    0|
    +---------------------------+----------------+---------+-------+-----+-----+-----+
    |Total                      |                |        2|      1|  343|  731|    0|
    +---------------------------+----------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+-------+---+----+------------+------------+
    |ap_block_state1               |    or    |      0|  0|   2|           1|           1|
    |ap_block_state11              |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1_ignore_call8  |    or    |      0|  0|   2|           1|           1|
    +------------------------------+----------+-------+---+----+------------+------------+
    |Total                         |          |      0|  0|   6|           3|           3|
    +------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  53|         12|    1|         12|
    |ap_done                |   9|          2|    1|          2|
    |data_V_data_0_V_blk_n  |   9|          2|    1|          2|
    |data_V_data_0_V_read   |   9|          2|    1|          2|
    |data_V_data_1_V_blk_n  |   9|          2|    1|          2|
    |data_V_data_1_V_read   |   9|          2|    1|          2|
    |data_V_data_2_V_blk_n  |   9|          2|    1|          2|
    |data_V_data_2_V_read   |   9|          2|    1|          2|
    |data_V_data_3_V_blk_n  |   9|          2|    1|          2|
    |data_V_data_3_V_read   |   9|          2|    1|          2|
    |res_V_data_0_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_0_V_write   |   9|          2|    1|          2|
    |res_V_data_1_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_1_V_write   |   9|          2|    1|          2|
    |res_V_data_2_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_2_V_write   |   9|          2|    1|          2|
    |res_V_data_3_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_3_V_write   |   9|          2|    1|          2|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 206|         46|   18|         46|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+----+----+-----+-----------+
    |     Name    | FF | LUT| Bits| Const Bits|
    +-------------+----+----+-----+-----------+
    |ap_CS_fsm    |  11|   0|   11|          0|
    |ap_done_reg  |   1|   0|    1|          0|
    +-------------+----+----+-----+-----------+
    |Total        |  12|   0|   12|          0|
    +-------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |     softmax     | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |     softmax     | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |     softmax     | return value |
|ap_done                  | out |    1| ap_ctrl_hs |     softmax     | return value |
|ap_continue              |  in |    1| ap_ctrl_hs |     softmax     | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |     softmax     | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |     softmax     | return value |
|data_V_data_0_V_dout     |  in |   16|   ap_fifo  | data_V_data_0_V |    pointer   |
|data_V_data_0_V_empty_n  |  in |    1|   ap_fifo  | data_V_data_0_V |    pointer   |
|data_V_data_0_V_read     | out |    1|   ap_fifo  | data_V_data_0_V |    pointer   |
|data_V_data_1_V_dout     |  in |   16|   ap_fifo  | data_V_data_1_V |    pointer   |
|data_V_data_1_V_empty_n  |  in |    1|   ap_fifo  | data_V_data_1_V |    pointer   |
|data_V_data_1_V_read     | out |    1|   ap_fifo  | data_V_data_1_V |    pointer   |
|data_V_data_2_V_dout     |  in |   16|   ap_fifo  | data_V_data_2_V |    pointer   |
|data_V_data_2_V_empty_n  |  in |    1|   ap_fifo  | data_V_data_2_V |    pointer   |
|data_V_data_2_V_read     | out |    1|   ap_fifo  | data_V_data_2_V |    pointer   |
|data_V_data_3_V_dout     |  in |   16|   ap_fifo  | data_V_data_3_V |    pointer   |
|data_V_data_3_V_empty_n  |  in |    1|   ap_fifo  | data_V_data_3_V |    pointer   |
|data_V_data_3_V_read     | out |    1|   ap_fifo  | data_V_data_3_V |    pointer   |
|res_V_data_0_V_din       | out |   16|   ap_fifo  |  res_V_data_0_V |    pointer   |
|res_V_data_0_V_full_n    |  in |    1|   ap_fifo  |  res_V_data_0_V |    pointer   |
|res_V_data_0_V_write     | out |    1|   ap_fifo  |  res_V_data_0_V |    pointer   |
|res_V_data_1_V_din       | out |   16|   ap_fifo  |  res_V_data_1_V |    pointer   |
|res_V_data_1_V_full_n    |  in |    1|   ap_fifo  |  res_V_data_1_V |    pointer   |
|res_V_data_1_V_write     | out |    1|   ap_fifo  |  res_V_data_1_V |    pointer   |
|res_V_data_2_V_din       | out |   16|   ap_fifo  |  res_V_data_2_V |    pointer   |
|res_V_data_2_V_full_n    |  in |    1|   ap_fifo  |  res_V_data_2_V |    pointer   |
|res_V_data_2_V_write     | out |    1|   ap_fifo  |  res_V_data_2_V |    pointer   |
|res_V_data_3_V_din       | out |   16|   ap_fifo  |  res_V_data_3_V |    pointer   |
|res_V_data_3_V_full_n    |  in |    1|   ap_fifo  |  res_V_data_3_V |    pointer   |
|res_V_data_3_V_write     | out |    1|   ap_fifo  |  res_V_data_3_V |    pointer   |
+-------------------------+-----+-----+------------+-----------------+--------------+

