
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.413568                       # Number of seconds simulated
sim_ticks                                413568353500                       # Number of ticks simulated
final_tick                               12042202938000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  35777                       # Simulator instruction rate (inst/s)
host_op_rate                                    57396                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              147962788                       # Simulator tick rate (ticks/s)
host_mem_usage                                2646600                       # Number of bytes of host memory used
host_seconds                                  2795.08                       # Real time elapsed on the host
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     160425716                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst              8320                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data          53729984                       # Number of bytes read from this memory
system.physmem.bytes_read::total             53738304                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst         8320                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            8320                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks     19596160                       # Number of bytes written to this memory
system.physmem.bytes_written::total          19596160                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst                130                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data             839531                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                839661                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks          306190                       # Number of write requests responded to by this memory
system.physmem.num_writes::total               306190                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst                20118                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data            129918026                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               129938143                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst           20118                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              20118                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          47383123                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               47383123                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          47383123                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst               20118                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data           129918026                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              177321266                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                         840917                       # number of replacements
system.l2.tagsinuse                       1003.533422                       # Cycle average of tags in use
system.l2.total_refs                           817693                       # Total number of references to valid blocks.
system.l2.sampled_refs                         841941                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.971200                       # Average number of references to valid blocks.
system.l2.warmup_cycle                   11814005744000                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            89.209270                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst               0.142321                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data             914.181831                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.087118                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.000139                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.892756                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.980013                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.data               510997                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  510997                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           416764                       # number of Writeback hits
system.l2.Writeback_hits::total                416764                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data              88222                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 88222                       # number of ReadExReq hits
system.l2.demand_hits::cpu.data                599219                       # number of demand (read+write) hits
system.l2.demand_hits::total                   599219                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data               599219                       # number of overall hits
system.l2.overall_hits::total                  599219                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                130                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data             731743                       # number of ReadReq misses
system.l2.ReadReq_misses::total                731873                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data           107788                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              107788                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 130                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              839531                       # number of demand (read+write) misses
system.l2.demand_misses::total                 839661                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                130                       # number of overall misses
system.l2.overall_misses::cpu.data             839531                       # number of overall misses
system.l2.overall_misses::total                839661                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst      6826000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data  38227836000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     38234662000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data   5631204000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    5631204000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst       6826000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   43859040000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      43865866000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst      6826000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  43859040000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     43865866000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst              130                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data          1242740                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             1242870                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       416764                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            416764                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         196010                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            196010                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               130                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           1438750                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1438880                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              130                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          1438750                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1438880                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst               1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.588814                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.588857                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.549911                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.549911                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.583514                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.583552                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.583514                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.583552                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 52507.692308                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 52242.161524                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52242.208689                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52243.329499                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52243.329499                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 52507.692308                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 52242.311481                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52242.352568                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 52507.692308                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 52242.311481                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52242.352568                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               306190                       # number of writebacks
system.l2.writebacks::total                    306190                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst           130                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data        731743                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           731873                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       107788                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         107788                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            130                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         839531                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            839661                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           130                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        839531                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           839661                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst      5238000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data  29276890000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  29282128000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data   4312079500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   4312079500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst      5238000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  33588969500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  33594207500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst      5238000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  33588969500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  33594207500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.588814                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.588857                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.549911                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.549911                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.583514                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.583552                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.583514                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.583552                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 40292.307692                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 40009.798522                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40009.848703                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40005.190745                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40005.190745                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 40292.307692                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 40009.206926                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40009.250757                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 40292.307692                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 40009.206926                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40009.250757                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                 8786814                       # Number of BP lookups
system.cpu.branchPred.condPredicted           8786814                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             14331                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              6826967                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 4194641                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             61.442233                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.cpu.numCycles                        827136707                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           10773921                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      100013053                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     8786814                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            4194641                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     166907984                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   28662                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles              571427175                       # Number of cycles fetch has spent blocked
system.cpu.fetch.CacheLines                  10757010                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                     6                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          749123411                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.214171                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.410246                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                588683071     78.58%     78.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                160440340     21.42%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                1                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            749123411                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.010623                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.120915                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                130576002                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             458092797                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 118193543                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              42246735                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  14331                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              160440281                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  14331                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                176721084                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles               411954223                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  46767927                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles             113665845                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              160433773                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents               34114535                       # Number of times rename has blocked due to IQ full
system.cpu.rename.RenamedOperands           175745466                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             407545664                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        119103234                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups         288442430                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             175737418                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                     8047                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                 113665906                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             23541590                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             5981324                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  160425717                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 160425717                       # Number of instructions issued
system.cpu.iq.issued_per_cycle::samples     749123411                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.214151                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.410232                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           588697694     78.58%     78.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           160425717     21.42%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            1                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       749123411                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            311041      0.19%      0.19% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              50063324     31.21%     31.40% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     31.40% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     31.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            80528438     50.20%     81.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     81.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     81.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     81.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     81.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     81.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     81.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     81.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     81.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     81.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     81.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     81.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     81.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.60% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             23541590     14.67%     96.27% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             5981324      3.73%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              160425717                       # Type of FU issued
system.cpu.iq.rate                           0.193953                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          856740065                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          53808327                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     53808327                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads           213234779                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes          106617390                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses    106617389                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               53497286                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses               106617390                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            26169                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  14331                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                90224366                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles              13594478                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           160425717                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              23541590                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              5981324                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          13937                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          394                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                14331                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             160425716                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              23541590                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts                 0                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     29522914                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  8786814                       # Number of branches executed
system.cpu.iew.exec_stores                    5981324                       # Number of stores executed
system.cpu.iew.exec_rate                     0.193953                       # Inst execution rate
system.cpu.iew.wb_sent                      160425716                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     160425716                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                         0                       # num instructions producing a value
system.cpu.iew.wb_consumers                         0                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.193953                       # insts written-back per cycle
system.cpu.iew.wb_fanout                          nan                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.branchMispredicts             14331                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    749109080                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.214155                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.410235                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    588683364     78.58%     78.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    160425716     21.42%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            1                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    749109080                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000000                       # Number of instructions committed
system.cpu.commit.committedOps              160425716                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       29522914                       # Number of memory references committed
system.cpu.commit.loads                      23541590                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    8786814                       # Number of branches committed
system.cpu.commit.fp_insts                  106617389                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  84588387                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events             160425716                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    749109080                       # The number of ROB reads
system.cpu.rob.rob_writes                   320865764                       # The number of ROB writes
system.cpu.timesIdled                         1253533                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                        78013296                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     160425716                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000000                       # Number of Instructions Simulated
system.cpu.cpi                               8.271367                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         8.271367                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.120899                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.120899                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                158651747                       # number of integer regfile reads
system.cpu.int_regfile_writes                79780304                       # number of integer regfile writes
system.cpu.fp_regfile_reads                 200121050                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 95957114                       # number of floating regfile writes
system.cpu.misc_regfile_reads                48750324                       # number of misc regfile reads
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                      9                       # number of replacements
system.cpu.icache.tagsinuse                 83.508539                       # Cycle average of tags in use
system.cpu.icache.total_refs                 10756880                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    130                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               82745.230769                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst      83.508539                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.326205                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.326205                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     10756880                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10756880                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      10756880                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10756880                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     10756880                       # number of overall hits
system.cpu.icache.overall_hits::total        10756880                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          130                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           130                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          130                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            130                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          130                       # number of overall misses
system.cpu.icache.overall_misses::total           130                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst      7216000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      7216000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst      7216000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      7216000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst      7216000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      7216000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     10757010                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10757010                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     10757010                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10757010                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     10757010                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10757010                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000012                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000012                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 55507.692308                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 55507.692308                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 55507.692308                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 55507.692308                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 55507.692308                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 55507.692308                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          130                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          130                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          130                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          130                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          130                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          130                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst      6956000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      6956000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst      6956000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      6956000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst      6956000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      6956000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000012                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000012                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000012                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000012                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 53507.692308                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 53507.692308                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 53507.692308                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 53507.692308                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 53507.692308                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 53507.692308                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                1438494                       # number of replacements
system.cpu.dcache.tagsinuse                255.982346                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 28057993                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                1438750                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  19.501646                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle           11628823794000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     255.982346                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.999931                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.999931                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     22272679                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        22272679                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      5785314                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5785314                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      28057993                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         28057993                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     28057993                       # number of overall hits
system.cpu.dcache.overall_hits::total        28057993                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      1242742                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1242742                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       196010                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       196010                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      1438752                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1438752                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      1438752                       # number of overall misses
system.cpu.dcache.overall_misses::total       1438752                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  47066092000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  47066092000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   7102321000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   7102321000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  54168413000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  54168413000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  54168413000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  54168413000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     23515421                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     23515421                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      5981324                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5981324                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     29496745                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     29496745                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     29496745                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     29496745                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.052848                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.052848                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.032770                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.032770                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.048777                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.048777                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.048777                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.048777                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 37872.778099                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 37872.778099                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 36234.482935                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 36234.482935                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 37649.583111                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 37649.583111                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 37649.583111                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 37649.583111                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       416764                       # number of writebacks
system.cpu.dcache.writebacks::total            416764                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data            2                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data            2                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data            2                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      1242740                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1242740                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       196010                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       196010                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      1438750                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1438750                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      1438750                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1438750                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  44580553000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  44580553000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   6710301000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6710301000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  51290854000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  51290854000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  51290854000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  51290854000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.052848                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.052848                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.032770                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.032770                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.048777                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048777                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.048777                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048777                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 35872.791573                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 35872.791573                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 34234.482935                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 34234.482935                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 35649.594440                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 35649.594440                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 35649.594440                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 35649.594440                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
