0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/lucas/Documents/fpga/lab4/lab4_3_1/lab4_3_1.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/lucas/Documents/fpga/lab4/lab4_3_1/lab4_3_1.srcs/sources_1/imports/new/fulladder_dataflow.v,1580348480,verilog,,C:/Users/lucas/Documents/fpga/lab4/lab4_3_1/lab4_3_1.srcs/sources_1/imports/new/rca_dataflow.v,,fulladder_dataflow,,,,,,,,
C:/Users/lucas/Documents/fpga/lab4/lab4_3_1/lab4_3_1.srcs/sources_1/imports/new/rca_dataflow.v,1580398809,verilog,,C:/Users/lucas/Documents/fpga/lab4/lab4_3_1/lab4_3_1.srcs/sources_1/new/ripple_carry_tb.v,,rca_dataflow,,,,,,,,
C:/Users/lucas/Documents/fpga/lab4/lab4_3_1/lab4_3_1.srcs/sources_1/new/ripple_carry_tb.v,1582170812,verilog,,,,ripple_carry_tb,,,,,,,,
