;redcode
;assert 1
	SPL 0, <-52
	SPL 300, 90
	SLT #12, @10
	MOV -7, <-20
	SUB @-3, 0
	ADD -130, 9
	MOV -11, <-20
	SPL 0, 100
	SPL 0, 100
	MOV -9, <-20
	DJN -1, @-20
	MOV -9, <-20
	SUB 3, -12
	JMZ -9, @-18
	SUB 3, 120
	SUB @127, 106
	SPL 0, <-102
	SUB @127, 106
	SUB @127, 106
	JMN 0, #2
	SUB 3, 120
	JMP 210, 30
	ADD #129, 109
	SPL 0, <-102
	ADD #129, 109
	SUB 3, 120
	SUB @121, @106
	SUB 3, 120
	SUB @121, @106
	JMZ -9, @-18
	MOV -11, <-20
	SUB #0, 0
	SLT 0, 10
	JMN 0, #2
	JMN 0, #2
	SUB 3, 120
	JMZ -9, @-18
	MOV -11, <-20
	SUB 0, 10
	SUB 0, 10
	SLT #12, @10
	ADD #129, 109
	SLT #12, @10
	SPL 0, <-52
	SLT #12, @10
	SLT #12, @10
	SPL 300, 90
	SPL 300, 96
	SLT #12, @10
	SUB #0, -9
	SUB 3, -12
