module t_ff(
input T,clk,rst,
output reg q
);
  always @(posedge clk)
  begin
    if (rst)
      begin
        q <= 0;
      end
    else if(T)
      begin
        q <= ~q;
        
      end
  end
endmodule
//////////////////////////////////tb//////////////////////  
  
  
