<stg><name>rx_fifo_Pipeline_VITIS_LOOP_71_1</name>


<trans_list>

<trans id="56" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="57" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="58" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="59" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="60" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="62" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
newFuncRoot:1 %sext_ln73_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln73

]]></Node>
<StgValue><ssdm name="sext_ln73_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="64" op_0_bw="62">
<![CDATA[
newFuncRoot:2 %sext_ln73_cast = sext i62 %sext_ln73_read

]]></Node>
<StgValue><ssdm name="sext_ln73_cast"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_axi_full, void @empty_52, i32 0, i32 0, void @empty_54, i32 0, i32 1028, void @empty_44, void @empty_58, void @empty_54, i32 16, i32 16, i32 16, i32 16, void @empty_54, void @empty_54, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i3 0, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc:0 %i_7 = load i3 %i

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc:3 %icmp_ln71 = icmp_eq  i3 %i_7, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln71"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc:5 %add_ln71 = add i3 %i_7, i3 1

]]></Node>
<StgValue><ssdm name="add_ln71"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:6 %br_ln71 = br i1 %icmp_ln71, void %for.inc.split, void %for.end_ifconv.exitStub

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:6 %store_ln71 = store i3 %add_ln71, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc:1 %fifo_axi_full_addr = getelementptr i32 %fifo_axi_full, i64 %sext_ln73_cast

]]></Node>
<StgValue><ssdm name="fifo_axi_full_addr"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:2 %rxWord_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %fifo_axi_full_addr, i32 1

]]></Node>
<StgValue><ssdm name="rxWord_req"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="28" st_id="3" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:2 %rxWord_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %fifo_axi_full_addr, i32 1

]]></Node>
<StgValue><ssdm name="rxWord_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="29" st_id="4" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:2 %rxWord_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %fifo_axi_full_addr, i32 1

]]></Node>
<StgValue><ssdm name="rxWord_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="30" st_id="5" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:2 %rxWord_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %fifo_axi_full_addr, i32 1

]]></Node>
<StgValue><ssdm name="rxWord_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="31" st_id="6" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:2 %rxWord_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %fifo_axi_full_addr, i32 1

]]></Node>
<StgValue><ssdm name="rxWord_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="32" st_id="7" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:2 %rxWord_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %fifo_axi_full_addr, i32 1

]]></Node>
<StgValue><ssdm name="rxWord_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="33" st_id="8" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:2 %rxWord_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %fifo_axi_full_addr, i32 1

]]></Node>
<StgValue><ssdm name="rxWord_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="34" st_id="9" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.split:3 %rxWord = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i32 %fifo_axi_full_addr

]]></Node>
<StgValue><ssdm name="rxWord"/></StgValue>
</operation>

<operation id="40" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0">
<![CDATA[
for.end_ifconv.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="35" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="3">
<![CDATA[
for.inc.split:0 %i_cast = zext i3 %i_7

]]></Node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="36" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:1 %specloopname_ln71 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19

]]></Node>
<StgValue><ssdm name="specloopname_ln71"/></StgValue>
</operation>

<operation id="37" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:4 %tmp_buf_addr = getelementptr i32 %tmp_buf, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="tmp_buf_addr"/></StgValue>
</operation>

<operation id="38" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
for.inc.split:5 %store_ln75 = store i32 %rxWord, i2 %tmp_buf_addr

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="39" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:7 %br_ln71 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="67" name="fifo_axi_full" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="fifo_axi_full"/></StgValue>
</port>
<port id="68" name="sext_ln73" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln73"/></StgValue>
</port>
<port id="69" name="tmp_buf" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="tmp_buf"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="71" from="StgValue_70" to="i" fromId="70" toId="13">
</dataflow>
<dataflow id="73" from="_ssdm_op_Read.ap_auto.i62" to="sext_ln73_read" fromId="72" toId="14">
</dataflow>
<dataflow id="74" from="sext_ln73" to="sext_ln73_read" fromId="68" toId="14">
</dataflow>
<dataflow id="75" from="sext_ln73_read" to="sext_ln73_cast" fromId="14" toId="15">
</dataflow>
<dataflow id="77" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="76" toId="16">
</dataflow>
<dataflow id="78" from="fifo_axi_full" to="specinterface_ln0" fromId="67" toId="16">
</dataflow>
<dataflow id="80" from="empty_52" to="specinterface_ln0" fromId="79" toId="16">
</dataflow>
<dataflow id="82" from="StgValue_81" to="specinterface_ln0" fromId="81" toId="16">
</dataflow>
<dataflow id="83" from="StgValue_81" to="specinterface_ln0" fromId="81" toId="16">
</dataflow>
<dataflow id="85" from="empty_54" to="specinterface_ln0" fromId="84" toId="16">
</dataflow>
<dataflow id="86" from="StgValue_81" to="specinterface_ln0" fromId="81" toId="16">
</dataflow>
<dataflow id="88" from="StgValue_87" to="specinterface_ln0" fromId="87" toId="16">
</dataflow>
<dataflow id="90" from="empty_44" to="specinterface_ln0" fromId="89" toId="16">
</dataflow>
<dataflow id="92" from="empty_58" to="specinterface_ln0" fromId="91" toId="16">
</dataflow>
<dataflow id="93" from="empty_54" to="specinterface_ln0" fromId="84" toId="16">
</dataflow>
<dataflow id="95" from="StgValue_94" to="specinterface_ln0" fromId="94" toId="16">
</dataflow>
<dataflow id="96" from="StgValue_94" to="specinterface_ln0" fromId="94" toId="16">
</dataflow>
<dataflow id="97" from="StgValue_94" to="specinterface_ln0" fromId="94" toId="16">
</dataflow>
<dataflow id="98" from="StgValue_94" to="specinterface_ln0" fromId="94" toId="16">
</dataflow>
<dataflow id="99" from="empty_54" to="specinterface_ln0" fromId="84" toId="16">
</dataflow>
<dataflow id="100" from="empty_54" to="specinterface_ln0" fromId="84" toId="16">
</dataflow>
<dataflow id="102" from="StgValue_101" to="specinterface_ln0" fromId="101" toId="16">
</dataflow>
<dataflow id="103" from="StgValue_81" to="specinterface_ln0" fromId="81" toId="16">
</dataflow>
<dataflow id="105" from="StgValue_104" to="store_ln0" fromId="104" toId="17">
</dataflow>
<dataflow id="106" from="i" to="store_ln0" fromId="13" toId="17">
</dataflow>
<dataflow id="107" from="i" to="i_7" fromId="13" toId="19">
</dataflow>
<dataflow id="108" from="i_7" to="icmp_ln71" fromId="19" toId="20">
</dataflow>
<dataflow id="110" from="StgValue_109" to="icmp_ln71" fromId="109" toId="20">
</dataflow>
<dataflow id="111" from="i_7" to="add_ln71" fromId="19" toId="21">
</dataflow>
<dataflow id="113" from="StgValue_112" to="add_ln71" fromId="112" toId="21">
</dataflow>
<dataflow id="114" from="icmp_ln71" to="br_ln71" fromId="20" toId="22">
</dataflow>
<dataflow id="115" from="add_ln71" to="store_ln71" fromId="21" toId="23">
</dataflow>
<dataflow id="116" from="i" to="store_ln71" fromId="13" toId="23">
</dataflow>
<dataflow id="117" from="fifo_axi_full" to="fifo_axi_full_addr" fromId="67" toId="24">
</dataflow>
<dataflow id="118" from="sext_ln73_cast" to="fifo_axi_full_addr" fromId="15" toId="24">
</dataflow>
<dataflow id="120" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="119" toId="25">
</dataflow>
<dataflow id="121" from="StgValue_101" to="specpipeline_ln0" fromId="101" toId="25">
</dataflow>
<dataflow id="122" from="StgValue_81" to="specpipeline_ln0" fromId="81" toId="25">
</dataflow>
<dataflow id="123" from="StgValue_70" to="specpipeline_ln0" fromId="70" toId="25">
</dataflow>
<dataflow id="124" from="StgValue_81" to="specpipeline_ln0" fromId="81" toId="25">
</dataflow>
<dataflow id="126" from="p_str" to="specpipeline_ln0" fromId="125" toId="25">
</dataflow>
<dataflow id="128" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="127" toId="26">
</dataflow>
<dataflow id="130" from="StgValue_129" to="speclooptripcount_ln0" fromId="129" toId="26">
</dataflow>
<dataflow id="131" from="StgValue_129" to="speclooptripcount_ln0" fromId="129" toId="26">
</dataflow>
<dataflow id="132" from="StgValue_129" to="speclooptripcount_ln0" fromId="129" toId="26">
</dataflow>
<dataflow id="134" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="rxWord_req" fromId="133" toId="27">
</dataflow>
<dataflow id="135" from="fifo_axi_full_addr" to="rxWord_req" fromId="24" toId="27">
</dataflow>
<dataflow id="136" from="StgValue_70" to="rxWord_req" fromId="70" toId="27">
</dataflow>
<dataflow id="137" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="rxWord_req" fromId="133" toId="28">
</dataflow>
<dataflow id="138" from="fifo_axi_full_addr" to="rxWord_req" fromId="24" toId="28">
</dataflow>
<dataflow id="139" from="StgValue_70" to="rxWord_req" fromId="70" toId="28">
</dataflow>
<dataflow id="140" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="rxWord_req" fromId="133" toId="29">
</dataflow>
<dataflow id="141" from="fifo_axi_full_addr" to="rxWord_req" fromId="24" toId="29">
</dataflow>
<dataflow id="142" from="StgValue_70" to="rxWord_req" fromId="70" toId="29">
</dataflow>
<dataflow id="143" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="rxWord_req" fromId="133" toId="30">
</dataflow>
<dataflow id="144" from="fifo_axi_full_addr" to="rxWord_req" fromId="24" toId="30">
</dataflow>
<dataflow id="145" from="StgValue_70" to="rxWord_req" fromId="70" toId="30">
</dataflow>
<dataflow id="146" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="rxWord_req" fromId="133" toId="31">
</dataflow>
<dataflow id="147" from="fifo_axi_full_addr" to="rxWord_req" fromId="24" toId="31">
</dataflow>
<dataflow id="148" from="StgValue_70" to="rxWord_req" fromId="70" toId="31">
</dataflow>
<dataflow id="149" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="rxWord_req" fromId="133" toId="32">
</dataflow>
<dataflow id="150" from="fifo_axi_full_addr" to="rxWord_req" fromId="24" toId="32">
</dataflow>
<dataflow id="151" from="StgValue_70" to="rxWord_req" fromId="70" toId="32">
</dataflow>
<dataflow id="152" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="rxWord_req" fromId="133" toId="33">
</dataflow>
<dataflow id="153" from="fifo_axi_full_addr" to="rxWord_req" fromId="24" toId="33">
</dataflow>
<dataflow id="154" from="StgValue_70" to="rxWord_req" fromId="70" toId="33">
</dataflow>
<dataflow id="156" from="_ssdm_op_Read.m_axi.volatile.i32P1A" to="rxWord" fromId="155" toId="34">
</dataflow>
<dataflow id="157" from="fifo_axi_full_addr" to="rxWord" fromId="24" toId="34">
</dataflow>
<dataflow id="158" from="i_7" to="i_cast" fromId="19" toId="35">
</dataflow>
<dataflow id="160" from="_ssdm_op_SpecLoopName" to="specloopname_ln71" fromId="159" toId="36">
</dataflow>
<dataflow id="162" from="empty_19" to="specloopname_ln71" fromId="161" toId="36">
</dataflow>
<dataflow id="163" from="tmp_buf" to="tmp_buf_addr" fromId="69" toId="37">
</dataflow>
<dataflow id="165" from="StgValue_164" to="tmp_buf_addr" fromId="164" toId="37">
</dataflow>
<dataflow id="166" from="i_cast" to="tmp_buf_addr" fromId="35" toId="37">
</dataflow>
<dataflow id="167" from="rxWord" to="store_ln75" fromId="34" toId="38">
</dataflow>
<dataflow id="168" from="tmp_buf_addr" to="store_ln75" fromId="37" toId="38">
</dataflow>
<dataflow id="169" from="icmp_ln71" to="StgValue_2" fromId="20" toId="2">
</dataflow>
<dataflow id="170" from="icmp_ln71" to="StgValue_3" fromId="20" toId="3">
</dataflow>
<dataflow id="171" from="icmp_ln71" to="StgValue_10" fromId="20" toId="10">
</dataflow>
</dataflows>


</stg>
