<profile>
    <ReportVersion>
        <Version>2022.2.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcu55c-fsvh2892-2L-e</Part>
        <TopModelName>mvt</TopModelName>
        <TargetClockPeriod>5.00</TargetClockPeriod>
        <ClockUncertainty>1.35</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>3.290</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>6843</Best-caseLatency>
            <Average-caseLatency>6843</Average-caseLatency>
            <Worst-caseLatency>6843</Worst-caseLatency>
            <Best-caseRealTimeLatency>34.215 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>34.215 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>34.215 us</Worst-caseRealTimeLatency>
            <Interval-min>6844</Interval-min>
            <Interval-max>6844</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>0</BRAM_18K>
            <DSP>10</DSP>
            <FF>18269</FF>
            <LUT>11057</LUT>
            <URAM>1</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4032</BRAM_18K>
            <DSP>9024</DSP>
            <FF>2607360</FF>
            <LUT>1303680</LUT>
            <URAM>960</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>mvt</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>mvt</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>mvt</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>mvt</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>mvt</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>mvt</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>A_address0</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_ce0</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_q0</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_address1</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_ce1</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_q1</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>x1_address0</name>
            <Object>x1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>x1_ce0</name>
            <Object>x1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>x1_q0</name>
            <Object>x1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>x2_address0</name>
            <Object>x2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>x2_ce0</name>
            <Object>x2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>x2_q0</name>
            <Object>x2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>y1_address0</name>
            <Object>y1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>y1_ce0</name>
            <Object>y1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>y1_q0</name>
            <Object>y1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>y2_address0</name>
            <Object>y2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>y2_ce0</name>
            <Object>y2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>y2_q0</name>
            <Object>y2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>x1_out_address0</name>
            <Object>x1_out</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>x1_out_ce0</name>
            <Object>x1_out</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>x1_out_we0</name>
            <Object>x1_out</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>x1_out_d0</name>
            <Object>x1_out</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>x2_out_address0</name>
            <Object>x2_out</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>x2_out_ce0</name>
            <Object>x2_out</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>x2_out_we0</name>
            <Object>x2_out</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>x2_out_d0</name>
            <Object>x2_out</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>mvt</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_mvt_Pipeline_lprd_1_fu_1228</InstName>
                    <ModuleName>mvt_Pipeline_lprd_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1228</ID>
                    <BindInstances>add_ln13_fu_1350_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_mvt_Pipeline_lp1_fu_1252</InstName>
                    <ModuleName>mvt_Pipeline_lp1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1252</ID>
                    <BindInstances>add_ln23_fu_1343_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_mvt_Pipeline_lp3_fu_1324</InstName>
                    <ModuleName>mvt_Pipeline_lp3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1324</ID>
                    <BindInstances>add_ln29_fu_1281_p2 add_ln31_fu_1344_p2 add_ln31_1_fu_1386_p2 add_ln31_2_fu_1409_p2 add_ln31_3_fu_1466_p2 add_ln31_4_fu_1489_p2 add_ln31_5_fu_1511_p2 add_ln31_6_fu_1533_p2 add_ln31_7_fu_1622_p2 add_ln31_8_fu_1645_p2 add_ln31_9_fu_1667_p2 add_ln31_10_fu_1689_p2 add_ln31_11_fu_1711_p2 add_ln31_12_fu_1733_p2 add_ln31_13_fu_1755_p2 add_ln31_14_fu_1777_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_mvt_Pipeline_lpwr_fu_1396</InstName>
                    <ModuleName>mvt_Pipeline_lpwr</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1396</ID>
                    <BindInstances>add_ln35_fu_110_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>buff_A_U buff_x1_U buff_x2_U buff_y1_U buff_y2_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>mvt_Pipeline_lprd_1</Name>
            <Loops>
                <lprd_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.290</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2050</Best-caseLatency>
                    <Average-caseLatency>2050</Average-caseLatency>
                    <Worst-caseLatency>2050</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.250 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.250 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.250 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2050</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <lprd_1>
                        <Name>lprd_1</Name>
                        <Slack>3.65</Slack>
                        <TripCount>64</TripCount>
                        <Latency>2048</Latency>
                        <AbsoluteTimeLatency>10.240 us</AbsoluteTimeLatency>
                        <PipelineII>32</PipelineII>
                        <PipelineDepth>33</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </lprd_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>440</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1901</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lprd_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln13_fu_1350_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:13" URAM="0" VARIABLE="add_ln13"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mvt_Pipeline_lp1</Name>
            <Loops>
                <lp1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.248</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2344</Best-caseLatency>
                    <Average-caseLatency>2344</Average-caseLatency>
                    <Worst-caseLatency>2344</Worst-caseLatency>
                    <Best-caseRealTimeLatency>11.720 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>11.720 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>11.720 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2344</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <lp1>
                        <Name>lp1</Name>
                        <Slack>3.65</Slack>
                        <TripCount>64</TripCount>
                        <Latency>2342</Latency>
                        <AbsoluteTimeLatency>11.710 us</AbsoluteTimeLatency>
                        <PipelineII>32</PipelineII>
                        <PipelineDepth>327</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </lp1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6345</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3798</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_fu_1343_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:23" URAM="0" VARIABLE="add_ln23"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mvt_Pipeline_lp3</Name>
            <Loops>
                <lp3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.248</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2344</Best-caseLatency>
                    <Average-caseLatency>2344</Average-caseLatency>
                    <Worst-caseLatency>2344</Worst-caseLatency>
                    <Best-caseRealTimeLatency>11.720 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>11.720 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>11.720 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2344</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <lp3>
                        <Name>lp3</Name>
                        <Slack>3.65</Slack>
                        <TripCount>64</TripCount>
                        <Latency>2342</Latency>
                        <AbsoluteTimeLatency>11.710 us</AbsoluteTimeLatency>
                        <PipelineII>32</PipelineII>
                        <PipelineDepth>327</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </lp3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6503</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3324</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_fu_1281_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:29" URAM="0" VARIABLE="add_ln29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_1344_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31" URAM="0" VARIABLE="add_ln31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_1_fu_1386_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31" URAM="0" VARIABLE="add_ln31_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_2_fu_1409_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31" URAM="0" VARIABLE="add_ln31_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_3_fu_1466_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31" URAM="0" VARIABLE="add_ln31_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_4_fu_1489_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31" URAM="0" VARIABLE="add_ln31_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_5_fu_1511_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31" URAM="0" VARIABLE="add_ln31_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_6_fu_1533_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31" URAM="0" VARIABLE="add_ln31_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_7_fu_1622_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31" URAM="0" VARIABLE="add_ln31_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_8_fu_1645_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31" URAM="0" VARIABLE="add_ln31_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_9_fu_1667_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31" URAM="0" VARIABLE="add_ln31_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_10_fu_1689_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31" URAM="0" VARIABLE="add_ln31_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_11_fu_1711_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31" URAM="0" VARIABLE="add_ln31_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_12_fu_1733_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31" URAM="0" VARIABLE="add_ln31_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_13_fu_1755_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31" URAM="0" VARIABLE="add_ln31_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_14_fu_1777_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:31" URAM="0" VARIABLE="add_ln31_14"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mvt_Pipeline_lpwr</Name>
            <Loops>
                <lpwr/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>1.398</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>66</Best-caseLatency>
                    <Average-caseLatency>66</Average-caseLatency>
                    <Worst-caseLatency>66</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.330 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.330 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.330 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>66</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <lpwr>
                        <Name>lpwr</Name>
                        <Slack>3.65</Slack>
                        <TripCount>64</TripCount>
                        <Latency>64</Latency>
                        <AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </lpwr>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>17</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>63</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lpwr" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_fu_110_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:35" URAM="0" VARIABLE="add_ln35"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mvt</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.290</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6843</Best-caseLatency>
                    <Average-caseLatency>6843</Average-caseLatency>
                    <Worst-caseLatency>6843</Worst-caseLatency>
                    <Best-caseRealTimeLatency>34.215 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>34.215 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>34.215 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6844</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>10</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>18269</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>11057</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>1</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>~0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="buff_A_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:7" URAM="1" VARIABLE="buff_A"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_x1_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:8" URAM="0" VARIABLE="buff_x1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_x2_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:9" URAM="0" VARIABLE="buff_x2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="buff_y1_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:10" URAM="0" VARIABLE="buff_y1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="buff_y2_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:11" URAM="0" VARIABLE="buff_y2"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="A" index="0" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="A_address0" name="A_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="A_ce0" name="A_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="A_q0" name="A_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="A_address1" name="A_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="A_ce1" name="A_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="A_q1" name="A_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="x1" index="1" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="x1_address0" name="x1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="x1_ce0" name="x1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="x1_q0" name="x1_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="x2" index="2" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="x2_address0" name="x2_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="x2_ce0" name="x2_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="x2_q0" name="x2_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="y1" index="3" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="y1_address0" name="y1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="y1_ce0" name="y1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="y1_q0" name="y1_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="y2" index="4" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="y2_address0" name="y2_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="y2_ce0" name="y2_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="y2_q0" name="y2_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="x1_out" index="5" direction="out" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="x1_out_address0" name="x1_out_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="x1_out_ce0" name="x1_out_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="x1_out_we0" name="x1_out_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="x1_out_d0" name="x1_out_d0" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="x2_out" index="6" direction="out" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="x2_out_address0" name="x2_out_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="x2_out_ce0" name="x2_out_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="x2_out_we0" name="x2_out_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="x2_out_d0" name="x2_out_d0" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="A_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="A_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="A_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="A_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="A_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="x1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="x1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>x1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="x1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="x1_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="x1_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>x1_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="x1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="x2_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="x2_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>x2_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="x2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="x2_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="x2_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>x2_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="x2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="y1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="y1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>y1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="y1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="y1_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="y1_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>y1_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="y1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="y2_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="y2_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>y2_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="y2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="y2_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="y2_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>y2_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="y2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="x1_out_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="x1_out_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>x1_out_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="x1_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="x1_out_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="x1_out_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>x1_out_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="x1_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="x2_out_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="x2_out_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>x2_out_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="x2_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="x2_out_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="x2_out_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>x2_out_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="x2_out"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table isCollapsed="0">
                    <keys size="2">Interface, Bitwidth</keys>
                    <column name="A_address0">12, , </column>
                    <column name="A_address1">12, , </column>
                    <column name="A_q0">32, , </column>
                    <column name="A_q1">32, , </column>
                    <column name="x1_address0">6, , </column>
                    <column name="x1_out_address0">6, , </column>
                    <column name="x1_out_d0">32, , </column>
                    <column name="x1_q0">32, , </column>
                    <column name="x2_address0">6, , </column>
                    <column name="x2_out_address0">6, , </column>
                    <column name="x2_out_d0">32, , </column>
                    <column name="x2_q0">32, , </column>
                    <column name="y1_address0">6, , </column>
                    <column name="y1_q0">32, , </column>
                    <column name="y2_address0">6, , </column>
                    <column name="y2_q0">32, , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst">reset, ap_rst, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="A">in, float*</column>
                    <column name="x1">in, float*</column>
                    <column name="x2">in, float*</column>
                    <column name="y1">in, float*</column>
                    <column name="y2">in, float*</column>
                    <column name="x1_out">out, float*</column>
                    <column name="x2_out">out, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="A">A_address0, port, offset, </column>
                    <column name="A">A_ce0, port, , </column>
                    <column name="A">A_q0, port, , </column>
                    <column name="A">A_address1, port, offset, </column>
                    <column name="A">A_ce1, port, , </column>
                    <column name="A">A_q1, port, , </column>
                    <column name="x1">x1_address0, port, offset, </column>
                    <column name="x1">x1_ce0, port, , </column>
                    <column name="x1">x1_q0, port, , </column>
                    <column name="x2">x2_address0, port, offset, </column>
                    <column name="x2">x2_ce0, port, , </column>
                    <column name="x2">x2_q0, port, , </column>
                    <column name="y1">y1_address0, port, offset, </column>
                    <column name="y1">y1_ce0, port, , </column>
                    <column name="y1">y1_q0, port, , </column>
                    <column name="y2">y2_address0, port, offset, </column>
                    <column name="y2">y2_ce0, port, , </column>
                    <column name="y2">y2_q0, port, , </column>
                    <column name="x1_out">x1_out_address0, port, offset, </column>
                    <column name="x1_out">x1_out_ce0, port, , </column>
                    <column name="x1_out">x1_out_we0, port, , </column>
                    <column name="x1_out">x1_out_d0, port, , </column>
                    <column name="x2_out">x2_out_address0, port, offset, </column>
                    <column name="x2_out">x2_out_ce0, port, , </column>
                    <column name="x2_out">x2_out_we0, port, , </column>
                    <column name="x2_out">x2_out_d0, port, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <PragmaReport/>
</profile>

