# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../LDPC.srcs/sources_1/new/axi_stream_master.v" \
"../../../../LDPC.srcs/sources_1/new/shift_register_processor.v" \
"../../../../LDPC.srcs/sources_1/new/top_module.v" \
"../../../../LDPC.srcs/sources_1/new/tb_top_module.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
