<dec f='llvm/llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h' l='315' type='void llvm::ScheduleDAGInstrs::buildSchedGraph(llvm::AAResults * AA, llvm::RegPressureTracker * RPTracker = nullptr, llvm::PressureDiffs * PDiffs = nullptr, llvm::LiveIntervals * LIS = nullptr, bool TrackLaneMasks = false)'/>
<use f='llvm/llvm/lib/CodeGen/DFAPacketizer.cpp' l='144' u='c' c='_ZN4llvm20DefaultVLIWScheduler8scheduleEv'/>
<doc f='llvm/llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h' l='311'>/// Builds SUnits for the current region.
    /// If \p RPTracker is non-null, compute register pressure as a side effect.
    /// The DAG builder is an efficient place to do it because it already visits
    /// operands.</doc>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='473' u='c' c='_ZN4llvm17SwingSchedulerDAG8scheduleEv'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='771' u='c' c='_ZN4llvm13ScheduleDAGMI8scheduleEv'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1280' u='c' c='_ZN4llvm17ScheduleDAGMILive23buildDAGWithRegPressureEv'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1293' u='c' c='_ZN4llvm17ScheduleDAGMILive23buildDAGWithRegPressureEv'/>
<use f='llvm/llvm/lib/CodeGen/PostRASchedulerList.cpp' l='391' u='c' c='_ZN12_GLOBAL__N_120SchedulePostRATDList8scheduleEv'/>
<use f='llvm/llvm/lib/CodeGen/PostRASchedulerList.cpp' l='406' u='c' c='_ZN12_GLOBAL__N_120SchedulePostRATDList8scheduleEv'/>
<def f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='730' ll='1023' type='void llvm::ScheduleDAGInstrs::buildSchedGraph(llvm::AAResults * AA, llvm::RegPressureTracker * RPTracker = nullptr, llvm::PressureDiffs * PDiffs = nullptr, llvm::LiveIntervals * LIS = nullptr, bool TrackLaneMasks = false)'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNIterativeScheduler.cpp' l='139' u='c' c='_ZN4llvm21GCNIterativeScheduler8BuildDAGC1ERKNS0_6RegionERS0_'/>
