I 000034 3 491 1112720902040 cleo
#VLB_VERSION 58
#INFO
cleo
P 1112720902040
23
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
bus_size 0 1 58 1 . 9
~NATURAL~range~2~downto~0~15 1 5 135 1 . 10
opcode 2 5 328 1 . 10
~NATURAL~range~{bus_size-1}~downto~0~15 3 5 546 1 . 11
"-" 7 10 824 0 . 0 0 0 0 0
~ANONYMOUS 8 24 891 0 . 0
~ANONYMOUS 9 24 943 0 . 0
internal_bus 19 5 996 1 . 11
~INTEGER~range~0~to~255~15 20 5 1299 1 . 12
ram 21 4 1474 1 . 12
microinstrucao 22 4 1654 1 . 14
#SPECIFICATION 
#END
I 000024 54 1912 0 cleo
15
1
15
00000008
1
./src/cleo_pck.vhd
0
0 0 0 0 0 0
1
1
1
7168
1
15 ~ ~ 0 0
0
0
1
15 STD STANDARD 75 4
1
1
1
145
147
1
8
0
0
0
0
0
1
5
520
5
15 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
5
0
5
15 ~ ~ 2 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
520
5
15 ~ ~ 3 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
1
2
175
256
1
176
0
0
139
802
1
15 ~ ~ 0 0
0
0
0
1
15 ~ ~ 7 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
10
104
10
15 ~ ~ 7 0
0
54
0
2
0
0
9
0
1
15 STD STANDARD 75 4
1
1
1
24
8
24
15 ~ ~ 8 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
8
24
15 ~ ~ 9 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
5
0
5
15 ~ ~ 19 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
1
2
175
256
1
176
0
0
139
802
1
15 ~ ~ 0 0
0
0
0
1
15 ~ ~ 7 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 ~ ~ 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
520
5
15 ~ ~ 20 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
0
0
1
1
0
4643176031446892544
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
255
0
0
0
0
0
0
805371389 0
0
0
1
4
0
4
15 ~ ~ 21 2
2
5
1
5
0
1
1
1
1
1
1
0
0
0
1
1
0
4643176031446892544
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
255
0
0
0
0
0
1
15 ~ ~ 20 0
0
1
15 ~ ~ 19 1
11
3584 0
0
0
1
4
0
4
15 ~ ~ 22 3
3
6
1
6
0
1
1
w
1
1
15 ~ ~ 2 0
1
1
r
2
1
15 ~ ~ 2 0
1
1
u
3
1
15 ~ ~ 2 0
1
1
ce
4
1
15 ieee std_logic_1164 4 2
1
1
rw
5
1
15 ieee std_logic_1164 4 2
1
1
lnz
6
1
15 ieee std_logic_1164 4 2
1
1
lcv
7
1
15 ieee std_logic_1164 4 2
0
3072 0
0
0
0
I 000044 52 789           1112720902102 alu
5_______
58
alu
0
11
std
.
.
1
1
5
~std_logic_vector{bus_size~downto~0}~13
513
5
13 ~ ~ 0 0
21
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
139
802
1
15 ~ cleo 0 0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~bus_size~downto~0~13
521
5
13 ~ ~ 1 0
21
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
139
802
1
15 ~ cleo 0 0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
A_bus_int
1
3
13 ~ ~ 2 0
21
8
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
B_bus_int
1
3
13 ~ ~ 3 1
21
9
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
C_bus_int
1
3
13 ~ ~ 4 2
21
10
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
I 000034 11 280 1112720902080 alu
E alu VHDL
L CLEOPATRA;IEEE;
U cleopatra.cleo;ieee.std_logic_1164;
P A_bus _in internal_bus
P B_bus _in internal_bus
P alu_op _in std_logic_vector[2:0]
P C_Bus _out internal_bus
P n_inst _out std_logic
P z_inst _out std_logic
P c_inst _out std_logic
P v_inst _out std_logic
X alu
I 000034 11 469 1112720902080 alu
#VLB_VERSION 58
#INFO
alu
E 1112720902080
10
#ACCESS
~
cleopatra
cleo all .
.
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
A_bus 0 29 54 1 . 14
B_bus 1 29 132 1 . 14
~std_logic_vector{2~downto~0}~12 2 5 209 1 . 14
~NATURAL~range~2~downto~0~12 3 5 429 1 . 14
alu_op 4 29 623 1 . 14
C_Bus 5 29 697 1 . 15
n_inst 6 29 775 1 . 15
z_inst 7 29 865 1 . 15
c_inst 8 29 955 1 . 15
v_inst 9 29 1045 1 . 15
#SPECIFICATION 
#END
I 000023 54 1132 0 alu
12
1
12
00000013
1
./src/alu.vhd
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 2 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 3 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
I 000032 11 15 1112720902160 tb
E tb VHDL
X tb
I 000033 11 221 1112720902160 tb
#VLB_VERSION 58
#INFO
tb
E 1112720902160
0
#ACCESS
~
cleopatra
cleo all .
.
std
textio all .
.
ieee
std_logic_arith all .
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
#SPECIFICATION 
#END
I 000020 54 53 0 tb
12
1
12
00000032
1
./src/cleo_tb.vhd
0
0 0 0 0 0 0
0
I 000040 11 294 1112720902220 cleopatra
E cleopatra VHDL
L IEEE;CLEOPATRA;
U ieee.std_logic_1164;cleopatra.cleo;
P clock _in std_logic
P reset _in std_logic
P hold _in std_logic
P halt _out std_logic
P ce _out std_logic
P rw _out std_logic
P address _out internal_bus
P datain _in internal_bus
P dataout _out internal_bus
X cleopatra
I 000040 11 368 1112720902220 cleopatra
#VLB_VERSION 58
#INFO
cleopatra
E 1112720902220
9
#ACCESS
~
cleopatra
cleo all .
.
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
clock 0 29 60 1 . 33
reset 1 29 150 1 . 33
hold 2 29 240 1 . 33
halt 3 29 330 1 . 34
ce 4 29 420 1 . 35
rw 5 29 510 1 . 35
address 6 29 600 1 . 36
datain 7 29 678 1 . 37
dataout 8 29 756 1 . 38
#SPECIFICATION 
#END
I 000028 54 831 0 cleopatra
12
1
12
00000032
1
./src/cleopatra.vhd
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
0
0
I 000048 52 1784          1112720902262 tb_hold
16______
58
tb_hold
2
14
std
.
.
1
1
3
clock
1
3
13 ~ ~ 0 0
22
0
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
reset
1
3
13 ~ ~ 1 1
22
1
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
halt
1
3
13 ~ ~ 2 2
22
2
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
hold
1
3
13 ~ ~ 3 3
22
3
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
ce
1
3
13 ~ ~ 4 4
22
4
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
rw
1
3
13 ~ ~ 5 5
22
5
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
go
1
3
13 ~ ~ 6 6
22
6
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
address
1
3
13 ~ ~ 7 7
23
7
1
15 ~ cleo 19 1
3
0
0
1
3
data
1
3
13 ~ ~ 8 8
23
8
1
15 ~ cleo 19 1
3
0
0
1
3
datain
1
3
13 ~ ~ 9 9
23
9
1
15 ~ cleo 19 1
3
0
0
1
3
dataout
1
3
13 ~ ~ 10 10
23
10
1
15 ~ cleo 19 1
3
0
0
1
8
INFILE
1
8
13 ~ ~ 11 0
24
0
1
15 std textio 3 1
1
1
1
145
69
1
READ_MODE
0
0
1
0
0
1
145
1
"testa.txt"
0
0
0
1
3
memoria
1
3
13 ~ ~ 12 11
25
11
1
15 ~ cleo 21 2
3
0
0
1
3
ops
1
3
13 ~ ~ 13 12
26
12
1
15 STD STANDARD 75 4
3
0
0
1
3
endereco
1
3
13 ~ ~ 14 13
26
13
1
15 STD STANDARD 75 4
3
0
0
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 15 0
32
0
1
cpu
1
107
0
1
1
1
546
work
0
1
1
cleopatra
0
0
0
0
0
1
12
cleopatra
cleopatra
0
0
1
9
11
1
1
802
29
12 ~ cleopatra 1 1
0
1
1
1
1
139
802
3
13 ~ ~ 1 1
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 0 0
0
1
1
1
1
139
802
3
13 ~ ~ 0 0
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 2 2
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 3 3
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 4 4
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 5 5
0
1
1
1
1
139
802
3
13 ~ ~ 5 5
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 6 6
0
1
1
1
1
139
802
3
13 ~ ~ 7 7
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 7 7
0
1
1
1
1
139
802
3
13 ~ ~ 9 9
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 8 8
0
1
1
1
1
139
802
3
13 ~ ~ 10 10
0
0
0
0
0
0
0
0
I 000037 11 25 1112720902240 tb_hold
E tb_hold VHDL
X tb_hold
I 000038 11 226 1112720902240 tb_hold
#VLB_VERSION 58
#INFO
tb_hold
E 1112720902240
0
#ACCESS
~
cleopatra
cleo all .
.
std
textio all .
.
ieee
std_logic_arith all .
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
#SPECIFICATION 
#END
I 000025 54 58 0 tb_hold
12
1
12
00000018
1
./src/cleo_tb_hold.vhd
0
0 0 0 0 0 0
0
I 000039 11 355 1112720902370 datapath
E datapath VHDL
L IEEE;CLEOPATRA;
U ieee.std_logic_1164;cleopatra.cleo;
P clock _in std_logic
P reset _in std_logic
P hold _in std_logic
P address _out internal_bus
P ir _out internal_bus
P datain _in internal_bus
P dataout _out internal_bus
P uins _in microinstrucao
P n _out std_logic
P z _out std_logic
P c _out std_logic
P v _out std_logic
X datapath
I 000039 11 426 1112720902370 datapath
#VLB_VERSION 58
#INFO
datapath
E 1112720902370
12
#ACCESS
~
cleopatra
cleo all .
.
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
clock 0 29 59 1 . 12
reset 1 29 149 1 . 12
hold 2 29 239 1 . 12
address 3 29 329 1 . 13
ir 4 29 407 1 . 13
datain 5 29 485 1 . 14
dataout 6 29 563 1 . 15
uins 7 29 641 1 . 16
n 8 29 692 1 . 17
z 9 29 782 1 . 17
c 10 29 872 1 . 17
v 11 29 965 1 . 17
#SPECIFICATION 
#END
I 000028 54 1055 0 datapath
12
1
12
00000011
1
./src/datapath.vhd
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ~ cleo 22 3
1
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
I 000050 52 43            1112720902402 reg_clear
0_______
58
reg_clear
0
5
std
.
.
0
0
0
I 000040 11 191 1112720902390 reg_clear
E reg_clear VHDL
L IEEE;CLEOPATRA;
U ieee.std_logic_1164;cleopatra.cleo;
P clock _in std_logic
P reset _in std_logic
P ce _in std_logic
P D _in internal_bus
P Q _out internal_bus
X reg_clear
I 000040 11 268 1112720902390 reg_clear
#VLB_VERSION 58
#INFO
reg_clear
E 1112720902390
5
#ACCESS
~
cleopatra
cleo all .
.
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
clock 0 29 54 1 . 10
reset 1 29 144 1 . 10
ce 2 29 234 1 . 10
D 3 29 324 1 . 10
Q 4 29 402 1 . 10
#SPECIFICATION 
#END
I 000028 54 477 0 reg_clear
12
1
12
00000009
1
./src/reg.vhd
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
0
0
I 000053 52 46            1112720902452 read_decoder
0_______
58
read_decoder
0
6
std
.
.
0
0
0
I 000043 11 214 1112720902440 read_decoder
E read_decoder VHDL
L IEEE;
U ieee.std_logic_1164;
P read_reg _in std_logic_vector[2:0]
P r_mdr _out std_logic
P r_ir _out std_logic
P r_pc _out std_logic
P r_ac _out std_logic
P r_rs _out std_logic
X read_decoder
I 000043 11 398 1112720902440 read_decoder
#VLB_VERSION 58
#INFO
read_decoder
E 1112720902440
8
#ACCESS
~
cleopatra
cleo all .
.
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{2~downto~0}~12 0 5 62 1 . 11
~NATURAL~range~2~downto~0~12 1 5 282 1 . 11
read_reg 2 29 476 1 . 11
r_mdr 3 29 550 1 . 12
r_ir 4 29 640 1 . 12
r_pc 5 29 730 1 . 12
r_ac 6 29 820 1 . 12
r_rs 7 29 910 1 . 12
#SPECIFICATION 
#END
I 000031 54 997 0 read_decoder
12
1
12
00000010
1
./src/read_decoder.vhd
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
I 000054 52 47            1112720902502 write_decoder
0_______
58
write_decoder
0
8
std
.
.
0
0
0
I 000044 11 261 1112720902490 write_decoder
E write_decoder VHDL
L IEEE;
U ieee.std_logic_1164;
P write_reg _in std_logic_vector[2:0]
P hold _in std_logic
P w_mar _out std_logic
P w_mdr _out std_logic
P w_ir _out std_logic
P w_pc _out std_logic
P w_ac _out std_logic
P w_rs _out std_logic
X write_decoder
I 000044 11 448 1112720902490 write_decoder
#VLB_VERSION 58
#INFO
write_decoder
E 1112720902490
10
#ACCESS
~
cleopatra
cleo all .
.
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{2~downto~0}~12 0 5 63 1 . 16
~NATURAL~range~2~downto~0~12 1 5 283 1 . 16
write_reg 2 29 477 1 . 16
hold 3 29 551 1 . 16
w_mar 4 29 641 1 . 17
w_mdr 5 29 731 1 . 17
w_ir 6 29 821 1 . 17
w_pc 7 29 911 1 . 17
w_ac 8 29 1001 1 . 17
w_rs 9 29 1091 1 . 17
#SPECIFICATION 
#END
I 000033 54 1178 0 write_decoder
12
1
12
00000015
1
./src/write_decoder.vhd
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
I 000053 52 47            1112720902552 status_flags
0_______
58
status_flags
0
13
std
.
.
0
0
0
I 000043 11 339 1112720902540 status_flags
E status_flags VHDL
L IEEE;
U ieee.std_logic_1164;
P clock _in std_logic
P reset _in std_logic
P hold _in std_logic
P n_inst _in std_logic
P z_inst _in std_logic
P c_inst _in std_logic
P v_inst _in std_logic
P lnz _in std_logic
P lcv _in std_logic
P n _out std_logic
P z _out std_logic
P c _out std_logic
P v _out std_logic
X status_flags
I 000043 11 455 1112720902540 status_flags
#VLB_VERSION 58
#INFO
status_flags
E 1112720902540
13
#ACCESS
~
cleopatra
cleo all .
.
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
clock 0 29 63 1 . 18
reset 1 29 153 1 . 18
hold 2 29 243 1 . 18
n_inst 3 29 333 1 . 19
z_inst 4 29 423 1 . 19
c_inst 5 29 513 1 . 19
v_inst 6 29 603 1 . 19
lnz 7 29 693 1 . 19
lcv 8 29 783 1 . 19
n 9 29 873 1 . 20
z 10 29 963 1 . 20
c 11 29 1056 1 . 20
v 12 29 1149 1 . 20
#SPECIFICATION 
#END
I 000032 54 1239 0 status_flags
12
1
12
00000017
1
./src/status_flags.vhd
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
I 000048 52 16660         1112720902612 control
98______
58
control
30
16
std
.
.
1
1
4
CleoStates_type
1
4
13 ~ ~ 0 0
27
0
1
1
1
0
1
1
1
1
1
0
0
0
1
1
0
4624070917402656768
0
0
0
0
1
13 ~ ~ 0 0
1
1
SIDLE
0
1
1
FETCH0
1
1
1
FETCH1
2
1
1
FETCH2
3
1
1
Sop1a
4
1
1
Sop1b
5
1
1
Sop2a
6
1
1
Sop2b
7
1
1
Sop3a
8
1
1
Sop3b
9
1
1
Salu
10
1
1
OP2jp1
11
1
1
OP2jp2
12
1
1
Sjump
13
1
1
Sjsr
14
0
64512 1024
0
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 16 1
42
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 17 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 17 0
42
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
NOT1
7169
1
13 ~ ~ 18 0
42
0
0
1
13 ~ ~ 16 1
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"0"
0
0
1
5
~std_logic_vector{3~downto~0}~132
513
5
13 ~ ~ 19 2
43
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 20 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~131
521
5
13 ~ ~ 20 0
43
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
NOT2
7169
1
13 ~ ~ 21 1
43
1
0
1
13 ~ ~ 19 2
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"1"
0
0
1
5
~std_logic_vector{3~downto~0}~134
513
5
13 ~ ~ 22 3
44
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 23 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~133
521
5
13 ~ ~ 23 0
44
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
STA1
7169
1
13 ~ ~ 24 2
44
2
0
1
13 ~ ~ 22 3
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"2"
0
0
1
5
~std_logic_vector{3~downto~0}~136
513
5
13 ~ ~ 25 4
45
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 26 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~135
521
5
13 ~ ~ 26 0
45
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
STA2
7169
1
13 ~ ~ 27 3
45
3
0
1
13 ~ ~ 25 4
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"3"
0
0
1
5
~std_logic_vector{3~downto~0}~138
513
5
13 ~ ~ 28 5
46
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 29 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~137
521
5
13 ~ ~ 29 0
46
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
LDA
7169
1
13 ~ ~ 30 4
46
4
0
1
13 ~ ~ 28 5
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"4"
0
0
1
5
~std_logic_vector{3~downto~0}~1310
513
5
13 ~ ~ 31 6
47
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 32 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~139
521
5
13 ~ ~ 32 0
47
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
ADD
7169
1
13 ~ ~ 33 5
47
5
0
1
13 ~ ~ 31 6
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"5"
0
0
1
5
~std_logic_vector{3~downto~0}~1312
513
5
13 ~ ~ 34 7
48
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 35 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1311
521
5
13 ~ ~ 35 0
48
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
ORL
7169
1
13 ~ ~ 36 6
48
6
0
1
13 ~ ~ 34 7
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"6"
0
0
1
5
~std_logic_vector{3~downto~0}~1314
513
5
13 ~ ~ 37 8
49
8
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 38 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1313
521
5
13 ~ ~ 38 0
49
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
ANDL
7169
1
13 ~ ~ 39 7
49
7
0
1
13 ~ ~ 37 8
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"7"
0
0
1
5
~std_logic_vector{3~downto~0}~1316
513
5
13 ~ ~ 40 9
50
9
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 41 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1315
521
5
13 ~ ~ 41 0
50
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
JMP
7169
1
13 ~ ~ 42 8
50
8
0
1
13 ~ ~ 40 9
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"8"
0
0
1
5
~std_logic_vector{3~downto~0}~1318
513
5
13 ~ ~ 43 10
51
10
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 44 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1317
521
5
13 ~ ~ 44 0
51
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
JC
7169
1
13 ~ ~ 45 9
51
9
0
1
13 ~ ~ 43 10
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"9"
0
0
1
5
~std_logic_vector{3~downto~0}~1320
513
5
13 ~ ~ 46 11
52
11
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 47 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1319
521
5
13 ~ ~ 47 0
52
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
JN
7169
1
13 ~ ~ 48 10
52
10
0
1
13 ~ ~ 46 11
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"A"
0
0
1
5
~std_logic_vector{3~downto~0}~1322
513
5
13 ~ ~ 49 12
53
12
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 50 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1321
521
5
13 ~ ~ 50 0
53
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
JZ
7169
1
13 ~ ~ 51 11
53
11
0
1
13 ~ ~ 49 12
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"B"
0
0
1
5
~std_logic_vector{3~downto~0}~1324
513
5
13 ~ ~ 52 13
54
13
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 53 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1323
521
5
13 ~ ~ 53 0
54
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
JSR
7169
1
13 ~ ~ 54 12
54
12
0
1
13 ~ ~ 52 13
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"C"
0
0
1
5
~std_logic_vector{3~downto~0}~1326
513
5
13 ~ ~ 55 14
55
14
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 56 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1325
521
5
13 ~ ~ 56 0
55
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
RTS
7169
1
13 ~ ~ 57 13
55
13
0
1
13 ~ ~ 55 14
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"D"
0
0
1
5
~std_logic_vector{3~downto~0}~1328
513
5
13 ~ ~ 58 15
56
15
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 59 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1327
521
5
13 ~ ~ 59 0
56
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
JV
7169
1
13 ~ ~ 60 14
56
14
0
1
13 ~ ~ 58 15
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"E"
0
0
1
5
~std_logic_vector{3~downto~0}~1330
513
5
13 ~ ~ 61 16
57
16
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 62 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1329
521
5
13 ~ ~ 62 0
57
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
HLT
7169
1
13 ~ ~ 63 15
57
15
0
1
13 ~ ~ 61 16
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"F"
0
0
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 64 17
60
17
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 65 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 65 0
60
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
IM
7169
1
13 ~ ~ 66 16
60
16
0
1
13 ~ ~ 64 17
0
15 ieee std_logic_1164 5 3
1
1
145
1
"00"
0
0
1
5
~std_logic_vector{1~downto~0}~1332
513
5
13 ~ ~ 67 18
61
18
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 68 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~1331
521
5
13 ~ ~ 68 0
61
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
DIR
7169
1
13 ~ ~ 69 17
61
17
0
1
13 ~ ~ 67 18
0
15 ieee std_logic_1164 5 3
1
1
145
1
"01"
0
0
1
5
~std_logic_vector{1~downto~0}~1334
513
5
13 ~ ~ 70 19
62
19
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 71 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~1333
521
5
13 ~ ~ 71 0
62
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
IND
7169
1
13 ~ ~ 72 18
62
18
0
1
13 ~ ~ 70 19
0
15 ieee std_logic_1164 5 3
1
1
145
1
"10"
0
0
1
5
~std_logic_vector{1~downto~0}~1336
513
5
13 ~ ~ 73 20
63
20
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 74 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~1335
521
5
13 ~ ~ 74 0
63
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
REL
7169
1
13 ~ ~ 75 19
63
19
0
1
13 ~ ~ 73 20
0
15 ieee std_logic_1164 5 3
1
1
145
1
"11"
0
0
1
1
mar_pc
7169
1
13 ~ ~ 76 20
68
20
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"000"
0
0
0
88
1
1
145
1
"011"
0
0
0
88
1
1
145
1
"111"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
mar_mdr
7169
1
13 ~ ~ 77 21
69
21
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"000"
0
0
0
88
1
1
145
1
"001"
0
0
0
88
1
1
145
1
"100"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
mdr_MmarP
7169
1
13 ~ ~ 78 22
70
22
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"110"
0
0
0
88
1
1
145
1
"011"
0
0
0
88
1
1
145
1
"001"
0
0
0
88
1
1
145
69
0
49
0
0
0
88
1
1
145
69
0
49
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
mdr_Mmar
7169
1
13 ~ ~ 79 23
71
23
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"001"
0
0
0
88
1
1
145
1
"110"
0
0
0
88
1
1
145
1
"111"
0
0
0
88
1
1
145
69
0
49
0
0
0
88
1
1
145
69
0
49
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
mar_mdrpc
7169
1
13 ~ ~ 80 24
72
24
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"000"
0
0
0
88
1
1
145
1
"111"
0
0
0
88
1
1
145
1
"000"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
ir_mdr
7169
1
13 ~ ~ 81 25
73
25
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"010"
0
0
0
88
1
1
145
1
"001"
0
0
0
88
1
1
145
1
"100"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
pc_mdr
7169
1
13 ~ ~ 82 26
74
26
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"011"
0
0
0
88
1
1
145
1
"001"
0
0
0
88
1
1
145
1
"100"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
pc_mdrpc
7169
1
13 ~ ~ 83 27
75
27
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"011"
0
0
0
88
1
1
145
1
"111"
0
0
0
88
1
1
145
1
"000"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
rts_pc
7169
1
13 ~ ~ 84 28
76
28
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"101"
0
0
0
88
1
1
145
1
"011"
0
0
0
88
1
1
145
1
"111"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
nop
7169
1
13 ~ ~ 85 29
77
29
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"111"
0
0
0
88
1
1
145
1
"110"
0
0
0
88
1
1
145
1
"111"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
5
~std_logic_vector{3~downto~0}~1338
513
5
13 ~ ~ 86 21
79
21
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 87 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1337
521
5
13 ~ ~ 87 0
79
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
5
~internal_bus{7~downto~4}~13
513
5
13 ~ ~ 88 22
79
22
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
4616189618054758400
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
0
1
15 ~ cleo 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
7
i
1
7
13 ~ ~ 89 0
79
10
29
1
13 ~ ~ 86 21
0
15 ieee std_logic_1164 5 3
1
10
1
1
802
29
12 ~ control 4 4
0
1
0
1
0
1
0
0
1
145
147
1
7
0
0
0
0
0
0
0
1
145
147
1
4
0
0
0
0
1
13 ~ ~ 88 22
1
5
~std_logic_vector{1~downto~0}~1340
513
5
13 ~ ~ 90 23
80
23
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 91 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~1339
521
5
13 ~ ~ 91 0
80
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
5
~internal_bus{3~downto~2}~13
513
5
13 ~ ~ 92 24
80
24
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
4611686018427387904
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
0
1
15 ~ cleo 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
7
me
1
7
13 ~ ~ 93 1
80
11
29
1
13 ~ ~ 90 23
0
15 ieee std_logic_1164 5 3
1
10
1
1
802
29
12 ~ control 4 4
0
1
0
1
0
1
0
0
1
145
147
1
3
0
0
0
0
0
0
0
1
145
147
1
2
0
0
0
0
1
13 ~ ~ 92 24
1
3
salta
1
3
13 ~ ~ 94 2
82
12
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
logic_arith
1
3
13 ~ ~ 95 3
82
13
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
EA
1
3
13 ~ ~ 96 4
84
14
1
13 ~ ~ 0 0
1
0
0
1
3
PE
1
3
13 ~ ~ 97 5
84
15
1
13 ~ ~ 0 0
1
0
0
0
0
0
I 000038 11 289 1112720902590 control
E control VHDL
L IEEE;CLEOPATRA;
U ieee.std_logic_1164;cleopatra.cleo;
P reset _in std_logic
P clock _in std_logic
P hold _in std_logic
P halt _out std_logic
P ir _in internal_bus
P n _in std_logic
P z _in std_logic
P c _in std_logic
P v _in std_logic
P uins _out microinstrucao
X control
I 000038 11 371 1112720902590 control
#VLB_VERSION 58
#INFO
control
E 1112720902590
10
#ACCESS
~
cleopatra
cleo all .
.
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
reset 0 29 63 1 . 17
clock 1 29 153 1 . 17
hold 2 29 243 1 . 17
halt 3 29 333 1 . 18
ir 4 29 423 1 . 19
n 5 29 501 1 . 20
z 6 29 591 1 . 20
c 7 29 681 1 . 20
v 8 29 771 1 . 20
uins 9 29 861 1 . 21
#SPECIFICATION 
#END
I 000026 54 909 0 control
12
1
12
00000016
1
./src/control_unit.vhd
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ~ cleo 22 3
1
0
0
0
I 000044 52 789           1112720903033 alu
5_______
58
alu
0
11
std
.
.
1
1
5
~std_logic_vector{bus_size~downto~0}~13
513
5
13 ~ ~ 0 0
21
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
139
802
1
15 ~ cleo 0 0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~bus_size~downto~0~13
521
5
13 ~ ~ 1 0
21
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
139
802
1
15 ~ cleo 0 0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
A_bus_int
1
3
13 ~ ~ 2 0
21
8
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
B_bus_int
1
3
13 ~ ~ 3 1
21
9
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
C_bus_int
1
3
13 ~ ~ 4 2
21
10
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
I 000050 52 43            1112720903093 reg_clear
0_______
58
reg_clear
0
5
std
.
.
0
0
0
I 000053 52 46            1112720903143 read_decoder
0_______
58
read_decoder
0
6
std
.
.
0
0
0
I 000054 52 47            1112720903203 write_decoder
0_______
58
write_decoder
0
8
std
.
.
0
0
0
I 000053 52 47            1112720903253 status_flags
0_______
58
status_flags
0
13
std
.
.
0
0
0
I 000048 52 16660         1112720903323 control
98______
58
control
30
16
std
.
.
1
1
4
CleoStates_type
1
4
13 ~ ~ 0 0
27
0
1
1
1
0
1
1
1
1
1
0
0
0
1
1
0
4624070917402656768
0
0
0
0
1
13 ~ ~ 0 0
1
1
SIDLE
0
1
1
FETCH0
1
1
1
FETCH1
2
1
1
FETCH2
3
1
1
Sop1a
4
1
1
Sop1b
5
1
1
Sop2a
6
1
1
Sop2b
7
1
1
Sop3a
8
1
1
Sop3b
9
1
1
Salu
10
1
1
OP2jp1
11
1
1
OP2jp2
12
1
1
Sjump
13
1
1
Sjsr
14
0
64512 1024
0
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 16 1
42
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 17 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 17 0
42
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
NOT1
7169
1
13 ~ ~ 18 0
42
0
0
1
13 ~ ~ 16 1
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"0"
0
0
1
5
~std_logic_vector{3~downto~0}~132
513
5
13 ~ ~ 19 2
43
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 20 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~131
521
5
13 ~ ~ 20 0
43
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
NOT2
7169
1
13 ~ ~ 21 1
43
1
0
1
13 ~ ~ 19 2
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"1"
0
0
1
5
~std_logic_vector{3~downto~0}~134
513
5
13 ~ ~ 22 3
44
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 23 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~133
521
5
13 ~ ~ 23 0
44
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
STA1
7169
1
13 ~ ~ 24 2
44
2
0
1
13 ~ ~ 22 3
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"2"
0
0
1
5
~std_logic_vector{3~downto~0}~136
513
5
13 ~ ~ 25 4
45
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 26 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~135
521
5
13 ~ ~ 26 0
45
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
STA2
7169
1
13 ~ ~ 27 3
45
3
0
1
13 ~ ~ 25 4
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"3"
0
0
1
5
~std_logic_vector{3~downto~0}~138
513
5
13 ~ ~ 28 5
46
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 29 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~137
521
5
13 ~ ~ 29 0
46
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
LDA
7169
1
13 ~ ~ 30 4
46
4
0
1
13 ~ ~ 28 5
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"4"
0
0
1
5
~std_logic_vector{3~downto~0}~1310
513
5
13 ~ ~ 31 6
47
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 32 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~139
521
5
13 ~ ~ 32 0
47
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
ADD
7169
1
13 ~ ~ 33 5
47
5
0
1
13 ~ ~ 31 6
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"5"
0
0
1
5
~std_logic_vector{3~downto~0}~1312
513
5
13 ~ ~ 34 7
48
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 35 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1311
521
5
13 ~ ~ 35 0
48
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
ORL
7169
1
13 ~ ~ 36 6
48
6
0
1
13 ~ ~ 34 7
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"6"
0
0
1
5
~std_logic_vector{3~downto~0}~1314
513
5
13 ~ ~ 37 8
49
8
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 38 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1313
521
5
13 ~ ~ 38 0
49
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
ANDL
7169
1
13 ~ ~ 39 7
49
7
0
1
13 ~ ~ 37 8
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"7"
0
0
1
5
~std_logic_vector{3~downto~0}~1316
513
5
13 ~ ~ 40 9
50
9
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 41 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1315
521
5
13 ~ ~ 41 0
50
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
JMP
7169
1
13 ~ ~ 42 8
50
8
0
1
13 ~ ~ 40 9
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"8"
0
0
1
5
~std_logic_vector{3~downto~0}~1318
513
5
13 ~ ~ 43 10
51
10
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 44 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1317
521
5
13 ~ ~ 44 0
51
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
JC
7169
1
13 ~ ~ 45 9
51
9
0
1
13 ~ ~ 43 10
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"9"
0
0
1
5
~std_logic_vector{3~downto~0}~1320
513
5
13 ~ ~ 46 11
52
11
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 47 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1319
521
5
13 ~ ~ 47 0
52
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
JN
7169
1
13 ~ ~ 48 10
52
10
0
1
13 ~ ~ 46 11
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"A"
0
0
1
5
~std_logic_vector{3~downto~0}~1322
513
5
13 ~ ~ 49 12
53
12
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 50 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1321
521
5
13 ~ ~ 50 0
53
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
JZ
7169
1
13 ~ ~ 51 11
53
11
0
1
13 ~ ~ 49 12
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"B"
0
0
1
5
~std_logic_vector{3~downto~0}~1324
513
5
13 ~ ~ 52 13
54
13
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 53 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1323
521
5
13 ~ ~ 53 0
54
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
JSR
7169
1
13 ~ ~ 54 12
54
12
0
1
13 ~ ~ 52 13
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"C"
0
0
1
5
~std_logic_vector{3~downto~0}~1326
513
5
13 ~ ~ 55 14
55
14
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 56 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1325
521
5
13 ~ ~ 56 0
55
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
RTS
7169
1
13 ~ ~ 57 13
55
13
0
1
13 ~ ~ 55 14
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"D"
0
0
1
5
~std_logic_vector{3~downto~0}~1328
513
5
13 ~ ~ 58 15
56
15
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 59 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1327
521
5
13 ~ ~ 59 0
56
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
JV
7169
1
13 ~ ~ 60 14
56
14
0
1
13 ~ ~ 58 15
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"E"
0
0
1
5
~std_logic_vector{3~downto~0}~1330
513
5
13 ~ ~ 61 16
57
16
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 62 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1329
521
5
13 ~ ~ 62 0
57
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
HLT
7169
1
13 ~ ~ 63 15
57
15
0
1
13 ~ ~ 61 16
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"F"
0
0
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 64 17
60
17
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 65 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 65 0
60
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
IM
7169
1
13 ~ ~ 66 16
60
16
0
1
13 ~ ~ 64 17
0
15 ieee std_logic_1164 5 3
1
1
145
1
"00"
0
0
1
5
~std_logic_vector{1~downto~0}~1332
513
5
13 ~ ~ 67 18
61
18
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 68 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~1331
521
5
13 ~ ~ 68 0
61
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
DIR
7169
1
13 ~ ~ 69 17
61
17
0
1
13 ~ ~ 67 18
0
15 ieee std_logic_1164 5 3
1
1
145
1
"01"
0
0
1
5
~std_logic_vector{1~downto~0}~1334
513
5
13 ~ ~ 70 19
62
19
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 71 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~1333
521
5
13 ~ ~ 71 0
62
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
IND
7169
1
13 ~ ~ 72 18
62
18
0
1
13 ~ ~ 70 19
0
15 ieee std_logic_1164 5 3
1
1
145
1
"10"
0
0
1
5
~std_logic_vector{1~downto~0}~1336
513
5
13 ~ ~ 73 20
63
20
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 74 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~1335
521
5
13 ~ ~ 74 0
63
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
REL
7169
1
13 ~ ~ 75 19
63
19
0
1
13 ~ ~ 73 20
0
15 ieee std_logic_1164 5 3
1
1
145
1
"11"
0
0
1
1
mar_pc
7169
1
13 ~ ~ 76 20
68
20
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"000"
0
0
0
88
1
1
145
1
"011"
0
0
0
88
1
1
145
1
"111"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
mar_mdr
7169
1
13 ~ ~ 77 21
69
21
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"000"
0
0
0
88
1
1
145
1
"001"
0
0
0
88
1
1
145
1
"100"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
mdr_MmarP
7169
1
13 ~ ~ 78 22
70
22
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"110"
0
0
0
88
1
1
145
1
"011"
0
0
0
88
1
1
145
1
"001"
0
0
0
88
1
1
145
69
0
49
0
0
0
88
1
1
145
69
0
49
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
mdr_Mmar
7169
1
13 ~ ~ 79 23
71
23
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"001"
0
0
0
88
1
1
145
1
"110"
0
0
0
88
1
1
145
1
"111"
0
0
0
88
1
1
145
69
0
49
0
0
0
88
1
1
145
69
0
49
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
mar_mdrpc
7169
1
13 ~ ~ 80 24
72
24
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"000"
0
0
0
88
1
1
145
1
"111"
0
0
0
88
1
1
145
1
"000"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
ir_mdr
7169
1
13 ~ ~ 81 25
73
25
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"010"
0
0
0
88
1
1
145
1
"001"
0
0
0
88
1
1
145
1
"100"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
pc_mdr
7169
1
13 ~ ~ 82 26
74
26
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"011"
0
0
0
88
1
1
145
1
"001"
0
0
0
88
1
1
145
1
"100"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
pc_mdrpc
7169
1
13 ~ ~ 83 27
75
27
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"011"
0
0
0
88
1
1
145
1
"111"
0
0
0
88
1
1
145
1
"000"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
rts_pc
7169
1
13 ~ ~ 84 28
76
28
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"101"
0
0
0
88
1
1
145
1
"011"
0
0
0
88
1
1
145
1
"111"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
nop
7169
1
13 ~ ~ 85 29
77
29
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"111"
0
0
0
88
1
1
145
1
"110"
0
0
0
88
1
1
145
1
"111"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
5
~std_logic_vector{3~downto~0}~1338
513
5
13 ~ ~ 86 21
79
21
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 87 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1337
521
5
13 ~ ~ 87 0
79
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
5
~internal_bus{7~downto~4}~13
513
5
13 ~ ~ 88 22
79
22
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
4616189618054758400
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
0
1
15 ~ cleo 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
7
i
1
7
13 ~ ~ 89 0
79
10
29
1
13 ~ ~ 86 21
0
15 ieee std_logic_1164 5 3
1
10
1
1
802
29
12 ~ control 4 4
0
1
0
1
0
1
0
0
1
145
147
1
7
0
0
0
0
0
0
0
1
145
147
1
4
0
0
0
0
1
13 ~ ~ 88 22
1
5
~std_logic_vector{1~downto~0}~1340
513
5
13 ~ ~ 90 23
80
23
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 91 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~1339
521
5
13 ~ ~ 91 0
80
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
5
~internal_bus{3~downto~2}~13
513
5
13 ~ ~ 92 24
80
24
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
4611686018427387904
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
0
1
15 ~ cleo 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
7
me
1
7
13 ~ ~ 93 1
80
11
29
1
13 ~ ~ 90 23
0
15 ieee std_logic_1164 5 3
1
10
1
1
802
29
12 ~ control 4 4
0
1
0
1
0
1
0
0
1
145
147
1
3
0
0
0
0
0
0
0
1
145
147
1
2
0
0
0
0
1
13 ~ ~ 92 24
1
3
salta
1
3
13 ~ ~ 94 2
82
12
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
logic_arith
1
3
13 ~ ~ 95 3
82
13
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
EA
1
3
13 ~ ~ 96 4
84
14
1
13 ~ ~ 0 0
1
0
0
1
3
PE
1
3
13 ~ ~ 97 5
84
15
1
13 ~ ~ 0 0
1
0
0
0
0
0
I 000049 52 7965          1112720903394 datapath
106_____
58
datapath
0
36
std
.
.
1
1
3
r_mdr
1
3
13 ~ ~ 0 0
22
12
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
r_ir
1
3
13 ~ ~ 1 1
22
13
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
r_pc
1
3
13 ~ ~ 2 2
22
14
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
r_ac
1
3
13 ~ ~ 3 3
22
15
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
r_rs
1
3
13 ~ ~ 4 4
22
16
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
w_mar
1
3
13 ~ ~ 5 5
23
17
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
w_mdr
1
3
13 ~ ~ 6 6
23
18
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
w_ir
1
3
13 ~ ~ 7 7
23
19
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
w_pc
1
3
13 ~ ~ 8 8
23
20
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
w_ac
1
3
13 ~ ~ 9 9
23
21
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
w_rs
1
3
13 ~ ~ 10 10
23
22
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
n_inst
1
3
13 ~ ~ 11 11
24
23
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
z_inst
1
3
13 ~ ~ 12 12
24
24
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
c_inst
1
3
13 ~ ~ 13 13
24
25
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
v_inst
1
3
13 ~ ~ 14 14
24
26
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
outmux
1
3
13 ~ ~ 15 15
25
27
1
15 ~ cleo 19 1
3
0
0
1
3
mdr
1
3
13 ~ ~ 16 16
25
28
1
15 ~ cleo 19 1
3
0
0
1
3
ir_int
1
3
13 ~ ~ 17 17
25
29
1
15 ~ cleo 19 1
3
0
0
1
3
pc
1
3
13 ~ ~ 18 18
25
30
1
15 ~ cleo 19 1
3
0
0
1
3
ac
1
3
13 ~ ~ 19 19
25
31
1
15 ~ cleo 19 1
3
0
0
1
3
rs
1
3
13 ~ ~ 20 20
25
32
1
15 ~ cleo 19 1
3
0
0
1
3
busA
1
3
13 ~ ~ 21 21
26
33
1
15 ~ cleo 19 1
3
0
0
1
3
busB
1
3
13 ~ ~ 22 22
26
34
1
15 ~ cleo 19 1
3
0
0
1
3
busC
1
3
13 ~ ~ 23 23
26
35
1
15 ~ cleo 19 1
3
0
0
0
1
10
1
39
39
39
~
1
39
13 ~ ~ 91 0
46
0
1
REG_MAR
1
107
0
1
1
1
546
work
0
1
1
reg_clear
0
0
0
0
0
1
12
reg_clear
cleopatra
0
0
1
5
11
1
1
802
29
12 ~ reg_clear 0 0
0
1
1
1
1
139
802
29
12 ~ datapath 0 0
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 1 1
0
1
1
1
1
139
802
29
12 ~ datapath 1 1
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 5 5
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 23 23
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 4 4
0
1
1
1
1
139
802
29
12 ~ datapath 3 3
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 92 0
48
1
1
REG_MDR
1
107
0
1
1
1
546
work
0
1
1
reg_clear
0
0
0
0
0
1
12
reg_clear
cleopatra
0
0
1
5
11
1
1
802
29
12 ~ reg_clear 0 0
0
1
1
1
1
139
802
29
12 ~ datapath 0 0
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 1 1
0
1
1
1
1
139
802
29
12 ~ datapath 1 1
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 6 6
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 15 15
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 16 16
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 93 0
50
2
1
REG_IR
1
107
0
1
1
1
546
work
0
1
1
reg_clear
0
0
0
0
0
1
12
reg_clear
cleopatra
0
0
1
5
11
1
1
802
29
12 ~ reg_clear 0 0
0
1
1
1
1
139
802
29
12 ~ datapath 0 0
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 1 1
0
1
1
1
1
139
802
29
12 ~ datapath 1 1
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 7 7
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 23 23
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 17 17
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 94 0
52
3
1
REG_PC
1
107
0
1
1
1
546
work
0
1
1
reg_clear
0
0
0
0
0
1
12
reg_clear
cleopatra
0
0
1
5
11
1
1
802
29
12 ~ reg_clear 0 0
0
1
1
1
1
139
802
29
12 ~ datapath 0 0
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 1 1
0
1
1
1
1
139
802
29
12 ~ datapath 1 1
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 8 8
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 23 23
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 18 18
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 95 0
54
4
1
REG_AC
1
107
0
1
1
1
546
work
0
1
1
reg_clear
0
0
0
0
0
1
12
reg_clear
cleopatra
0
0
1
5
11
1
1
802
29
12 ~ reg_clear 0 0
0
1
1
1
1
139
802
29
12 ~ datapath 0 0
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 1 1
0
1
1
1
1
139
802
29
12 ~ datapath 1 1
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 9 9
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 23 23
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 19 19
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 96 0
56
5
1
REG_RS
1
107
0
1
1
1
546
work
0
1
1
reg_clear
0
0
0
0
0
1
12
reg_clear
cleopatra
0
0
1
5
11
1
1
802
29
12 ~ reg_clear 0 0
0
1
1
1
1
139
802
29
12 ~ datapath 0 0
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 1 1
0
1
1
1
1
139
802
29
12 ~ datapath 1 1
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 10 10
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 23 23
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 20 20
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 97 0
63
6
1
W_DECOD
1
107
0
1
1
1
546
work
0
1
1
write_decoder
0
0
0
0
0
1
12
write_decoder
cleopatra
0
0
1
8
11
1
1
802
29
12 ~ write_decoder 2 0
0
1
1
1
1
139
3
1
1
802
29
12 ~ datapath 7 7
0
1
1
w
0
0
0
0
0
0
0
0
0
11
1
1
802
29
12 ~ write_decoder 3 1
0
1
1
1
1
139
802
29
12 ~ datapath 2 2
0
0
0
0
11
1
1
802
29
12 ~ write_decoder 4 2
0
1
1
1
1
139
802
3
13 ~ ~ 5 5
0
0
0
0
11
1
1
802
29
12 ~ write_decoder 5 3
0
1
1
1
1
139
802
3
13 ~ ~ 6 6
0
0
0
0
11
1
1
802
29
12 ~ write_decoder 6 4
0
1
1
1
1
139
802
3
13 ~ ~ 7 7
0
0
0
0
11
1
1
802
29
12 ~ write_decoder 7 5
0
1
1
1
1
139
802
3
13 ~ ~ 8 8
0
0
0
0
11
1
1
802
29
12 ~ write_decoder 8 6
0
1
1
1
1
139
802
3
13 ~ ~ 9 9
0
0
0
0
11
1
1
802
29
12 ~ write_decoder 9 7
0
1
1
1
1
139
802
3
13 ~ ~ 10 10
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 98 0
72
7
1
R_DECOD
1
107
0
1
1
1
546
work
0
1
1
read_decoder
0
0
0
0
0
1
12
read_decoder
cleopatra
0
0
1
6
11
1
1
802
29
12 ~ read_decoder 2 0
0
1
1
1
1
139
3
1
1
802
29
12 ~ datapath 7 7
0
1
1
r
0
0
0
0
0
0
0
0
0
11
1
1
802
29
12 ~ read_decoder 3 1
0
1
1
1
1
139
802
3
13 ~ ~ 0 0
0
0
0
0
11
1
1
802
29
12 ~ read_decoder 4 2
0
1
1
1
1
139
802
3
13 ~ ~ 1 1
0
0
0
0
11
1
1
802
29
12 ~ read_decoder 5 3
0
1
1
1
1
139
802
3
13 ~ ~ 2 2
0
0
0
0
11
1
1
802
29
12 ~ read_decoder 6 4
0
1
1
1
1
139
802
3
13 ~ ~ 3 3
0
0
0
0
11
1
1
802
29
12 ~ read_decoder 7 5
0
1
1
1
1
139
802
3
13 ~ ~ 4 4
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 104 0
89
8
1
ALU
1
107
0
1
1
1
546
work
0
1
1
ALU
0
0
0
0
0
1
12
alu
cleopatra
0
0
1
8
11
1
1
802
29
12 ~ alu 0 0
0
1
1
1
1
139
802
3
13 ~ ~ 21 21
0
0
0
0
11
1
1
802
29
12 ~ alu 1 1
0
1
1
1
1
139
802
3
13 ~ ~ 22 22
0
0
0
0
11
1
1
802
29
12 ~ alu 5 3
0
1
1
1
1
139
802
3
13 ~ ~ 23 23
0
0
0
0
11
1
1
802
29
12 ~ alu 4 2
0
1
1
1
1
139
3
1
1
802
29
12 ~ datapath 7 7
0
1
1
u
0
0
0
0
0
0
0
0
0
11
1
1
802
29
12 ~ alu 6 4
0
1
1
1
1
139
802
3
13 ~ ~ 11 11
0
0
0
0
11
1
1
802
29
12 ~ alu 7 5
0
1
1
1
1
139
802
3
13 ~ ~ 12 12
0
0
0
0
11
1
1
802
29
12 ~ alu 8 6
0
1
1
1
1
139
802
3
13 ~ ~ 13 13
0
0
0
0
11
1
1
802
29
12 ~ alu 9 7
0
1
1
1
1
139
802
3
13 ~ ~ 14 14
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 105 0
97
9
1
REG_STATUS
1
107
0
1
1
1
546
work
0
1
1
status_flags
0
0
0
0
0
1
12
status_flags
cleopatra
0
0
1
13
11
1
1
802
29
12 ~ status_flags 0 0
0
1
1
1
1
139
802
29
12 ~ datapath 0 0
0
0
0
0
11
1
1
802
29
12 ~ status_flags 1 1
0
1
1
1
1
139
802
29
12 ~ datapath 1 1
0
0
0
0
11
1
1
802
29
12 ~ status_flags 2 2
0
1
1
1
1
139
802
29
12 ~ datapath 2 2
0
0
0
0
11
1
1
802
29
12 ~ status_flags 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 11 11
0
0
0
0
11
1
1
802
29
12 ~ status_flags 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 12 12
0
0
0
0
11
1
1
802
29
12 ~ status_flags 5 5
0
1
1
1
1
139
802
3
13 ~ ~ 13 13
0
0
0
0
11
1
1
802
29
12 ~ status_flags 6 6
0
1
1
1
1
139
802
3
13 ~ ~ 14 14
0
0
0
0
11
1
1
802
29
12 ~ status_flags 7 7
0
1
1
1
1
139
3
1
1
802
29
12 ~ datapath 7 7
0
1
1
lnz
0
0
0
0
0
0
0
0
0
11
1
1
802
29
12 ~ status_flags 8 8
0
1
1
1
1
139
3
1
1
802
29
12 ~ datapath 7 7
0
1
1
lcv
0
0
0
0
0
0
0
0
0
11
1
1
802
29
12 ~ status_flags 9 9
0
1
1
1
1
139
802
29
12 ~ datapath 8 8
0
0
0
0
11
1
1
802
29
12 ~ status_flags 10 10
0
1
1
1
1
139
802
29
12 ~ datapath 9 9
0
0
0
0
11
1
1
802
29
12 ~ status_flags 11 11
0
1
1
1
1
139
802
29
12 ~ datapath 10 10
0
0
0
0
11
1
1
802
29
12 ~ status_flags 12 12
0
1
1
1
1
139
802
29
12 ~ datapath 11 11
0
0
0
0
0
0
0
0
I 000050 52 2346          1112720903454 cleopatra
79______
58
cleopatra
0
16
std
.
.
1
1
3
uins
1
3
13 ~ ~ 0 0
43
9
1
15 ~ cleo 22 3
3
0
0
1
3
n
1
3
13 ~ ~ 1 1
44
10
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
z
1
3
13 ~ ~ 2 2
44
11
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
c
1
3
13 ~ ~ 3 3
44
12
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
v
1
3
13 ~ ~ 4 4
44
13
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
ir
1
3
13 ~ ~ 5 5
45
14
1
15 ~ cleo 19 1
3
0
0
1
3
hold_int
1
3
13 ~ ~ 6 6
46
15
1
15 ieee std_logic_1164 4 2
3
0
0
0
1
2
1
39
39
39
~
1
39
13 ~ ~ 77 0
63
0
1
DP
1
107
0
1
1
1
546
work
0
1
1
datapath
0
0
0
0
0
1
12
datapath
cleopatra
0
0
1
12
11
1
1
802
29
12 ~ datapath 0 0
0
1
1
1
1
139
802
29
12 ~ cleopatra 0 0
0
0
0
0
11
1
1
802
29
12 ~ datapath 1 1
0
1
1
1
1
139
802
29
12 ~ cleopatra 1 1
0
0
0
0
11
1
1
802
29
12 ~ datapath 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 6 6
0
0
0
0
11
1
1
802
29
12 ~ datapath 3 3
0
1
1
1
1
139
802
29
12 ~ cleopatra 6 6
0
0
0
0
11
1
1
802
29
12 ~ datapath 5 5
0
1
1
1
1
139
802
29
12 ~ cleopatra 7 7
0
0
0
0
11
1
1
802
29
12 ~ datapath 6 6
0
1
1
1
1
139
802
29
12 ~ cleopatra 8 8
0
0
0
0
11
1
1
802
29
12 ~ datapath 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 5 5
0
0
0
0
11
1
1
802
29
12 ~ datapath 7 7
0
1
1
1
1
139
802
3
13 ~ ~ 0 0
0
0
0
0
11
1
1
802
29
12 ~ datapath 8 8
0
1
1
1
1
139
802
3
13 ~ ~ 1 1
0
0
0
0
11
1
1
802
29
12 ~ datapath 9 9
0
1
1
1
1
139
802
3
13 ~ ~ 2 2
0
0
0
0
11
1
1
802
29
12 ~ datapath 10 10
0
1
1
1
1
139
802
3
13 ~ ~ 3 3
0
0
0
0
11
1
1
802
29
12 ~ datapath 11 11
0
1
1
1
1
139
802
3
13 ~ ~ 4 4
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 78 0
67
1
1
CU
1
107
0
1
1
1
546
work
0
1
1
control
0
0
0
0
0
1
12
control
cleopatra
0
0
1
10
11
1
1
802
29
12 ~ control 1 1
0
1
1
1
1
139
802
29
12 ~ cleopatra 0 0
0
0
0
0
11
1
1
802
29
12 ~ control 0 0
0
1
1
1
1
139
802
29
12 ~ cleopatra 1 1
0
0
0
0
11
1
1
802
29
12 ~ control 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 6 6
0
0
0
0
11
1
1
802
29
12 ~ control 3 3
0
1
1
1
1
139
802
29
12 ~ cleopatra 3 3
0
0
0
0
11
1
1
802
29
12 ~ control 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 5 5
0
0
0
0
11
1
1
802
29
12 ~ control 9 9
0
1
1
1
1
139
802
3
13 ~ ~ 0 0
0
0
0
0
11
1
1
802
29
12 ~ control 5 5
0
1
1
1
1
139
802
3
13 ~ ~ 1 1
0
0
0
0
11
1
1
802
29
12 ~ control 6 6
0
1
1
1
1
139
802
3
13 ~ ~ 2 2
0
0
0
0
11
1
1
802
29
12 ~ control 7 7
0
1
1
1
1
139
802
3
13 ~ ~ 3 3
0
0
0
0
11
1
1
802
29
12 ~ control 8 8
0
1
1
1
1
139
802
3
13 ~ ~ 4 4
0
0
0
0
0
0
0
0
I 000048 52 1784          1112720903514 tb_hold
16______
58
tb_hold
2
14
std
.
.
1
1
3
clock
1
3
13 ~ ~ 0 0
22
0
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
reset
1
3
13 ~ ~ 1 1
22
1
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
halt
1
3
13 ~ ~ 2 2
22
2
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
hold
1
3
13 ~ ~ 3 3
22
3
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
ce
1
3
13 ~ ~ 4 4
22
4
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
rw
1
3
13 ~ ~ 5 5
22
5
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
go
1
3
13 ~ ~ 6 6
22
6
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
address
1
3
13 ~ ~ 7 7
23
7
1
15 ~ cleo 19 1
3
0
0
1
3
data
1
3
13 ~ ~ 8 8
23
8
1
15 ~ cleo 19 1
3
0
0
1
3
datain
1
3
13 ~ ~ 9 9
23
9
1
15 ~ cleo 19 1
3
0
0
1
3
dataout
1
3
13 ~ ~ 10 10
23
10
1
15 ~ cleo 19 1
3
0
0
1
8
INFILE
1
8
13 ~ ~ 11 0
24
0
1
15 std textio 3 1
1
1
1
145
69
1
READ_MODE
0
0
1
0
0
1
145
1
"testa.txt"
0
0
0
1
3
memoria
1
3
13 ~ ~ 12 11
25
11
1
15 ~ cleo 21 2
3
0
0
1
3
ops
1
3
13 ~ ~ 13 12
26
12
1
15 STD STANDARD 75 4
3
0
0
1
3
endereco
1
3
13 ~ ~ 14 13
26
13
1
15 STD STANDARD 75 4
3
0
0
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 15 0
32
0
1
cpu
1
107
0
1
1
1
546
work
0
1
1
cleopatra
0
0
0
0
0
1
12
cleopatra
cleopatra
0
0
1
9
11
1
1
802
29
12 ~ cleopatra 1 1
0
1
1
1
1
139
802
3
13 ~ ~ 1 1
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 0 0
0
1
1
1
1
139
802
3
13 ~ ~ 0 0
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 2 2
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 3 3
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 4 4
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 5 5
0
1
1
1
1
139
802
3
13 ~ ~ 5 5
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 6 6
0
1
1
1
1
139
802
3
13 ~ ~ 7 7
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 7 7
0
1
1
1
1
139
802
3
13 ~ ~ 9 9
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 8 8
0
1
1
1
1
139
802
3
13 ~ ~ 10 10
0
0
0
0
0
0
0
0
I 000043 52 1779          1112720903614 tb
16______
58
tb
2
14
std
.
.
1
1
3
clock
1
3
13 ~ ~ 0 0
36
0
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
reset
1
3
13 ~ ~ 1 1
36
1
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
halt
1
3
13 ~ ~ 2 2
36
2
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
hold
1
3
13 ~ ~ 3 3
36
3
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
ce
1
3
13 ~ ~ 4 4
36
4
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
rw
1
3
13 ~ ~ 5 5
36
5
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
go
1
3
13 ~ ~ 6 6
36
6
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
address
1
3
13 ~ ~ 7 7
37
7
1
15 ~ cleo 19 1
3
0
0
1
3
data
1
3
13 ~ ~ 8 8
37
8
1
15 ~ cleo 19 1
3
0
0
1
3
datain
1
3
13 ~ ~ 9 9
37
9
1
15 ~ cleo 19 1
3
0
0
1
3
dataout
1
3
13 ~ ~ 10 10
37
10
1
15 ~ cleo 19 1
3
0
0
1
8
INFILE
1
8
13 ~ ~ 11 0
38
0
1
15 std textio 3 1
1
1
1
145
69
1
READ_MODE
0
0
1
0
0
1
145
1
"testa.txt"
0
0
0
1
3
memoria
1
3
13 ~ ~ 12 11
39
11
1
15 ~ cleo 21 2
3
0
0
1
3
ops
1
3
13 ~ ~ 13 12
40
12
1
15 STD STANDARD 75 4
3
0
0
1
3
endereco
1
3
13 ~ ~ 14 13
40
13
1
15 STD STANDARD 75 4
3
0
0
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 15 0
46
0
1
cpu
1
107
0
1
1
1
546
work
0
1
1
cleopatra
0
0
0
0
0
1
12
cleopatra
cleopatra
0
0
1
9
11
1
1
802
29
12 ~ cleopatra 1 1
0
1
1
1
1
139
802
3
13 ~ ~ 1 1
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 0 0
0
1
1
1
1
139
802
3
13 ~ ~ 0 0
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 2 2
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 3 3
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 4 4
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 5 5
0
1
1
1
1
139
802
3
13 ~ ~ 5 5
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 6 6
0
1
1
1
1
139
802
3
13 ~ ~ 7 7
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 7 7
0
1
1
1
1
139
802
3
13 ~ ~ 9 9
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 8 8
0
1
1
1
1
139
802
3
13 ~ ~ 10 10
0
0
0
0
0
0
0
0
I 000056 52 2947          1112725303741 TB_ARCHITECTURE
22______
58
TB_ARCHITECTURE
0
8
std
.
.
1
1
18
alu
1
18
13 ~ ~ 0 0
33
0
1
29
A_bus
16385
29
13 ~ ~ 1 0
35
0
67
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
29
B_bus
16385
29
13 ~ ~ 2 0
36
1
67
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{2~downto~0}~13
16897
5
13 ~ ~ 3 0
37
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~13
521
5
13 ~ ~ 4 0
37
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
alu_op
16385
29
13 ~ ~ 5 0
37
2
67
0
1
13 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
1
29
C_Bus
16385
29
13 ~ ~ 6 0
38
3
68
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
29
n_inst
16385
29
13 ~ ~ 7 0
39
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
z_inst
16385
29
13 ~ ~ 8 0
40
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
c_inst
16385
29
13 ~ ~ 9 0
41
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
v_inst
16385
29
13 ~ ~ 10 0
42
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
8
1
3
A_bus
1
3
13 ~ ~ 11 0
46
0
1
15 ~ cleo 19 1
3
0
0
1
3
B_bus
1
3
13 ~ ~ 12 1
47
1
1
15 ~ cleo 19 1
3
0
0
1
5
~std_logic_vector{2~downto~0}~132
513
5
13 ~ ~ 13 1
48
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 14 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~131
521
5
13 ~ ~ 14 0
48
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
alu_op
1
3
13 ~ ~ 15 2
48
2
1
13 ~ ~ 13 1
0
15 ieee std_logic_1164 5 3
1
1
145
1
"000"
0
0
0
1
3
C_Bus
1
3
13 ~ ~ 16 3
50
3
1
15 ~ cleo 19 1
3
0
0
1
3
n_inst
1
3
13 ~ ~ 17 4
51
4
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
z_inst
1
3
13 ~ ~ 18 5
52
5
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
c_inst
1
3
13 ~ ~ 19 6
53
6
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
v_inst
1
3
13 ~ ~ 20 7
54
7
1
15 ieee std_logic_1164 4 2
3
0
0
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 21 0
61
0
1
UUT
1
114
1
alu
0
1
18
13 ~ ~ 0 0
0
0
1
8
11
1
1
802
29
13 ~ ~ 1 0
0
1
1
1
1
139
802
3
13 ~ ~ 11 0
0
0
0
0
11
1
1
802
29
13 ~ ~ 2 0
0
1
1
1
1
139
802
3
13 ~ ~ 12 1
0
0
0
0
11
1
1
802
29
13 ~ ~ 5 0
0
1
1
1
1
139
802
3
13 ~ ~ 15 2
0
0
0
0
11
1
1
802
29
13 ~ ~ 6 0
0
1
1
1
1
139
802
3
13 ~ ~ 16 3
0
0
0
0
11
1
1
802
29
13 ~ ~ 7 0
0
1
1
1
1
139
802
3
13 ~ ~ 17 4
0
0
0
0
11
1
1
802
29
13 ~ ~ 8 0
0
1
1
1
1
139
802
3
13 ~ ~ 18 5
0
0
0
0
11
1
1
802
29
13 ~ ~ 9 0
0
1
1
1
1
139
802
3
13 ~ ~ 19 6
0
0
0
0
11
1
1
802
29
13 ~ ~ 10 0
0
1
1
1
1
139
802
3
13 ~ ~ 20 7
0
0
0
0
0
1
0
0
I 000036 11 23 1112725303729 alu_tb
E alu_tb VHDL
X alu_tb
I 000037 11 188 1112725303729 alu_tb
#VLB_VERSION 58
#INFO
alu_tb
E 1112725303729
0
#ACCESS
~
cleopatra
cleo all .
.
std
.
ieee
std_logic_1164 all .
std_logic_unsigned all .
.
#OBJECTS
#SPECIFICATION 
#END
I 000024 54 62 0 alu_tb
12
1
12
00000028
1
./src/TestBench/alu_TB.vhd
0
0 0 0 0 0 0
0
I 000056 52 2947          1112725308257 tb_architecture
22______
58
TB_ARCHITECTURE
0
8
std
.
.
1
1
18
alu
1
18
13 ~ ~ 0 0
33
0
1
29
A_bus
16385
29
13 ~ ~ 1 0
35
0
67
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
29
B_bus
16385
29
13 ~ ~ 2 0
36
1
67
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{2~downto~0}~13
16897
5
13 ~ ~ 3 0
37
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~13
521
5
13 ~ ~ 4 0
37
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
alu_op
16385
29
13 ~ ~ 5 0
37
2
67
0
1
13 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
1
29
C_Bus
16385
29
13 ~ ~ 6 0
38
3
68
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
29
n_inst
16385
29
13 ~ ~ 7 0
39
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
z_inst
16385
29
13 ~ ~ 8 0
40
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
c_inst
16385
29
13 ~ ~ 9 0
41
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
v_inst
16385
29
13 ~ ~ 10 0
42
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
8
1
3
A_bus
1
3
13 ~ ~ 11 0
46
0
1
15 ~ cleo 19 1
3
0
0
1
3
B_bus
1
3
13 ~ ~ 12 1
47
1
1
15 ~ cleo 19 1
3
0
0
1
5
~std_logic_vector{2~downto~0}~132
513
5
13 ~ ~ 13 1
48
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 14 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~131
521
5
13 ~ ~ 14 0
48
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
alu_op
1
3
13 ~ ~ 15 2
48
2
1
13 ~ ~ 13 1
0
15 ieee std_logic_1164 5 3
1
1
145
1
"000"
0
0
0
1
3
C_Bus
1
3
13 ~ ~ 16 3
50
3
1
15 ~ cleo 19 1
3
0
0
1
3
n_inst
1
3
13 ~ ~ 17 4
51
4
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
z_inst
1
3
13 ~ ~ 18 5
52
5
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
c_inst
1
3
13 ~ ~ 19 6
53
6
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
v_inst
1
3
13 ~ ~ 20 7
54
7
1
15 ieee std_logic_1164 4 2
3
0
0
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 21 0
61
0
1
UUT
1
114
1
alu
0
1
18
13 ~ ~ 0 0
0
0
1
8
11
1
1
802
29
13 ~ ~ 1 0
0
1
1
1
1
139
802
3
13 ~ ~ 11 0
0
0
0
0
11
1
1
802
29
13 ~ ~ 2 0
0
1
1
1
1
139
802
3
13 ~ ~ 12 1
0
0
0
0
11
1
1
802
29
13 ~ ~ 5 0
0
1
1
1
1
139
802
3
13 ~ ~ 15 2
0
0
0
0
11
1
1
802
29
13 ~ ~ 6 0
0
1
1
1
1
139
802
3
13 ~ ~ 16 3
0
0
0
0
11
1
1
802
29
13 ~ ~ 7 0
0
1
1
1
1
139
802
3
13 ~ ~ 17 4
0
0
0
0
11
1
1
802
29
13 ~ ~ 8 0
0
1
1
1
1
139
802
3
13 ~ ~ 18 5
0
0
0
0
11
1
1
802
29
13 ~ ~ 9 0
0
1
1
1
1
139
802
3
13 ~ ~ 19 6
0
0
0
0
11
1
1
802
29
13 ~ ~ 10 0
0
1
1
1
1
139
802
3
13 ~ ~ 20 7
0
0
0
0
0
1
0
0
I 000043 52 1779          1112725308368 tb
16______
58
tb
2
14
std
.
.
1
1
3
clock
1
3
13 ~ ~ 0 0
36
0
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
reset
1
3
13 ~ ~ 1 1
36
1
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
halt
1
3
13 ~ ~ 2 2
36
2
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
hold
1
3
13 ~ ~ 3 3
36
3
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
ce
1
3
13 ~ ~ 4 4
36
4
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
rw
1
3
13 ~ ~ 5 5
36
5
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
go
1
3
13 ~ ~ 6 6
36
6
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
address
1
3
13 ~ ~ 7 7
37
7
1
15 ~ cleo 19 1
3
0
0
1
3
data
1
3
13 ~ ~ 8 8
37
8
1
15 ~ cleo 19 1
3
0
0
1
3
datain
1
3
13 ~ ~ 9 9
37
9
1
15 ~ cleo 19 1
3
0
0
1
3
dataout
1
3
13 ~ ~ 10 10
37
10
1
15 ~ cleo 19 1
3
0
0
1
8
INFILE
1
8
13 ~ ~ 11 0
38
0
1
15 std textio 3 1
1
1
1
145
69
1
READ_MODE
0
0
1
0
0
1
145
1
"testa.txt"
0
0
0
1
3
memoria
1
3
13 ~ ~ 12 11
39
11
1
15 ~ cleo 21 2
3
0
0
1
3
ops
1
3
13 ~ ~ 13 12
40
12
1
15 STD STANDARD 75 4
3
0
0
1
3
endereco
1
3
13 ~ ~ 14 13
40
13
1
15 STD STANDARD 75 4
3
0
0
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 15 0
46
0
1
cpu
1
107
0
1
1
1
546
work
0
1
1
cleopatra
0
0
0
0
0
1
12
cleopatra
cleopatra
0
0
1
9
11
1
1
802
29
12 ~ cleopatra 1 1
0
1
1
1
1
139
802
3
13 ~ ~ 1 1
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 0 0
0
1
1
1
1
139
802
3
13 ~ ~ 0 0
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 2 2
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 3 3
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 4 4
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 5 5
0
1
1
1
1
139
802
3
13 ~ ~ 5 5
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 6 6
0
1
1
1
1
139
802
3
13 ~ ~ 7 7
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 7 7
0
1
1
1
1
139
802
3
13 ~ ~ 9 9
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 8 8
0
1
1
1
1
139
802
3
13 ~ ~ 10 10
0
0
0
0
0
0
0
0
I 000048 52 1784          1112725308458 tb_hold
16______
58
tb_hold
2
14
std
.
.
1
1
3
clock
1
3
13 ~ ~ 0 0
22
0
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
reset
1
3
13 ~ ~ 1 1
22
1
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
halt
1
3
13 ~ ~ 2 2
22
2
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
hold
1
3
13 ~ ~ 3 3
22
3
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
ce
1
3
13 ~ ~ 4 4
22
4
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
rw
1
3
13 ~ ~ 5 5
22
5
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
go
1
3
13 ~ ~ 6 6
22
6
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
address
1
3
13 ~ ~ 7 7
23
7
1
15 ~ cleo 19 1
3
0
0
1
3
data
1
3
13 ~ ~ 8 8
23
8
1
15 ~ cleo 19 1
3
0
0
1
3
datain
1
3
13 ~ ~ 9 9
23
9
1
15 ~ cleo 19 1
3
0
0
1
3
dataout
1
3
13 ~ ~ 10 10
23
10
1
15 ~ cleo 19 1
3
0
0
1
8
INFILE
1
8
13 ~ ~ 11 0
24
0
1
15 std textio 3 1
1
1
1
145
69
1
READ_MODE
0
0
1
0
0
1
145
1
"testa.txt"
0
0
0
1
3
memoria
1
3
13 ~ ~ 12 11
25
11
1
15 ~ cleo 21 2
3
0
0
1
3
ops
1
3
13 ~ ~ 13 12
26
12
1
15 STD STANDARD 75 4
3
0
0
1
3
endereco
1
3
13 ~ ~ 14 13
26
13
1
15 STD STANDARD 75 4
3
0
0
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 15 0
32
0
1
cpu
1
107
0
1
1
1
546
work
0
1
1
cleopatra
0
0
0
0
0
1
12
cleopatra
cleopatra
0
0
1
9
11
1
1
802
29
12 ~ cleopatra 1 1
0
1
1
1
1
139
802
3
13 ~ ~ 1 1
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 0 0
0
1
1
1
1
139
802
3
13 ~ ~ 0 0
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 2 2
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 3 3
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 4 4
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 5 5
0
1
1
1
1
139
802
3
13 ~ ~ 5 5
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 6 6
0
1
1
1
1
139
802
3
13 ~ ~ 7 7
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 7 7
0
1
1
1
1
139
802
3
13 ~ ~ 9 9
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 8 8
0
1
1
1
1
139
802
3
13 ~ ~ 10 10
0
0
0
0
0
0
0
0
I 000050 52 2346          1112725308577 cleopatra
79______
58
cleopatra
0
16
std
.
.
1
1
3
uins
1
3
13 ~ ~ 0 0
43
9
1
15 ~ cleo 22 3
3
0
0
1
3
n
1
3
13 ~ ~ 1 1
44
10
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
z
1
3
13 ~ ~ 2 2
44
11
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
c
1
3
13 ~ ~ 3 3
44
12
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
v
1
3
13 ~ ~ 4 4
44
13
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
ir
1
3
13 ~ ~ 5 5
45
14
1
15 ~ cleo 19 1
3
0
0
1
3
hold_int
1
3
13 ~ ~ 6 6
46
15
1
15 ieee std_logic_1164 4 2
3
0
0
0
1
2
1
39
39
39
~
1
39
13 ~ ~ 77 0
63
0
1
DP
1
107
0
1
1
1
546
work
0
1
1
datapath
0
0
0
0
0
1
12
datapath
cleopatra
0
0
1
12
11
1
1
802
29
12 ~ datapath 0 0
0
1
1
1
1
139
802
29
12 ~ cleopatra 0 0
0
0
0
0
11
1
1
802
29
12 ~ datapath 1 1
0
1
1
1
1
139
802
29
12 ~ cleopatra 1 1
0
0
0
0
11
1
1
802
29
12 ~ datapath 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 6 6
0
0
0
0
11
1
1
802
29
12 ~ datapath 3 3
0
1
1
1
1
139
802
29
12 ~ cleopatra 6 6
0
0
0
0
11
1
1
802
29
12 ~ datapath 5 5
0
1
1
1
1
139
802
29
12 ~ cleopatra 7 7
0
0
0
0
11
1
1
802
29
12 ~ datapath 6 6
0
1
1
1
1
139
802
29
12 ~ cleopatra 8 8
0
0
0
0
11
1
1
802
29
12 ~ datapath 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 5 5
0
0
0
0
11
1
1
802
29
12 ~ datapath 7 7
0
1
1
1
1
139
802
3
13 ~ ~ 0 0
0
0
0
0
11
1
1
802
29
12 ~ datapath 8 8
0
1
1
1
1
139
802
3
13 ~ ~ 1 1
0
0
0
0
11
1
1
802
29
12 ~ datapath 9 9
0
1
1
1
1
139
802
3
13 ~ ~ 2 2
0
0
0
0
11
1
1
802
29
12 ~ datapath 10 10
0
1
1
1
1
139
802
3
13 ~ ~ 3 3
0
0
0
0
11
1
1
802
29
12 ~ datapath 11 11
0
1
1
1
1
139
802
3
13 ~ ~ 4 4
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 78 0
67
1
1
CU
1
107
0
1
1
1
546
work
0
1
1
control
0
0
0
0
0
1
12
control
cleopatra
0
0
1
10
11
1
1
802
29
12 ~ control 1 1
0
1
1
1
1
139
802
29
12 ~ cleopatra 0 0
0
0
0
0
11
1
1
802
29
12 ~ control 0 0
0
1
1
1
1
139
802
29
12 ~ cleopatra 1 1
0
0
0
0
11
1
1
802
29
12 ~ control 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 6 6
0
0
0
0
11
1
1
802
29
12 ~ control 3 3
0
1
1
1
1
139
802
29
12 ~ cleopatra 3 3
0
0
0
0
11
1
1
802
29
12 ~ control 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 5 5
0
0
0
0
11
1
1
802
29
12 ~ control 9 9
0
1
1
1
1
139
802
3
13 ~ ~ 0 0
0
0
0
0
11
1
1
802
29
12 ~ control 5 5
0
1
1
1
1
139
802
3
13 ~ ~ 1 1
0
0
0
0
11
1
1
802
29
12 ~ control 6 6
0
1
1
1
1
139
802
3
13 ~ ~ 2 2
0
0
0
0
11
1
1
802
29
12 ~ control 7 7
0
1
1
1
1
139
802
3
13 ~ ~ 3 3
0
0
0
0
11
1
1
802
29
12 ~ control 8 8
0
1
1
1
1
139
802
3
13 ~ ~ 4 4
0
0
0
0
0
0
0
0
I 000049 52 7965          1112725308648 datapath
106_____
58
datapath
0
36
std
.
.
1
1
3
r_mdr
1
3
13 ~ ~ 0 0
22
12
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
r_ir
1
3
13 ~ ~ 1 1
22
13
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
r_pc
1
3
13 ~ ~ 2 2
22
14
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
r_ac
1
3
13 ~ ~ 3 3
22
15
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
r_rs
1
3
13 ~ ~ 4 4
22
16
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
w_mar
1
3
13 ~ ~ 5 5
23
17
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
w_mdr
1
3
13 ~ ~ 6 6
23
18
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
w_ir
1
3
13 ~ ~ 7 7
23
19
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
w_pc
1
3
13 ~ ~ 8 8
23
20
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
w_ac
1
3
13 ~ ~ 9 9
23
21
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
w_rs
1
3
13 ~ ~ 10 10
23
22
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
n_inst
1
3
13 ~ ~ 11 11
24
23
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
z_inst
1
3
13 ~ ~ 12 12
24
24
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
c_inst
1
3
13 ~ ~ 13 13
24
25
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
v_inst
1
3
13 ~ ~ 14 14
24
26
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
outmux
1
3
13 ~ ~ 15 15
25
27
1
15 ~ cleo 19 1
3
0
0
1
3
mdr
1
3
13 ~ ~ 16 16
25
28
1
15 ~ cleo 19 1
3
0
0
1
3
ir_int
1
3
13 ~ ~ 17 17
25
29
1
15 ~ cleo 19 1
3
0
0
1
3
pc
1
3
13 ~ ~ 18 18
25
30
1
15 ~ cleo 19 1
3
0
0
1
3
ac
1
3
13 ~ ~ 19 19
25
31
1
15 ~ cleo 19 1
3
0
0
1
3
rs
1
3
13 ~ ~ 20 20
25
32
1
15 ~ cleo 19 1
3
0
0
1
3
busA
1
3
13 ~ ~ 21 21
26
33
1
15 ~ cleo 19 1
3
0
0
1
3
busB
1
3
13 ~ ~ 22 22
26
34
1
15 ~ cleo 19 1
3
0
0
1
3
busC
1
3
13 ~ ~ 23 23
26
35
1
15 ~ cleo 19 1
3
0
0
0
1
10
1
39
39
39
~
1
39
13 ~ ~ 91 0
46
0
1
REG_MAR
1
107
0
1
1
1
546
work
0
1
1
reg_clear
0
0
0
0
0
1
12
reg_clear
cleopatra
0
0
1
5
11
1
1
802
29
12 ~ reg_clear 0 0
0
1
1
1
1
139
802
29
12 ~ datapath 0 0
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 1 1
0
1
1
1
1
139
802
29
12 ~ datapath 1 1
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 5 5
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 23 23
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 4 4
0
1
1
1
1
139
802
29
12 ~ datapath 3 3
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 92 0
48
1
1
REG_MDR
1
107
0
1
1
1
546
work
0
1
1
reg_clear
0
0
0
0
0
1
12
reg_clear
cleopatra
0
0
1
5
11
1
1
802
29
12 ~ reg_clear 0 0
0
1
1
1
1
139
802
29
12 ~ datapath 0 0
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 1 1
0
1
1
1
1
139
802
29
12 ~ datapath 1 1
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 6 6
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 15 15
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 16 16
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 93 0
50
2
1
REG_IR
1
107
0
1
1
1
546
work
0
1
1
reg_clear
0
0
0
0
0
1
12
reg_clear
cleopatra
0
0
1
5
11
1
1
802
29
12 ~ reg_clear 0 0
0
1
1
1
1
139
802
29
12 ~ datapath 0 0
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 1 1
0
1
1
1
1
139
802
29
12 ~ datapath 1 1
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 7 7
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 23 23
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 17 17
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 94 0
52
3
1
REG_PC
1
107
0
1
1
1
546
work
0
1
1
reg_clear
0
0
0
0
0
1
12
reg_clear
cleopatra
0
0
1
5
11
1
1
802
29
12 ~ reg_clear 0 0
0
1
1
1
1
139
802
29
12 ~ datapath 0 0
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 1 1
0
1
1
1
1
139
802
29
12 ~ datapath 1 1
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 8 8
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 23 23
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 18 18
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 95 0
54
4
1
REG_AC
1
107
0
1
1
1
546
work
0
1
1
reg_clear
0
0
0
0
0
1
12
reg_clear
cleopatra
0
0
1
5
11
1
1
802
29
12 ~ reg_clear 0 0
0
1
1
1
1
139
802
29
12 ~ datapath 0 0
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 1 1
0
1
1
1
1
139
802
29
12 ~ datapath 1 1
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 9 9
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 23 23
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 19 19
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 96 0
56
5
1
REG_RS
1
107
0
1
1
1
546
work
0
1
1
reg_clear
0
0
0
0
0
1
12
reg_clear
cleopatra
0
0
1
5
11
1
1
802
29
12 ~ reg_clear 0 0
0
1
1
1
1
139
802
29
12 ~ datapath 0 0
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 1 1
0
1
1
1
1
139
802
29
12 ~ datapath 1 1
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 10 10
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 23 23
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 20 20
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 97 0
63
6
1
W_DECOD
1
107
0
1
1
1
546
work
0
1
1
write_decoder
0
0
0
0
0
1
12
write_decoder
cleopatra
0
0
1
8
11
1
1
802
29
12 ~ write_decoder 2 0
0
1
1
1
1
139
3
1
1
802
29
12 ~ datapath 7 7
0
1
1
w
0
0
0
0
0
0
0
0
0
11
1
1
802
29
12 ~ write_decoder 3 1
0
1
1
1
1
139
802
29
12 ~ datapath 2 2
0
0
0
0
11
1
1
802
29
12 ~ write_decoder 4 2
0
1
1
1
1
139
802
3
13 ~ ~ 5 5
0
0
0
0
11
1
1
802
29
12 ~ write_decoder 5 3
0
1
1
1
1
139
802
3
13 ~ ~ 6 6
0
0
0
0
11
1
1
802
29
12 ~ write_decoder 6 4
0
1
1
1
1
139
802
3
13 ~ ~ 7 7
0
0
0
0
11
1
1
802
29
12 ~ write_decoder 7 5
0
1
1
1
1
139
802
3
13 ~ ~ 8 8
0
0
0
0
11
1
1
802
29
12 ~ write_decoder 8 6
0
1
1
1
1
139
802
3
13 ~ ~ 9 9
0
0
0
0
11
1
1
802
29
12 ~ write_decoder 9 7
0
1
1
1
1
139
802
3
13 ~ ~ 10 10
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 98 0
72
7
1
R_DECOD
1
107
0
1
1
1
546
work
0
1
1
read_decoder
0
0
0
0
0
1
12
read_decoder
cleopatra
0
0
1
6
11
1
1
802
29
12 ~ read_decoder 2 0
0
1
1
1
1
139
3
1
1
802
29
12 ~ datapath 7 7
0
1
1
r
0
0
0
0
0
0
0
0
0
11
1
1
802
29
12 ~ read_decoder 3 1
0
1
1
1
1
139
802
3
13 ~ ~ 0 0
0
0
0
0
11
1
1
802
29
12 ~ read_decoder 4 2
0
1
1
1
1
139
802
3
13 ~ ~ 1 1
0
0
0
0
11
1
1
802
29
12 ~ read_decoder 5 3
0
1
1
1
1
139
802
3
13 ~ ~ 2 2
0
0
0
0
11
1
1
802
29
12 ~ read_decoder 6 4
0
1
1
1
1
139
802
3
13 ~ ~ 3 3
0
0
0
0
11
1
1
802
29
12 ~ read_decoder 7 5
0
1
1
1
1
139
802
3
13 ~ ~ 4 4
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 104 0
89
8
1
ALU
1
107
0
1
1
1
546
work
0
1
1
ALU
0
0
0
0
0
1
12
alu
cleopatra
0
0
1
8
11
1
1
802
29
12 ~ alu 0 0
0
1
1
1
1
139
802
3
13 ~ ~ 21 21
0
0
0
0
11
1
1
802
29
12 ~ alu 1 1
0
1
1
1
1
139
802
3
13 ~ ~ 22 22
0
0
0
0
11
1
1
802
29
12 ~ alu 5 3
0
1
1
1
1
139
802
3
13 ~ ~ 23 23
0
0
0
0
11
1
1
802
29
12 ~ alu 4 2
0
1
1
1
1
139
3
1
1
802
29
12 ~ datapath 7 7
0
1
1
u
0
0
0
0
0
0
0
0
0
11
1
1
802
29
12 ~ alu 6 4
0
1
1
1
1
139
802
3
13 ~ ~ 11 11
0
0
0
0
11
1
1
802
29
12 ~ alu 7 5
0
1
1
1
1
139
802
3
13 ~ ~ 12 12
0
0
0
0
11
1
1
802
29
12 ~ alu 8 6
0
1
1
1
1
139
802
3
13 ~ ~ 13 13
0
0
0
0
11
1
1
802
29
12 ~ alu 9 7
0
1
1
1
1
139
802
3
13 ~ ~ 14 14
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 105 0
97
9
1
REG_STATUS
1
107
0
1
1
1
546
work
0
1
1
status_flags
0
0
0
0
0
1
12
status_flags
cleopatra
0
0
1
13
11
1
1
802
29
12 ~ status_flags 0 0
0
1
1
1
1
139
802
29
12 ~ datapath 0 0
0
0
0
0
11
1
1
802
29
12 ~ status_flags 1 1
0
1
1
1
1
139
802
29
12 ~ datapath 1 1
0
0
0
0
11
1
1
802
29
12 ~ status_flags 2 2
0
1
1
1
1
139
802
29
12 ~ datapath 2 2
0
0
0
0
11
1
1
802
29
12 ~ status_flags 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 11 11
0
0
0
0
11
1
1
802
29
12 ~ status_flags 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 12 12
0
0
0
0
11
1
1
802
29
12 ~ status_flags 5 5
0
1
1
1
1
139
802
3
13 ~ ~ 13 13
0
0
0
0
11
1
1
802
29
12 ~ status_flags 6 6
0
1
1
1
1
139
802
3
13 ~ ~ 14 14
0
0
0
0
11
1
1
802
29
12 ~ status_flags 7 7
0
1
1
1
1
139
3
1
1
802
29
12 ~ datapath 7 7
0
1
1
lnz
0
0
0
0
0
0
0
0
0
11
1
1
802
29
12 ~ status_flags 8 8
0
1
1
1
1
139
3
1
1
802
29
12 ~ datapath 7 7
0
1
1
lcv
0
0
0
0
0
0
0
0
0
11
1
1
802
29
12 ~ status_flags 9 9
0
1
1
1
1
139
802
29
12 ~ datapath 8 8
0
0
0
0
11
1
1
802
29
12 ~ status_flags 10 10
0
1
1
1
1
139
802
29
12 ~ datapath 9 9
0
0
0
0
11
1
1
802
29
12 ~ status_flags 11 11
0
1
1
1
1
139
802
29
12 ~ datapath 10 10
0
0
0
0
11
1
1
802
29
12 ~ status_flags 12 12
0
1
1
1
1
139
802
29
12 ~ datapath 11 11
0
0
0
0
0
0
0
0
I 000048 52 16660         1112725308708 control
98______
58
control
30
16
std
.
.
1
1
4
CleoStates_type
1
4
13 ~ ~ 0 0
27
0
1
1
1
0
1
1
1
1
1
0
0
0
1
1
0
4624070917402656768
0
0
0
0
1
13 ~ ~ 0 0
1
1
SIDLE
0
1
1
FETCH0
1
1
1
FETCH1
2
1
1
FETCH2
3
1
1
Sop1a
4
1
1
Sop1b
5
1
1
Sop2a
6
1
1
Sop2b
7
1
1
Sop3a
8
1
1
Sop3b
9
1
1
Salu
10
1
1
OP2jp1
11
1
1
OP2jp2
12
1
1
Sjump
13
1
1
Sjsr
14
0
64512 1024
0
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 16 1
42
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 17 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 17 0
42
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
NOT1
7169
1
13 ~ ~ 18 0
42
0
0
1
13 ~ ~ 16 1
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"0"
0
0
1
5
~std_logic_vector{3~downto~0}~132
513
5
13 ~ ~ 19 2
43
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 20 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~131
521
5
13 ~ ~ 20 0
43
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
NOT2
7169
1
13 ~ ~ 21 1
43
1
0
1
13 ~ ~ 19 2
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"1"
0
0
1
5
~std_logic_vector{3~downto~0}~134
513
5
13 ~ ~ 22 3
44
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 23 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~133
521
5
13 ~ ~ 23 0
44
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
STA1
7169
1
13 ~ ~ 24 2
44
2
0
1
13 ~ ~ 22 3
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"2"
0
0
1
5
~std_logic_vector{3~downto~0}~136
513
5
13 ~ ~ 25 4
45
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 26 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~135
521
5
13 ~ ~ 26 0
45
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
STA2
7169
1
13 ~ ~ 27 3
45
3
0
1
13 ~ ~ 25 4
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"3"
0
0
1
5
~std_logic_vector{3~downto~0}~138
513
5
13 ~ ~ 28 5
46
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 29 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~137
521
5
13 ~ ~ 29 0
46
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
LDA
7169
1
13 ~ ~ 30 4
46
4
0
1
13 ~ ~ 28 5
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"4"
0
0
1
5
~std_logic_vector{3~downto~0}~1310
513
5
13 ~ ~ 31 6
47
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 32 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~139
521
5
13 ~ ~ 32 0
47
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
ADD
7169
1
13 ~ ~ 33 5
47
5
0
1
13 ~ ~ 31 6
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"5"
0
0
1
5
~std_logic_vector{3~downto~0}~1312
513
5
13 ~ ~ 34 7
48
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 35 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1311
521
5
13 ~ ~ 35 0
48
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
ORL
7169
1
13 ~ ~ 36 6
48
6
0
1
13 ~ ~ 34 7
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"6"
0
0
1
5
~std_logic_vector{3~downto~0}~1314
513
5
13 ~ ~ 37 8
49
8
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 38 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1313
521
5
13 ~ ~ 38 0
49
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
ANDL
7169
1
13 ~ ~ 39 7
49
7
0
1
13 ~ ~ 37 8
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"7"
0
0
1
5
~std_logic_vector{3~downto~0}~1316
513
5
13 ~ ~ 40 9
50
9
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 41 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1315
521
5
13 ~ ~ 41 0
50
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
JMP
7169
1
13 ~ ~ 42 8
50
8
0
1
13 ~ ~ 40 9
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"8"
0
0
1
5
~std_logic_vector{3~downto~0}~1318
513
5
13 ~ ~ 43 10
51
10
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 44 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1317
521
5
13 ~ ~ 44 0
51
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
JC
7169
1
13 ~ ~ 45 9
51
9
0
1
13 ~ ~ 43 10
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"9"
0
0
1
5
~std_logic_vector{3~downto~0}~1320
513
5
13 ~ ~ 46 11
52
11
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 47 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1319
521
5
13 ~ ~ 47 0
52
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
JN
7169
1
13 ~ ~ 48 10
52
10
0
1
13 ~ ~ 46 11
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"A"
0
0
1
5
~std_logic_vector{3~downto~0}~1322
513
5
13 ~ ~ 49 12
53
12
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 50 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1321
521
5
13 ~ ~ 50 0
53
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
JZ
7169
1
13 ~ ~ 51 11
53
11
0
1
13 ~ ~ 49 12
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"B"
0
0
1
5
~std_logic_vector{3~downto~0}~1324
513
5
13 ~ ~ 52 13
54
13
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 53 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1323
521
5
13 ~ ~ 53 0
54
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
JSR
7169
1
13 ~ ~ 54 12
54
12
0
1
13 ~ ~ 52 13
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"C"
0
0
1
5
~std_logic_vector{3~downto~0}~1326
513
5
13 ~ ~ 55 14
55
14
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 56 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1325
521
5
13 ~ ~ 56 0
55
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
RTS
7169
1
13 ~ ~ 57 13
55
13
0
1
13 ~ ~ 55 14
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"D"
0
0
1
5
~std_logic_vector{3~downto~0}~1328
513
5
13 ~ ~ 58 15
56
15
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 59 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1327
521
5
13 ~ ~ 59 0
56
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
JV
7169
1
13 ~ ~ 60 14
56
14
0
1
13 ~ ~ 58 15
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"E"
0
0
1
5
~std_logic_vector{3~downto~0}~1330
513
5
13 ~ ~ 61 16
57
16
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 62 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1329
521
5
13 ~ ~ 62 0
57
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
HLT
7169
1
13 ~ ~ 63 15
57
15
0
1
13 ~ ~ 61 16
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"F"
0
0
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 64 17
60
17
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 65 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 65 0
60
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
IM
7169
1
13 ~ ~ 66 16
60
16
0
1
13 ~ ~ 64 17
0
15 ieee std_logic_1164 5 3
1
1
145
1
"00"
0
0
1
5
~std_logic_vector{1~downto~0}~1332
513
5
13 ~ ~ 67 18
61
18
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 68 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~1331
521
5
13 ~ ~ 68 0
61
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
DIR
7169
1
13 ~ ~ 69 17
61
17
0
1
13 ~ ~ 67 18
0
15 ieee std_logic_1164 5 3
1
1
145
1
"01"
0
0
1
5
~std_logic_vector{1~downto~0}~1334
513
5
13 ~ ~ 70 19
62
19
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 71 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~1333
521
5
13 ~ ~ 71 0
62
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
IND
7169
1
13 ~ ~ 72 18
62
18
0
1
13 ~ ~ 70 19
0
15 ieee std_logic_1164 5 3
1
1
145
1
"10"
0
0
1
5
~std_logic_vector{1~downto~0}~1336
513
5
13 ~ ~ 73 20
63
20
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 74 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~1335
521
5
13 ~ ~ 74 0
63
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
REL
7169
1
13 ~ ~ 75 19
63
19
0
1
13 ~ ~ 73 20
0
15 ieee std_logic_1164 5 3
1
1
145
1
"11"
0
0
1
1
mar_pc
7169
1
13 ~ ~ 76 20
68
20
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"000"
0
0
0
88
1
1
145
1
"011"
0
0
0
88
1
1
145
1
"111"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
mar_mdr
7169
1
13 ~ ~ 77 21
69
21
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"000"
0
0
0
88
1
1
145
1
"001"
0
0
0
88
1
1
145
1
"100"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
mdr_MmarP
7169
1
13 ~ ~ 78 22
70
22
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"110"
0
0
0
88
1
1
145
1
"011"
0
0
0
88
1
1
145
1
"001"
0
0
0
88
1
1
145
69
0
49
0
0
0
88
1
1
145
69
0
49
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
mdr_Mmar
7169
1
13 ~ ~ 79 23
71
23
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"001"
0
0
0
88
1
1
145
1
"110"
0
0
0
88
1
1
145
1
"111"
0
0
0
88
1
1
145
69
0
49
0
0
0
88
1
1
145
69
0
49
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
mar_mdrpc
7169
1
13 ~ ~ 80 24
72
24
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"000"
0
0
0
88
1
1
145
1
"111"
0
0
0
88
1
1
145
1
"000"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
ir_mdr
7169
1
13 ~ ~ 81 25
73
25
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"010"
0
0
0
88
1
1
145
1
"001"
0
0
0
88
1
1
145
1
"100"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
pc_mdr
7169
1
13 ~ ~ 82 26
74
26
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"011"
0
0
0
88
1
1
145
1
"001"
0
0
0
88
1
1
145
1
"100"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
pc_mdrpc
7169
1
13 ~ ~ 83 27
75
27
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"011"
0
0
0
88
1
1
145
1
"111"
0
0
0
88
1
1
145
1
"000"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
rts_pc
7169
1
13 ~ ~ 84 28
76
28
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"101"
0
0
0
88
1
1
145
1
"011"
0
0
0
88
1
1
145
1
"111"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
nop
7169
1
13 ~ ~ 85 29
77
29
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"111"
0
0
0
88
1
1
145
1
"110"
0
0
0
88
1
1
145
1
"111"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
5
~std_logic_vector{3~downto~0}~1338
513
5
13 ~ ~ 86 21
79
21
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 87 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1337
521
5
13 ~ ~ 87 0
79
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
5
~internal_bus{7~downto~4}~13
513
5
13 ~ ~ 88 22
79
22
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
4616189618054758400
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
0
1
15 ~ cleo 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
7
i
1
7
13 ~ ~ 89 0
79
10
29
1
13 ~ ~ 86 21
0
15 ieee std_logic_1164 5 3
1
10
1
1
802
29
12 ~ control 4 4
0
1
0
1
0
1
0
0
1
145
147
1
7
0
0
0
0
0
0
0
1
145
147
1
4
0
0
0
0
1
13 ~ ~ 88 22
1
5
~std_logic_vector{1~downto~0}~1340
513
5
13 ~ ~ 90 23
80
23
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 91 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~1339
521
5
13 ~ ~ 91 0
80
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
5
~internal_bus{3~downto~2}~13
513
5
13 ~ ~ 92 24
80
24
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
4611686018427387904
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
0
1
15 ~ cleo 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
7
me
1
7
13 ~ ~ 93 1
80
11
29
1
13 ~ ~ 90 23
0
15 ieee std_logic_1164 5 3
1
10
1
1
802
29
12 ~ control 4 4
0
1
0
1
0
1
0
0
1
145
147
1
3
0
0
0
0
0
0
0
1
145
147
1
2
0
0
0
0
1
13 ~ ~ 92 24
1
3
salta
1
3
13 ~ ~ 94 2
82
12
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
logic_arith
1
3
13 ~ ~ 95 3
82
13
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
EA
1
3
13 ~ ~ 96 4
84
14
1
13 ~ ~ 0 0
1
0
0
1
3
PE
1
3
13 ~ ~ 97 5
84
15
1
13 ~ ~ 0 0
1
0
0
0
0
0
I 000053 52 47            1112725308788 status_flags
0_______
58
status_flags
0
13
std
.
.
0
0
0
I 000054 52 47            1112725308838 write_decoder
0_______
58
write_decoder
0
8
std
.
.
0
0
0
I 000053 52 46            1112725308898 read_decoder
0_______
58
read_decoder
0
6
std
.
.
0
0
0
I 000050 52 43            1112725308948 reg_clear
0_______
58
reg_clear
0
5
std
.
.
0
0
0
I 000044 52 789           1112725309029 alu
5_______
58
alu
0
11
std
.
.
1
1
5
~std_logic_vector{bus_size~downto~0}~13
513
5
13 ~ ~ 0 0
21
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
139
802
1
15 ~ cleo 0 0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~bus_size~downto~0~13
521
5
13 ~ ~ 1 0
21
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
139
802
1
15 ~ cleo 0 0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
A_bus_int
1
3
13 ~ ~ 2 0
21
8
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
B_bus_int
1
3
13 ~ ~ 3 1
21
9
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
C_bus_int
1
3
13 ~ ~ 4 2
21
10
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
I 000044 52 789           1112725309449 alu
5_______
58
alu
0
11
std
.
.
1
1
5
~std_logic_vector{bus_size~downto~0}~13
513
5
13 ~ ~ 0 0
21
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
139
802
1
15 ~ cleo 0 0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~bus_size~downto~0~13
521
5
13 ~ ~ 1 0
21
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
139
802
1
15 ~ cleo 0 0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
A_bus_int
1
3
13 ~ ~ 2 0
21
8
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
B_bus_int
1
3
13 ~ ~ 3 1
21
9
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
C_bus_int
1
3
13 ~ ~ 4 2
21
10
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
I 000048 52 16660         1112725309519 control
98______
58
control
30
16
std
.
.
1
1
4
CleoStates_type
1
4
13 ~ ~ 0 0
27
0
1
1
1
0
1
1
1
1
1
0
0
0
1
1
0
4624070917402656768
0
0
0
0
1
13 ~ ~ 0 0
1
1
SIDLE
0
1
1
FETCH0
1
1
1
FETCH1
2
1
1
FETCH2
3
1
1
Sop1a
4
1
1
Sop1b
5
1
1
Sop2a
6
1
1
Sop2b
7
1
1
Sop3a
8
1
1
Sop3b
9
1
1
Salu
10
1
1
OP2jp1
11
1
1
OP2jp2
12
1
1
Sjump
13
1
1
Sjsr
14
0
64512 1024
0
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 16 1
42
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 17 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 17 0
42
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
NOT1
7169
1
13 ~ ~ 18 0
42
0
0
1
13 ~ ~ 16 1
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"0"
0
0
1
5
~std_logic_vector{3~downto~0}~132
513
5
13 ~ ~ 19 2
43
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 20 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~131
521
5
13 ~ ~ 20 0
43
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
NOT2
7169
1
13 ~ ~ 21 1
43
1
0
1
13 ~ ~ 19 2
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"1"
0
0
1
5
~std_logic_vector{3~downto~0}~134
513
5
13 ~ ~ 22 3
44
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 23 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~133
521
5
13 ~ ~ 23 0
44
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
STA1
7169
1
13 ~ ~ 24 2
44
2
0
1
13 ~ ~ 22 3
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"2"
0
0
1
5
~std_logic_vector{3~downto~0}~136
513
5
13 ~ ~ 25 4
45
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 26 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~135
521
5
13 ~ ~ 26 0
45
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
STA2
7169
1
13 ~ ~ 27 3
45
3
0
1
13 ~ ~ 25 4
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"3"
0
0
1
5
~std_logic_vector{3~downto~0}~138
513
5
13 ~ ~ 28 5
46
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 29 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~137
521
5
13 ~ ~ 29 0
46
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
LDA
7169
1
13 ~ ~ 30 4
46
4
0
1
13 ~ ~ 28 5
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"4"
0
0
1
5
~std_logic_vector{3~downto~0}~1310
513
5
13 ~ ~ 31 6
47
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 32 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~139
521
5
13 ~ ~ 32 0
47
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
ADD
7169
1
13 ~ ~ 33 5
47
5
0
1
13 ~ ~ 31 6
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"5"
0
0
1
5
~std_logic_vector{3~downto~0}~1312
513
5
13 ~ ~ 34 7
48
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 35 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1311
521
5
13 ~ ~ 35 0
48
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
ORL
7169
1
13 ~ ~ 36 6
48
6
0
1
13 ~ ~ 34 7
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"6"
0
0
1
5
~std_logic_vector{3~downto~0}~1314
513
5
13 ~ ~ 37 8
49
8
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 38 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1313
521
5
13 ~ ~ 38 0
49
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
ANDL
7169
1
13 ~ ~ 39 7
49
7
0
1
13 ~ ~ 37 8
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"7"
0
0
1
5
~std_logic_vector{3~downto~0}~1316
513
5
13 ~ ~ 40 9
50
9
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 41 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1315
521
5
13 ~ ~ 41 0
50
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
JMP
7169
1
13 ~ ~ 42 8
50
8
0
1
13 ~ ~ 40 9
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"8"
0
0
1
5
~std_logic_vector{3~downto~0}~1318
513
5
13 ~ ~ 43 10
51
10
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 44 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1317
521
5
13 ~ ~ 44 0
51
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
JC
7169
1
13 ~ ~ 45 9
51
9
0
1
13 ~ ~ 43 10
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"9"
0
0
1
5
~std_logic_vector{3~downto~0}~1320
513
5
13 ~ ~ 46 11
52
11
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 47 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1319
521
5
13 ~ ~ 47 0
52
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
JN
7169
1
13 ~ ~ 48 10
52
10
0
1
13 ~ ~ 46 11
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"A"
0
0
1
5
~std_logic_vector{3~downto~0}~1322
513
5
13 ~ ~ 49 12
53
12
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 50 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1321
521
5
13 ~ ~ 50 0
53
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
JZ
7169
1
13 ~ ~ 51 11
53
11
0
1
13 ~ ~ 49 12
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"B"
0
0
1
5
~std_logic_vector{3~downto~0}~1324
513
5
13 ~ ~ 52 13
54
13
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 53 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1323
521
5
13 ~ ~ 53 0
54
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
JSR
7169
1
13 ~ ~ 54 12
54
12
0
1
13 ~ ~ 52 13
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"C"
0
0
1
5
~std_logic_vector{3~downto~0}~1326
513
5
13 ~ ~ 55 14
55
14
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 56 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1325
521
5
13 ~ ~ 56 0
55
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
RTS
7169
1
13 ~ ~ 57 13
55
13
0
1
13 ~ ~ 55 14
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"D"
0
0
1
5
~std_logic_vector{3~downto~0}~1328
513
5
13 ~ ~ 58 15
56
15
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 59 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1327
521
5
13 ~ ~ 59 0
56
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
JV
7169
1
13 ~ ~ 60 14
56
14
0
1
13 ~ ~ 58 15
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"E"
0
0
1
5
~std_logic_vector{3~downto~0}~1330
513
5
13 ~ ~ 61 16
57
16
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 62 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1329
521
5
13 ~ ~ 62 0
57
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
HLT
7169
1
13 ~ ~ 63 15
57
15
0
1
13 ~ ~ 61 16
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"F"
0
0
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 64 17
60
17
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 65 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 65 0
60
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
IM
7169
1
13 ~ ~ 66 16
60
16
0
1
13 ~ ~ 64 17
0
15 ieee std_logic_1164 5 3
1
1
145
1
"00"
0
0
1
5
~std_logic_vector{1~downto~0}~1332
513
5
13 ~ ~ 67 18
61
18
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 68 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~1331
521
5
13 ~ ~ 68 0
61
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
DIR
7169
1
13 ~ ~ 69 17
61
17
0
1
13 ~ ~ 67 18
0
15 ieee std_logic_1164 5 3
1
1
145
1
"01"
0
0
1
5
~std_logic_vector{1~downto~0}~1334
513
5
13 ~ ~ 70 19
62
19
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 71 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~1333
521
5
13 ~ ~ 71 0
62
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
IND
7169
1
13 ~ ~ 72 18
62
18
0
1
13 ~ ~ 70 19
0
15 ieee std_logic_1164 5 3
1
1
145
1
"10"
0
0
1
5
~std_logic_vector{1~downto~0}~1336
513
5
13 ~ ~ 73 20
63
20
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 74 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~1335
521
5
13 ~ ~ 74 0
63
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
REL
7169
1
13 ~ ~ 75 19
63
19
0
1
13 ~ ~ 73 20
0
15 ieee std_logic_1164 5 3
1
1
145
1
"11"
0
0
1
1
mar_pc
7169
1
13 ~ ~ 76 20
68
20
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"000"
0
0
0
88
1
1
145
1
"011"
0
0
0
88
1
1
145
1
"111"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
mar_mdr
7169
1
13 ~ ~ 77 21
69
21
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"000"
0
0
0
88
1
1
145
1
"001"
0
0
0
88
1
1
145
1
"100"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
mdr_MmarP
7169
1
13 ~ ~ 78 22
70
22
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"110"
0
0
0
88
1
1
145
1
"011"
0
0
0
88
1
1
145
1
"001"
0
0
0
88
1
1
145
69
0
49
0
0
0
88
1
1
145
69
0
49
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
mdr_Mmar
7169
1
13 ~ ~ 79 23
71
23
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"001"
0
0
0
88
1
1
145
1
"110"
0
0
0
88
1
1
145
1
"111"
0
0
0
88
1
1
145
69
0
49
0
0
0
88
1
1
145
69
0
49
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
mar_mdrpc
7169
1
13 ~ ~ 80 24
72
24
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"000"
0
0
0
88
1
1
145
1
"111"
0
0
0
88
1
1
145
1
"000"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
ir_mdr
7169
1
13 ~ ~ 81 25
73
25
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"010"
0
0
0
88
1
1
145
1
"001"
0
0
0
88
1
1
145
1
"100"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
pc_mdr
7169
1
13 ~ ~ 82 26
74
26
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"011"
0
0
0
88
1
1
145
1
"001"
0
0
0
88
1
1
145
1
"100"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
pc_mdrpc
7169
1
13 ~ ~ 83 27
75
27
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"011"
0
0
0
88
1
1
145
1
"111"
0
0
0
88
1
1
145
1
"000"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
rts_pc
7169
1
13 ~ ~ 84 28
76
28
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"101"
0
0
0
88
1
1
145
1
"011"
0
0
0
88
1
1
145
1
"111"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
nop
7169
1
13 ~ ~ 85 29
77
29
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"111"
0
0
0
88
1
1
145
1
"110"
0
0
0
88
1
1
145
1
"111"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
5
~std_logic_vector{3~downto~0}~1338
513
5
13 ~ ~ 86 21
79
21
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 87 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1337
521
5
13 ~ ~ 87 0
79
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
5
~internal_bus{7~downto~4}~13
513
5
13 ~ ~ 88 22
79
22
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
4616189618054758400
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
0
1
15 ~ cleo 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
7
i
1
7
13 ~ ~ 89 0
79
10
29
1
13 ~ ~ 86 21
0
15 ieee std_logic_1164 5 3
1
10
1
1
802
29
12 ~ control 4 4
0
1
0
1
0
1
0
0
1
145
147
1
7
0
0
0
0
0
0
0
1
145
147
1
4
0
0
0
0
1
13 ~ ~ 88 22
1
5
~std_logic_vector{1~downto~0}~1340
513
5
13 ~ ~ 90 23
80
23
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 91 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~1339
521
5
13 ~ ~ 91 0
80
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
5
~internal_bus{3~downto~2}~13
513
5
13 ~ ~ 92 24
80
24
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
4611686018427387904
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
0
1
15 ~ cleo 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
7
me
1
7
13 ~ ~ 93 1
80
11
29
1
13 ~ ~ 90 23
0
15 ieee std_logic_1164 5 3
1
10
1
1
802
29
12 ~ control 4 4
0
1
0
1
0
1
0
0
1
145
147
1
3
0
0
0
0
0
0
0
1
145
147
1
2
0
0
0
0
1
13 ~ ~ 92 24
1
3
salta
1
3
13 ~ ~ 94 2
82
12
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
logic_arith
1
3
13 ~ ~ 95 3
82
13
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
EA
1
3
13 ~ ~ 96 4
84
14
1
13 ~ ~ 0 0
1
0
0
1
3
PE
1
3
13 ~ ~ 97 5
84
15
1
13 ~ ~ 0 0
1
0
0
0
0
0
I 000050 52 43            1112725309589 reg_clear
0_______
58
reg_clear
0
5
std
.
.
0
0
0
I 000053 52 46            1112725309659 read_decoder
0_______
58
read_decoder
0
6
std
.
.
0
0
0
I 000054 52 47            1112725309719 write_decoder
0_______
58
write_decoder
0
8
std
.
.
0
0
0
I 000056 52 2947          1112725309770 tb_architecture
22______
58
TB_ARCHITECTURE
0
8
std
.
.
1
1
18
alu
1
18
13 ~ ~ 0 0
33
0
1
29
A_bus
16385
29
13 ~ ~ 1 0
35
0
67
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
29
B_bus
16385
29
13 ~ ~ 2 0
36
1
67
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{2~downto~0}~13
16897
5
13 ~ ~ 3 0
37
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~13
521
5
13 ~ ~ 4 0
37
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
alu_op
16385
29
13 ~ ~ 5 0
37
2
67
0
1
13 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
1
29
C_Bus
16385
29
13 ~ ~ 6 0
38
3
68
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
29
n_inst
16385
29
13 ~ ~ 7 0
39
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
z_inst
16385
29
13 ~ ~ 8 0
40
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
c_inst
16385
29
13 ~ ~ 9 0
41
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
v_inst
16385
29
13 ~ ~ 10 0
42
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
8
1
3
A_bus
1
3
13 ~ ~ 11 0
46
0
1
15 ~ cleo 19 1
3
0
0
1
3
B_bus
1
3
13 ~ ~ 12 1
47
1
1
15 ~ cleo 19 1
3
0
0
1
5
~std_logic_vector{2~downto~0}~132
513
5
13 ~ ~ 13 1
48
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 14 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~131
521
5
13 ~ ~ 14 0
48
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
alu_op
1
3
13 ~ ~ 15 2
48
2
1
13 ~ ~ 13 1
0
15 ieee std_logic_1164 5 3
1
1
145
1
"000"
0
0
0
1
3
C_Bus
1
3
13 ~ ~ 16 3
50
3
1
15 ~ cleo 19 1
3
0
0
1
3
n_inst
1
3
13 ~ ~ 17 4
51
4
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
z_inst
1
3
13 ~ ~ 18 5
52
5
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
c_inst
1
3
13 ~ ~ 19 6
53
6
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
v_inst
1
3
13 ~ ~ 20 7
54
7
1
15 ieee std_logic_1164 4 2
3
0
0
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 21 0
61
0
1
UUT
1
114
1
alu
0
1
18
13 ~ ~ 0 0
0
0
1
8
11
1
1
802
29
13 ~ ~ 1 0
0
1
1
1
1
139
802
3
13 ~ ~ 11 0
0
0
0
0
11
1
1
802
29
13 ~ ~ 2 0
0
1
1
1
1
139
802
3
13 ~ ~ 12 1
0
0
0
0
11
1
1
802
29
13 ~ ~ 5 0
0
1
1
1
1
139
802
3
13 ~ ~ 15 2
0
0
0
0
11
1
1
802
29
13 ~ ~ 6 0
0
1
1
1
1
139
802
3
13 ~ ~ 16 3
0
0
0
0
11
1
1
802
29
13 ~ ~ 7 0
0
1
1
1
1
139
802
3
13 ~ ~ 17 4
0
0
0
0
11
1
1
802
29
13 ~ ~ 8 0
0
1
1
1
1
139
802
3
13 ~ ~ 18 5
0
0
0
0
11
1
1
802
29
13 ~ ~ 9 0
0
1
1
1
1
139
802
3
13 ~ ~ 19 6
0
0
0
0
11
1
1
802
29
13 ~ ~ 10 0
0
1
1
1
1
139
802
3
13 ~ ~ 20 7
0
0
0
0
0
1
0
0
I 000053 52 47            1112725309840 status_flags
0_______
58
status_flags
0
13
std
.
.
0
0
0
I 000049 52 7965          1112725309890 datapath
106_____
58
datapath
0
36
std
.
.
1
1
3
r_mdr
1
3
13 ~ ~ 0 0
22
12
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
r_ir
1
3
13 ~ ~ 1 1
22
13
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
r_pc
1
3
13 ~ ~ 2 2
22
14
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
r_ac
1
3
13 ~ ~ 3 3
22
15
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
r_rs
1
3
13 ~ ~ 4 4
22
16
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
w_mar
1
3
13 ~ ~ 5 5
23
17
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
w_mdr
1
3
13 ~ ~ 6 6
23
18
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
w_ir
1
3
13 ~ ~ 7 7
23
19
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
w_pc
1
3
13 ~ ~ 8 8
23
20
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
w_ac
1
3
13 ~ ~ 9 9
23
21
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
w_rs
1
3
13 ~ ~ 10 10
23
22
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
n_inst
1
3
13 ~ ~ 11 11
24
23
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
z_inst
1
3
13 ~ ~ 12 12
24
24
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
c_inst
1
3
13 ~ ~ 13 13
24
25
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
v_inst
1
3
13 ~ ~ 14 14
24
26
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
outmux
1
3
13 ~ ~ 15 15
25
27
1
15 ~ cleo 19 1
3
0
0
1
3
mdr
1
3
13 ~ ~ 16 16
25
28
1
15 ~ cleo 19 1
3
0
0
1
3
ir_int
1
3
13 ~ ~ 17 17
25
29
1
15 ~ cleo 19 1
3
0
0
1
3
pc
1
3
13 ~ ~ 18 18
25
30
1
15 ~ cleo 19 1
3
0
0
1
3
ac
1
3
13 ~ ~ 19 19
25
31
1
15 ~ cleo 19 1
3
0
0
1
3
rs
1
3
13 ~ ~ 20 20
25
32
1
15 ~ cleo 19 1
3
0
0
1
3
busA
1
3
13 ~ ~ 21 21
26
33
1
15 ~ cleo 19 1
3
0
0
1
3
busB
1
3
13 ~ ~ 22 22
26
34
1
15 ~ cleo 19 1
3
0
0
1
3
busC
1
3
13 ~ ~ 23 23
26
35
1
15 ~ cleo 19 1
3
0
0
0
1
10
1
39
39
39
~
1
39
13 ~ ~ 91 0
46
0
1
REG_MAR
1
107
0
1
1
1
546
work
0
1
1
reg_clear
0
0
0
0
0
1
12
reg_clear
cleopatra
0
0
1
5
11
1
1
802
29
12 ~ reg_clear 0 0
0
1
1
1
1
139
802
29
12 ~ datapath 0 0
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 1 1
0
1
1
1
1
139
802
29
12 ~ datapath 1 1
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 5 5
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 23 23
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 4 4
0
1
1
1
1
139
802
29
12 ~ datapath 3 3
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 92 0
48
1
1
REG_MDR
1
107
0
1
1
1
546
work
0
1
1
reg_clear
0
0
0
0
0
1
12
reg_clear
cleopatra
0
0
1
5
11
1
1
802
29
12 ~ reg_clear 0 0
0
1
1
1
1
139
802
29
12 ~ datapath 0 0
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 1 1
0
1
1
1
1
139
802
29
12 ~ datapath 1 1
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 6 6
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 15 15
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 16 16
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 93 0
50
2
1
REG_IR
1
107
0
1
1
1
546
work
0
1
1
reg_clear
0
0
0
0
0
1
12
reg_clear
cleopatra
0
0
1
5
11
1
1
802
29
12 ~ reg_clear 0 0
0
1
1
1
1
139
802
29
12 ~ datapath 0 0
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 1 1
0
1
1
1
1
139
802
29
12 ~ datapath 1 1
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 7 7
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 23 23
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 17 17
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 94 0
52
3
1
REG_PC
1
107
0
1
1
1
546
work
0
1
1
reg_clear
0
0
0
0
0
1
12
reg_clear
cleopatra
0
0
1
5
11
1
1
802
29
12 ~ reg_clear 0 0
0
1
1
1
1
139
802
29
12 ~ datapath 0 0
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 1 1
0
1
1
1
1
139
802
29
12 ~ datapath 1 1
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 8 8
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 23 23
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 18 18
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 95 0
54
4
1
REG_AC
1
107
0
1
1
1
546
work
0
1
1
reg_clear
0
0
0
0
0
1
12
reg_clear
cleopatra
0
0
1
5
11
1
1
802
29
12 ~ reg_clear 0 0
0
1
1
1
1
139
802
29
12 ~ datapath 0 0
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 1 1
0
1
1
1
1
139
802
29
12 ~ datapath 1 1
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 9 9
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 23 23
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 19 19
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 96 0
56
5
1
REG_RS
1
107
0
1
1
1
546
work
0
1
1
reg_clear
0
0
0
0
0
1
12
reg_clear
cleopatra
0
0
1
5
11
1
1
802
29
12 ~ reg_clear 0 0
0
1
1
1
1
139
802
29
12 ~ datapath 0 0
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 1 1
0
1
1
1
1
139
802
29
12 ~ datapath 1 1
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 10 10
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 23 23
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 20 20
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 97 0
63
6
1
W_DECOD
1
107
0
1
1
1
546
work
0
1
1
write_decoder
0
0
0
0
0
1
12
write_decoder
cleopatra
0
0
1
8
11
1
1
802
29
12 ~ write_decoder 2 0
0
1
1
1
1
139
3
1
1
802
29
12 ~ datapath 7 7
0
1
1
w
0
0
0
0
0
0
0
0
0
11
1
1
802
29
12 ~ write_decoder 3 1
0
1
1
1
1
139
802
29
12 ~ datapath 2 2
0
0
0
0
11
1
1
802
29
12 ~ write_decoder 4 2
0
1
1
1
1
139
802
3
13 ~ ~ 5 5
0
0
0
0
11
1
1
802
29
12 ~ write_decoder 5 3
0
1
1
1
1
139
802
3
13 ~ ~ 6 6
0
0
0
0
11
1
1
802
29
12 ~ write_decoder 6 4
0
1
1
1
1
139
802
3
13 ~ ~ 7 7
0
0
0
0
11
1
1
802
29
12 ~ write_decoder 7 5
0
1
1
1
1
139
802
3
13 ~ ~ 8 8
0
0
0
0
11
1
1
802
29
12 ~ write_decoder 8 6
0
1
1
1
1
139
802
3
13 ~ ~ 9 9
0
0
0
0
11
1
1
802
29
12 ~ write_decoder 9 7
0
1
1
1
1
139
802
3
13 ~ ~ 10 10
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 98 0
72
7
1
R_DECOD
1
107
0
1
1
1
546
work
0
1
1
read_decoder
0
0
0
0
0
1
12
read_decoder
cleopatra
0
0
1
6
11
1
1
802
29
12 ~ read_decoder 2 0
0
1
1
1
1
139
3
1
1
802
29
12 ~ datapath 7 7
0
1
1
r
0
0
0
0
0
0
0
0
0
11
1
1
802
29
12 ~ read_decoder 3 1
0
1
1
1
1
139
802
3
13 ~ ~ 0 0
0
0
0
0
11
1
1
802
29
12 ~ read_decoder 4 2
0
1
1
1
1
139
802
3
13 ~ ~ 1 1
0
0
0
0
11
1
1
802
29
12 ~ read_decoder 5 3
0
1
1
1
1
139
802
3
13 ~ ~ 2 2
0
0
0
0
11
1
1
802
29
12 ~ read_decoder 6 4
0
1
1
1
1
139
802
3
13 ~ ~ 3 3
0
0
0
0
11
1
1
802
29
12 ~ read_decoder 7 5
0
1
1
1
1
139
802
3
13 ~ ~ 4 4
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 104 0
89
8
1
ALU
1
107
0
1
1
1
546
work
0
1
1
ALU
0
0
0
0
0
1
12
alu
cleopatra
0
0
1
8
11
1
1
802
29
12 ~ alu 0 0
0
1
1
1
1
139
802
3
13 ~ ~ 21 21
0
0
0
0
11
1
1
802
29
12 ~ alu 1 1
0
1
1
1
1
139
802
3
13 ~ ~ 22 22
0
0
0
0
11
1
1
802
29
12 ~ alu 5 3
0
1
1
1
1
139
802
3
13 ~ ~ 23 23
0
0
0
0
11
1
1
802
29
12 ~ alu 4 2
0
1
1
1
1
139
3
1
1
802
29
12 ~ datapath 7 7
0
1
1
u
0
0
0
0
0
0
0
0
0
11
1
1
802
29
12 ~ alu 6 4
0
1
1
1
1
139
802
3
13 ~ ~ 11 11
0
0
0
0
11
1
1
802
29
12 ~ alu 7 5
0
1
1
1
1
139
802
3
13 ~ ~ 12 12
0
0
0
0
11
1
1
802
29
12 ~ alu 8 6
0
1
1
1
1
139
802
3
13 ~ ~ 13 13
0
0
0
0
11
1
1
802
29
12 ~ alu 9 7
0
1
1
1
1
139
802
3
13 ~ ~ 14 14
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 105 0
97
9
1
REG_STATUS
1
107
0
1
1
1
546
work
0
1
1
status_flags
0
0
0
0
0
1
12
status_flags
cleopatra
0
0
1
13
11
1
1
802
29
12 ~ status_flags 0 0
0
1
1
1
1
139
802
29
12 ~ datapath 0 0
0
0
0
0
11
1
1
802
29
12 ~ status_flags 1 1
0
1
1
1
1
139
802
29
12 ~ datapath 1 1
0
0
0
0
11
1
1
802
29
12 ~ status_flags 2 2
0
1
1
1
1
139
802
29
12 ~ datapath 2 2
0
0
0
0
11
1
1
802
29
12 ~ status_flags 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 11 11
0
0
0
0
11
1
1
802
29
12 ~ status_flags 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 12 12
0
0
0
0
11
1
1
802
29
12 ~ status_flags 5 5
0
1
1
1
1
139
802
3
13 ~ ~ 13 13
0
0
0
0
11
1
1
802
29
12 ~ status_flags 6 6
0
1
1
1
1
139
802
3
13 ~ ~ 14 14
0
0
0
0
11
1
1
802
29
12 ~ status_flags 7 7
0
1
1
1
1
139
3
1
1
802
29
12 ~ datapath 7 7
0
1
1
lnz
0
0
0
0
0
0
0
0
0
11
1
1
802
29
12 ~ status_flags 8 8
0
1
1
1
1
139
3
1
1
802
29
12 ~ datapath 7 7
0
1
1
lcv
0
0
0
0
0
0
0
0
0
11
1
1
802
29
12 ~ status_flags 9 9
0
1
1
1
1
139
802
29
12 ~ datapath 8 8
0
0
0
0
11
1
1
802
29
12 ~ status_flags 10 10
0
1
1
1
1
139
802
29
12 ~ datapath 9 9
0
0
0
0
11
1
1
802
29
12 ~ status_flags 11 11
0
1
1
1
1
139
802
29
12 ~ datapath 10 10
0
0
0
0
11
1
1
802
29
12 ~ status_flags 12 12
0
1
1
1
1
139
802
29
12 ~ datapath 11 11
0
0
0
0
0
0
0
0
I 000050 52 2346          1112725309960 cleopatra
79______
58
cleopatra
0
16
std
.
.
1
1
3
uins
1
3
13 ~ ~ 0 0
43
9
1
15 ~ cleo 22 3
3
0
0
1
3
n
1
3
13 ~ ~ 1 1
44
10
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
z
1
3
13 ~ ~ 2 2
44
11
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
c
1
3
13 ~ ~ 3 3
44
12
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
v
1
3
13 ~ ~ 4 4
44
13
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
ir
1
3
13 ~ ~ 5 5
45
14
1
15 ~ cleo 19 1
3
0
0
1
3
hold_int
1
3
13 ~ ~ 6 6
46
15
1
15 ieee std_logic_1164 4 2
3
0
0
0
1
2
1
39
39
39
~
1
39
13 ~ ~ 77 0
63
0
1
DP
1
107
0
1
1
1
546
work
0
1
1
datapath
0
0
0
0
0
1
12
datapath
cleopatra
0
0
1
12
11
1
1
802
29
12 ~ datapath 0 0
0
1
1
1
1
139
802
29
12 ~ cleopatra 0 0
0
0
0
0
11
1
1
802
29
12 ~ datapath 1 1
0
1
1
1
1
139
802
29
12 ~ cleopatra 1 1
0
0
0
0
11
1
1
802
29
12 ~ datapath 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 6 6
0
0
0
0
11
1
1
802
29
12 ~ datapath 3 3
0
1
1
1
1
139
802
29
12 ~ cleopatra 6 6
0
0
0
0
11
1
1
802
29
12 ~ datapath 5 5
0
1
1
1
1
139
802
29
12 ~ cleopatra 7 7
0
0
0
0
11
1
1
802
29
12 ~ datapath 6 6
0
1
1
1
1
139
802
29
12 ~ cleopatra 8 8
0
0
0
0
11
1
1
802
29
12 ~ datapath 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 5 5
0
0
0
0
11
1
1
802
29
12 ~ datapath 7 7
0
1
1
1
1
139
802
3
13 ~ ~ 0 0
0
0
0
0
11
1
1
802
29
12 ~ datapath 8 8
0
1
1
1
1
139
802
3
13 ~ ~ 1 1
0
0
0
0
11
1
1
802
29
12 ~ datapath 9 9
0
1
1
1
1
139
802
3
13 ~ ~ 2 2
0
0
0
0
11
1
1
802
29
12 ~ datapath 10 10
0
1
1
1
1
139
802
3
13 ~ ~ 3 3
0
0
0
0
11
1
1
802
29
12 ~ datapath 11 11
0
1
1
1
1
139
802
3
13 ~ ~ 4 4
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 78 0
67
1
1
CU
1
107
0
1
1
1
546
work
0
1
1
control
0
0
0
0
0
1
12
control
cleopatra
0
0
1
10
11
1
1
802
29
12 ~ control 1 1
0
1
1
1
1
139
802
29
12 ~ cleopatra 0 0
0
0
0
0
11
1
1
802
29
12 ~ control 0 0
0
1
1
1
1
139
802
29
12 ~ cleopatra 1 1
0
0
0
0
11
1
1
802
29
12 ~ control 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 6 6
0
0
0
0
11
1
1
802
29
12 ~ control 3 3
0
1
1
1
1
139
802
29
12 ~ cleopatra 3 3
0
0
0
0
11
1
1
802
29
12 ~ control 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 5 5
0
0
0
0
11
1
1
802
29
12 ~ control 9 9
0
1
1
1
1
139
802
3
13 ~ ~ 0 0
0
0
0
0
11
1
1
802
29
12 ~ control 5 5
0
1
1
1
1
139
802
3
13 ~ ~ 1 1
0
0
0
0
11
1
1
802
29
12 ~ control 6 6
0
1
1
1
1
139
802
3
13 ~ ~ 2 2
0
0
0
0
11
1
1
802
29
12 ~ control 7 7
0
1
1
1
1
139
802
3
13 ~ ~ 3 3
0
0
0
0
11
1
1
802
29
12 ~ control 8 8
0
1
1
1
1
139
802
3
13 ~ ~ 4 4
0
0
0
0
0
0
0
0
I 000043 52 1779          1112725310020 tb
16______
58
tb
2
14
std
.
.
1
1
3
clock
1
3
13 ~ ~ 0 0
36
0
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
reset
1
3
13 ~ ~ 1 1
36
1
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
halt
1
3
13 ~ ~ 2 2
36
2
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
hold
1
3
13 ~ ~ 3 3
36
3
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
ce
1
3
13 ~ ~ 4 4
36
4
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
rw
1
3
13 ~ ~ 5 5
36
5
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
go
1
3
13 ~ ~ 6 6
36
6
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
address
1
3
13 ~ ~ 7 7
37
7
1
15 ~ cleo 19 1
3
0
0
1
3
data
1
3
13 ~ ~ 8 8
37
8
1
15 ~ cleo 19 1
3
0
0
1
3
datain
1
3
13 ~ ~ 9 9
37
9
1
15 ~ cleo 19 1
3
0
0
1
3
dataout
1
3
13 ~ ~ 10 10
37
10
1
15 ~ cleo 19 1
3
0
0
1
8
INFILE
1
8
13 ~ ~ 11 0
38
0
1
15 std textio 3 1
1
1
1
145
69
1
READ_MODE
0
0
1
0
0
1
145
1
"testa.txt"
0
0
0
1
3
memoria
1
3
13 ~ ~ 12 11
39
11
1
15 ~ cleo 21 2
3
0
0
1
3
ops
1
3
13 ~ ~ 13 12
40
12
1
15 STD STANDARD 75 4
3
0
0
1
3
endereco
1
3
13 ~ ~ 14 13
40
13
1
15 STD STANDARD 75 4
3
0
0
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 15 0
46
0
1
cpu
1
107
0
1
1
1
546
work
0
1
1
cleopatra
0
0
0
0
0
1
12
cleopatra
cleopatra
0
0
1
9
11
1
1
802
29
12 ~ cleopatra 1 1
0
1
1
1
1
139
802
3
13 ~ ~ 1 1
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 0 0
0
1
1
1
1
139
802
3
13 ~ ~ 0 0
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 2 2
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 3 3
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 4 4
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 5 5
0
1
1
1
1
139
802
3
13 ~ ~ 5 5
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 6 6
0
1
1
1
1
139
802
3
13 ~ ~ 7 7
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 7 7
0
1
1
1
1
139
802
3
13 ~ ~ 9 9
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 8 8
0
1
1
1
1
139
802
3
13 ~ ~ 10 10
0
0
0
0
0
0
0
0
I 000048 52 1784          1112725310100 tb_hold
16______
58
tb_hold
2
14
std
.
.
1
1
3
clock
1
3
13 ~ ~ 0 0
22
0
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
reset
1
3
13 ~ ~ 1 1
22
1
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
halt
1
3
13 ~ ~ 2 2
22
2
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
hold
1
3
13 ~ ~ 3 3
22
3
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
ce
1
3
13 ~ ~ 4 4
22
4
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
rw
1
3
13 ~ ~ 5 5
22
5
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
go
1
3
13 ~ ~ 6 6
22
6
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
address
1
3
13 ~ ~ 7 7
23
7
1
15 ~ cleo 19 1
3
0
0
1
3
data
1
3
13 ~ ~ 8 8
23
8
1
15 ~ cleo 19 1
3
0
0
1
3
datain
1
3
13 ~ ~ 9 9
23
9
1
15 ~ cleo 19 1
3
0
0
1
3
dataout
1
3
13 ~ ~ 10 10
23
10
1
15 ~ cleo 19 1
3
0
0
1
8
INFILE
1
8
13 ~ ~ 11 0
24
0
1
15 std textio 3 1
1
1
1
145
69
1
READ_MODE
0
0
1
0
0
1
145
1
"testa.txt"
0
0
0
1
3
memoria
1
3
13 ~ ~ 12 11
25
11
1
15 ~ cleo 21 2
3
0
0
1
3
ops
1
3
13 ~ ~ 13 12
26
12
1
15 STD STANDARD 75 4
3
0
0
1
3
endereco
1
3
13 ~ ~ 14 13
26
13
1
15 STD STANDARD 75 4
3
0
0
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 15 0
32
0
1
cpu
1
107
0
1
1
1
546
work
0
1
1
cleopatra
0
0
0
0
0
1
12
cleopatra
cleopatra
0
0
1
9
11
1
1
802
29
12 ~ cleopatra 1 1
0
1
1
1
1
139
802
3
13 ~ ~ 1 1
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 0 0
0
1
1
1
1
139
802
3
13 ~ ~ 0 0
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 2 2
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 3 3
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 4 4
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 5 5
0
1
1
1
1
139
802
3
13 ~ ~ 5 5
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 6 6
0
1
1
1
1
139
802
3
13 ~ ~ 7 7
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 7 7
0
1
1
1
1
139
802
3
13 ~ ~ 9 9
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 8 8
0
1
1
1
1
139
802
3
13 ~ ~ 10 10
0
0
0
0
0
0
0
0
I 000056 52 2947          1112725405958 tb_architecture
22______
58
TB_ARCHITECTURE
0
8
std
.
.
1
1
18
alu
1
18
13 ~ ~ 0 0
33
0
1
29
A_bus
16385
29
13 ~ ~ 1 0
35
0
67
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
29
B_bus
16385
29
13 ~ ~ 2 0
36
1
67
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{2~downto~0}~13
16897
5
13 ~ ~ 3 0
37
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~13
521
5
13 ~ ~ 4 0
37
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
alu_op
16385
29
13 ~ ~ 5 0
37
2
67
0
1
13 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
1
29
C_Bus
16385
29
13 ~ ~ 6 0
38
3
68
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
29
n_inst
16385
29
13 ~ ~ 7 0
39
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
z_inst
16385
29
13 ~ ~ 8 0
40
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
c_inst
16385
29
13 ~ ~ 9 0
41
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
v_inst
16385
29
13 ~ ~ 10 0
42
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
8
1
3
A_bus
1
3
13 ~ ~ 11 0
46
0
1
15 ~ cleo 19 1
3
0
0
1
3
B_bus
1
3
13 ~ ~ 12 1
47
1
1
15 ~ cleo 19 1
3
0
0
1
5
~std_logic_vector{2~downto~0}~132
513
5
13 ~ ~ 13 1
48
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 14 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~131
521
5
13 ~ ~ 14 0
48
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
alu_op
1
3
13 ~ ~ 15 2
48
2
1
13 ~ ~ 13 1
0
15 ieee std_logic_1164 5 3
1
1
145
1
"000"
0
0
0
1
3
C_Bus
1
3
13 ~ ~ 16 3
50
3
1
15 ~ cleo 19 1
3
0
0
1
3
n_inst
1
3
13 ~ ~ 17 4
51
4
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
z_inst
1
3
13 ~ ~ 18 5
52
5
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
c_inst
1
3
13 ~ ~ 19 6
53
6
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
v_inst
1
3
13 ~ ~ 20 7
54
7
1
15 ieee std_logic_1164 4 2
3
0
0
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 21 0
61
0
1
UUT
1
114
1
alu
0
1
18
13 ~ ~ 0 0
0
0
1
8
11
1
1
802
29
13 ~ ~ 1 0
0
1
1
1
1
139
802
3
13 ~ ~ 11 0
0
0
0
0
11
1
1
802
29
13 ~ ~ 2 0
0
1
1
1
1
139
802
3
13 ~ ~ 12 1
0
0
0
0
11
1
1
802
29
13 ~ ~ 5 0
0
1
1
1
1
139
802
3
13 ~ ~ 15 2
0
0
0
0
11
1
1
802
29
13 ~ ~ 6 0
0
1
1
1
1
139
802
3
13 ~ ~ 16 3
0
0
0
0
11
1
1
802
29
13 ~ ~ 7 0
0
1
1
1
1
139
802
3
13 ~ ~ 17 4
0
0
0
0
11
1
1
802
29
13 ~ ~ 8 0
0
1
1
1
1
139
802
3
13 ~ ~ 18 5
0
0
0
0
11
1
1
802
29
13 ~ ~ 9 0
0
1
1
1
1
139
802
3
13 ~ ~ 19 6
0
0
0
0
11
1
1
802
29
13 ~ ~ 10 0
0
1
1
1
1
139
802
3
13 ~ ~ 20 7
0
0
0
0
0
1
0
0
I 000044 52 789           1112725421380 alu
5_______
58
alu
0
11
std
.
.
1
1
5
~std_logic_vector{bus_size~downto~0}~13
513
5
13 ~ ~ 0 0
21
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
139
802
1
15 ~ cleo 0 0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~bus_size~downto~0~13
521
5
13 ~ ~ 1 0
21
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
139
802
1
15 ~ cleo 0 0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
A_bus_int
1
3
13 ~ ~ 2 0
21
8
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
B_bus_int
1
3
13 ~ ~ 3 1
21
9
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
C_bus_int
1
3
13 ~ ~ 4 2
21
10
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
I 000056 52 2947          1112725421691 tb_architecture
22______
58
TB_ARCHITECTURE
0
8
std
.
.
1
1
18
alu
1
18
13 ~ ~ 0 0
33
0
1
29
A_bus
16385
29
13 ~ ~ 1 0
35
0
67
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
29
B_bus
16385
29
13 ~ ~ 2 0
36
1
67
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{2~downto~0}~13
16897
5
13 ~ ~ 3 0
37
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~13
521
5
13 ~ ~ 4 0
37
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
alu_op
16385
29
13 ~ ~ 5 0
37
2
67
0
1
13 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
1
29
C_Bus
16385
29
13 ~ ~ 6 0
38
3
68
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
29
n_inst
16385
29
13 ~ ~ 7 0
39
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
z_inst
16385
29
13 ~ ~ 8 0
40
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
c_inst
16385
29
13 ~ ~ 9 0
41
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
v_inst
16385
29
13 ~ ~ 10 0
42
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
8
1
3
A_bus
1
3
13 ~ ~ 11 0
46
0
1
15 ~ cleo 19 1
3
0
0
1
3
B_bus
1
3
13 ~ ~ 12 1
47
1
1
15 ~ cleo 19 1
3
0
0
1
5
~std_logic_vector{2~downto~0}~132
513
5
13 ~ ~ 13 1
48
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 14 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~131
521
5
13 ~ ~ 14 0
48
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
alu_op
1
3
13 ~ ~ 15 2
48
2
1
13 ~ ~ 13 1
0
15 ieee std_logic_1164 5 3
1
1
145
1
"000"
0
0
0
1
3
C_Bus
1
3
13 ~ ~ 16 3
50
3
1
15 ~ cleo 19 1
3
0
0
1
3
n_inst
1
3
13 ~ ~ 17 4
51
4
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
z_inst
1
3
13 ~ ~ 18 5
52
5
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
c_inst
1
3
13 ~ ~ 19 6
53
6
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
v_inst
1
3
13 ~ ~ 20 7
54
7
1
15 ieee std_logic_1164 4 2
3
0
0
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 21 0
61
0
1
UUT
1
114
1
alu
0
1
18
13 ~ ~ 0 0
0
0
1
8
11
1
1
802
29
13 ~ ~ 1 0
0
1
1
1
1
139
802
3
13 ~ ~ 11 0
0
0
0
0
11
1
1
802
29
13 ~ ~ 2 0
0
1
1
1
1
139
802
3
13 ~ ~ 12 1
0
0
0
0
11
1
1
802
29
13 ~ ~ 5 0
0
1
1
1
1
139
802
3
13 ~ ~ 15 2
0
0
0
0
11
1
1
802
29
13 ~ ~ 6 0
0
1
1
1
1
139
802
3
13 ~ ~ 16 3
0
0
0
0
11
1
1
802
29
13 ~ ~ 7 0
0
1
1
1
1
139
802
3
13 ~ ~ 17 4
0
0
0
0
11
1
1
802
29
13 ~ ~ 8 0
0
1
1
1
1
139
802
3
13 ~ ~ 18 5
0
0
0
0
11
1
1
802
29
13 ~ ~ 9 0
0
1
1
1
1
139
802
3
13 ~ ~ 19 6
0
0
0
0
11
1
1
802
29
13 ~ ~ 10 0
0
1
1
1
1
139
802
3
13 ~ ~ 20 7
0
0
0
0
0
1
0
0
I 000056 52 1268          1112726350586 TB_ARCHITECTURE
12______
58
TB_ARCHITECTURE
0
5
std
.
.
1
1
18
reg_clear
1
18
13 ~ ~ 0 0
32
0
1
29
clock
16385
29
13 ~ ~ 1 0
34
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
16385
29
13 ~ ~ 2 0
35
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ce
16385
29
13 ~ ~ 3 0
36
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
D
16385
29
13 ~ ~ 4 0
37
3
67
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
29
Q
16385
29
13 ~ ~ 5 0
38
4
68
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
0
0
5
1
3
clock
1
3
13 ~ ~ 6 0
42
0
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
reset
1
3
13 ~ ~ 7 1
43
1
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
ce
1
3
13 ~ ~ 8 2
44
2
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
D
1
3
13 ~ ~ 9 3
45
3
1
15 ~ cleo 19 1
3
0
0
1
3
Q
1
3
13 ~ ~ 10 4
47
4
1
15 ~ cleo 19 1
3
0
0
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 11 0
54
0
1
UUT
1
114
1
reg_clear
0
1
18
13 ~ ~ 0 0
0
0
1
5
11
1
1
802
29
13 ~ ~ 1 0
0
1
1
1
1
139
802
3
13 ~ ~ 6 0
0
0
0
0
11
1
1
802
29
13 ~ ~ 2 0
0
1
1
1
1
139
802
3
13 ~ ~ 7 1
0
0
0
0
11
1
1
802
29
13 ~ ~ 3 0
0
1
1
1
1
139
802
3
13 ~ ~ 8 2
0
0
0
0
11
1
1
802
29
13 ~ ~ 4 0
0
1
1
1
1
139
802
3
13 ~ ~ 9 3
0
0
0
0
11
1
1
802
29
13 ~ ~ 5 0
0
1
1
1
1
139
802
3
13 ~ ~ 10 4
0
0
0
0
0
1
0
0
I 000042 11 35 1112726350574 reg_clear_tb
E reg_clear_tb VHDL
X reg_clear_tb
I 000043 11 168 1112726350574 reg_clear_tb
#VLB_VERSION 58
#INFO
reg_clear_tb
E 1112726350574
0
#ACCESS
~
cleopatra
cleo all .
.
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
#SPECIFICATION 
#END
I 000030 54 68 0 reg_clear_tb
12
1
12
00000027
1
./src/TestBench/reg_clear_TB.vhd
0
0 0 0 0 0 0
0
I 000056 52 1268          1112726403232 tb_architecture
12______
58
TB_ARCHITECTURE
0
5
std
.
.
1
1
18
reg_clear
1
18
13 ~ ~ 0 0
32
0
1
29
clock
16385
29
13 ~ ~ 1 0
34
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
16385
29
13 ~ ~ 2 0
35
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ce
16385
29
13 ~ ~ 3 0
36
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
D
16385
29
13 ~ ~ 4 0
37
3
67
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
29
Q
16385
29
13 ~ ~ 5 0
38
4
68
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
0
0
5
1
3
clock
1
3
13 ~ ~ 6 0
42
0
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
reset
1
3
13 ~ ~ 7 1
43
1
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
ce
1
3
13 ~ ~ 8 2
44
2
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
D
1
3
13 ~ ~ 9 3
45
3
1
15 ~ cleo 19 1
3
0
0
1
3
Q
1
3
13 ~ ~ 10 4
47
4
1
15 ~ cleo 19 1
3
0
0
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 11 0
54
0
1
UUT
1
114
1
reg_clear
0
1
18
13 ~ ~ 0 0
0
0
1
5
11
1
1
802
29
13 ~ ~ 1 0
0
1
1
1
1
139
802
3
13 ~ ~ 6 0
0
0
0
0
11
1
1
802
29
13 ~ ~ 2 0
0
1
1
1
1
139
802
3
13 ~ ~ 7 1
0
0
0
0
11
1
1
802
29
13 ~ ~ 3 0
0
1
1
1
1
139
802
3
13 ~ ~ 8 2
0
0
0
0
11
1
1
802
29
13 ~ ~ 4 0
0
1
1
1
1
139
802
3
13 ~ ~ 9 3
0
0
0
0
11
1
1
802
29
13 ~ ~ 5 0
0
1
1
1
1
139
802
3
13 ~ ~ 10 4
0
0
0
0
0
1
0
0
I 000050 52 43            1112726409632 reg_clear
0_______
58
reg_clear
0
5
std
.
.
0
0
0
I 000056 52 1268          1112726409952 tb_architecture
12______
58
TB_ARCHITECTURE
0
5
std
.
.
1
1
18
reg_clear
1
18
13 ~ ~ 0 0
32
0
1
29
clock
16385
29
13 ~ ~ 1 0
34
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
16385
29
13 ~ ~ 2 0
35
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ce
16385
29
13 ~ ~ 3 0
36
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
D
16385
29
13 ~ ~ 4 0
37
3
67
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
29
Q
16385
29
13 ~ ~ 5 0
38
4
68
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
0
0
5
1
3
clock
1
3
13 ~ ~ 6 0
42
0
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
reset
1
3
13 ~ ~ 7 1
43
1
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
ce
1
3
13 ~ ~ 8 2
44
2
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
D
1
3
13 ~ ~ 9 3
45
3
1
15 ~ cleo 19 1
3
0
0
1
3
Q
1
3
13 ~ ~ 10 4
47
4
1
15 ~ cleo 19 1
3
0
0
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 11 0
54
0
1
UUT
1
114
1
reg_clear
0
1
18
13 ~ ~ 0 0
0
0
1
5
11
1
1
802
29
13 ~ ~ 1 0
0
1
1
1
1
139
802
3
13 ~ ~ 6 0
0
0
0
0
11
1
1
802
29
13 ~ ~ 2 0
0
1
1
1
1
139
802
3
13 ~ ~ 7 1
0
0
0
0
11
1
1
802
29
13 ~ ~ 3 0
0
1
1
1
1
139
802
3
13 ~ ~ 8 2
0
0
0
0
11
1
1
802
29
13 ~ ~ 4 0
0
1
1
1
1
139
802
3
13 ~ ~ 9 3
0
0
0
0
11
1
1
802
29
13 ~ ~ 5 0
0
1
1
1
1
139
802
3
13 ~ ~ 10 4
0
0
0
0
0
1
0
0
I 000056 52 1268          1112726457760 tb_architecture
12______
58
TB_ARCHITECTURE
0
5
std
.
.
1
1
18
reg_clear
1
18
13 ~ ~ 0 0
32
0
1
29
clock
16385
29
13 ~ ~ 1 0
34
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
16385
29
13 ~ ~ 2 0
35
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ce
16385
29
13 ~ ~ 3 0
36
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
D
16385
29
13 ~ ~ 4 0
37
3
67
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
29
Q
16385
29
13 ~ ~ 5 0
38
4
68
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
0
0
5
1
3
clock
1
3
13 ~ ~ 6 0
42
0
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
reset
1
3
13 ~ ~ 7 1
43
1
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
ce
1
3
13 ~ ~ 8 2
44
2
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
D
1
3
13 ~ ~ 9 3
45
3
1
15 ~ cleo 19 1
3
0
0
1
3
Q
1
3
13 ~ ~ 10 4
47
4
1
15 ~ cleo 19 1
3
0
0
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 11 0
54
0
1
UUT
1
114
1
reg_clear
0
1
18
13 ~ ~ 0 0
0
0
1
5
11
1
1
802
29
13 ~ ~ 1 0
0
1
1
1
1
139
802
3
13 ~ ~ 6 0
0
0
0
0
11
1
1
802
29
13 ~ ~ 2 0
0
1
1
1
1
139
802
3
13 ~ ~ 7 1
0
0
0
0
11
1
1
802
29
13 ~ ~ 3 0
0
1
1
1
1
139
802
3
13 ~ ~ 8 2
0
0
0
0
11
1
1
802
29
13 ~ ~ 4 0
0
1
1
1
1
139
802
3
13 ~ ~ 9 3
0
0
0
0
11
1
1
802
29
13 ~ ~ 5 0
0
1
1
1
1
139
802
3
13 ~ ~ 10 4
0
0
0
0
0
1
0
0
I 000056 52 1268          1112726494994 tb_architecture
12______
58
TB_ARCHITECTURE
0
5
std
.
.
1
1
18
reg_clear
1
18
13 ~ ~ 0 0
32
0
1
29
clock
16385
29
13 ~ ~ 1 0
34
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
16385
29
13 ~ ~ 2 0
35
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ce
16385
29
13 ~ ~ 3 0
36
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
D
16385
29
13 ~ ~ 4 0
37
3
67
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
29
Q
16385
29
13 ~ ~ 5 0
38
4
68
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
0
0
5
1
3
clock
1
3
13 ~ ~ 6 0
42
0
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
reset
1
3
13 ~ ~ 7 1
43
1
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
ce
1
3
13 ~ ~ 8 2
44
2
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
D
1
3
13 ~ ~ 9 3
45
3
1
15 ~ cleo 19 1
3
0
0
1
3
Q
1
3
13 ~ ~ 10 4
47
4
1
15 ~ cleo 19 1
3
0
0
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 11 0
54
0
1
UUT
1
114
1
reg_clear
0
1
18
13 ~ ~ 0 0
0
0
1
5
11
1
1
802
29
13 ~ ~ 1 0
0
1
1
1
1
139
802
3
13 ~ ~ 6 0
0
0
0
0
11
1
1
802
29
13 ~ ~ 2 0
0
1
1
1
1
139
802
3
13 ~ ~ 7 1
0
0
0
0
11
1
1
802
29
13 ~ ~ 3 0
0
1
1
1
1
139
802
3
13 ~ ~ 8 2
0
0
0
0
11
1
1
802
29
13 ~ ~ 4 0
0
1
1
1
1
139
802
3
13 ~ ~ 9 3
0
0
0
0
11
1
1
802
29
13 ~ ~ 5 0
0
1
1
1
1
139
802
3
13 ~ ~ 10 4
0
0
0
0
0
1
0
0
I 000050 52 43            1112894228561 reg_clear
0_______
58
reg_clear
0
5
std
.
.
0
0
0
I 000056 52 1268          1112894229642 tb_architecture
12______
58
TB_ARCHITECTURE
0
5
std
.
.
1
1
18
reg_clear
1
18
13 ~ ~ 0 0
32
0
1
29
clock
16385
29
13 ~ ~ 1 0
34
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
16385
29
13 ~ ~ 2 0
35
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ce
16385
29
13 ~ ~ 3 0
36
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
D
16385
29
13 ~ ~ 4 0
37
3
67
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
29
Q
16385
29
13 ~ ~ 5 0
38
4
68
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
0
0
5
1
3
clock
1
3
13 ~ ~ 6 0
42
0
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
reset
1
3
13 ~ ~ 7 1
43
1
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
ce
1
3
13 ~ ~ 8 2
44
2
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
D
1
3
13 ~ ~ 9 3
45
3
1
15 ~ cleo 19 1
3
0
0
1
3
Q
1
3
13 ~ ~ 10 4
47
4
1
15 ~ cleo 19 1
3
0
0
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 11 0
54
0
1
UUT
1
114
1
reg_clear
0
1
18
13 ~ ~ 0 0
0
0
1
5
11
1
1
802
29
13 ~ ~ 1 0
0
1
1
1
1
139
802
3
13 ~ ~ 6 0
0
0
0
0
11
1
1
802
29
13 ~ ~ 2 0
0
1
1
1
1
139
802
3
13 ~ ~ 7 1
0
0
0
0
11
1
1
802
29
13 ~ ~ 3 0
0
1
1
1
1
139
802
3
13 ~ ~ 8 2
0
0
0
0
11
1
1
802
29
13 ~ ~ 4 0
0
1
1
1
1
139
802
3
13 ~ ~ 9 3
0
0
0
0
11
1
1
802
29
13 ~ ~ 5 0
0
1
1
1
1
139
802
3
13 ~ ~ 10 4
0
0
0
0
0
1
0
0
I 000056 52 1268          1112894345008 tb_architecture
12______
58
TB_ARCHITECTURE
0
5
std
.
.
1
1
18
reg_clear
1
18
13 ~ ~ 0 0
32
0
1
29
clock
16385
29
13 ~ ~ 1 0
34
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
16385
29
13 ~ ~ 2 0
35
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ce
16385
29
13 ~ ~ 3 0
36
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
D
16385
29
13 ~ ~ 4 0
37
3
67
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
29
Q
16385
29
13 ~ ~ 5 0
38
4
68
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
0
0
5
1
3
clock
1
3
13 ~ ~ 6 0
42
0
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
reset
1
3
13 ~ ~ 7 1
43
1
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
ce
1
3
13 ~ ~ 8 2
44
2
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
D
1
3
13 ~ ~ 9 3
45
3
1
15 ~ cleo 19 1
3
0
0
1
3
Q
1
3
13 ~ ~ 10 4
47
4
1
15 ~ cleo 19 1
3
0
0
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 11 0
54
0
1
UUT
1
114
1
reg_clear
0
1
18
13 ~ ~ 0 0
0
0
1
5
11
1
1
802
29
13 ~ ~ 1 0
0
1
1
1
1
139
802
3
13 ~ ~ 6 0
0
0
0
0
11
1
1
802
29
13 ~ ~ 2 0
0
1
1
1
1
139
802
3
13 ~ ~ 7 1
0
0
0
0
11
1
1
802
29
13 ~ ~ 3 0
0
1
1
1
1
139
802
3
13 ~ ~ 8 2
0
0
0
0
11
1
1
802
29
13 ~ ~ 4 0
0
1
1
1
1
139
802
3
13 ~ ~ 9 3
0
0
0
0
11
1
1
802
29
13 ~ ~ 5 0
0
1
1
1
1
139
802
3
13 ~ ~ 10 4
0
0
0
0
0
1
0
0
I 000056 52 2947          1112897226922 tb_architecture
22______
58
TB_ARCHITECTURE
0
8
std
.
.
1
1
18
alu
1
18
13 ~ ~ 0 0
33
0
1
29
A_bus
16385
29
13 ~ ~ 1 0
35
0
67
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
29
B_bus
16385
29
13 ~ ~ 2 0
36
1
67
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{2~downto~0}~13
16897
5
13 ~ ~ 3 0
37
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~13
521
5
13 ~ ~ 4 0
37
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
alu_op
16385
29
13 ~ ~ 5 0
37
2
67
0
1
13 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
1
29
C_Bus
16385
29
13 ~ ~ 6 0
38
3
68
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
29
n_inst
16385
29
13 ~ ~ 7 0
39
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
z_inst
16385
29
13 ~ ~ 8 0
40
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
c_inst
16385
29
13 ~ ~ 9 0
41
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
v_inst
16385
29
13 ~ ~ 10 0
42
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
8
1
3
A_bus
1
3
13 ~ ~ 11 0
46
0
1
15 ~ cleo 19 1
3
0
0
1
3
B_bus
1
3
13 ~ ~ 12 1
47
1
1
15 ~ cleo 19 1
3
0
0
1
5
~std_logic_vector{2~downto~0}~132
513
5
13 ~ ~ 13 1
48
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 14 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~131
521
5
13 ~ ~ 14 0
48
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
alu_op
1
3
13 ~ ~ 15 2
48
2
1
13 ~ ~ 13 1
0
15 ieee std_logic_1164 5 3
1
1
145
1
"000"
0
0
0
1
3
C_Bus
1
3
13 ~ ~ 16 3
50
3
1
15 ~ cleo 19 1
3
0
0
1
3
n_inst
1
3
13 ~ ~ 17 4
51
4
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
z_inst
1
3
13 ~ ~ 18 5
52
5
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
c_inst
1
3
13 ~ ~ 19 6
53
6
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
v_inst
1
3
13 ~ ~ 20 7
54
7
1
15 ieee std_logic_1164 4 2
3
0
0
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 21 0
61
0
1
UUT
1
114
1
alu
0
1
18
13 ~ ~ 0 0
0
0
1
8
11
1
1
802
29
13 ~ ~ 1 0
0
1
1
1
1
139
802
3
13 ~ ~ 11 0
0
0
0
0
11
1
1
802
29
13 ~ ~ 2 0
0
1
1
1
1
139
802
3
13 ~ ~ 12 1
0
0
0
0
11
1
1
802
29
13 ~ ~ 5 0
0
1
1
1
1
139
802
3
13 ~ ~ 15 2
0
0
0
0
11
1
1
802
29
13 ~ ~ 6 0
0
1
1
1
1
139
802
3
13 ~ ~ 16 3
0
0
0
0
11
1
1
802
29
13 ~ ~ 7 0
0
1
1
1
1
139
802
3
13 ~ ~ 17 4
0
0
0
0
11
1
1
802
29
13 ~ ~ 8 0
0
1
1
1
1
139
802
3
13 ~ ~ 18 5
0
0
0
0
11
1
1
802
29
13 ~ ~ 9 0
0
1
1
1
1
139
802
3
13 ~ ~ 19 6
0
0
0
0
11
1
1
802
29
13 ~ ~ 10 0
0
1
1
1
1
139
802
3
13 ~ ~ 20 7
0
0
0
0
0
1
0
0
I 000056 52 1268          1112897227012 tb_architecture
12______
58
TB_ARCHITECTURE
0
5
std
.
.
1
1
18
reg_clear
1
18
13 ~ ~ 0 0
32
0
1
29
clock
16385
29
13 ~ ~ 1 0
34
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
16385
29
13 ~ ~ 2 0
35
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ce
16385
29
13 ~ ~ 3 0
36
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
D
16385
29
13 ~ ~ 4 0
37
3
67
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
29
Q
16385
29
13 ~ ~ 5 0
38
4
68
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
0
0
5
1
3
clock
1
3
13 ~ ~ 6 0
42
0
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
reset
1
3
13 ~ ~ 7 1
43
1
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
ce
1
3
13 ~ ~ 8 2
44
2
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
D
1
3
13 ~ ~ 9 3
45
3
1
15 ~ cleo 19 1
3
0
0
1
3
Q
1
3
13 ~ ~ 10 4
47
4
1
15 ~ cleo 19 1
3
0
0
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 11 0
54
0
1
UUT
1
114
1
reg_clear
0
1
18
13 ~ ~ 0 0
0
0
1
5
11
1
1
802
29
13 ~ ~ 1 0
0
1
1
1
1
139
802
3
13 ~ ~ 6 0
0
0
0
0
11
1
1
802
29
13 ~ ~ 2 0
0
1
1
1
1
139
802
3
13 ~ ~ 7 1
0
0
0
0
11
1
1
802
29
13 ~ ~ 3 0
0
1
1
1
1
139
802
3
13 ~ ~ 8 2
0
0
0
0
11
1
1
802
29
13 ~ ~ 4 0
0
1
1
1
1
139
802
3
13 ~ ~ 9 3
0
0
0
0
11
1
1
802
29
13 ~ ~ 5 0
0
1
1
1
1
139
802
3
13 ~ ~ 10 4
0
0
0
0
0
1
0
0
I 000056 52 2806          1112897227072 TB_ARCHITECTURE
26______
58
TB_ARCHITECTURE
0
12
std
.
.
1
1
18
datapath
1
18
13 ~ ~ 0 0
32
0
1
29
clock
16385
29
13 ~ ~ 1 0
34
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
16385
29
13 ~ ~ 2 0
35
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
hold
16385
29
13 ~ ~ 3 0
36
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
address
16385
29
13 ~ ~ 4 0
37
3
68
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
29
ir
16385
29
13 ~ ~ 5 0
38
4
68
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
29
datain
16385
29
13 ~ ~ 6 0
39
5
67
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
29
dataout
16385
29
13 ~ ~ 7 0
40
6
68
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
29
uins
16385
29
13 ~ ~ 8 0
41
7
67
0
1
15 ~ cleo 22 3
1
0
1
29
n
16385
29
13 ~ ~ 9 0
42
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
z
16385
29
13 ~ ~ 10 0
43
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
c
16385
29
13 ~ ~ 11 0
44
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
v
16385
29
13 ~ ~ 12 0
45
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
12
1
3
clock
1
3
13 ~ ~ 13 0
49
0
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
reset
1
3
13 ~ ~ 14 1
50
1
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
hold
1
3
13 ~ ~ 15 2
51
2
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
datain
1
3
13 ~ ~ 16 3
52
3
1
15 ~ cleo 19 1
3
0
0
1
3
uins
1
3
13 ~ ~ 17 4
53
4
1
15 ~ cleo 22 3
3
0
0
1
3
address
1
3
13 ~ ~ 18 5
55
5
1
15 ~ cleo 19 1
3
0
0
1
3
ir
1
3
13 ~ ~ 19 6
56
6
1
15 ~ cleo 19 1
3
0
0
1
3
dataout
1
3
13 ~ ~ 20 7
57
7
1
15 ~ cleo 19 1
3
0
0
1
3
n
1
3
13 ~ ~ 21 8
58
8
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
z
1
3
13 ~ ~ 22 9
59
9
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
c
1
3
13 ~ ~ 23 10
60
10
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
v
1
3
13 ~ ~ 24 11
61
11
1
15 ieee std_logic_1164 4 2
3
0
0
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 25 0
68
0
1
UUT
1
114
1
datapath
0
1
18
13 ~ ~ 0 0
0
0
1
12
11
1
1
802
29
13 ~ ~ 1 0
0
1
1
1
1
139
802
3
13 ~ ~ 13 0
0
0
0
0
11
1
1
802
29
13 ~ ~ 2 0
0
1
1
1
1
139
802
3
13 ~ ~ 14 1
0
0
0
0
11
1
1
802
29
13 ~ ~ 3 0
0
1
1
1
1
139
802
3
13 ~ ~ 15 2
0
0
0
0
11
1
1
802
29
13 ~ ~ 4 0
0
1
1
1
1
139
802
3
13 ~ ~ 18 5
0
0
0
0
11
1
1
802
29
13 ~ ~ 5 0
0
1
1
1
1
139
802
3
13 ~ ~ 19 6
0
0
0
0
11
1
1
802
29
13 ~ ~ 6 0
0
1
1
1
1
139
802
3
13 ~ ~ 16 3
0
0
0
0
11
1
1
802
29
13 ~ ~ 7 0
0
1
1
1
1
139
802
3
13 ~ ~ 20 7
0
0
0
0
11
1
1
802
29
13 ~ ~ 8 0
0
1
1
1
1
139
802
3
13 ~ ~ 17 4
0
0
0
0
11
1
1
802
29
13 ~ ~ 9 0
0
1
1
1
1
139
802
3
13 ~ ~ 21 8
0
0
0
0
11
1
1
802
29
13 ~ ~ 10 0
0
1
1
1
1
139
802
3
13 ~ ~ 22 9
0
0
0
0
11
1
1
802
29
13 ~ ~ 11 0
0
1
1
1
1
139
802
3
13 ~ ~ 23 10
0
0
0
0
11
1
1
802
29
13 ~ ~ 12 0
0
1
1
1
1
139
802
3
13 ~ ~ 24 11
0
0
0
0
0
1
0
0
I 000041 11 33 1112897227060 datapath_tb
E datapath_tb VHDL
X datapath_tb
I 000042 11 167 1112897227060 datapath_tb
#VLB_VERSION 58
#INFO
datapath_tb
E 1112897227060
0
#ACCESS
~
cleopatra
cleo all .
.
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
#SPECIFICATION 
#END
I 000029 54 67 0 datapath_tb
12
1
12
00000027
1
./src/TestBench/datapath_TB.vhd
0
0 0 0 0 0 0
0
I 000048 52 1784          1112897227273 tb_hold
16______
58
tb_hold
2
14
std
.
.
1
1
3
clock
1
3
13 ~ ~ 0 0
22
0
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
reset
1
3
13 ~ ~ 1 1
22
1
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
halt
1
3
13 ~ ~ 2 2
22
2
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
hold
1
3
13 ~ ~ 3 3
22
3
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
ce
1
3
13 ~ ~ 4 4
22
4
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
rw
1
3
13 ~ ~ 5 5
22
5
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
go
1
3
13 ~ ~ 6 6
22
6
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
address
1
3
13 ~ ~ 7 7
23
7
1
15 ~ cleo 19 1
3
0
0
1
3
data
1
3
13 ~ ~ 8 8
23
8
1
15 ~ cleo 19 1
3
0
0
1
3
datain
1
3
13 ~ ~ 9 9
23
9
1
15 ~ cleo 19 1
3
0
0
1
3
dataout
1
3
13 ~ ~ 10 10
23
10
1
15 ~ cleo 19 1
3
0
0
1
8
INFILE
1
8
13 ~ ~ 11 0
24
0
1
15 std textio 3 1
1
1
1
145
69
1
READ_MODE
0
0
1
0
0
1
145
1
"testa.txt"
0
0
0
1
3
memoria
1
3
13 ~ ~ 12 11
25
11
1
15 ~ cleo 21 2
3
0
0
1
3
ops
1
3
13 ~ ~ 13 12
26
12
1
15 STD STANDARD 75 4
3
0
0
1
3
endereco
1
3
13 ~ ~ 14 13
26
13
1
15 STD STANDARD 75 4
3
0
0
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 15 0
32
0
1
cpu
1
107
0
1
1
1
546
work
0
1
1
cleopatra
0
0
0
0
0
1
12
cleopatra
cleopatra
0
0
1
9
11
1
1
802
29
12 ~ cleopatra 1 1
0
1
1
1
1
139
802
3
13 ~ ~ 1 1
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 0 0
0
1
1
1
1
139
802
3
13 ~ ~ 0 0
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 2 2
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 3 3
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 4 4
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 5 5
0
1
1
1
1
139
802
3
13 ~ ~ 5 5
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 6 6
0
1
1
1
1
139
802
3
13 ~ ~ 7 7
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 7 7
0
1
1
1
1
139
802
3
13 ~ ~ 9 9
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 8 8
0
1
1
1
1
139
802
3
13 ~ ~ 10 10
0
0
0
0
0
0
0
0
I 000043 52 1779          1112897227383 tb
16______
58
tb
2
14
std
.
.
1
1
3
clock
1
3
13 ~ ~ 0 0
36
0
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
reset
1
3
13 ~ ~ 1 1
36
1
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
halt
1
3
13 ~ ~ 2 2
36
2
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
hold
1
3
13 ~ ~ 3 3
36
3
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
ce
1
3
13 ~ ~ 4 4
36
4
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
rw
1
3
13 ~ ~ 5 5
36
5
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
go
1
3
13 ~ ~ 6 6
36
6
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
address
1
3
13 ~ ~ 7 7
37
7
1
15 ~ cleo 19 1
3
0
0
1
3
data
1
3
13 ~ ~ 8 8
37
8
1
15 ~ cleo 19 1
3
0
0
1
3
datain
1
3
13 ~ ~ 9 9
37
9
1
15 ~ cleo 19 1
3
0
0
1
3
dataout
1
3
13 ~ ~ 10 10
37
10
1
15 ~ cleo 19 1
3
0
0
1
8
INFILE
1
8
13 ~ ~ 11 0
38
0
1
15 std textio 3 1
1
1
1
145
69
1
READ_MODE
0
0
1
0
0
1
145
1
"testa.txt"
0
0
0
1
3
memoria
1
3
13 ~ ~ 12 11
39
11
1
15 ~ cleo 21 2
3
0
0
1
3
ops
1
3
13 ~ ~ 13 12
40
12
1
15 STD STANDARD 75 4
3
0
0
1
3
endereco
1
3
13 ~ ~ 14 13
40
13
1
15 STD STANDARD 75 4
3
0
0
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 15 0
46
0
1
cpu
1
107
0
1
1
1
546
work
0
1
1
cleopatra
0
0
0
0
0
1
12
cleopatra
cleopatra
0
0
1
9
11
1
1
802
29
12 ~ cleopatra 1 1
0
1
1
1
1
139
802
3
13 ~ ~ 1 1
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 0 0
0
1
1
1
1
139
802
3
13 ~ ~ 0 0
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 2 2
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 3 3
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 4 4
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 5 5
0
1
1
1
1
139
802
3
13 ~ ~ 5 5
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 6 6
0
1
1
1
1
139
802
3
13 ~ ~ 7 7
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 7 7
0
1
1
1
1
139
802
3
13 ~ ~ 9 9
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 8 8
0
1
1
1
1
139
802
3
13 ~ ~ 10 10
0
0
0
0
0
0
0
0
I 000050 52 2346          1112897227503 cleopatra
79______
58
cleopatra
0
16
std
.
.
1
1
3
uins
1
3
13 ~ ~ 0 0
43
9
1
15 ~ cleo 22 3
3
0
0
1
3
n
1
3
13 ~ ~ 1 1
44
10
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
z
1
3
13 ~ ~ 2 2
44
11
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
c
1
3
13 ~ ~ 3 3
44
12
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
v
1
3
13 ~ ~ 4 4
44
13
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
ir
1
3
13 ~ ~ 5 5
45
14
1
15 ~ cleo 19 1
3
0
0
1
3
hold_int
1
3
13 ~ ~ 6 6
46
15
1
15 ieee std_logic_1164 4 2
3
0
0
0
1
2
1
39
39
39
~
1
39
13 ~ ~ 77 0
63
0
1
DP
1
107
0
1
1
1
546
work
0
1
1
datapath
0
0
0
0
0
1
12
datapath
cleopatra
0
0
1
12
11
1
1
802
29
12 ~ datapath 0 0
0
1
1
1
1
139
802
29
12 ~ cleopatra 0 0
0
0
0
0
11
1
1
802
29
12 ~ datapath 1 1
0
1
1
1
1
139
802
29
12 ~ cleopatra 1 1
0
0
0
0
11
1
1
802
29
12 ~ datapath 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 6 6
0
0
0
0
11
1
1
802
29
12 ~ datapath 3 3
0
1
1
1
1
139
802
29
12 ~ cleopatra 6 6
0
0
0
0
11
1
1
802
29
12 ~ datapath 5 5
0
1
1
1
1
139
802
29
12 ~ cleopatra 7 7
0
0
0
0
11
1
1
802
29
12 ~ datapath 6 6
0
1
1
1
1
139
802
29
12 ~ cleopatra 8 8
0
0
0
0
11
1
1
802
29
12 ~ datapath 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 5 5
0
0
0
0
11
1
1
802
29
12 ~ datapath 7 7
0
1
1
1
1
139
802
3
13 ~ ~ 0 0
0
0
0
0
11
1
1
802
29
12 ~ datapath 8 8
0
1
1
1
1
139
802
3
13 ~ ~ 1 1
0
0
0
0
11
1
1
802
29
12 ~ datapath 9 9
0
1
1
1
1
139
802
3
13 ~ ~ 2 2
0
0
0
0
11
1
1
802
29
12 ~ datapath 10 10
0
1
1
1
1
139
802
3
13 ~ ~ 3 3
0
0
0
0
11
1
1
802
29
12 ~ datapath 11 11
0
1
1
1
1
139
802
3
13 ~ ~ 4 4
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 78 0
67
1
1
CU
1
107
0
1
1
1
546
work
0
1
1
control
0
0
0
0
0
1
12
control
cleopatra
0
0
1
10
11
1
1
802
29
12 ~ control 1 1
0
1
1
1
1
139
802
29
12 ~ cleopatra 0 0
0
0
0
0
11
1
1
802
29
12 ~ control 0 0
0
1
1
1
1
139
802
29
12 ~ cleopatra 1 1
0
0
0
0
11
1
1
802
29
12 ~ control 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 6 6
0
0
0
0
11
1
1
802
29
12 ~ control 3 3
0
1
1
1
1
139
802
29
12 ~ cleopatra 3 3
0
0
0
0
11
1
1
802
29
12 ~ control 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 5 5
0
0
0
0
11
1
1
802
29
12 ~ control 9 9
0
1
1
1
1
139
802
3
13 ~ ~ 0 0
0
0
0
0
11
1
1
802
29
12 ~ control 5 5
0
1
1
1
1
139
802
3
13 ~ ~ 1 1
0
0
0
0
11
1
1
802
29
12 ~ control 6 6
0
1
1
1
1
139
802
3
13 ~ ~ 2 2
0
0
0
0
11
1
1
802
29
12 ~ control 7 7
0
1
1
1
1
139
802
3
13 ~ ~ 3 3
0
0
0
0
11
1
1
802
29
12 ~ control 8 8
0
1
1
1
1
139
802
3
13 ~ ~ 4 4
0
0
0
0
0
0
0
0
I 000049 52 7965          1112897227573 datapath
106_____
58
datapath
0
36
std
.
.
1
1
3
r_mdr
1
3
13 ~ ~ 0 0
22
12
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
r_ir
1
3
13 ~ ~ 1 1
22
13
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
r_pc
1
3
13 ~ ~ 2 2
22
14
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
r_ac
1
3
13 ~ ~ 3 3
22
15
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
r_rs
1
3
13 ~ ~ 4 4
22
16
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
w_mar
1
3
13 ~ ~ 5 5
23
17
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
w_mdr
1
3
13 ~ ~ 6 6
23
18
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
w_ir
1
3
13 ~ ~ 7 7
23
19
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
w_pc
1
3
13 ~ ~ 8 8
23
20
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
w_ac
1
3
13 ~ ~ 9 9
23
21
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
w_rs
1
3
13 ~ ~ 10 10
23
22
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
n_inst
1
3
13 ~ ~ 11 11
24
23
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
z_inst
1
3
13 ~ ~ 12 12
24
24
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
c_inst
1
3
13 ~ ~ 13 13
24
25
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
v_inst
1
3
13 ~ ~ 14 14
24
26
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
outmux
1
3
13 ~ ~ 15 15
25
27
1
15 ~ cleo 19 1
3
0
0
1
3
mdr
1
3
13 ~ ~ 16 16
25
28
1
15 ~ cleo 19 1
3
0
0
1
3
ir_int
1
3
13 ~ ~ 17 17
25
29
1
15 ~ cleo 19 1
3
0
0
1
3
pc
1
3
13 ~ ~ 18 18
25
30
1
15 ~ cleo 19 1
3
0
0
1
3
ac
1
3
13 ~ ~ 19 19
25
31
1
15 ~ cleo 19 1
3
0
0
1
3
rs
1
3
13 ~ ~ 20 20
25
32
1
15 ~ cleo 19 1
3
0
0
1
3
busA
1
3
13 ~ ~ 21 21
26
33
1
15 ~ cleo 19 1
3
0
0
1
3
busB
1
3
13 ~ ~ 22 22
26
34
1
15 ~ cleo 19 1
3
0
0
1
3
busC
1
3
13 ~ ~ 23 23
26
35
1
15 ~ cleo 19 1
3
0
0
0
1
10
1
39
39
39
~
1
39
13 ~ ~ 91 0
46
0
1
REG_MAR
1
107
0
1
1
1
546
work
0
1
1
reg_clear
0
0
0
0
0
1
12
reg_clear
cleopatra
0
0
1
5
11
1
1
802
29
12 ~ reg_clear 0 0
0
1
1
1
1
139
802
29
12 ~ datapath 0 0
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 1 1
0
1
1
1
1
139
802
29
12 ~ datapath 1 1
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 5 5
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 23 23
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 4 4
0
1
1
1
1
139
802
29
12 ~ datapath 3 3
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 92 0
48
1
1
REG_MDR
1
107
0
1
1
1
546
work
0
1
1
reg_clear
0
0
0
0
0
1
12
reg_clear
cleopatra
0
0
1
5
11
1
1
802
29
12 ~ reg_clear 0 0
0
1
1
1
1
139
802
29
12 ~ datapath 0 0
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 1 1
0
1
1
1
1
139
802
29
12 ~ datapath 1 1
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 6 6
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 15 15
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 16 16
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 93 0
50
2
1
REG_IR
1
107
0
1
1
1
546
work
0
1
1
reg_clear
0
0
0
0
0
1
12
reg_clear
cleopatra
0
0
1
5
11
1
1
802
29
12 ~ reg_clear 0 0
0
1
1
1
1
139
802
29
12 ~ datapath 0 0
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 1 1
0
1
1
1
1
139
802
29
12 ~ datapath 1 1
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 7 7
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 23 23
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 17 17
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 94 0
52
3
1
REG_PC
1
107
0
1
1
1
546
work
0
1
1
reg_clear
0
0
0
0
0
1
12
reg_clear
cleopatra
0
0
1
5
11
1
1
802
29
12 ~ reg_clear 0 0
0
1
1
1
1
139
802
29
12 ~ datapath 0 0
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 1 1
0
1
1
1
1
139
802
29
12 ~ datapath 1 1
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 8 8
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 23 23
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 18 18
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 95 0
54
4
1
REG_AC
1
107
0
1
1
1
546
work
0
1
1
reg_clear
0
0
0
0
0
1
12
reg_clear
cleopatra
0
0
1
5
11
1
1
802
29
12 ~ reg_clear 0 0
0
1
1
1
1
139
802
29
12 ~ datapath 0 0
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 1 1
0
1
1
1
1
139
802
29
12 ~ datapath 1 1
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 9 9
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 23 23
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 19 19
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 96 0
56
5
1
REG_RS
1
107
0
1
1
1
546
work
0
1
1
reg_clear
0
0
0
0
0
1
12
reg_clear
cleopatra
0
0
1
5
11
1
1
802
29
12 ~ reg_clear 0 0
0
1
1
1
1
139
802
29
12 ~ datapath 0 0
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 1 1
0
1
1
1
1
139
802
29
12 ~ datapath 1 1
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 10 10
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 23 23
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 20 20
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 97 0
63
6
1
W_DECOD
1
107
0
1
1
1
546
work
0
1
1
write_decoder
0
0
0
0
0
1
12
write_decoder
cleopatra
0
0
1
8
11
1
1
802
29
12 ~ write_decoder 2 0
0
1
1
1
1
139
3
1
1
802
29
12 ~ datapath 7 7
0
1
1
w
0
0
0
0
0
0
0
0
0
11
1
1
802
29
12 ~ write_decoder 3 1
0
1
1
1
1
139
802
29
12 ~ datapath 2 2
0
0
0
0
11
1
1
802
29
12 ~ write_decoder 4 2
0
1
1
1
1
139
802
3
13 ~ ~ 5 5
0
0
0
0
11
1
1
802
29
12 ~ write_decoder 5 3
0
1
1
1
1
139
802
3
13 ~ ~ 6 6
0
0
0
0
11
1
1
802
29
12 ~ write_decoder 6 4
0
1
1
1
1
139
802
3
13 ~ ~ 7 7
0
0
0
0
11
1
1
802
29
12 ~ write_decoder 7 5
0
1
1
1
1
139
802
3
13 ~ ~ 8 8
0
0
0
0
11
1
1
802
29
12 ~ write_decoder 8 6
0
1
1
1
1
139
802
3
13 ~ ~ 9 9
0
0
0
0
11
1
1
802
29
12 ~ write_decoder 9 7
0
1
1
1
1
139
802
3
13 ~ ~ 10 10
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 98 0
72
7
1
R_DECOD
1
107
0
1
1
1
546
work
0
1
1
read_decoder
0
0
0
0
0
1
12
read_decoder
cleopatra
0
0
1
6
11
1
1
802
29
12 ~ read_decoder 2 0
0
1
1
1
1
139
3
1
1
802
29
12 ~ datapath 7 7
0
1
1
r
0
0
0
0
0
0
0
0
0
11
1
1
802
29
12 ~ read_decoder 3 1
0
1
1
1
1
139
802
3
13 ~ ~ 0 0
0
0
0
0
11
1
1
802
29
12 ~ read_decoder 4 2
0
1
1
1
1
139
802
3
13 ~ ~ 1 1
0
0
0
0
11
1
1
802
29
12 ~ read_decoder 5 3
0
1
1
1
1
139
802
3
13 ~ ~ 2 2
0
0
0
0
11
1
1
802
29
12 ~ read_decoder 6 4
0
1
1
1
1
139
802
3
13 ~ ~ 3 3
0
0
0
0
11
1
1
802
29
12 ~ read_decoder 7 5
0
1
1
1
1
139
802
3
13 ~ ~ 4 4
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 104 0
89
8
1
ALU
1
107
0
1
1
1
546
work
0
1
1
ALU
0
0
0
0
0
1
12
alu
cleopatra
0
0
1
8
11
1
1
802
29
12 ~ alu 0 0
0
1
1
1
1
139
802
3
13 ~ ~ 21 21
0
0
0
0
11
1
1
802
29
12 ~ alu 1 1
0
1
1
1
1
139
802
3
13 ~ ~ 22 22
0
0
0
0
11
1
1
802
29
12 ~ alu 5 3
0
1
1
1
1
139
802
3
13 ~ ~ 23 23
0
0
0
0
11
1
1
802
29
12 ~ alu 4 2
0
1
1
1
1
139
3
1
1
802
29
12 ~ datapath 7 7
0
1
1
u
0
0
0
0
0
0
0
0
0
11
1
1
802
29
12 ~ alu 6 4
0
1
1
1
1
139
802
3
13 ~ ~ 11 11
0
0
0
0
11
1
1
802
29
12 ~ alu 7 5
0
1
1
1
1
139
802
3
13 ~ ~ 12 12
0
0
0
0
11
1
1
802
29
12 ~ alu 8 6
0
1
1
1
1
139
802
3
13 ~ ~ 13 13
0
0
0
0
11
1
1
802
29
12 ~ alu 9 7
0
1
1
1
1
139
802
3
13 ~ ~ 14 14
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 105 0
97
9
1
REG_STATUS
1
107
0
1
1
1
546
work
0
1
1
status_flags
0
0
0
0
0
1
12
status_flags
cleopatra
0
0
1
13
11
1
1
802
29
12 ~ status_flags 0 0
0
1
1
1
1
139
802
29
12 ~ datapath 0 0
0
0
0
0
11
1
1
802
29
12 ~ status_flags 1 1
0
1
1
1
1
139
802
29
12 ~ datapath 1 1
0
0
0
0
11
1
1
802
29
12 ~ status_flags 2 2
0
1
1
1
1
139
802
29
12 ~ datapath 2 2
0
0
0
0
11
1
1
802
29
12 ~ status_flags 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 11 11
0
0
0
0
11
1
1
802
29
12 ~ status_flags 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 12 12
0
0
0
0
11
1
1
802
29
12 ~ status_flags 5 5
0
1
1
1
1
139
802
3
13 ~ ~ 13 13
0
0
0
0
11
1
1
802
29
12 ~ status_flags 6 6
0
1
1
1
1
139
802
3
13 ~ ~ 14 14
0
0
0
0
11
1
1
802
29
12 ~ status_flags 7 7
0
1
1
1
1
139
3
1
1
802
29
12 ~ datapath 7 7
0
1
1
lnz
0
0
0
0
0
0
0
0
0
11
1
1
802
29
12 ~ status_flags 8 8
0
1
1
1
1
139
3
1
1
802
29
12 ~ datapath 7 7
0
1
1
lcv
0
0
0
0
0
0
0
0
0
11
1
1
802
29
12 ~ status_flags 9 9
0
1
1
1
1
139
802
29
12 ~ datapath 8 8
0
0
0
0
11
1
1
802
29
12 ~ status_flags 10 10
0
1
1
1
1
139
802
29
12 ~ datapath 9 9
0
0
0
0
11
1
1
802
29
12 ~ status_flags 11 11
0
1
1
1
1
139
802
29
12 ~ datapath 10 10
0
0
0
0
11
1
1
802
29
12 ~ status_flags 12 12
0
1
1
1
1
139
802
29
12 ~ datapath 11 11
0
0
0
0
0
0
0
0
I 000053 52 47            1112897227673 status_flags
0_______
58
status_flags
0
13
std
.
.
0
0
0
I 000054 52 47            1112897227783 write_decoder
0_______
58
write_decoder
0
8
std
.
.
0
0
0
I 000053 52 46            1112897227853 read_decoder
0_______
58
read_decoder
0
6
std
.
.
0
0
0
I 000050 52 43            1112897227934 reg_clear
0_______
58
reg_clear
0
5
std
.
.
0
0
0
I 000048 52 16660         1112897228023 control
98______
58
control
30
16
std
.
.
1
1
4
CleoStates_type
1
4
13 ~ ~ 0 0
27
0
1
1
1
0
1
1
1
1
1
0
0
0
1
1
0
4624070917402656768
0
0
0
0
1
13 ~ ~ 0 0
1
1
SIDLE
0
1
1
FETCH0
1
1
1
FETCH1
2
1
1
FETCH2
3
1
1
Sop1a
4
1
1
Sop1b
5
1
1
Sop2a
6
1
1
Sop2b
7
1
1
Sop3a
8
1
1
Sop3b
9
1
1
Salu
10
1
1
OP2jp1
11
1
1
OP2jp2
12
1
1
Sjump
13
1
1
Sjsr
14
0
64512 1024
0
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 16 1
42
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 17 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 17 0
42
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
NOT1
7169
1
13 ~ ~ 18 0
42
0
0
1
13 ~ ~ 16 1
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"0"
0
0
1
5
~std_logic_vector{3~downto~0}~132
513
5
13 ~ ~ 19 2
43
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 20 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~131
521
5
13 ~ ~ 20 0
43
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
NOT2
7169
1
13 ~ ~ 21 1
43
1
0
1
13 ~ ~ 19 2
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"1"
0
0
1
5
~std_logic_vector{3~downto~0}~134
513
5
13 ~ ~ 22 3
44
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 23 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~133
521
5
13 ~ ~ 23 0
44
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
STA1
7169
1
13 ~ ~ 24 2
44
2
0
1
13 ~ ~ 22 3
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"2"
0
0
1
5
~std_logic_vector{3~downto~0}~136
513
5
13 ~ ~ 25 4
45
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 26 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~135
521
5
13 ~ ~ 26 0
45
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
STA2
7169
1
13 ~ ~ 27 3
45
3
0
1
13 ~ ~ 25 4
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"3"
0
0
1
5
~std_logic_vector{3~downto~0}~138
513
5
13 ~ ~ 28 5
46
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 29 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~137
521
5
13 ~ ~ 29 0
46
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
LDA
7169
1
13 ~ ~ 30 4
46
4
0
1
13 ~ ~ 28 5
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"4"
0
0
1
5
~std_logic_vector{3~downto~0}~1310
513
5
13 ~ ~ 31 6
47
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 32 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~139
521
5
13 ~ ~ 32 0
47
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
ADD
7169
1
13 ~ ~ 33 5
47
5
0
1
13 ~ ~ 31 6
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"5"
0
0
1
5
~std_logic_vector{3~downto~0}~1312
513
5
13 ~ ~ 34 7
48
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 35 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1311
521
5
13 ~ ~ 35 0
48
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
ORL
7169
1
13 ~ ~ 36 6
48
6
0
1
13 ~ ~ 34 7
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"6"
0
0
1
5
~std_logic_vector{3~downto~0}~1314
513
5
13 ~ ~ 37 8
49
8
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 38 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1313
521
5
13 ~ ~ 38 0
49
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
ANDL
7169
1
13 ~ ~ 39 7
49
7
0
1
13 ~ ~ 37 8
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"7"
0
0
1
5
~std_logic_vector{3~downto~0}~1316
513
5
13 ~ ~ 40 9
50
9
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 41 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1315
521
5
13 ~ ~ 41 0
50
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
JMP
7169
1
13 ~ ~ 42 8
50
8
0
1
13 ~ ~ 40 9
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"8"
0
0
1
5
~std_logic_vector{3~downto~0}~1318
513
5
13 ~ ~ 43 10
51
10
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 44 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1317
521
5
13 ~ ~ 44 0
51
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
JC
7169
1
13 ~ ~ 45 9
51
9
0
1
13 ~ ~ 43 10
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"9"
0
0
1
5
~std_logic_vector{3~downto~0}~1320
513
5
13 ~ ~ 46 11
52
11
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 47 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1319
521
5
13 ~ ~ 47 0
52
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
JN
7169
1
13 ~ ~ 48 10
52
10
0
1
13 ~ ~ 46 11
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"A"
0
0
1
5
~std_logic_vector{3~downto~0}~1322
513
5
13 ~ ~ 49 12
53
12
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 50 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1321
521
5
13 ~ ~ 50 0
53
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
JZ
7169
1
13 ~ ~ 51 11
53
11
0
1
13 ~ ~ 49 12
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"B"
0
0
1
5
~std_logic_vector{3~downto~0}~1324
513
5
13 ~ ~ 52 13
54
13
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 53 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1323
521
5
13 ~ ~ 53 0
54
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
JSR
7169
1
13 ~ ~ 54 12
54
12
0
1
13 ~ ~ 52 13
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"C"
0
0
1
5
~std_logic_vector{3~downto~0}~1326
513
5
13 ~ ~ 55 14
55
14
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 56 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1325
521
5
13 ~ ~ 56 0
55
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
RTS
7169
1
13 ~ ~ 57 13
55
13
0
1
13 ~ ~ 55 14
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"D"
0
0
1
5
~std_logic_vector{3~downto~0}~1328
513
5
13 ~ ~ 58 15
56
15
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 59 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1327
521
5
13 ~ ~ 59 0
56
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
JV
7169
1
13 ~ ~ 60 14
56
14
0
1
13 ~ ~ 58 15
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"E"
0
0
1
5
~std_logic_vector{3~downto~0}~1330
513
5
13 ~ ~ 61 16
57
16
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 62 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1329
521
5
13 ~ ~ 62 0
57
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
HLT
7169
1
13 ~ ~ 63 15
57
15
0
1
13 ~ ~ 61 16
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"F"
0
0
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 64 17
60
17
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 65 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 65 0
60
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
IM
7169
1
13 ~ ~ 66 16
60
16
0
1
13 ~ ~ 64 17
0
15 ieee std_logic_1164 5 3
1
1
145
1
"00"
0
0
1
5
~std_logic_vector{1~downto~0}~1332
513
5
13 ~ ~ 67 18
61
18
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 68 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~1331
521
5
13 ~ ~ 68 0
61
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
DIR
7169
1
13 ~ ~ 69 17
61
17
0
1
13 ~ ~ 67 18
0
15 ieee std_logic_1164 5 3
1
1
145
1
"01"
0
0
1
5
~std_logic_vector{1~downto~0}~1334
513
5
13 ~ ~ 70 19
62
19
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 71 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~1333
521
5
13 ~ ~ 71 0
62
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
IND
7169
1
13 ~ ~ 72 18
62
18
0
1
13 ~ ~ 70 19
0
15 ieee std_logic_1164 5 3
1
1
145
1
"10"
0
0
1
5
~std_logic_vector{1~downto~0}~1336
513
5
13 ~ ~ 73 20
63
20
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 74 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~1335
521
5
13 ~ ~ 74 0
63
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
REL
7169
1
13 ~ ~ 75 19
63
19
0
1
13 ~ ~ 73 20
0
15 ieee std_logic_1164 5 3
1
1
145
1
"11"
0
0
1
1
mar_pc
7169
1
13 ~ ~ 76 20
68
20
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"000"
0
0
0
88
1
1
145
1
"011"
0
0
0
88
1
1
145
1
"111"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
mar_mdr
7169
1
13 ~ ~ 77 21
69
21
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"000"
0
0
0
88
1
1
145
1
"001"
0
0
0
88
1
1
145
1
"100"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
mdr_MmarP
7169
1
13 ~ ~ 78 22
70
22
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"110"
0
0
0
88
1
1
145
1
"011"
0
0
0
88
1
1
145
1
"001"
0
0
0
88
1
1
145
69
0
49
0
0
0
88
1
1
145
69
0
49
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
mdr_Mmar
7169
1
13 ~ ~ 79 23
71
23
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"001"
0
0
0
88
1
1
145
1
"110"
0
0
0
88
1
1
145
1
"111"
0
0
0
88
1
1
145
69
0
49
0
0
0
88
1
1
145
69
0
49
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
mar_mdrpc
7169
1
13 ~ ~ 80 24
72
24
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"000"
0
0
0
88
1
1
145
1
"111"
0
0
0
88
1
1
145
1
"000"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
ir_mdr
7169
1
13 ~ ~ 81 25
73
25
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"010"
0
0
0
88
1
1
145
1
"001"
0
0
0
88
1
1
145
1
"100"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
pc_mdr
7169
1
13 ~ ~ 82 26
74
26
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"011"
0
0
0
88
1
1
145
1
"001"
0
0
0
88
1
1
145
1
"100"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
pc_mdrpc
7169
1
13 ~ ~ 83 27
75
27
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"011"
0
0
0
88
1
1
145
1
"111"
0
0
0
88
1
1
145
1
"000"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
rts_pc
7169
1
13 ~ ~ 84 28
76
28
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"101"
0
0
0
88
1
1
145
1
"011"
0
0
0
88
1
1
145
1
"111"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
nop
7169
1
13 ~ ~ 85 29
77
29
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"111"
0
0
0
88
1
1
145
1
"110"
0
0
0
88
1
1
145
1
"111"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
5
~std_logic_vector{3~downto~0}~1338
513
5
13 ~ ~ 86 21
79
21
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 87 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1337
521
5
13 ~ ~ 87 0
79
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
5
~internal_bus{7~downto~4}~13
513
5
13 ~ ~ 88 22
79
22
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
4616189618054758400
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
0
1
15 ~ cleo 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
7
i
1
7
13 ~ ~ 89 0
79
10
29
1
13 ~ ~ 86 21
0
15 ieee std_logic_1164 5 3
1
10
1
1
802
29
12 ~ control 4 4
0
1
0
1
0
1
0
0
1
145
147
1
7
0
0
0
0
0
0
0
1
145
147
1
4
0
0
0
0
1
13 ~ ~ 88 22
1
5
~std_logic_vector{1~downto~0}~1340
513
5
13 ~ ~ 90 23
80
23
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 91 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~1339
521
5
13 ~ ~ 91 0
80
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
5
~internal_bus{3~downto~2}~13
513
5
13 ~ ~ 92 24
80
24
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
4611686018427387904
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
0
1
15 ~ cleo 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
7
me
1
7
13 ~ ~ 93 1
80
11
29
1
13 ~ ~ 90 23
0
15 ieee std_logic_1164 5 3
1
10
1
1
802
29
12 ~ control 4 4
0
1
0
1
0
1
0
0
1
145
147
1
3
0
0
0
0
0
0
0
1
145
147
1
2
0
0
0
0
1
13 ~ ~ 92 24
1
3
salta
1
3
13 ~ ~ 94 2
82
12
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
logic_arith
1
3
13 ~ ~ 95 3
82
13
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
EA
1
3
13 ~ ~ 96 4
84
14
1
13 ~ ~ 0 0
1
0
0
1
3
PE
1
3
13 ~ ~ 97 5
84
15
1
13 ~ ~ 0 0
1
0
0
0
0
0
I 000044 52 789           1112897228144 alu
5_______
58
alu
0
11
std
.
.
1
1
5
~std_logic_vector{bus_size~downto~0}~13
513
5
13 ~ ~ 0 0
21
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
139
802
1
15 ~ cleo 0 0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~bus_size~downto~0~13
521
5
13 ~ ~ 1 0
21
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
139
802
1
15 ~ cleo 0 0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
A_bus_int
1
3
13 ~ ~ 2 0
21
8
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
B_bus_int
1
3
13 ~ ~ 3 1
21
9
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
C_bus_int
1
3
13 ~ ~ 4 2
21
10
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
I 000034 3 491 1112897228202 cleo
#VLB_VERSION 58
#INFO
cleo
P 1112897228202
23
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
bus_size 0 1 58 1 . 9
~NATURAL~range~2~downto~0~15 1 5 135 1 . 10
opcode 2 5 328 1 . 10
~NATURAL~range~{bus_size-1}~downto~0~15 3 5 546 1 . 11
"-" 7 10 824 0 . 0 0 0 0 0
~ANONYMOUS 8 24 891 0 . 0
~ANONYMOUS 9 24 943 0 . 0
internal_bus 19 5 996 1 . 11
~INTEGER~range~0~to~255~15 20 5 1299 1 . 12
ram 21 4 1474 1 . 12
microinstrucao 22 4 1654 1 . 14
#SPECIFICATION 
#END
I 000024 54 1912 0 cleo
15
1
15
00000008
1
./src/cleo_pck.vhd
0
0 0 0 0 0 0
1
1
1
7168
1
15 ~ ~ 0 0
0
0
1
15 STD STANDARD 75 4
1
1
1
145
147
1
8
0
0
0
0
0
1
5
520
5
15 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
5
0
5
15 ~ ~ 2 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
520
5
15 ~ ~ 3 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
1
2
175
256
1
176
0
0
139
802
1
15 ~ ~ 0 0
0
0
0
1
15 ~ ~ 7 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
10
104
10
15 ~ ~ 7 0
0
54
0
2
0
0
9
0
1
15 STD STANDARD 75 4
1
1
1
24
8
24
15 ~ ~ 8 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
8
24
15 ~ ~ 9 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
5
0
5
15 ~ ~ 19 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
1
2
175
256
1
176
0
0
139
802
1
15 ~ ~ 0 0
0
0
0
1
15 ~ ~ 7 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 ~ ~ 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
520
5
15 ~ ~ 20 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
0
0
1
1
0
4643176031446892544
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
255
0
0
0
0
0
0
805371389 0
0
0
1
4
0
4
15 ~ ~ 21 2
2
5
1
5
0
1
1
1
1
1
1
0
0
0
1
1
0
4643176031446892544
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
255
0
0
0
0
0
1
15 ~ ~ 20 0
0
1
15 ~ ~ 19 1
11
3584 0
0
0
1
4
0
4
15 ~ ~ 22 3
3
6
1
6
0
1
1
u
1
1
15 ~ ~ 2 0
1
1
w
2
1
15 ~ ~ 2 0
1
1
r
3
1
15 ~ ~ 2 0
1
1
lnz
4
1
15 ieee std_logic_1164 4 2
1
1
lcv
5
1
15 ieee std_logic_1164 4 2
1
1
ce
6
1
15 ieee std_logic_1164 4 2
1
1
rw
7
1
15 ieee std_logic_1164 4 2
0
3072 0
0
0
0
I 000044 52 789           1112897228905 alu
5_______
58
alu
0
11
std
.
.
1
1
5
~std_logic_vector{bus_size~downto~0}~13
513
5
13 ~ ~ 0 0
21
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
139
802
1
15 ~ cleo 0 0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~bus_size~downto~0~13
521
5
13 ~ ~ 1 0
21
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
139
802
1
15 ~ cleo 0 0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
A_bus_int
1
3
13 ~ ~ 2 0
21
8
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
B_bus_int
1
3
13 ~ ~ 3 1
21
9
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
C_bus_int
1
3
13 ~ ~ 4 2
21
10
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
I 000034 11 280 1112897228893 alu
E alu VHDL
L CLEOPATRA;IEEE;
U cleopatra.cleo;ieee.std_logic_1164;
P A_bus _in internal_bus
P B_bus _in internal_bus
P alu_op _in std_logic_vector[2:0]
P C_Bus _out internal_bus
P n_inst _out std_logic
P z_inst _out std_logic
P c_inst _out std_logic
P v_inst _out std_logic
X alu
I 000034 11 469 1112897228893 alu
#VLB_VERSION 58
#INFO
alu
E 1112897228893
10
#ACCESS
~
cleopatra
cleo all .
.
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
A_bus 0 29 54 1 . 14
B_bus 1 29 132 1 . 14
~std_logic_vector{2~downto~0}~12 2 5 209 1 . 14
~NATURAL~range~2~downto~0~12 3 5 429 1 . 14
alu_op 4 29 623 1 . 14
C_Bus 5 29 697 1 . 15
n_inst 6 29 775 1 . 15
z_inst 7 29 865 1 . 15
c_inst 8 29 955 1 . 15
v_inst 9 29 1045 1 . 15
#SPECIFICATION 
#END
I 000023 54 1132 0 alu
12
1
12
00000013
1
./src/alu.vhd
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 2 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 3 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
I 000048 52 16660         1112897228995 control
98______
58
control
30
16
std
.
.
1
1
4
CleoStates_type
1
4
13 ~ ~ 0 0
27
0
1
1
1
0
1
1
1
1
1
0
0
0
1
1
0
4624070917402656768
0
0
0
0
1
13 ~ ~ 0 0
1
1
SIDLE
0
1
1
FETCH0
1
1
1
FETCH1
2
1
1
FETCH2
3
1
1
Sop1a
4
1
1
Sop1b
5
1
1
Sop2a
6
1
1
Sop2b
7
1
1
Sop3a
8
1
1
Sop3b
9
1
1
Salu
10
1
1
OP2jp1
11
1
1
OP2jp2
12
1
1
Sjump
13
1
1
Sjsr
14
0
64512 1024
0
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 16 1
42
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 17 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 17 0
42
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
NOT1
7169
1
13 ~ ~ 18 0
42
0
0
1
13 ~ ~ 16 1
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"0"
0
0
1
5
~std_logic_vector{3~downto~0}~132
513
5
13 ~ ~ 19 2
43
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 20 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~131
521
5
13 ~ ~ 20 0
43
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
NOT2
7169
1
13 ~ ~ 21 1
43
1
0
1
13 ~ ~ 19 2
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"1"
0
0
1
5
~std_logic_vector{3~downto~0}~134
513
5
13 ~ ~ 22 3
44
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 23 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~133
521
5
13 ~ ~ 23 0
44
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
STA1
7169
1
13 ~ ~ 24 2
44
2
0
1
13 ~ ~ 22 3
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"2"
0
0
1
5
~std_logic_vector{3~downto~0}~136
513
5
13 ~ ~ 25 4
45
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 26 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~135
521
5
13 ~ ~ 26 0
45
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
STA2
7169
1
13 ~ ~ 27 3
45
3
0
1
13 ~ ~ 25 4
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"3"
0
0
1
5
~std_logic_vector{3~downto~0}~138
513
5
13 ~ ~ 28 5
46
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 29 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~137
521
5
13 ~ ~ 29 0
46
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
LDA
7169
1
13 ~ ~ 30 4
46
4
0
1
13 ~ ~ 28 5
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"4"
0
0
1
5
~std_logic_vector{3~downto~0}~1310
513
5
13 ~ ~ 31 6
47
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 32 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~139
521
5
13 ~ ~ 32 0
47
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
ADD
7169
1
13 ~ ~ 33 5
47
5
0
1
13 ~ ~ 31 6
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"5"
0
0
1
5
~std_logic_vector{3~downto~0}~1312
513
5
13 ~ ~ 34 7
48
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 35 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1311
521
5
13 ~ ~ 35 0
48
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
ORL
7169
1
13 ~ ~ 36 6
48
6
0
1
13 ~ ~ 34 7
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"6"
0
0
1
5
~std_logic_vector{3~downto~0}~1314
513
5
13 ~ ~ 37 8
49
8
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 38 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1313
521
5
13 ~ ~ 38 0
49
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
ANDL
7169
1
13 ~ ~ 39 7
49
7
0
1
13 ~ ~ 37 8
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"7"
0
0
1
5
~std_logic_vector{3~downto~0}~1316
513
5
13 ~ ~ 40 9
50
9
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 41 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1315
521
5
13 ~ ~ 41 0
50
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
JMP
7169
1
13 ~ ~ 42 8
50
8
0
1
13 ~ ~ 40 9
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"8"
0
0
1
5
~std_logic_vector{3~downto~0}~1318
513
5
13 ~ ~ 43 10
51
10
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 44 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1317
521
5
13 ~ ~ 44 0
51
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
JC
7169
1
13 ~ ~ 45 9
51
9
0
1
13 ~ ~ 43 10
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"9"
0
0
1
5
~std_logic_vector{3~downto~0}~1320
513
5
13 ~ ~ 46 11
52
11
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 47 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1319
521
5
13 ~ ~ 47 0
52
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
JN
7169
1
13 ~ ~ 48 10
52
10
0
1
13 ~ ~ 46 11
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"A"
0
0
1
5
~std_logic_vector{3~downto~0}~1322
513
5
13 ~ ~ 49 12
53
12
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 50 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1321
521
5
13 ~ ~ 50 0
53
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
JZ
7169
1
13 ~ ~ 51 11
53
11
0
1
13 ~ ~ 49 12
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"B"
0
0
1
5
~std_logic_vector{3~downto~0}~1324
513
5
13 ~ ~ 52 13
54
13
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 53 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1323
521
5
13 ~ ~ 53 0
54
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
JSR
7169
1
13 ~ ~ 54 12
54
12
0
1
13 ~ ~ 52 13
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"C"
0
0
1
5
~std_logic_vector{3~downto~0}~1326
513
5
13 ~ ~ 55 14
55
14
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 56 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1325
521
5
13 ~ ~ 56 0
55
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
RTS
7169
1
13 ~ ~ 57 13
55
13
0
1
13 ~ ~ 55 14
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"D"
0
0
1
5
~std_logic_vector{3~downto~0}~1328
513
5
13 ~ ~ 58 15
56
15
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 59 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1327
521
5
13 ~ ~ 59 0
56
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
JV
7169
1
13 ~ ~ 60 14
56
14
0
1
13 ~ ~ 58 15
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"E"
0
0
1
5
~std_logic_vector{3~downto~0}~1330
513
5
13 ~ ~ 61 16
57
16
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 62 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1329
521
5
13 ~ ~ 62 0
57
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
HLT
7169
1
13 ~ ~ 63 15
57
15
0
1
13 ~ ~ 61 16
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"F"
0
0
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 64 17
60
17
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 65 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 65 0
60
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
IM
7169
1
13 ~ ~ 66 16
60
16
0
1
13 ~ ~ 64 17
0
15 ieee std_logic_1164 5 3
1
1
145
1
"00"
0
0
1
5
~std_logic_vector{1~downto~0}~1332
513
5
13 ~ ~ 67 18
61
18
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 68 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~1331
521
5
13 ~ ~ 68 0
61
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
DIR
7169
1
13 ~ ~ 69 17
61
17
0
1
13 ~ ~ 67 18
0
15 ieee std_logic_1164 5 3
1
1
145
1
"01"
0
0
1
5
~std_logic_vector{1~downto~0}~1334
513
5
13 ~ ~ 70 19
62
19
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 71 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~1333
521
5
13 ~ ~ 71 0
62
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
IND
7169
1
13 ~ ~ 72 18
62
18
0
1
13 ~ ~ 70 19
0
15 ieee std_logic_1164 5 3
1
1
145
1
"10"
0
0
1
5
~std_logic_vector{1~downto~0}~1336
513
5
13 ~ ~ 73 20
63
20
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 74 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~1335
521
5
13 ~ ~ 74 0
63
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
REL
7169
1
13 ~ ~ 75 19
63
19
0
1
13 ~ ~ 73 20
0
15 ieee std_logic_1164 5 3
1
1
145
1
"11"
0
0
1
1
mar_pc
7169
1
13 ~ ~ 76 20
68
20
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"000"
0
0
0
88
1
1
145
1
"011"
0
0
0
88
1
1
145
1
"111"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
mar_mdr
7169
1
13 ~ ~ 77 21
69
21
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"000"
0
0
0
88
1
1
145
1
"001"
0
0
0
88
1
1
145
1
"100"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
mdr_MmarP
7169
1
13 ~ ~ 78 22
70
22
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"110"
0
0
0
88
1
1
145
1
"011"
0
0
0
88
1
1
145
1
"001"
0
0
0
88
1
1
145
69
0
49
0
0
0
88
1
1
145
69
0
49
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
mdr_Mmar
7169
1
13 ~ ~ 79 23
71
23
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"001"
0
0
0
88
1
1
145
1
"110"
0
0
0
88
1
1
145
1
"111"
0
0
0
88
1
1
145
69
0
49
0
0
0
88
1
1
145
69
0
49
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
mar_mdrpc
7169
1
13 ~ ~ 80 24
72
24
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"000"
0
0
0
88
1
1
145
1
"111"
0
0
0
88
1
1
145
1
"000"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
ir_mdr
7169
1
13 ~ ~ 81 25
73
25
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"010"
0
0
0
88
1
1
145
1
"001"
0
0
0
88
1
1
145
1
"100"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
pc_mdr
7169
1
13 ~ ~ 82 26
74
26
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"011"
0
0
0
88
1
1
145
1
"001"
0
0
0
88
1
1
145
1
"100"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
pc_mdrpc
7169
1
13 ~ ~ 83 27
75
27
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"011"
0
0
0
88
1
1
145
1
"111"
0
0
0
88
1
1
145
1
"000"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
rts_pc
7169
1
13 ~ ~ 84 28
76
28
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"101"
0
0
0
88
1
1
145
1
"011"
0
0
0
88
1
1
145
1
"111"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
nop
7169
1
13 ~ ~ 85 29
77
29
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"111"
0
0
0
88
1
1
145
1
"110"
0
0
0
88
1
1
145
1
"111"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
5
~std_logic_vector{3~downto~0}~1338
513
5
13 ~ ~ 86 21
79
21
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 87 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1337
521
5
13 ~ ~ 87 0
79
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
5
~internal_bus{7~downto~4}~13
513
5
13 ~ ~ 88 22
79
22
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
4616189618054758400
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
0
1
15 ~ cleo 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
7
i
1
7
13 ~ ~ 89 0
79
10
29
1
13 ~ ~ 86 21
0
15 ieee std_logic_1164 5 3
1
10
1
1
802
29
12 ~ control 4 4
0
1
0
1
0
1
0
0
1
145
147
1
7
0
0
0
0
0
0
0
1
145
147
1
4
0
0
0
0
1
13 ~ ~ 88 22
1
5
~std_logic_vector{1~downto~0}~1340
513
5
13 ~ ~ 90 23
80
23
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 91 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~1339
521
5
13 ~ ~ 91 0
80
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
5
~internal_bus{3~downto~2}~13
513
5
13 ~ ~ 92 24
80
24
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
4611686018427387904
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
0
1
15 ~ cleo 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
7
me
1
7
13 ~ ~ 93 1
80
11
29
1
13 ~ ~ 90 23
0
15 ieee std_logic_1164 5 3
1
10
1
1
802
29
12 ~ control 4 4
0
1
0
1
0
1
0
0
1
145
147
1
3
0
0
0
0
0
0
0
1
145
147
1
2
0
0
0
0
1
13 ~ ~ 92 24
1
3
salta
1
3
13 ~ ~ 94 2
82
12
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
logic_arith
1
3
13 ~ ~ 95 3
82
13
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
EA
1
3
13 ~ ~ 96 4
84
14
1
13 ~ ~ 0 0
1
0
0
1
3
PE
1
3
13 ~ ~ 97 5
84
15
1
13 ~ ~ 0 0
1
0
0
0
0
0
I 000038 11 289 1112897228983 control
E control VHDL
L IEEE;CLEOPATRA;
U ieee.std_logic_1164;cleopatra.cleo;
P reset _in std_logic
P clock _in std_logic
P hold _in std_logic
P halt _out std_logic
P ir _in internal_bus
P n _in std_logic
P z _in std_logic
P c _in std_logic
P v _in std_logic
P uins _out microinstrucao
X control
I 000038 11 371 1112897228983 control
#VLB_VERSION 58
#INFO
control
E 1112897228983
10
#ACCESS
~
cleopatra
cleo all .
.
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
reset 0 29 63 1 . 17
clock 1 29 153 1 . 17
hold 2 29 243 1 . 17
halt 3 29 333 1 . 18
ir 4 29 423 1 . 19
n 5 29 501 1 . 20
z 6 29 591 1 . 20
c 7 29 681 1 . 20
v 8 29 771 1 . 20
uins 9 29 861 1 . 21
#SPECIFICATION 
#END
I 000026 54 909 0 control
12
1
12
00000016
1
./src/control_unit.vhd
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ~ cleo 22 3
1
0
0
0
I 000053 52 46            1112897229065 read_decoder
0_______
58
read_decoder
0
6
std
.
.
0
0
0
I 000043 11 214 1112897229053 read_decoder
E read_decoder VHDL
L IEEE;
U ieee.std_logic_1164;
P read_reg _in std_logic_vector[2:0]
P r_mdr _out std_logic
P r_ir _out std_logic
P r_pc _out std_logic
P r_ac _out std_logic
P r_rs _out std_logic
X read_decoder
I 000043 11 398 1112897229053 read_decoder
#VLB_VERSION 58
#INFO
read_decoder
E 1112897229053
8
#ACCESS
~
cleopatra
cleo all .
.
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{2~downto~0}~12 0 5 62 1 . 11
~NATURAL~range~2~downto~0~12 1 5 282 1 . 11
read_reg 2 29 476 1 . 11
r_mdr 3 29 550 1 . 12
r_ir 4 29 640 1 . 12
r_pc 5 29 730 1 . 12
r_ac 6 29 820 1 . 12
r_rs 7 29 910 1 . 12
#SPECIFICATION 
#END
I 000031 54 997 0 read_decoder
12
1
12
00000010
1
./src/read_decoder.vhd
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
I 000053 52 47            1112897229115 status_flags
0_______
58
status_flags
0
13
std
.
.
0
0
0
I 000043 11 339 1112897229103 status_flags
E status_flags VHDL
L IEEE;
U ieee.std_logic_1164;
P clock _in std_logic
P reset _in std_logic
P hold _in std_logic
P n_inst _in std_logic
P z_inst _in std_logic
P c_inst _in std_logic
P v_inst _in std_logic
P lnz _in std_logic
P lcv _in std_logic
P n _out std_logic
P z _out std_logic
P c _out std_logic
P v _out std_logic
X status_flags
I 000043 11 455 1112897229103 status_flags
#VLB_VERSION 58
#INFO
status_flags
E 1112897229103
13
#ACCESS
~
cleopatra
cleo all .
.
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
clock 0 29 63 1 . 18
reset 1 29 153 1 . 18
hold 2 29 243 1 . 18
n_inst 3 29 333 1 . 19
z_inst 4 29 423 1 . 19
c_inst 5 29 513 1 . 19
v_inst 6 29 603 1 . 19
lnz 7 29 693 1 . 19
lcv 8 29 783 1 . 19
n 9 29 873 1 . 20
z 10 29 963 1 . 20
c 11 29 1056 1 . 20
v 12 29 1149 1 . 20
#SPECIFICATION 
#END
I 000032 54 1239 0 status_flags
12
1
12
00000017
1
./src/status_flags.vhd
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
I 000050 52 43            1112897229185 reg_clear
0_______
58
reg_clear
0
5
std
.
.
0
0
0
I 000040 11 191 1112897229173 reg_clear
E reg_clear VHDL
L IEEE;CLEOPATRA;
U ieee.std_logic_1164;cleopatra.cleo;
P clock _in std_logic
P reset _in std_logic
P ce _in std_logic
P D _in internal_bus
P Q _out internal_bus
X reg_clear
I 000040 11 268 1112897229173 reg_clear
#VLB_VERSION 58
#INFO
reg_clear
E 1112897229173
5
#ACCESS
~
cleopatra
cleo all .
.
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
clock 0 29 54 1 . 10
reset 1 29 144 1 . 10
ce 2 29 234 1 . 10
D 3 29 324 1 . 11
Q 4 29 402 1 . 11
#SPECIFICATION 
#END
I 000028 54 477 0 reg_clear
12
1
12
00000009
1
./src/reg.vhd
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
0
0
I 000054 52 47            1112897229235 write_decoder
0_______
58
write_decoder
0
8
std
.
.
0
0
0
I 000044 11 261 1112897229223 write_decoder
E write_decoder VHDL
L IEEE;
U ieee.std_logic_1164;
P write_reg _in std_logic_vector[2:0]
P hold _in std_logic
P w_mar _out std_logic
P w_mdr _out std_logic
P w_ir _out std_logic
P w_pc _out std_logic
P w_ac _out std_logic
P w_rs _out std_logic
X write_decoder
I 000044 11 448 1112897229223 write_decoder
#VLB_VERSION 58
#INFO
write_decoder
E 1112897229223
10
#ACCESS
~
cleopatra
cleo all .
.
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{2~downto~0}~12 0 5 63 1 . 16
~NATURAL~range~2~downto~0~12 1 5 283 1 . 16
write_reg 2 29 477 1 . 16
hold 3 29 551 1 . 16
w_mar 4 29 641 1 . 17
w_mdr 5 29 731 1 . 17
w_ir 6 29 821 1 . 17
w_pc 7 29 911 1 . 17
w_ac 8 29 1001 1 . 17
w_rs 9 29 1091 1 . 17
#SPECIFICATION 
#END
I 000033 54 1178 0 write_decoder
12
1
12
00000015
1
./src/write_decoder.vhd
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
I 000056 52 1268          1112897229295 tb_architecture
12______
58
TB_ARCHITECTURE
0
5
std
.
.
1
1
18
reg_clear
1
18
13 ~ ~ 0 0
32
0
1
29
clock
16385
29
13 ~ ~ 1 0
34
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
16385
29
13 ~ ~ 2 0
35
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ce
16385
29
13 ~ ~ 3 0
36
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
D
16385
29
13 ~ ~ 4 0
37
3
67
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
29
Q
16385
29
13 ~ ~ 5 0
38
4
68
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
0
0
5
1
3
clock
1
3
13 ~ ~ 6 0
42
0
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
reset
1
3
13 ~ ~ 7 1
43
1
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
ce
1
3
13 ~ ~ 8 2
44
2
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
D
1
3
13 ~ ~ 9 3
45
3
1
15 ~ cleo 19 1
3
0
0
1
3
Q
1
3
13 ~ ~ 10 4
47
4
1
15 ~ cleo 19 1
3
0
0
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 11 0
54
0
1
UUT
1
114
1
reg_clear
0
1
18
13 ~ ~ 0 0
0
0
1
5
11
1
1
802
29
13 ~ ~ 1 0
0
1
1
1
1
139
802
3
13 ~ ~ 6 0
0
0
0
0
11
1
1
802
29
13 ~ ~ 2 0
0
1
1
1
1
139
802
3
13 ~ ~ 7 1
0
0
0
0
11
1
1
802
29
13 ~ ~ 3 0
0
1
1
1
1
139
802
3
13 ~ ~ 8 2
0
0
0
0
11
1
1
802
29
13 ~ ~ 4 0
0
1
1
1
1
139
802
3
13 ~ ~ 9 3
0
0
0
0
11
1
1
802
29
13 ~ ~ 5 0
0
1
1
1
1
139
802
3
13 ~ ~ 10 4
0
0
0
0
0
1
0
0
I 000042 11 35 1112897229284 reg_clear_tb
E reg_clear_tb VHDL
X reg_clear_tb
I 000043 11 168 1112897229284 reg_clear_tb
#VLB_VERSION 58
#INFO
reg_clear_tb
E 1112897229284
0
#ACCESS
~
cleopatra
cleo all .
.
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
#SPECIFICATION 
#END
I 000030 54 68 0 reg_clear_tb
12
1
12
00000027
1
./src/TestBench/reg_clear_TB.vhd
0
0 0 0 0 0 0
0
I 000056 52 2947          1112897229347 tb_architecture
22______
58
TB_ARCHITECTURE
0
8
std
.
.
1
1
18
alu
1
18
13 ~ ~ 0 0
33
0
1
29
A_bus
16385
29
13 ~ ~ 1 0
35
0
67
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
29
B_bus
16385
29
13 ~ ~ 2 0
36
1
67
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{2~downto~0}~13
16897
5
13 ~ ~ 3 0
37
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~13
521
5
13 ~ ~ 4 0
37
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
alu_op
16385
29
13 ~ ~ 5 0
37
2
67
0
1
13 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
1
29
C_Bus
16385
29
13 ~ ~ 6 0
38
3
68
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
29
n_inst
16385
29
13 ~ ~ 7 0
39
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
z_inst
16385
29
13 ~ ~ 8 0
40
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
c_inst
16385
29
13 ~ ~ 9 0
41
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
v_inst
16385
29
13 ~ ~ 10 0
42
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
8
1
3
A_bus
1
3
13 ~ ~ 11 0
46
0
1
15 ~ cleo 19 1
3
0
0
1
3
B_bus
1
3
13 ~ ~ 12 1
47
1
1
15 ~ cleo 19 1
3
0
0
1
5
~std_logic_vector{2~downto~0}~132
513
5
13 ~ ~ 13 1
48
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 14 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~131
521
5
13 ~ ~ 14 0
48
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
alu_op
1
3
13 ~ ~ 15 2
48
2
1
13 ~ ~ 13 1
0
15 ieee std_logic_1164 5 3
1
1
145
1
"000"
0
0
0
1
3
C_Bus
1
3
13 ~ ~ 16 3
50
3
1
15 ~ cleo 19 1
3
0
0
1
3
n_inst
1
3
13 ~ ~ 17 4
51
4
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
z_inst
1
3
13 ~ ~ 18 5
52
5
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
c_inst
1
3
13 ~ ~ 19 6
53
6
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
v_inst
1
3
13 ~ ~ 20 7
54
7
1
15 ieee std_logic_1164 4 2
3
0
0
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 21 0
61
0
1
UUT
1
114
1
alu
0
1
18
13 ~ ~ 0 0
0
0
1
8
11
1
1
802
29
13 ~ ~ 1 0
0
1
1
1
1
139
802
3
13 ~ ~ 11 0
0
0
0
0
11
1
1
802
29
13 ~ ~ 2 0
0
1
1
1
1
139
802
3
13 ~ ~ 12 1
0
0
0
0
11
1
1
802
29
13 ~ ~ 5 0
0
1
1
1
1
139
802
3
13 ~ ~ 15 2
0
0
0
0
11
1
1
802
29
13 ~ ~ 6 0
0
1
1
1
1
139
802
3
13 ~ ~ 16 3
0
0
0
0
11
1
1
802
29
13 ~ ~ 7 0
0
1
1
1
1
139
802
3
13 ~ ~ 17 4
0
0
0
0
11
1
1
802
29
13 ~ ~ 8 0
0
1
1
1
1
139
802
3
13 ~ ~ 18 5
0
0
0
0
11
1
1
802
29
13 ~ ~ 9 0
0
1
1
1
1
139
802
3
13 ~ ~ 19 6
0
0
0
0
11
1
1
802
29
13 ~ ~ 10 0
0
1
1
1
1
139
802
3
13 ~ ~ 20 7
0
0
0
0
0
1
0
0
I 000036 11 23 1112897229344 alu_tb
E alu_tb VHDL
X alu_tb
I 000037 11 188 1112897229344 alu_tb
#VLB_VERSION 58
#INFO
alu_tb
E 1112897229344
0
#ACCESS
~
cleopatra
cleo all .
.
std
.
ieee
std_logic_1164 all .
std_logic_unsigned all .
.
#OBJECTS
#SPECIFICATION 
#END
I 000024 54 62 0 alu_tb
12
0
12
00000028
1
./src/TestBench/alu_TB.vhd
0
0 0 0 0 0 0
0
I 000049 52 7965          1112897229426 datapath
106_____
58
datapath
0
36
std
.
.
1
1
3
r_mdr
1
3
13 ~ ~ 0 0
22
12
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
r_ir
1
3
13 ~ ~ 1 1
22
13
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
r_pc
1
3
13 ~ ~ 2 2
22
14
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
r_ac
1
3
13 ~ ~ 3 3
22
15
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
r_rs
1
3
13 ~ ~ 4 4
22
16
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
w_mar
1
3
13 ~ ~ 5 5
23
17
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
w_mdr
1
3
13 ~ ~ 6 6
23
18
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
w_ir
1
3
13 ~ ~ 7 7
23
19
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
w_pc
1
3
13 ~ ~ 8 8
23
20
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
w_ac
1
3
13 ~ ~ 9 9
23
21
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
w_rs
1
3
13 ~ ~ 10 10
23
22
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
n_inst
1
3
13 ~ ~ 11 11
24
23
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
z_inst
1
3
13 ~ ~ 12 12
24
24
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
c_inst
1
3
13 ~ ~ 13 13
24
25
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
v_inst
1
3
13 ~ ~ 14 14
24
26
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
outmux
1
3
13 ~ ~ 15 15
25
27
1
15 ~ cleo 19 1
3
0
0
1
3
mdr
1
3
13 ~ ~ 16 16
25
28
1
15 ~ cleo 19 1
3
0
0
1
3
ir_int
1
3
13 ~ ~ 17 17
25
29
1
15 ~ cleo 19 1
3
0
0
1
3
pc
1
3
13 ~ ~ 18 18
25
30
1
15 ~ cleo 19 1
3
0
0
1
3
ac
1
3
13 ~ ~ 19 19
25
31
1
15 ~ cleo 19 1
3
0
0
1
3
rs
1
3
13 ~ ~ 20 20
25
32
1
15 ~ cleo 19 1
3
0
0
1
3
busA
1
3
13 ~ ~ 21 21
26
33
1
15 ~ cleo 19 1
3
0
0
1
3
busB
1
3
13 ~ ~ 22 22
26
34
1
15 ~ cleo 19 1
3
0
0
1
3
busC
1
3
13 ~ ~ 23 23
26
35
1
15 ~ cleo 19 1
3
0
0
0
1
10
1
39
39
39
~
1
39
13 ~ ~ 91 0
46
0
1
REG_MAR
1
107
0
1
1
1
546
work
0
1
1
reg_clear
0
0
0
0
0
1
12
reg_clear
cleopatra
0
0
1
5
11
1
1
802
29
12 ~ reg_clear 0 0
0
1
1
1
1
139
802
29
12 ~ datapath 0 0
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 1 1
0
1
1
1
1
139
802
29
12 ~ datapath 1 1
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 5 5
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 23 23
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 4 4
0
1
1
1
1
139
802
29
12 ~ datapath 3 3
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 92 0
48
1
1
REG_MDR
1
107
0
1
1
1
546
work
0
1
1
reg_clear
0
0
0
0
0
1
12
reg_clear
cleopatra
0
0
1
5
11
1
1
802
29
12 ~ reg_clear 0 0
0
1
1
1
1
139
802
29
12 ~ datapath 0 0
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 1 1
0
1
1
1
1
139
802
29
12 ~ datapath 1 1
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 6 6
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 15 15
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 16 16
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 93 0
50
2
1
REG_IR
1
107
0
1
1
1
546
work
0
1
1
reg_clear
0
0
0
0
0
1
12
reg_clear
cleopatra
0
0
1
5
11
1
1
802
29
12 ~ reg_clear 0 0
0
1
1
1
1
139
802
29
12 ~ datapath 0 0
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 1 1
0
1
1
1
1
139
802
29
12 ~ datapath 1 1
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 7 7
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 23 23
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 17 17
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 94 0
52
3
1
REG_PC
1
107
0
1
1
1
546
work
0
1
1
reg_clear
0
0
0
0
0
1
12
reg_clear
cleopatra
0
0
1
5
11
1
1
802
29
12 ~ reg_clear 0 0
0
1
1
1
1
139
802
29
12 ~ datapath 0 0
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 1 1
0
1
1
1
1
139
802
29
12 ~ datapath 1 1
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 8 8
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 23 23
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 18 18
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 95 0
54
4
1
REG_AC
1
107
0
1
1
1
546
work
0
1
1
reg_clear
0
0
0
0
0
1
12
reg_clear
cleopatra
0
0
1
5
11
1
1
802
29
12 ~ reg_clear 0 0
0
1
1
1
1
139
802
29
12 ~ datapath 0 0
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 1 1
0
1
1
1
1
139
802
29
12 ~ datapath 1 1
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 9 9
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 23 23
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 19 19
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 96 0
56
5
1
REG_RS
1
107
0
1
1
1
546
work
0
1
1
reg_clear
0
0
0
0
0
1
12
reg_clear
cleopatra
0
0
1
5
11
1
1
802
29
12 ~ reg_clear 0 0
0
1
1
1
1
139
802
29
12 ~ datapath 0 0
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 1 1
0
1
1
1
1
139
802
29
12 ~ datapath 1 1
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 10 10
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 23 23
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 20 20
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 97 0
63
6
1
W_DECOD
1
107
0
1
1
1
546
work
0
1
1
write_decoder
0
0
0
0
0
1
12
write_decoder
cleopatra
0
0
1
8
11
1
1
802
29
12 ~ write_decoder 2 0
0
1
1
1
1
139
3
1
1
802
29
12 ~ datapath 7 7
0
1
1
w
0
0
0
0
0
0
0
0
0
11
1
1
802
29
12 ~ write_decoder 3 1
0
1
1
1
1
139
802
29
12 ~ datapath 2 2
0
0
0
0
11
1
1
802
29
12 ~ write_decoder 4 2
0
1
1
1
1
139
802
3
13 ~ ~ 5 5
0
0
0
0
11
1
1
802
29
12 ~ write_decoder 5 3
0
1
1
1
1
139
802
3
13 ~ ~ 6 6
0
0
0
0
11
1
1
802
29
12 ~ write_decoder 6 4
0
1
1
1
1
139
802
3
13 ~ ~ 7 7
0
0
0
0
11
1
1
802
29
12 ~ write_decoder 7 5
0
1
1
1
1
139
802
3
13 ~ ~ 8 8
0
0
0
0
11
1
1
802
29
12 ~ write_decoder 8 6
0
1
1
1
1
139
802
3
13 ~ ~ 9 9
0
0
0
0
11
1
1
802
29
12 ~ write_decoder 9 7
0
1
1
1
1
139
802
3
13 ~ ~ 10 10
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 98 0
72
7
1
R_DECOD
1
107
0
1
1
1
546
work
0
1
1
read_decoder
0
0
0
0
0
1
12
read_decoder
cleopatra
0
0
1
6
11
1
1
802
29
12 ~ read_decoder 2 0
0
1
1
1
1
139
3
1
1
802
29
12 ~ datapath 7 7
0
1
1
r
0
0
0
0
0
0
0
0
0
11
1
1
802
29
12 ~ read_decoder 3 1
0
1
1
1
1
139
802
3
13 ~ ~ 0 0
0
0
0
0
11
1
1
802
29
12 ~ read_decoder 4 2
0
1
1
1
1
139
802
3
13 ~ ~ 1 1
0
0
0
0
11
1
1
802
29
12 ~ read_decoder 5 3
0
1
1
1
1
139
802
3
13 ~ ~ 2 2
0
0
0
0
11
1
1
802
29
12 ~ read_decoder 6 4
0
1
1
1
1
139
802
3
13 ~ ~ 3 3
0
0
0
0
11
1
1
802
29
12 ~ read_decoder 7 5
0
1
1
1
1
139
802
3
13 ~ ~ 4 4
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 104 0
89
8
1
ALU
1
107
0
1
1
1
546
work
0
1
1
ALU
0
0
0
0
0
1
12
alu
cleopatra
0
0
1
8
11
1
1
802
29
12 ~ alu 0 0
0
1
1
1
1
139
802
3
13 ~ ~ 21 21
0
0
0
0
11
1
1
802
29
12 ~ alu 1 1
0
1
1
1
1
139
802
3
13 ~ ~ 22 22
0
0
0
0
11
1
1
802
29
12 ~ alu 5 3
0
1
1
1
1
139
802
3
13 ~ ~ 23 23
0
0
0
0
11
1
1
802
29
12 ~ alu 4 2
0
1
1
1
1
139
3
1
1
802
29
12 ~ datapath 7 7
0
1
1
u
0
0
0
0
0
0
0
0
0
11
1
1
802
29
12 ~ alu 6 4
0
1
1
1
1
139
802
3
13 ~ ~ 11 11
0
0
0
0
11
1
1
802
29
12 ~ alu 7 5
0
1
1
1
1
139
802
3
13 ~ ~ 12 12
0
0
0
0
11
1
1
802
29
12 ~ alu 8 6
0
1
1
1
1
139
802
3
13 ~ ~ 13 13
0
0
0
0
11
1
1
802
29
12 ~ alu 9 7
0
1
1
1
1
139
802
3
13 ~ ~ 14 14
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 105 0
97
9
1
REG_STATUS
1
107
0
1
1
1
546
work
0
1
1
status_flags
0
0
0
0
0
1
12
status_flags
cleopatra
0
0
1
13
11
1
1
802
29
12 ~ status_flags 0 0
0
1
1
1
1
139
802
29
12 ~ datapath 0 0
0
0
0
0
11
1
1
802
29
12 ~ status_flags 1 1
0
1
1
1
1
139
802
29
12 ~ datapath 1 1
0
0
0
0
11
1
1
802
29
12 ~ status_flags 2 2
0
1
1
1
1
139
802
29
12 ~ datapath 2 2
0
0
0
0
11
1
1
802
29
12 ~ status_flags 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 11 11
0
0
0
0
11
1
1
802
29
12 ~ status_flags 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 12 12
0
0
0
0
11
1
1
802
29
12 ~ status_flags 5 5
0
1
1
1
1
139
802
3
13 ~ ~ 13 13
0
0
0
0
11
1
1
802
29
12 ~ status_flags 6 6
0
1
1
1
1
139
802
3
13 ~ ~ 14 14
0
0
0
0
11
1
1
802
29
12 ~ status_flags 7 7
0
1
1
1
1
139
3
1
1
802
29
12 ~ datapath 7 7
0
1
1
lnz
0
0
0
0
0
0
0
0
0
11
1
1
802
29
12 ~ status_flags 8 8
0
1
1
1
1
139
3
1
1
802
29
12 ~ datapath 7 7
0
1
1
lcv
0
0
0
0
0
0
0
0
0
11
1
1
802
29
12 ~ status_flags 9 9
0
1
1
1
1
139
802
29
12 ~ datapath 8 8
0
0
0
0
11
1
1
802
29
12 ~ status_flags 10 10
0
1
1
1
1
139
802
29
12 ~ datapath 9 9
0
0
0
0
11
1
1
802
29
12 ~ status_flags 11 11
0
1
1
1
1
139
802
29
12 ~ datapath 10 10
0
0
0
0
11
1
1
802
29
12 ~ status_flags 12 12
0
1
1
1
1
139
802
29
12 ~ datapath 11 11
0
0
0
0
0
0
0
0
I 000039 11 355 1112897229404 datapath
E datapath VHDL
L IEEE;CLEOPATRA;
U ieee.std_logic_1164;cleopatra.cleo;
P clock _in std_logic
P reset _in std_logic
P hold _in std_logic
P address _out internal_bus
P ir _out internal_bus
P datain _in internal_bus
P dataout _out internal_bus
P uins _in microinstrucao
P n _out std_logic
P z _out std_logic
P c _out std_logic
P v _out std_logic
X datapath
I 000039 11 426 1112897229404 datapath
#VLB_VERSION 58
#INFO
datapath
E 1112897229404
12
#ACCESS
~
cleopatra
cleo all .
.
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
clock 0 29 59 1 . 12
reset 1 29 149 1 . 12
hold 2 29 239 1 . 12
address 3 29 329 1 . 13
ir 4 29 407 1 . 13
datain 5 29 485 1 . 14
dataout 6 29 563 1 . 15
uins 7 29 641 1 . 16
n 8 29 692 1 . 17
z 9 29 782 1 . 17
c 10 29 872 1 . 17
v 11 29 965 1 . 17
#SPECIFICATION 
#END
I 000028 54 1055 0 datapath
12
1
12
00000011
1
./src/datapath.vhd
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ~ cleo 22 3
1
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
I 000050 52 2346          1112897229496 cleopatra
79______
58
cleopatra
0
16
std
.
.
1
1
3
uins
1
3
13 ~ ~ 0 0
43
9
1
15 ~ cleo 22 3
3
0
0
1
3
n
1
3
13 ~ ~ 1 1
44
10
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
z
1
3
13 ~ ~ 2 2
44
11
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
c
1
3
13 ~ ~ 3 3
44
12
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
v
1
3
13 ~ ~ 4 4
44
13
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
ir
1
3
13 ~ ~ 5 5
45
14
1
15 ~ cleo 19 1
3
0
0
1
3
hold_int
1
3
13 ~ ~ 6 6
46
15
1
15 ieee std_logic_1164 4 2
3
0
0
0
1
2
1
39
39
39
~
1
39
13 ~ ~ 77 0
63
0
1
DP
1
107
0
1
1
1
546
work
0
1
1
datapath
0
0
0
0
0
1
12
datapath
cleopatra
0
0
1
12
11
1
1
802
29
12 ~ datapath 0 0
0
1
1
1
1
139
802
29
12 ~ cleopatra 0 0
0
0
0
0
11
1
1
802
29
12 ~ datapath 1 1
0
1
1
1
1
139
802
29
12 ~ cleopatra 1 1
0
0
0
0
11
1
1
802
29
12 ~ datapath 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 6 6
0
0
0
0
11
1
1
802
29
12 ~ datapath 3 3
0
1
1
1
1
139
802
29
12 ~ cleopatra 6 6
0
0
0
0
11
1
1
802
29
12 ~ datapath 5 5
0
1
1
1
1
139
802
29
12 ~ cleopatra 7 7
0
0
0
0
11
1
1
802
29
12 ~ datapath 6 6
0
1
1
1
1
139
802
29
12 ~ cleopatra 8 8
0
0
0
0
11
1
1
802
29
12 ~ datapath 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 5 5
0
0
0
0
11
1
1
802
29
12 ~ datapath 7 7
0
1
1
1
1
139
802
3
13 ~ ~ 0 0
0
0
0
0
11
1
1
802
29
12 ~ datapath 8 8
0
1
1
1
1
139
802
3
13 ~ ~ 1 1
0
0
0
0
11
1
1
802
29
12 ~ datapath 9 9
0
1
1
1
1
139
802
3
13 ~ ~ 2 2
0
0
0
0
11
1
1
802
29
12 ~ datapath 10 10
0
1
1
1
1
139
802
3
13 ~ ~ 3 3
0
0
0
0
11
1
1
802
29
12 ~ datapath 11 11
0
1
1
1
1
139
802
3
13 ~ ~ 4 4
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 78 0
67
1
1
CU
1
107
0
1
1
1
546
work
0
1
1
control
0
0
0
0
0
1
12
control
cleopatra
0
0
1
10
11
1
1
802
29
12 ~ control 1 1
0
1
1
1
1
139
802
29
12 ~ cleopatra 0 0
0
0
0
0
11
1
1
802
29
12 ~ control 0 0
0
1
1
1
1
139
802
29
12 ~ cleopatra 1 1
0
0
0
0
11
1
1
802
29
12 ~ control 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 6 6
0
0
0
0
11
1
1
802
29
12 ~ control 3 3
0
1
1
1
1
139
802
29
12 ~ cleopatra 3 3
0
0
0
0
11
1
1
802
29
12 ~ control 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 5 5
0
0
0
0
11
1
1
802
29
12 ~ control 9 9
0
1
1
1
1
139
802
3
13 ~ ~ 0 0
0
0
0
0
11
1
1
802
29
12 ~ control 5 5
0
1
1
1
1
139
802
3
13 ~ ~ 1 1
0
0
0
0
11
1
1
802
29
12 ~ control 6 6
0
1
1
1
1
139
802
3
13 ~ ~ 2 2
0
0
0
0
11
1
1
802
29
12 ~ control 7 7
0
1
1
1
1
139
802
3
13 ~ ~ 3 3
0
0
0
0
11
1
1
802
29
12 ~ control 8 8
0
1
1
1
1
139
802
3
13 ~ ~ 4 4
0
0
0
0
0
0
0
0
I 000040 11 294 1112897229484 cleopatra
E cleopatra VHDL
L IEEE;CLEOPATRA;
U ieee.std_logic_1164;cleopatra.cleo;
P clock _in std_logic
P reset _in std_logic
P hold _in std_logic
P halt _out std_logic
P ce _out std_logic
P rw _out std_logic
P address _out internal_bus
P datain _in internal_bus
P dataout _out internal_bus
X cleopatra
I 000040 11 368 1112897229484 cleopatra
#VLB_VERSION 58
#INFO
cleopatra
E 1112897229484
9
#ACCESS
~
cleopatra
cleo all .
.
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
clock 0 29 60 1 . 33
reset 1 29 150 1 . 33
hold 2 29 240 1 . 33
halt 3 29 330 1 . 34
ce 4 29 420 1 . 35
rw 5 29 510 1 . 35
address 6 29 600 1 . 36
datain 7 29 678 1 . 37
dataout 8 29 756 1 . 38
#SPECIFICATION 
#END
I 000028 54 831 0 cleopatra
12
1
12
00000032
1
./src/cleopatra.vhd
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
0
0
I 000056 52 2806          1112897229547 tb_architecture
26______
58
TB_ARCHITECTURE
0
12
std
.
.
1
1
18
datapath
1
18
13 ~ ~ 0 0
32
0
1
29
clock
16385
29
13 ~ ~ 1 0
34
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
16385
29
13 ~ ~ 2 0
35
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
hold
16385
29
13 ~ ~ 3 0
36
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
address
16385
29
13 ~ ~ 4 0
37
3
68
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
29
ir
16385
29
13 ~ ~ 5 0
38
4
68
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
29
datain
16385
29
13 ~ ~ 6 0
39
5
67
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
29
dataout
16385
29
13 ~ ~ 7 0
40
6
68
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
29
uins
16385
29
13 ~ ~ 8 0
41
7
67
0
1
15 ~ cleo 22 3
1
0
1
29
n
16385
29
13 ~ ~ 9 0
42
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
z
16385
29
13 ~ ~ 10 0
43
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
c
16385
29
13 ~ ~ 11 0
44
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
v
16385
29
13 ~ ~ 12 0
45
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
12
1
3
clock
1
3
13 ~ ~ 13 0
49
0
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
reset
1
3
13 ~ ~ 14 1
50
1
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
hold
1
3
13 ~ ~ 15 2
51
2
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
datain
1
3
13 ~ ~ 16 3
52
3
1
15 ~ cleo 19 1
3
0
0
1
3
uins
1
3
13 ~ ~ 17 4
53
4
1
15 ~ cleo 22 3
3
0
0
1
3
address
1
3
13 ~ ~ 18 5
55
5
1
15 ~ cleo 19 1
3
0
0
1
3
ir
1
3
13 ~ ~ 19 6
56
6
1
15 ~ cleo 19 1
3
0
0
1
3
dataout
1
3
13 ~ ~ 20 7
57
7
1
15 ~ cleo 19 1
3
0
0
1
3
n
1
3
13 ~ ~ 21 8
58
8
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
z
1
3
13 ~ ~ 22 9
59
9
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
c
1
3
13 ~ ~ 23 10
60
10
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
v
1
3
13 ~ ~ 24 11
61
11
1
15 ieee std_logic_1164 4 2
3
0
0
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 25 0
68
0
1
UUT
1
114
1
datapath
0
1
18
13 ~ ~ 0 0
0
0
1
12
11
1
1
802
29
13 ~ ~ 1 0
0
1
1
1
1
139
802
3
13 ~ ~ 13 0
0
0
0
0
11
1
1
802
29
13 ~ ~ 2 0
0
1
1
1
1
139
802
3
13 ~ ~ 14 1
0
0
0
0
11
1
1
802
29
13 ~ ~ 3 0
0
1
1
1
1
139
802
3
13 ~ ~ 15 2
0
0
0
0
11
1
1
802
29
13 ~ ~ 4 0
0
1
1
1
1
139
802
3
13 ~ ~ 18 5
0
0
0
0
11
1
1
802
29
13 ~ ~ 5 0
0
1
1
1
1
139
802
3
13 ~ ~ 19 6
0
0
0
0
11
1
1
802
29
13 ~ ~ 6 0
0
1
1
1
1
139
802
3
13 ~ ~ 16 3
0
0
0
0
11
1
1
802
29
13 ~ ~ 7 0
0
1
1
1
1
139
802
3
13 ~ ~ 20 7
0
0
0
0
11
1
1
802
29
13 ~ ~ 8 0
0
1
1
1
1
139
802
3
13 ~ ~ 17 4
0
0
0
0
11
1
1
802
29
13 ~ ~ 9 0
0
1
1
1
1
139
802
3
13 ~ ~ 21 8
0
0
0
0
11
1
1
802
29
13 ~ ~ 10 0
0
1
1
1
1
139
802
3
13 ~ ~ 22 9
0
0
0
0
11
1
1
802
29
13 ~ ~ 11 0
0
1
1
1
1
139
802
3
13 ~ ~ 23 10
0
0
0
0
11
1
1
802
29
13 ~ ~ 12 0
0
1
1
1
1
139
802
3
13 ~ ~ 24 11
0
0
0
0
0
1
0
0
I 000041 11 33 1112897229544 datapath_tb
E datapath_tb VHDL
X datapath_tb
I 000042 11 167 1112897229544 datapath_tb
#VLB_VERSION 58
#INFO
datapath_tb
E 1112897229544
0
#ACCESS
~
cleopatra
cleo all .
.
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
#SPECIFICATION 
#END
I 000029 54 67 0 datapath_tb
12
1
12
00000027
1
./src/TestBench/datapath_TB.vhd
0
0 0 0 0 0 0
0
I 000048 52 1784          1112897229626 tb_hold
16______
58
tb_hold
2
14
std
.
.
1
1
3
clock
1
3
13 ~ ~ 0 0
22
0
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
reset
1
3
13 ~ ~ 1 1
22
1
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
halt
1
3
13 ~ ~ 2 2
22
2
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
hold
1
3
13 ~ ~ 3 3
22
3
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
ce
1
3
13 ~ ~ 4 4
22
4
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
rw
1
3
13 ~ ~ 5 5
22
5
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
go
1
3
13 ~ ~ 6 6
22
6
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
address
1
3
13 ~ ~ 7 7
23
7
1
15 ~ cleo 19 1
3
0
0
1
3
data
1
3
13 ~ ~ 8 8
23
8
1
15 ~ cleo 19 1
3
0
0
1
3
datain
1
3
13 ~ ~ 9 9
23
9
1
15 ~ cleo 19 1
3
0
0
1
3
dataout
1
3
13 ~ ~ 10 10
23
10
1
15 ~ cleo 19 1
3
0
0
1
8
INFILE
1
8
13 ~ ~ 11 0
24
0
1
15 std textio 3 1
1
1
1
145
69
1
READ_MODE
0
0
1
0
0
1
145
1
"testa.txt"
0
0
0
1
3
memoria
1
3
13 ~ ~ 12 11
25
11
1
15 ~ cleo 21 2
3
0
0
1
3
ops
1
3
13 ~ ~ 13 12
26
12
1
15 STD STANDARD 75 4
3
0
0
1
3
endereco
1
3
13 ~ ~ 14 13
26
13
1
15 STD STANDARD 75 4
3
0
0
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 15 0
32
0
1
cpu
1
107
0
1
1
1
546
work
0
1
1
cleopatra
0
0
0
0
0
1
12
cleopatra
cleopatra
0
0
1
9
11
1
1
802
29
12 ~ cleopatra 1 1
0
1
1
1
1
139
802
3
13 ~ ~ 1 1
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 0 0
0
1
1
1
1
139
802
3
13 ~ ~ 0 0
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 2 2
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 3 3
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 4 4
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 5 5
0
1
1
1
1
139
802
3
13 ~ ~ 5 5
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 6 6
0
1
1
1
1
139
802
3
13 ~ ~ 7 7
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 7 7
0
1
1
1
1
139
802
3
13 ~ ~ 9 9
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 8 8
0
1
1
1
1
139
802
3
13 ~ ~ 10 10
0
0
0
0
0
0
0
0
I 000037 11 25 1112897229604 tb_hold
E tb_hold VHDL
X tb_hold
I 000038 11 226 1112897229604 tb_hold
#VLB_VERSION 58
#INFO
tb_hold
E 1112897229604
0
#ACCESS
~
cleopatra
cleo all .
.
std
textio all .
.
ieee
std_logic_arith all .
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
#SPECIFICATION 
#END
I 000025 54 58 0 tb_hold
12
1
12
00000018
1
./src/cleo_tb_hold.vhd
0
0 0 0 0 0 0
0
I 000043 52 1779          1112897229706 tb
16______
58
tb
2
14
std
.
.
1
1
3
clock
1
3
13 ~ ~ 0 0
36
0
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
reset
1
3
13 ~ ~ 1 1
36
1
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
halt
1
3
13 ~ ~ 2 2
36
2
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
hold
1
3
13 ~ ~ 3 3
36
3
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
ce
1
3
13 ~ ~ 4 4
36
4
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
rw
1
3
13 ~ ~ 5 5
36
5
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
go
1
3
13 ~ ~ 6 6
36
6
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
address
1
3
13 ~ ~ 7 7
37
7
1
15 ~ cleo 19 1
3
0
0
1
3
data
1
3
13 ~ ~ 8 8
37
8
1
15 ~ cleo 19 1
3
0
0
1
3
datain
1
3
13 ~ ~ 9 9
37
9
1
15 ~ cleo 19 1
3
0
0
1
3
dataout
1
3
13 ~ ~ 10 10
37
10
1
15 ~ cleo 19 1
3
0
0
1
8
INFILE
1
8
13 ~ ~ 11 0
38
0
1
15 std textio 3 1
1
1
1
145
69
1
READ_MODE
0
0
1
0
0
1
145
1
"testa.txt"
0
0
0
1
3
memoria
1
3
13 ~ ~ 12 11
39
11
1
15 ~ cleo 21 2
3
0
0
1
3
ops
1
3
13 ~ ~ 13 12
40
12
1
15 STD STANDARD 75 4
3
0
0
1
3
endereco
1
3
13 ~ ~ 14 13
40
13
1
15 STD STANDARD 75 4
3
0
0
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 15 0
46
0
1
cpu
1
107
0
1
1
1
546
work
0
1
1
cleopatra
0
0
0
0
0
1
12
cleopatra
cleopatra
0
0
1
9
11
1
1
802
29
12 ~ cleopatra 1 1
0
1
1
1
1
139
802
3
13 ~ ~ 1 1
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 0 0
0
1
1
1
1
139
802
3
13 ~ ~ 0 0
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 2 2
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 3 3
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 4 4
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 5 5
0
1
1
1
1
139
802
3
13 ~ ~ 5 5
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 6 6
0
1
1
1
1
139
802
3
13 ~ ~ 7 7
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 7 7
0
1
1
1
1
139
802
3
13 ~ ~ 9 9
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 8 8
0
1
1
1
1
139
802
3
13 ~ ~ 10 10
0
0
0
0
0
0
0
0
I 000032 11 15 1112897229684 tb
E tb VHDL
X tb
I 000033 11 221 1112897229684 tb
#VLB_VERSION 58
#INFO
tb
E 1112897229684
0
#ACCESS
~
cleopatra
cleo all .
.
std
textio all .
.
ieee
std_logic_arith all .
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
#SPECIFICATION 
#END
I 000020 54 53 0 tb
12
1
12
00000032
1
./src/cleo_tb.vhd
0
0 0 0 0 0 0
0
I 000056 52 1268          1112897241233 tb_architecture
12______
58
TB_ARCHITECTURE
0
5
std
.
.
1
1
18
reg_clear
1
18
13 ~ ~ 0 0
32
0
1
29
clock
16385
29
13 ~ ~ 1 0
34
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
16385
29
13 ~ ~ 2 0
35
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ce
16385
29
13 ~ ~ 3 0
36
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
D
16385
29
13 ~ ~ 4 0
37
3
67
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
29
Q
16385
29
13 ~ ~ 5 0
38
4
68
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
0
0
5
1
3
clock
1
3
13 ~ ~ 6 0
42
0
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
reset
1
3
13 ~ ~ 7 1
43
1
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
ce
1
3
13 ~ ~ 8 2
44
2
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
D
1
3
13 ~ ~ 9 3
45
3
1
15 ~ cleo 19 1
3
0
0
1
3
Q
1
3
13 ~ ~ 10 4
47
4
1
15 ~ cleo 19 1
3
0
0
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 11 0
54
0
1
UUT
1
114
1
reg_clear
0
1
18
13 ~ ~ 0 0
0
0
1
5
11
1
1
802
29
13 ~ ~ 1 0
0
1
1
1
1
139
802
3
13 ~ ~ 6 0
0
0
0
0
11
1
1
802
29
13 ~ ~ 2 0
0
1
1
1
1
139
802
3
13 ~ ~ 7 1
0
0
0
0
11
1
1
802
29
13 ~ ~ 3 0
0
1
1
1
1
139
802
3
13 ~ ~ 8 2
0
0
0
0
11
1
1
802
29
13 ~ ~ 4 0
0
1
1
1
1
139
802
3
13 ~ ~ 9 3
0
0
0
0
11
1
1
802
29
13 ~ ~ 5 0
0
1
1
1
1
139
802
3
13 ~ ~ 10 4
0
0
0
0
0
1
0
0
I 000056 52 2947          1112897241293 tb_architecture
22______
58
TB_ARCHITECTURE
0
8
std
.
.
1
1
18
alu
1
18
13 ~ ~ 0 0
33
0
1
29
A_bus
16385
29
13 ~ ~ 1 0
35
0
67
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
29
B_bus
16385
29
13 ~ ~ 2 0
36
1
67
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{2~downto~0}~13
16897
5
13 ~ ~ 3 0
37
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~13
521
5
13 ~ ~ 4 0
37
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
alu_op
16385
29
13 ~ ~ 5 0
37
2
67
0
1
13 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
1
29
C_Bus
16385
29
13 ~ ~ 6 0
38
3
68
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
29
n_inst
16385
29
13 ~ ~ 7 0
39
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
z_inst
16385
29
13 ~ ~ 8 0
40
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
c_inst
16385
29
13 ~ ~ 9 0
41
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
v_inst
16385
29
13 ~ ~ 10 0
42
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
8
1
3
A_bus
1
3
13 ~ ~ 11 0
46
0
1
15 ~ cleo 19 1
3
0
0
1
3
B_bus
1
3
13 ~ ~ 12 1
47
1
1
15 ~ cleo 19 1
3
0
0
1
5
~std_logic_vector{2~downto~0}~132
513
5
13 ~ ~ 13 1
48
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 14 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~131
521
5
13 ~ ~ 14 0
48
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
alu_op
1
3
13 ~ ~ 15 2
48
2
1
13 ~ ~ 13 1
0
15 ieee std_logic_1164 5 3
1
1
145
1
"000"
0
0
0
1
3
C_Bus
1
3
13 ~ ~ 16 3
50
3
1
15 ~ cleo 19 1
3
0
0
1
3
n_inst
1
3
13 ~ ~ 17 4
51
4
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
z_inst
1
3
13 ~ ~ 18 5
52
5
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
c_inst
1
3
13 ~ ~ 19 6
53
6
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
v_inst
1
3
13 ~ ~ 20 7
54
7
1
15 ieee std_logic_1164 4 2
3
0
0
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 21 0
61
0
1
UUT
1
114
1
alu
0
1
18
13 ~ ~ 0 0
0
0
1
8
11
1
1
802
29
13 ~ ~ 1 0
0
1
1
1
1
139
802
3
13 ~ ~ 11 0
0
0
0
0
11
1
1
802
29
13 ~ ~ 2 0
0
1
1
1
1
139
802
3
13 ~ ~ 12 1
0
0
0
0
11
1
1
802
29
13 ~ ~ 5 0
0
1
1
1
1
139
802
3
13 ~ ~ 15 2
0
0
0
0
11
1
1
802
29
13 ~ ~ 6 0
0
1
1
1
1
139
802
3
13 ~ ~ 16 3
0
0
0
0
11
1
1
802
29
13 ~ ~ 7 0
0
1
1
1
1
139
802
3
13 ~ ~ 17 4
0
0
0
0
11
1
1
802
29
13 ~ ~ 8 0
0
1
1
1
1
139
802
3
13 ~ ~ 18 5
0
0
0
0
11
1
1
802
29
13 ~ ~ 9 0
0
1
1
1
1
139
802
3
13 ~ ~ 19 6
0
0
0
0
11
1
1
802
29
13 ~ ~ 10 0
0
1
1
1
1
139
802
3
13 ~ ~ 20 7
0
0
0
0
0
1
0
0
I 000056 52 2806          1112897241353 tb_architecture
26______
58
TB_ARCHITECTURE
0
12
std
.
.
1
1
18
datapath
1
18
13 ~ ~ 0 0
32
0
1
29
clock
16385
29
13 ~ ~ 1 0
34
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
16385
29
13 ~ ~ 2 0
35
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
hold
16385
29
13 ~ ~ 3 0
36
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
address
16385
29
13 ~ ~ 4 0
37
3
68
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
29
ir
16385
29
13 ~ ~ 5 0
38
4
68
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
29
datain
16385
29
13 ~ ~ 6 0
39
5
67
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
29
dataout
16385
29
13 ~ ~ 7 0
40
6
68
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
29
uins
16385
29
13 ~ ~ 8 0
41
7
67
0
1
15 ~ cleo 22 3
1
0
1
29
n
16385
29
13 ~ ~ 9 0
42
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
z
16385
29
13 ~ ~ 10 0
43
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
c
16385
29
13 ~ ~ 11 0
44
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
v
16385
29
13 ~ ~ 12 0
45
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
12
1
3
clock
1
3
13 ~ ~ 13 0
49
0
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
reset
1
3
13 ~ ~ 14 1
50
1
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
hold
1
3
13 ~ ~ 15 2
51
2
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
datain
1
3
13 ~ ~ 16 3
52
3
1
15 ~ cleo 19 1
3
0
0
1
3
uins
1
3
13 ~ ~ 17 4
53
4
1
15 ~ cleo 22 3
3
0
0
1
3
address
1
3
13 ~ ~ 18 5
55
5
1
15 ~ cleo 19 1
3
0
0
1
3
ir
1
3
13 ~ ~ 19 6
56
6
1
15 ~ cleo 19 1
3
0
0
1
3
dataout
1
3
13 ~ ~ 20 7
57
7
1
15 ~ cleo 19 1
3
0
0
1
3
n
1
3
13 ~ ~ 21 8
58
8
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
z
1
3
13 ~ ~ 22 9
59
9
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
c
1
3
13 ~ ~ 23 10
60
10
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
v
1
3
13 ~ ~ 24 11
61
11
1
15 ieee std_logic_1164 4 2
3
0
0
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 25 0
68
0
1
UUT
1
114
1
datapath
0
1
18
13 ~ ~ 0 0
0
0
1
12
11
1
1
802
29
13 ~ ~ 1 0
0
1
1
1
1
139
802
3
13 ~ ~ 13 0
0
0
0
0
11
1
1
802
29
13 ~ ~ 2 0
0
1
1
1
1
139
802
3
13 ~ ~ 14 1
0
0
0
0
11
1
1
802
29
13 ~ ~ 3 0
0
1
1
1
1
139
802
3
13 ~ ~ 15 2
0
0
0
0
11
1
1
802
29
13 ~ ~ 4 0
0
1
1
1
1
139
802
3
13 ~ ~ 18 5
0
0
0
0
11
1
1
802
29
13 ~ ~ 5 0
0
1
1
1
1
139
802
3
13 ~ ~ 19 6
0
0
0
0
11
1
1
802
29
13 ~ ~ 6 0
0
1
1
1
1
139
802
3
13 ~ ~ 16 3
0
0
0
0
11
1
1
802
29
13 ~ ~ 7 0
0
1
1
1
1
139
802
3
13 ~ ~ 20 7
0
0
0
0
11
1
1
802
29
13 ~ ~ 8 0
0
1
1
1
1
139
802
3
13 ~ ~ 17 4
0
0
0
0
11
1
1
802
29
13 ~ ~ 9 0
0
1
1
1
1
139
802
3
13 ~ ~ 21 8
0
0
0
0
11
1
1
802
29
13 ~ ~ 10 0
0
1
1
1
1
139
802
3
13 ~ ~ 22 9
0
0
0
0
11
1
1
802
29
13 ~ ~ 11 0
0
1
1
1
1
139
802
3
13 ~ ~ 23 10
0
0
0
0
11
1
1
802
29
13 ~ ~ 12 0
0
1
1
1
1
139
802
3
13 ~ ~ 24 11
0
0
0
0
0
1
0
0
I 000043 52 1779          1112897241493 tb
16______
58
tb
2
14
std
.
.
1
1
3
clock
1
3
13 ~ ~ 0 0
36
0
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
reset
1
3
13 ~ ~ 1 1
36
1
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
halt
1
3
13 ~ ~ 2 2
36
2
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
hold
1
3
13 ~ ~ 3 3
36
3
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
ce
1
3
13 ~ ~ 4 4
36
4
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
rw
1
3
13 ~ ~ 5 5
36
5
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
go
1
3
13 ~ ~ 6 6
36
6
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
address
1
3
13 ~ ~ 7 7
37
7
1
15 ~ cleo 19 1
3
0
0
1
3
data
1
3
13 ~ ~ 8 8
37
8
1
15 ~ cleo 19 1
3
0
0
1
3
datain
1
3
13 ~ ~ 9 9
37
9
1
15 ~ cleo 19 1
3
0
0
1
3
dataout
1
3
13 ~ ~ 10 10
37
10
1
15 ~ cleo 19 1
3
0
0
1
8
INFILE
1
8
13 ~ ~ 11 0
38
0
1
15 std textio 3 1
1
1
1
145
69
1
READ_MODE
0
0
1
0
0
1
145
1
"testa.txt"
0
0
0
1
3
memoria
1
3
13 ~ ~ 12 11
39
11
1
15 ~ cleo 21 2
3
0
0
1
3
ops
1
3
13 ~ ~ 13 12
40
12
1
15 STD STANDARD 75 4
3
0
0
1
3
endereco
1
3
13 ~ ~ 14 13
40
13
1
15 STD STANDARD 75 4
3
0
0
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 15 0
46
0
1
cpu
1
107
0
1
1
1
546
work
0
1
1
cleopatra
0
0
0
0
0
1
12
cleopatra
cleopatra
0
0
1
9
11
1
1
802
29
12 ~ cleopatra 1 1
0
1
1
1
1
139
802
3
13 ~ ~ 1 1
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 0 0
0
1
1
1
1
139
802
3
13 ~ ~ 0 0
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 2 2
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 3 3
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 4 4
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 5 5
0
1
1
1
1
139
802
3
13 ~ ~ 5 5
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 6 6
0
1
1
1
1
139
802
3
13 ~ ~ 7 7
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 7 7
0
1
1
1
1
139
802
3
13 ~ ~ 9 9
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 8 8
0
1
1
1
1
139
802
3
13 ~ ~ 10 10
0
0
0
0
0
0
0
0
I 000048 52 1784          1112897241573 tb_hold
16______
58
tb_hold
2
14
std
.
.
1
1
3
clock
1
3
13 ~ ~ 0 0
22
0
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
reset
1
3
13 ~ ~ 1 1
22
1
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
halt
1
3
13 ~ ~ 2 2
22
2
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
hold
1
3
13 ~ ~ 3 3
22
3
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
ce
1
3
13 ~ ~ 4 4
22
4
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
rw
1
3
13 ~ ~ 5 5
22
5
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
go
1
3
13 ~ ~ 6 6
22
6
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
address
1
3
13 ~ ~ 7 7
23
7
1
15 ~ cleo 19 1
3
0
0
1
3
data
1
3
13 ~ ~ 8 8
23
8
1
15 ~ cleo 19 1
3
0
0
1
3
datain
1
3
13 ~ ~ 9 9
23
9
1
15 ~ cleo 19 1
3
0
0
1
3
dataout
1
3
13 ~ ~ 10 10
23
10
1
15 ~ cleo 19 1
3
0
0
1
8
INFILE
1
8
13 ~ ~ 11 0
24
0
1
15 std textio 3 1
1
1
1
145
69
1
READ_MODE
0
0
1
0
0
1
145
1
"testa.txt"
0
0
0
1
3
memoria
1
3
13 ~ ~ 12 11
25
11
1
15 ~ cleo 21 2
3
0
0
1
3
ops
1
3
13 ~ ~ 13 12
26
12
1
15 STD STANDARD 75 4
3
0
0
1
3
endereco
1
3
13 ~ ~ 14 13
26
13
1
15 STD STANDARD 75 4
3
0
0
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 15 0
32
0
1
cpu
1
107
0
1
1
1
546
work
0
1
1
cleopatra
0
0
0
0
0
1
12
cleopatra
cleopatra
0
0
1
9
11
1
1
802
29
12 ~ cleopatra 1 1
0
1
1
1
1
139
802
3
13 ~ ~ 1 1
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 0 0
0
1
1
1
1
139
802
3
13 ~ ~ 0 0
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 2 2
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 3 3
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 4 4
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 5 5
0
1
1
1
1
139
802
3
13 ~ ~ 5 5
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 6 6
0
1
1
1
1
139
802
3
13 ~ ~ 7 7
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 7 7
0
1
1
1
1
139
802
3
13 ~ ~ 9 9
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 8 8
0
1
1
1
1
139
802
3
13 ~ ~ 10 10
0
0
0
0
0
0
0
0
I 000050 52 2346          1112897241643 cleopatra
79______
58
cleopatra
0
16
std
.
.
1
1
3
uins
1
3
13 ~ ~ 0 0
43
9
1
15 ~ cleo 22 3
3
0
0
1
3
n
1
3
13 ~ ~ 1 1
44
10
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
z
1
3
13 ~ ~ 2 2
44
11
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
c
1
3
13 ~ ~ 3 3
44
12
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
v
1
3
13 ~ ~ 4 4
44
13
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
ir
1
3
13 ~ ~ 5 5
45
14
1
15 ~ cleo 19 1
3
0
0
1
3
hold_int
1
3
13 ~ ~ 6 6
46
15
1
15 ieee std_logic_1164 4 2
3
0
0
0
1
2
1
39
39
39
~
1
39
13 ~ ~ 77 0
63
0
1
DP
1
107
0
1
1
1
546
work
0
1
1
datapath
0
0
0
0
0
1
12
datapath
cleopatra
0
0
1
12
11
1
1
802
29
12 ~ datapath 0 0
0
1
1
1
1
139
802
29
12 ~ cleopatra 0 0
0
0
0
0
11
1
1
802
29
12 ~ datapath 1 1
0
1
1
1
1
139
802
29
12 ~ cleopatra 1 1
0
0
0
0
11
1
1
802
29
12 ~ datapath 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 6 6
0
0
0
0
11
1
1
802
29
12 ~ datapath 3 3
0
1
1
1
1
139
802
29
12 ~ cleopatra 6 6
0
0
0
0
11
1
1
802
29
12 ~ datapath 5 5
0
1
1
1
1
139
802
29
12 ~ cleopatra 7 7
0
0
0
0
11
1
1
802
29
12 ~ datapath 6 6
0
1
1
1
1
139
802
29
12 ~ cleopatra 8 8
0
0
0
0
11
1
1
802
29
12 ~ datapath 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 5 5
0
0
0
0
11
1
1
802
29
12 ~ datapath 7 7
0
1
1
1
1
139
802
3
13 ~ ~ 0 0
0
0
0
0
11
1
1
802
29
12 ~ datapath 8 8
0
1
1
1
1
139
802
3
13 ~ ~ 1 1
0
0
0
0
11
1
1
802
29
12 ~ datapath 9 9
0
1
1
1
1
139
802
3
13 ~ ~ 2 2
0
0
0
0
11
1
1
802
29
12 ~ datapath 10 10
0
1
1
1
1
139
802
3
13 ~ ~ 3 3
0
0
0
0
11
1
1
802
29
12 ~ datapath 11 11
0
1
1
1
1
139
802
3
13 ~ ~ 4 4
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 78 0
67
1
1
CU
1
107
0
1
1
1
546
work
0
1
1
control
0
0
0
0
0
1
12
control
cleopatra
0
0
1
10
11
1
1
802
29
12 ~ control 1 1
0
1
1
1
1
139
802
29
12 ~ cleopatra 0 0
0
0
0
0
11
1
1
802
29
12 ~ control 0 0
0
1
1
1
1
139
802
29
12 ~ cleopatra 1 1
0
0
0
0
11
1
1
802
29
12 ~ control 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 6 6
0
0
0
0
11
1
1
802
29
12 ~ control 3 3
0
1
1
1
1
139
802
29
12 ~ cleopatra 3 3
0
0
0
0
11
1
1
802
29
12 ~ control 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 5 5
0
0
0
0
11
1
1
802
29
12 ~ control 9 9
0
1
1
1
1
139
802
3
13 ~ ~ 0 0
0
0
0
0
11
1
1
802
29
12 ~ control 5 5
0
1
1
1
1
139
802
3
13 ~ ~ 1 1
0
0
0
0
11
1
1
802
29
12 ~ control 6 6
0
1
1
1
1
139
802
3
13 ~ ~ 2 2
0
0
0
0
11
1
1
802
29
12 ~ control 7 7
0
1
1
1
1
139
802
3
13 ~ ~ 3 3
0
0
0
0
11
1
1
802
29
12 ~ control 8 8
0
1
1
1
1
139
802
3
13 ~ ~ 4 4
0
0
0
0
0
0
0
0
I 000049 52 7965          1112897241723 datapath
106_____
58
datapath
0
36
std
.
.
1
1
3
r_mdr
1
3
13 ~ ~ 0 0
22
12
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
r_ir
1
3
13 ~ ~ 1 1
22
13
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
r_pc
1
3
13 ~ ~ 2 2
22
14
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
r_ac
1
3
13 ~ ~ 3 3
22
15
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
r_rs
1
3
13 ~ ~ 4 4
22
16
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
w_mar
1
3
13 ~ ~ 5 5
23
17
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
w_mdr
1
3
13 ~ ~ 6 6
23
18
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
w_ir
1
3
13 ~ ~ 7 7
23
19
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
w_pc
1
3
13 ~ ~ 8 8
23
20
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
w_ac
1
3
13 ~ ~ 9 9
23
21
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
w_rs
1
3
13 ~ ~ 10 10
23
22
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
n_inst
1
3
13 ~ ~ 11 11
24
23
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
z_inst
1
3
13 ~ ~ 12 12
24
24
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
c_inst
1
3
13 ~ ~ 13 13
24
25
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
v_inst
1
3
13 ~ ~ 14 14
24
26
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
outmux
1
3
13 ~ ~ 15 15
25
27
1
15 ~ cleo 19 1
3
0
0
1
3
mdr
1
3
13 ~ ~ 16 16
25
28
1
15 ~ cleo 19 1
3
0
0
1
3
ir_int
1
3
13 ~ ~ 17 17
25
29
1
15 ~ cleo 19 1
3
0
0
1
3
pc
1
3
13 ~ ~ 18 18
25
30
1
15 ~ cleo 19 1
3
0
0
1
3
ac
1
3
13 ~ ~ 19 19
25
31
1
15 ~ cleo 19 1
3
0
0
1
3
rs
1
3
13 ~ ~ 20 20
25
32
1
15 ~ cleo 19 1
3
0
0
1
3
busA
1
3
13 ~ ~ 21 21
26
33
1
15 ~ cleo 19 1
3
0
0
1
3
busB
1
3
13 ~ ~ 22 22
26
34
1
15 ~ cleo 19 1
3
0
0
1
3
busC
1
3
13 ~ ~ 23 23
26
35
1
15 ~ cleo 19 1
3
0
0
0
1
10
1
39
39
39
~
1
39
13 ~ ~ 91 0
46
0
1
REG_MAR
1
107
0
1
1
1
546
work
0
1
1
reg_clear
0
0
0
0
0
1
12
reg_clear
cleopatra
0
0
1
5
11
1
1
802
29
12 ~ reg_clear 0 0
0
1
1
1
1
139
802
29
12 ~ datapath 0 0
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 1 1
0
1
1
1
1
139
802
29
12 ~ datapath 1 1
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 5 5
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 23 23
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 4 4
0
1
1
1
1
139
802
29
12 ~ datapath 3 3
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 92 0
48
1
1
REG_MDR
1
107
0
1
1
1
546
work
0
1
1
reg_clear
0
0
0
0
0
1
12
reg_clear
cleopatra
0
0
1
5
11
1
1
802
29
12 ~ reg_clear 0 0
0
1
1
1
1
139
802
29
12 ~ datapath 0 0
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 1 1
0
1
1
1
1
139
802
29
12 ~ datapath 1 1
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 6 6
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 15 15
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 16 16
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 93 0
50
2
1
REG_IR
1
107
0
1
1
1
546
work
0
1
1
reg_clear
0
0
0
0
0
1
12
reg_clear
cleopatra
0
0
1
5
11
1
1
802
29
12 ~ reg_clear 0 0
0
1
1
1
1
139
802
29
12 ~ datapath 0 0
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 1 1
0
1
1
1
1
139
802
29
12 ~ datapath 1 1
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 7 7
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 23 23
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 17 17
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 94 0
52
3
1
REG_PC
1
107
0
1
1
1
546
work
0
1
1
reg_clear
0
0
0
0
0
1
12
reg_clear
cleopatra
0
0
1
5
11
1
1
802
29
12 ~ reg_clear 0 0
0
1
1
1
1
139
802
29
12 ~ datapath 0 0
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 1 1
0
1
1
1
1
139
802
29
12 ~ datapath 1 1
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 8 8
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 23 23
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 18 18
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 95 0
54
4
1
REG_AC
1
107
0
1
1
1
546
work
0
1
1
reg_clear
0
0
0
0
0
1
12
reg_clear
cleopatra
0
0
1
5
11
1
1
802
29
12 ~ reg_clear 0 0
0
1
1
1
1
139
802
29
12 ~ datapath 0 0
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 1 1
0
1
1
1
1
139
802
29
12 ~ datapath 1 1
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 9 9
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 23 23
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 19 19
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 96 0
56
5
1
REG_RS
1
107
0
1
1
1
546
work
0
1
1
reg_clear
0
0
0
0
0
1
12
reg_clear
cleopatra
0
0
1
5
11
1
1
802
29
12 ~ reg_clear 0 0
0
1
1
1
1
139
802
29
12 ~ datapath 0 0
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 1 1
0
1
1
1
1
139
802
29
12 ~ datapath 1 1
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 10 10
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 23 23
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 20 20
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 97 0
63
6
1
W_DECOD
1
107
0
1
1
1
546
work
0
1
1
write_decoder
0
0
0
0
0
1
12
write_decoder
cleopatra
0
0
1
8
11
1
1
802
29
12 ~ write_decoder 2 0
0
1
1
1
1
139
3
1
1
802
29
12 ~ datapath 7 7
0
1
1
w
0
0
0
0
0
0
0
0
0
11
1
1
802
29
12 ~ write_decoder 3 1
0
1
1
1
1
139
802
29
12 ~ datapath 2 2
0
0
0
0
11
1
1
802
29
12 ~ write_decoder 4 2
0
1
1
1
1
139
802
3
13 ~ ~ 5 5
0
0
0
0
11
1
1
802
29
12 ~ write_decoder 5 3
0
1
1
1
1
139
802
3
13 ~ ~ 6 6
0
0
0
0
11
1
1
802
29
12 ~ write_decoder 6 4
0
1
1
1
1
139
802
3
13 ~ ~ 7 7
0
0
0
0
11
1
1
802
29
12 ~ write_decoder 7 5
0
1
1
1
1
139
802
3
13 ~ ~ 8 8
0
0
0
0
11
1
1
802
29
12 ~ write_decoder 8 6
0
1
1
1
1
139
802
3
13 ~ ~ 9 9
0
0
0
0
11
1
1
802
29
12 ~ write_decoder 9 7
0
1
1
1
1
139
802
3
13 ~ ~ 10 10
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 98 0
72
7
1
R_DECOD
1
107
0
1
1
1
546
work
0
1
1
read_decoder
0
0
0
0
0
1
12
read_decoder
cleopatra
0
0
1
6
11
1
1
802
29
12 ~ read_decoder 2 0
0
1
1
1
1
139
3
1
1
802
29
12 ~ datapath 7 7
0
1
1
r
0
0
0
0
0
0
0
0
0
11
1
1
802
29
12 ~ read_decoder 3 1
0
1
1
1
1
139
802
3
13 ~ ~ 0 0
0
0
0
0
11
1
1
802
29
12 ~ read_decoder 4 2
0
1
1
1
1
139
802
3
13 ~ ~ 1 1
0
0
0
0
11
1
1
802
29
12 ~ read_decoder 5 3
0
1
1
1
1
139
802
3
13 ~ ~ 2 2
0
0
0
0
11
1
1
802
29
12 ~ read_decoder 6 4
0
1
1
1
1
139
802
3
13 ~ ~ 3 3
0
0
0
0
11
1
1
802
29
12 ~ read_decoder 7 5
0
1
1
1
1
139
802
3
13 ~ ~ 4 4
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 104 0
89
8
1
ALU
1
107
0
1
1
1
546
work
0
1
1
ALU
0
0
0
0
0
1
12
alu
cleopatra
0
0
1
8
11
1
1
802
29
12 ~ alu 0 0
0
1
1
1
1
139
802
3
13 ~ ~ 21 21
0
0
0
0
11
1
1
802
29
12 ~ alu 1 1
0
1
1
1
1
139
802
3
13 ~ ~ 22 22
0
0
0
0
11
1
1
802
29
12 ~ alu 5 3
0
1
1
1
1
139
802
3
13 ~ ~ 23 23
0
0
0
0
11
1
1
802
29
12 ~ alu 4 2
0
1
1
1
1
139
3
1
1
802
29
12 ~ datapath 7 7
0
1
1
u
0
0
0
0
0
0
0
0
0
11
1
1
802
29
12 ~ alu 6 4
0
1
1
1
1
139
802
3
13 ~ ~ 11 11
0
0
0
0
11
1
1
802
29
12 ~ alu 7 5
0
1
1
1
1
139
802
3
13 ~ ~ 12 12
0
0
0
0
11
1
1
802
29
12 ~ alu 8 6
0
1
1
1
1
139
802
3
13 ~ ~ 13 13
0
0
0
0
11
1
1
802
29
12 ~ alu 9 7
0
1
1
1
1
139
802
3
13 ~ ~ 14 14
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 105 0
97
9
1
REG_STATUS
1
107
0
1
1
1
546
work
0
1
1
status_flags
0
0
0
0
0
1
12
status_flags
cleopatra
0
0
1
13
11
1
1
802
29
12 ~ status_flags 0 0
0
1
1
1
1
139
802
29
12 ~ datapath 0 0
0
0
0
0
11
1
1
802
29
12 ~ status_flags 1 1
0
1
1
1
1
139
802
29
12 ~ datapath 1 1
0
0
0
0
11
1
1
802
29
12 ~ status_flags 2 2
0
1
1
1
1
139
802
29
12 ~ datapath 2 2
0
0
0
0
11
1
1
802
29
12 ~ status_flags 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 11 11
0
0
0
0
11
1
1
802
29
12 ~ status_flags 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 12 12
0
0
0
0
11
1
1
802
29
12 ~ status_flags 5 5
0
1
1
1
1
139
802
3
13 ~ ~ 13 13
0
0
0
0
11
1
1
802
29
12 ~ status_flags 6 6
0
1
1
1
1
139
802
3
13 ~ ~ 14 14
0
0
0
0
11
1
1
802
29
12 ~ status_flags 7 7
0
1
1
1
1
139
3
1
1
802
29
12 ~ datapath 7 7
0
1
1
lnz
0
0
0
0
0
0
0
0
0
11
1
1
802
29
12 ~ status_flags 8 8
0
1
1
1
1
139
3
1
1
802
29
12 ~ datapath 7 7
0
1
1
lcv
0
0
0
0
0
0
0
0
0
11
1
1
802
29
12 ~ status_flags 9 9
0
1
1
1
1
139
802
29
12 ~ datapath 8 8
0
0
0
0
11
1
1
802
29
12 ~ status_flags 10 10
0
1
1
1
1
139
802
29
12 ~ datapath 9 9
0
0
0
0
11
1
1
802
29
12 ~ status_flags 11 11
0
1
1
1
1
139
802
29
12 ~ datapath 10 10
0
0
0
0
11
1
1
802
29
12 ~ status_flags 12 12
0
1
1
1
1
139
802
29
12 ~ datapath 11 11
0
0
0
0
0
0
0
0
I 000054 52 47            1112897241783 write_decoder
0_______
58
write_decoder
0
8
std
.
.
0
0
0
I 000050 52 43            1112897241844 reg_clear
0_______
58
reg_clear
0
5
std
.
.
0
0
0
I 000053 52 47            1112897241894 status_flags
0_______
58
status_flags
0
13
std
.
.
0
0
0
I 000053 52 46            1112897241964 read_decoder
0_______
58
read_decoder
0
6
std
.
.
0
0
0
I 000048 52 16660         1112897242034 control
98______
58
control
30
16
std
.
.
1
1
4
CleoStates_type
1
4
13 ~ ~ 0 0
27
0
1
1
1
0
1
1
1
1
1
0
0
0
1
1
0
4624070917402656768
0
0
0
0
1
13 ~ ~ 0 0
1
1
SIDLE
0
1
1
FETCH0
1
1
1
FETCH1
2
1
1
FETCH2
3
1
1
Sop1a
4
1
1
Sop1b
5
1
1
Sop2a
6
1
1
Sop2b
7
1
1
Sop3a
8
1
1
Sop3b
9
1
1
Salu
10
1
1
OP2jp1
11
1
1
OP2jp2
12
1
1
Sjump
13
1
1
Sjsr
14
0
64512 1024
0
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 16 1
42
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 17 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 17 0
42
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
NOT1
7169
1
13 ~ ~ 18 0
42
0
0
1
13 ~ ~ 16 1
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"0"
0
0
1
5
~std_logic_vector{3~downto~0}~132
513
5
13 ~ ~ 19 2
43
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 20 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~131
521
5
13 ~ ~ 20 0
43
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
NOT2
7169
1
13 ~ ~ 21 1
43
1
0
1
13 ~ ~ 19 2
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"1"
0
0
1
5
~std_logic_vector{3~downto~0}~134
513
5
13 ~ ~ 22 3
44
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 23 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~133
521
5
13 ~ ~ 23 0
44
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
STA1
7169
1
13 ~ ~ 24 2
44
2
0
1
13 ~ ~ 22 3
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"2"
0
0
1
5
~std_logic_vector{3~downto~0}~136
513
5
13 ~ ~ 25 4
45
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 26 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~135
521
5
13 ~ ~ 26 0
45
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
STA2
7169
1
13 ~ ~ 27 3
45
3
0
1
13 ~ ~ 25 4
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"3"
0
0
1
5
~std_logic_vector{3~downto~0}~138
513
5
13 ~ ~ 28 5
46
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 29 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~137
521
5
13 ~ ~ 29 0
46
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
LDA
7169
1
13 ~ ~ 30 4
46
4
0
1
13 ~ ~ 28 5
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"4"
0
0
1
5
~std_logic_vector{3~downto~0}~1310
513
5
13 ~ ~ 31 6
47
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 32 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~139
521
5
13 ~ ~ 32 0
47
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
ADD
7169
1
13 ~ ~ 33 5
47
5
0
1
13 ~ ~ 31 6
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"5"
0
0
1
5
~std_logic_vector{3~downto~0}~1312
513
5
13 ~ ~ 34 7
48
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 35 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1311
521
5
13 ~ ~ 35 0
48
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
ORL
7169
1
13 ~ ~ 36 6
48
6
0
1
13 ~ ~ 34 7
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"6"
0
0
1
5
~std_logic_vector{3~downto~0}~1314
513
5
13 ~ ~ 37 8
49
8
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 38 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1313
521
5
13 ~ ~ 38 0
49
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
ANDL
7169
1
13 ~ ~ 39 7
49
7
0
1
13 ~ ~ 37 8
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"7"
0
0
1
5
~std_logic_vector{3~downto~0}~1316
513
5
13 ~ ~ 40 9
50
9
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 41 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1315
521
5
13 ~ ~ 41 0
50
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
JMP
7169
1
13 ~ ~ 42 8
50
8
0
1
13 ~ ~ 40 9
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"8"
0
0
1
5
~std_logic_vector{3~downto~0}~1318
513
5
13 ~ ~ 43 10
51
10
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 44 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1317
521
5
13 ~ ~ 44 0
51
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
JC
7169
1
13 ~ ~ 45 9
51
9
0
1
13 ~ ~ 43 10
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"9"
0
0
1
5
~std_logic_vector{3~downto~0}~1320
513
5
13 ~ ~ 46 11
52
11
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 47 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1319
521
5
13 ~ ~ 47 0
52
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
JN
7169
1
13 ~ ~ 48 10
52
10
0
1
13 ~ ~ 46 11
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"A"
0
0
1
5
~std_logic_vector{3~downto~0}~1322
513
5
13 ~ ~ 49 12
53
12
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 50 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1321
521
5
13 ~ ~ 50 0
53
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
JZ
7169
1
13 ~ ~ 51 11
53
11
0
1
13 ~ ~ 49 12
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"B"
0
0
1
5
~std_logic_vector{3~downto~0}~1324
513
5
13 ~ ~ 52 13
54
13
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 53 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1323
521
5
13 ~ ~ 53 0
54
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
JSR
7169
1
13 ~ ~ 54 12
54
12
0
1
13 ~ ~ 52 13
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"C"
0
0
1
5
~std_logic_vector{3~downto~0}~1326
513
5
13 ~ ~ 55 14
55
14
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 56 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1325
521
5
13 ~ ~ 56 0
55
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
RTS
7169
1
13 ~ ~ 57 13
55
13
0
1
13 ~ ~ 55 14
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"D"
0
0
1
5
~std_logic_vector{3~downto~0}~1328
513
5
13 ~ ~ 58 15
56
15
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 59 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1327
521
5
13 ~ ~ 59 0
56
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
JV
7169
1
13 ~ ~ 60 14
56
14
0
1
13 ~ ~ 58 15
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"E"
0
0
1
5
~std_logic_vector{3~downto~0}~1330
513
5
13 ~ ~ 61 16
57
16
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 62 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1329
521
5
13 ~ ~ 62 0
57
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
HLT
7169
1
13 ~ ~ 63 15
57
15
0
1
13 ~ ~ 61 16
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"F"
0
0
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 64 17
60
17
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 65 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 65 0
60
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
IM
7169
1
13 ~ ~ 66 16
60
16
0
1
13 ~ ~ 64 17
0
15 ieee std_logic_1164 5 3
1
1
145
1
"00"
0
0
1
5
~std_logic_vector{1~downto~0}~1332
513
5
13 ~ ~ 67 18
61
18
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 68 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~1331
521
5
13 ~ ~ 68 0
61
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
DIR
7169
1
13 ~ ~ 69 17
61
17
0
1
13 ~ ~ 67 18
0
15 ieee std_logic_1164 5 3
1
1
145
1
"01"
0
0
1
5
~std_logic_vector{1~downto~0}~1334
513
5
13 ~ ~ 70 19
62
19
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 71 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~1333
521
5
13 ~ ~ 71 0
62
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
IND
7169
1
13 ~ ~ 72 18
62
18
0
1
13 ~ ~ 70 19
0
15 ieee std_logic_1164 5 3
1
1
145
1
"10"
0
0
1
5
~std_logic_vector{1~downto~0}~1336
513
5
13 ~ ~ 73 20
63
20
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 74 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~1335
521
5
13 ~ ~ 74 0
63
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
REL
7169
1
13 ~ ~ 75 19
63
19
0
1
13 ~ ~ 73 20
0
15 ieee std_logic_1164 5 3
1
1
145
1
"11"
0
0
1
1
mar_pc
7169
1
13 ~ ~ 76 20
68
20
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"000"
0
0
0
88
1
1
145
1
"011"
0
0
0
88
1
1
145
1
"111"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
mar_mdr
7169
1
13 ~ ~ 77 21
69
21
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"000"
0
0
0
88
1
1
145
1
"001"
0
0
0
88
1
1
145
1
"100"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
mdr_MmarP
7169
1
13 ~ ~ 78 22
70
22
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"110"
0
0
0
88
1
1
145
1
"011"
0
0
0
88
1
1
145
1
"001"
0
0
0
88
1
1
145
69
0
49
0
0
0
88
1
1
145
69
0
49
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
mdr_Mmar
7169
1
13 ~ ~ 79 23
71
23
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"001"
0
0
0
88
1
1
145
1
"110"
0
0
0
88
1
1
145
1
"111"
0
0
0
88
1
1
145
69
0
49
0
0
0
88
1
1
145
69
0
49
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
mar_mdrpc
7169
1
13 ~ ~ 80 24
72
24
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"000"
0
0
0
88
1
1
145
1
"111"
0
0
0
88
1
1
145
1
"000"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
ir_mdr
7169
1
13 ~ ~ 81 25
73
25
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"010"
0
0
0
88
1
1
145
1
"001"
0
0
0
88
1
1
145
1
"100"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
pc_mdr
7169
1
13 ~ ~ 82 26
74
26
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"011"
0
0
0
88
1
1
145
1
"001"
0
0
0
88
1
1
145
1
"100"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
pc_mdrpc
7169
1
13 ~ ~ 83 27
75
27
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"011"
0
0
0
88
1
1
145
1
"111"
0
0
0
88
1
1
145
1
"000"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
rts_pc
7169
1
13 ~ ~ 84 28
76
28
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"101"
0
0
0
88
1
1
145
1
"011"
0
0
0
88
1
1
145
1
"111"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
nop
7169
1
13 ~ ~ 85 29
77
29
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"111"
0
0
0
88
1
1
145
1
"110"
0
0
0
88
1
1
145
1
"111"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
5
~std_logic_vector{3~downto~0}~1338
513
5
13 ~ ~ 86 21
79
21
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 87 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1337
521
5
13 ~ ~ 87 0
79
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
5
~internal_bus{7~downto~4}~13
513
5
13 ~ ~ 88 22
79
22
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
4616189618054758400
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
0
1
15 ~ cleo 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
7
i
1
7
13 ~ ~ 89 0
79
10
29
1
13 ~ ~ 86 21
0
15 ieee std_logic_1164 5 3
1
10
1
1
802
29
12 ~ control 4 4
0
1
0
1
0
1
0
0
1
145
147
1
7
0
0
0
0
0
0
0
1
145
147
1
4
0
0
0
0
1
13 ~ ~ 88 22
1
5
~std_logic_vector{1~downto~0}~1340
513
5
13 ~ ~ 90 23
80
23
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 91 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~1339
521
5
13 ~ ~ 91 0
80
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
5
~internal_bus{3~downto~2}~13
513
5
13 ~ ~ 92 24
80
24
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
4611686018427387904
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
0
1
15 ~ cleo 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
7
me
1
7
13 ~ ~ 93 1
80
11
29
1
13 ~ ~ 90 23
0
15 ieee std_logic_1164 5 3
1
10
1
1
802
29
12 ~ control 4 4
0
1
0
1
0
1
0
0
1
145
147
1
3
0
0
0
0
0
0
0
1
145
147
1
2
0
0
0
0
1
13 ~ ~ 92 24
1
3
salta
1
3
13 ~ ~ 94 2
82
12
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
logic_arith
1
3
13 ~ ~ 95 3
82
13
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
EA
1
3
13 ~ ~ 96 4
84
14
1
13 ~ ~ 0 0
1
0
0
1
3
PE
1
3
13 ~ ~ 97 5
84
15
1
13 ~ ~ 0 0
1
0
0
0
0
0
I 000044 52 789           1112897242114 alu
5_______
58
alu
0
11
std
.
.
1
1
5
~std_logic_vector{bus_size~downto~0}~13
513
5
13 ~ ~ 0 0
21
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
139
802
1
15 ~ cleo 0 0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~bus_size~downto~0~13
521
5
13 ~ ~ 1 0
21
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
139
802
1
15 ~ cleo 0 0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
A_bus_int
1
3
13 ~ ~ 2 0
21
8
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
B_bus_int
1
3
13 ~ ~ 3 1
21
9
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
C_bus_int
1
3
13 ~ ~ 4 2
21
10
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
I 000044 52 789           1112897242734 alu
5_______
58
alu
0
11
std
.
.
1
1
5
~std_logic_vector{bus_size~downto~0}~13
513
5
13 ~ ~ 0 0
21
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
139
802
1
15 ~ cleo 0 0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~bus_size~downto~0~13
521
5
13 ~ ~ 1 0
21
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
139
802
1
15 ~ cleo 0 0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
A_bus_int
1
3
13 ~ ~ 2 0
21
8
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
B_bus_int
1
3
13 ~ ~ 3 1
21
9
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
C_bus_int
1
3
13 ~ ~ 4 2
21
10
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
I 000048 52 16660         1112897242805 control
98______
58
control
30
16
std
.
.
1
1
4
CleoStates_type
1
4
13 ~ ~ 0 0
27
0
1
1
1
0
1
1
1
1
1
0
0
0
1
1
0
4624070917402656768
0
0
0
0
1
13 ~ ~ 0 0
1
1
SIDLE
0
1
1
FETCH0
1
1
1
FETCH1
2
1
1
FETCH2
3
1
1
Sop1a
4
1
1
Sop1b
5
1
1
Sop2a
6
1
1
Sop2b
7
1
1
Sop3a
8
1
1
Sop3b
9
1
1
Salu
10
1
1
OP2jp1
11
1
1
OP2jp2
12
1
1
Sjump
13
1
1
Sjsr
14
0
64512 1024
0
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 16 1
42
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 17 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 17 0
42
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
NOT1
7169
1
13 ~ ~ 18 0
42
0
0
1
13 ~ ~ 16 1
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"0"
0
0
1
5
~std_logic_vector{3~downto~0}~132
513
5
13 ~ ~ 19 2
43
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 20 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~131
521
5
13 ~ ~ 20 0
43
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
NOT2
7169
1
13 ~ ~ 21 1
43
1
0
1
13 ~ ~ 19 2
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"1"
0
0
1
5
~std_logic_vector{3~downto~0}~134
513
5
13 ~ ~ 22 3
44
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 23 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~133
521
5
13 ~ ~ 23 0
44
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
STA1
7169
1
13 ~ ~ 24 2
44
2
0
1
13 ~ ~ 22 3
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"2"
0
0
1
5
~std_logic_vector{3~downto~0}~136
513
5
13 ~ ~ 25 4
45
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 26 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~135
521
5
13 ~ ~ 26 0
45
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
STA2
7169
1
13 ~ ~ 27 3
45
3
0
1
13 ~ ~ 25 4
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"3"
0
0
1
5
~std_logic_vector{3~downto~0}~138
513
5
13 ~ ~ 28 5
46
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 29 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~137
521
5
13 ~ ~ 29 0
46
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
LDA
7169
1
13 ~ ~ 30 4
46
4
0
1
13 ~ ~ 28 5
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"4"
0
0
1
5
~std_logic_vector{3~downto~0}~1310
513
5
13 ~ ~ 31 6
47
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 32 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~139
521
5
13 ~ ~ 32 0
47
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
ADD
7169
1
13 ~ ~ 33 5
47
5
0
1
13 ~ ~ 31 6
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"5"
0
0
1
5
~std_logic_vector{3~downto~0}~1312
513
5
13 ~ ~ 34 7
48
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 35 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1311
521
5
13 ~ ~ 35 0
48
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
ORL
7169
1
13 ~ ~ 36 6
48
6
0
1
13 ~ ~ 34 7
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"6"
0
0
1
5
~std_logic_vector{3~downto~0}~1314
513
5
13 ~ ~ 37 8
49
8
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 38 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1313
521
5
13 ~ ~ 38 0
49
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
ANDL
7169
1
13 ~ ~ 39 7
49
7
0
1
13 ~ ~ 37 8
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"7"
0
0
1
5
~std_logic_vector{3~downto~0}~1316
513
5
13 ~ ~ 40 9
50
9
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 41 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1315
521
5
13 ~ ~ 41 0
50
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
JMP
7169
1
13 ~ ~ 42 8
50
8
0
1
13 ~ ~ 40 9
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"8"
0
0
1
5
~std_logic_vector{3~downto~0}~1318
513
5
13 ~ ~ 43 10
51
10
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 44 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1317
521
5
13 ~ ~ 44 0
51
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
JC
7169
1
13 ~ ~ 45 9
51
9
0
1
13 ~ ~ 43 10
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"9"
0
0
1
5
~std_logic_vector{3~downto~0}~1320
513
5
13 ~ ~ 46 11
52
11
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 47 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1319
521
5
13 ~ ~ 47 0
52
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
JN
7169
1
13 ~ ~ 48 10
52
10
0
1
13 ~ ~ 46 11
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"A"
0
0
1
5
~std_logic_vector{3~downto~0}~1322
513
5
13 ~ ~ 49 12
53
12
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 50 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1321
521
5
13 ~ ~ 50 0
53
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
JZ
7169
1
13 ~ ~ 51 11
53
11
0
1
13 ~ ~ 49 12
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"B"
0
0
1
5
~std_logic_vector{3~downto~0}~1324
513
5
13 ~ ~ 52 13
54
13
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 53 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1323
521
5
13 ~ ~ 53 0
54
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
JSR
7169
1
13 ~ ~ 54 12
54
12
0
1
13 ~ ~ 52 13
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"C"
0
0
1
5
~std_logic_vector{3~downto~0}~1326
513
5
13 ~ ~ 55 14
55
14
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 56 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1325
521
5
13 ~ ~ 56 0
55
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
RTS
7169
1
13 ~ ~ 57 13
55
13
0
1
13 ~ ~ 55 14
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"D"
0
0
1
5
~std_logic_vector{3~downto~0}~1328
513
5
13 ~ ~ 58 15
56
15
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 59 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1327
521
5
13 ~ ~ 59 0
56
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
JV
7169
1
13 ~ ~ 60 14
56
14
0
1
13 ~ ~ 58 15
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"E"
0
0
1
5
~std_logic_vector{3~downto~0}~1330
513
5
13 ~ ~ 61 16
57
16
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 62 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1329
521
5
13 ~ ~ 62 0
57
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
HLT
7169
1
13 ~ ~ 63 15
57
15
0
1
13 ~ ~ 61 16
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"F"
0
0
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 64 17
60
17
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 65 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 65 0
60
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
IM
7169
1
13 ~ ~ 66 16
60
16
0
1
13 ~ ~ 64 17
0
15 ieee std_logic_1164 5 3
1
1
145
1
"00"
0
0
1
5
~std_logic_vector{1~downto~0}~1332
513
5
13 ~ ~ 67 18
61
18
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 68 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~1331
521
5
13 ~ ~ 68 0
61
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
DIR
7169
1
13 ~ ~ 69 17
61
17
0
1
13 ~ ~ 67 18
0
15 ieee std_logic_1164 5 3
1
1
145
1
"01"
0
0
1
5
~std_logic_vector{1~downto~0}~1334
513
5
13 ~ ~ 70 19
62
19
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 71 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~1333
521
5
13 ~ ~ 71 0
62
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
IND
7169
1
13 ~ ~ 72 18
62
18
0
1
13 ~ ~ 70 19
0
15 ieee std_logic_1164 5 3
1
1
145
1
"10"
0
0
1
5
~std_logic_vector{1~downto~0}~1336
513
5
13 ~ ~ 73 20
63
20
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 74 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~1335
521
5
13 ~ ~ 74 0
63
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
REL
7169
1
13 ~ ~ 75 19
63
19
0
1
13 ~ ~ 73 20
0
15 ieee std_logic_1164 5 3
1
1
145
1
"11"
0
0
1
1
mar_pc
7169
1
13 ~ ~ 76 20
68
20
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"000"
0
0
0
88
1
1
145
1
"011"
0
0
0
88
1
1
145
1
"111"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
mar_mdr
7169
1
13 ~ ~ 77 21
69
21
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"000"
0
0
0
88
1
1
145
1
"001"
0
0
0
88
1
1
145
1
"100"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
mdr_MmarP
7169
1
13 ~ ~ 78 22
70
22
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"110"
0
0
0
88
1
1
145
1
"011"
0
0
0
88
1
1
145
1
"001"
0
0
0
88
1
1
145
69
0
49
0
0
0
88
1
1
145
69
0
49
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
mdr_Mmar
7169
1
13 ~ ~ 79 23
71
23
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"001"
0
0
0
88
1
1
145
1
"110"
0
0
0
88
1
1
145
1
"111"
0
0
0
88
1
1
145
69
0
49
0
0
0
88
1
1
145
69
0
49
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
mar_mdrpc
7169
1
13 ~ ~ 80 24
72
24
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"000"
0
0
0
88
1
1
145
1
"111"
0
0
0
88
1
1
145
1
"000"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
ir_mdr
7169
1
13 ~ ~ 81 25
73
25
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"010"
0
0
0
88
1
1
145
1
"001"
0
0
0
88
1
1
145
1
"100"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
pc_mdr
7169
1
13 ~ ~ 82 26
74
26
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"011"
0
0
0
88
1
1
145
1
"001"
0
0
0
88
1
1
145
1
"100"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
pc_mdrpc
7169
1
13 ~ ~ 83 27
75
27
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"011"
0
0
0
88
1
1
145
1
"111"
0
0
0
88
1
1
145
1
"000"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
rts_pc
7169
1
13 ~ ~ 84 28
76
28
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"101"
0
0
0
88
1
1
145
1
"011"
0
0
0
88
1
1
145
1
"111"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
nop
7169
1
13 ~ ~ 85 29
77
29
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"111"
0
0
0
88
1
1
145
1
"110"
0
0
0
88
1
1
145
1
"111"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
5
~std_logic_vector{3~downto~0}~1338
513
5
13 ~ ~ 86 21
79
21
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 87 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1337
521
5
13 ~ ~ 87 0
79
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
5
~internal_bus{7~downto~4}~13
513
5
13 ~ ~ 88 22
79
22
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
4616189618054758400
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
0
1
15 ~ cleo 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
7
i
1
7
13 ~ ~ 89 0
79
10
29
1
13 ~ ~ 86 21
0
15 ieee std_logic_1164 5 3
1
10
1
1
802
29
12 ~ control 4 4
0
1
0
1
0
1
0
0
1
145
147
1
7
0
0
0
0
0
0
0
1
145
147
1
4
0
0
0
0
1
13 ~ ~ 88 22
1
5
~std_logic_vector{1~downto~0}~1340
513
5
13 ~ ~ 90 23
80
23
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 91 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~1339
521
5
13 ~ ~ 91 0
80
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
5
~internal_bus{3~downto~2}~13
513
5
13 ~ ~ 92 24
80
24
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
4611686018427387904
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
0
1
15 ~ cleo 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
7
me
1
7
13 ~ ~ 93 1
80
11
29
1
13 ~ ~ 90 23
0
15 ieee std_logic_1164 5 3
1
10
1
1
802
29
12 ~ control 4 4
0
1
0
1
0
1
0
0
1
145
147
1
3
0
0
0
0
0
0
0
1
145
147
1
2
0
0
0
0
1
13 ~ ~ 92 24
1
3
salta
1
3
13 ~ ~ 94 2
82
12
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
logic_arith
1
3
13 ~ ~ 95 3
82
13
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
EA
1
3
13 ~ ~ 96 4
84
14
1
13 ~ ~ 0 0
1
0
0
1
3
PE
1
3
13 ~ ~ 97 5
84
15
1
13 ~ ~ 0 0
1
0
0
0
0
0
I 000053 52 46            1112897242875 read_decoder
0_______
58
read_decoder
0
6
std
.
.
0
0
0
I 000053 52 47            1112897242945 status_flags
0_______
58
status_flags
0
13
std
.
.
0
0
0
I 000050 52 43            1112897243025 reg_clear
0_______
58
reg_clear
0
5
std
.
.
0
0
0
I 000054 52 47            1112897243075 write_decoder
0_______
58
write_decoder
0
8
std
.
.
0
0
0
I 000056 52 1268          1112897243135 tb_architecture
12______
58
TB_ARCHITECTURE
0
5
std
.
.
1
1
18
reg_clear
1
18
13 ~ ~ 0 0
32
0
1
29
clock
16385
29
13 ~ ~ 1 0
34
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
16385
29
13 ~ ~ 2 0
35
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ce
16385
29
13 ~ ~ 3 0
36
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
D
16385
29
13 ~ ~ 4 0
37
3
67
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
29
Q
16385
29
13 ~ ~ 5 0
38
4
68
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
0
0
5
1
3
clock
1
3
13 ~ ~ 6 0
42
0
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
reset
1
3
13 ~ ~ 7 1
43
1
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
ce
1
3
13 ~ ~ 8 2
44
2
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
D
1
3
13 ~ ~ 9 3
45
3
1
15 ~ cleo 19 1
3
0
0
1
3
Q
1
3
13 ~ ~ 10 4
47
4
1
15 ~ cleo 19 1
3
0
0
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 11 0
54
0
1
UUT
1
114
1
reg_clear
0
1
18
13 ~ ~ 0 0
0
0
1
5
11
1
1
802
29
13 ~ ~ 1 0
0
1
1
1
1
139
802
3
13 ~ ~ 6 0
0
0
0
0
11
1
1
802
29
13 ~ ~ 2 0
0
1
1
1
1
139
802
3
13 ~ ~ 7 1
0
0
0
0
11
1
1
802
29
13 ~ ~ 3 0
0
1
1
1
1
139
802
3
13 ~ ~ 8 2
0
0
0
0
11
1
1
802
29
13 ~ ~ 4 0
0
1
1
1
1
139
802
3
13 ~ ~ 9 3
0
0
0
0
11
1
1
802
29
13 ~ ~ 5 0
0
1
1
1
1
139
802
3
13 ~ ~ 10 4
0
0
0
0
0
1
0
0
I 000056 52 2947          1112897243206 tb_architecture
22______
58
TB_ARCHITECTURE
0
8
std
.
.
1
1
18
alu
1
18
13 ~ ~ 0 0
33
0
1
29
A_bus
16385
29
13 ~ ~ 1 0
35
0
67
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
29
B_bus
16385
29
13 ~ ~ 2 0
36
1
67
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{2~downto~0}~13
16897
5
13 ~ ~ 3 0
37
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~13
521
5
13 ~ ~ 4 0
37
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
alu_op
16385
29
13 ~ ~ 5 0
37
2
67
0
1
13 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
1
29
C_Bus
16385
29
13 ~ ~ 6 0
38
3
68
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
29
n_inst
16385
29
13 ~ ~ 7 0
39
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
z_inst
16385
29
13 ~ ~ 8 0
40
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
c_inst
16385
29
13 ~ ~ 9 0
41
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
v_inst
16385
29
13 ~ ~ 10 0
42
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
8
1
3
A_bus
1
3
13 ~ ~ 11 0
46
0
1
15 ~ cleo 19 1
3
0
0
1
3
B_bus
1
3
13 ~ ~ 12 1
47
1
1
15 ~ cleo 19 1
3
0
0
1
5
~std_logic_vector{2~downto~0}~132
513
5
13 ~ ~ 13 1
48
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 14 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~131
521
5
13 ~ ~ 14 0
48
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
alu_op
1
3
13 ~ ~ 15 2
48
2
1
13 ~ ~ 13 1
0
15 ieee std_logic_1164 5 3
1
1
145
1
"000"
0
0
0
1
3
C_Bus
1
3
13 ~ ~ 16 3
50
3
1
15 ~ cleo 19 1
3
0
0
1
3
n_inst
1
3
13 ~ ~ 17 4
51
4
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
z_inst
1
3
13 ~ ~ 18 5
52
5
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
c_inst
1
3
13 ~ ~ 19 6
53
6
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
v_inst
1
3
13 ~ ~ 20 7
54
7
1
15 ieee std_logic_1164 4 2
3
0
0
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 21 0
61
0
1
UUT
1
114
1
alu
0
1
18
13 ~ ~ 0 0
0
0
1
8
11
1
1
802
29
13 ~ ~ 1 0
0
1
1
1
1
139
802
3
13 ~ ~ 11 0
0
0
0
0
11
1
1
802
29
13 ~ ~ 2 0
0
1
1
1
1
139
802
3
13 ~ ~ 12 1
0
0
0
0
11
1
1
802
29
13 ~ ~ 5 0
0
1
1
1
1
139
802
3
13 ~ ~ 15 2
0
0
0
0
11
1
1
802
29
13 ~ ~ 6 0
0
1
1
1
1
139
802
3
13 ~ ~ 16 3
0
0
0
0
11
1
1
802
29
13 ~ ~ 7 0
0
1
1
1
1
139
802
3
13 ~ ~ 17 4
0
0
0
0
11
1
1
802
29
13 ~ ~ 8 0
0
1
1
1
1
139
802
3
13 ~ ~ 18 5
0
0
0
0
11
1
1
802
29
13 ~ ~ 9 0
0
1
1
1
1
139
802
3
13 ~ ~ 19 6
0
0
0
0
11
1
1
802
29
13 ~ ~ 10 0
0
1
1
1
1
139
802
3
13 ~ ~ 20 7
0
0
0
0
0
1
0
0
I 000049 52 7965          1112897243286 datapath
106_____
58
datapath
0
36
std
.
.
1
1
3
r_mdr
1
3
13 ~ ~ 0 0
22
12
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
r_ir
1
3
13 ~ ~ 1 1
22
13
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
r_pc
1
3
13 ~ ~ 2 2
22
14
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
r_ac
1
3
13 ~ ~ 3 3
22
15
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
r_rs
1
3
13 ~ ~ 4 4
22
16
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
w_mar
1
3
13 ~ ~ 5 5
23
17
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
w_mdr
1
3
13 ~ ~ 6 6
23
18
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
w_ir
1
3
13 ~ ~ 7 7
23
19
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
w_pc
1
3
13 ~ ~ 8 8
23
20
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
w_ac
1
3
13 ~ ~ 9 9
23
21
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
w_rs
1
3
13 ~ ~ 10 10
23
22
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
n_inst
1
3
13 ~ ~ 11 11
24
23
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
z_inst
1
3
13 ~ ~ 12 12
24
24
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
c_inst
1
3
13 ~ ~ 13 13
24
25
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
v_inst
1
3
13 ~ ~ 14 14
24
26
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
outmux
1
3
13 ~ ~ 15 15
25
27
1
15 ~ cleo 19 1
3
0
0
1
3
mdr
1
3
13 ~ ~ 16 16
25
28
1
15 ~ cleo 19 1
3
0
0
1
3
ir_int
1
3
13 ~ ~ 17 17
25
29
1
15 ~ cleo 19 1
3
0
0
1
3
pc
1
3
13 ~ ~ 18 18
25
30
1
15 ~ cleo 19 1
3
0
0
1
3
ac
1
3
13 ~ ~ 19 19
25
31
1
15 ~ cleo 19 1
3
0
0
1
3
rs
1
3
13 ~ ~ 20 20
25
32
1
15 ~ cleo 19 1
3
0
0
1
3
busA
1
3
13 ~ ~ 21 21
26
33
1
15 ~ cleo 19 1
3
0
0
1
3
busB
1
3
13 ~ ~ 22 22
26
34
1
15 ~ cleo 19 1
3
0
0
1
3
busC
1
3
13 ~ ~ 23 23
26
35
1
15 ~ cleo 19 1
3
0
0
0
1
10
1
39
39
39
~
1
39
13 ~ ~ 91 0
46
0
1
REG_MAR
1
107
0
1
1
1
546
work
0
1
1
reg_clear
0
0
0
0
0
1
12
reg_clear
cleopatra
0
0
1
5
11
1
1
802
29
12 ~ reg_clear 0 0
0
1
1
1
1
139
802
29
12 ~ datapath 0 0
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 1 1
0
1
1
1
1
139
802
29
12 ~ datapath 1 1
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 5 5
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 23 23
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 4 4
0
1
1
1
1
139
802
29
12 ~ datapath 3 3
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 92 0
48
1
1
REG_MDR
1
107
0
1
1
1
546
work
0
1
1
reg_clear
0
0
0
0
0
1
12
reg_clear
cleopatra
0
0
1
5
11
1
1
802
29
12 ~ reg_clear 0 0
0
1
1
1
1
139
802
29
12 ~ datapath 0 0
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 1 1
0
1
1
1
1
139
802
29
12 ~ datapath 1 1
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 6 6
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 15 15
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 16 16
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 93 0
50
2
1
REG_IR
1
107
0
1
1
1
546
work
0
1
1
reg_clear
0
0
0
0
0
1
12
reg_clear
cleopatra
0
0
1
5
11
1
1
802
29
12 ~ reg_clear 0 0
0
1
1
1
1
139
802
29
12 ~ datapath 0 0
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 1 1
0
1
1
1
1
139
802
29
12 ~ datapath 1 1
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 7 7
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 23 23
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 17 17
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 94 0
52
3
1
REG_PC
1
107
0
1
1
1
546
work
0
1
1
reg_clear
0
0
0
0
0
1
12
reg_clear
cleopatra
0
0
1
5
11
1
1
802
29
12 ~ reg_clear 0 0
0
1
1
1
1
139
802
29
12 ~ datapath 0 0
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 1 1
0
1
1
1
1
139
802
29
12 ~ datapath 1 1
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 8 8
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 23 23
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 18 18
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 95 0
54
4
1
REG_AC
1
107
0
1
1
1
546
work
0
1
1
reg_clear
0
0
0
0
0
1
12
reg_clear
cleopatra
0
0
1
5
11
1
1
802
29
12 ~ reg_clear 0 0
0
1
1
1
1
139
802
29
12 ~ datapath 0 0
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 1 1
0
1
1
1
1
139
802
29
12 ~ datapath 1 1
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 9 9
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 23 23
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 19 19
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 96 0
56
5
1
REG_RS
1
107
0
1
1
1
546
work
0
1
1
reg_clear
0
0
0
0
0
1
12
reg_clear
cleopatra
0
0
1
5
11
1
1
802
29
12 ~ reg_clear 0 0
0
1
1
1
1
139
802
29
12 ~ datapath 0 0
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 1 1
0
1
1
1
1
139
802
29
12 ~ datapath 1 1
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 10 10
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 23 23
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 20 20
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 97 0
63
6
1
W_DECOD
1
107
0
1
1
1
546
work
0
1
1
write_decoder
0
0
0
0
0
1
12
write_decoder
cleopatra
0
0
1
8
11
1
1
802
29
12 ~ write_decoder 2 0
0
1
1
1
1
139
3
1
1
802
29
12 ~ datapath 7 7
0
1
1
w
0
0
0
0
0
0
0
0
0
11
1
1
802
29
12 ~ write_decoder 3 1
0
1
1
1
1
139
802
29
12 ~ datapath 2 2
0
0
0
0
11
1
1
802
29
12 ~ write_decoder 4 2
0
1
1
1
1
139
802
3
13 ~ ~ 5 5
0
0
0
0
11
1
1
802
29
12 ~ write_decoder 5 3
0
1
1
1
1
139
802
3
13 ~ ~ 6 6
0
0
0
0
11
1
1
802
29
12 ~ write_decoder 6 4
0
1
1
1
1
139
802
3
13 ~ ~ 7 7
0
0
0
0
11
1
1
802
29
12 ~ write_decoder 7 5
0
1
1
1
1
139
802
3
13 ~ ~ 8 8
0
0
0
0
11
1
1
802
29
12 ~ write_decoder 8 6
0
1
1
1
1
139
802
3
13 ~ ~ 9 9
0
0
0
0
11
1
1
802
29
12 ~ write_decoder 9 7
0
1
1
1
1
139
802
3
13 ~ ~ 10 10
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 98 0
72
7
1
R_DECOD
1
107
0
1
1
1
546
work
0
1
1
read_decoder
0
0
0
0
0
1
12
read_decoder
cleopatra
0
0
1
6
11
1
1
802
29
12 ~ read_decoder 2 0
0
1
1
1
1
139
3
1
1
802
29
12 ~ datapath 7 7
0
1
1
r
0
0
0
0
0
0
0
0
0
11
1
1
802
29
12 ~ read_decoder 3 1
0
1
1
1
1
139
802
3
13 ~ ~ 0 0
0
0
0
0
11
1
1
802
29
12 ~ read_decoder 4 2
0
1
1
1
1
139
802
3
13 ~ ~ 1 1
0
0
0
0
11
1
1
802
29
12 ~ read_decoder 5 3
0
1
1
1
1
139
802
3
13 ~ ~ 2 2
0
0
0
0
11
1
1
802
29
12 ~ read_decoder 6 4
0
1
1
1
1
139
802
3
13 ~ ~ 3 3
0
0
0
0
11
1
1
802
29
12 ~ read_decoder 7 5
0
1
1
1
1
139
802
3
13 ~ ~ 4 4
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 104 0
89
8
1
ALU
1
107
0
1
1
1
546
work
0
1
1
ALU
0
0
0
0
0
1
12
alu
cleopatra
0
0
1
8
11
1
1
802
29
12 ~ alu 0 0
0
1
1
1
1
139
802
3
13 ~ ~ 21 21
0
0
0
0
11
1
1
802
29
12 ~ alu 1 1
0
1
1
1
1
139
802
3
13 ~ ~ 22 22
0
0
0
0
11
1
1
802
29
12 ~ alu 5 3
0
1
1
1
1
139
802
3
13 ~ ~ 23 23
0
0
0
0
11
1
1
802
29
12 ~ alu 4 2
0
1
1
1
1
139
3
1
1
802
29
12 ~ datapath 7 7
0
1
1
u
0
0
0
0
0
0
0
0
0
11
1
1
802
29
12 ~ alu 6 4
0
1
1
1
1
139
802
3
13 ~ ~ 11 11
0
0
0
0
11
1
1
802
29
12 ~ alu 7 5
0
1
1
1
1
139
802
3
13 ~ ~ 12 12
0
0
0
0
11
1
1
802
29
12 ~ alu 8 6
0
1
1
1
1
139
802
3
13 ~ ~ 13 13
0
0
0
0
11
1
1
802
29
12 ~ alu 9 7
0
1
1
1
1
139
802
3
13 ~ ~ 14 14
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 105 0
97
9
1
REG_STATUS
1
107
0
1
1
1
546
work
0
1
1
status_flags
0
0
0
0
0
1
12
status_flags
cleopatra
0
0
1
13
11
1
1
802
29
12 ~ status_flags 0 0
0
1
1
1
1
139
802
29
12 ~ datapath 0 0
0
0
0
0
11
1
1
802
29
12 ~ status_flags 1 1
0
1
1
1
1
139
802
29
12 ~ datapath 1 1
0
0
0
0
11
1
1
802
29
12 ~ status_flags 2 2
0
1
1
1
1
139
802
29
12 ~ datapath 2 2
0
0
0
0
11
1
1
802
29
12 ~ status_flags 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 11 11
0
0
0
0
11
1
1
802
29
12 ~ status_flags 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 12 12
0
0
0
0
11
1
1
802
29
12 ~ status_flags 5 5
0
1
1
1
1
139
802
3
13 ~ ~ 13 13
0
0
0
0
11
1
1
802
29
12 ~ status_flags 6 6
0
1
1
1
1
139
802
3
13 ~ ~ 14 14
0
0
0
0
11
1
1
802
29
12 ~ status_flags 7 7
0
1
1
1
1
139
3
1
1
802
29
12 ~ datapath 7 7
0
1
1
lnz
0
0
0
0
0
0
0
0
0
11
1
1
802
29
12 ~ status_flags 8 8
0
1
1
1
1
139
3
1
1
802
29
12 ~ datapath 7 7
0
1
1
lcv
0
0
0
0
0
0
0
0
0
11
1
1
802
29
12 ~ status_flags 9 9
0
1
1
1
1
139
802
29
12 ~ datapath 8 8
0
0
0
0
11
1
1
802
29
12 ~ status_flags 10 10
0
1
1
1
1
139
802
29
12 ~ datapath 9 9
0
0
0
0
11
1
1
802
29
12 ~ status_flags 11 11
0
1
1
1
1
139
802
29
12 ~ datapath 10 10
0
0
0
0
11
1
1
802
29
12 ~ status_flags 12 12
0
1
1
1
1
139
802
29
12 ~ datapath 11 11
0
0
0
0
0
0
0
0
I 000050 52 2346          1112897243346 cleopatra
79______
58
cleopatra
0
16
std
.
.
1
1
3
uins
1
3
13 ~ ~ 0 0
43
9
1
15 ~ cleo 22 3
3
0
0
1
3
n
1
3
13 ~ ~ 1 1
44
10
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
z
1
3
13 ~ ~ 2 2
44
11
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
c
1
3
13 ~ ~ 3 3
44
12
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
v
1
3
13 ~ ~ 4 4
44
13
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
ir
1
3
13 ~ ~ 5 5
45
14
1
15 ~ cleo 19 1
3
0
0
1
3
hold_int
1
3
13 ~ ~ 6 6
46
15
1
15 ieee std_logic_1164 4 2
3
0
0
0
1
2
1
39
39
39
~
1
39
13 ~ ~ 77 0
63
0
1
DP
1
107
0
1
1
1
546
work
0
1
1
datapath
0
0
0
0
0
1
12
datapath
cleopatra
0
0
1
12
11
1
1
802
29
12 ~ datapath 0 0
0
1
1
1
1
139
802
29
12 ~ cleopatra 0 0
0
0
0
0
11
1
1
802
29
12 ~ datapath 1 1
0
1
1
1
1
139
802
29
12 ~ cleopatra 1 1
0
0
0
0
11
1
1
802
29
12 ~ datapath 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 6 6
0
0
0
0
11
1
1
802
29
12 ~ datapath 3 3
0
1
1
1
1
139
802
29
12 ~ cleopatra 6 6
0
0
0
0
11
1
1
802
29
12 ~ datapath 5 5
0
1
1
1
1
139
802
29
12 ~ cleopatra 7 7
0
0
0
0
11
1
1
802
29
12 ~ datapath 6 6
0
1
1
1
1
139
802
29
12 ~ cleopatra 8 8
0
0
0
0
11
1
1
802
29
12 ~ datapath 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 5 5
0
0
0
0
11
1
1
802
29
12 ~ datapath 7 7
0
1
1
1
1
139
802
3
13 ~ ~ 0 0
0
0
0
0
11
1
1
802
29
12 ~ datapath 8 8
0
1
1
1
1
139
802
3
13 ~ ~ 1 1
0
0
0
0
11
1
1
802
29
12 ~ datapath 9 9
0
1
1
1
1
139
802
3
13 ~ ~ 2 2
0
0
0
0
11
1
1
802
29
12 ~ datapath 10 10
0
1
1
1
1
139
802
3
13 ~ ~ 3 3
0
0
0
0
11
1
1
802
29
12 ~ datapath 11 11
0
1
1
1
1
139
802
3
13 ~ ~ 4 4
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 78 0
67
1
1
CU
1
107
0
1
1
1
546
work
0
1
1
control
0
0
0
0
0
1
12
control
cleopatra
0
0
1
10
11
1
1
802
29
12 ~ control 1 1
0
1
1
1
1
139
802
29
12 ~ cleopatra 0 0
0
0
0
0
11
1
1
802
29
12 ~ control 0 0
0
1
1
1
1
139
802
29
12 ~ cleopatra 1 1
0
0
0
0
11
1
1
802
29
12 ~ control 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 6 6
0
0
0
0
11
1
1
802
29
12 ~ control 3 3
0
1
1
1
1
139
802
29
12 ~ cleopatra 3 3
0
0
0
0
11
1
1
802
29
12 ~ control 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 5 5
0
0
0
0
11
1
1
802
29
12 ~ control 9 9
0
1
1
1
1
139
802
3
13 ~ ~ 0 0
0
0
0
0
11
1
1
802
29
12 ~ control 5 5
0
1
1
1
1
139
802
3
13 ~ ~ 1 1
0
0
0
0
11
1
1
802
29
12 ~ control 6 6
0
1
1
1
1
139
802
3
13 ~ ~ 2 2
0
0
0
0
11
1
1
802
29
12 ~ control 7 7
0
1
1
1
1
139
802
3
13 ~ ~ 3 3
0
0
0
0
11
1
1
802
29
12 ~ control 8 8
0
1
1
1
1
139
802
3
13 ~ ~ 4 4
0
0
0
0
0
0
0
0
I 000056 52 2806          1112897243406 tb_architecture
26______
58
TB_ARCHITECTURE
0
12
std
.
.
1
1
18
datapath
1
18
13 ~ ~ 0 0
32
0
1
29
clock
16385
29
13 ~ ~ 1 0
34
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
16385
29
13 ~ ~ 2 0
35
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
hold
16385
29
13 ~ ~ 3 0
36
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
address
16385
29
13 ~ ~ 4 0
37
3
68
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
29
ir
16385
29
13 ~ ~ 5 0
38
4
68
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
29
datain
16385
29
13 ~ ~ 6 0
39
5
67
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
29
dataout
16385
29
13 ~ ~ 7 0
40
6
68
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
29
uins
16385
29
13 ~ ~ 8 0
41
7
67
0
1
15 ~ cleo 22 3
1
0
1
29
n
16385
29
13 ~ ~ 9 0
42
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
z
16385
29
13 ~ ~ 10 0
43
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
c
16385
29
13 ~ ~ 11 0
44
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
v
16385
29
13 ~ ~ 12 0
45
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
12
1
3
clock
1
3
13 ~ ~ 13 0
49
0
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
reset
1
3
13 ~ ~ 14 1
50
1
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
hold
1
3
13 ~ ~ 15 2
51
2
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
datain
1
3
13 ~ ~ 16 3
52
3
1
15 ~ cleo 19 1
3
0
0
1
3
uins
1
3
13 ~ ~ 17 4
53
4
1
15 ~ cleo 22 3
3
0
0
1
3
address
1
3
13 ~ ~ 18 5
55
5
1
15 ~ cleo 19 1
3
0
0
1
3
ir
1
3
13 ~ ~ 19 6
56
6
1
15 ~ cleo 19 1
3
0
0
1
3
dataout
1
3
13 ~ ~ 20 7
57
7
1
15 ~ cleo 19 1
3
0
0
1
3
n
1
3
13 ~ ~ 21 8
58
8
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
z
1
3
13 ~ ~ 22 9
59
9
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
c
1
3
13 ~ ~ 23 10
60
10
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
v
1
3
13 ~ ~ 24 11
61
11
1
15 ieee std_logic_1164 4 2
3
0
0
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 25 0
68
0
1
UUT
1
114
1
datapath
0
1
18
13 ~ ~ 0 0
0
0
1
12
11
1
1
802
29
13 ~ ~ 1 0
0
1
1
1
1
139
802
3
13 ~ ~ 13 0
0
0
0
0
11
1
1
802
29
13 ~ ~ 2 0
0
1
1
1
1
139
802
3
13 ~ ~ 14 1
0
0
0
0
11
1
1
802
29
13 ~ ~ 3 0
0
1
1
1
1
139
802
3
13 ~ ~ 15 2
0
0
0
0
11
1
1
802
29
13 ~ ~ 4 0
0
1
1
1
1
139
802
3
13 ~ ~ 18 5
0
0
0
0
11
1
1
802
29
13 ~ ~ 5 0
0
1
1
1
1
139
802
3
13 ~ ~ 19 6
0
0
0
0
11
1
1
802
29
13 ~ ~ 6 0
0
1
1
1
1
139
802
3
13 ~ ~ 16 3
0
0
0
0
11
1
1
802
29
13 ~ ~ 7 0
0
1
1
1
1
139
802
3
13 ~ ~ 20 7
0
0
0
0
11
1
1
802
29
13 ~ ~ 8 0
0
1
1
1
1
139
802
3
13 ~ ~ 17 4
0
0
0
0
11
1
1
802
29
13 ~ ~ 9 0
0
1
1
1
1
139
802
3
13 ~ ~ 21 8
0
0
0
0
11
1
1
802
29
13 ~ ~ 10 0
0
1
1
1
1
139
802
3
13 ~ ~ 22 9
0
0
0
0
11
1
1
802
29
13 ~ ~ 11 0
0
1
1
1
1
139
802
3
13 ~ ~ 23 10
0
0
0
0
11
1
1
802
29
13 ~ ~ 12 0
0
1
1
1
1
139
802
3
13 ~ ~ 24 11
0
0
0
0
0
1
0
0
I 000048 52 1784          1112897243496 tb_hold
16______
58
tb_hold
2
14
std
.
.
1
1
3
clock
1
3
13 ~ ~ 0 0
22
0
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
reset
1
3
13 ~ ~ 1 1
22
1
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
halt
1
3
13 ~ ~ 2 2
22
2
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
hold
1
3
13 ~ ~ 3 3
22
3
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
ce
1
3
13 ~ ~ 4 4
22
4
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
rw
1
3
13 ~ ~ 5 5
22
5
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
go
1
3
13 ~ ~ 6 6
22
6
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
address
1
3
13 ~ ~ 7 7
23
7
1
15 ~ cleo 19 1
3
0
0
1
3
data
1
3
13 ~ ~ 8 8
23
8
1
15 ~ cleo 19 1
3
0
0
1
3
datain
1
3
13 ~ ~ 9 9
23
9
1
15 ~ cleo 19 1
3
0
0
1
3
dataout
1
3
13 ~ ~ 10 10
23
10
1
15 ~ cleo 19 1
3
0
0
1
8
INFILE
1
8
13 ~ ~ 11 0
24
0
1
15 std textio 3 1
1
1
1
145
69
1
READ_MODE
0
0
1
0
0
1
145
1
"testa.txt"
0
0
0
1
3
memoria
1
3
13 ~ ~ 12 11
25
11
1
15 ~ cleo 21 2
3
0
0
1
3
ops
1
3
13 ~ ~ 13 12
26
12
1
15 STD STANDARD 75 4
3
0
0
1
3
endereco
1
3
13 ~ ~ 14 13
26
13
1
15 STD STANDARD 75 4
3
0
0
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 15 0
32
0
1
cpu
1
107
0
1
1
1
546
work
0
1
1
cleopatra
0
0
0
0
0
1
12
cleopatra
cleopatra
0
0
1
9
11
1
1
802
29
12 ~ cleopatra 1 1
0
1
1
1
1
139
802
3
13 ~ ~ 1 1
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 0 0
0
1
1
1
1
139
802
3
13 ~ ~ 0 0
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 2 2
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 3 3
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 4 4
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 5 5
0
1
1
1
1
139
802
3
13 ~ ~ 5 5
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 6 6
0
1
1
1
1
139
802
3
13 ~ ~ 7 7
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 7 7
0
1
1
1
1
139
802
3
13 ~ ~ 9 9
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 8 8
0
1
1
1
1
139
802
3
13 ~ ~ 10 10
0
0
0
0
0
0
0
0
I 000043 52 1779          1112897243586 tb
16______
58
tb
2
14
std
.
.
1
1
3
clock
1
3
13 ~ ~ 0 0
36
0
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
reset
1
3
13 ~ ~ 1 1
36
1
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
halt
1
3
13 ~ ~ 2 2
36
2
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
hold
1
3
13 ~ ~ 3 3
36
3
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
ce
1
3
13 ~ ~ 4 4
36
4
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
rw
1
3
13 ~ ~ 5 5
36
5
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
go
1
3
13 ~ ~ 6 6
36
6
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
address
1
3
13 ~ ~ 7 7
37
7
1
15 ~ cleo 19 1
3
0
0
1
3
data
1
3
13 ~ ~ 8 8
37
8
1
15 ~ cleo 19 1
3
0
0
1
3
datain
1
3
13 ~ ~ 9 9
37
9
1
15 ~ cleo 19 1
3
0
0
1
3
dataout
1
3
13 ~ ~ 10 10
37
10
1
15 ~ cleo 19 1
3
0
0
1
8
INFILE
1
8
13 ~ ~ 11 0
38
0
1
15 std textio 3 1
1
1
1
145
69
1
READ_MODE
0
0
1
0
0
1
145
1
"testa.txt"
0
0
0
1
3
memoria
1
3
13 ~ ~ 12 11
39
11
1
15 ~ cleo 21 2
3
0
0
1
3
ops
1
3
13 ~ ~ 13 12
40
12
1
15 STD STANDARD 75 4
3
0
0
1
3
endereco
1
3
13 ~ ~ 14 13
40
13
1
15 STD STANDARD 75 4
3
0
0
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 15 0
46
0
1
cpu
1
107
0
1
1
1
546
work
0
1
1
cleopatra
0
0
0
0
0
1
12
cleopatra
cleopatra
0
0
1
9
11
1
1
802
29
12 ~ cleopatra 1 1
0
1
1
1
1
139
802
3
13 ~ ~ 1 1
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 0 0
0
1
1
1
1
139
802
3
13 ~ ~ 0 0
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 2 2
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 3 3
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 4 4
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 5 5
0
1
1
1
1
139
802
3
13 ~ ~ 5 5
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 6 6
0
1
1
1
1
139
802
3
13 ~ ~ 7 7
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 7 7
0
1
1
1
1
139
802
3
13 ~ ~ 9 9
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 8 8
0
1
1
1
1
139
802
3
13 ~ ~ 10 10
0
0
0
0
0
0
0
0
I 000056 52 2806          1112897847103 tb_architecture
26______
58
TB_ARCHITECTURE
0
12
std
.
.
1
1
18
datapath
1
18
13 ~ ~ 0 0
32
0
1
29
clock
16385
29
13 ~ ~ 1 0
34
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
16385
29
13 ~ ~ 2 0
35
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
hold
16385
29
13 ~ ~ 3 0
36
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
address
16385
29
13 ~ ~ 4 0
37
3
68
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
29
ir
16385
29
13 ~ ~ 5 0
38
4
68
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
29
datain
16385
29
13 ~ ~ 6 0
39
5
67
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
29
dataout
16385
29
13 ~ ~ 7 0
40
6
68
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
29
uins
16385
29
13 ~ ~ 8 0
41
7
67
0
1
15 ~ cleo 22 3
1
0
1
29
n
16385
29
13 ~ ~ 9 0
42
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
z
16385
29
13 ~ ~ 10 0
43
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
c
16385
29
13 ~ ~ 11 0
44
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
v
16385
29
13 ~ ~ 12 0
45
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
12
1
3
clock
1
3
13 ~ ~ 13 0
49
0
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
reset
1
3
13 ~ ~ 14 1
50
1
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
hold
1
3
13 ~ ~ 15 2
51
2
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
datain
1
3
13 ~ ~ 16 3
52
3
1
15 ~ cleo 19 1
3
0
0
1
3
uins
1
3
13 ~ ~ 17 4
53
4
1
15 ~ cleo 22 3
3
0
0
1
3
address
1
3
13 ~ ~ 18 5
55
5
1
15 ~ cleo 19 1
3
0
0
1
3
ir
1
3
13 ~ ~ 19 6
56
6
1
15 ~ cleo 19 1
3
0
0
1
3
dataout
1
3
13 ~ ~ 20 7
57
7
1
15 ~ cleo 19 1
3
0
0
1
3
n
1
3
13 ~ ~ 21 8
58
8
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
z
1
3
13 ~ ~ 22 9
59
9
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
c
1
3
13 ~ ~ 23 10
60
10
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
v
1
3
13 ~ ~ 24 11
61
11
1
15 ieee std_logic_1164 4 2
3
0
0
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 25 0
68
0
1
UUT
1
114
1
datapath
0
1
18
13 ~ ~ 0 0
0
0
1
12
11
1
1
802
29
13 ~ ~ 1 0
0
1
1
1
1
139
802
3
13 ~ ~ 13 0
0
0
0
0
11
1
1
802
29
13 ~ ~ 2 0
0
1
1
1
1
139
802
3
13 ~ ~ 14 1
0
0
0
0
11
1
1
802
29
13 ~ ~ 3 0
0
1
1
1
1
139
802
3
13 ~ ~ 15 2
0
0
0
0
11
1
1
802
29
13 ~ ~ 4 0
0
1
1
1
1
139
802
3
13 ~ ~ 18 5
0
0
0
0
11
1
1
802
29
13 ~ ~ 5 0
0
1
1
1
1
139
802
3
13 ~ ~ 19 6
0
0
0
0
11
1
1
802
29
13 ~ ~ 6 0
0
1
1
1
1
139
802
3
13 ~ ~ 16 3
0
0
0
0
11
1
1
802
29
13 ~ ~ 7 0
0
1
1
1
1
139
802
3
13 ~ ~ 20 7
0
0
0
0
11
1
1
802
29
13 ~ ~ 8 0
0
1
1
1
1
139
802
3
13 ~ ~ 17 4
0
0
0
0
11
1
1
802
29
13 ~ ~ 9 0
0
1
1
1
1
139
802
3
13 ~ ~ 21 8
0
0
0
0
11
1
1
802
29
13 ~ ~ 10 0
0
1
1
1
1
139
802
3
13 ~ ~ 22 9
0
0
0
0
11
1
1
802
29
13 ~ ~ 11 0
0
1
1
1
1
139
802
3
13 ~ ~ 23 10
0
0
0
0
11
1
1
802
29
13 ~ ~ 12 0
0
1
1
1
1
139
802
3
13 ~ ~ 24 11
0
0
0
0
0
1
0
0
I 000049 52 7965          1112897856547 datapath
106_____
58
datapath
0
36
std
.
.
1
1
3
r_mdr
1
3
13 ~ ~ 0 0
22
12
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
r_ir
1
3
13 ~ ~ 1 1
22
13
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
r_pc
1
3
13 ~ ~ 2 2
22
14
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
r_ac
1
3
13 ~ ~ 3 3
22
15
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
r_rs
1
3
13 ~ ~ 4 4
22
16
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
w_mar
1
3
13 ~ ~ 5 5
23
17
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
w_mdr
1
3
13 ~ ~ 6 6
23
18
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
w_ir
1
3
13 ~ ~ 7 7
23
19
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
w_pc
1
3
13 ~ ~ 8 8
23
20
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
w_ac
1
3
13 ~ ~ 9 9
23
21
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
w_rs
1
3
13 ~ ~ 10 10
23
22
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
n_inst
1
3
13 ~ ~ 11 11
24
23
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
z_inst
1
3
13 ~ ~ 12 12
24
24
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
c_inst
1
3
13 ~ ~ 13 13
24
25
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
v_inst
1
3
13 ~ ~ 14 14
24
26
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
outmux
1
3
13 ~ ~ 15 15
25
27
1
15 ~ cleo 19 1
3
0
0
1
3
mdr
1
3
13 ~ ~ 16 16
25
28
1
15 ~ cleo 19 1
3
0
0
1
3
ir_int
1
3
13 ~ ~ 17 17
25
29
1
15 ~ cleo 19 1
3
0
0
1
3
pc
1
3
13 ~ ~ 18 18
25
30
1
15 ~ cleo 19 1
3
0
0
1
3
ac
1
3
13 ~ ~ 19 19
25
31
1
15 ~ cleo 19 1
3
0
0
1
3
rs
1
3
13 ~ ~ 20 20
25
32
1
15 ~ cleo 19 1
3
0
0
1
3
busA
1
3
13 ~ ~ 21 21
26
33
1
15 ~ cleo 19 1
3
0
0
1
3
busB
1
3
13 ~ ~ 22 22
26
34
1
15 ~ cleo 19 1
3
0
0
1
3
busC
1
3
13 ~ ~ 23 23
26
35
1
15 ~ cleo 19 1
3
0
0
0
1
10
1
39
39
39
~
1
39
13 ~ ~ 91 0
46
0
1
REG_MAR
1
107
0
1
1
1
546
work
0
1
1
reg_clear
0
0
0
0
0
1
12
reg_clear
cleopatra
0
0
1
5
11
1
1
802
29
12 ~ reg_clear 0 0
0
1
1
1
1
139
802
29
12 ~ datapath 0 0
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 1 1
0
1
1
1
1
139
802
29
12 ~ datapath 1 1
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 5 5
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 23 23
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 4 4
0
1
1
1
1
139
802
29
12 ~ datapath 3 3
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 92 0
48
1
1
REG_MDR
1
107
0
1
1
1
546
work
0
1
1
reg_clear
0
0
0
0
0
1
12
reg_clear
cleopatra
0
0
1
5
11
1
1
802
29
12 ~ reg_clear 0 0
0
1
1
1
1
139
802
29
12 ~ datapath 0 0
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 1 1
0
1
1
1
1
139
802
29
12 ~ datapath 1 1
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 6 6
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 15 15
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 16 16
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 93 0
50
2
1
REG_IR
1
107
0
1
1
1
546
work
0
1
1
reg_clear
0
0
0
0
0
1
12
reg_clear
cleopatra
0
0
1
5
11
1
1
802
29
12 ~ reg_clear 0 0
0
1
1
1
1
139
802
29
12 ~ datapath 0 0
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 1 1
0
1
1
1
1
139
802
29
12 ~ datapath 1 1
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 7 7
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 23 23
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 17 17
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 94 0
52
3
1
REG_PC
1
107
0
1
1
1
546
work
0
1
1
reg_clear
0
0
0
0
0
1
12
reg_clear
cleopatra
0
0
1
5
11
1
1
802
29
12 ~ reg_clear 0 0
0
1
1
1
1
139
802
29
12 ~ datapath 0 0
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 1 1
0
1
1
1
1
139
802
29
12 ~ datapath 1 1
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 8 8
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 23 23
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 18 18
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 95 0
54
4
1
REG_AC
1
107
0
1
1
1
546
work
0
1
1
reg_clear
0
0
0
0
0
1
12
reg_clear
cleopatra
0
0
1
5
11
1
1
802
29
12 ~ reg_clear 0 0
0
1
1
1
1
139
802
29
12 ~ datapath 0 0
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 1 1
0
1
1
1
1
139
802
29
12 ~ datapath 1 1
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 9 9
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 23 23
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 19 19
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 96 0
56
5
1
REG_RS
1
107
0
1
1
1
546
work
0
1
1
reg_clear
0
0
0
0
0
1
12
reg_clear
cleopatra
0
0
1
5
11
1
1
802
29
12 ~ reg_clear 0 0
0
1
1
1
1
139
802
29
12 ~ datapath 0 0
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 1 1
0
1
1
1
1
139
802
29
12 ~ datapath 1 1
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 10 10
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 23 23
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 20 20
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 97 0
63
6
1
W_DECOD
1
107
0
1
1
1
546
work
0
1
1
write_decoder
0
0
0
0
0
1
12
write_decoder
cleopatra
0
0
1
8
11
1
1
802
29
12 ~ write_decoder 2 0
0
1
1
1
1
139
3
1
1
802
29
12 ~ datapath 7 7
0
1
1
w
0
0
0
0
0
0
0
0
0
11
1
1
802
29
12 ~ write_decoder 3 1
0
1
1
1
1
139
802
29
12 ~ datapath 2 2
0
0
0
0
11
1
1
802
29
12 ~ write_decoder 4 2
0
1
1
1
1
139
802
3
13 ~ ~ 5 5
0
0
0
0
11
1
1
802
29
12 ~ write_decoder 5 3
0
1
1
1
1
139
802
3
13 ~ ~ 6 6
0
0
0
0
11
1
1
802
29
12 ~ write_decoder 6 4
0
1
1
1
1
139
802
3
13 ~ ~ 7 7
0
0
0
0
11
1
1
802
29
12 ~ write_decoder 7 5
0
1
1
1
1
139
802
3
13 ~ ~ 8 8
0
0
0
0
11
1
1
802
29
12 ~ write_decoder 8 6
0
1
1
1
1
139
802
3
13 ~ ~ 9 9
0
0
0
0
11
1
1
802
29
12 ~ write_decoder 9 7
0
1
1
1
1
139
802
3
13 ~ ~ 10 10
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 98 0
72
7
1
R_DECOD
1
107
0
1
1
1
546
work
0
1
1
read_decoder
0
0
0
0
0
1
12
read_decoder
cleopatra
0
0
1
6
11
1
1
802
29
12 ~ read_decoder 2 0
0
1
1
1
1
139
3
1
1
802
29
12 ~ datapath 7 7
0
1
1
r
0
0
0
0
0
0
0
0
0
11
1
1
802
29
12 ~ read_decoder 3 1
0
1
1
1
1
139
802
3
13 ~ ~ 0 0
0
0
0
0
11
1
1
802
29
12 ~ read_decoder 4 2
0
1
1
1
1
139
802
3
13 ~ ~ 1 1
0
0
0
0
11
1
1
802
29
12 ~ read_decoder 5 3
0
1
1
1
1
139
802
3
13 ~ ~ 2 2
0
0
0
0
11
1
1
802
29
12 ~ read_decoder 6 4
0
1
1
1
1
139
802
3
13 ~ ~ 3 3
0
0
0
0
11
1
1
802
29
12 ~ read_decoder 7 5
0
1
1
1
1
139
802
3
13 ~ ~ 4 4
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 104 0
89
8
1
ALU
1
107
0
1
1
1
546
work
0
1
1
ALU
0
0
0
0
0
1
12
alu
cleopatra
0
0
1
8
11
1
1
802
29
12 ~ alu 0 0
0
1
1
1
1
139
802
3
13 ~ ~ 21 21
0
0
0
0
11
1
1
802
29
12 ~ alu 1 1
0
1
1
1
1
139
802
3
13 ~ ~ 22 22
0
0
0
0
11
1
1
802
29
12 ~ alu 5 3
0
1
1
1
1
139
802
3
13 ~ ~ 23 23
0
0
0
0
11
1
1
802
29
12 ~ alu 4 2
0
1
1
1
1
139
3
1
1
802
29
12 ~ datapath 7 7
0
1
1
u
0
0
0
0
0
0
0
0
0
11
1
1
802
29
12 ~ alu 6 4
0
1
1
1
1
139
802
3
13 ~ ~ 11 11
0
0
0
0
11
1
1
802
29
12 ~ alu 7 5
0
1
1
1
1
139
802
3
13 ~ ~ 12 12
0
0
0
0
11
1
1
802
29
12 ~ alu 8 6
0
1
1
1
1
139
802
3
13 ~ ~ 13 13
0
0
0
0
11
1
1
802
29
12 ~ alu 9 7
0
1
1
1
1
139
802
3
13 ~ ~ 14 14
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 105 0
97
9
1
REG_STATUS
1
107
0
1
1
1
546
work
0
1
1
status_flags
0
0
0
0
0
1
12
status_flags
cleopatra
0
0
1
13
11
1
1
802
29
12 ~ status_flags 0 0
0
1
1
1
1
139
802
29
12 ~ datapath 0 0
0
0
0
0
11
1
1
802
29
12 ~ status_flags 1 1
0
1
1
1
1
139
802
29
12 ~ datapath 1 1
0
0
0
0
11
1
1
802
29
12 ~ status_flags 2 2
0
1
1
1
1
139
802
29
12 ~ datapath 2 2
0
0
0
0
11
1
1
802
29
12 ~ status_flags 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 11 11
0
0
0
0
11
1
1
802
29
12 ~ status_flags 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 12 12
0
0
0
0
11
1
1
802
29
12 ~ status_flags 5 5
0
1
1
1
1
139
802
3
13 ~ ~ 13 13
0
0
0
0
11
1
1
802
29
12 ~ status_flags 6 6
0
1
1
1
1
139
802
3
13 ~ ~ 14 14
0
0
0
0
11
1
1
802
29
12 ~ status_flags 7 7
0
1
1
1
1
139
3
1
1
802
29
12 ~ datapath 7 7
0
1
1
lnz
0
0
0
0
0
0
0
0
0
11
1
1
802
29
12 ~ status_flags 8 8
0
1
1
1
1
139
3
1
1
802
29
12 ~ datapath 7 7
0
1
1
lcv
0
0
0
0
0
0
0
0
0
11
1
1
802
29
12 ~ status_flags 9 9
0
1
1
1
1
139
802
29
12 ~ datapath 8 8
0
0
0
0
11
1
1
802
29
12 ~ status_flags 10 10
0
1
1
1
1
139
802
29
12 ~ datapath 9 9
0
0
0
0
11
1
1
802
29
12 ~ status_flags 11 11
0
1
1
1
1
139
802
29
12 ~ datapath 10 10
0
0
0
0
11
1
1
802
29
12 ~ status_flags 12 12
0
1
1
1
1
139
802
29
12 ~ datapath 11 11
0
0
0
0
0
0
0
0
I 000056 52 2806          1112897856828 tb_architecture
26______
58
TB_ARCHITECTURE
0
12
std
.
.
1
1
18
datapath
1
18
13 ~ ~ 0 0
32
0
1
29
clock
16385
29
13 ~ ~ 1 0
34
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
16385
29
13 ~ ~ 2 0
35
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
hold
16385
29
13 ~ ~ 3 0
36
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
address
16385
29
13 ~ ~ 4 0
37
3
68
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
29
ir
16385
29
13 ~ ~ 5 0
38
4
68
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
29
datain
16385
29
13 ~ ~ 6 0
39
5
67
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
29
dataout
16385
29
13 ~ ~ 7 0
40
6
68
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
29
uins
16385
29
13 ~ ~ 8 0
41
7
67
0
1
15 ~ cleo 22 3
1
0
1
29
n
16385
29
13 ~ ~ 9 0
42
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
z
16385
29
13 ~ ~ 10 0
43
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
c
16385
29
13 ~ ~ 11 0
44
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
v
16385
29
13 ~ ~ 12 0
45
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
12
1
3
clock
1
3
13 ~ ~ 13 0
49
0
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
reset
1
3
13 ~ ~ 14 1
50
1
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
hold
1
3
13 ~ ~ 15 2
51
2
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
datain
1
3
13 ~ ~ 16 3
52
3
1
15 ~ cleo 19 1
3
0
0
1
3
uins
1
3
13 ~ ~ 17 4
53
4
1
15 ~ cleo 22 3
3
0
0
1
3
address
1
3
13 ~ ~ 18 5
55
5
1
15 ~ cleo 19 1
3
0
0
1
3
ir
1
3
13 ~ ~ 19 6
56
6
1
15 ~ cleo 19 1
3
0
0
1
3
dataout
1
3
13 ~ ~ 20 7
57
7
1
15 ~ cleo 19 1
3
0
0
1
3
n
1
3
13 ~ ~ 21 8
58
8
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
z
1
3
13 ~ ~ 22 9
59
9
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
c
1
3
13 ~ ~ 23 10
60
10
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
v
1
3
13 ~ ~ 24 11
61
11
1
15 ieee std_logic_1164 4 2
3
0
0
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 25 0
68
0
1
UUT
1
114
1
datapath
0
1
18
13 ~ ~ 0 0
0
0
1
12
11
1
1
802
29
13 ~ ~ 1 0
0
1
1
1
1
139
802
3
13 ~ ~ 13 0
0
0
0
0
11
1
1
802
29
13 ~ ~ 2 0
0
1
1
1
1
139
802
3
13 ~ ~ 14 1
0
0
0
0
11
1
1
802
29
13 ~ ~ 3 0
0
1
1
1
1
139
802
3
13 ~ ~ 15 2
0
0
0
0
11
1
1
802
29
13 ~ ~ 4 0
0
1
1
1
1
139
802
3
13 ~ ~ 18 5
0
0
0
0
11
1
1
802
29
13 ~ ~ 5 0
0
1
1
1
1
139
802
3
13 ~ ~ 19 6
0
0
0
0
11
1
1
802
29
13 ~ ~ 6 0
0
1
1
1
1
139
802
3
13 ~ ~ 16 3
0
0
0
0
11
1
1
802
29
13 ~ ~ 7 0
0
1
1
1
1
139
802
3
13 ~ ~ 20 7
0
0
0
0
11
1
1
802
29
13 ~ ~ 8 0
0
1
1
1
1
139
802
3
13 ~ ~ 17 4
0
0
0
0
11
1
1
802
29
13 ~ ~ 9 0
0
1
1
1
1
139
802
3
13 ~ ~ 21 8
0
0
0
0
11
1
1
802
29
13 ~ ~ 10 0
0
1
1
1
1
139
802
3
13 ~ ~ 22 9
0
0
0
0
11
1
1
802
29
13 ~ ~ 11 0
0
1
1
1
1
139
802
3
13 ~ ~ 23 10
0
0
0
0
11
1
1
802
29
13 ~ ~ 12 0
0
1
1
1
1
139
802
3
13 ~ ~ 24 11
0
0
0
0
0
1
0
0
I 000049 52 7965          1113315992034 datapath
106_____
58
datapath
0
36
std
.
.
1
1
3
r_mdr
1
3
13 ~ ~ 0 0
22
12
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
r_ir
1
3
13 ~ ~ 1 1
22
13
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
r_pc
1
3
13 ~ ~ 2 2
22
14
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
r_ac
1
3
13 ~ ~ 3 3
22
15
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
r_rs
1
3
13 ~ ~ 4 4
22
16
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
w_mar
1
3
13 ~ ~ 5 5
23
17
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
w_mdr
1
3
13 ~ ~ 6 6
23
18
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
w_ir
1
3
13 ~ ~ 7 7
23
19
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
w_pc
1
3
13 ~ ~ 8 8
23
20
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
w_ac
1
3
13 ~ ~ 9 9
23
21
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
w_rs
1
3
13 ~ ~ 10 10
23
22
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
n_inst
1
3
13 ~ ~ 11 11
24
23
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
z_inst
1
3
13 ~ ~ 12 12
24
24
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
c_inst
1
3
13 ~ ~ 13 13
24
25
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
v_inst
1
3
13 ~ ~ 14 14
24
26
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
outmux
1
3
13 ~ ~ 15 15
25
27
1
15 ~ cleo 19 1
3
0
0
1
3
mdr
1
3
13 ~ ~ 16 16
25
28
1
15 ~ cleo 19 1
3
0
0
1
3
ir_int
1
3
13 ~ ~ 17 17
25
29
1
15 ~ cleo 19 1
3
0
0
1
3
pc
1
3
13 ~ ~ 18 18
25
30
1
15 ~ cleo 19 1
3
0
0
1
3
ac
1
3
13 ~ ~ 19 19
25
31
1
15 ~ cleo 19 1
3
0
0
1
3
rs
1
3
13 ~ ~ 20 20
25
32
1
15 ~ cleo 19 1
3
0
0
1
3
busA
1
3
13 ~ ~ 21 21
26
33
1
15 ~ cleo 19 1
3
0
0
1
3
busB
1
3
13 ~ ~ 22 22
26
34
1
15 ~ cleo 19 1
3
0
0
1
3
busC
1
3
13 ~ ~ 23 23
26
35
1
15 ~ cleo 19 1
3
0
0
0
1
10
1
39
39
39
~
1
39
13 ~ ~ 91 0
46
0
1
REG_MAR
1
107
0
1
1
1
546
work
0
1
1
reg_clear
0
0
0
0
0
1
12
reg_clear
cleopatra
0
0
1
5
11
1
1
802
29
12 ~ reg_clear 0 0
0
1
1
1
1
139
802
29
12 ~ datapath 0 0
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 1 1
0
1
1
1
1
139
802
29
12 ~ datapath 1 1
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 5 5
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 23 23
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 4 4
0
1
1
1
1
139
802
29
12 ~ datapath 3 3
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 92 0
48
1
1
REG_MDR
1
107
0
1
1
1
546
work
0
1
1
reg_clear
0
0
0
0
0
1
12
reg_clear
cleopatra
0
0
1
5
11
1
1
802
29
12 ~ reg_clear 0 0
0
1
1
1
1
139
802
29
12 ~ datapath 0 0
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 1 1
0
1
1
1
1
139
802
29
12 ~ datapath 1 1
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 6 6
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 15 15
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 16 16
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 93 0
50
2
1
REG_IR
1
107
0
1
1
1
546
work
0
1
1
reg_clear
0
0
0
0
0
1
12
reg_clear
cleopatra
0
0
1
5
11
1
1
802
29
12 ~ reg_clear 0 0
0
1
1
1
1
139
802
29
12 ~ datapath 0 0
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 1 1
0
1
1
1
1
139
802
29
12 ~ datapath 1 1
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 7 7
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 23 23
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 17 17
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 94 0
52
3
1
REG_PC
1
107
0
1
1
1
546
work
0
1
1
reg_clear
0
0
0
0
0
1
12
reg_clear
cleopatra
0
0
1
5
11
1
1
802
29
12 ~ reg_clear 0 0
0
1
1
1
1
139
802
29
12 ~ datapath 0 0
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 1 1
0
1
1
1
1
139
802
29
12 ~ datapath 1 1
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 8 8
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 23 23
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 18 18
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 95 0
54
4
1
REG_AC
1
107
0
1
1
1
546
work
0
1
1
reg_clear
0
0
0
0
0
1
12
reg_clear
cleopatra
0
0
1
5
11
1
1
802
29
12 ~ reg_clear 0 0
0
1
1
1
1
139
802
29
12 ~ datapath 0 0
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 1 1
0
1
1
1
1
139
802
29
12 ~ datapath 1 1
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 9 9
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 23 23
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 19 19
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 96 0
56
5
1
REG_RS
1
107
0
1
1
1
546
work
0
1
1
reg_clear
0
0
0
0
0
1
12
reg_clear
cleopatra
0
0
1
5
11
1
1
802
29
12 ~ reg_clear 0 0
0
1
1
1
1
139
802
29
12 ~ datapath 0 0
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 1 1
0
1
1
1
1
139
802
29
12 ~ datapath 1 1
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 10 10
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 23 23
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 20 20
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 97 0
63
6
1
W_DECOD
1
107
0
1
1
1
546
work
0
1
1
write_decoder
0
0
0
0
0
1
12
write_decoder
cleopatra
0
0
1
8
11
1
1
802
29
12 ~ write_decoder 2 0
0
1
1
1
1
139
3
1
1
802
29
12 ~ datapath 7 7
0
1
1
w
0
0
0
0
0
0
0
0
0
11
1
1
802
29
12 ~ write_decoder 3 1
0
1
1
1
1
139
802
29
12 ~ datapath 2 2
0
0
0
0
11
1
1
802
29
12 ~ write_decoder 4 2
0
1
1
1
1
139
802
3
13 ~ ~ 5 5
0
0
0
0
11
1
1
802
29
12 ~ write_decoder 5 3
0
1
1
1
1
139
802
3
13 ~ ~ 6 6
0
0
0
0
11
1
1
802
29
12 ~ write_decoder 6 4
0
1
1
1
1
139
802
3
13 ~ ~ 7 7
0
0
0
0
11
1
1
802
29
12 ~ write_decoder 7 5
0
1
1
1
1
139
802
3
13 ~ ~ 8 8
0
0
0
0
11
1
1
802
29
12 ~ write_decoder 8 6
0
1
1
1
1
139
802
3
13 ~ ~ 9 9
0
0
0
0
11
1
1
802
29
12 ~ write_decoder 9 7
0
1
1
1
1
139
802
3
13 ~ ~ 10 10
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 98 0
72
7
1
R_DECOD
1
107
0
1
1
1
546
work
0
1
1
read_decoder
0
0
0
0
0
1
12
read_decoder
cleopatra
0
0
1
6
11
1
1
802
29
12 ~ read_decoder 2 0
0
1
1
1
1
139
3
1
1
802
29
12 ~ datapath 7 7
0
1
1
r
0
0
0
0
0
0
0
0
0
11
1
1
802
29
12 ~ read_decoder 3 1
0
1
1
1
1
139
802
3
13 ~ ~ 0 0
0
0
0
0
11
1
1
802
29
12 ~ read_decoder 4 2
0
1
1
1
1
139
802
3
13 ~ ~ 1 1
0
0
0
0
11
1
1
802
29
12 ~ read_decoder 5 3
0
1
1
1
1
139
802
3
13 ~ ~ 2 2
0
0
0
0
11
1
1
802
29
12 ~ read_decoder 6 4
0
1
1
1
1
139
802
3
13 ~ ~ 3 3
0
0
0
0
11
1
1
802
29
12 ~ read_decoder 7 5
0
1
1
1
1
139
802
3
13 ~ ~ 4 4
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 104 0
89
8
1
ALU
1
107
0
1
1
1
546
work
0
1
1
ALU
0
0
0
0
0
1
12
alu
cleopatra
0
0
1
8
11
1
1
802
29
12 ~ alu 0 0
0
1
1
1
1
139
802
3
13 ~ ~ 21 21
0
0
0
0
11
1
1
802
29
12 ~ alu 1 1
0
1
1
1
1
139
802
3
13 ~ ~ 22 22
0
0
0
0
11
1
1
802
29
12 ~ alu 5 3
0
1
1
1
1
139
802
3
13 ~ ~ 23 23
0
0
0
0
11
1
1
802
29
12 ~ alu 4 2
0
1
1
1
1
139
3
1
1
802
29
12 ~ datapath 7 7
0
1
1
u
0
0
0
0
0
0
0
0
0
11
1
1
802
29
12 ~ alu 6 4
0
1
1
1
1
139
802
3
13 ~ ~ 11 11
0
0
0
0
11
1
1
802
29
12 ~ alu 7 5
0
1
1
1
1
139
802
3
13 ~ ~ 12 12
0
0
0
0
11
1
1
802
29
12 ~ alu 8 6
0
1
1
1
1
139
802
3
13 ~ ~ 13 13
0
0
0
0
11
1
1
802
29
12 ~ alu 9 7
0
1
1
1
1
139
802
3
13 ~ ~ 14 14
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 105 0
97
9
1
REG_STATUS
1
107
0
1
1
1
546
work
0
1
1
status_flags
0
0
0
0
0
1
12
status_flags
cleopatra
0
0
1
13
11
1
1
802
29
12 ~ status_flags 0 0
0
1
1
1
1
139
802
29
12 ~ datapath 0 0
0
0
0
0
11
1
1
802
29
12 ~ status_flags 1 1
0
1
1
1
1
139
802
29
12 ~ datapath 1 1
0
0
0
0
11
1
1
802
29
12 ~ status_flags 2 2
0
1
1
1
1
139
802
29
12 ~ datapath 2 2
0
0
0
0
11
1
1
802
29
12 ~ status_flags 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 11 11
0
0
0
0
11
1
1
802
29
12 ~ status_flags 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 12 12
0
0
0
0
11
1
1
802
29
12 ~ status_flags 5 5
0
1
1
1
1
139
802
3
13 ~ ~ 13 13
0
0
0
0
11
1
1
802
29
12 ~ status_flags 6 6
0
1
1
1
1
139
802
3
13 ~ ~ 14 14
0
0
0
0
11
1
1
802
29
12 ~ status_flags 7 7
0
1
1
1
1
139
3
1
1
802
29
12 ~ datapath 7 7
0
1
1
lnz
0
0
0
0
0
0
0
0
0
11
1
1
802
29
12 ~ status_flags 8 8
0
1
1
1
1
139
3
1
1
802
29
12 ~ datapath 7 7
0
1
1
lcv
0
0
0
0
0
0
0
0
0
11
1
1
802
29
12 ~ status_flags 9 9
0
1
1
1
1
139
802
29
12 ~ datapath 8 8
0
0
0
0
11
1
1
802
29
12 ~ status_flags 10 10
0
1
1
1
1
139
802
29
12 ~ datapath 9 9
0
0
0
0
11
1
1
802
29
12 ~ status_flags 11 11
0
1
1
1
1
139
802
29
12 ~ datapath 10 10
0
0
0
0
11
1
1
802
29
12 ~ status_flags 12 12
0
1
1
1
1
139
802
29
12 ~ datapath 11 11
0
0
0
0
0
0
0
0
I 000056 52 2806          1113315992555 tb_architecture
26______
58
TB_ARCHITECTURE
0
12
std
.
.
1
1
18
datapath
1
18
13 ~ ~ 0 0
32
0
1
29
clock
16385
29
13 ~ ~ 1 0
34
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
16385
29
13 ~ ~ 2 0
35
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
hold
16385
29
13 ~ ~ 3 0
36
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
address
16385
29
13 ~ ~ 4 0
37
3
68
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
29
ir
16385
29
13 ~ ~ 5 0
38
4
68
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
29
datain
16385
29
13 ~ ~ 6 0
39
5
67
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
29
dataout
16385
29
13 ~ ~ 7 0
40
6
68
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
29
uins
16385
29
13 ~ ~ 8 0
41
7
67
0
1
15 ~ cleo 22 3
1
0
1
29
n
16385
29
13 ~ ~ 9 0
42
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
z
16385
29
13 ~ ~ 10 0
43
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
c
16385
29
13 ~ ~ 11 0
44
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
v
16385
29
13 ~ ~ 12 0
45
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
12
1
3
clock
1
3
13 ~ ~ 13 0
49
0
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
reset
1
3
13 ~ ~ 14 1
50
1
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
hold
1
3
13 ~ ~ 15 2
51
2
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
datain
1
3
13 ~ ~ 16 3
52
3
1
15 ~ cleo 19 1
3
0
0
1
3
uins
1
3
13 ~ ~ 17 4
53
4
1
15 ~ cleo 22 3
3
0
0
1
3
address
1
3
13 ~ ~ 18 5
55
5
1
15 ~ cleo 19 1
3
0
0
1
3
ir
1
3
13 ~ ~ 19 6
56
6
1
15 ~ cleo 19 1
3
0
0
1
3
dataout
1
3
13 ~ ~ 20 7
57
7
1
15 ~ cleo 19 1
3
0
0
1
3
n
1
3
13 ~ ~ 21 8
58
8
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
z
1
3
13 ~ ~ 22 9
59
9
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
c
1
3
13 ~ ~ 23 10
60
10
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
v
1
3
13 ~ ~ 24 11
61
11
1
15 ieee std_logic_1164 4 2
3
0
0
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 25 0
68
0
1
UUT
1
114
1
datapath
0
1
18
13 ~ ~ 0 0
0
0
1
12
11
1
1
802
29
13 ~ ~ 1 0
0
1
1
1
1
139
802
3
13 ~ ~ 13 0
0
0
0
0
11
1
1
802
29
13 ~ ~ 2 0
0
1
1
1
1
139
802
3
13 ~ ~ 14 1
0
0
0
0
11
1
1
802
29
13 ~ ~ 3 0
0
1
1
1
1
139
802
3
13 ~ ~ 15 2
0
0
0
0
11
1
1
802
29
13 ~ ~ 4 0
0
1
1
1
1
139
802
3
13 ~ ~ 18 5
0
0
0
0
11
1
1
802
29
13 ~ ~ 5 0
0
1
1
1
1
139
802
3
13 ~ ~ 19 6
0
0
0
0
11
1
1
802
29
13 ~ ~ 6 0
0
1
1
1
1
139
802
3
13 ~ ~ 16 3
0
0
0
0
11
1
1
802
29
13 ~ ~ 7 0
0
1
1
1
1
139
802
3
13 ~ ~ 20 7
0
0
0
0
11
1
1
802
29
13 ~ ~ 8 0
0
1
1
1
1
139
802
3
13 ~ ~ 17 4
0
0
0
0
11
1
1
802
29
13 ~ ~ 9 0
0
1
1
1
1
139
802
3
13 ~ ~ 21 8
0
0
0
0
11
1
1
802
29
13 ~ ~ 10 0
0
1
1
1
1
139
802
3
13 ~ ~ 22 9
0
0
0
0
11
1
1
802
29
13 ~ ~ 11 0
0
1
1
1
1
139
802
3
13 ~ ~ 23 10
0
0
0
0
11
1
1
802
29
13 ~ ~ 12 0
0
1
1
1
1
139
802
3
13 ~ ~ 24 11
0
0
0
0
0
1
0
0
I 000040 11 31 1113316168266 control_tb
E control_tb VHDL
X control_tb
I 000041 11 166 1113316168266 control_tb
#VLB_VERSION 58
#INFO
control_tb
E 1113316168266
0
#ACCESS
~
cleopatra
cleo all .
.
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
#SPECIFICATION 
#END
I 000028 54 66 0 control_tb
12
1
12
00000027
1
./src/TestBench/control_TB.vhd
0
0 0 0 0 0 0
0
I 000056 52 2388          1113316187606 TB_ARCHITECTURE
22______
58
TB_ARCHITECTURE
0
10
std
.
.
1
1
18
control
1
18
13 ~ ~ 0 0
32
0
1
29
reset
16385
29
13 ~ ~ 1 0
34
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
clock
16385
29
13 ~ ~ 2 0
35
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
hold
16385
29
13 ~ ~ 3 0
36
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
halt
16385
29
13 ~ ~ 4 0
37
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ir
16385
29
13 ~ ~ 5 0
38
4
67
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
29
n
16385
29
13 ~ ~ 6 0
39
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
z
16385
29
13 ~ ~ 7 0
40
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
c
16385
29
13 ~ ~ 8 0
41
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
v
16385
29
13 ~ ~ 9 0
42
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
uins
16385
29
13 ~ ~ 10 0
43
9
68
0
1
15 ~ cleo 22 3
1
0
0
0
10
1
3
reset
1
3
13 ~ ~ 11 0
47
0
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
clock
1
3
13 ~ ~ 12 1
48
1
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
hold
1
3
13 ~ ~ 13 2
49
2
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
ir
1
3
13 ~ ~ 14 3
50
3
1
15 ~ cleo 19 1
3
0
0
1
3
n
1
3
13 ~ ~ 15 4
51
4
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
z
1
3
13 ~ ~ 16 5
52
5
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
c
1
3
13 ~ ~ 17 6
53
6
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
v
1
3
13 ~ ~ 18 7
54
7
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
halt
1
3
13 ~ ~ 19 8
56
8
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
uins
1
3
13 ~ ~ 20 9
57
9
1
15 ~ cleo 22 3
3
0
0
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 21 0
64
0
1
UUT
1
114
1
control
0
1
18
13 ~ ~ 0 0
0
0
1
10
11
1
1
802
29
13 ~ ~ 1 0
0
1
1
1
1
139
802
3
13 ~ ~ 11 0
0
0
0
0
11
1
1
802
29
13 ~ ~ 2 0
0
1
1
1
1
139
802
3
13 ~ ~ 12 1
0
0
0
0
11
1
1
802
29
13 ~ ~ 3 0
0
1
1
1
1
139
802
3
13 ~ ~ 13 2
0
0
0
0
11
1
1
802
29
13 ~ ~ 4 0
0
1
1
1
1
139
802
3
13 ~ ~ 19 8
0
0
0
0
11
1
1
802
29
13 ~ ~ 5 0
0
1
1
1
1
139
802
3
13 ~ ~ 14 3
0
0
0
0
11
1
1
802
29
13 ~ ~ 6 0
0
1
1
1
1
139
802
3
13 ~ ~ 15 4
0
0
0
0
11
1
1
802
29
13 ~ ~ 7 0
0
1
1
1
1
139
802
3
13 ~ ~ 16 5
0
0
0
0
11
1
1
802
29
13 ~ ~ 8 0
0
1
1
1
1
139
802
3
13 ~ ~ 17 6
0
0
0
0
11
1
1
802
29
13 ~ ~ 9 0
0
1
1
1
1
139
802
3
13 ~ ~ 18 7
0
0
0
0
11
1
1
802
29
13 ~ ~ 10 0
0
1
1
1
1
139
802
3
13 ~ ~ 20 9
0
0
0
0
0
1
0
0
I 000048 52 16660         1113316199443 control
98______
58
control
30
16
std
.
.
1
1
4
CleoStates_type
1
4
13 ~ ~ 0 0
27
0
1
1
1
0
1
1
1
1
1
0
0
0
1
1
0
4624070917402656768
0
0
0
0
1
13 ~ ~ 0 0
1
1
SIDLE
0
1
1
FETCH0
1
1
1
FETCH1
2
1
1
FETCH2
3
1
1
Sop1a
4
1
1
Sop1b
5
1
1
Sop2a
6
1
1
Sop2b
7
1
1
Sop3a
8
1
1
Sop3b
9
1
1
Salu
10
1
1
OP2jp1
11
1
1
OP2jp2
12
1
1
Sjump
13
1
1
Sjsr
14
0
64512 1024
0
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 16 1
42
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 17 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 17 0
42
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
NOT1
7169
1
13 ~ ~ 18 0
42
0
0
1
13 ~ ~ 16 1
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"0"
0
0
1
5
~std_logic_vector{3~downto~0}~132
513
5
13 ~ ~ 19 2
43
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 20 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~131
521
5
13 ~ ~ 20 0
43
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
NOT2
7169
1
13 ~ ~ 21 1
43
1
0
1
13 ~ ~ 19 2
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"1"
0
0
1
5
~std_logic_vector{3~downto~0}~134
513
5
13 ~ ~ 22 3
44
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 23 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~133
521
5
13 ~ ~ 23 0
44
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
STA1
7169
1
13 ~ ~ 24 2
44
2
0
1
13 ~ ~ 22 3
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"2"
0
0
1
5
~std_logic_vector{3~downto~0}~136
513
5
13 ~ ~ 25 4
45
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 26 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~135
521
5
13 ~ ~ 26 0
45
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
STA2
7169
1
13 ~ ~ 27 3
45
3
0
1
13 ~ ~ 25 4
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"3"
0
0
1
5
~std_logic_vector{3~downto~0}~138
513
5
13 ~ ~ 28 5
46
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 29 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~137
521
5
13 ~ ~ 29 0
46
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
LDA
7169
1
13 ~ ~ 30 4
46
4
0
1
13 ~ ~ 28 5
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"4"
0
0
1
5
~std_logic_vector{3~downto~0}~1310
513
5
13 ~ ~ 31 6
47
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 32 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~139
521
5
13 ~ ~ 32 0
47
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
ADD
7169
1
13 ~ ~ 33 5
47
5
0
1
13 ~ ~ 31 6
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"5"
0
0
1
5
~std_logic_vector{3~downto~0}~1312
513
5
13 ~ ~ 34 7
48
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 35 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1311
521
5
13 ~ ~ 35 0
48
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
ORL
7169
1
13 ~ ~ 36 6
48
6
0
1
13 ~ ~ 34 7
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"6"
0
0
1
5
~std_logic_vector{3~downto~0}~1314
513
5
13 ~ ~ 37 8
49
8
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 38 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1313
521
5
13 ~ ~ 38 0
49
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
ANDL
7169
1
13 ~ ~ 39 7
49
7
0
1
13 ~ ~ 37 8
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"7"
0
0
1
5
~std_logic_vector{3~downto~0}~1316
513
5
13 ~ ~ 40 9
50
9
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 41 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1315
521
5
13 ~ ~ 41 0
50
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
JMP
7169
1
13 ~ ~ 42 8
50
8
0
1
13 ~ ~ 40 9
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"8"
0
0
1
5
~std_logic_vector{3~downto~0}~1318
513
5
13 ~ ~ 43 10
51
10
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 44 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1317
521
5
13 ~ ~ 44 0
51
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
JC
7169
1
13 ~ ~ 45 9
51
9
0
1
13 ~ ~ 43 10
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"9"
0
0
1
5
~std_logic_vector{3~downto~0}~1320
513
5
13 ~ ~ 46 11
52
11
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 47 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1319
521
5
13 ~ ~ 47 0
52
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
JN
7169
1
13 ~ ~ 48 10
52
10
0
1
13 ~ ~ 46 11
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"A"
0
0
1
5
~std_logic_vector{3~downto~0}~1322
513
5
13 ~ ~ 49 12
53
12
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 50 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1321
521
5
13 ~ ~ 50 0
53
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
JZ
7169
1
13 ~ ~ 51 11
53
11
0
1
13 ~ ~ 49 12
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"B"
0
0
1
5
~std_logic_vector{3~downto~0}~1324
513
5
13 ~ ~ 52 13
54
13
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 53 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1323
521
5
13 ~ ~ 53 0
54
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
JSR
7169
1
13 ~ ~ 54 12
54
12
0
1
13 ~ ~ 52 13
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"C"
0
0
1
5
~std_logic_vector{3~downto~0}~1326
513
5
13 ~ ~ 55 14
55
14
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 56 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1325
521
5
13 ~ ~ 56 0
55
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
RTS
7169
1
13 ~ ~ 57 13
55
13
0
1
13 ~ ~ 55 14
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"D"
0
0
1
5
~std_logic_vector{3~downto~0}~1328
513
5
13 ~ ~ 58 15
56
15
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 59 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1327
521
5
13 ~ ~ 59 0
56
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
JV
7169
1
13 ~ ~ 60 14
56
14
0
1
13 ~ ~ 58 15
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"E"
0
0
1
5
~std_logic_vector{3~downto~0}~1330
513
5
13 ~ ~ 61 16
57
16
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 62 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1329
521
5
13 ~ ~ 62 0
57
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
HLT
7169
1
13 ~ ~ 63 15
57
15
0
1
13 ~ ~ 61 16
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"F"
0
0
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 64 17
60
17
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 65 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 65 0
60
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
IM
7169
1
13 ~ ~ 66 16
60
16
0
1
13 ~ ~ 64 17
0
15 ieee std_logic_1164 5 3
1
1
145
1
"00"
0
0
1
5
~std_logic_vector{1~downto~0}~1332
513
5
13 ~ ~ 67 18
61
18
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 68 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~1331
521
5
13 ~ ~ 68 0
61
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
DIR
7169
1
13 ~ ~ 69 17
61
17
0
1
13 ~ ~ 67 18
0
15 ieee std_logic_1164 5 3
1
1
145
1
"01"
0
0
1
5
~std_logic_vector{1~downto~0}~1334
513
5
13 ~ ~ 70 19
62
19
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 71 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~1333
521
5
13 ~ ~ 71 0
62
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
IND
7169
1
13 ~ ~ 72 18
62
18
0
1
13 ~ ~ 70 19
0
15 ieee std_logic_1164 5 3
1
1
145
1
"10"
0
0
1
5
~std_logic_vector{1~downto~0}~1336
513
5
13 ~ ~ 73 20
63
20
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 74 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~1335
521
5
13 ~ ~ 74 0
63
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
REL
7169
1
13 ~ ~ 75 19
63
19
0
1
13 ~ ~ 73 20
0
15 ieee std_logic_1164 5 3
1
1
145
1
"11"
0
0
1
1
mar_pc
7169
1
13 ~ ~ 76 20
68
20
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"000"
0
0
0
88
1
1
145
1
"011"
0
0
0
88
1
1
145
1
"111"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
mar_mdr
7169
1
13 ~ ~ 77 21
69
21
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"000"
0
0
0
88
1
1
145
1
"001"
0
0
0
88
1
1
145
1
"100"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
mdr_MmarP
7169
1
13 ~ ~ 78 22
70
22
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"110"
0
0
0
88
1
1
145
1
"011"
0
0
0
88
1
1
145
1
"001"
0
0
0
88
1
1
145
69
0
49
0
0
0
88
1
1
145
69
0
49
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
mdr_Mmar
7169
1
13 ~ ~ 79 23
71
23
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"001"
0
0
0
88
1
1
145
1
"110"
0
0
0
88
1
1
145
1
"111"
0
0
0
88
1
1
145
69
0
49
0
0
0
88
1
1
145
69
0
49
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
mar_mdrpc
7169
1
13 ~ ~ 80 24
72
24
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"000"
0
0
0
88
1
1
145
1
"111"
0
0
0
88
1
1
145
1
"000"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
ir_mdr
7169
1
13 ~ ~ 81 25
73
25
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"010"
0
0
0
88
1
1
145
1
"001"
0
0
0
88
1
1
145
1
"100"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
pc_mdr
7169
1
13 ~ ~ 82 26
74
26
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"011"
0
0
0
88
1
1
145
1
"001"
0
0
0
88
1
1
145
1
"100"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
pc_mdrpc
7169
1
13 ~ ~ 83 27
75
27
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"011"
0
0
0
88
1
1
145
1
"111"
0
0
0
88
1
1
145
1
"000"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
rts_pc
7169
1
13 ~ ~ 84 28
76
28
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"101"
0
0
0
88
1
1
145
1
"011"
0
0
0
88
1
1
145
1
"111"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
nop
7169
1
13 ~ ~ 85 29
77
29
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"111"
0
0
0
88
1
1
145
1
"110"
0
0
0
88
1
1
145
1
"111"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
5
~std_logic_vector{3~downto~0}~1338
513
5
13 ~ ~ 86 21
79
21
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 87 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1337
521
5
13 ~ ~ 87 0
79
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
5
~internal_bus{7~downto~4}~13
513
5
13 ~ ~ 88 22
79
22
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
4616189618054758400
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
0
1
15 ~ cleo 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
7
i
1
7
13 ~ ~ 89 0
79
10
29
1
13 ~ ~ 86 21
0
15 ieee std_logic_1164 5 3
1
10
1
1
802
29
12 ~ control 4 4
0
1
0
1
0
1
0
0
1
145
147
1
7
0
0
0
0
0
0
0
1
145
147
1
4
0
0
0
0
1
13 ~ ~ 88 22
1
5
~std_logic_vector{1~downto~0}~1340
513
5
13 ~ ~ 90 23
80
23
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 91 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~1339
521
5
13 ~ ~ 91 0
80
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
5
~internal_bus{3~downto~2}~13
513
5
13 ~ ~ 92 24
80
24
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
4611686018427387904
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
0
1
15 ~ cleo 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
7
me
1
7
13 ~ ~ 93 1
80
11
29
1
13 ~ ~ 90 23
0
15 ieee std_logic_1164 5 3
1
10
1
1
802
29
12 ~ control 4 4
0
1
0
1
0
1
0
0
1
145
147
1
3
0
0
0
0
0
0
0
1
145
147
1
2
0
0
0
0
1
13 ~ ~ 92 24
1
3
salta
1
3
13 ~ ~ 94 2
82
12
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
logic_arith
1
3
13 ~ ~ 95 3
82
13
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
EA
1
3
13 ~ ~ 96 4
84
14
1
13 ~ ~ 0 0
1
0
0
1
3
PE
1
3
13 ~ ~ 97 5
84
15
1
13 ~ ~ 0 0
1
0
0
0
0
0
I 000056 52 2388          1113316199753 tb_architecture
22______
58
TB_ARCHITECTURE
0
10
std
.
.
1
1
18
control
1
18
13 ~ ~ 0 0
32
0
1
29
reset
16385
29
13 ~ ~ 1 0
34
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
clock
16385
29
13 ~ ~ 2 0
35
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
hold
16385
29
13 ~ ~ 3 0
36
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
halt
16385
29
13 ~ ~ 4 0
37
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ir
16385
29
13 ~ ~ 5 0
38
4
67
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
29
n
16385
29
13 ~ ~ 6 0
39
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
z
16385
29
13 ~ ~ 7 0
40
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
c
16385
29
13 ~ ~ 8 0
41
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
v
16385
29
13 ~ ~ 9 0
42
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
uins
16385
29
13 ~ ~ 10 0
43
9
68
0
1
15 ~ cleo 22 3
1
0
0
0
10
1
3
reset
1
3
13 ~ ~ 11 0
47
0
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
clock
1
3
13 ~ ~ 12 1
48
1
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
hold
1
3
13 ~ ~ 13 2
49
2
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
ir
1
3
13 ~ ~ 14 3
50
3
1
15 ~ cleo 19 1
3
0
0
1
3
n
1
3
13 ~ ~ 15 4
51
4
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
z
1
3
13 ~ ~ 16 5
52
5
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
c
1
3
13 ~ ~ 17 6
53
6
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
v
1
3
13 ~ ~ 18 7
54
7
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
halt
1
3
13 ~ ~ 19 8
56
8
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
uins
1
3
13 ~ ~ 20 9
57
9
1
15 ~ cleo 22 3
3
0
0
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 21 0
64
0
1
UUT
1
114
1
control
0
1
18
13 ~ ~ 0 0
0
0
1
10
11
1
1
802
29
13 ~ ~ 1 0
0
1
1
1
1
139
802
3
13 ~ ~ 11 0
0
0
0
0
11
1
1
802
29
13 ~ ~ 2 0
0
1
1
1
1
139
802
3
13 ~ ~ 12 1
0
0
0
0
11
1
1
802
29
13 ~ ~ 3 0
0
1
1
1
1
139
802
3
13 ~ ~ 13 2
0
0
0
0
11
1
1
802
29
13 ~ ~ 4 0
0
1
1
1
1
139
802
3
13 ~ ~ 19 8
0
0
0
0
11
1
1
802
29
13 ~ ~ 5 0
0
1
1
1
1
139
802
3
13 ~ ~ 14 3
0
0
0
0
11
1
1
802
29
13 ~ ~ 6 0
0
1
1
1
1
139
802
3
13 ~ ~ 15 4
0
0
0
0
11
1
1
802
29
13 ~ ~ 7 0
0
1
1
1
1
139
802
3
13 ~ ~ 16 5
0
0
0
0
11
1
1
802
29
13 ~ ~ 8 0
0
1
1
1
1
139
802
3
13 ~ ~ 17 6
0
0
0
0
11
1
1
802
29
13 ~ ~ 9 0
0
1
1
1
1
139
802
3
13 ~ ~ 18 7
0
0
0
0
11
1
1
802
29
13 ~ ~ 10 0
0
1
1
1
1
139
802
3
13 ~ ~ 20 9
0
0
0
0
0
1
0
0
I 000048 52 16660         1113316735153 control
98______
58
control
30
16
std
.
.
1
1
4
CleoStates_type
1
4
13 ~ ~ 0 0
27
0
1
1
1
0
1
1
1
1
1
0
0
0
1
1
0
4624070917402656768
0
0
0
0
1
13 ~ ~ 0 0
1
1
SIDLE
0
1
1
FETCH0
1
1
1
FETCH1
2
1
1
FETCH2
3
1
1
Sop1a
4
1
1
Sop1b
5
1
1
Sop2a
6
1
1
Sop2b
7
1
1
Sop3a
8
1
1
Sop3b
9
1
1
Salu
10
1
1
OP2jp1
11
1
1
OP2jp2
12
1
1
Sjump
13
1
1
Sjsr
14
0
64512 1024
0
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 16 1
42
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 17 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 17 0
42
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
NOT1
7169
1
13 ~ ~ 18 0
42
0
0
1
13 ~ ~ 16 1
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"0"
0
0
1
5
~std_logic_vector{3~downto~0}~132
513
5
13 ~ ~ 19 2
43
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 20 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~131
521
5
13 ~ ~ 20 0
43
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
NOT2
7169
1
13 ~ ~ 21 1
43
1
0
1
13 ~ ~ 19 2
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"1"
0
0
1
5
~std_logic_vector{3~downto~0}~134
513
5
13 ~ ~ 22 3
44
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 23 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~133
521
5
13 ~ ~ 23 0
44
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
STA1
7169
1
13 ~ ~ 24 2
44
2
0
1
13 ~ ~ 22 3
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"2"
0
0
1
5
~std_logic_vector{3~downto~0}~136
513
5
13 ~ ~ 25 4
45
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 26 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~135
521
5
13 ~ ~ 26 0
45
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
STA2
7169
1
13 ~ ~ 27 3
45
3
0
1
13 ~ ~ 25 4
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"3"
0
0
1
5
~std_logic_vector{3~downto~0}~138
513
5
13 ~ ~ 28 5
46
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 29 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~137
521
5
13 ~ ~ 29 0
46
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
LDA
7169
1
13 ~ ~ 30 4
46
4
0
1
13 ~ ~ 28 5
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"4"
0
0
1
5
~std_logic_vector{3~downto~0}~1310
513
5
13 ~ ~ 31 6
47
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 32 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~139
521
5
13 ~ ~ 32 0
47
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
ADD
7169
1
13 ~ ~ 33 5
47
5
0
1
13 ~ ~ 31 6
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"5"
0
0
1
5
~std_logic_vector{3~downto~0}~1312
513
5
13 ~ ~ 34 7
48
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 35 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1311
521
5
13 ~ ~ 35 0
48
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
ORL
7169
1
13 ~ ~ 36 6
48
6
0
1
13 ~ ~ 34 7
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"6"
0
0
1
5
~std_logic_vector{3~downto~0}~1314
513
5
13 ~ ~ 37 8
49
8
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 38 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1313
521
5
13 ~ ~ 38 0
49
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
ANDL
7169
1
13 ~ ~ 39 7
49
7
0
1
13 ~ ~ 37 8
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"7"
0
0
1
5
~std_logic_vector{3~downto~0}~1316
513
5
13 ~ ~ 40 9
50
9
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 41 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1315
521
5
13 ~ ~ 41 0
50
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
JMP
7169
1
13 ~ ~ 42 8
50
8
0
1
13 ~ ~ 40 9
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"8"
0
0
1
5
~std_logic_vector{3~downto~0}~1318
513
5
13 ~ ~ 43 10
51
10
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 44 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1317
521
5
13 ~ ~ 44 0
51
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
JC
7169
1
13 ~ ~ 45 9
51
9
0
1
13 ~ ~ 43 10
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"9"
0
0
1
5
~std_logic_vector{3~downto~0}~1320
513
5
13 ~ ~ 46 11
52
11
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 47 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1319
521
5
13 ~ ~ 47 0
52
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
JN
7169
1
13 ~ ~ 48 10
52
10
0
1
13 ~ ~ 46 11
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"A"
0
0
1
5
~std_logic_vector{3~downto~0}~1322
513
5
13 ~ ~ 49 12
53
12
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 50 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1321
521
5
13 ~ ~ 50 0
53
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
JZ
7169
1
13 ~ ~ 51 11
53
11
0
1
13 ~ ~ 49 12
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"B"
0
0
1
5
~std_logic_vector{3~downto~0}~1324
513
5
13 ~ ~ 52 13
54
13
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 53 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1323
521
5
13 ~ ~ 53 0
54
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
JSR
7169
1
13 ~ ~ 54 12
54
12
0
1
13 ~ ~ 52 13
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"C"
0
0
1
5
~std_logic_vector{3~downto~0}~1326
513
5
13 ~ ~ 55 14
55
14
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 56 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1325
521
5
13 ~ ~ 56 0
55
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
RTS
7169
1
13 ~ ~ 57 13
55
13
0
1
13 ~ ~ 55 14
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"D"
0
0
1
5
~std_logic_vector{3~downto~0}~1328
513
5
13 ~ ~ 58 15
56
15
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 59 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1327
521
5
13 ~ ~ 59 0
56
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
JV
7169
1
13 ~ ~ 60 14
56
14
0
1
13 ~ ~ 58 15
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"E"
0
0
1
5
~std_logic_vector{3~downto~0}~1330
513
5
13 ~ ~ 61 16
57
16
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 62 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1329
521
5
13 ~ ~ 62 0
57
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
HLT
7169
1
13 ~ ~ 63 15
57
15
0
1
13 ~ ~ 61 16
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"F"
0
0
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 64 17
60
17
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 65 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 65 0
60
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
IM
7169
1
13 ~ ~ 66 16
60
16
0
1
13 ~ ~ 64 17
0
15 ieee std_logic_1164 5 3
1
1
145
1
"00"
0
0
1
5
~std_logic_vector{1~downto~0}~1332
513
5
13 ~ ~ 67 18
61
18
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 68 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~1331
521
5
13 ~ ~ 68 0
61
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
DIR
7169
1
13 ~ ~ 69 17
61
17
0
1
13 ~ ~ 67 18
0
15 ieee std_logic_1164 5 3
1
1
145
1
"01"
0
0
1
5
~std_logic_vector{1~downto~0}~1334
513
5
13 ~ ~ 70 19
62
19
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 71 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~1333
521
5
13 ~ ~ 71 0
62
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
IND
7169
1
13 ~ ~ 72 18
62
18
0
1
13 ~ ~ 70 19
0
15 ieee std_logic_1164 5 3
1
1
145
1
"10"
0
0
1
5
~std_logic_vector{1~downto~0}~1336
513
5
13 ~ ~ 73 20
63
20
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 74 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~1335
521
5
13 ~ ~ 74 0
63
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
REL
7169
1
13 ~ ~ 75 19
63
19
0
1
13 ~ ~ 73 20
0
15 ieee std_logic_1164 5 3
1
1
145
1
"11"
0
0
1
1
mar_pc
7169
1
13 ~ ~ 76 20
68
20
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"111"
0
0
0
88
1
1
145
1
"000"
0
0
0
88
1
1
145
1
"011"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
mar_mdr
7169
1
13 ~ ~ 77 21
69
21
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"100"
0
0
0
88
1
1
145
1
"000"
0
0
0
88
1
1
145
1
"001"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
mdr_MmarP
7169
1
13 ~ ~ 78 22
70
22
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"001"
0
0
0
88
1
1
145
1
"110"
0
0
0
88
1
1
145
1
"011"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
49
0
0
0
88
1
1
145
69
0
49
0
0
0
0
0
0
1
1
mdr_Mmar
7169
1
13 ~ ~ 79 23
71
23
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"111"
0
0
0
88
1
1
145
1
"001"
0
0
0
88
1
1
145
1
"110"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
49
0
0
0
88
1
1
145
69
0
49
0
0
0
0
0
0
1
1
mar_mdrpc
7169
1
13 ~ ~ 80 24
72
24
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"000"
0
0
0
88
1
1
145
1
"000"
0
0
0
88
1
1
145
1
"111"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
ir_mdr
7169
1
13 ~ ~ 81 25
73
25
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"100"
0
0
0
88
1
1
145
1
"010"
0
0
0
88
1
1
145
1
"001"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
pc_mdr
7169
1
13 ~ ~ 82 26
74
26
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"100"
0
0
0
88
1
1
145
1
"011"
0
0
0
88
1
1
145
1
"001"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
pc_mdrpc
7169
1
13 ~ ~ 83 27
75
27
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"000"
0
0
0
88
1
1
145
1
"011"
0
0
0
88
1
1
145
1
"111"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
rts_pc
7169
1
13 ~ ~ 84 28
76
28
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"111"
0
0
0
88
1
1
145
1
"101"
0
0
0
88
1
1
145
1
"011"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
nop
7169
1
13 ~ ~ 85 29
77
29
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"111"
0
0
0
88
1
1
145
1
"111"
0
0
0
88
1
1
145
1
"110"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
5
~std_logic_vector{3~downto~0}~1338
513
5
13 ~ ~ 86 21
79
21
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 87 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1337
521
5
13 ~ ~ 87 0
79
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
5
~internal_bus{7~downto~4}~13
513
5
13 ~ ~ 88 22
79
22
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
4616189618054758400
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
0
1
15 ~ cleo 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
7
i
1
7
13 ~ ~ 89 0
79
10
29
1
13 ~ ~ 86 21
0
15 ieee std_logic_1164 5 3
1
10
1
1
802
29
12 ~ control 4 4
0
1
0
1
0
1
0
0
1
145
147
1
7
0
0
0
0
0
0
0
1
145
147
1
4
0
0
0
0
1
13 ~ ~ 88 22
1
5
~std_logic_vector{1~downto~0}~1340
513
5
13 ~ ~ 90 23
80
23
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 91 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~1339
521
5
13 ~ ~ 91 0
80
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
5
~internal_bus{3~downto~2}~13
513
5
13 ~ ~ 92 24
80
24
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
4611686018427387904
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
0
1
15 ~ cleo 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
7
me
1
7
13 ~ ~ 93 1
80
11
29
1
13 ~ ~ 90 23
0
15 ieee std_logic_1164 5 3
1
10
1
1
802
29
12 ~ control 4 4
0
1
0
1
0
1
0
0
1
145
147
1
3
0
0
0
0
0
0
0
1
145
147
1
2
0
0
0
0
1
13 ~ ~ 92 24
1
3
salta
1
3
13 ~ ~ 94 2
82
12
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
logic_arith
1
3
13 ~ ~ 95 3
82
13
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
EA
1
3
13 ~ ~ 96 4
84
14
1
13 ~ ~ 0 0
1
0
0
1
3
PE
1
3
13 ~ ~ 97 5
84
15
1
13 ~ ~ 0 0
1
0
0
0
0
0
I 000048 52 16660         1113317198999 control
98______
58
control
30
16
std
.
.
1
1
4
CleoStates_type
1
4
13 ~ ~ 0 0
27
0
1
1
1
0
1
1
1
1
1
0
0
0
1
1
0
4624070917402656768
0
0
0
0
1
13 ~ ~ 0 0
1
1
SIDLE
0
1
1
FETCH0
1
1
1
FETCH1
2
1
1
FETCH2
3
1
1
Sop1a
4
1
1
Sop1b
5
1
1
Sop2a
6
1
1
Sop2b
7
1
1
Sop3a
8
1
1
Sop3b
9
1
1
Salu
10
1
1
OP2jp1
11
1
1
OP2jp2
12
1
1
Sjump
13
1
1
Sjsr
14
0
64512 1024
0
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 16 1
42
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 17 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 17 0
42
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
NOT1
7169
1
13 ~ ~ 18 0
42
0
0
1
13 ~ ~ 16 1
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"0"
0
0
1
5
~std_logic_vector{3~downto~0}~132
513
5
13 ~ ~ 19 2
43
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 20 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~131
521
5
13 ~ ~ 20 0
43
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
NOT2
7169
1
13 ~ ~ 21 1
43
1
0
1
13 ~ ~ 19 2
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"1"
0
0
1
5
~std_logic_vector{3~downto~0}~134
513
5
13 ~ ~ 22 3
44
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 23 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~133
521
5
13 ~ ~ 23 0
44
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
STA1
7169
1
13 ~ ~ 24 2
44
2
0
1
13 ~ ~ 22 3
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"2"
0
0
1
5
~std_logic_vector{3~downto~0}~136
513
5
13 ~ ~ 25 4
45
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 26 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~135
521
5
13 ~ ~ 26 0
45
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
STA2
7169
1
13 ~ ~ 27 3
45
3
0
1
13 ~ ~ 25 4
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"3"
0
0
1
5
~std_logic_vector{3~downto~0}~138
513
5
13 ~ ~ 28 5
46
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 29 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~137
521
5
13 ~ ~ 29 0
46
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
LDA
7169
1
13 ~ ~ 30 4
46
4
0
1
13 ~ ~ 28 5
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"4"
0
0
1
5
~std_logic_vector{3~downto~0}~1310
513
5
13 ~ ~ 31 6
47
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 32 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~139
521
5
13 ~ ~ 32 0
47
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
ADD
7169
1
13 ~ ~ 33 5
47
5
0
1
13 ~ ~ 31 6
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"5"
0
0
1
5
~std_logic_vector{3~downto~0}~1312
513
5
13 ~ ~ 34 7
48
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 35 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1311
521
5
13 ~ ~ 35 0
48
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
ORL
7169
1
13 ~ ~ 36 6
48
6
0
1
13 ~ ~ 34 7
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"6"
0
0
1
5
~std_logic_vector{3~downto~0}~1314
513
5
13 ~ ~ 37 8
49
8
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 38 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1313
521
5
13 ~ ~ 38 0
49
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
ANDL
7169
1
13 ~ ~ 39 7
49
7
0
1
13 ~ ~ 37 8
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"7"
0
0
1
5
~std_logic_vector{3~downto~0}~1316
513
5
13 ~ ~ 40 9
50
9
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 41 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1315
521
5
13 ~ ~ 41 0
50
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
JMP
7169
1
13 ~ ~ 42 8
50
8
0
1
13 ~ ~ 40 9
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"8"
0
0
1
5
~std_logic_vector{3~downto~0}~1318
513
5
13 ~ ~ 43 10
51
10
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 44 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1317
521
5
13 ~ ~ 44 0
51
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
JC
7169
1
13 ~ ~ 45 9
51
9
0
1
13 ~ ~ 43 10
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"9"
0
0
1
5
~std_logic_vector{3~downto~0}~1320
513
5
13 ~ ~ 46 11
52
11
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 47 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1319
521
5
13 ~ ~ 47 0
52
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
JN
7169
1
13 ~ ~ 48 10
52
10
0
1
13 ~ ~ 46 11
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"A"
0
0
1
5
~std_logic_vector{3~downto~0}~1322
513
5
13 ~ ~ 49 12
53
12
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 50 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1321
521
5
13 ~ ~ 50 0
53
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
JZ
7169
1
13 ~ ~ 51 11
53
11
0
1
13 ~ ~ 49 12
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"B"
0
0
1
5
~std_logic_vector{3~downto~0}~1324
513
5
13 ~ ~ 52 13
54
13
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 53 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1323
521
5
13 ~ ~ 53 0
54
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
JSR
7169
1
13 ~ ~ 54 12
54
12
0
1
13 ~ ~ 52 13
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"C"
0
0
1
5
~std_logic_vector{3~downto~0}~1326
513
5
13 ~ ~ 55 14
55
14
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 56 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1325
521
5
13 ~ ~ 56 0
55
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
RTS
7169
1
13 ~ ~ 57 13
55
13
0
1
13 ~ ~ 55 14
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"D"
0
0
1
5
~std_logic_vector{3~downto~0}~1328
513
5
13 ~ ~ 58 15
56
15
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 59 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1327
521
5
13 ~ ~ 59 0
56
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
JV
7169
1
13 ~ ~ 60 14
56
14
0
1
13 ~ ~ 58 15
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"E"
0
0
1
5
~std_logic_vector{3~downto~0}~1330
513
5
13 ~ ~ 61 16
57
16
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 62 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1329
521
5
13 ~ ~ 62 0
57
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
HLT
7169
1
13 ~ ~ 63 15
57
15
0
1
13 ~ ~ 61 16
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"F"
0
0
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 64 17
60
17
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 65 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 65 0
60
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
IM
7169
1
13 ~ ~ 66 16
60
16
0
1
13 ~ ~ 64 17
0
15 ieee std_logic_1164 5 3
1
1
145
1
"00"
0
0
1
5
~std_logic_vector{1~downto~0}~1332
513
5
13 ~ ~ 67 18
61
18
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 68 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~1331
521
5
13 ~ ~ 68 0
61
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
DIR
7169
1
13 ~ ~ 69 17
61
17
0
1
13 ~ ~ 67 18
0
15 ieee std_logic_1164 5 3
1
1
145
1
"01"
0
0
1
5
~std_logic_vector{1~downto~0}~1334
513
5
13 ~ ~ 70 19
62
19
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 71 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~1333
521
5
13 ~ ~ 71 0
62
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
IND
7169
1
13 ~ ~ 72 18
62
18
0
1
13 ~ ~ 70 19
0
15 ieee std_logic_1164 5 3
1
1
145
1
"10"
0
0
1
5
~std_logic_vector{1~downto~0}~1336
513
5
13 ~ ~ 73 20
63
20
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 74 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~1335
521
5
13 ~ ~ 74 0
63
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
REL
7169
1
13 ~ ~ 75 19
63
19
0
1
13 ~ ~ 73 20
0
15 ieee std_logic_1164 5 3
1
1
145
1
"11"
0
0
1
1
mar_pc
7169
1
13 ~ ~ 76 20
68
20
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"111"
0
0
0
88
1
1
145
1
"000"
0
0
0
88
1
1
145
1
"011"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
mar_mdr
7169
1
13 ~ ~ 77 21
69
21
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"100"
0
0
0
88
1
1
145
1
"000"
0
0
0
88
1
1
145
1
"001"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
mdr_MmarP
7169
1
13 ~ ~ 78 22
70
22
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"001"
0
0
0
88
1
1
145
1
"110"
0
0
0
88
1
1
145
1
"011"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
49
0
0
0
88
1
1
145
69
0
49
0
0
0
0
0
0
1
1
mdr_Mmar
7169
1
13 ~ ~ 79 23
71
23
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"111"
0
0
0
88
1
1
145
1
"001"
0
0
0
88
1
1
145
1
"110"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
49
0
0
0
88
1
1
145
69
0
49
0
0
0
0
0
0
1
1
mar_mdrpc
7169
1
13 ~ ~ 80 24
72
24
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"000"
0
0
0
88
1
1
145
1
"000"
0
0
0
88
1
1
145
1
"111"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
ir_mdr
7169
1
13 ~ ~ 81 25
73
25
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"100"
0
0
0
88
1
1
145
1
"010"
0
0
0
88
1
1
145
1
"001"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
pc_mdr
7169
1
13 ~ ~ 82 26
74
26
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"100"
0
0
0
88
1
1
145
1
"011"
0
0
0
88
1
1
145
1
"001"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
pc_mdrpc
7169
1
13 ~ ~ 83 27
75
27
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"000"
0
0
0
88
1
1
145
1
"011"
0
0
0
88
1
1
145
1
"111"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
rts_pc
7169
1
13 ~ ~ 84 28
76
28
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"111"
0
0
0
88
1
1
145
1
"101"
0
0
0
88
1
1
145
1
"011"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
nop
7169
1
13 ~ ~ 85 29
77
29
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"111"
0
0
0
88
1
1
145
1
"111"
0
0
0
88
1
1
145
1
"110"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
5
~std_logic_vector{3~downto~0}~1338
513
5
13 ~ ~ 86 21
79
21
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 87 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1337
521
5
13 ~ ~ 87 0
79
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
5
~internal_bus{7~downto~4}~13
513
5
13 ~ ~ 88 22
79
22
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
4616189618054758400
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
0
1
15 ~ cleo 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
7
i
1
7
13 ~ ~ 89 0
79
10
29
1
13 ~ ~ 86 21
0
15 ieee std_logic_1164 5 3
1
10
1
1
802
29
12 ~ control 4 4
0
1
0
1
0
1
0
0
1
145
147
1
7
0
0
0
0
0
0
0
1
145
147
1
4
0
0
0
0
1
13 ~ ~ 88 22
1
5
~std_logic_vector{1~downto~0}~1340
513
5
13 ~ ~ 90 23
80
23
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 91 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~1339
521
5
13 ~ ~ 91 0
80
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
5
~internal_bus{3~downto~2}~13
513
5
13 ~ ~ 92 24
80
24
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
4611686018427387904
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
0
1
15 ~ cleo 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
7
me
1
7
13 ~ ~ 93 1
80
11
29
1
13 ~ ~ 90 23
0
15 ieee std_logic_1164 5 3
1
10
1
1
802
29
12 ~ control 4 4
0
1
0
1
0
1
0
0
1
145
147
1
3
0
0
0
0
0
0
0
1
145
147
1
2
0
0
0
0
1
13 ~ ~ 92 24
1
3
salta
1
3
13 ~ ~ 94 2
82
12
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
logic_arith
1
3
13 ~ ~ 95 3
82
13
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
EA
1
3
13 ~ ~ 96 4
84
14
1
13 ~ ~ 0 0
1
0
0
1
3
PE
1
3
13 ~ ~ 97 5
84
15
1
13 ~ ~ 0 0
1
0
0
0
0
0
I 000056 52 2388          1113317199330 tb_architecture
22______
58
TB_ARCHITECTURE
0
10
std
.
.
1
1
18
control
1
18
13 ~ ~ 0 0
32
0
1
29
reset
16385
29
13 ~ ~ 1 0
34
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
clock
16385
29
13 ~ ~ 2 0
35
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
hold
16385
29
13 ~ ~ 3 0
36
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
halt
16385
29
13 ~ ~ 4 0
37
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ir
16385
29
13 ~ ~ 5 0
38
4
67
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
29
n
16385
29
13 ~ ~ 6 0
39
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
z
16385
29
13 ~ ~ 7 0
40
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
c
16385
29
13 ~ ~ 8 0
41
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
v
16385
29
13 ~ ~ 9 0
42
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
uins
16385
29
13 ~ ~ 10 0
43
9
68
0
1
15 ~ cleo 22 3
1
0
0
0
10
1
3
reset
1
3
13 ~ ~ 11 0
47
0
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
clock
1
3
13 ~ ~ 12 1
48
1
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
hold
1
3
13 ~ ~ 13 2
49
2
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
ir
1
3
13 ~ ~ 14 3
50
3
1
15 ~ cleo 19 1
3
0
0
1
3
n
1
3
13 ~ ~ 15 4
51
4
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
z
1
3
13 ~ ~ 16 5
52
5
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
c
1
3
13 ~ ~ 17 6
53
6
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
v
1
3
13 ~ ~ 18 7
54
7
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
halt
1
3
13 ~ ~ 19 8
56
8
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
uins
1
3
13 ~ ~ 20 9
57
9
1
15 ~ cleo 22 3
3
0
0
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 21 0
64
0
1
UUT
1
114
1
control
0
1
18
13 ~ ~ 0 0
0
0
1
10
11
1
1
802
29
13 ~ ~ 1 0
0
1
1
1
1
139
802
3
13 ~ ~ 11 0
0
0
0
0
11
1
1
802
29
13 ~ ~ 2 0
0
1
1
1
1
139
802
3
13 ~ ~ 12 1
0
0
0
0
11
1
1
802
29
13 ~ ~ 3 0
0
1
1
1
1
139
802
3
13 ~ ~ 13 2
0
0
0
0
11
1
1
802
29
13 ~ ~ 4 0
0
1
1
1
1
139
802
3
13 ~ ~ 19 8
0
0
0
0
11
1
1
802
29
13 ~ ~ 5 0
0
1
1
1
1
139
802
3
13 ~ ~ 14 3
0
0
0
0
11
1
1
802
29
13 ~ ~ 6 0
0
1
1
1
1
139
802
3
13 ~ ~ 15 4
0
0
0
0
11
1
1
802
29
13 ~ ~ 7 0
0
1
1
1
1
139
802
3
13 ~ ~ 16 5
0
0
0
0
11
1
1
802
29
13 ~ ~ 8 0
0
1
1
1
1
139
802
3
13 ~ ~ 17 6
0
0
0
0
11
1
1
802
29
13 ~ ~ 9 0
0
1
1
1
1
139
802
3
13 ~ ~ 18 7
0
0
0
0
11
1
1
802
29
13 ~ ~ 10 0
0
1
1
1
1
139
802
3
13 ~ ~ 20 9
0
0
0
0
0
1
0
0
I 000048 52 16660         1113322893498 control
98______
58
control
30
16
std
.
.
1
1
4
CleoStates_type
1
4
13 ~ ~ 0 0
27
0
1
1
1
0
1
1
1
1
1
0
0
0
1
1
0
4624070917402656768
0
0
0
0
1
13 ~ ~ 0 0
1
1
SIDLE
0
1
1
FETCH0
1
1
1
FETCH1
2
1
1
FETCH2
3
1
1
Sop1a
4
1
1
Sop1b
5
1
1
Sop2a
6
1
1
Sop2b
7
1
1
Sop3a
8
1
1
Sop3b
9
1
1
Salu
10
1
1
OP2jp1
11
1
1
OP2jp2
12
1
1
Sjump
13
1
1
Sjsr
14
0
64512 1024
0
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 16 1
42
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 17 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 17 0
42
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
NOT1
7169
1
13 ~ ~ 18 0
42
0
0
1
13 ~ ~ 16 1
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"0"
0
0
1
5
~std_logic_vector{3~downto~0}~132
513
5
13 ~ ~ 19 2
43
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 20 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~131
521
5
13 ~ ~ 20 0
43
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
NOT2
7169
1
13 ~ ~ 21 1
43
1
0
1
13 ~ ~ 19 2
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"1"
0
0
1
5
~std_logic_vector{3~downto~0}~134
513
5
13 ~ ~ 22 3
44
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 23 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~133
521
5
13 ~ ~ 23 0
44
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
STA1
7169
1
13 ~ ~ 24 2
44
2
0
1
13 ~ ~ 22 3
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"2"
0
0
1
5
~std_logic_vector{3~downto~0}~136
513
5
13 ~ ~ 25 4
45
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 26 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~135
521
5
13 ~ ~ 26 0
45
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
STA2
7169
1
13 ~ ~ 27 3
45
3
0
1
13 ~ ~ 25 4
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"3"
0
0
1
5
~std_logic_vector{3~downto~0}~138
513
5
13 ~ ~ 28 5
46
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 29 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~137
521
5
13 ~ ~ 29 0
46
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
LDA
7169
1
13 ~ ~ 30 4
46
4
0
1
13 ~ ~ 28 5
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"4"
0
0
1
5
~std_logic_vector{3~downto~0}~1310
513
5
13 ~ ~ 31 6
47
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 32 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~139
521
5
13 ~ ~ 32 0
47
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
ADD
7169
1
13 ~ ~ 33 5
47
5
0
1
13 ~ ~ 31 6
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"5"
0
0
1
5
~std_logic_vector{3~downto~0}~1312
513
5
13 ~ ~ 34 7
48
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 35 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1311
521
5
13 ~ ~ 35 0
48
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
ORL
7169
1
13 ~ ~ 36 6
48
6
0
1
13 ~ ~ 34 7
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"6"
0
0
1
5
~std_logic_vector{3~downto~0}~1314
513
5
13 ~ ~ 37 8
49
8
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 38 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1313
521
5
13 ~ ~ 38 0
49
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
ANDL
7169
1
13 ~ ~ 39 7
49
7
0
1
13 ~ ~ 37 8
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"7"
0
0
1
5
~std_logic_vector{3~downto~0}~1316
513
5
13 ~ ~ 40 9
50
9
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 41 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1315
521
5
13 ~ ~ 41 0
50
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
JMP
7169
1
13 ~ ~ 42 8
50
8
0
1
13 ~ ~ 40 9
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"8"
0
0
1
5
~std_logic_vector{3~downto~0}~1318
513
5
13 ~ ~ 43 10
51
10
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 44 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1317
521
5
13 ~ ~ 44 0
51
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
JC
7169
1
13 ~ ~ 45 9
51
9
0
1
13 ~ ~ 43 10
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"9"
0
0
1
5
~std_logic_vector{3~downto~0}~1320
513
5
13 ~ ~ 46 11
52
11
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 47 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1319
521
5
13 ~ ~ 47 0
52
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
JN
7169
1
13 ~ ~ 48 10
52
10
0
1
13 ~ ~ 46 11
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"A"
0
0
1
5
~std_logic_vector{3~downto~0}~1322
513
5
13 ~ ~ 49 12
53
12
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 50 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1321
521
5
13 ~ ~ 50 0
53
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
JZ
7169
1
13 ~ ~ 51 11
53
11
0
1
13 ~ ~ 49 12
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"B"
0
0
1
5
~std_logic_vector{3~downto~0}~1324
513
5
13 ~ ~ 52 13
54
13
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 53 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1323
521
5
13 ~ ~ 53 0
54
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
JSR
7169
1
13 ~ ~ 54 12
54
12
0
1
13 ~ ~ 52 13
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"C"
0
0
1
5
~std_logic_vector{3~downto~0}~1326
513
5
13 ~ ~ 55 14
55
14
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 56 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1325
521
5
13 ~ ~ 56 0
55
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
RTS
7169
1
13 ~ ~ 57 13
55
13
0
1
13 ~ ~ 55 14
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"D"
0
0
1
5
~std_logic_vector{3~downto~0}~1328
513
5
13 ~ ~ 58 15
56
15
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 59 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1327
521
5
13 ~ ~ 59 0
56
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
JV
7169
1
13 ~ ~ 60 14
56
14
0
1
13 ~ ~ 58 15
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"E"
0
0
1
5
~std_logic_vector{3~downto~0}~1330
513
5
13 ~ ~ 61 16
57
16
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 62 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1329
521
5
13 ~ ~ 62 0
57
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
HLT
7169
1
13 ~ ~ 63 15
57
15
0
1
13 ~ ~ 61 16
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"F"
0
0
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 64 17
60
17
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 65 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 65 0
60
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
IM
7169
1
13 ~ ~ 66 16
60
16
0
1
13 ~ ~ 64 17
0
15 ieee std_logic_1164 5 3
1
1
145
1
"00"
0
0
1
5
~std_logic_vector{1~downto~0}~1332
513
5
13 ~ ~ 67 18
61
18
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 68 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~1331
521
5
13 ~ ~ 68 0
61
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
DIR
7169
1
13 ~ ~ 69 17
61
17
0
1
13 ~ ~ 67 18
0
15 ieee std_logic_1164 5 3
1
1
145
1
"01"
0
0
1
5
~std_logic_vector{1~downto~0}~1334
513
5
13 ~ ~ 70 19
62
19
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 71 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~1333
521
5
13 ~ ~ 71 0
62
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
IND
7169
1
13 ~ ~ 72 18
62
18
0
1
13 ~ ~ 70 19
0
15 ieee std_logic_1164 5 3
1
1
145
1
"10"
0
0
1
5
~std_logic_vector{1~downto~0}~1336
513
5
13 ~ ~ 73 20
63
20
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 74 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~1335
521
5
13 ~ ~ 74 0
63
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
REL
7169
1
13 ~ ~ 75 19
63
19
0
1
13 ~ ~ 73 20
0
15 ieee std_logic_1164 5 3
1
1
145
1
"11"
0
0
1
1
mar_pc
7169
1
13 ~ ~ 76 20
68
20
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"111"
0
0
0
88
1
1
145
1
"000"
0
0
0
88
1
1
145
1
"011"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
mar_mdr
7169
1
13 ~ ~ 77 21
69
21
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"100"
0
0
0
88
1
1
145
1
"000"
0
0
0
88
1
1
145
1
"001"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
mdr_MmarP
7169
1
13 ~ ~ 78 22
70
22
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"001"
0
0
0
88
1
1
145
1
"110"
0
0
0
88
1
1
145
1
"011"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
49
0
0
0
88
1
1
145
69
0
49
0
0
0
0
0
0
1
1
mdr_Mmar
7169
1
13 ~ ~ 79 23
71
23
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"111"
0
0
0
88
1
1
145
1
"001"
0
0
0
88
1
1
145
1
"110"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
49
0
0
0
88
1
1
145
69
0
49
0
0
0
0
0
0
1
1
mar_mdrpc
7169
1
13 ~ ~ 80 24
72
24
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"000"
0
0
0
88
1
1
145
1
"000"
0
0
0
88
1
1
145
1
"111"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
ir_mdr
7169
1
13 ~ ~ 81 25
73
25
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"100"
0
0
0
88
1
1
145
1
"010"
0
0
0
88
1
1
145
1
"001"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
pc_mdr
7169
1
13 ~ ~ 82 26
74
26
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"100"
0
0
0
88
1
1
145
1
"011"
0
0
0
88
1
1
145
1
"001"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
pc_mdrpc
7169
1
13 ~ ~ 83 27
75
27
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"000"
0
0
0
88
1
1
145
1
"011"
0
0
0
88
1
1
145
1
"111"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
rts_pc
7169
1
13 ~ ~ 84 28
76
28
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"111"
0
0
0
88
1
1
145
1
"101"
0
0
0
88
1
1
145
1
"011"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
nop
7169
1
13 ~ ~ 85 29
77
29
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"111"
0
0
0
88
1
1
145
1
"111"
0
0
0
88
1
1
145
1
"110"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
5
~std_logic_vector{3~downto~0}~1338
513
5
13 ~ ~ 86 21
79
21
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 87 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1337
521
5
13 ~ ~ 87 0
79
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
5
~internal_bus{7~downto~4}~13
513
5
13 ~ ~ 88 22
79
22
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
4616189618054758400
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
0
1
15 ~ cleo 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
7
i
1
7
13 ~ ~ 89 0
79
10
29
1
13 ~ ~ 86 21
0
15 ieee std_logic_1164 5 3
1
10
1
1
802
29
12 ~ control 4 4
0
1
0
1
0
1
0
0
1
145
147
1
7
0
0
0
0
0
0
0
1
145
147
1
4
0
0
0
0
1
13 ~ ~ 88 22
1
5
~std_logic_vector{1~downto~0}~1340
513
5
13 ~ ~ 90 23
80
23
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 91 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~1339
521
5
13 ~ ~ 91 0
80
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
5
~internal_bus{3~downto~2}~13
513
5
13 ~ ~ 92 24
80
24
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
4611686018427387904
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
0
1
15 ~ cleo 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
7
me
1
7
13 ~ ~ 93 1
80
11
29
1
13 ~ ~ 90 23
0
15 ieee std_logic_1164 5 3
1
10
1
1
802
29
12 ~ control 4 4
0
1
0
1
0
1
0
0
1
145
147
1
3
0
0
0
0
0
0
0
1
145
147
1
2
0
0
0
0
1
13 ~ ~ 92 24
1
3
salta
1
3
13 ~ ~ 94 2
82
12
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
logic_arith
1
3
13 ~ ~ 95 3
82
13
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
EA
1
3
13 ~ ~ 96 4
84
14
1
13 ~ ~ 0 0
1
0
0
1
3
PE
1
3
13 ~ ~ 97 5
84
15
1
13 ~ ~ 0 0
1
0
0
0
0
0
I 000056 52 2806          1113323167452 tb_architecture
26______
58
TB_ARCHITECTURE
0
12
std
.
.
1
1
18
datapath
1
18
13 ~ ~ 0 0
32
0
1
29
clock
16385
29
13 ~ ~ 1 0
34
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
16385
29
13 ~ ~ 2 0
35
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
hold
16385
29
13 ~ ~ 3 0
36
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
address
16385
29
13 ~ ~ 4 0
37
3
68
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
29
ir
16385
29
13 ~ ~ 5 0
38
4
68
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
29
datain
16385
29
13 ~ ~ 6 0
39
5
67
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
29
dataout
16385
29
13 ~ ~ 7 0
40
6
68
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
29
uins
16385
29
13 ~ ~ 8 0
41
7
67
0
1
15 ~ cleo 22 3
1
0
1
29
n
16385
29
13 ~ ~ 9 0
42
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
z
16385
29
13 ~ ~ 10 0
43
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
c
16385
29
13 ~ ~ 11 0
44
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
v
16385
29
13 ~ ~ 12 0
45
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
12
1
3
clock
1
3
13 ~ ~ 13 0
49
0
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
reset
1
3
13 ~ ~ 14 1
50
1
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
hold
1
3
13 ~ ~ 15 2
51
2
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
datain
1
3
13 ~ ~ 16 3
52
3
1
15 ~ cleo 19 1
3
0
0
1
3
uins
1
3
13 ~ ~ 17 4
53
4
1
15 ~ cleo 22 3
3
0
0
1
3
address
1
3
13 ~ ~ 18 5
55
5
1
15 ~ cleo 19 1
3
0
0
1
3
ir
1
3
13 ~ ~ 19 6
56
6
1
15 ~ cleo 19 1
3
0
0
1
3
dataout
1
3
13 ~ ~ 20 7
57
7
1
15 ~ cleo 19 1
3
0
0
1
3
n
1
3
13 ~ ~ 21 8
58
8
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
z
1
3
13 ~ ~ 22 9
59
9
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
c
1
3
13 ~ ~ 23 10
60
10
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
v
1
3
13 ~ ~ 24 11
61
11
1
15 ieee std_logic_1164 4 2
3
0
0
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 25 0
68
0
1
UUT
1
114
1
datapath
0
1
18
13 ~ ~ 0 0
0
0
1
12
11
1
1
802
29
13 ~ ~ 1 0
0
1
1
1
1
139
802
3
13 ~ ~ 13 0
0
0
0
0
11
1
1
802
29
13 ~ ~ 2 0
0
1
1
1
1
139
802
3
13 ~ ~ 14 1
0
0
0
0
11
1
1
802
29
13 ~ ~ 3 0
0
1
1
1
1
139
802
3
13 ~ ~ 15 2
0
0
0
0
11
1
1
802
29
13 ~ ~ 4 0
0
1
1
1
1
139
802
3
13 ~ ~ 18 5
0
0
0
0
11
1
1
802
29
13 ~ ~ 5 0
0
1
1
1
1
139
802
3
13 ~ ~ 19 6
0
0
0
0
11
1
1
802
29
13 ~ ~ 6 0
0
1
1
1
1
139
802
3
13 ~ ~ 16 3
0
0
0
0
11
1
1
802
29
13 ~ ~ 7 0
0
1
1
1
1
139
802
3
13 ~ ~ 20 7
0
0
0
0
11
1
1
802
29
13 ~ ~ 8 0
0
1
1
1
1
139
802
3
13 ~ ~ 17 4
0
0
0
0
11
1
1
802
29
13 ~ ~ 9 0
0
1
1
1
1
139
802
3
13 ~ ~ 21 8
0
0
0
0
11
1
1
802
29
13 ~ ~ 10 0
0
1
1
1
1
139
802
3
13 ~ ~ 22 9
0
0
0
0
11
1
1
802
29
13 ~ ~ 11 0
0
1
1
1
1
139
802
3
13 ~ ~ 23 10
0
0
0
0
11
1
1
802
29
13 ~ ~ 12 0
0
1
1
1
1
139
802
3
13 ~ ~ 24 11
0
0
0
0
0
1
0
0
I 000056 52 2947          1113323167622 tb_architecture
22______
58
TB_ARCHITECTURE
0
8
std
.
.
1
1
18
alu
1
18
13 ~ ~ 0 0
33
0
1
29
A_bus
16385
29
13 ~ ~ 1 0
35
0
67
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
29
B_bus
16385
29
13 ~ ~ 2 0
36
1
67
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{2~downto~0}~13
16897
5
13 ~ ~ 3 0
37
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~13
521
5
13 ~ ~ 4 0
37
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
alu_op
16385
29
13 ~ ~ 5 0
37
2
67
0
1
13 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
1
29
C_Bus
16385
29
13 ~ ~ 6 0
38
3
68
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
29
n_inst
16385
29
13 ~ ~ 7 0
39
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
z_inst
16385
29
13 ~ ~ 8 0
40
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
c_inst
16385
29
13 ~ ~ 9 0
41
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
v_inst
16385
29
13 ~ ~ 10 0
42
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
8
1
3
A_bus
1
3
13 ~ ~ 11 0
46
0
1
15 ~ cleo 19 1
3
0
0
1
3
B_bus
1
3
13 ~ ~ 12 1
47
1
1
15 ~ cleo 19 1
3
0
0
1
5
~std_logic_vector{2~downto~0}~132
513
5
13 ~ ~ 13 1
48
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 14 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~131
521
5
13 ~ ~ 14 0
48
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
alu_op
1
3
13 ~ ~ 15 2
48
2
1
13 ~ ~ 13 1
0
15 ieee std_logic_1164 5 3
1
1
145
1
"000"
0
0
0
1
3
C_Bus
1
3
13 ~ ~ 16 3
50
3
1
15 ~ cleo 19 1
3
0
0
1
3
n_inst
1
3
13 ~ ~ 17 4
51
4
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
z_inst
1
3
13 ~ ~ 18 5
52
5
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
c_inst
1
3
13 ~ ~ 19 6
53
6
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
v_inst
1
3
13 ~ ~ 20 7
54
7
1
15 ieee std_logic_1164 4 2
3
0
0
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 21 0
61
0
1
UUT
1
114
1
alu
0
1
18
13 ~ ~ 0 0
0
0
1
8
11
1
1
802
29
13 ~ ~ 1 0
0
1
1
1
1
139
802
3
13 ~ ~ 11 0
0
0
0
0
11
1
1
802
29
13 ~ ~ 2 0
0
1
1
1
1
139
802
3
13 ~ ~ 12 1
0
0
0
0
11
1
1
802
29
13 ~ ~ 5 0
0
1
1
1
1
139
802
3
13 ~ ~ 15 2
0
0
0
0
11
1
1
802
29
13 ~ ~ 6 0
0
1
1
1
1
139
802
3
13 ~ ~ 16 3
0
0
0
0
11
1
1
802
29
13 ~ ~ 7 0
0
1
1
1
1
139
802
3
13 ~ ~ 17 4
0
0
0
0
11
1
1
802
29
13 ~ ~ 8 0
0
1
1
1
1
139
802
3
13 ~ ~ 18 5
0
0
0
0
11
1
1
802
29
13 ~ ~ 9 0
0
1
1
1
1
139
802
3
13 ~ ~ 19 6
0
0
0
0
11
1
1
802
29
13 ~ ~ 10 0
0
1
1
1
1
139
802
3
13 ~ ~ 20 7
0
0
0
0
0
1
0
0
I 000056 52 1268          1113323167733 tb_architecture
12______
58
TB_ARCHITECTURE
0
5
std
.
.
1
1
18
reg_clear
1
18
13 ~ ~ 0 0
32
0
1
29
clock
16385
29
13 ~ ~ 1 0
34
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
16385
29
13 ~ ~ 2 0
35
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ce
16385
29
13 ~ ~ 3 0
36
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
D
16385
29
13 ~ ~ 4 0
37
3
67
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
29
Q
16385
29
13 ~ ~ 5 0
38
4
68
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
0
0
5
1
3
clock
1
3
13 ~ ~ 6 0
42
0
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
reset
1
3
13 ~ ~ 7 1
43
1
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
ce
1
3
13 ~ ~ 8 2
44
2
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
D
1
3
13 ~ ~ 9 3
45
3
1
15 ~ cleo 19 1
3
0
0
1
3
Q
1
3
13 ~ ~ 10 4
47
4
1
15 ~ cleo 19 1
3
0
0
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 11 0
54
0
1
UUT
1
114
1
reg_clear
0
1
18
13 ~ ~ 0 0
0
0
1
5
11
1
1
802
29
13 ~ ~ 1 0
0
1
1
1
1
139
802
3
13 ~ ~ 6 0
0
0
0
0
11
1
1
802
29
13 ~ ~ 2 0
0
1
1
1
1
139
802
3
13 ~ ~ 7 1
0
0
0
0
11
1
1
802
29
13 ~ ~ 3 0
0
1
1
1
1
139
802
3
13 ~ ~ 8 2
0
0
0
0
11
1
1
802
29
13 ~ ~ 4 0
0
1
1
1
1
139
802
3
13 ~ ~ 9 3
0
0
0
0
11
1
1
802
29
13 ~ ~ 5 0
0
1
1
1
1
139
802
3
13 ~ ~ 10 4
0
0
0
0
0
1
0
0
I 000056 52 2388          1113323167793 tb_architecture
22______
58
TB_ARCHITECTURE
0
10
std
.
.
1
1
18
control
1
18
13 ~ ~ 0 0
32
0
1
29
reset
16385
29
13 ~ ~ 1 0
34
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
clock
16385
29
13 ~ ~ 2 0
35
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
hold
16385
29
13 ~ ~ 3 0
36
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
halt
16385
29
13 ~ ~ 4 0
37
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ir
16385
29
13 ~ ~ 5 0
38
4
67
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
29
n
16385
29
13 ~ ~ 6 0
39
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
z
16385
29
13 ~ ~ 7 0
40
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
c
16385
29
13 ~ ~ 8 0
41
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
v
16385
29
13 ~ ~ 9 0
42
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
uins
16385
29
13 ~ ~ 10 0
43
9
68
0
1
15 ~ cleo 22 3
1
0
0
0
10
1
3
reset
1
3
13 ~ ~ 11 0
47
0
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
clock
1
3
13 ~ ~ 12 1
48
1
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
hold
1
3
13 ~ ~ 13 2
49
2
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
ir
1
3
13 ~ ~ 14 3
50
3
1
15 ~ cleo 19 1
3
0
0
1
3
n
1
3
13 ~ ~ 15 4
51
4
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
z
1
3
13 ~ ~ 16 5
52
5
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
c
1
3
13 ~ ~ 17 6
53
6
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
v
1
3
13 ~ ~ 18 7
54
7
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
halt
1
3
13 ~ ~ 19 8
56
8
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
uins
1
3
13 ~ ~ 20 9
57
9
1
15 ~ cleo 22 3
3
0
0
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 21 0
64
0
1
UUT
1
114
1
control
0
1
18
13 ~ ~ 0 0
0
0
1
10
11
1
1
802
29
13 ~ ~ 1 0
0
1
1
1
1
139
802
3
13 ~ ~ 11 0
0
0
0
0
11
1
1
802
29
13 ~ ~ 2 0
0
1
1
1
1
139
802
3
13 ~ ~ 12 1
0
0
0
0
11
1
1
802
29
13 ~ ~ 3 0
0
1
1
1
1
139
802
3
13 ~ ~ 13 2
0
0
0
0
11
1
1
802
29
13 ~ ~ 4 0
0
1
1
1
1
139
802
3
13 ~ ~ 19 8
0
0
0
0
11
1
1
802
29
13 ~ ~ 5 0
0
1
1
1
1
139
802
3
13 ~ ~ 14 3
0
0
0
0
11
1
1
802
29
13 ~ ~ 6 0
0
1
1
1
1
139
802
3
13 ~ ~ 15 4
0
0
0
0
11
1
1
802
29
13 ~ ~ 7 0
0
1
1
1
1
139
802
3
13 ~ ~ 16 5
0
0
0
0
11
1
1
802
29
13 ~ ~ 8 0
0
1
1
1
1
139
802
3
13 ~ ~ 17 6
0
0
0
0
11
1
1
802
29
13 ~ ~ 9 0
0
1
1
1
1
139
802
3
13 ~ ~ 18 7
0
0
0
0
11
1
1
802
29
13 ~ ~ 10 0
0
1
1
1
1
139
802
3
13 ~ ~ 20 9
0
0
0
0
0
1
0
0
I 000043 52 1779          1113323168022 tb
16______
58
tb
2
14
std
.
.
1
1
3
clock
1
3
13 ~ ~ 0 0
36
0
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
reset
1
3
13 ~ ~ 1 1
36
1
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
halt
1
3
13 ~ ~ 2 2
36
2
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
hold
1
3
13 ~ ~ 3 3
36
3
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
ce
1
3
13 ~ ~ 4 4
36
4
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
rw
1
3
13 ~ ~ 5 5
36
5
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
go
1
3
13 ~ ~ 6 6
36
6
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
address
1
3
13 ~ ~ 7 7
37
7
1
15 ~ cleo 19 1
3
0
0
1
3
data
1
3
13 ~ ~ 8 8
37
8
1
15 ~ cleo 19 1
3
0
0
1
3
datain
1
3
13 ~ ~ 9 9
37
9
1
15 ~ cleo 19 1
3
0
0
1
3
dataout
1
3
13 ~ ~ 10 10
37
10
1
15 ~ cleo 19 1
3
0
0
1
8
INFILE
1
8
13 ~ ~ 11 0
38
0
1
15 std textio 3 1
1
1
1
145
69
1
READ_MODE
0
0
1
0
0
1
145
1
"testa.txt"
0
0
0
1
3
memoria
1
3
13 ~ ~ 12 11
39
11
1
15 ~ cleo 21 2
3
0
0
1
3
ops
1
3
13 ~ ~ 13 12
40
12
1
15 STD STANDARD 75 4
3
0
0
1
3
endereco
1
3
13 ~ ~ 14 13
40
13
1
15 STD STANDARD 75 4
3
0
0
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 15 0
46
0
1
cpu
1
107
0
1
1
1
546
work
0
1
1
cleopatra
0
0
0
0
0
1
12
cleopatra
cleopatra
0
0
1
9
11
1
1
802
29
12 ~ cleopatra 1 1
0
1
1
1
1
139
802
3
13 ~ ~ 1 1
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 0 0
0
1
1
1
1
139
802
3
13 ~ ~ 0 0
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 2 2
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 3 3
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 4 4
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 5 5
0
1
1
1
1
139
802
3
13 ~ ~ 5 5
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 6 6
0
1
1
1
1
139
802
3
13 ~ ~ 7 7
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 7 7
0
1
1
1
1
139
802
3
13 ~ ~ 9 9
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 8 8
0
1
1
1
1
139
802
3
13 ~ ~ 10 10
0
0
0
0
0
0
0
0
I 000048 52 1784          1113323168133 tb_hold
16______
58
tb_hold
2
14
std
.
.
1
1
3
clock
1
3
13 ~ ~ 0 0
22
0
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
reset
1
3
13 ~ ~ 1 1
22
1
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
halt
1
3
13 ~ ~ 2 2
22
2
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
hold
1
3
13 ~ ~ 3 3
22
3
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
ce
1
3
13 ~ ~ 4 4
22
4
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
rw
1
3
13 ~ ~ 5 5
22
5
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
go
1
3
13 ~ ~ 6 6
22
6
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
address
1
3
13 ~ ~ 7 7
23
7
1
15 ~ cleo 19 1
3
0
0
1
3
data
1
3
13 ~ ~ 8 8
23
8
1
15 ~ cleo 19 1
3
0
0
1
3
datain
1
3
13 ~ ~ 9 9
23
9
1
15 ~ cleo 19 1
3
0
0
1
3
dataout
1
3
13 ~ ~ 10 10
23
10
1
15 ~ cleo 19 1
3
0
0
1
8
INFILE
1
8
13 ~ ~ 11 0
24
0
1
15 std textio 3 1
1
1
1
145
69
1
READ_MODE
0
0
1
0
0
1
145
1
"testa.txt"
0
0
0
1
3
memoria
1
3
13 ~ ~ 12 11
25
11
1
15 ~ cleo 21 2
3
0
0
1
3
ops
1
3
13 ~ ~ 13 12
26
12
1
15 STD STANDARD 75 4
3
0
0
1
3
endereco
1
3
13 ~ ~ 14 13
26
13
1
15 STD STANDARD 75 4
3
0
0
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 15 0
32
0
1
cpu
1
107
0
1
1
1
546
work
0
1
1
cleopatra
0
0
0
0
0
1
12
cleopatra
cleopatra
0
0
1
9
11
1
1
802
29
12 ~ cleopatra 1 1
0
1
1
1
1
139
802
3
13 ~ ~ 1 1
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 0 0
0
1
1
1
1
139
802
3
13 ~ ~ 0 0
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 2 2
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 3 3
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 4 4
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 5 5
0
1
1
1
1
139
802
3
13 ~ ~ 5 5
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 6 6
0
1
1
1
1
139
802
3
13 ~ ~ 7 7
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 7 7
0
1
1
1
1
139
802
3
13 ~ ~ 9 9
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 8 8
0
1
1
1
1
139
802
3
13 ~ ~ 10 10
0
0
0
0
0
0
0
0
I 000050 52 2346          1113323168223 cleopatra
79______
58
cleopatra
0
16
std
.
.
1
1
3
uins
1
3
13 ~ ~ 0 0
43
9
1
15 ~ cleo 22 3
3
0
0
1
3
n
1
3
13 ~ ~ 1 1
44
10
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
z
1
3
13 ~ ~ 2 2
44
11
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
c
1
3
13 ~ ~ 3 3
44
12
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
v
1
3
13 ~ ~ 4 4
44
13
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
ir
1
3
13 ~ ~ 5 5
45
14
1
15 ~ cleo 19 1
3
0
0
1
3
hold_int
1
3
13 ~ ~ 6 6
46
15
1
15 ieee std_logic_1164 4 2
3
0
0
0
1
2
1
39
39
39
~
1
39
13 ~ ~ 77 0
63
0
1
DP
1
107
0
1
1
1
546
work
0
1
1
datapath
0
0
0
0
0
1
12
datapath
cleopatra
0
0
1
12
11
1
1
802
29
12 ~ datapath 0 0
0
1
1
1
1
139
802
29
12 ~ cleopatra 0 0
0
0
0
0
11
1
1
802
29
12 ~ datapath 1 1
0
1
1
1
1
139
802
29
12 ~ cleopatra 1 1
0
0
0
0
11
1
1
802
29
12 ~ datapath 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 6 6
0
0
0
0
11
1
1
802
29
12 ~ datapath 3 3
0
1
1
1
1
139
802
29
12 ~ cleopatra 6 6
0
0
0
0
11
1
1
802
29
12 ~ datapath 5 5
0
1
1
1
1
139
802
29
12 ~ cleopatra 7 7
0
0
0
0
11
1
1
802
29
12 ~ datapath 6 6
0
1
1
1
1
139
802
29
12 ~ cleopatra 8 8
0
0
0
0
11
1
1
802
29
12 ~ datapath 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 5 5
0
0
0
0
11
1
1
802
29
12 ~ datapath 7 7
0
1
1
1
1
139
802
3
13 ~ ~ 0 0
0
0
0
0
11
1
1
802
29
12 ~ datapath 8 8
0
1
1
1
1
139
802
3
13 ~ ~ 1 1
0
0
0
0
11
1
1
802
29
12 ~ datapath 9 9
0
1
1
1
1
139
802
3
13 ~ ~ 2 2
0
0
0
0
11
1
1
802
29
12 ~ datapath 10 10
0
1
1
1
1
139
802
3
13 ~ ~ 3 3
0
0
0
0
11
1
1
802
29
12 ~ datapath 11 11
0
1
1
1
1
139
802
3
13 ~ ~ 4 4
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 78 0
67
1
1
CU
1
107
0
1
1
1
546
work
0
1
1
control
0
0
0
0
0
1
12
control
cleopatra
0
0
1
10
11
1
1
802
29
12 ~ control 1 1
0
1
1
1
1
139
802
29
12 ~ cleopatra 0 0
0
0
0
0
11
1
1
802
29
12 ~ control 0 0
0
1
1
1
1
139
802
29
12 ~ cleopatra 1 1
0
0
0
0
11
1
1
802
29
12 ~ control 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 6 6
0
0
0
0
11
1
1
802
29
12 ~ control 3 3
0
1
1
1
1
139
802
29
12 ~ cleopatra 3 3
0
0
0
0
11
1
1
802
29
12 ~ control 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 5 5
0
0
0
0
11
1
1
802
29
12 ~ control 9 9
0
1
1
1
1
139
802
3
13 ~ ~ 0 0
0
0
0
0
11
1
1
802
29
12 ~ control 5 5
0
1
1
1
1
139
802
3
13 ~ ~ 1 1
0
0
0
0
11
1
1
802
29
12 ~ control 6 6
0
1
1
1
1
139
802
3
13 ~ ~ 2 2
0
0
0
0
11
1
1
802
29
12 ~ control 7 7
0
1
1
1
1
139
802
3
13 ~ ~ 3 3
0
0
0
0
11
1
1
802
29
12 ~ control 8 8
0
1
1
1
1
139
802
3
13 ~ ~ 4 4
0
0
0
0
0
0
0
0
I 000049 52 7965          1113323168312 datapath
106_____
58
datapath
0
36
std
.
.
1
1
3
r_mdr
1
3
13 ~ ~ 0 0
22
12
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
r_ir
1
3
13 ~ ~ 1 1
22
13
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
r_pc
1
3
13 ~ ~ 2 2
22
14
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
r_ac
1
3
13 ~ ~ 3 3
22
15
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
r_rs
1
3
13 ~ ~ 4 4
22
16
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
w_mar
1
3
13 ~ ~ 5 5
23
17
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
w_mdr
1
3
13 ~ ~ 6 6
23
18
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
w_ir
1
3
13 ~ ~ 7 7
23
19
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
w_pc
1
3
13 ~ ~ 8 8
23
20
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
w_ac
1
3
13 ~ ~ 9 9
23
21
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
w_rs
1
3
13 ~ ~ 10 10
23
22
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
n_inst
1
3
13 ~ ~ 11 11
24
23
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
z_inst
1
3
13 ~ ~ 12 12
24
24
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
c_inst
1
3
13 ~ ~ 13 13
24
25
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
v_inst
1
3
13 ~ ~ 14 14
24
26
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
outmux
1
3
13 ~ ~ 15 15
25
27
1
15 ~ cleo 19 1
3
0
0
1
3
mdr
1
3
13 ~ ~ 16 16
25
28
1
15 ~ cleo 19 1
3
0
0
1
3
ir_int
1
3
13 ~ ~ 17 17
25
29
1
15 ~ cleo 19 1
3
0
0
1
3
pc
1
3
13 ~ ~ 18 18
25
30
1
15 ~ cleo 19 1
3
0
0
1
3
ac
1
3
13 ~ ~ 19 19
25
31
1
15 ~ cleo 19 1
3
0
0
1
3
rs
1
3
13 ~ ~ 20 20
25
32
1
15 ~ cleo 19 1
3
0
0
1
3
busA
1
3
13 ~ ~ 21 21
26
33
1
15 ~ cleo 19 1
3
0
0
1
3
busB
1
3
13 ~ ~ 22 22
26
34
1
15 ~ cleo 19 1
3
0
0
1
3
busC
1
3
13 ~ ~ 23 23
26
35
1
15 ~ cleo 19 1
3
0
0
0
1
10
1
39
39
39
~
1
39
13 ~ ~ 91 0
46
0
1
REG_MAR
1
107
0
1
1
1
546
work
0
1
1
reg_clear
0
0
0
0
0
1
12
reg_clear
cleopatra
0
0
1
5
11
1
1
802
29
12 ~ reg_clear 0 0
0
1
1
1
1
139
802
29
12 ~ datapath 0 0
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 1 1
0
1
1
1
1
139
802
29
12 ~ datapath 1 1
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 5 5
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 23 23
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 4 4
0
1
1
1
1
139
802
29
12 ~ datapath 3 3
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 92 0
48
1
1
REG_MDR
1
107
0
1
1
1
546
work
0
1
1
reg_clear
0
0
0
0
0
1
12
reg_clear
cleopatra
0
0
1
5
11
1
1
802
29
12 ~ reg_clear 0 0
0
1
1
1
1
139
802
29
12 ~ datapath 0 0
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 1 1
0
1
1
1
1
139
802
29
12 ~ datapath 1 1
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 6 6
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 15 15
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 16 16
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 93 0
50
2
1
REG_IR
1
107
0
1
1
1
546
work
0
1
1
reg_clear
0
0
0
0
0
1
12
reg_clear
cleopatra
0
0
1
5
11
1
1
802
29
12 ~ reg_clear 0 0
0
1
1
1
1
139
802
29
12 ~ datapath 0 0
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 1 1
0
1
1
1
1
139
802
29
12 ~ datapath 1 1
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 7 7
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 23 23
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 17 17
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 94 0
52
3
1
REG_PC
1
107
0
1
1
1
546
work
0
1
1
reg_clear
0
0
0
0
0
1
12
reg_clear
cleopatra
0
0
1
5
11
1
1
802
29
12 ~ reg_clear 0 0
0
1
1
1
1
139
802
29
12 ~ datapath 0 0
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 1 1
0
1
1
1
1
139
802
29
12 ~ datapath 1 1
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 8 8
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 23 23
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 18 18
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 95 0
54
4
1
REG_AC
1
107
0
1
1
1
546
work
0
1
1
reg_clear
0
0
0
0
0
1
12
reg_clear
cleopatra
0
0
1
5
11
1
1
802
29
12 ~ reg_clear 0 0
0
1
1
1
1
139
802
29
12 ~ datapath 0 0
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 1 1
0
1
1
1
1
139
802
29
12 ~ datapath 1 1
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 9 9
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 23 23
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 19 19
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 96 0
56
5
1
REG_RS
1
107
0
1
1
1
546
work
0
1
1
reg_clear
0
0
0
0
0
1
12
reg_clear
cleopatra
0
0
1
5
11
1
1
802
29
12 ~ reg_clear 0 0
0
1
1
1
1
139
802
29
12 ~ datapath 0 0
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 1 1
0
1
1
1
1
139
802
29
12 ~ datapath 1 1
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 10 10
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 23 23
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 20 20
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 97 0
63
6
1
W_DECOD
1
107
0
1
1
1
546
work
0
1
1
write_decoder
0
0
0
0
0
1
12
write_decoder
cleopatra
0
0
1
8
11
1
1
802
29
12 ~ write_decoder 2 0
0
1
1
1
1
139
3
1
1
802
29
12 ~ datapath 7 7
0
1
1
w
0
0
0
0
0
0
0
0
0
11
1
1
802
29
12 ~ write_decoder 3 1
0
1
1
1
1
139
802
29
12 ~ datapath 2 2
0
0
0
0
11
1
1
802
29
12 ~ write_decoder 4 2
0
1
1
1
1
139
802
3
13 ~ ~ 5 5
0
0
0
0
11
1
1
802
29
12 ~ write_decoder 5 3
0
1
1
1
1
139
802
3
13 ~ ~ 6 6
0
0
0
0
11
1
1
802
29
12 ~ write_decoder 6 4
0
1
1
1
1
139
802
3
13 ~ ~ 7 7
0
0
0
0
11
1
1
802
29
12 ~ write_decoder 7 5
0
1
1
1
1
139
802
3
13 ~ ~ 8 8
0
0
0
0
11
1
1
802
29
12 ~ write_decoder 8 6
0
1
1
1
1
139
802
3
13 ~ ~ 9 9
0
0
0
0
11
1
1
802
29
12 ~ write_decoder 9 7
0
1
1
1
1
139
802
3
13 ~ ~ 10 10
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 98 0
72
7
1
R_DECOD
1
107
0
1
1
1
546
work
0
1
1
read_decoder
0
0
0
0
0
1
12
read_decoder
cleopatra
0
0
1
6
11
1
1
802
29
12 ~ read_decoder 2 0
0
1
1
1
1
139
3
1
1
802
29
12 ~ datapath 7 7
0
1
1
r
0
0
0
0
0
0
0
0
0
11
1
1
802
29
12 ~ read_decoder 3 1
0
1
1
1
1
139
802
3
13 ~ ~ 0 0
0
0
0
0
11
1
1
802
29
12 ~ read_decoder 4 2
0
1
1
1
1
139
802
3
13 ~ ~ 1 1
0
0
0
0
11
1
1
802
29
12 ~ read_decoder 5 3
0
1
1
1
1
139
802
3
13 ~ ~ 2 2
0
0
0
0
11
1
1
802
29
12 ~ read_decoder 6 4
0
1
1
1
1
139
802
3
13 ~ ~ 3 3
0
0
0
0
11
1
1
802
29
12 ~ read_decoder 7 5
0
1
1
1
1
139
802
3
13 ~ ~ 4 4
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 104 0
89
8
1
ALU
1
107
0
1
1
1
546
work
0
1
1
ALU
0
0
0
0
0
1
12
alu
cleopatra
0
0
1
8
11
1
1
802
29
12 ~ alu 0 0
0
1
1
1
1
139
802
3
13 ~ ~ 21 21
0
0
0
0
11
1
1
802
29
12 ~ alu 1 1
0
1
1
1
1
139
802
3
13 ~ ~ 22 22
0
0
0
0
11
1
1
802
29
12 ~ alu 5 3
0
1
1
1
1
139
802
3
13 ~ ~ 23 23
0
0
0
0
11
1
1
802
29
12 ~ alu 4 2
0
1
1
1
1
139
3
1
1
802
29
12 ~ datapath 7 7
0
1
1
u
0
0
0
0
0
0
0
0
0
11
1
1
802
29
12 ~ alu 6 4
0
1
1
1
1
139
802
3
13 ~ ~ 11 11
0
0
0
0
11
1
1
802
29
12 ~ alu 7 5
0
1
1
1
1
139
802
3
13 ~ ~ 12 12
0
0
0
0
11
1
1
802
29
12 ~ alu 8 6
0
1
1
1
1
139
802
3
13 ~ ~ 13 13
0
0
0
0
11
1
1
802
29
12 ~ alu 9 7
0
1
1
1
1
139
802
3
13 ~ ~ 14 14
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 105 0
97
9
1
REG_STATUS
1
107
0
1
1
1
546
work
0
1
1
status_flags
0
0
0
0
0
1
12
status_flags
cleopatra
0
0
1
13
11
1
1
802
29
12 ~ status_flags 0 0
0
1
1
1
1
139
802
29
12 ~ datapath 0 0
0
0
0
0
11
1
1
802
29
12 ~ status_flags 1 1
0
1
1
1
1
139
802
29
12 ~ datapath 1 1
0
0
0
0
11
1
1
802
29
12 ~ status_flags 2 2
0
1
1
1
1
139
802
29
12 ~ datapath 2 2
0
0
0
0
11
1
1
802
29
12 ~ status_flags 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 11 11
0
0
0
0
11
1
1
802
29
12 ~ status_flags 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 12 12
0
0
0
0
11
1
1
802
29
12 ~ status_flags 5 5
0
1
1
1
1
139
802
3
13 ~ ~ 13 13
0
0
0
0
11
1
1
802
29
12 ~ status_flags 6 6
0
1
1
1
1
139
802
3
13 ~ ~ 14 14
0
0
0
0
11
1
1
802
29
12 ~ status_flags 7 7
0
1
1
1
1
139
3
1
1
802
29
12 ~ datapath 7 7
0
1
1
lnz
0
0
0
0
0
0
0
0
0
11
1
1
802
29
12 ~ status_flags 8 8
0
1
1
1
1
139
3
1
1
802
29
12 ~ datapath 7 7
0
1
1
lcv
0
0
0
0
0
0
0
0
0
11
1
1
802
29
12 ~ status_flags 9 9
0
1
1
1
1
139
802
29
12 ~ datapath 8 8
0
0
0
0
11
1
1
802
29
12 ~ status_flags 10 10
0
1
1
1
1
139
802
29
12 ~ datapath 9 9
0
0
0
0
11
1
1
802
29
12 ~ status_flags 11 11
0
1
1
1
1
139
802
29
12 ~ datapath 10 10
0
0
0
0
11
1
1
802
29
12 ~ status_flags 12 12
0
1
1
1
1
139
802
29
12 ~ datapath 11 11
0
0
0
0
0
0
0
0
I 000054 52 47            1113323168384 write_decoder
0_______
58
write_decoder
0
8
std
.
.
0
0
0
I 000050 52 43            1113323168444 reg_clear
0_______
58
reg_clear
0
5
std
.
.
0
0
0
I 000053 52 47            1113323168524 status_flags
0_______
58
status_flags
0
13
std
.
.
0
0
0
I 000053 52 46            1113323168614 read_decoder
0_______
58
read_decoder
0
6
std
.
.
0
0
0
I 000048 52 16660         1113323168684 control
98______
58
control
30
16
std
.
.
1
1
4
CleoStates_type
1
4
13 ~ ~ 0 0
27
0
1
1
1
0
1
1
1
1
1
0
0
0
1
1
0
4624070917402656768
0
0
0
0
1
13 ~ ~ 0 0
1
1
SIDLE
0
1
1
FETCH0
1
1
1
FETCH1
2
1
1
FETCH2
3
1
1
Sop1a
4
1
1
Sop1b
5
1
1
Sop2a
6
1
1
Sop2b
7
1
1
Sop3a
8
1
1
Sop3b
9
1
1
Salu
10
1
1
OP2jp1
11
1
1
OP2jp2
12
1
1
Sjump
13
1
1
Sjsr
14
0
64512 1024
0
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 16 1
42
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 17 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 17 0
42
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
NOT1
7169
1
13 ~ ~ 18 0
42
0
0
1
13 ~ ~ 16 1
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"0"
0
0
1
5
~std_logic_vector{3~downto~0}~132
513
5
13 ~ ~ 19 2
43
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 20 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~131
521
5
13 ~ ~ 20 0
43
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
NOT2
7169
1
13 ~ ~ 21 1
43
1
0
1
13 ~ ~ 19 2
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"1"
0
0
1
5
~std_logic_vector{3~downto~0}~134
513
5
13 ~ ~ 22 3
44
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 23 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~133
521
5
13 ~ ~ 23 0
44
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
STA1
7169
1
13 ~ ~ 24 2
44
2
0
1
13 ~ ~ 22 3
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"2"
0
0
1
5
~std_logic_vector{3~downto~0}~136
513
5
13 ~ ~ 25 4
45
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 26 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~135
521
5
13 ~ ~ 26 0
45
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
STA2
7169
1
13 ~ ~ 27 3
45
3
0
1
13 ~ ~ 25 4
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"3"
0
0
1
5
~std_logic_vector{3~downto~0}~138
513
5
13 ~ ~ 28 5
46
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 29 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~137
521
5
13 ~ ~ 29 0
46
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
LDA
7169
1
13 ~ ~ 30 4
46
4
0
1
13 ~ ~ 28 5
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"4"
0
0
1
5
~std_logic_vector{3~downto~0}~1310
513
5
13 ~ ~ 31 6
47
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 32 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~139
521
5
13 ~ ~ 32 0
47
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
ADD
7169
1
13 ~ ~ 33 5
47
5
0
1
13 ~ ~ 31 6
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"5"
0
0
1
5
~std_logic_vector{3~downto~0}~1312
513
5
13 ~ ~ 34 7
48
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 35 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1311
521
5
13 ~ ~ 35 0
48
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
ORL
7169
1
13 ~ ~ 36 6
48
6
0
1
13 ~ ~ 34 7
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"6"
0
0
1
5
~std_logic_vector{3~downto~0}~1314
513
5
13 ~ ~ 37 8
49
8
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 38 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1313
521
5
13 ~ ~ 38 0
49
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
ANDL
7169
1
13 ~ ~ 39 7
49
7
0
1
13 ~ ~ 37 8
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"7"
0
0
1
5
~std_logic_vector{3~downto~0}~1316
513
5
13 ~ ~ 40 9
50
9
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 41 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1315
521
5
13 ~ ~ 41 0
50
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
JMP
7169
1
13 ~ ~ 42 8
50
8
0
1
13 ~ ~ 40 9
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"8"
0
0
1
5
~std_logic_vector{3~downto~0}~1318
513
5
13 ~ ~ 43 10
51
10
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 44 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1317
521
5
13 ~ ~ 44 0
51
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
JC
7169
1
13 ~ ~ 45 9
51
9
0
1
13 ~ ~ 43 10
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"9"
0
0
1
5
~std_logic_vector{3~downto~0}~1320
513
5
13 ~ ~ 46 11
52
11
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 47 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1319
521
5
13 ~ ~ 47 0
52
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
JN
7169
1
13 ~ ~ 48 10
52
10
0
1
13 ~ ~ 46 11
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"A"
0
0
1
5
~std_logic_vector{3~downto~0}~1322
513
5
13 ~ ~ 49 12
53
12
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 50 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1321
521
5
13 ~ ~ 50 0
53
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
JZ
7169
1
13 ~ ~ 51 11
53
11
0
1
13 ~ ~ 49 12
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"B"
0
0
1
5
~std_logic_vector{3~downto~0}~1324
513
5
13 ~ ~ 52 13
54
13
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 53 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1323
521
5
13 ~ ~ 53 0
54
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
JSR
7169
1
13 ~ ~ 54 12
54
12
0
1
13 ~ ~ 52 13
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"C"
0
0
1
5
~std_logic_vector{3~downto~0}~1326
513
5
13 ~ ~ 55 14
55
14
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 56 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1325
521
5
13 ~ ~ 56 0
55
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
RTS
7169
1
13 ~ ~ 57 13
55
13
0
1
13 ~ ~ 55 14
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"D"
0
0
1
5
~std_logic_vector{3~downto~0}~1328
513
5
13 ~ ~ 58 15
56
15
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 59 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1327
521
5
13 ~ ~ 59 0
56
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
JV
7169
1
13 ~ ~ 60 14
56
14
0
1
13 ~ ~ 58 15
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"E"
0
0
1
5
~std_logic_vector{3~downto~0}~1330
513
5
13 ~ ~ 61 16
57
16
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 62 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1329
521
5
13 ~ ~ 62 0
57
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
HLT
7169
1
13 ~ ~ 63 15
57
15
0
1
13 ~ ~ 61 16
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"F"
0
0
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 64 17
60
17
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 65 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 65 0
60
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
IM
7169
1
13 ~ ~ 66 16
60
16
0
1
13 ~ ~ 64 17
0
15 ieee std_logic_1164 5 3
1
1
145
1
"00"
0
0
1
5
~std_logic_vector{1~downto~0}~1332
513
5
13 ~ ~ 67 18
61
18
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 68 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~1331
521
5
13 ~ ~ 68 0
61
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
DIR
7169
1
13 ~ ~ 69 17
61
17
0
1
13 ~ ~ 67 18
0
15 ieee std_logic_1164 5 3
1
1
145
1
"01"
0
0
1
5
~std_logic_vector{1~downto~0}~1334
513
5
13 ~ ~ 70 19
62
19
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 71 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~1333
521
5
13 ~ ~ 71 0
62
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
IND
7169
1
13 ~ ~ 72 18
62
18
0
1
13 ~ ~ 70 19
0
15 ieee std_logic_1164 5 3
1
1
145
1
"10"
0
0
1
5
~std_logic_vector{1~downto~0}~1336
513
5
13 ~ ~ 73 20
63
20
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 74 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~1335
521
5
13 ~ ~ 74 0
63
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
REL
7169
1
13 ~ ~ 75 19
63
19
0
1
13 ~ ~ 73 20
0
15 ieee std_logic_1164 5 3
1
1
145
1
"11"
0
0
1
1
mar_pc
7169
1
13 ~ ~ 76 20
68
20
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"111"
0
0
0
88
1
1
145
1
"000"
0
0
0
88
1
1
145
1
"011"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
mar_mdr
7169
1
13 ~ ~ 77 21
69
21
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"100"
0
0
0
88
1
1
145
1
"000"
0
0
0
88
1
1
145
1
"001"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
mdr_MmarP
7169
1
13 ~ ~ 78 22
70
22
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"001"
0
0
0
88
1
1
145
1
"110"
0
0
0
88
1
1
145
1
"011"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
49
0
0
0
88
1
1
145
69
0
49
0
0
0
0
0
0
1
1
mdr_Mmar
7169
1
13 ~ ~ 79 23
71
23
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"111"
0
0
0
88
1
1
145
1
"001"
0
0
0
88
1
1
145
1
"110"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
49
0
0
0
88
1
1
145
69
0
49
0
0
0
0
0
0
1
1
mar_mdrpc
7169
1
13 ~ ~ 80 24
72
24
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"000"
0
0
0
88
1
1
145
1
"000"
0
0
0
88
1
1
145
1
"111"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
ir_mdr
7169
1
13 ~ ~ 81 25
73
25
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"100"
0
0
0
88
1
1
145
1
"010"
0
0
0
88
1
1
145
1
"001"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
pc_mdr
7169
1
13 ~ ~ 82 26
74
26
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"100"
0
0
0
88
1
1
145
1
"011"
0
0
0
88
1
1
145
1
"001"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
pc_mdrpc
7169
1
13 ~ ~ 83 27
75
27
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"000"
0
0
0
88
1
1
145
1
"011"
0
0
0
88
1
1
145
1
"111"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
rts_pc
7169
1
13 ~ ~ 84 28
76
28
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"111"
0
0
0
88
1
1
145
1
"101"
0
0
0
88
1
1
145
1
"011"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
nop
7169
1
13 ~ ~ 85 29
77
29
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"111"
0
0
0
88
1
1
145
1
"111"
0
0
0
88
1
1
145
1
"110"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
5
~std_logic_vector{3~downto~0}~1338
513
5
13 ~ ~ 86 21
79
21
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 87 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1337
521
5
13 ~ ~ 87 0
79
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
5
~internal_bus{7~downto~4}~13
513
5
13 ~ ~ 88 22
79
22
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
4616189618054758400
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
0
1
15 ~ cleo 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
7
i
1
7
13 ~ ~ 89 0
79
10
29
1
13 ~ ~ 86 21
0
15 ieee std_logic_1164 5 3
1
10
1
1
802
29
12 ~ control 4 4
0
1
0
1
0
1
0
0
1
145
147
1
7
0
0
0
0
0
0
0
1
145
147
1
4
0
0
0
0
1
13 ~ ~ 88 22
1
5
~std_logic_vector{1~downto~0}~1340
513
5
13 ~ ~ 90 23
80
23
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 91 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~1339
521
5
13 ~ ~ 91 0
80
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
5
~internal_bus{3~downto~2}~13
513
5
13 ~ ~ 92 24
80
24
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
4611686018427387904
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
0
1
15 ~ cleo 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
7
me
1
7
13 ~ ~ 93 1
80
11
29
1
13 ~ ~ 90 23
0
15 ieee std_logic_1164 5 3
1
10
1
1
802
29
12 ~ control 4 4
0
1
0
1
0
1
0
0
1
145
147
1
3
0
0
0
0
0
0
0
1
145
147
1
2
0
0
0
0
1
13 ~ ~ 92 24
1
3
salta
1
3
13 ~ ~ 94 2
82
12
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
logic_arith
1
3
13 ~ ~ 95 3
82
13
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
EA
1
3
13 ~ ~ 96 4
84
14
1
13 ~ ~ 0 0
1
0
0
1
3
PE
1
3
13 ~ ~ 97 5
84
15
1
13 ~ ~ 0 0
1
0
0
0
0
0
I 000044 52 789           1113323168864 alu
5_______
58
alu
0
11
std
.
.
1
1
5
~std_logic_vector{bus_size~downto~0}~13
513
5
13 ~ ~ 0 0
21
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
139
802
1
15 ~ cleo 0 0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~bus_size~downto~0~13
521
5
13 ~ ~ 1 0
21
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
139
802
1
15 ~ cleo 0 0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
A_bus_int
1
3
13 ~ ~ 2 0
21
8
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
B_bus_int
1
3
13 ~ ~ 3 1
21
9
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
C_bus_int
1
3
13 ~ ~ 4 2
21
10
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
I 000044 52 789           1113323169315 alu
5_______
58
alu
0
11
std
.
.
1
1
5
~std_logic_vector{bus_size~downto~0}~13
513
5
13 ~ ~ 0 0
21
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
139
802
1
15 ~ cleo 0 0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~bus_size~downto~0~13
521
5
13 ~ ~ 1 0
21
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
139
802
1
15 ~ cleo 0 0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
A_bus_int
1
3
13 ~ ~ 2 0
21
8
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
B_bus_int
1
3
13 ~ ~ 3 1
21
9
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
C_bus_int
1
3
13 ~ ~ 4 2
21
10
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
I 000048 52 16660         1113323169405 control
98______
58
control
30
16
std
.
.
1
1
4
CleoStates_type
1
4
13 ~ ~ 0 0
27
0
1
1
1
0
1
1
1
1
1
0
0
0
1
1
0
4624070917402656768
0
0
0
0
1
13 ~ ~ 0 0
1
1
SIDLE
0
1
1
FETCH0
1
1
1
FETCH1
2
1
1
FETCH2
3
1
1
Sop1a
4
1
1
Sop1b
5
1
1
Sop2a
6
1
1
Sop2b
7
1
1
Sop3a
8
1
1
Sop3b
9
1
1
Salu
10
1
1
OP2jp1
11
1
1
OP2jp2
12
1
1
Sjump
13
1
1
Sjsr
14
0
64512 1024
0
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 16 1
42
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 17 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 17 0
42
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
NOT1
7169
1
13 ~ ~ 18 0
42
0
0
1
13 ~ ~ 16 1
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"0"
0
0
1
5
~std_logic_vector{3~downto~0}~132
513
5
13 ~ ~ 19 2
43
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 20 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~131
521
5
13 ~ ~ 20 0
43
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
NOT2
7169
1
13 ~ ~ 21 1
43
1
0
1
13 ~ ~ 19 2
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"1"
0
0
1
5
~std_logic_vector{3~downto~0}~134
513
5
13 ~ ~ 22 3
44
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 23 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~133
521
5
13 ~ ~ 23 0
44
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
STA1
7169
1
13 ~ ~ 24 2
44
2
0
1
13 ~ ~ 22 3
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"2"
0
0
1
5
~std_logic_vector{3~downto~0}~136
513
5
13 ~ ~ 25 4
45
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 26 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~135
521
5
13 ~ ~ 26 0
45
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
STA2
7169
1
13 ~ ~ 27 3
45
3
0
1
13 ~ ~ 25 4
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"3"
0
0
1
5
~std_logic_vector{3~downto~0}~138
513
5
13 ~ ~ 28 5
46
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 29 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~137
521
5
13 ~ ~ 29 0
46
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
LDA
7169
1
13 ~ ~ 30 4
46
4
0
1
13 ~ ~ 28 5
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"4"
0
0
1
5
~std_logic_vector{3~downto~0}~1310
513
5
13 ~ ~ 31 6
47
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 32 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~139
521
5
13 ~ ~ 32 0
47
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
ADD
7169
1
13 ~ ~ 33 5
47
5
0
1
13 ~ ~ 31 6
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"5"
0
0
1
5
~std_logic_vector{3~downto~0}~1312
513
5
13 ~ ~ 34 7
48
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 35 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1311
521
5
13 ~ ~ 35 0
48
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
ORL
7169
1
13 ~ ~ 36 6
48
6
0
1
13 ~ ~ 34 7
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"6"
0
0
1
5
~std_logic_vector{3~downto~0}~1314
513
5
13 ~ ~ 37 8
49
8
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 38 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1313
521
5
13 ~ ~ 38 0
49
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
ANDL
7169
1
13 ~ ~ 39 7
49
7
0
1
13 ~ ~ 37 8
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"7"
0
0
1
5
~std_logic_vector{3~downto~0}~1316
513
5
13 ~ ~ 40 9
50
9
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 41 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1315
521
5
13 ~ ~ 41 0
50
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
JMP
7169
1
13 ~ ~ 42 8
50
8
0
1
13 ~ ~ 40 9
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"8"
0
0
1
5
~std_logic_vector{3~downto~0}~1318
513
5
13 ~ ~ 43 10
51
10
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 44 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1317
521
5
13 ~ ~ 44 0
51
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
JC
7169
1
13 ~ ~ 45 9
51
9
0
1
13 ~ ~ 43 10
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"9"
0
0
1
5
~std_logic_vector{3~downto~0}~1320
513
5
13 ~ ~ 46 11
52
11
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 47 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1319
521
5
13 ~ ~ 47 0
52
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
JN
7169
1
13 ~ ~ 48 10
52
10
0
1
13 ~ ~ 46 11
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"A"
0
0
1
5
~std_logic_vector{3~downto~0}~1322
513
5
13 ~ ~ 49 12
53
12
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 50 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1321
521
5
13 ~ ~ 50 0
53
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
JZ
7169
1
13 ~ ~ 51 11
53
11
0
1
13 ~ ~ 49 12
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"B"
0
0
1
5
~std_logic_vector{3~downto~0}~1324
513
5
13 ~ ~ 52 13
54
13
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 53 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1323
521
5
13 ~ ~ 53 0
54
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
JSR
7169
1
13 ~ ~ 54 12
54
12
0
1
13 ~ ~ 52 13
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"C"
0
0
1
5
~std_logic_vector{3~downto~0}~1326
513
5
13 ~ ~ 55 14
55
14
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 56 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1325
521
5
13 ~ ~ 56 0
55
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
RTS
7169
1
13 ~ ~ 57 13
55
13
0
1
13 ~ ~ 55 14
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"D"
0
0
1
5
~std_logic_vector{3~downto~0}~1328
513
5
13 ~ ~ 58 15
56
15
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 59 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1327
521
5
13 ~ ~ 59 0
56
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
JV
7169
1
13 ~ ~ 60 14
56
14
0
1
13 ~ ~ 58 15
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"E"
0
0
1
5
~std_logic_vector{3~downto~0}~1330
513
5
13 ~ ~ 61 16
57
16
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 62 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1329
521
5
13 ~ ~ 62 0
57
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
HLT
7169
1
13 ~ ~ 63 15
57
15
0
1
13 ~ ~ 61 16
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"F"
0
0
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 64 17
60
17
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 65 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 65 0
60
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
IM
7169
1
13 ~ ~ 66 16
60
16
0
1
13 ~ ~ 64 17
0
15 ieee std_logic_1164 5 3
1
1
145
1
"00"
0
0
1
5
~std_logic_vector{1~downto~0}~1332
513
5
13 ~ ~ 67 18
61
18
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 68 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~1331
521
5
13 ~ ~ 68 0
61
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
DIR
7169
1
13 ~ ~ 69 17
61
17
0
1
13 ~ ~ 67 18
0
15 ieee std_logic_1164 5 3
1
1
145
1
"01"
0
0
1
5
~std_logic_vector{1~downto~0}~1334
513
5
13 ~ ~ 70 19
62
19
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 71 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~1333
521
5
13 ~ ~ 71 0
62
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
IND
7169
1
13 ~ ~ 72 18
62
18
0
1
13 ~ ~ 70 19
0
15 ieee std_logic_1164 5 3
1
1
145
1
"10"
0
0
1
5
~std_logic_vector{1~downto~0}~1336
513
5
13 ~ ~ 73 20
63
20
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 74 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~1335
521
5
13 ~ ~ 74 0
63
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
REL
7169
1
13 ~ ~ 75 19
63
19
0
1
13 ~ ~ 73 20
0
15 ieee std_logic_1164 5 3
1
1
145
1
"11"
0
0
1
1
mar_pc
7169
1
13 ~ ~ 76 20
68
20
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"111"
0
0
0
88
1
1
145
1
"000"
0
0
0
88
1
1
145
1
"011"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
mar_mdr
7169
1
13 ~ ~ 77 21
69
21
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"100"
0
0
0
88
1
1
145
1
"000"
0
0
0
88
1
1
145
1
"001"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
mdr_MmarP
7169
1
13 ~ ~ 78 22
70
22
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"001"
0
0
0
88
1
1
145
1
"110"
0
0
0
88
1
1
145
1
"011"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
49
0
0
0
88
1
1
145
69
0
49
0
0
0
0
0
0
1
1
mdr_Mmar
7169
1
13 ~ ~ 79 23
71
23
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"111"
0
0
0
88
1
1
145
1
"001"
0
0
0
88
1
1
145
1
"110"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
49
0
0
0
88
1
1
145
69
0
49
0
0
0
0
0
0
1
1
mar_mdrpc
7169
1
13 ~ ~ 80 24
72
24
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"000"
0
0
0
88
1
1
145
1
"000"
0
0
0
88
1
1
145
1
"111"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
ir_mdr
7169
1
13 ~ ~ 81 25
73
25
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"100"
0
0
0
88
1
1
145
1
"010"
0
0
0
88
1
1
145
1
"001"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
pc_mdr
7169
1
13 ~ ~ 82 26
74
26
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"100"
0
0
0
88
1
1
145
1
"011"
0
0
0
88
1
1
145
1
"001"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
pc_mdrpc
7169
1
13 ~ ~ 83 27
75
27
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"000"
0
0
0
88
1
1
145
1
"011"
0
0
0
88
1
1
145
1
"111"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
rts_pc
7169
1
13 ~ ~ 84 28
76
28
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"111"
0
0
0
88
1
1
145
1
"101"
0
0
0
88
1
1
145
1
"011"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
nop
7169
1
13 ~ ~ 85 29
77
29
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"111"
0
0
0
88
1
1
145
1
"111"
0
0
0
88
1
1
145
1
"110"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
5
~std_logic_vector{3~downto~0}~1338
513
5
13 ~ ~ 86 21
79
21
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 87 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1337
521
5
13 ~ ~ 87 0
79
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
5
~internal_bus{7~downto~4}~13
513
5
13 ~ ~ 88 22
79
22
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
4616189618054758400
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
0
1
15 ~ cleo 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
7
i
1
7
13 ~ ~ 89 0
79
10
29
1
13 ~ ~ 86 21
0
15 ieee std_logic_1164 5 3
1
10
1
1
802
29
12 ~ control 4 4
0
1
0
1
0
1
0
0
1
145
147
1
7
0
0
0
0
0
0
0
1
145
147
1
4
0
0
0
0
1
13 ~ ~ 88 22
1
5
~std_logic_vector{1~downto~0}~1340
513
5
13 ~ ~ 90 23
80
23
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 91 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~1339
521
5
13 ~ ~ 91 0
80
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
5
~internal_bus{3~downto~2}~13
513
5
13 ~ ~ 92 24
80
24
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
4611686018427387904
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
0
1
15 ~ cleo 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
7
me
1
7
13 ~ ~ 93 1
80
11
29
1
13 ~ ~ 90 23
0
15 ieee std_logic_1164 5 3
1
10
1
1
802
29
12 ~ control 4 4
0
1
0
1
0
1
0
0
1
145
147
1
3
0
0
0
0
0
0
0
1
145
147
1
2
0
0
0
0
1
13 ~ ~ 92 24
1
3
salta
1
3
13 ~ ~ 94 2
82
12
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
logic_arith
1
3
13 ~ ~ 95 3
82
13
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
EA
1
3
13 ~ ~ 96 4
84
14
1
13 ~ ~ 0 0
1
0
0
1
3
PE
1
3
13 ~ ~ 97 5
84
15
1
13 ~ ~ 0 0
1
0
0
0
0
0
I 000053 52 46            1113323169485 read_decoder
0_______
58
read_decoder
0
6
std
.
.
0
0
0
I 000053 52 47            1113323169555 status_flags
0_______
58
status_flags
0
13
std
.
.
0
0
0
I 000050 52 43            1113323169615 reg_clear
0_______
58
reg_clear
0
5
std
.
.
0
0
0
I 000056 52 2388          1113323169665 tb_architecture
22______
58
TB_ARCHITECTURE
0
10
std
.
.
1
1
18
control
1
18
13 ~ ~ 0 0
32
0
1
29
reset
16385
29
13 ~ ~ 1 0
34
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
clock
16385
29
13 ~ ~ 2 0
35
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
hold
16385
29
13 ~ ~ 3 0
36
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
halt
16385
29
13 ~ ~ 4 0
37
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ir
16385
29
13 ~ ~ 5 0
38
4
67
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
29
n
16385
29
13 ~ ~ 6 0
39
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
z
16385
29
13 ~ ~ 7 0
40
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
c
16385
29
13 ~ ~ 8 0
41
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
v
16385
29
13 ~ ~ 9 0
42
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
uins
16385
29
13 ~ ~ 10 0
43
9
68
0
1
15 ~ cleo 22 3
1
0
0
0
10
1
3
reset
1
3
13 ~ ~ 11 0
47
0
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
clock
1
3
13 ~ ~ 12 1
48
1
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
hold
1
3
13 ~ ~ 13 2
49
2
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
ir
1
3
13 ~ ~ 14 3
50
3
1
15 ~ cleo 19 1
3
0
0
1
3
n
1
3
13 ~ ~ 15 4
51
4
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
z
1
3
13 ~ ~ 16 5
52
5
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
c
1
3
13 ~ ~ 17 6
53
6
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
v
1
3
13 ~ ~ 18 7
54
7
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
halt
1
3
13 ~ ~ 19 8
56
8
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
uins
1
3
13 ~ ~ 20 9
57
9
1
15 ~ cleo 22 3
3
0
0
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 21 0
64
0
1
UUT
1
114
1
control
0
1
18
13 ~ ~ 0 0
0
0
1
10
11
1
1
802
29
13 ~ ~ 1 0
0
1
1
1
1
139
802
3
13 ~ ~ 11 0
0
0
0
0
11
1
1
802
29
13 ~ ~ 2 0
0
1
1
1
1
139
802
3
13 ~ ~ 12 1
0
0
0
0
11
1
1
802
29
13 ~ ~ 3 0
0
1
1
1
1
139
802
3
13 ~ ~ 13 2
0
0
0
0
11
1
1
802
29
13 ~ ~ 4 0
0
1
1
1
1
139
802
3
13 ~ ~ 19 8
0
0
0
0
11
1
1
802
29
13 ~ ~ 5 0
0
1
1
1
1
139
802
3
13 ~ ~ 14 3
0
0
0
0
11
1
1
802
29
13 ~ ~ 6 0
0
1
1
1
1
139
802
3
13 ~ ~ 15 4
0
0
0
0
11
1
1
802
29
13 ~ ~ 7 0
0
1
1
1
1
139
802
3
13 ~ ~ 16 5
0
0
0
0
11
1
1
802
29
13 ~ ~ 8 0
0
1
1
1
1
139
802
3
13 ~ ~ 17 6
0
0
0
0
11
1
1
802
29
13 ~ ~ 9 0
0
1
1
1
1
139
802
3
13 ~ ~ 18 7
0
0
0
0
11
1
1
802
29
13 ~ ~ 10 0
0
1
1
1
1
139
802
3
13 ~ ~ 20 9
0
0
0
0
0
1
0
0
I 000054 52 47            1113323169745 write_decoder
0_______
58
write_decoder
0
8
std
.
.
0
0
0
I 000056 52 1268          1113323169806 tb_architecture
12______
58
TB_ARCHITECTURE
0
5
std
.
.
1
1
18
reg_clear
1
18
13 ~ ~ 0 0
32
0
1
29
clock
16385
29
13 ~ ~ 1 0
34
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
16385
29
13 ~ ~ 2 0
35
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ce
16385
29
13 ~ ~ 3 0
36
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
D
16385
29
13 ~ ~ 4 0
37
3
67
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
29
Q
16385
29
13 ~ ~ 5 0
38
4
68
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
0
0
5
1
3
clock
1
3
13 ~ ~ 6 0
42
0
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
reset
1
3
13 ~ ~ 7 1
43
1
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
ce
1
3
13 ~ ~ 8 2
44
2
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
D
1
3
13 ~ ~ 9 3
45
3
1
15 ~ cleo 19 1
3
0
0
1
3
Q
1
3
13 ~ ~ 10 4
47
4
1
15 ~ cleo 19 1
3
0
0
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 11 0
54
0
1
UUT
1
114
1
reg_clear
0
1
18
13 ~ ~ 0 0
0
0
1
5
11
1
1
802
29
13 ~ ~ 1 0
0
1
1
1
1
139
802
3
13 ~ ~ 6 0
0
0
0
0
11
1
1
802
29
13 ~ ~ 2 0
0
1
1
1
1
139
802
3
13 ~ ~ 7 1
0
0
0
0
11
1
1
802
29
13 ~ ~ 3 0
0
1
1
1
1
139
802
3
13 ~ ~ 8 2
0
0
0
0
11
1
1
802
29
13 ~ ~ 4 0
0
1
1
1
1
139
802
3
13 ~ ~ 9 3
0
0
0
0
11
1
1
802
29
13 ~ ~ 5 0
0
1
1
1
1
139
802
3
13 ~ ~ 10 4
0
0
0
0
0
1
0
0
I 000056 52 2947          1113323169876 tb_architecture
22______
58
TB_ARCHITECTURE
0
8
std
.
.
1
1
18
alu
1
18
13 ~ ~ 0 0
33
0
1
29
A_bus
16385
29
13 ~ ~ 1 0
35
0
67
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
29
B_bus
16385
29
13 ~ ~ 2 0
36
1
67
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{2~downto~0}~13
16897
5
13 ~ ~ 3 0
37
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~13
521
5
13 ~ ~ 4 0
37
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
alu_op
16385
29
13 ~ ~ 5 0
37
2
67
0
1
13 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
1
29
C_Bus
16385
29
13 ~ ~ 6 0
38
3
68
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
29
n_inst
16385
29
13 ~ ~ 7 0
39
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
z_inst
16385
29
13 ~ ~ 8 0
40
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
c_inst
16385
29
13 ~ ~ 9 0
41
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
v_inst
16385
29
13 ~ ~ 10 0
42
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
8
1
3
A_bus
1
3
13 ~ ~ 11 0
46
0
1
15 ~ cleo 19 1
3
0
0
1
3
B_bus
1
3
13 ~ ~ 12 1
47
1
1
15 ~ cleo 19 1
3
0
0
1
5
~std_logic_vector{2~downto~0}~132
513
5
13 ~ ~ 13 1
48
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 14 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~131
521
5
13 ~ ~ 14 0
48
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
alu_op
1
3
13 ~ ~ 15 2
48
2
1
13 ~ ~ 13 1
0
15 ieee std_logic_1164 5 3
1
1
145
1
"000"
0
0
0
1
3
C_Bus
1
3
13 ~ ~ 16 3
50
3
1
15 ~ cleo 19 1
3
0
0
1
3
n_inst
1
3
13 ~ ~ 17 4
51
4
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
z_inst
1
3
13 ~ ~ 18 5
52
5
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
c_inst
1
3
13 ~ ~ 19 6
53
6
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
v_inst
1
3
13 ~ ~ 20 7
54
7
1
15 ieee std_logic_1164 4 2
3
0
0
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 21 0
61
0
1
UUT
1
114
1
alu
0
1
18
13 ~ ~ 0 0
0
0
1
8
11
1
1
802
29
13 ~ ~ 1 0
0
1
1
1
1
139
802
3
13 ~ ~ 11 0
0
0
0
0
11
1
1
802
29
13 ~ ~ 2 0
0
1
1
1
1
139
802
3
13 ~ ~ 12 1
0
0
0
0
11
1
1
802
29
13 ~ ~ 5 0
0
1
1
1
1
139
802
3
13 ~ ~ 15 2
0
0
0
0
11
1
1
802
29
13 ~ ~ 6 0
0
1
1
1
1
139
802
3
13 ~ ~ 16 3
0
0
0
0
11
1
1
802
29
13 ~ ~ 7 0
0
1
1
1
1
139
802
3
13 ~ ~ 17 4
0
0
0
0
11
1
1
802
29
13 ~ ~ 8 0
0
1
1
1
1
139
802
3
13 ~ ~ 18 5
0
0
0
0
11
1
1
802
29
13 ~ ~ 9 0
0
1
1
1
1
139
802
3
13 ~ ~ 19 6
0
0
0
0
11
1
1
802
29
13 ~ ~ 10 0
0
1
1
1
1
139
802
3
13 ~ ~ 20 7
0
0
0
0
0
1
0
0
I 000049 52 7965          1113323169956 datapath
106_____
58
datapath
0
36
std
.
.
1
1
3
r_mdr
1
3
13 ~ ~ 0 0
22
12
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
r_ir
1
3
13 ~ ~ 1 1
22
13
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
r_pc
1
3
13 ~ ~ 2 2
22
14
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
r_ac
1
3
13 ~ ~ 3 3
22
15
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
r_rs
1
3
13 ~ ~ 4 4
22
16
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
w_mar
1
3
13 ~ ~ 5 5
23
17
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
w_mdr
1
3
13 ~ ~ 6 6
23
18
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
w_ir
1
3
13 ~ ~ 7 7
23
19
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
w_pc
1
3
13 ~ ~ 8 8
23
20
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
w_ac
1
3
13 ~ ~ 9 9
23
21
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
w_rs
1
3
13 ~ ~ 10 10
23
22
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
n_inst
1
3
13 ~ ~ 11 11
24
23
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
z_inst
1
3
13 ~ ~ 12 12
24
24
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
c_inst
1
3
13 ~ ~ 13 13
24
25
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
v_inst
1
3
13 ~ ~ 14 14
24
26
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
outmux
1
3
13 ~ ~ 15 15
25
27
1
15 ~ cleo 19 1
3
0
0
1
3
mdr
1
3
13 ~ ~ 16 16
25
28
1
15 ~ cleo 19 1
3
0
0
1
3
ir_int
1
3
13 ~ ~ 17 17
25
29
1
15 ~ cleo 19 1
3
0
0
1
3
pc
1
3
13 ~ ~ 18 18
25
30
1
15 ~ cleo 19 1
3
0
0
1
3
ac
1
3
13 ~ ~ 19 19
25
31
1
15 ~ cleo 19 1
3
0
0
1
3
rs
1
3
13 ~ ~ 20 20
25
32
1
15 ~ cleo 19 1
3
0
0
1
3
busA
1
3
13 ~ ~ 21 21
26
33
1
15 ~ cleo 19 1
3
0
0
1
3
busB
1
3
13 ~ ~ 22 22
26
34
1
15 ~ cleo 19 1
3
0
0
1
3
busC
1
3
13 ~ ~ 23 23
26
35
1
15 ~ cleo 19 1
3
0
0
0
1
10
1
39
39
39
~
1
39
13 ~ ~ 91 0
46
0
1
REG_MAR
1
107
0
1
1
1
546
work
0
1
1
reg_clear
0
0
0
0
0
1
12
reg_clear
cleopatra
0
0
1
5
11
1
1
802
29
12 ~ reg_clear 0 0
0
1
1
1
1
139
802
29
12 ~ datapath 0 0
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 1 1
0
1
1
1
1
139
802
29
12 ~ datapath 1 1
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 5 5
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 23 23
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 4 4
0
1
1
1
1
139
802
29
12 ~ datapath 3 3
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 92 0
48
1
1
REG_MDR
1
107
0
1
1
1
546
work
0
1
1
reg_clear
0
0
0
0
0
1
12
reg_clear
cleopatra
0
0
1
5
11
1
1
802
29
12 ~ reg_clear 0 0
0
1
1
1
1
139
802
29
12 ~ datapath 0 0
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 1 1
0
1
1
1
1
139
802
29
12 ~ datapath 1 1
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 6 6
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 15 15
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 16 16
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 93 0
50
2
1
REG_IR
1
107
0
1
1
1
546
work
0
1
1
reg_clear
0
0
0
0
0
1
12
reg_clear
cleopatra
0
0
1
5
11
1
1
802
29
12 ~ reg_clear 0 0
0
1
1
1
1
139
802
29
12 ~ datapath 0 0
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 1 1
0
1
1
1
1
139
802
29
12 ~ datapath 1 1
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 7 7
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 23 23
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 17 17
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 94 0
52
3
1
REG_PC
1
107
0
1
1
1
546
work
0
1
1
reg_clear
0
0
0
0
0
1
12
reg_clear
cleopatra
0
0
1
5
11
1
1
802
29
12 ~ reg_clear 0 0
0
1
1
1
1
139
802
29
12 ~ datapath 0 0
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 1 1
0
1
1
1
1
139
802
29
12 ~ datapath 1 1
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 8 8
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 23 23
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 18 18
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 95 0
54
4
1
REG_AC
1
107
0
1
1
1
546
work
0
1
1
reg_clear
0
0
0
0
0
1
12
reg_clear
cleopatra
0
0
1
5
11
1
1
802
29
12 ~ reg_clear 0 0
0
1
1
1
1
139
802
29
12 ~ datapath 0 0
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 1 1
0
1
1
1
1
139
802
29
12 ~ datapath 1 1
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 9 9
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 23 23
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 19 19
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 96 0
56
5
1
REG_RS
1
107
0
1
1
1
546
work
0
1
1
reg_clear
0
0
0
0
0
1
12
reg_clear
cleopatra
0
0
1
5
11
1
1
802
29
12 ~ reg_clear 0 0
0
1
1
1
1
139
802
29
12 ~ datapath 0 0
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 1 1
0
1
1
1
1
139
802
29
12 ~ datapath 1 1
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 10 10
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 23 23
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 20 20
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 97 0
63
6
1
W_DECOD
1
107
0
1
1
1
546
work
0
1
1
write_decoder
0
0
0
0
0
1
12
write_decoder
cleopatra
0
0
1
8
11
1
1
802
29
12 ~ write_decoder 2 0
0
1
1
1
1
139
3
1
1
802
29
12 ~ datapath 7 7
0
1
1
w
0
0
0
0
0
0
0
0
0
11
1
1
802
29
12 ~ write_decoder 3 1
0
1
1
1
1
139
802
29
12 ~ datapath 2 2
0
0
0
0
11
1
1
802
29
12 ~ write_decoder 4 2
0
1
1
1
1
139
802
3
13 ~ ~ 5 5
0
0
0
0
11
1
1
802
29
12 ~ write_decoder 5 3
0
1
1
1
1
139
802
3
13 ~ ~ 6 6
0
0
0
0
11
1
1
802
29
12 ~ write_decoder 6 4
0
1
1
1
1
139
802
3
13 ~ ~ 7 7
0
0
0
0
11
1
1
802
29
12 ~ write_decoder 7 5
0
1
1
1
1
139
802
3
13 ~ ~ 8 8
0
0
0
0
11
1
1
802
29
12 ~ write_decoder 8 6
0
1
1
1
1
139
802
3
13 ~ ~ 9 9
0
0
0
0
11
1
1
802
29
12 ~ write_decoder 9 7
0
1
1
1
1
139
802
3
13 ~ ~ 10 10
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 98 0
72
7
1
R_DECOD
1
107
0
1
1
1
546
work
0
1
1
read_decoder
0
0
0
0
0
1
12
read_decoder
cleopatra
0
0
1
6
11
1
1
802
29
12 ~ read_decoder 2 0
0
1
1
1
1
139
3
1
1
802
29
12 ~ datapath 7 7
0
1
1
r
0
0
0
0
0
0
0
0
0
11
1
1
802
29
12 ~ read_decoder 3 1
0
1
1
1
1
139
802
3
13 ~ ~ 0 0
0
0
0
0
11
1
1
802
29
12 ~ read_decoder 4 2
0
1
1
1
1
139
802
3
13 ~ ~ 1 1
0
0
0
0
11
1
1
802
29
12 ~ read_decoder 5 3
0
1
1
1
1
139
802
3
13 ~ ~ 2 2
0
0
0
0
11
1
1
802
29
12 ~ read_decoder 6 4
0
1
1
1
1
139
802
3
13 ~ ~ 3 3
0
0
0
0
11
1
1
802
29
12 ~ read_decoder 7 5
0
1
1
1
1
139
802
3
13 ~ ~ 4 4
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 104 0
89
8
1
ALU
1
107
0
1
1
1
546
work
0
1
1
ALU
0
0
0
0
0
1
12
alu
cleopatra
0
0
1
8
11
1
1
802
29
12 ~ alu 0 0
0
1
1
1
1
139
802
3
13 ~ ~ 21 21
0
0
0
0
11
1
1
802
29
12 ~ alu 1 1
0
1
1
1
1
139
802
3
13 ~ ~ 22 22
0
0
0
0
11
1
1
802
29
12 ~ alu 5 3
0
1
1
1
1
139
802
3
13 ~ ~ 23 23
0
0
0
0
11
1
1
802
29
12 ~ alu 4 2
0
1
1
1
1
139
3
1
1
802
29
12 ~ datapath 7 7
0
1
1
u
0
0
0
0
0
0
0
0
0
11
1
1
802
29
12 ~ alu 6 4
0
1
1
1
1
139
802
3
13 ~ ~ 11 11
0
0
0
0
11
1
1
802
29
12 ~ alu 7 5
0
1
1
1
1
139
802
3
13 ~ ~ 12 12
0
0
0
0
11
1
1
802
29
12 ~ alu 8 6
0
1
1
1
1
139
802
3
13 ~ ~ 13 13
0
0
0
0
11
1
1
802
29
12 ~ alu 9 7
0
1
1
1
1
139
802
3
13 ~ ~ 14 14
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 105 0
97
9
1
REG_STATUS
1
107
0
1
1
1
546
work
0
1
1
status_flags
0
0
0
0
0
1
12
status_flags
cleopatra
0
0
1
13
11
1
1
802
29
12 ~ status_flags 0 0
0
1
1
1
1
139
802
29
12 ~ datapath 0 0
0
0
0
0
11
1
1
802
29
12 ~ status_flags 1 1
0
1
1
1
1
139
802
29
12 ~ datapath 1 1
0
0
0
0
11
1
1
802
29
12 ~ status_flags 2 2
0
1
1
1
1
139
802
29
12 ~ datapath 2 2
0
0
0
0
11
1
1
802
29
12 ~ status_flags 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 11 11
0
0
0
0
11
1
1
802
29
12 ~ status_flags 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 12 12
0
0
0
0
11
1
1
802
29
12 ~ status_flags 5 5
0
1
1
1
1
139
802
3
13 ~ ~ 13 13
0
0
0
0
11
1
1
802
29
12 ~ status_flags 6 6
0
1
1
1
1
139
802
3
13 ~ ~ 14 14
0
0
0
0
11
1
1
802
29
12 ~ status_flags 7 7
0
1
1
1
1
139
3
1
1
802
29
12 ~ datapath 7 7
0
1
1
lnz
0
0
0
0
0
0
0
0
0
11
1
1
802
29
12 ~ status_flags 8 8
0
1
1
1
1
139
3
1
1
802
29
12 ~ datapath 7 7
0
1
1
lcv
0
0
0
0
0
0
0
0
0
11
1
1
802
29
12 ~ status_flags 9 9
0
1
1
1
1
139
802
29
12 ~ datapath 8 8
0
0
0
0
11
1
1
802
29
12 ~ status_flags 10 10
0
1
1
1
1
139
802
29
12 ~ datapath 9 9
0
0
0
0
11
1
1
802
29
12 ~ status_flags 11 11
0
1
1
1
1
139
802
29
12 ~ datapath 10 10
0
0
0
0
11
1
1
802
29
12 ~ status_flags 12 12
0
1
1
1
1
139
802
29
12 ~ datapath 11 11
0
0
0
0
0
0
0
0
I 000056 52 2806          1113323170016 tb_architecture
26______
58
TB_ARCHITECTURE
0
12
std
.
.
1
1
18
datapath
1
18
13 ~ ~ 0 0
32
0
1
29
clock
16385
29
13 ~ ~ 1 0
34
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
16385
29
13 ~ ~ 2 0
35
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
hold
16385
29
13 ~ ~ 3 0
36
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
address
16385
29
13 ~ ~ 4 0
37
3
68
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
29
ir
16385
29
13 ~ ~ 5 0
38
4
68
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
29
datain
16385
29
13 ~ ~ 6 0
39
5
67
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
29
dataout
16385
29
13 ~ ~ 7 0
40
6
68
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
29
uins
16385
29
13 ~ ~ 8 0
41
7
67
0
1
15 ~ cleo 22 3
1
0
1
29
n
16385
29
13 ~ ~ 9 0
42
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
z
16385
29
13 ~ ~ 10 0
43
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
c
16385
29
13 ~ ~ 11 0
44
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
v
16385
29
13 ~ ~ 12 0
45
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
12
1
3
clock
1
3
13 ~ ~ 13 0
49
0
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
reset
1
3
13 ~ ~ 14 1
50
1
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
hold
1
3
13 ~ ~ 15 2
51
2
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
datain
1
3
13 ~ ~ 16 3
52
3
1
15 ~ cleo 19 1
3
0
0
1
3
uins
1
3
13 ~ ~ 17 4
53
4
1
15 ~ cleo 22 3
3
0
0
1
3
address
1
3
13 ~ ~ 18 5
55
5
1
15 ~ cleo 19 1
3
0
0
1
3
ir
1
3
13 ~ ~ 19 6
56
6
1
15 ~ cleo 19 1
3
0
0
1
3
dataout
1
3
13 ~ ~ 20 7
57
7
1
15 ~ cleo 19 1
3
0
0
1
3
n
1
3
13 ~ ~ 21 8
58
8
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
z
1
3
13 ~ ~ 22 9
59
9
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
c
1
3
13 ~ ~ 23 10
60
10
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
v
1
3
13 ~ ~ 24 11
61
11
1
15 ieee std_logic_1164 4 2
3
0
0
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 25 0
68
0
1
UUT
1
114
1
datapath
0
1
18
13 ~ ~ 0 0
0
0
1
12
11
1
1
802
29
13 ~ ~ 1 0
0
1
1
1
1
139
802
3
13 ~ ~ 13 0
0
0
0
0
11
1
1
802
29
13 ~ ~ 2 0
0
1
1
1
1
139
802
3
13 ~ ~ 14 1
0
0
0
0
11
1
1
802
29
13 ~ ~ 3 0
0
1
1
1
1
139
802
3
13 ~ ~ 15 2
0
0
0
0
11
1
1
802
29
13 ~ ~ 4 0
0
1
1
1
1
139
802
3
13 ~ ~ 18 5
0
0
0
0
11
1
1
802
29
13 ~ ~ 5 0
0
1
1
1
1
139
802
3
13 ~ ~ 19 6
0
0
0
0
11
1
1
802
29
13 ~ ~ 6 0
0
1
1
1
1
139
802
3
13 ~ ~ 16 3
0
0
0
0
11
1
1
802
29
13 ~ ~ 7 0
0
1
1
1
1
139
802
3
13 ~ ~ 20 7
0
0
0
0
11
1
1
802
29
13 ~ ~ 8 0
0
1
1
1
1
139
802
3
13 ~ ~ 17 4
0
0
0
0
11
1
1
802
29
13 ~ ~ 9 0
0
1
1
1
1
139
802
3
13 ~ ~ 21 8
0
0
0
0
11
1
1
802
29
13 ~ ~ 10 0
0
1
1
1
1
139
802
3
13 ~ ~ 22 9
0
0
0
0
11
1
1
802
29
13 ~ ~ 11 0
0
1
1
1
1
139
802
3
13 ~ ~ 23 10
0
0
0
0
11
1
1
802
29
13 ~ ~ 12 0
0
1
1
1
1
139
802
3
13 ~ ~ 24 11
0
0
0
0
0
1
0
0
I 000050 52 2346          1113323170096 cleopatra
79______
58
cleopatra
0
16
std
.
.
1
1
3
uins
1
3
13 ~ ~ 0 0
43
9
1
15 ~ cleo 22 3
3
0
0
1
3
n
1
3
13 ~ ~ 1 1
44
10
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
z
1
3
13 ~ ~ 2 2
44
11
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
c
1
3
13 ~ ~ 3 3
44
12
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
v
1
3
13 ~ ~ 4 4
44
13
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
ir
1
3
13 ~ ~ 5 5
45
14
1
15 ~ cleo 19 1
3
0
0
1
3
hold_int
1
3
13 ~ ~ 6 6
46
15
1
15 ieee std_logic_1164 4 2
3
0
0
0
1
2
1
39
39
39
~
1
39
13 ~ ~ 77 0
63
0
1
DP
1
107
0
1
1
1
546
work
0
1
1
datapath
0
0
0
0
0
1
12
datapath
cleopatra
0
0
1
12
11
1
1
802
29
12 ~ datapath 0 0
0
1
1
1
1
139
802
29
12 ~ cleopatra 0 0
0
0
0
0
11
1
1
802
29
12 ~ datapath 1 1
0
1
1
1
1
139
802
29
12 ~ cleopatra 1 1
0
0
0
0
11
1
1
802
29
12 ~ datapath 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 6 6
0
0
0
0
11
1
1
802
29
12 ~ datapath 3 3
0
1
1
1
1
139
802
29
12 ~ cleopatra 6 6
0
0
0
0
11
1
1
802
29
12 ~ datapath 5 5
0
1
1
1
1
139
802
29
12 ~ cleopatra 7 7
0
0
0
0
11
1
1
802
29
12 ~ datapath 6 6
0
1
1
1
1
139
802
29
12 ~ cleopatra 8 8
0
0
0
0
11
1
1
802
29
12 ~ datapath 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 5 5
0
0
0
0
11
1
1
802
29
12 ~ datapath 7 7
0
1
1
1
1
139
802
3
13 ~ ~ 0 0
0
0
0
0
11
1
1
802
29
12 ~ datapath 8 8
0
1
1
1
1
139
802
3
13 ~ ~ 1 1
0
0
0
0
11
1
1
802
29
12 ~ datapath 9 9
0
1
1
1
1
139
802
3
13 ~ ~ 2 2
0
0
0
0
11
1
1
802
29
12 ~ datapath 10 10
0
1
1
1
1
139
802
3
13 ~ ~ 3 3
0
0
0
0
11
1
1
802
29
12 ~ datapath 11 11
0
1
1
1
1
139
802
3
13 ~ ~ 4 4
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 78 0
67
1
1
CU
1
107
0
1
1
1
546
work
0
1
1
control
0
0
0
0
0
1
12
control
cleopatra
0
0
1
10
11
1
1
802
29
12 ~ control 1 1
0
1
1
1
1
139
802
29
12 ~ cleopatra 0 0
0
0
0
0
11
1
1
802
29
12 ~ control 0 0
0
1
1
1
1
139
802
29
12 ~ cleopatra 1 1
0
0
0
0
11
1
1
802
29
12 ~ control 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 6 6
0
0
0
0
11
1
1
802
29
12 ~ control 3 3
0
1
1
1
1
139
802
29
12 ~ cleopatra 3 3
0
0
0
0
11
1
1
802
29
12 ~ control 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 5 5
0
0
0
0
11
1
1
802
29
12 ~ control 9 9
0
1
1
1
1
139
802
3
13 ~ ~ 0 0
0
0
0
0
11
1
1
802
29
12 ~ control 5 5
0
1
1
1
1
139
802
3
13 ~ ~ 1 1
0
0
0
0
11
1
1
802
29
12 ~ control 6 6
0
1
1
1
1
139
802
3
13 ~ ~ 2 2
0
0
0
0
11
1
1
802
29
12 ~ control 7 7
0
1
1
1
1
139
802
3
13 ~ ~ 3 3
0
0
0
0
11
1
1
802
29
12 ~ control 8 8
0
1
1
1
1
139
802
3
13 ~ ~ 4 4
0
0
0
0
0
0
0
0
I 000048 52 1784          1113323170166 tb_hold
16______
58
tb_hold
2
14
std
.
.
1
1
3
clock
1
3
13 ~ ~ 0 0
22
0
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
reset
1
3
13 ~ ~ 1 1
22
1
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
halt
1
3
13 ~ ~ 2 2
22
2
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
hold
1
3
13 ~ ~ 3 3
22
3
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
ce
1
3
13 ~ ~ 4 4
22
4
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
rw
1
3
13 ~ ~ 5 5
22
5
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
go
1
3
13 ~ ~ 6 6
22
6
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
address
1
3
13 ~ ~ 7 7
23
7
1
15 ~ cleo 19 1
3
0
0
1
3
data
1
3
13 ~ ~ 8 8
23
8
1
15 ~ cleo 19 1
3
0
0
1
3
datain
1
3
13 ~ ~ 9 9
23
9
1
15 ~ cleo 19 1
3
0
0
1
3
dataout
1
3
13 ~ ~ 10 10
23
10
1
15 ~ cleo 19 1
3
0
0
1
8
INFILE
1
8
13 ~ ~ 11 0
24
0
1
15 std textio 3 1
1
1
1
145
69
1
READ_MODE
0
0
1
0
0
1
145
1
"testa.txt"
0
0
0
1
3
memoria
1
3
13 ~ ~ 12 11
25
11
1
15 ~ cleo 21 2
3
0
0
1
3
ops
1
3
13 ~ ~ 13 12
26
12
1
15 STD STANDARD 75 4
3
0
0
1
3
endereco
1
3
13 ~ ~ 14 13
26
13
1
15 STD STANDARD 75 4
3
0
0
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 15 0
32
0
1
cpu
1
107
0
1
1
1
546
work
0
1
1
cleopatra
0
0
0
0
0
1
12
cleopatra
cleopatra
0
0
1
9
11
1
1
802
29
12 ~ cleopatra 1 1
0
1
1
1
1
139
802
3
13 ~ ~ 1 1
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 0 0
0
1
1
1
1
139
802
3
13 ~ ~ 0 0
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 2 2
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 3 3
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 4 4
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 5 5
0
1
1
1
1
139
802
3
13 ~ ~ 5 5
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 6 6
0
1
1
1
1
139
802
3
13 ~ ~ 7 7
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 7 7
0
1
1
1
1
139
802
3
13 ~ ~ 9 9
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 8 8
0
1
1
1
1
139
802
3
13 ~ ~ 10 10
0
0
0
0
0
0
0
0
I 000043 52 1779          1113323170246 tb
16______
58
tb
2
14
std
.
.
1
1
3
clock
1
3
13 ~ ~ 0 0
36
0
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
reset
1
3
13 ~ ~ 1 1
36
1
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
halt
1
3
13 ~ ~ 2 2
36
2
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
hold
1
3
13 ~ ~ 3 3
36
3
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
ce
1
3
13 ~ ~ 4 4
36
4
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
rw
1
3
13 ~ ~ 5 5
36
5
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
go
1
3
13 ~ ~ 6 6
36
6
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
address
1
3
13 ~ ~ 7 7
37
7
1
15 ~ cleo 19 1
3
0
0
1
3
data
1
3
13 ~ ~ 8 8
37
8
1
15 ~ cleo 19 1
3
0
0
1
3
datain
1
3
13 ~ ~ 9 9
37
9
1
15 ~ cleo 19 1
3
0
0
1
3
dataout
1
3
13 ~ ~ 10 10
37
10
1
15 ~ cleo 19 1
3
0
0
1
8
INFILE
1
8
13 ~ ~ 11 0
38
0
1
15 std textio 3 1
1
1
1
145
69
1
READ_MODE
0
0
1
0
0
1
145
1
"testa.txt"
0
0
0
1
3
memoria
1
3
13 ~ ~ 12 11
39
11
1
15 ~ cleo 21 2
3
0
0
1
3
ops
1
3
13 ~ ~ 13 12
40
12
1
15 STD STANDARD 75 4
3
0
0
1
3
endereco
1
3
13 ~ ~ 14 13
40
13
1
15 STD STANDARD 75 4
3
0
0
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 15 0
46
0
1
cpu
1
107
0
1
1
1
546
work
0
1
1
cleopatra
0
0
0
0
0
1
12
cleopatra
cleopatra
0
0
1
9
11
1
1
802
29
12 ~ cleopatra 1 1
0
1
1
1
1
139
802
3
13 ~ ~ 1 1
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 0 0
0
1
1
1
1
139
802
3
13 ~ ~ 0 0
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 2 2
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 3 3
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 4 4
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 5 5
0
1
1
1
1
139
802
3
13 ~ ~ 5 5
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 6 6
0
1
1
1
1
139
802
3
13 ~ ~ 7 7
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 7 7
0
1
1
1
1
139
802
3
13 ~ ~ 9 9
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 8 8
0
1
1
1
1
139
802
3
13 ~ ~ 10 10
0
0
0
0
0
0
0
0
I 000056 52 2388          1113323275337 tb_architecture
22______
58
TB_ARCHITECTURE
0
10
std
.
.
1
1
18
control
1
18
13 ~ ~ 0 0
32
0
1
29
reset
16385
29
13 ~ ~ 1 0
34
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
clock
16385
29
13 ~ ~ 2 0
35
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
hold
16385
29
13 ~ ~ 3 0
36
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
halt
16385
29
13 ~ ~ 4 0
37
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ir
16385
29
13 ~ ~ 5 0
38
4
67
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
29
n
16385
29
13 ~ ~ 6 0
39
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
z
16385
29
13 ~ ~ 7 0
40
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
c
16385
29
13 ~ ~ 8 0
41
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
v
16385
29
13 ~ ~ 9 0
42
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
uins
16385
29
13 ~ ~ 10 0
43
9
68
0
1
15 ~ cleo 22 3
1
0
0
0
10
1
3
reset
1
3
13 ~ ~ 11 0
47
0
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
clock
1
3
13 ~ ~ 12 1
48
1
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
hold
1
3
13 ~ ~ 13 2
49
2
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
ir
1
3
13 ~ ~ 14 3
50
3
1
15 ~ cleo 19 1
3
0
0
1
3
n
1
3
13 ~ ~ 15 4
51
4
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
z
1
3
13 ~ ~ 16 5
52
5
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
c
1
3
13 ~ ~ 17 6
53
6
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
v
1
3
13 ~ ~ 18 7
54
7
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
halt
1
3
13 ~ ~ 19 8
56
8
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
uins
1
3
13 ~ ~ 20 9
57
9
1
15 ~ cleo 22 3
3
0
0
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 21 0
64
0
1
UUT
1
114
1
control
0
1
18
13 ~ ~ 0 0
0
0
1
10
11
1
1
802
29
13 ~ ~ 1 0
0
1
1
1
1
139
802
3
13 ~ ~ 11 0
0
0
0
0
11
1
1
802
29
13 ~ ~ 2 0
0
1
1
1
1
139
802
3
13 ~ ~ 12 1
0
0
0
0
11
1
1
802
29
13 ~ ~ 3 0
0
1
1
1
1
139
802
3
13 ~ ~ 13 2
0
0
0
0
11
1
1
802
29
13 ~ ~ 4 0
0
1
1
1
1
139
802
3
13 ~ ~ 19 8
0
0
0
0
11
1
1
802
29
13 ~ ~ 5 0
0
1
1
1
1
139
802
3
13 ~ ~ 14 3
0
0
0
0
11
1
1
802
29
13 ~ ~ 6 0
0
1
1
1
1
139
802
3
13 ~ ~ 15 4
0
0
0
0
11
1
1
802
29
13 ~ ~ 7 0
0
1
1
1
1
139
802
3
13 ~ ~ 16 5
0
0
0
0
11
1
1
802
29
13 ~ ~ 8 0
0
1
1
1
1
139
802
3
13 ~ ~ 17 6
0
0
0
0
11
1
1
802
29
13 ~ ~ 9 0
0
1
1
1
1
139
802
3
13 ~ ~ 18 7
0
0
0
0
11
1
1
802
29
13 ~ ~ 10 0
0
1
1
1
1
139
802
3
13 ~ ~ 20 9
0
0
0
0
0
1
0
0
I 000048 52 16660         1113502928800 control
98______
58
control
30
16
std
.
.
1
1
4
CleoStates_type
1
4
13 ~ ~ 0 0
27
0
1
1
1
0
1
1
1
1
1
0
0
0
1
1
0
4624070917402656768
0
0
0
0
1
13 ~ ~ 0 0
1
1
SIDLE
0
1
1
FETCH0
1
1
1
FETCH1
2
1
1
FETCH2
3
1
1
Sop1a
4
1
1
Sop1b
5
1
1
Sop2a
6
1
1
Sop2b
7
1
1
Sop3a
8
1
1
Sop3b
9
1
1
Salu
10
1
1
OP2jp1
11
1
1
OP2jp2
12
1
1
Sjump
13
1
1
Sjsr
14
0
64512 1024
0
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 16 1
42
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 17 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 17 0
42
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
NOT1
7169
1
13 ~ ~ 18 0
42
0
0
1
13 ~ ~ 16 1
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"0"
0
0
1
5
~std_logic_vector{3~downto~0}~132
513
5
13 ~ ~ 19 2
43
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 20 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~131
521
5
13 ~ ~ 20 0
43
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
NOT2
7169
1
13 ~ ~ 21 1
43
1
0
1
13 ~ ~ 19 2
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"1"
0
0
1
5
~std_logic_vector{3~downto~0}~134
513
5
13 ~ ~ 22 3
44
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 23 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~133
521
5
13 ~ ~ 23 0
44
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
STA1
7169
1
13 ~ ~ 24 2
44
2
0
1
13 ~ ~ 22 3
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"2"
0
0
1
5
~std_logic_vector{3~downto~0}~136
513
5
13 ~ ~ 25 4
45
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 26 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~135
521
5
13 ~ ~ 26 0
45
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
STA2
7169
1
13 ~ ~ 27 3
45
3
0
1
13 ~ ~ 25 4
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"3"
0
0
1
5
~std_logic_vector{3~downto~0}~138
513
5
13 ~ ~ 28 5
46
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 29 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~137
521
5
13 ~ ~ 29 0
46
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
LDA
7169
1
13 ~ ~ 30 4
46
4
0
1
13 ~ ~ 28 5
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"4"
0
0
1
5
~std_logic_vector{3~downto~0}~1310
513
5
13 ~ ~ 31 6
47
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 32 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~139
521
5
13 ~ ~ 32 0
47
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
ADD
7169
1
13 ~ ~ 33 5
47
5
0
1
13 ~ ~ 31 6
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"5"
0
0
1
5
~std_logic_vector{3~downto~0}~1312
513
5
13 ~ ~ 34 7
48
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 35 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1311
521
5
13 ~ ~ 35 0
48
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
ORL
7169
1
13 ~ ~ 36 6
48
6
0
1
13 ~ ~ 34 7
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"6"
0
0
1
5
~std_logic_vector{3~downto~0}~1314
513
5
13 ~ ~ 37 8
49
8
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 38 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1313
521
5
13 ~ ~ 38 0
49
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
ANDL
7169
1
13 ~ ~ 39 7
49
7
0
1
13 ~ ~ 37 8
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"7"
0
0
1
5
~std_logic_vector{3~downto~0}~1316
513
5
13 ~ ~ 40 9
50
9
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 41 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1315
521
5
13 ~ ~ 41 0
50
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
JMP
7169
1
13 ~ ~ 42 8
50
8
0
1
13 ~ ~ 40 9
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"8"
0
0
1
5
~std_logic_vector{3~downto~0}~1318
513
5
13 ~ ~ 43 10
51
10
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 44 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1317
521
5
13 ~ ~ 44 0
51
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
JC
7169
1
13 ~ ~ 45 9
51
9
0
1
13 ~ ~ 43 10
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"9"
0
0
1
5
~std_logic_vector{3~downto~0}~1320
513
5
13 ~ ~ 46 11
52
11
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 47 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1319
521
5
13 ~ ~ 47 0
52
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
JN
7169
1
13 ~ ~ 48 10
52
10
0
1
13 ~ ~ 46 11
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"A"
0
0
1
5
~std_logic_vector{3~downto~0}~1322
513
5
13 ~ ~ 49 12
53
12
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 50 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1321
521
5
13 ~ ~ 50 0
53
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
JZ
7169
1
13 ~ ~ 51 11
53
11
0
1
13 ~ ~ 49 12
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"B"
0
0
1
5
~std_logic_vector{3~downto~0}~1324
513
5
13 ~ ~ 52 13
54
13
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 53 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1323
521
5
13 ~ ~ 53 0
54
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
JSR
7169
1
13 ~ ~ 54 12
54
12
0
1
13 ~ ~ 52 13
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"C"
0
0
1
5
~std_logic_vector{3~downto~0}~1326
513
5
13 ~ ~ 55 14
55
14
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 56 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1325
521
5
13 ~ ~ 56 0
55
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
RTS
7169
1
13 ~ ~ 57 13
55
13
0
1
13 ~ ~ 55 14
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"D"
0
0
1
5
~std_logic_vector{3~downto~0}~1328
513
5
13 ~ ~ 58 15
56
15
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 59 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1327
521
5
13 ~ ~ 59 0
56
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
JV
7169
1
13 ~ ~ 60 14
56
14
0
1
13 ~ ~ 58 15
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"E"
0
0
1
5
~std_logic_vector{3~downto~0}~1330
513
5
13 ~ ~ 61 16
57
16
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 62 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1329
521
5
13 ~ ~ 62 0
57
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
HLT
7169
1
13 ~ ~ 63 15
57
15
0
1
13 ~ ~ 61 16
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"F"
0
0
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 64 17
60
17
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 65 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 65 0
60
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
IM
7169
1
13 ~ ~ 66 16
60
16
0
1
13 ~ ~ 64 17
0
15 ieee std_logic_1164 5 3
1
1
145
1
"00"
0
0
1
5
~std_logic_vector{1~downto~0}~1332
513
5
13 ~ ~ 67 18
61
18
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 68 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~1331
521
5
13 ~ ~ 68 0
61
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
DIR
7169
1
13 ~ ~ 69 17
61
17
0
1
13 ~ ~ 67 18
0
15 ieee std_logic_1164 5 3
1
1
145
1
"01"
0
0
1
5
~std_logic_vector{1~downto~0}~1334
513
5
13 ~ ~ 70 19
62
19
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 71 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~1333
521
5
13 ~ ~ 71 0
62
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
IND
7169
1
13 ~ ~ 72 18
62
18
0
1
13 ~ ~ 70 19
0
15 ieee std_logic_1164 5 3
1
1
145
1
"10"
0
0
1
5
~std_logic_vector{1~downto~0}~1336
513
5
13 ~ ~ 73 20
63
20
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 74 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~1335
521
5
13 ~ ~ 74 0
63
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
REL
7169
1
13 ~ ~ 75 19
63
19
0
1
13 ~ ~ 73 20
0
15 ieee std_logic_1164 5 3
1
1
145
1
"11"
0
0
1
1
mar_pc
7169
1
13 ~ ~ 76 20
68
20
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"111"
0
0
0
88
1
1
145
1
"000"
0
0
0
88
1
1
145
1
"011"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
mar_mdr
7169
1
13 ~ ~ 77 21
69
21
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"100"
0
0
0
88
1
1
145
1
"000"
0
0
0
88
1
1
145
1
"001"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
mdr_MmarP
7169
1
13 ~ ~ 78 22
70
22
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"001"
0
0
0
88
1
1
145
1
"110"
0
0
0
88
1
1
145
1
"011"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
49
0
0
0
88
1
1
145
69
0
49
0
0
0
0
0
0
1
1
mdr_Mmar
7169
1
13 ~ ~ 79 23
71
23
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"111"
0
0
0
88
1
1
145
1
"001"
0
0
0
88
1
1
145
1
"110"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
49
0
0
0
88
1
1
145
69
0
49
0
0
0
0
0
0
1
1
mar_mdrpc
7169
1
13 ~ ~ 80 24
72
24
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"000"
0
0
0
88
1
1
145
1
"000"
0
0
0
88
1
1
145
1
"111"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
ir_mdr
7169
1
13 ~ ~ 81 25
73
25
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"100"
0
0
0
88
1
1
145
1
"010"
0
0
0
88
1
1
145
1
"001"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
pc_mdr
7169
1
13 ~ ~ 82 26
74
26
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"100"
0
0
0
88
1
1
145
1
"011"
0
0
0
88
1
1
145
1
"001"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
pc_mdrpc
7169
1
13 ~ ~ 83 27
75
27
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"000"
0
0
0
88
1
1
145
1
"011"
0
0
0
88
1
1
145
1
"111"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
rts_pc
7169
1
13 ~ ~ 84 28
76
28
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"111"
0
0
0
88
1
1
145
1
"101"
0
0
0
88
1
1
145
1
"011"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
nop
7169
1
13 ~ ~ 85 29
77
29
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"111"
0
0
0
88
1
1
145
1
"111"
0
0
0
88
1
1
145
1
"110"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
5
~std_logic_vector{3~downto~0}~1338
513
5
13 ~ ~ 86 21
79
21
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 87 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1337
521
5
13 ~ ~ 87 0
79
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
5
~internal_bus{7~downto~4}~13
513
5
13 ~ ~ 88 22
79
22
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
4616189618054758400
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
0
1
15 ~ cleo 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
7
i
1
7
13 ~ ~ 89 0
79
10
29
1
13 ~ ~ 86 21
0
15 ieee std_logic_1164 5 3
1
10
1
1
802
29
12 ~ control 4 4
0
1
0
1
0
1
0
0
1
145
147
1
7
0
0
0
0
0
0
0
1
145
147
1
4
0
0
0
0
1
13 ~ ~ 88 22
1
5
~std_logic_vector{1~downto~0}~1340
513
5
13 ~ ~ 90 23
80
23
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 91 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~1339
521
5
13 ~ ~ 91 0
80
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
5
~internal_bus{3~downto~2}~13
513
5
13 ~ ~ 92 24
80
24
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
4611686018427387904
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
0
1
15 ~ cleo 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
7
me
1
7
13 ~ ~ 93 1
80
11
29
1
13 ~ ~ 90 23
0
15 ieee std_logic_1164 5 3
1
10
1
1
802
29
12 ~ control 4 4
0
1
0
1
0
1
0
0
1
145
147
1
3
0
0
0
0
0
0
0
1
145
147
1
2
0
0
0
0
1
13 ~ ~ 92 24
1
3
salta
1
3
13 ~ ~ 94 2
82
12
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
logic_arith
1
3
13 ~ ~ 95 3
82
13
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
EA
1
3
13 ~ ~ 96 4
84
14
1
13 ~ ~ 0 0
1
0
0
1
3
PE
1
3
13 ~ ~ 97 5
84
15
1
13 ~ ~ 0 0
1
0
0
0
0
0
I 000056 52 2388          1113502929742 tb_architecture
22______
58
TB_ARCHITECTURE
0
10
std
.
.
1
1
18
control
1
18
13 ~ ~ 0 0
32
0
1
29
reset
16385
29
13 ~ ~ 1 0
34
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
clock
16385
29
13 ~ ~ 2 0
35
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
hold
16385
29
13 ~ ~ 3 0
36
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
halt
16385
29
13 ~ ~ 4 0
37
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ir
16385
29
13 ~ ~ 5 0
38
4
67
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
29
n
16385
29
13 ~ ~ 6 0
39
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
z
16385
29
13 ~ ~ 7 0
40
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
c
16385
29
13 ~ ~ 8 0
41
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
v
16385
29
13 ~ ~ 9 0
42
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
uins
16385
29
13 ~ ~ 10 0
43
9
68
0
1
15 ~ cleo 22 3
1
0
0
0
10
1
3
reset
1
3
13 ~ ~ 11 0
47
0
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
clock
1
3
13 ~ ~ 12 1
48
1
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
hold
1
3
13 ~ ~ 13 2
49
2
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
ir
1
3
13 ~ ~ 14 3
50
3
1
15 ~ cleo 19 1
3
0
0
1
3
n
1
3
13 ~ ~ 15 4
51
4
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
z
1
3
13 ~ ~ 16 5
52
5
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
c
1
3
13 ~ ~ 17 6
53
6
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
v
1
3
13 ~ ~ 18 7
54
7
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
halt
1
3
13 ~ ~ 19 8
56
8
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
uins
1
3
13 ~ ~ 20 9
57
9
1
15 ~ cleo 22 3
3
0
0
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 21 0
64
0
1
UUT
1
114
1
control
0
1
18
13 ~ ~ 0 0
0
0
1
10
11
1
1
802
29
13 ~ ~ 1 0
0
1
1
1
1
139
802
3
13 ~ ~ 11 0
0
0
0
0
11
1
1
802
29
13 ~ ~ 2 0
0
1
1
1
1
139
802
3
13 ~ ~ 12 1
0
0
0
0
11
1
1
802
29
13 ~ ~ 3 0
0
1
1
1
1
139
802
3
13 ~ ~ 13 2
0
0
0
0
11
1
1
802
29
13 ~ ~ 4 0
0
1
1
1
1
139
802
3
13 ~ ~ 19 8
0
0
0
0
11
1
1
802
29
13 ~ ~ 5 0
0
1
1
1
1
139
802
3
13 ~ ~ 14 3
0
0
0
0
11
1
1
802
29
13 ~ ~ 6 0
0
1
1
1
1
139
802
3
13 ~ ~ 15 4
0
0
0
0
11
1
1
802
29
13 ~ ~ 7 0
0
1
1
1
1
139
802
3
13 ~ ~ 16 5
0
0
0
0
11
1
1
802
29
13 ~ ~ 8 0
0
1
1
1
1
139
802
3
13 ~ ~ 17 6
0
0
0
0
11
1
1
802
29
13 ~ ~ 9 0
0
1
1
1
1
139
802
3
13 ~ ~ 18 7
0
0
0
0
11
1
1
802
29
13 ~ ~ 10 0
0
1
1
1
1
139
802
3
13 ~ ~ 20 9
0
0
0
0
0
1
0
0
I 000056 52 2947          1113503299023 tb_architecture
22______
58
TB_ARCHITECTURE
0
8
std
.
.
1
1
18
alu
1
18
13 ~ ~ 0 0
33
0
1
29
A_bus
16385
29
13 ~ ~ 1 0
35
0
67
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
29
B_bus
16385
29
13 ~ ~ 2 0
36
1
67
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{2~downto~0}~13
16897
5
13 ~ ~ 3 0
37
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~13
521
5
13 ~ ~ 4 0
37
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
alu_op
16385
29
13 ~ ~ 5 0
37
2
67
0
1
13 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
1
29
C_Bus
16385
29
13 ~ ~ 6 0
38
3
68
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
29
n_inst
16385
29
13 ~ ~ 7 0
39
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
z_inst
16385
29
13 ~ ~ 8 0
40
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
c_inst
16385
29
13 ~ ~ 9 0
41
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
v_inst
16385
29
13 ~ ~ 10 0
42
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
8
1
3
A_bus
1
3
13 ~ ~ 11 0
46
0
1
15 ~ cleo 19 1
3
0
0
1
3
B_bus
1
3
13 ~ ~ 12 1
47
1
1
15 ~ cleo 19 1
3
0
0
1
5
~std_logic_vector{2~downto~0}~132
513
5
13 ~ ~ 13 1
48
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 14 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~131
521
5
13 ~ ~ 14 0
48
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
alu_op
1
3
13 ~ ~ 15 2
48
2
1
13 ~ ~ 13 1
0
15 ieee std_logic_1164 5 3
1
1
145
1
"000"
0
0
0
1
3
C_Bus
1
3
13 ~ ~ 16 3
50
3
1
15 ~ cleo 19 1
3
0
0
1
3
n_inst
1
3
13 ~ ~ 17 4
51
4
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
z_inst
1
3
13 ~ ~ 18 5
52
5
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
c_inst
1
3
13 ~ ~ 19 6
53
6
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
v_inst
1
3
13 ~ ~ 20 7
54
7
1
15 ieee std_logic_1164 4 2
3
0
0
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 21 0
61
0
1
UUT
1
114
1
alu
0
1
18
13 ~ ~ 0 0
0
0
1
8
11
1
1
802
29
13 ~ ~ 1 0
0
1
1
1
1
139
802
3
13 ~ ~ 11 0
0
0
0
0
11
1
1
802
29
13 ~ ~ 2 0
0
1
1
1
1
139
802
3
13 ~ ~ 12 1
0
0
0
0
11
1
1
802
29
13 ~ ~ 5 0
0
1
1
1
1
139
802
3
13 ~ ~ 15 2
0
0
0
0
11
1
1
802
29
13 ~ ~ 6 0
0
1
1
1
1
139
802
3
13 ~ ~ 16 3
0
0
0
0
11
1
1
802
29
13 ~ ~ 7 0
0
1
1
1
1
139
802
3
13 ~ ~ 17 4
0
0
0
0
11
1
1
802
29
13 ~ ~ 8 0
0
1
1
1
1
139
802
3
13 ~ ~ 18 5
0
0
0
0
11
1
1
802
29
13 ~ ~ 9 0
0
1
1
1
1
139
802
3
13 ~ ~ 19 6
0
0
0
0
11
1
1
802
29
13 ~ ~ 10 0
0
1
1
1
1
139
802
3
13 ~ ~ 20 7
0
0
0
0
0
1
0
0
I 000056 52 1268          1113503299134 tb_architecture
12______
58
TB_ARCHITECTURE
0
5
std
.
.
1
1
18
reg_clear
1
18
13 ~ ~ 0 0
32
0
1
29
clock
16385
29
13 ~ ~ 1 0
34
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
16385
29
13 ~ ~ 2 0
35
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ce
16385
29
13 ~ ~ 3 0
36
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
D
16385
29
13 ~ ~ 4 0
37
3
67
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
29
Q
16385
29
13 ~ ~ 5 0
38
4
68
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
0
0
5
1
3
clock
1
3
13 ~ ~ 6 0
42
0
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
reset
1
3
13 ~ ~ 7 1
43
1
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
ce
1
3
13 ~ ~ 8 2
44
2
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
D
1
3
13 ~ ~ 9 3
45
3
1
15 ~ cleo 19 1
3
0
0
1
3
Q
1
3
13 ~ ~ 10 4
47
4
1
15 ~ cleo 19 1
3
0
0
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 11 0
54
0
1
UUT
1
114
1
reg_clear
0
1
18
13 ~ ~ 0 0
0
0
1
5
11
1
1
802
29
13 ~ ~ 1 0
0
1
1
1
1
139
802
3
13 ~ ~ 6 0
0
0
0
0
11
1
1
802
29
13 ~ ~ 2 0
0
1
1
1
1
139
802
3
13 ~ ~ 7 1
0
0
0
0
11
1
1
802
29
13 ~ ~ 3 0
0
1
1
1
1
139
802
3
13 ~ ~ 8 2
0
0
0
0
11
1
1
802
29
13 ~ ~ 4 0
0
1
1
1
1
139
802
3
13 ~ ~ 9 3
0
0
0
0
11
1
1
802
29
13 ~ ~ 5 0
0
1
1
1
1
139
802
3
13 ~ ~ 10 4
0
0
0
0
0
1
0
0
I 000056 52 2388          1113503299204 tb_architecture
22______
58
TB_ARCHITECTURE
0
10
std
.
.
1
1
18
control
1
18
13 ~ ~ 0 0
32
0
1
29
reset
16385
29
13 ~ ~ 1 0
34
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
clock
16385
29
13 ~ ~ 2 0
35
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
hold
16385
29
13 ~ ~ 3 0
36
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
halt
16385
29
13 ~ ~ 4 0
37
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ir
16385
29
13 ~ ~ 5 0
38
4
67
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
29
n
16385
29
13 ~ ~ 6 0
39
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
z
16385
29
13 ~ ~ 7 0
40
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
c
16385
29
13 ~ ~ 8 0
41
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
v
16385
29
13 ~ ~ 9 0
42
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
uins
16385
29
13 ~ ~ 10 0
43
9
68
0
1
15 ~ cleo 22 3
1
0
0
0
10
1
3
reset
1
3
13 ~ ~ 11 0
47
0
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
clock
1
3
13 ~ ~ 12 1
48
1
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
hold
1
3
13 ~ ~ 13 2
49
2
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
ir
1
3
13 ~ ~ 14 3
50
3
1
15 ~ cleo 19 1
3
0
0
1
3
n
1
3
13 ~ ~ 15 4
51
4
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
z
1
3
13 ~ ~ 16 5
52
5
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
c
1
3
13 ~ ~ 17 6
53
6
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
v
1
3
13 ~ ~ 18 7
54
7
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
halt
1
3
13 ~ ~ 19 8
56
8
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
uins
1
3
13 ~ ~ 20 9
57
9
1
15 ~ cleo 22 3
3
0
0
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 21 0
64
0
1
UUT
1
114
1
control
0
1
18
13 ~ ~ 0 0
0
0
1
10
11
1
1
802
29
13 ~ ~ 1 0
0
1
1
1
1
139
802
3
13 ~ ~ 11 0
0
0
0
0
11
1
1
802
29
13 ~ ~ 2 0
0
1
1
1
1
139
802
3
13 ~ ~ 12 1
0
0
0
0
11
1
1
802
29
13 ~ ~ 3 0
0
1
1
1
1
139
802
3
13 ~ ~ 13 2
0
0
0
0
11
1
1
802
29
13 ~ ~ 4 0
0
1
1
1
1
139
802
3
13 ~ ~ 19 8
0
0
0
0
11
1
1
802
29
13 ~ ~ 5 0
0
1
1
1
1
139
802
3
13 ~ ~ 14 3
0
0
0
0
11
1
1
802
29
13 ~ ~ 6 0
0
1
1
1
1
139
802
3
13 ~ ~ 15 4
0
0
0
0
11
1
1
802
29
13 ~ ~ 7 0
0
1
1
1
1
139
802
3
13 ~ ~ 16 5
0
0
0
0
11
1
1
802
29
13 ~ ~ 8 0
0
1
1
1
1
139
802
3
13 ~ ~ 17 6
0
0
0
0
11
1
1
802
29
13 ~ ~ 9 0
0
1
1
1
1
139
802
3
13 ~ ~ 18 7
0
0
0
0
11
1
1
802
29
13 ~ ~ 10 0
0
1
1
1
1
139
802
3
13 ~ ~ 20 9
0
0
0
0
0
1
0
0
I 000056 52 2806          1113503299293 tb_architecture
26______
58
TB_ARCHITECTURE
0
12
std
.
.
1
1
18
datapath
1
18
13 ~ ~ 0 0
32
0
1
29
clock
16385
29
13 ~ ~ 1 0
34
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
16385
29
13 ~ ~ 2 0
35
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
hold
16385
29
13 ~ ~ 3 0
36
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
address
16385
29
13 ~ ~ 4 0
37
3
68
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
29
ir
16385
29
13 ~ ~ 5 0
38
4
68
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
29
datain
16385
29
13 ~ ~ 6 0
39
5
67
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
29
dataout
16385
29
13 ~ ~ 7 0
40
6
68
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
29
uins
16385
29
13 ~ ~ 8 0
41
7
67
0
1
15 ~ cleo 22 3
1
0
1
29
n
16385
29
13 ~ ~ 9 0
42
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
z
16385
29
13 ~ ~ 10 0
43
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
c
16385
29
13 ~ ~ 11 0
44
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
v
16385
29
13 ~ ~ 12 0
45
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
12
1
3
clock
1
3
13 ~ ~ 13 0
49
0
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
reset
1
3
13 ~ ~ 14 1
50
1
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
hold
1
3
13 ~ ~ 15 2
51
2
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
datain
1
3
13 ~ ~ 16 3
52
3
1
15 ~ cleo 19 1
3
0
0
1
3
uins
1
3
13 ~ ~ 17 4
53
4
1
15 ~ cleo 22 3
3
0
0
1
3
address
1
3
13 ~ ~ 18 5
55
5
1
15 ~ cleo 19 1
3
0
0
1
3
ir
1
3
13 ~ ~ 19 6
56
6
1
15 ~ cleo 19 1
3
0
0
1
3
dataout
1
3
13 ~ ~ 20 7
57
7
1
15 ~ cleo 19 1
3
0
0
1
3
n
1
3
13 ~ ~ 21 8
58
8
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
z
1
3
13 ~ ~ 22 9
59
9
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
c
1
3
13 ~ ~ 23 10
60
10
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
v
1
3
13 ~ ~ 24 11
61
11
1
15 ieee std_logic_1164 4 2
3
0
0
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 25 0
68
0
1
UUT
1
114
1
datapath
0
1
18
13 ~ ~ 0 0
0
0
1
12
11
1
1
802
29
13 ~ ~ 1 0
0
1
1
1
1
139
802
3
13 ~ ~ 13 0
0
0
0
0
11
1
1
802
29
13 ~ ~ 2 0
0
1
1
1
1
139
802
3
13 ~ ~ 14 1
0
0
0
0
11
1
1
802
29
13 ~ ~ 3 0
0
1
1
1
1
139
802
3
13 ~ ~ 15 2
0
0
0
0
11
1
1
802
29
13 ~ ~ 4 0
0
1
1
1
1
139
802
3
13 ~ ~ 18 5
0
0
0
0
11
1
1
802
29
13 ~ ~ 5 0
0
1
1
1
1
139
802
3
13 ~ ~ 19 6
0
0
0
0
11
1
1
802
29
13 ~ ~ 6 0
0
1
1
1
1
139
802
3
13 ~ ~ 16 3
0
0
0
0
11
1
1
802
29
13 ~ ~ 7 0
0
1
1
1
1
139
802
3
13 ~ ~ 20 7
0
0
0
0
11
1
1
802
29
13 ~ ~ 8 0
0
1
1
1
1
139
802
3
13 ~ ~ 17 4
0
0
0
0
11
1
1
802
29
13 ~ ~ 9 0
0
1
1
1
1
139
802
3
13 ~ ~ 21 8
0
0
0
0
11
1
1
802
29
13 ~ ~ 10 0
0
1
1
1
1
139
802
3
13 ~ ~ 22 9
0
0
0
0
11
1
1
802
29
13 ~ ~ 11 0
0
1
1
1
1
139
802
3
13 ~ ~ 23 10
0
0
0
0
11
1
1
802
29
13 ~ ~ 12 0
0
1
1
1
1
139
802
3
13 ~ ~ 24 11
0
0
0
0
0
1
0
0
I 000043 52 1779          1113503299484 tb
16______
58
tb
2
14
std
.
.
1
1
3
clock
1
3
13 ~ ~ 0 0
36
0
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
reset
1
3
13 ~ ~ 1 1
36
1
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
halt
1
3
13 ~ ~ 2 2
36
2
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
hold
1
3
13 ~ ~ 3 3
36
3
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
ce
1
3
13 ~ ~ 4 4
36
4
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
rw
1
3
13 ~ ~ 5 5
36
5
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
go
1
3
13 ~ ~ 6 6
36
6
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
address
1
3
13 ~ ~ 7 7
37
7
1
15 ~ cleo 19 1
3
0
0
1
3
data
1
3
13 ~ ~ 8 8
37
8
1
15 ~ cleo 19 1
3
0
0
1
3
datain
1
3
13 ~ ~ 9 9
37
9
1
15 ~ cleo 19 1
3
0
0
1
3
dataout
1
3
13 ~ ~ 10 10
37
10
1
15 ~ cleo 19 1
3
0
0
1
8
INFILE
1
8
13 ~ ~ 11 0
38
0
1
15 std textio 3 1
1
1
1
145
69
1
READ_MODE
0
0
1
0
0
1
145
1
"testa.txt"
0
0
0
1
3
memoria
1
3
13 ~ ~ 12 11
39
11
1
15 ~ cleo 21 2
3
0
0
1
3
ops
1
3
13 ~ ~ 13 12
40
12
1
15 STD STANDARD 75 4
3
0
0
1
3
endereco
1
3
13 ~ ~ 14 13
40
13
1
15 STD STANDARD 75 4
3
0
0
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 15 0
46
0
1
cpu
1
107
0
1
1
1
546
work
0
1
1
cleopatra
0
0
0
0
0
1
12
cleopatra
cleopatra
0
0
1
9
11
1
1
802
29
12 ~ cleopatra 1 1
0
1
1
1
1
139
802
3
13 ~ ~ 1 1
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 0 0
0
1
1
1
1
139
802
3
13 ~ ~ 0 0
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 2 2
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 3 3
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 4 4
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 5 5
0
1
1
1
1
139
802
3
13 ~ ~ 5 5
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 6 6
0
1
1
1
1
139
802
3
13 ~ ~ 7 7
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 7 7
0
1
1
1
1
139
802
3
13 ~ ~ 9 9
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 8 8
0
1
1
1
1
139
802
3
13 ~ ~ 10 10
0
0
0
0
0
0
0
0
I 000048 52 1784          1113503299584 tb_hold
16______
58
tb_hold
2
14
std
.
.
1
1
3
clock
1
3
13 ~ ~ 0 0
22
0
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
reset
1
3
13 ~ ~ 1 1
22
1
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
halt
1
3
13 ~ ~ 2 2
22
2
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
hold
1
3
13 ~ ~ 3 3
22
3
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
ce
1
3
13 ~ ~ 4 4
22
4
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
rw
1
3
13 ~ ~ 5 5
22
5
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
go
1
3
13 ~ ~ 6 6
22
6
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
address
1
3
13 ~ ~ 7 7
23
7
1
15 ~ cleo 19 1
3
0
0
1
3
data
1
3
13 ~ ~ 8 8
23
8
1
15 ~ cleo 19 1
3
0
0
1
3
datain
1
3
13 ~ ~ 9 9
23
9
1
15 ~ cleo 19 1
3
0
0
1
3
dataout
1
3
13 ~ ~ 10 10
23
10
1
15 ~ cleo 19 1
3
0
0
1
8
INFILE
1
8
13 ~ ~ 11 0
24
0
1
15 std textio 3 1
1
1
1
145
69
1
READ_MODE
0
0
1
0
0
1
145
1
"testa.txt"
0
0
0
1
3
memoria
1
3
13 ~ ~ 12 11
25
11
1
15 ~ cleo 21 2
3
0
0
1
3
ops
1
3
13 ~ ~ 13 12
26
12
1
15 STD STANDARD 75 4
3
0
0
1
3
endereco
1
3
13 ~ ~ 14 13
26
13
1
15 STD STANDARD 75 4
3
0
0
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 15 0
32
0
1
cpu
1
107
0
1
1
1
546
work
0
1
1
cleopatra
0
0
0
0
0
1
12
cleopatra
cleopatra
0
0
1
9
11
1
1
802
29
12 ~ cleopatra 1 1
0
1
1
1
1
139
802
3
13 ~ ~ 1 1
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 0 0
0
1
1
1
1
139
802
3
13 ~ ~ 0 0
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 2 2
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 3 3
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 4 4
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 5 5
0
1
1
1
1
139
802
3
13 ~ ~ 5 5
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 6 6
0
1
1
1
1
139
802
3
13 ~ ~ 7 7
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 7 7
0
1
1
1
1
139
802
3
13 ~ ~ 9 9
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 8 8
0
1
1
1
1
139
802
3
13 ~ ~ 10 10
0
0
0
0
0
0
0
0
I 000050 52 2346          1113503299685 cleopatra
79______
58
cleopatra
0
16
std
.
.
1
1
3
uins
1
3
13 ~ ~ 0 0
43
9
1
15 ~ cleo 22 3
3
0
0
1
3
n
1
3
13 ~ ~ 1 1
44
10
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
z
1
3
13 ~ ~ 2 2
44
11
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
c
1
3
13 ~ ~ 3 3
44
12
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
v
1
3
13 ~ ~ 4 4
44
13
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
ir
1
3
13 ~ ~ 5 5
45
14
1
15 ~ cleo 19 1
3
0
0
1
3
hold_int
1
3
13 ~ ~ 6 6
46
15
1
15 ieee std_logic_1164 4 2
3
0
0
0
1
2
1
39
39
39
~
1
39
13 ~ ~ 77 0
63
0
1
DP
1
107
0
1
1
1
546
work
0
1
1
datapath
0
0
0
0
0
1
12
datapath
cleopatra
0
0
1
12
11
1
1
802
29
12 ~ datapath 0 0
0
1
1
1
1
139
802
29
12 ~ cleopatra 0 0
0
0
0
0
11
1
1
802
29
12 ~ datapath 1 1
0
1
1
1
1
139
802
29
12 ~ cleopatra 1 1
0
0
0
0
11
1
1
802
29
12 ~ datapath 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 6 6
0
0
0
0
11
1
1
802
29
12 ~ datapath 3 3
0
1
1
1
1
139
802
29
12 ~ cleopatra 6 6
0
0
0
0
11
1
1
802
29
12 ~ datapath 5 5
0
1
1
1
1
139
802
29
12 ~ cleopatra 7 7
0
0
0
0
11
1
1
802
29
12 ~ datapath 6 6
0
1
1
1
1
139
802
29
12 ~ cleopatra 8 8
0
0
0
0
11
1
1
802
29
12 ~ datapath 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 5 5
0
0
0
0
11
1
1
802
29
12 ~ datapath 7 7
0
1
1
1
1
139
802
3
13 ~ ~ 0 0
0
0
0
0
11
1
1
802
29
12 ~ datapath 8 8
0
1
1
1
1
139
802
3
13 ~ ~ 1 1
0
0
0
0
11
1
1
802
29
12 ~ datapath 9 9
0
1
1
1
1
139
802
3
13 ~ ~ 2 2
0
0
0
0
11
1
1
802
29
12 ~ datapath 10 10
0
1
1
1
1
139
802
3
13 ~ ~ 3 3
0
0
0
0
11
1
1
802
29
12 ~ datapath 11 11
0
1
1
1
1
139
802
3
13 ~ ~ 4 4
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 78 0
67
1
1
CU
1
107
0
1
1
1
546
work
0
1
1
control
0
0
0
0
0
1
12
control
cleopatra
0
0
1
10
11
1
1
802
29
12 ~ control 1 1
0
1
1
1
1
139
802
29
12 ~ cleopatra 0 0
0
0
0
0
11
1
1
802
29
12 ~ control 0 0
0
1
1
1
1
139
802
29
12 ~ cleopatra 1 1
0
0
0
0
11
1
1
802
29
12 ~ control 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 6 6
0
0
0
0
11
1
1
802
29
12 ~ control 3 3
0
1
1
1
1
139
802
29
12 ~ cleopatra 3 3
0
0
0
0
11
1
1
802
29
12 ~ control 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 5 5
0
0
0
0
11
1
1
802
29
12 ~ control 9 9
0
1
1
1
1
139
802
3
13 ~ ~ 0 0
0
0
0
0
11
1
1
802
29
12 ~ control 5 5
0
1
1
1
1
139
802
3
13 ~ ~ 1 1
0
0
0
0
11
1
1
802
29
12 ~ control 6 6
0
1
1
1
1
139
802
3
13 ~ ~ 2 2
0
0
0
0
11
1
1
802
29
12 ~ control 7 7
0
1
1
1
1
139
802
3
13 ~ ~ 3 3
0
0
0
0
11
1
1
802
29
12 ~ control 8 8
0
1
1
1
1
139
802
3
13 ~ ~ 4 4
0
0
0
0
0
0
0
0
I 000049 52 7965          1113503299764 datapath
106_____
58
datapath
0
36
std
.
.
1
1
3
r_mdr
1
3
13 ~ ~ 0 0
22
12
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
r_ir
1
3
13 ~ ~ 1 1
22
13
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
r_pc
1
3
13 ~ ~ 2 2
22
14
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
r_ac
1
3
13 ~ ~ 3 3
22
15
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
r_rs
1
3
13 ~ ~ 4 4
22
16
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
w_mar
1
3
13 ~ ~ 5 5
23
17
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
w_mdr
1
3
13 ~ ~ 6 6
23
18
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
w_ir
1
3
13 ~ ~ 7 7
23
19
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
w_pc
1
3
13 ~ ~ 8 8
23
20
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
w_ac
1
3
13 ~ ~ 9 9
23
21
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
w_rs
1
3
13 ~ ~ 10 10
23
22
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
n_inst
1
3
13 ~ ~ 11 11
24
23
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
z_inst
1
3
13 ~ ~ 12 12
24
24
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
c_inst
1
3
13 ~ ~ 13 13
24
25
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
v_inst
1
3
13 ~ ~ 14 14
24
26
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
outmux
1
3
13 ~ ~ 15 15
25
27
1
15 ~ cleo 19 1
3
0
0
1
3
mdr
1
3
13 ~ ~ 16 16
25
28
1
15 ~ cleo 19 1
3
0
0
1
3
ir_int
1
3
13 ~ ~ 17 17
25
29
1
15 ~ cleo 19 1
3
0
0
1
3
pc
1
3
13 ~ ~ 18 18
25
30
1
15 ~ cleo 19 1
3
0
0
1
3
ac
1
3
13 ~ ~ 19 19
25
31
1
15 ~ cleo 19 1
3
0
0
1
3
rs
1
3
13 ~ ~ 20 20
25
32
1
15 ~ cleo 19 1
3
0
0
1
3
busA
1
3
13 ~ ~ 21 21
26
33
1
15 ~ cleo 19 1
3
0
0
1
3
busB
1
3
13 ~ ~ 22 22
26
34
1
15 ~ cleo 19 1
3
0
0
1
3
busC
1
3
13 ~ ~ 23 23
26
35
1
15 ~ cleo 19 1
3
0
0
0
1
10
1
39
39
39
~
1
39
13 ~ ~ 91 0
46
0
1
REG_MAR
1
107
0
1
1
1
546
work
0
1
1
reg_clear
0
0
0
0
0
1
12
reg_clear
cleopatra
0
0
1
5
11
1
1
802
29
12 ~ reg_clear 0 0
0
1
1
1
1
139
802
29
12 ~ datapath 0 0
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 1 1
0
1
1
1
1
139
802
29
12 ~ datapath 1 1
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 5 5
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 23 23
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 4 4
0
1
1
1
1
139
802
29
12 ~ datapath 3 3
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 92 0
48
1
1
REG_MDR
1
107
0
1
1
1
546
work
0
1
1
reg_clear
0
0
0
0
0
1
12
reg_clear
cleopatra
0
0
1
5
11
1
1
802
29
12 ~ reg_clear 0 0
0
1
1
1
1
139
802
29
12 ~ datapath 0 0
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 1 1
0
1
1
1
1
139
802
29
12 ~ datapath 1 1
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 6 6
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 15 15
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 16 16
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 93 0
50
2
1
REG_IR
1
107
0
1
1
1
546
work
0
1
1
reg_clear
0
0
0
0
0
1
12
reg_clear
cleopatra
0
0
1
5
11
1
1
802
29
12 ~ reg_clear 0 0
0
1
1
1
1
139
802
29
12 ~ datapath 0 0
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 1 1
0
1
1
1
1
139
802
29
12 ~ datapath 1 1
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 7 7
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 23 23
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 17 17
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 94 0
52
3
1
REG_PC
1
107
0
1
1
1
546
work
0
1
1
reg_clear
0
0
0
0
0
1
12
reg_clear
cleopatra
0
0
1
5
11
1
1
802
29
12 ~ reg_clear 0 0
0
1
1
1
1
139
802
29
12 ~ datapath 0 0
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 1 1
0
1
1
1
1
139
802
29
12 ~ datapath 1 1
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 8 8
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 23 23
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 18 18
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 95 0
54
4
1
REG_AC
1
107
0
1
1
1
546
work
0
1
1
reg_clear
0
0
0
0
0
1
12
reg_clear
cleopatra
0
0
1
5
11
1
1
802
29
12 ~ reg_clear 0 0
0
1
1
1
1
139
802
29
12 ~ datapath 0 0
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 1 1
0
1
1
1
1
139
802
29
12 ~ datapath 1 1
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 9 9
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 23 23
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 19 19
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 96 0
56
5
1
REG_RS
1
107
0
1
1
1
546
work
0
1
1
reg_clear
0
0
0
0
0
1
12
reg_clear
cleopatra
0
0
1
5
11
1
1
802
29
12 ~ reg_clear 0 0
0
1
1
1
1
139
802
29
12 ~ datapath 0 0
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 1 1
0
1
1
1
1
139
802
29
12 ~ datapath 1 1
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 10 10
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 23 23
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 20 20
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 97 0
63
6
1
W_DECOD
1
107
0
1
1
1
546
work
0
1
1
write_decoder
0
0
0
0
0
1
12
write_decoder
cleopatra
0
0
1
8
11
1
1
802
29
12 ~ write_decoder 2 0
0
1
1
1
1
139
3
1
1
802
29
12 ~ datapath 7 7
0
1
1
w
0
0
0
0
0
0
0
0
0
11
1
1
802
29
12 ~ write_decoder 3 1
0
1
1
1
1
139
802
29
12 ~ datapath 2 2
0
0
0
0
11
1
1
802
29
12 ~ write_decoder 4 2
0
1
1
1
1
139
802
3
13 ~ ~ 5 5
0
0
0
0
11
1
1
802
29
12 ~ write_decoder 5 3
0
1
1
1
1
139
802
3
13 ~ ~ 6 6
0
0
0
0
11
1
1
802
29
12 ~ write_decoder 6 4
0
1
1
1
1
139
802
3
13 ~ ~ 7 7
0
0
0
0
11
1
1
802
29
12 ~ write_decoder 7 5
0
1
1
1
1
139
802
3
13 ~ ~ 8 8
0
0
0
0
11
1
1
802
29
12 ~ write_decoder 8 6
0
1
1
1
1
139
802
3
13 ~ ~ 9 9
0
0
0
0
11
1
1
802
29
12 ~ write_decoder 9 7
0
1
1
1
1
139
802
3
13 ~ ~ 10 10
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 98 0
72
7
1
R_DECOD
1
107
0
1
1
1
546
work
0
1
1
read_decoder
0
0
0
0
0
1
12
read_decoder
cleopatra
0
0
1
6
11
1
1
802
29
12 ~ read_decoder 2 0
0
1
1
1
1
139
3
1
1
802
29
12 ~ datapath 7 7
0
1
1
r
0
0
0
0
0
0
0
0
0
11
1
1
802
29
12 ~ read_decoder 3 1
0
1
1
1
1
139
802
3
13 ~ ~ 0 0
0
0
0
0
11
1
1
802
29
12 ~ read_decoder 4 2
0
1
1
1
1
139
802
3
13 ~ ~ 1 1
0
0
0
0
11
1
1
802
29
12 ~ read_decoder 5 3
0
1
1
1
1
139
802
3
13 ~ ~ 2 2
0
0
0
0
11
1
1
802
29
12 ~ read_decoder 6 4
0
1
1
1
1
139
802
3
13 ~ ~ 3 3
0
0
0
0
11
1
1
802
29
12 ~ read_decoder 7 5
0
1
1
1
1
139
802
3
13 ~ ~ 4 4
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 104 0
89
8
1
ALU
1
107
0
1
1
1
546
work
0
1
1
ALU
0
0
0
0
0
1
12
alu
cleopatra
0
0
1
8
11
1
1
802
29
12 ~ alu 0 0
0
1
1
1
1
139
802
3
13 ~ ~ 21 21
0
0
0
0
11
1
1
802
29
12 ~ alu 1 1
0
1
1
1
1
139
802
3
13 ~ ~ 22 22
0
0
0
0
11
1
1
802
29
12 ~ alu 5 3
0
1
1
1
1
139
802
3
13 ~ ~ 23 23
0
0
0
0
11
1
1
802
29
12 ~ alu 4 2
0
1
1
1
1
139
3
1
1
802
29
12 ~ datapath 7 7
0
1
1
u
0
0
0
0
0
0
0
0
0
11
1
1
802
29
12 ~ alu 6 4
0
1
1
1
1
139
802
3
13 ~ ~ 11 11
0
0
0
0
11
1
1
802
29
12 ~ alu 7 5
0
1
1
1
1
139
802
3
13 ~ ~ 12 12
0
0
0
0
11
1
1
802
29
12 ~ alu 8 6
0
1
1
1
1
139
802
3
13 ~ ~ 13 13
0
0
0
0
11
1
1
802
29
12 ~ alu 9 7
0
1
1
1
1
139
802
3
13 ~ ~ 14 14
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 105 0
97
9
1
REG_STATUS
1
107
0
1
1
1
546
work
0
1
1
status_flags
0
0
0
0
0
1
12
status_flags
cleopatra
0
0
1
13
11
1
1
802
29
12 ~ status_flags 0 0
0
1
1
1
1
139
802
29
12 ~ datapath 0 0
0
0
0
0
11
1
1
802
29
12 ~ status_flags 1 1
0
1
1
1
1
139
802
29
12 ~ datapath 1 1
0
0
0
0
11
1
1
802
29
12 ~ status_flags 2 2
0
1
1
1
1
139
802
29
12 ~ datapath 2 2
0
0
0
0
11
1
1
802
29
12 ~ status_flags 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 11 11
0
0
0
0
11
1
1
802
29
12 ~ status_flags 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 12 12
0
0
0
0
11
1
1
802
29
12 ~ status_flags 5 5
0
1
1
1
1
139
802
3
13 ~ ~ 13 13
0
0
0
0
11
1
1
802
29
12 ~ status_flags 6 6
0
1
1
1
1
139
802
3
13 ~ ~ 14 14
0
0
0
0
11
1
1
802
29
12 ~ status_flags 7 7
0
1
1
1
1
139
3
1
1
802
29
12 ~ datapath 7 7
0
1
1
lnz
0
0
0
0
0
0
0
0
0
11
1
1
802
29
12 ~ status_flags 8 8
0
1
1
1
1
139
3
1
1
802
29
12 ~ datapath 7 7
0
1
1
lcv
0
0
0
0
0
0
0
0
0
11
1
1
802
29
12 ~ status_flags 9 9
0
1
1
1
1
139
802
29
12 ~ datapath 8 8
0
0
0
0
11
1
1
802
29
12 ~ status_flags 10 10
0
1
1
1
1
139
802
29
12 ~ datapath 9 9
0
0
0
0
11
1
1
802
29
12 ~ status_flags 11 11
0
1
1
1
1
139
802
29
12 ~ datapath 10 10
0
0
0
0
11
1
1
802
29
12 ~ status_flags 12 12
0
1
1
1
1
139
802
29
12 ~ datapath 11 11
0
0
0
0
0
0
0
0
I 000054 52 47            1113503299875 write_decoder
0_______
58
write_decoder
0
8
std
.
.
0
0
0
I 000050 52 43            1113503299964 reg_clear
0_______
58
reg_clear
0
5
std
.
.
0
0
0
I 000053 52 47            1113503300035 status_flags
0_______
58
status_flags
0
13
std
.
.
0
0
0
I 000053 52 46            1113503300095 read_decoder
0_______
58
read_decoder
0
6
std
.
.
0
0
0
I 000048 52 16660         1113503300155 control
98______
58
control
30
16
std
.
.
1
1
4
CleoStates_type
1
4
13 ~ ~ 0 0
27
0
1
1
1
0
1
1
1
1
1
0
0
0
1
1
0
4624070917402656768
0
0
0
0
1
13 ~ ~ 0 0
1
1
SIDLE
0
1
1
FETCH0
1
1
1
FETCH1
2
1
1
FETCH2
3
1
1
Sop1a
4
1
1
Sop1b
5
1
1
Sop2a
6
1
1
Sop2b
7
1
1
Sop3a
8
1
1
Sop3b
9
1
1
Salu
10
1
1
OP2jp1
11
1
1
OP2jp2
12
1
1
Sjump
13
1
1
Sjsr
14
0
64512 1024
0
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 16 1
42
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 17 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 17 0
42
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
NOT1
7169
1
13 ~ ~ 18 0
42
0
0
1
13 ~ ~ 16 1
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"0"
0
0
1
5
~std_logic_vector{3~downto~0}~132
513
5
13 ~ ~ 19 2
43
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 20 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~131
521
5
13 ~ ~ 20 0
43
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
NOT2
7169
1
13 ~ ~ 21 1
43
1
0
1
13 ~ ~ 19 2
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"1"
0
0
1
5
~std_logic_vector{3~downto~0}~134
513
5
13 ~ ~ 22 3
44
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 23 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~133
521
5
13 ~ ~ 23 0
44
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
STA1
7169
1
13 ~ ~ 24 2
44
2
0
1
13 ~ ~ 22 3
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"2"
0
0
1
5
~std_logic_vector{3~downto~0}~136
513
5
13 ~ ~ 25 4
45
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 26 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~135
521
5
13 ~ ~ 26 0
45
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
STA2
7169
1
13 ~ ~ 27 3
45
3
0
1
13 ~ ~ 25 4
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"3"
0
0
1
5
~std_logic_vector{3~downto~0}~138
513
5
13 ~ ~ 28 5
46
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 29 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~137
521
5
13 ~ ~ 29 0
46
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
LDA
7169
1
13 ~ ~ 30 4
46
4
0
1
13 ~ ~ 28 5
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"4"
0
0
1
5
~std_logic_vector{3~downto~0}~1310
513
5
13 ~ ~ 31 6
47
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 32 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~139
521
5
13 ~ ~ 32 0
47
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
ADD
7169
1
13 ~ ~ 33 5
47
5
0
1
13 ~ ~ 31 6
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"5"
0
0
1
5
~std_logic_vector{3~downto~0}~1312
513
5
13 ~ ~ 34 7
48
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 35 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1311
521
5
13 ~ ~ 35 0
48
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
ORL
7169
1
13 ~ ~ 36 6
48
6
0
1
13 ~ ~ 34 7
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"6"
0
0
1
5
~std_logic_vector{3~downto~0}~1314
513
5
13 ~ ~ 37 8
49
8
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 38 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1313
521
5
13 ~ ~ 38 0
49
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
ANDL
7169
1
13 ~ ~ 39 7
49
7
0
1
13 ~ ~ 37 8
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"7"
0
0
1
5
~std_logic_vector{3~downto~0}~1316
513
5
13 ~ ~ 40 9
50
9
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 41 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1315
521
5
13 ~ ~ 41 0
50
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
JMP
7169
1
13 ~ ~ 42 8
50
8
0
1
13 ~ ~ 40 9
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"8"
0
0
1
5
~std_logic_vector{3~downto~0}~1318
513
5
13 ~ ~ 43 10
51
10
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 44 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1317
521
5
13 ~ ~ 44 0
51
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
JC
7169
1
13 ~ ~ 45 9
51
9
0
1
13 ~ ~ 43 10
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"9"
0
0
1
5
~std_logic_vector{3~downto~0}~1320
513
5
13 ~ ~ 46 11
52
11
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 47 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1319
521
5
13 ~ ~ 47 0
52
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
JN
7169
1
13 ~ ~ 48 10
52
10
0
1
13 ~ ~ 46 11
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"A"
0
0
1
5
~std_logic_vector{3~downto~0}~1322
513
5
13 ~ ~ 49 12
53
12
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 50 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1321
521
5
13 ~ ~ 50 0
53
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
JZ
7169
1
13 ~ ~ 51 11
53
11
0
1
13 ~ ~ 49 12
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"B"
0
0
1
5
~std_logic_vector{3~downto~0}~1324
513
5
13 ~ ~ 52 13
54
13
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 53 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1323
521
5
13 ~ ~ 53 0
54
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
JSR
7169
1
13 ~ ~ 54 12
54
12
0
1
13 ~ ~ 52 13
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"C"
0
0
1
5
~std_logic_vector{3~downto~0}~1326
513
5
13 ~ ~ 55 14
55
14
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 56 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1325
521
5
13 ~ ~ 56 0
55
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
RTS
7169
1
13 ~ ~ 57 13
55
13
0
1
13 ~ ~ 55 14
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"D"
0
0
1
5
~std_logic_vector{3~downto~0}~1328
513
5
13 ~ ~ 58 15
56
15
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 59 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1327
521
5
13 ~ ~ 59 0
56
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
JV
7169
1
13 ~ ~ 60 14
56
14
0
1
13 ~ ~ 58 15
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"E"
0
0
1
5
~std_logic_vector{3~downto~0}~1330
513
5
13 ~ ~ 61 16
57
16
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 62 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1329
521
5
13 ~ ~ 62 0
57
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
HLT
7169
1
13 ~ ~ 63 15
57
15
0
1
13 ~ ~ 61 16
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"F"
0
0
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 64 17
60
17
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 65 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 65 0
60
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
IM
7169
1
13 ~ ~ 66 16
60
16
0
1
13 ~ ~ 64 17
0
15 ieee std_logic_1164 5 3
1
1
145
1
"00"
0
0
1
5
~std_logic_vector{1~downto~0}~1332
513
5
13 ~ ~ 67 18
61
18
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 68 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~1331
521
5
13 ~ ~ 68 0
61
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
DIR
7169
1
13 ~ ~ 69 17
61
17
0
1
13 ~ ~ 67 18
0
15 ieee std_logic_1164 5 3
1
1
145
1
"01"
0
0
1
5
~std_logic_vector{1~downto~0}~1334
513
5
13 ~ ~ 70 19
62
19
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 71 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~1333
521
5
13 ~ ~ 71 0
62
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
IND
7169
1
13 ~ ~ 72 18
62
18
0
1
13 ~ ~ 70 19
0
15 ieee std_logic_1164 5 3
1
1
145
1
"10"
0
0
1
5
~std_logic_vector{1~downto~0}~1336
513
5
13 ~ ~ 73 20
63
20
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 74 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~1335
521
5
13 ~ ~ 74 0
63
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
REL
7169
1
13 ~ ~ 75 19
63
19
0
1
13 ~ ~ 73 20
0
15 ieee std_logic_1164 5 3
1
1
145
1
"11"
0
0
1
1
mar_pc
7169
1
13 ~ ~ 76 20
68
20
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"111"
0
0
0
88
1
1
145
1
"000"
0
0
0
88
1
1
145
1
"011"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
mar_mdr
7169
1
13 ~ ~ 77 21
69
21
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"100"
0
0
0
88
1
1
145
1
"000"
0
0
0
88
1
1
145
1
"001"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
mdr_MmarP
7169
1
13 ~ ~ 78 22
70
22
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"001"
0
0
0
88
1
1
145
1
"110"
0
0
0
88
1
1
145
1
"011"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
49
0
0
0
88
1
1
145
69
0
49
0
0
0
0
0
0
1
1
mdr_Mmar
7169
1
13 ~ ~ 79 23
71
23
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"111"
0
0
0
88
1
1
145
1
"001"
0
0
0
88
1
1
145
1
"110"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
49
0
0
0
88
1
1
145
69
0
49
0
0
0
0
0
0
1
1
mar_mdrpc
7169
1
13 ~ ~ 80 24
72
24
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"000"
0
0
0
88
1
1
145
1
"000"
0
0
0
88
1
1
145
1
"111"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
ir_mdr
7169
1
13 ~ ~ 81 25
73
25
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"100"
0
0
0
88
1
1
145
1
"010"
0
0
0
88
1
1
145
1
"001"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
pc_mdr
7169
1
13 ~ ~ 82 26
74
26
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"100"
0
0
0
88
1
1
145
1
"011"
0
0
0
88
1
1
145
1
"001"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
pc_mdrpc
7169
1
13 ~ ~ 83 27
75
27
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"000"
0
0
0
88
1
1
145
1
"011"
0
0
0
88
1
1
145
1
"111"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
rts_pc
7169
1
13 ~ ~ 84 28
76
28
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"111"
0
0
0
88
1
1
145
1
"101"
0
0
0
88
1
1
145
1
"011"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
nop
7169
1
13 ~ ~ 85 29
77
29
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"111"
0
0
0
88
1
1
145
1
"111"
0
0
0
88
1
1
145
1
"110"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
5
~std_logic_vector{3~downto~0}~1338
513
5
13 ~ ~ 86 21
79
21
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 87 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1337
521
5
13 ~ ~ 87 0
79
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
5
~internal_bus{7~downto~4}~13
513
5
13 ~ ~ 88 22
79
22
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
4616189618054758400
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
0
1
15 ~ cleo 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
7
i
1
7
13 ~ ~ 89 0
79
10
29
1
13 ~ ~ 86 21
0
15 ieee std_logic_1164 5 3
1
10
1
1
802
29
12 ~ control 4 4
0
1
0
1
0
1
0
0
1
145
147
1
7
0
0
0
0
0
0
0
1
145
147
1
4
0
0
0
0
1
13 ~ ~ 88 22
1
5
~std_logic_vector{1~downto~0}~1340
513
5
13 ~ ~ 90 23
80
23
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 91 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~1339
521
5
13 ~ ~ 91 0
80
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
5
~internal_bus{3~downto~2}~13
513
5
13 ~ ~ 92 24
80
24
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
4611686018427387904
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
0
1
15 ~ cleo 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
7
me
1
7
13 ~ ~ 93 1
80
11
29
1
13 ~ ~ 90 23
0
15 ieee std_logic_1164 5 3
1
10
1
1
802
29
12 ~ control 4 4
0
1
0
1
0
1
0
0
1
145
147
1
3
0
0
0
0
0
0
0
1
145
147
1
2
0
0
0
0
1
13 ~ ~ 92 24
1
3
salta
1
3
13 ~ ~ 94 2
82
12
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
logic_arith
1
3
13 ~ ~ 95 3
82
13
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
EA
1
3
13 ~ ~ 96 4
84
14
1
13 ~ ~ 0 0
1
0
0
1
3
PE
1
3
13 ~ ~ 97 5
84
15
1
13 ~ ~ 0 0
1
0
0
0
0
0
I 000044 52 789           1113503300326 alu
5_______
58
alu
0
11
std
.
.
1
1
5
~std_logic_vector{bus_size~downto~0}~13
513
5
13 ~ ~ 0 0
21
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
139
802
1
15 ~ cleo 0 0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~bus_size~downto~0~13
521
5
13 ~ ~ 1 0
21
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
139
802
1
15 ~ cleo 0 0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
A_bus_int
1
3
13 ~ ~ 2 0
21
8
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
B_bus_int
1
3
13 ~ ~ 3 1
21
9
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
C_bus_int
1
3
13 ~ ~ 4 2
21
10
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
I 000044 52 789           1113503300976 alu
5_______
58
alu
0
11
std
.
.
1
1
5
~std_logic_vector{bus_size~downto~0}~13
513
5
13 ~ ~ 0 0
21
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
139
802
1
15 ~ cleo 0 0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~bus_size~downto~0~13
521
5
13 ~ ~ 1 0
21
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
139
802
1
15 ~ cleo 0 0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
A_bus_int
1
3
13 ~ ~ 2 0
21
8
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
B_bus_int
1
3
13 ~ ~ 3 1
21
9
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
C_bus_int
1
3
13 ~ ~ 4 2
21
10
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
I 000048 52 16660         1113503301197 control
98______
58
control
30
16
std
.
.
1
1
4
CleoStates_type
1
4
13 ~ ~ 0 0
27
0
1
1
1
0
1
1
1
1
1
0
0
0
1
1
0
4624070917402656768
0
0
0
0
1
13 ~ ~ 0 0
1
1
SIDLE
0
1
1
FETCH0
1
1
1
FETCH1
2
1
1
FETCH2
3
1
1
Sop1a
4
1
1
Sop1b
5
1
1
Sop2a
6
1
1
Sop2b
7
1
1
Sop3a
8
1
1
Sop3b
9
1
1
Salu
10
1
1
OP2jp1
11
1
1
OP2jp2
12
1
1
Sjump
13
1
1
Sjsr
14
0
64512 1024
0
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 16 1
42
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 17 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 17 0
42
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
NOT1
7169
1
13 ~ ~ 18 0
42
0
0
1
13 ~ ~ 16 1
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"0"
0
0
1
5
~std_logic_vector{3~downto~0}~132
513
5
13 ~ ~ 19 2
43
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 20 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~131
521
5
13 ~ ~ 20 0
43
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
NOT2
7169
1
13 ~ ~ 21 1
43
1
0
1
13 ~ ~ 19 2
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"1"
0
0
1
5
~std_logic_vector{3~downto~0}~134
513
5
13 ~ ~ 22 3
44
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 23 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~133
521
5
13 ~ ~ 23 0
44
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
STA1
7169
1
13 ~ ~ 24 2
44
2
0
1
13 ~ ~ 22 3
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"2"
0
0
1
5
~std_logic_vector{3~downto~0}~136
513
5
13 ~ ~ 25 4
45
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 26 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~135
521
5
13 ~ ~ 26 0
45
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
STA2
7169
1
13 ~ ~ 27 3
45
3
0
1
13 ~ ~ 25 4
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"3"
0
0
1
5
~std_logic_vector{3~downto~0}~138
513
5
13 ~ ~ 28 5
46
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 29 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~137
521
5
13 ~ ~ 29 0
46
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
LDA
7169
1
13 ~ ~ 30 4
46
4
0
1
13 ~ ~ 28 5
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"4"
0
0
1
5
~std_logic_vector{3~downto~0}~1310
513
5
13 ~ ~ 31 6
47
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 32 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~139
521
5
13 ~ ~ 32 0
47
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
ADD
7169
1
13 ~ ~ 33 5
47
5
0
1
13 ~ ~ 31 6
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"5"
0
0
1
5
~std_logic_vector{3~downto~0}~1312
513
5
13 ~ ~ 34 7
48
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 35 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1311
521
5
13 ~ ~ 35 0
48
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
ORL
7169
1
13 ~ ~ 36 6
48
6
0
1
13 ~ ~ 34 7
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"6"
0
0
1
5
~std_logic_vector{3~downto~0}~1314
513
5
13 ~ ~ 37 8
49
8
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 38 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1313
521
5
13 ~ ~ 38 0
49
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
ANDL
7169
1
13 ~ ~ 39 7
49
7
0
1
13 ~ ~ 37 8
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"7"
0
0
1
5
~std_logic_vector{3~downto~0}~1316
513
5
13 ~ ~ 40 9
50
9
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 41 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1315
521
5
13 ~ ~ 41 0
50
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
JMP
7169
1
13 ~ ~ 42 8
50
8
0
1
13 ~ ~ 40 9
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"8"
0
0
1
5
~std_logic_vector{3~downto~0}~1318
513
5
13 ~ ~ 43 10
51
10
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 44 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1317
521
5
13 ~ ~ 44 0
51
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
JC
7169
1
13 ~ ~ 45 9
51
9
0
1
13 ~ ~ 43 10
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"9"
0
0
1
5
~std_logic_vector{3~downto~0}~1320
513
5
13 ~ ~ 46 11
52
11
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 47 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1319
521
5
13 ~ ~ 47 0
52
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
JN
7169
1
13 ~ ~ 48 10
52
10
0
1
13 ~ ~ 46 11
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"A"
0
0
1
5
~std_logic_vector{3~downto~0}~1322
513
5
13 ~ ~ 49 12
53
12
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 50 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1321
521
5
13 ~ ~ 50 0
53
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
JZ
7169
1
13 ~ ~ 51 11
53
11
0
1
13 ~ ~ 49 12
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"B"
0
0
1
5
~std_logic_vector{3~downto~0}~1324
513
5
13 ~ ~ 52 13
54
13
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 53 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1323
521
5
13 ~ ~ 53 0
54
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
JSR
7169
1
13 ~ ~ 54 12
54
12
0
1
13 ~ ~ 52 13
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"C"
0
0
1
5
~std_logic_vector{3~downto~0}~1326
513
5
13 ~ ~ 55 14
55
14
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 56 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1325
521
5
13 ~ ~ 56 0
55
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
RTS
7169
1
13 ~ ~ 57 13
55
13
0
1
13 ~ ~ 55 14
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"D"
0
0
1
5
~std_logic_vector{3~downto~0}~1328
513
5
13 ~ ~ 58 15
56
15
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 59 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1327
521
5
13 ~ ~ 59 0
56
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
JV
7169
1
13 ~ ~ 60 14
56
14
0
1
13 ~ ~ 58 15
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"E"
0
0
1
5
~std_logic_vector{3~downto~0}~1330
513
5
13 ~ ~ 61 16
57
16
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 62 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1329
521
5
13 ~ ~ 62 0
57
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
HLT
7169
1
13 ~ ~ 63 15
57
15
0
1
13 ~ ~ 61 16
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"F"
0
0
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 64 17
60
17
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 65 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 65 0
60
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
IM
7169
1
13 ~ ~ 66 16
60
16
0
1
13 ~ ~ 64 17
0
15 ieee std_logic_1164 5 3
1
1
145
1
"00"
0
0
1
5
~std_logic_vector{1~downto~0}~1332
513
5
13 ~ ~ 67 18
61
18
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 68 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~1331
521
5
13 ~ ~ 68 0
61
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
DIR
7169
1
13 ~ ~ 69 17
61
17
0
1
13 ~ ~ 67 18
0
15 ieee std_logic_1164 5 3
1
1
145
1
"01"
0
0
1
5
~std_logic_vector{1~downto~0}~1334
513
5
13 ~ ~ 70 19
62
19
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 71 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~1333
521
5
13 ~ ~ 71 0
62
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
IND
7169
1
13 ~ ~ 72 18
62
18
0
1
13 ~ ~ 70 19
0
15 ieee std_logic_1164 5 3
1
1
145
1
"10"
0
0
1
5
~std_logic_vector{1~downto~0}~1336
513
5
13 ~ ~ 73 20
63
20
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 74 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~1335
521
5
13 ~ ~ 74 0
63
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
REL
7169
1
13 ~ ~ 75 19
63
19
0
1
13 ~ ~ 73 20
0
15 ieee std_logic_1164 5 3
1
1
145
1
"11"
0
0
1
1
mar_pc
7169
1
13 ~ ~ 76 20
68
20
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"111"
0
0
0
88
1
1
145
1
"000"
0
0
0
88
1
1
145
1
"011"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
mar_mdr
7169
1
13 ~ ~ 77 21
69
21
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"100"
0
0
0
88
1
1
145
1
"000"
0
0
0
88
1
1
145
1
"001"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
mdr_MmarP
7169
1
13 ~ ~ 78 22
70
22
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"001"
0
0
0
88
1
1
145
1
"110"
0
0
0
88
1
1
145
1
"011"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
49
0
0
0
88
1
1
145
69
0
49
0
0
0
0
0
0
1
1
mdr_Mmar
7169
1
13 ~ ~ 79 23
71
23
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"111"
0
0
0
88
1
1
145
1
"001"
0
0
0
88
1
1
145
1
"110"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
49
0
0
0
88
1
1
145
69
0
49
0
0
0
0
0
0
1
1
mar_mdrpc
7169
1
13 ~ ~ 80 24
72
24
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"000"
0
0
0
88
1
1
145
1
"000"
0
0
0
88
1
1
145
1
"111"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
ir_mdr
7169
1
13 ~ ~ 81 25
73
25
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"100"
0
0
0
88
1
1
145
1
"010"
0
0
0
88
1
1
145
1
"001"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
pc_mdr
7169
1
13 ~ ~ 82 26
74
26
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"100"
0
0
0
88
1
1
145
1
"011"
0
0
0
88
1
1
145
1
"001"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
pc_mdrpc
7169
1
13 ~ ~ 83 27
75
27
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"000"
0
0
0
88
1
1
145
1
"011"
0
0
0
88
1
1
145
1
"111"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
rts_pc
7169
1
13 ~ ~ 84 28
76
28
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"111"
0
0
0
88
1
1
145
1
"101"
0
0
0
88
1
1
145
1
"011"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
nop
7169
1
13 ~ ~ 85 29
77
29
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"111"
0
0
0
88
1
1
145
1
"111"
0
0
0
88
1
1
145
1
"110"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
5
~std_logic_vector{3~downto~0}~1338
513
5
13 ~ ~ 86 21
79
21
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 87 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1337
521
5
13 ~ ~ 87 0
79
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
5
~internal_bus{7~downto~4}~13
513
5
13 ~ ~ 88 22
79
22
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
4616189618054758400
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
0
1
15 ~ cleo 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
7
i
1
7
13 ~ ~ 89 0
79
10
29
1
13 ~ ~ 86 21
0
15 ieee std_logic_1164 5 3
1
10
1
1
802
29
12 ~ control 4 4
0
1
0
1
0
1
0
0
1
145
147
1
7
0
0
0
0
0
0
0
1
145
147
1
4
0
0
0
0
1
13 ~ ~ 88 22
1
5
~std_logic_vector{1~downto~0}~1340
513
5
13 ~ ~ 90 23
80
23
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 91 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~1339
521
5
13 ~ ~ 91 0
80
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
5
~internal_bus{3~downto~2}~13
513
5
13 ~ ~ 92 24
80
24
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
4611686018427387904
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
0
1
15 ~ cleo 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
7
me
1
7
13 ~ ~ 93 1
80
11
29
1
13 ~ ~ 90 23
0
15 ieee std_logic_1164 5 3
1
10
1
1
802
29
12 ~ control 4 4
0
1
0
1
0
1
0
0
1
145
147
1
3
0
0
0
0
0
0
0
1
145
147
1
2
0
0
0
0
1
13 ~ ~ 92 24
1
3
salta
1
3
13 ~ ~ 94 2
82
12
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
logic_arith
1
3
13 ~ ~ 95 3
82
13
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
EA
1
3
13 ~ ~ 96 4
84
14
1
13 ~ ~ 0 0
1
0
0
1
3
PE
1
3
13 ~ ~ 97 5
84
15
1
13 ~ ~ 0 0
1
0
0
0
0
0
I 000053 52 46            1113503301267 read_decoder
0_______
58
read_decoder
0
6
std
.
.
0
0
0
I 000050 52 43            1113503301327 reg_clear
0_______
58
reg_clear
0
5
std
.
.
0
0
0
I 000056 52 2947          1113503301387 tb_architecture
22______
58
TB_ARCHITECTURE
0
8
std
.
.
1
1
18
alu
1
18
13 ~ ~ 0 0
33
0
1
29
A_bus
16385
29
13 ~ ~ 1 0
35
0
67
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
29
B_bus
16385
29
13 ~ ~ 2 0
36
1
67
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{2~downto~0}~13
16897
5
13 ~ ~ 3 0
37
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~13
521
5
13 ~ ~ 4 0
37
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
alu_op
16385
29
13 ~ ~ 5 0
37
2
67
0
1
13 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
1
29
C_Bus
16385
29
13 ~ ~ 6 0
38
3
68
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
29
n_inst
16385
29
13 ~ ~ 7 0
39
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
z_inst
16385
29
13 ~ ~ 8 0
40
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
c_inst
16385
29
13 ~ ~ 9 0
41
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
v_inst
16385
29
13 ~ ~ 10 0
42
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
8
1
3
A_bus
1
3
13 ~ ~ 11 0
46
0
1
15 ~ cleo 19 1
3
0
0
1
3
B_bus
1
3
13 ~ ~ 12 1
47
1
1
15 ~ cleo 19 1
3
0
0
1
5
~std_logic_vector{2~downto~0}~132
513
5
13 ~ ~ 13 1
48
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 14 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~131
521
5
13 ~ ~ 14 0
48
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
alu_op
1
3
13 ~ ~ 15 2
48
2
1
13 ~ ~ 13 1
0
15 ieee std_logic_1164 5 3
1
1
145
1
"000"
0
0
0
1
3
C_Bus
1
3
13 ~ ~ 16 3
50
3
1
15 ~ cleo 19 1
3
0
0
1
3
n_inst
1
3
13 ~ ~ 17 4
51
4
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
z_inst
1
3
13 ~ ~ 18 5
52
5
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
c_inst
1
3
13 ~ ~ 19 6
53
6
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
v_inst
1
3
13 ~ ~ 20 7
54
7
1
15 ieee std_logic_1164 4 2
3
0
0
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 21 0
61
0
1
UUT
1
114
1
alu
0
1
18
13 ~ ~ 0 0
0
0
1
8
11
1
1
802
29
13 ~ ~ 1 0
0
1
1
1
1
139
802
3
13 ~ ~ 11 0
0
0
0
0
11
1
1
802
29
13 ~ ~ 2 0
0
1
1
1
1
139
802
3
13 ~ ~ 12 1
0
0
0
0
11
1
1
802
29
13 ~ ~ 5 0
0
1
1
1
1
139
802
3
13 ~ ~ 15 2
0
0
0
0
11
1
1
802
29
13 ~ ~ 6 0
0
1
1
1
1
139
802
3
13 ~ ~ 16 3
0
0
0
0
11
1
1
802
29
13 ~ ~ 7 0
0
1
1
1
1
139
802
3
13 ~ ~ 17 4
0
0
0
0
11
1
1
802
29
13 ~ ~ 8 0
0
1
1
1
1
139
802
3
13 ~ ~ 18 5
0
0
0
0
11
1
1
802
29
13 ~ ~ 9 0
0
1
1
1
1
139
802
3
13 ~ ~ 19 6
0
0
0
0
11
1
1
802
29
13 ~ ~ 10 0
0
1
1
1
1
139
802
3
13 ~ ~ 20 7
0
0
0
0
0
1
0
0
I 000054 52 47            1113503301457 write_decoder
0_______
58
write_decoder
0
8
std
.
.
0
0
0
I 000056 52 1268          1113503301526 tb_architecture
12______
58
TB_ARCHITECTURE
0
5
std
.
.
1
1
18
reg_clear
1
18
13 ~ ~ 0 0
32
0
1
29
clock
16385
29
13 ~ ~ 1 0
34
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
16385
29
13 ~ ~ 2 0
35
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ce
16385
29
13 ~ ~ 3 0
36
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
D
16385
29
13 ~ ~ 4 0
37
3
67
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
29
Q
16385
29
13 ~ ~ 5 0
38
4
68
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
0
0
5
1
3
clock
1
3
13 ~ ~ 6 0
42
0
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
reset
1
3
13 ~ ~ 7 1
43
1
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
ce
1
3
13 ~ ~ 8 2
44
2
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
D
1
3
13 ~ ~ 9 3
45
3
1
15 ~ cleo 19 1
3
0
0
1
3
Q
1
3
13 ~ ~ 10 4
47
4
1
15 ~ cleo 19 1
3
0
0
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 11 0
54
0
1
UUT
1
114
1
reg_clear
0
1
18
13 ~ ~ 0 0
0
0
1
5
11
1
1
802
29
13 ~ ~ 1 0
0
1
1
1
1
139
802
3
13 ~ ~ 6 0
0
0
0
0
11
1
1
802
29
13 ~ ~ 2 0
0
1
1
1
1
139
802
3
13 ~ ~ 7 1
0
0
0
0
11
1
1
802
29
13 ~ ~ 3 0
0
1
1
1
1
139
802
3
13 ~ ~ 8 2
0
0
0
0
11
1
1
802
29
13 ~ ~ 4 0
0
1
1
1
1
139
802
3
13 ~ ~ 9 3
0
0
0
0
11
1
1
802
29
13 ~ ~ 5 0
0
1
1
1
1
139
802
3
13 ~ ~ 10 4
0
0
0
0
0
1
0
0
I 000056 52 2388          1113503301587 tb_architecture
22______
58
TB_ARCHITECTURE
0
10
std
.
.
1
1
18
control
1
18
13 ~ ~ 0 0
32
0
1
29
reset
16385
29
13 ~ ~ 1 0
34
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
clock
16385
29
13 ~ ~ 2 0
35
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
hold
16385
29
13 ~ ~ 3 0
36
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
halt
16385
29
13 ~ ~ 4 0
37
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ir
16385
29
13 ~ ~ 5 0
38
4
67
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
29
n
16385
29
13 ~ ~ 6 0
39
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
z
16385
29
13 ~ ~ 7 0
40
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
c
16385
29
13 ~ ~ 8 0
41
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
v
16385
29
13 ~ ~ 9 0
42
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
uins
16385
29
13 ~ ~ 10 0
43
9
68
0
1
15 ~ cleo 22 3
1
0
0
0
10
1
3
reset
1
3
13 ~ ~ 11 0
47
0
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
clock
1
3
13 ~ ~ 12 1
48
1
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
hold
1
3
13 ~ ~ 13 2
49
2
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
ir
1
3
13 ~ ~ 14 3
50
3
1
15 ~ cleo 19 1
3
0
0
1
3
n
1
3
13 ~ ~ 15 4
51
4
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
z
1
3
13 ~ ~ 16 5
52
5
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
c
1
3
13 ~ ~ 17 6
53
6
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
v
1
3
13 ~ ~ 18 7
54
7
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
halt
1
3
13 ~ ~ 19 8
56
8
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
uins
1
3
13 ~ ~ 20 9
57
9
1
15 ~ cleo 22 3
3
0
0
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 21 0
64
0
1
UUT
1
114
1
control
0
1
18
13 ~ ~ 0 0
0
0
1
10
11
1
1
802
29
13 ~ ~ 1 0
0
1
1
1
1
139
802
3
13 ~ ~ 11 0
0
0
0
0
11
1
1
802
29
13 ~ ~ 2 0
0
1
1
1
1
139
802
3
13 ~ ~ 12 1
0
0
0
0
11
1
1
802
29
13 ~ ~ 3 0
0
1
1
1
1
139
802
3
13 ~ ~ 13 2
0
0
0
0
11
1
1
802
29
13 ~ ~ 4 0
0
1
1
1
1
139
802
3
13 ~ ~ 19 8
0
0
0
0
11
1
1
802
29
13 ~ ~ 5 0
0
1
1
1
1
139
802
3
13 ~ ~ 14 3
0
0
0
0
11
1
1
802
29
13 ~ ~ 6 0
0
1
1
1
1
139
802
3
13 ~ ~ 15 4
0
0
0
0
11
1
1
802
29
13 ~ ~ 7 0
0
1
1
1
1
139
802
3
13 ~ ~ 16 5
0
0
0
0
11
1
1
802
29
13 ~ ~ 8 0
0
1
1
1
1
139
802
3
13 ~ ~ 17 6
0
0
0
0
11
1
1
802
29
13 ~ ~ 9 0
0
1
1
1
1
139
802
3
13 ~ ~ 18 7
0
0
0
0
11
1
1
802
29
13 ~ ~ 10 0
0
1
1
1
1
139
802
3
13 ~ ~ 20 9
0
0
0
0
0
1
0
0
I 000053 52 47            1113503301657 status_flags
0_______
58
status_flags
0
13
std
.
.
0
0
0
I 000049 52 7965          1113503301718 datapath
106_____
58
datapath
0
36
std
.
.
1
1
3
r_mdr
1
3
13 ~ ~ 0 0
22
12
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
r_ir
1
3
13 ~ ~ 1 1
22
13
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
r_pc
1
3
13 ~ ~ 2 2
22
14
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
r_ac
1
3
13 ~ ~ 3 3
22
15
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
r_rs
1
3
13 ~ ~ 4 4
22
16
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
w_mar
1
3
13 ~ ~ 5 5
23
17
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
w_mdr
1
3
13 ~ ~ 6 6
23
18
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
w_ir
1
3
13 ~ ~ 7 7
23
19
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
w_pc
1
3
13 ~ ~ 8 8
23
20
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
w_ac
1
3
13 ~ ~ 9 9
23
21
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
w_rs
1
3
13 ~ ~ 10 10
23
22
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
n_inst
1
3
13 ~ ~ 11 11
24
23
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
z_inst
1
3
13 ~ ~ 12 12
24
24
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
c_inst
1
3
13 ~ ~ 13 13
24
25
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
v_inst
1
3
13 ~ ~ 14 14
24
26
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
outmux
1
3
13 ~ ~ 15 15
25
27
1
15 ~ cleo 19 1
3
0
0
1
3
mdr
1
3
13 ~ ~ 16 16
25
28
1
15 ~ cleo 19 1
3
0
0
1
3
ir_int
1
3
13 ~ ~ 17 17
25
29
1
15 ~ cleo 19 1
3
0
0
1
3
pc
1
3
13 ~ ~ 18 18
25
30
1
15 ~ cleo 19 1
3
0
0
1
3
ac
1
3
13 ~ ~ 19 19
25
31
1
15 ~ cleo 19 1
3
0
0
1
3
rs
1
3
13 ~ ~ 20 20
25
32
1
15 ~ cleo 19 1
3
0
0
1
3
busA
1
3
13 ~ ~ 21 21
26
33
1
15 ~ cleo 19 1
3
0
0
1
3
busB
1
3
13 ~ ~ 22 22
26
34
1
15 ~ cleo 19 1
3
0
0
1
3
busC
1
3
13 ~ ~ 23 23
26
35
1
15 ~ cleo 19 1
3
0
0
0
1
10
1
39
39
39
~
1
39
13 ~ ~ 91 0
46
0
1
REG_MAR
1
107
0
1
1
1
546
work
0
1
1
reg_clear
0
0
0
0
0
1
12
reg_clear
cleopatra
0
0
1
5
11
1
1
802
29
12 ~ reg_clear 0 0
0
1
1
1
1
139
802
29
12 ~ datapath 0 0
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 1 1
0
1
1
1
1
139
802
29
12 ~ datapath 1 1
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 5 5
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 23 23
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 4 4
0
1
1
1
1
139
802
29
12 ~ datapath 3 3
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 92 0
48
1
1
REG_MDR
1
107
0
1
1
1
546
work
0
1
1
reg_clear
0
0
0
0
0
1
12
reg_clear
cleopatra
0
0
1
5
11
1
1
802
29
12 ~ reg_clear 0 0
0
1
1
1
1
139
802
29
12 ~ datapath 0 0
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 1 1
0
1
1
1
1
139
802
29
12 ~ datapath 1 1
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 6 6
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 15 15
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 16 16
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 93 0
50
2
1
REG_IR
1
107
0
1
1
1
546
work
0
1
1
reg_clear
0
0
0
0
0
1
12
reg_clear
cleopatra
0
0
1
5
11
1
1
802
29
12 ~ reg_clear 0 0
0
1
1
1
1
139
802
29
12 ~ datapath 0 0
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 1 1
0
1
1
1
1
139
802
29
12 ~ datapath 1 1
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 7 7
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 23 23
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 17 17
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 94 0
52
3
1
REG_PC
1
107
0
1
1
1
546
work
0
1
1
reg_clear
0
0
0
0
0
1
12
reg_clear
cleopatra
0
0
1
5
11
1
1
802
29
12 ~ reg_clear 0 0
0
1
1
1
1
139
802
29
12 ~ datapath 0 0
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 1 1
0
1
1
1
1
139
802
29
12 ~ datapath 1 1
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 8 8
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 23 23
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 18 18
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 95 0
54
4
1
REG_AC
1
107
0
1
1
1
546
work
0
1
1
reg_clear
0
0
0
0
0
1
12
reg_clear
cleopatra
0
0
1
5
11
1
1
802
29
12 ~ reg_clear 0 0
0
1
1
1
1
139
802
29
12 ~ datapath 0 0
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 1 1
0
1
1
1
1
139
802
29
12 ~ datapath 1 1
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 9 9
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 23 23
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 19 19
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 96 0
56
5
1
REG_RS
1
107
0
1
1
1
546
work
0
1
1
reg_clear
0
0
0
0
0
1
12
reg_clear
cleopatra
0
0
1
5
11
1
1
802
29
12 ~ reg_clear 0 0
0
1
1
1
1
139
802
29
12 ~ datapath 0 0
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 1 1
0
1
1
1
1
139
802
29
12 ~ datapath 1 1
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 10 10
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 23 23
0
0
0
0
11
1
1
802
29
12 ~ reg_clear 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 20 20
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 97 0
63
6
1
W_DECOD
1
107
0
1
1
1
546
work
0
1
1
write_decoder
0
0
0
0
0
1
12
write_decoder
cleopatra
0
0
1
8
11
1
1
802
29
12 ~ write_decoder 2 0
0
1
1
1
1
139
3
1
1
802
29
12 ~ datapath 7 7
0
1
1
w
0
0
0
0
0
0
0
0
0
11
1
1
802
29
12 ~ write_decoder 3 1
0
1
1
1
1
139
802
29
12 ~ datapath 2 2
0
0
0
0
11
1
1
802
29
12 ~ write_decoder 4 2
0
1
1
1
1
139
802
3
13 ~ ~ 5 5
0
0
0
0
11
1
1
802
29
12 ~ write_decoder 5 3
0
1
1
1
1
139
802
3
13 ~ ~ 6 6
0
0
0
0
11
1
1
802
29
12 ~ write_decoder 6 4
0
1
1
1
1
139
802
3
13 ~ ~ 7 7
0
0
0
0
11
1
1
802
29
12 ~ write_decoder 7 5
0
1
1
1
1
139
802
3
13 ~ ~ 8 8
0
0
0
0
11
1
1
802
29
12 ~ write_decoder 8 6
0
1
1
1
1
139
802
3
13 ~ ~ 9 9
0
0
0
0
11
1
1
802
29
12 ~ write_decoder 9 7
0
1
1
1
1
139
802
3
13 ~ ~ 10 10
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 98 0
72
7
1
R_DECOD
1
107
0
1
1
1
546
work
0
1
1
read_decoder
0
0
0
0
0
1
12
read_decoder
cleopatra
0
0
1
6
11
1
1
802
29
12 ~ read_decoder 2 0
0
1
1
1
1
139
3
1
1
802
29
12 ~ datapath 7 7
0
1
1
r
0
0
0
0
0
0
0
0
0
11
1
1
802
29
12 ~ read_decoder 3 1
0
1
1
1
1
139
802
3
13 ~ ~ 0 0
0
0
0
0
11
1
1
802
29
12 ~ read_decoder 4 2
0
1
1
1
1
139
802
3
13 ~ ~ 1 1
0
0
0
0
11
1
1
802
29
12 ~ read_decoder 5 3
0
1
1
1
1
139
802
3
13 ~ ~ 2 2
0
0
0
0
11
1
1
802
29
12 ~ read_decoder 6 4
0
1
1
1
1
139
802
3
13 ~ ~ 3 3
0
0
0
0
11
1
1
802
29
12 ~ read_decoder 7 5
0
1
1
1
1
139
802
3
13 ~ ~ 4 4
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 104 0
89
8
1
ALU
1
107
0
1
1
1
546
work
0
1
1
ALU
0
0
0
0
0
1
12
alu
cleopatra
0
0
1
8
11
1
1
802
29
12 ~ alu 0 0
0
1
1
1
1
139
802
3
13 ~ ~ 21 21
0
0
0
0
11
1
1
802
29
12 ~ alu 1 1
0
1
1
1
1
139
802
3
13 ~ ~ 22 22
0
0
0
0
11
1
1
802
29
12 ~ alu 5 3
0
1
1
1
1
139
802
3
13 ~ ~ 23 23
0
0
0
0
11
1
1
802
29
12 ~ alu 4 2
0
1
1
1
1
139
3
1
1
802
29
12 ~ datapath 7 7
0
1
1
u
0
0
0
0
0
0
0
0
0
11
1
1
802
29
12 ~ alu 6 4
0
1
1
1
1
139
802
3
13 ~ ~ 11 11
0
0
0
0
11
1
1
802
29
12 ~ alu 7 5
0
1
1
1
1
139
802
3
13 ~ ~ 12 12
0
0
0
0
11
1
1
802
29
12 ~ alu 8 6
0
1
1
1
1
139
802
3
13 ~ ~ 13 13
0
0
0
0
11
1
1
802
29
12 ~ alu 9 7
0
1
1
1
1
139
802
3
13 ~ ~ 14 14
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 105 0
97
9
1
REG_STATUS
1
107
0
1
1
1
546
work
0
1
1
status_flags
0
0
0
0
0
1
12
status_flags
cleopatra
0
0
1
13
11
1
1
802
29
12 ~ status_flags 0 0
0
1
1
1
1
139
802
29
12 ~ datapath 0 0
0
0
0
0
11
1
1
802
29
12 ~ status_flags 1 1
0
1
1
1
1
139
802
29
12 ~ datapath 1 1
0
0
0
0
11
1
1
802
29
12 ~ status_flags 2 2
0
1
1
1
1
139
802
29
12 ~ datapath 2 2
0
0
0
0
11
1
1
802
29
12 ~ status_flags 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 11 11
0
0
0
0
11
1
1
802
29
12 ~ status_flags 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 12 12
0
0
0
0
11
1
1
802
29
12 ~ status_flags 5 5
0
1
1
1
1
139
802
3
13 ~ ~ 13 13
0
0
0
0
11
1
1
802
29
12 ~ status_flags 6 6
0
1
1
1
1
139
802
3
13 ~ ~ 14 14
0
0
0
0
11
1
1
802
29
12 ~ status_flags 7 7
0
1
1
1
1
139
3
1
1
802
29
12 ~ datapath 7 7
0
1
1
lnz
0
0
0
0
0
0
0
0
0
11
1
1
802
29
12 ~ status_flags 8 8
0
1
1
1
1
139
3
1
1
802
29
12 ~ datapath 7 7
0
1
1
lcv
0
0
0
0
0
0
0
0
0
11
1
1
802
29
12 ~ status_flags 9 9
0
1
1
1
1
139
802
29
12 ~ datapath 8 8
0
0
0
0
11
1
1
802
29
12 ~ status_flags 10 10
0
1
1
1
1
139
802
29
12 ~ datapath 9 9
0
0
0
0
11
1
1
802
29
12 ~ status_flags 11 11
0
1
1
1
1
139
802
29
12 ~ datapath 10 10
0
0
0
0
11
1
1
802
29
12 ~ status_flags 12 12
0
1
1
1
1
139
802
29
12 ~ datapath 11 11
0
0
0
0
0
0
0
0
I 000056 52 2806          1113503301788 tb_architecture
26______
58
TB_ARCHITECTURE
0
12
std
.
.
1
1
18
datapath
1
18
13 ~ ~ 0 0
32
0
1
29
clock
16385
29
13 ~ ~ 1 0
34
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
16385
29
13 ~ ~ 2 0
35
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
hold
16385
29
13 ~ ~ 3 0
36
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
address
16385
29
13 ~ ~ 4 0
37
3
68
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
29
ir
16385
29
13 ~ ~ 5 0
38
4
68
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
29
datain
16385
29
13 ~ ~ 6 0
39
5
67
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
29
dataout
16385
29
13 ~ ~ 7 0
40
6
68
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
29
uins
16385
29
13 ~ ~ 8 0
41
7
67
0
1
15 ~ cleo 22 3
1
0
1
29
n
16385
29
13 ~ ~ 9 0
42
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
z
16385
29
13 ~ ~ 10 0
43
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
c
16385
29
13 ~ ~ 11 0
44
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
v
16385
29
13 ~ ~ 12 0
45
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
12
1
3
clock
1
3
13 ~ ~ 13 0
49
0
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
reset
1
3
13 ~ ~ 14 1
50
1
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
hold
1
3
13 ~ ~ 15 2
51
2
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
datain
1
3
13 ~ ~ 16 3
52
3
1
15 ~ cleo 19 1
3
0
0
1
3
uins
1
3
13 ~ ~ 17 4
53
4
1
15 ~ cleo 22 3
3
0
0
1
3
address
1
3
13 ~ ~ 18 5
55
5
1
15 ~ cleo 19 1
3
0
0
1
3
ir
1
3
13 ~ ~ 19 6
56
6
1
15 ~ cleo 19 1
3
0
0
1
3
dataout
1
3
13 ~ ~ 20 7
57
7
1
15 ~ cleo 19 1
3
0
0
1
3
n
1
3
13 ~ ~ 21 8
58
8
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
z
1
3
13 ~ ~ 22 9
59
9
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
c
1
3
13 ~ ~ 23 10
60
10
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
v
1
3
13 ~ ~ 24 11
61
11
1
15 ieee std_logic_1164 4 2
3
0
0
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 25 0
68
0
1
UUT
1
114
1
datapath
0
1
18
13 ~ ~ 0 0
0
0
1
12
11
1
1
802
29
13 ~ ~ 1 0
0
1
1
1
1
139
802
3
13 ~ ~ 13 0
0
0
0
0
11
1
1
802
29
13 ~ ~ 2 0
0
1
1
1
1
139
802
3
13 ~ ~ 14 1
0
0
0
0
11
1
1
802
29
13 ~ ~ 3 0
0
1
1
1
1
139
802
3
13 ~ ~ 15 2
0
0
0
0
11
1
1
802
29
13 ~ ~ 4 0
0
1
1
1
1
139
802
3
13 ~ ~ 18 5
0
0
0
0
11
1
1
802
29
13 ~ ~ 5 0
0
1
1
1
1
139
802
3
13 ~ ~ 19 6
0
0
0
0
11
1
1
802
29
13 ~ ~ 6 0
0
1
1
1
1
139
802
3
13 ~ ~ 16 3
0
0
0
0
11
1
1
802
29
13 ~ ~ 7 0
0
1
1
1
1
139
802
3
13 ~ ~ 20 7
0
0
0
0
11
1
1
802
29
13 ~ ~ 8 0
0
1
1
1
1
139
802
3
13 ~ ~ 17 4
0
0
0
0
11
1
1
802
29
13 ~ ~ 9 0
0
1
1
1
1
139
802
3
13 ~ ~ 21 8
0
0
0
0
11
1
1
802
29
13 ~ ~ 10 0
0
1
1
1
1
139
802
3
13 ~ ~ 22 9
0
0
0
0
11
1
1
802
29
13 ~ ~ 11 0
0
1
1
1
1
139
802
3
13 ~ ~ 23 10
0
0
0
0
11
1
1
802
29
13 ~ ~ 12 0
0
1
1
1
1
139
802
3
13 ~ ~ 24 11
0
0
0
0
0
1
0
0
I 000050 52 2346          1113503301868 cleopatra
79______
58
cleopatra
0
16
std
.
.
1
1
3
uins
1
3
13 ~ ~ 0 0
43
9
1
15 ~ cleo 22 3
3
0
0
1
3
n
1
3
13 ~ ~ 1 1
44
10
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
z
1
3
13 ~ ~ 2 2
44
11
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
c
1
3
13 ~ ~ 3 3
44
12
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
v
1
3
13 ~ ~ 4 4
44
13
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
ir
1
3
13 ~ ~ 5 5
45
14
1
15 ~ cleo 19 1
3
0
0
1
3
hold_int
1
3
13 ~ ~ 6 6
46
15
1
15 ieee std_logic_1164 4 2
3
0
0
0
1
2
1
39
39
39
~
1
39
13 ~ ~ 77 0
63
0
1
DP
1
107
0
1
1
1
546
work
0
1
1
datapath
0
0
0
0
0
1
12
datapath
cleopatra
0
0
1
12
11
1
1
802
29
12 ~ datapath 0 0
0
1
1
1
1
139
802
29
12 ~ cleopatra 0 0
0
0
0
0
11
1
1
802
29
12 ~ datapath 1 1
0
1
1
1
1
139
802
29
12 ~ cleopatra 1 1
0
0
0
0
11
1
1
802
29
12 ~ datapath 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 6 6
0
0
0
0
11
1
1
802
29
12 ~ datapath 3 3
0
1
1
1
1
139
802
29
12 ~ cleopatra 6 6
0
0
0
0
11
1
1
802
29
12 ~ datapath 5 5
0
1
1
1
1
139
802
29
12 ~ cleopatra 7 7
0
0
0
0
11
1
1
802
29
12 ~ datapath 6 6
0
1
1
1
1
139
802
29
12 ~ cleopatra 8 8
0
0
0
0
11
1
1
802
29
12 ~ datapath 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 5 5
0
0
0
0
11
1
1
802
29
12 ~ datapath 7 7
0
1
1
1
1
139
802
3
13 ~ ~ 0 0
0
0
0
0
11
1
1
802
29
12 ~ datapath 8 8
0
1
1
1
1
139
802
3
13 ~ ~ 1 1
0
0
0
0
11
1
1
802
29
12 ~ datapath 9 9
0
1
1
1
1
139
802
3
13 ~ ~ 2 2
0
0
0
0
11
1
1
802
29
12 ~ datapath 10 10
0
1
1
1
1
139
802
3
13 ~ ~ 3 3
0
0
0
0
11
1
1
802
29
12 ~ datapath 11 11
0
1
1
1
1
139
802
3
13 ~ ~ 4 4
0
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 78 0
67
1
1
CU
1
107
0
1
1
1
546
work
0
1
1
control
0
0
0
0
0
1
12
control
cleopatra
0
0
1
10
11
1
1
802
29
12 ~ control 1 1
0
1
1
1
1
139
802
29
12 ~ cleopatra 0 0
0
0
0
0
11
1
1
802
29
12 ~ control 0 0
0
1
1
1
1
139
802
29
12 ~ cleopatra 1 1
0
0
0
0
11
1
1
802
29
12 ~ control 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 6 6
0
0
0
0
11
1
1
802
29
12 ~ control 3 3
0
1
1
1
1
139
802
29
12 ~ cleopatra 3 3
0
0
0
0
11
1
1
802
29
12 ~ control 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 5 5
0
0
0
0
11
1
1
802
29
12 ~ control 9 9
0
1
1
1
1
139
802
3
13 ~ ~ 0 0
0
0
0
0
11
1
1
802
29
12 ~ control 5 5
0
1
1
1
1
139
802
3
13 ~ ~ 1 1
0
0
0
0
11
1
1
802
29
12 ~ control 6 6
0
1
1
1
1
139
802
3
13 ~ ~ 2 2
0
0
0
0
11
1
1
802
29
12 ~ control 7 7
0
1
1
1
1
139
802
3
13 ~ ~ 3 3
0
0
0
0
11
1
1
802
29
12 ~ control 8 8
0
1
1
1
1
139
802
3
13 ~ ~ 4 4
0
0
0
0
0
0
0
0
I 000048 52 1784          1113503301938 tb_hold
16______
58
tb_hold
2
14
std
.
.
1
1
3
clock
1
3
13 ~ ~ 0 0
22
0
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
reset
1
3
13 ~ ~ 1 1
22
1
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
halt
1
3
13 ~ ~ 2 2
22
2
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
hold
1
3
13 ~ ~ 3 3
22
3
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
ce
1
3
13 ~ ~ 4 4
22
4
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
rw
1
3
13 ~ ~ 5 5
22
5
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
go
1
3
13 ~ ~ 6 6
22
6
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
address
1
3
13 ~ ~ 7 7
23
7
1
15 ~ cleo 19 1
3
0
0
1
3
data
1
3
13 ~ ~ 8 8
23
8
1
15 ~ cleo 19 1
3
0
0
1
3
datain
1
3
13 ~ ~ 9 9
23
9
1
15 ~ cleo 19 1
3
0
0
1
3
dataout
1
3
13 ~ ~ 10 10
23
10
1
15 ~ cleo 19 1
3
0
0
1
8
INFILE
1
8
13 ~ ~ 11 0
24
0
1
15 std textio 3 1
1
1
1
145
69
1
READ_MODE
0
0
1
0
0
1
145
1
"testa.txt"
0
0
0
1
3
memoria
1
3
13 ~ ~ 12 11
25
11
1
15 ~ cleo 21 2
3
0
0
1
3
ops
1
3
13 ~ ~ 13 12
26
12
1
15 STD STANDARD 75 4
3
0
0
1
3
endereco
1
3
13 ~ ~ 14 13
26
13
1
15 STD STANDARD 75 4
3
0
0
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 15 0
32
0
1
cpu
1
107
0
1
1
1
546
work
0
1
1
cleopatra
0
0
0
0
0
1
12
cleopatra
cleopatra
0
0
1
9
11
1
1
802
29
12 ~ cleopatra 1 1
0
1
1
1
1
139
802
3
13 ~ ~ 1 1
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 0 0
0
1
1
1
1
139
802
3
13 ~ ~ 0 0
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 2 2
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 3 3
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 4 4
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 5 5
0
1
1
1
1
139
802
3
13 ~ ~ 5 5
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 6 6
0
1
1
1
1
139
802
3
13 ~ ~ 7 7
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 7 7
0
1
1
1
1
139
802
3
13 ~ ~ 9 9
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 8 8
0
1
1
1
1
139
802
3
13 ~ ~ 10 10
0
0
0
0
0
0
0
0
I 000043 52 1779          1113503302018 tb
16______
58
tb
2
14
std
.
.
1
1
3
clock
1
3
13 ~ ~ 0 0
36
0
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
reset
1
3
13 ~ ~ 1 1
36
1
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
halt
1
3
13 ~ ~ 2 2
36
2
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
hold
1
3
13 ~ ~ 3 3
36
3
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
ce
1
3
13 ~ ~ 4 4
36
4
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
rw
1
3
13 ~ ~ 5 5
36
5
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
go
1
3
13 ~ ~ 6 6
36
6
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
address
1
3
13 ~ ~ 7 7
37
7
1
15 ~ cleo 19 1
3
0
0
1
3
data
1
3
13 ~ ~ 8 8
37
8
1
15 ~ cleo 19 1
3
0
0
1
3
datain
1
3
13 ~ ~ 9 9
37
9
1
15 ~ cleo 19 1
3
0
0
1
3
dataout
1
3
13 ~ ~ 10 10
37
10
1
15 ~ cleo 19 1
3
0
0
1
8
INFILE
1
8
13 ~ ~ 11 0
38
0
1
15 std textio 3 1
1
1
1
145
69
1
READ_MODE
0
0
1
0
0
1
145
1
"testa.txt"
0
0
0
1
3
memoria
1
3
13 ~ ~ 12 11
39
11
1
15 ~ cleo 21 2
3
0
0
1
3
ops
1
3
13 ~ ~ 13 12
40
12
1
15 STD STANDARD 75 4
3
0
0
1
3
endereco
1
3
13 ~ ~ 14 13
40
13
1
15 STD STANDARD 75 4
3
0
0
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 15 0
46
0
1
cpu
1
107
0
1
1
1
546
work
0
1
1
cleopatra
0
0
0
0
0
1
12
cleopatra
cleopatra
0
0
1
9
11
1
1
802
29
12 ~ cleopatra 1 1
0
1
1
1
1
139
802
3
13 ~ ~ 1 1
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 0 0
0
1
1
1
1
139
802
3
13 ~ ~ 0 0
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 3 3
0
1
1
1
1
139
802
3
13 ~ ~ 2 2
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 2 2
0
1
1
1
1
139
802
3
13 ~ ~ 3 3
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 4 4
0
1
1
1
1
139
802
3
13 ~ ~ 4 4
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 5 5
0
1
1
1
1
139
802
3
13 ~ ~ 5 5
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 6 6
0
1
1
1
1
139
802
3
13 ~ ~ 7 7
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 7 7
0
1
1
1
1
139
802
3
13 ~ ~ 9 9
0
0
0
0
11
1
1
802
29
12 ~ cleopatra 8 8
0
1
1
1
1
139
802
3
13 ~ ~ 10 10
0
0
0
0
0
0
0
0
I 000056 52 2388          1113503384056 tb_architecture
22______
58
TB_ARCHITECTURE
0
10
std
.
.
1
1
18
control
1
18
13 ~ ~ 0 0
32
0
1
29
reset
16385
29
13 ~ ~ 1 0
34
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
clock
16385
29
13 ~ ~ 2 0
35
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
hold
16385
29
13 ~ ~ 3 0
36
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
halt
16385
29
13 ~ ~ 4 0
37
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ir
16385
29
13 ~ ~ 5 0
38
4
67
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
29
n
16385
29
13 ~ ~ 6 0
39
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
z
16385
29
13 ~ ~ 7 0
40
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
c
16385
29
13 ~ ~ 8 0
41
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
v
16385
29
13 ~ ~ 9 0
42
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
uins
16385
29
13 ~ ~ 10 0
43
9
68
0
1
15 ~ cleo 22 3
1
0
0
0
10
1
3
reset
1
3
13 ~ ~ 11 0
47
0
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
clock
1
3
13 ~ ~ 12 1
48
1
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
hold
1
3
13 ~ ~ 13 2
49
2
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
ir
1
3
13 ~ ~ 14 3
50
3
1
15 ~ cleo 19 1
3
0
0
1
3
n
1
3
13 ~ ~ 15 4
51
4
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
z
1
3
13 ~ ~ 16 5
52
5
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
c
1
3
13 ~ ~ 17 6
53
6
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
v
1
3
13 ~ ~ 18 7
54
7
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
halt
1
3
13 ~ ~ 19 8
56
8
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
uins
1
3
13 ~ ~ 20 9
57
9
1
15 ~ cleo 22 3
3
0
0
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 21 0
64
0
1
UUT
1
114
1
control
0
1
18
13 ~ ~ 0 0
0
0
1
10
11
1
1
802
29
13 ~ ~ 1 0
0
1
1
1
1
139
802
3
13 ~ ~ 11 0
0
0
0
0
11
1
1
802
29
13 ~ ~ 2 0
0
1
1
1
1
139
802
3
13 ~ ~ 12 1
0
0
0
0
11
1
1
802
29
13 ~ ~ 3 0
0
1
1
1
1
139
802
3
13 ~ ~ 13 2
0
0
0
0
11
1
1
802
29
13 ~ ~ 4 0
0
1
1
1
1
139
802
3
13 ~ ~ 19 8
0
0
0
0
11
1
1
802
29
13 ~ ~ 5 0
0
1
1
1
1
139
802
3
13 ~ ~ 14 3
0
0
0
0
11
1
1
802
29
13 ~ ~ 6 0
0
1
1
1
1
139
802
3
13 ~ ~ 15 4
0
0
0
0
11
1
1
802
29
13 ~ ~ 7 0
0
1
1
1
1
139
802
3
13 ~ ~ 16 5
0
0
0
0
11
1
1
802
29
13 ~ ~ 8 0
0
1
1
1
1
139
802
3
13 ~ ~ 17 6
0
0
0
0
11
1
1
802
29
13 ~ ~ 9 0
0
1
1
1
1
139
802
3
13 ~ ~ 18 7
0
0
0
0
11
1
1
802
29
13 ~ ~ 10 0
0
1
1
1
1
139
802
3
13 ~ ~ 20 9
0
0
0
0
0
1
0
0
V 000054 60 359 1114206536859 ./src/cleo_pck.vhd~cleo
Ver. 1.01
    & IEEE ' IEEE	 Std_Logic_1164	1 7 cleo(	k bus_size integer    
o opcode( std_logic_vector   b     o internal_bus( std_logic_vector bus_size   b     l ram(g    a   . internal_bus l microinstrucao(j u w r opcode  lnz lcv ce rw	 std_logic *j * cleo 
V 000057 60 6 1114206536859 ./src/cleo_pck.vhd~cleo__opt
2V 000034 3 491 1114206536875 cleo
#VLB_VERSION 59
#INFO
cleo
P 1114206536875
23
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
bus_size 0 1 58 1 . 9
~NATURAL~range~2~downto~0~15 1 5 135 1 . 10
opcode 2 5 328 1 . 10
~NATURAL~range~{bus_size-1}~downto~0~15 3 5 546 1 . 11
"-" 7 10 824 0 . 0 0 0 0 0
~ANONYMOUS 8 24 891 0 . 0
~ANONYMOUS 9 24 943 0 . 0
internal_bus 19 5 996 1 . 11
~INTEGER~range~0~to~255~15 20 5 1299 1 . 12
ram 21 4 1474 1 . 12
microinstrucao 22 4 1654 1 . 14
#SPECIFICATION 
#END
V 000024 54 1912 0 cleo
15
1
15
00000008
1
./src/cleo_pck.vhd
0
0 0 0 0 0 0
1
1
1
7168
1
15 ~ ~ 0 0
0
0
1
15 STD STANDARD 75 4
1
1
1
145
147
1
8
0
0
0
0
0
1
5
520
5
15 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
5
0
5
15 ~ ~ 2 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
520
5
15 ~ ~ 3 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
1
2
175
256
1
176
0
0
139
802
1
15 ~ ~ 0 0
0
0
0
1
15 ~ ~ 7 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
10
104
10
15 ~ ~ 7 0
0
54
0
2
0
0
9
0
1
15 STD STANDARD 75 4
1
1
1
24
8
24
15 ~ ~ 8 0
0
1
15 STD STANDARD 75 4
1
0
0
1
24
8
24
15 ~ ~ 9 0
0
1
15 STD STANDARD 75 4
1
0
0
0
1
5
0
5
15 ~ ~ 19 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
1
2
175
256
1
176
0
0
139
802
1
15 ~ ~ 0 0
0
0
0
1
15 ~ ~ 7 0
175
0
1
176
0
0
145
147
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 ~ ~ 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
520
5
15 ~ ~ 20 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
1
1
1
0
0
0
1
1
0
4643176031446892544
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
255
0
0
0
0
0
0
805371389 0
0
0
1
4
0
4
15 ~ ~ 21 2
2
5
1
5
0
1
1
1
1
1
1
0
0
0
1
1
0
4643176031446892544
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
255
0
0
0
0
0
1
15 ~ ~ 20 0
0
1
15 ~ ~ 19 1
11
3584 0
0
0
1
4
0
4
15 ~ ~ 22 3
3
6
1
6
0
1
1
u
1
1
15 ~ ~ 2 0
1
1
w
2
1
15 ~ ~ 2 0
1
1
r
3
1
15 ~ ~ 2 0
1
1
lnz
4
1
15 ieee std_logic_1164 4 2
1
1
lcv
5
1
15 ieee std_logic_1164 4 2
1
1
ce
6
1
15 ieee std_logic_1164 4 2
1
1
rw
7
1
15 ieee std_logic_1164 4 2
0
3072 0
0
0
0
V 000048 60 301 1114206537109 ./src/alu.vhd~alu
Ver. 1.01
    & IEEE 	' IEEE	 std_logic_1164	1 
' IEEE	 std_logic_unsigned	1 ' work	 cleo	1 2 alu(, A_bus B_busu internal_bus  alu_opu std_logic_vector   b      C_Busv internal_bus  n_inst z_inst c_inst v_instv	 std_logic * alu 
V 000051 60 6 1114206537109 ./src/alu.vhd~alu__opt
2V 000044 52 789           1114206537235 alu
5_______
58
alu
0
11
std
.
.
1
1
5
~std_logic_vector{bus_size~downto~0}~13
513
5
13 ~ ~ 0 0
21
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
139
802
1
15 ~ cleo 0 0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~bus_size~downto~0~13
521
5
13 ~ ~ 1 0
21
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
139
802
1
15 ~ cleo 0 0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
A_bus_int
1
3
13 ~ ~ 2 0
21
8
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
B_bus_int
1
3
13 ~ ~ 3 1
21
9
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
C_bus_int
1
3
13 ~ ~ 4 2
21
10
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000051 60 975 1114206537171 ./src/alu.vhd~alualu
Ver. 1.01
    8 alu. alu(p	 A_bus_int	 B_bus_int	 C_bus_int std_logic_vector bus_sizeb     )	 A_bus_int0! A_bus 	 B_bus_int0! B_bus  C_bus	 C_bus_int bus_size   b     ; alu_op	 A_bus_int	 B_bus_int)N alu_op(P   "000"	 C_bus_int	 A_bus_int	 B_bus_int  P   "001"	 C_bus_int	 A_bus_int   "000000001" !P   "010"	 C_bus_int_	 A_bus_int "P   "100"	 C_bus_int	 B_bus_int #P   "101"	 C_bus_int	 A_bus_intX	 B_bus_int $P   "110"	 C_bus_int	 A_bus_intW	 B_bus_int %P   "111"	 C_bus_int	 A_bus_int &P0	 C_bus_int	 A_bus_int '*N (*; * n_inst	 C_bus_int bus_size    , z_inst1-P	 C_bus_int bus_size   b    
   "00000000".L0 0 c_inst	 C_bus_int bus_size 3 v_inst1P	 A_bus_int bus_size   	 B_bus_int bus_size   W4	 A_bus_int bus_size   	 C_bus_int bus_size   L0 6* alu 
V 000054 60 6 1114206537171 ./src/alu.vhd~alualu__opt
2V 000034 11 280 1114206537110 alu
E alu VHDL
L CLEOPATRA;IEEE;
U cleopatra.cleo;ieee.std_logic_1164;
P A_bus _in internal_bus
P B_bus _in internal_bus
P alu_op _in std_logic_vector[2:0]
P C_Bus _out internal_bus
P n_inst _out std_logic
P z_inst _out std_logic
P c_inst _out std_logic
P v_inst _out std_logic
X alu
V 000034 11 469 1114206537110 alu
#VLB_VERSION 59
#INFO
alu
E 1114206537110
10
#ACCESS
~
cleopatra
cleo all .
.
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
A_bus 0 29 54 1 . 14
B_bus 1 29 132 1 . 14
~std_logic_vector{2~downto~0}~12 2 5 209 1 . 14
~NATURAL~range~2~downto~0~12 3 5 429 1 . 14
alu_op 4 29 623 1 . 14
C_Bus 5 29 697 1 . 15
n_inst 6 29 775 1 . 15
z_inst 7 29 865 1 . 15
c_inst 8 29 955 1 . 15
v_inst 9 29 1045 1 . 15
#SPECIFICATION 
#END
V 000023 54 1132 0 alu
12
1
12
00000013
1
./src/alu.vhd
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 2 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 3 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000061 60 269 1114206537781 ./src/control_unit.vhd~control
Ver. 1.01
    & IEEE ' IEEE	 Std_Logic_1164	1 ' work	 cleo	1 2 control(, reset clock holdu	 std_logic  haltv	 std_logic  iru internal_bus  n z c vu	 std_logic  uinsv microinstrucao * control 
V 000064 60 6 1114206537781 ./src/control_unit.vhd~control__opt
2V 000048 52 16660         1114206537861 control
98______
58
control
30
16
std
.
.
1
1
4
CleoStates_type
1
4
13 ~ ~ 0 0
27
0
1
1
1
0
1
1
1
1
1
0
0
0
1
1
0
4624070917402656768
0
0
0
0
1
13 ~ ~ 0 0
1
1
SIDLE
0
1
1
FETCH0
1
1
1
FETCH1
2
1
1
FETCH2
3
1
1
Sop1a
4
1
1
Sop1b
5
1
1
Sop2a
6
1
1
Sop2b
7
1
1
Sop3a
8
1
1
Sop3b
9
1
1
Salu
10
1
1
OP2jp1
11
1
1
OP2jp2
12
1
1
Sjump
13
1
1
Sjsr
14
0
64512 1024
0
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 16 1
42
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 17 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 17 0
42
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
NOT1
7169
1
13 ~ ~ 18 0
42
0
0
1
13 ~ ~ 16 1
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"0"
0
0
1
5
~std_logic_vector{3~downto~0}~132
513
5
13 ~ ~ 19 2
43
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 20 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~131
521
5
13 ~ ~ 20 0
43
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
NOT2
7169
1
13 ~ ~ 21 1
43
1
0
1
13 ~ ~ 19 2
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"1"
0
0
1
5
~std_logic_vector{3~downto~0}~134
513
5
13 ~ ~ 22 3
44
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 23 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~133
521
5
13 ~ ~ 23 0
44
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
STA1
7169
1
13 ~ ~ 24 2
44
2
0
1
13 ~ ~ 22 3
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"2"
0
0
1
5
~std_logic_vector{3~downto~0}~136
513
5
13 ~ ~ 25 4
45
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 26 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~135
521
5
13 ~ ~ 26 0
45
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
STA2
7169
1
13 ~ ~ 27 3
45
3
0
1
13 ~ ~ 25 4
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"3"
0
0
1
5
~std_logic_vector{3~downto~0}~138
513
5
13 ~ ~ 28 5
46
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 29 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~137
521
5
13 ~ ~ 29 0
46
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
LDA
7169
1
13 ~ ~ 30 4
46
4
0
1
13 ~ ~ 28 5
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"4"
0
0
1
5
~std_logic_vector{3~downto~0}~1310
513
5
13 ~ ~ 31 6
47
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 32 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~139
521
5
13 ~ ~ 32 0
47
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
ADD
7169
1
13 ~ ~ 33 5
47
5
0
1
13 ~ ~ 31 6
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"5"
0
0
1
5
~std_logic_vector{3~downto~0}~1312
513
5
13 ~ ~ 34 7
48
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 35 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1311
521
5
13 ~ ~ 35 0
48
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
ORL
7169
1
13 ~ ~ 36 6
48
6
0
1
13 ~ ~ 34 7
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"6"
0
0
1
5
~std_logic_vector{3~downto~0}~1314
513
5
13 ~ ~ 37 8
49
8
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 38 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1313
521
5
13 ~ ~ 38 0
49
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
ANDL
7169
1
13 ~ ~ 39 7
49
7
0
1
13 ~ ~ 37 8
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"7"
0
0
1
5
~std_logic_vector{3~downto~0}~1316
513
5
13 ~ ~ 40 9
50
9
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 41 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1315
521
5
13 ~ ~ 41 0
50
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
JMP
7169
1
13 ~ ~ 42 8
50
8
0
1
13 ~ ~ 40 9
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"8"
0
0
1
5
~std_logic_vector{3~downto~0}~1318
513
5
13 ~ ~ 43 10
51
10
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 44 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1317
521
5
13 ~ ~ 44 0
51
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
JC
7169
1
13 ~ ~ 45 9
51
9
0
1
13 ~ ~ 43 10
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"9"
0
0
1
5
~std_logic_vector{3~downto~0}~1320
513
5
13 ~ ~ 46 11
52
11
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 47 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1319
521
5
13 ~ ~ 47 0
52
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
JN
7169
1
13 ~ ~ 48 10
52
10
0
1
13 ~ ~ 46 11
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"A"
0
0
1
5
~std_logic_vector{3~downto~0}~1322
513
5
13 ~ ~ 49 12
53
12
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 50 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1321
521
5
13 ~ ~ 50 0
53
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
JZ
7169
1
13 ~ ~ 51 11
53
11
0
1
13 ~ ~ 49 12
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"B"
0
0
1
5
~std_logic_vector{3~downto~0}~1324
513
5
13 ~ ~ 52 13
54
13
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 53 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1323
521
5
13 ~ ~ 53 0
54
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
JSR
7169
1
13 ~ ~ 54 12
54
12
0
1
13 ~ ~ 52 13
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"C"
0
0
1
5
~std_logic_vector{3~downto~0}~1326
513
5
13 ~ ~ 55 14
55
14
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 56 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1325
521
5
13 ~ ~ 56 0
55
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
RTS
7169
1
13 ~ ~ 57 13
55
13
0
1
13 ~ ~ 55 14
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"D"
0
0
1
5
~std_logic_vector{3~downto~0}~1328
513
5
13 ~ ~ 58 15
56
15
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 59 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1327
521
5
13 ~ ~ 59 0
56
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
JV
7169
1
13 ~ ~ 60 14
56
14
0
1
13 ~ ~ 58 15
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"E"
0
0
1
5
~std_logic_vector{3~downto~0}~1330
513
5
13 ~ ~ 61 16
57
16
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 62 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1329
521
5
13 ~ ~ 62 0
57
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
HLT
7169
1
13 ~ ~ 63 15
57
15
0
1
13 ~ ~ 61 16
0
15 ieee std_logic_1164 5 3
1
1
145
2
x"F"
0
0
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 64 17
60
17
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 65 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 65 0
60
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
IM
7169
1
13 ~ ~ 66 16
60
16
0
1
13 ~ ~ 64 17
0
15 ieee std_logic_1164 5 3
1
1
145
1
"00"
0
0
1
5
~std_logic_vector{1~downto~0}~1332
513
5
13 ~ ~ 67 18
61
18
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 68 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~1331
521
5
13 ~ ~ 68 0
61
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
DIR
7169
1
13 ~ ~ 69 17
61
17
0
1
13 ~ ~ 67 18
0
15 ieee std_logic_1164 5 3
1
1
145
1
"01"
0
0
1
5
~std_logic_vector{1~downto~0}~1334
513
5
13 ~ ~ 70 19
62
19
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 71 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~1333
521
5
13 ~ ~ 71 0
62
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
IND
7169
1
13 ~ ~ 72 18
62
18
0
1
13 ~ ~ 70 19
0
15 ieee std_logic_1164 5 3
1
1
145
1
"10"
0
0
1
5
~std_logic_vector{1~downto~0}~1336
513
5
13 ~ ~ 73 20
63
20
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 74 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~1335
521
5
13 ~ ~ 74 0
63
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
REL
7169
1
13 ~ ~ 75 19
63
19
0
1
13 ~ ~ 73 20
0
15 ieee std_logic_1164 5 3
1
1
145
1
"11"
0
0
1
1
mar_pc
7169
1
13 ~ ~ 76 20
68
20
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"111"
0
0
0
88
1
1
145
1
"000"
0
0
0
88
1
1
145
1
"011"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
mar_mdr
7169
1
13 ~ ~ 77 21
69
21
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"100"
0
0
0
88
1
1
145
1
"000"
0
0
0
88
1
1
145
1
"001"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
mdr_MmarP
7169
1
13 ~ ~ 78 22
70
22
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"001"
0
0
0
88
1
1
145
1
"110"
0
0
0
88
1
1
145
1
"011"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
49
0
0
0
88
1
1
145
69
0
49
0
0
0
0
0
0
1
1
mdr_Mmar
7169
1
13 ~ ~ 79 23
71
23
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"111"
0
0
0
88
1
1
145
1
"001"
0
0
0
88
1
1
145
1
"110"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
49
0
0
0
88
1
1
145
69
0
49
0
0
0
0
0
0
1
1
mar_mdrpc
7169
1
13 ~ ~ 80 24
72
24
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"000"
0
0
0
88
1
1
145
1
"000"
0
0
0
88
1
1
145
1
"111"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
ir_mdr
7169
1
13 ~ ~ 81 25
73
25
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"100"
0
0
0
88
1
1
145
1
"010"
0
0
0
88
1
1
145
1
"001"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
pc_mdr
7169
1
13 ~ ~ 82 26
74
26
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"100"
0
0
0
88
1
1
145
1
"011"
0
0
0
88
1
1
145
1
"001"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
pc_mdrpc
7169
1
13 ~ ~ 83 27
75
27
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"000"
0
0
0
88
1
1
145
1
"011"
0
0
0
88
1
1
145
1
"111"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
rts_pc
7169
1
13 ~ ~ 84 28
76
28
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"111"
0
0
0
88
1
1
145
1
"101"
0
0
0
88
1
1
145
1
"011"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
1
nop
7169
1
13 ~ ~ 85 29
77
29
0
1
15 ~ cleo 22 3
1
1
1
87
1
7
88
1
1
145
1
"111"
0
0
0
88
1
1
145
1
"111"
0
0
0
88
1
1
145
1
"110"
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
88
1
1
145
69
0
48
0
0
0
0
0
0
1
5
~std_logic_vector{3~downto~0}~1338
513
5
13 ~ ~ 86 21
79
21
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 87 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~1337
521
5
13 ~ ~ 87 0
79
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
5
~internal_bus{7~downto~4}~13
513
5
13 ~ ~ 88 22
79
22
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
4616189618054758400
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
0
1
15 ~ cleo 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
7
i
1
7
13 ~ ~ 89 0
79
10
29
1
13 ~ ~ 86 21
0
15 ieee std_logic_1164 5 3
1
10
1
1
802
29
12 ~ control 4 4
0
1
0
1
0
1
0
0
1
145
147
1
7
0
0
0
0
0
0
0
1
145
147
1
4
0
0
0
0
1
13 ~ ~ 88 22
1
5
~std_logic_vector{1~downto~0}~1340
513
5
13 ~ ~ 90 23
80
23
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 91 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~1339
521
5
13 ~ ~ 91 0
80
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
5
~internal_bus{3~downto~2}~13
513
5
13 ~ ~ 92 24
80
24
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
4611686018427387904
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
0
1
15 ~ cleo 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
7
me
1
7
13 ~ ~ 93 1
80
11
29
1
13 ~ ~ 90 23
0
15 ieee std_logic_1164 5 3
1
10
1
1
802
29
12 ~ control 4 4
0
1
0
1
0
1
0
0
1
145
147
1
3
0
0
0
0
0
0
0
1
145
147
1
2
0
0
0
0
1
13 ~ ~ 92 24
1
3
salta
1
3
13 ~ ~ 94 2
82
12
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
logic_arith
1
3
13 ~ ~ 95 3
82
13
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
EA
1
3
13 ~ ~ 96 4
84
14
1
13 ~ ~ 0 0
1
0
0
1
3
PE
1
3
13 ~ ~ 97 5
84
15
1
13 ~ ~ 0 0
1
0
0
0
0
0
V 000069 60 4636 1114206537828 ./src/control_unit.vhd~controlcontrol
Ver. 1.01
    8 control. control(l CleoStates_type( SIDLE FETCH0 FETCH1 FETCH2  Sop1a Sop1b" Sop2a Sop2b Sop3a Sop3b Salu$ OP2jp1 OP2jp2 Sjump& Sjsr' *k NOT1 std_logic_vector   b       x"0" +k NOT2 std_logic_vector   b       x"1" ,k STA1 std_logic_vector   b       x"2" -k STA2 std_logic_vector   b       x"3" .k LDA std_logic_vector   b       x"4" /k ADD std_logic_vector   b       x"5" 0k ORL std_logic_vector   b       x"6" 1k ANDL std_logic_vector   b       x"7" 2k JMP std_logic_vector   b       x"8" 3k JC std_logic_vector   b       x"9" 4k JN std_logic_vector   b       x"A" 5k JZ std_logic_vector   b       x"B" 6k JSR std_logic_vector   b       x"C" 7k RTS std_logic_vector   b       x"D" 8k JV std_logic_vector   b       x"E" 9k HLT std_logic_vector   b       x"F" <k IM std_logic_vector   b       "00" =k DIR std_logic_vector   b       "01" >k IND std_logic_vector   b       "10" ?k REL std_logic_vector   b       "11" Dk mar_pc microinstrucao   "111"   "000"   "011"0000 Ek mar_mdr microinstrucao   "100"   "000"   "001"0000 Fk	 mdr_MmarP microinstrucao   "001"   "110"   "011"0011 Gk mdr_Mmar microinstrucao   "111"   "001"   "110"0011 Hk	 mar_mdrpc microinstrucao   "000"   "000"   "111"0000 Ik ir_mdr microinstrucao   "100"   "010"   "001"0000 Jk pc_mdr microinstrucao   "100"   "011"   "001"0000 Kk pc_mdrpc microinstrucao   "000"   "011"   "111"0000 Lk rts_pc microinstrucao   "111"   "101"   "011"0000 Mk nop microinstrucao   "111"   "111"   "110"0000 Oh i std_logic_vector   b    ( ir   b    Ph me std_logic_vector   b    ( ir   b    Rp salta logic_arith	 std_logic Tp EA PE CleoStates_type V)X salta1P i JCW c1X i JVW v1X i JNW n1X i JZW z1LY0 [ logic_arith1P i LDAX i ADDX i ORLX i ANDLL\0 _; clock reset`)aB reset1Jb EA SIDLE c halt0 dK clock eventW clock1JeB i HLTJf halt1 gK hold0Jh EA PE i*B j*B k*; n; hold i salta EA logic_arith meo)pN EA(rP SIDLE uins nop s PE FETCH0 xP FETCH0 uins mar_pc y PE FETCH1 {P FETCH1 uins	 mdr_MmarP | PE FETCH2 ~P FETCH2 uins ir_mdr ɀN i(ɁP RTS NOT1 NOT2 HLT PE Salu ɂP0 PE Sop1a Ƀ*N ɇP Sop1a uins mar_pc Ɉ PE Sop1b ɊP Sop1b uins	 mdr_MmarP ɌB logic_arith1W me IMJɍ PE Salu ɎK logic_arith1W me DIRX me INDX me RELX i STA1X i STA2Jɏ PE Sop2a ɐK i JMPX salta1W me IMX me DIRX me RELJɑ PE Sjump ɒK i JMPX salta1W me INDJɓ PE OP2jp1 ɔK i JSRJɕ PE Sjsr ɖLɗ PE FETCH0 ɘ*B ɜP Sop2aN me(ɝP REL uins	 mar_mdrpc ɞP0 uins mar_mdr ɟ*N ɡB i STA1X i STA2W me RELX me DIRJɢ PE Salu ɣLɤ PE Sop2b ɥ*B ɧP Sop2b uins mdr_Mmar ɩN me(ɪP IND PE Sop3a ɫP0 PE Salu ɬ*N ɮP Sop3a uins mar_mdr ɰN i(ɱP STA1 STA2 PE Salu ɲP0 PE Sop3b ɳ*N ɵP Sop3b uins mdr_Mmar ɶ PE Salu ɸP SaluN i(ɺP LDA uins   "100"   "100"   "001"1000 ɻP ADD uins   "000"   "100"   "110"1100 ɼP ORL uins   "101"   "100"   "110"1000 ɽP ANDL uins   "110"   "100"   "110"1000 ɾP NOT1 NOT2 uins   "010"   "100"   "100"1000 ɿP RTS uins   "111"   "011"   "101"0000 P STA1 STA2 uins   "111"   "111"   "100"0010 P0 uins nop *N ħ PE FETCH0 P Sjsr uins rts_pc N me(P IND PE OP2jp1 P0 PE Sjump *N P OP2jp1 uins mar_mdr ѧ PE OP2jp2 P OP2jp2 uins mdr_Mmar ԧ PE Sjump P SjumpN me(P REL uins pc_mdrpc P0 uins pc_mdr *N ۧ PE FETCH0 *N *; * control 
V 000071 60 6 1114206537828 ./src/control_unit.vhd~controlcontrol__opt
2V 000038 11 289 1114206537796 control
E control VHDL
L IEEE;CLEOPATRA;
U ieee.std_logic_1164;cleopatra.cleo;
P reset _in std_logic
P clock _in std_logic
P hold _in std_logic
P halt _out std_logic
P ir _in internal_bus
P n _in std_logic
P z _in std_logic
P c _in std_logic
P v _in std_logic
P uins _out microinstrucao
X control
V 000038 11 371 1114206537796 control
#VLB_VERSION 59
#INFO
control
E 1114206537796
10
#ACCESS
~
cleopatra
cleo all .
.
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
reset 0 29 63 1 . 17
clock 1 29 153 1 . 17
hold 2 29 243 1 . 17
halt 3 29 333 1 . 18
ir 4 29 423 1 . 19
n 5 29 501 1 . 20
z 6 29 591 1 . 20
c 7 29 681 1 . 20
v 8 29 771 1 . 20
uins 9 29 861 1 . 21
#SPECIFICATION 
#END
V 000026 54 909 0 control
12
1
12
00000016
1
./src/control_unit.vhd
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ~ cleo 22 3
1
0
0
0
V 000066 60 226 1114206538140 ./src/read_decoder.vhd~read_decoder
Ver. 1.01
    & IEEE ' IEEE	 Std_Logic_1164	1 ' work	 cleo	1 
2 read_decoder(, read_regu std_logic_vector   b      r_mdr r_ir r_pc r_ac r_rsv	 std_logic * read_decoder 
V 000069 60 6 1114206538140 ./src/read_decoder.vhd~read_decoder__opt
2V 000053 52 46            1114206538219 read_decoder
0_______
58
read_decoder
0
6
std
.
.
0
0
0
V 000078 60 362 1114206538187 ./src/read_decoder.vhd~read_decoderread_decoder
Ver. 1.01
    8 read_decoder. read_decoder() r_mdr1P read_reg   "001"X read_reg   "110"X read_reg   "111"L0  r_ir1P read_reg   "010"L0  r_pc1P read_reg   "011"X read_reg   "111"L0  r_ac1P read_reg   "100"X read_reg   "110"L0  r_rs1P read_reg   "101"L0 * read_decoder 
V 000081 60 6 1114206538187 ./src/read_decoder.vhd~read_decoderread_decoder__opt
2V 000043 11 214 1114206538141 read_decoder
E read_decoder VHDL
L IEEE;
U ieee.std_logic_1164;
P read_reg _in std_logic_vector[2:0]
P r_mdr _out std_logic
P r_ir _out std_logic
P r_pc _out std_logic
P r_ac _out std_logic
P r_rs _out std_logic
X read_decoder
V 000043 11 398 1114206538141 read_decoder
#VLB_VERSION 59
#INFO
read_decoder
E 1114206538141
8
#ACCESS
~
cleopatra
cleo all .
.
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{2~downto~0}~12 0 5 62 1 . 11
~NATURAL~range~2~downto~0~12 1 5 282 1 . 11
read_reg 2 29 476 1 . 11
r_mdr 3 29 550 1 . 12
r_ir 4 29 640 1 . 12
r_pc 5 29 730 1 . 12
r_ac 6 29 820 1 . 12
r_rs 7 29 910 1 . 12
#SPECIFICATION 
#END
V 000031 54 997 0 read_decoder
12
1
12
00000010
1
./src/read_decoder.vhd
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000054 60 201 1114206538468 ./src/reg.vhd~reg_clear
Ver. 1.01
    & IEEE ' IEEE	 Std_Logic_1164	1 ' work	 cleo	1 	2	 reg_clear(
, clock reset ceu	 std_logic  Du internal_bus  Qv internal_bus *	 reg_clear 
V 000057 60 6 1114206538468 ./src/reg.vhd~reg_clear__opt
2V 000050 52 43            1114206538518 reg_clear
0_______
58
reg_clear
0
5
std
.
.
0
0
0
V 000063 60 189 1114206538515 ./src/reg.vhd~reg_clearreg_clear
Ver. 1.01
    8	 reg_clear.	 reg_clear(); clock reset)B reset1J Q00 K clock eventW clock0JB ce1J Q D *B *B *; *	 reg_clear 
V 000066 60 6 1114206538515 ./src/reg.vhd~reg_clearreg_clear__opt
2V 000040 11 191 1114206538484 reg_clear
E reg_clear VHDL
L IEEE;CLEOPATRA;
U ieee.std_logic_1164;cleopatra.cleo;
P clock _in std_logic
P reset _in std_logic
P ce _in std_logic
P D _in internal_bus
P Q _out internal_bus
X reg_clear
V 000040 11 268 1114206538484 reg_clear
#VLB_VERSION 59
#INFO
reg_clear
E 1114206538484
5
#ACCESS
~
cleopatra
cleo all .
.
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
clock 0 29 54 1 . 10
reset 1 29 144 1 . 10
ce 2 29 234 1 . 10
D 3 29 324 1 . 11
Q 4 29 402 1 . 11
#SPECIFICATION 
#END
V 000028 54 477 0 reg_clear
12
1
12
00000009
1
./src/reg.vhd
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000068 60 260 1114206538953 ./src/write_decoder.vhd~write_decoder
Ver. 1.01
    	& IEEE 
' IEEE	 Std_Logic_1164	1 ' work	 cleo	1 2 write_decoder(,	 write_regu std_logic_vector   b      holdu	 std_logic  w_mar w_mdr w_ir w_pc w_ac w_rsv	 std_logic * write_decoder 
V 000071 60 6 1114206538953 ./src/write_decoder.vhd~write_decoder__opt
2V 000054 52 47            1114206539003 write_decoder
0_______
58
write_decoder
0
8
std
.
.
0
0
0
V 000081 60 437 1114206539000 ./src/write_decoder.vhd~write_decoderwrite_decoder
Ver. 1.01
    8 write_decoder. write_decoder() w_mar1P hold0W	 write_reg   "000"L0  w_mdr1P hold0W	 write_reg   "001"X	 write_reg   "110"L0  w_ir1P hold0W	 write_reg   "010"L0  w_pc1P hold0W	 write_reg   "011"X	 write_reg   "110"L0  w_ac1P hold0W	 write_reg   "100"L0  w_rs1P hold0W	 write_reg   "101"L0  * write_decoder 
V 000084 60 6 1114206539000 ./src/write_decoder.vhd~write_decoderwrite_decoder__opt
2V 000044 11 261 1114206538954 write_decoder
E write_decoder VHDL
L IEEE;
U ieee.std_logic_1164;
P write_reg _in std_logic_vector[2:0]
P hold _in std_logic
P w_mar _out std_logic
P w_mdr _out std_logic
P w_ir _out std_logic
P w_pc _out std_logic
P w_ac _out std_logic
P w_rs _out std_logic
X write_decoder
V 000044 11 448 1114206538954 write_decoder
#VLB_VERSION 59
#INFO
write_decoder
E 1114206538954
10
#ACCESS
~
cleopatra
cleo all .
.
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{2~downto~0}~12 0 5 63 1 . 16
~NATURAL~range~2~downto~0~12 1 5 283 1 . 16
write_reg 2 29 477 1 . 16
hold 3 29 551 1 . 16
w_mar 4 29 641 1 . 17
w_mdr 5 29 731 1 . 17
w_ir 6 29 821 1 . 17
w_pc 7 29 911 1 . 17
w_ac 8 29 1001 1 . 17
w_rs 9 29 1091 1 . 17
#SPECIFICATION 
#END
V 000033 54 1178 0 write_decoder
12
1
12
00000015
1
./src/write_decoder.vhd
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000066 60 255 1114206539218 ./src/status_flags.vhd~status_flags
Ver. 1.01
    & IEEE ' IEEE	 Std_Logic_1164	1 ' work	 cleo	1 2 status_flags(, clock reset hold n_inst z_inst c_inst v_inst lnz lcvu	 std_logic  n z c vv	 std_logic * status_flags 
V 000069 60 6 1114206539218 ./src/status_flags.vhd~status_flags__opt
2V 000053 52 47            1114206539268 status_flags
0_______
58
status_flags
0
13
std
.
.
0
0
0
V 000078 60 329 1114206539265 ./src/status_flags.vhd~status_flagsstatus_flags
Ver. 1.01
    8 status_flags. status_flags(); clock reset)B reset1J n0  z0  c0  v0  K clock eventW clock0J!B lcv1W hold0J" c c_inst # v v_inst $*B %B lnz1W hold0J& n n_inst ' z z_inst (*B )*B **; +* status_flags 
V 000081 60 6 1114206539265 ./src/status_flags.vhd~status_flagsstatus_flags__opt
2V 000043 11 339 1114206539219 status_flags
E status_flags VHDL
L IEEE;
U ieee.std_logic_1164;
P clock _in std_logic
P reset _in std_logic
P hold _in std_logic
P n_inst _in std_logic
P z_inst _in std_logic
P c_inst _in std_logic
P v_inst _in std_logic
P lnz _in std_logic
P lcv _in std_logic
P n _out std_logic
P z _out std_logic
P c _out std_logic
P v _out std_logic
X status_flags
V 000043 11 455 1114206539219 status_flags
#VLB_VERSION 59
#INFO
status_flags
E 1114206539219
13
#ACCESS
~
cleopatra
cleo all .
.
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
clock 0 29 63 1 . 18
reset 1 29 153 1 . 18
hold 2 29 243 1 . 18
n_inst 3 29 333 1 . 19
z_inst 4 29 423 1 . 19
c_inst 5 29 513 1 . 19
v_inst 6 29 603 1 . 19
lnz 7 29 693 1 . 19
lcv 8 29 783 1 . 19
n 9 29 873 1 . 20
z 10 29 963 1 . 20
c 11 29 1056 1 . 20
v 12 29 1149 1 . 20
#SPECIFICATION 
#END
V 000032 54 1239 0 status_flags
12
1
12
00000017
1
./src/status_flags.vhd
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000058 60 317 1114206539468 ./src/datapath.vhd~datapath
Ver. 1.01
    & IEEE ' IEEE	 Std_Logic_1164	1 	' work	 cleo	1 2 datapath(, clock reset holdu	 std_logic  address irv internal_bus  datainu internal_bus  dataoutv internal_bus  uinsu microinstrucao  n z c vv	 std_logic * datapath 
V 000061 60 6 1114206539468 ./src/datapath.vhd~datapath__opt
2V 000049 52 2833          1114206539518 datapath
106_____
58
datapath
0
36
std
.
.
1
1
3
r_mdr
1
3
13 ~ ~ 0 0
22
12
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
r_ir
1
3
13 ~ ~ 1 1
22
13
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
r_pc
1
3
13 ~ ~ 2 2
22
14
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
r_ac
1
3
13 ~ ~ 3 3
22
15
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
r_rs
1
3
13 ~ ~ 4 4
22
16
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
w_mar
1
3
13 ~ ~ 5 5
23
17
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
w_mdr
1
3
13 ~ ~ 6 6
23
18
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
w_ir
1
3
13 ~ ~ 7 7
23
19
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
w_pc
1
3
13 ~ ~ 8 8
23
20
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
w_ac
1
3
13 ~ ~ 9 9
23
21
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
w_rs
1
3
13 ~ ~ 10 10
23
22
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
n_inst
1
3
13 ~ ~ 11 11
24
23
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
z_inst
1
3
13 ~ ~ 12 12
24
24
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
c_inst
1
3
13 ~ ~ 13 13
24
25
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
v_inst
1
3
13 ~ ~ 14 14
24
26
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
outmux
1
3
13 ~ ~ 15 15
25
27
1
15 ~ cleo 19 1
3
0
0
1
3
mdr
1
3
13 ~ ~ 16 16
25
28
1
15 ~ cleo 19 1
3
0
0
1
3
ir_int
1
3
13 ~ ~ 17 17
25
29
1
15 ~ cleo 19 1
3
0
0
1
3
pc
1
3
13 ~ ~ 18 18
25
30
1
15 ~ cleo 19 1
3
0
0
1
3
ac
1
3
13 ~ ~ 19 19
25
31
1
15 ~ cleo 19 1
3
0
0
1
3
rs
1
3
13 ~ ~ 20 20
25
32
1
15 ~ cleo 19 1
3
0
0
1
3
busA
1
3
13 ~ ~ 21 21
26
33
1
15 ~ cleo 19 1
3
0
0
1
3
busB
1
3
13 ~ ~ 22 22
26
34
1
15 ~ cleo 19 1
3
0
0
1
3
busC
1
3
13 ~ ~ 23 23
26
35
1
15 ~ cleo 19 1
3
0
0
0
1
10
1
39
39
39
~
1
39
13 ~ ~ 91 0
46
0
1
REG_MAR
1
107
0
1
1
1
546
work
0
1
1
reg_clear
0
0
0
0
0
1
12
reg_clear
cleopatra
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 92 0
48
1
1
REG_MDR
1
107
0
1
1
1
546
work
0
1
1
reg_clear
0
0
0
0
0
1
12
reg_clear
cleopatra
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 93 0
50
2
1
REG_IR
1
107
0
1
1
1
546
work
0
1
1
reg_clear
0
0
0
0
0
1
12
reg_clear
cleopatra
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 94 0
52
3
1
REG_PC
1
107
0
1
1
1
546
work
0
1
1
reg_clear
0
0
0
0
0
1
12
reg_clear
cleopatra
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 95 0
54
4
1
REG_AC
1
107
0
1
1
1
546
work
0
1
1
reg_clear
0
0
0
0
0
1
12
reg_clear
cleopatra
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 96 0
56
5
1
REG_RS
1
107
0
1
1
1
546
work
0
1
1
reg_clear
0
0
0
0
0
1
12
reg_clear
cleopatra
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 97 0
63
6
1
W_DECOD
1
107
0
1
1
1
546
work
0
1
1
write_decoder
0
0
0
0
0
1
12
write_decoder
cleopatra
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 98 0
72
7
1
R_DECOD
1
107
0
1
1
1
546
work
0
1
1
read_decoder
0
0
0
0
0
1
12
read_decoder
cleopatra
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 104 0
89
8
1
ALU
1
107
0
1
1
1
546
work
0
1
1
ALU
0
0
0
0
0
1
12
alu
cleopatra
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 105 0
97
9
1
REG_STATUS
1
107
0
1
1
1
546
work
0
1
1
status_flags
0
0
0
0
0
1
12
status_flags
cleopatra
0
0
0
0
0
0
0
V 000067 60 2067 1114206539515 ./src/datapath.vhd~datapathdatapath
Ver. 1.01
    8 datapath. datapath(p r_mdr r_ir r_pc r_ac r_rs w_mar w_mdr w_ir w_pc w_ac w_rs n_inst z_inst c_inst v_inst	 std_logic p outmux mdr ir_int pc ac rs busA busB busC internal_bus ) ir ir_int # dataout busC ( outmux busCP uins	 ceW uins	 rw0L datain . REG_MAR2 work		 reg_clear,6 clock clock reset reset/ ce w_mar D busC Q address 0 REG_MDR2 work		 reg_clear,6 clock clock reset reset1 ce w_mdr D outmux Q mdr 2 REG_IR2 work		 reg_clear,6 clock clock reset reset3 ce w_ir D busC Q ir_int 4 REG_PC2 work		 reg_clear,6 clock clock reset reset5 ce w_pc D busC Q pc 6 REG_AC2 work		 reg_clear,6 clock clock reset reset7 ce w_ac D busC Q ac 8 REG_RS2 work		 reg_clear,6 clock clock reset reset9 ce w_rs D busC Q rs ? W_DECOD2 work	 write_decoder,6	 write_reg uins	 w@ hold holdA w_mar w_mar w_mdr w_mdr w_ir w_irB w_pc w_pc w_ac w_ac w_rs w_rs H R_DECOD2 work	 read_decoder,6 read_reg uins	 rI r_mdr r_mdr r_ir r_ir r_pc r_pc r_ac r_ac r_rs r_rs O busB mdrP r_mdr1L0Z P busB ir_intP r_ir1L0Z Q busA pcP r_pc1L0Z R busA acP r_ac1L0Z S busA rsP r_rs1L0Z Y ALU2 work	 ALU,6 A_bus busA B_bus busB C_bus busCZ alu_op uins	 u n_inst n_inst z_inst z_inst[ c_inst c_inst v_inst v_inst a
 REG_STATUS2 work	 status_flags,6 clock clockb reset reset hold hold n_inst n_inst z_inst z_instc c_inst c_inst v_inst v_inst lnz uins	 lnzd lcv uins	 lcv n n z z c c v v f* datapath 
V 000069 60 6 1114206539515 ./src/datapath.vhd~datapathdatapath__opt
2V 000039 11 355 1114206539469 datapath
E datapath VHDL
L IEEE;CLEOPATRA;
U ieee.std_logic_1164;cleopatra.cleo;
P clock _in std_logic
P reset _in std_logic
P hold _in std_logic
P address _out internal_bus
P ir _out internal_bus
P datain _in internal_bus
P dataout _out internal_bus
P uins _in microinstrucao
P n _out std_logic
P z _out std_logic
P c _out std_logic
P v _out std_logic
X datapath
V 000039 11 426 1114206539469 datapath
#VLB_VERSION 59
#INFO
datapath
E 1114206539469
12
#ACCESS
~
cleopatra
cleo all .
.
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
clock 0 29 59 1 . 12
reset 1 29 149 1 . 12
hold 2 29 239 1 . 12
address 3 29 329 1 . 13
ir 4 29 407 1 . 13
datain 5 29 485 1 . 14
dataout 6 29 563 1 . 15
uins 7 29 641 1 . 16
n 8 29 692 1 . 17
z 9 29 782 1 . 17
c 10 29 872 1 . 17
v 11 29 965 1 . 17
#SPECIFICATION 
#END
V 000028 54 1055 0 datapath
12
1
12
00000011
1
./src/datapath.vhd
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ~ cleo 22 3
1
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000060 60 300 1114206539734 ./src/cleopatra.vhd~cleopatra
Ver. 1.01
    & IEEE ' IEEE	 Std_Logic_1164	1 ' work	 cleo	1  2	 cleopatra(!, clock reset holdu	 std_logic " haltv	 std_logic # ce rwv	 std_logic $ addressv internal_bus % datainu internal_bus & dataoutv internal_bus' (*	 cleopatra 
V 000063 60 6 1114206539734 ./src/cleopatra.vhd~cleopatra__opt
2V 000050 52 712           1114206539784 cleopatra
79______
58
cleopatra
0
16
std
.
.
1
1
3
uins
1
3
13 ~ ~ 0 0
43
9
1
15 ~ cleo 22 3
3
0
0
1
3
n
1
3
13 ~ ~ 1 1
44
10
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
z
1
3
13 ~ ~ 2 2
44
11
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
c
1
3
13 ~ ~ 3 3
44
12
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
v
1
3
13 ~ ~ 4 4
44
13
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
ir
1
3
13 ~ ~ 5 5
45
14
1
15 ~ cleo 19 1
3
0
0
1
3
hold_int
1
3
13 ~ ~ 6 6
46
15
1
15 ieee std_logic_1164 4 2
3
0
0
0
1
2
1
39
39
39
~
1
39
13 ~ ~ 77 0
63
0
1
DP
1
107
0
1
1
1
546
work
0
1
1
datapath
0
0
0
0
0
1
12
datapath
cleopatra
0
0
0
0
0
1
39
39
39
~
1
39
13 ~ ~ 78 0
67
1
1
CU
1
107
0
1
1
1
546
work
0
1
1
control
0
0
0
0
0
1
12
control
cleopatra
0
0
0
0
0
0
0
V 000069 60 748 1114206539781 ./src/cleopatra.vhd~cleopatracleopatra
Ver. 1.01
    *8	 cleopatra.	 cleopatra(+p uins microinstrucao ,p n z c v	 std_logic -p ir internal_bus .p hold_int	 std_logic 0)1 ce uins	 ce 2 rw uins	 rw 6; clock reset7)8B reset1J9 hold_int0 :K clock eventW clock1J; hold_int hold <*B =*; ? DP2 work	 datapath,6 clock clock reset reset@ hold hold_int address address datain datain dataout dataoutA ir ir uins uins n n z z c c v v C CU2 work	 control,6 clock clock reset resetD hold hold_int halt halt ir ir uins uinsE n n z z c c v v F*	 cleopatra 
V 000072 60 6 1114206539781 ./src/cleopatra.vhd~cleopatracleopatra__opt
2V 000040 11 294 1114206539735 cleopatra
E cleopatra VHDL
L IEEE;CLEOPATRA;
U ieee.std_logic_1164;cleopatra.cleo;
P clock _in std_logic
P reset _in std_logic
P hold _in std_logic
P halt _out std_logic
P ce _out std_logic
P rw _out std_logic
P address _out internal_bus
P datain _in internal_bus
P dataout _out internal_bus
X cleopatra
V 000040 11 368 1114206539735 cleopatra
#VLB_VERSION 59
#INFO
cleopatra
E 1114206539735
9
#ACCESS
~
cleopatra
cleo all .
.
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
clock 0 29 60 1 . 33
reset 1 29 150 1 . 33
hold 2 29 240 1 . 33
halt 3 29 330 1 . 34
ce 4 29 420 1 . 35
rw 5 29 510 1 . 35
address 6 29 600 1 . 36
datain 7 29 678 1 . 37
dataout 8 29 756 1 . 38
#SPECIFICATION 
#END
V 000028 54 831 0 cleopatra
12
0
12
00000032
1
./src/cleopatra.vhd
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000061 60 197 1114206540000 ./src/cleo_tb_hold.vhd~tb_hold
Ver. 1.01
    & IEEE ' IEEE	 Std_Logic_1164	1 ' IEEE	 Std_Logic_unsigned	1 ' IEEE	 Std_Logic_arith	1 ' STD	 TEXTIO	1 ' work	 cleo	1 2 tb_hold(* tb_hold 
V 000064 60 6 1114206540000 ./src/cleo_tb_hold.vhd~tb_hold__opt
2V 000048 52 1132          1114206540096 tb_hold
16______
58
tb_hold
2
14
std
.
.
1
1
3
clock
1
3
13 ~ ~ 0 0
22
0
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
reset
1
3
13 ~ ~ 1 1
22
1
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
halt
1
3
13 ~ ~ 2 2
22
2
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
hold
1
3
13 ~ ~ 3 3
22
3
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
ce
1
3
13 ~ ~ 4 4
22
4
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
rw
1
3
13 ~ ~ 5 5
22
5
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
go
1
3
13 ~ ~ 6 6
22
6
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
address
1
3
13 ~ ~ 7 7
23
7
1
15 ~ cleo 19 1
3
0
0
1
3
data
1
3
13 ~ ~ 8 8
23
8
1
15 ~ cleo 19 1
3
0
0
1
3
datain
1
3
13 ~ ~ 9 9
23
9
1
15 ~ cleo 19 1
3
0
0
1
3
dataout
1
3
13 ~ ~ 10 10
23
10
1
15 ~ cleo 19 1
3
0
0
1
8
INFILE
1
8
13 ~ ~ 11 0
24
0
1
15 std textio 3 1
1
1
1
145
69
1
READ_MODE
0
0
1
0
0
1
145
1
"testa.txt"
0
0
0
1
3
memoria
1
3
13 ~ ~ 12 11
25
11
1
15 ~ cleo 21 2
3
0
0
1
3
ops
1
3
13 ~ ~ 13 12
26
12
1
15 STD STANDARD 75 4
3
0
0
1
3
endereco
1
3
13 ~ ~ 14 13
26
13
1
15 STD STANDARD 75 4
3
0
0
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 15 0
32
0
1
cpu
1
107
0
1
1
1
546
work
0
1
1
cleopatra
0
0
0
0
0
1
12
cleopatra
cleopatra
0
0
0
0
0
0
0
V 000069 60 3502 1114206540093 ./src/cleo_tb_hold.vhd~tb_holdtb_hold
Ver. 1.01
    8 tb_hold. tb_hold(p clock reset halt hold ce rw go	 std_logic p address data datain dataout internal_bus n INFILE TEXT3	 READ_MODE(   "testa.txt" p memoria ram p ops endereco integer )  cpu2 work		 cleopatra,6 reset reset clock clock! halt halt hold hold ce ce rw rw address address" datain datain dataout dataout % reset10}    ns ';()) clock10}
    ns *D/    ns +*; . hold01}*    ns0}z    ns/1}   ns0}   ns01}   ns0}    ns11}   ns0}   ns21}   ns0}T   ns31}   ns0}   ns 6 data memoria CONV_INTEGER address7P ce1W rw1L0Z 9 datain dataP ce1W rw1L00 ?; go ce rw clock@)AB go eventW go1JBB endereco     W endereco   JC memoria endereco conv_std_logic_vector ops    D*B EK clock eventW clock0W ce1W rw0JFB CONV_INTEGER address     W CONV_INTEGER address   JG memoria CONV_INTEGER address dataout H*B I*B J*; O;Ps IN_LINE LINE Qs linha string   a    R)TDF reset1 VS_ endfile INFILEQW readline INFILE IN_LINE X read IN_LINE linha ZN linha   ([P0 endereco     \P1 endereco    ]P2 endereco    ^P3 endereco    _P4 endereco    `P5 endereco    aP6 endereco    bP7 endereco    cP8 endereco    dP9 endereco	    ePA endereco
    fPB endereco    gPC endereco    hPD endereco    iPE endereco    jPF endereco    kP0@ l*N nD/    ps pN linha   (qP0 endereco endereco        rP1 endereco endereco       sP2 endereco endereco       tP3 endereco endereco       uP4 endereco endereco       vP5 endereco endereco       wP6 endereco endereco       xP7 endereco endereco       yP8 endereco endereco       zP9 endereco endereco   	    {PA endereco endereco   
    |PB endereco endereco       }PC endereco endereco       ~PD endereco endereco       PE endereco endereco       ɀPF endereco endereco       ɁP0@ ɂ*N ɄN linha   (ɅP0 ops     ɆP1 ops    ɇP2 ops    ɈP3 ops    ɉP4 ops    ɊP5 ops    ɋP6 ops    ɌP7 ops    ɍP8 ops    ɎP9 ops	    ɏPA ops
    ɐPB ops    ɑPC ops    ɒPD ops    ɓPE ops    ɔPF ops    ɕP0@ ɖ*N ɘD/    ps ɚN linha   (ɛP0 ops ops        ɜP1 ops ops       ɝP2 ops ops       ɞP3 ops ops       ɟP4 ops ops       ɠP5 ops ops       ɡP6 ops ops       ɢP7 ops ops       ɣP8 ops ops       ɤP9 ops ops   	    ɥPA ops ops   
    ɦPB ops ops       ɧPC ops ops       ɨPD ops ops       ɩPE ops ops       ɪPF ops ops       ɫP0@ ɬ*N ɮD/    ps ɰ go1 ɲD/    ps ɴ go0 ɶ*Q ɸ*; ɺ* tb_hold 
V 000071 60 6 1114206540093 ./src/cleo_tb_hold.vhd~tb_holdtb_hold__opt
2V 000037 11 25 1114206540015 tb_hold
E tb_hold VHDL
X tb_hold
V 000038 11 226 1114206540015 tb_hold
#VLB_VERSION 59
#INFO
tb_hold
E 1114206540015
0
#ACCESS
~
cleopatra
cleo all .
.
std
textio all .
.
ieee
std_logic_arith all .
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
#SPECIFICATION 
#END
V 000025 54 58 0 tb_hold
12
1
12
00000018
1
./src/cleo_tb_hold.vhd
0
0 0 0 0 0 0
0
V 000051 60 187 1114206540453 ./src/cleo_tb.vhd~tb
Ver. 1.01
    & IEEE ' IEEE	 Std_Logic_1164	1 ' IEEE	 Std_Logic_unsigned	1 ' IEEE	 Std_Logic_arith	1 ' STD	 TEXTIO	1 ' work	 cleo	1  2 tb(!* tb 
V 000054 60 6 1114206540453 ./src/cleo_tb.vhd~tb__opt
2V 000043 52 1127          1114206540516 tb
16______
58
tb
2
14
std
.
.
1
1
3
clock
1
3
13 ~ ~ 0 0
36
0
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
reset
1
3
13 ~ ~ 1 1
36
1
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
halt
1
3
13 ~ ~ 2 2
36
2
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
hold
1
3
13 ~ ~ 3 3
36
3
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
ce
1
3
13 ~ ~ 4 4
36
4
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
rw
1
3
13 ~ ~ 5 5
36
5
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
go
1
3
13 ~ ~ 6 6
36
6
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
address
1
3
13 ~ ~ 7 7
37
7
1
15 ~ cleo 19 1
3
0
0
1
3
data
1
3
13 ~ ~ 8 8
37
8
1
15 ~ cleo 19 1
3
0
0
1
3
datain
1
3
13 ~ ~ 9 9
37
9
1
15 ~ cleo 19 1
3
0
0
1
3
dataout
1
3
13 ~ ~ 10 10
37
10
1
15 ~ cleo 19 1
3
0
0
1
8
INFILE
1
8
13 ~ ~ 11 0
38
0
1
15 std textio 3 1
1
1
1
145
69
1
READ_MODE
0
0
1
0
0
1
145
1
"testa.txt"
0
0
0
1
3
memoria
1
3
13 ~ ~ 12 11
39
11
1
15 ~ cleo 21 2
3
0
0
1
3
ops
1
3
13 ~ ~ 13 12
40
12
1
15 STD STANDARD 75 4
3
0
0
1
3
endereco
1
3
13 ~ ~ 14 13
40
13
1
15 STD STANDARD 75 4
3
0
0
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 15 0
46
0
1
cpu
1
107
0
1
1
1
546
work
0
1
1
cleopatra
0
0
0
0
0
1
12
cleopatra
cleopatra
0
0
0
0
0
0
0
V 000054 60 3337 1114206540500 ./src/cleo_tb.vhd~tbtb
Ver. 1.01
    #8 tb. tb($p clock reset halt hold ce rw go	 std_logic %p address data datain dataout internal_bus &n INFILE TEXT3	 READ_MODE(   "testa.txt" 'p memoria ram (p ops endereco integer *). cpu2 work		 cleopatra,6 reset reset clock clock/ halt halt hold hold ce ce rw rw address address0 datain datain dataout dataout 3 reset10}    ns1}p   ns0}8   ns 5;6)7 clock10}
    ns 8D/    ns 9*; < hold0 ? data memoria CONV_INTEGER address@P ce1W rw1L0Z B datain dataP ce1W rw1L00 H; go ce rw clockI)JB go eventW go1JKB endereco     W endereco   JL memoria endereco conv_std_logic_vector ops    M*B NK clock eventW clock0W ce1W rw0JOB CONV_INTEGER address     W CONV_INTEGER address   JP memoria CONV_INTEGER address dataout Q*B R*B S*; X;Ys IN_LINE LINE Zs linha string   a    [)]DF reset1 _S_ endfile INFILEQ` readline INFILE IN_LINE a read IN_LINE linha cN linha   (dP0 endereco     eP1 endereco    fP2 endereco    gP3 endereco    hP4 endereco    iP5 endereco    jP6 endereco    kP7 endereco    lP8 endereco    mP9 endereco	    nPA endereco
    oPB endereco    pPC endereco    qPD endereco    rPE endereco    sPF endereco    tP0@ u*N wD/    ps yN linha   (zP0 endereco endereco        {P1 endereco endereco       |P2 endereco endereco       }P3 endereco endereco       ~P4 endereco endereco       P5 endereco endereco       ɀP6 endereco endereco       ɁP7 endereco endereco       ɂP8 endereco endereco       ɃP9 endereco endereco   	    ɄPA endereco endereco   
    ɅPB endereco endereco       ɆPC endereco endereco       ɇPD endereco endereco       ɈPE endereco endereco       ɉPF endereco endereco       ɊP0@ ɋ*N ɍN linha   (ɎP0 ops     ɏP1 ops    ɐP2 ops    ɑP3 ops    ɒP4 ops    ɓP5 ops    ɔP6 ops    ɕP7 ops    ɖP8 ops    ɗP9 ops	    ɘPA ops
    əPB ops    ɚPC ops    ɛPD ops    ɜPE ops    ɝPF ops    ɞP0@ ɟ*N ɡD/    ps ɣN linha   (ɤP0 ops ops        ɥP1 ops ops       ɦP2 ops ops       ɧP3 ops ops       ɨP4 ops ops       ɩP5 ops ops       ɪP6 ops ops       ɫP7 ops ops       ɬP8 ops ops       ɭP9 ops ops   	    ɮPA ops ops   
    ɯPB ops ops       ɰPC ops ops       ɱPD ops ops       ɲPE ops ops       ɳPF ops ops       ɴP0@ ɵ*N ɷD/    ps ɹ go1 ɻD/    ps ɽ go0 ɿ*Q *; * tb 
V 000056 60 6 1114206540500 ./src/cleo_tb.vhd~tbtb__opt
2V 000032 11 15 1114206540454 tb
E tb VHDL
X tb
V 000033 11 221 1114206540454 tb
#VLB_VERSION 59
#INFO
tb
E 1114206540454
0
#ACCESS
~
cleopatra
cleo all .
.
std
textio all .
.
ieee
std_logic_arith all .
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
#SPECIFICATION 
#END
V 000020 54 53 0 tb
12
1
12
00000032
1
./src/cleo_tb.vhd
0
0 0 0 0 0 0
0
V 000064 60 141 1114206540828 ./src/TestBench/alu_TB.vhd~alu_tb
Ver. 1.01
    & ieee ' work	 cleo	1 ' ieee	 std_logic_unsigned	1 ' ieee	 std_logic_1164	1 2 alu_tb(* alu_tb 
V 000067 60 6 1114206540828 ./src/TestBench/alu_TB.vhd~alu_tb__opt
2V 000056 52 2424          1114206540878 tb_architecture
22______
58
TB_ARCHITECTURE
0
8
std
.
.
1
1
18
alu
1
18
13 ~ ~ 0 0
33
0
1
29
A_bus
16385
29
13 ~ ~ 1 0
35
0
67
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
29
B_bus
16385
29
13 ~ ~ 2 0
36
1
67
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
5
~std_logic_vector{2~downto~0}~13
16897
5
13 ~ ~ 3 0
37
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~13
521
5
13 ~ ~ 4 0
37
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
29
alu_op
16385
29
13 ~ ~ 5 0
37
2
67
0
1
13 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
1
29
C_Bus
16385
29
13 ~ ~ 6 0
38
3
68
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
29
n_inst
16385
29
13 ~ ~ 7 0
39
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
z_inst
16385
29
13 ~ ~ 8 0
40
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
c_inst
16385
29
13 ~ ~ 9 0
41
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
v_inst
16385
29
13 ~ ~ 10 0
42
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
8
1
3
A_bus
1
3
13 ~ ~ 11 0
46
0
1
15 ~ cleo 19 1
3
0
0
1
3
B_bus
1
3
13 ~ ~ 12 1
47
1
1
15 ~ cleo 19 1
3
0
0
1
5
~std_logic_vector{2~downto~0}~132
513
5
13 ~ ~ 13 1
48
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 14 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~131
521
5
13 ~ ~ 14 0
48
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
alu_op
1
3
13 ~ ~ 15 2
48
2
1
13 ~ ~ 13 1
0
15 ieee std_logic_1164 5 3
1
1
145
1
"000"
0
0
0
1
3
C_Bus
1
3
13 ~ ~ 16 3
50
3
1
15 ~ cleo 19 1
3
0
0
1
3
n_inst
1
3
13 ~ ~ 17 4
51
4
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
z_inst
1
3
13 ~ ~ 18 5
52
5
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
c_inst
1
3
13 ~ ~ 19 6
53
6
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
v_inst
1
3
13 ~ ~ 20 7
54
7
1
15 ieee std_logic_1164 4 2
3
0
0
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 21 0
61
0
1
UUT
1
114
1
alu
0
1
18
13 ~ ~ 0 0
0
0
0
0
1
0
0
V 000079 60 873 1114206540875 ./src/TestBench/alu_TB.vhd~TB_ARCHITECTUREalu_tb
Ver. 1.01
    8 TB_ARCHITECTURE. alu_tb(!i alu",# A_busu internal_bus $ B_busu internal_bus % alu_opu std_logic_vector   b     & C_Busv internal_bus ' n_instv	 std_logic ( z_instv	 std_logic ) c_instv	 std_logic * v_instv	 std_logic +*i .p A_bus internal_bus /p B_bus internal_bus 0p alu_op std_logic_vector   b       "000" 2p C_Bus internal_bus 3p n_inst	 std_logic 4p z_inst	 std_logic 5p c_inst	 std_logic 6p v_inst	 std_logic :)= UUT alu>,6? A_bus A_bus@ B_bus B_busA alu_op alu_opB C_Bus C_BusC n_inst n_instD z_inst z_instE c_inst c_instF v_inst v_instG I;J)K alu_op alu_op    LD/
    ns M*; O A_bus
   "00000001" P B_bus
   "00000010" R* TB_ARCHITECTURE 
V 000082 60 6 1114206540875 ./src/TestBench/alu_TB.vhd~TB_ARCHITECTUREalu_tb__opt
2V 000036 11 23 1114206540829 alu_tb
E alu_tb VHDL
X alu_tb
V 000037 11 188 1114206540829 alu_tb
#VLB_VERSION 59
#INFO
alu_tb
E 1114206540829
0
#ACCESS
~
cleopatra
cleo all .
.
std
.
ieee
std_logic_1164 all .
std_logic_unsigned all .
.
#OBJECTS
#SPECIFICATION 
#END
V 000024 54 62 0 alu_tb
12
1
12
00000028
1
./src/TestBench/alu_TB.vhd
0
0 0 0 0 0 0
0
V 000081 60 149 1114206541015 ./src/TestBench/alu_TB.vhd~TESTBENCH_FOR_alualu_tb
Ver. 1.01
    T- TESTBENCH_FOR_alu. alu_tb(U/ TB_ARCHITECTUREV/ UUT aluW'2 work	 alu alu X*/ Y*/ Z* TESTBENCH_FOR_alu 
V 000084 60 6 1114206541015 ./src/TestBench/alu_TB.vhd~TESTBENCH_FOR_alualu_tb__opt
2V 000076 60 118 1114206541125 ./src/TestBench/reg_clear_TB.vhd~reg_clear_tb
Ver. 1.01
    & ieee ' work	 cleo	1 ' ieee	 std_logic_1164	1 2 reg_clear_tb(* reg_clear_tb 
V 000079 60 6 1114206541125 ./src/TestBench/reg_clear_TB.vhd~reg_clear_tb__opt
2V 000056 52 945           1114206541174 tb_architecture
12______
58
TB_ARCHITECTURE
0
5
std
.
.
1
1
18
reg_clear
1
18
13 ~ ~ 0 0
32
0
1
29
clock
16385
29
13 ~ ~ 1 0
34
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
16385
29
13 ~ ~ 2 0
35
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ce
16385
29
13 ~ ~ 3 0
36
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
D
16385
29
13 ~ ~ 4 0
37
3
67
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
29
Q
16385
29
13 ~ ~ 5 0
38
4
68
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
0
0
5
1
3
clock
1
3
13 ~ ~ 6 0
42
0
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
reset
1
3
13 ~ ~ 7 1
43
1
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
ce
1
3
13 ~ ~ 8 2
44
2
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
D
1
3
13 ~ ~ 9 3
45
3
1
15 ~ cleo 19 1
3
0
0
1
3
Q
1
3
13 ~ ~ 10 4
47
4
1
15 ~ cleo 19 1
3
0
0
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 11 0
54
0
1
UUT
1
114
1
reg_clear
0
1
18
13 ~ ~ 0 0
0
0
0
0
1
0
0
V 000091 60 613 1114206541171 ./src/TestBench/reg_clear_TB.vhd~TB_ARCHITECTUREreg_clear_tb
Ver. 1.01
    8 TB_ARCHITECTURE. reg_clear_tb( i	 reg_clear!," clocku	 std_logic # resetu	 std_logic $ ceu	 std_logic % Du internal_bus & Qv internal_bus '*i *p clock	 std_logic +p reset	 std_logic ,p ce	 std_logic -p D internal_bus /p Q internal_bus 3)6 UUT	 reg_clear7,68 clock clock9 reset reset: ce ce; D D< Q Q= ? reset10}    ns @;A)B clock01}
    ns CD/    ns D*; F D   x"03"   x"ff"}#    ns H ce01}    ns0}#    ns J* TB_ARCHITECTURE 
V 000094 60 6 1114206541171 ./src/TestBench/reg_clear_TB.vhd~TB_ARCHITECTUREreg_clear_tb__opt
2V 000042 11 35 1114206541126 reg_clear_tb
E reg_clear_tb VHDL
X reg_clear_tb
V 000043 11 168 1114206541126 reg_clear_tb
#VLB_VERSION 59
#INFO
reg_clear_tb
E 1114206541126
0
#ACCESS
~
cleopatra
cleo all .
.
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
#SPECIFICATION 
#END
V 000030 54 68 0 reg_clear_tb
12
1
12
00000027
1
./src/TestBench/reg_clear_TB.vhd
0
0 0 0 0 0 0
0
V 000099 60 185 1114206541359 ./src/TestBench/reg_clear_TB.vhd~TESTBENCH_FOR_reg_clearreg_clear_tb
Ver. 1.01
    L- TESTBENCH_FOR_reg_clear. reg_clear_tb(M/ TB_ARCHITECTUREN/ UUT	 reg_clearO'2 work		 reg_clear	 reg_clear P*/ Q*/ R* TESTBENCH_FOR_reg_clear 
V 000102 60 6 1114206541359 ./src/TestBench/reg_clear_TB.vhd~TESTBENCH_FOR_reg_clearreg_clear_tb__opt
2V 000072 60 114 1114206541437 ./src/TestBench/control_TB.vhd~control_tb
Ver. 1.01
    & ieee ' work	 cleo	1 ' ieee	 std_logic_1164	1 2
 control_tb(*
 control_tb 
V 000075 60 6 1114206541437 ./src/TestBench/control_TB.vhd~control_tb__opt
2V 000056 52 1734          1114206541503 tb_architecture
22______
58
TB_ARCHITECTURE
0
10
std
.
.
1
1
18
control
1
18
13 ~ ~ 0 0
32
0
1
29
reset
16385
29
13 ~ ~ 1 0
34
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
clock
16385
29
13 ~ ~ 2 0
35
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
hold
16385
29
13 ~ ~ 3 0
36
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
halt
16385
29
13 ~ ~ 4 0
37
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
ir
16385
29
13 ~ ~ 5 0
38
4
67
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
29
n
16385
29
13 ~ ~ 6 0
39
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
z
16385
29
13 ~ ~ 7 0
40
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
c
16385
29
13 ~ ~ 8 0
41
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
v
16385
29
13 ~ ~ 9 0
42
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
uins
16385
29
13 ~ ~ 10 0
43
9
68
0
1
15 ~ cleo 22 3
1
0
0
0
10
1
3
reset
1
3
13 ~ ~ 11 0
47
0
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
clock
1
3
13 ~ ~ 12 1
48
1
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
hold
1
3
13 ~ ~ 13 2
49
2
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
ir
1
3
13 ~ ~ 14 3
50
3
1
15 ~ cleo 19 1
3
0
0
1
3
n
1
3
13 ~ ~ 15 4
51
4
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
z
1
3
13 ~ ~ 16 5
52
5
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
c
1
3
13 ~ ~ 17 6
53
6
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
v
1
3
13 ~ ~ 18 7
54
7
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
halt
1
3
13 ~ ~ 19 8
56
8
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
uins
1
3
13 ~ ~ 20 9
57
9
1
15 ~ cleo 22 3
3
0
0
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 21 0
64
0
1
UUT
1
114
1
control
0
1
18
13 ~ ~ 0 0
0
0
0
0
1
0
0
V 000087 60 932 1114206541500 ./src/TestBench/control_TB.vhd~TB_ARCHITECTUREcontrol_tb
Ver. 1.01
    8 TB_ARCHITECTURE.
 control_tb( i control!," resetu	 std_logic # clocku	 std_logic $ holdu	 std_logic % haltv	 std_logic & iru internal_bus ' nu	 std_logic ( zu	 std_logic ) cu	 std_logic * vu	 std_logic + uinsv microinstrucao ,*i /p reset	 std_logic 0p clock	 std_logic 1p hold	 std_logic 2p ir internal_bus 3p n	 std_logic 4p z	 std_logic 5p c	 std_logic 6p v	 std_logic 8p halt	 std_logic 9p uins microinstrucao =)@ UUT controlA,6B reset resetC clock clockD hold holdE halt haltF ir irG n nH z zI c cJ v vK uins uinsL N reset10}    ns P;Q)R clock10}
    ns SD/    ns T*; V hold0 X ir   x"00"   x"4C"}P    ns Y n0 Z z0 [ c0 \ v0 ^* TB_ARCHITECTURE 
V 000090 60 6 1114206541500 ./src/TestBench/control_TB.vhd~TB_ARCHITECTUREcontrol_tb__opt
2V 000040 11 31 1114206541453 control_tb
E control_tb VHDL
X control_tb
V 000041 11 166 1114206541453 control_tb
#VLB_VERSION 59
#INFO
control_tb
E 1114206541453
0
#ACCESS
~
cleopatra
cleo all .
.
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
#SPECIFICATION 
#END
V 000028 54 66 0 control_tb
12
0
12
00000027
1
./src/TestBench/control_TB.vhd
0
0 0 0 0 0 0
0
V 000093 60 173 1114206541687 ./src/TestBench/control_TB.vhd~TESTBENCH_FOR_controlcontrol_tb
Ver. 1.01
    `- TESTBENCH_FOR_control.
 control_tb(a/ TB_ARCHITECTUREb/ UUT controlc'2 work	 control control d*/ e*/ f* TESTBENCH_FOR_control 
V 000096 60 6 1114206541687 ./src/TestBench/control_TB.vhd~TESTBENCH_FOR_controlcontrol_tb__opt
2V 000074 60 116 1114206541765 ./src/TestBench/datapath_TB.vhd~datapath_tb
Ver. 1.01
    & ieee ' work	 cleo	1 ' ieee	 std_logic_1164	1 2 datapath_tb(* datapath_tb 
V 000077 60 6 1114206541765 ./src/TestBench/datapath_TB.vhd~datapath_tb__opt
2V 000056 52 2018          1114206542235 tb_architecture
26______
58
TB_ARCHITECTURE
0
12
std
.
.
1
1
18
datapath
1
18
13 ~ ~ 0 0
32
0
1
29
clock
16385
29
13 ~ ~ 1 0
34
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
reset
16385
29
13 ~ ~ 2 0
35
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
hold
16385
29
13 ~ ~ 3 0
36
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
address
16385
29
13 ~ ~ 4 0
37
3
68
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
29
ir
16385
29
13 ~ ~ 5 0
38
4
68
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
29
datain
16385
29
13 ~ ~ 6 0
39
5
67
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
29
dataout
16385
29
13 ~ ~ 7 0
40
6
68
0
1
15 ~ cleo 19 1
0
15 ieee std_logic_1164 5 3
0
1
29
uins
16385
29
13 ~ ~ 8 0
41
7
67
0
1
15 ~ cleo 22 3
1
0
1
29
n
16385
29
13 ~ ~ 9 0
42
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
z
16385
29
13 ~ ~ 10 0
43
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
c
16385
29
13 ~ ~ 11 0
44
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
1
29
v
16385
29
13 ~ ~ 12 0
45
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
12
1
3
clock
1
3
13 ~ ~ 13 0
49
0
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
reset
1
3
13 ~ ~ 14 1
50
1
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
hold
1
3
13 ~ ~ 15 2
51
2
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
datain
1
3
13 ~ ~ 16 3
52
3
1
15 ~ cleo 19 1
3
0
0
1
3
uins
1
3
13 ~ ~ 17 4
53
4
1
15 ~ cleo 22 3
3
0
0
1
3
address
1
3
13 ~ ~ 18 5
55
5
1
15 ~ cleo 19 1
3
0
0
1
3
ir
1
3
13 ~ ~ 19 6
56
6
1
15 ~ cleo 19 1
3
0
0
1
3
dataout
1
3
13 ~ ~ 20 7
57
7
1
15 ~ cleo 19 1
3
0
0
1
3
n
1
3
13 ~ ~ 21 8
58
8
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
z
1
3
13 ~ ~ 22 9
59
9
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
c
1
3
13 ~ ~ 23 10
60
10
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
v
1
3
13 ~ ~ 24 11
61
11
1
15 ieee std_logic_1164 4 2
3
0
0
0
1
1
1
39
39
39
~
1
39
13 ~ ~ 25 0
68
0
1
UUT
1
114
1
datapath
0
1
18
13 ~ ~ 0 0
0
0
0
0
1
0
0
V 000090 60 1462 1114206542218 ./src/TestBench/datapath_TB.vhd~TB_ARCHITECTUREdatapath_tb
Ver. 1.01
    8 TB_ARCHITECTURE. datapath_tb( i datapath!," clocku	 std_logic # resetu	 std_logic $ holdu	 std_logic % addressv internal_bus & irv internal_bus ' datainu internal_bus ( dataoutv internal_bus ) uinsu microinstrucao * nv	 std_logic + zv	 std_logic , cv	 std_logic - vv	 std_logic .*i 1p clock	 std_logic 2p reset	 std_logic 3p hold	 std_logic 4p datain internal_bus 5p uins microinstrucao 7p address internal_bus 8p ir internal_bus 9p dataout internal_bus :p n	 std_logic ;p z	 std_logic <p c	 std_logic =p v	 std_logic A)D UUT datapathE,6F clock clockG reset resetH hold holdI address addressJ ir irK datain datainL dataout dataoutM uins uinsN n nO z zP c cQ v vR T reset10}    ns V;W)X clock10}
    ns YD/    ns Z*; \ hold0 ^ uins_   "111"   "000"   "011"0000`   "001"   "110"   "011"0011}    nsa   "100"   "010"   "001"0000}(    nsb   "111"   "000"   "011"0000}<    nsc   "001"   "110"   "011"0011}P    nsd   "100"   "100"   "001"1000}d    ns f datain   x"00"   x"40"}    ns   x"33"}P    ns g* TB_ARCHITECTURE 
V 000092 60 6 1114206542218 ./src/TestBench/datapath_TB.vhd~TB_ARCHITECTUREdatapath_tb__opt
2V 000041 11 33 1114206541766 datapath_tb
E datapath_tb VHDL
X datapath_tb
V 000042 11 167 1114206541766 datapath_tb
#VLB_VERSION 59
#INFO
datapath_tb
E 1114206541766
0
#ACCESS
~
cleopatra
cleo all .
.
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
#SPECIFICATION 
#END
V 000029 54 67 0 datapath_tb
12
1
12
00000027
1
./src/TestBench/datapath_TB.vhd
0
0 0 0 0 0 0
0
V 000096 60 179 1114206542437 ./src/TestBench/datapath_TB.vhd~TESTBENCH_FOR_datapathdatapath_tb
Ver. 1.01
    i- TESTBENCH_FOR_datapath. datapath_tb(j/ TB_ARCHITECTUREk/ UUT datapathl'2 work	 datapath datapath m*/ n*/ o* TESTBENCH_FOR_datapath 
V 000099 60 6 1114206542437 ./src/TestBench/datapath_TB.vhd~TESTBENCH_FOR_datapathdatapath_tb__opt
2