Classic Timing Analyzer report for ProcessadorSR
Fri Jun 17 13:52:15 2022
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                     ;
+------------------------------+-------+---------------+----------------------------------+-----------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                                                                    ; To                                                                                                               ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+-----------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 1.113 ns                         ; portb[3]                                                                                ; Port_io:inst8|latch[3]                                                                                           ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 31.090 ns                        ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[4] ; alu_z                                                                                                            ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 1.891 ns                         ; porta[2]                                                                                ; Port_io:inst14|latch[2]                                                                                          ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; 29.95 MHz ( period = 33.384 ns ) ; Port_io:inst8|latch[4]                                                                  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a8~porta_address_reg5 ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                                                         ;                                                                                                                  ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+-----------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                    ; To                                                                                                                ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 29.95 MHz ( period = 33.384 ns )                    ; Port_io:inst8|latch[4]  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a8~porta_address_reg5  ; clk        ; clk      ; None                        ; None                      ; 10.965 ns               ;
; N/A                                     ; 29.96 MHz ( period = 33.374 ns )                    ; Port_io:inst8|latch[4]  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a8~porta_address_reg7  ; clk        ; clk      ; None                        ; None                      ; 10.960 ns               ;
; N/A                                     ; 29.98 MHz ( period = 33.360 ns )                    ; Port_io:inst8|latch[4]  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a6~porta_address_reg7  ; clk        ; clk      ; None                        ; None                      ; 10.963 ns               ;
; N/A                                     ; 29.98 MHz ( period = 33.358 ns )                    ; Port_io:inst8|latch[4]  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a6~porta_address_reg5  ; clk        ; clk      ; None                        ; None                      ; 10.962 ns               ;
; N/A                                     ; 30.11 MHz ( period = 33.210 ns )                    ; Port_io:inst8|latch[4]  ; control:inst10|pres_state.fet_dec_ex                                                                              ; clk        ; clk      ; None                        ; None                      ; 11.081 ns               ;
; N/A                                     ; 30.42 MHz ( period = 32.874 ns )                    ; Port_io:inst8|latch[4]  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a7~porta_address_reg7  ; clk        ; clk      ; None                        ; None                      ; 10.720 ns               ;
; N/A                                     ; 30.44 MHz ( period = 32.856 ns )                    ; Port_io:inst8|latch[4]  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a13~porta_address_reg7 ; clk        ; clk      ; None                        ; None                      ; 10.812 ns               ;
; N/A                                     ; 30.46 MHz ( period = 32.826 ns )                    ; Port_io:inst8|latch[4]  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a13~porta_address_reg5 ; clk        ; clk      ; None                        ; None                      ; 10.797 ns               ;
; N/A                                     ; 30.48 MHz ( period = 32.812 ns )                    ; Port_io:inst8|latch[4]  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a4~porta_address_reg7  ; clk        ; clk      ; None                        ; None                      ; 10.696 ns               ;
; N/A                                     ; 30.50 MHz ( period = 32.782 ns )                    ; Port_io:inst8|latch[4]  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a0~porta_address_reg7  ; clk        ; clk      ; None                        ; None                      ; 10.704 ns               ;
; N/A                                     ; 30.51 MHz ( period = 32.780 ns )                    ; Port_io:inst8|latch[4]  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a7~porta_address_reg5  ; clk        ; clk      ; None                        ; None                      ; 10.673 ns               ;
; N/A                                     ; 30.51 MHz ( period = 32.776 ns )                    ; Port_io:inst8|latch[4]  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a3~porta_address_reg7  ; clk        ; clk      ; None                        ; None                      ; 10.685 ns               ;
; N/A                                     ; 30.53 MHz ( period = 32.750 ns )                    ; Port_io:inst8|latch[4]  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a1~porta_address_reg7  ; clk        ; clk      ; None                        ; None                      ; 10.677 ns               ;
; N/A                                     ; 30.54 MHz ( period = 32.740 ns )                    ; Port_io:inst8|latch[4]  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a0~porta_address_reg5  ; clk        ; clk      ; None                        ; None                      ; 10.683 ns               ;
; N/A                                     ; 30.54 MHz ( period = 32.740 ns )                    ; Port_io:inst8|latch[4]  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a2~porta_address_reg7  ; clk        ; clk      ; None                        ; None                      ; 10.680 ns               ;
; N/A                                     ; 30.58 MHz ( period = 32.706 ns )                    ; Port_io:inst14|latch[0] ; control:inst10|pres_state.fet_dec_ex                                                                              ; clk        ; clk      ; None                        ; None                      ; 10.872 ns               ;
; N/A                                     ; 30.58 MHz ( period = 32.706 ns )                    ; Port_io:inst8|latch[4]  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a3~porta_address_reg5  ; clk        ; clk      ; None                        ; None                      ; 10.650 ns               ;
; N/A                                     ; 30.58 MHz ( period = 32.698 ns )                    ; Port_io:inst8|latch[4]  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a11~porta_address_reg7 ; clk        ; clk      ; None                        ; None                      ; 10.998 ns               ;
; N/A                                     ; 30.59 MHz ( period = 32.686 ns )                    ; Port_io:inst8|latch[4]  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a4~porta_address_reg5  ; clk        ; clk      ; None                        ; None                      ; 10.633 ns               ;
; N/A                                     ; 30.60 MHz ( period = 32.680 ns )                    ; Port_io:inst8|latch[4]  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a12~porta_address_reg7 ; clk        ; clk      ; None                        ; None                      ; 11.003 ns               ;
; N/A                                     ; 30.60 MHz ( period = 32.680 ns )                    ; Port_io:inst8|latch[4]  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a2~porta_address_reg5  ; clk        ; clk      ; None                        ; None                      ; 10.650 ns               ;
; N/A                                     ; 30.61 MHz ( period = 32.668 ns )                    ; Port_io:inst8|latch[4]  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a1~porta_address_reg5  ; clk        ; clk      ; None                        ; None                      ; 10.636 ns               ;
; N/A                                     ; 30.64 MHz ( period = 32.632 ns )                    ; Port_io:inst8|latch[4]  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a12~porta_address_reg5 ; clk        ; clk      ; None                        ; None                      ; 10.979 ns               ;
; N/A                                     ; 30.66 MHz ( period = 32.620 ns )                    ; Port_io:inst8|latch[4]  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a11~porta_address_reg5 ; clk        ; clk      ; None                        ; None                      ; 10.959 ns               ;
; N/A                                     ; 30.72 MHz ( period = 32.552 ns )                    ; Port_io:inst8|latch[4]  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a9~porta_address_reg5  ; clk        ; clk      ; None                        ; None                      ; 10.950 ns               ;
; N/A                                     ; 30.74 MHz ( period = 32.532 ns )                    ; Port_io:inst14|latch[0] ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a8~porta_address_reg7  ; clk        ; clk      ; None                        ; None                      ; 10.582 ns               ;
; N/A                                     ; 30.75 MHz ( period = 32.518 ns )                    ; Port_io:inst14|latch[0] ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a6~porta_address_reg7  ; clk        ; clk      ; None                        ; None                      ; 10.585 ns               ;
; N/A                                     ; 30.90 MHz ( period = 32.366 ns )                    ; Port_io:inst8|latch[7]  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a8~porta_address_reg7  ; clk        ; clk      ; None                        ; None                      ; 10.419 ns               ;
; N/A                                     ; 30.91 MHz ( period = 32.352 ns )                    ; Port_io:inst8|latch[7]  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a6~porta_address_reg7  ; clk        ; clk      ; None                        ; None                      ; 10.422 ns               ;
; N/A                                     ; 30.94 MHz ( period = 32.320 ns )                    ; Port_io:inst8|latch[4]  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a10~porta_address_reg7 ; clk        ; clk      ; None                        ; None                      ; 10.714 ns               ;
; N/A                                     ; 30.95 MHz ( period = 32.312 ns )                    ; Port_io:inst14|latch[4] ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a8~porta_address_reg5  ; clk        ; clk      ; None                        ; None                      ; 10.446 ns               ;
; N/A                                     ; 30.96 MHz ( period = 32.302 ns )                    ; Port_io:inst14|latch[4] ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a8~porta_address_reg7  ; clk        ; clk      ; None                        ; None                      ; 10.441 ns               ;
; N/A                                     ; 30.97 MHz ( period = 32.288 ns )                    ; Port_io:inst14|latch[4] ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a6~porta_address_reg7  ; clk        ; clk      ; None                        ; None                      ; 10.444 ns               ;
; N/A                                     ; 30.97 MHz ( period = 32.286 ns )                    ; Port_io:inst14|latch[4] ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a6~porta_address_reg5  ; clk        ; clk      ; None                        ; None                      ; 10.443 ns               ;
; N/A                                     ; 31.03 MHz ( period = 32.222 ns )                    ; Port_io:inst8|latch[4]  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a10~porta_address_reg5 ; clk        ; clk      ; None                        ; None                      ; 10.665 ns               ;
; N/A                                     ; 31.04 MHz ( period = 32.212 ns )                    ; Port_io:inst14|latch[0] ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a8~porta_address_reg5  ; clk        ; clk      ; None                        ; None                      ; 10.422 ns               ;
; N/A                                     ; 31.07 MHz ( period = 32.186 ns )                    ; Port_io:inst14|latch[0] ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a6~porta_address_reg5  ; clk        ; clk      ; None                        ; None                      ; 10.419 ns               ;
; N/A                                     ; 31.10 MHz ( period = 32.156 ns )                    ; Port_io:inst14|latch[7] ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a8~porta_address_reg7  ; clk        ; clk      ; None                        ; None                      ; 10.369 ns               ;
; N/A                                     ; 31.11 MHz ( period = 32.144 ns )                    ; Port_io:inst8|latch[4]  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a5~porta_address_reg7  ; clk        ; clk      ; None                        ; None                      ; 10.378 ns               ;
; N/A                                     ; 31.11 MHz ( period = 32.142 ns )                    ; Port_io:inst14|latch[7] ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a6~porta_address_reg7  ; clk        ; clk      ; None                        ; None                      ; 10.372 ns               ;
; N/A                                     ; 31.12 MHz ( period = 32.138 ns )                    ; Port_io:inst14|latch[4] ; control:inst10|pres_state.fet_dec_ex                                                                              ; clk        ; clk      ; None                        ; None                      ; 10.562 ns               ;
; N/A                                     ; 31.16 MHz ( period = 32.090 ns )                    ; Port_io:inst8|latch[4]  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a5~porta_address_reg5  ; clk        ; clk      ; None                        ; None                      ; 10.351 ns               ;
; N/A                                     ; 31.20 MHz ( period = 32.048 ns )                    ; Port_io:inst8|latch[0]  ; control:inst10|pres_state.fet_dec_ex                                                                              ; clk        ; clk      ; None                        ; None                      ; 10.481 ns               ;
; N/A                                     ; 31.22 MHz ( period = 32.032 ns )                    ; Port_io:inst14|latch[0] ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a7~porta_address_reg7  ; clk        ; clk      ; None                        ; None                      ; 10.342 ns               ;
; N/A                                     ; 31.24 MHz ( period = 32.014 ns )                    ; Port_io:inst14|latch[0] ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a13~porta_address_reg7 ; clk        ; clk      ; None                        ; None                      ; 10.434 ns               ;
; N/A                                     ; 31.24 MHz ( period = 32.014 ns )                    ; Port_io:inst8|latch[4]  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a9~porta_address_reg7  ; clk        ; clk      ; None                        ; None                      ; 10.681 ns               ;
; N/A                                     ; 31.28 MHz ( period = 31.970 ns )                    ; Port_io:inst14|latch[0] ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a4~porta_address_reg7  ; clk        ; clk      ; None                        ; None                      ; 10.318 ns               ;
; N/A                                     ; 31.31 MHz ( period = 31.940 ns )                    ; Port_io:inst14|latch[0] ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a0~porta_address_reg7  ; clk        ; clk      ; None                        ; None                      ; 10.326 ns               ;
; N/A                                     ; 31.31 MHz ( period = 31.934 ns )                    ; Port_io:inst14|latch[0] ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a3~porta_address_reg7  ; clk        ; clk      ; None                        ; None                      ; 10.307 ns               ;
; N/A                                     ; 31.34 MHz ( period = 31.908 ns )                    ; Port_io:inst14|latch[0] ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a1~porta_address_reg7  ; clk        ; clk      ; None                        ; None                      ; 10.299 ns               ;
; N/A                                     ; 31.35 MHz ( period = 31.898 ns )                    ; Port_io:inst14|latch[0] ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a2~porta_address_reg7  ; clk        ; clk      ; None                        ; None                      ; 10.302 ns               ;
; N/A                                     ; 31.36 MHz ( period = 31.890 ns )                    ; Port_io:inst8|latch[7]  ; control:inst10|pres_state.fet_dec_ex                                                                              ; clk        ; clk      ; None                        ; None                      ; 10.384 ns               ;
; N/A                                     ; 31.36 MHz ( period = 31.886 ns )                    ; Port_io:inst14|latch[3] ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a8~porta_address_reg7  ; clk        ; clk      ; None                        ; None                      ; 10.183 ns               ;
; N/A                                     ; 31.37 MHz ( period = 31.874 ns )                    ; Port_io:inst8|latch[0]  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a8~porta_address_reg7  ; clk        ; clk      ; None                        ; None                      ; 10.191 ns               ;
; N/A                                     ; 31.38 MHz ( period = 31.872 ns )                    ; Port_io:inst14|latch[3] ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a6~porta_address_reg7  ; clk        ; clk      ; None                        ; None                      ; 10.186 ns               ;
; N/A                                     ; 31.38 MHz ( period = 31.866 ns )                    ; Port_io:inst8|latch[7]  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a7~porta_address_reg7  ; clk        ; clk      ; None                        ; None                      ; 10.179 ns               ;
; N/A                                     ; 31.39 MHz ( period = 31.860 ns )                    ; Port_io:inst8|latch[0]  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a6~porta_address_reg7  ; clk        ; clk      ; None                        ; None                      ; 10.194 ns               ;
; N/A                                     ; 31.39 MHz ( period = 31.856 ns )                    ; Port_io:inst14|latch[0] ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a11~porta_address_reg7 ; clk        ; clk      ; None                        ; None                      ; 10.620 ns               ;
; N/A                                     ; 31.40 MHz ( period = 31.848 ns )                    ; Port_io:inst8|latch[7]  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a13~porta_address_reg7 ; clk        ; clk      ; None                        ; None                      ; 10.271 ns               ;
; N/A                                     ; 31.41 MHz ( period = 31.838 ns )                    ; Port_io:inst14|latch[0] ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a12~porta_address_reg7 ; clk        ; clk      ; None                        ; None                      ; 10.625 ns               ;
; N/A                                     ; 31.42 MHz ( period = 31.828 ns )                    ; Port_io:inst14|latch[3] ; control:inst10|pres_state.fet_dec_ex                                                                              ; clk        ; clk      ; None                        ; None                      ; 10.357 ns               ;
; N/A                                     ; 31.44 MHz ( period = 31.804 ns )                    ; Port_io:inst8|latch[7]  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a4~porta_address_reg7  ; clk        ; clk      ; None                        ; None                      ; 10.155 ns               ;
; N/A                                     ; 31.44 MHz ( period = 31.802 ns )                    ; Port_io:inst14|latch[4] ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a7~porta_address_reg7  ; clk        ; clk      ; None                        ; None                      ; 10.201 ns               ;
; N/A                                     ; 31.46 MHz ( period = 31.784 ns )                    ; Port_io:inst14|latch[4] ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a13~porta_address_reg7 ; clk        ; clk      ; None                        ; None                      ; 10.293 ns               ;
; N/A                                     ; 31.47 MHz ( period = 31.774 ns )                    ; Port_io:inst8|latch[7]  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a0~porta_address_reg7  ; clk        ; clk      ; None                        ; None                      ; 10.163 ns               ;
; N/A                                     ; 31.48 MHz ( period = 31.768 ns )                    ; Port_io:inst8|latch[7]  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a3~porta_address_reg7  ; clk        ; clk      ; None                        ; None                      ; 10.144 ns               ;
; N/A                                     ; 31.49 MHz ( period = 31.754 ns )                    ; Port_io:inst14|latch[4] ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a13~porta_address_reg5 ; clk        ; clk      ; None                        ; None                      ; 10.278 ns               ;
; N/A                                     ; 31.50 MHz ( period = 31.742 ns )                    ; Port_io:inst8|latch[7]  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a1~porta_address_reg7  ; clk        ; clk      ; None                        ; None                      ; 10.136 ns               ;
; N/A                                     ; 31.51 MHz ( period = 31.740 ns )                    ; Port_io:inst14|latch[4] ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a4~porta_address_reg7  ; clk        ; clk      ; None                        ; None                      ; 10.177 ns               ;
; N/A                                     ; 31.51 MHz ( period = 31.732 ns )                    ; Port_io:inst8|latch[7]  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a2~porta_address_reg7  ; clk        ; clk      ; None                        ; None                      ; 10.139 ns               ;
; N/A                                     ; 31.54 MHz ( period = 31.710 ns )                    ; Port_io:inst14|latch[4] ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a0~porta_address_reg7  ; clk        ; clk      ; None                        ; None                      ; 10.185 ns               ;
; N/A                                     ; 31.54 MHz ( period = 31.708 ns )                    ; Port_io:inst14|latch[4] ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a7~porta_address_reg5  ; clk        ; clk      ; None                        ; None                      ; 10.154 ns               ;
; N/A                                     ; 31.54 MHz ( period = 31.704 ns )                    ; Port_io:inst14|latch[4] ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a3~porta_address_reg7  ; clk        ; clk      ; None                        ; None                      ; 10.166 ns               ;
; N/A                                     ; 31.56 MHz ( period = 31.690 ns )                    ; Port_io:inst8|latch[7]  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a11~porta_address_reg7 ; clk        ; clk      ; None                        ; None                      ; 10.457 ns               ;
; N/A                                     ; 31.57 MHz ( period = 31.680 ns )                    ; Port_io:inst14|latch[7] ; control:inst10|pres_state.fet_dec_ex                                                                              ; clk        ; clk      ; None                        ; None                      ; 10.334 ns               ;
; N/A                                     ; 31.57 MHz ( period = 31.678 ns )                    ; Port_io:inst14|latch[4] ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a1~porta_address_reg7  ; clk        ; clk      ; None                        ; None                      ; 10.158 ns               ;
; N/A                                     ; 31.57 MHz ( period = 31.672 ns )                    ; Port_io:inst8|latch[7]  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a12~porta_address_reg7 ; clk        ; clk      ; None                        ; None                      ; 10.462 ns               ;
; N/A                                     ; 31.58 MHz ( period = 31.668 ns )                    ; Port_io:inst14|latch[4] ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a0~porta_address_reg5  ; clk        ; clk      ; None                        ; None                      ; 10.164 ns               ;
; N/A                                     ; 31.58 MHz ( period = 31.668 ns )                    ; Port_io:inst14|latch[4] ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a2~porta_address_reg7  ; clk        ; clk      ; None                        ; None                      ; 10.161 ns               ;
; N/A                                     ; 31.59 MHz ( period = 31.656 ns )                    ; Port_io:inst14|latch[7] ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a7~porta_address_reg7  ; clk        ; clk      ; None                        ; None                      ; 10.129 ns               ;
; N/A                                     ; 31.59 MHz ( period = 31.654 ns )                    ; Port_io:inst14|latch[0] ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a13~porta_address_reg5 ; clk        ; clk      ; None                        ; None                      ; 10.254 ns               ;
; N/A                                     ; 31.60 MHz ( period = 31.650 ns )                    ; Port_io:inst8|latch[2]  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a8~porta_address_reg5  ; clk        ; clk      ; None                        ; None                      ; 10.060 ns               ;
; N/A                                     ; 31.61 MHz ( period = 31.640 ns )                    ; Port_io:inst8|latch[2]  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a8~porta_address_reg7  ; clk        ; clk      ; None                        ; None                      ; 10.055 ns               ;
; N/A                                     ; 31.61 MHz ( period = 31.638 ns )                    ; Port_io:inst14|latch[7] ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a13~porta_address_reg7 ; clk        ; clk      ; None                        ; None                      ; 10.221 ns               ;
; N/A                                     ; 31.61 MHz ( period = 31.634 ns )                    ; Port_io:inst14|latch[4] ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a3~porta_address_reg5  ; clk        ; clk      ; None                        ; None                      ; 10.131 ns               ;
; N/A                                     ; 31.62 MHz ( period = 31.626 ns )                    ; Port_io:inst14|latch[4] ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a11~porta_address_reg7 ; clk        ; clk      ; None                        ; None                      ; 10.479 ns               ;
; N/A                                     ; 31.62 MHz ( period = 31.626 ns )                    ; Port_io:inst8|latch[2]  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a6~porta_address_reg7  ; clk        ; clk      ; None                        ; None                      ; 10.058 ns               ;
; N/A                                     ; 31.62 MHz ( period = 31.624 ns )                    ; Port_io:inst8|latch[2]  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a6~porta_address_reg5  ; clk        ; clk      ; None                        ; None                      ; 10.057 ns               ;
; N/A                                     ; 31.63 MHz ( period = 31.614 ns )                    ; Port_io:inst14|latch[4] ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a4~porta_address_reg5  ; clk        ; clk      ; None                        ; None                      ; 10.114 ns               ;
; N/A                                     ; 31.64 MHz ( period = 31.608 ns )                    ; Port_io:inst14|latch[4] ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a12~porta_address_reg7 ; clk        ; clk      ; None                        ; None                      ; 10.484 ns               ;
; N/A                                     ; 31.64 MHz ( period = 31.608 ns )                    ; Port_io:inst14|latch[4] ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a2~porta_address_reg5  ; clk        ; clk      ; None                        ; None                      ; 10.131 ns               ;
; N/A                                     ; 31.64 MHz ( period = 31.608 ns )                    ; Port_io:inst14|latch[0] ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a7~porta_address_reg5  ; clk        ; clk      ; None                        ; None                      ; 10.130 ns               ;
; N/A                                     ; 31.65 MHz ( period = 31.596 ns )                    ; Port_io:inst14|latch[4] ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a1~porta_address_reg5  ; clk        ; clk      ; None                        ; None                      ; 10.117 ns               ;
; N/A                                     ; 31.65 MHz ( period = 31.594 ns )                    ; Port_io:inst14|latch[7] ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a4~porta_address_reg7  ; clk        ; clk      ; None                        ; None                      ; 10.105 ns               ;
; N/A                                     ; 31.66 MHz ( period = 31.584 ns )                    ; Port_io:inst8|latch[4]  ; control:inst10|pres_state.fetch_only                                                                              ; clk        ; clk      ; None                        ; None                      ; 10.091 ns               ;
; N/A                                     ; 31.68 MHz ( period = 31.568 ns )                    ; Port_io:inst14|latch[0] ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a0~porta_address_reg5  ; clk        ; clk      ; None                        ; None                      ; 10.140 ns               ;
; N/A                                     ; 31.68 MHz ( period = 31.564 ns )                    ; Port_io:inst14|latch[7] ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a0~porta_address_reg7  ; clk        ; clk      ; None                        ; None                      ; 10.113 ns               ;
; N/A                                     ; 31.69 MHz ( period = 31.560 ns )                    ; Port_io:inst14|latch[4] ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a12~porta_address_reg5 ; clk        ; clk      ; None                        ; None                      ; 10.460 ns               ;
; N/A                                     ; 31.69 MHz ( period = 31.558 ns )                    ; Port_io:inst14|latch[7] ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a3~porta_address_reg7  ; clk        ; clk      ; None                        ; None                      ; 10.094 ns               ;
; N/A                                     ; 31.69 MHz ( period = 31.554 ns )                    ; Port_io:inst8|latch[0]  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a8~porta_address_reg5  ; clk        ; clk      ; None                        ; None                      ; 10.031 ns               ;
; N/A                                     ; 31.70 MHz ( period = 31.548 ns )                    ; Port_io:inst14|latch[4] ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a11~porta_address_reg5 ; clk        ; clk      ; None                        ; None                      ; 10.440 ns               ;
; N/A                                     ; 31.71 MHz ( period = 31.534 ns )                    ; Port_io:inst14|latch[0] ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a3~porta_address_reg5  ; clk        ; clk      ; None                        ; None                      ; 10.107 ns               ;
; N/A                                     ; 31.71 MHz ( period = 31.532 ns )                    ; Port_io:inst14|latch[7] ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a1~porta_address_reg7  ; clk        ; clk      ; None                        ; None                      ; 10.086 ns               ;
; N/A                                     ; 31.72 MHz ( period = 31.528 ns )                    ; Port_io:inst8|latch[0]  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a6~porta_address_reg5  ; clk        ; clk      ; None                        ; None                      ; 10.028 ns               ;
; N/A                                     ; 31.72 MHz ( period = 31.526 ns )                    ; Port_io:inst8|latch[5]  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a8~porta_address_reg7  ; clk        ; clk      ; None                        ; None                      ; 9.998 ns                ;
; N/A                                     ; 31.72 MHz ( period = 31.522 ns )                    ; Port_io:inst14|latch[7] ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a2~porta_address_reg7  ; clk        ; clk      ; None                        ; None                      ; 10.089 ns               ;
; N/A                                     ; 31.73 MHz ( period = 31.514 ns )                    ; Port_io:inst8|latch[2]  ; control:inst10|pres_state.fet_dec_ex                                                                              ; clk        ; clk      ; None                        ; None                      ; 10.195 ns               ;
; N/A                                     ; 31.73 MHz ( period = 31.514 ns )                    ; Port_io:inst14|latch[0] ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a4~porta_address_reg5  ; clk        ; clk      ; None                        ; None                      ; 10.090 ns               ;
; N/A                                     ; 31.73 MHz ( period = 31.512 ns )                    ; Port_io:inst8|latch[5]  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a6~porta_address_reg7  ; clk        ; clk      ; None                        ; None                      ; 10.001 ns               ;
; N/A                                     ; 31.73 MHz ( period = 31.512 ns )                    ; Port_io:inst14|latch[1] ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a8~porta_address_reg5  ; clk        ; clk      ; None                        ; None                      ; 10.023 ns               ;
; N/A                                     ; 31.74 MHz ( period = 31.508 ns )                    ; Port_io:inst14|latch[0] ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a2~porta_address_reg5  ; clk        ; clk      ; None                        ; None                      ; 10.107 ns               ;
; N/A                                     ; 31.74 MHz ( period = 31.502 ns )                    ; Port_io:inst14|latch[1] ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a8~porta_address_reg7  ; clk        ; clk      ; None                        ; None                      ; 10.018 ns               ;
; N/A                                     ; 31.75 MHz ( period = 31.496 ns )                    ; Port_io:inst14|latch[0] ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a1~porta_address_reg5  ; clk        ; clk      ; None                        ; None                      ; 10.093 ns               ;
; N/A                                     ; 31.76 MHz ( period = 31.488 ns )                    ; Port_io:inst14|latch[1] ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a6~porta_address_reg7  ; clk        ; clk      ; None                        ; None                      ; 10.021 ns               ;
; N/A                                     ; 31.76 MHz ( period = 31.486 ns )                    ; Port_io:inst14|latch[1] ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a6~porta_address_reg5  ; clk        ; clk      ; None                        ; None                      ; 10.020 ns               ;
; N/A                                     ; 31.77 MHz ( period = 31.480 ns )                    ; Port_io:inst14|latch[7] ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a11~porta_address_reg7 ; clk        ; clk      ; None                        ; None                      ; 10.407 ns               ;
; N/A                                     ; 31.77 MHz ( period = 31.480 ns )                    ; Port_io:inst14|latch[4] ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a9~porta_address_reg5  ; clk        ; clk      ; None                        ; None                      ; 10.431 ns               ;
; N/A                                     ; 31.77 MHz ( period = 31.478 ns )                    ; Port_io:inst14|latch[0] ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a10~porta_address_reg7 ; clk        ; clk      ; None                        ; None                      ; 10.336 ns               ;
; N/A                                     ; 31.78 MHz ( period = 31.462 ns )                    ; Port_io:inst14|latch[7] ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a12~porta_address_reg7 ; clk        ; clk      ; None                        ; None                      ; 10.412 ns               ;
; N/A                                     ; 31.79 MHz ( period = 31.460 ns )                    ; Port_io:inst14|latch[0] ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a12~porta_address_reg5 ; clk        ; clk      ; None                        ; None                      ; 10.436 ns               ;
; N/A                                     ; 31.80 MHz ( period = 31.448 ns )                    ; Port_io:inst14|latch[0] ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a11~porta_address_reg5 ; clk        ; clk      ; None                        ; None                      ; 10.416 ns               ;
; N/A                                     ; 31.82 MHz ( period = 31.428 ns )                    ; Port_io:inst8|latch[4]  ; Status_reg:inst2|registrador[2]                                                                                   ; clk        ; clk      ; None                        ; None                      ; 10.043 ns               ;
; N/A                                     ; 31.85 MHz ( period = 31.396 ns )                    ; Port_io:inst14|latch[3] ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a8~porta_address_reg5  ; clk        ; clk      ; None                        ; None                      ; 9.938 ns                ;
; N/A                                     ; 31.86 MHz ( period = 31.386 ns )                    ; Port_io:inst14|latch[3] ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a7~porta_address_reg7  ; clk        ; clk      ; None                        ; None                      ; 9.943 ns                ;
; N/A                                     ; 31.87 MHz ( period = 31.380 ns )                    ; Port_io:inst14|latch[0] ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a9~porta_address_reg5  ; clk        ; clk      ; None                        ; None                      ; 10.407 ns               ;
; N/A                                     ; 31.87 MHz ( period = 31.376 ns )                    ; Port_io:inst14|latch[1] ; control:inst10|pres_state.fet_dec_ex                                                                              ; clk        ; clk      ; None                        ; None                      ; 10.158 ns               ;
; N/A                                     ; 31.87 MHz ( period = 31.374 ns )                    ; Port_io:inst8|latch[0]  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a7~porta_address_reg7  ; clk        ; clk      ; None                        ; None                      ; 9.951 ns                ;
; N/A                                     ; 31.87 MHz ( period = 31.374 ns )                    ; Port_io:inst8|latch[4]  ; ram_mem:inst5|mem_2[315][5]                                                                                       ; clk        ; clk      ; None                        ; None                      ; 9.993 ns                ;
; N/A                                     ; 31.88 MHz ( period = 31.370 ns )                    ; Port_io:inst14|latch[3] ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a6~porta_address_reg5  ; clk        ; clk      ; None                        ; None                      ; 9.935 ns                ;
; N/A                                     ; 31.88 MHz ( period = 31.368 ns )                    ; Port_io:inst14|latch[3] ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a13~porta_address_reg7 ; clk        ; clk      ; None                        ; None                      ; 10.035 ns               ;
; N/A                                     ; 31.89 MHz ( period = 31.362 ns )                    ; Port_io:inst8|latch[5]  ; control:inst10|pres_state.fet_dec_ex                                                                              ; clk        ; clk      ; None                        ; None                      ; 10.119 ns               ;
; N/A                                     ; 31.89 MHz ( period = 31.356 ns )                    ; Port_io:inst8|latch[0]  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a13~porta_address_reg7 ; clk        ; clk      ; None                        ; None                      ; 10.043 ns               ;
; N/A                                     ; 31.92 MHz ( period = 31.324 ns )                    ; Port_io:inst14|latch[3] ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a4~porta_address_reg7  ; clk        ; clk      ; None                        ; None                      ; 9.919 ns                ;
; N/A                                     ; 31.94 MHz ( period = 31.312 ns )                    ; Port_io:inst8|latch[7]  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a10~porta_address_reg7 ; clk        ; clk      ; None                        ; None                      ; 10.173 ns               ;
; N/A                                     ; 31.94 MHz ( period = 31.312 ns )                    ; Port_io:inst8|latch[0]  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a4~porta_address_reg7  ; clk        ; clk      ; None                        ; None                      ; 9.927 ns                ;
; N/A                                     ; 31.95 MHz ( period = 31.302 ns )                    ; Port_io:inst14|latch[0] ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a5~porta_address_reg7  ; clk        ; clk      ; None                        ; None                      ; 10.000 ns               ;
; N/A                                     ; 31.96 MHz ( period = 31.294 ns )                    ; Port_io:inst14|latch[3] ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a0~porta_address_reg7  ; clk        ; clk      ; None                        ; None                      ; 9.927 ns                ;
; N/A                                     ; 31.96 MHz ( period = 31.288 ns )                    ; Port_io:inst14|latch[3] ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a3~porta_address_reg7  ; clk        ; clk      ; None                        ; None                      ; 9.908 ns                ;
; N/A                                     ; 31.97 MHz ( period = 31.282 ns )                    ; Port_io:inst8|latch[0]  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a0~porta_address_reg7  ; clk        ; clk      ; None                        ; None                      ; 9.935 ns                ;
; N/A                                     ; 31.97 MHz ( period = 31.276 ns )                    ; Port_io:inst8|latch[0]  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a3~porta_address_reg7  ; clk        ; clk      ; None                        ; None                      ; 9.916 ns                ;
; N/A                                     ; 31.99 MHz ( period = 31.262 ns )                    ; Port_io:inst14|latch[3] ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a1~porta_address_reg7  ; clk        ; clk      ; None                        ; None                      ; 9.900 ns                ;
; N/A                                     ; 31.99 MHz ( period = 31.260 ns )                    ; Port_io:inst14|latch[2] ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a8~porta_address_reg5  ; clk        ; clk      ; None                        ; None                      ; 9.873 ns                ;
; N/A                                     ; 32.00 MHz ( period = 31.252 ns )                    ; Port_io:inst14|latch[3] ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a2~porta_address_reg7  ; clk        ; clk      ; None                        ; None                      ; 9.903 ns                ;
; N/A                                     ; 32.00 MHz ( period = 31.250 ns )                    ; Port_io:inst8|latch[0]  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a1~porta_address_reg7  ; clk        ; clk      ; None                        ; None                      ; 9.908 ns                ;
; N/A                                     ; 32.00 MHz ( period = 31.250 ns )                    ; Port_io:inst14|latch[2] ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a8~porta_address_reg7  ; clk        ; clk      ; None                        ; None                      ; 9.868 ns                ;
; N/A                                     ; 32.00 MHz ( period = 31.248 ns )                    ; Port_io:inst14|latch[4] ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a10~porta_address_reg7 ; clk        ; clk      ; None                        ; None                      ; 10.195 ns               ;
; N/A                                     ; 32.01 MHz ( period = 31.240 ns )                    ; Port_io:inst8|latch[0]  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a2~porta_address_reg7  ; clk        ; clk      ; None                        ; None                      ; 9.911 ns                ;
; N/A                                     ; 32.01 MHz ( period = 31.240 ns )                    ; Port_io:inst8|latch[4]  ; ram_mem:inst5|mem_2[307][7]                                                                                       ; clk        ; clk      ; None                        ; None                      ; 9.926 ns                ;
; N/A                                     ; 32.01 MHz ( period = 31.236 ns )                    ; Port_io:inst14|latch[2] ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a6~porta_address_reg7  ; clk        ; clk      ; None                        ; None                      ; 9.871 ns                ;
; N/A                                     ; 32.02 MHz ( period = 31.234 ns )                    ; Port_io:inst14|latch[2] ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a6~porta_address_reg5  ; clk        ; clk      ; None                        ; None                      ; 9.870 ns                ;
; N/A                                     ; 32.02 MHz ( period = 31.234 ns )                    ; Port_io:inst8|latch[4]  ; ram_mem:inst5|mem_2[315][7]                                                                                       ; clk        ; clk      ; None                        ; None                      ; 9.923 ns                ;
; N/A                                     ; 32.04 MHz ( period = 31.210 ns )                    ; Port_io:inst14|latch[3] ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a11~porta_address_reg7 ; clk        ; clk      ; None                        ; None                      ; 10.221 ns               ;
; N/A                                     ; 32.05 MHz ( period = 31.202 ns )                    ; Port_io:inst8|latch[4]  ; ram_mem:inst5|mem_2[340][5]                                                                                       ; clk        ; clk      ; None                        ; None                      ; 9.879 ns                ;
; N/A                                     ; 32.05 MHz ( period = 31.200 ns )                    ; Port_io:inst8|latch[4]  ; ram_mem:inst5|mem_2[324][5]                                                                                       ; clk        ; clk      ; None                        ; None                      ; 9.878 ns                ;
; N/A                                     ; 32.05 MHz ( period = 31.198 ns )                    ; Port_io:inst8|latch[0]  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a11~porta_address_reg7 ; clk        ; clk      ; None                        ; None                      ; 10.229 ns               ;
; N/A                                     ; 32.06 MHz ( period = 31.192 ns )                    ; Port_io:inst14|latch[3] ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a12~porta_address_reg7 ; clk        ; clk      ; None                        ; None                      ; 10.226 ns               ;
; N/A                                     ; 32.07 MHz ( period = 31.180 ns )                    ; Port_io:inst8|latch[0]  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a12~porta_address_reg7 ; clk        ; clk      ; None                        ; None                      ; 10.234 ns               ;
; N/A                                     ; 32.08 MHz ( period = 31.172 ns )                    ; Port_io:inst14|latch[0] ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a9~porta_address_reg7  ; clk        ; clk      ; None                        ; None                      ; 10.303 ns               ;
; N/A                                     ; 32.10 MHz ( period = 31.150 ns )                    ; Port_io:inst14|latch[4] ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a10~porta_address_reg5 ; clk        ; clk      ; None                        ; None                      ; 10.146 ns               ;
; N/A                                     ; 32.11 MHz ( period = 31.140 ns )                    ; Port_io:inst8|latch[2]  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a7~porta_address_reg7  ; clk        ; clk      ; None                        ; None                      ; 9.815 ns                ;
; N/A                                     ; 32.12 MHz ( period = 31.136 ns )                    ; Port_io:inst8|latch[7]  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a5~porta_address_reg7  ; clk        ; clk      ; None                        ; None                      ; 9.837 ns                ;
; N/A                                     ; 32.13 MHz ( period = 31.128 ns )                    ; Port_io:inst8|latch[4]  ; ram_mem:inst5|mem_2[298][7]                                                                                       ; clk        ; clk      ; None                        ; None                      ; 9.836 ns                ;
; N/A                                     ; 32.13 MHz ( period = 31.124 ns )                    ; Port_io:inst14|latch[2] ; control:inst10|pres_state.fet_dec_ex                                                                              ; clk        ; clk      ; None                        ; None                      ; 10.008 ns               ;
; N/A                                     ; 32.13 MHz ( period = 31.122 ns )                    ; Port_io:inst8|latch[2]  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a13~porta_address_reg7 ; clk        ; clk      ; None                        ; None                      ; 9.907 ns                ;
; N/A                                     ; 32.14 MHz ( period = 31.114 ns )                    ; Port_io:inst8|latch[3]  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a8~porta_address_reg7  ; clk        ; clk      ; None                        ; None                      ; 9.811 ns                ;
; N/A                                     ; 32.15 MHz ( period = 31.102 ns )                    ; Port_io:inst14|latch[7] ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a10~porta_address_reg7 ; clk        ; clk      ; None                        ; None                      ; 10.123 ns               ;
; N/A                                     ; 32.15 MHz ( period = 31.100 ns )                    ; Port_io:inst8|latch[3]  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a6~porta_address_reg7  ; clk        ; clk      ; None                        ; None                      ; 9.814 ns                ;
; N/A                                     ; 32.16 MHz ( period = 31.094 ns )                    ; Port_io:inst8|latch[4]  ; ram_mem:inst5|mem_2[362][5]                                                                                       ; clk        ; clk      ; None                        ; None                      ; 9.819 ns                ;
; N/A                                     ; 32.16 MHz ( period = 31.092 ns )                    ; Port_io:inst8|latch[2]  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a13~porta_address_reg5 ; clk        ; clk      ; None                        ; None                      ; 9.892 ns                ;
; N/A                                     ; 32.18 MHz ( period = 31.080 ns )                    ; Port_io:inst14|latch[0] ; control:inst10|pres_state.fetch_only                                                                              ; clk        ; clk      ; None                        ; None                      ; 9.882 ns                ;
; N/A                                     ; 32.18 MHz ( period = 31.078 ns )                    ; Port_io:inst8|latch[2]  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a4~porta_address_reg7  ; clk        ; clk      ; None                        ; None                      ; 9.791 ns                ;
; N/A                                     ; 32.18 MHz ( period = 31.072 ns )                    ; Port_io:inst14|latch[4] ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a5~porta_address_reg7  ; clk        ; clk      ; None                        ; None                      ; 9.859 ns                ;
; N/A                                     ; 32.20 MHz ( period = 31.056 ns )                    ; Port_io:inst8|latch[3]  ; control:inst10|pres_state.fet_dec_ex                                                                              ; clk        ; clk      ; None                        ; None                      ; 9.985 ns                ;
; N/A                                     ; 32.21 MHz ( period = 31.050 ns )                    ; Port_io:inst14|latch[0] ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a10~porta_address_reg5 ; clk        ; clk      ; None                        ; None                      ; 10.122 ns               ;
; N/A                                     ; 32.21 MHz ( period = 31.048 ns )                    ; Port_io:inst8|latch[2]  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a0~porta_address_reg7  ; clk        ; clk      ; None                        ; None                      ; 9.799 ns                ;
; N/A                                     ; 32.21 MHz ( period = 31.046 ns )                    ; Port_io:inst8|latch[2]  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a7~porta_address_reg5  ; clk        ; clk      ; None                        ; None                      ; 9.768 ns                ;
; N/A                                     ; 32.21 MHz ( period = 31.042 ns )                    ; Port_io:inst8|latch[2]  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a3~porta_address_reg7  ; clk        ; clk      ; None                        ; None                      ; 9.780 ns                ;
; N/A                                     ; 32.23 MHz ( period = 31.026 ns )                    ; Port_io:inst8|latch[5]  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a7~porta_address_reg7  ; clk        ; clk      ; None                        ; None                      ; 9.758 ns                ;
; N/A                                     ; 32.23 MHz ( period = 31.026 ns )                    ; Port_io:inst8|latch[6]  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a8~porta_address_reg7  ; clk        ; clk      ; None                        ; None                      ; 9.810 ns                ;
; N/A                                     ; 32.24 MHz ( period = 31.018 ns )                    ; Port_io:inst14|latch[4] ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a5~porta_address_reg5  ; clk        ; clk      ; None                        ; None                      ; 9.832 ns                ;
; N/A                                     ; 32.24 MHz ( period = 31.016 ns )                    ; Port_io:inst8|latch[2]  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a1~porta_address_reg7  ; clk        ; clk      ; None                        ; None                      ; 9.772 ns                ;
; N/A                                     ; 32.25 MHz ( period = 31.012 ns )                    ; Port_io:inst8|latch[6]  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a6~porta_address_reg7  ; clk        ; clk      ; None                        ; None                      ; 9.813 ns                ;
; N/A                                     ; 32.25 MHz ( period = 31.010 ns )                    ; Port_io:inst8|latch[4]  ; ram_mem:inst5|mem_1[169][7]                                                                                       ; clk        ; clk      ; None                        ; None                      ; 9.817 ns                ;
; N/A                                     ; 32.25 MHz ( period = 31.008 ns )                    ; Port_io:inst8|latch[5]  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a13~porta_address_reg7 ; clk        ; clk      ; None                        ; None                      ; 9.850 ns                ;
; N/A                                     ; 32.25 MHz ( period = 31.006 ns )                    ; Port_io:inst8|latch[2]  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a0~porta_address_reg5  ; clk        ; clk      ; None                        ; None                      ; 9.778 ns                ;
; N/A                                     ; 32.25 MHz ( period = 31.006 ns )                    ; Port_io:inst8|latch[2]  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a2~porta_address_reg7  ; clk        ; clk      ; None                        ; None                      ; 9.775 ns                ;
; N/A                                     ; 32.25 MHz ( period = 31.006 ns )                    ; Port_io:inst8|latch[7]  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a9~porta_address_reg7  ; clk        ; clk      ; None                        ; None                      ; 10.140 ns               ;
; N/A                                     ; 32.26 MHz ( period = 31.002 ns )                    ; Port_io:inst14|latch[1] ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a7~porta_address_reg7  ; clk        ; clk      ; None                        ; None                      ; 9.778 ns                ;
; N/A                                     ; 32.26 MHz ( period = 30.996 ns )                    ; Port_io:inst8|latch[0]  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a13~porta_address_reg5 ; clk        ; clk      ; None                        ; None                      ; 9.863 ns                ;
; N/A                                     ; 32.27 MHz ( period = 30.986 ns )                    ; Port_io:inst8|latch[4]  ; ram_mem:inst5|mem_0[111][7]                                                                                       ; clk        ; clk      ; None                        ; None                      ; 9.806 ns                ;
; N/A                                     ; 32.27 MHz ( period = 30.984 ns )                    ; Port_io:inst14|latch[1] ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a13~porta_address_reg7 ; clk        ; clk      ; None                        ; None                      ; 9.870 ns                ;
; N/A                                     ; 32.29 MHz ( period = 30.972 ns )                    ; Port_io:inst8|latch[2]  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a3~porta_address_reg5  ; clk        ; clk      ; None                        ; None                      ; 9.745 ns                ;
; N/A                                     ; 32.30 MHz ( period = 30.964 ns )                    ; Port_io:inst8|latch[2]  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a11~porta_address_reg7 ; clk        ; clk      ; None                        ; None                      ; 10.093 ns               ;
; N/A                                     ; 32.30 MHz ( period = 30.964 ns )                    ; Port_io:inst8|latch[5]  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a4~porta_address_reg7  ; clk        ; clk      ; None                        ; None                      ; 9.734 ns                ;
; N/A                                     ; 32.31 MHz ( period = 30.954 ns )                    ; Port_io:inst14|latch[1] ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a13~porta_address_reg5 ; clk        ; clk      ; None                        ; None                      ; 9.855 ns                ;
; N/A                                     ; 32.31 MHz ( period = 30.952 ns )                    ; Port_io:inst8|latch[2]  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a4~porta_address_reg5  ; clk        ; clk      ; None                        ; None                      ; 9.728 ns                ;
; N/A                                     ; 32.31 MHz ( period = 30.950 ns )                    ; Port_io:inst8|latch[0]  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a7~porta_address_reg5  ; clk        ; clk      ; None                        ; None                      ; 9.739 ns                ;
; N/A                                     ; 32.31 MHz ( period = 30.946 ns )                    ; Port_io:inst8|latch[2]  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a12~porta_address_reg7 ; clk        ; clk      ; None                        ; None                      ; 10.098 ns               ;
; N/A                                     ; 32.31 MHz ( period = 30.946 ns )                    ; Port_io:inst8|latch[2]  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a2~porta_address_reg5  ; clk        ; clk      ; None                        ; None                      ; 9.745 ns                ;
; N/A                                     ; 32.31 MHz ( period = 30.946 ns )                    ; Port_io:inst14|latch[0] ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a8~porta_address_reg1  ; clk        ; clk      ; None                        ; None                      ; 9.789 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                         ;                                                                                                                   ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------+
; tsu                                                                               ;
+-------+--------------+------------+----------+-------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From     ; To                      ; To Clock ;
+-------+--------------+------------+----------+-------------------------+----------+
; N/A   ; None         ; 1.113 ns   ; portb[3] ; Port_io:inst8|latch[3]  ; clk      ;
; N/A   ; None         ; 1.108 ns   ; porta[1] ; Port_io:inst14|latch[1] ; clk      ;
; N/A   ; None         ; 1.097 ns   ; portb[1] ; Port_io:inst8|latch[1]  ; clk      ;
; N/A   ; None         ; 0.969 ns   ; portb[2] ; Port_io:inst8|latch[2]  ; clk      ;
; N/A   ; None         ; 0.957 ns   ; portb[6] ; Port_io:inst8|latch[6]  ; clk      ;
; N/A   ; None         ; 0.895 ns   ; porta[7] ; Port_io:inst14|latch[7] ; clk      ;
; N/A   ; None         ; 0.875 ns   ; portb[7] ; Port_io:inst8|latch[7]  ; clk      ;
; N/A   ; None         ; 0.845 ns   ; portb[0] ; Port_io:inst8|latch[0]  ; clk      ;
; N/A   ; None         ; 0.828 ns   ; porta[0] ; Port_io:inst14|latch[0] ; clk      ;
; N/A   ; None         ; 0.780 ns   ; portb[5] ; Port_io:inst8|latch[5]  ; clk      ;
; N/A   ; None         ; 0.711 ns   ; porta[5] ; Port_io:inst14|latch[5] ; clk      ;
; N/A   ; None         ; 0.647 ns   ; porta[6] ; Port_io:inst14|latch[6] ; clk      ;
; N/A   ; None         ; 0.536 ns   ; portb[4] ; Port_io:inst8|latch[4]  ; clk      ;
; N/A   ; None         ; 0.489 ns   ; porta[4] ; Port_io:inst14|latch[4] ; clk      ;
; N/A   ; None         ; 0.486 ns   ; porta[3] ; Port_io:inst14|latch[3] ; clk      ;
; N/A   ; None         ; 0.452 ns   ; porta[2] ; Port_io:inst14|latch[2] ; clk      ;
+-------+--------------+------------+----------+-------------------------+----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                           ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------------------------------------------+----------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                                     ; To       ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------------------------------------------+----------+------------+
; N/A                                     ; None                                                ; 31.090 ns  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[4]  ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 30.922 ns  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[2]  ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 30.910 ns  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[1]  ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 30.852 ns  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[3]  ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 30.845 ns  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[0]  ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 30.794 ns  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[5]  ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 30.655 ns  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[6]  ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 29.270 ns  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[4]  ; alu_r[7] ; clk        ;
; N/A                                     ; None                                                ; 29.102 ns  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[2]  ; alu_r[7] ; clk        ;
; N/A                                     ; None                                                ; 29.090 ns  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[1]  ; alu_r[7] ; clk        ;
; N/A                                     ; None                                                ; 29.036 ns  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[4]  ; alu_r[5] ; clk        ;
; N/A                                     ; None                                                ; 29.032 ns  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[3]  ; alu_r[7] ; clk        ;
; N/A                                     ; None                                                ; 29.025 ns  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[0]  ; alu_r[7] ; clk        ;
; N/A                                     ; None                                                ; 28.974 ns  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[5]  ; alu_r[7] ; clk        ;
; N/A                                     ; None                                                ; 28.868 ns  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[2]  ; alu_r[5] ; clk        ;
; N/A                                     ; None                                                ; 28.856 ns  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[1]  ; alu_r[5] ; clk        ;
; N/A                                     ; None                                                ; 28.835 ns  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[6]  ; alu_r[7] ; clk        ;
; N/A                                     ; None                                                ; 28.798 ns  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[3]  ; alu_r[5] ; clk        ;
; N/A                                     ; None                                                ; 28.791 ns  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[0]  ; alu_r[5] ; clk        ;
; N/A                                     ; None                                                ; 28.788 ns  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[4]  ; alu_r[4] ; clk        ;
; N/A                                     ; None                                                ; 28.761 ns  ; FSR_reg:inst4|fsr_out_tmp[4]                                                             ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 28.740 ns  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[5]  ; alu_r[5] ; clk        ;
; N/A                                     ; None                                                ; 28.740 ns  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[4]  ; alu_r[6] ; clk        ;
; N/A                                     ; None                                                ; 28.730 ns  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[4]  ; alu_r[3] ; clk        ;
; N/A                                     ; None                                                ; 28.620 ns  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[2]  ; alu_r[4] ; clk        ;
; N/A                                     ; None                                                ; 28.608 ns  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[1]  ; alu_r[4] ; clk        ;
; N/A                                     ; None                                                ; 28.601 ns  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[6]  ; alu_r[5] ; clk        ;
; N/A                                     ; None                                                ; 28.572 ns  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[2]  ; alu_r[6] ; clk        ;
; N/A                                     ; None                                                ; 28.562 ns  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[2]  ; alu_r[3] ; clk        ;
; N/A                                     ; None                                                ; 28.560 ns  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[1]  ; alu_r[6] ; clk        ;
; N/A                                     ; None                                                ; 28.550 ns  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[1]  ; alu_r[3] ; clk        ;
; N/A                                     ; None                                                ; 28.550 ns  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[3]  ; alu_r[4] ; clk        ;
; N/A                                     ; None                                                ; 28.543 ns  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[0]  ; alu_r[4] ; clk        ;
; N/A                                     ; None                                                ; 28.502 ns  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[3]  ; alu_r[6] ; clk        ;
; N/A                                     ; None                                                ; 28.495 ns  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[0]  ; alu_r[6] ; clk        ;
; N/A                                     ; None                                                ; 28.492 ns  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[3]  ; alu_r[3] ; clk        ;
; N/A                                     ; None                                                ; 28.492 ns  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[5]  ; alu_r[4] ; clk        ;
; N/A                                     ; None                                                ; 28.485 ns  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[0]  ; alu_r[3] ; clk        ;
; N/A                                     ; None                                                ; 28.474 ns  ; FSR_reg:inst4|fsr_out_tmp[6]                                                             ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 28.444 ns  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[5]  ; alu_r[6] ; clk        ;
; N/A                                     ; None                                                ; 28.434 ns  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[5]  ; alu_r[3] ; clk        ;
; N/A                                     ; None                                                ; 28.353 ns  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[6]  ; alu_r[4] ; clk        ;
; N/A                                     ; None                                                ; 28.305 ns  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[6]  ; alu_r[6] ; clk        ;
; N/A                                     ; None                                                ; 28.295 ns  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[6]  ; alu_r[3] ; clk        ;
; N/A                                     ; None                                                ; 28.258 ns  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[4]  ; alu_r[2] ; clk        ;
; N/A                                     ; None                                                ; 28.211 ns  ; FSR_reg:inst4|fsr_out_tmp[5]                                                             ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 28.090 ns  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[2]  ; alu_r[2] ; clk        ;
; N/A                                     ; None                                                ; 28.078 ns  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[1]  ; alu_r[2] ; clk        ;
; N/A                                     ; None                                                ; 28.020 ns  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[3]  ; alu_r[2] ; clk        ;
; N/A                                     ; None                                                ; 28.013 ns  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[0]  ; alu_r[2] ; clk        ;
; N/A                                     ; None                                                ; 27.962 ns  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[5]  ; alu_r[2] ; clk        ;
; N/A                                     ; None                                                ; 27.823 ns  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[6]  ; alu_r[2] ; clk        ;
; N/A                                     ; None                                                ; 27.367 ns  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[4]  ; alu_r[1] ; clk        ;
; N/A                                     ; None                                                ; 27.199 ns  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[2]  ; alu_r[1] ; clk        ;
; N/A                                     ; None                                                ; 27.187 ns  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[1]  ; alu_r[1] ; clk        ;
; N/A                                     ; None                                                ; 27.136 ns  ; ram_mem:inst5|mem_com[2][4]                                                              ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 27.129 ns  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[3]  ; alu_r[1] ; clk        ;
; N/A                                     ; None                                                ; 27.122 ns  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[0]  ; alu_r[1] ; clk        ;
; N/A                                     ; None                                                ; 27.071 ns  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[5]  ; alu_r[1] ; clk        ;
; N/A                                     ; None                                                ; 26.941 ns  ; FSR_reg:inst4|fsr_out_tmp[4]                                                             ; alu_r[7] ; clk        ;
; N/A                                     ; None                                                ; 26.932 ns  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[6]  ; alu_r[1] ; clk        ;
; N/A                                     ; None                                                ; 26.707 ns  ; FSR_reg:inst4|fsr_out_tmp[4]                                                             ; alu_r[5] ; clk        ;
; N/A                                     ; None                                                ; 26.654 ns  ; FSR_reg:inst4|fsr_out_tmp[6]                                                             ; alu_r[7] ; clk        ;
; N/A                                     ; None                                                ; 26.555 ns  ; ram_mem:inst5|mem_2[289][4]                                                              ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 26.549 ns  ; ram_mem:inst5|mem_2[352][4]                                                              ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 26.478 ns  ; FSR_reg:inst4|fsr_out_tmp[0]                                                             ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 26.465 ns  ; FSR_reg:inst4|fsr_out_tmp[1]                                                             ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 26.459 ns  ; FSR_reg:inst4|fsr_out_tmp[4]                                                             ; alu_r[4] ; clk        ;
; N/A                                     ; None                                                ; 26.420 ns  ; FSR_reg:inst4|fsr_out_tmp[6]                                                             ; alu_r[5] ; clk        ;
; N/A                                     ; None                                                ; 26.411 ns  ; FSR_reg:inst4|fsr_out_tmp[4]                                                             ; alu_r[6] ; clk        ;
; N/A                                     ; None                                                ; 26.404 ns  ; ram_mem:inst5|mem_0[90][4]                                                               ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 26.391 ns  ; FSR_reg:inst4|fsr_out_tmp[5]                                                             ; alu_r[7] ; clk        ;
; N/A                                     ; None                                                ; 26.389 ns  ; ram_mem:inst5|mem_2[288][4]                                                              ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 26.358 ns  ; FSR_reg:inst4|fsr_out_tmp[4]                                                             ; alu_r[3] ; clk        ;
; N/A                                     ; None                                                ; 26.282 ns  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[4]  ; alu_r[0] ; clk        ;
; N/A                                     ; None                                                ; 26.211 ns  ; ram_mem:inst5|mem_1[162][4]                                                              ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 26.173 ns  ; FSR_reg:inst4|fsr_out_tmp[2]                                                             ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 26.172 ns  ; FSR_reg:inst4|fsr_out_tmp[6]                                                             ; alu_r[4] ; clk        ;
; N/A                                     ; None                                                ; 26.157 ns  ; FSR_reg:inst4|fsr_out_tmp[5]                                                             ; alu_r[5] ; clk        ;
; N/A                                     ; None                                                ; 26.124 ns  ; FSR_reg:inst4|fsr_out_tmp[6]                                                             ; alu_r[6] ; clk        ;
; N/A                                     ; None                                                ; 26.114 ns  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[2]  ; alu_r[0] ; clk        ;
; N/A                                     ; None                                                ; 26.114 ns  ; FSR_reg:inst4|fsr_out_tmp[6]                                                             ; alu_r[3] ; clk        ;
; N/A                                     ; None                                                ; 26.102 ns  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[1]  ; alu_r[0] ; clk        ;
; N/A                                     ; None                                                ; 26.045 ns  ; ram_mem:inst5|mem_2[351][4]                                                              ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 26.044 ns  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[3]  ; alu_r[0] ; clk        ;
; N/A                                     ; None                                                ; 26.037 ns  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[0]  ; alu_r[0] ; clk        ;
; N/A                                     ; None                                                ; 25.986 ns  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[5]  ; alu_r[0] ; clk        ;
; N/A                                     ; None                                                ; 25.963 ns  ; ram_mem:inst5|mem_0[74][4]                                                               ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 25.924 ns  ; ram_mem:inst5|mem_1[167][4]                                                              ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 25.909 ns  ; FSR_reg:inst4|fsr_out_tmp[5]                                                             ; alu_r[4] ; clk        ;
; N/A                                     ; None                                                ; 25.892 ns  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[11] ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 25.861 ns  ; FSR_reg:inst4|fsr_out_tmp[5]                                                             ; alu_r[6] ; clk        ;
; N/A                                     ; None                                                ; 25.851 ns  ; FSR_reg:inst4|fsr_out_tmp[5]                                                             ; alu_r[3] ; clk        ;
; N/A                                     ; None                                                ; 25.847 ns  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[6]  ; alu_r[0] ; clk        ;
; N/A                                     ; None                                                ; 25.847 ns  ; FSR_reg:inst4|fsr_out_tmp[4]                                                             ; alu_r[2] ; clk        ;
; N/A                                     ; None                                                ; 25.846 ns  ; ram_mem:inst5|mem_1[218][4]                                                              ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 25.816 ns  ; ram_mem:inst5|mem_1[194][4]                                                              ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 25.809 ns  ; ram_mem:inst5|mem_2[291][4]                                                              ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 25.809 ns  ; ram_mem:inst5|mem_1[164][4]                                                              ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 25.790 ns  ; ram_mem:inst5|mem_2[320][4]                                                              ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 25.772 ns  ; FSR_reg:inst4|fsr_out_tmp[3]                                                             ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 25.761 ns  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[12] ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 25.747 ns  ; ram_mem:inst5|mem_2[344][2]                                                              ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 25.737 ns  ; ram_mem:inst5|mem_1[222][4]                                                              ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 25.716 ns  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[13] ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 25.695 ns  ; ram_mem:inst5|mem_2[292][4]                                                              ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 25.689 ns  ; ram_mem:inst5|mem_2[344][4]                                                              ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 25.682 ns  ; ram_mem:inst5|mem_1[162][1]                                                              ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 25.678 ns  ; ram_mem:inst5|mem_2[321][4]                                                              ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 25.648 ns  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[9]  ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 25.642 ns  ; FSR_reg:inst4|fsr_out_tmp[6]                                                             ; alu_r[2] ; clk        ;
; N/A                                     ; None                                                ; 25.641 ns  ; ram_mem:inst5|mem_2[353][4]                                                              ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 25.639 ns  ; ram_mem:inst5|mem_2[335][4]                                                              ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 25.574 ns  ; ram_mem:inst5|mem_0[34][4]                                                               ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 25.565 ns  ; ram_mem:inst5|mem_2[351][6]                                                              ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 25.559 ns  ; ram_mem:inst5|mem_1[166][7]                                                              ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 25.557 ns  ; ram_mem:inst5|mem_1[165][4]                                                              ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 25.536 ns  ; ram_mem:inst5|mem_0[88][1]                                                               ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 25.496 ns  ; rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[10] ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 25.482 ns  ; ram_mem:inst5|mem_1[199][4]                                                              ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 25.464 ns  ; ram_mem:inst5|mem_2[348][6]                                                              ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 25.409 ns  ; ram_mem:inst5|mem_1[220][4]                                                              ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 25.406 ns  ; ram_mem:inst5|mem_1[202][4]                                                              ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 25.396 ns  ; ram_mem:inst5|mem_1[210][4]                                                              ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 25.394 ns  ; ram_mem:inst5|mem_2[336][4]                                                              ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 25.379 ns  ; FSR_reg:inst4|fsr_out_tmp[5]                                                             ; alu_r[2] ; clk        ;
; N/A                                     ; None                                                ; 25.371 ns  ; ram_mem:inst5|mem_1[160][7]                                                              ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 25.316 ns  ; ram_mem:inst5|mem_com[2][4]                                                              ; alu_r[7] ; clk        ;
; N/A                                     ; None                                                ; 25.304 ns  ; ram_mem:inst5|mem_2[328][2]                                                              ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 25.252 ns  ; ram_mem:inst5|mem_2[295][3]                                                              ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 25.242 ns  ; ram_mem:inst5|mem_2[347][4]                                                              ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 25.240 ns  ; ram_mem:inst5|mem_1[216][2]                                                              ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 25.218 ns  ; ram_mem:inst5|mem_2[289][3]                                                              ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 25.213 ns  ; ram_mem:inst5|mem_1[212][4]                                                              ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 25.207 ns  ; ram_mem:inst5|mem_com[4][2]                                                              ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 25.195 ns  ; ram_mem:inst5|mem_2[367][4]                                                              ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 25.186 ns  ; ram_mem:inst5|mem_0[106][4]                                                              ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 25.184 ns  ; ram_mem:inst5|mem_0[33][2]                                                               ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 25.180 ns  ; ram_mem:inst5|mem_2[339][4]                                                              ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 25.173 ns  ; ram_mem:inst5|mem_0[66][4]                                                               ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 25.170 ns  ; ram_mem:inst5|mem_1[196][4]                                                              ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 25.153 ns  ; ram_mem:inst5|mem_com[6][2]                                                              ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 25.146 ns  ; ram_mem:inst5|mem_1[170][4]                                                              ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 25.143 ns  ; ram_mem:inst5|mem_1[197][4]                                                              ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 25.142 ns  ; ram_mem:inst5|mem_0[38][4]                                                               ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 25.129 ns  ; ram_mem:inst5|mem_0[94][4]                                                               ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 25.126 ns  ; ram_mem:inst5|mem_2[343][3]                                                              ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 25.119 ns  ; ram_mem:inst5|mem_2[340][4]                                                              ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 25.115 ns  ; ram_mem:inst5|mem_1[206][4]                                                              ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 25.113 ns  ; ram_mem:inst5|mem_0[90][1]                                                               ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 25.108 ns  ; ram_mem:inst5|mem_1[166][4]                                                              ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 25.102 ns  ; ram_mem:inst5|mem_2[324][4]                                                              ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 25.082 ns  ; ram_mem:inst5|mem_com[2][4]                                                              ; alu_r[5] ; clk        ;
; N/A                                     ; None                                                ; 25.068 ns  ; ram_mem:inst5|mem_2[350][4]                                                              ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 25.067 ns  ; ram_mem:inst5|mem_2[328][4]                                                              ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 25.059 ns  ; ram_mem:inst5|mem_2[349][7]                                                              ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 25.033 ns  ; ram_mem:inst5|mem_2[359][4]                                                              ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 25.020 ns  ; ram_mem:inst5|mem_2[345][4]                                                              ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 25.014 ns  ; ram_mem:inst5|mem_2[337][4]                                                              ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 25.010 ns  ; ram_mem:inst5|mem_1[215][4]                                                              ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 24.986 ns  ; ram_mem:inst5|mem_1[198][7]                                                              ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 24.965 ns  ; FSR_reg:inst4|fsr_out_tmp[7]                                                             ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 24.963 ns  ; ram_mem:inst5|mem_1[226][4]                                                              ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 24.956 ns  ; FSR_reg:inst4|fsr_out_tmp[4]                                                             ; alu_r[1] ; clk        ;
; N/A                                     ; None                                                ; 24.948 ns  ; ram_mem:inst5|mem_0[72][1]                                                               ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 24.942 ns  ; ram_mem:inst5|mem_1[160][4]                                                              ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 24.935 ns  ; ram_mem:inst5|mem_2[323][4]                                                              ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 24.931 ns  ; ram_mem:inst5|mem_com[0][4]                                                              ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 24.918 ns  ; ram_mem:inst5|mem_2[335][6]                                                              ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 24.915 ns  ; ram_mem:inst5|mem_2[296][4]                                                              ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 24.906 ns  ; ram_mem:inst5|mem_1[162][2]                                                              ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 24.906 ns  ; ram_mem:inst5|mem_1[222][2]                                                              ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 24.889 ns  ; ram_mem:inst5|mem_0[90][7]                                                               ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 24.873 ns  ; ram_mem:inst5|mem_com[10][4]                                                             ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 24.870 ns  ; ram_mem:inst5|mem_2[295][4]                                                              ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 24.864 ns  ; ram_mem:inst5|mem_1[224][4]                                                              ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 24.862 ns  ; ram_mem:inst5|mem_2[360][2]                                                              ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 24.850 ns  ; ram_mem:inst5|mem_2[327][3]                                                              ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 24.840 ns  ; FSR_reg:inst4|fsr_out_tmp[0]                                                             ; alu_r[3] ; clk        ;
; N/A                                     ; None                                                ; 24.834 ns  ; ram_mem:inst5|mem_com[2][4]                                                              ; alu_r[4] ; clk        ;
; N/A                                     ; None                                                ; 24.833 ns  ; ram_mem:inst5|mem_com[5][2]                                                              ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 24.833 ns  ; ram_mem:inst5|mem_1[208][7]                                                              ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 24.829 ns  ; ram_mem:inst5|mem_1[230][4]                                                              ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 24.827 ns  ; ram_mem:inst5|mem_1[204][4]                                                              ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 24.817 ns  ; ram_mem:inst5|mem_2[352][2]                                                              ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 24.786 ns  ; ram_mem:inst5|mem_com[2][4]                                                              ; alu_r[6] ; clk        ;
; N/A                                     ; None                                                ; 24.786 ns  ; ram_mem:inst5|mem_2[291][3]                                                              ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 24.782 ns  ; ram_mem:inst5|mem_0[42][4]                                                               ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 24.781 ns  ; ram_mem:inst5|mem_0[32][1]                                                               ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 24.767 ns  ; ram_mem:inst5|mem_0[98][4]                                                               ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 24.766 ns  ; ram_mem:inst5|mem_1[192][7]                                                              ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 24.762 ns  ; ram_mem:inst5|mem_1[172][4]                                                              ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 24.757 ns  ; ram_mem:inst5|mem_2[303][4]                                                              ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 24.751 ns  ; FSR_reg:inst4|fsr_out_tmp[6]                                                             ; alu_r[1] ; clk        ;
; N/A                                     ; None                                                ; 24.735 ns  ; ram_mem:inst5|mem_2[289][4]                                                              ; alu_r[7] ; clk        ;
; N/A                                     ; None                                                ; 24.729 ns  ; ram_mem:inst5|mem_2[352][4]                                                              ; alu_r[7] ; clk        ;
; N/A                                     ; None                                                ; 24.726 ns  ; ram_mem:inst5|mem_1[213][4]                                                              ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 24.726 ns  ; ram_mem:inst5|mem_2[344][6]                                                              ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 24.724 ns  ; ram_mem:inst5|mem_0[40][1]                                                               ; alu_z    ; clk        ;
; N/A                                     ; None                                                ; 24.719 ns  ; ram_mem:inst5|mem_com[2][2]                                                              ; alu_z    ; clk        ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                          ;          ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------------------------------------------+----------+------------+


+-----------------------------------------------------------------------------------------+
; th                                                                                      ;
+---------------+-------------+-----------+----------+-------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From     ; To                      ; To Clock ;
+---------------+-------------+-----------+----------+-------------------------+----------+
; N/A           ; None        ; 1.891 ns  ; porta[2] ; Port_io:inst14|latch[2] ; clk      ;
; N/A           ; None        ; 1.859 ns  ; porta[3] ; Port_io:inst14|latch[3] ; clk      ;
; N/A           ; None        ; 1.858 ns  ; porta[4] ; Port_io:inst14|latch[4] ; clk      ;
; N/A           ; None        ; 1.801 ns  ; portb[4] ; Port_io:inst8|latch[4]  ; clk      ;
; N/A           ; None        ; 1.712 ns  ; portb[5] ; Port_io:inst8|latch[5]  ; clk      ;
; N/A           ; None        ; 1.687 ns  ; porta[6] ; Port_io:inst14|latch[6] ; clk      ;
; N/A           ; None        ; 1.639 ns  ; portb[7] ; Port_io:inst8|latch[7]  ; clk      ;
; N/A           ; None        ; 1.624 ns  ; porta[5] ; Port_io:inst14|latch[5] ; clk      ;
; N/A           ; None        ; 1.591 ns  ; porta[7] ; Port_io:inst14|latch[7] ; clk      ;
; N/A           ; None        ; 1.533 ns  ; portb[6] ; Port_io:inst8|latch[6]  ; clk      ;
; N/A           ; None        ; 1.516 ns  ; portb[2] ; Port_io:inst8|latch[2]  ; clk      ;
; N/A           ; None        ; 1.509 ns  ; porta[0] ; Port_io:inst14|latch[0] ; clk      ;
; N/A           ; None        ; 1.494 ns  ; portb[0] ; Port_io:inst8|latch[0]  ; clk      ;
; N/A           ; None        ; 1.384 ns  ; portb[1] ; Port_io:inst8|latch[1]  ; clk      ;
; N/A           ; None        ; 1.377 ns  ; portb[3] ; Port_io:inst8|latch[3]  ; clk      ;
; N/A           ; None        ; 1.235 ns  ; porta[1] ; Port_io:inst14|latch[1] ; clk      ;
+---------------+-------------+-----------+----------+-------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Jun 17 13:52:03 2022
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ProcessadorSR -c ProcessadorSR --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "Port_io:inst14|latch[1]" is a latch
    Warning: Node "Port_io:inst8|latch[1]" is a latch
    Warning: Node "Port_io:inst14|latch[2]" is a latch
    Warning: Node "Port_io:inst8|latch[2]" is a latch
    Warning: Node "Port_io:inst8|latch[0]" is a latch
    Warning: Node "Port_io:inst14|latch[0]" is a latch
    Warning: Node "Port_io:inst8|latch[3]" is a latch
    Warning: Node "Port_io:inst14|latch[3]" is a latch
    Warning: Node "Port_io:inst14|latch[4]" is a latch
    Warning: Node "Port_io:inst8|latch[4]" is a latch
    Warning: Node "Port_io:inst14|latch[5]" is a latch
    Warning: Node "Port_io:inst8|latch[5]" is a latch
    Warning: Node "Port_io:inst8|latch[6]" is a latch
    Warning: Node "Port_io:inst14|latch[6]" is a latch
    Warning: Node "Port_io:inst14|latch[7]" is a latch
    Warning: Node "Port_io:inst8|latch[7]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Warning: Found 8 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "control:inst10|Mux11~0" as buffer
    Info: Detected gated clock "control:inst10|rd_en~0" as buffer
    Info: Detected ripple clock "rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[9]" as buffer
    Info: Detected ripple clock "rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[12]" as buffer
    Info: Detected ripple clock "rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[13]" as buffer
    Info: Detected ripple clock "rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[11]" as buffer
    Info: Detected ripple clock "control:inst10|pres_state.fet_dec_ex" as buffer
    Info: Detected ripple clock "rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[10]" as buffer
Info: Clock "clk" has Internal fmax of 29.95 MHz between source register "Port_io:inst8|latch[4]" and destination memory "rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a8~porta_address_reg5" (period= 33.384 ns)
    Info: + Longest register to memory delay is 10.965 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X28_Y16_N24; Fanout = 1; REG Node = 'Port_io:inst8|latch[4]'
        Info: 2: + IC(0.977 ns) + CELL(0.150 ns) = 1.127 ns; Loc. = LCCOMB_X32_Y18_N18; Fanout = 1; COMB Node = 'Port_io:inst8|dbus_out[4]~7'
        Info: 3: + IC(0.259 ns) + CELL(0.150 ns) = 1.536 ns; Loc. = LCCOMB_X32_Y18_N4; Fanout = 1; COMB Node = 'PC_reg:inst13|dbus_out[4]~29'
        Info: 4: + IC(1.012 ns) + CELL(0.150 ns) = 2.698 ns; Loc. = LCCOMB_X35_Y21_N12; Fanout = 5; COMB Node = 'PC_reg:inst13|dbus_out[4]~31'
        Info: 5: + IC(0.269 ns) + CELL(0.150 ns) = 3.117 ns; Loc. = LCCOMB_X35_Y21_N22; Fanout = 16; COMB Node = 'busmux:inst9|lpm_mux:$00000|mux_smc:auto_generated|result_node[4]~6'
        Info: 6: + IC(1.000 ns) + CELL(0.393 ns) = 4.510 ns; Loc. = LCCOMB_X33_Y22_N22; Fanout = 2; COMB Node = 'ALU:inst|Add5~11'
        Info: 7: + IC(0.000 ns) + CELL(0.410 ns) = 4.920 ns; Loc. = LCCOMB_X33_Y22_N24; Fanout = 1; COMB Node = 'ALU:inst|Add5~12'
        Info: 8: + IC(0.795 ns) + CELL(0.150 ns) = 5.865 ns; Loc. = LCCOMB_X33_Y19_N12; Fanout = 1; COMB Node = 'ALU:inst|r_out[5]~81'
        Info: 9: + IC(0.257 ns) + CELL(0.150 ns) = 6.272 ns; Loc. = LCCOMB_X33_Y19_N22; Fanout = 1; COMB Node = 'ALU:inst|r_out[5]~82'
        Info: 10: + IC(0.744 ns) + CELL(0.150 ns) = 7.166 ns; Loc. = LCCOMB_X34_Y20_N2; Fanout = 2; COMB Node = 'ALU:inst|r_out[5]~83'
        Info: 11: + IC(0.247 ns) + CELL(0.149 ns) = 7.562 ns; Loc. = LCCOMB_X34_Y20_N8; Fanout = 267; COMB Node = 'ALU:inst|r_out[5]~106'
        Info: 12: + IC(1.293 ns) + CELL(0.150 ns) = 9.005 ns; Loc. = LCCOMB_X25_Y22_N30; Fanout = 1; COMB Node = 'PC_reg:inst13|nextpc_out[5]~34'
        Info: 13: + IC(0.247 ns) + CELL(0.150 ns) = 9.402 ns; Loc. = LCCOMB_X25_Y22_N6; Fanout = 14; COMB Node = 'PC_reg:inst13|nextpc_out[5]~54'
        Info: 14: + IC(1.421 ns) + CELL(0.142 ns) = 10.965 ns; Loc. = M4K_X26_Y27; Fanout = 1; MEM Node = 'rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a8~porta_address_reg5'
        Info: Total cell delay = 2.444 ns ( 22.29 % )
        Info: Total interconnect delay = 8.521 ns ( 77.71 % )
    Info: - Smallest clock skew is -5.692 ns
        Info: + Shortest clock path from clock "clk" to destination memory is 2.712 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 67; CLK Node = 'clk'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 2338; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.934 ns) + CELL(0.661 ns) = 2.712 ns; Loc. = M4K_X26_Y27; Fanout = 1; MEM Node = 'rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a8~porta_address_reg5'
            Info: Total cell delay = 1.660 ns ( 61.21 % )
            Info: Total interconnect delay = 1.052 ns ( 38.79 % )
        Info: - Longest clock path from clock "clk" to source register is 8.404 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 67; CLK Node = 'clk'
            Info: 2: + IC(1.428 ns) + CELL(0.932 ns) = 3.359 ns; Loc. = M4K_X26_Y17; Fanout = 32; MEM Node = 'rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[11]'
            Info: 3: + IC(0.976 ns) + CELL(0.438 ns) = 4.773 ns; Loc. = LCCOMB_X27_Y18_N30; Fanout = 1; COMB Node = 'control:inst10|Mux11~0'
            Info: 4: + IC(0.249 ns) + CELL(0.389 ns) = 5.411 ns; Loc. = LCCOMB_X27_Y18_N24; Fanout = 13; COMB Node = 'control:inst10|rd_en~0'
            Info: 5: + IC(1.498 ns) + CELL(0.000 ns) = 6.909 ns; Loc. = CLKCTRL_G9; Fanout = 16; COMB Node = 'control:inst10|rd_en~0clkctrl'
            Info: 6: + IC(1.345 ns) + CELL(0.150 ns) = 8.404 ns; Loc. = LCCOMB_X28_Y16_N24; Fanout = 1; REG Node = 'Port_io:inst8|latch[4]'
            Info: Total cell delay = 2.908 ns ( 34.60 % )
            Info: Total interconnect delay = 5.496 ns ( 65.40 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.035 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "Port_io:inst8|latch[3]" (data pin = "portb[3]", clock pin = "clk") is 1.113 ns
    Info: + Longest pin to register delay is 7.046 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_M2; Fanout = 1; PIN Node = 'portb[3]'
        Info: 2: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = IOC_X0_Y23_N4; Fanout = 1; COMB Node = 'portb~4'
        Info: 3: + IC(5.923 ns) + CELL(0.271 ns) = 7.046 ns; Loc. = LCCOMB_X32_Y22_N30; Fanout = 1; REG Node = 'Port_io:inst8|latch[3]'
        Info: Total cell delay = 1.123 ns ( 15.94 % )
        Info: Total interconnect delay = 5.923 ns ( 84.06 % )
    Info: + Micro setup delay of destination is 0.829 ns
    Info: - Shortest clock path from clock "clk" to destination register is 6.762 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 67; CLK Node = 'clk'
        Info: 2: + IC(1.308 ns) + CELL(0.787 ns) = 3.094 ns; Loc. = LCFF_X28_Y18_N19; Fanout = 49; REG Node = 'control:inst10|pres_state.fet_dec_ex'
        Info: 3: + IC(0.506 ns) + CELL(0.150 ns) = 3.750 ns; Loc. = LCCOMB_X27_Y18_N24; Fanout = 13; COMB Node = 'control:inst10|rd_en~0'
        Info: 4: + IC(1.498 ns) + CELL(0.000 ns) = 5.248 ns; Loc. = CLKCTRL_G9; Fanout = 16; COMB Node = 'control:inst10|rd_en~0clkctrl'
        Info: 5: + IC(1.364 ns) + CELL(0.150 ns) = 6.762 ns; Loc. = LCCOMB_X32_Y22_N30; Fanout = 1; REG Node = 'Port_io:inst8|latch[3]'
        Info: Total cell delay = 2.086 ns ( 30.85 % )
        Info: Total interconnect delay = 4.676 ns ( 69.15 % )
Info: tco from clock "clk" to destination pin "alu_z" through memory "rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[4]" is 31.090 ns
    Info: + Longest clock path from clock "clk" to source memory is 2.703 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 67; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 2338; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.951 ns) + CELL(0.635 ns) = 2.703 ns; Loc. = M4K_X26_Y25; Fanout = 10; MEM Node = 'rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[4]'
        Info: Total cell delay = 1.634 ns ( 60.45 % )
        Info: Total interconnect delay = 1.069 ns ( 39.55 % )
    Info: + Micro clock to output delay of source is 0.209 ns
    Info: + Longest memory to pin delay is 28.178 ns
        Info: 1: + IC(0.000 ns) + CELL(0.088 ns) = 0.088 ns; Loc. = M4K_X26_Y25; Fanout = 10; MEM Node = 'rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[4]'
        Info: 2: + IC(1.834 ns) + CELL(0.275 ns) = 2.197 ns; Loc. = LCCOMB_X34_Y18_N16; Fanout = 7; COMB Node = 'add_mux:inst3|Equal0~0'
        Info: 3: + IC(0.311 ns) + CELL(0.437 ns) = 2.945 ns; Loc. = LCCOMB_X34_Y18_N14; Fanout = 187; COMB Node = 'add_mux:inst3|abus_out[6]~8'
        Info: 4: + IC(0.256 ns) + CELL(0.420 ns) = 3.621 ns; Loc. = LCCOMB_X34_Y18_N4; Fanout = 576; COMB Node = 'ram_mem:inst5|dbus_out[6]~3'
        Info: 5: + IC(1.591 ns) + CELL(0.413 ns) = 5.625 ns; Loc. = LCCOMB_X40_Y24_N2; Fanout = 1; COMB Node = 'ram_mem:inst5|dbus_out[4]~1124'
        Info: 6: + IC(0.246 ns) + CELL(0.150 ns) = 6.021 ns; Loc. = LCCOMB_X40_Y24_N24; Fanout = 1; COMB Node = 'ram_mem:inst5|dbus_out[4]~1125'
        Info: 7: + IC(1.457 ns) + CELL(0.150 ns) = 7.628 ns; Loc. = LCCOMB_X30_Y22_N12; Fanout = 1; COMB Node = 'ram_mem:inst5|dbus_out[4]~1126'
        Info: 8: + IC(1.512 ns) + CELL(0.150 ns) = 9.290 ns; Loc. = LCCOMB_X41_Y25_N22; Fanout = 1; COMB Node = 'ram_mem:inst5|dbus_out[4]~1127'
        Info: 9: + IC(0.949 ns) + CELL(0.150 ns) = 10.389 ns; Loc. = LCCOMB_X38_Y24_N22; Fanout = 1; COMB Node = 'ram_mem:inst5|dbus_out[4]~1128'
        Info: 10: + IC(0.719 ns) + CELL(0.150 ns) = 11.258 ns; Loc. = LCCOMB_X37_Y25_N2; Fanout = 1; COMB Node = 'ram_mem:inst5|dbus_out[4]~1135'
        Info: 11: + IC(0.244 ns) + CELL(0.150 ns) = 11.652 ns; Loc. = LCCOMB_X37_Y25_N12; Fanout = 1; COMB Node = 'ram_mem:inst5|dbus_out[4]~1146'
        Info: 12: + IC(0.240 ns) + CELL(0.150 ns) = 12.042 ns; Loc. = LCCOMB_X37_Y25_N6; Fanout = 1; COMB Node = 'ram_mem:inst5|dbus_out[4]~1173'
        Info: 13: + IC(0.925 ns) + CELL(0.150 ns) = 13.117 ns; Loc. = LCCOMB_X33_Y23_N20; Fanout = 1; COMB Node = 'ram_mem:inst5|dbus_out[4]~1174'
        Info: 14: + IC(1.279 ns) + CELL(0.150 ns) = 14.546 ns; Loc. = LCCOMB_X31_Y28_N8; Fanout = 1; COMB Node = 'ram_mem:inst5|dbus_out[4]~1201'
        Info: 15: + IC(1.303 ns) + CELL(0.275 ns) = 16.124 ns; Loc. = LCCOMB_X35_Y21_N12; Fanout = 5; COMB Node = 'PC_reg:inst13|dbus_out[4]~31'
        Info: 16: + IC(0.269 ns) + CELL(0.150 ns) = 16.543 ns; Loc. = LCCOMB_X35_Y21_N22; Fanout = 16; COMB Node = 'busmux:inst9|lpm_mux:$00000|mux_smc:auto_generated|result_node[4]~6'
        Info: 17: + IC(1.000 ns) + CELL(0.393 ns) = 17.936 ns; Loc. = LCCOMB_X33_Y22_N22; Fanout = 2; COMB Node = 'ALU:inst|Add5~11'
        Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 18.007 ns; Loc. = LCCOMB_X33_Y22_N24; Fanout = 2; COMB Node = 'ALU:inst|Add5~13'
        Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 18.078 ns; Loc. = LCCOMB_X33_Y22_N26; Fanout = 1; COMB Node = 'ALU:inst|Add5~15'
        Info: 20: + IC(0.000 ns) + CELL(0.410 ns) = 18.488 ns; Loc. = LCCOMB_X33_Y22_N28; Fanout = 1; COMB Node = 'ALU:inst|Add5~16'
        Info: 21: + IC(0.244 ns) + CELL(0.150 ns) = 18.882 ns; Loc. = LCCOMB_X33_Y22_N6; Fanout = 1; COMB Node = 'ALU:inst|r_out[7]~91'
        Info: 22: + IC(0.742 ns) + CELL(0.150 ns) = 19.774 ns; Loc. = LCCOMB_X34_Y23_N22; Fanout = 1; COMB Node = 'ALU:inst|r_out[7]~92'
        Info: 23: + IC(0.743 ns) + CELL(0.150 ns) = 20.667 ns; Loc. = LCCOMB_X34_Y21_N28; Fanout = 2; COMB Node = 'ALU:inst|r_out[7]~93'
        Info: 24: + IC(0.743 ns) + CELL(0.275 ns) = 21.685 ns; Loc. = LCCOMB_X35_Y20_N20; Fanout = 2; COMB Node = 'ALU:inst|z_out~7'
        Info: 25: + IC(0.265 ns) + CELL(0.275 ns) = 22.225 ns; Loc. = LCCOMB_X35_Y20_N22; Fanout = 5; COMB Node = 'ALU:inst|z_out~8'
        Info: 26: + IC(3.311 ns) + CELL(2.642 ns) = 28.178 ns; Loc. = PIN_T9; Fanout = 0; PIN Node = 'alu_z'
        Info: Total cell delay = 7.995 ns ( 28.37 % )
        Info: Total interconnect delay = 20.183 ns ( 71.63 % )
Info: th for register "Port_io:inst14|latch[2]" (data pin = "porta[2]", clock pin = "clk") is 1.891 ns
    Info: + Longest clock path from clock "clk" to destination register is 8.434 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 67; CLK Node = 'clk'
        Info: 2: + IC(1.428 ns) + CELL(0.932 ns) = 3.359 ns; Loc. = M4K_X26_Y17; Fanout = 32; MEM Node = 'rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[11]'
        Info: 3: + IC(0.976 ns) + CELL(0.438 ns) = 4.773 ns; Loc. = LCCOMB_X27_Y18_N30; Fanout = 1; COMB Node = 'control:inst10|Mux11~0'
        Info: 4: + IC(0.249 ns) + CELL(0.389 ns) = 5.411 ns; Loc. = LCCOMB_X27_Y18_N24; Fanout = 13; COMB Node = 'control:inst10|rd_en~0'
        Info: 5: + IC(1.498 ns) + CELL(0.000 ns) = 6.909 ns; Loc. = CLKCTRL_G9; Fanout = 16; COMB Node = 'control:inst10|rd_en~0clkctrl'
        Info: 6: + IC(1.375 ns) + CELL(0.150 ns) = 8.434 ns; Loc. = LCCOMB_X32_Y20_N4; Fanout = 1; REG Node = 'Port_io:inst14|latch[2]'
        Info: Total cell delay = 2.908 ns ( 34.48 % )
        Info: Total interconnect delay = 5.526 ns ( 65.52 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 6.543 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_C12; Fanout = 1; PIN Node = 'porta[2]'
        Info: 2: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = IOC_X29_Y36_N1; Fanout = 1; COMB Node = 'porta~5'
        Info: 3: + IC(5.284 ns) + CELL(0.419 ns) = 6.543 ns; Loc. = LCCOMB_X32_Y20_N4; Fanout = 1; REG Node = 'Port_io:inst14|latch[2]'
        Info: Total cell delay = 1.259 ns ( 19.24 % )
        Info: Total interconnect delay = 5.284 ns ( 80.76 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 19 warnings
    Info: Peak virtual memory: 240 megabytes
    Info: Processing ended: Fri Jun 17 13:52:15 2022
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:12


