# SeniorDesign398
Clock Domain Crossing for Multi-Core Processor

This will be the codebase used for ECSE398
 
DO NOT commit/push any non HDL files (.v for now)
UNLESS they are related to documentation
