#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Fri Apr 14 21:41:12 2017
# Process ID: 13244
# Current directory: C:/Users/tmcphill/GitRepos/ultrazed-eg-platforms/starter-kit-demo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3280 C:\Users\tmcphill\GitRepos\ultrazed-eg-platforms\starter-kit-demo\starter-kit-demo.xpr
# Log file: C:/Users/tmcphill/GitRepos/ultrazed-eg-platforms/starter-kit-demo/vivado.log
# Journal file: C:/Users/tmcphill/GitRepos/ultrazed-eg-platforms/starter-kit-demo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/tmcphill/GitRepos/ultrazed-eg-platforms/starter-kit-demo/starter-kit-demo.xpr
open_bd_design {C:/Users/tmcphill/GitRepos/ultrazed-eg-platforms/starter-kit-demo/starter-kit-demo.srcs/sources_1/bd/starter_kit_demo_design/starter_kit_demo_design.bd}
validate_bd_design
set_property location {0.5 142 32} [get_bd_cells zynq_ultra_ps_e_0]
set_property location {1 96 27} [get_bd_cells zynq_ultra_ps_e_0]
set_property location {1 84 29} [get_bd_cells zynq_ultra_ps_e_0]
save_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
apply_board_connection -board_interface "dip_switches_8bits" -ip_intf "axi_gpio_0/GPIO" -diagram "starter_kit_demo_design" 
endgroup
undo
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
apply_board_connection -board_interface "dip_switches_8bits" -ip_intf "axi_gpio_0/GPIO" -diagram "starter_kit_demo_design" 
endgroup
set_property location {530 -118} [get_bd_intf_ports dip_switches_8bits]
set_property location {491 -110} [get_bd_intf_ports dip_switches_8bits]
set_property location {1 133 -170} [get_bd_cells axi_gpio_0]
set_property location {348 -168} [get_bd_intf_ports dip_switches_8bits]
set_property location {383 -168} [get_bd_intf_ports dip_switches_8bits]
undo
undo
undo
set_property location {426 63} [get_bd_intf_ports dip_switches_8bits]
set_property location {536 61} [get_bd_intf_ports dip_switches_8bits]
set_property location {1.5 375 70} [get_bd_cells axi_gpio_0]
undo
set_property location {1 86 60} [get_bd_cells axi_gpio_0]
set_property location {479 59} [get_bd_intf_ports dip_switches_8bits]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/zynq_ultra_ps_e_0/M_AXI_HPM0_LPD" Clk "Auto" }  [get_bd_intf_pins axi_gpio_0/S_AXI]
regenerate_bd_layout
regenerate_bd_layout
validate_bd_design
validate_bd_design -force
save_bd_design
