<stg><name>bubbleSort</name>


<trans_list>

<trans id="36" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="37" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="38" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="41" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="40" from="4" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([100 x i32]* %v) nounwind, !map !13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @bubbleSort_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln7"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.loopexit:0  %i_0 = phi i7 [ 0, %0 ], [ %i, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:1  %zext_ln7 = zext i7 %i_0 to i32

]]></Node>
<StgValue><ssdm name="zext_ln7"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.loopexit:2  %icmp_ln7 = icmp eq i7 %i_0, -28

]]></Node>
<StgValue><ssdm name="icmp_ln7"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.loopexit:4  %i = add i7 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:5  br i1 %icmp_ln7, label %3, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln7"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="7">
<![CDATA[
.preheader.preheader:0  %zext_ln9 = zext i7 %i_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln9"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1  %v_addr = getelementptr [100 x i32]* %v, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="v_addr"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:2  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln16"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="18" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:0  %j_0_in = phi i32 [ %j, %._crit_edge ], [ %zext_ln7, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="j_0_in"/></StgValue>
</operation>

<operation id="19" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:1  %j = add nsw i32 %j_0_in, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:2  %icmp_ln8 = icmp eq i32 %j_0_in, 99

]]></Node>
<StgValue><ssdm name="icmp_ln8"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3  %empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 99, i64 0) nounwind

]]></Node>
<StgValue><ssdm name="empty_2"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln8, label %.loopexit.loopexit, label %1

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="7">
<![CDATA[
:0  %aux = load i32* %v_addr, align 4

]]></Node>
<StgValue><ssdm name="aux"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="32">
<![CDATA[
:1  %sext_ln9 = sext i32 %j to i64

]]></Node>
<StgValue><ssdm name="sext_ln9"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %v_addr_1 = getelementptr [100 x i32]* %v, i64 0, i64 %sext_ln9

]]></Node>
<StgValue><ssdm name="v_addr_1"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="7">
<![CDATA[
:3  %v_load_1 = load i32* %v_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v_load_1"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="28" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="7">
<![CDATA[
:0  %aux = load i32* %v_addr, align 4

]]></Node>
<StgValue><ssdm name="aux"/></StgValue>
</operation>

<operation id="29" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="7">
<![CDATA[
:3  %v_load_1 = load i32* %v_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v_load_1"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %icmp_ln9 = icmp sgt i32 %aux, %v_load_1

]]></Node>
<StgValue><ssdm name="icmp_ln9"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln9, label %2, label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="32">
<![CDATA[
:0  store i32 %v_load_1, i32* %v_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="32">
<![CDATA[
:1  store i32 %aux, i32* %v_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="42" name="v" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="v"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="44" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="43" toId="5">
</dataflow>
<dataflow id="45" from="v" to="specbitsmap_ln0" fromId="42" toId="5">
</dataflow>
<dataflow id="47" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="46" toId="6">
</dataflow>
<dataflow id="49" from="bubbleSort_str" to="spectopmodule_ln0" fromId="48" toId="6">
</dataflow>
<dataflow id="51" from="StgValue_50" to="i_0" fromId="50" toId="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="52" from="br_ln7" to="i_0" fromId="7" toId="8">
</dataflow>
<dataflow id="53" from="i" to="i_0" fromId="12" toId="8">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="54" from="br_ln0" to="i_0" fromId="27" toId="8">
<BackEdge/>
</dataflow>
<dataflow id="55" from="i_0" to="zext_ln7" fromId="8" toId="9">
</dataflow>
<dataflow id="56" from="i_0" to="icmp_ln7" fromId="8" toId="10">
</dataflow>
<dataflow id="58" from="StgValue_57" to="icmp_ln7" fromId="57" toId="10">
</dataflow>
<dataflow id="60" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="59" toId="11">
</dataflow>
<dataflow id="62" from="StgValue_61" to="empty" fromId="61" toId="11">
</dataflow>
<dataflow id="63" from="StgValue_61" to="empty" fromId="61" toId="11">
</dataflow>
<dataflow id="64" from="StgValue_61" to="empty" fromId="61" toId="11">
</dataflow>
<dataflow id="65" from="i_0" to="i" fromId="8" toId="12">
</dataflow>
<dataflow id="67" from="StgValue_66" to="i" fromId="66" toId="12">
</dataflow>
<dataflow id="68" from="icmp_ln7" to="br_ln7" fromId="10" toId="13">
</dataflow>
<dataflow id="69" from="i_0" to="zext_ln9" fromId="8" toId="14">
</dataflow>
<dataflow id="70" from="v" to="v_addr" fromId="42" toId="15">
</dataflow>
<dataflow id="72" from="StgValue_71" to="v_addr" fromId="71" toId="15">
</dataflow>
<dataflow id="73" from="zext_ln9" to="v_addr" fromId="14" toId="15">
</dataflow>
<dataflow id="74" from="j" to="j_0_in" fromId="19" toId="18">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="75" from="br_ln8" to="j_0_in" fromId="35" toId="18">
<BackEdge/>
</dataflow>
<dataflow id="76" from="zext_ln7" to="j_0_in" fromId="9" toId="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="77" from="br_ln8" to="j_0_in" fromId="16" toId="18">
</dataflow>
<dataflow id="78" from="j_0_in" to="j" fromId="18" toId="19">
</dataflow>
<dataflow id="80" from="StgValue_79" to="j" fromId="79" toId="19">
</dataflow>
<dataflow id="81" from="j_0_in" to="icmp_ln8" fromId="18" toId="20">
</dataflow>
<dataflow id="83" from="StgValue_82" to="icmp_ln8" fromId="82" toId="20">
</dataflow>
<dataflow id="84" from="_ssdm_op_SpecLoopTripCount" to="empty_2" fromId="59" toId="21">
</dataflow>
<dataflow id="85" from="StgValue_71" to="empty_2" fromId="71" toId="21">
</dataflow>
<dataflow id="87" from="StgValue_86" to="empty_2" fromId="86" toId="21">
</dataflow>
<dataflow id="88" from="StgValue_71" to="empty_2" fromId="71" toId="21">
</dataflow>
<dataflow id="89" from="icmp_ln8" to="br_ln8" fromId="20" toId="22">
</dataflow>
<dataflow id="90" from="v_addr" to="aux" fromId="15" toId="23">
</dataflow>
<dataflow id="91" from="j" to="sext_ln9" fromId="19" toId="24">
</dataflow>
<dataflow id="92" from="v" to="v_addr_1" fromId="42" toId="25">
</dataflow>
<dataflow id="93" from="StgValue_71" to="v_addr_1" fromId="71" toId="25">
</dataflow>
<dataflow id="94" from="sext_ln9" to="v_addr_1" fromId="24" toId="25">
</dataflow>
<dataflow id="95" from="v_addr_1" to="v_load_1" fromId="25" toId="26">
</dataflow>
<dataflow id="96" from="v_addr" to="aux" fromId="15" toId="28">
</dataflow>
<dataflow id="97" from="v_addr_1" to="v_load_1" fromId="25" toId="29">
</dataflow>
<dataflow id="98" from="aux" to="icmp_ln9" fromId="28" toId="30">
</dataflow>
<dataflow id="99" from="v_load_1" to="icmp_ln9" fromId="29" toId="30">
</dataflow>
<dataflow id="100" from="icmp_ln9" to="br_ln9" fromId="30" toId="31">
</dataflow>
<dataflow id="101" from="v_load_1" to="store_ln11" fromId="29" toId="32">
</dataflow>
<dataflow id="102" from="v_addr" to="store_ln11" fromId="15" toId="32">
</dataflow>
<dataflow id="103" from="aux" to="store_ln12" fromId="28" toId="33">
</dataflow>
<dataflow id="104" from="v_addr_1" to="store_ln12" fromId="25" toId="33">
</dataflow>
<dataflow id="105" from="icmp_ln7" to="StgValue_2" fromId="10" toId="2">
</dataflow>
<dataflow id="106" from="icmp_ln8" to="StgValue_3" fromId="20" toId="3">
</dataflow>
<dataflow id="107" from="icmp_ln9" to="StgValue_4" fromId="30" toId="4">
</dataflow>
</dataflows>


</stg>
