# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do ProcessadorCompleto_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Uni/Projeto_LSD/Fase4/ControlUnit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:27 on May 30,2020
# vcom -reportprogress 300 -93 -work work C:/Uni/Projeto_LSD/Fase4/ControlUnit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ControlUnit
# -- Compiling architecture Behavioral of ControlUnit
# End time: 21:52:27 on May 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Uni/Projeto_LSD/Fase4/pMux2_1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:27 on May 30,2020
# vcom -reportprogress 300 -93 -work work C:/Uni/Projeto_LSD/Fase4/pMux2_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pMux2_1
# -- Compiling architecture Behavioral of pMux2_1
# End time: 21:52:27 on May 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Uni/Projeto_LSD/Fase4/PC.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:27 on May 30,2020
# vcom -reportprogress 300 -93 -work work C:/Uni/Projeto_LSD/Fase4/PC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture Behavioral of PC
# End time: 21:52:27 on May 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Uni/Projeto_LSD/Fase4/SignExtend.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:27 on May 30,2020
# vcom -reportprogress 300 -93 -work work C:/Uni/Projeto_LSD/Fase4/SignExtend.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SignExtend
# -- Compiling architecture Behavioral of SignExtend
# End time: 21:52:27 on May 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Uni/Projeto_LSD/Fase4/IMemory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:27 on May 30,2020
# vcom -reportprogress 300 -93 -work work C:/Uni/Projeto_LSD/Fase4/IMemory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IMemory
# -- Compiling architecture Behavioral of IMemory
# End time: 21:52:27 on May 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Uni/Projeto_LSD/Fase4/DMemory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:27 on May 30,2020
# vcom -reportprogress 300 -93 -work work C:/Uni/Projeto_LSD/Fase4/DMemory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity DMemory
# -- Compiling architecture Behavioral of DMemory
# End time: 21:52:28 on May 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Uni/Projeto_LSD/Fase4/Registers.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:28 on May 30,2020
# vcom -reportprogress 300 -93 -work work C:/Uni/Projeto_LSD/Fase4/Registers.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Registers
# -- Compiling architecture Behavioral of Registers
# End time: 21:52:28 on May 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Uni/Projeto_LSD/Fase4/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:28 on May 30,2020
# vcom -reportprogress 300 -93 -work work C:/Uni/Projeto_LSD/Fase4/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture Behavioral of ALU
# End time: 21:52:28 on May 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Uni/Projeto_LSD/Fase4/Datapath.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:28 on May 30,2020
# vcom -reportprogress 300 -93 -work work C:/Uni/Projeto_LSD/Fase4/Datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Datapath
# -- Compiling architecture Structural of Datapath
# -- Loading entity PC
# -- Loading entity IMemory
# -- Loading entity pMux2_1
# -- Loading entity Registers
# -- Loading entity SignExtend
# -- Loading entity ALU
# -- Loading entity DMemory
# End time: 21:52:28 on May 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Uni/Projeto_LSD/Fase4/ProcessadorCompleto.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:28 on May 30,2020
# vcom -reportprogress 300 -93 -work work C:/Uni/Projeto_LSD/Fase4/ProcessadorCompleto.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ProcessadorCompleto
# -- Compiling architecture Structural of ProcessadorCompleto
# -- Loading entity Datapath
# -- Loading entity ControlUnit
# End time: 21:52:28 on May 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vcom -reportprogress 300 -work work C:/Uni/Projeto_LSD/Fase4/ProcessadorCompleto_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:07 on May 30,2020
# vcom -reportprogress 300 -work work C:/Uni/Projeto_LSD/Fase4/ProcessadorCompleto_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ProcessadorCompleto_tb
# -- Compiling architecture Stimulus of ProcessadorCompleto_tb
# -- Loading package NUMERIC_STD
# -- Loading entity ProcessadorCompleto
# End time: 21:53:07 on May 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.processadorcompleto_tb(stimulus)
# vsim work.processadorcompleto_tb(stimulus) 
# Start time: 21:53:18 on May 30,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.processadorcompleto_tb(stimulus)
# Loading work.processadorcompleto(structural)
# Loading work.datapath(structural)
# Loading work.pc(behavioral)
# Loading work.imemory(behavioral)
# Loading work.pmux2_1(behavioral)
# Loading work.registers(behavioral)
# Loading work.signextend(behavioral)
# Loading work.alu(behavioral)
# Loading work.dmemory(behavioral)
# Loading work.controlunit(behavioral)
add wave -position end  sim:/processadorcompleto_tb/T_ProcessadorCompleto/F_datapath/T_PC/cntOut
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: celso  Hostname: DESKTOP-63JSPUM  ProcessID: 2176
#           Attempting to use alternate WLF file "./wlftdab5fb".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftdab5fb
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processadorcompleto_tb/T_ProcessadorCompleto/F_datapath/DMemory
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /processadorcompleto_tb/T_ProcessadorCompleto/F_datapath/ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processadorcompleto_tb/T_ProcessadorCompleto/F_datapath/Registers
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processadorcompleto_tb/T_ProcessadorCompleto/F_datapath/Registers
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /processadorcompleto_tb/T_ProcessadorCompleto/F_datapath/ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 50 ns  Iteration: 3  Instance: /processadorcompleto_tb/T_ProcessadorCompleto/F_datapath/DMemory
# End time: 22:33:51 on May 30,2020, Elapsed time: 0:40:33
# Errors: 0, Warnings: 8
