TimeQuest Timing Analyzer report for DE2_Media_Computer
Tue Jan 07 19:04:05 2020
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]'
 13. Slow Model Setup: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]'
 14. Slow Model Hold: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]'
 15. Slow Model Hold: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]'
 16. Slow Model Recovery: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]'
 17. Slow Model Recovery: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]'
 18. Slow Model Removal: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]'
 19. Slow Model Removal: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]'
 20. Slow Model Minimum Pulse Width: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]'
 21. Slow Model Minimum Pulse Width: 'CLOCK_50'
 22. Slow Model Minimum Pulse Width: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]'
 23. Slow Model Minimum Pulse Width: 'CLOCK_27'
 24. Slow Model Minimum Pulse Width: 'altera_reserved_tck'
 25. Setup Times
 26. Hold Times
 27. Clock to Output Times
 28. Minimum Clock to Output Times
 29. Output Enable Times
 30. Minimum Output Enable Times
 31. Output Disable Times
 32. Minimum Output Disable Times
 33. Fast Model Setup Summary
 34. Fast Model Hold Summary
 35. Fast Model Recovery Summary
 36. Fast Model Removal Summary
 37. Fast Model Minimum Pulse Width Summary
 38. Fast Model Setup: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]'
 39. Fast Model Setup: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]'
 40. Fast Model Hold: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]'
 41. Fast Model Hold: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]'
 42. Fast Model Recovery: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]'
 43. Fast Model Recovery: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]'
 44. Fast Model Removal: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]'
 45. Fast Model Removal: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]'
 46. Fast Model Minimum Pulse Width: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]'
 47. Fast Model Minimum Pulse Width: 'CLOCK_50'
 48. Fast Model Minimum Pulse Width: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]'
 49. Fast Model Minimum Pulse Width: 'CLOCK_27'
 50. Fast Model Minimum Pulse Width: 'altera_reserved_tck'
 51. Setup Times
 52. Hold Times
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. Output Enable Times
 56. Minimum Output Enable Times
 57. Output Disable Times
 58. Minimum Output Disable Times
 59. Multicorner Timing Analysis Summary
 60. Setup Times
 61. Hold Times
 62. Clock to Output Times
 63. Minimum Clock to Output Times
 64. Setup Transfers
 65. Hold Transfers
 66. Recovery Transfers
 67. Removal Transfers
 68. Report TCCS
 69. Report RSKM
 70. Unconstrained Paths
 71. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; DE2_Media_Computer                                                ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-8         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------+
; SDC File List                                                                                    ;
+--------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                ; Status ; Read at                  ;
+--------------------------------------------------------------+--------+--------------------------+
; DE2_Media_Computer.sdc                                       ; OK     ; Tue Jan 07 19:03:58 2020 ;
; nios_system/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Tue Jan 07 19:03:58 2020 ;
; nios_system/synthesis/submodules/nios_system_CPU.sdc         ; OK     ; Tue Jan 07 19:03:59 2020 ;
+--------------------------------------------------------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+---------------------------------------------------------------+-----------------------------------------------------------------+
; Clock Name                                                  ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                        ; Targets                                                         ;
+-------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+---------------------------------------------------------------+-----------------------------------------------------------------+
; altera_reserved_tck                                         ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                               ; { altera_reserved_tck }                                         ;
; CLOCK_27                                                    ; Base      ; 37.037  ; 27.0 MHz  ; 0.000  ; 18.518 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                               ; { CLOCK_27 }                                                    ;
; CLOCK_50                                                    ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                               ; { CLOCK_50 }                                                    ;
; NiosII|external_clocks|DE_Clock_Generator_Audio|pll|clk[1]  ; Generated ; 82.010  ; 12.19 MHz ; 0.000  ; 41.005 ; 50.00      ; 31        ; 14          ;       ;        ;           ;            ; false    ; CLOCK_27 ; NiosII|external_clocks|DE_Clock_Generator_Audio|pll|inclk[0]  ; { NiosII|external_clocks|DE_Clock_Generator_Audio|pll|clk[1] }  ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Generated ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|inclk[0] ; { NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] } ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[1] ; Generated ; 20.000  ; 50.0 MHz  ; -3.000 ; 7.000  ; 50.00      ; 1         ; 1           ; -54.0 ;        ;           ;            ; false    ; CLOCK_50 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|inclk[0] ; { NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[1] } ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Generated ; 40.000  ; 25.0 MHz  ; 20.000 ; 40.000 ; 50.00      ; 2         ; 1           ; 180.0 ;        ;           ;            ; false    ; CLOCK_50 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|inclk[0] ; { NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] } ;
+-------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+---------------------------------------------------------------+-----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                           ;
+------------+-----------------+-------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                  ; Note ;
+------------+-----------------+-------------------------------------------------------------+------+
; 70.61 MHz  ; 70.61 MHz       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;      ;
; 143.76 MHz ; 143.76 MHz      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;      ;
+------------+-----------------+-------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                             ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 5.837  ; 0.000         ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 33.044 ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                             ;
+-------------------------------------------------------------+-------+---------------+
; Clock                                                       ; Slack ; End Point TNS ;
+-------------------------------------------------------------+-------+---------------+
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.391 ; 0.000         ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.391 ; 0.000         ;
+-------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------+
; Slow Model Recovery Summary                                                          ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 3.969  ; 0.000         ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 18.296 ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------+
; Slow Model Removal Summary                                                           ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 1.728  ; 0.000         ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 21.438 ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                               ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 7.873  ; 0.000         ;
; CLOCK_50                                                    ; 10.000 ; 0.000         ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 17.873 ; 0.000         ;
; CLOCK_27                                                    ; 18.518 ; 0.000         ;
; altera_reserved_tck                                         ; 97.778 ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                                                                                                                       ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 5.837 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[26] ; nios_system:NiosII|nios_system_Video_In_DMA_Controller:video_in_dma_controller|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address[27] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.009      ; 14.208     ;
; 5.842 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[26] ; nios_system:NiosII|nios_system_Video_In_DMA_Controller:video_in_dma_controller|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address[31] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.030      ; 14.224     ;
; 5.842 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[26] ; nios_system:NiosII|nios_system_Video_In_DMA_Controller:video_in_dma_controller|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address[30] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.030      ; 14.224     ;
; 5.842 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[26] ; nios_system:NiosII|nios_system_Video_In_DMA_Controller:video_in_dma_controller|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address[24] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.030      ; 14.224     ;
; 5.842 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[26] ; nios_system:NiosII|nios_system_Video_In_DMA_Controller:video_in_dma_controller|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address[28] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.030      ; 14.224     ;
; 5.842 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[26] ; nios_system:NiosII|nios_system_Video_In_DMA_Controller:video_in_dma_controller|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address[29] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.030      ; 14.224     ;
; 5.842 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[26] ; nios_system:NiosII|nios_system_Video_In_DMA_Controller:video_in_dma_controller|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address[25] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.030      ; 14.224     ;
; 5.842 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[26] ; nios_system:NiosII|nios_system_Video_In_DMA_Controller:video_in_dma_controller|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address[26] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.030      ; 14.224     ;
; 5.902 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[19] ; nios_system:NiosII|nios_system_Video_In_DMA_Controller:video_in_dma_controller|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address[27] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.007     ; 14.127     ;
; 5.907 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[19] ; nios_system:NiosII|nios_system_Video_In_DMA_Controller:video_in_dma_controller|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address[31] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.014      ; 14.143     ;
; 5.907 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[19] ; nios_system:NiosII|nios_system_Video_In_DMA_Controller:video_in_dma_controller|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address[30] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.014      ; 14.143     ;
; 5.907 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[19] ; nios_system:NiosII|nios_system_Video_In_DMA_Controller:video_in_dma_controller|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address[24] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.014      ; 14.143     ;
; 5.907 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[19] ; nios_system:NiosII|nios_system_Video_In_DMA_Controller:video_in_dma_controller|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address[28] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.014      ; 14.143     ;
; 5.907 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[19] ; nios_system:NiosII|nios_system_Video_In_DMA_Controller:video_in_dma_controller|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address[29] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.014      ; 14.143     ;
; 5.907 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[19] ; nios_system:NiosII|nios_system_Video_In_DMA_Controller:video_in_dma_controller|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address[25] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.014      ; 14.143     ;
; 5.907 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[19] ; nios_system:NiosII|nios_system_Video_In_DMA_Controller:video_in_dma_controller|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address[26] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.014      ; 14.143     ;
; 5.979 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[21] ; nios_system:NiosII|nios_system_Video_In_DMA_Controller:video_in_dma_controller|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address[27] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.009      ; 14.066     ;
; 5.984 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[21] ; nios_system:NiosII|nios_system_Video_In_DMA_Controller:video_in_dma_controller|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address[31] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.030      ; 14.082     ;
; 5.984 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[21] ; nios_system:NiosII|nios_system_Video_In_DMA_Controller:video_in_dma_controller|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address[30] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.030      ; 14.082     ;
; 5.984 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[21] ; nios_system:NiosII|nios_system_Video_In_DMA_Controller:video_in_dma_controller|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address[24] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.030      ; 14.082     ;
; 5.984 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[21] ; nios_system:NiosII|nios_system_Video_In_DMA_Controller:video_in_dma_controller|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address[28] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.030      ; 14.082     ;
; 5.984 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[21] ; nios_system:NiosII|nios_system_Video_In_DMA_Controller:video_in_dma_controller|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address[29] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.030      ; 14.082     ;
; 5.984 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[21] ; nios_system:NiosII|nios_system_Video_In_DMA_Controller:video_in_dma_controller|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address[25] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.030      ; 14.082     ;
; 5.984 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[21] ; nios_system:NiosII|nios_system_Video_In_DMA_Controller:video_in_dma_controller|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address[26] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.030      ; 14.082     ;
; 5.986 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[26] ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_1[27]                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.016     ; 14.034     ;
; 5.986 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[26] ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_1[39]                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.016     ; 14.034     ;
; 5.986 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[26] ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_1[31]                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.016     ; 14.034     ;
; 6.021 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[26] ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_1[2]                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.003      ; 14.018     ;
; 6.021 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[26] ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_1[7]                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.003      ; 14.018     ;
; 6.021 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[26] ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_1[10]                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.003      ; 14.018     ;
; 6.021 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[26] ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_1[12]                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.003      ; 14.018     ;
; 6.021 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[26] ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_1[14]                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.003      ; 14.018     ;
; 6.021 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[26] ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_1[3]                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.003      ; 14.018     ;
; 6.021 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[26] ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_1[9]                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.003      ; 14.018     ;
; 6.033 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[26] ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_003|data_reg[11]                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.029      ; 14.032     ;
; 6.033 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[26] ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_003|address_reg[14]                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.029      ; 14.032     ;
; 6.035 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[26] ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_1[17]                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.003      ; 14.004     ;
; 6.035 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[26] ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_1[16]                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.003      ; 14.004     ;
; 6.042 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[26] ; nios_system:NiosII|nios_system_Video_In_DMA_Controller:video_in_dma_controller|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address[1]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.024      ; 14.018     ;
; 6.042 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[26] ; nios_system:NiosII|nios_system_Video_In_DMA_Controller:video_in_dma_controller|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address[3]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.024      ; 14.018     ;
; 6.042 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[26] ; nios_system:NiosII|nios_system_Video_In_DMA_Controller:video_in_dma_controller|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address[7]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.024      ; 14.018     ;
; 6.042 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[26] ; nios_system:NiosII|nios_system_Video_In_DMA_Controller:video_in_dma_controller|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address[6]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.024      ; 14.018     ;
; 6.042 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[26] ; nios_system:NiosII|nios_system_Video_In_DMA_Controller:video_in_dma_controller|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address[4]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.024      ; 14.018     ;
; 6.042 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[26] ; nios_system:NiosII|nios_system_Video_In_DMA_Controller:video_in_dma_controller|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address[0]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.024      ; 14.018     ;
; 6.042 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[26] ; nios_system:NiosII|nios_system_Video_In_DMA_Controller:video_in_dma_controller|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address[5]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.024      ; 14.018     ;
; 6.042 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[26] ; nios_system:NiosII|nios_system_Video_In_DMA_Controller:video_in_dma_controller|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address[2]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.024      ; 14.018     ;
; 6.043 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[7]  ; nios_system:NiosII|nios_system_Video_In_DMA_Controller:video_in_dma_controller|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address[27] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.010     ; 13.983     ;
; 6.048 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[7]  ; nios_system:NiosII|nios_system_Video_In_DMA_Controller:video_in_dma_controller|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address[31] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.011      ; 13.999     ;
; 6.048 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[7]  ; nios_system:NiosII|nios_system_Video_In_DMA_Controller:video_in_dma_controller|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address[30] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.011      ; 13.999     ;
; 6.048 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[7]  ; nios_system:NiosII|nios_system_Video_In_DMA_Controller:video_in_dma_controller|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address[24] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.011      ; 13.999     ;
; 6.048 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[7]  ; nios_system:NiosII|nios_system_Video_In_DMA_Controller:video_in_dma_controller|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address[28] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.011      ; 13.999     ;
; 6.048 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[7]  ; nios_system:NiosII|nios_system_Video_In_DMA_Controller:video_in_dma_controller|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address[29] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.011      ; 13.999     ;
; 6.048 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[7]  ; nios_system:NiosII|nios_system_Video_In_DMA_Controller:video_in_dma_controller|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address[25] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.011      ; 13.999     ;
; 6.048 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[7]  ; nios_system:NiosII|nios_system_Video_In_DMA_Controller:video_in_dma_controller|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address[26] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.011      ; 13.999     ;
; 6.051 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[19] ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_1[27]                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.032     ; 13.953     ;
; 6.051 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[19] ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_1[39]                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.032     ; 13.953     ;
; 6.051 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[19] ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_1[31]                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.032     ; 13.953     ;
; 6.086 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[19] ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_1[2]                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.013     ; 13.937     ;
; 6.086 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[19] ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_1[7]                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.013     ; 13.937     ;
; 6.086 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[19] ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_1[10]                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.013     ; 13.937     ;
; 6.086 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[19] ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_1[12]                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.013     ; 13.937     ;
; 6.086 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[19] ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_1[14]                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.013     ; 13.937     ;
; 6.086 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[19] ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_1[3]                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.013     ; 13.937     ;
; 6.086 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[19] ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_1[9]                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.013     ; 13.937     ;
; 6.098 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[19] ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_003|data_reg[11]                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.013      ; 13.951     ;
; 6.098 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[19] ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_003|address_reg[14]                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.013      ; 13.951     ;
; 6.100 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[19] ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_1[17]                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.013     ; 13.923     ;
; 6.100 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[19] ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_1[16]                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.013     ; 13.923     ;
; 6.107 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[19] ; nios_system:NiosII|nios_system_Video_In_DMA_Controller:video_in_dma_controller|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address[1]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.008      ; 13.937     ;
; 6.107 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[19] ; nios_system:NiosII|nios_system_Video_In_DMA_Controller:video_in_dma_controller|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address[3]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.008      ; 13.937     ;
; 6.107 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[19] ; nios_system:NiosII|nios_system_Video_In_DMA_Controller:video_in_dma_controller|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address[7]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.008      ; 13.937     ;
; 6.107 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[19] ; nios_system:NiosII|nios_system_Video_In_DMA_Controller:video_in_dma_controller|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address[6]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.008      ; 13.937     ;
; 6.107 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[19] ; nios_system:NiosII|nios_system_Video_In_DMA_Controller:video_in_dma_controller|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address[4]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.008      ; 13.937     ;
; 6.107 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[19] ; nios_system:NiosII|nios_system_Video_In_DMA_Controller:video_in_dma_controller|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address[0]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.008      ; 13.937     ;
; 6.107 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[19] ; nios_system:NiosII|nios_system_Video_In_DMA_Controller:video_in_dma_controller|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address[5]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.008      ; 13.937     ;
; 6.107 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[19] ; nios_system:NiosII|nios_system_Video_In_DMA_Controller:video_in_dma_controller|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address[2]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.008      ; 13.937     ;
; 6.108 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[26] ; nios_system:NiosII|accelerator:avrage_hardware_0|AVM_AVALONMASTER_MAGNITUDE:AVM_AVALONMASTER_MAGNITUDE_INST|writedata[18]                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.003     ; 13.925     ;
; 6.108 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[26] ; nios_system:NiosII|accelerator:avrage_hardware_0|AVM_AVALONMASTER_MAGNITUDE:AVM_AVALONMASTER_MAGNITUDE_INST|writedata[22]                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.003     ; 13.925     ;
; 6.108 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[26] ; nios_system:NiosII|accelerator:avrage_hardware_0|AVM_AVALONMASTER_MAGNITUDE:AVM_AVALONMASTER_MAGNITUDE_INST|writedata[23]                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.003     ; 13.925     ;
; 6.108 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[26] ; nios_system:NiosII|accelerator:avrage_hardware_0|AVM_AVALONMASTER_MAGNITUDE:AVM_AVALONMASTER_MAGNITUDE_INST|writedata[15]                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.003     ; 13.925     ;
; 6.108 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[26] ; nios_system:NiosII|accelerator:avrage_hardware_0|AVM_AVALONMASTER_MAGNITUDE:AVM_AVALONMASTER_MAGNITUDE_INST|writedata[19]                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.003     ; 13.925     ;
; 6.108 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[26] ; nios_system:NiosII|accelerator:avrage_hardware_0|AVM_AVALONMASTER_MAGNITUDE:AVM_AVALONMASTER_MAGNITUDE_INST|writedata[20]                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.003     ; 13.925     ;
; 6.116 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[26] ; nios_system:NiosII|accelerator:avrage_hardware_0|AVM_AVALONMASTER_MAGNITUDE:AVM_AVALONMASTER_MAGNITUDE_INST|writedata[5]                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.001     ; 13.919     ;
; 6.116 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[26] ; nios_system:NiosII|accelerator:avrage_hardware_0|AVM_AVALONMASTER_MAGNITUDE:AVM_AVALONMASTER_MAGNITUDE_INST|writedata[6]                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.001     ; 13.919     ;
; 6.116 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[26] ; nios_system:NiosII|accelerator:avrage_hardware_0|AVM_AVALONMASTER_MAGNITUDE:AVM_AVALONMASTER_MAGNITUDE_INST|writedata[7]                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.001     ; 13.919     ;
; 6.116 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[26] ; nios_system:NiosII|accelerator:avrage_hardware_0|AVM_AVALONMASTER_MAGNITUDE:AVM_AVALONMASTER_MAGNITUDE_INST|writedata[8]                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.001     ; 13.919     ;
; 6.116 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[26] ; nios_system:NiosII|accelerator:avrage_hardware_0|AVM_AVALONMASTER_MAGNITUDE:AVM_AVALONMASTER_MAGNITUDE_INST|writedata[17]                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.001     ; 13.919     ;
; 6.116 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[26] ; nios_system:NiosII|accelerator:avrage_hardware_0|AVM_AVALONMASTER_MAGNITUDE:AVM_AVALONMASTER_MAGNITUDE_INST|writedata[9]                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.001     ; 13.919     ;
; 6.128 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[21] ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_1[27]                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.016     ; 13.892     ;
; 6.128 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[21] ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_1[39]                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.016     ; 13.892     ;
; 6.128 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[21] ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_1[31]                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.016     ; 13.892     ;
; 6.138 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[18] ; nios_system:NiosII|nios_system_Video_In_DMA_Controller:video_in_dma_controller|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address[27] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.007     ; 13.891     ;
; 6.139 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[26] ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_0[2]                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.003      ; 13.900     ;
; 6.139 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[26] ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_0[7]                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.003      ; 13.900     ;
; 6.139 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[26] ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_0[10]                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.003      ; 13.900     ;
; 6.139 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[26] ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_0[12]                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.003      ; 13.900     ;
; 6.139 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[26] ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_0[14]                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.003      ; 13.900     ;
; 6.139 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[26] ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_0[3]                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.003      ; 13.900     ;
; 6.139 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[26] ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_0[9]                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.003      ; 13.900     ;
; 6.143 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[18] ; nios_system:NiosII|nios_system_Video_In_DMA_Controller:video_in_dma_controller|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address[31] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.014      ; 13.907     ;
+-------+--------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                   ; To Node                                                                                                                                                      ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 33.044 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 6.902      ;
; 33.044 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 6.902      ;
; 33.044 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 6.902      ;
; 33.044 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 6.902      ;
; 33.044 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 6.902      ;
; 33.044 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 6.902      ;
; 33.044 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 6.902      ;
; 33.046 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 6.900      ;
; 33.046 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 6.900      ;
; 33.046 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 6.900      ;
; 33.046 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 6.900      ;
; 33.046 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 6.900      ;
; 33.046 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 6.900      ;
; 33.046 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 6.900      ;
; 33.350 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 6.596      ;
; 33.350 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 6.596      ;
; 33.350 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 6.596      ;
; 33.350 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 6.596      ;
; 33.350 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 6.596      ;
; 33.350 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 6.596      ;
; 33.350 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 6.596      ;
; 33.736 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 6.210      ;
; 33.736 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 6.210      ;
; 33.736 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 6.210      ;
; 33.736 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 6.210      ;
; 33.736 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 6.210      ;
; 33.736 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 6.210      ;
; 33.736 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 6.210      ;
; 33.744 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 6.202      ;
; 33.744 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 6.202      ;
; 33.744 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 6.202      ;
; 33.744 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 6.202      ;
; 33.744 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 6.202      ;
; 33.744 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 6.202      ;
; 33.744 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 6.202      ;
; 33.766 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 6.180      ;
; 33.766 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 6.180      ;
; 33.766 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 6.180      ;
; 33.766 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 6.180      ;
; 33.766 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 6.180      ;
; 33.766 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 6.180      ;
; 33.766 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 6.180      ;
; 34.035 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[7]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.091     ; 5.910      ;
; 34.035 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[5]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.091     ; 5.910      ;
; 34.035 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.091     ; 5.910      ;
; 34.035 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[7]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.091     ; 5.910      ;
; 34.035 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[7]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.091     ; 5.910      ;
; 34.035 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[7]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.091     ; 5.910      ;
; 34.035 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[7]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.091     ; 5.910      ;
; 34.035 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[7]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.091     ; 5.910      ;
; 34.035 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[7]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.091     ; 5.910      ;
; 34.035 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[5]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.091     ; 5.910      ;
; 34.035 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[5]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.091     ; 5.910      ;
; 34.035 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[5]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.091     ; 5.910      ;
; 34.035 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[5]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.091     ; 5.910      ;
; 34.035 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[5]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.091     ; 5.910      ;
; 34.035 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[5]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.091     ; 5.910      ;
; 34.035 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.091     ; 5.910      ;
; 34.035 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.091     ; 5.910      ;
; 34.035 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.091     ; 5.910      ;
; 34.035 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.091     ; 5.910      ;
; 34.035 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.091     ; 5.910      ;
; 34.035 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.091     ; 5.910      ;
; 34.308 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 5.639      ;
; 34.308 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[3]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 5.639      ;
; 34.308 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[1]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 5.639      ;
; 34.308 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[0]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 5.639      ;
; 34.308 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[2]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 5.639      ;
; 34.308 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 5.639      ;
; 34.308 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 5.639      ;
; 34.308 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 5.639      ;
; 34.308 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 5.639      ;
; 34.308 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 5.639      ;
; 34.308 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 5.639      ;
; 34.308 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[3]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 5.639      ;
; 34.308 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[3]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 5.639      ;
; 34.308 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[3]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 5.639      ;
; 34.308 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[3]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 5.639      ;
; 34.308 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[3]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 5.639      ;
; 34.308 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[3]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 5.639      ;
; 34.308 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[1]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 5.639      ;
; 34.308 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[1]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 5.639      ;
; 34.308 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[1]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 5.639      ;
; 34.308 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[1]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 5.639      ;
; 34.308 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[1]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 5.639      ;
; 34.308 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[1]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 5.639      ;
; 34.308 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[0]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 5.639      ;
; 34.308 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[0]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 5.639      ;
; 34.308 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[0]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 5.639      ;
; 34.308 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[0]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 5.639      ;
; 34.308 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[0]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 5.639      ;
; 34.308 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[0]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 5.639      ;
; 34.308 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[2]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 5.639      ;
; 34.308 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[2]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 5.639      ;
; 34.308 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[2]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 5.639      ;
; 34.308 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[2]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 5.639      ;
; 34.308 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[2]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 5.639      ;
; 34.308 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[2]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 5.639      ;
; 34.318 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 5.628      ;
; 34.318 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.090     ; 5.628      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                          ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.391 ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_cnt[0]                                                                                                                                                              ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_cnt[0]                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_cnt[1]                                                                                                                                                              ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_cnt[1]                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_cnt[2]                                                                                                                                                              ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_cnt[2]                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                    ; nios_system:NiosII|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[2]                                                                                                 ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[2]                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_refs[0]                                                                                                                                                             ; nios_system:NiosII|nios_system_SDRAM:sdram|i_refs[0]                                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_refs[1]                                                                                                                                                             ; nios_system:NiosII|nios_system_SDRAM:sdram|i_refs[1]                                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_refs[2]                                                                                                                                                             ; nios_system:NiosII|nios_system_SDRAM:sdram|i_refs[2]                                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_count[0]                                                                                                                                                            ; nios_system:NiosII|nios_system_SDRAM:sdram|i_count[0]                                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_count[2]                                                                                                                                                            ; nios_system:NiosII|nios_system_SDRAM:sdram|i_count[2]                                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_count[1]                                                                                                                                                            ; nios_system:NiosII|nios_system_SDRAM:sdram|i_count[1]                                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_next.000                                                                                                                                                            ; nios_system:NiosII|nios_system_SDRAM:sdram|i_next.000                                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_state.000                                                                                                                                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|i_state.000                                                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_next.101                                                                                                                                                            ; nios_system:NiosII|nios_system_SDRAM:sdram|i_next.101                                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_state.101                                                                                                                                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|i_state.101                                                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_SDRAM:sdram|init_done                                                                                                                                                             ; nios_system:NiosII|nios_system_SDRAM:sdram|init_done                                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]                                                                            ; nios_system:NiosII|altera_avalon_sc_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                                 ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_state.000100000                                                                                                                                                     ; nios_system:NiosII|nios_system_SDRAM:sdram|m_state.000100000                                                                                                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_count[1]                                                                                                                                                            ; nios_system:NiosII|nios_system_SDRAM:sdram|m_count[1]                                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[1]                                                                                                 ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[1]                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0]                                                                                                 ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0]                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[2]                                                                                                 ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[2]                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|wr_address                                                                              ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|wr_address                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_CPU:cpu|A_ci_multi_start~reg0                                                                                                                                                     ; nios_system:NiosII|nios_system_CPU:cpu|A_ci_multi_start~reg0                                                                                                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_CPU:cpu|A_ci_multi_stall                                                                                                                                                          ; nios_system:NiosII|nios_system_CPU:cpu|A_ci_multi_stall                                                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][110]                                                                                    ; nios_system:NiosII|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][110]                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter|endofpacket_reg                                                                                                                                     ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter|endofpacket_reg                                                                                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                            ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_cmd_xbar_mux_001:cmd_xbar_mux_001|prev_request[0]                                                                                                                                 ; nios_system:NiosII|nios_system_cmd_xbar_mux_001:cmd_xbar_mux_001|prev_request[0]                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_001|endofpacket_reg                                                                                                                                 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_001|endofpacket_reg                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_001|count[0]                                                                                                                                        ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_001|count[0]                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][92]                                                                                                  ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][92]                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                                                               ; nios_system:NiosII|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                                   ; nios_system:NiosII|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_cnt[0]                                                                                                                                                         ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_cnt[0]                                                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_CPU:cpu|i_read~reg0                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|i_read~reg0                                                                                                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                             ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                                                       ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_005|byteen_reg[1]                                                                                                                                   ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_005|byteen_reg[1]                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_001|use_reg                                                                                                                                         ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_001|use_reg                                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:vga_char_buffer_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                 ; nios_system:NiosII|altera_avalon_sc_fifo:vga_char_buffer_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:vga_char_buffer_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                 ; nios_system:NiosII|altera_avalon_sc_fifo:vga_char_buffer_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|count[0]                                                                                                                                        ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|count[0]                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|count[1]                                                                                                                                        ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|count[1]                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|use_reg                                                                                                                                         ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|use_reg                                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:vga_char_buffer_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                  ; nios_system:NiosII|altera_avalon_sc_fifo:vga_char_buffer_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:vga_char_buffer_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][10]                                                                  ; nios_system:NiosII|altera_avalon_sc_fifo:vga_char_buffer_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][10]                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|address_reg[1]                                                                                                                                  ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|address_reg[1]                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:vga_char_buffer_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][9]                                                                   ; nios_system:NiosII|altera_avalon_sc_fifo:vga_char_buffer_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][9]                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_slave_agent:vga_char_buffer_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0] ; nios_system:NiosII|altera_merlin_slave_agent:vga_char_buffer_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|endofpacket_reg                                                                                                                                 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|endofpacket_reg                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:vga_char_buffer_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                  ; nios_system:NiosII|altera_avalon_sc_fifo:vga_char_buffer_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|count[0]                                                                                                                                        ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|count[0]                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|count[1]                                                                                                                                        ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|count[1]                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|use_reg                                                                                                                                         ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|use_reg                                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_0_WAIT_POWER_UP                                                  ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_0_WAIT_POWER_UP                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_3_DONE                                                           ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_3_DONE                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|initialize_lcd_display                                                                                                                                ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|initialize_lcd_display                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|s_lcd_controller.LCD_STATE_1_INITIALIZE                                                                                                               ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|s_lcd_controller.LCD_STATE_1_INITIALIZE                                                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                            ; nios_system:NiosII|altera_avalon_sc_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|address_reg[0]                                                                                                                                  ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|address_reg[0]                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|address_reg[1]                                                                                                                                  ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|address_reg[1]                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][10]                                                                            ; nios_system:NiosII|altera_avalon_sc_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][10]                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][9]                                                                             ; nios_system:NiosII|altera_avalon_sc_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][9]                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                            ; nios_system:NiosII|altera_avalon_sc_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|endofpacket_reg                                                                                                                                 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|endofpacket_reg                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_009|data_reg[17]                                                                                                                                    ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_009|data_reg[17]                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:video_in_dma_controller_avalon_dma_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                         ; nios_system:NiosII|altera_avalon_sc_fifo:video_in_dma_controller_avalon_dma_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Video_In_DMA_Controller:video_in_dma_controller|altera_up_video_dma_control_slave:DMA_Control_Slave|dma_enabled                                                                   ; nios_system:NiosII|nios_system_Video_In_DMA_Controller:video_in_dma_controller|altera_up_video_dma_control_slave:DMA_Control_Slave|dma_enabled                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]            ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]            ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]            ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]            ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]            ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]            ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]            ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]            ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Video_In_CSC:video_in_csc|valid                                                                                                                                                   ; nios_system:NiosII|nios_system_Video_In_CSC:video_in_csc|valid                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Video_In_Clipper:video_in_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_2_ADD_MISSING_PART                                                         ; nios_system:NiosII|nios_system_Video_In_Clipper:video_in_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_2_ADD_MISSING_PART                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Video_In_Clipper:video_in_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|inner_width_valid                              ; nios_system:NiosII|nios_system_Video_In_Clipper:video_in_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|inner_width_valid                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Video_In_Clipper:video_in_clipper|altera_up_video_clipper_drop:Clipper_Drop|stream_out_valid                                                                                      ; nios_system:NiosII|nios_system_Video_In_Clipper:video_in_clipper|altera_up_video_clipper_drop:Clipper_Drop|stream_out_valid                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Video_In_Clipper:video_in_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_startofpacket                                                                                ; nios_system:NiosII|nios_system_Video_In_Clipper:video_in_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_startofpacket                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Video_In_Scaler:video_in_scaler|altera_up_video_scaler_shrink:Shrink_Frame|stream_out_valid                                                                                       ; nios_system:NiosII|nios_system_Video_In_Scaler:video_in_scaler|altera_up_video_scaler_shrink:Shrink_Frame|stream_out_valid                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|pending_reads[0]                                                                                                                                ; nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|pending_reads[0]                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|full_dff                                                                    ; nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|full_dff                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|scfifo:Image_Buffer|scfifo_70a1:auto_generated|dffe_af                                                                                          ; nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|scfifo:Image_Buffer|scfifo_70a1:auto_generated|dffe_af                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|s_pixel_buffer.STATE_3_MAX_PENDING_READS_STALL                                                                                                  ; nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|s_pixel_buffer.STATE_3_MAX_PENDING_READS_STALL                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|s_pixel_buffer.STATE_1_WAIT_FOR_LAST_PIXEL                                                                                                      ; nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|s_pixel_buffer.STATE_1_WAIT_FOR_LAST_PIXEL                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|scfifo:Image_Buffer|scfifo_70a1:auto_generated|dffe_nae                                                                                         ; nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|scfifo:Image_Buffer|scfifo_70a1:auto_generated|dffe_nae                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_cmd_xbar_mux_001:cmd_xbar_mux_016|prev_request[1]                                                                                                                                 ; nios_system:NiosII|nios_system_cmd_xbar_mux_001:cmd_xbar_mux_016|prev_request[1]                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_003|use_reg                                                                                                                                         ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_003|use_reg                                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_003|count[0]                                                                                                                                        ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_003|count[0]                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_003|endofpacket_reg                                                                                                                                 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_003|endofpacket_reg                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_cmd_xbar_mux_001:cmd_xbar_mux_016|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                ; nios_system:NiosII|nios_system_cmd_xbar_mux_001:cmd_xbar_mux_016|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][91]                                                                                    ; nios_system:NiosII|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][91]                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[2]                                                                                 ; nios_system:NiosII|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[2]                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][52]                                                                                    ; nios_system:NiosII|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][52]                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][73]                                                                                    ; nios_system:NiosII|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][73]                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][72]                                                                                    ; nios_system:NiosII|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][72]                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                      ; To Node                                                                                                                                                                        ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.391 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                            ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.516 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.782      ;
; 0.517 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                          ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.783      ;
; 0.521 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.787      ;
; 0.534 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.800      ;
; 0.540 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.806      ;
; 0.550 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.816      ;
; 0.552 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.818      ;
; 0.552 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.818      ;
; 0.560 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5                         ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.826      ;
; 0.568 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.834      ;
; 0.575 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.841      ;
; 0.655 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.921      ;
; 0.661 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe17a[4] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe18a[4] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.927      ;
; 0.664 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe17a[2] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe18a[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.930      ;
; 0.665 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe17a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe18a[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.931      ;
; 0.666 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe17a[1] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe18a[1] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.932      ;
; 0.669 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1                   ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.935      ;
; 0.683 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.949      ;
; 0.686 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.952      ;
; 0.715 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.001      ; 0.982      ;
; 0.732 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[1]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.001      ; 0.999      ;
; 0.738 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[0]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.001      ; 1.005      ;
; 0.740 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.006      ;
; 0.743 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.009      ;
; 0.743 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.009      ;
; 0.746 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.012      ;
; 0.749 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.015      ;
; 0.752 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.018      ;
; 0.753 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.019      ;
; 0.755 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.021      ;
; 0.755 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.021      ;
; 0.756 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.022      ;
; 0.756 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.022      ;
; 0.772 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.038      ;
; 0.796 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                          ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.062      ;
; 0.804 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.070      ;
; 0.806 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.072      ;
; 0.807 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.073      ;
; 0.809 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.075      ;
; 0.810 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.076      ;
; 0.810 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.076      ;
; 0.812 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0                   ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.078      ;
; 0.816 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.082      ;
; 0.821 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.087      ;
; 0.825 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.001      ; 1.092      ;
; 0.828 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.094      ;
; 0.830 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.096      ;
; 0.831 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.097      ;
; 0.835 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.101      ;
; 0.837 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.103      ;
; 0.837 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.103      ;
; 0.838 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.104      ;
; 0.840 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe17a[5] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe18a[5] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.106      ;
; 0.841 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.107      ;
; 0.849 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.115      ;
; 0.856 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.122      ;
; 0.856 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.122      ;
; 0.858 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.124      ;
; 0.860 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.126      ;
; 0.861 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.127      ;
; 0.863 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.129      ;
; 0.865 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.131      ;
; 0.867 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.133      ;
; 0.868 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5                         ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.134      ;
; 0.869 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[2]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.001      ; 1.136      ;
; 0.869 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.135      ;
; 0.870 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[3]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.001      ; 1.137      ;
; 0.874 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.140      ;
; 0.879 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.145      ;
; 0.880 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.146      ;
; 0.906 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.090      ; 1.230      ;
; 0.911 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.090      ; 1.235      ;
; 0.913 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.090      ; 1.237      ;
; 0.913 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.090      ; 1.237      ;
; 0.933 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.090      ; 1.257      ;
; 0.956 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.001     ; 1.221      ;
; 0.957 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                            ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.223      ;
; 0.958 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.090      ; 1.282      ;
; 0.962 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                            ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.228      ;
; 0.984 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[8]                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.250      ;
; 0.985 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.251      ;
; 0.986 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.252      ;
; 0.991 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[7]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.001     ; 1.256      ;
; 1.019 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.285      ;
; 1.029 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.001      ; 1.296      ;
; 1.049 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                          ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[3]                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.001      ; 1.153      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                                         ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 3.969  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[24]                                                                                                                                                                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.062     ; 6.005      ;
; 3.969  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[8]                                                                                                                                                                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.062     ; 6.005      ;
; 3.969  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[4]                                                                                                                                                                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.062     ; 6.005      ;
; 3.969  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[20]                                                                                                                                                                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.062     ; 6.005      ;
; 3.969  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[28]                                                                                                                                                                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.062     ; 6.005      ;
; 3.969  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[12]                                                                                                                                                                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.062     ; 6.005      ;
; 3.969  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[16]                                                                                                                                                                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.062     ; 6.005      ;
; 3.969  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[0]                                                                                                                                                                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.062     ; 6.005      ;
; 3.970  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[3]                                                                                                                                                                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.044     ; 6.022      ;
; 3.970  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[19]                                                                                                                                                                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.044     ; 6.022      ;
; 3.970  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[11]                                                                                                                                                                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.044     ; 6.022      ;
; 3.970  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[27]                                                                                                                                                                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.044     ; 6.022      ;
; 3.970  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[23]                                                                                                                                                                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.044     ; 6.022      ;
; 3.970  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[15]                                                                                                                                                                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.044     ; 6.022      ;
; 3.970  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[31]                                                                                                                                                                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.044     ; 6.022      ;
; 3.970  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[30]                                                                                                                                                                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.040     ; 6.026      ;
; 3.970  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[14]                                                                                                                                                                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.040     ; 6.026      ;
; 3.970  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[6]                                                                                                                                                                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.040     ; 6.026      ;
; 3.970  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[22]                                                                                                                                                                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.040     ; 6.026      ;
; 3.970  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[7]                                                                                                                                                                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.044     ; 6.022      ;
; 3.970  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[2]                                                                                                                                                                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.040     ; 6.026      ;
; 3.970  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[18]                                                                                                                                                                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.040     ; 6.026      ;
; 3.970  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[26]                                                                                                                                                                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.040     ; 6.026      ;
; 3.970  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[10]                                                                                                                                                                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.040     ; 6.026      ;
; 3.989  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[9]                                                                                                                                                                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.049     ; 5.998      ;
; 3.989  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[17]                                                                                                                                                                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.049     ; 5.998      ;
; 3.989  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[1]                                                                                                                                                                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.049     ; 5.998      ;
; 3.989  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[25]                                                                                                                                                                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.049     ; 5.998      ;
; 3.989  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[21]                                                                                                                                                                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.049     ; 5.998      ;
; 3.989  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[5]                                                                                                                                                                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.049     ; 5.998      ;
; 3.989  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[13]                                                                                                                                                                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.049     ; 5.998      ;
; 3.989  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[29]                                                                                                                                                                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.049     ; 5.998      ;
; 8.317  ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.000      ; 1.719      ;
; 8.317  ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.000      ; 1.719      ;
; 8.317  ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.000      ; 1.719      ;
; 8.317  ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.000      ; 1.719      ;
; 8.317  ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.000      ; 1.719      ;
; 8.317  ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.000      ; 1.719      ;
; 8.317  ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.000      ; 1.719      ;
; 8.317  ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.000      ; 1.719      ;
; 8.317  ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.000      ; 1.719      ;
; 8.317  ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.000      ; 1.719      ;
; 8.317  ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.000      ; 1.719      ;
; 8.739  ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|p0addr                                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.000      ; 1.297      ;
; 13.306 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out8                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.008     ; 6.639      ;
; 13.306 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out8~DATAOUT1                                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.008     ; 6.639      ;
; 13.306 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out8~DATAOUT2                                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.008     ; 6.639      ;
; 13.306 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out8~DATAOUT3                                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.008     ; 6.639      ;
; 13.306 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out8~DATAOUT4                                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.008     ; 6.639      ;
; 13.306 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out8~DATAOUT5                                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.008     ; 6.639      ;
; 13.306 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out8~DATAOUT6                                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.008     ; 6.639      ;
; 13.306 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out8~DATAOUT7                                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.008     ; 6.639      ;
; 13.306 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out8~DATAOUT8                                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.008     ; 6.639      ;
; 13.306 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out8~DATAOUT9                                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.008     ; 6.639      ;
; 13.306 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out8~DATAOUT10                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.008     ; 6.639      ;
; 13.306 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out8~DATAOUT11                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.008     ; 6.639      ;
; 13.325 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.028      ; 6.656      ;
; 13.325 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.028      ; 6.656      ;
; 13.325 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.028      ; 6.656      ;
; 13.325 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.028      ; 6.656      ;
; 13.325 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.028      ; 6.656      ;
; 13.325 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.028      ; 6.656      ;
; 13.325 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.028      ; 6.656      ;
; 13.325 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.028      ; 6.656      ;
; 13.325 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.028      ; 6.656      ;
; 13.325 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.028      ; 6.656      ;
; 13.325 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.028      ; 6.656      ;
; 13.325 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.028      ; 6.656      ;
; 13.325 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.028      ; 6.656      ;
; 13.325 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.028      ; 6.656      ;
; 13.325 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.028      ; 6.656      ;
; 13.325 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.028      ; 6.656      ;
; 13.325 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.025      ; 6.653      ;
; 13.325 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.025      ; 6.653      ;
; 13.325 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.025      ; 6.653      ;
; 13.325 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.025      ; 6.653      ;
; 13.325 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.025      ; 6.653      ;
; 13.325 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.025      ; 6.653      ;
; 13.325 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.025      ; 6.653      ;
; 13.325 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.025      ; 6.653      ;
; 13.325 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.025      ; 6.653      ;
; 13.325 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.025      ; 6.653      ;
; 13.325 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.025      ; 6.653      ;
; 13.325 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.025      ; 6.653      ;
; 13.325 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.025      ; 6.653      ;
; 13.325 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.025      ; 6.653      ;
; 13.325 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.025      ; 6.653      ;
; 13.325 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.025      ; 6.653      ;
; 13.325 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.025      ; 6.653      ;
; 13.325 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.025      ; 6.653      ;
; 13.325 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.025      ; 6.653      ;
; 13.325 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.025      ; 6.653      ;
; 13.325 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.025      ; 6.653      ;
; 13.325 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.025      ; 6.653      ;
; 13.325 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.025      ; 6.653      ;
; 13.325 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.025      ; 6.653      ;
; 13.325 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.025      ; 6.653      ;
; 13.325 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.025      ; 6.653      ;
; 13.325 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.025      ; 6.653      ;
; 13.325 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.025      ; 6.653      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                        ; To Node                                                                                                                                                      ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 18.296 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -0.004     ; 1.736      ;
; 18.296 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -0.004     ; 1.736      ;
; 18.296 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -0.004     ; 1.736      ;
; 18.296 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -0.004     ; 1.736      ;
; 18.296 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -0.004     ; 1.736      ;
; 18.296 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -0.004     ; 1.736      ;
; 18.296 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -0.004     ; 1.736      ;
; 18.296 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -0.004     ; 1.736      ;
; 18.296 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -0.004     ; 1.736      ;
; 18.296 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -0.004     ; 1.736      ;
; 18.296 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -0.004     ; 1.736      ;
; 18.332 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|p0addr                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.002      ; 1.706      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                                                                 ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 1.728 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_a1n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_a1n:auto_generated|altsyncram_6ta1:altsyncram2|ram_block5a2 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.040      ; 2.002      ;
; 1.728 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_a1n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_a1n:auto_generated|altsyncram_6ta1:altsyncram2|ram_block5a1 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.040      ; 2.002      ;
; 1.728 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_a1n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_a1n:auto_generated|altsyncram_6ta1:altsyncram2|ram_block5a0 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.040      ; 2.002      ;
; 1.728 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_91n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_91n:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a2 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.040      ; 2.002      ;
; 1.728 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_91n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_91n:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a1 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.040      ; 2.002      ;
; 1.728 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_91n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_91n:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a0 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.040      ; 2.002      ;
; 1.729 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a6                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.039      ; 2.002      ;
; 1.729 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a5                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.039      ; 2.002      ;
; 1.729 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a4                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.039      ; 2.002      ;
; 1.729 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a3                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.039      ; 2.002      ;
; 1.729 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a2                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.039      ; 2.002      ;
; 1.729 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a1                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.039      ; 2.002      ;
; 1.729 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a0                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.039      ; 2.002      ;
; 1.739 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a8                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.039      ; 2.012      ;
; 1.739 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a7                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.039      ; 2.012      ;
; 1.739 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a6                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.039      ; 2.012      ;
; 1.739 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a5                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.039      ; 2.012      ;
; 1.739 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a4                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.039      ; 2.012      ;
; 1.739 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a3                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.039      ; 2.012      ;
; 1.739 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a2                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.039      ; 2.012      ;
; 1.739 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a1                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.039      ; 2.012      ;
; 1.739 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a0                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.039      ; 2.012      ;
; 1.989 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_71n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_71n:auto_generated|altsyncram_bta1:altsyncram2|ram_block5a2 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.040      ; 2.263      ;
; 1.989 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_71n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_71n:auto_generated|altsyncram_bta1:altsyncram2|ram_block5a1 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.040      ; 2.263      ;
; 1.989 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_71n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_71n:auto_generated|altsyncram_bta1:altsyncram2|ram_block5a0 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.040      ; 2.263      ;
; 2.012 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_41n:auto_generated|dffe4                                                                                                                                 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_41n:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a1                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.064      ; 2.310      ;
; 2.012 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_41n:auto_generated|dffe4                                                                                                                                 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_41n:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a0                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.064      ; 2.310      ;
; 2.228 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|dffe4                                                                                                                    ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|altsyncram_eqa1:altsyncram2|ram_block5a5                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.031      ; 2.493      ;
; 2.228 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|dffe4                                                                                                                    ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|altsyncram_eqa1:altsyncram2|ram_block5a4                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.031      ; 2.493      ;
; 2.228 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|dffe4                                                                                                                    ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|altsyncram_eqa1:altsyncram2|ram_block5a3                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.031      ; 2.493      ;
; 2.228 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|dffe4                                                                                                                    ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|altsyncram_eqa1:altsyncram2|ram_block5a2                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.031      ; 2.493      ;
; 2.228 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|dffe4                                                                                                                    ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|altsyncram_eqa1:altsyncram2|ram_block5a1                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.031      ; 2.493      ;
; 2.228 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|dffe4                                                                                                                    ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|altsyncram_eqa1:altsyncram2|ram_block5a0                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.031      ; 2.493      ;
; 2.304 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_c1n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_c1n:auto_generated|altsyncram_ita1:altsyncram2|ram_block5a2 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.042      ; 2.580      ;
; 2.304 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_c1n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_c1n:auto_generated|altsyncram_ita1:altsyncram2|ram_block5a1 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.042      ; 2.580      ;
; 2.304 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_c1n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_c1n:auto_generated|altsyncram_ita1:altsyncram2|ram_block5a0 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.042      ; 2.580      ;
; 2.341 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest                                                                                                                                      ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_005|address_reg[11]                                                                                                                                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.037     ; 2.570      ;
; 2.341 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest                                                                                                                                      ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_005|address_reg[12]                                                                                                                                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.037     ; 2.570      ;
; 2.341 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest                                                                                                                                      ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_005|address_reg[10]                                                                                                                                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.037     ; 2.570      ;
; 2.341 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest                                                                                                                                      ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_005|address_reg[22]                                                                                                                                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.037     ; 2.570      ;
; 2.341 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest                                                                                                                                      ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_005|address_reg[14]                                                                                                                                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.037     ; 2.570      ;
; 2.341 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest                                                                                                                                      ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_005|address_reg[2]                                                                                                                                                                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.037     ; 2.570      ;
; 2.341 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest                                                                                                                                      ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_005|address_reg[3]                                                                                                                                                                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.037     ; 2.570      ;
; 2.391 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a47                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.026      ; 2.651      ;
; 2.391 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a46                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.026      ; 2.651      ;
; 2.391 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a45                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.026      ; 2.651      ;
; 2.391 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a44                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.026      ; 2.651      ;
; 2.391 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a43                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.026      ; 2.651      ;
; 2.391 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a42                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.026      ; 2.651      ;
; 2.391 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a41                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.026      ; 2.651      ;
; 2.391 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a40                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.026      ; 2.651      ;
; 2.391 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a27                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.026      ; 2.651      ;
; 2.391 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a26                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.026      ; 2.651      ;
; 2.391 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a25                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.026      ; 2.651      ;
; 2.391 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a24                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.026      ; 2.651      ;
; 2.391 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a23                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.026      ; 2.651      ;
; 2.391 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a22                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.026      ; 2.651      ;
; 2.391 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a21                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.026      ; 2.651      ;
; 2.391 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a20                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.026      ; 2.651      ;
; 2.391 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a19                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.026      ; 2.651      ;
; 2.391 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a18                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.026      ; 2.651      ;
; 2.391 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a17                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.026      ; 2.651      ;
; 2.391 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a16                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.026      ; 2.651      ;
; 2.391 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a15                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.026      ; 2.651      ;
; 2.391 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a14                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.026      ; 2.651      ;
; 2.391 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a13                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.026      ; 2.651      ;
; 2.391 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a12                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.026      ; 2.651      ;
; 2.391 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a11                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.026      ; 2.651      ;
; 2.391 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a10                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.026      ; 2.651      ;
; 2.391 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a9                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.026      ; 2.651      ;
; 2.391 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a8                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.026      ; 2.651      ;
; 2.391 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a7                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.026      ; 2.651      ;
; 2.391 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a6                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.026      ; 2.651      ;
; 2.391 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a5                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.026      ; 2.651      ;
; 2.391 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a4                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.026      ; 2.651      ;
; 2.391 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a3                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.026      ; 2.651      ;
; 2.391 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a2                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.026      ; 2.651      ;
; 2.391 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a1                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.026      ; 2.651      ;
; 2.391 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a0                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.026      ; 2.651      ;
; 2.401 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest                                                                                                                                      ; nios_system:NiosII|altera_merlin_master_agent:avrage_hardware_0_avalonmaster_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.001      ; 2.668      ;
; 2.401 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest                                                                                                                                      ; nios_system:NiosII|altera_merlin_slave_translator:avrage_hardware_0_avalonslave_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.001      ; 2.668      ;
; 2.401 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest                                                                                                                                      ; nios_system:NiosII|altera_merlin_slave_translator:avrage_hardware_0_avalonslave_translator|av_readdata_pre[16]                                                                                                                                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.001      ; 2.668      ;
; 2.401 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest                                                                                                                                      ; nios_system:NiosII|altera_merlin_slave_translator:avrage_hardware_0_avalonslave_translator|av_readdata_pre[18]                                                                                                                                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.001      ; 2.668      ;
; 2.454 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest                                                                                                                                      ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_005|byteen_reg[1]                                                                                                                                                                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.015     ; 2.705      ;
; 2.454 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest                                                                                                                                      ; nios_system:NiosII|altera_merlin_master_translator:avrage_hardware_0_avalonmaster_translator|read_accepted                                                                                                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.015     ; 2.705      ;
; 2.454 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest                                                                                                                                      ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_005|count[0]                                                                                                                                                                                                                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.015     ; 2.705      ;
; 2.454 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest                                                                                                                                      ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_005|use_reg                                                                                                                                                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.015     ; 2.705      ;
; 2.454 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest                                                                                                                                      ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_005|endofpacket_reg                                                                                                                                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.015     ; 2.705      ;
; 2.454 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest                                                                                                                                      ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_005|address_reg[1]                                                                                                                                                                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.015     ; 2.705      ;
; 2.536 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|dffe4                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|altsyncram_lqa1:altsyncram2|ram_block5a5                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.028      ; 2.798      ;
; 2.536 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|dffe4                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|altsyncram_lqa1:altsyncram2|ram_block5a4                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.028      ; 2.798      ;
; 2.536 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|dffe4                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|altsyncram_lqa1:altsyncram2|ram_block5a3                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.028      ; 2.798      ;
; 2.536 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|dffe4                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|altsyncram_lqa1:altsyncram2|ram_block5a2                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.028      ; 2.798      ;
; 2.536 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|dffe4                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|altsyncram_lqa1:altsyncram2|ram_block5a1                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.028      ; 2.798      ;
; 2.536 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|dffe4                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|altsyncram_lqa1:altsyncram2|ram_block5a0                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.028      ; 2.798      ;
; 2.554 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_81n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_81n:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a2 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.078      ; 2.866      ;
; 2.554 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_81n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_81n:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a1 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.078      ; 2.866      ;
; 2.554 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_81n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_81n:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.078      ; 2.866      ;
; 2.563 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest                                                                                                                                      ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_005|data_reg[6]                                                                                                                                                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.013     ; 2.816      ;
; 2.563 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest                                                                                                                                      ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_005|data_reg[11]                                                                                                                                                                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.013     ; 2.816      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                        ; To Node                                                                                                                                                      ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 21.438 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|p0addr                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.002      ; 1.706      ;
; 21.474 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; -0.004     ; 1.736      ;
; 21.474 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; -0.004     ; 1.736      ;
; 21.474 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; -0.004     ; 1.736      ;
; 21.474 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; -0.004     ; 1.736      ;
; 21.474 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; -0.004     ; 1.736      ;
; 21.474 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; -0.004     ; 1.736      ;
; 21.474 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; -0.004     ; 1.736      ;
; 21.474 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; -0.004     ; 1.736      ;
; 21.474 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; -0.004     ; 1.736      ;
; 21.474 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; -0.004     ; 1.736      ;
; 21.474 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; -0.004     ; 1.736      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                       ; Clock Edge ; Target                                                                                                                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg10  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg10  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg11  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg11  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg12  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg12  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg13  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg13  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg14  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg14  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg15  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg15  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg4   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg4   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg5   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg5   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg6   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg6   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg7   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg7   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg8   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg8   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg9   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg9   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg10  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg10  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg11  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg11  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg12  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg12  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg13  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg13  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg14  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg14  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg15  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg15  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg4   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg4   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg5   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg5   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg6   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg6   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg7   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg7   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg8   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg8   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg9   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg9   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_we_reg        ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_we_reg        ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg6  ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                                        ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                        ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50|combout                                              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50|combout                                              ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|inclk[0] ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                      ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]'                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                       ; Clock Edge ; Target                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                             ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                             ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                             ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                             ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                            ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                            ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_BLANK                                                                                                      ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_BLANK                                                                                                      ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[0]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[0]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[1]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[1]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[2]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[2]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[3]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[3]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[4]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[4]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[5]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[5]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[6]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[6]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[7]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[7]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[8]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[8]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[9]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[9]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[0]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[0]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[1]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[1]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[2]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[2]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[3]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[3]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[4]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[4]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[5]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[5]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[6]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[6]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[7]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[7]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[8]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[8]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[9]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[9]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_HS                                                                                                         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_HS                                                                                                         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[0]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[0]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[1]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[1]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[2]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[2]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[3]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[3]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[4]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[4]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[5]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[5]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[6]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[6]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[7]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[7]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[8]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[8]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[9]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[9]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_VS                                                                                                         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_VS                                                                                                         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                    ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                    ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                 ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                 ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                 ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                 ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                               ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                               ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                   ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                   ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                  ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_27'                                                                                                       ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                       ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------+
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; CLOCK_27|combout                                             ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_Audio|pll|clk[1]   ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_Audio|pll|inclk[0] ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; CLOCK_27|combout                                             ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_Audio|pll|clk[1]   ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_Audio|pll|inclk[0] ;
; 34.657 ; 37.037       ; 2.380          ; Port Rate        ; CLOCK_27 ; Rise       ; CLOCK_27                                                     ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                            ;
+----------------+------------+-------+-------+------------+-------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                             ;
+----------------+------------+-------+-------+------------+-------------------------------------------------------------+
; AUD_ADCDAT     ; CLOCK_50   ; 7.356 ; 7.356 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; AUD_ADCLRCK    ; CLOCK_50   ; 1.126 ; 1.126 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; AUD_BCLK       ; CLOCK_50   ; 1.136 ; 1.136 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; AUD_DACLRCK    ; CLOCK_50   ; 1.126 ; 1.126 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 1.192 ; 1.192 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 1.162 ; 1.162 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 1.192 ; 1.192 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 1.192 ; 1.192 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 1.164 ; 1.164 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 1.164 ; 1.164 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 1.164 ; 1.164 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 1.164 ; 1.164 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 1.188 ; 1.188 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 1.158 ; 1.158 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 1.188 ; 1.188 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 1.188 ; 1.188 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 1.173 ; 1.173 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 1.173 ; 1.173 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 1.183 ; 1.183 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 1.183 ; 1.183 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 1.149 ; 1.149 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_DATA[*]   ; CLOCK_50   ; 7.945 ; 7.945 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[0]  ; CLOCK_50   ; 7.055 ; 7.055 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[1]  ; CLOCK_50   ; 7.077 ; 7.077 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[2]  ; CLOCK_50   ; 6.888 ; 6.888 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[3]  ; CLOCK_50   ; 7.065 ; 7.065 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[4]  ; CLOCK_50   ; 6.751 ; 6.751 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[5]  ; CLOCK_50   ; 7.318 ; 7.318 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[6]  ; CLOCK_50   ; 6.627 ; 6.627 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[7]  ; CLOCK_50   ; 6.781 ; 6.781 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[8]  ; CLOCK_50   ; 7.176 ; 7.176 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[9]  ; CLOCK_50   ; 7.945 ; 7.945 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[10] ; CLOCK_50   ; 6.946 ; 6.946 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[11] ; CLOCK_50   ; 7.029 ; 7.029 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[12] ; CLOCK_50   ; 7.284 ; 7.284 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[13] ; CLOCK_50   ; 6.701 ; 6.701 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[14] ; CLOCK_50   ; 7.496 ; 7.496 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[15] ; CLOCK_50   ; 7.285 ; 7.285 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_INT       ; CLOCK_50   ; 7.072 ; 7.072 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_DQ[*]       ; CLOCK_50   ; 1.126 ; 1.126 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[0]      ; CLOCK_50   ; 1.106 ; 1.106 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[1]      ; CLOCK_50   ; 1.106 ; 1.106 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[2]      ; CLOCK_50   ; 1.126 ; 1.126 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[3]      ; CLOCK_50   ; 1.126 ; 1.126 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[4]      ; CLOCK_50   ; 1.124 ; 1.124 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[5]      ; CLOCK_50   ; 1.124 ; 1.124 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[6]      ; CLOCK_50   ; 1.124 ; 1.124 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[7]      ; CLOCK_50   ; 1.124 ; 1.124 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_0[*]      ; CLOCK_50   ; 1.243 ; 1.243 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[1]     ; CLOCK_50   ; 1.142 ; 1.142 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[3]     ; CLOCK_50   ; 1.192 ; 1.192 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[4]     ; CLOCK_50   ; 1.177 ; 1.177 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[5]     ; CLOCK_50   ; 1.177 ; 1.177 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[6]     ; CLOCK_50   ; 1.157 ; 1.157 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[7]     ; CLOCK_50   ; 1.157 ; 1.157 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[8]     ; CLOCK_50   ; 1.184 ; 1.184 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[9]     ; CLOCK_50   ; 1.184 ; 1.184 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[10]    ; CLOCK_50   ; 1.174 ; 1.174 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[11]    ; CLOCK_50   ; 1.174 ; 1.174 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[12]    ; CLOCK_50   ; 1.182 ; 1.182 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[13]    ; CLOCK_50   ; 1.182 ; 1.182 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[14]    ; CLOCK_50   ; 1.162 ; 1.162 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[15]    ; CLOCK_50   ; 1.202 ; 1.202 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[17]    ; CLOCK_50   ; 1.192 ; 1.192 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[19]    ; CLOCK_50   ; 1.183 ; 1.183 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[20]    ; CLOCK_50   ; 1.193 ; 1.193 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[21]    ; CLOCK_50   ; 1.193 ; 1.193 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[22]    ; CLOCK_50   ; 1.243 ; 1.243 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[23]    ; CLOCK_50   ; 1.155 ; 1.155 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[24]    ; CLOCK_50   ; 1.165 ; 1.165 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[25]    ; CLOCK_50   ; 1.195 ; 1.195 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[26]    ; CLOCK_50   ; 1.165 ; 1.165 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[27]    ; CLOCK_50   ; 1.165 ; 1.165 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[28]    ; CLOCK_50   ; 1.148 ; 1.148 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[29]    ; CLOCK_50   ; 1.148 ; 1.148 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[30]    ; CLOCK_50   ; 1.178 ; 1.178 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[31]    ; CLOCK_50   ; 1.178 ; 1.178 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[32]    ; CLOCK_50   ; 1.153 ; 1.153 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[33]    ; CLOCK_50   ; 1.153 ; 1.153 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[34]    ; CLOCK_50   ; 1.153 ; 1.153 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[35]    ; CLOCK_50   ; 1.133 ; 1.133 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_1[*]      ; CLOCK_50   ; 1.200 ; 1.200 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[1]     ; CLOCK_50   ; 1.169 ; 1.169 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[3]     ; CLOCK_50   ; 1.139 ; 1.139 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[4]     ; CLOCK_50   ; 1.156 ; 1.156 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[5]     ; CLOCK_50   ; 1.166 ; 1.166 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[6]     ; CLOCK_50   ; 1.126 ; 1.126 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[7]     ; CLOCK_50   ; 1.126 ; 1.126 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[8]     ; CLOCK_50   ; 1.154 ; 1.154 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[9]     ; CLOCK_50   ; 1.154 ; 1.154 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[10]    ; CLOCK_50   ; 1.144 ; 1.144 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[11]    ; CLOCK_50   ; 1.141 ; 1.141 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[12]    ; CLOCK_50   ; 1.153 ; 1.153 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[13]    ; CLOCK_50   ; 1.153 ; 1.153 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[14]    ; CLOCK_50   ; 1.125 ; 1.125 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[15]    ; CLOCK_50   ; 1.135 ; 1.135 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[17]    ; CLOCK_50   ; 1.148 ; 1.148 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[19]    ; CLOCK_50   ; 1.162 ; 1.162 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[20]    ; CLOCK_50   ; 1.132 ; 1.132 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[21]    ; CLOCK_50   ; 1.122 ; 1.122 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[22]    ; CLOCK_50   ; 1.167 ; 1.167 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[23]    ; CLOCK_50   ; 1.167 ; 1.167 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[24]    ; CLOCK_50   ; 1.157 ; 1.157 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[25]    ; CLOCK_50   ; 1.157 ; 1.157 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[26]    ; CLOCK_50   ; 1.154 ; 1.154 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[27]    ; CLOCK_50   ; 1.164 ; 1.164 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[28]    ; CLOCK_50   ; 1.154 ; 1.154 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[29]    ; CLOCK_50   ; 1.161 ; 1.161 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[30]    ; CLOCK_50   ; 1.181 ; 1.181 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[31]    ; CLOCK_50   ; 1.181 ; 1.181 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[32]    ; CLOCK_50   ; 1.180 ; 1.180 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[33]    ; CLOCK_50   ; 1.180 ; 1.180 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[34]    ; CLOCK_50   ; 1.200 ; 1.200 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[35]    ; CLOCK_50   ; 1.169 ; 1.169 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; I2C_SDAT       ; CLOCK_50   ; 7.581 ; 7.581 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; IRDA_RXD       ; CLOCK_50   ; 6.556 ; 6.556 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; KEY[*]         ; CLOCK_50   ; 1.200 ; 1.200 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[1]        ; CLOCK_50   ; 1.144 ; 1.144 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[2]        ; CLOCK_50   ; 1.141 ; 1.141 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[3]        ; CLOCK_50   ; 1.200 ; 1.200 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]    ; CLOCK_50   ; 6.151 ; 6.151 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]   ; CLOCK_50   ; 5.760 ; 5.760 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]   ; CLOCK_50   ; 5.764 ; 5.764 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]   ; CLOCK_50   ; 5.607 ; 5.607 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]   ; CLOCK_50   ; 6.032 ; 6.032 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]   ; CLOCK_50   ; 6.032 ; 6.032 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]   ; CLOCK_50   ; 5.877 ; 5.877 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]   ; CLOCK_50   ; 6.012 ; 6.012 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]   ; CLOCK_50   ; 6.151 ; 6.151 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_DATA[*]    ; CLOCK_50   ; 7.477 ; 7.477 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[0]   ; CLOCK_50   ; 7.042 ; 7.042 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[1]   ; CLOCK_50   ; 7.019 ; 7.019 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[2]   ; CLOCK_50   ; 7.093 ; 7.093 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[3]   ; CLOCK_50   ; 7.448 ; 7.448 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[4]   ; CLOCK_50   ; 7.166 ; 7.166 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[5]   ; CLOCK_50   ; 6.795 ; 6.795 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[6]   ; CLOCK_50   ; 7.197 ; 7.197 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[7]   ; CLOCK_50   ; 7.310 ; 7.310 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[8]   ; CLOCK_50   ; 7.477 ; 7.477 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[9]   ; CLOCK_50   ; 7.131 ; 7.131 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[10]  ; CLOCK_50   ; 7.001 ; 7.001 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[11]  ; CLOCK_50   ; 7.346 ; 7.346 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[12]  ; CLOCK_50   ; 7.170 ; 7.170 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[13]  ; CLOCK_50   ; 7.143 ; 7.143 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[14]  ; CLOCK_50   ; 7.214 ; 7.214 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[15]  ; CLOCK_50   ; 6.388 ; 6.388 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_INT0       ; CLOCK_50   ; 6.818 ; 6.818 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_INT1       ; CLOCK_50   ; 7.583 ; 7.583 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_CLK        ; CLOCK_50   ; 7.640 ; 7.640 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_DAT        ; CLOCK_50   ; 6.710 ; 6.710 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD         ; CLOCK_50   ; 5.686 ; 5.686 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT         ; CLOCK_50   ; 5.661 ; 5.661 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 1.127 ; 1.127 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 1.109 ; 1.109 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 1.122 ; 1.122 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 1.122 ; 1.122 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 1.102 ; 1.102 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 1.093 ; 1.093 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 1.093 ; 1.093 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 1.093 ; 1.093 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 1.077 ; 1.077 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 1.127 ; 1.127 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 1.127 ; 1.127 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 1.123 ; 1.123 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 1.123 ; 1.123 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 1.113 ; 1.113 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 1.113 ; 1.113 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 1.099 ; 1.099 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 1.099 ; 1.099 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SW[*]          ; CLOCK_50   ; 2.997 ; 2.997 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[0]         ; CLOCK_50   ; 2.370 ; 2.370 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[1]         ; CLOCK_50   ; 2.480 ; 2.480 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[2]         ; CLOCK_50   ; 2.279 ; 2.279 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[3]         ; CLOCK_50   ; 1.992 ; 1.992 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[4]         ; CLOCK_50   ; 2.629 ; 2.629 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[5]         ; CLOCK_50   ; 1.759 ; 1.759 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[6]         ; CLOCK_50   ; 2.438 ; 2.438 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[7]         ; CLOCK_50   ; 2.742 ; 2.742 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[8]         ; CLOCK_50   ; 2.916 ; 2.916 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[9]         ; CLOCK_50   ; 2.997 ; 2.997 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[10]        ; CLOCK_50   ; 2.433 ; 2.433 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[11]        ; CLOCK_50   ; 2.681 ; 2.681 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[12]        ; CLOCK_50   ; 2.371 ; 2.371 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[13]        ; CLOCK_50   ; 1.173 ; 1.173 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[14]        ; CLOCK_50   ; 1.176 ; 1.176 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[15]        ; CLOCK_50   ; 1.166 ; 1.166 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[16]        ; CLOCK_50   ; 1.186 ; 1.186 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[17]        ; CLOCK_50   ; 1.186 ; 1.186 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; UART_RXD       ; CLOCK_50   ; 8.125 ; 8.125 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
+----------------+------------+-------+-------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                               ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                             ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+
; AUD_ADCDAT     ; CLOCK_50   ; -7.126 ; -7.126 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; AUD_ADCLRCK    ; CLOCK_50   ; -0.945 ; -0.945 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; AUD_BCLK       ; CLOCK_50   ; -0.955 ; -0.955 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; AUD_DACLRCK    ; CLOCK_50   ; -0.945 ; -0.945 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; -0.985 ; -0.985 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; -0.998 ; -0.998 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; -1.028 ; -1.028 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; -1.028 ; -1.028 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; -1.000 ; -1.000 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; -1.000 ; -1.000 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; -1.000 ; -1.000 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; -1.000 ; -1.000 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; -1.024 ; -1.024 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; -0.994 ; -0.994 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; -1.024 ; -1.024 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; -1.024 ; -1.024 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; -1.009 ; -1.009 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; -1.009 ; -1.009 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; -1.019 ; -1.019 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; -1.019 ; -1.019 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; -0.985 ; -0.985 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_DATA[*]   ; CLOCK_50   ; -6.397 ; -6.397 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[0]  ; CLOCK_50   ; -6.825 ; -6.825 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[1]  ; CLOCK_50   ; -6.847 ; -6.847 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[2]  ; CLOCK_50   ; -6.658 ; -6.658 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[3]  ; CLOCK_50   ; -6.835 ; -6.835 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[4]  ; CLOCK_50   ; -6.521 ; -6.521 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[5]  ; CLOCK_50   ; -7.088 ; -7.088 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[6]  ; CLOCK_50   ; -6.397 ; -6.397 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[7]  ; CLOCK_50   ; -6.551 ; -6.551 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[8]  ; CLOCK_50   ; -6.946 ; -6.946 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[9]  ; CLOCK_50   ; -7.715 ; -7.715 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[10] ; CLOCK_50   ; -6.716 ; -6.716 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[11] ; CLOCK_50   ; -6.799 ; -6.799 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[12] ; CLOCK_50   ; -7.054 ; -7.054 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[13] ; CLOCK_50   ; -6.471 ; -6.471 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[14] ; CLOCK_50   ; -7.266 ; -7.266 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[15] ; CLOCK_50   ; -7.055 ; -7.055 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_INT       ; CLOCK_50   ; -6.842 ; -6.842 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_DQ[*]       ; CLOCK_50   ; -0.925 ; -0.925 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[0]      ; CLOCK_50   ; -0.925 ; -0.925 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[1]      ; CLOCK_50   ; -0.925 ; -0.925 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[2]      ; CLOCK_50   ; -0.945 ; -0.945 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[3]      ; CLOCK_50   ; -0.945 ; -0.945 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[4]      ; CLOCK_50   ; -0.943 ; -0.943 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[5]      ; CLOCK_50   ; -0.943 ; -0.943 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[6]      ; CLOCK_50   ; -0.943 ; -0.943 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[7]      ; CLOCK_50   ; -0.943 ; -0.943 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_0[*]      ; CLOCK_50   ; -0.969 ; -0.969 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[1]     ; CLOCK_50   ; -0.978 ; -0.978 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[3]     ; CLOCK_50   ; -1.028 ; -1.028 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[4]     ; CLOCK_50   ; -1.013 ; -1.013 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[5]     ; CLOCK_50   ; -1.013 ; -1.013 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[6]     ; CLOCK_50   ; -0.993 ; -0.993 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[7]     ; CLOCK_50   ; -0.993 ; -0.993 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[8]     ; CLOCK_50   ; -1.020 ; -1.020 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[9]     ; CLOCK_50   ; -1.020 ; -1.020 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[10]    ; CLOCK_50   ; -1.010 ; -1.010 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[11]    ; CLOCK_50   ; -1.010 ; -1.010 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[12]    ; CLOCK_50   ; -1.018 ; -1.018 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[13]    ; CLOCK_50   ; -1.018 ; -1.018 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[14]    ; CLOCK_50   ; -0.998 ; -0.998 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[15]    ; CLOCK_50   ; -1.038 ; -1.038 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[17]    ; CLOCK_50   ; -1.028 ; -1.028 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[19]    ; CLOCK_50   ; -1.019 ; -1.019 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[20]    ; CLOCK_50   ; -1.029 ; -1.029 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[21]    ; CLOCK_50   ; -1.029 ; -1.029 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[22]    ; CLOCK_50   ; -1.079 ; -1.079 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[23]    ; CLOCK_50   ; -0.991 ; -0.991 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[24]    ; CLOCK_50   ; -1.001 ; -1.001 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[25]    ; CLOCK_50   ; -1.031 ; -1.031 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[26]    ; CLOCK_50   ; -1.001 ; -1.001 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[27]    ; CLOCK_50   ; -1.001 ; -1.001 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[28]    ; CLOCK_50   ; -0.984 ; -0.984 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[29]    ; CLOCK_50   ; -0.984 ; -0.984 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[30]    ; CLOCK_50   ; -1.014 ; -1.014 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[31]    ; CLOCK_50   ; -1.014 ; -1.014 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[32]    ; CLOCK_50   ; -0.989 ; -0.989 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[33]    ; CLOCK_50   ; -0.989 ; -0.989 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[34]    ; CLOCK_50   ; -0.989 ; -0.989 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[35]    ; CLOCK_50   ; -0.969 ; -0.969 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_1[*]      ; CLOCK_50   ; -0.958 ; -0.958 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[1]     ; CLOCK_50   ; -1.005 ; -1.005 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[3]     ; CLOCK_50   ; -0.975 ; -0.975 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[4]     ; CLOCK_50   ; -0.992 ; -0.992 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[5]     ; CLOCK_50   ; -1.002 ; -1.002 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[6]     ; CLOCK_50   ; -0.962 ; -0.962 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[7]     ; CLOCK_50   ; -0.962 ; -0.962 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[8]     ; CLOCK_50   ; -0.990 ; -0.990 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[9]     ; CLOCK_50   ; -0.990 ; -0.990 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[10]    ; CLOCK_50   ; -0.980 ; -0.980 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[11]    ; CLOCK_50   ; -0.977 ; -0.977 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[12]    ; CLOCK_50   ; -0.989 ; -0.989 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[13]    ; CLOCK_50   ; -0.989 ; -0.989 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[14]    ; CLOCK_50   ; -0.961 ; -0.961 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[15]    ; CLOCK_50   ; -0.971 ; -0.971 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[17]    ; CLOCK_50   ; -0.984 ; -0.984 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[19]    ; CLOCK_50   ; -0.998 ; -0.998 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[20]    ; CLOCK_50   ; -0.968 ; -0.968 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[21]    ; CLOCK_50   ; -0.958 ; -0.958 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[22]    ; CLOCK_50   ; -1.003 ; -1.003 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[23]    ; CLOCK_50   ; -1.003 ; -1.003 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[24]    ; CLOCK_50   ; -0.993 ; -0.993 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[25]    ; CLOCK_50   ; -0.993 ; -0.993 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[26]    ; CLOCK_50   ; -0.990 ; -0.990 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[27]    ; CLOCK_50   ; -1.000 ; -1.000 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[28]    ; CLOCK_50   ; -0.990 ; -0.990 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[29]    ; CLOCK_50   ; -0.997 ; -0.997 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[30]    ; CLOCK_50   ; -1.017 ; -1.017 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[31]    ; CLOCK_50   ; -1.017 ; -1.017 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[32]    ; CLOCK_50   ; -1.016 ; -1.016 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[33]    ; CLOCK_50   ; -1.016 ; -1.016 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[34]    ; CLOCK_50   ; -1.036 ; -1.036 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[35]    ; CLOCK_50   ; -1.005 ; -1.005 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; I2C_SDAT       ; CLOCK_50   ; -7.351 ; -7.351 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; IRDA_RXD       ; CLOCK_50   ; -6.114 ; -6.114 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; KEY[*]         ; CLOCK_50   ; -0.977 ; -0.977 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[1]        ; CLOCK_50   ; -0.980 ; -0.980 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[2]        ; CLOCK_50   ; -0.977 ; -0.977 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[3]        ; CLOCK_50   ; -1.036 ; -1.036 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]    ; CLOCK_50   ; -5.377 ; -5.377 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]   ; CLOCK_50   ; -5.530 ; -5.530 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]   ; CLOCK_50   ; -5.534 ; -5.534 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]   ; CLOCK_50   ; -5.377 ; -5.377 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]   ; CLOCK_50   ; -5.802 ; -5.802 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]   ; CLOCK_50   ; -5.802 ; -5.802 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]   ; CLOCK_50   ; -5.647 ; -5.647 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]   ; CLOCK_50   ; -5.782 ; -5.782 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]   ; CLOCK_50   ; -5.921 ; -5.921 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_DATA[*]    ; CLOCK_50   ; -6.158 ; -6.158 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[0]   ; CLOCK_50   ; -6.812 ; -6.812 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[1]   ; CLOCK_50   ; -6.789 ; -6.789 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[2]   ; CLOCK_50   ; -6.863 ; -6.863 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[3]   ; CLOCK_50   ; -7.218 ; -7.218 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[4]   ; CLOCK_50   ; -6.936 ; -6.936 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[5]   ; CLOCK_50   ; -6.565 ; -6.565 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[6]   ; CLOCK_50   ; -6.967 ; -6.967 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[7]   ; CLOCK_50   ; -7.080 ; -7.080 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[8]   ; CLOCK_50   ; -7.247 ; -7.247 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[9]   ; CLOCK_50   ; -6.901 ; -6.901 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[10]  ; CLOCK_50   ; -6.771 ; -6.771 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[11]  ; CLOCK_50   ; -7.116 ; -7.116 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[12]  ; CLOCK_50   ; -6.940 ; -6.940 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[13]  ; CLOCK_50   ; -6.913 ; -6.913 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[14]  ; CLOCK_50   ; -6.984 ; -6.984 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[15]  ; CLOCK_50   ; -6.158 ; -6.158 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_INT0       ; CLOCK_50   ; -6.588 ; -6.588 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_INT1       ; CLOCK_50   ; -7.353 ; -7.353 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_CLK        ; CLOCK_50   ; -7.410 ; -7.410 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_DAT        ; CLOCK_50   ; -6.480 ; -6.480 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD         ; CLOCK_50   ; -0.959 ; -0.959 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT         ; CLOCK_50   ; -5.431 ; -5.431 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; -0.896 ; -0.896 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; -0.928 ; -0.928 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; -0.941 ; -0.941 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; -0.941 ; -0.941 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; -0.921 ; -0.921 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; -0.912 ; -0.912 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; -0.912 ; -0.912 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; -0.912 ; -0.912 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; -0.896 ; -0.896 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; -0.946 ; -0.946 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; -0.946 ; -0.946 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; -0.942 ; -0.942 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; -0.942 ; -0.942 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; -0.932 ; -0.932 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; -0.932 ; -0.932 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; -0.918 ; -0.918 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; -0.918 ; -0.918 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SW[*]          ; CLOCK_50   ; -1.002 ; -1.002 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[0]         ; CLOCK_50   ; -2.140 ; -2.140 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[1]         ; CLOCK_50   ; -2.250 ; -2.250 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[2]         ; CLOCK_50   ; -2.049 ; -2.049 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[3]         ; CLOCK_50   ; -1.762 ; -1.762 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[4]         ; CLOCK_50   ; -2.399 ; -2.399 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[5]         ; CLOCK_50   ; -1.529 ; -1.529 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[6]         ; CLOCK_50   ; -2.208 ; -2.208 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[7]         ; CLOCK_50   ; -2.512 ; -2.512 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[8]         ; CLOCK_50   ; -2.686 ; -2.686 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[9]         ; CLOCK_50   ; -2.767 ; -2.767 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[10]        ; CLOCK_50   ; -2.203 ; -2.203 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[11]        ; CLOCK_50   ; -2.451 ; -2.451 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[12]        ; CLOCK_50   ; -2.141 ; -2.141 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[13]        ; CLOCK_50   ; -1.009 ; -1.009 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[14]        ; CLOCK_50   ; -1.012 ; -1.012 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[15]        ; CLOCK_50   ; -1.002 ; -1.002 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[16]        ; CLOCK_50   ; -1.022 ; -1.022 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[17]        ; CLOCK_50   ; -1.022 ; -1.022 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; UART_RXD       ; CLOCK_50   ; -7.638 ; -7.638 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                    ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                             ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+
; AUD_XCK        ; CLOCK_27   ; 3.368  ;        ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_Audio|pll|clk[1]  ;
; AUD_XCK        ; CLOCK_27   ;        ; 3.368  ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_Audio|pll|clk[1]  ;
; AUD_DACDAT     ; CLOCK_50   ; 3.474  ; 3.474  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 2.913  ; 2.913  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 2.882  ; 2.882  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 2.892  ; 2.892  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 2.902  ; 2.902  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 2.912  ; 2.912  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 2.912  ; 2.912  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 2.882  ; 2.882  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 2.882  ; 2.882  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 2.883  ; 2.883  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 2.903  ; 2.903  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 2.903  ; 2.903  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 2.913  ; 2.913  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 2.893  ; 2.893  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA_0      ; CLOCK_50   ; 2.970  ; 2.970  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA_1      ; CLOCK_50   ; 2.970  ; 2.970  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 2.950  ; 2.950  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CS_N      ; CLOCK_50   ; 2.952  ; 2.952  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 2.952  ; 2.952  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 2.893  ; 2.893  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 2.923  ; 2.923  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 2.923  ; 2.923  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 2.911  ; 2.911  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 2.911  ; 2.911  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 2.911  ; 2.911  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 2.911  ; 2.911  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 2.947  ; 2.947  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 2.917  ; 2.917  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 2.947  ; 2.947  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 2.947  ; 2.947  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 2.942  ; 2.942  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 2.942  ; 2.942  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 2.952  ; 2.952  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 2.952  ; 2.952  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 2.926  ; 2.926  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_LDQM      ; CLOCK_50   ; 2.966  ; 2.966  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 2.950  ; 2.950  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_UDQM      ; CLOCK_50   ; 2.926  ; 2.926  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 2.966  ; 2.966  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_CMD       ; CLOCK_50   ; 3.458  ; 3.458  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_CS_N      ; CLOCK_50   ; 3.471  ; 3.471  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_DATA[*]   ; CLOCK_50   ; 3.445  ; 3.445  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[0]  ; CLOCK_50   ; 3.421  ; 3.421  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[1]  ; CLOCK_50   ; 3.421  ; 3.421  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[2]  ; CLOCK_50   ; 3.431  ; 3.431  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[3]  ; CLOCK_50   ; 3.431  ; 3.431  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[4]  ; CLOCK_50   ; 3.437  ; 3.437  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[5]  ; CLOCK_50   ; 3.437  ; 3.437  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[6]  ; CLOCK_50   ; 3.443  ; 3.443  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[7]  ; CLOCK_50   ; 3.443  ; 3.443  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[8]  ; CLOCK_50   ; 3.445  ; 3.445  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[9]  ; CLOCK_50   ; 3.445  ; 3.445  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[10] ; CLOCK_50   ; 3.433  ; 3.433  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[11] ; CLOCK_50   ; 3.433  ; 3.433  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[12] ; CLOCK_50   ; 3.443  ; 3.443  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[13] ; CLOCK_50   ; 3.443  ; 3.443  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[14] ; CLOCK_50   ; 3.423  ; 3.423  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[15] ; CLOCK_50   ; 3.423  ; 3.423  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_RD_N      ; CLOCK_50   ; 3.461  ; 3.461  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_RST_N     ; CLOCK_50   ; 3.471  ; 3.471  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_WR_N      ; CLOCK_50   ; 3.461  ; 3.461  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_ADDR[*]     ; CLOCK_50   ; 3.445  ; 3.445  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[0]    ; CLOCK_50   ; 3.418  ; 3.418  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[1]    ; CLOCK_50   ; 3.418  ; 3.418  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[2]    ; CLOCK_50   ; 3.438  ; 3.438  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[3]    ; CLOCK_50   ; 3.438  ; 3.438  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[4]    ; CLOCK_50   ; 3.442  ; 3.442  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[5]    ; CLOCK_50   ; 3.442  ; 3.442  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[6]    ; CLOCK_50   ; 3.402  ; 3.402  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[7]    ; CLOCK_50   ; 3.412  ; 3.412  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[8]    ; CLOCK_50   ; 3.435  ; 3.435  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[9]    ; CLOCK_50   ; 3.435  ; 3.435  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[10]   ; CLOCK_50   ; 3.445  ; 3.445  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[11]   ; CLOCK_50   ; 3.445  ; 3.445  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[12]   ; CLOCK_50   ; 3.428  ; 3.428  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[13]   ; CLOCK_50   ; 3.418  ; 3.418  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[14]   ; CLOCK_50   ; 3.428  ; 3.428  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[15]   ; CLOCK_50   ; 3.438  ; 3.438  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[16]   ; CLOCK_50   ; 3.440  ; 3.440  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[17]   ; CLOCK_50   ; 3.420  ; 3.420  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[18]   ; CLOCK_50   ; 3.420  ; 3.420  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[19]   ; CLOCK_50   ; 3.420  ; 3.420  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[20]   ; CLOCK_50   ; 3.424  ; 3.424  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[21]   ; CLOCK_50   ; 3.424  ; 3.424  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_CE_N        ; CLOCK_50   ; 3.414  ; 3.414  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_DQ[*]       ; CLOCK_50   ; 3.466  ; 3.466  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[0]      ; CLOCK_50   ; 3.444  ; 3.444  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[1]      ; CLOCK_50   ; 3.444  ; 3.444  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[2]      ; CLOCK_50   ; 3.464  ; 3.464  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[3]      ; CLOCK_50   ; 3.464  ; 3.464  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[4]      ; CLOCK_50   ; 3.466  ; 3.466  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[5]      ; CLOCK_50   ; 3.466  ; 3.466  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[6]      ; CLOCK_50   ; 3.466  ; 3.466  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[7]      ; CLOCK_50   ; 3.466  ; 3.466  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_OE_N        ; CLOCK_50   ; 3.424  ; 3.424  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_RST_N       ; CLOCK_50   ; 3.434  ; 3.434  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_WE_N        ; CLOCK_50   ; 3.434  ; 3.434  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_0[*]      ; CLOCK_50   ; 2.972  ; 2.972  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[1]     ; CLOCK_50   ; 2.913  ; 2.913  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[3]     ; CLOCK_50   ; 2.963  ; 2.963  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[4]     ; CLOCK_50   ; 2.938  ; 2.938  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[5]     ; CLOCK_50   ; 2.938  ; 2.938  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[6]     ; CLOCK_50   ; 2.918  ; 2.918  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[7]     ; CLOCK_50   ; 2.918  ; 2.918  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[8]     ; CLOCK_50   ; 2.931  ; 2.931  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[9]     ; CLOCK_50   ; 2.931  ; 2.931  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[10]    ; CLOCK_50   ; 2.921  ; 2.921  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[11]    ; CLOCK_50   ; 2.921  ; 2.921  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[12]    ; CLOCK_50   ; 2.913  ; 2.913  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[13]    ; CLOCK_50   ; 2.913  ; 2.913  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[14]    ; CLOCK_50   ; 2.893  ; 2.893  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[15]    ; CLOCK_50   ; 2.913  ; 2.913  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[17]    ; CLOCK_50   ; 2.903  ; 2.903  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[19]    ; CLOCK_50   ; 2.912  ; 2.912  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[20]    ; CLOCK_50   ; 2.922  ; 2.922  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[21]    ; CLOCK_50   ; 2.922  ; 2.922  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[22]    ; CLOCK_50   ; 2.972  ; 2.972  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[23]    ; CLOCK_50   ; 2.900  ; 2.900  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[24]    ; CLOCK_50   ; 2.910  ; 2.910  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[25]    ; CLOCK_50   ; 2.940  ; 2.940  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[26]    ; CLOCK_50   ; 2.910  ; 2.910  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[27]    ; CLOCK_50   ; 2.910  ; 2.910  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[28]    ; CLOCK_50   ; 2.907  ; 2.907  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[29]    ; CLOCK_50   ; 2.907  ; 2.907  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[30]    ; CLOCK_50   ; 2.937  ; 2.937  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[31]    ; CLOCK_50   ; 2.937  ; 2.937  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[32]    ; CLOCK_50   ; 2.922  ; 2.922  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[33]    ; CLOCK_50   ; 2.922  ; 2.922  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[34]    ; CLOCK_50   ; 2.922  ; 2.922  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[35]    ; CLOCK_50   ; 2.902  ; 2.902  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_1[*]      ; CLOCK_50   ; 2.949  ; 2.949  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[1]     ; CLOCK_50   ; 2.946  ; 2.946  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[3]     ; CLOCK_50   ; 2.916  ; 2.916  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[4]     ; CLOCK_50   ; 2.939  ; 2.939  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[5]     ; CLOCK_50   ; 2.949  ; 2.949  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[6]     ; CLOCK_50   ; 2.909  ; 2.909  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[7]     ; CLOCK_50   ; 2.909  ; 2.909  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[8]     ; CLOCK_50   ; 2.941  ; 2.941  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[9]     ; CLOCK_50   ; 2.941  ; 2.941  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[10]    ; CLOCK_50   ; 2.931  ; 2.931  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[11]    ; CLOCK_50   ; 2.934  ; 2.934  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[12]    ; CLOCK_50   ; 2.942  ; 2.942  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[13]    ; CLOCK_50   ; 2.942  ; 2.942  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[14]    ; CLOCK_50   ; 2.910  ; 2.910  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[15]    ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[17]    ; CLOCK_50   ; 2.927  ; 2.927  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[19]    ; CLOCK_50   ; 2.933  ; 2.933  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[20]    ; CLOCK_50   ; 2.903  ; 2.903  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[21]    ; CLOCK_50   ; 2.893  ; 2.893  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[22]    ; CLOCK_50   ; 2.928  ; 2.928  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[23]    ; CLOCK_50   ; 2.928  ; 2.928  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[24]    ; CLOCK_50   ; 2.918  ; 2.918  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[25]    ; CLOCK_50   ; 2.918  ; 2.918  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[26]    ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[27]    ; CLOCK_50   ; 2.911  ; 2.911  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[28]    ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[29]    ; CLOCK_50   ; 2.894  ; 2.894  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[30]    ; CLOCK_50   ; 2.914  ; 2.914  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[31]    ; CLOCK_50   ; 2.914  ; 2.914  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[32]    ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[33]    ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[34]    ; CLOCK_50   ; 2.915  ; 2.915  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[35]    ; CLOCK_50   ; 2.906  ; 2.906  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX0[*]        ; CLOCK_50   ; 3.471  ; 3.471  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[0]       ; CLOCK_50   ; 3.466  ; 3.466  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[1]       ; CLOCK_50   ; 3.436  ; 3.436  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[2]       ; CLOCK_50   ; 3.446  ; 3.446  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[3]       ; CLOCK_50   ; 3.471  ; 3.471  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[4]       ; CLOCK_50   ; 3.471  ; 3.471  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[5]       ; CLOCK_50   ; 3.461  ; 3.461  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[6]       ; CLOCK_50   ; 3.461  ; 3.461  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX1[*]        ; CLOCK_50   ; 2.954  ; 2.954  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[0]       ; CLOCK_50   ; 2.942  ; 2.942  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[1]       ; CLOCK_50   ; 2.942  ; 2.942  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[2]       ; CLOCK_50   ; 2.928  ; 2.928  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[3]       ; CLOCK_50   ; 2.928  ; 2.928  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[4]       ; CLOCK_50   ; 2.948  ; 2.948  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[5]       ; CLOCK_50   ; 2.934  ; 2.934  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[6]       ; CLOCK_50   ; 2.954  ; 2.954  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX2[*]        ; CLOCK_50   ; 2.969  ; 2.969  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[0]       ; CLOCK_50   ; 2.954  ; 2.954  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[1]       ; CLOCK_50   ; 2.919  ; 2.919  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[2]       ; CLOCK_50   ; 2.959  ; 2.959  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[3]       ; CLOCK_50   ; 2.969  ; 2.969  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[4]       ; CLOCK_50   ; 2.943  ; 2.943  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[5]       ; CLOCK_50   ; 2.943  ; 2.943  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[6]       ; CLOCK_50   ; 2.933  ; 2.933  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX3[*]        ; CLOCK_50   ; 2.935  ; 2.935  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[0]       ; CLOCK_50   ; 2.923  ; 2.923  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[1]       ; CLOCK_50   ; 2.935  ; 2.935  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[2]       ; CLOCK_50   ; 2.935  ; 2.935  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[3]       ; CLOCK_50   ; 2.935  ; 2.935  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[4]       ; CLOCK_50   ; 2.935  ; 2.935  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[5]       ; CLOCK_50   ; 2.896  ; 2.896  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[6]       ; CLOCK_50   ; 2.906  ; 2.906  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX4[*]        ; CLOCK_50   ; 2.925  ; 2.925  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[0]       ; CLOCK_50   ; 2.906  ; 2.906  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[1]       ; CLOCK_50   ; 2.916  ; 2.916  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[2]       ; CLOCK_50   ; 2.916  ; 2.916  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[3]       ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[4]       ; CLOCK_50   ; 2.921  ; 2.921  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[5]       ; CLOCK_50   ; 2.921  ; 2.921  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[6]       ; CLOCK_50   ; 2.925  ; 2.925  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX5[*]        ; CLOCK_50   ; 2.928  ; 2.928  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[0]       ; CLOCK_50   ; 2.925  ; 2.925  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[1]       ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[2]       ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[3]       ; CLOCK_50   ; 2.928  ; 2.928  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[4]       ; CLOCK_50   ; 2.908  ; 2.908  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[5]       ; CLOCK_50   ; 2.908  ; 2.908  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[6]       ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX6[*]        ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[0]       ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[1]       ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[2]       ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[3]       ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[4]       ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[5]       ; CLOCK_50   ; 2.900  ; 2.900  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[6]       ; CLOCK_50   ; 2.900  ; 2.900  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX7[*]        ; CLOCK_50   ; 2.925  ; 2.925  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[0]       ; CLOCK_50   ; 2.925  ; 2.925  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[1]       ; CLOCK_50   ; 2.925  ; 2.925  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[2]       ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[3]       ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[4]       ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[5]       ; CLOCK_50   ; 2.918  ; 2.918  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[6]       ; CLOCK_50   ; 2.918  ; 2.918  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; I2C_SCLK       ; CLOCK_50   ; 6.409  ; 6.409  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; I2C_SDAT       ; CLOCK_50   ; 8.862  ; 8.862  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; IRDA_TXD       ; CLOCK_50   ; 2.974  ; 2.974  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_BLON       ; CLOCK_50   ; 2.908  ; 2.908  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]    ; CLOCK_50   ; 2.910  ; 2.910  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]   ; CLOCK_50   ; 2.900  ; 2.900  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]   ; CLOCK_50   ; 2.900  ; 2.900  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]   ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]   ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]   ; CLOCK_50   ; 2.881  ; 2.881  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]   ; CLOCK_50   ; 2.891  ; 2.891  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]   ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]   ; CLOCK_50   ; 2.910  ; 2.910  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_EN         ; CLOCK_50   ; 2.890  ; 2.890  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_ON         ; CLOCK_50   ; 2.888  ; 2.888  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_RS         ; CLOCK_50   ; 2.908  ; 2.908  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_RW         ; CLOCK_50   ; 2.890  ; 2.890  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LEDG[*]        ; CLOCK_50   ; 3.488  ; 3.488  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[0]       ; CLOCK_50   ; 3.469  ; 3.469  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[1]       ; CLOCK_50   ; 3.469  ; 3.469  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[2]       ; CLOCK_50   ; 3.449  ; 3.449  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[3]       ; CLOCK_50   ; 3.449  ; 3.449  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[4]       ; CLOCK_50   ; 3.488  ; 3.488  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[5]       ; CLOCK_50   ; 3.478  ; 3.478  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[6]       ; CLOCK_50   ; 3.468  ; 3.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[7]       ; CLOCK_50   ; 3.418  ; 3.418  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[8]       ; CLOCK_50   ; 3.432  ; 3.432  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LEDR[*]        ; CLOCK_50   ; 3.480  ; 3.480  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[0]       ; CLOCK_50   ; 3.480  ; 3.480  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[1]       ; CLOCK_50   ; 3.480  ; 3.480  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[2]       ; CLOCK_50   ; 3.450  ; 3.450  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[3]       ; CLOCK_50   ; 3.450  ; 3.450  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[4]       ; CLOCK_50   ; 3.470  ; 3.470  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[5]       ; CLOCK_50   ; 3.470  ; 3.470  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[6]       ; CLOCK_50   ; 3.460  ; 3.460  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[7]       ; CLOCK_50   ; 3.460  ; 3.460  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[8]       ; CLOCK_50   ; 3.424  ; 3.424  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[9]       ; CLOCK_50   ; 3.434  ; 3.434  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[10]      ; CLOCK_50   ; 3.435  ; 3.435  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[11]      ; CLOCK_50   ; 3.435  ; 3.435  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[12]      ; CLOCK_50   ; 3.445  ; 3.445  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[13]      ; CLOCK_50   ; 3.445  ; 3.445  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[14]      ; CLOCK_50   ; 3.473  ; 3.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[15]      ; CLOCK_50   ; 3.473  ; 3.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[16]      ; CLOCK_50   ; 3.473  ; 3.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[17]      ; CLOCK_50   ; 3.473  ; 3.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_ADDR[*]    ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_ADDR[0]   ; CLOCK_50   ; 2.879  ; 2.879  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_ADDR[1]   ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_CS_N       ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_DATA[*]    ; CLOCK_50   ; 2.946  ; 2.946  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[0]   ; CLOCK_50   ; 2.926  ; 2.926  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[1]   ; CLOCK_50   ; 2.946  ; 2.946  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[2]   ; CLOCK_50   ; 2.946  ; 2.946  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[3]   ; CLOCK_50   ; 2.916  ; 2.916  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[4]   ; CLOCK_50   ; 2.891  ; 2.891  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[5]   ; CLOCK_50   ; 2.891  ; 2.891  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[6]   ; CLOCK_50   ; 2.891  ; 2.891  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[7]   ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[8]   ; CLOCK_50   ; 2.946  ; 2.946  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[9]   ; CLOCK_50   ; 2.946  ; 2.946  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[10]  ; CLOCK_50   ; 2.906  ; 2.906  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[11]  ; CLOCK_50   ; 2.906  ; 2.906  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[12]  ; CLOCK_50   ; 2.906  ; 2.906  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[13]  ; CLOCK_50   ; 2.909  ; 2.909  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[14]  ; CLOCK_50   ; 2.889  ; 2.889  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[15]  ; CLOCK_50   ; 2.879  ; 2.879  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_RD_N       ; CLOCK_50   ; 2.910  ; 2.910  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_RST_N      ; CLOCK_50   ; 2.919  ; 2.919  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_WR_N       ; CLOCK_50   ; 2.910  ; 2.910  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_CLK        ; CLOCK_50   ; 2.953  ; 2.953  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_DAT        ; CLOCK_50   ; 9.425  ; 9.425  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CLK         ; CLOCK_50   ; 5.345  ; 5.345  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD         ; CLOCK_50   ; 2.932  ; 2.932  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT         ; CLOCK_50   ; 2.974  ; 2.974  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 3.493  ; 3.493  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 3.485  ; 3.485  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 3.485  ; 3.485  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 3.465  ; 3.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 3.465  ; 3.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 3.465  ; 3.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 3.465  ; 3.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 3.485  ; 3.485  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 3.485  ; 3.485  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 3.454  ; 3.454  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 3.464  ; 3.464  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 3.454  ; 3.454  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 3.464  ; 3.464  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 3.453  ; 3.453  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 3.493  ; 3.493  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 3.433  ; 3.433  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 3.433  ; 3.433  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 3.461  ; 3.461  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 3.451  ; 3.451  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_CE_N      ; CLOCK_50   ; 3.454  ; 3.454  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 3.468  ; 3.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 3.461  ; 3.461  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 3.468  ; 3.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 3.468  ; 3.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 3.448  ; 3.448  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 3.417  ; 3.417  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 3.417  ; 3.417  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 3.417  ; 3.417  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 3.413  ; 3.413  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 3.463  ; 3.463  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 3.463  ; 3.463  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 3.467  ; 3.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 3.467  ; 3.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 3.457  ; 3.457  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 3.457  ; 3.457  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 3.451  ; 3.451  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 3.451  ; 3.451  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_LB_N      ; CLOCK_50   ; 3.471  ; 3.471  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_OE_N      ; CLOCK_50   ; 3.454  ; 3.454  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_UB_N      ; CLOCK_50   ; 3.474  ; 3.474  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_WE_N      ; CLOCK_50   ; 3.466  ; 3.466  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; UART_TXD       ; CLOCK_50   ; 2.968  ; 2.968  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; -1.846 ;        ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -1.846 ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[1] ;
; ENET_CLK       ; CLOCK_50   ; 23.037 ;        ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_B[*]       ; CLOCK_50   ; 23.491 ; 23.491 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[0]      ; CLOCK_50   ; 23.436 ; 23.436 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[1]      ; CLOCK_50   ; 23.436 ; 23.436 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[2]      ; CLOCK_50   ; 23.431 ; 23.431 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[3]      ; CLOCK_50   ; 23.421 ; 23.421 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[4]      ; CLOCK_50   ; 23.491 ; 23.491 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[5]      ; CLOCK_50   ; 23.481 ; 23.481 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[6]      ; CLOCK_50   ; 23.462 ; 23.462 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[7]      ; CLOCK_50   ; 23.462 ; 23.462 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[8]      ; CLOCK_50   ; 23.452 ; 23.452 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[9]      ; CLOCK_50   ; 23.452 ; 23.452 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_BLANK      ; CLOCK_50   ; 23.448 ; 23.448 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_CLK        ; CLOCK_50   ;        ; 23.389 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_G[*]       ; CLOCK_50   ; 23.454 ; 23.454 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[0]      ; CLOCK_50   ; 23.453 ; 23.453 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[1]      ; CLOCK_50   ; 23.453 ; 23.453 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[2]      ; CLOCK_50   ; 23.443 ; 23.443 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[3]      ; CLOCK_50   ; 23.443 ; 23.443 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[4]      ; CLOCK_50   ; 23.454 ; 23.454 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[5]      ; CLOCK_50   ; 23.454 ; 23.454 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[6]      ; CLOCK_50   ; 23.414 ; 23.414 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[7]      ; CLOCK_50   ; 23.434 ; 23.434 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[8]      ; CLOCK_50   ; 23.446 ; 23.446 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[9]      ; CLOCK_50   ; 23.446 ; 23.446 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_HS         ; CLOCK_50   ; 23.458 ; 23.458 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_R[*]       ; CLOCK_50   ; 23.447 ; 23.447 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[0]      ; CLOCK_50   ; 23.437 ; 23.437 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[1]      ; CLOCK_50   ; 23.417 ; 23.417 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[2]      ; CLOCK_50   ; 23.417 ; 23.417 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[3]      ; CLOCK_50   ; 23.437 ; 23.437 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[4]      ; CLOCK_50   ; 23.437 ; 23.437 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[5]      ; CLOCK_50   ; 23.447 ; 23.447 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[6]      ; CLOCK_50   ; 23.428 ; 23.428 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[7]      ; CLOCK_50   ; 23.438 ; 23.438 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[8]      ; CLOCK_50   ; 23.418 ; 23.418 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[9]      ; CLOCK_50   ; 23.418 ; 23.418 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_VS         ; CLOCK_50   ; 23.437 ; 23.437 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; ENET_CLK       ; CLOCK_50   ;        ; 23.037 ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_CLK        ; CLOCK_50   ; 23.389 ;        ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                            ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                             ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+
; AUD_XCK        ; CLOCK_27   ; 3.368  ;        ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_Audio|pll|clk[1]  ;
; AUD_XCK        ; CLOCK_27   ;        ; 3.368  ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_Audio|pll|clk[1]  ;
; AUD_DACDAT     ; CLOCK_50   ; 3.474  ; 3.474  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 2.882  ; 2.882  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 2.882  ; 2.882  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 2.892  ; 2.892  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 2.902  ; 2.902  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 2.912  ; 2.912  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 2.912  ; 2.912  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 2.882  ; 2.882  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 2.882  ; 2.882  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 2.883  ; 2.883  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 2.903  ; 2.903  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 2.903  ; 2.903  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 2.913  ; 2.913  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 2.893  ; 2.893  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA_0      ; CLOCK_50   ; 2.970  ; 2.970  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA_1      ; CLOCK_50   ; 2.970  ; 2.970  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 2.950  ; 2.950  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CS_N      ; CLOCK_50   ; 2.952  ; 2.952  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 2.885  ; 2.885  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 2.885  ; 2.885  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 2.915  ; 2.915  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 2.915  ; 2.915  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 2.903  ; 2.903  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 2.903  ; 2.903  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 2.903  ; 2.903  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 2.903  ; 2.903  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 2.939  ; 2.939  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 2.909  ; 2.909  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 2.939  ; 2.939  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 2.939  ; 2.939  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 2.934  ; 2.934  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 2.934  ; 2.934  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 2.944  ; 2.944  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 2.944  ; 2.944  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 2.918  ; 2.918  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_LDQM      ; CLOCK_50   ; 2.966  ; 2.966  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 2.950  ; 2.950  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_UDQM      ; CLOCK_50   ; 2.926  ; 2.926  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 2.966  ; 2.966  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_CMD       ; CLOCK_50   ; 3.458  ; 3.458  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_CS_N      ; CLOCK_50   ; 3.471  ; 3.471  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_DATA[*]   ; CLOCK_50   ; 3.421  ; 3.421  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[0]  ; CLOCK_50   ; 3.421  ; 3.421  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[1]  ; CLOCK_50   ; 3.421  ; 3.421  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[2]  ; CLOCK_50   ; 3.431  ; 3.431  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[3]  ; CLOCK_50   ; 3.431  ; 3.431  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[4]  ; CLOCK_50   ; 3.437  ; 3.437  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[5]  ; CLOCK_50   ; 3.437  ; 3.437  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[6]  ; CLOCK_50   ; 3.443  ; 3.443  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[7]  ; CLOCK_50   ; 3.443  ; 3.443  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[8]  ; CLOCK_50   ; 3.445  ; 3.445  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[9]  ; CLOCK_50   ; 3.445  ; 3.445  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[10] ; CLOCK_50   ; 3.433  ; 3.433  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[11] ; CLOCK_50   ; 3.433  ; 3.433  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[12] ; CLOCK_50   ; 3.443  ; 3.443  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[13] ; CLOCK_50   ; 3.443  ; 3.443  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[14] ; CLOCK_50   ; 3.423  ; 3.423  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[15] ; CLOCK_50   ; 3.423  ; 3.423  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_RD_N      ; CLOCK_50   ; 3.461  ; 3.461  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_RST_N     ; CLOCK_50   ; 3.471  ; 3.471  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_WR_N      ; CLOCK_50   ; 3.461  ; 3.461  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_ADDR[*]     ; CLOCK_50   ; 3.402  ; 3.402  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[0]    ; CLOCK_50   ; 3.418  ; 3.418  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[1]    ; CLOCK_50   ; 3.418  ; 3.418  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[2]    ; CLOCK_50   ; 3.438  ; 3.438  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[3]    ; CLOCK_50   ; 3.438  ; 3.438  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[4]    ; CLOCK_50   ; 3.442  ; 3.442  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[5]    ; CLOCK_50   ; 3.442  ; 3.442  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[6]    ; CLOCK_50   ; 3.402  ; 3.402  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[7]    ; CLOCK_50   ; 3.412  ; 3.412  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[8]    ; CLOCK_50   ; 3.435  ; 3.435  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[9]    ; CLOCK_50   ; 3.435  ; 3.435  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[10]   ; CLOCK_50   ; 3.445  ; 3.445  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[11]   ; CLOCK_50   ; 3.445  ; 3.445  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[12]   ; CLOCK_50   ; 3.428  ; 3.428  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[13]   ; CLOCK_50   ; 3.418  ; 3.418  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[14]   ; CLOCK_50   ; 3.428  ; 3.428  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[15]   ; CLOCK_50   ; 3.438  ; 3.438  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[16]   ; CLOCK_50   ; 3.440  ; 3.440  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[17]   ; CLOCK_50   ; 3.420  ; 3.420  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[18]   ; CLOCK_50   ; 3.420  ; 3.420  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[19]   ; CLOCK_50   ; 3.420  ; 3.420  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[20]   ; CLOCK_50   ; 3.424  ; 3.424  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[21]   ; CLOCK_50   ; 3.424  ; 3.424  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_CE_N        ; CLOCK_50   ; 3.414  ; 3.414  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_DQ[*]       ; CLOCK_50   ; 3.444  ; 3.444  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[0]      ; CLOCK_50   ; 3.444  ; 3.444  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[1]      ; CLOCK_50   ; 3.444  ; 3.444  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[2]      ; CLOCK_50   ; 3.464  ; 3.464  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[3]      ; CLOCK_50   ; 3.464  ; 3.464  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[4]      ; CLOCK_50   ; 3.466  ; 3.466  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[5]      ; CLOCK_50   ; 3.466  ; 3.466  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[6]      ; CLOCK_50   ; 3.466  ; 3.466  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[7]      ; CLOCK_50   ; 3.466  ; 3.466  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_OE_N        ; CLOCK_50   ; 3.424  ; 3.424  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_RST_N       ; CLOCK_50   ; 3.434  ; 3.434  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_WE_N        ; CLOCK_50   ; 3.434  ; 3.434  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_0[*]      ; CLOCK_50   ; 2.893  ; 2.893  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[1]     ; CLOCK_50   ; 2.913  ; 2.913  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[3]     ; CLOCK_50   ; 2.963  ; 2.963  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[4]     ; CLOCK_50   ; 2.938  ; 2.938  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[5]     ; CLOCK_50   ; 2.938  ; 2.938  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[6]     ; CLOCK_50   ; 2.918  ; 2.918  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[7]     ; CLOCK_50   ; 2.918  ; 2.918  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[8]     ; CLOCK_50   ; 2.931  ; 2.931  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[9]     ; CLOCK_50   ; 2.931  ; 2.931  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[10]    ; CLOCK_50   ; 2.921  ; 2.921  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[11]    ; CLOCK_50   ; 2.921  ; 2.921  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[12]    ; CLOCK_50   ; 2.913  ; 2.913  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[13]    ; CLOCK_50   ; 2.913  ; 2.913  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[14]    ; CLOCK_50   ; 2.893  ; 2.893  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[15]    ; CLOCK_50   ; 2.913  ; 2.913  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[17]    ; CLOCK_50   ; 2.903  ; 2.903  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[19]    ; CLOCK_50   ; 2.912  ; 2.912  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[20]    ; CLOCK_50   ; 2.922  ; 2.922  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[21]    ; CLOCK_50   ; 2.922  ; 2.922  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[22]    ; CLOCK_50   ; 2.972  ; 2.972  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[23]    ; CLOCK_50   ; 2.900  ; 2.900  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[24]    ; CLOCK_50   ; 2.910  ; 2.910  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[25]    ; CLOCK_50   ; 2.940  ; 2.940  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[26]    ; CLOCK_50   ; 2.910  ; 2.910  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[27]    ; CLOCK_50   ; 2.910  ; 2.910  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[28]    ; CLOCK_50   ; 2.907  ; 2.907  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[29]    ; CLOCK_50   ; 2.907  ; 2.907  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[30]    ; CLOCK_50   ; 2.937  ; 2.937  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[31]    ; CLOCK_50   ; 2.937  ; 2.937  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[32]    ; CLOCK_50   ; 2.922  ; 2.922  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[33]    ; CLOCK_50   ; 2.922  ; 2.922  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[34]    ; CLOCK_50   ; 2.922  ; 2.922  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[35]    ; CLOCK_50   ; 2.902  ; 2.902  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_1[*]      ; CLOCK_50   ; 2.893  ; 2.893  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[1]     ; CLOCK_50   ; 2.946  ; 2.946  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[3]     ; CLOCK_50   ; 2.916  ; 2.916  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[4]     ; CLOCK_50   ; 2.939  ; 2.939  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[5]     ; CLOCK_50   ; 2.949  ; 2.949  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[6]     ; CLOCK_50   ; 2.909  ; 2.909  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[7]     ; CLOCK_50   ; 2.909  ; 2.909  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[8]     ; CLOCK_50   ; 2.941  ; 2.941  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[9]     ; CLOCK_50   ; 2.941  ; 2.941  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[10]    ; CLOCK_50   ; 2.931  ; 2.931  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[11]    ; CLOCK_50   ; 2.934  ; 2.934  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[12]    ; CLOCK_50   ; 2.942  ; 2.942  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[13]    ; CLOCK_50   ; 2.942  ; 2.942  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[14]    ; CLOCK_50   ; 2.910  ; 2.910  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[15]    ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[17]    ; CLOCK_50   ; 2.927  ; 2.927  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[19]    ; CLOCK_50   ; 2.933  ; 2.933  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[20]    ; CLOCK_50   ; 2.903  ; 2.903  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[21]    ; CLOCK_50   ; 2.893  ; 2.893  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[22]    ; CLOCK_50   ; 2.928  ; 2.928  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[23]    ; CLOCK_50   ; 2.928  ; 2.928  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[24]    ; CLOCK_50   ; 2.918  ; 2.918  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[25]    ; CLOCK_50   ; 2.918  ; 2.918  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[26]    ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[27]    ; CLOCK_50   ; 2.911  ; 2.911  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[28]    ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[29]    ; CLOCK_50   ; 2.894  ; 2.894  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[30]    ; CLOCK_50   ; 2.914  ; 2.914  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[31]    ; CLOCK_50   ; 2.914  ; 2.914  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[32]    ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[33]    ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[34]    ; CLOCK_50   ; 2.915  ; 2.915  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[35]    ; CLOCK_50   ; 2.906  ; 2.906  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX0[*]        ; CLOCK_50   ; 3.436  ; 3.436  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[0]       ; CLOCK_50   ; 3.466  ; 3.466  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[1]       ; CLOCK_50   ; 3.436  ; 3.436  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[2]       ; CLOCK_50   ; 3.446  ; 3.446  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[3]       ; CLOCK_50   ; 3.471  ; 3.471  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[4]       ; CLOCK_50   ; 3.471  ; 3.471  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[5]       ; CLOCK_50   ; 3.461  ; 3.461  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[6]       ; CLOCK_50   ; 3.461  ; 3.461  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX1[*]        ; CLOCK_50   ; 2.928  ; 2.928  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[0]       ; CLOCK_50   ; 2.942  ; 2.942  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[1]       ; CLOCK_50   ; 2.942  ; 2.942  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[2]       ; CLOCK_50   ; 2.928  ; 2.928  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[3]       ; CLOCK_50   ; 2.928  ; 2.928  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[4]       ; CLOCK_50   ; 2.948  ; 2.948  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[5]       ; CLOCK_50   ; 2.934  ; 2.934  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[6]       ; CLOCK_50   ; 2.954  ; 2.954  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX2[*]        ; CLOCK_50   ; 2.919  ; 2.919  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[0]       ; CLOCK_50   ; 2.954  ; 2.954  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[1]       ; CLOCK_50   ; 2.919  ; 2.919  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[2]       ; CLOCK_50   ; 2.959  ; 2.959  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[3]       ; CLOCK_50   ; 2.969  ; 2.969  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[4]       ; CLOCK_50   ; 2.943  ; 2.943  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[5]       ; CLOCK_50   ; 2.943  ; 2.943  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[6]       ; CLOCK_50   ; 2.933  ; 2.933  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX3[*]        ; CLOCK_50   ; 2.896  ; 2.896  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[0]       ; CLOCK_50   ; 2.923  ; 2.923  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[1]       ; CLOCK_50   ; 2.935  ; 2.935  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[2]       ; CLOCK_50   ; 2.935  ; 2.935  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[3]       ; CLOCK_50   ; 2.935  ; 2.935  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[4]       ; CLOCK_50   ; 2.935  ; 2.935  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[5]       ; CLOCK_50   ; 2.896  ; 2.896  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[6]       ; CLOCK_50   ; 2.906  ; 2.906  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX4[*]        ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[0]       ; CLOCK_50   ; 2.906  ; 2.906  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[1]       ; CLOCK_50   ; 2.916  ; 2.916  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[2]       ; CLOCK_50   ; 2.916  ; 2.916  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[3]       ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[4]       ; CLOCK_50   ; 2.921  ; 2.921  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[5]       ; CLOCK_50   ; 2.921  ; 2.921  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[6]       ; CLOCK_50   ; 2.925  ; 2.925  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX5[*]        ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[0]       ; CLOCK_50   ; 2.925  ; 2.925  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[1]       ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[2]       ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[3]       ; CLOCK_50   ; 2.928  ; 2.928  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[4]       ; CLOCK_50   ; 2.908  ; 2.908  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[5]       ; CLOCK_50   ; 2.908  ; 2.908  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[6]       ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX6[*]        ; CLOCK_50   ; 2.900  ; 2.900  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[0]       ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[1]       ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[2]       ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[3]       ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[4]       ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[5]       ; CLOCK_50   ; 2.900  ; 2.900  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[6]       ; CLOCK_50   ; 2.900  ; 2.900  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX7[*]        ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[0]       ; CLOCK_50   ; 2.925  ; 2.925  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[1]       ; CLOCK_50   ; 2.925  ; 2.925  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[2]       ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[3]       ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[4]       ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[5]       ; CLOCK_50   ; 2.918  ; 2.918  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[6]       ; CLOCK_50   ; 2.918  ; 2.918  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; I2C_SCLK       ; CLOCK_50   ; 6.152  ; 6.152  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; I2C_SDAT       ; CLOCK_50   ; 8.425  ; 8.425  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; IRDA_TXD       ; CLOCK_50   ; 2.974  ; 2.974  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_BLON       ; CLOCK_50   ; 2.908  ; 2.908  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]    ; CLOCK_50   ; 2.881  ; 2.881  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]   ; CLOCK_50   ; 2.900  ; 2.900  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]   ; CLOCK_50   ; 2.900  ; 2.900  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]   ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]   ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]   ; CLOCK_50   ; 2.881  ; 2.881  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]   ; CLOCK_50   ; 2.891  ; 2.891  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]   ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]   ; CLOCK_50   ; 2.910  ; 2.910  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_EN         ; CLOCK_50   ; 2.890  ; 2.890  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_ON         ; CLOCK_50   ; 2.888  ; 2.888  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_RS         ; CLOCK_50   ; 2.908  ; 2.908  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_RW         ; CLOCK_50   ; 2.890  ; 2.890  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LEDG[*]        ; CLOCK_50   ; 3.418  ; 3.418  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[0]       ; CLOCK_50   ; 3.469  ; 3.469  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[1]       ; CLOCK_50   ; 3.469  ; 3.469  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[2]       ; CLOCK_50   ; 3.449  ; 3.449  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[3]       ; CLOCK_50   ; 3.449  ; 3.449  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[4]       ; CLOCK_50   ; 3.488  ; 3.488  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[5]       ; CLOCK_50   ; 3.478  ; 3.478  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[6]       ; CLOCK_50   ; 3.468  ; 3.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[7]       ; CLOCK_50   ; 3.418  ; 3.418  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[8]       ; CLOCK_50   ; 3.432  ; 3.432  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LEDR[*]        ; CLOCK_50   ; 3.424  ; 3.424  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[0]       ; CLOCK_50   ; 3.480  ; 3.480  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[1]       ; CLOCK_50   ; 3.480  ; 3.480  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[2]       ; CLOCK_50   ; 3.450  ; 3.450  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[3]       ; CLOCK_50   ; 3.450  ; 3.450  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[4]       ; CLOCK_50   ; 3.470  ; 3.470  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[5]       ; CLOCK_50   ; 3.470  ; 3.470  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[6]       ; CLOCK_50   ; 3.460  ; 3.460  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[7]       ; CLOCK_50   ; 3.460  ; 3.460  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[8]       ; CLOCK_50   ; 3.424  ; 3.424  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[9]       ; CLOCK_50   ; 3.434  ; 3.434  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[10]      ; CLOCK_50   ; 3.435  ; 3.435  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[11]      ; CLOCK_50   ; 3.435  ; 3.435  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[12]      ; CLOCK_50   ; 3.445  ; 3.445  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[13]      ; CLOCK_50   ; 3.445  ; 3.445  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[14]      ; CLOCK_50   ; 3.473  ; 3.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[15]      ; CLOCK_50   ; 3.473  ; 3.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[16]      ; CLOCK_50   ; 3.473  ; 3.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[17]      ; CLOCK_50   ; 3.473  ; 3.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_ADDR[*]    ; CLOCK_50   ; 2.879  ; 2.879  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_ADDR[0]   ; CLOCK_50   ; 2.879  ; 2.879  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_ADDR[1]   ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_CS_N       ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_DATA[*]    ; CLOCK_50   ; 2.879  ; 2.879  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[0]   ; CLOCK_50   ; 2.926  ; 2.926  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[1]   ; CLOCK_50   ; 2.946  ; 2.946  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[2]   ; CLOCK_50   ; 2.946  ; 2.946  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[3]   ; CLOCK_50   ; 2.916  ; 2.916  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[4]   ; CLOCK_50   ; 2.891  ; 2.891  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[5]   ; CLOCK_50   ; 2.891  ; 2.891  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[6]   ; CLOCK_50   ; 2.891  ; 2.891  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[7]   ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[8]   ; CLOCK_50   ; 2.946  ; 2.946  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[9]   ; CLOCK_50   ; 2.946  ; 2.946  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[10]  ; CLOCK_50   ; 2.906  ; 2.906  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[11]  ; CLOCK_50   ; 2.906  ; 2.906  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[12]  ; CLOCK_50   ; 2.906  ; 2.906  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[13]  ; CLOCK_50   ; 2.909  ; 2.909  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[14]  ; CLOCK_50   ; 2.889  ; 2.889  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[15]  ; CLOCK_50   ; 2.879  ; 2.879  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_RD_N       ; CLOCK_50   ; 2.910  ; 2.910  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_RST_N      ; CLOCK_50   ; 2.919  ; 2.919  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_WR_N       ; CLOCK_50   ; 2.910  ; 2.910  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_CLK        ; CLOCK_50   ; 2.953  ; 2.953  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_DAT        ; CLOCK_50   ; 7.072  ; 7.072  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CLK         ; CLOCK_50   ; 5.054  ; 5.054  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD         ; CLOCK_50   ; 2.932  ; 2.932  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT         ; CLOCK_50   ; 2.974  ; 2.974  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 3.433  ; 3.433  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 3.485  ; 3.485  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 3.485  ; 3.485  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 3.465  ; 3.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 3.465  ; 3.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 3.465  ; 3.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 3.465  ; 3.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 3.485  ; 3.485  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 3.485  ; 3.485  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 3.454  ; 3.454  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 3.464  ; 3.464  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 3.454  ; 3.454  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 3.464  ; 3.464  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 3.453  ; 3.453  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 3.493  ; 3.493  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 3.433  ; 3.433  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 3.433  ; 3.433  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 3.461  ; 3.461  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 3.451  ; 3.451  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_CE_N      ; CLOCK_50   ; 3.454  ; 3.454  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 3.413  ; 3.413  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 3.461  ; 3.461  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 3.468  ; 3.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 3.468  ; 3.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 3.448  ; 3.448  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 3.417  ; 3.417  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 3.417  ; 3.417  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 3.417  ; 3.417  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 3.413  ; 3.413  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 3.463  ; 3.463  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 3.463  ; 3.463  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 3.467  ; 3.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 3.467  ; 3.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 3.457  ; 3.457  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 3.457  ; 3.457  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 3.451  ; 3.451  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 3.451  ; 3.451  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_LB_N      ; CLOCK_50   ; 3.471  ; 3.471  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_OE_N      ; CLOCK_50   ; 3.454  ; 3.454  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_UB_N      ; CLOCK_50   ; 3.474  ; 3.474  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_WE_N      ; CLOCK_50   ; 3.466  ; 3.466  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; UART_TXD       ; CLOCK_50   ; 2.968  ; 2.968  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; -1.846 ;        ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -1.846 ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[1] ;
; ENET_CLK       ; CLOCK_50   ; 23.037 ;        ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_B[*]       ; CLOCK_50   ; 23.421 ; 23.421 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[0]      ; CLOCK_50   ; 23.436 ; 23.436 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[1]      ; CLOCK_50   ; 23.436 ; 23.436 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[2]      ; CLOCK_50   ; 23.431 ; 23.431 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[3]      ; CLOCK_50   ; 23.421 ; 23.421 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[4]      ; CLOCK_50   ; 23.491 ; 23.491 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[5]      ; CLOCK_50   ; 23.481 ; 23.481 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[6]      ; CLOCK_50   ; 23.462 ; 23.462 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[7]      ; CLOCK_50   ; 23.462 ; 23.462 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[8]      ; CLOCK_50   ; 23.452 ; 23.452 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[9]      ; CLOCK_50   ; 23.452 ; 23.452 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_BLANK      ; CLOCK_50   ; 23.448 ; 23.448 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_CLK        ; CLOCK_50   ;        ; 23.389 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_G[*]       ; CLOCK_50   ; 23.414 ; 23.414 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[0]      ; CLOCK_50   ; 23.453 ; 23.453 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[1]      ; CLOCK_50   ; 23.453 ; 23.453 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[2]      ; CLOCK_50   ; 23.443 ; 23.443 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[3]      ; CLOCK_50   ; 23.443 ; 23.443 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[4]      ; CLOCK_50   ; 23.454 ; 23.454 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[5]      ; CLOCK_50   ; 23.454 ; 23.454 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[6]      ; CLOCK_50   ; 23.414 ; 23.414 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[7]      ; CLOCK_50   ; 23.434 ; 23.434 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[8]      ; CLOCK_50   ; 23.446 ; 23.446 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[9]      ; CLOCK_50   ; 23.446 ; 23.446 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_HS         ; CLOCK_50   ; 23.458 ; 23.458 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_R[*]       ; CLOCK_50   ; 23.417 ; 23.417 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[0]      ; CLOCK_50   ; 23.437 ; 23.437 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[1]      ; CLOCK_50   ; 23.417 ; 23.417 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[2]      ; CLOCK_50   ; 23.417 ; 23.417 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[3]      ; CLOCK_50   ; 23.437 ; 23.437 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[4]      ; CLOCK_50   ; 23.437 ; 23.437 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[5]      ; CLOCK_50   ; 23.447 ; 23.447 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[6]      ; CLOCK_50   ; 23.428 ; 23.428 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[7]      ; CLOCK_50   ; 23.438 ; 23.438 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[8]      ; CLOCK_50   ; 23.418 ; 23.418 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[9]      ; CLOCK_50   ; 23.418 ; 23.418 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_VS         ; CLOCK_50   ; 23.437 ; 23.437 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; ENET_CLK       ; CLOCK_50   ;        ; 23.037 ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_CLK        ; CLOCK_50   ; 23.389 ;        ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                   ;
+----------------+------------+-------+------+------------+-------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                             ;
+----------------+------------+-------+------+------------+-------------------------------------------------------------+
; ENET_DATA[*]   ; CLOCK_50   ; 7.135 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[0]  ; CLOCK_50   ; 7.501 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[1]  ; CLOCK_50   ; 7.501 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[2]  ; CLOCK_50   ; 7.511 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[3]  ; CLOCK_50   ; 7.511 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[4]  ; CLOCK_50   ; 7.144 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[5]  ; CLOCK_50   ; 7.144 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[6]  ; CLOCK_50   ; 7.135 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[7]  ; CLOCK_50   ; 7.135 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[8]  ; CLOCK_50   ; 7.532 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[9]  ; CLOCK_50   ; 7.532 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[10] ; CLOCK_50   ; 7.515 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[11] ; CLOCK_50   ; 7.515 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[12] ; CLOCK_50   ; 7.521 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[13] ; CLOCK_50   ; 7.521 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[14] ; CLOCK_50   ; 7.504 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[15] ; CLOCK_50   ; 7.504 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_DQ[*]       ; CLOCK_50   ; 4.457 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[0]      ; CLOCK_50   ; 4.457 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[1]      ; CLOCK_50   ; 4.457 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[2]      ; CLOCK_50   ; 4.477 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[3]      ; CLOCK_50   ; 4.477 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[4]      ; CLOCK_50   ; 4.696 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[5]      ; CLOCK_50   ; 4.696 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[6]      ; CLOCK_50   ; 4.696 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[7]      ; CLOCK_50   ; 4.696 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_0[*]      ; CLOCK_50   ; 5.233 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[1]     ; CLOCK_50   ; 5.765 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[3]     ; CLOCK_50   ; 6.011 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[4]     ; CLOCK_50   ; 5.820 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[5]     ; CLOCK_50   ; 5.655 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[6]     ; CLOCK_50   ; 5.825 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[7]     ; CLOCK_50   ; 5.495 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[8]     ; CLOCK_50   ; 5.901 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[9]     ; CLOCK_50   ; 6.327 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[10]    ; CLOCK_50   ; 6.300 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[11]    ; CLOCK_50   ; 5.855 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[12]    ; CLOCK_50   ; 5.976 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[13]    ; CLOCK_50   ; 5.936 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[14]    ; CLOCK_50   ; 6.070 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[15]    ; CLOCK_50   ; 5.534 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[17]    ; CLOCK_50   ; 5.915 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[19]    ; CLOCK_50   ; 5.643 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[20]    ; CLOCK_50   ; 5.233 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[21]    ; CLOCK_50   ; 6.026 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[22]    ; CLOCK_50   ; 6.066 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[23]    ; CLOCK_50   ; 5.702 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[24]    ; CLOCK_50   ; 5.931 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[25]    ; CLOCK_50   ; 5.258 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[26]    ; CLOCK_50   ; 5.780 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[27]    ; CLOCK_50   ; 5.631 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[28]    ; CLOCK_50   ; 5.619 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[29]    ; CLOCK_50   ; 5.529 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[30]    ; CLOCK_50   ; 5.617 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[31]    ; CLOCK_50   ; 5.383 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[32]    ; CLOCK_50   ; 5.439 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[33]    ; CLOCK_50   ; 5.455 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[34]    ; CLOCK_50   ; 5.398 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[35]    ; CLOCK_50   ; 5.419 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_1[*]      ; CLOCK_50   ; 4.541 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[1]     ; CLOCK_50   ; 5.184 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[3]     ; CLOCK_50   ; 5.362 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[4]     ; CLOCK_50   ; 5.388 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[5]     ; CLOCK_50   ; 5.456 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[6]     ; CLOCK_50   ; 5.135 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[7]     ; CLOCK_50   ; 5.338 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[8]     ; CLOCK_50   ; 5.172 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[9]     ; CLOCK_50   ; 5.504 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[10]    ; CLOCK_50   ; 5.342 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[11]    ; CLOCK_50   ; 5.523 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[12]    ; CLOCK_50   ; 4.894 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[13]    ; CLOCK_50   ; 5.288 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[14]    ; CLOCK_50   ; 5.244 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[15]    ; CLOCK_50   ; 5.606 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[17]    ; CLOCK_50   ; 5.242 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[19]    ; CLOCK_50   ; 5.379 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[20]    ; CLOCK_50   ; 4.541 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[21]    ; CLOCK_50   ; 4.981 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[22]    ; CLOCK_50   ; 4.915 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[23]    ; CLOCK_50   ; 5.147 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[24]    ; CLOCK_50   ; 4.793 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[25]    ; CLOCK_50   ; 5.148 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[26]    ; CLOCK_50   ; 5.298 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[27]    ; CLOCK_50   ; 5.026 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[28]    ; CLOCK_50   ; 4.567 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[29]    ; CLOCK_50   ; 4.780 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[30]    ; CLOCK_50   ; 5.057 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[31]    ; CLOCK_50   ; 4.873 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[32]    ; CLOCK_50   ; 5.173 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[33]    ; CLOCK_50   ; 4.820 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[34]    ; CLOCK_50   ; 4.795 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[35]    ; CLOCK_50   ; 5.031 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; I2C_SDAT       ; CLOCK_50   ; 7.684 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]    ; CLOCK_50   ; 6.317 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]   ; CLOCK_50   ; 6.317 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]   ; CLOCK_50   ; 6.317 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]   ; CLOCK_50   ; 6.620 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]   ; CLOCK_50   ; 6.620 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]   ; CLOCK_50   ; 6.600 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]   ; CLOCK_50   ; 6.610 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]   ; CLOCK_50   ; 6.620 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]   ; CLOCK_50   ; 6.635 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_DATA[*]    ; CLOCK_50   ; 3.875 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[0]   ; CLOCK_50   ; 4.221 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[1]   ; CLOCK_50   ; 4.241 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[2]   ; CLOCK_50   ; 4.241 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[3]   ; CLOCK_50   ; 4.211 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[4]   ; CLOCK_50   ; 4.181 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[5]   ; CLOCK_50   ; 4.181 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[6]   ; CLOCK_50   ; 4.181 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[7]   ; CLOCK_50   ; 4.191 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[8]   ; CLOCK_50   ; 4.225 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[9]   ; CLOCK_50   ; 4.225 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[10]  ; CLOCK_50   ; 4.185 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[11]  ; CLOCK_50   ; 4.185 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[12]  ; CLOCK_50   ; 4.185 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[13]  ; CLOCK_50   ; 3.905 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[14]  ; CLOCK_50   ; 3.885 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[15]  ; CLOCK_50   ; 3.875 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_DAT        ; CLOCK_50   ; 8.282 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD         ; CLOCK_50   ; 5.285 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT         ; CLOCK_50   ; 5.144 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 4.508 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 5.019 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 5.029 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 5.015 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 4.995 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 4.731 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 4.945 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 4.945 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 4.708 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 4.758 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 4.758 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 4.518 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 4.518 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 4.508 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 4.508 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 4.728 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 4.728 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
+----------------+------------+-------+------+------------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                           ;
+----------------+------------+-------+------+------------+-------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                             ;
+----------------+------------+-------+------+------------+-------------------------------------------------------------+
; ENET_DATA[*]   ; CLOCK_50   ; 7.135 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[0]  ; CLOCK_50   ; 7.501 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[1]  ; CLOCK_50   ; 7.501 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[2]  ; CLOCK_50   ; 7.511 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[3]  ; CLOCK_50   ; 7.511 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[4]  ; CLOCK_50   ; 7.144 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[5]  ; CLOCK_50   ; 7.144 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[6]  ; CLOCK_50   ; 7.135 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[7]  ; CLOCK_50   ; 7.135 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[8]  ; CLOCK_50   ; 7.532 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[9]  ; CLOCK_50   ; 7.532 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[10] ; CLOCK_50   ; 7.515 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[11] ; CLOCK_50   ; 7.515 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[12] ; CLOCK_50   ; 7.521 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[13] ; CLOCK_50   ; 7.521 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[14] ; CLOCK_50   ; 7.504 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[15] ; CLOCK_50   ; 7.504 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_DQ[*]       ; CLOCK_50   ; 4.457 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[0]      ; CLOCK_50   ; 4.457 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[1]      ; CLOCK_50   ; 4.457 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[2]      ; CLOCK_50   ; 4.477 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[3]      ; CLOCK_50   ; 4.477 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[4]      ; CLOCK_50   ; 4.696 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[5]      ; CLOCK_50   ; 4.696 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[6]      ; CLOCK_50   ; 4.696 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[7]      ; CLOCK_50   ; 4.696 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_0[*]      ; CLOCK_50   ; 5.233 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[1]     ; CLOCK_50   ; 5.765 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[3]     ; CLOCK_50   ; 6.011 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[4]     ; CLOCK_50   ; 5.820 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[5]     ; CLOCK_50   ; 5.655 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[6]     ; CLOCK_50   ; 5.825 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[7]     ; CLOCK_50   ; 5.495 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[8]     ; CLOCK_50   ; 5.901 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[9]     ; CLOCK_50   ; 6.327 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[10]    ; CLOCK_50   ; 6.300 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[11]    ; CLOCK_50   ; 5.855 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[12]    ; CLOCK_50   ; 5.976 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[13]    ; CLOCK_50   ; 5.936 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[14]    ; CLOCK_50   ; 6.070 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[15]    ; CLOCK_50   ; 5.534 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[17]    ; CLOCK_50   ; 5.915 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[19]    ; CLOCK_50   ; 5.643 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[20]    ; CLOCK_50   ; 5.233 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[21]    ; CLOCK_50   ; 6.026 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[22]    ; CLOCK_50   ; 6.066 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[23]    ; CLOCK_50   ; 5.702 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[24]    ; CLOCK_50   ; 5.931 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[25]    ; CLOCK_50   ; 5.258 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[26]    ; CLOCK_50   ; 5.780 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[27]    ; CLOCK_50   ; 5.631 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[28]    ; CLOCK_50   ; 5.619 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[29]    ; CLOCK_50   ; 5.529 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[30]    ; CLOCK_50   ; 5.617 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[31]    ; CLOCK_50   ; 5.383 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[32]    ; CLOCK_50   ; 5.439 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[33]    ; CLOCK_50   ; 5.455 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[34]    ; CLOCK_50   ; 5.398 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[35]    ; CLOCK_50   ; 5.419 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_1[*]      ; CLOCK_50   ; 4.541 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[1]     ; CLOCK_50   ; 5.184 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[3]     ; CLOCK_50   ; 5.362 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[4]     ; CLOCK_50   ; 5.388 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[5]     ; CLOCK_50   ; 5.456 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[6]     ; CLOCK_50   ; 5.135 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[7]     ; CLOCK_50   ; 5.338 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[8]     ; CLOCK_50   ; 5.172 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[9]     ; CLOCK_50   ; 5.504 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[10]    ; CLOCK_50   ; 5.342 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[11]    ; CLOCK_50   ; 5.523 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[12]    ; CLOCK_50   ; 4.894 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[13]    ; CLOCK_50   ; 5.288 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[14]    ; CLOCK_50   ; 5.244 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[15]    ; CLOCK_50   ; 5.606 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[17]    ; CLOCK_50   ; 5.242 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[19]    ; CLOCK_50   ; 5.379 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[20]    ; CLOCK_50   ; 4.541 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[21]    ; CLOCK_50   ; 4.981 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[22]    ; CLOCK_50   ; 4.915 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[23]    ; CLOCK_50   ; 5.147 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[24]    ; CLOCK_50   ; 4.793 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[25]    ; CLOCK_50   ; 5.148 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[26]    ; CLOCK_50   ; 5.298 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[27]    ; CLOCK_50   ; 5.026 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[28]    ; CLOCK_50   ; 4.567 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[29]    ; CLOCK_50   ; 4.780 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[30]    ; CLOCK_50   ; 5.057 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[31]    ; CLOCK_50   ; 4.873 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[32]    ; CLOCK_50   ; 5.173 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[33]    ; CLOCK_50   ; 4.820 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[34]    ; CLOCK_50   ; 4.795 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[35]    ; CLOCK_50   ; 5.031 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; I2C_SDAT       ; CLOCK_50   ; 7.617 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]    ; CLOCK_50   ; 4.668 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]   ; CLOCK_50   ; 4.668 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]   ; CLOCK_50   ; 4.668 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]   ; CLOCK_50   ; 4.971 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]   ; CLOCK_50   ; 4.971 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]   ; CLOCK_50   ; 4.951 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]   ; CLOCK_50   ; 4.961 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]   ; CLOCK_50   ; 4.971 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]   ; CLOCK_50   ; 4.986 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_DATA[*]    ; CLOCK_50   ; 3.875 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[0]   ; CLOCK_50   ; 4.221 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[1]   ; CLOCK_50   ; 4.241 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[2]   ; CLOCK_50   ; 4.241 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[3]   ; CLOCK_50   ; 4.211 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[4]   ; CLOCK_50   ; 4.181 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[5]   ; CLOCK_50   ; 4.181 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[6]   ; CLOCK_50   ; 4.181 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[7]   ; CLOCK_50   ; 4.191 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[8]   ; CLOCK_50   ; 4.225 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[9]   ; CLOCK_50   ; 4.225 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[10]  ; CLOCK_50   ; 4.185 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[11]  ; CLOCK_50   ; 4.185 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[12]  ; CLOCK_50   ; 4.185 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[13]  ; CLOCK_50   ; 3.905 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[14]  ; CLOCK_50   ; 3.885 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[15]  ; CLOCK_50   ; 3.875 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_DAT        ; CLOCK_50   ; 7.332 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD         ; CLOCK_50   ; 4.964 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT         ; CLOCK_50   ; 4.906 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 4.508 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 5.019 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 5.029 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 5.015 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 4.995 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 4.731 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 4.945 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 4.945 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 4.708 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 4.758 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 4.758 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 4.518 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 4.518 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 4.508 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 4.508 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 4.728 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 4.728 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
+----------------+------------+-------+------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                           ;
+----------------+------------+-----------+-----------+------------+-------------------------------------------------------------+
; Data Port      ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                             ;
+----------------+------------+-----------+-----------+------------+-------------------------------------------------------------+
; ENET_DATA[*]   ; CLOCK_50   ; 7.135     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[0]  ; CLOCK_50   ; 7.501     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[1]  ; CLOCK_50   ; 7.501     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[2]  ; CLOCK_50   ; 7.511     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[3]  ; CLOCK_50   ; 7.511     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[4]  ; CLOCK_50   ; 7.144     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[5]  ; CLOCK_50   ; 7.144     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[6]  ; CLOCK_50   ; 7.135     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[7]  ; CLOCK_50   ; 7.135     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[8]  ; CLOCK_50   ; 7.532     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[9]  ; CLOCK_50   ; 7.532     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[10] ; CLOCK_50   ; 7.515     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[11] ; CLOCK_50   ; 7.515     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[12] ; CLOCK_50   ; 7.521     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[13] ; CLOCK_50   ; 7.521     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[14] ; CLOCK_50   ; 7.504     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[15] ; CLOCK_50   ; 7.504     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_DQ[*]       ; CLOCK_50   ; 4.457     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[0]      ; CLOCK_50   ; 4.457     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[1]      ; CLOCK_50   ; 4.457     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[2]      ; CLOCK_50   ; 4.477     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[3]      ; CLOCK_50   ; 4.477     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[4]      ; CLOCK_50   ; 4.696     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[5]      ; CLOCK_50   ; 4.696     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[6]      ; CLOCK_50   ; 4.696     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[7]      ; CLOCK_50   ; 4.696     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_0[*]      ; CLOCK_50   ; 5.233     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[1]     ; CLOCK_50   ; 5.765     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[3]     ; CLOCK_50   ; 6.011     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[4]     ; CLOCK_50   ; 5.820     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[5]     ; CLOCK_50   ; 5.655     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[6]     ; CLOCK_50   ; 5.825     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[7]     ; CLOCK_50   ; 5.495     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[8]     ; CLOCK_50   ; 5.901     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[9]     ; CLOCK_50   ; 6.327     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[10]    ; CLOCK_50   ; 6.300     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[11]    ; CLOCK_50   ; 5.855     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[12]    ; CLOCK_50   ; 5.976     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[13]    ; CLOCK_50   ; 5.936     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[14]    ; CLOCK_50   ; 6.070     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[15]    ; CLOCK_50   ; 5.534     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[17]    ; CLOCK_50   ; 5.915     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[19]    ; CLOCK_50   ; 5.643     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[20]    ; CLOCK_50   ; 5.233     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[21]    ; CLOCK_50   ; 6.026     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[22]    ; CLOCK_50   ; 6.066     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[23]    ; CLOCK_50   ; 5.702     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[24]    ; CLOCK_50   ; 5.931     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[25]    ; CLOCK_50   ; 5.258     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[26]    ; CLOCK_50   ; 5.780     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[27]    ; CLOCK_50   ; 5.631     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[28]    ; CLOCK_50   ; 5.619     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[29]    ; CLOCK_50   ; 5.529     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[30]    ; CLOCK_50   ; 5.617     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[31]    ; CLOCK_50   ; 5.383     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[32]    ; CLOCK_50   ; 5.439     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[33]    ; CLOCK_50   ; 5.455     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[34]    ; CLOCK_50   ; 5.398     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[35]    ; CLOCK_50   ; 5.419     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_1[*]      ; CLOCK_50   ; 4.541     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[1]     ; CLOCK_50   ; 5.184     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[3]     ; CLOCK_50   ; 5.362     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[4]     ; CLOCK_50   ; 5.388     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[5]     ; CLOCK_50   ; 5.456     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[6]     ; CLOCK_50   ; 5.135     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[7]     ; CLOCK_50   ; 5.338     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[8]     ; CLOCK_50   ; 5.172     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[9]     ; CLOCK_50   ; 5.504     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[10]    ; CLOCK_50   ; 5.342     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[11]    ; CLOCK_50   ; 5.523     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[12]    ; CLOCK_50   ; 4.894     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[13]    ; CLOCK_50   ; 5.288     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[14]    ; CLOCK_50   ; 5.244     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[15]    ; CLOCK_50   ; 5.606     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[17]    ; CLOCK_50   ; 5.242     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[19]    ; CLOCK_50   ; 5.379     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[20]    ; CLOCK_50   ; 4.541     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[21]    ; CLOCK_50   ; 4.981     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[22]    ; CLOCK_50   ; 4.915     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[23]    ; CLOCK_50   ; 5.147     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[24]    ; CLOCK_50   ; 4.793     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[25]    ; CLOCK_50   ; 5.148     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[26]    ; CLOCK_50   ; 5.298     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[27]    ; CLOCK_50   ; 5.026     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[28]    ; CLOCK_50   ; 4.567     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[29]    ; CLOCK_50   ; 4.780     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[30]    ; CLOCK_50   ; 5.057     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[31]    ; CLOCK_50   ; 4.873     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[32]    ; CLOCK_50   ; 5.173     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[33]    ; CLOCK_50   ; 4.820     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[34]    ; CLOCK_50   ; 4.795     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[35]    ; CLOCK_50   ; 5.031     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; I2C_SDAT       ; CLOCK_50   ; 7.684     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]    ; CLOCK_50   ; 6.317     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]   ; CLOCK_50   ; 6.317     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]   ; CLOCK_50   ; 6.317     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]   ; CLOCK_50   ; 6.620     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]   ; CLOCK_50   ; 6.620     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]   ; CLOCK_50   ; 6.600     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]   ; CLOCK_50   ; 6.610     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]   ; CLOCK_50   ; 6.620     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]   ; CLOCK_50   ; 6.635     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_DATA[*]    ; CLOCK_50   ; 3.875     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[0]   ; CLOCK_50   ; 4.221     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[1]   ; CLOCK_50   ; 4.241     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[2]   ; CLOCK_50   ; 4.241     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[3]   ; CLOCK_50   ; 4.211     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[4]   ; CLOCK_50   ; 4.181     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[5]   ; CLOCK_50   ; 4.181     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[6]   ; CLOCK_50   ; 4.181     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[7]   ; CLOCK_50   ; 4.191     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[8]   ; CLOCK_50   ; 4.225     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[9]   ; CLOCK_50   ; 4.225     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[10]  ; CLOCK_50   ; 4.185     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[11]  ; CLOCK_50   ; 4.185     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[12]  ; CLOCK_50   ; 4.185     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[13]  ; CLOCK_50   ; 3.905     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[14]  ; CLOCK_50   ; 3.885     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[15]  ; CLOCK_50   ; 3.875     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_DAT        ; CLOCK_50   ; 8.282     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD         ; CLOCK_50   ; 5.285     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT         ; CLOCK_50   ; 5.144     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 4.508     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 5.019     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 5.029     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 5.015     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 4.995     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 4.731     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 4.945     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 4.945     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 4.708     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 4.758     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 4.758     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 4.518     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 4.518     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 4.508     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 4.508     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 4.728     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 4.728     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
+----------------+------------+-----------+-----------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                   ;
+----------------+------------+-----------+-----------+------------+-------------------------------------------------------------+
; Data Port      ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                             ;
+----------------+------------+-----------+-----------+------------+-------------------------------------------------------------+
; ENET_DATA[*]   ; CLOCK_50   ; 7.135     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[0]  ; CLOCK_50   ; 7.501     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[1]  ; CLOCK_50   ; 7.501     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[2]  ; CLOCK_50   ; 7.511     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[3]  ; CLOCK_50   ; 7.511     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[4]  ; CLOCK_50   ; 7.144     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[5]  ; CLOCK_50   ; 7.144     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[6]  ; CLOCK_50   ; 7.135     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[7]  ; CLOCK_50   ; 7.135     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[8]  ; CLOCK_50   ; 7.532     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[9]  ; CLOCK_50   ; 7.532     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[10] ; CLOCK_50   ; 7.515     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[11] ; CLOCK_50   ; 7.515     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[12] ; CLOCK_50   ; 7.521     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[13] ; CLOCK_50   ; 7.521     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[14] ; CLOCK_50   ; 7.504     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[15] ; CLOCK_50   ; 7.504     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_DQ[*]       ; CLOCK_50   ; 4.457     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[0]      ; CLOCK_50   ; 4.457     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[1]      ; CLOCK_50   ; 4.457     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[2]      ; CLOCK_50   ; 4.477     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[3]      ; CLOCK_50   ; 4.477     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[4]      ; CLOCK_50   ; 4.696     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[5]      ; CLOCK_50   ; 4.696     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[6]      ; CLOCK_50   ; 4.696     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[7]      ; CLOCK_50   ; 4.696     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_0[*]      ; CLOCK_50   ; 5.233     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[1]     ; CLOCK_50   ; 5.765     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[3]     ; CLOCK_50   ; 6.011     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[4]     ; CLOCK_50   ; 5.820     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[5]     ; CLOCK_50   ; 5.655     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[6]     ; CLOCK_50   ; 5.825     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[7]     ; CLOCK_50   ; 5.495     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[8]     ; CLOCK_50   ; 5.901     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[9]     ; CLOCK_50   ; 6.327     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[10]    ; CLOCK_50   ; 6.300     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[11]    ; CLOCK_50   ; 5.855     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[12]    ; CLOCK_50   ; 5.976     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[13]    ; CLOCK_50   ; 5.936     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[14]    ; CLOCK_50   ; 6.070     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[15]    ; CLOCK_50   ; 5.534     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[17]    ; CLOCK_50   ; 5.915     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[19]    ; CLOCK_50   ; 5.643     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[20]    ; CLOCK_50   ; 5.233     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[21]    ; CLOCK_50   ; 6.026     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[22]    ; CLOCK_50   ; 6.066     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[23]    ; CLOCK_50   ; 5.702     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[24]    ; CLOCK_50   ; 5.931     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[25]    ; CLOCK_50   ; 5.258     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[26]    ; CLOCK_50   ; 5.780     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[27]    ; CLOCK_50   ; 5.631     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[28]    ; CLOCK_50   ; 5.619     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[29]    ; CLOCK_50   ; 5.529     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[30]    ; CLOCK_50   ; 5.617     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[31]    ; CLOCK_50   ; 5.383     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[32]    ; CLOCK_50   ; 5.439     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[33]    ; CLOCK_50   ; 5.455     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[34]    ; CLOCK_50   ; 5.398     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[35]    ; CLOCK_50   ; 5.419     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_1[*]      ; CLOCK_50   ; 4.541     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[1]     ; CLOCK_50   ; 5.184     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[3]     ; CLOCK_50   ; 5.362     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[4]     ; CLOCK_50   ; 5.388     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[5]     ; CLOCK_50   ; 5.456     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[6]     ; CLOCK_50   ; 5.135     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[7]     ; CLOCK_50   ; 5.338     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[8]     ; CLOCK_50   ; 5.172     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[9]     ; CLOCK_50   ; 5.504     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[10]    ; CLOCK_50   ; 5.342     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[11]    ; CLOCK_50   ; 5.523     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[12]    ; CLOCK_50   ; 4.894     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[13]    ; CLOCK_50   ; 5.288     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[14]    ; CLOCK_50   ; 5.244     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[15]    ; CLOCK_50   ; 5.606     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[17]    ; CLOCK_50   ; 5.242     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[19]    ; CLOCK_50   ; 5.379     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[20]    ; CLOCK_50   ; 4.541     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[21]    ; CLOCK_50   ; 4.981     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[22]    ; CLOCK_50   ; 4.915     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[23]    ; CLOCK_50   ; 5.147     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[24]    ; CLOCK_50   ; 4.793     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[25]    ; CLOCK_50   ; 5.148     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[26]    ; CLOCK_50   ; 5.298     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[27]    ; CLOCK_50   ; 5.026     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[28]    ; CLOCK_50   ; 4.567     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[29]    ; CLOCK_50   ; 4.780     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[30]    ; CLOCK_50   ; 5.057     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[31]    ; CLOCK_50   ; 4.873     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[32]    ; CLOCK_50   ; 5.173     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[33]    ; CLOCK_50   ; 4.820     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[34]    ; CLOCK_50   ; 4.795     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[35]    ; CLOCK_50   ; 5.031     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; I2C_SDAT       ; CLOCK_50   ; 7.617     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]    ; CLOCK_50   ; 4.668     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]   ; CLOCK_50   ; 4.668     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]   ; CLOCK_50   ; 4.668     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]   ; CLOCK_50   ; 4.971     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]   ; CLOCK_50   ; 4.971     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]   ; CLOCK_50   ; 4.951     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]   ; CLOCK_50   ; 4.961     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]   ; CLOCK_50   ; 4.971     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]   ; CLOCK_50   ; 4.986     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_DATA[*]    ; CLOCK_50   ; 3.875     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[0]   ; CLOCK_50   ; 4.221     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[1]   ; CLOCK_50   ; 4.241     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[2]   ; CLOCK_50   ; 4.241     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[3]   ; CLOCK_50   ; 4.211     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[4]   ; CLOCK_50   ; 4.181     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[5]   ; CLOCK_50   ; 4.181     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[6]   ; CLOCK_50   ; 4.181     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[7]   ; CLOCK_50   ; 4.191     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[8]   ; CLOCK_50   ; 4.225     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[9]   ; CLOCK_50   ; 4.225     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[10]  ; CLOCK_50   ; 4.185     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[11]  ; CLOCK_50   ; 4.185     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[12]  ; CLOCK_50   ; 4.185     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[13]  ; CLOCK_50   ; 3.905     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[14]  ; CLOCK_50   ; 3.885     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[15]  ; CLOCK_50   ; 3.875     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_DAT        ; CLOCK_50   ; 7.332     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD         ; CLOCK_50   ; 4.964     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT         ; CLOCK_50   ; 4.906     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 4.508     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 5.019     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 5.029     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 5.015     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 4.995     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 4.731     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 4.945     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 4.945     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 4.708     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 4.758     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 4.758     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 4.518     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 4.518     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 4.508     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 4.508     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 4.728     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 4.728     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
+----------------+------------+-----------+-----------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                             ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 8.593  ; 0.000         ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 36.269 ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                             ;
+-------------------------------------------------------------+-------+---------------+
; Clock                                                       ; Slack ; End Point TNS ;
+-------------------------------------------------------------+-------+---------------+
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.215 ; 0.000         ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.215 ; 0.000         ;
+-------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------+
; Fast Model Recovery Summary                                                          ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 6.707  ; 0.000         ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 19.092 ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------+
; Fast Model Removal Summary                                                           ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.973  ; 0.000         ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.760 ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                               ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 7.873  ; 0.000         ;
; CLOCK_50                                                    ; 10.000 ; 0.000         ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 17.873 ; 0.000         ;
; CLOCK_27                                                    ; 18.518 ; 0.000         ;
; altera_reserved_tck                                         ; 97.778 ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------+---------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                 ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+---------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 8.593 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[3]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[15] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.008      ; 1.447      ;
; 8.651 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[7]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[15] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.008      ; 1.389      ;
; 8.686 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[3]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[11] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.008      ; 1.354      ;
; 8.755 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[21] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[1]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.006     ; 1.271      ;
; 8.821 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[1]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.008      ; 1.219      ;
; 8.832 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[22] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[2]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.002      ; 1.202      ;
; 8.834 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[15] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.015      ; 1.213      ;
; 8.836 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[19] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[27] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.001      ; 1.197      ;
; 8.837 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[29] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[9]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.006     ; 1.189      ;
; 8.838 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[21] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.008      ; 1.202      ;
; 8.839 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[26] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[2]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.002      ; 1.195      ;
; 8.845 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[6]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[14] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.009      ; 1.196      ;
; 8.849 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[8]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[16] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.009     ; 1.174      ;
; 8.853 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[12] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[24] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.009     ; 1.170      ;
; 8.857 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[29] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[5]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.006     ; 1.169      ;
; 8.888 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[17] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[25] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.001      ; 1.145      ;
; 8.905 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[27] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[3]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.001      ; 1.128      ;
; 8.909 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[30] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[10] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.002      ; 1.125      ;
; 8.911 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[18] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[26] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.002      ; 1.123      ;
; 8.915 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[18] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[30] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.002      ; 1.119      ;
; 8.917 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[5]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.008      ; 1.123      ;
; 8.919 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[6]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[18] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.009      ; 1.122      ;
; 8.920 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[26] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[6]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.002      ; 1.114      ;
; 8.921 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[28] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[8]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.016     ; 1.095      ;
; 8.923 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[27] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.015      ; 1.124      ;
; 8.924 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[28] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[4]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.016     ; 1.092      ;
; 8.924 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[20] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[28] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.016     ; 1.092      ;
; 8.925 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[25] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.008      ; 1.115      ;
; 8.926 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[13] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.008      ; 1.114      ;
; 8.929 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[21] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[29] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.006     ; 1.097      ;
; 8.929 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[2]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[14] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.000      ; 1.103      ;
; 8.931 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[24] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[0]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.016     ; 1.085      ;
; 8.932 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[12] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[20] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.009     ; 1.091      ;
; 8.932 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[3]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.015      ; 1.115      ;
; 8.933 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[11] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.015      ; 1.114      ;
; 8.938 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[11] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[23] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.008      ; 1.102      ;
; 8.938 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[4]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[12] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.009     ; 1.085      ;
; 8.939 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[31] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.015      ; 1.108      ;
; 8.939 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[10] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[18] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.009      ; 1.102      ;
; 8.941 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[11] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[19] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.008      ; 1.099      ;
; 8.942 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[31] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[11] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.001      ; 1.091      ;
; 8.946 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[10] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[22] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.009      ; 1.095      ;
; 8.946 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[16] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 1.084      ;
; 8.953 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[23] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[31] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.001      ; 1.080      ;
; 8.957 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[25] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[5]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.006     ; 1.069      ;
; 8.962 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[14] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[26] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.009      ; 1.079      ;
; 8.966 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[7]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[19] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.008      ; 1.074      ;
; 8.968 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[22] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[30] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.002      ; 1.066      ;
; 8.971 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[5]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[13] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.001      ; 1.062      ;
; 8.973 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[19] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[31] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.001      ; 1.060      ;
; 8.978 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[25] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[1]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.006     ; 1.048      ;
; 8.985 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[17] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[29] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.001      ; 1.048      ;
; 8.987 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[4]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[16] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.009     ; 1.036      ;
; 8.990 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[27] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[7]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.001      ; 1.043      ;
; 8.992 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[10] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.016      ; 1.056      ;
; 8.993 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[6]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.016      ; 1.055      ;
; 8.996 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[22] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.016      ; 1.052      ;
; 9.002 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[9]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[21] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.001      ; 1.031      ;
; 9.009 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[17] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.008      ; 1.031      ;
; 9.012 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[19] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.015      ; 1.035      ;
; 9.014 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[23] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.015      ; 1.033      ;
; 9.016 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[9]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.008      ; 1.024      ;
; 9.020 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[7]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.015      ; 1.027      ;
; 9.021 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[3]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[3]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.008      ; 1.019      ;
; 9.021 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[29] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.008      ; 1.019      ;
; 9.022 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[3]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[7]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.008      ; 1.018      ;
; 9.032 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[30] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[6]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.002      ; 1.002      ;
; 9.040 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[26] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.016      ; 1.008      ;
; 9.041 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[14] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.016      ; 1.007      ;
; 9.046 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[2]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.016      ; 1.002      ;
; 9.049 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[24] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 0.981      ;
; 9.049 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[20] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[0]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.016     ; 0.967      ;
; 9.054 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[30] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.016      ; 0.994      ;
; 9.054 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[0]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 0.976      ;
; 9.056 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[5]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[17] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.001      ; 0.977      ;
; 9.057 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[28] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 0.973      ;
; 9.071 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[16] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[24] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.009     ; 0.952      ;
; 9.075 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[23] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[3]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.001      ; 0.958      ;
; 9.076 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[1]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[13] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.008     ; 0.948      ;
; 9.080 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[15] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[27] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.008      ; 0.960      ;
; 9.080 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[16] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[28] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.009     ; 0.943      ;
; 9.080 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[7]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[7]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.008      ; 0.960      ;
; 9.090 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[3]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[9]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.008      ; 0.950      ;
; 9.090 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[3]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[17] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.008      ; 0.950      ;
; 9.090 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[29] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[1]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.006     ; 0.936      ;
; 9.090 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[3]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[1]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.008      ; 0.950      ;
; 9.090 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[3]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[25] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.008      ; 0.950      ;
; 9.090 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[3]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[21] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.008      ; 0.950      ;
; 9.090 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[3]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[5]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.008      ; 0.950      ;
; 9.090 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[3]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[13] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.008      ; 0.950      ;
; 9.090 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[3]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[29] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.008      ; 0.950      ;
; 9.102 ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[9] ; nios_system:NiosII|nios_system_CPU:cpu|A_rot[25]        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.000      ; 0.930      ;
; 9.105 ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[9] ; nios_system:NiosII|nios_system_CPU:cpu|A_rot[9]         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.000      ; 0.927      ;
; 9.120 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[18] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.016      ; 0.928      ;
; 9.123 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[13] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[21] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.001      ; 0.910      ;
; 9.124 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[20] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 0.906      ;
; 9.129 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[8]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 0.901      ;
; 9.133 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[2]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[10] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.000      ; 0.899      ;
; 9.133 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[4]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 0.897      ;
; 9.135 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[12] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 0.895      ;
+-------+--------------------------------------------------------+---------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                   ; To Node                                                                                                                                                      ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 36.269 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.072     ; 3.691      ;
; 36.269 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.072     ; 3.691      ;
; 36.269 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.072     ; 3.691      ;
; 36.269 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.072     ; 3.691      ;
; 36.269 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.072     ; 3.691      ;
; 36.269 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.072     ; 3.691      ;
; 36.269 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.072     ; 3.691      ;
; 36.270 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.072     ; 3.690      ;
; 36.270 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.072     ; 3.690      ;
; 36.270 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.072     ; 3.690      ;
; 36.270 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.072     ; 3.690      ;
; 36.270 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.072     ; 3.690      ;
; 36.270 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.072     ; 3.690      ;
; 36.270 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.072     ; 3.690      ;
; 36.404 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.072     ; 3.556      ;
; 36.404 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.072     ; 3.556      ;
; 36.404 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.072     ; 3.556      ;
; 36.404 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.072     ; 3.556      ;
; 36.404 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.072     ; 3.556      ;
; 36.404 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.072     ; 3.556      ;
; 36.404 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.072     ; 3.556      ;
; 36.571 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.072     ; 3.389      ;
; 36.571 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.072     ; 3.389      ;
; 36.571 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.072     ; 3.389      ;
; 36.571 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.072     ; 3.389      ;
; 36.571 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.072     ; 3.389      ;
; 36.571 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.072     ; 3.389      ;
; 36.571 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.072     ; 3.389      ;
; 36.577 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.072     ; 3.383      ;
; 36.577 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.072     ; 3.383      ;
; 36.577 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.072     ; 3.383      ;
; 36.577 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.072     ; 3.383      ;
; 36.577 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.072     ; 3.383      ;
; 36.577 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.072     ; 3.383      ;
; 36.577 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.072     ; 3.383      ;
; 36.585 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.072     ; 3.375      ;
; 36.585 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.072     ; 3.375      ;
; 36.585 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.072     ; 3.375      ;
; 36.585 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.072     ; 3.375      ;
; 36.585 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.072     ; 3.375      ;
; 36.585 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.072     ; 3.375      ;
; 36.585 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.072     ; 3.375      ;
; 36.615 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[7]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.072     ; 3.345      ;
; 36.615 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[5]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.072     ; 3.345      ;
; 36.615 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.072     ; 3.345      ;
; 36.615 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[7]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.072     ; 3.345      ;
; 36.615 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[7]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.072     ; 3.345      ;
; 36.615 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[7]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.072     ; 3.345      ;
; 36.615 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[7]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.072     ; 3.345      ;
; 36.615 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[7]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.072     ; 3.345      ;
; 36.615 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[7]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.072     ; 3.345      ;
; 36.615 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[5]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.072     ; 3.345      ;
; 36.615 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[5]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.072     ; 3.345      ;
; 36.615 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[5]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.072     ; 3.345      ;
; 36.615 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[5]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.072     ; 3.345      ;
; 36.615 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[5]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.072     ; 3.345      ;
; 36.615 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[5]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.072     ; 3.345      ;
; 36.615 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.072     ; 3.345      ;
; 36.615 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.072     ; 3.345      ;
; 36.615 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.072     ; 3.345      ;
; 36.615 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.072     ; 3.345      ;
; 36.615 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.072     ; 3.345      ;
; 36.615 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.072     ; 3.345      ;
; 36.737 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.224      ;
; 36.737 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[3]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.224      ;
; 36.737 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[1]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.224      ;
; 36.737 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[0]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.224      ;
; 36.737 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[2]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.224      ;
; 36.737 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.224      ;
; 36.737 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.224      ;
; 36.737 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.224      ;
; 36.737 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.224      ;
; 36.737 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.224      ;
; 36.737 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.224      ;
; 36.737 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[3]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.224      ;
; 36.737 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[3]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.224      ;
; 36.737 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[3]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.224      ;
; 36.737 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[3]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.224      ;
; 36.737 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[3]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.224      ;
; 36.737 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[3]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.224      ;
; 36.737 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[1]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.224      ;
; 36.737 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[1]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.224      ;
; 36.737 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[1]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.224      ;
; 36.737 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[1]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.224      ;
; 36.737 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[1]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.224      ;
; 36.737 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[1]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.224      ;
; 36.737 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[0]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.224      ;
; 36.737 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[0]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.224      ;
; 36.737 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[0]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.224      ;
; 36.737 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[0]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.224      ;
; 36.737 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[0]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.224      ;
; 36.737 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[0]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.224      ;
; 36.737 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[2]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.224      ;
; 36.737 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[2]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.224      ;
; 36.737 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[2]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.224      ;
; 36.737 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[2]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.224      ;
; 36.737 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[2]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.224      ;
; 36.737 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[2]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.071     ; 3.224      ;
; 36.747 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.072     ; 3.213      ;
; 36.747 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.072     ; 3.213      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                          ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.215 ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_cnt[0]                                                                                                                                                              ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_cnt[0]                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_cnt[1]                                                                                                                                                              ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_cnt[1]                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_cnt[2]                                                                                                                                                              ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_cnt[2]                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                    ; nios_system:NiosII|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[2]                                                                                                 ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[2]                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_refs[0]                                                                                                                                                             ; nios_system:NiosII|nios_system_SDRAM:sdram|i_refs[0]                                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_refs[1]                                                                                                                                                             ; nios_system:NiosII|nios_system_SDRAM:sdram|i_refs[1]                                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_refs[2]                                                                                                                                                             ; nios_system:NiosII|nios_system_SDRAM:sdram|i_refs[2]                                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_count[0]                                                                                                                                                            ; nios_system:NiosII|nios_system_SDRAM:sdram|i_count[0]                                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_count[2]                                                                                                                                                            ; nios_system:NiosII|nios_system_SDRAM:sdram|i_count[2]                                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_count[1]                                                                                                                                                            ; nios_system:NiosII|nios_system_SDRAM:sdram|i_count[1]                                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_next.000                                                                                                                                                            ; nios_system:NiosII|nios_system_SDRAM:sdram|i_next.000                                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_state.000                                                                                                                                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|i_state.000                                                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_next.101                                                                                                                                                            ; nios_system:NiosII|nios_system_SDRAM:sdram|i_next.101                                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_state.101                                                                                                                                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|i_state.101                                                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_SDRAM:sdram|init_done                                                                                                                                                             ; nios_system:NiosII|nios_system_SDRAM:sdram|init_done                                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]                                                                            ; nios_system:NiosII|altera_avalon_sc_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                                 ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_state.000100000                                                                                                                                                     ; nios_system:NiosII|nios_system_SDRAM:sdram|m_state.000100000                                                                                                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_count[1]                                                                                                                                                            ; nios_system:NiosII|nios_system_SDRAM:sdram|m_count[1]                                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[1]                                                                                                 ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[1]                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0]                                                                                                 ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0]                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[2]                                                                                                 ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[2]                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|wr_address                                                                              ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|wr_address                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_CPU:cpu|A_ci_multi_start~reg0                                                                                                                                                     ; nios_system:NiosII|nios_system_CPU:cpu|A_ci_multi_start~reg0                                                                                                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_CPU:cpu|A_ci_multi_stall                                                                                                                                                          ; nios_system:NiosII|nios_system_CPU:cpu|A_ci_multi_stall                                                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][110]                                                                                    ; nios_system:NiosII|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][110]                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter|endofpacket_reg                                                                                                                                     ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter|endofpacket_reg                                                                                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                            ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_cmd_xbar_mux_001:cmd_xbar_mux_001|prev_request[0]                                                                                                                                 ; nios_system:NiosII|nios_system_cmd_xbar_mux_001:cmd_xbar_mux_001|prev_request[0]                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_001|endofpacket_reg                                                                                                                                 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_001|endofpacket_reg                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_001|count[0]                                                                                                                                        ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_001|count[0]                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][92]                                                                                                  ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][92]                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                                                               ; nios_system:NiosII|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                                   ; nios_system:NiosII|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_cnt[0]                                                                                                                                                         ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_cnt[0]                                                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_CPU:cpu|i_read~reg0                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|i_read~reg0                                                                                                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                             ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                                                       ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_005|byteen_reg[1]                                                                                                                                   ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_005|byteen_reg[1]                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_001|use_reg                                                                                                                                         ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_001|use_reg                                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:vga_char_buffer_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                 ; nios_system:NiosII|altera_avalon_sc_fifo:vga_char_buffer_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:vga_char_buffer_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                 ; nios_system:NiosII|altera_avalon_sc_fifo:vga_char_buffer_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|count[0]                                                                                                                                        ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|count[0]                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|count[1]                                                                                                                                        ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|count[1]                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|use_reg                                                                                                                                         ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|use_reg                                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:vga_char_buffer_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                  ; nios_system:NiosII|altera_avalon_sc_fifo:vga_char_buffer_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:vga_char_buffer_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][10]                                                                  ; nios_system:NiosII|altera_avalon_sc_fifo:vga_char_buffer_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][10]                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|address_reg[1]                                                                                                                                  ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|address_reg[1]                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:vga_char_buffer_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][9]                                                                   ; nios_system:NiosII|altera_avalon_sc_fifo:vga_char_buffer_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][9]                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_slave_agent:vga_char_buffer_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0] ; nios_system:NiosII|altera_merlin_slave_agent:vga_char_buffer_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|endofpacket_reg                                                                                                                                 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|endofpacket_reg                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:vga_char_buffer_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                  ; nios_system:NiosII|altera_avalon_sc_fifo:vga_char_buffer_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|count[0]                                                                                                                                        ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|count[0]                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|count[1]                                                                                                                                        ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|count[1]                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|use_reg                                                                                                                                         ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|use_reg                                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_0_WAIT_POWER_UP                                                  ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_0_WAIT_POWER_UP                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_3_DONE                                                           ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_3_DONE                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|initialize_lcd_display                                                                                                                                ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|initialize_lcd_display                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|s_lcd_controller.LCD_STATE_1_INITIALIZE                                                                                                               ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|s_lcd_controller.LCD_STATE_1_INITIALIZE                                                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                            ; nios_system:NiosII|altera_avalon_sc_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|address_reg[0]                                                                                                                                  ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|address_reg[0]                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|address_reg[1]                                                                                                                                  ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|address_reg[1]                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][10]                                                                            ; nios_system:NiosII|altera_avalon_sc_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][10]                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][9]                                                                             ; nios_system:NiosII|altera_avalon_sc_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][9]                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                            ; nios_system:NiosII|altera_avalon_sc_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|endofpacket_reg                                                                                                                                 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|endofpacket_reg                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_009|data_reg[17]                                                                                                                                    ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_009|data_reg[17]                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:video_in_dma_controller_avalon_dma_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                         ; nios_system:NiosII|altera_avalon_sc_fifo:video_in_dma_controller_avalon_dma_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Video_In_DMA_Controller:video_in_dma_controller|altera_up_video_dma_control_slave:DMA_Control_Slave|dma_enabled                                                                   ; nios_system:NiosII|nios_system_Video_In_DMA_Controller:video_in_dma_controller|altera_up_video_dma_control_slave:DMA_Control_Slave|dma_enabled                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]            ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]            ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]            ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]            ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]            ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]            ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]            ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]            ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Video_In_CSC:video_in_csc|valid                                                                                                                                                   ; nios_system:NiosII|nios_system_Video_In_CSC:video_in_csc|valid                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Video_In_Clipper:video_in_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_2_ADD_MISSING_PART                                                         ; nios_system:NiosII|nios_system_Video_In_Clipper:video_in_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_2_ADD_MISSING_PART                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Video_In_Clipper:video_in_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|inner_width_valid                              ; nios_system:NiosII|nios_system_Video_In_Clipper:video_in_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|inner_width_valid                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Video_In_Clipper:video_in_clipper|altera_up_video_clipper_drop:Clipper_Drop|stream_out_valid                                                                                      ; nios_system:NiosII|nios_system_Video_In_Clipper:video_in_clipper|altera_up_video_clipper_drop:Clipper_Drop|stream_out_valid                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Video_In_Clipper:video_in_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_startofpacket                                                                                ; nios_system:NiosII|nios_system_Video_In_Clipper:video_in_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_startofpacket                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Video_In_Scaler:video_in_scaler|altera_up_video_scaler_shrink:Shrink_Frame|stream_out_valid                                                                                       ; nios_system:NiosII|nios_system_Video_In_Scaler:video_in_scaler|altera_up_video_scaler_shrink:Shrink_Frame|stream_out_valid                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|pending_reads[0]                                                                                                                                ; nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|pending_reads[0]                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|full_dff                                                                    ; nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|full_dff                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|scfifo:Image_Buffer|scfifo_70a1:auto_generated|dffe_af                                                                                          ; nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|scfifo:Image_Buffer|scfifo_70a1:auto_generated|dffe_af                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|s_pixel_buffer.STATE_3_MAX_PENDING_READS_STALL                                                                                                  ; nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|s_pixel_buffer.STATE_3_MAX_PENDING_READS_STALL                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|s_pixel_buffer.STATE_1_WAIT_FOR_LAST_PIXEL                                                                                                      ; nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|s_pixel_buffer.STATE_1_WAIT_FOR_LAST_PIXEL                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|scfifo:Image_Buffer|scfifo_70a1:auto_generated|dffe_nae                                                                                         ; nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|scfifo:Image_Buffer|scfifo_70a1:auto_generated|dffe_nae                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_cmd_xbar_mux_001:cmd_xbar_mux_016|prev_request[1]                                                                                                                                 ; nios_system:NiosII|nios_system_cmd_xbar_mux_001:cmd_xbar_mux_016|prev_request[1]                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_003|use_reg                                                                                                                                         ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_003|use_reg                                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_003|count[0]                                                                                                                                        ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_003|count[0]                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_003|endofpacket_reg                                                                                                                                 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_003|endofpacket_reg                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_cmd_xbar_mux_001:cmd_xbar_mux_016|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                ; nios_system:NiosII|nios_system_cmd_xbar_mux_001:cmd_xbar_mux_016|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][91]                                                                                    ; nios_system:NiosII|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][91]                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[2]                                                                                 ; nios_system:NiosII|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[2]                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][52]                                                                                    ; nios_system:NiosII|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][52]                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][73]                                                                                    ; nios_system:NiosII|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][73]                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][72]                                                                                    ; nios_system:NiosII|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][72]                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                      ; To Node                                                                                                                                                                        ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.215 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                            ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.238 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.390      ;
; 0.240 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.392      ;
; 0.242 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.394      ;
; 0.247 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.399      ;
; 0.249 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.401      ;
; 0.255 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.407      ;
; 0.256 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.408      ;
; 0.256 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.408      ;
; 0.257 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                          ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.409      ;
; 0.261 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5                         ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.413      ;
; 0.266 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.418      ;
; 0.271 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.423      ;
; 0.298 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1                   ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.450      ;
; 0.305 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.457      ;
; 0.310 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.462      ;
; 0.319 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.471      ;
; 0.326 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe17a[4] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe18a[4] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.478      ;
; 0.327 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe17a[2] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe18a[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.479      ;
; 0.327 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.479      ;
; 0.329 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe17a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe18a[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.481      ;
; 0.329 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe17a[1] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe18a[1] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.481      ;
; 0.334 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[1]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.001      ; 0.487      ;
; 0.340 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[0]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.001      ; 0.493      ;
; 0.340 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.492      ;
; 0.344 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.496      ;
; 0.344 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.496      ;
; 0.347 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.499      ;
; 0.350 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.502      ;
; 0.352 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.504      ;
; 0.354 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.506      ;
; 0.355 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.507      ;
; 0.356 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.508      ;
; 0.356 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.508      ;
; 0.357 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                          ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.509      ;
; 0.359 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.512      ;
; 0.362 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.514      ;
; 0.363 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.515      ;
; 0.364 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.516      ;
; 0.366 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.518      ;
; 0.368 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0                   ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.520      ;
; 0.370 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.522      ;
; 0.370 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.522      ;
; 0.373 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.525      ;
; 0.375 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.527      ;
; 0.378 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.530      ;
; 0.379 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.531      ;
; 0.380 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.532      ;
; 0.381 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.533      ;
; 0.382 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.534      ;
; 0.382 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.534      ;
; 0.383 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.535      ;
; 0.384 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.536      ;
; 0.385 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.537      ;
; 0.386 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.538      ;
; 0.388 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.540      ;
; 0.389 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.541      ;
; 0.389 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.541      ;
; 0.389 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.541      ;
; 0.391 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5                         ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.543      ;
; 0.397 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.549      ;
; 0.398 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.072      ; 0.608      ;
; 0.401 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.072      ; 0.611      ;
; 0.402 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.072      ; 0.612      ;
; 0.403 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.555      ;
; 0.403 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.072      ; 0.613      ;
; 0.406 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe17a[5] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe18a[5] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.558      ;
; 0.409 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.001      ; 0.562      ;
; 0.413 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.072      ; 0.623      ;
; 0.420 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[2]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.001      ; 0.573      ;
; 0.420 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.572      ;
; 0.421 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[3]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.001      ; 0.574      ;
; 0.427 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                            ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.579      ;
; 0.427 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.579      ;
; 0.428 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.072      ; 0.638      ;
; 0.431 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.583      ;
; 0.431 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                            ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.583      ;
; 0.447 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[7]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.599      ;
; 0.452 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[8]                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.604      ;
; 0.452 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.604      ;
; 0.454 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.606      ;
; 0.459 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.611      ;
; 0.468 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.620      ;
; 0.474 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.626      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                  ; To Node                                                                                                                                                                                                 ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 6.707  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[24]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.054     ; 3.271      ;
; 6.707  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[8]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.054     ; 3.271      ;
; 6.707  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[4]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.054     ; 3.271      ;
; 6.707  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[20]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.054     ; 3.271      ;
; 6.707  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[28]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.054     ; 3.271      ;
; 6.707  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[12]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.054     ; 3.271      ;
; 6.707  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[16]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.054     ; 3.271      ;
; 6.707  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[0]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.054     ; 3.271      ;
; 6.708  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[3]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.037     ; 3.287      ;
; 6.708  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[19]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.037     ; 3.287      ;
; 6.708  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[11]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.037     ; 3.287      ;
; 6.708  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[27]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.037     ; 3.287      ;
; 6.708  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[23]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.037     ; 3.287      ;
; 6.708  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[15]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.037     ; 3.287      ;
; 6.708  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[31]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.037     ; 3.287      ;
; 6.708  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[30]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.036     ; 3.288      ;
; 6.708  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[14]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.036     ; 3.288      ;
; 6.708  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[6]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.036     ; 3.288      ;
; 6.708  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[22]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.036     ; 3.288      ;
; 6.708  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[7]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.037     ; 3.287      ;
; 6.708  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[2]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.036     ; 3.288      ;
; 6.708  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[18]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.036     ; 3.288      ;
; 6.708  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[26]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.036     ; 3.288      ;
; 6.708  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[10]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.036     ; 3.288      ;
; 6.726  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[9]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.044     ; 3.262      ;
; 6.726  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[17]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.044     ; 3.262      ;
; 6.726  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[1]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.044     ; 3.262      ;
; 6.726  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[25]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.044     ; 3.262      ;
; 6.726  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[21]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.044     ; 3.262      ;
; 6.726  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[5]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.044     ; 3.262      ;
; 6.726  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[13]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.044     ; 3.262      ;
; 6.726  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[29]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.044     ; 3.262      ;
; 9.110  ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.000      ; 0.922      ;
; 9.110  ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.000      ; 0.922      ;
; 9.110  ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.000      ; 0.922      ;
; 9.110  ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.000      ; 0.922      ;
; 9.110  ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.000      ; 0.922      ;
; 9.110  ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.000      ; 0.922      ;
; 9.110  ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.000      ; 0.922      ;
; 9.110  ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.000      ; 0.922      ;
; 9.110  ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.000      ; 0.922      ;
; 9.110  ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.000      ; 0.922      ;
; 9.110  ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.000      ; 0.922      ;
; 9.298  ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|p0addr                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.000      ; 0.734      ;
; 16.478 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult7~OBSERVABLEDATAA_REGOUT0 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.000      ; 3.497      ;
; 16.478 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult7~OBSERVABLEDATAA_REGOUT1 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.000      ; 3.497      ;
; 16.478 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult7~OBSERVABLEDATAA_REGOUT2 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.000      ; 3.497      ;
; 16.478 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult7~OBSERVABLEDATAA_REGOUT3 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.000      ; 3.497      ;
; 16.478 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult7~OBSERVABLEDATAA_REGOUT4 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.000      ; 3.497      ;
; 16.478 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult7~OBSERVABLEDATAA_REGOUT5 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.000      ; 3.497      ;
; 16.485 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out8                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.000      ; 3.490      ;
; 16.485 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out8~DATAOUT1                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.000      ; 3.490      ;
; 16.485 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out8~DATAOUT2                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.000      ; 3.490      ;
; 16.485 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out8~DATAOUT3                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.000      ; 3.490      ;
; 16.485 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out8~DATAOUT4                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.000      ; 3.490      ;
; 16.485 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out8~DATAOUT5                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.000      ; 3.490      ;
; 16.485 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out8~DATAOUT6                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.000      ; 3.490      ;
; 16.485 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out8~DATAOUT7                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.000      ; 3.490      ;
; 16.485 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out8~DATAOUT8                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.000      ; 3.490      ;
; 16.485 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out8~DATAOUT9                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.000      ; 3.490      ;
; 16.485 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out8~DATAOUT10                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.000      ; 3.490      ;
; 16.485 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out8~DATAOUT11                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.000      ; 3.490      ;
; 16.496 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[0]                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.030      ; 3.509      ;
; 16.496 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[1]                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.030      ; 3.509      ;
; 16.496 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[2]                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.030      ; 3.509      ;
; 16.496 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[3]                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.030      ; 3.509      ;
; 16.496 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[4]                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.030      ; 3.509      ;
; 16.496 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[5]                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.030      ; 3.509      ;
; 16.496 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[6]                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.030      ; 3.509      ;
; 16.496 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[7]                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.030      ; 3.509      ;
; 16.496 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[8]                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.030      ; 3.509      ;
; 16.496 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[9]                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.030      ; 3.509      ;
; 16.496 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[10]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.030      ; 3.509      ;
; 16.496 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[11]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.030      ; 3.509      ;
; 16.496 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[12]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.030      ; 3.509      ;
; 16.496 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[13]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.030      ; 3.509      ;
; 16.496 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[14]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.030      ; 3.509      ;
; 16.496 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[15]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.030      ; 3.509      ;
; 16.496 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[16]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.033      ; 3.512      ;
; 16.496 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[17]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.033      ; 3.512      ;
; 16.496 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[18]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.033      ; 3.512      ;
; 16.496 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[19]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.033      ; 3.512      ;
; 16.496 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[20]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.033      ; 3.512      ;
; 16.496 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[21]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.033      ; 3.512      ;
; 16.496 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[22]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.033      ; 3.512      ;
; 16.496 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[23]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.033      ; 3.512      ;
; 16.496 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[24]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.033      ; 3.512      ;
; 16.496 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[25]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.033      ; 3.512      ;
; 16.496 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[26]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.033      ; 3.512      ;
; 16.496 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[27]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.033      ; 3.512      ;
; 16.496 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[28]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.033      ; 3.512      ;
; 16.496 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[29]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.033      ; 3.512      ;
; 16.496 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[30]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.033      ; 3.512      ;
; 16.496 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[31]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.033      ; 3.512      ;
; 16.496 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT0 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.008      ; 3.487      ;
; 16.496 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT1 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.008      ; 3.487      ;
; 16.496 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT2 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.008      ; 3.487      ;
; 16.496 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT3 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.008      ; 3.487      ;
; 16.496 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT4 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.008      ; 3.487      ;
; 16.496 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT5 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.008      ; 3.487      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                        ; To Node                                                                                                                                                      ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 19.092 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -0.005     ; 0.935      ;
; 19.092 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -0.005     ; 0.935      ;
; 19.092 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -0.005     ; 0.935      ;
; 19.092 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -0.005     ; 0.935      ;
; 19.092 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -0.005     ; 0.935      ;
; 19.092 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -0.005     ; 0.935      ;
; 19.092 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -0.005     ; 0.935      ;
; 19.092 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -0.005     ; 0.935      ;
; 19.092 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -0.005     ; 0.935      ;
; 19.092 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -0.005     ; 0.935      ;
; 19.092 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -0.005     ; 0.935      ;
; 19.120 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|p0addr                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.002      ; 0.914      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                                                                 ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.973 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_91n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_91n:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a2 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.055      ; 1.166      ;
; 0.973 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_91n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_91n:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a1 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.055      ; 1.166      ;
; 0.973 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_91n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_91n:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a0 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.055      ; 1.166      ;
; 0.974 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a6                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.054      ; 1.166      ;
; 0.974 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a5                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.054      ; 1.166      ;
; 0.974 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a4                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.054      ; 1.166      ;
; 0.974 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a3                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.054      ; 1.166      ;
; 0.974 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a2                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.054      ; 1.166      ;
; 0.974 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a1                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.054      ; 1.166      ;
; 0.974 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a0                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.054      ; 1.166      ;
; 0.974 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_a1n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_a1n:auto_generated|altsyncram_6ta1:altsyncram2|ram_block5a2 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.054      ; 1.166      ;
; 0.974 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_a1n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_a1n:auto_generated|altsyncram_6ta1:altsyncram2|ram_block5a1 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.054      ; 1.166      ;
; 0.974 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_a1n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_a1n:auto_generated|altsyncram_6ta1:altsyncram2|ram_block5a0 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.054      ; 1.166      ;
; 0.979 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a8                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.054      ; 1.171      ;
; 0.979 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a7                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.054      ; 1.171      ;
; 0.979 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a6                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.054      ; 1.171      ;
; 0.979 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a5                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.054      ; 1.171      ;
; 0.979 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a4                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.054      ; 1.171      ;
; 0.979 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a3                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.054      ; 1.171      ;
; 0.979 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a2                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.054      ; 1.171      ;
; 0.979 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a1                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.054      ; 1.171      ;
; 0.979 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a0                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.054      ; 1.171      ;
; 1.097 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_71n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_71n:auto_generated|altsyncram_bta1:altsyncram2|ram_block5a2 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.056      ; 1.291      ;
; 1.097 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_71n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_71n:auto_generated|altsyncram_bta1:altsyncram2|ram_block5a1 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.056      ; 1.291      ;
; 1.097 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_71n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_71n:auto_generated|altsyncram_bta1:altsyncram2|ram_block5a0 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.056      ; 1.291      ;
; 1.100 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_41n:auto_generated|dffe4                                                                                                                                 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_41n:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a1                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.077      ; 1.315      ;
; 1.100 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_41n:auto_generated|dffe4                                                                                                                                 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_41n:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a0                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.077      ; 1.315      ;
; 1.212 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest                                                                                                                                      ; nios_system:NiosII|altera_merlin_master_agent:avrage_hardware_0_avalonmaster_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.001      ; 1.365      ;
; 1.212 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest                                                                                                                                      ; nios_system:NiosII|altera_merlin_slave_translator:avrage_hardware_0_avalonslave_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.001      ; 1.365      ;
; 1.212 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest                                                                                                                                      ; nios_system:NiosII|altera_merlin_slave_translator:avrage_hardware_0_avalonslave_translator|av_readdata_pre[16]                                                                                                                                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.001      ; 1.365      ;
; 1.212 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest                                                                                                                                      ; nios_system:NiosII|altera_merlin_slave_translator:avrage_hardware_0_avalonslave_translator|av_readdata_pre[18]                                                                                                                                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.001      ; 1.365      ;
; 1.213 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|dffe4                                                                                                                    ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|altsyncram_eqa1:altsyncram2|ram_block5a5                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.044      ; 1.395      ;
; 1.213 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|dffe4                                                                                                                    ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|altsyncram_eqa1:altsyncram2|ram_block5a4                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.044      ; 1.395      ;
; 1.213 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|dffe4                                                                                                                    ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|altsyncram_eqa1:altsyncram2|ram_block5a3                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.044      ; 1.395      ;
; 1.213 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|dffe4                                                                                                                    ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|altsyncram_eqa1:altsyncram2|ram_block5a2                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.044      ; 1.395      ;
; 1.213 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|dffe4                                                                                                                    ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|altsyncram_eqa1:altsyncram2|ram_block5a1                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.044      ; 1.395      ;
; 1.213 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|dffe4                                                                                                                    ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|altsyncram_eqa1:altsyncram2|ram_block5a0                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.044      ; 1.395      ;
; 1.238 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest                                                                                                                                      ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_005|address_reg[11]                                                                                                                                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.035     ; 1.355      ;
; 1.238 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest                                                                                                                                      ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_005|address_reg[12]                                                                                                                                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.035     ; 1.355      ;
; 1.238 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest                                                                                                                                      ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_005|address_reg[10]                                                                                                                                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.035     ; 1.355      ;
; 1.238 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest                                                                                                                                      ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_005|address_reg[22]                                                                                                                                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.035     ; 1.355      ;
; 1.238 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest                                                                                                                                      ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_005|address_reg[14]                                                                                                                                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.035     ; 1.355      ;
; 1.238 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest                                                                                                                                      ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_005|address_reg[2]                                                                                                                                                                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.035     ; 1.355      ;
; 1.238 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest                                                                                                                                      ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_005|address_reg[3]                                                                                                                                                                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.035     ; 1.355      ;
; 1.244 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest                                                                                                                                      ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_005|byteen_reg[1]                                                                                                                                                                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.013     ; 1.383      ;
; 1.244 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest                                                                                                                                      ; nios_system:NiosII|altera_merlin_master_translator:avrage_hardware_0_avalonmaster_translator|read_accepted                                                                                                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.013     ; 1.383      ;
; 1.244 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest                                                                                                                                      ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_005|count[0]                                                                                                                                                                                                                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.013     ; 1.383      ;
; 1.244 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest                                                                                                                                      ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_005|use_reg                                                                                                                                                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.013     ; 1.383      ;
; 1.244 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest                                                                                                                                      ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_005|endofpacket_reg                                                                                                                                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.013     ; 1.383      ;
; 1.244 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest                                                                                                                                      ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_005|address_reg[1]                                                                                                                                                                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.013     ; 1.383      ;
; 1.249 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_c1n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_c1n:auto_generated|altsyncram_ita1:altsyncram2|ram_block5a2 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.055      ; 1.442      ;
; 1.249 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_c1n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_c1n:auto_generated|altsyncram_ita1:altsyncram2|ram_block5a1 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.055      ; 1.442      ;
; 1.249 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_c1n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_c1n:auto_generated|altsyncram_ita1:altsyncram2|ram_block5a0 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.055      ; 1.442      ;
; 1.286 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest                                                                                                                                      ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_005|data_reg[6]                                                                                                                                                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.011     ; 1.427      ;
; 1.286 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest                                                                                                                                      ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_005|data_reg[11]                                                                                                                                                                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.011     ; 1.427      ;
; 1.286 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest                                                                                                                                      ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_005|address_reg[19]                                                                                                                                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.011     ; 1.427      ;
; 1.286 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest                                                                                                                                      ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_005|address_reg[20]                                                                                                                                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.011     ; 1.427      ;
; 1.286 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest                                                                                                                                      ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_005|address_reg[21]                                                                                                                                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.011     ; 1.427      ;
; 1.286 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest                                                                                                                                      ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_005|address_reg[17]                                                                                                                                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.011     ; 1.427      ;
; 1.286 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest                                                                                                                                      ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_005|address_reg[18]                                                                                                                                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.011     ; 1.427      ;
; 1.286 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest                                                                                                                                      ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_005|address_reg[15]                                                                                                                                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.011     ; 1.427      ;
; 1.286 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest                                                                                                                                      ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_005|address_reg[16]                                                                                                                                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.011     ; 1.427      ;
; 1.286 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest                                                                                                                                      ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_005|address_reg[9]                                                                                                                                                                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.011     ; 1.427      ;
; 1.286 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest                                                                                                                                      ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_005|address_reg[13]                                                                                                                                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.011     ; 1.427      ;
; 1.286 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest                                                                                                                                      ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_005|address_reg[4]                                                                                                                                                                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.011     ; 1.427      ;
; 1.286 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest                                                                                                                                      ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_005|address_reg[5]                                                                                                                                                                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.011     ; 1.427      ;
; 1.286 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest                                                                                                                                      ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_005|address_reg[6]                                                                                                                                                                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.011     ; 1.427      ;
; 1.286 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest                                                                                                                                      ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_005|address_reg[7]                                                                                                                                                                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.011     ; 1.427      ;
; 1.286 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetrequest                                                                                                                                      ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_005|address_reg[8]                                                                                                                                                                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.011     ; 1.427      ;
; 1.311 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a47                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.039      ; 1.488      ;
; 1.311 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a46                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.039      ; 1.488      ;
; 1.311 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a45                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.039      ; 1.488      ;
; 1.311 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a44                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.039      ; 1.488      ;
; 1.311 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a43                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.039      ; 1.488      ;
; 1.311 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a42                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.039      ; 1.488      ;
; 1.311 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a41                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.039      ; 1.488      ;
; 1.311 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a40                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.039      ; 1.488      ;
; 1.311 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a27                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.039      ; 1.488      ;
; 1.311 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a26                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.039      ; 1.488      ;
; 1.311 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a25                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.039      ; 1.488      ;
; 1.311 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a24                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.039      ; 1.488      ;
; 1.311 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a23                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.039      ; 1.488      ;
; 1.311 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a22                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.039      ; 1.488      ;
; 1.311 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a21                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.039      ; 1.488      ;
; 1.311 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a20                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.039      ; 1.488      ;
; 1.311 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a19                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.039      ; 1.488      ;
; 1.311 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a18                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.039      ; 1.488      ;
; 1.311 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a17                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.039      ; 1.488      ;
; 1.311 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a16                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.039      ; 1.488      ;
; 1.311 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a15                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.039      ; 1.488      ;
; 1.311 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a14                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.039      ; 1.488      ;
; 1.311 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a13                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.039      ; 1.488      ;
; 1.311 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a12                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.039      ; 1.488      ;
; 1.311 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a11                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.039      ; 1.488      ;
; 1.311 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a10                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.039      ; 1.488      ;
; 1.311 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a9                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.039      ; 1.488      ;
; 1.311 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a8                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.039      ; 1.488      ;
; 1.311 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a7                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.039      ; 1.488      ;
; 1.311 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a6                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.039      ; 1.488      ;
; 1.311 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a5                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.039      ; 1.488      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                        ; To Node                                                                                                                                                      ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 20.760 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|p0addr                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.002      ; 0.914      ;
; 20.788 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; -0.005     ; 0.935      ;
; 20.788 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; -0.005     ; 0.935      ;
; 20.788 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; -0.005     ; 0.935      ;
; 20.788 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; -0.005     ; 0.935      ;
; 20.788 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; -0.005     ; 0.935      ;
; 20.788 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; -0.005     ; 0.935      ;
; 20.788 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; -0.005     ; 0.935      ;
; 20.788 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; -0.005     ; 0.935      ;
; 20.788 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; -0.005     ; 0.935      ;
; 20.788 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; -0.005     ; 0.935      ;
; 20.788 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; -0.005     ; 0.935      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                       ; Clock Edge ; Target                                                                                                                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg10  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg10  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg11  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg11  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg12  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg12  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg13  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg13  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg14  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg14  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg15  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg15  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg4   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg4   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg5   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg5   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg6   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg6   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg7   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg7   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg8   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg8   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg9   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg9   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg10  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg10  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg11  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg11  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg12  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg12  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg13  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg13  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg14  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg14  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg15  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg15  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg4   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg4   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg5   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg5   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg6   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg6   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg7   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg7   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg8   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg8   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg9   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg9   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_we_reg        ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_we_reg        ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg6  ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                                        ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                        ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50|combout                                              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50|combout                                              ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|inclk[0] ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                      ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]'                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                       ; Clock Edge ; Target                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                             ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                             ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                             ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                             ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                            ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                            ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_BLANK                                                                                                      ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_BLANK                                                                                                      ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[0]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[0]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[1]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[1]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[2]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[2]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[3]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[3]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[4]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[4]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[5]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[5]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[6]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[6]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[7]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[7]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[8]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[8]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[9]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[9]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[0]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[0]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[1]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[1]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[2]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[2]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[3]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[3]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[4]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[4]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[5]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[5]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[6]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[6]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[7]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[7]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[8]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[8]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[9]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[9]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_HS                                                                                                         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_HS                                                                                                         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[0]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[0]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[1]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[1]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[2]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[2]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[3]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[3]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[4]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[4]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[5]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[5]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[6]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[6]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[7]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[7]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[8]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[8]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[9]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[9]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_VS                                                                                                         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_VS                                                                                                         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                    ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                    ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                 ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                 ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                 ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                 ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                               ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                               ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                   ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                   ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                  ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_27'                                                                                                       ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                       ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------+
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; CLOCK_27|combout                                             ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_Audio|pll|clk[1]   ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_Audio|pll|inclk[0] ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; CLOCK_27|combout                                             ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_Audio|pll|clk[1]   ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_Audio|pll|inclk[0] ;
; 34.657 ; 37.037       ; 2.380          ; Port Rate        ; CLOCK_27 ; Rise       ; CLOCK_27                                                     ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                            ;
+----------------+------------+-------+-------+------------+-------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                             ;
+----------------+------------+-------+-------+------------+-------------------------------------------------------------+
; AUD_ADCDAT     ; CLOCK_50   ; 4.353 ; 4.353 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; AUD_ADCLRCK    ; CLOCK_50   ; 0.753 ; 0.753 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; AUD_BCLK       ; CLOCK_50   ; 0.763 ; 0.763 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; AUD_DACLRCK    ; CLOCK_50   ; 0.753 ; 0.753 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 0.860 ; 0.860 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 0.830 ; 0.830 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 0.860 ; 0.860 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 0.860 ; 0.860 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 0.833 ; 0.833 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 0.833 ; 0.833 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 0.833 ; 0.833 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 0.833 ; 0.833 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 0.857 ; 0.857 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 0.827 ; 0.827 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 0.857 ; 0.857 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 0.857 ; 0.857 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 0.842 ; 0.842 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 0.842 ; 0.842 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 0.852 ; 0.852 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 0.852 ; 0.852 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 0.818 ; 0.818 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_DATA[*]   ; CLOCK_50   ; 4.681 ; 4.681 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[0]  ; CLOCK_50   ; 4.148 ; 4.148 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[1]  ; CLOCK_50   ; 4.165 ; 4.165 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[2]  ; CLOCK_50   ; 4.053 ; 4.053 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[3]  ; CLOCK_50   ; 4.160 ; 4.160 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[4]  ; CLOCK_50   ; 3.981 ; 3.981 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[5]  ; CLOCK_50   ; 4.274 ; 4.274 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[6]  ; CLOCK_50   ; 3.887 ; 3.887 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[7]  ; CLOCK_50   ; 3.994 ; 3.994 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[8]  ; CLOCK_50   ; 4.272 ; 4.272 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[9]  ; CLOCK_50   ; 4.681 ; 4.681 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[10] ; CLOCK_50   ; 4.089 ; 4.089 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[11] ; CLOCK_50   ; 4.129 ; 4.129 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[12] ; CLOCK_50   ; 4.242 ; 4.242 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[13] ; CLOCK_50   ; 3.977 ; 3.977 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[14] ; CLOCK_50   ; 4.331 ; 4.331 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[15] ; CLOCK_50   ; 4.305 ; 4.305 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_INT       ; CLOCK_50   ; 4.123 ; 4.123 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_DQ[*]       ; CLOCK_50   ; 0.749 ; 0.749 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[0]      ; CLOCK_50   ; 0.729 ; 0.729 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[1]      ; CLOCK_50   ; 0.729 ; 0.729 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[2]      ; CLOCK_50   ; 0.749 ; 0.749 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[3]      ; CLOCK_50   ; 0.749 ; 0.749 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[4]      ; CLOCK_50   ; 0.747 ; 0.747 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[5]      ; CLOCK_50   ; 0.747 ; 0.747 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[6]      ; CLOCK_50   ; 0.747 ; 0.747 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[7]      ; CLOCK_50   ; 0.747 ; 0.747 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_0[*]      ; CLOCK_50   ; 0.909 ; 0.909 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[1]     ; CLOCK_50   ; 0.810 ; 0.810 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[3]     ; CLOCK_50   ; 0.860 ; 0.860 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[4]     ; CLOCK_50   ; 0.845 ; 0.845 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[5]     ; CLOCK_50   ; 0.845 ; 0.845 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[6]     ; CLOCK_50   ; 0.825 ; 0.825 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[7]     ; CLOCK_50   ; 0.825 ; 0.825 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[8]     ; CLOCK_50   ; 0.851 ; 0.851 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[9]     ; CLOCK_50   ; 0.851 ; 0.851 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[10]    ; CLOCK_50   ; 0.841 ; 0.841 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[11]    ; CLOCK_50   ; 0.841 ; 0.841 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[12]    ; CLOCK_50   ; 0.849 ; 0.849 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[13]    ; CLOCK_50   ; 0.849 ; 0.849 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[14]    ; CLOCK_50   ; 0.829 ; 0.829 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[15]    ; CLOCK_50   ; 0.868 ; 0.868 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[17]    ; CLOCK_50   ; 0.858 ; 0.858 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[19]    ; CLOCK_50   ; 0.849 ; 0.849 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[20]    ; CLOCK_50   ; 0.859 ; 0.859 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[21]    ; CLOCK_50   ; 0.859 ; 0.859 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[22]    ; CLOCK_50   ; 0.909 ; 0.909 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[23]    ; CLOCK_50   ; 0.822 ; 0.822 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[24]    ; CLOCK_50   ; 0.832 ; 0.832 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[25]    ; CLOCK_50   ; 0.862 ; 0.862 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[26]    ; CLOCK_50   ; 0.832 ; 0.832 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[27]    ; CLOCK_50   ; 0.832 ; 0.832 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[28]    ; CLOCK_50   ; 0.816 ; 0.816 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[29]    ; CLOCK_50   ; 0.816 ; 0.816 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[30]    ; CLOCK_50   ; 0.846 ; 0.846 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[31]    ; CLOCK_50   ; 0.846 ; 0.846 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[32]    ; CLOCK_50   ; 0.821 ; 0.821 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[33]    ; CLOCK_50   ; 0.821 ; 0.821 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[34]    ; CLOCK_50   ; 0.821 ; 0.821 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[35]    ; CLOCK_50   ; 0.801 ; 0.801 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_1[*]      ; CLOCK_50   ; 0.867 ; 0.867 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[1]     ; CLOCK_50   ; 0.837 ; 0.837 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[3]     ; CLOCK_50   ; 0.807 ; 0.807 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[4]     ; CLOCK_50   ; 0.825 ; 0.825 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[5]     ; CLOCK_50   ; 0.835 ; 0.835 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[6]     ; CLOCK_50   ; 0.795 ; 0.795 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[7]     ; CLOCK_50   ; 0.795 ; 0.795 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[8]     ; CLOCK_50   ; 0.823 ; 0.823 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[9]     ; CLOCK_50   ; 0.823 ; 0.823 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[10]    ; CLOCK_50   ; 0.813 ; 0.813 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[11]    ; CLOCK_50   ; 0.810 ; 0.810 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[12]    ; CLOCK_50   ; 0.822 ; 0.822 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[13]    ; CLOCK_50   ; 0.822 ; 0.822 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[14]    ; CLOCK_50   ; 0.794 ; 0.794 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[15]    ; CLOCK_50   ; 0.804 ; 0.804 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[17]    ; CLOCK_50   ; 0.816 ; 0.816 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[19]    ; CLOCK_50   ; 0.830 ; 0.830 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[20]    ; CLOCK_50   ; 0.800 ; 0.800 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[21]    ; CLOCK_50   ; 0.790 ; 0.790 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[22]    ; CLOCK_50   ; 0.835 ; 0.835 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[23]    ; CLOCK_50   ; 0.835 ; 0.835 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[24]    ; CLOCK_50   ; 0.825 ; 0.825 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[25]    ; CLOCK_50   ; 0.825 ; 0.825 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[26]    ; CLOCK_50   ; 0.821 ; 0.821 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[27]    ; CLOCK_50   ; 0.831 ; 0.831 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[28]    ; CLOCK_50   ; 0.821 ; 0.821 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[29]    ; CLOCK_50   ; 0.828 ; 0.828 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[30]    ; CLOCK_50   ; 0.848 ; 0.848 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[31]    ; CLOCK_50   ; 0.848 ; 0.848 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[32]    ; CLOCK_50   ; 0.847 ; 0.847 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[33]    ; CLOCK_50   ; 0.847 ; 0.847 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[34]    ; CLOCK_50   ; 0.867 ; 0.867 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[35]    ; CLOCK_50   ; 0.837 ; 0.837 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; I2C_SDAT       ; CLOCK_50   ; 4.430 ; 4.430 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; IRDA_RXD       ; CLOCK_50   ; 3.901 ; 3.901 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; KEY[*]         ; CLOCK_50   ; 0.867 ; 0.867 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[1]        ; CLOCK_50   ; 0.813 ; 0.813 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[2]        ; CLOCK_50   ; 0.810 ; 0.810 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[3]        ; CLOCK_50   ; 0.867 ; 0.867 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]    ; CLOCK_50   ; 3.661 ; 3.661 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]   ; CLOCK_50   ; 3.459 ; 3.459 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]   ; CLOCK_50   ; 3.462 ; 3.462 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]   ; CLOCK_50   ; 3.405 ; 3.405 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]   ; CLOCK_50   ; 3.594 ; 3.594 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]   ; CLOCK_50   ; 3.578 ; 3.578 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]   ; CLOCK_50   ; 3.519 ; 3.519 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]   ; CLOCK_50   ; 3.580 ; 3.580 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]   ; CLOCK_50   ; 3.661 ; 3.661 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_DATA[*]    ; CLOCK_50   ; 4.416 ; 4.416 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[0]   ; CLOCK_50   ; 4.146 ; 4.146 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[1]   ; CLOCK_50   ; 4.186 ; 4.186 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[2]   ; CLOCK_50   ; 4.211 ; 4.211 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[3]   ; CLOCK_50   ; 4.399 ; 4.399 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[4]   ; CLOCK_50   ; 4.200 ; 4.200 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[5]   ; CLOCK_50   ; 3.967 ; 3.967 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[6]   ; CLOCK_50   ; 4.216 ; 4.216 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[7]   ; CLOCK_50   ; 4.294 ; 4.294 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[8]   ; CLOCK_50   ; 4.416 ; 4.416 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[9]   ; CLOCK_50   ; 4.205 ; 4.205 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[10]  ; CLOCK_50   ; 4.145 ; 4.145 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[11]  ; CLOCK_50   ; 4.270 ; 4.270 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[12]  ; CLOCK_50   ; 4.202 ; 4.202 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[13]  ; CLOCK_50   ; 4.173 ; 4.173 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[14]  ; CLOCK_50   ; 4.212 ; 4.212 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[15]  ; CLOCK_50   ; 3.787 ; 3.787 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_INT0       ; CLOCK_50   ; 4.067 ; 4.067 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_INT1       ; CLOCK_50   ; 4.459 ; 4.459 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_CLK        ; CLOCK_50   ; 4.458 ; 4.458 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_DAT        ; CLOCK_50   ; 4.028 ; 4.028 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD         ; CLOCK_50   ; 2.842 ; 2.842 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT         ; CLOCK_50   ; 3.403 ; 3.403 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 0.755 ; 0.755 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 0.737 ; 0.737 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 0.750 ; 0.750 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 0.750 ; 0.750 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 0.730 ; 0.730 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 0.721 ; 0.721 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 0.721 ; 0.721 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 0.721 ; 0.721 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 0.705 ; 0.705 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 0.755 ; 0.755 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 0.755 ; 0.755 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 0.750 ; 0.750 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 0.750 ; 0.750 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 0.740 ; 0.740 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 0.740 ; 0.740 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 0.727 ; 0.727 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 0.727 ; 0.727 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SW[*]          ; CLOCK_50   ; 1.671 ; 1.671 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[0]         ; CLOCK_50   ; 1.315 ; 1.315 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[1]         ; CLOCK_50   ; 1.386 ; 1.386 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[2]         ; CLOCK_50   ; 1.279 ; 1.279 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[3]         ; CLOCK_50   ; 1.082 ; 1.082 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[4]         ; CLOCK_50   ; 1.455 ; 1.455 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[5]         ; CLOCK_50   ; 0.970 ; 0.970 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[6]         ; CLOCK_50   ; 1.354 ; 1.354 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[7]         ; CLOCK_50   ; 1.502 ; 1.502 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[8]         ; CLOCK_50   ; 1.638 ; 1.638 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[9]         ; CLOCK_50   ; 1.671 ; 1.671 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[10]        ; CLOCK_50   ; 1.359 ; 1.359 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[11]        ; CLOCK_50   ; 1.469 ; 1.469 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[12]        ; CLOCK_50   ; 1.323 ; 1.323 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[13]        ; CLOCK_50   ; 0.840 ; 0.840 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[14]        ; CLOCK_50   ; 0.843 ; 0.843 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[15]        ; CLOCK_50   ; 0.833 ; 0.833 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[16]        ; CLOCK_50   ; 0.853 ; 0.853 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[17]        ; CLOCK_50   ; 0.853 ; 0.853 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; UART_RXD       ; CLOCK_50   ; 4.683 ; 4.683 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
+----------------+------------+-------+-------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                               ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                             ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+
; AUD_ADCDAT     ; CLOCK_50   ; -4.233 ; -4.233 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; AUD_ADCLRCK    ; CLOCK_50   ; -0.652 ; -0.652 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; AUD_BCLK       ; CLOCK_50   ; -0.662 ; -0.662 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; AUD_DACLRCK    ; CLOCK_50   ; -0.652 ; -0.652 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; -0.732 ; -0.732 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; -0.744 ; -0.744 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; -0.774 ; -0.774 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; -0.774 ; -0.774 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; -0.747 ; -0.747 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; -0.747 ; -0.747 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; -0.747 ; -0.747 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; -0.747 ; -0.747 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; -0.771 ; -0.771 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; -0.741 ; -0.741 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; -0.771 ; -0.771 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; -0.771 ; -0.771 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; -0.756 ; -0.756 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; -0.756 ; -0.756 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; -0.766 ; -0.766 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; -0.766 ; -0.766 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; -0.732 ; -0.732 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_DATA[*]   ; CLOCK_50   ; -3.767 ; -3.767 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[0]  ; CLOCK_50   ; -4.028 ; -4.028 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[1]  ; CLOCK_50   ; -4.045 ; -4.045 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[2]  ; CLOCK_50   ; -3.933 ; -3.933 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[3]  ; CLOCK_50   ; -4.040 ; -4.040 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[4]  ; CLOCK_50   ; -3.861 ; -3.861 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[5]  ; CLOCK_50   ; -4.154 ; -4.154 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[6]  ; CLOCK_50   ; -3.767 ; -3.767 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[7]  ; CLOCK_50   ; -3.874 ; -3.874 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[8]  ; CLOCK_50   ; -4.152 ; -4.152 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[9]  ; CLOCK_50   ; -4.561 ; -4.561 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[10] ; CLOCK_50   ; -3.969 ; -3.969 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[11] ; CLOCK_50   ; -4.009 ; -4.009 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[12] ; CLOCK_50   ; -4.122 ; -4.122 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[13] ; CLOCK_50   ; -3.857 ; -3.857 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[14] ; CLOCK_50   ; -4.211 ; -4.211 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[15] ; CLOCK_50   ; -4.185 ; -4.185 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_INT       ; CLOCK_50   ; -4.003 ; -4.003 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_DQ[*]       ; CLOCK_50   ; -0.628 ; -0.628 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[0]      ; CLOCK_50   ; -0.628 ; -0.628 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[1]      ; CLOCK_50   ; -0.628 ; -0.628 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[2]      ; CLOCK_50   ; -0.648 ; -0.648 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[3]      ; CLOCK_50   ; -0.648 ; -0.648 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[4]      ; CLOCK_50   ; -0.646 ; -0.646 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[5]      ; CLOCK_50   ; -0.646 ; -0.646 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[6]      ; CLOCK_50   ; -0.646 ; -0.646 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[7]      ; CLOCK_50   ; -0.646 ; -0.646 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_0[*]      ; CLOCK_50   ; -0.715 ; -0.715 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[1]     ; CLOCK_50   ; -0.724 ; -0.724 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[3]     ; CLOCK_50   ; -0.774 ; -0.774 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[4]     ; CLOCK_50   ; -0.759 ; -0.759 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[5]     ; CLOCK_50   ; -0.759 ; -0.759 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[6]     ; CLOCK_50   ; -0.739 ; -0.739 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[7]     ; CLOCK_50   ; -0.739 ; -0.739 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[8]     ; CLOCK_50   ; -0.765 ; -0.765 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[9]     ; CLOCK_50   ; -0.765 ; -0.765 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[10]    ; CLOCK_50   ; -0.755 ; -0.755 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[11]    ; CLOCK_50   ; -0.755 ; -0.755 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[12]    ; CLOCK_50   ; -0.763 ; -0.763 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[13]    ; CLOCK_50   ; -0.763 ; -0.763 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[14]    ; CLOCK_50   ; -0.743 ; -0.743 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[15]    ; CLOCK_50   ; -0.782 ; -0.782 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[17]    ; CLOCK_50   ; -0.772 ; -0.772 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[19]    ; CLOCK_50   ; -0.763 ; -0.763 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[20]    ; CLOCK_50   ; -0.773 ; -0.773 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[21]    ; CLOCK_50   ; -0.773 ; -0.773 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[22]    ; CLOCK_50   ; -0.823 ; -0.823 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[23]    ; CLOCK_50   ; -0.736 ; -0.736 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[24]    ; CLOCK_50   ; -0.746 ; -0.746 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[25]    ; CLOCK_50   ; -0.776 ; -0.776 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[26]    ; CLOCK_50   ; -0.746 ; -0.746 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[27]    ; CLOCK_50   ; -0.746 ; -0.746 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[28]    ; CLOCK_50   ; -0.730 ; -0.730 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[29]    ; CLOCK_50   ; -0.730 ; -0.730 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[30]    ; CLOCK_50   ; -0.760 ; -0.760 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[31]    ; CLOCK_50   ; -0.760 ; -0.760 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[32]    ; CLOCK_50   ; -0.735 ; -0.735 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[33]    ; CLOCK_50   ; -0.735 ; -0.735 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[34]    ; CLOCK_50   ; -0.735 ; -0.735 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[35]    ; CLOCK_50   ; -0.715 ; -0.715 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_1[*]      ; CLOCK_50   ; -0.704 ; -0.704 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[1]     ; CLOCK_50   ; -0.751 ; -0.751 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[3]     ; CLOCK_50   ; -0.721 ; -0.721 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[4]     ; CLOCK_50   ; -0.739 ; -0.739 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[5]     ; CLOCK_50   ; -0.749 ; -0.749 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[6]     ; CLOCK_50   ; -0.709 ; -0.709 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[7]     ; CLOCK_50   ; -0.709 ; -0.709 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[8]     ; CLOCK_50   ; -0.737 ; -0.737 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[9]     ; CLOCK_50   ; -0.737 ; -0.737 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[10]    ; CLOCK_50   ; -0.727 ; -0.727 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[11]    ; CLOCK_50   ; -0.724 ; -0.724 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[12]    ; CLOCK_50   ; -0.736 ; -0.736 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[13]    ; CLOCK_50   ; -0.736 ; -0.736 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[14]    ; CLOCK_50   ; -0.708 ; -0.708 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[15]    ; CLOCK_50   ; -0.718 ; -0.718 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[17]    ; CLOCK_50   ; -0.730 ; -0.730 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[19]    ; CLOCK_50   ; -0.744 ; -0.744 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[20]    ; CLOCK_50   ; -0.714 ; -0.714 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[21]    ; CLOCK_50   ; -0.704 ; -0.704 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[22]    ; CLOCK_50   ; -0.749 ; -0.749 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[23]    ; CLOCK_50   ; -0.749 ; -0.749 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[24]    ; CLOCK_50   ; -0.739 ; -0.739 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[25]    ; CLOCK_50   ; -0.739 ; -0.739 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[26]    ; CLOCK_50   ; -0.735 ; -0.735 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[27]    ; CLOCK_50   ; -0.745 ; -0.745 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[28]    ; CLOCK_50   ; -0.735 ; -0.735 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[29]    ; CLOCK_50   ; -0.742 ; -0.742 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[30]    ; CLOCK_50   ; -0.762 ; -0.762 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[31]    ; CLOCK_50   ; -0.762 ; -0.762 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[32]    ; CLOCK_50   ; -0.761 ; -0.761 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[33]    ; CLOCK_50   ; -0.761 ; -0.761 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[34]    ; CLOCK_50   ; -0.781 ; -0.781 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[35]    ; CLOCK_50   ; -0.751 ; -0.751 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; I2C_SDAT       ; CLOCK_50   ; -4.310 ; -4.310 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; IRDA_RXD       ; CLOCK_50   ; -3.649 ; -3.649 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; KEY[*]         ; CLOCK_50   ; -0.724 ; -0.724 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[1]        ; CLOCK_50   ; -0.727 ; -0.727 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[2]        ; CLOCK_50   ; -0.724 ; -0.724 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[3]        ; CLOCK_50   ; -0.781 ; -0.781 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]    ; CLOCK_50   ; -3.285 ; -3.285 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]   ; CLOCK_50   ; -3.339 ; -3.339 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]   ; CLOCK_50   ; -3.342 ; -3.342 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]   ; CLOCK_50   ; -3.285 ; -3.285 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]   ; CLOCK_50   ; -3.474 ; -3.474 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]   ; CLOCK_50   ; -3.458 ; -3.458 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]   ; CLOCK_50   ; -3.399 ; -3.399 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]   ; CLOCK_50   ; -3.460 ; -3.460 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]   ; CLOCK_50   ; -3.541 ; -3.541 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_DATA[*]    ; CLOCK_50   ; -3.667 ; -3.667 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[0]   ; CLOCK_50   ; -4.026 ; -4.026 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[1]   ; CLOCK_50   ; -4.066 ; -4.066 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[2]   ; CLOCK_50   ; -4.091 ; -4.091 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[3]   ; CLOCK_50   ; -4.279 ; -4.279 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[4]   ; CLOCK_50   ; -4.080 ; -4.080 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[5]   ; CLOCK_50   ; -3.847 ; -3.847 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[6]   ; CLOCK_50   ; -4.096 ; -4.096 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[7]   ; CLOCK_50   ; -4.174 ; -4.174 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[8]   ; CLOCK_50   ; -4.296 ; -4.296 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[9]   ; CLOCK_50   ; -4.085 ; -4.085 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[10]  ; CLOCK_50   ; -4.025 ; -4.025 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[11]  ; CLOCK_50   ; -4.150 ; -4.150 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[12]  ; CLOCK_50   ; -4.082 ; -4.082 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[13]  ; CLOCK_50   ; -4.053 ; -4.053 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[14]  ; CLOCK_50   ; -4.092 ; -4.092 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[15]  ; CLOCK_50   ; -3.667 ; -3.667 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_INT0       ; CLOCK_50   ; -3.947 ; -3.947 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_INT1       ; CLOCK_50   ; -4.339 ; -4.339 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_CLK        ; CLOCK_50   ; -4.338 ; -4.338 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_DAT        ; CLOCK_50   ; -3.908 ; -3.908 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD         ; CLOCK_50   ; -0.706 ; -0.706 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT         ; CLOCK_50   ; -3.283 ; -3.283 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; -0.604 ; -0.604 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; -0.636 ; -0.636 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; -0.649 ; -0.649 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; -0.649 ; -0.649 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; -0.629 ; -0.629 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; -0.620 ; -0.620 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; -0.620 ; -0.620 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; -0.620 ; -0.620 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; -0.604 ; -0.604 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; -0.654 ; -0.654 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; -0.654 ; -0.654 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; -0.649 ; -0.649 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; -0.649 ; -0.649 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; -0.639 ; -0.639 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; -0.639 ; -0.639 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; -0.626 ; -0.626 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; -0.626 ; -0.626 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SW[*]          ; CLOCK_50   ; -0.747 ; -0.747 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[0]         ; CLOCK_50   ; -1.195 ; -1.195 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[1]         ; CLOCK_50   ; -1.266 ; -1.266 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[2]         ; CLOCK_50   ; -1.159 ; -1.159 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[3]         ; CLOCK_50   ; -0.962 ; -0.962 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[4]         ; CLOCK_50   ; -1.335 ; -1.335 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[5]         ; CLOCK_50   ; -0.850 ; -0.850 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[6]         ; CLOCK_50   ; -1.234 ; -1.234 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[7]         ; CLOCK_50   ; -1.382 ; -1.382 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[8]         ; CLOCK_50   ; -1.518 ; -1.518 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[9]         ; CLOCK_50   ; -1.551 ; -1.551 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[10]        ; CLOCK_50   ; -1.239 ; -1.239 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[11]        ; CLOCK_50   ; -1.349 ; -1.349 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[12]        ; CLOCK_50   ; -1.203 ; -1.203 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[13]        ; CLOCK_50   ; -0.754 ; -0.754 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[14]        ; CLOCK_50   ; -0.757 ; -0.757 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[15]        ; CLOCK_50   ; -0.747 ; -0.747 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[16]        ; CLOCK_50   ; -0.767 ; -0.767 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[17]        ; CLOCK_50   ; -0.767 ; -0.767 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; UART_RXD       ; CLOCK_50   ; -4.454 ; -4.454 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                    ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                             ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+
; AUD_XCK        ; CLOCK_27   ; 1.783  ;        ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_Audio|pll|clk[1]  ;
; AUD_XCK        ; CLOCK_27   ;        ; 1.783  ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_Audio|pll|clk[1]  ;
; AUD_DACDAT     ; CLOCK_50   ; 1.816  ; 1.816  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 1.486  ; 1.486  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 1.455  ; 1.455  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 1.465  ; 1.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 1.475  ; 1.475  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 1.486  ; 1.486  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 1.486  ; 1.486  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 1.456  ; 1.456  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 1.456  ; 1.456  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 1.456  ; 1.456  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 1.476  ; 1.476  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 1.476  ; 1.476  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 1.486  ; 1.486  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 1.465  ; 1.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA_0      ; CLOCK_50   ; 1.540  ; 1.540  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA_1      ; CLOCK_50   ; 1.540  ; 1.540  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 1.520  ; 1.520  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CS_N      ; CLOCK_50   ; 1.523  ; 1.523  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 1.546  ; 1.546  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 1.488  ; 1.488  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 1.518  ; 1.518  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 1.518  ; 1.518  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 1.505  ; 1.505  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 1.505  ; 1.505  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 1.505  ; 1.505  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 1.505  ; 1.505  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 1.541  ; 1.541  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 1.511  ; 1.511  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 1.541  ; 1.541  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 1.541  ; 1.541  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 1.536  ; 1.536  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 1.536  ; 1.536  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 1.546  ; 1.546  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 1.546  ; 1.546  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 1.520  ; 1.520  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_LDQM      ; CLOCK_50   ; 1.537  ; 1.537  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 1.520  ; 1.520  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_UDQM      ; CLOCK_50   ; 1.497  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 1.537  ; 1.537  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_CMD       ; CLOCK_50   ; 1.804  ; 1.804  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_CS_N      ; CLOCK_50   ; 1.816  ; 1.816  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_DATA[*]   ; CLOCK_50   ; 1.791  ; 1.791  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[0]  ; CLOCK_50   ; 1.768  ; 1.768  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[1]  ; CLOCK_50   ; 1.768  ; 1.768  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[2]  ; CLOCK_50   ; 1.778  ; 1.778  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[3]  ; CLOCK_50   ; 1.778  ; 1.778  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[4]  ; CLOCK_50   ; 1.783  ; 1.783  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[5]  ; CLOCK_50   ; 1.783  ; 1.783  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[6]  ; CLOCK_50   ; 1.788  ; 1.788  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[7]  ; CLOCK_50   ; 1.788  ; 1.788  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[8]  ; CLOCK_50   ; 1.791  ; 1.791  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[9]  ; CLOCK_50   ; 1.791  ; 1.791  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[10] ; CLOCK_50   ; 1.779  ; 1.779  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[11] ; CLOCK_50   ; 1.779  ; 1.779  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[12] ; CLOCK_50   ; 1.789  ; 1.789  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[13] ; CLOCK_50   ; 1.789  ; 1.789  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[14] ; CLOCK_50   ; 1.770  ; 1.770  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[15] ; CLOCK_50   ; 1.770  ; 1.770  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_RD_N      ; CLOCK_50   ; 1.806  ; 1.806  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_RST_N     ; CLOCK_50   ; 1.816  ; 1.816  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_WR_N      ; CLOCK_50   ; 1.806  ; 1.806  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_ADDR[*]     ; CLOCK_50   ; 1.791  ; 1.791  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[0]    ; CLOCK_50   ; 1.764  ; 1.764  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[1]    ; CLOCK_50   ; 1.764  ; 1.764  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[2]    ; CLOCK_50   ; 1.784  ; 1.784  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[3]    ; CLOCK_50   ; 1.784  ; 1.784  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[4]    ; CLOCK_50   ; 1.788  ; 1.788  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[5]    ; CLOCK_50   ; 1.788  ; 1.788  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[6]    ; CLOCK_50   ; 1.748  ; 1.748  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[7]    ; CLOCK_50   ; 1.758  ; 1.758  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[8]    ; CLOCK_50   ; 1.781  ; 1.781  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[9]    ; CLOCK_50   ; 1.781  ; 1.781  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[10]   ; CLOCK_50   ; 1.791  ; 1.791  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[11]   ; CLOCK_50   ; 1.791  ; 1.791  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[12]   ; CLOCK_50   ; 1.774  ; 1.774  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[13]   ; CLOCK_50   ; 1.764  ; 1.764  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[14]   ; CLOCK_50   ; 1.774  ; 1.774  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[15]   ; CLOCK_50   ; 1.784  ; 1.784  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[16]   ; CLOCK_50   ; 1.786  ; 1.786  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[17]   ; CLOCK_50   ; 1.766  ; 1.766  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[18]   ; CLOCK_50   ; 1.766  ; 1.766  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[19]   ; CLOCK_50   ; 1.766  ; 1.766  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[20]   ; CLOCK_50   ; 1.769  ; 1.769  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[21]   ; CLOCK_50   ; 1.769  ; 1.769  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_CE_N        ; CLOCK_50   ; 1.759  ; 1.759  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_DQ[*]       ; CLOCK_50   ; 1.812  ; 1.812  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[0]      ; CLOCK_50   ; 1.790  ; 1.790  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[1]      ; CLOCK_50   ; 1.790  ; 1.790  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[2]      ; CLOCK_50   ; 1.810  ; 1.810  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[3]      ; CLOCK_50   ; 1.810  ; 1.810  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[4]      ; CLOCK_50   ; 1.812  ; 1.812  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[5]      ; CLOCK_50   ; 1.812  ; 1.812  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[6]      ; CLOCK_50   ; 1.812  ; 1.812  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[7]      ; CLOCK_50   ; 1.812  ; 1.812  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_OE_N        ; CLOCK_50   ; 1.769  ; 1.769  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_RST_N       ; CLOCK_50   ; 1.779  ; 1.779  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_WE_N        ; CLOCK_50   ; 1.779  ; 1.779  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_0[*]      ; CLOCK_50   ; 1.546  ; 1.546  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[1]     ; CLOCK_50   ; 1.485  ; 1.485  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[3]     ; CLOCK_50   ; 1.535  ; 1.535  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[4]     ; CLOCK_50   ; 1.510  ; 1.510  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[5]     ; CLOCK_50   ; 1.510  ; 1.510  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[6]     ; CLOCK_50   ; 1.490  ; 1.490  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[7]     ; CLOCK_50   ; 1.490  ; 1.490  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[8]     ; CLOCK_50   ; 1.504  ; 1.504  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[9]     ; CLOCK_50   ; 1.504  ; 1.504  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[10]    ; CLOCK_50   ; 1.494  ; 1.494  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[11]    ; CLOCK_50   ; 1.494  ; 1.494  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[12]    ; CLOCK_50   ; 1.486  ; 1.486  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[13]    ; CLOCK_50   ; 1.486  ; 1.486  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[14]    ; CLOCK_50   ; 1.466  ; 1.466  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[15]    ; CLOCK_50   ; 1.487  ; 1.487  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[17]    ; CLOCK_50   ; 1.477  ; 1.477  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[19]    ; CLOCK_50   ; 1.486  ; 1.486  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[20]    ; CLOCK_50   ; 1.496  ; 1.496  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[21]    ; CLOCK_50   ; 1.496  ; 1.496  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[22]    ; CLOCK_50   ; 1.546  ; 1.546  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[23]    ; CLOCK_50   ; 1.473  ; 1.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[24]    ; CLOCK_50   ; 1.483  ; 1.483  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[25]    ; CLOCK_50   ; 1.513  ; 1.513  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[26]    ; CLOCK_50   ; 1.483  ; 1.483  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[27]    ; CLOCK_50   ; 1.483  ; 1.483  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[28]    ; CLOCK_50   ; 1.479  ; 1.479  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[29]    ; CLOCK_50   ; 1.479  ; 1.479  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[30]    ; CLOCK_50   ; 1.509  ; 1.509  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[31]    ; CLOCK_50   ; 1.509  ; 1.509  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[32]    ; CLOCK_50   ; 1.494  ; 1.494  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[33]    ; CLOCK_50   ; 1.494  ; 1.494  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[34]    ; CLOCK_50   ; 1.494  ; 1.494  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[35]    ; CLOCK_50   ; 1.474  ; 1.474  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_1[*]      ; CLOCK_50   ; 1.520  ; 1.520  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[1]     ; CLOCK_50   ; 1.518  ; 1.518  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[3]     ; CLOCK_50   ; 1.488  ; 1.488  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[4]     ; CLOCK_50   ; 1.510  ; 1.510  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[5]     ; CLOCK_50   ; 1.520  ; 1.520  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[6]     ; CLOCK_50   ; 1.480  ; 1.480  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[7]     ; CLOCK_50   ; 1.480  ; 1.480  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[8]     ; CLOCK_50   ; 1.512  ; 1.512  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[9]     ; CLOCK_50   ; 1.512  ; 1.512  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[10]    ; CLOCK_50   ; 1.502  ; 1.502  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[11]    ; CLOCK_50   ; 1.505  ; 1.505  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[12]    ; CLOCK_50   ; 1.513  ; 1.513  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[13]    ; CLOCK_50   ; 1.513  ; 1.513  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[14]    ; CLOCK_50   ; 1.481  ; 1.481  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[15]    ; CLOCK_50   ; 1.491  ; 1.491  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[17]    ; CLOCK_50   ; 1.499  ; 1.499  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[19]    ; CLOCK_50   ; 1.505  ; 1.505  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[20]    ; CLOCK_50   ; 1.475  ; 1.475  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[21]    ; CLOCK_50   ; 1.465  ; 1.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[22]    ; CLOCK_50   ; 1.500  ; 1.500  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[23]    ; CLOCK_50   ; 1.500  ; 1.500  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[24]    ; CLOCK_50   ; 1.490  ; 1.490  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[25]    ; CLOCK_50   ; 1.490  ; 1.490  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[26]    ; CLOCK_50   ; 1.474  ; 1.474  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[27]    ; CLOCK_50   ; 1.484  ; 1.484  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[28]    ; CLOCK_50   ; 1.474  ; 1.474  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[29]    ; CLOCK_50   ; 1.467  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[30]    ; CLOCK_50   ; 1.487  ; 1.487  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[31]    ; CLOCK_50   ; 1.487  ; 1.487  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[32]    ; CLOCK_50   ; 1.468  ; 1.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[33]    ; CLOCK_50   ; 1.468  ; 1.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[34]    ; CLOCK_50   ; 1.488  ; 1.488  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[35]    ; CLOCK_50   ; 1.478  ; 1.478  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX0[*]        ; CLOCK_50   ; 1.812  ; 1.812  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[0]       ; CLOCK_50   ; 1.807  ; 1.807  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[1]       ; CLOCK_50   ; 1.777  ; 1.777  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[2]       ; CLOCK_50   ; 1.787  ; 1.787  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[3]       ; CLOCK_50   ; 1.812  ; 1.812  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[4]       ; CLOCK_50   ; 1.812  ; 1.812  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[5]       ; CLOCK_50   ; 1.802  ; 1.802  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[6]       ; CLOCK_50   ; 1.802  ; 1.802  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX1[*]        ; CLOCK_50   ; 1.525  ; 1.525  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[0]       ; CLOCK_50   ; 1.513  ; 1.513  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[1]       ; CLOCK_50   ; 1.513  ; 1.513  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[2]       ; CLOCK_50   ; 1.499  ; 1.499  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[3]       ; CLOCK_50   ; 1.499  ; 1.499  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[4]       ; CLOCK_50   ; 1.519  ; 1.519  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[5]       ; CLOCK_50   ; 1.505  ; 1.505  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[6]       ; CLOCK_50   ; 1.525  ; 1.525  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX2[*]        ; CLOCK_50   ; 1.540  ; 1.540  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[0]       ; CLOCK_50   ; 1.525  ; 1.525  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[1]       ; CLOCK_50   ; 1.490  ; 1.490  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[2]       ; CLOCK_50   ; 1.530  ; 1.530  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[3]       ; CLOCK_50   ; 1.540  ; 1.540  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[4]       ; CLOCK_50   ; 1.514  ; 1.514  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[5]       ; CLOCK_50   ; 1.514  ; 1.514  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[6]       ; CLOCK_50   ; 1.504  ; 1.504  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX3[*]        ; CLOCK_50   ; 1.507  ; 1.507  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[0]       ; CLOCK_50   ; 1.494  ; 1.494  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[1]       ; CLOCK_50   ; 1.507  ; 1.507  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[2]       ; CLOCK_50   ; 1.507  ; 1.507  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[3]       ; CLOCK_50   ; 1.507  ; 1.507  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[4]       ; CLOCK_50   ; 1.507  ; 1.507  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[5]       ; CLOCK_50   ; 1.468  ; 1.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[6]       ; CLOCK_50   ; 1.478  ; 1.478  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX4[*]        ; CLOCK_50   ; 1.497  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[0]       ; CLOCK_50   ; 1.478  ; 1.478  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[1]       ; CLOCK_50   ; 1.488  ; 1.488  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[2]       ; CLOCK_50   ; 1.488  ; 1.488  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[3]       ; CLOCK_50   ; 1.473  ; 1.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[4]       ; CLOCK_50   ; 1.493  ; 1.493  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[5]       ; CLOCK_50   ; 1.493  ; 1.493  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[6]       ; CLOCK_50   ; 1.497  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX5[*]        ; CLOCK_50   ; 1.499  ; 1.499  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[0]       ; CLOCK_50   ; 1.497  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[1]       ; CLOCK_50   ; 1.467  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[2]       ; CLOCK_50   ; 1.467  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[3]       ; CLOCK_50   ; 1.499  ; 1.499  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[4]       ; CLOCK_50   ; 1.479  ; 1.479  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[5]       ; CLOCK_50   ; 1.479  ; 1.479  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[6]       ; CLOCK_50   ; 1.491  ; 1.491  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX6[*]        ; CLOCK_50   ; 1.492  ; 1.492  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[0]       ; CLOCK_50   ; 1.491  ; 1.491  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[1]       ; CLOCK_50   ; 1.491  ; 1.491  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[2]       ; CLOCK_50   ; 1.491  ; 1.491  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[3]       ; CLOCK_50   ; 1.492  ; 1.492  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[4]       ; CLOCK_50   ; 1.492  ; 1.492  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[5]       ; CLOCK_50   ; 1.472  ; 1.472  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[6]       ; CLOCK_50   ; 1.472  ; 1.472  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX7[*]        ; CLOCK_50   ; 1.497  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[0]       ; CLOCK_50   ; 1.497  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[1]       ; CLOCK_50   ; 1.497  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[2]       ; CLOCK_50   ; 1.467  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[3]       ; CLOCK_50   ; 1.467  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[4]       ; CLOCK_50   ; 1.467  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[5]       ; CLOCK_50   ; 1.491  ; 1.491  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[6]       ; CLOCK_50   ; 1.491  ; 1.491  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; I2C_SCLK       ; CLOCK_50   ; 3.330  ; 3.330  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; I2C_SDAT       ; CLOCK_50   ; 4.430  ; 4.430  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; IRDA_TXD       ; CLOCK_50   ; 1.545  ; 1.545  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_BLON       ; CLOCK_50   ; 1.481  ; 1.481  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]    ; CLOCK_50   ; 1.484  ; 1.484  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]   ; CLOCK_50   ; 1.474  ; 1.474  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]   ; CLOCK_50   ; 1.474  ; 1.474  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]   ; CLOCK_50   ; 1.475  ; 1.475  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]   ; CLOCK_50   ; 1.475  ; 1.475  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]   ; CLOCK_50   ; 1.455  ; 1.455  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]   ; CLOCK_50   ; 1.465  ; 1.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]   ; CLOCK_50   ; 1.475  ; 1.475  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]   ; CLOCK_50   ; 1.484  ; 1.484  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_EN         ; CLOCK_50   ; 1.464  ; 1.464  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_ON         ; CLOCK_50   ; 1.461  ; 1.461  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_RS         ; CLOCK_50   ; 1.481  ; 1.481  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_RW         ; CLOCK_50   ; 1.464  ; 1.464  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LEDG[*]        ; CLOCK_50   ; 1.834  ; 1.834  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[0]       ; CLOCK_50   ; 1.815  ; 1.815  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[1]       ; CLOCK_50   ; 1.815  ; 1.815  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[2]       ; CLOCK_50   ; 1.795  ; 1.795  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[3]       ; CLOCK_50   ; 1.795  ; 1.795  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[4]       ; CLOCK_50   ; 1.834  ; 1.834  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[5]       ; CLOCK_50   ; 1.824  ; 1.824  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[6]       ; CLOCK_50   ; 1.814  ; 1.814  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[7]       ; CLOCK_50   ; 1.764  ; 1.764  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[8]       ; CLOCK_50   ; 1.773  ; 1.773  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LEDR[*]        ; CLOCK_50   ; 1.826  ; 1.826  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[0]       ; CLOCK_50   ; 1.826  ; 1.826  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[1]       ; CLOCK_50   ; 1.826  ; 1.826  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[2]       ; CLOCK_50   ; 1.796  ; 1.796  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[3]       ; CLOCK_50   ; 1.796  ; 1.796  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[4]       ; CLOCK_50   ; 1.816  ; 1.816  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[5]       ; CLOCK_50   ; 1.816  ; 1.816  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[6]       ; CLOCK_50   ; 1.806  ; 1.806  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[7]       ; CLOCK_50   ; 1.806  ; 1.806  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[8]       ; CLOCK_50   ; 1.769  ; 1.769  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[9]       ; CLOCK_50   ; 1.779  ; 1.779  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[10]      ; CLOCK_50   ; 1.781  ; 1.781  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[11]      ; CLOCK_50   ; 1.781  ; 1.781  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[12]      ; CLOCK_50   ; 1.791  ; 1.791  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[13]      ; CLOCK_50   ; 1.791  ; 1.791  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[14]      ; CLOCK_50   ; 1.813  ; 1.813  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[15]      ; CLOCK_50   ; 1.813  ; 1.813  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[16]      ; CLOCK_50   ; 1.813  ; 1.813  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[17]      ; CLOCK_50   ; 1.813  ; 1.813  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_ADDR[*]    ; CLOCK_50   ; 1.494  ; 1.494  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_ADDR[0]   ; CLOCK_50   ; 1.452  ; 1.452  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_ADDR[1]   ; CLOCK_50   ; 1.494  ; 1.494  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_CS_N       ; CLOCK_50   ; 1.494  ; 1.494  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_DATA[*]    ; CLOCK_50   ; 1.518  ; 1.518  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[0]   ; CLOCK_50   ; 1.497  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[1]   ; CLOCK_50   ; 1.517  ; 1.517  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[2]   ; CLOCK_50   ; 1.517  ; 1.517  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[3]   ; CLOCK_50   ; 1.487  ; 1.487  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[4]   ; CLOCK_50   ; 1.463  ; 1.463  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[5]   ; CLOCK_50   ; 1.463  ; 1.463  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[6]   ; CLOCK_50   ; 1.463  ; 1.463  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[7]   ; CLOCK_50   ; 1.473  ; 1.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[8]   ; CLOCK_50   ; 1.518  ; 1.518  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[9]   ; CLOCK_50   ; 1.518  ; 1.518  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[10]  ; CLOCK_50   ; 1.478  ; 1.478  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[11]  ; CLOCK_50   ; 1.478  ; 1.478  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[12]  ; CLOCK_50   ; 1.478  ; 1.478  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[13]  ; CLOCK_50   ; 1.482  ; 1.482  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[14]  ; CLOCK_50   ; 1.462  ; 1.462  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[15]  ; CLOCK_50   ; 1.452  ; 1.452  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_RD_N       ; CLOCK_50   ; 1.484  ; 1.484  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_RST_N      ; CLOCK_50   ; 1.490  ; 1.490  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_WR_N       ; CLOCK_50   ; 1.484  ; 1.484  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_CLK        ; CLOCK_50   ; 1.525  ; 1.525  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_DAT        ; CLOCK_50   ; 4.588  ; 4.588  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CLK         ; CLOCK_50   ; 2.728  ; 2.728  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD         ; CLOCK_50   ; 1.503  ; 1.503  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT         ; CLOCK_50   ; 1.545  ; 1.545  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 1.834  ; 1.834  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 1.827  ; 1.827  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 1.827  ; 1.827  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 1.807  ; 1.807  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 1.807  ; 1.807  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 1.806  ; 1.806  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 1.806  ; 1.806  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 1.826  ; 1.826  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 1.826  ; 1.826  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 1.795  ; 1.795  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 1.805  ; 1.805  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 1.795  ; 1.795  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 1.805  ; 1.805  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 1.794  ; 1.794  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 1.834  ; 1.834  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 1.774  ; 1.774  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 1.774  ; 1.774  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 1.802  ; 1.802  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 1.792  ; 1.792  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_CE_N      ; CLOCK_50   ; 1.795  ; 1.795  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 1.809  ; 1.809  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 1.802  ; 1.802  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 1.809  ; 1.809  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 1.809  ; 1.809  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 1.789  ; 1.789  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 1.758  ; 1.758  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 1.758  ; 1.758  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 1.758  ; 1.758  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 1.754  ; 1.754  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 1.804  ; 1.804  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 1.804  ; 1.804  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 1.809  ; 1.809  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 1.809  ; 1.809  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 1.799  ; 1.799  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 1.799  ; 1.799  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 1.792  ; 1.792  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 1.792  ; 1.792  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_LB_N      ; CLOCK_50   ; 1.812  ; 1.812  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_OE_N      ; CLOCK_50   ; 1.795  ; 1.795  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_UB_N      ; CLOCK_50   ; 1.815  ; 1.815  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_WE_N      ; CLOCK_50   ; 1.807  ; 1.807  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; UART_TXD       ; CLOCK_50   ; 1.539  ; 1.539  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; -2.596 ;        ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -2.596 ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[1] ;
; ENET_CLK       ; CLOCK_50   ; 21.579 ;        ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_B[*]       ; CLOCK_50   ; 21.831 ; 21.831 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[0]      ; CLOCK_50   ; 21.775 ; 21.775 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[1]      ; CLOCK_50   ; 21.775 ; 21.775 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[2]      ; CLOCK_50   ; 21.771 ; 21.771 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[3]      ; CLOCK_50   ; 21.761 ; 21.761 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[4]      ; CLOCK_50   ; 21.831 ; 21.831 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[5]      ; CLOCK_50   ; 21.821 ; 21.821 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[6]      ; CLOCK_50   ; 21.802 ; 21.802 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[7]      ; CLOCK_50   ; 21.802 ; 21.802 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[8]      ; CLOCK_50   ; 21.792 ; 21.792 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[9]      ; CLOCK_50   ; 21.792 ; 21.792 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_BLANK      ; CLOCK_50   ; 21.788 ; 21.788 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_CLK        ; CLOCK_50   ;        ; 21.794 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_G[*]       ; CLOCK_50   ; 21.793 ; 21.793 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[0]      ; CLOCK_50   ; 21.791 ; 21.791 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[1]      ; CLOCK_50   ; 21.791 ; 21.791 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[2]      ; CLOCK_50   ; 21.781 ; 21.781 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[3]      ; CLOCK_50   ; 21.781 ; 21.781 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[4]      ; CLOCK_50   ; 21.793 ; 21.793 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[5]      ; CLOCK_50   ; 21.793 ; 21.793 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[6]      ; CLOCK_50   ; 21.753 ; 21.753 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[7]      ; CLOCK_50   ; 21.773 ; 21.773 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[8]      ; CLOCK_50   ; 21.785 ; 21.785 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[9]      ; CLOCK_50   ; 21.785 ; 21.785 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_HS         ; CLOCK_50   ; 21.798 ; 21.798 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_R[*]       ; CLOCK_50   ; 21.786 ; 21.786 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[0]      ; CLOCK_50   ; 21.777 ; 21.777 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[1]      ; CLOCK_50   ; 21.757 ; 21.757 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[2]      ; CLOCK_50   ; 21.757 ; 21.757 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[3]      ; CLOCK_50   ; 21.776 ; 21.776 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[4]      ; CLOCK_50   ; 21.776 ; 21.776 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[5]      ; CLOCK_50   ; 21.786 ; 21.786 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[6]      ; CLOCK_50   ; 21.767 ; 21.767 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[7]      ; CLOCK_50   ; 21.777 ; 21.777 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[8]      ; CLOCK_50   ; 21.757 ; 21.757 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[9]      ; CLOCK_50   ; 21.757 ; 21.757 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_VS         ; CLOCK_50   ; 21.777 ; 21.777 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; ENET_CLK       ; CLOCK_50   ;        ; 21.579 ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_CLK        ; CLOCK_50   ; 21.794 ;        ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                            ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                             ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+
; AUD_XCK        ; CLOCK_27   ; 1.783  ;        ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_Audio|pll|clk[1]  ;
; AUD_XCK        ; CLOCK_27   ;        ; 1.783  ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_Audio|pll|clk[1]  ;
; AUD_DACDAT     ; CLOCK_50   ; 1.816  ; 1.816  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 1.455  ; 1.455  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 1.455  ; 1.455  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 1.465  ; 1.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 1.475  ; 1.475  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 1.486  ; 1.486  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 1.486  ; 1.486  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 1.456  ; 1.456  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 1.456  ; 1.456  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 1.456  ; 1.456  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 1.476  ; 1.476  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 1.476  ; 1.476  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 1.486  ; 1.486  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 1.465  ; 1.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA_0      ; CLOCK_50   ; 1.540  ; 1.540  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA_1      ; CLOCK_50   ; 1.540  ; 1.540  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 1.520  ; 1.520  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CS_N      ; CLOCK_50   ; 1.523  ; 1.523  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 1.465  ; 1.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 1.465  ; 1.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 1.495  ; 1.495  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 1.495  ; 1.495  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 1.482  ; 1.482  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 1.482  ; 1.482  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 1.482  ; 1.482  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 1.482  ; 1.482  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 1.518  ; 1.518  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 1.488  ; 1.488  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 1.518  ; 1.518  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 1.518  ; 1.518  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 1.513  ; 1.513  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 1.513  ; 1.513  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 1.523  ; 1.523  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 1.523  ; 1.523  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 1.497  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_LDQM      ; CLOCK_50   ; 1.537  ; 1.537  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 1.520  ; 1.520  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_UDQM      ; CLOCK_50   ; 1.497  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 1.537  ; 1.537  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_CMD       ; CLOCK_50   ; 1.804  ; 1.804  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_CS_N      ; CLOCK_50   ; 1.816  ; 1.816  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_DATA[*]   ; CLOCK_50   ; 1.768  ; 1.768  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[0]  ; CLOCK_50   ; 1.768  ; 1.768  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[1]  ; CLOCK_50   ; 1.768  ; 1.768  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[2]  ; CLOCK_50   ; 1.778  ; 1.778  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[3]  ; CLOCK_50   ; 1.778  ; 1.778  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[4]  ; CLOCK_50   ; 1.783  ; 1.783  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[5]  ; CLOCK_50   ; 1.783  ; 1.783  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[6]  ; CLOCK_50   ; 1.788  ; 1.788  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[7]  ; CLOCK_50   ; 1.788  ; 1.788  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[8]  ; CLOCK_50   ; 1.791  ; 1.791  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[9]  ; CLOCK_50   ; 1.791  ; 1.791  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[10] ; CLOCK_50   ; 1.779  ; 1.779  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[11] ; CLOCK_50   ; 1.779  ; 1.779  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[12] ; CLOCK_50   ; 1.789  ; 1.789  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[13] ; CLOCK_50   ; 1.789  ; 1.789  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[14] ; CLOCK_50   ; 1.770  ; 1.770  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[15] ; CLOCK_50   ; 1.770  ; 1.770  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_RD_N      ; CLOCK_50   ; 1.806  ; 1.806  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_RST_N     ; CLOCK_50   ; 1.816  ; 1.816  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_WR_N      ; CLOCK_50   ; 1.806  ; 1.806  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_ADDR[*]     ; CLOCK_50   ; 1.748  ; 1.748  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[0]    ; CLOCK_50   ; 1.764  ; 1.764  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[1]    ; CLOCK_50   ; 1.764  ; 1.764  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[2]    ; CLOCK_50   ; 1.784  ; 1.784  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[3]    ; CLOCK_50   ; 1.784  ; 1.784  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[4]    ; CLOCK_50   ; 1.788  ; 1.788  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[5]    ; CLOCK_50   ; 1.788  ; 1.788  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[6]    ; CLOCK_50   ; 1.748  ; 1.748  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[7]    ; CLOCK_50   ; 1.758  ; 1.758  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[8]    ; CLOCK_50   ; 1.781  ; 1.781  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[9]    ; CLOCK_50   ; 1.781  ; 1.781  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[10]   ; CLOCK_50   ; 1.791  ; 1.791  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[11]   ; CLOCK_50   ; 1.791  ; 1.791  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[12]   ; CLOCK_50   ; 1.774  ; 1.774  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[13]   ; CLOCK_50   ; 1.764  ; 1.764  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[14]   ; CLOCK_50   ; 1.774  ; 1.774  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[15]   ; CLOCK_50   ; 1.784  ; 1.784  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[16]   ; CLOCK_50   ; 1.786  ; 1.786  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[17]   ; CLOCK_50   ; 1.766  ; 1.766  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[18]   ; CLOCK_50   ; 1.766  ; 1.766  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[19]   ; CLOCK_50   ; 1.766  ; 1.766  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[20]   ; CLOCK_50   ; 1.769  ; 1.769  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[21]   ; CLOCK_50   ; 1.769  ; 1.769  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_CE_N        ; CLOCK_50   ; 1.759  ; 1.759  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_DQ[*]       ; CLOCK_50   ; 1.790  ; 1.790  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[0]      ; CLOCK_50   ; 1.790  ; 1.790  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[1]      ; CLOCK_50   ; 1.790  ; 1.790  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[2]      ; CLOCK_50   ; 1.810  ; 1.810  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[3]      ; CLOCK_50   ; 1.810  ; 1.810  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[4]      ; CLOCK_50   ; 1.812  ; 1.812  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[5]      ; CLOCK_50   ; 1.812  ; 1.812  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[6]      ; CLOCK_50   ; 1.812  ; 1.812  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[7]      ; CLOCK_50   ; 1.812  ; 1.812  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_OE_N        ; CLOCK_50   ; 1.769  ; 1.769  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_RST_N       ; CLOCK_50   ; 1.779  ; 1.779  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_WE_N        ; CLOCK_50   ; 1.779  ; 1.779  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_0[*]      ; CLOCK_50   ; 1.466  ; 1.466  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[1]     ; CLOCK_50   ; 1.485  ; 1.485  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[3]     ; CLOCK_50   ; 1.535  ; 1.535  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[4]     ; CLOCK_50   ; 1.510  ; 1.510  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[5]     ; CLOCK_50   ; 1.510  ; 1.510  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[6]     ; CLOCK_50   ; 1.490  ; 1.490  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[7]     ; CLOCK_50   ; 1.490  ; 1.490  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[8]     ; CLOCK_50   ; 1.504  ; 1.504  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[9]     ; CLOCK_50   ; 1.504  ; 1.504  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[10]    ; CLOCK_50   ; 1.494  ; 1.494  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[11]    ; CLOCK_50   ; 1.494  ; 1.494  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[12]    ; CLOCK_50   ; 1.486  ; 1.486  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[13]    ; CLOCK_50   ; 1.486  ; 1.486  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[14]    ; CLOCK_50   ; 1.466  ; 1.466  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[15]    ; CLOCK_50   ; 1.487  ; 1.487  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[17]    ; CLOCK_50   ; 1.477  ; 1.477  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[19]    ; CLOCK_50   ; 1.486  ; 1.486  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[20]    ; CLOCK_50   ; 1.496  ; 1.496  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[21]    ; CLOCK_50   ; 1.496  ; 1.496  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[22]    ; CLOCK_50   ; 1.546  ; 1.546  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[23]    ; CLOCK_50   ; 1.473  ; 1.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[24]    ; CLOCK_50   ; 1.483  ; 1.483  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[25]    ; CLOCK_50   ; 1.513  ; 1.513  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[26]    ; CLOCK_50   ; 1.483  ; 1.483  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[27]    ; CLOCK_50   ; 1.483  ; 1.483  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[28]    ; CLOCK_50   ; 1.479  ; 1.479  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[29]    ; CLOCK_50   ; 1.479  ; 1.479  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[30]    ; CLOCK_50   ; 1.509  ; 1.509  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[31]    ; CLOCK_50   ; 1.509  ; 1.509  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[32]    ; CLOCK_50   ; 1.494  ; 1.494  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[33]    ; CLOCK_50   ; 1.494  ; 1.494  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[34]    ; CLOCK_50   ; 1.494  ; 1.494  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[35]    ; CLOCK_50   ; 1.474  ; 1.474  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_1[*]      ; CLOCK_50   ; 1.465  ; 1.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[1]     ; CLOCK_50   ; 1.518  ; 1.518  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[3]     ; CLOCK_50   ; 1.488  ; 1.488  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[4]     ; CLOCK_50   ; 1.510  ; 1.510  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[5]     ; CLOCK_50   ; 1.520  ; 1.520  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[6]     ; CLOCK_50   ; 1.480  ; 1.480  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[7]     ; CLOCK_50   ; 1.480  ; 1.480  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[8]     ; CLOCK_50   ; 1.512  ; 1.512  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[9]     ; CLOCK_50   ; 1.512  ; 1.512  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[10]    ; CLOCK_50   ; 1.502  ; 1.502  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[11]    ; CLOCK_50   ; 1.505  ; 1.505  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[12]    ; CLOCK_50   ; 1.513  ; 1.513  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[13]    ; CLOCK_50   ; 1.513  ; 1.513  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[14]    ; CLOCK_50   ; 1.481  ; 1.481  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[15]    ; CLOCK_50   ; 1.491  ; 1.491  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[17]    ; CLOCK_50   ; 1.499  ; 1.499  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[19]    ; CLOCK_50   ; 1.505  ; 1.505  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[20]    ; CLOCK_50   ; 1.475  ; 1.475  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[21]    ; CLOCK_50   ; 1.465  ; 1.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[22]    ; CLOCK_50   ; 1.500  ; 1.500  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[23]    ; CLOCK_50   ; 1.500  ; 1.500  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[24]    ; CLOCK_50   ; 1.490  ; 1.490  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[25]    ; CLOCK_50   ; 1.490  ; 1.490  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[26]    ; CLOCK_50   ; 1.474  ; 1.474  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[27]    ; CLOCK_50   ; 1.484  ; 1.484  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[28]    ; CLOCK_50   ; 1.474  ; 1.474  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[29]    ; CLOCK_50   ; 1.467  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[30]    ; CLOCK_50   ; 1.487  ; 1.487  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[31]    ; CLOCK_50   ; 1.487  ; 1.487  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[32]    ; CLOCK_50   ; 1.468  ; 1.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[33]    ; CLOCK_50   ; 1.468  ; 1.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[34]    ; CLOCK_50   ; 1.488  ; 1.488  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[35]    ; CLOCK_50   ; 1.478  ; 1.478  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX0[*]        ; CLOCK_50   ; 1.777  ; 1.777  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[0]       ; CLOCK_50   ; 1.807  ; 1.807  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[1]       ; CLOCK_50   ; 1.777  ; 1.777  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[2]       ; CLOCK_50   ; 1.787  ; 1.787  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[3]       ; CLOCK_50   ; 1.812  ; 1.812  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[4]       ; CLOCK_50   ; 1.812  ; 1.812  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[5]       ; CLOCK_50   ; 1.802  ; 1.802  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[6]       ; CLOCK_50   ; 1.802  ; 1.802  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX1[*]        ; CLOCK_50   ; 1.499  ; 1.499  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[0]       ; CLOCK_50   ; 1.513  ; 1.513  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[1]       ; CLOCK_50   ; 1.513  ; 1.513  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[2]       ; CLOCK_50   ; 1.499  ; 1.499  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[3]       ; CLOCK_50   ; 1.499  ; 1.499  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[4]       ; CLOCK_50   ; 1.519  ; 1.519  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[5]       ; CLOCK_50   ; 1.505  ; 1.505  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[6]       ; CLOCK_50   ; 1.525  ; 1.525  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX2[*]        ; CLOCK_50   ; 1.490  ; 1.490  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[0]       ; CLOCK_50   ; 1.525  ; 1.525  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[1]       ; CLOCK_50   ; 1.490  ; 1.490  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[2]       ; CLOCK_50   ; 1.530  ; 1.530  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[3]       ; CLOCK_50   ; 1.540  ; 1.540  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[4]       ; CLOCK_50   ; 1.514  ; 1.514  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[5]       ; CLOCK_50   ; 1.514  ; 1.514  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[6]       ; CLOCK_50   ; 1.504  ; 1.504  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX3[*]        ; CLOCK_50   ; 1.468  ; 1.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[0]       ; CLOCK_50   ; 1.494  ; 1.494  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[1]       ; CLOCK_50   ; 1.507  ; 1.507  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[2]       ; CLOCK_50   ; 1.507  ; 1.507  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[3]       ; CLOCK_50   ; 1.507  ; 1.507  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[4]       ; CLOCK_50   ; 1.507  ; 1.507  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[5]       ; CLOCK_50   ; 1.468  ; 1.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[6]       ; CLOCK_50   ; 1.478  ; 1.478  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX4[*]        ; CLOCK_50   ; 1.473  ; 1.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[0]       ; CLOCK_50   ; 1.478  ; 1.478  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[1]       ; CLOCK_50   ; 1.488  ; 1.488  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[2]       ; CLOCK_50   ; 1.488  ; 1.488  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[3]       ; CLOCK_50   ; 1.473  ; 1.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[4]       ; CLOCK_50   ; 1.493  ; 1.493  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[5]       ; CLOCK_50   ; 1.493  ; 1.493  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[6]       ; CLOCK_50   ; 1.497  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX5[*]        ; CLOCK_50   ; 1.467  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[0]       ; CLOCK_50   ; 1.497  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[1]       ; CLOCK_50   ; 1.467  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[2]       ; CLOCK_50   ; 1.467  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[3]       ; CLOCK_50   ; 1.499  ; 1.499  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[4]       ; CLOCK_50   ; 1.479  ; 1.479  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[5]       ; CLOCK_50   ; 1.479  ; 1.479  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[6]       ; CLOCK_50   ; 1.491  ; 1.491  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX6[*]        ; CLOCK_50   ; 1.472  ; 1.472  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[0]       ; CLOCK_50   ; 1.491  ; 1.491  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[1]       ; CLOCK_50   ; 1.491  ; 1.491  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[2]       ; CLOCK_50   ; 1.491  ; 1.491  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[3]       ; CLOCK_50   ; 1.492  ; 1.492  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[4]       ; CLOCK_50   ; 1.492  ; 1.492  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[5]       ; CLOCK_50   ; 1.472  ; 1.472  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[6]       ; CLOCK_50   ; 1.472  ; 1.472  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX7[*]        ; CLOCK_50   ; 1.467  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[0]       ; CLOCK_50   ; 1.497  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[1]       ; CLOCK_50   ; 1.497  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[2]       ; CLOCK_50   ; 1.467  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[3]       ; CLOCK_50   ; 1.467  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[4]       ; CLOCK_50   ; 1.467  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[5]       ; CLOCK_50   ; 1.491  ; 1.491  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[6]       ; CLOCK_50   ; 1.491  ; 1.491  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; I2C_SCLK       ; CLOCK_50   ; 3.235  ; 3.235  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; I2C_SDAT       ; CLOCK_50   ; 4.243  ; 4.243  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; IRDA_TXD       ; CLOCK_50   ; 1.545  ; 1.545  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_BLON       ; CLOCK_50   ; 1.481  ; 1.481  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]    ; CLOCK_50   ; 1.455  ; 1.455  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]   ; CLOCK_50   ; 1.474  ; 1.474  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]   ; CLOCK_50   ; 1.474  ; 1.474  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]   ; CLOCK_50   ; 1.475  ; 1.475  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]   ; CLOCK_50   ; 1.475  ; 1.475  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]   ; CLOCK_50   ; 1.455  ; 1.455  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]   ; CLOCK_50   ; 1.465  ; 1.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]   ; CLOCK_50   ; 1.475  ; 1.475  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]   ; CLOCK_50   ; 1.484  ; 1.484  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_EN         ; CLOCK_50   ; 1.464  ; 1.464  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_ON         ; CLOCK_50   ; 1.461  ; 1.461  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_RS         ; CLOCK_50   ; 1.481  ; 1.481  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_RW         ; CLOCK_50   ; 1.464  ; 1.464  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LEDG[*]        ; CLOCK_50   ; 1.764  ; 1.764  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[0]       ; CLOCK_50   ; 1.815  ; 1.815  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[1]       ; CLOCK_50   ; 1.815  ; 1.815  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[2]       ; CLOCK_50   ; 1.795  ; 1.795  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[3]       ; CLOCK_50   ; 1.795  ; 1.795  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[4]       ; CLOCK_50   ; 1.834  ; 1.834  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[5]       ; CLOCK_50   ; 1.824  ; 1.824  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[6]       ; CLOCK_50   ; 1.814  ; 1.814  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[7]       ; CLOCK_50   ; 1.764  ; 1.764  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[8]       ; CLOCK_50   ; 1.773  ; 1.773  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LEDR[*]        ; CLOCK_50   ; 1.769  ; 1.769  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[0]       ; CLOCK_50   ; 1.826  ; 1.826  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[1]       ; CLOCK_50   ; 1.826  ; 1.826  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[2]       ; CLOCK_50   ; 1.796  ; 1.796  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[3]       ; CLOCK_50   ; 1.796  ; 1.796  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[4]       ; CLOCK_50   ; 1.816  ; 1.816  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[5]       ; CLOCK_50   ; 1.816  ; 1.816  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[6]       ; CLOCK_50   ; 1.806  ; 1.806  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[7]       ; CLOCK_50   ; 1.806  ; 1.806  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[8]       ; CLOCK_50   ; 1.769  ; 1.769  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[9]       ; CLOCK_50   ; 1.779  ; 1.779  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[10]      ; CLOCK_50   ; 1.781  ; 1.781  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[11]      ; CLOCK_50   ; 1.781  ; 1.781  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[12]      ; CLOCK_50   ; 1.791  ; 1.791  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[13]      ; CLOCK_50   ; 1.791  ; 1.791  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[14]      ; CLOCK_50   ; 1.813  ; 1.813  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[15]      ; CLOCK_50   ; 1.813  ; 1.813  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[16]      ; CLOCK_50   ; 1.813  ; 1.813  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[17]      ; CLOCK_50   ; 1.813  ; 1.813  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_ADDR[*]    ; CLOCK_50   ; 1.452  ; 1.452  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_ADDR[0]   ; CLOCK_50   ; 1.452  ; 1.452  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_ADDR[1]   ; CLOCK_50   ; 1.494  ; 1.494  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_CS_N       ; CLOCK_50   ; 1.494  ; 1.494  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_DATA[*]    ; CLOCK_50   ; 1.452  ; 1.452  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[0]   ; CLOCK_50   ; 1.497  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[1]   ; CLOCK_50   ; 1.517  ; 1.517  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[2]   ; CLOCK_50   ; 1.517  ; 1.517  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[3]   ; CLOCK_50   ; 1.487  ; 1.487  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[4]   ; CLOCK_50   ; 1.463  ; 1.463  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[5]   ; CLOCK_50   ; 1.463  ; 1.463  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[6]   ; CLOCK_50   ; 1.463  ; 1.463  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[7]   ; CLOCK_50   ; 1.473  ; 1.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[8]   ; CLOCK_50   ; 1.518  ; 1.518  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[9]   ; CLOCK_50   ; 1.518  ; 1.518  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[10]  ; CLOCK_50   ; 1.478  ; 1.478  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[11]  ; CLOCK_50   ; 1.478  ; 1.478  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[12]  ; CLOCK_50   ; 1.478  ; 1.478  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[13]  ; CLOCK_50   ; 1.482  ; 1.482  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[14]  ; CLOCK_50   ; 1.462  ; 1.462  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[15]  ; CLOCK_50   ; 1.452  ; 1.452  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_RD_N       ; CLOCK_50   ; 1.484  ; 1.484  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_RST_N      ; CLOCK_50   ; 1.490  ; 1.490  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_WR_N       ; CLOCK_50   ; 1.484  ; 1.484  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_CLK        ; CLOCK_50   ; 1.525  ; 1.525  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_DAT        ; CLOCK_50   ; 3.598  ; 3.598  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CLK         ; CLOCK_50   ; 2.602  ; 2.602  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD         ; CLOCK_50   ; 1.503  ; 1.503  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT         ; CLOCK_50   ; 1.545  ; 1.545  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 1.774  ; 1.774  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 1.827  ; 1.827  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 1.827  ; 1.827  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 1.807  ; 1.807  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 1.807  ; 1.807  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 1.806  ; 1.806  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 1.806  ; 1.806  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 1.826  ; 1.826  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 1.826  ; 1.826  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 1.795  ; 1.795  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 1.805  ; 1.805  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 1.795  ; 1.795  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 1.805  ; 1.805  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 1.794  ; 1.794  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 1.834  ; 1.834  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 1.774  ; 1.774  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 1.774  ; 1.774  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 1.802  ; 1.802  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 1.792  ; 1.792  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_CE_N      ; CLOCK_50   ; 1.795  ; 1.795  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 1.754  ; 1.754  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 1.802  ; 1.802  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 1.809  ; 1.809  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 1.809  ; 1.809  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 1.789  ; 1.789  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 1.758  ; 1.758  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 1.758  ; 1.758  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 1.758  ; 1.758  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 1.754  ; 1.754  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 1.804  ; 1.804  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 1.804  ; 1.804  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 1.809  ; 1.809  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 1.809  ; 1.809  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 1.799  ; 1.799  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 1.799  ; 1.799  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 1.792  ; 1.792  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 1.792  ; 1.792  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_LB_N      ; CLOCK_50   ; 1.812  ; 1.812  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_OE_N      ; CLOCK_50   ; 1.795  ; 1.795  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_UB_N      ; CLOCK_50   ; 1.815  ; 1.815  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_WE_N      ; CLOCK_50   ; 1.807  ; 1.807  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; UART_TXD       ; CLOCK_50   ; 1.539  ; 1.539  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; -2.596 ;        ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -2.596 ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[1] ;
; ENET_CLK       ; CLOCK_50   ; 21.579 ;        ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_B[*]       ; CLOCK_50   ; 21.761 ; 21.761 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[0]      ; CLOCK_50   ; 21.775 ; 21.775 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[1]      ; CLOCK_50   ; 21.775 ; 21.775 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[2]      ; CLOCK_50   ; 21.771 ; 21.771 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[3]      ; CLOCK_50   ; 21.761 ; 21.761 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[4]      ; CLOCK_50   ; 21.831 ; 21.831 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[5]      ; CLOCK_50   ; 21.821 ; 21.821 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[6]      ; CLOCK_50   ; 21.802 ; 21.802 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[7]      ; CLOCK_50   ; 21.802 ; 21.802 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[8]      ; CLOCK_50   ; 21.792 ; 21.792 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[9]      ; CLOCK_50   ; 21.792 ; 21.792 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_BLANK      ; CLOCK_50   ; 21.788 ; 21.788 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_CLK        ; CLOCK_50   ;        ; 21.794 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_G[*]       ; CLOCK_50   ; 21.753 ; 21.753 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[0]      ; CLOCK_50   ; 21.791 ; 21.791 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[1]      ; CLOCK_50   ; 21.791 ; 21.791 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[2]      ; CLOCK_50   ; 21.781 ; 21.781 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[3]      ; CLOCK_50   ; 21.781 ; 21.781 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[4]      ; CLOCK_50   ; 21.793 ; 21.793 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[5]      ; CLOCK_50   ; 21.793 ; 21.793 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[6]      ; CLOCK_50   ; 21.753 ; 21.753 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[7]      ; CLOCK_50   ; 21.773 ; 21.773 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[8]      ; CLOCK_50   ; 21.785 ; 21.785 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[9]      ; CLOCK_50   ; 21.785 ; 21.785 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_HS         ; CLOCK_50   ; 21.798 ; 21.798 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_R[*]       ; CLOCK_50   ; 21.757 ; 21.757 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[0]      ; CLOCK_50   ; 21.777 ; 21.777 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[1]      ; CLOCK_50   ; 21.757 ; 21.757 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[2]      ; CLOCK_50   ; 21.757 ; 21.757 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[3]      ; CLOCK_50   ; 21.776 ; 21.776 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[4]      ; CLOCK_50   ; 21.776 ; 21.776 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[5]      ; CLOCK_50   ; 21.786 ; 21.786 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[6]      ; CLOCK_50   ; 21.767 ; 21.767 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[7]      ; CLOCK_50   ; 21.777 ; 21.777 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[8]      ; CLOCK_50   ; 21.757 ; 21.757 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[9]      ; CLOCK_50   ; 21.757 ; 21.757 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_VS         ; CLOCK_50   ; 21.777 ; 21.777 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; ENET_CLK       ; CLOCK_50   ;        ; 21.579 ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_CLK        ; CLOCK_50   ; 21.794 ;        ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                   ;
+----------------+------------+-------+------+------------+-------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                             ;
+----------------+------------+-------+------+------------+-------------------------------------------------------------+
; ENET_DATA[*]   ; CLOCK_50   ; 3.647 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[0]  ; CLOCK_50   ; 3.847 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[1]  ; CLOCK_50   ; 3.847 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[2]  ; CLOCK_50   ; 3.857 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[3]  ; CLOCK_50   ; 3.857 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[4]  ; CLOCK_50   ; 3.659 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[5]  ; CLOCK_50   ; 3.659 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[6]  ; CLOCK_50   ; 3.647 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[7]  ; CLOCK_50   ; 3.647 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[8]  ; CLOCK_50   ; 3.878 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[9]  ; CLOCK_50   ; 3.878 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[10] ; CLOCK_50   ; 3.863 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[11] ; CLOCK_50   ; 3.863 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[12] ; CLOCK_50   ; 3.870 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[13] ; CLOCK_50   ; 3.870 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[14] ; CLOCK_50   ; 3.853 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[15] ; CLOCK_50   ; 3.853 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_DQ[*]       ; CLOCK_50   ; 2.350 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[0]      ; CLOCK_50   ; 2.350 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[1]      ; CLOCK_50   ; 2.350 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[2]      ; CLOCK_50   ; 2.370 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[3]      ; CLOCK_50   ; 2.370 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[4]      ; CLOCK_50   ; 2.466 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[5]      ; CLOCK_50   ; 2.466 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[6]      ; CLOCK_50   ; 2.466 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[7]      ; CLOCK_50   ; 2.466 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_0[*]      ; CLOCK_50   ; 2.726 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[1]     ; CLOCK_50   ; 2.943 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[3]     ; CLOCK_50   ; 3.083 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[4]     ; CLOCK_50   ; 2.972 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[5]     ; CLOCK_50   ; 2.891 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[6]     ; CLOCK_50   ; 2.970 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[7]     ; CLOCK_50   ; 2.832 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[8]     ; CLOCK_50   ; 3.102 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[9]     ; CLOCK_50   ; 3.299 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[10]    ; CLOCK_50   ; 3.189 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[11]    ; CLOCK_50   ; 3.016 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[12]    ; CLOCK_50   ; 3.028 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[13]    ; CLOCK_50   ; 3.147 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[14]    ; CLOCK_50   ; 3.108 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[15]    ; CLOCK_50   ; 2.866 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[17]    ; CLOCK_50   ; 3.061 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[19]    ; CLOCK_50   ; 2.929 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[20]    ; CLOCK_50   ; 2.726 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[21]    ; CLOCK_50   ; 3.066 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[22]    ; CLOCK_50   ; 3.114 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[23]    ; CLOCK_50   ; 2.903 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[24]    ; CLOCK_50   ; 2.995 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[25]    ; CLOCK_50   ; 2.741 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[26]    ; CLOCK_50   ; 2.959 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[27]    ; CLOCK_50   ; 2.856 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[28]    ; CLOCK_50   ; 2.835 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[29]    ; CLOCK_50   ; 2.827 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[30]    ; CLOCK_50   ; 2.900 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[31]    ; CLOCK_50   ; 2.764 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[32]    ; CLOCK_50   ; 2.767 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[33]    ; CLOCK_50   ; 2.775 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[34]    ; CLOCK_50   ; 2.741 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[35]    ; CLOCK_50   ; 2.749 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_1[*]      ; CLOCK_50   ; 2.347 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[1]     ; CLOCK_50   ; 2.651 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[3]     ; CLOCK_50   ; 2.716 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[4]     ; CLOCK_50   ; 2.740 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[5]     ; CLOCK_50   ; 2.789 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[6]     ; CLOCK_50   ; 2.606 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[7]     ; CLOCK_50   ; 2.693 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[8]     ; CLOCK_50   ; 2.637 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[9]     ; CLOCK_50   ; 2.803 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[10]    ; CLOCK_50   ; 2.792 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[11]    ; CLOCK_50   ; 2.788 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[12]    ; CLOCK_50   ; 2.544 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[13]    ; CLOCK_50   ; 2.717 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[14]    ; CLOCK_50   ; 2.673 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[15]    ; CLOCK_50   ; 2.830 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[17]    ; CLOCK_50   ; 2.656 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[19]    ; CLOCK_50   ; 2.733 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[20]    ; CLOCK_50   ; 2.353 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[21]    ; CLOCK_50   ; 2.515 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[22]    ; CLOCK_50   ; 2.555 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[23]    ; CLOCK_50   ; 2.621 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[24]    ; CLOCK_50   ; 2.446 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[25]    ; CLOCK_50   ; 2.624 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[26]    ; CLOCK_50   ; 2.675 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[27]    ; CLOCK_50   ; 2.580 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[28]    ; CLOCK_50   ; 2.347 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[29]    ; CLOCK_50   ; 2.459 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[30]    ; CLOCK_50   ; 2.598 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[31]    ; CLOCK_50   ; 2.499 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[32]    ; CLOCK_50   ; 2.666 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[33]    ; CLOCK_50   ; 2.461 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[34]    ; CLOCK_50   ; 2.485 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[35]    ; CLOCK_50   ; 2.554 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; I2C_SDAT       ; CLOCK_50   ; 3.832 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]    ; CLOCK_50   ; 3.233 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]   ; CLOCK_50   ; 3.233 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]   ; CLOCK_50   ; 3.233 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]   ; CLOCK_50   ; 3.374 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]   ; CLOCK_50   ; 3.374 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]   ; CLOCK_50   ; 3.354 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]   ; CLOCK_50   ; 3.364 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]   ; CLOCK_50   ; 3.374 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]   ; CLOCK_50   ; 3.387 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_DATA[*]    ; CLOCK_50   ; 2.027 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[0]   ; CLOCK_50   ; 2.209 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[1]   ; CLOCK_50   ; 2.229 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[2]   ; CLOCK_50   ; 2.229 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[3]   ; CLOCK_50   ; 2.199 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[4]   ; CLOCK_50   ; 2.170 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[5]   ; CLOCK_50   ; 2.170 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[6]   ; CLOCK_50   ; 2.170 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[7]   ; CLOCK_50   ; 2.180 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[8]   ; CLOCK_50   ; 2.217 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[9]   ; CLOCK_50   ; 2.217 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[10]  ; CLOCK_50   ; 2.177 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[11]  ; CLOCK_50   ; 2.177 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[12]  ; CLOCK_50   ; 2.177 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[13]  ; CLOCK_50   ; 2.057 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[14]  ; CLOCK_50   ; 2.037 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[15]  ; CLOCK_50   ; 2.027 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_DAT        ; CLOCK_50   ; 4.103 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD         ; CLOCK_50   ; 2.657 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT         ; CLOCK_50   ; 2.623 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 2.387 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 2.629 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 2.639 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 2.628 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 2.608 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 2.472 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 2.560 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 2.560 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 2.457 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 2.507 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 2.507 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 2.397 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 2.397 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 2.387 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 2.387 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 2.481 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 2.481 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
+----------------+------------+-------+------+------------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                           ;
+----------------+------------+-------+------+------------+-------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                             ;
+----------------+------------+-------+------+------------+-------------------------------------------------------------+
; ENET_DATA[*]   ; CLOCK_50   ; 3.647 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[0]  ; CLOCK_50   ; 3.847 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[1]  ; CLOCK_50   ; 3.847 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[2]  ; CLOCK_50   ; 3.857 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[3]  ; CLOCK_50   ; 3.857 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[4]  ; CLOCK_50   ; 3.659 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[5]  ; CLOCK_50   ; 3.659 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[6]  ; CLOCK_50   ; 3.647 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[7]  ; CLOCK_50   ; 3.647 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[8]  ; CLOCK_50   ; 3.878 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[9]  ; CLOCK_50   ; 3.878 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[10] ; CLOCK_50   ; 3.863 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[11] ; CLOCK_50   ; 3.863 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[12] ; CLOCK_50   ; 3.870 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[13] ; CLOCK_50   ; 3.870 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[14] ; CLOCK_50   ; 3.853 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[15] ; CLOCK_50   ; 3.853 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_DQ[*]       ; CLOCK_50   ; 2.350 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[0]      ; CLOCK_50   ; 2.350 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[1]      ; CLOCK_50   ; 2.350 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[2]      ; CLOCK_50   ; 2.370 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[3]      ; CLOCK_50   ; 2.370 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[4]      ; CLOCK_50   ; 2.466 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[5]      ; CLOCK_50   ; 2.466 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[6]      ; CLOCK_50   ; 2.466 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[7]      ; CLOCK_50   ; 2.466 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_0[*]      ; CLOCK_50   ; 2.726 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[1]     ; CLOCK_50   ; 2.943 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[3]     ; CLOCK_50   ; 3.083 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[4]     ; CLOCK_50   ; 2.972 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[5]     ; CLOCK_50   ; 2.891 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[6]     ; CLOCK_50   ; 2.970 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[7]     ; CLOCK_50   ; 2.832 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[8]     ; CLOCK_50   ; 3.102 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[9]     ; CLOCK_50   ; 3.299 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[10]    ; CLOCK_50   ; 3.189 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[11]    ; CLOCK_50   ; 3.016 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[12]    ; CLOCK_50   ; 3.028 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[13]    ; CLOCK_50   ; 3.147 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[14]    ; CLOCK_50   ; 3.108 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[15]    ; CLOCK_50   ; 2.866 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[17]    ; CLOCK_50   ; 3.061 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[19]    ; CLOCK_50   ; 2.929 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[20]    ; CLOCK_50   ; 2.726 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[21]    ; CLOCK_50   ; 3.066 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[22]    ; CLOCK_50   ; 3.114 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[23]    ; CLOCK_50   ; 2.903 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[24]    ; CLOCK_50   ; 2.995 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[25]    ; CLOCK_50   ; 2.741 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[26]    ; CLOCK_50   ; 2.959 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[27]    ; CLOCK_50   ; 2.856 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[28]    ; CLOCK_50   ; 2.835 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[29]    ; CLOCK_50   ; 2.827 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[30]    ; CLOCK_50   ; 2.900 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[31]    ; CLOCK_50   ; 2.764 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[32]    ; CLOCK_50   ; 2.767 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[33]    ; CLOCK_50   ; 2.775 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[34]    ; CLOCK_50   ; 2.741 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[35]    ; CLOCK_50   ; 2.749 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_1[*]      ; CLOCK_50   ; 2.347 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[1]     ; CLOCK_50   ; 2.651 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[3]     ; CLOCK_50   ; 2.716 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[4]     ; CLOCK_50   ; 2.740 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[5]     ; CLOCK_50   ; 2.789 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[6]     ; CLOCK_50   ; 2.606 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[7]     ; CLOCK_50   ; 2.693 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[8]     ; CLOCK_50   ; 2.637 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[9]     ; CLOCK_50   ; 2.803 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[10]    ; CLOCK_50   ; 2.792 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[11]    ; CLOCK_50   ; 2.788 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[12]    ; CLOCK_50   ; 2.544 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[13]    ; CLOCK_50   ; 2.717 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[14]    ; CLOCK_50   ; 2.673 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[15]    ; CLOCK_50   ; 2.830 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[17]    ; CLOCK_50   ; 2.656 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[19]    ; CLOCK_50   ; 2.733 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[20]    ; CLOCK_50   ; 2.353 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[21]    ; CLOCK_50   ; 2.515 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[22]    ; CLOCK_50   ; 2.555 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[23]    ; CLOCK_50   ; 2.621 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[24]    ; CLOCK_50   ; 2.446 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[25]    ; CLOCK_50   ; 2.624 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[26]    ; CLOCK_50   ; 2.675 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[27]    ; CLOCK_50   ; 2.580 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[28]    ; CLOCK_50   ; 2.347 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[29]    ; CLOCK_50   ; 2.459 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[30]    ; CLOCK_50   ; 2.598 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[31]    ; CLOCK_50   ; 2.499 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[32]    ; CLOCK_50   ; 2.666 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[33]    ; CLOCK_50   ; 2.461 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[34]    ; CLOCK_50   ; 2.485 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[35]    ; CLOCK_50   ; 2.554 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; I2C_SDAT       ; CLOCK_50   ; 3.771 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]    ; CLOCK_50   ; 2.375 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]   ; CLOCK_50   ; 2.375 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]   ; CLOCK_50   ; 2.375 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]   ; CLOCK_50   ; 2.516 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]   ; CLOCK_50   ; 2.516 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]   ; CLOCK_50   ; 2.496 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]   ; CLOCK_50   ; 2.506 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]   ; CLOCK_50   ; 2.516 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]   ; CLOCK_50   ; 2.529 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_DATA[*]    ; CLOCK_50   ; 2.027 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[0]   ; CLOCK_50   ; 2.209 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[1]   ; CLOCK_50   ; 2.229 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[2]   ; CLOCK_50   ; 2.229 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[3]   ; CLOCK_50   ; 2.199 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[4]   ; CLOCK_50   ; 2.170 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[5]   ; CLOCK_50   ; 2.170 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[6]   ; CLOCK_50   ; 2.170 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[7]   ; CLOCK_50   ; 2.180 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[8]   ; CLOCK_50   ; 2.217 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[9]   ; CLOCK_50   ; 2.217 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[10]  ; CLOCK_50   ; 2.177 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[11]  ; CLOCK_50   ; 2.177 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[12]  ; CLOCK_50   ; 2.177 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[13]  ; CLOCK_50   ; 2.057 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[14]  ; CLOCK_50   ; 2.037 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[15]  ; CLOCK_50   ; 2.027 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_DAT        ; CLOCK_50   ; 3.698 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD         ; CLOCK_50   ; 2.520 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT         ; CLOCK_50   ; 2.526 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 2.387 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 2.629 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 2.639 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 2.628 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 2.608 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 2.472 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 2.560 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 2.560 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 2.457 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 2.507 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 2.507 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 2.397 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 2.397 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 2.387 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 2.387 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 2.481 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 2.481 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
+----------------+------------+-------+------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                           ;
+----------------+------------+-----------+-----------+------------+-------------------------------------------------------------+
; Data Port      ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                             ;
+----------------+------------+-----------+-----------+------------+-------------------------------------------------------------+
; ENET_DATA[*]   ; CLOCK_50   ; 3.647     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[0]  ; CLOCK_50   ; 3.847     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[1]  ; CLOCK_50   ; 3.847     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[2]  ; CLOCK_50   ; 3.857     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[3]  ; CLOCK_50   ; 3.857     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[4]  ; CLOCK_50   ; 3.659     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[5]  ; CLOCK_50   ; 3.659     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[6]  ; CLOCK_50   ; 3.647     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[7]  ; CLOCK_50   ; 3.647     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[8]  ; CLOCK_50   ; 3.878     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[9]  ; CLOCK_50   ; 3.878     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[10] ; CLOCK_50   ; 3.863     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[11] ; CLOCK_50   ; 3.863     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[12] ; CLOCK_50   ; 3.870     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[13] ; CLOCK_50   ; 3.870     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[14] ; CLOCK_50   ; 3.853     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[15] ; CLOCK_50   ; 3.853     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_DQ[*]       ; CLOCK_50   ; 2.350     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[0]      ; CLOCK_50   ; 2.350     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[1]      ; CLOCK_50   ; 2.350     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[2]      ; CLOCK_50   ; 2.370     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[3]      ; CLOCK_50   ; 2.370     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[4]      ; CLOCK_50   ; 2.466     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[5]      ; CLOCK_50   ; 2.466     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[6]      ; CLOCK_50   ; 2.466     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[7]      ; CLOCK_50   ; 2.466     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_0[*]      ; CLOCK_50   ; 2.726     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[1]     ; CLOCK_50   ; 2.943     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[3]     ; CLOCK_50   ; 3.083     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[4]     ; CLOCK_50   ; 2.972     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[5]     ; CLOCK_50   ; 2.891     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[6]     ; CLOCK_50   ; 2.970     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[7]     ; CLOCK_50   ; 2.832     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[8]     ; CLOCK_50   ; 3.102     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[9]     ; CLOCK_50   ; 3.299     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[10]    ; CLOCK_50   ; 3.189     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[11]    ; CLOCK_50   ; 3.016     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[12]    ; CLOCK_50   ; 3.028     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[13]    ; CLOCK_50   ; 3.147     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[14]    ; CLOCK_50   ; 3.108     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[15]    ; CLOCK_50   ; 2.866     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[17]    ; CLOCK_50   ; 3.061     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[19]    ; CLOCK_50   ; 2.929     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[20]    ; CLOCK_50   ; 2.726     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[21]    ; CLOCK_50   ; 3.066     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[22]    ; CLOCK_50   ; 3.114     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[23]    ; CLOCK_50   ; 2.903     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[24]    ; CLOCK_50   ; 2.995     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[25]    ; CLOCK_50   ; 2.741     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[26]    ; CLOCK_50   ; 2.959     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[27]    ; CLOCK_50   ; 2.856     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[28]    ; CLOCK_50   ; 2.835     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[29]    ; CLOCK_50   ; 2.827     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[30]    ; CLOCK_50   ; 2.900     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[31]    ; CLOCK_50   ; 2.764     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[32]    ; CLOCK_50   ; 2.767     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[33]    ; CLOCK_50   ; 2.775     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[34]    ; CLOCK_50   ; 2.741     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[35]    ; CLOCK_50   ; 2.749     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_1[*]      ; CLOCK_50   ; 2.347     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[1]     ; CLOCK_50   ; 2.651     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[3]     ; CLOCK_50   ; 2.716     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[4]     ; CLOCK_50   ; 2.740     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[5]     ; CLOCK_50   ; 2.789     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[6]     ; CLOCK_50   ; 2.606     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[7]     ; CLOCK_50   ; 2.693     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[8]     ; CLOCK_50   ; 2.637     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[9]     ; CLOCK_50   ; 2.803     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[10]    ; CLOCK_50   ; 2.792     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[11]    ; CLOCK_50   ; 2.788     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[12]    ; CLOCK_50   ; 2.544     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[13]    ; CLOCK_50   ; 2.717     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[14]    ; CLOCK_50   ; 2.673     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[15]    ; CLOCK_50   ; 2.830     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[17]    ; CLOCK_50   ; 2.656     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[19]    ; CLOCK_50   ; 2.733     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[20]    ; CLOCK_50   ; 2.353     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[21]    ; CLOCK_50   ; 2.515     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[22]    ; CLOCK_50   ; 2.555     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[23]    ; CLOCK_50   ; 2.621     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[24]    ; CLOCK_50   ; 2.446     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[25]    ; CLOCK_50   ; 2.624     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[26]    ; CLOCK_50   ; 2.675     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[27]    ; CLOCK_50   ; 2.580     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[28]    ; CLOCK_50   ; 2.347     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[29]    ; CLOCK_50   ; 2.459     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[30]    ; CLOCK_50   ; 2.598     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[31]    ; CLOCK_50   ; 2.499     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[32]    ; CLOCK_50   ; 2.666     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[33]    ; CLOCK_50   ; 2.461     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[34]    ; CLOCK_50   ; 2.485     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[35]    ; CLOCK_50   ; 2.554     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; I2C_SDAT       ; CLOCK_50   ; 3.832     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]    ; CLOCK_50   ; 3.233     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]   ; CLOCK_50   ; 3.233     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]   ; CLOCK_50   ; 3.233     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]   ; CLOCK_50   ; 3.374     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]   ; CLOCK_50   ; 3.374     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]   ; CLOCK_50   ; 3.354     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]   ; CLOCK_50   ; 3.364     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]   ; CLOCK_50   ; 3.374     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]   ; CLOCK_50   ; 3.387     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_DATA[*]    ; CLOCK_50   ; 2.027     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[0]   ; CLOCK_50   ; 2.209     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[1]   ; CLOCK_50   ; 2.229     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[2]   ; CLOCK_50   ; 2.229     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[3]   ; CLOCK_50   ; 2.199     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[4]   ; CLOCK_50   ; 2.170     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[5]   ; CLOCK_50   ; 2.170     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[6]   ; CLOCK_50   ; 2.170     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[7]   ; CLOCK_50   ; 2.180     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[8]   ; CLOCK_50   ; 2.217     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[9]   ; CLOCK_50   ; 2.217     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[10]  ; CLOCK_50   ; 2.177     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[11]  ; CLOCK_50   ; 2.177     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[12]  ; CLOCK_50   ; 2.177     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[13]  ; CLOCK_50   ; 2.057     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[14]  ; CLOCK_50   ; 2.037     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[15]  ; CLOCK_50   ; 2.027     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_DAT        ; CLOCK_50   ; 4.103     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD         ; CLOCK_50   ; 2.657     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT         ; CLOCK_50   ; 2.623     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 2.387     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 2.629     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 2.639     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 2.628     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 2.608     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 2.472     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 2.560     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 2.560     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 2.457     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 2.507     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 2.507     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 2.397     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 2.397     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 2.387     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 2.387     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 2.481     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 2.481     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
+----------------+------------+-----------+-----------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                   ;
+----------------+------------+-----------+-----------+------------+-------------------------------------------------------------+
; Data Port      ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                             ;
+----------------+------------+-----------+-----------+------------+-------------------------------------------------------------+
; ENET_DATA[*]   ; CLOCK_50   ; 3.647     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[0]  ; CLOCK_50   ; 3.847     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[1]  ; CLOCK_50   ; 3.847     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[2]  ; CLOCK_50   ; 3.857     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[3]  ; CLOCK_50   ; 3.857     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[4]  ; CLOCK_50   ; 3.659     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[5]  ; CLOCK_50   ; 3.659     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[6]  ; CLOCK_50   ; 3.647     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[7]  ; CLOCK_50   ; 3.647     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[8]  ; CLOCK_50   ; 3.878     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[9]  ; CLOCK_50   ; 3.878     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[10] ; CLOCK_50   ; 3.863     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[11] ; CLOCK_50   ; 3.863     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[12] ; CLOCK_50   ; 3.870     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[13] ; CLOCK_50   ; 3.870     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[14] ; CLOCK_50   ; 3.853     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[15] ; CLOCK_50   ; 3.853     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_DQ[*]       ; CLOCK_50   ; 2.350     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[0]      ; CLOCK_50   ; 2.350     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[1]      ; CLOCK_50   ; 2.350     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[2]      ; CLOCK_50   ; 2.370     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[3]      ; CLOCK_50   ; 2.370     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[4]      ; CLOCK_50   ; 2.466     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[5]      ; CLOCK_50   ; 2.466     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[6]      ; CLOCK_50   ; 2.466     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[7]      ; CLOCK_50   ; 2.466     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_0[*]      ; CLOCK_50   ; 2.726     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[1]     ; CLOCK_50   ; 2.943     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[3]     ; CLOCK_50   ; 3.083     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[4]     ; CLOCK_50   ; 2.972     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[5]     ; CLOCK_50   ; 2.891     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[6]     ; CLOCK_50   ; 2.970     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[7]     ; CLOCK_50   ; 2.832     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[8]     ; CLOCK_50   ; 3.102     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[9]     ; CLOCK_50   ; 3.299     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[10]    ; CLOCK_50   ; 3.189     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[11]    ; CLOCK_50   ; 3.016     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[12]    ; CLOCK_50   ; 3.028     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[13]    ; CLOCK_50   ; 3.147     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[14]    ; CLOCK_50   ; 3.108     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[15]    ; CLOCK_50   ; 2.866     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[17]    ; CLOCK_50   ; 3.061     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[19]    ; CLOCK_50   ; 2.929     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[20]    ; CLOCK_50   ; 2.726     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[21]    ; CLOCK_50   ; 3.066     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[22]    ; CLOCK_50   ; 3.114     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[23]    ; CLOCK_50   ; 2.903     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[24]    ; CLOCK_50   ; 2.995     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[25]    ; CLOCK_50   ; 2.741     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[26]    ; CLOCK_50   ; 2.959     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[27]    ; CLOCK_50   ; 2.856     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[28]    ; CLOCK_50   ; 2.835     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[29]    ; CLOCK_50   ; 2.827     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[30]    ; CLOCK_50   ; 2.900     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[31]    ; CLOCK_50   ; 2.764     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[32]    ; CLOCK_50   ; 2.767     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[33]    ; CLOCK_50   ; 2.775     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[34]    ; CLOCK_50   ; 2.741     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[35]    ; CLOCK_50   ; 2.749     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_1[*]      ; CLOCK_50   ; 2.347     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[1]     ; CLOCK_50   ; 2.651     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[3]     ; CLOCK_50   ; 2.716     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[4]     ; CLOCK_50   ; 2.740     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[5]     ; CLOCK_50   ; 2.789     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[6]     ; CLOCK_50   ; 2.606     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[7]     ; CLOCK_50   ; 2.693     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[8]     ; CLOCK_50   ; 2.637     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[9]     ; CLOCK_50   ; 2.803     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[10]    ; CLOCK_50   ; 2.792     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[11]    ; CLOCK_50   ; 2.788     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[12]    ; CLOCK_50   ; 2.544     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[13]    ; CLOCK_50   ; 2.717     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[14]    ; CLOCK_50   ; 2.673     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[15]    ; CLOCK_50   ; 2.830     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[17]    ; CLOCK_50   ; 2.656     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[19]    ; CLOCK_50   ; 2.733     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[20]    ; CLOCK_50   ; 2.353     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[21]    ; CLOCK_50   ; 2.515     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[22]    ; CLOCK_50   ; 2.555     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[23]    ; CLOCK_50   ; 2.621     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[24]    ; CLOCK_50   ; 2.446     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[25]    ; CLOCK_50   ; 2.624     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[26]    ; CLOCK_50   ; 2.675     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[27]    ; CLOCK_50   ; 2.580     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[28]    ; CLOCK_50   ; 2.347     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[29]    ; CLOCK_50   ; 2.459     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[30]    ; CLOCK_50   ; 2.598     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[31]    ; CLOCK_50   ; 2.499     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[32]    ; CLOCK_50   ; 2.666     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[33]    ; CLOCK_50   ; 2.461     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[34]    ; CLOCK_50   ; 2.485     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[35]    ; CLOCK_50   ; 2.554     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; I2C_SDAT       ; CLOCK_50   ; 3.771     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]    ; CLOCK_50   ; 2.375     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]   ; CLOCK_50   ; 2.375     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]   ; CLOCK_50   ; 2.375     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]   ; CLOCK_50   ; 2.516     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]   ; CLOCK_50   ; 2.516     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]   ; CLOCK_50   ; 2.496     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]   ; CLOCK_50   ; 2.506     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]   ; CLOCK_50   ; 2.516     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]   ; CLOCK_50   ; 2.529     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_DATA[*]    ; CLOCK_50   ; 2.027     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[0]   ; CLOCK_50   ; 2.209     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[1]   ; CLOCK_50   ; 2.229     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[2]   ; CLOCK_50   ; 2.229     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[3]   ; CLOCK_50   ; 2.199     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[4]   ; CLOCK_50   ; 2.170     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[5]   ; CLOCK_50   ; 2.170     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[6]   ; CLOCK_50   ; 2.170     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[7]   ; CLOCK_50   ; 2.180     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[8]   ; CLOCK_50   ; 2.217     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[9]   ; CLOCK_50   ; 2.217     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[10]  ; CLOCK_50   ; 2.177     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[11]  ; CLOCK_50   ; 2.177     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[12]  ; CLOCK_50   ; 2.177     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[13]  ; CLOCK_50   ; 2.057     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[14]  ; CLOCK_50   ; 2.037     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[15]  ; CLOCK_50   ; 2.027     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_DAT        ; CLOCK_50   ; 3.698     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD         ; CLOCK_50   ; 2.520     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT         ; CLOCK_50   ; 2.526     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 2.387     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 2.629     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 2.639     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 2.628     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 2.608     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 2.472     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 2.560     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 2.560     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 2.457     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 2.507     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 2.507     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 2.397     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 2.397     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 2.387     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 2.387     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 2.481     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 2.481     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
+----------------+------------+-----------+-----------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                      ;
+--------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                        ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                             ; 5.837  ; 0.215 ; 3.969    ; 0.973   ; 7.873               ;
;  CLOCK_27                                                    ; N/A    ; N/A   ; N/A      ; N/A     ; 18.518              ;
;  CLOCK_50                                                    ; N/A    ; N/A   ; N/A      ; N/A     ; 10.000              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 5.837  ; 0.215 ; 3.969    ; 0.973   ; 7.873               ;
;  NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 33.044 ; 0.215 ; 18.296   ; 20.760  ; 17.873              ;
;  altera_reserved_tck                                         ; N/A    ; N/A   ; N/A      ; N/A     ; 97.778              ;
; Design-wide TNS                                              ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_27                                                    ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK_50                                                    ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altera_reserved_tck                                         ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
+--------------------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                            ;
+----------------+------------+-------+-------+------------+-------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                             ;
+----------------+------------+-------+-------+------------+-------------------------------------------------------------+
; AUD_ADCDAT     ; CLOCK_50   ; 7.356 ; 7.356 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; AUD_ADCLRCK    ; CLOCK_50   ; 1.126 ; 1.126 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; AUD_BCLK       ; CLOCK_50   ; 1.136 ; 1.136 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; AUD_DACLRCK    ; CLOCK_50   ; 1.126 ; 1.126 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 1.192 ; 1.192 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 1.162 ; 1.162 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 1.192 ; 1.192 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 1.192 ; 1.192 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 1.164 ; 1.164 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 1.164 ; 1.164 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 1.164 ; 1.164 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 1.164 ; 1.164 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 1.188 ; 1.188 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 1.158 ; 1.158 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 1.188 ; 1.188 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 1.188 ; 1.188 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 1.173 ; 1.173 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 1.173 ; 1.173 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 1.183 ; 1.183 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 1.183 ; 1.183 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 1.149 ; 1.149 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_DATA[*]   ; CLOCK_50   ; 7.945 ; 7.945 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[0]  ; CLOCK_50   ; 7.055 ; 7.055 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[1]  ; CLOCK_50   ; 7.077 ; 7.077 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[2]  ; CLOCK_50   ; 6.888 ; 6.888 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[3]  ; CLOCK_50   ; 7.065 ; 7.065 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[4]  ; CLOCK_50   ; 6.751 ; 6.751 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[5]  ; CLOCK_50   ; 7.318 ; 7.318 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[6]  ; CLOCK_50   ; 6.627 ; 6.627 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[7]  ; CLOCK_50   ; 6.781 ; 6.781 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[8]  ; CLOCK_50   ; 7.176 ; 7.176 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[9]  ; CLOCK_50   ; 7.945 ; 7.945 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[10] ; CLOCK_50   ; 6.946 ; 6.946 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[11] ; CLOCK_50   ; 7.029 ; 7.029 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[12] ; CLOCK_50   ; 7.284 ; 7.284 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[13] ; CLOCK_50   ; 6.701 ; 6.701 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[14] ; CLOCK_50   ; 7.496 ; 7.496 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[15] ; CLOCK_50   ; 7.285 ; 7.285 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_INT       ; CLOCK_50   ; 7.072 ; 7.072 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_DQ[*]       ; CLOCK_50   ; 1.126 ; 1.126 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[0]      ; CLOCK_50   ; 1.106 ; 1.106 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[1]      ; CLOCK_50   ; 1.106 ; 1.106 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[2]      ; CLOCK_50   ; 1.126 ; 1.126 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[3]      ; CLOCK_50   ; 1.126 ; 1.126 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[4]      ; CLOCK_50   ; 1.124 ; 1.124 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[5]      ; CLOCK_50   ; 1.124 ; 1.124 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[6]      ; CLOCK_50   ; 1.124 ; 1.124 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[7]      ; CLOCK_50   ; 1.124 ; 1.124 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_0[*]      ; CLOCK_50   ; 1.243 ; 1.243 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[1]     ; CLOCK_50   ; 1.142 ; 1.142 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[3]     ; CLOCK_50   ; 1.192 ; 1.192 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[4]     ; CLOCK_50   ; 1.177 ; 1.177 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[5]     ; CLOCK_50   ; 1.177 ; 1.177 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[6]     ; CLOCK_50   ; 1.157 ; 1.157 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[7]     ; CLOCK_50   ; 1.157 ; 1.157 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[8]     ; CLOCK_50   ; 1.184 ; 1.184 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[9]     ; CLOCK_50   ; 1.184 ; 1.184 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[10]    ; CLOCK_50   ; 1.174 ; 1.174 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[11]    ; CLOCK_50   ; 1.174 ; 1.174 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[12]    ; CLOCK_50   ; 1.182 ; 1.182 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[13]    ; CLOCK_50   ; 1.182 ; 1.182 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[14]    ; CLOCK_50   ; 1.162 ; 1.162 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[15]    ; CLOCK_50   ; 1.202 ; 1.202 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[17]    ; CLOCK_50   ; 1.192 ; 1.192 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[19]    ; CLOCK_50   ; 1.183 ; 1.183 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[20]    ; CLOCK_50   ; 1.193 ; 1.193 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[21]    ; CLOCK_50   ; 1.193 ; 1.193 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[22]    ; CLOCK_50   ; 1.243 ; 1.243 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[23]    ; CLOCK_50   ; 1.155 ; 1.155 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[24]    ; CLOCK_50   ; 1.165 ; 1.165 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[25]    ; CLOCK_50   ; 1.195 ; 1.195 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[26]    ; CLOCK_50   ; 1.165 ; 1.165 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[27]    ; CLOCK_50   ; 1.165 ; 1.165 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[28]    ; CLOCK_50   ; 1.148 ; 1.148 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[29]    ; CLOCK_50   ; 1.148 ; 1.148 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[30]    ; CLOCK_50   ; 1.178 ; 1.178 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[31]    ; CLOCK_50   ; 1.178 ; 1.178 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[32]    ; CLOCK_50   ; 1.153 ; 1.153 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[33]    ; CLOCK_50   ; 1.153 ; 1.153 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[34]    ; CLOCK_50   ; 1.153 ; 1.153 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[35]    ; CLOCK_50   ; 1.133 ; 1.133 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_1[*]      ; CLOCK_50   ; 1.200 ; 1.200 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[1]     ; CLOCK_50   ; 1.169 ; 1.169 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[3]     ; CLOCK_50   ; 1.139 ; 1.139 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[4]     ; CLOCK_50   ; 1.156 ; 1.156 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[5]     ; CLOCK_50   ; 1.166 ; 1.166 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[6]     ; CLOCK_50   ; 1.126 ; 1.126 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[7]     ; CLOCK_50   ; 1.126 ; 1.126 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[8]     ; CLOCK_50   ; 1.154 ; 1.154 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[9]     ; CLOCK_50   ; 1.154 ; 1.154 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[10]    ; CLOCK_50   ; 1.144 ; 1.144 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[11]    ; CLOCK_50   ; 1.141 ; 1.141 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[12]    ; CLOCK_50   ; 1.153 ; 1.153 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[13]    ; CLOCK_50   ; 1.153 ; 1.153 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[14]    ; CLOCK_50   ; 1.125 ; 1.125 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[15]    ; CLOCK_50   ; 1.135 ; 1.135 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[17]    ; CLOCK_50   ; 1.148 ; 1.148 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[19]    ; CLOCK_50   ; 1.162 ; 1.162 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[20]    ; CLOCK_50   ; 1.132 ; 1.132 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[21]    ; CLOCK_50   ; 1.122 ; 1.122 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[22]    ; CLOCK_50   ; 1.167 ; 1.167 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[23]    ; CLOCK_50   ; 1.167 ; 1.167 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[24]    ; CLOCK_50   ; 1.157 ; 1.157 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[25]    ; CLOCK_50   ; 1.157 ; 1.157 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[26]    ; CLOCK_50   ; 1.154 ; 1.154 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[27]    ; CLOCK_50   ; 1.164 ; 1.164 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[28]    ; CLOCK_50   ; 1.154 ; 1.154 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[29]    ; CLOCK_50   ; 1.161 ; 1.161 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[30]    ; CLOCK_50   ; 1.181 ; 1.181 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[31]    ; CLOCK_50   ; 1.181 ; 1.181 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[32]    ; CLOCK_50   ; 1.180 ; 1.180 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[33]    ; CLOCK_50   ; 1.180 ; 1.180 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[34]    ; CLOCK_50   ; 1.200 ; 1.200 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[35]    ; CLOCK_50   ; 1.169 ; 1.169 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; I2C_SDAT       ; CLOCK_50   ; 7.581 ; 7.581 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; IRDA_RXD       ; CLOCK_50   ; 6.556 ; 6.556 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; KEY[*]         ; CLOCK_50   ; 1.200 ; 1.200 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[1]        ; CLOCK_50   ; 1.144 ; 1.144 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[2]        ; CLOCK_50   ; 1.141 ; 1.141 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[3]        ; CLOCK_50   ; 1.200 ; 1.200 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]    ; CLOCK_50   ; 6.151 ; 6.151 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]   ; CLOCK_50   ; 5.760 ; 5.760 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]   ; CLOCK_50   ; 5.764 ; 5.764 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]   ; CLOCK_50   ; 5.607 ; 5.607 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]   ; CLOCK_50   ; 6.032 ; 6.032 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]   ; CLOCK_50   ; 6.032 ; 6.032 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]   ; CLOCK_50   ; 5.877 ; 5.877 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]   ; CLOCK_50   ; 6.012 ; 6.012 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]   ; CLOCK_50   ; 6.151 ; 6.151 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_DATA[*]    ; CLOCK_50   ; 7.477 ; 7.477 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[0]   ; CLOCK_50   ; 7.042 ; 7.042 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[1]   ; CLOCK_50   ; 7.019 ; 7.019 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[2]   ; CLOCK_50   ; 7.093 ; 7.093 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[3]   ; CLOCK_50   ; 7.448 ; 7.448 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[4]   ; CLOCK_50   ; 7.166 ; 7.166 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[5]   ; CLOCK_50   ; 6.795 ; 6.795 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[6]   ; CLOCK_50   ; 7.197 ; 7.197 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[7]   ; CLOCK_50   ; 7.310 ; 7.310 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[8]   ; CLOCK_50   ; 7.477 ; 7.477 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[9]   ; CLOCK_50   ; 7.131 ; 7.131 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[10]  ; CLOCK_50   ; 7.001 ; 7.001 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[11]  ; CLOCK_50   ; 7.346 ; 7.346 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[12]  ; CLOCK_50   ; 7.170 ; 7.170 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[13]  ; CLOCK_50   ; 7.143 ; 7.143 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[14]  ; CLOCK_50   ; 7.214 ; 7.214 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[15]  ; CLOCK_50   ; 6.388 ; 6.388 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_INT0       ; CLOCK_50   ; 6.818 ; 6.818 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_INT1       ; CLOCK_50   ; 7.583 ; 7.583 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_CLK        ; CLOCK_50   ; 7.640 ; 7.640 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_DAT        ; CLOCK_50   ; 6.710 ; 6.710 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD         ; CLOCK_50   ; 5.686 ; 5.686 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT         ; CLOCK_50   ; 5.661 ; 5.661 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 1.127 ; 1.127 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 1.109 ; 1.109 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 1.122 ; 1.122 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 1.122 ; 1.122 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 1.102 ; 1.102 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 1.093 ; 1.093 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 1.093 ; 1.093 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 1.093 ; 1.093 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 1.077 ; 1.077 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 1.127 ; 1.127 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 1.127 ; 1.127 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 1.123 ; 1.123 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 1.123 ; 1.123 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 1.113 ; 1.113 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 1.113 ; 1.113 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 1.099 ; 1.099 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 1.099 ; 1.099 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SW[*]          ; CLOCK_50   ; 2.997 ; 2.997 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[0]         ; CLOCK_50   ; 2.370 ; 2.370 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[1]         ; CLOCK_50   ; 2.480 ; 2.480 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[2]         ; CLOCK_50   ; 2.279 ; 2.279 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[3]         ; CLOCK_50   ; 1.992 ; 1.992 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[4]         ; CLOCK_50   ; 2.629 ; 2.629 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[5]         ; CLOCK_50   ; 1.759 ; 1.759 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[6]         ; CLOCK_50   ; 2.438 ; 2.438 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[7]         ; CLOCK_50   ; 2.742 ; 2.742 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[8]         ; CLOCK_50   ; 2.916 ; 2.916 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[9]         ; CLOCK_50   ; 2.997 ; 2.997 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[10]        ; CLOCK_50   ; 2.433 ; 2.433 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[11]        ; CLOCK_50   ; 2.681 ; 2.681 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[12]        ; CLOCK_50   ; 2.371 ; 2.371 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[13]        ; CLOCK_50   ; 1.173 ; 1.173 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[14]        ; CLOCK_50   ; 1.176 ; 1.176 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[15]        ; CLOCK_50   ; 1.166 ; 1.166 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[16]        ; CLOCK_50   ; 1.186 ; 1.186 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[17]        ; CLOCK_50   ; 1.186 ; 1.186 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; UART_RXD       ; CLOCK_50   ; 8.125 ; 8.125 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
+----------------+------------+-------+-------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                               ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                             ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+
; AUD_ADCDAT     ; CLOCK_50   ; -4.233 ; -4.233 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; AUD_ADCLRCK    ; CLOCK_50   ; -0.652 ; -0.652 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; AUD_BCLK       ; CLOCK_50   ; -0.662 ; -0.662 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; AUD_DACLRCK    ; CLOCK_50   ; -0.652 ; -0.652 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; -0.732 ; -0.732 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; -0.744 ; -0.744 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; -0.774 ; -0.774 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; -0.774 ; -0.774 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; -0.747 ; -0.747 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; -0.747 ; -0.747 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; -0.747 ; -0.747 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; -0.747 ; -0.747 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; -0.771 ; -0.771 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; -0.741 ; -0.741 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; -0.771 ; -0.771 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; -0.771 ; -0.771 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; -0.756 ; -0.756 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; -0.756 ; -0.756 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; -0.766 ; -0.766 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; -0.766 ; -0.766 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; -0.732 ; -0.732 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_DATA[*]   ; CLOCK_50   ; -3.767 ; -3.767 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[0]  ; CLOCK_50   ; -4.028 ; -4.028 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[1]  ; CLOCK_50   ; -4.045 ; -4.045 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[2]  ; CLOCK_50   ; -3.933 ; -3.933 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[3]  ; CLOCK_50   ; -4.040 ; -4.040 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[4]  ; CLOCK_50   ; -3.861 ; -3.861 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[5]  ; CLOCK_50   ; -4.154 ; -4.154 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[6]  ; CLOCK_50   ; -3.767 ; -3.767 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[7]  ; CLOCK_50   ; -3.874 ; -3.874 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[8]  ; CLOCK_50   ; -4.152 ; -4.152 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[9]  ; CLOCK_50   ; -4.561 ; -4.561 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[10] ; CLOCK_50   ; -3.969 ; -3.969 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[11] ; CLOCK_50   ; -4.009 ; -4.009 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[12] ; CLOCK_50   ; -4.122 ; -4.122 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[13] ; CLOCK_50   ; -3.857 ; -3.857 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[14] ; CLOCK_50   ; -4.211 ; -4.211 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[15] ; CLOCK_50   ; -4.185 ; -4.185 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_INT       ; CLOCK_50   ; -4.003 ; -4.003 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_DQ[*]       ; CLOCK_50   ; -0.628 ; -0.628 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[0]      ; CLOCK_50   ; -0.628 ; -0.628 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[1]      ; CLOCK_50   ; -0.628 ; -0.628 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[2]      ; CLOCK_50   ; -0.648 ; -0.648 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[3]      ; CLOCK_50   ; -0.648 ; -0.648 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[4]      ; CLOCK_50   ; -0.646 ; -0.646 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[5]      ; CLOCK_50   ; -0.646 ; -0.646 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[6]      ; CLOCK_50   ; -0.646 ; -0.646 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[7]      ; CLOCK_50   ; -0.646 ; -0.646 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_0[*]      ; CLOCK_50   ; -0.715 ; -0.715 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[1]     ; CLOCK_50   ; -0.724 ; -0.724 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[3]     ; CLOCK_50   ; -0.774 ; -0.774 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[4]     ; CLOCK_50   ; -0.759 ; -0.759 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[5]     ; CLOCK_50   ; -0.759 ; -0.759 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[6]     ; CLOCK_50   ; -0.739 ; -0.739 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[7]     ; CLOCK_50   ; -0.739 ; -0.739 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[8]     ; CLOCK_50   ; -0.765 ; -0.765 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[9]     ; CLOCK_50   ; -0.765 ; -0.765 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[10]    ; CLOCK_50   ; -0.755 ; -0.755 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[11]    ; CLOCK_50   ; -0.755 ; -0.755 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[12]    ; CLOCK_50   ; -0.763 ; -0.763 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[13]    ; CLOCK_50   ; -0.763 ; -0.763 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[14]    ; CLOCK_50   ; -0.743 ; -0.743 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[15]    ; CLOCK_50   ; -0.782 ; -0.782 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[17]    ; CLOCK_50   ; -0.772 ; -0.772 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[19]    ; CLOCK_50   ; -0.763 ; -0.763 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[20]    ; CLOCK_50   ; -0.773 ; -0.773 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[21]    ; CLOCK_50   ; -0.773 ; -0.773 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[22]    ; CLOCK_50   ; -0.823 ; -0.823 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[23]    ; CLOCK_50   ; -0.736 ; -0.736 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[24]    ; CLOCK_50   ; -0.746 ; -0.746 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[25]    ; CLOCK_50   ; -0.776 ; -0.776 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[26]    ; CLOCK_50   ; -0.746 ; -0.746 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[27]    ; CLOCK_50   ; -0.746 ; -0.746 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[28]    ; CLOCK_50   ; -0.730 ; -0.730 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[29]    ; CLOCK_50   ; -0.730 ; -0.730 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[30]    ; CLOCK_50   ; -0.760 ; -0.760 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[31]    ; CLOCK_50   ; -0.760 ; -0.760 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[32]    ; CLOCK_50   ; -0.735 ; -0.735 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[33]    ; CLOCK_50   ; -0.735 ; -0.735 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[34]    ; CLOCK_50   ; -0.735 ; -0.735 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[35]    ; CLOCK_50   ; -0.715 ; -0.715 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_1[*]      ; CLOCK_50   ; -0.704 ; -0.704 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[1]     ; CLOCK_50   ; -0.751 ; -0.751 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[3]     ; CLOCK_50   ; -0.721 ; -0.721 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[4]     ; CLOCK_50   ; -0.739 ; -0.739 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[5]     ; CLOCK_50   ; -0.749 ; -0.749 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[6]     ; CLOCK_50   ; -0.709 ; -0.709 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[7]     ; CLOCK_50   ; -0.709 ; -0.709 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[8]     ; CLOCK_50   ; -0.737 ; -0.737 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[9]     ; CLOCK_50   ; -0.737 ; -0.737 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[10]    ; CLOCK_50   ; -0.727 ; -0.727 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[11]    ; CLOCK_50   ; -0.724 ; -0.724 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[12]    ; CLOCK_50   ; -0.736 ; -0.736 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[13]    ; CLOCK_50   ; -0.736 ; -0.736 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[14]    ; CLOCK_50   ; -0.708 ; -0.708 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[15]    ; CLOCK_50   ; -0.718 ; -0.718 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[17]    ; CLOCK_50   ; -0.730 ; -0.730 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[19]    ; CLOCK_50   ; -0.744 ; -0.744 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[20]    ; CLOCK_50   ; -0.714 ; -0.714 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[21]    ; CLOCK_50   ; -0.704 ; -0.704 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[22]    ; CLOCK_50   ; -0.749 ; -0.749 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[23]    ; CLOCK_50   ; -0.749 ; -0.749 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[24]    ; CLOCK_50   ; -0.739 ; -0.739 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[25]    ; CLOCK_50   ; -0.739 ; -0.739 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[26]    ; CLOCK_50   ; -0.735 ; -0.735 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[27]    ; CLOCK_50   ; -0.745 ; -0.745 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[28]    ; CLOCK_50   ; -0.735 ; -0.735 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[29]    ; CLOCK_50   ; -0.742 ; -0.742 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[30]    ; CLOCK_50   ; -0.762 ; -0.762 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[31]    ; CLOCK_50   ; -0.762 ; -0.762 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[32]    ; CLOCK_50   ; -0.761 ; -0.761 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[33]    ; CLOCK_50   ; -0.761 ; -0.761 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[34]    ; CLOCK_50   ; -0.781 ; -0.781 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[35]    ; CLOCK_50   ; -0.751 ; -0.751 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; I2C_SDAT       ; CLOCK_50   ; -4.310 ; -4.310 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; IRDA_RXD       ; CLOCK_50   ; -3.649 ; -3.649 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; KEY[*]         ; CLOCK_50   ; -0.724 ; -0.724 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[1]        ; CLOCK_50   ; -0.727 ; -0.727 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[2]        ; CLOCK_50   ; -0.724 ; -0.724 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[3]        ; CLOCK_50   ; -0.781 ; -0.781 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]    ; CLOCK_50   ; -3.285 ; -3.285 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]   ; CLOCK_50   ; -3.339 ; -3.339 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]   ; CLOCK_50   ; -3.342 ; -3.342 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]   ; CLOCK_50   ; -3.285 ; -3.285 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]   ; CLOCK_50   ; -3.474 ; -3.474 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]   ; CLOCK_50   ; -3.458 ; -3.458 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]   ; CLOCK_50   ; -3.399 ; -3.399 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]   ; CLOCK_50   ; -3.460 ; -3.460 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]   ; CLOCK_50   ; -3.541 ; -3.541 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_DATA[*]    ; CLOCK_50   ; -3.667 ; -3.667 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[0]   ; CLOCK_50   ; -4.026 ; -4.026 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[1]   ; CLOCK_50   ; -4.066 ; -4.066 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[2]   ; CLOCK_50   ; -4.091 ; -4.091 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[3]   ; CLOCK_50   ; -4.279 ; -4.279 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[4]   ; CLOCK_50   ; -4.080 ; -4.080 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[5]   ; CLOCK_50   ; -3.847 ; -3.847 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[6]   ; CLOCK_50   ; -4.096 ; -4.096 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[7]   ; CLOCK_50   ; -4.174 ; -4.174 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[8]   ; CLOCK_50   ; -4.296 ; -4.296 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[9]   ; CLOCK_50   ; -4.085 ; -4.085 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[10]  ; CLOCK_50   ; -4.025 ; -4.025 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[11]  ; CLOCK_50   ; -4.150 ; -4.150 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[12]  ; CLOCK_50   ; -4.082 ; -4.082 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[13]  ; CLOCK_50   ; -4.053 ; -4.053 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[14]  ; CLOCK_50   ; -4.092 ; -4.092 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[15]  ; CLOCK_50   ; -3.667 ; -3.667 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_INT0       ; CLOCK_50   ; -3.947 ; -3.947 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_INT1       ; CLOCK_50   ; -4.339 ; -4.339 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_CLK        ; CLOCK_50   ; -4.338 ; -4.338 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_DAT        ; CLOCK_50   ; -3.908 ; -3.908 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD         ; CLOCK_50   ; -0.706 ; -0.706 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT         ; CLOCK_50   ; -3.283 ; -3.283 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; -0.604 ; -0.604 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; -0.636 ; -0.636 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; -0.649 ; -0.649 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; -0.649 ; -0.649 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; -0.629 ; -0.629 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; -0.620 ; -0.620 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; -0.620 ; -0.620 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; -0.620 ; -0.620 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; -0.604 ; -0.604 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; -0.654 ; -0.654 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; -0.654 ; -0.654 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; -0.649 ; -0.649 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; -0.649 ; -0.649 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; -0.639 ; -0.639 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; -0.639 ; -0.639 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; -0.626 ; -0.626 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; -0.626 ; -0.626 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SW[*]          ; CLOCK_50   ; -0.747 ; -0.747 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[0]         ; CLOCK_50   ; -1.195 ; -1.195 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[1]         ; CLOCK_50   ; -1.266 ; -1.266 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[2]         ; CLOCK_50   ; -1.159 ; -1.159 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[3]         ; CLOCK_50   ; -0.962 ; -0.962 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[4]         ; CLOCK_50   ; -1.335 ; -1.335 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[5]         ; CLOCK_50   ; -0.850 ; -0.850 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[6]         ; CLOCK_50   ; -1.234 ; -1.234 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[7]         ; CLOCK_50   ; -1.382 ; -1.382 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[8]         ; CLOCK_50   ; -1.518 ; -1.518 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[9]         ; CLOCK_50   ; -1.551 ; -1.551 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[10]        ; CLOCK_50   ; -1.239 ; -1.239 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[11]        ; CLOCK_50   ; -1.349 ; -1.349 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[12]        ; CLOCK_50   ; -1.203 ; -1.203 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[13]        ; CLOCK_50   ; -0.754 ; -0.754 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[14]        ; CLOCK_50   ; -0.757 ; -0.757 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[15]        ; CLOCK_50   ; -0.747 ; -0.747 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[16]        ; CLOCK_50   ; -0.767 ; -0.767 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[17]        ; CLOCK_50   ; -0.767 ; -0.767 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; UART_RXD       ; CLOCK_50   ; -4.454 ; -4.454 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                    ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                             ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+
; AUD_XCK        ; CLOCK_27   ; 3.368  ;        ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_Audio|pll|clk[1]  ;
; AUD_XCK        ; CLOCK_27   ;        ; 3.368  ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_Audio|pll|clk[1]  ;
; AUD_DACDAT     ; CLOCK_50   ; 3.474  ; 3.474  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 2.913  ; 2.913  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 2.882  ; 2.882  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 2.892  ; 2.892  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 2.902  ; 2.902  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 2.912  ; 2.912  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 2.912  ; 2.912  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 2.882  ; 2.882  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 2.882  ; 2.882  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 2.883  ; 2.883  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 2.903  ; 2.903  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 2.903  ; 2.903  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 2.913  ; 2.913  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 2.893  ; 2.893  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA_0      ; CLOCK_50   ; 2.970  ; 2.970  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA_1      ; CLOCK_50   ; 2.970  ; 2.970  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 2.950  ; 2.950  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CS_N      ; CLOCK_50   ; 2.952  ; 2.952  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 2.952  ; 2.952  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 2.893  ; 2.893  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 2.923  ; 2.923  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 2.923  ; 2.923  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 2.911  ; 2.911  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 2.911  ; 2.911  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 2.911  ; 2.911  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 2.911  ; 2.911  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 2.947  ; 2.947  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 2.917  ; 2.917  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 2.947  ; 2.947  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 2.947  ; 2.947  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 2.942  ; 2.942  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 2.942  ; 2.942  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 2.952  ; 2.952  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 2.952  ; 2.952  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 2.926  ; 2.926  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_LDQM      ; CLOCK_50   ; 2.966  ; 2.966  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 2.950  ; 2.950  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_UDQM      ; CLOCK_50   ; 2.926  ; 2.926  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 2.966  ; 2.966  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_CMD       ; CLOCK_50   ; 3.458  ; 3.458  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_CS_N      ; CLOCK_50   ; 3.471  ; 3.471  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_DATA[*]   ; CLOCK_50   ; 3.445  ; 3.445  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[0]  ; CLOCK_50   ; 3.421  ; 3.421  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[1]  ; CLOCK_50   ; 3.421  ; 3.421  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[2]  ; CLOCK_50   ; 3.431  ; 3.431  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[3]  ; CLOCK_50   ; 3.431  ; 3.431  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[4]  ; CLOCK_50   ; 3.437  ; 3.437  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[5]  ; CLOCK_50   ; 3.437  ; 3.437  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[6]  ; CLOCK_50   ; 3.443  ; 3.443  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[7]  ; CLOCK_50   ; 3.443  ; 3.443  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[8]  ; CLOCK_50   ; 3.445  ; 3.445  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[9]  ; CLOCK_50   ; 3.445  ; 3.445  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[10] ; CLOCK_50   ; 3.433  ; 3.433  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[11] ; CLOCK_50   ; 3.433  ; 3.433  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[12] ; CLOCK_50   ; 3.443  ; 3.443  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[13] ; CLOCK_50   ; 3.443  ; 3.443  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[14] ; CLOCK_50   ; 3.423  ; 3.423  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[15] ; CLOCK_50   ; 3.423  ; 3.423  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_RD_N      ; CLOCK_50   ; 3.461  ; 3.461  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_RST_N     ; CLOCK_50   ; 3.471  ; 3.471  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_WR_N      ; CLOCK_50   ; 3.461  ; 3.461  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_ADDR[*]     ; CLOCK_50   ; 3.445  ; 3.445  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[0]    ; CLOCK_50   ; 3.418  ; 3.418  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[1]    ; CLOCK_50   ; 3.418  ; 3.418  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[2]    ; CLOCK_50   ; 3.438  ; 3.438  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[3]    ; CLOCK_50   ; 3.438  ; 3.438  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[4]    ; CLOCK_50   ; 3.442  ; 3.442  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[5]    ; CLOCK_50   ; 3.442  ; 3.442  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[6]    ; CLOCK_50   ; 3.402  ; 3.402  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[7]    ; CLOCK_50   ; 3.412  ; 3.412  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[8]    ; CLOCK_50   ; 3.435  ; 3.435  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[9]    ; CLOCK_50   ; 3.435  ; 3.435  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[10]   ; CLOCK_50   ; 3.445  ; 3.445  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[11]   ; CLOCK_50   ; 3.445  ; 3.445  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[12]   ; CLOCK_50   ; 3.428  ; 3.428  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[13]   ; CLOCK_50   ; 3.418  ; 3.418  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[14]   ; CLOCK_50   ; 3.428  ; 3.428  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[15]   ; CLOCK_50   ; 3.438  ; 3.438  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[16]   ; CLOCK_50   ; 3.440  ; 3.440  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[17]   ; CLOCK_50   ; 3.420  ; 3.420  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[18]   ; CLOCK_50   ; 3.420  ; 3.420  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[19]   ; CLOCK_50   ; 3.420  ; 3.420  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[20]   ; CLOCK_50   ; 3.424  ; 3.424  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[21]   ; CLOCK_50   ; 3.424  ; 3.424  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_CE_N        ; CLOCK_50   ; 3.414  ; 3.414  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_DQ[*]       ; CLOCK_50   ; 3.466  ; 3.466  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[0]      ; CLOCK_50   ; 3.444  ; 3.444  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[1]      ; CLOCK_50   ; 3.444  ; 3.444  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[2]      ; CLOCK_50   ; 3.464  ; 3.464  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[3]      ; CLOCK_50   ; 3.464  ; 3.464  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[4]      ; CLOCK_50   ; 3.466  ; 3.466  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[5]      ; CLOCK_50   ; 3.466  ; 3.466  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[6]      ; CLOCK_50   ; 3.466  ; 3.466  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[7]      ; CLOCK_50   ; 3.466  ; 3.466  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_OE_N        ; CLOCK_50   ; 3.424  ; 3.424  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_RST_N       ; CLOCK_50   ; 3.434  ; 3.434  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_WE_N        ; CLOCK_50   ; 3.434  ; 3.434  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_0[*]      ; CLOCK_50   ; 2.972  ; 2.972  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[1]     ; CLOCK_50   ; 2.913  ; 2.913  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[3]     ; CLOCK_50   ; 2.963  ; 2.963  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[4]     ; CLOCK_50   ; 2.938  ; 2.938  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[5]     ; CLOCK_50   ; 2.938  ; 2.938  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[6]     ; CLOCK_50   ; 2.918  ; 2.918  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[7]     ; CLOCK_50   ; 2.918  ; 2.918  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[8]     ; CLOCK_50   ; 2.931  ; 2.931  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[9]     ; CLOCK_50   ; 2.931  ; 2.931  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[10]    ; CLOCK_50   ; 2.921  ; 2.921  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[11]    ; CLOCK_50   ; 2.921  ; 2.921  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[12]    ; CLOCK_50   ; 2.913  ; 2.913  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[13]    ; CLOCK_50   ; 2.913  ; 2.913  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[14]    ; CLOCK_50   ; 2.893  ; 2.893  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[15]    ; CLOCK_50   ; 2.913  ; 2.913  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[17]    ; CLOCK_50   ; 2.903  ; 2.903  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[19]    ; CLOCK_50   ; 2.912  ; 2.912  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[20]    ; CLOCK_50   ; 2.922  ; 2.922  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[21]    ; CLOCK_50   ; 2.922  ; 2.922  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[22]    ; CLOCK_50   ; 2.972  ; 2.972  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[23]    ; CLOCK_50   ; 2.900  ; 2.900  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[24]    ; CLOCK_50   ; 2.910  ; 2.910  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[25]    ; CLOCK_50   ; 2.940  ; 2.940  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[26]    ; CLOCK_50   ; 2.910  ; 2.910  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[27]    ; CLOCK_50   ; 2.910  ; 2.910  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[28]    ; CLOCK_50   ; 2.907  ; 2.907  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[29]    ; CLOCK_50   ; 2.907  ; 2.907  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[30]    ; CLOCK_50   ; 2.937  ; 2.937  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[31]    ; CLOCK_50   ; 2.937  ; 2.937  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[32]    ; CLOCK_50   ; 2.922  ; 2.922  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[33]    ; CLOCK_50   ; 2.922  ; 2.922  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[34]    ; CLOCK_50   ; 2.922  ; 2.922  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[35]    ; CLOCK_50   ; 2.902  ; 2.902  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_1[*]      ; CLOCK_50   ; 2.949  ; 2.949  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[1]     ; CLOCK_50   ; 2.946  ; 2.946  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[3]     ; CLOCK_50   ; 2.916  ; 2.916  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[4]     ; CLOCK_50   ; 2.939  ; 2.939  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[5]     ; CLOCK_50   ; 2.949  ; 2.949  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[6]     ; CLOCK_50   ; 2.909  ; 2.909  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[7]     ; CLOCK_50   ; 2.909  ; 2.909  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[8]     ; CLOCK_50   ; 2.941  ; 2.941  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[9]     ; CLOCK_50   ; 2.941  ; 2.941  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[10]    ; CLOCK_50   ; 2.931  ; 2.931  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[11]    ; CLOCK_50   ; 2.934  ; 2.934  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[12]    ; CLOCK_50   ; 2.942  ; 2.942  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[13]    ; CLOCK_50   ; 2.942  ; 2.942  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[14]    ; CLOCK_50   ; 2.910  ; 2.910  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[15]    ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[17]    ; CLOCK_50   ; 2.927  ; 2.927  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[19]    ; CLOCK_50   ; 2.933  ; 2.933  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[20]    ; CLOCK_50   ; 2.903  ; 2.903  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[21]    ; CLOCK_50   ; 2.893  ; 2.893  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[22]    ; CLOCK_50   ; 2.928  ; 2.928  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[23]    ; CLOCK_50   ; 2.928  ; 2.928  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[24]    ; CLOCK_50   ; 2.918  ; 2.918  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[25]    ; CLOCK_50   ; 2.918  ; 2.918  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[26]    ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[27]    ; CLOCK_50   ; 2.911  ; 2.911  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[28]    ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[29]    ; CLOCK_50   ; 2.894  ; 2.894  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[30]    ; CLOCK_50   ; 2.914  ; 2.914  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[31]    ; CLOCK_50   ; 2.914  ; 2.914  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[32]    ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[33]    ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[34]    ; CLOCK_50   ; 2.915  ; 2.915  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[35]    ; CLOCK_50   ; 2.906  ; 2.906  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX0[*]        ; CLOCK_50   ; 3.471  ; 3.471  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[0]       ; CLOCK_50   ; 3.466  ; 3.466  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[1]       ; CLOCK_50   ; 3.436  ; 3.436  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[2]       ; CLOCK_50   ; 3.446  ; 3.446  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[3]       ; CLOCK_50   ; 3.471  ; 3.471  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[4]       ; CLOCK_50   ; 3.471  ; 3.471  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[5]       ; CLOCK_50   ; 3.461  ; 3.461  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[6]       ; CLOCK_50   ; 3.461  ; 3.461  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX1[*]        ; CLOCK_50   ; 2.954  ; 2.954  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[0]       ; CLOCK_50   ; 2.942  ; 2.942  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[1]       ; CLOCK_50   ; 2.942  ; 2.942  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[2]       ; CLOCK_50   ; 2.928  ; 2.928  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[3]       ; CLOCK_50   ; 2.928  ; 2.928  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[4]       ; CLOCK_50   ; 2.948  ; 2.948  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[5]       ; CLOCK_50   ; 2.934  ; 2.934  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[6]       ; CLOCK_50   ; 2.954  ; 2.954  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX2[*]        ; CLOCK_50   ; 2.969  ; 2.969  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[0]       ; CLOCK_50   ; 2.954  ; 2.954  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[1]       ; CLOCK_50   ; 2.919  ; 2.919  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[2]       ; CLOCK_50   ; 2.959  ; 2.959  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[3]       ; CLOCK_50   ; 2.969  ; 2.969  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[4]       ; CLOCK_50   ; 2.943  ; 2.943  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[5]       ; CLOCK_50   ; 2.943  ; 2.943  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[6]       ; CLOCK_50   ; 2.933  ; 2.933  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX3[*]        ; CLOCK_50   ; 2.935  ; 2.935  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[0]       ; CLOCK_50   ; 2.923  ; 2.923  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[1]       ; CLOCK_50   ; 2.935  ; 2.935  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[2]       ; CLOCK_50   ; 2.935  ; 2.935  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[3]       ; CLOCK_50   ; 2.935  ; 2.935  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[4]       ; CLOCK_50   ; 2.935  ; 2.935  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[5]       ; CLOCK_50   ; 2.896  ; 2.896  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[6]       ; CLOCK_50   ; 2.906  ; 2.906  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX4[*]        ; CLOCK_50   ; 2.925  ; 2.925  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[0]       ; CLOCK_50   ; 2.906  ; 2.906  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[1]       ; CLOCK_50   ; 2.916  ; 2.916  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[2]       ; CLOCK_50   ; 2.916  ; 2.916  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[3]       ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[4]       ; CLOCK_50   ; 2.921  ; 2.921  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[5]       ; CLOCK_50   ; 2.921  ; 2.921  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[6]       ; CLOCK_50   ; 2.925  ; 2.925  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX5[*]        ; CLOCK_50   ; 2.928  ; 2.928  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[0]       ; CLOCK_50   ; 2.925  ; 2.925  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[1]       ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[2]       ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[3]       ; CLOCK_50   ; 2.928  ; 2.928  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[4]       ; CLOCK_50   ; 2.908  ; 2.908  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[5]       ; CLOCK_50   ; 2.908  ; 2.908  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[6]       ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX6[*]        ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[0]       ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[1]       ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[2]       ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[3]       ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[4]       ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[5]       ; CLOCK_50   ; 2.900  ; 2.900  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[6]       ; CLOCK_50   ; 2.900  ; 2.900  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX7[*]        ; CLOCK_50   ; 2.925  ; 2.925  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[0]       ; CLOCK_50   ; 2.925  ; 2.925  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[1]       ; CLOCK_50   ; 2.925  ; 2.925  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[2]       ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[3]       ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[4]       ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[5]       ; CLOCK_50   ; 2.918  ; 2.918  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[6]       ; CLOCK_50   ; 2.918  ; 2.918  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; I2C_SCLK       ; CLOCK_50   ; 6.409  ; 6.409  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; I2C_SDAT       ; CLOCK_50   ; 8.862  ; 8.862  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; IRDA_TXD       ; CLOCK_50   ; 2.974  ; 2.974  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_BLON       ; CLOCK_50   ; 2.908  ; 2.908  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]    ; CLOCK_50   ; 2.910  ; 2.910  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]   ; CLOCK_50   ; 2.900  ; 2.900  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]   ; CLOCK_50   ; 2.900  ; 2.900  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]   ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]   ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]   ; CLOCK_50   ; 2.881  ; 2.881  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]   ; CLOCK_50   ; 2.891  ; 2.891  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]   ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]   ; CLOCK_50   ; 2.910  ; 2.910  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_EN         ; CLOCK_50   ; 2.890  ; 2.890  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_ON         ; CLOCK_50   ; 2.888  ; 2.888  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_RS         ; CLOCK_50   ; 2.908  ; 2.908  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_RW         ; CLOCK_50   ; 2.890  ; 2.890  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LEDG[*]        ; CLOCK_50   ; 3.488  ; 3.488  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[0]       ; CLOCK_50   ; 3.469  ; 3.469  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[1]       ; CLOCK_50   ; 3.469  ; 3.469  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[2]       ; CLOCK_50   ; 3.449  ; 3.449  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[3]       ; CLOCK_50   ; 3.449  ; 3.449  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[4]       ; CLOCK_50   ; 3.488  ; 3.488  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[5]       ; CLOCK_50   ; 3.478  ; 3.478  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[6]       ; CLOCK_50   ; 3.468  ; 3.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[7]       ; CLOCK_50   ; 3.418  ; 3.418  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[8]       ; CLOCK_50   ; 3.432  ; 3.432  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LEDR[*]        ; CLOCK_50   ; 3.480  ; 3.480  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[0]       ; CLOCK_50   ; 3.480  ; 3.480  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[1]       ; CLOCK_50   ; 3.480  ; 3.480  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[2]       ; CLOCK_50   ; 3.450  ; 3.450  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[3]       ; CLOCK_50   ; 3.450  ; 3.450  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[4]       ; CLOCK_50   ; 3.470  ; 3.470  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[5]       ; CLOCK_50   ; 3.470  ; 3.470  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[6]       ; CLOCK_50   ; 3.460  ; 3.460  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[7]       ; CLOCK_50   ; 3.460  ; 3.460  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[8]       ; CLOCK_50   ; 3.424  ; 3.424  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[9]       ; CLOCK_50   ; 3.434  ; 3.434  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[10]      ; CLOCK_50   ; 3.435  ; 3.435  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[11]      ; CLOCK_50   ; 3.435  ; 3.435  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[12]      ; CLOCK_50   ; 3.445  ; 3.445  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[13]      ; CLOCK_50   ; 3.445  ; 3.445  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[14]      ; CLOCK_50   ; 3.473  ; 3.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[15]      ; CLOCK_50   ; 3.473  ; 3.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[16]      ; CLOCK_50   ; 3.473  ; 3.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[17]      ; CLOCK_50   ; 3.473  ; 3.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_ADDR[*]    ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_ADDR[0]   ; CLOCK_50   ; 2.879  ; 2.879  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_ADDR[1]   ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_CS_N       ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_DATA[*]    ; CLOCK_50   ; 2.946  ; 2.946  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[0]   ; CLOCK_50   ; 2.926  ; 2.926  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[1]   ; CLOCK_50   ; 2.946  ; 2.946  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[2]   ; CLOCK_50   ; 2.946  ; 2.946  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[3]   ; CLOCK_50   ; 2.916  ; 2.916  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[4]   ; CLOCK_50   ; 2.891  ; 2.891  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[5]   ; CLOCK_50   ; 2.891  ; 2.891  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[6]   ; CLOCK_50   ; 2.891  ; 2.891  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[7]   ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[8]   ; CLOCK_50   ; 2.946  ; 2.946  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[9]   ; CLOCK_50   ; 2.946  ; 2.946  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[10]  ; CLOCK_50   ; 2.906  ; 2.906  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[11]  ; CLOCK_50   ; 2.906  ; 2.906  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[12]  ; CLOCK_50   ; 2.906  ; 2.906  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[13]  ; CLOCK_50   ; 2.909  ; 2.909  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[14]  ; CLOCK_50   ; 2.889  ; 2.889  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[15]  ; CLOCK_50   ; 2.879  ; 2.879  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_RD_N       ; CLOCK_50   ; 2.910  ; 2.910  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_RST_N      ; CLOCK_50   ; 2.919  ; 2.919  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_WR_N       ; CLOCK_50   ; 2.910  ; 2.910  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_CLK        ; CLOCK_50   ; 2.953  ; 2.953  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_DAT        ; CLOCK_50   ; 9.425  ; 9.425  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CLK         ; CLOCK_50   ; 5.345  ; 5.345  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD         ; CLOCK_50   ; 2.932  ; 2.932  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT         ; CLOCK_50   ; 2.974  ; 2.974  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 3.493  ; 3.493  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 3.485  ; 3.485  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 3.485  ; 3.485  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 3.465  ; 3.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 3.465  ; 3.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 3.465  ; 3.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 3.465  ; 3.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 3.485  ; 3.485  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 3.485  ; 3.485  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 3.454  ; 3.454  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 3.464  ; 3.464  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 3.454  ; 3.454  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 3.464  ; 3.464  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 3.453  ; 3.453  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 3.493  ; 3.493  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 3.433  ; 3.433  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 3.433  ; 3.433  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 3.461  ; 3.461  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 3.451  ; 3.451  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_CE_N      ; CLOCK_50   ; 3.454  ; 3.454  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 3.468  ; 3.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 3.461  ; 3.461  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 3.468  ; 3.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 3.468  ; 3.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 3.448  ; 3.448  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 3.417  ; 3.417  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 3.417  ; 3.417  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 3.417  ; 3.417  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 3.413  ; 3.413  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 3.463  ; 3.463  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 3.463  ; 3.463  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 3.467  ; 3.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 3.467  ; 3.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 3.457  ; 3.457  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 3.457  ; 3.457  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 3.451  ; 3.451  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 3.451  ; 3.451  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_LB_N      ; CLOCK_50   ; 3.471  ; 3.471  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_OE_N      ; CLOCK_50   ; 3.454  ; 3.454  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_UB_N      ; CLOCK_50   ; 3.474  ; 3.474  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_WE_N      ; CLOCK_50   ; 3.466  ; 3.466  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; UART_TXD       ; CLOCK_50   ; 2.968  ; 2.968  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; -1.846 ;        ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -1.846 ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[1] ;
; ENET_CLK       ; CLOCK_50   ; 23.037 ;        ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_B[*]       ; CLOCK_50   ; 23.491 ; 23.491 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[0]      ; CLOCK_50   ; 23.436 ; 23.436 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[1]      ; CLOCK_50   ; 23.436 ; 23.436 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[2]      ; CLOCK_50   ; 23.431 ; 23.431 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[3]      ; CLOCK_50   ; 23.421 ; 23.421 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[4]      ; CLOCK_50   ; 23.491 ; 23.491 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[5]      ; CLOCK_50   ; 23.481 ; 23.481 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[6]      ; CLOCK_50   ; 23.462 ; 23.462 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[7]      ; CLOCK_50   ; 23.462 ; 23.462 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[8]      ; CLOCK_50   ; 23.452 ; 23.452 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[9]      ; CLOCK_50   ; 23.452 ; 23.452 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_BLANK      ; CLOCK_50   ; 23.448 ; 23.448 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_CLK        ; CLOCK_50   ;        ; 23.389 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_G[*]       ; CLOCK_50   ; 23.454 ; 23.454 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[0]      ; CLOCK_50   ; 23.453 ; 23.453 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[1]      ; CLOCK_50   ; 23.453 ; 23.453 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[2]      ; CLOCK_50   ; 23.443 ; 23.443 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[3]      ; CLOCK_50   ; 23.443 ; 23.443 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[4]      ; CLOCK_50   ; 23.454 ; 23.454 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[5]      ; CLOCK_50   ; 23.454 ; 23.454 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[6]      ; CLOCK_50   ; 23.414 ; 23.414 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[7]      ; CLOCK_50   ; 23.434 ; 23.434 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[8]      ; CLOCK_50   ; 23.446 ; 23.446 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[9]      ; CLOCK_50   ; 23.446 ; 23.446 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_HS         ; CLOCK_50   ; 23.458 ; 23.458 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_R[*]       ; CLOCK_50   ; 23.447 ; 23.447 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[0]      ; CLOCK_50   ; 23.437 ; 23.437 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[1]      ; CLOCK_50   ; 23.417 ; 23.417 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[2]      ; CLOCK_50   ; 23.417 ; 23.417 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[3]      ; CLOCK_50   ; 23.437 ; 23.437 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[4]      ; CLOCK_50   ; 23.437 ; 23.437 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[5]      ; CLOCK_50   ; 23.447 ; 23.447 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[6]      ; CLOCK_50   ; 23.428 ; 23.428 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[7]      ; CLOCK_50   ; 23.438 ; 23.438 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[8]      ; CLOCK_50   ; 23.418 ; 23.418 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[9]      ; CLOCK_50   ; 23.418 ; 23.418 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_VS         ; CLOCK_50   ; 23.437 ; 23.437 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; ENET_CLK       ; CLOCK_50   ;        ; 23.037 ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_CLK        ; CLOCK_50   ; 23.389 ;        ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                            ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                             ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+
; AUD_XCK        ; CLOCK_27   ; 1.783  ;        ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_Audio|pll|clk[1]  ;
; AUD_XCK        ; CLOCK_27   ;        ; 1.783  ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_Audio|pll|clk[1]  ;
; AUD_DACDAT     ; CLOCK_50   ; 1.816  ; 1.816  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 1.455  ; 1.455  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 1.455  ; 1.455  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 1.465  ; 1.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 1.475  ; 1.475  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 1.486  ; 1.486  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 1.486  ; 1.486  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 1.456  ; 1.456  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 1.456  ; 1.456  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 1.456  ; 1.456  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 1.476  ; 1.476  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 1.476  ; 1.476  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 1.486  ; 1.486  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 1.465  ; 1.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA_0      ; CLOCK_50   ; 1.540  ; 1.540  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA_1      ; CLOCK_50   ; 1.540  ; 1.540  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 1.520  ; 1.520  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CS_N      ; CLOCK_50   ; 1.523  ; 1.523  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 1.465  ; 1.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 1.465  ; 1.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 1.495  ; 1.495  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 1.495  ; 1.495  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 1.482  ; 1.482  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 1.482  ; 1.482  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 1.482  ; 1.482  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 1.482  ; 1.482  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 1.518  ; 1.518  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 1.488  ; 1.488  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 1.518  ; 1.518  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 1.518  ; 1.518  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 1.513  ; 1.513  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 1.513  ; 1.513  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 1.523  ; 1.523  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 1.523  ; 1.523  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 1.497  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_LDQM      ; CLOCK_50   ; 1.537  ; 1.537  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 1.520  ; 1.520  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_UDQM      ; CLOCK_50   ; 1.497  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 1.537  ; 1.537  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_CMD       ; CLOCK_50   ; 1.804  ; 1.804  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_CS_N      ; CLOCK_50   ; 1.816  ; 1.816  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_DATA[*]   ; CLOCK_50   ; 1.768  ; 1.768  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[0]  ; CLOCK_50   ; 1.768  ; 1.768  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[1]  ; CLOCK_50   ; 1.768  ; 1.768  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[2]  ; CLOCK_50   ; 1.778  ; 1.778  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[3]  ; CLOCK_50   ; 1.778  ; 1.778  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[4]  ; CLOCK_50   ; 1.783  ; 1.783  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[5]  ; CLOCK_50   ; 1.783  ; 1.783  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[6]  ; CLOCK_50   ; 1.788  ; 1.788  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[7]  ; CLOCK_50   ; 1.788  ; 1.788  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[8]  ; CLOCK_50   ; 1.791  ; 1.791  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[9]  ; CLOCK_50   ; 1.791  ; 1.791  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[10] ; CLOCK_50   ; 1.779  ; 1.779  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[11] ; CLOCK_50   ; 1.779  ; 1.779  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[12] ; CLOCK_50   ; 1.789  ; 1.789  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[13] ; CLOCK_50   ; 1.789  ; 1.789  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[14] ; CLOCK_50   ; 1.770  ; 1.770  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[15] ; CLOCK_50   ; 1.770  ; 1.770  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_RD_N      ; CLOCK_50   ; 1.806  ; 1.806  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_RST_N     ; CLOCK_50   ; 1.816  ; 1.816  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_WR_N      ; CLOCK_50   ; 1.806  ; 1.806  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_ADDR[*]     ; CLOCK_50   ; 1.748  ; 1.748  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[0]    ; CLOCK_50   ; 1.764  ; 1.764  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[1]    ; CLOCK_50   ; 1.764  ; 1.764  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[2]    ; CLOCK_50   ; 1.784  ; 1.784  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[3]    ; CLOCK_50   ; 1.784  ; 1.784  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[4]    ; CLOCK_50   ; 1.788  ; 1.788  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[5]    ; CLOCK_50   ; 1.788  ; 1.788  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[6]    ; CLOCK_50   ; 1.748  ; 1.748  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[7]    ; CLOCK_50   ; 1.758  ; 1.758  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[8]    ; CLOCK_50   ; 1.781  ; 1.781  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[9]    ; CLOCK_50   ; 1.781  ; 1.781  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[10]   ; CLOCK_50   ; 1.791  ; 1.791  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[11]   ; CLOCK_50   ; 1.791  ; 1.791  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[12]   ; CLOCK_50   ; 1.774  ; 1.774  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[13]   ; CLOCK_50   ; 1.764  ; 1.764  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[14]   ; CLOCK_50   ; 1.774  ; 1.774  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[15]   ; CLOCK_50   ; 1.784  ; 1.784  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[16]   ; CLOCK_50   ; 1.786  ; 1.786  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[17]   ; CLOCK_50   ; 1.766  ; 1.766  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[18]   ; CLOCK_50   ; 1.766  ; 1.766  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[19]   ; CLOCK_50   ; 1.766  ; 1.766  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[20]   ; CLOCK_50   ; 1.769  ; 1.769  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[21]   ; CLOCK_50   ; 1.769  ; 1.769  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_CE_N        ; CLOCK_50   ; 1.759  ; 1.759  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_DQ[*]       ; CLOCK_50   ; 1.790  ; 1.790  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[0]      ; CLOCK_50   ; 1.790  ; 1.790  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[1]      ; CLOCK_50   ; 1.790  ; 1.790  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[2]      ; CLOCK_50   ; 1.810  ; 1.810  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[3]      ; CLOCK_50   ; 1.810  ; 1.810  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[4]      ; CLOCK_50   ; 1.812  ; 1.812  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[5]      ; CLOCK_50   ; 1.812  ; 1.812  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[6]      ; CLOCK_50   ; 1.812  ; 1.812  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[7]      ; CLOCK_50   ; 1.812  ; 1.812  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_OE_N        ; CLOCK_50   ; 1.769  ; 1.769  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_RST_N       ; CLOCK_50   ; 1.779  ; 1.779  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_WE_N        ; CLOCK_50   ; 1.779  ; 1.779  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_0[*]      ; CLOCK_50   ; 1.466  ; 1.466  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[1]     ; CLOCK_50   ; 1.485  ; 1.485  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[3]     ; CLOCK_50   ; 1.535  ; 1.535  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[4]     ; CLOCK_50   ; 1.510  ; 1.510  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[5]     ; CLOCK_50   ; 1.510  ; 1.510  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[6]     ; CLOCK_50   ; 1.490  ; 1.490  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[7]     ; CLOCK_50   ; 1.490  ; 1.490  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[8]     ; CLOCK_50   ; 1.504  ; 1.504  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[9]     ; CLOCK_50   ; 1.504  ; 1.504  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[10]    ; CLOCK_50   ; 1.494  ; 1.494  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[11]    ; CLOCK_50   ; 1.494  ; 1.494  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[12]    ; CLOCK_50   ; 1.486  ; 1.486  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[13]    ; CLOCK_50   ; 1.486  ; 1.486  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[14]    ; CLOCK_50   ; 1.466  ; 1.466  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[15]    ; CLOCK_50   ; 1.487  ; 1.487  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[17]    ; CLOCK_50   ; 1.477  ; 1.477  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[19]    ; CLOCK_50   ; 1.486  ; 1.486  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[20]    ; CLOCK_50   ; 1.496  ; 1.496  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[21]    ; CLOCK_50   ; 1.496  ; 1.496  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[22]    ; CLOCK_50   ; 1.546  ; 1.546  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[23]    ; CLOCK_50   ; 1.473  ; 1.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[24]    ; CLOCK_50   ; 1.483  ; 1.483  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[25]    ; CLOCK_50   ; 1.513  ; 1.513  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[26]    ; CLOCK_50   ; 1.483  ; 1.483  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[27]    ; CLOCK_50   ; 1.483  ; 1.483  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[28]    ; CLOCK_50   ; 1.479  ; 1.479  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[29]    ; CLOCK_50   ; 1.479  ; 1.479  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[30]    ; CLOCK_50   ; 1.509  ; 1.509  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[31]    ; CLOCK_50   ; 1.509  ; 1.509  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[32]    ; CLOCK_50   ; 1.494  ; 1.494  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[33]    ; CLOCK_50   ; 1.494  ; 1.494  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[34]    ; CLOCK_50   ; 1.494  ; 1.494  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[35]    ; CLOCK_50   ; 1.474  ; 1.474  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_1[*]      ; CLOCK_50   ; 1.465  ; 1.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[1]     ; CLOCK_50   ; 1.518  ; 1.518  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[3]     ; CLOCK_50   ; 1.488  ; 1.488  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[4]     ; CLOCK_50   ; 1.510  ; 1.510  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[5]     ; CLOCK_50   ; 1.520  ; 1.520  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[6]     ; CLOCK_50   ; 1.480  ; 1.480  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[7]     ; CLOCK_50   ; 1.480  ; 1.480  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[8]     ; CLOCK_50   ; 1.512  ; 1.512  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[9]     ; CLOCK_50   ; 1.512  ; 1.512  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[10]    ; CLOCK_50   ; 1.502  ; 1.502  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[11]    ; CLOCK_50   ; 1.505  ; 1.505  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[12]    ; CLOCK_50   ; 1.513  ; 1.513  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[13]    ; CLOCK_50   ; 1.513  ; 1.513  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[14]    ; CLOCK_50   ; 1.481  ; 1.481  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[15]    ; CLOCK_50   ; 1.491  ; 1.491  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[17]    ; CLOCK_50   ; 1.499  ; 1.499  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[19]    ; CLOCK_50   ; 1.505  ; 1.505  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[20]    ; CLOCK_50   ; 1.475  ; 1.475  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[21]    ; CLOCK_50   ; 1.465  ; 1.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[22]    ; CLOCK_50   ; 1.500  ; 1.500  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[23]    ; CLOCK_50   ; 1.500  ; 1.500  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[24]    ; CLOCK_50   ; 1.490  ; 1.490  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[25]    ; CLOCK_50   ; 1.490  ; 1.490  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[26]    ; CLOCK_50   ; 1.474  ; 1.474  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[27]    ; CLOCK_50   ; 1.484  ; 1.484  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[28]    ; CLOCK_50   ; 1.474  ; 1.474  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[29]    ; CLOCK_50   ; 1.467  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[30]    ; CLOCK_50   ; 1.487  ; 1.487  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[31]    ; CLOCK_50   ; 1.487  ; 1.487  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[32]    ; CLOCK_50   ; 1.468  ; 1.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[33]    ; CLOCK_50   ; 1.468  ; 1.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[34]    ; CLOCK_50   ; 1.488  ; 1.488  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[35]    ; CLOCK_50   ; 1.478  ; 1.478  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX0[*]        ; CLOCK_50   ; 1.777  ; 1.777  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[0]       ; CLOCK_50   ; 1.807  ; 1.807  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[1]       ; CLOCK_50   ; 1.777  ; 1.777  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[2]       ; CLOCK_50   ; 1.787  ; 1.787  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[3]       ; CLOCK_50   ; 1.812  ; 1.812  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[4]       ; CLOCK_50   ; 1.812  ; 1.812  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[5]       ; CLOCK_50   ; 1.802  ; 1.802  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[6]       ; CLOCK_50   ; 1.802  ; 1.802  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX1[*]        ; CLOCK_50   ; 1.499  ; 1.499  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[0]       ; CLOCK_50   ; 1.513  ; 1.513  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[1]       ; CLOCK_50   ; 1.513  ; 1.513  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[2]       ; CLOCK_50   ; 1.499  ; 1.499  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[3]       ; CLOCK_50   ; 1.499  ; 1.499  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[4]       ; CLOCK_50   ; 1.519  ; 1.519  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[5]       ; CLOCK_50   ; 1.505  ; 1.505  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[6]       ; CLOCK_50   ; 1.525  ; 1.525  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX2[*]        ; CLOCK_50   ; 1.490  ; 1.490  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[0]       ; CLOCK_50   ; 1.525  ; 1.525  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[1]       ; CLOCK_50   ; 1.490  ; 1.490  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[2]       ; CLOCK_50   ; 1.530  ; 1.530  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[3]       ; CLOCK_50   ; 1.540  ; 1.540  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[4]       ; CLOCK_50   ; 1.514  ; 1.514  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[5]       ; CLOCK_50   ; 1.514  ; 1.514  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[6]       ; CLOCK_50   ; 1.504  ; 1.504  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX3[*]        ; CLOCK_50   ; 1.468  ; 1.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[0]       ; CLOCK_50   ; 1.494  ; 1.494  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[1]       ; CLOCK_50   ; 1.507  ; 1.507  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[2]       ; CLOCK_50   ; 1.507  ; 1.507  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[3]       ; CLOCK_50   ; 1.507  ; 1.507  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[4]       ; CLOCK_50   ; 1.507  ; 1.507  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[5]       ; CLOCK_50   ; 1.468  ; 1.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[6]       ; CLOCK_50   ; 1.478  ; 1.478  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX4[*]        ; CLOCK_50   ; 1.473  ; 1.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[0]       ; CLOCK_50   ; 1.478  ; 1.478  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[1]       ; CLOCK_50   ; 1.488  ; 1.488  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[2]       ; CLOCK_50   ; 1.488  ; 1.488  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[3]       ; CLOCK_50   ; 1.473  ; 1.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[4]       ; CLOCK_50   ; 1.493  ; 1.493  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[5]       ; CLOCK_50   ; 1.493  ; 1.493  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[6]       ; CLOCK_50   ; 1.497  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX5[*]        ; CLOCK_50   ; 1.467  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[0]       ; CLOCK_50   ; 1.497  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[1]       ; CLOCK_50   ; 1.467  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[2]       ; CLOCK_50   ; 1.467  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[3]       ; CLOCK_50   ; 1.499  ; 1.499  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[4]       ; CLOCK_50   ; 1.479  ; 1.479  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[5]       ; CLOCK_50   ; 1.479  ; 1.479  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[6]       ; CLOCK_50   ; 1.491  ; 1.491  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX6[*]        ; CLOCK_50   ; 1.472  ; 1.472  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[0]       ; CLOCK_50   ; 1.491  ; 1.491  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[1]       ; CLOCK_50   ; 1.491  ; 1.491  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[2]       ; CLOCK_50   ; 1.491  ; 1.491  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[3]       ; CLOCK_50   ; 1.492  ; 1.492  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[4]       ; CLOCK_50   ; 1.492  ; 1.492  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[5]       ; CLOCK_50   ; 1.472  ; 1.472  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[6]       ; CLOCK_50   ; 1.472  ; 1.472  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX7[*]        ; CLOCK_50   ; 1.467  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[0]       ; CLOCK_50   ; 1.497  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[1]       ; CLOCK_50   ; 1.497  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[2]       ; CLOCK_50   ; 1.467  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[3]       ; CLOCK_50   ; 1.467  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[4]       ; CLOCK_50   ; 1.467  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[5]       ; CLOCK_50   ; 1.491  ; 1.491  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[6]       ; CLOCK_50   ; 1.491  ; 1.491  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; I2C_SCLK       ; CLOCK_50   ; 3.235  ; 3.235  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; I2C_SDAT       ; CLOCK_50   ; 4.243  ; 4.243  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; IRDA_TXD       ; CLOCK_50   ; 1.545  ; 1.545  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_BLON       ; CLOCK_50   ; 1.481  ; 1.481  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]    ; CLOCK_50   ; 1.455  ; 1.455  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]   ; CLOCK_50   ; 1.474  ; 1.474  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]   ; CLOCK_50   ; 1.474  ; 1.474  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]   ; CLOCK_50   ; 1.475  ; 1.475  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]   ; CLOCK_50   ; 1.475  ; 1.475  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]   ; CLOCK_50   ; 1.455  ; 1.455  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]   ; CLOCK_50   ; 1.465  ; 1.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]   ; CLOCK_50   ; 1.475  ; 1.475  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]   ; CLOCK_50   ; 1.484  ; 1.484  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_EN         ; CLOCK_50   ; 1.464  ; 1.464  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_ON         ; CLOCK_50   ; 1.461  ; 1.461  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_RS         ; CLOCK_50   ; 1.481  ; 1.481  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_RW         ; CLOCK_50   ; 1.464  ; 1.464  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LEDG[*]        ; CLOCK_50   ; 1.764  ; 1.764  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[0]       ; CLOCK_50   ; 1.815  ; 1.815  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[1]       ; CLOCK_50   ; 1.815  ; 1.815  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[2]       ; CLOCK_50   ; 1.795  ; 1.795  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[3]       ; CLOCK_50   ; 1.795  ; 1.795  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[4]       ; CLOCK_50   ; 1.834  ; 1.834  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[5]       ; CLOCK_50   ; 1.824  ; 1.824  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[6]       ; CLOCK_50   ; 1.814  ; 1.814  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[7]       ; CLOCK_50   ; 1.764  ; 1.764  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[8]       ; CLOCK_50   ; 1.773  ; 1.773  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LEDR[*]        ; CLOCK_50   ; 1.769  ; 1.769  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[0]       ; CLOCK_50   ; 1.826  ; 1.826  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[1]       ; CLOCK_50   ; 1.826  ; 1.826  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[2]       ; CLOCK_50   ; 1.796  ; 1.796  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[3]       ; CLOCK_50   ; 1.796  ; 1.796  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[4]       ; CLOCK_50   ; 1.816  ; 1.816  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[5]       ; CLOCK_50   ; 1.816  ; 1.816  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[6]       ; CLOCK_50   ; 1.806  ; 1.806  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[7]       ; CLOCK_50   ; 1.806  ; 1.806  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[8]       ; CLOCK_50   ; 1.769  ; 1.769  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[9]       ; CLOCK_50   ; 1.779  ; 1.779  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[10]      ; CLOCK_50   ; 1.781  ; 1.781  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[11]      ; CLOCK_50   ; 1.781  ; 1.781  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[12]      ; CLOCK_50   ; 1.791  ; 1.791  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[13]      ; CLOCK_50   ; 1.791  ; 1.791  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[14]      ; CLOCK_50   ; 1.813  ; 1.813  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[15]      ; CLOCK_50   ; 1.813  ; 1.813  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[16]      ; CLOCK_50   ; 1.813  ; 1.813  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[17]      ; CLOCK_50   ; 1.813  ; 1.813  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_ADDR[*]    ; CLOCK_50   ; 1.452  ; 1.452  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_ADDR[0]   ; CLOCK_50   ; 1.452  ; 1.452  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_ADDR[1]   ; CLOCK_50   ; 1.494  ; 1.494  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_CS_N       ; CLOCK_50   ; 1.494  ; 1.494  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_DATA[*]    ; CLOCK_50   ; 1.452  ; 1.452  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[0]   ; CLOCK_50   ; 1.497  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[1]   ; CLOCK_50   ; 1.517  ; 1.517  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[2]   ; CLOCK_50   ; 1.517  ; 1.517  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[3]   ; CLOCK_50   ; 1.487  ; 1.487  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[4]   ; CLOCK_50   ; 1.463  ; 1.463  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[5]   ; CLOCK_50   ; 1.463  ; 1.463  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[6]   ; CLOCK_50   ; 1.463  ; 1.463  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[7]   ; CLOCK_50   ; 1.473  ; 1.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[8]   ; CLOCK_50   ; 1.518  ; 1.518  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[9]   ; CLOCK_50   ; 1.518  ; 1.518  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[10]  ; CLOCK_50   ; 1.478  ; 1.478  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[11]  ; CLOCK_50   ; 1.478  ; 1.478  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[12]  ; CLOCK_50   ; 1.478  ; 1.478  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[13]  ; CLOCK_50   ; 1.482  ; 1.482  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[14]  ; CLOCK_50   ; 1.462  ; 1.462  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[15]  ; CLOCK_50   ; 1.452  ; 1.452  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_RD_N       ; CLOCK_50   ; 1.484  ; 1.484  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_RST_N      ; CLOCK_50   ; 1.490  ; 1.490  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_WR_N       ; CLOCK_50   ; 1.484  ; 1.484  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_CLK        ; CLOCK_50   ; 1.525  ; 1.525  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_DAT        ; CLOCK_50   ; 3.598  ; 3.598  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CLK         ; CLOCK_50   ; 2.602  ; 2.602  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD         ; CLOCK_50   ; 1.503  ; 1.503  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT         ; CLOCK_50   ; 1.545  ; 1.545  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 1.774  ; 1.774  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 1.827  ; 1.827  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 1.827  ; 1.827  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 1.807  ; 1.807  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 1.807  ; 1.807  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 1.806  ; 1.806  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 1.806  ; 1.806  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 1.826  ; 1.826  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 1.826  ; 1.826  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 1.795  ; 1.795  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 1.805  ; 1.805  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 1.795  ; 1.795  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 1.805  ; 1.805  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 1.794  ; 1.794  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 1.834  ; 1.834  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 1.774  ; 1.774  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 1.774  ; 1.774  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 1.802  ; 1.802  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 1.792  ; 1.792  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_CE_N      ; CLOCK_50   ; 1.795  ; 1.795  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 1.754  ; 1.754  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 1.802  ; 1.802  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 1.809  ; 1.809  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 1.809  ; 1.809  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 1.789  ; 1.789  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 1.758  ; 1.758  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 1.758  ; 1.758  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 1.758  ; 1.758  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 1.754  ; 1.754  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 1.804  ; 1.804  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 1.804  ; 1.804  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 1.809  ; 1.809  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 1.809  ; 1.809  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 1.799  ; 1.799  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 1.799  ; 1.799  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 1.792  ; 1.792  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 1.792  ; 1.792  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_LB_N      ; CLOCK_50   ; 1.812  ; 1.812  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_OE_N      ; CLOCK_50   ; 1.795  ; 1.795  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_UB_N      ; CLOCK_50   ; 1.815  ; 1.815  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_WE_N      ; CLOCK_50   ; 1.807  ; 1.807  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; UART_TXD       ; CLOCK_50   ; 1.539  ; 1.539  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; -2.596 ;        ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -2.596 ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[1] ;
; ENET_CLK       ; CLOCK_50   ; 21.579 ;        ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_B[*]       ; CLOCK_50   ; 21.761 ; 21.761 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[0]      ; CLOCK_50   ; 21.775 ; 21.775 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[1]      ; CLOCK_50   ; 21.775 ; 21.775 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[2]      ; CLOCK_50   ; 21.771 ; 21.771 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[3]      ; CLOCK_50   ; 21.761 ; 21.761 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[4]      ; CLOCK_50   ; 21.831 ; 21.831 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[5]      ; CLOCK_50   ; 21.821 ; 21.821 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[6]      ; CLOCK_50   ; 21.802 ; 21.802 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[7]      ; CLOCK_50   ; 21.802 ; 21.802 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[8]      ; CLOCK_50   ; 21.792 ; 21.792 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[9]      ; CLOCK_50   ; 21.792 ; 21.792 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_BLANK      ; CLOCK_50   ; 21.788 ; 21.788 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_CLK        ; CLOCK_50   ;        ; 21.794 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_G[*]       ; CLOCK_50   ; 21.753 ; 21.753 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[0]      ; CLOCK_50   ; 21.791 ; 21.791 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[1]      ; CLOCK_50   ; 21.791 ; 21.791 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[2]      ; CLOCK_50   ; 21.781 ; 21.781 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[3]      ; CLOCK_50   ; 21.781 ; 21.781 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[4]      ; CLOCK_50   ; 21.793 ; 21.793 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[5]      ; CLOCK_50   ; 21.793 ; 21.793 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[6]      ; CLOCK_50   ; 21.753 ; 21.753 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[7]      ; CLOCK_50   ; 21.773 ; 21.773 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[8]      ; CLOCK_50   ; 21.785 ; 21.785 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[9]      ; CLOCK_50   ; 21.785 ; 21.785 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_HS         ; CLOCK_50   ; 21.798 ; 21.798 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_R[*]       ; CLOCK_50   ; 21.757 ; 21.757 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[0]      ; CLOCK_50   ; 21.777 ; 21.777 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[1]      ; CLOCK_50   ; 21.757 ; 21.757 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[2]      ; CLOCK_50   ; 21.757 ; 21.757 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[3]      ; CLOCK_50   ; 21.776 ; 21.776 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[4]      ; CLOCK_50   ; 21.776 ; 21.776 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[5]      ; CLOCK_50   ; 21.786 ; 21.786 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[6]      ; CLOCK_50   ; 21.767 ; 21.767 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[7]      ; CLOCK_50   ; 21.777 ; 21.777 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[8]      ; CLOCK_50   ; 21.757 ; 21.757 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[9]      ; CLOCK_50   ; 21.757 ; 21.757 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_VS         ; CLOCK_50   ; 21.777 ; 21.777 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; ENET_CLK       ; CLOCK_50   ;        ; 21.579 ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_CLK        ; CLOCK_50   ; 21.794 ;        ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                       ;
+-------------------------------------------------------------+-------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                  ; To Clock                                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------+-------------------------------------------------------------+----------+----------+----------+----------+
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 6299981  ; 64       ; 224      ; 0        ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 8        ; 0        ; 0        ; 0        ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 8        ; 0        ; 0        ; 0        ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 1352     ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------+-------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                        ;
+-------------------------------------------------------------+-------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                  ; To Clock                                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------+-------------------------------------------------------------+----------+----------+----------+----------+
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 6299981  ; 64       ; 224      ; 0        ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 8        ; 0        ; 0        ; 0        ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 8        ; 0        ; 0        ; 0        ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 1352     ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------+-------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                    ;
+-------------------------------------------------------------+-------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                  ; To Clock                                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------+-------------------------------------------------------------+----------+----------+----------+----------+
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 7995     ; 12       ; 32       ; 0        ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 3        ; 0        ; 0        ; 0        ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0        ; 12       ; 0        ; 0        ;
+-------------------------------------------------------------+-------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                     ;
+-------------------------------------------------------------+-------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                  ; To Clock                                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------+-------------------------------------------------------------+----------+----------+----------+----------+
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 7995     ; 12       ; 32       ; 0        ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 3        ; 0        ; 0        ; 0        ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0        ; 12       ; 0        ; 0        ;
+-------------------------------------------------------------+-------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 2     ; 2    ;
; Unconstrained Input Ports       ; 188   ; 188  ;
; Unconstrained Input Port Paths  ; 380   ; 380  ;
; Unconstrained Output Ports      ; 359   ; 359  ;
; Unconstrained Output Port Paths ; 548   ; 548  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Jan 07 19:03:53 2020
Info: Command: quartus_sta DE2_Media_Computer -c DE2_Media_Computer
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity GHVD5181
        Info (332166): set_disable_timing [get_cells -hierarchical QXXQ6833_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_1]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_2]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_3]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_4]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_5]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_6]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_7]
        Info (332166): set_disable_timing [get_cells -hierarchical BITP7563_0]
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity dcfifo_5oj1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_2v8:dffpipe20|dffe21a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_1v8:dffpipe16|dffe17a* 
    Info (332165): Entity dcfifo_h2l1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_4v8:dffpipe9|dffe10a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a* 
    Info (332165): Entity pzdyqx_impl
        Info (332166): set_false_path -from [get_keepers {altera_reserved_tdi}] -to [get_keepers {pzdyqx*}]
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'DE2_Media_Computer.sdc'
Info (332104): Reading SDC File: 'nios_system/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'nios_system/synthesis/submodules/nios_system_CPU.sdc'
Warning (332060): Node: TD_CLK27 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: auto_stp_external_clock_0 was determined to be a clock but was found without an associated clock assignment.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 5.837
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     5.837         0.000 NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):    33.044         0.000 NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):     0.391         0.000 NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] 
Info (332146): Worst-case recovery slack is 3.969
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.969         0.000 NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):    18.296         0.000 NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] 
Info (332146): Worst-case removal slack is 1.728
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.728         0.000 NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):    21.438         0.000 NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 7.873
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.873         0.000 NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):    10.000         0.000 CLOCK_50 
    Info (332119):    17.873         0.000 NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] 
    Info (332119):    18.518         0.000 CLOCK_27 
    Info (332119):    97.778         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Warning (332060): Node: TD_CLK27 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: auto_stp_external_clock_0 was determined to be a clock but was found without an associated clock assignment.
Info (332146): Worst-case setup slack is 8.593
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     8.593         0.000 NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):    36.269         0.000 NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):     0.215         0.000 NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] 
Info (332146): Worst-case recovery slack is 6.707
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     6.707         0.000 NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):    19.092         0.000 NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] 
Info (332146): Worst-case removal slack is 0.973
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.973         0.000 NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):    20.760         0.000 NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 7.873
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.873         0.000 NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):    10.000         0.000 CLOCK_50 
    Info (332119):    17.873         0.000 NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] 
    Info (332119):    18.518         0.000 CLOCK_27 
    Info (332119):    97.778         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4987 megabytes
    Info: Processing ended: Tue Jan 07 19:04:05 2020
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:12


