<?xml version="1.0"?>
<tool_log>
	<message>
		<code_num>408</code_num>
		<severity>WARNING</severity>
		<message_text>f2_val may be read before it is written.</message_text>
		<source_path>../DC_Filter.h</source_path>
		<source_line>41</source_line>
		<phase>sched</phase>
		<order>3</order>
	</message>
	<message>
		<code_num>408</code_num>
		<severity>WARNING</severity>
		<message_text>f1_val may be read before it is written.</message_text>
		<source_path>../DC_Filter.h</source_path>
		<source_line>38</source_line>
		<phase>sched</phase>
		<order>4</order>
	</message>
	<message>
		<code_num>1037</code_num>
		<severity>NOTE</severity>
		<message_text>Characterizing multiplexors up to 32 bits by 128 inputs.</message_text>
		<phase>sched</phase>
		<order>53</order>
	</message>
	<message>
		<code_num>852</code_num>
		<severity>NOTE</severity>
		<message_text>Created memory wrapper DC_Filter_RAM_2322X8_1</message_text>
		<source_path>../DC_Filter.cpp</source_path>
		<source_line>210</source_line>
		<phase>sched</phase>
		<order>54</order>
	</message>
	<message>
		<code_num>852</code_num>
		<severity>NOTE</severity>
		<message_text>Created memory wrapper ROM_9X4</message_text>
		<source_path>../DC_Filter.cpp</source_path>
		<source_line>254</source_line>
		<phase>sched</phase>
		<order>55</order>
	</message>
	<resource>
		<res_id>114</res_id>
		<opcode>136</opcode>
		<latency>0</latency>
		<delay>0.5766</delay>
		<module_name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>(( (c * 3ULL + b) ) * 258ULL + a)</label>
		<unit_area>125.5140</unit_area>
		<comb_area>125.5140</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>160</res_id>
		<opcode>182</opcode>
		<opcode>183</opcode>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>DC_Filter_RAM_2322X8_1</module_name>
		<resource_kind>RAM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>129</res_id>
		<opcode>151</opcode>
		<latency>0</latency>
		<delay>0.1977</delay>
		<module_name>DC_Filter_Add_9Ux1U_9U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>61.4574</unit_area>
		<comb_area>61.4574</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>131</res_id>
		<opcode>153</opcode>
		<latency>0</latency>
		<delay>0.0963</delay>
		<module_name>DC_Filter_Add_2Ux1U_2U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>11.7477</unit_area>
		<comb_area>11.7477</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>119</res_id>
		<opcode>141</opcode>
		<latency>0</latency>
		<delay>0.5259</delay>
		<module_name>DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>(( (c * 3ULL + (b + 1ULL)) ) * 258ULL + a)</label>
		<unit_area>121.0680</unit_area>
		<comb_area>121.0680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>113</res_id>
		<opcode>135</opcode>
		<latency>0</latency>
		<delay>0.5671</delay>
		<module_name>DC_Filter_Add2u9Mul2i258Add2u1Mul2i3u2_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>(( (c * 3ULL + b) ) * 258ULL + a)</label>
		<unit_area>112.8600</unit_area>
		<comb_area>112.8600</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>103</res_id>
		<opcode>125</opcode>
		<latency>0</latency>
		<delay>0.0194</delay>
		<module_name>DC_Filter_Add2i1u1_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>+</label>
		<unit_area>4.1040</unit_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>93</res_id>
		<opcode>115</opcode>
		<latency>0</latency>
		<delay>0.1729</delay>
		<module_name>DC_Filter_Lti257u12_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>&lt;</label>
		<unit_area>16.4160</unit_area>
		<comb_area>16.4160</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>94</res_id>
		<opcode>116</opcode>
		<latency>0</latency>
		<delay>0.1532</delay>
		<module_name>DC_Filter_Lti258u12_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>&lt;</label>
		<unit_area>19.1520</unit_area>
		<comb_area>19.1520</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>118</res_id>
		<opcode>140</opcode>
		<latency>0</latency>
		<delay>0.4015</delay>
		<module_name>DC_Filter_Add2u9Mul2i258Add2i2Mul2i3u2_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>(( (b * 3ULL + 2ULL) ) * 258ULL + a)</label>
		<unit_area>104.6520</unit_area>
		<comb_area>104.6520</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>106</res_id>
		<opcode>128</opcode>
		<latency>0</latency>
		<delay>0.2298</delay>
		<module_name>DC_Filter_Add2i1u12_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>+</label>
		<unit_area>72.2475</unit_area>
		<comb_area>72.2475</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>92</res_id>
		<opcode>114</opcode>
		<latency>0</latency>
		<delay>0.1999</delay>
		<module_name>DC_Filter_gen000002_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>+</label>
		<unit_area>53.7624</unit_area>
		<comb_area>53.7624</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>95</res_id>
		<opcode>117</opcode>
		<latency>0</latency>
		<delay>0.1834</delay>
		<module_name>DC_Filter_gen000001_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>+</label>
		<unit_area>52.0011</unit_area>
		<comb_area>52.0011</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>99</res_id>
		<opcode>121</opcode>
		<latency>0</latency>
		<delay>0.1269</delay>
		<module_name>DC_Filter_Add2iLLu9_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>+</label>
		<unit_area>29.3094</unit_area>
		<comb_area>29.3094</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>100</res_id>
		<opcode>122</opcode>
		<latency>0</latency>
		<delay>0.2694</delay>
		<module_name>DC_Filter_Add2u9Mul2i258u2_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>(b * 258ULL + a)</label>
		<unit_area>75.8385</unit_area>
		<comb_area>75.8385</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>110</res_id>
		<opcode>132</opcode>
		<latency>0</latency>
		<delay>0.3661</delay>
		<module_name>DC_Filter_Add2u9Mul2i258Add2i3u2_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>(( (b + 3ULL) ) * 258ULL + a)</label>
		<unit_area>105.1821</unit_area>
		<comb_area>105.1821</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>111</res_id>
		<opcode>133</opcode>
		<latency>0</latency>
		<delay>0.3434</delay>
		<module_name>DC_Filter_Add2u9Mul2i258Add2i6u2_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>(( (b + 6ULL) ) * 258ULL + a)</label>
		<unit_area>112.2957</unit_area>
		<comb_area>112.2957</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>105</res_id>
		<opcode>127</opcode>
		<latency>0</latency>
		<delay>0.0394</delay>
		<module_name>DC_Filter_Eqi2u2_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>==</label>
		<unit_area>7.1820</unit_area>
		<comb_area>7.1820</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>144</res_id>
		<opcode>166</opcode>
		<latency>0</latency>
		<delay>0.0394</delay>
		<module_name>DC_Filter_N_Mux_12_2_38_1</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>86.1840</unit_area>
		<comb_area>86.1840</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>104</res_id>
		<opcode>126</opcode>
		<latency>0</latency>
		<delay>0.0394</delay>
		<module_name>DC_Filter_Eqi1u2_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>==</label>
		<unit_area>7.1820</unit_area>
		<comb_area>7.1820</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>146</res_id>
		<opcode>168</opcode>
		<latency>0</latency>
		<delay>0.0515</delay>
		<module_name>DC_Filter_OrReduction_2U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>or_reduce</label>
		<unit_area>4.4460</unit_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>147</res_id>
		<opcode>169</opcode>
		<latency>0</latency>
		<delay>0.0487</delay>
		<module_name>DC_Filter_N_Mux_12_2_39_1</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>93.3660</unit_area>
		<comb_area>93.3660</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>120</res_id>
		<opcode>142</opcode>
		<latency>0</latency>
		<delay>0.2665</delay>
		<module_name>DC_Filter_Add2u2Mul2i3u2_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>(b * 3ULL + a)</label>
		<unit_area>25.6500</unit_area>
		<comb_area>25.6500</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>159</res_id>
		<opcode>181</opcode>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>DC_Filter_ROM_9X4_mask2</module_name>
		<resource_kind>ROM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>148</res_id>
		<opcode>170</opcode>
		<latency>0</latency>
		<delay>0.2546</delay>
		<module_name>DC_Filter_Add_8Ux2U_9U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>59.0121</unit_area>
		<comb_area>59.0121</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>53</res_id>
		<opcode>72</opcode>
		<latency>0</latency>
		<delay>0.0000</delay>
		<module_name>DC_Filter_Mul_12U_3_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>*</label>
		<unit_area>0.0000</unit_area>
		<comb_area>0.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>128</res_id>
		<opcode>150</opcode>
		<latency>0</latency>
		<delay>0.3279</delay>
		<module_name>DC_Filter_Add_12Ux9U_12U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>131.8581</unit_area>
		<comb_area>131.8581</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>149</res_id>
		<opcode>171</opcode>
		<latency>0</latency>
		<delay>0.6184</delay>
		<module_name>DC_Filter_Mul_8Ux4U_12U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>*</label>
		<unit_area>272.7621</unit_area>
		<comb_area>272.7621</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>150</res_id>
		<opcode>172</opcode>
		<latency>0</latency>
		<delay>0.1281</delay>
		<module_name>DC_Filter_N_Mux_12_3_40_1</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(3)</label>
		<unit_area>69.0840</unit_area>
		<comb_area>69.0840</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>151</res_id>
		<opcode>173</opcode>
		<latency>0</latency>
		<delay>0.3318</delay>
		<module_name>DC_Filter_Add_12Ux12U_12U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>153.9684</unit_area>
		<comb_area>153.9684</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>152</res_id>
		<opcode>174</opcode>
		<latency>0</latency>
		<delay>0.0600</delay>
		<module_name>DC_Filter_N_Mux_12_2_41_1</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>140.9724</unit_area>
		<comb_area>140.9724</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>98</res_id>
		<opcode>120</opcode>
		<latency>0</latency>
		<delay>0.1756</delay>
		<module_name>DC_Filter_Add2i1u8_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>+</label>
		<unit_area>54.7371</unit_area>
		<comb_area>54.7371</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>do_filter_2</thread>
		<source_loc>
			<id>9883</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2698</sub_loc>
		</source_loc>
		<op>
			<id>9884</id>
			<opcode>136</opcode>
			<source_loc>2698</source_loc>
			<port>
				<name>in3</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>7492</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>945,2698</sub_loc>
		</source_loc>
		<op>
			<id>9992</id>
			<opcode>183</opcode>
			<source_loc>7492</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9885</id>
			<opcode>151</opcode>
			<source_loc>2700</source_loc>
			<port>
				<name>in2</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9886</id>
			<opcode>153</opcode>
			<source_loc>2703</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9887</id>
			<opcode>153</opcode>
			<source_loc>2706</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>9888</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2788,2785,2784</sub_loc>
		</source_loc>
		<op>
			<id>9889</id>
			<opcode>141</opcode>
			<source_loc>2788,2785,2784</source_loc>
			<port>
				<name>in3</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>9890</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2779</sub_loc>
		</source_loc>
		<op>
			<id>9891</id>
			<opcode>135</opcode>
			<source_loc>2779</source_loc>
			<port>
				<name>in3</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>7496</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>945,2788</sub_loc>
		</source_loc>
		<op>
			<id>9993</id>
			<opcode>182</opcode>
			<source_loc>7496</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>7495</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>945,2779</sub_loc>
		</source_loc>
		<op>
			<id>9994</id>
			<opcode>183</opcode>
			<source_loc>7495</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9893</id>
			<opcode>151</opcode>
			<source_loc>2789</source_loc>
			<port>
				<name>in2</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>9894</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2792</sub_loc>
		</source_loc>
		<op>
			<id>9895</id>
			<opcode>125</opcode>
			<source_loc>2792</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9896</id>
			<opcode>153</opcode>
			<source_loc>2795</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>9897</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2982,2660</sub_loc>
		</source_loc>
		<op>
			<id>9898</id>
			<opcode>115</opcode>
			<source_loc>2982,2660</source_loc>
			<port>
				<name>in1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>9899</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2993,2667</sub_loc>
		</source_loc>
		<op>
			<id>9900</id>
			<opcode>116</opcode>
			<source_loc>2993,2667</source_loc>
			<port>
				<name>in1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>9902</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2855,2853</sub_loc>
		</source_loc>
		<op>
			<id>9903</id>
			<opcode>140</opcode>
			<source_loc>2855,2853</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>7498</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>945,2855</sub_loc>
		</source_loc>
		<op>
			<id>9995</id>
			<opcode>183</opcode>
			<source_loc>7498</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9904</id>
			<opcode>153</opcode>
			<source_loc>2857</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9905</id>
			<opcode>151</opcode>
			<source_loc>2860</source_loc>
			<port>
				<name>in2</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>9908</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2998,2864</sub_loc>
		</source_loc>
		<op>
			<id>9909</id>
			<opcode>128</opcode>
			<source_loc>2998,2864</source_loc>
			<port>
				<name>in1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>9910</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2815</sub_loc>
		</source_loc>
		<op>
			<id>9911</id>
			<opcode>114</opcode>
			<source_loc>2815</source_loc>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>7507</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>945,2815</sub_loc>
		</source_loc>
		<op>
			<id>9996</id>
			<opcode>183</opcode>
			<source_loc>7507</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>9912</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2823</sub_loc>
		</source_loc>
		<op>
			<id>9913</id>
			<opcode>117</opcode>
			<source_loc>2823</source_loc>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>7508</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>945,2823</sub_loc>
		</source_loc>
		<op>
			<id>9997</id>
			<opcode>183</opcode>
			<source_loc>7508</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>9918</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2831</sub_loc>
		</source_loc>
		<op>
			<id>9922</id>
			<opcode>121</opcode>
			<source_loc>2831</source_loc>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>7509</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>945,2831</sub_loc>
		</source_loc>
		<op>
			<id>9998</id>
			<opcode>183</opcode>
			<source_loc>7509</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9924</id>
			<opcode>151</opcode>
			<source_loc>2833</source_loc>
			<port>
				<name>in2</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>9925</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2992,2837</sub_loc>
		</source_loc>
		<op>
			<id>9926</id>
			<opcode>128</opcode>
			<source_loc>2992,2837</source_loc>
			<port>
				<name>in1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>9927</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2733</sub_loc>
		</source_loc>
		<op>
			<id>9928</id>
			<opcode>122</opcode>
			<source_loc>2733</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>7520</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>945,2733</sub_loc>
		</source_loc>
		<op>
			<id>9999</id>
			<opcode>183</opcode>
			<source_loc>7520</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>9929</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2741</sub_loc>
		</source_loc>
		<op>
			<id>9930</id>
			<opcode>132</opcode>
			<source_loc>2741</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>7521</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>945,2741</sub_loc>
		</source_loc>
		<op>
			<id>10000</id>
			<opcode>183</opcode>
			<source_loc>7521</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>9931</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2749</sub_loc>
		</source_loc>
		<op>
			<id>9932</id>
			<opcode>133</opcode>
			<source_loc>2749</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>7522</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>945,2749</sub_loc>
		</source_loc>
		<op>
			<id>10001</id>
			<opcode>183</opcode>
			<source_loc>7522</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9933</id>
			<opcode>151</opcode>
			<source_loc>2751</source_loc>
			<port>
				<name>in2</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9934</id>
			<opcode>153</opcode>
			<source_loc>2754</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>9935</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2880</sub_loc>
		</source_loc>
		<op>
			<id>9936</id>
			<opcode>127</opcode>
			<source_loc>2880</source_loc>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>9937</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2880,2881</sub_loc>
		</source_loc>
		<op>
			<id>9938</id>
			<opcode>166</opcode>
			<source_loc>2880,2881</source_loc>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>9939</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2880</sub_loc>
		</source_loc>
		<op>
			<id>9940</id>
			<opcode>126</opcode>
			<source_loc>2880</source_loc>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>9941</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2880,2881</sub_loc>
		</source_loc>
		<op>
			<id>9942</id>
			<opcode>166</opcode>
			<source_loc>2880,2881</source_loc>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9943</id>
			<opcode>168</opcode>
			<source_loc>2880</source_loc>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>9944</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2880,2881</sub_loc>
		</source_loc>
		<op>
			<id>9945</id>
			<opcode>169</opcode>
			<source_loc>2880,2881</source_loc>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9946</id>
			<opcode>153</opcode>
			<source_loc>2882</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>9947</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18258</sub_loc>
		</source_loc>
		<op>
			<id>9948</id>
			<opcode>142</opcode>
			<source_loc>18258</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>10002</id>
			<opcode>181</opcode>
			<source_loc>18258</source_loc>
			<port>
				<name>in1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9950</id>
			<opcode>170</opcode>
			<source_loc>2919</source_loc>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>9951</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2920</sub_loc>
		</source_loc>
		<op>
			<id>9952</id>
			<opcode>142</opcode>
			<source_loc>2920</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>9953</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2920</sub_loc>
		</source_loc>
		<op>
			<id>9954</id>
			<opcode>72</opcode>
			<source_loc>2920</source_loc>
			<port>
				<name>in1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9955</id>
			<opcode>150</opcode>
			<source_loc>2920</source_loc>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>7527</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>945,2920</sub_loc>
		</source_loc>
		<op>
			<id>10003</id>
			<opcode>182</opcode>
			<source_loc>7527</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9957</id>
			<opcode>171</opcode>
			<source_loc>2926</source_loc>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>9958</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2911</sub_loc>
		</source_loc>
		<op>
			<id>9959</id>
			<opcode>172</opcode>
			<source_loc>2911</source_loc>
			<port>
				<name>in4</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in3</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9960</id>
			<opcode>173</opcode>
			<source_loc>3005</source_loc>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>9961</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2911</sub_loc>
		</source_loc>
		<op>
			<id>9962</id>
			<opcode>127</opcode>
			<source_loc>2911</source_loc>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9963</id>
			<opcode>174</opcode>
			<source_loc>2911</source_loc>
			<port>
				<name>in3</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>9964</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2911</sub_loc>
		</source_loc>
		<op>
			<id>9965</id>
			<opcode>126</opcode>
			<source_loc>2911</source_loc>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9966</id>
			<opcode>174</opcode>
			<source_loc>2911</source_loc>
			<port>
				<name>in3</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9967</id>
			<opcode>168</opcode>
			<source_loc>2911</source_loc>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9968</id>
			<opcode>174</opcode>
			<source_loc>2911</source_loc>
			<port>
				<name>in3</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9969</id>
			<opcode>153</opcode>
			<source_loc>2927</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9970</id>
			<opcode>153</opcode>
			<source_loc>2930</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>9971</id>
			<opcode>153</opcode>
			<source_loc>2933</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>9972</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2958</sub_loc>
		</source_loc>
		<op>
			<id>9973</id>
			<opcode>120</opcode>
			<source_loc>2958</source_loc>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>162</res_id>
		<opcode>185</opcode>
		<opcode>186</opcode>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>DC_Filter_RAM_2322X8_1</module_name>
		<resource_kind>RAM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>161</res_id>
		<opcode>184</opcode>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>DC_Filter_ROM_9X4_mask1</module_name>
		<resource_kind>ROM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>do_filter_1</thread>
		<source_loc>
			<id>10010</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2293</sub_loc>
		</source_loc>
		<op>
			<id>10011</id>
			<opcode>136</opcode>
			<source_loc>2293</source_loc>
			<port>
				<name>in3</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>7548</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>943,2293</sub_loc>
		</source_loc>
		<op>
			<id>10121</id>
			<opcode>186</opcode>
			<source_loc>7548</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>10012</id>
			<opcode>151</opcode>
			<source_loc>2295</source_loc>
			<port>
				<name>in2</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>10013</id>
			<opcode>153</opcode>
			<source_loc>2298</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>10014</id>
			<opcode>153</opcode>
			<source_loc>2301</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>10015</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2384,2381,2380</sub_loc>
		</source_loc>
		<op>
			<id>10016</id>
			<opcode>141</opcode>
			<source_loc>2384,2381,2380</source_loc>
			<port>
				<name>in3</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>10017</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2375</sub_loc>
		</source_loc>
		<op>
			<id>10018</id>
			<opcode>135</opcode>
			<source_loc>2375</source_loc>
			<port>
				<name>in3</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>7554</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>943,2384</sub_loc>
		</source_loc>
		<op>
			<id>10122</id>
			<opcode>185</opcode>
			<source_loc>7554</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>7553</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>943,2375</sub_loc>
		</source_loc>
		<op>
			<id>10123</id>
			<opcode>186</opcode>
			<source_loc>7553</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>10020</id>
			<opcode>151</opcode>
			<source_loc>2385</source_loc>
			<port>
				<name>in2</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>10021</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2388</sub_loc>
		</source_loc>
		<op>
			<id>10022</id>
			<opcode>125</opcode>
			<source_loc>2388</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>10023</id>
			<opcode>153</opcode>
			<source_loc>2391</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>10024</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2580,2255</sub_loc>
		</source_loc>
		<op>
			<id>10025</id>
			<opcode>115</opcode>
			<source_loc>2580,2255</source_loc>
			<port>
				<name>in1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>10026</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2591,2262</sub_loc>
		</source_loc>
		<op>
			<id>10027</id>
			<opcode>116</opcode>
			<source_loc>2591,2262</source_loc>
			<port>
				<name>in1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>10028</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2451,2449</sub_loc>
		</source_loc>
		<op>
			<id>10029</id>
			<opcode>140</opcode>
			<source_loc>2451,2449</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>7557</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>943,2451</sub_loc>
		</source_loc>
		<op>
			<id>10124</id>
			<opcode>186</opcode>
			<source_loc>7557</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>10030</id>
			<opcode>153</opcode>
			<source_loc>2453</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>10031</id>
			<opcode>151</opcode>
			<source_loc>2456</source_loc>
			<port>
				<name>in2</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>10032</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2596,2460</sub_loc>
		</source_loc>
		<op>
			<id>10033</id>
			<opcode>128</opcode>
			<source_loc>2596,2460</source_loc>
			<port>
				<name>in1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>10034</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2411</sub_loc>
		</source_loc>
		<op>
			<id>10035</id>
			<opcode>114</opcode>
			<source_loc>2411</source_loc>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>7566</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>943,2411</sub_loc>
		</source_loc>
		<op>
			<id>10125</id>
			<opcode>186</opcode>
			<source_loc>7566</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>10040</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2419</sub_loc>
		</source_loc>
		<op>
			<id>10041</id>
			<opcode>117</opcode>
			<source_loc>2419</source_loc>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>7567</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>943,2419</sub_loc>
		</source_loc>
		<op>
			<id>10126</id>
			<opcode>186</opcode>
			<source_loc>7567</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>10042</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2427</sub_loc>
		</source_loc>
		<op>
			<id>10043</id>
			<opcode>121</opcode>
			<source_loc>2427</source_loc>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>7568</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>943,2427</sub_loc>
		</source_loc>
		<op>
			<id>10127</id>
			<opcode>186</opcode>
			<source_loc>7568</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>10044</id>
			<opcode>151</opcode>
			<source_loc>2429</source_loc>
			<port>
				<name>in2</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>10045</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2590,2433</sub_loc>
		</source_loc>
		<op>
			<id>10046</id>
			<opcode>128</opcode>
			<source_loc>2590,2433</source_loc>
			<port>
				<name>in1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>10047</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2329</sub_loc>
		</source_loc>
		<op>
			<id>10051</id>
			<opcode>122</opcode>
			<source_loc>2329</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>7579</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>943,2329</sub_loc>
		</source_loc>
		<op>
			<id>10128</id>
			<opcode>186</opcode>
			<source_loc>7579</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>10052</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2337</sub_loc>
		</source_loc>
		<op>
			<id>10053</id>
			<opcode>132</opcode>
			<source_loc>2337</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>7580</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>943,2337</sub_loc>
		</source_loc>
		<op>
			<id>10129</id>
			<opcode>186</opcode>
			<source_loc>7580</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>10054</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2345</sub_loc>
		</source_loc>
		<op>
			<id>10061</id>
			<opcode>133</opcode>
			<source_loc>2345</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>7581</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>943,2345</sub_loc>
		</source_loc>
		<op>
			<id>10130</id>
			<opcode>186</opcode>
			<source_loc>7581</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>10062</id>
			<opcode>151</opcode>
			<source_loc>2347</source_loc>
			<port>
				<name>in2</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>10063</id>
			<opcode>153</opcode>
			<source_loc>2350</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>10064</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2476</sub_loc>
		</source_loc>
		<op>
			<id>10065</id>
			<opcode>127</opcode>
			<source_loc>2476</source_loc>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>10066</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2476,2477</sub_loc>
		</source_loc>
		<op>
			<id>10067</id>
			<opcode>166</opcode>
			<source_loc>2476,2477</source_loc>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>10068</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2476</sub_loc>
		</source_loc>
		<op>
			<id>10069</id>
			<opcode>126</opcode>
			<source_loc>2476</source_loc>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>10070</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2476,2477</sub_loc>
		</source_loc>
		<op>
			<id>10071</id>
			<opcode>166</opcode>
			<source_loc>2476,2477</source_loc>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>10072</id>
			<opcode>168</opcode>
			<source_loc>2476</source_loc>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>10073</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2476,2477</sub_loc>
		</source_loc>
		<op>
			<id>10074</id>
			<opcode>169</opcode>
			<source_loc>2476,2477</source_loc>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>10075</id>
			<opcode>153</opcode>
			<source_loc>2478</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>10076</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18498</sub_loc>
		</source_loc>
		<op>
			<id>10077</id>
			<opcode>142</opcode>
			<source_loc>18498</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>10131</id>
			<opcode>184</opcode>
			<source_loc>18498</source_loc>
			<port>
				<name>in1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>10079</id>
			<opcode>170</opcode>
			<source_loc>2516</source_loc>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>10080</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2517</sub_loc>
		</source_loc>
		<op>
			<id>10081</id>
			<opcode>142</opcode>
			<source_loc>2517</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>10082</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2517</sub_loc>
		</source_loc>
		<op>
			<id>10083</id>
			<opcode>72</opcode>
			<source_loc>2517</source_loc>
			<port>
				<name>in1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>10084</id>
			<opcode>150</opcode>
			<source_loc>2517</source_loc>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>7586</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>943,2517</sub_loc>
		</source_loc>
		<op>
			<id>10132</id>
			<opcode>185</opcode>
			<source_loc>7586</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>10086</id>
			<opcode>171</opcode>
			<source_loc>2523</source_loc>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>10087</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2508</sub_loc>
		</source_loc>
		<op>
			<id>10088</id>
			<opcode>172</opcode>
			<source_loc>2508</source_loc>
			<port>
				<name>in4</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in3</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>10089</id>
			<opcode>173</opcode>
			<source_loc>2603</source_loc>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>10090</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2508</sub_loc>
		</source_loc>
		<op>
			<id>10091</id>
			<opcode>127</opcode>
			<source_loc>2508</source_loc>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>10092</id>
			<opcode>174</opcode>
			<source_loc>2508</source_loc>
			<port>
				<name>in3</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>10093</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2508</sub_loc>
		</source_loc>
		<op>
			<id>10094</id>
			<opcode>126</opcode>
			<source_loc>2508</source_loc>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>10095</id>
			<opcode>174</opcode>
			<source_loc>2508</source_loc>
			<port>
				<name>in3</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>10096</id>
			<opcode>168</opcode>
			<source_loc>2508</source_loc>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>10097</id>
			<opcode>174</opcode>
			<source_loc>2508</source_loc>
			<port>
				<name>in3</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>10098</id>
			<opcode>153</opcode>
			<source_loc>2524</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>10099</id>
			<opcode>153</opcode>
			<source_loc>2527</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>10100</id>
			<opcode>153</opcode>
			<source_loc>2530</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>10101</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2556</sub_loc>
		</source_loc>
		<op>
			<id>10102</id>
			<opcode>120</opcode>
			<source_loc>2556</source_loc>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>154</res_id>
		<opcode>176</opcode>
		<latency>0</latency>
		<delay>0.1016</delay>
		<module_name>DC_Filter_gen_busy_r_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_DPOPT</module_origin>
		<unit_area>17.7840</unit_area>
		<comb_area>17.7840</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_busy_0</thread>
		<op>
			<id>10139</id>
			<opcode>176</opcode>
			<source_loc>13407,13406,13405,13404,20207,13436,13437,13438,13440,13439,6416,13434,13467,13470,13469,13468,13466,13479,13480,13482,13481</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>123</res_id>
		<opcode>145</opcode>
		<latency>0</latency>
		<delay>0.0600</delay>
		<module_name>DC_Filter_N_Muxb_1_2_33_1</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>MUX(2)</label>
		<unit_area>11.7477</unit_area>
		<comb_area>11.7477</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_unvalidated_req_0</thread>
		<op>
			<id>10140</id>
			<opcode>145</opcode>
			<source_loc>20209</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>155</res_id>
		<opcode>177</opcode>
		<latency>0</latency>
		<delay>0.0456</delay>
		<module_name>DC_Filter_And_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&amp;</label>
		<unit_area>8.8920</unit_area>
		<comb_area>8.8920</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_do_stall_reg_full_0</thread>
		<op>
			<id>10141</id>
			<opcode>177</opcode>
			<source_loc>12880</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_do_reg_vld_0</thread>
		<op>
			<id>10142</id>
			<opcode>145</opcode>
			<source_loc>20210</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>156</res_id>
		<opcode>178</opcode>
		<latency>0</latency>
		<delay>0.0515</delay>
		<module_name>DC_Filter_Or_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>|</label>
		<unit_area>4.4460</unit_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_vld_0</thread>
		<op>
			<id>10143</id>
			<opcode>178</opcode>
			<source_loc>12343</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_unacked_req_0</thread>
	</pm_ops>
	<pm_ops>
		<thread>gen_stalling_0</thread>
		<op>
			<id>10144</id>
			<opcode>177</opcode>
			<source_loc>12151</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>157</res_id>
		<opcode>179</opcode>
		<latency>0</latency>
		<delay>0.0708</delay>
		<module_name>DC_Filter_Xor_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>^</label>
		<unit_area>4.4460</unit_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_active_0</thread>
		<op>
			<id>10145</id>
			<opcode>179</opcode>
			<source_loc>12061</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_prev_trig_reg_0</thread>
	</pm_ops>
	<resource>
		<res_id>158</res_id>
		<opcode>180</opcode>
		<latency>0</latency>
		<delay>0.0194</delay>
		<module_name>DC_Filter_Not_1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>!</label>
		<unit_area>4.1040</unit_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_next_trig_reg_0</thread>
		<op>
			<id>10146</id>
			<opcode>180</opcode>
			<source_loc>11721</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_busy_1</thread>
		<op>
			<id>10147</id>
			<opcode>176</opcode>
			<source_loc>11613,11612,11611,11610,20211,11642,11643,11644,11646,11645,6432,11640,11673,11676,11675,11674,11672,11685,11686,11688,11687</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_unvalidated_req_1</thread>
		<op>
			<id>10148</id>
			<opcode>145</opcode>
			<source_loc>20213</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_do_stall_reg_full_1</thread>
		<op>
			<id>10149</id>
			<opcode>177</opcode>
			<source_loc>10726</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_do_reg_vld_1</thread>
		<op>
			<id>10150</id>
			<opcode>145</opcode>
			<source_loc>20214</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_vld_1</thread>
		<op>
			<id>10151</id>
			<opcode>178</opcode>
			<source_loc>9575</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_unacked_req_1</thread>
	</pm_ops>
	<pm_ops>
		<thread>gen_stalling_1</thread>
		<op>
			<id>10152</id>
			<opcode>177</opcode>
			<source_loc>9079</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_active_1</thread>
		<op>
			<id>10153</id>
			<opcode>179</opcode>
			<source_loc>8928</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_prev_trig_reg_1</thread>
	</pm_ops>
	<pm_ops>
		<thread>gen_next_trig_reg_1</thread>
		<op>
			<id>10154</id>
			<opcode>180</opcode>
			<source_loc>8280</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<phase_complete>pm</phase_complete>
	<message>
		<code_num>815</code_num>
		<severity>NOTE</severity>
		<message_text>The memory has 2322 more words than the array can use.</message_text>
		<phase>sched</phase>
		<order>59</order>
	</message>
	<message>
		<code_num>815</code_num>
		<severity>NOTE</severity>
		<message_text>The memory has 2322 more words than the array can use.</message_text>
		<phase>sched</phase>
		<order>60</order>
	</message>
	<message>
		<code_num>815</code_num>
		<severity>NOTE</severity>
		<message_text>The memory has 9 more words than the array can use.</message_text>
		<phase>sched</phase>
		<order>61</order>
	</message>
	<message>
		<code_num>815</code_num>
		<severity>NOTE</severity>
		<message_text>The memory has 2322 more words than the array can use.</message_text>
		<phase>sched</phase>
		<order>62</order>
	</message>
	<message>
		<code_num>815</code_num>
		<severity>NOTE</severity>
		<message_text>The memory has 2322 more words than the array can use.</message_text>
		<phase>sched</phase>
		<order>63</order>
	</message>
	<message>
		<code_num>815</code_num>
		<severity>NOTE</severity>
		<message_text>The memory has 9 more words than the array can use.</message_text>
		<phase>sched</phase>
		<order>64</order>
	</message>
	<message>
		<code_num>2588</code_num>
		<severity>WARNING</severity>
		<message_text>The HLS_SET_OUTPUT_OPTIONS directive has been applied to non-output 'i_rgb_inside.m_use_stall_reg_ip' and will be ignored.
</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>1701</source_line>
		<phase>sched</phase>
		<order>5</order>
	</message>
	<message>
		<code_num>847</code_num>
		<severity>WARNING</severity>
		<message_text>An input delay was not specified for &quot;i_rgb_inside.data&quot;. A value of 0.114ns ( Clk-&gt;Q ), will be used as the input delay.</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>494</source_line>
		<phase>sched</phase>
		<order>6</order>
	</message>
	<message>
		<code_num>2588</code_num>
		<severity>WARNING</severity>
		<message_text>The HLS_SET_OUTPUT_OPTIONS directive has been applied to non-output 'i_rgb.m_use_stall_reg_ip' and will be ignored.
</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>1701</source_line>
		<phase>sched</phase>
		<order>7</order>
	</message>
	<message>
		<code_num>847</code_num>
		<severity>WARNING</severity>
		<message_text>An input delay was not specified for &quot;i_rgb.data&quot;. A value of 0.114ns ( Clk-&gt;Q ), will be used as the input delay.</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>494</source_line>
		<phase>sched</phase>
		<order>8</order>
	</message>
	<message>
		<code_num>847</code_num>
		<severity>WARNING</severity>
		<message_text>An input delay was not specified for &quot;i_rgb.vld&quot;. A value of 0.114ns ( Clk-&gt;Q ), will be used as the input delay.</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>493</source_line>
		<phase>sched</phase>
		<order>9</order>
	</message>
	<message>
		<code_num>847</code_num>
		<severity>WARNING</severity>
		<message_text>An input delay was not specified for &quot;i_rst&quot;. A value of 0.114ns ( Clk-&gt;Q ), will be used as the input delay.</message_text>
		<source_path>../DC_Filter.h</source_path>
		<source_line>18</source_line>
		<phase>sched</phase>
		<order>10</order>
	</message>
	<message>
		<code_num>847</code_num>
		<severity>WARNING</severity>
		<message_text>An input delay was not specified for &quot;o_result.busy&quot;. A value of 0.114ns ( Clk-&gt;Q ), will be used as the input delay.</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>4307</source_line>
		<phase>sched</phase>
		<order>11</order>
	</message>
	<message>
		<code_num>847</code_num>
		<severity>WARNING</severity>
		<message_text>An input delay was not specified for &quot;i_rgb_inside.vld&quot;. A value of 0.114ns ( Clk-&gt;Q ), will be used as the input delay.</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>493</source_line>
		<phase>sched</phase>
		<order>12</order>
	</message>
	<message>
		<code_num>847</code_num>
		<severity>WARNING</severity>
		<message_text>An input delay was not specified for &quot;o_rgb_inside.busy&quot;. A value of 0.114ns ( Clk-&gt;Q ), will be used as the input delay.</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>4307</source_line>
		<phase>sched</phase>
		<order>13</order>
	</message>
	<sched_order>
		<thread>gen_prev_trig_reg_0</thread>
		<value>1</value>
	</sched_order>
	<sched_order>
		<thread>gen_prev_trig_reg_1</thread>
		<value>2</value>
	</sched_order>
	<sched_order>
		<thread>gen_active_0</thread>
		<value>3</value>
	</sched_order>
	<sched_order>
		<thread>gen_vld_0</thread>
		<value>4</value>
	</sched_order>
	<sched_order>
		<thread>gen_next_trig_reg_0</thread>
		<value>5</value>
	</sched_order>
	<sched_order>
		<thread>gen_active_1</thread>
		<value>6</value>
	</sched_order>
	<sched_order>
		<thread>gen_vld_1</thread>
		<value>7</value>
	</sched_order>
	<sched_order>
		<thread>gen_next_trig_reg_1</thread>
		<value>8</value>
	</sched_order>
	<sched_order>
		<thread>gen_unvalidated_req_0</thread>
		<value>9</value>
	</sched_order>
	<sched_order>
		<thread>gen_do_stall_reg_full_0</thread>
		<value>10</value>
	</sched_order>
	<sched_order>
		<thread>do_filter_1</thread>
		<value>11</value>
	</sched_order>
	<sched_order>
		<thread>gen_stalling_1</thread>
		<value>12</value>
	</sched_order>
	<sched_order>
		<thread>gen_unacked_req_1</thread>
		<value>13</value>
	</sched_order>
	<sched_order>
		<thread>gen_do_reg_vld_0</thread>
		<value>14</value>
	</sched_order>
	<sched_order>
		<thread>gen_unacked_req_0</thread>
		<value>15</value>
	</sched_order>
	<sched_order>
		<thread>gen_stalling_0</thread>
		<value>16</value>
	</sched_order>
	<sched_order>
		<thread>gen_unvalidated_req_1</thread>
		<value>17</value>
	</sched_order>
	<sched_order>
		<thread>gen_do_stall_reg_full_1</thread>
		<value>18</value>
	</sched_order>
	<sched_order>
		<thread>do_filter_2</thread>
		<value>19</value>
	</sched_order>
	<sched_order>
		<thread>gen_do_reg_vld_1</thread>
		<value>20</value>
	</sched_order>
	<sched_order>
		<thread>gen_busy_0</thread>
		<value>21</value>
	</sched_order>
	<sched_order>
		<thread>gen_busy_1</thread>
		<value>22</value>
	</sched_order>
	<source_loc>
		<id>10161</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>12048</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr</path>
		<name>pre_sched</name>
		<thread>gen_prev_trig_reg_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_prev_trig_reg_0</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_prev_trig_reg_0</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_prev_trig_reg_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_prev_trig_reg_0</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_prev_trig_reg_0</thread>
		<io_op>
			<id>10162</id>
			<source_loc>12045</source_loc>
			<order>1</order>
			<sig_name>o_result_m_req_m_prev_trig_req</sig_name>
			<label>o_result.m_req.m_prev_trig_req:o_result_m_req_m_prev_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>0</id>
				<op_kind>output</op_kind>
				<object>o_result_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>10163</id>
			<source_loc>12049</source_loc>
			<order>2</order>
			<sig_name>o_result_m_req_m_trig_req</sig_name>
			<label>o_result.m_req.m_trig_req:o_result_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>1</id>
				<op_kind>input</op_kind>
				<object>o_result_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>10164</id>
			<source_loc>10161</source_loc>
			<order>3</order>
			<sig_name>o_result_m_req_m_prev_trig_req</sig_name>
			<label>m_prev_trig_req:o_result_m_req_m_prev_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>2</id>
				<op_kind>output</op_kind>
				<object>o_result_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr</path>
		<name>post_sched</name>
		<thread>gen_prev_trig_reg_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_prev_trig_reg_0</thread>
		<timing_path>
			<name>gen_prev_trig_reg_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_prev_trig_req</port_name>
				<state>17</state>
				<source_loc>10164</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_trig_req</port_name>
				<state>17</state>
				<source_loc>10163</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_prev_trig_req</port_name>
				<state>11</state>
				<source_loc>10162</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_prev_trig_reg_0</thread>
		<timing_path>
			<name>gen_prev_trig_reg_0_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_prev_trig_reg_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_0_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_prev_trig_reg_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_prev_trig_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_0_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_prev_trig_reg_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_prev_trig_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_prev_trig_reg_0</thread>
		<reg_op>
			<id>10168</id>
			<source_loc>10162</source_loc>
			<name>o_result_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>o_result_m_req_m_prev_trig_req</instance_name>
			<op>
				<id>0</id>
				<op_kind>reg</op_kind>
				<object>o_result_m_req_m_prev_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>10169</id>
			<source_loc>10164</source_loc>
			<name>o_result_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>o_result_m_req_m_prev_trig_req</instance_name>
			<op>
				<id>2</id>
				<op_kind>reg</op_kind>
				<object>o_result_m_req_m_prev_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_prev_trig_reg_0</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6360</source_loc>
		<loop>
			<id>129</id>
			<thread>gen_prev_trig_reg_0</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1339</source_line>
			<source_loc>18892</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_prev_trig_reg_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>129</id>
			<thread>gen_prev_trig_reg_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6429</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>10170</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>8915</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.1</path>
		<name>pre_sched</name>
		<thread>gen_prev_trig_reg_1</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_prev_trig_reg_1</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_prev_trig_reg_1</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_prev_trig_reg_1</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_prev_trig_reg_1</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_prev_trig_reg_1</thread>
		<io_op>
			<id>10171</id>
			<source_loc>8912</source_loc>
			<order>1</order>
			<sig_name>o_rgb_inside_m_req_m_prev_trig_req</sig_name>
			<label>o_rgb_inside.m_req.m_prev_trig_req:o_rgb_inside_m_req_m_prev_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>3</id>
				<op_kind>output</op_kind>
				<object>o_rgb_inside_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>10172</id>
			<source_loc>8916</source_loc>
			<order>2</order>
			<sig_name>o_rgb_inside_m_req_m_trig_req</sig_name>
			<label>o_rgb_inside.m_req.m_trig_req:o_rgb_inside_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>4</id>
				<op_kind>input</op_kind>
				<object>o_rgb_inside_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>10173</id>
			<source_loc>10170</source_loc>
			<order>3</order>
			<sig_name>o_rgb_inside_m_req_m_prev_trig_req</sig_name>
			<label>m_prev_trig_req:o_rgb_inside_m_req_m_prev_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>5</id>
				<op_kind>output</op_kind>
				<object>o_rgb_inside_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.1</path>
		<name>post_sched</name>
		<thread>gen_prev_trig_reg_1</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_prev_trig_reg_1</thread>
		<timing_path>
			<name>gen_prev_trig_reg_1_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_req_m_prev_trig_req</port_name>
				<state>17</state>
				<source_loc>10173</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_1_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_req_m_trig_req</port_name>
				<state>17</state>
				<source_loc>10172</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_1_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_req_m_prev_trig_req</port_name>
				<state>11</state>
				<source_loc>10171</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_prev_trig_reg_1</thread>
		<timing_path>
			<name>gen_prev_trig_reg_1_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_prev_trig_reg_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_req_m_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_1_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_prev_trig_reg_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_req_m_prev_trig_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_1_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_prev_trig_reg_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_req_m_prev_trig_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_prev_trig_reg_1</thread>
		<reg_op>
			<id>10177</id>
			<source_loc>10171</source_loc>
			<name>o_rgb_inside_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>o_rgb_inside_m_req_m_prev_trig_req</instance_name>
			<op>
				<id>3</id>
				<op_kind>reg</op_kind>
				<object>o_rgb_inside_m_req_m_prev_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>10178</id>
			<source_loc>10173</source_loc>
			<name>o_rgb_inside_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>o_rgb_inside_m_req_m_prev_trig_req</instance_name>
			<op>
				<id>5</id>
				<op_kind>reg</op_kind>
				<object>o_rgb_inside_m_req_m_prev_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_prev_trig_reg_1</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6360</source_loc>
		<loop>
			<id>168</id>
			<thread>gen_prev_trig_reg_1</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1339</source_line>
			<source_loc>18907</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_prev_trig_reg_1</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>168</id>
			<thread>gen_prev_trig_reg_1</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6445</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>10179</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>12053,12053</sub_loc>
	</source_loc>
	<source_loc>
		<id>10180</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13355</opcode>
		<sub_loc>12053,12053</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.2</path>
		<name>pre_sched</name>
		<thread>gen_active_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_active_0</thread>
		<value>4</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_active_0</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_active_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_active_0</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_active_0</thread>
		<io_op>
			<id>10183</id>
			<source_loc>12059</source_loc>
			<order>1</order>
			<sig_name>o_result_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_result_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>6</id>
				<op_kind>input</op_kind>
				<object>o_result_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>10184</id>
			<source_loc>12060</source_loc>
			<order>2</order>
			<sig_name>o_result_m_req_m_prev_trig_req</sig_name>
			<label>m_prev_trig_req:o_result_m_req_m_prev_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>7</id>
				<op_kind>input</op_kind>
				<object>o_result_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>10185</id>
			<source_loc>10145</source_loc>
			<order>3</order>
			<instance_name>DC_Filter_Xor_1Ux1U_1U_1_1</instance_name>
			<opcode>179</opcode>
			<label>^</label>
			<op>
				<id>8</id>
				<op_kind>xor</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1848000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>10186</id>
			<source_loc>10180</source_loc>
			<order>4</order>
			<sig_name>o_result_m_req_active_s</sig_name>
			<label>o_result.m_req_active:o_result_m_req_active_s:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>9</id>
				<op_kind>output</op_kind>
				<object>o_result_m_req_active_s</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2503000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.2</path>
		<name>post_sched</name>
		<thread>gen_active_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_active_0</thread>
		<timing_path>
			<name>gen_active_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_m_req_m_prev_trig_req</port_name>
				<state>9</state>
				<source_loc>10184</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0708</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_active_s</port_name>
				<state>9</state>
				<source_loc>10186</source_loc>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_m_req_m_trig_req</port_name>
				<state>9</state>
				<source_loc>10183</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0708</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_active_s</port_name>
				<state>9</state>
				<source_loc>10186</source_loc>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_prev_trig_req</port_name>
				<state>9</state>
				<source_loc>10184</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_0_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_trig_req</port_name>
				<state>9</state>
				<source_loc>10183</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_active_0</thread>
		<timing_path>
			<name>gen_active_0_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_m_req_m_prev_trig_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0708</delay>
				<instance_name>DC_Filter_Xor_1Ux1U_1U_1_1</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_active_s</port_name>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_0_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_m_req_m_trig_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0708</delay>
				<instance_name>DC_Filter_Xor_1Ux1U_1U_1_1</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_active_s</port_name>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_0_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_prev_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_0_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_active_0</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_active_0</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6360</source_loc>
		<loop>
			<id>126</id>
			<thread>gen_active_0</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1328</source_line>
			<source_loc>18891</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_active_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>126</id>
			<thread>gen_active_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6428</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>10189</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>12340,12340</sub_loc>
	</source_loc>
	<source_loc>
		<id>10190</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13226</opcode>
		<sub_loc>12340,12340</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.3</path>
		<name>pre_sched</name>
		<thread>gen_vld_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_vld_0</thread>
		<value>4</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_vld_0</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_vld_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<resource>
		<res_id>88</res_id>
		<opcode>110</opcode>
		<latency>0</latency>
		<delay>0.0696</delay>
		<module_name>DC_Filter_Or_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>|</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_vld_0</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_vld_0</thread>
		<io_op>
			<id>10193</id>
			<source_loc>12341</source_loc>
			<order>1</order>
			<sig_name>o_result_m_unacked_req</sig_name>
			<label>o_result.m_unacked_req:o_result_m_unacked_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>12</id>
				<op_kind>input</op_kind>
				<object>o_result_m_unacked_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>10194</id>
			<source_loc>12342</source_loc>
			<order>2</order>
			<sig_name>o_result_m_req_active_s</sig_name>
			<label>m_req_active:o_result_m_req_active_s:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>13</id>
				<op_kind>input</op_kind>
				<object>o_result_m_req_active_s</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1848000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>10195</id>
			<source_loc>10143</source_loc>
			<order>3</order>
			<instance_name>DC_Filter_Or_1Ux1U_1U_4_2</instance_name>
			<opcode>178</opcode>
			<label>|</label>
			<op>
				<id>14</id>
				<op_kind>or</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2363000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>10196</id>
			<source_loc>10190</source_loc>
			<order>4</order>
			<sig_name>o_result_vld</sig_name>
			<label>o_result.vld:o_result_vld:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>15</id>
				<op_kind>output</op_kind>
				<object>o_result_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3018000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.3</path>
		<name>post_sched</name>
		<thread>gen_vld_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_vld_0</thread>
		<timing_path>
			<name>gen_vld_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8152</delay>
				<port_name>o_result_m_req_active_s</port_name>
				<state>9</state>
				<source_loc>10194</source_loc>
			</path_node>
			<delay>9.8152</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1848</delay>
				<port_name>o_result_m_req_active_s</port_name>
				<state>9</state>
				<source_loc>10194</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0515</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_vld</port_name>
				<state>9</state>
				<source_loc>10196</source_loc>
			</path_node>
			<delay>0.3018</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_m_unacked_req</port_name>
				<state>9</state>
				<source_loc>10193</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0515</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_vld</port_name>
				<state>9</state>
				<source_loc>10196</source_loc>
			</path_node>
			<delay>0.2310</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_0_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_unacked_req</port_name>
				<state>9</state>
				<source_loc>10193</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_vld_0</thread>
		<timing_path>
			<name>gen_vld_0_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8152</delay>
				<port_name>o_result_m_req_active_s</port_name>
			</path_node>
			<delay>9.8152</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_0_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1848</delay>
				<port_name>o_result_m_req_active_s</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0696</delay>
				<instance_name>DC_Filter_Or_1Ux1U_1U_4_2</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_vld</port_name>
			</path_node>
			<delay>0.3199</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_0_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_m_unacked_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0696</delay>
				<instance_name>DC_Filter_Or_1Ux1U_1U_4_2</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_vld</port_name>
			</path_node>
			<delay>0.2491</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_0_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_unacked_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_vld_0</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_vld_0</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6360</source_loc>
		<loop>
			<id>117</id>
			<thread>gen_vld_0</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5139</source_line>
			<source_loc>18887</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_vld_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>117</id>
			<thread>gen_vld_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6423</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>10202</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>11719,11719</sub_loc>
	</source_loc>
	<source_loc>
		<id>10203</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13295</opcode>
		<sub_loc>11719,11719</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.4</path>
		<name>pre_sched</name>
		<thread>gen_next_trig_reg_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_next_trig_reg_0</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_next_trig_reg_0</thread>
		<value>2</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_next_trig_reg_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_next_trig_reg_0</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_next_trig_reg_0</thread>
		<io_op>
			<id>10205</id>
			<source_loc>11720</source_loc>
			<order>1</order>
			<sig_name>o_result_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_result_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>18</id>
				<op_kind>input</op_kind>
				<object>o_result_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>10206</id>
			<source_loc>10146</source_loc>
			<order>2</order>
			<instance_name>DC_Filter_Not_1U_1U_1_3</instance_name>
			<opcode>180</opcode>
			<label>!</label>
			<op>
				<id>19</id>
				<op_kind>not</op_kind>
				<in_widths>1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1334000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>10207</id>
			<source_loc>10203</source_loc>
			<order>3</order>
			<sig_name>o_result_m_req_m_next_trig_req</sig_name>
			<label>o_result.m_req.m_next_trig_req:o_result_m_req_m_next_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>20</id>
				<op_kind>output</op_kind>
				<object>o_result_m_req_m_next_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1989000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.4</path>
		<name>post_sched</name>
		<thread>gen_next_trig_reg_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_next_trig_reg_0</thread>
		<timing_path>
			<name>gen_next_trig_reg_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_next_trig_reg_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_m_req_m_trig_req</port_name>
				<state>8</state>
				<source_loc>10205</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0194</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_next_trig_req</port_name>
				<state>8</state>
				<source_loc>10207</source_loc>
			</path_node>
			<delay>0.1989</delay>
		</timing_path>
		<timing_path>
			<name>gen_next_trig_reg_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_next_trig_reg_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_trig_req</port_name>
				<state>8</state>
				<source_loc>10205</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_next_trig_reg_0</thread>
		<timing_path>
			<name>gen_next_trig_reg_0_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_next_trig_reg_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_m_req_m_trig_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0194</delay>
				<instance_name>DC_Filter_Not_1U_1U_1_3</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_next_trig_req</port_name>
			</path_node>
			<delay>0.1989</delay>
		</timing_path>
		<timing_path>
			<name>gen_next_trig_reg_0_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_next_trig_reg_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_next_trig_reg_0</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_next_trig_reg_0</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6360</source_loc>
		<loop>
			<id>134</id>
			<thread>gen_next_trig_reg_0</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1365</source_line>
			<source_loc>18894</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_next_trig_reg_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>134</id>
			<thread>gen_next_trig_reg_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6431</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>10210</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>8920,8920</sub_loc>
	</source_loc>
	<source_loc>
		<id>10211</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13399</opcode>
		<sub_loc>8920,8920</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.5</path>
		<name>pre_sched</name>
		<thread>gen_active_1</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_active_1</thread>
		<value>4</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_active_1</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_active_1</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_active_1</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_active_1</thread>
		<io_op>
			<id>10214</id>
			<source_loc>8926</source_loc>
			<order>1</order>
			<sig_name>o_rgb_inside_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_rgb_inside_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>22</id>
				<op_kind>input</op_kind>
				<object>o_rgb_inside_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>10215</id>
			<source_loc>8927</source_loc>
			<order>2</order>
			<sig_name>o_rgb_inside_m_req_m_prev_trig_req</sig_name>
			<label>m_prev_trig_req:o_rgb_inside_m_req_m_prev_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>23</id>
				<op_kind>input</op_kind>
				<object>o_rgb_inside_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>10216</id>
			<source_loc>10153</source_loc>
			<order>3</order>
			<instance_name>DC_Filter_Xor_1Ux1U_1U_1_4</instance_name>
			<opcode>179</opcode>
			<label>^</label>
			<op>
				<id>24</id>
				<op_kind>xor</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1848000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>10217</id>
			<source_loc>10211</source_loc>
			<order>4</order>
			<sig_name>o_rgb_inside_m_req_active_s</sig_name>
			<label>o_rgb_inside.m_req_active:o_rgb_inside_m_req_active_s:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>25</id>
				<op_kind>output</op_kind>
				<object>o_rgb_inside_m_req_active_s</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2503000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.5</path>
		<name>post_sched</name>
		<thread>gen_active_1</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_active_1</thread>
		<timing_path>
			<name>gen_active_1_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_rgb_inside_m_req_m_prev_trig_req</port_name>
				<state>9</state>
				<source_loc>10215</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0708</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_req_active_s</port_name>
				<state>9</state>
				<source_loc>10217</source_loc>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_1_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_rgb_inside_m_req_m_trig_req</port_name>
				<state>9</state>
				<source_loc>10214</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0708</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_req_active_s</port_name>
				<state>9</state>
				<source_loc>10217</source_loc>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_1_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_req_m_prev_trig_req</port_name>
				<state>9</state>
				<source_loc>10215</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_1_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_req_m_trig_req</port_name>
				<state>9</state>
				<source_loc>10214</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_active_1</thread>
		<timing_path>
			<name>gen_active_1_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_rgb_inside_m_req_m_prev_trig_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0708</delay>
				<instance_name>DC_Filter_Xor_1Ux1U_1U_1_4</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_req_active_s</port_name>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_1_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_rgb_inside_m_req_m_trig_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0708</delay>
				<instance_name>DC_Filter_Xor_1Ux1U_1U_1_4</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_req_active_s</port_name>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_1_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_req_m_prev_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_1_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_req_m_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_active_1</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_active_1</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6360</source_loc>
		<loop>
			<id>165</id>
			<thread>gen_active_1</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1328</source_line>
			<source_loc>18906</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_active_1</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>165</id>
			<thread>gen_active_1</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6444</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>10220</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>9572,9572</sub_loc>
	</source_loc>
	<source_loc>
		<id>10221</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13220</opcode>
		<sub_loc>9572,9572</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.6</path>
		<name>pre_sched</name>
		<thread>gen_vld_1</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_vld_1</thread>
		<value>4</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_vld_1</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_vld_1</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_vld_1</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_vld_1</thread>
		<io_op>
			<id>10224</id>
			<source_loc>9573</source_loc>
			<order>1</order>
			<sig_name>o_rgb_inside_m_unacked_req</sig_name>
			<label>o_rgb_inside.m_unacked_req:o_rgb_inside_m_unacked_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>28</id>
				<op_kind>input</op_kind>
				<object>o_rgb_inside_m_unacked_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>10225</id>
			<source_loc>9574</source_loc>
			<order>2</order>
			<sig_name>o_rgb_inside_m_req_active_s</sig_name>
			<label>m_req_active:o_rgb_inside_m_req_active_s:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>29</id>
				<op_kind>input</op_kind>
				<object>o_rgb_inside_m_req_active_s</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1848000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>10226</id>
			<source_loc>10151</source_loc>
			<order>3</order>
			<instance_name>DC_Filter_Or_1Ux1U_1U_4_5</instance_name>
			<opcode>178</opcode>
			<label>|</label>
			<op>
				<id>30</id>
				<op_kind>or</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2363000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>10227</id>
			<source_loc>10221</source_loc>
			<order>4</order>
			<sig_name>o_rgb_inside_vld</sig_name>
			<label>o_rgb_inside.vld:o_rgb_inside_vld:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>31</id>
				<op_kind>output</op_kind>
				<object>o_rgb_inside_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3018000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.6</path>
		<name>post_sched</name>
		<thread>gen_vld_1</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_vld_1</thread>
		<timing_path>
			<name>gen_vld_1_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8152</delay>
				<port_name>o_rgb_inside_m_req_active_s</port_name>
				<state>9</state>
				<source_loc>10225</source_loc>
			</path_node>
			<delay>9.8152</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_1_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1848</delay>
				<port_name>o_rgb_inside_m_req_active_s</port_name>
				<state>9</state>
				<source_loc>10225</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0515</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_vld</port_name>
				<state>9</state>
				<source_loc>10227</source_loc>
			</path_node>
			<delay>0.3018</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_1_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_rgb_inside_m_unacked_req</port_name>
				<state>9</state>
				<source_loc>10224</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0515</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_vld</port_name>
				<state>9</state>
				<source_loc>10227</source_loc>
			</path_node>
			<delay>0.2310</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_1_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_unacked_req</port_name>
				<state>9</state>
				<source_loc>10224</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_vld_1</thread>
		<timing_path>
			<name>gen_vld_1_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8152</delay>
				<port_name>o_rgb_inside_m_req_active_s</port_name>
			</path_node>
			<delay>9.8152</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_1_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1848</delay>
				<port_name>o_rgb_inside_m_req_active_s</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0696</delay>
				<instance_name>DC_Filter_Or_1Ux1U_1U_4_5</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_vld</port_name>
			</path_node>
			<delay>0.3199</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_1_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_rgb_inside_m_unacked_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0696</delay>
				<instance_name>DC_Filter_Or_1Ux1U_1U_4_5</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_vld</port_name>
			</path_node>
			<delay>0.2491</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_1_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_unacked_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_vld_1</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_vld_1</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6360</source_loc>
		<loop>
			<id>156</id>
			<thread>gen_vld_1</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5139</source_line>
			<source_loc>18902</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_vld_1</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>156</id>
			<thread>gen_vld_1</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6439</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>10233</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>8278,8278</sub_loc>
	</source_loc>
	<source_loc>
		<id>10234</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13334</opcode>
		<sub_loc>8278,8278</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.7</path>
		<name>pre_sched</name>
		<thread>gen_next_trig_reg_1</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_next_trig_reg_1</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_next_trig_reg_1</thread>
		<value>2</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_next_trig_reg_1</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_next_trig_reg_1</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_next_trig_reg_1</thread>
		<io_op>
			<id>10236</id>
			<source_loc>8279</source_loc>
			<order>1</order>
			<sig_name>o_rgb_inside_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_rgb_inside_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>34</id>
				<op_kind>input</op_kind>
				<object>o_rgb_inside_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>10237</id>
			<source_loc>10154</source_loc>
			<order>2</order>
			<instance_name>DC_Filter_Not_1U_1U_1_6</instance_name>
			<opcode>180</opcode>
			<label>!</label>
			<op>
				<id>35</id>
				<op_kind>not</op_kind>
				<in_widths>1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1334000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>10239</id>
			<source_loc>10234</source_loc>
			<order>3</order>
			<sig_name>o_rgb_inside_m_req_m_next_trig_req</sig_name>
			<label>o_rgb_inside.m_req.m_next_trig_req:o_rgb_inside_m_req_m_next_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>36</id>
				<op_kind>output</op_kind>
				<object>o_rgb_inside_m_req_m_next_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1989000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.7</path>
		<name>post_sched</name>
		<thread>gen_next_trig_reg_1</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_next_trig_reg_1</thread>
		<timing_path>
			<name>gen_next_trig_reg_1_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_next_trig_reg_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_rgb_inside_m_req_m_trig_req</port_name>
				<state>8</state>
				<source_loc>10236</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0194</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_req_m_next_trig_req</port_name>
				<state>8</state>
				<source_loc>10239</source_loc>
			</path_node>
			<delay>0.1989</delay>
		</timing_path>
		<timing_path>
			<name>gen_next_trig_reg_1_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_next_trig_reg_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_req_m_trig_req</port_name>
				<state>8</state>
				<source_loc>10236</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_next_trig_reg_1</thread>
		<timing_path>
			<name>gen_next_trig_reg_1_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_next_trig_reg_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_rgb_inside_m_req_m_trig_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0194</delay>
				<instance_name>DC_Filter_Not_1U_1U_1_6</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_req_m_next_trig_req</port_name>
			</path_node>
			<delay>0.1989</delay>
		</timing_path>
		<timing_path>
			<name>gen_next_trig_reg_1_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_next_trig_reg_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_req_m_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_next_trig_reg_1</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_next_trig_reg_1</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6360</source_loc>
		<loop>
			<id>173</id>
			<thread>gen_next_trig_reg_1</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1365</source_line>
			<source_loc>18909</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_next_trig_reg_1</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>173</id>
			<thread>gen_next_trig_reg_1</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6447</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>10242</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>13388,13388</sub_loc>
	</source_loc>
	<source_loc>
		<id>10245</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13337</opcode>
		<sub_loc>13388,13388</sub_loc>
	</source_loc>
	<source_loc>
		<id>10247</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19594</sub_loc>
	</source_loc>
	<source_loc>
		<id>10246</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19594</sub_loc>
	</source_loc>
	<source_loc>
		<id>10249</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13388</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.8</path>
		<name>pre_sched</name>
		<thread>gen_unvalidated_req_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_unvalidated_req_0</thread>
		<value>7</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_unvalidated_req_0</thread>
		<value>6</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_unvalidated_req_0</thread>
		<value>11</value>
	</intrinsic_muxing>
	<resource>
		<res_id>39</res_id>
		<opcode>42</opcode>
		<latency>0</latency>
		<delay>0.0900</delay>
		<module_name>DC_Filter_N_Muxb_1_2_33_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>MUX(2)</label>
		<unit_area>2.3940</unit_area>
		<comb_area>2.3940</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_unvalidated_req_0</thread>
		<op>
			<id>10263</id>
			<opcode>42</opcode>
			<source_loc>20209</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_unvalidated_req_0</thread>
		<io_op>
			<id>10256</id>
			<source_loc>13360</source_loc>
			<order>1</order>
			<sig_name>i_rgb_m_unvalidated_req</sig_name>
			<label>i_rgb.m_unvalidated_req:i_rgb_m_unvalidated_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>38</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_unvalidated_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>10257</id>
			<source_loc>19594</source_loc>
			<order>2</order>
			<sig_name>i_rgb_m_unvalidated_req</sig_name>
			<label>m_unvalidated_req:i_rgb_m_unvalidated_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>39</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_unvalidated_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>10258</id>
			<source_loc>10249</source_loc>
			<order>3</order>
			<sig_name>gen_unvalidated_req_0_i_rgb_m_unvalidated_req_next</sig_name>
			<label>i_rgb.m_unvalidated_req:gen_unvalidated_req_0_i_rgb_m_unvalidated_req_next:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>40</id>
				<op_kind>output</op_kind>
				<object>gen_unvalidated_req_0_i_rgb_m_unvalidated_req_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>10259</id>
			<source_loc>13374</source_loc>
			<order>4</order>
			<sig_name>i_rgb_m_busy_req_0</sig_name>
			<label>i_rgb.m_busy_req_0:i_rgb_m_busy_req_0:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>41</id>
				<op_kind>input</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>10260</id>
			<source_loc>13385</source_loc>
			<order>5</order>
			<sig_name>i_rgb_vld</sig_name>
			<label>i_rgb.vld:i_rgb_vld:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>42</id>
				<op_kind>input</op_kind>
				<object>i_rgb_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>10261</id>
			<source_loc>10140</source_loc>
			<order>6</order>
			<instance_name>DC_Filter_N_Muxb_1_2_33_4_7</instance_name>
			<opcode>42</opcode>
			<label>MUX(2)</label>
			<op>
				<id>43</id>
				<op_kind>mux</op_kind>
				<in_widths>1 1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2040000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>10262</id>
			<source_loc>10245</source_loc>
			<order>7</order>
			<sig_name>i_rgb_m_unvalidated_req</sig_name>
			<label>m_unvalidated_req:i_rgb_m_unvalidated_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>44</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_unvalidated_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2695000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.8</path>
		<name>post_sched</name>
		<thread>gen_unvalidated_req_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_unvalidated_req_0</thread>
		<timing_path>
			<name>gen_unvalidated_req_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_vld</port_name>
				<state>18</state>
				<source_loc>10260</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_busy_req_0</port_name>
				<state>18</state>
				<source_loc>10259</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
				<state>15</state>
				<source_loc>13388</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_0_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
				<state>18</state>
				<source_loc>10262</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_0_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
				<state>14</state>
				<source_loc>10248</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_0_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
				<state>12</state>
				<source_loc>10256</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_unvalidated_req_0</thread>
		<timing_path>
			<name>gen_unvalidated_req_0_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_vld</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_0_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_busy_req_0</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_0_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_0_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_0_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_0_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_unvalidated_req_0</thread>
		<reg_op>
			<id>10270</id>
			<source_loc>10256</source_loc>
			<name>i_rgb_m_unvalidated_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>i_rgb_m_unvalidated_req</instance_name>
			<op>
				<id>38</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_unvalidated_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>10271</id>
			<source_loc>10262</source_loc>
			<name>i_rgb_m_unvalidated_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>i_rgb_m_unvalidated_req</instance_name>
			<op>
				<id>44</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_unvalidated_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_unvalidated_req_0</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6360</source_loc>
		<loop>
			<id>101</id>
			<thread>gen_unvalidated_req_0</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1807</source_line>
			<source_loc>18881</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_unvalidated_req_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>101</id>
			<thread>gen_unvalidated_req_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6417</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>10273</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>12877,12877</sub_loc>
	</source_loc>
	<source_loc>
		<id>10274</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13316</opcode>
		<sub_loc>12877,12877</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.9</path>
		<name>pre_sched</name>
		<thread>gen_do_stall_reg_full_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_do_stall_reg_full_0</thread>
		<value>5</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_do_stall_reg_full_0</thread>
		<value>4</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_do_stall_reg_full_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<resource>
		<res_id>87</res_id>
		<opcode>109</opcode>
		<latency>0</latency>
		<delay>0.0714</delay>
		<module_name>DC_Filter_And_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&amp;</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_do_stall_reg_full_0</thread>
		<op>
			<id>10282</id>
			<opcode>109</opcode>
			<source_loc>12880</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_do_stall_reg_full_0</thread>
		<io_op>
			<id>10277</id>
			<source_loc>12870</source_loc>
			<order>1</order>
			<sig_name>i_rgb_m_stall_reg_full</sig_name>
			<label>i_rgb.m_stall_reg_full:i_rgb_m_stall_reg_full:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>48</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_stall_reg_full</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>10278</id>
			<source_loc>12878</source_loc>
			<order>2</order>
			<sig_name>i_rgb_m_data_is_valid</sig_name>
			<label>i_rgb.m_data_is_valid:i_rgb_m_data_is_valid:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>49</id>
				<op_kind>input</op_kind>
				<object>i_rgb_m_data_is_valid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>10279</id>
			<source_loc>12879</source_loc>
			<order>3</order>
			<sig_name>i_rgb_m_stalling</sig_name>
			<label>i_rgb.m_stalling:i_rgb_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>50</id>
				<op_kind>input</op_kind>
				<object>i_rgb_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>10280</id>
			<source_loc>10141</source_loc>
			<order>4</order>
			<instance_name>DC_Filter_And_1Ux1U_1U_4_8</instance_name>
			<opcode>109</opcode>
			<label>&amp;</label>
			<op>
				<id>51</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1854000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>10281</id>
			<source_loc>10274</source_loc>
			<order>5</order>
			<sig_name>i_rgb_m_stall_reg_full</sig_name>
			<label>m_stall_reg_full:i_rgb_m_stall_reg_full:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>52</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_stall_reg_full</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2509000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.9</path>
		<name>post_sched</name>
		<thread>gen_do_stall_reg_full_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_do_stall_reg_full_0</thread>
		<timing_path>
			<name>gen_do_stall_reg_full_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_stalling</port_name>
				<state>17</state>
				<source_loc>10279</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_data_is_valid</port_name>
				<state>17</state>
				<source_loc>10278</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_stall_reg_full</port_name>
				<state>17</state>
				<source_loc>10281</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_0_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_stall_reg_full</port_name>
				<state>11</state>
				<source_loc>10277</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_do_stall_reg_full_0</thread>
		<timing_path>
			<name>gen_do_stall_reg_full_0_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg_full_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_stalling</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_0_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg_full_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_data_is_valid</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_0_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg_full_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_stall_reg_full</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_0_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg_full_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_stall_reg_full</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_do_stall_reg_full_0</thread>
		<reg_op>
			<id>10288</id>
			<source_loc>10277</source_loc>
			<name>i_rgb_m_stall_reg_full</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>i_rgb_m_stall_reg_full</instance_name>
			<op>
				<id>48</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_stall_reg_full</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>10289</id>
			<source_loc>10281</source_loc>
			<name>i_rgb_m_stall_reg_full</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>i_rgb_m_stall_reg_full</instance_name>
			<op>
				<id>52</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_stall_reg_full</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_do_stall_reg_full_0</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6360</source_loc>
		<loop>
			<id>109</id>
			<thread>gen_do_stall_reg_full_0</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1839</source_line>
			<source_loc>18884</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_do_stall_reg_full_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>109</id>
			<thread>gen_do_stall_reg_full_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6420</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<message>
		<code_num>1165</code_num>
		<severity>WARNING</severity>
		<message_text>Ignoring wait statement outside of a protocol block</message_text>
		<source_path>../DC_Filter.cpp</source_path>
		<source_line>51</source_line>
		<phase>sched</phase>
		<order>14</order>
	</message>
	<source_loc>
		<id>7544</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>18684,14180</sub_loc>
	</source_loc>
	<source_loc>
		<id>7545</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>18688,14191</sub_loc>
	</source_loc>
	<source_loc>
		<id>7546</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>18689,14225</sub_loc>
	</source_loc>
	<source_loc>
		<id>10315</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2213,2302</sub_loc>
	</source_loc>
	<source_loc>
		<id>10317</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10315</sub_loc>
	</source_loc>
	<source_loc>
		<id>10316</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10315</sub_loc>
	</source_loc>
	<source_loc>
		<id>10319</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>943,2303</sub_loc>
	</source_loc>
	<source_loc>
		<id>10321</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10319</sub_loc>
	</source_loc>
	<source_loc>
		<id>10320</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10319</sub_loc>
	</source_loc>
	<source_loc>
		<id>10307</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2214,2299</sub_loc>
	</source_loc>
	<source_loc>
		<id>10309</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10307</sub_loc>
	</source_loc>
	<source_loc>
		<id>10308</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10307</sub_loc>
	</source_loc>
	<source_loc>
		<id>10311</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>943,2300</sub_loc>
	</source_loc>
	<source_loc>
		<id>10313</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10311</sub_loc>
	</source_loc>
	<source_loc>
		<id>10312</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10311</sub_loc>
	</source_loc>
	<source_loc>
		<id>10299</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2215,2296</sub_loc>
	</source_loc>
	<source_loc>
		<id>10301</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10299</sub_loc>
	</source_loc>
	<source_loc>
		<id>10300</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10299</sub_loc>
	</source_loc>
	<source_loc>
		<id>10303</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>943,2293</sub_loc>
	</source_loc>
	<source_loc>
		<id>10305</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10303</sub_loc>
	</source_loc>
	<source_loc>
		<id>10304</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10303</sub_loc>
	</source_loc>
	<source_loc>
		<id>10509</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20205,2559</sub_loc>
	</source_loc>
	<source_loc>
		<id>10511</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10509</sub_loc>
	</source_loc>
	<source_loc>
		<id>10510</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10509</sub_loc>
	</source_loc>
	<source_loc>
		<id>10513</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20204,2559</sub_loc>
	</source_loc>
	<source_loc>
		<id>10515</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10513</sub_loc>
	</source_loc>
	<source_loc>
		<id>10514</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10513</sub_loc>
	</source_loc>
	<source_loc>
		<id>10517</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20203,2559</sub_loc>
	</source_loc>
	<source_loc>
		<id>10519</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10517</sub_loc>
	</source_loc>
	<source_loc>
		<id>10518</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10517</sub_loc>
	</source_loc>
	<source_loc>
		<id>10521</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2216,2432</sub_loc>
	</source_loc>
	<source_loc>
		<id>10548</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>2216,18349</sub_loc>
	</source_loc>
	<source_loc>
		<id>10549</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>65</opcode>
		<sub_loc>2216,18349</sub_loc>
	</source_loc>
	<source_loc>
		<id>10523</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10521</sub_loc>
	</source_loc>
	<source_loc>
		<id>10522</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10521</sub_loc>
	</source_loc>
	<source_loc>
		<id>10525</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>943,2559</sub_loc>
	</source_loc>
	<source_loc>
		<id>10425</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>943,2517</sub_loc>
	</source_loc>
	<source_loc>
		<id>10527</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10525</sub_loc>
	</source_loc>
	<source_loc>
		<id>10526</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10525</sub_loc>
	</source_loc>
	<source_loc>
		<id>10433</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>965,2522</sub_loc>
	</source_loc>
	<source_loc>
		<id>10529</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>965,2559</sub_loc>
	</source_loc>
	<source_loc>
		<id>10531</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10529</sub_loc>
	</source_loc>
	<source_loc>
		<id>10530</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10529</sub_loc>
	</source_loc>
	<source_loc>
		<id>7450</id>
		<loc_kind>COMPOUND</loc_kind>
		<sub_loc>19428,2564</sub_loc>
	</source_loc>
	<source_loc>
		<id>7549</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2214,7450</sub_loc>
	</source_loc>
	<source_loc>
		<id>7451</id>
		<loc_kind>COMPOUND</loc_kind>
		<sub_loc>19428,2575</sub_loc>
	</source_loc>
	<source_loc>
		<id>7550</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2213,7451</sub_loc>
	</source_loc>
	<source_loc>
		<id>10339</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>943,2393</sub_loc>
	</source_loc>
	<source_loc>
		<id>10341</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10339</sub_loc>
	</source_loc>
	<source_loc>
		<id>10340</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10339</sub_loc>
	</source_loc>
	<source_loc>
		<id>10343</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2213,2392</sub_loc>
	</source_loc>
	<source_loc>
		<id>10345</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10343</sub_loc>
	</source_loc>
	<source_loc>
		<id>10344</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10343</sub_loc>
	</source_loc>
	<source_loc>
		<id>10331</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>943,2390</sub_loc>
	</source_loc>
	<source_loc>
		<id>10333</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10331</sub_loc>
	</source_loc>
	<source_loc>
		<id>10332</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10331</sub_loc>
	</source_loc>
	<source_loc>
		<id>10335</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2214,2389</sub_loc>
	</source_loc>
	<source_loc>
		<id>10337</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10335</sub_loc>
	</source_loc>
	<source_loc>
		<id>10336</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10335</sub_loc>
	</source_loc>
	<source_loc>
		<id>10323</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>943,2375</sub_loc>
	</source_loc>
	<source_loc>
		<id>10325</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10323</sub_loc>
	</source_loc>
	<source_loc>
		<id>10324</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10323</sub_loc>
	</source_loc>
	<source_loc>
		<id>10327</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2215,2386</sub_loc>
	</source_loc>
	<source_loc>
		<id>10329</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10327</sub_loc>
	</source_loc>
	<source_loc>
		<id>10328</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10327</sub_loc>
	</source_loc>
	<source_loc>
		<id>7455</id>
		<loc_kind>COMPOUND</loc_kind>
		<sub_loc>19420,2592</sub_loc>
	</source_loc>
	<source_loc>
		<id>7555</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2215,7455</sub_loc>
	</source_loc>
	<source_loc>
		<id>10355</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>943,2458</sub_loc>
	</source_loc>
	<source_loc>
		<id>10357</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10355</sub_loc>
	</source_loc>
	<source_loc>
		<id>10356</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10355</sub_loc>
	</source_loc>
	<source_loc>
		<id>10359</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2215,2457</sub_loc>
	</source_loc>
	<source_loc>
		<id>10361</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10359</sub_loc>
	</source_loc>
	<source_loc>
		<id>10360</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10359</sub_loc>
	</source_loc>
	<source_loc>
		<id>10347</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>943,2451</sub_loc>
	</source_loc>
	<source_loc>
		<id>10349</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10347</sub_loc>
	</source_loc>
	<source_loc>
		<id>10348</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10347</sub_loc>
	</source_loc>
	<source_loc>
		<id>10351</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2212,2454</sub_loc>
	</source_loc>
	<source_loc>
		<id>10353</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10351</sub_loc>
	</source_loc>
	<source_loc>
		<id>10352</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10351</sub_loc>
	</source_loc>
	<source_loc>
		<id>10363</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>943,2427</sub_loc>
	</source_loc>
	<source_loc>
		<id>10365</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10363</sub_loc>
	</source_loc>
	<source_loc>
		<id>10364</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10363</sub_loc>
	</source_loc>
	<source_loc>
		<id>10367</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2215,2430</sub_loc>
	</source_loc>
	<source_loc>
		<id>10369</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10367</sub_loc>
	</source_loc>
	<source_loc>
		<id>10368</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10367</sub_loc>
	</source_loc>
	<source_loc>
		<id>7559</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>18684,14522</sub_loc>
	</source_loc>
	<source_loc>
		<id>10291</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>4851,19367</sub_loc>
	</source_loc>
	<source_loc>
		<id>10292</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>938,10291</sub_loc>
	</source_loc>
	<source_loc>
		<id>7561</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2610,19367</sub_loc>
	</source_loc>
	<source_loc>
		<id>7563</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>18684,14611</sub_loc>
	</source_loc>
	<source_loc>
		<id>7541</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>948,14666</sub_loc>
	</source_loc>
	<source_loc>
		<id>10389</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>943,2352</sub_loc>
	</source_loc>
	<source_loc>
		<id>10391</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10389</sub_loc>
	</source_loc>
	<source_loc>
		<id>10390</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10389</sub_loc>
	</source_loc>
	<source_loc>
		<id>10393</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2214,2351</sub_loc>
	</source_loc>
	<source_loc>
		<id>10395</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10393</sub_loc>
	</source_loc>
	<source_loc>
		<id>10394</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10393</sub_loc>
	</source_loc>
	<source_loc>
		<id>10378</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>943,2345</sub_loc>
	</source_loc>
	<source_loc>
		<id>10380</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10378</sub_loc>
	</source_loc>
	<source_loc>
		<id>10379</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10378</sub_loc>
	</source_loc>
	<source_loc>
		<id>10382</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2215,2348</sub_loc>
	</source_loc>
	<source_loc>
		<id>10384</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10382</sub_loc>
	</source_loc>
	<source_loc>
		<id>10383</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10382</sub_loc>
	</source_loc>
	<source_loc>
		<id>7570</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>18684,14300</sub_loc>
	</source_loc>
	<source_loc>
		<id>10293</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>4851,19288</sub_loc>
	</source_loc>
	<source_loc>
		<id>10294</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>938,10293</sub_loc>
	</source_loc>
	<source_loc>
		<id>7572</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2610,19288</sub_loc>
	</source_loc>
	<source_loc>
		<id>7575</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>18684,14389</sub_loc>
	</source_loc>
	<source_loc>
		<id>7578</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>948,14444</sub_loc>
	</source_loc>
	<source_loc>
		<id>10485</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20205,2558</sub_loc>
	</source_loc>
	<source_loc>
		<id>10487</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10485</sub_loc>
	</source_loc>
	<source_loc>
		<id>10486</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10485</sub_loc>
	</source_loc>
	<source_loc>
		<id>10489</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20204,2558</sub_loc>
	</source_loc>
	<source_loc>
		<id>10491</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10489</sub_loc>
	</source_loc>
	<source_loc>
		<id>10490</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10489</sub_loc>
	</source_loc>
	<source_loc>
		<id>10493</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20203,2558</sub_loc>
	</source_loc>
	<source_loc>
		<id>10495</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10493</sub_loc>
	</source_loc>
	<source_loc>
		<id>10494</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10493</sub_loc>
	</source_loc>
	<source_loc>
		<id>10497</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>943,2558</sub_loc>
	</source_loc>
	<source_loc>
		<id>10499</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10497</sub_loc>
	</source_loc>
	<source_loc>
		<id>10498</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10497</sub_loc>
	</source_loc>
	<source_loc>
		<id>10501</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2215,2557</sub_loc>
	</source_loc>
	<source_loc>
		<id>10503</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10501</sub_loc>
	</source_loc>
	<source_loc>
		<id>10502</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10501</sub_loc>
	</source_loc>
	<source_loc>
		<id>10505</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>965,2558</sub_loc>
	</source_loc>
	<source_loc>
		<id>10507</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10505</sub_loc>
	</source_loc>
	<source_loc>
		<id>10506</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10505</sub_loc>
	</source_loc>
	<source_loc>
		<id>10397</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20205,2476</sub_loc>
	</source_loc>
	<source_loc>
		<id>10399</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10397</sub_loc>
	</source_loc>
	<source_loc>
		<id>10398</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10397</sub_loc>
	</source_loc>
	<source_loc>
		<id>10401</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20204,2476</sub_loc>
	</source_loc>
	<source_loc>
		<id>10403</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10401</sub_loc>
	</source_loc>
	<source_loc>
		<id>10402</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10401</sub_loc>
	</source_loc>
	<source_loc>
		<id>10405</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20203,2476</sub_loc>
	</source_loc>
	<source_loc>
		<id>10407</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10405</sub_loc>
	</source_loc>
	<source_loc>
		<id>10406</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10405</sub_loc>
	</source_loc>
	<source_loc>
		<id>10409</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2212,2479</sub_loc>
	</source_loc>
	<source_loc>
		<id>10411</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10409</sub_loc>
	</source_loc>
	<source_loc>
		<id>10410</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10409</sub_loc>
	</source_loc>
	<source_loc>
		<id>10461</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20205,2532</sub_loc>
	</source_loc>
	<source_loc>
		<id>10463</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10461</sub_loc>
	</source_loc>
	<source_loc>
		<id>10462</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10461</sub_loc>
	</source_loc>
	<source_loc>
		<id>10465</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20204,2532</sub_loc>
	</source_loc>
	<source_loc>
		<id>10467</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10465</sub_loc>
	</source_loc>
	<source_loc>
		<id>10466</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10465</sub_loc>
	</source_loc>
	<source_loc>
		<id>10469</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20203,2532</sub_loc>
	</source_loc>
	<source_loc>
		<id>10471</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10469</sub_loc>
	</source_loc>
	<source_loc>
		<id>10470</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10469</sub_loc>
	</source_loc>
	<source_loc>
		<id>10473</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>943,2532</sub_loc>
	</source_loc>
	<source_loc>
		<id>10475</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10473</sub_loc>
	</source_loc>
	<source_loc>
		<id>10474</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10473</sub_loc>
	</source_loc>
	<source_loc>
		<id>10477</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2212,2531</sub_loc>
	</source_loc>
	<source_loc>
		<id>10479</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10477</sub_loc>
	</source_loc>
	<source_loc>
		<id>10478</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10477</sub_loc>
	</source_loc>
	<source_loc>
		<id>10481</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>965,2532</sub_loc>
	</source_loc>
	<source_loc>
		<id>10483</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10481</sub_loc>
	</source_loc>
	<source_loc>
		<id>10482</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10481</sub_loc>
	</source_loc>
	<source_loc>
		<id>10437</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20205,2529</sub_loc>
	</source_loc>
	<source_loc>
		<id>10439</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10437</sub_loc>
	</source_loc>
	<source_loc>
		<id>10438</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10437</sub_loc>
	</source_loc>
	<source_loc>
		<id>10441</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20204,2529</sub_loc>
	</source_loc>
	<source_loc>
		<id>10443</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10441</sub_loc>
	</source_loc>
	<source_loc>
		<id>10442</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10441</sub_loc>
	</source_loc>
	<source_loc>
		<id>10445</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20203,2529</sub_loc>
	</source_loc>
	<source_loc>
		<id>10447</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10445</sub_loc>
	</source_loc>
	<source_loc>
		<id>10446</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10445</sub_loc>
	</source_loc>
	<source_loc>
		<id>10449</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>943,2529</sub_loc>
	</source_loc>
	<source_loc>
		<id>10451</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10449</sub_loc>
	</source_loc>
	<source_loc>
		<id>10450</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10449</sub_loc>
	</source_loc>
	<source_loc>
		<id>10453</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2213,2528</sub_loc>
	</source_loc>
	<source_loc>
		<id>10455</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10453</sub_loc>
	</source_loc>
	<source_loc>
		<id>10454</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10453</sub_loc>
	</source_loc>
	<source_loc>
		<id>10457</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>965,2529</sub_loc>
	</source_loc>
	<source_loc>
		<id>10459</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10457</sub_loc>
	</source_loc>
	<source_loc>
		<id>10458</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10457</sub_loc>
	</source_loc>
	<source_loc>
		<id>10413</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20205,2508</sub_loc>
	</source_loc>
	<source_loc>
		<id>10415</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10413</sub_loc>
	</source_loc>
	<source_loc>
		<id>10414</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10413</sub_loc>
	</source_loc>
	<source_loc>
		<id>10417</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20204,2508</sub_loc>
	</source_loc>
	<source_loc>
		<id>10419</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10417</sub_loc>
	</source_loc>
	<source_loc>
		<id>10418</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10417</sub_loc>
	</source_loc>
	<source_loc>
		<id>10421</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20203,2508</sub_loc>
	</source_loc>
	<source_loc>
		<id>10423</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10421</sub_loc>
	</source_loc>
	<source_loc>
		<id>10422</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10421</sub_loc>
	</source_loc>
	<source_loc>
		<id>10427</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10425</sub_loc>
	</source_loc>
	<source_loc>
		<id>10426</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10425</sub_loc>
	</source_loc>
	<source_loc>
		<id>10429</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2214,2525</sub_loc>
	</source_loc>
	<source_loc>
		<id>10431</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10429</sub_loc>
	</source_loc>
	<source_loc>
		<id>10430</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10429</sub_loc>
	</source_loc>
	<source_loc>
		<id>10435</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10433</sub_loc>
	</source_loc>
	<source_loc>
		<id>10434</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10433</sub_loc>
	</source_loc>
	<source_loc>
		<id>7547</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>957,14904</sub_loc>
	</source_loc>
	<source_loc>
		<id>10295</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>4175,14923</sub_loc>
	</source_loc>
	<source_loc>
		<id>10296</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>941,10295</sub_loc>
	</source_loc>
	<source_loc>
		<id>7594</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>18689,14924</sub_loc>
	</source_loc>
	<source_loc>
		<id>10297</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>5633,19511</sub_loc>
	</source_loc>
	<source_loc>
		<id>10298</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>941,10297</sub_loc>
	</source_loc>
	<source_loc>
		<id>7596</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2610,19511</sub_loc>
	</source_loc>
	<source_loc>
		<id>10542</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>2216,2591</sub_loc>
	</source_loc>
	<source_loc>
		<id>10543</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>65</opcode>
		<sub_loc>2216,2591</sub_loc>
	</source_loc>
	<source_loc>
		<id>10545</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>2216,2580</sub_loc>
	</source_loc>
	<source_loc>
		<id>10546</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>65</opcode>
		<sub_loc>2216,2580</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.10</path>
		<name>pre_sched</name>
		<thread>do_filter_1</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>do_filter_1</thread>
		<value>181</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>do_filter_1</thread>
		<value>97</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>do_filter_1</thread>
		<value>754</value>
	</intrinsic_muxing>
	<resource>
		<res_id>27</res_id>
		<opcode>27</opcode>
		<latency>0</latency>
		<delay>1.0892</delay>
		<module_name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>(( (c * 3ULL + b) ) * 258ULL + a)</label>
		<unit_area>63.2700</unit_area>
		<comb_area>63.2700</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>59</res_id>
		<opcode>80</opcode>
		<latency>0</latency>
		<delay>0.5529</delay>
		<module_name>DC_Filter_Add_9Ux1U_9U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>32.8320</unit_area>
		<comb_area>32.8320</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>61</res_id>
		<opcode>82</opcode>
		<latency>0</latency>
		<delay>0.1353</delay>
		<module_name>DC_Filter_Add_2Ux1U_2U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>6.1560</unit_area>
		<comb_area>6.1560</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>32</res_id>
		<opcode>32</opcode>
		<latency>0</latency>
		<delay>1.0577</delay>
		<module_name>DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>(( (c * 3ULL + (b + 1ULL)) ) * 258ULL + a)</label>
		<unit_area>57.4560</unit_area>
		<comb_area>57.4560</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>5</res_id>
		<opcode>5</opcode>
		<latency>0</latency>
		<delay>0.2994</delay>
		<module_name>DC_Filter_Lti257u12_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>&lt;</label>
		<unit_area>7.8660</unit_area>
		<comb_area>7.8660</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>13</res_id>
		<opcode>13</opcode>
		<latency>0</latency>
		<delay>0.7132</delay>
		<module_name>DC_Filter_Add2u9Mul2i258u2_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>(b * 258ULL + a)</label>
		<unit_area>36.5940</unit_area>
		<comb_area>36.5940</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>16</res_id>
		<opcode>16</opcode>
		<latency>0</latency>
		<delay>0.0288</delay>
		<module_name>DC_Filter_Add2i1u1_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>+</label>
		<unit_area>0.6840</unit_area>
		<comb_area>0.6840</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>6</res_id>
		<opcode>6</opcode>
		<latency>0</latency>
		<delay>0.3147</delay>
		<module_name>DC_Filter_Lti258u12_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>&lt;</label>
		<unit_area>6.8400</unit_area>
		<comb_area>6.8400</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>19</res_id>
		<opcode>19</opcode>
		<latency>0</latency>
		<delay>0.6741</delay>
		<module_name>DC_Filter_Add2i1u12_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>+</label>
		<unit_area>41.0400</unit_area>
		<comb_area>41.0400</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>23</res_id>
		<opcode>23</opcode>
		<latency>0</latency>
		<delay>0.8485</delay>
		<module_name>DC_Filter_Add2u9Mul2i258Add2i3u2_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>(( (b + 3ULL) ) * 258ULL + a)</label>
		<unit_area>45.4860</unit_area>
		<comb_area>45.4860</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>24</res_id>
		<opcode>24</opcode>
		<latency>0</latency>
		<delay>0.8695</delay>
		<module_name>DC_Filter_Add2u9Mul2i258Add2i6u2_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>(( (b + 6ULL) ) * 258ULL + a)</label>
		<unit_area>42.7500</unit_area>
		<comb_area>42.7500</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>3</res_id>
		<opcode>3</opcode>
		<latency>0</latency>
		<delay>0.3931</delay>
		<module_name>DC_Filter_gen000002_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>+</label>
		<unit_area>23.9400</unit_area>
		<comb_area>23.9400</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>7</res_id>
		<opcode>7</opcode>
		<latency>0</latency>
		<delay>0.4687</delay>
		<module_name>DC_Filter_gen000001_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>+</label>
		<unit_area>25.6500</unit_area>
		<comb_area>25.6500</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>11</res_id>
		<opcode>11</opcode>
		<latency>0</latency>
		<delay>0.2957</delay>
		<module_name>DC_Filter_Add2iLLu9_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>+</label>
		<unit_area>15.7320</unit_area>
		<comb_area>15.7320</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>18</res_id>
		<opcode>18</opcode>
		<latency>0</latency>
		<delay>0.0629</delay>
		<module_name>DC_Filter_Eqi2u2_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>==</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>17</res_id>
		<opcode>17</opcode>
		<latency>0</latency>
		<delay>0.0629</delay>
		<module_name>DC_Filter_Eqi1u2_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>==</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>77</res_id>
		<opcode>99</opcode>
		<latency>0</latency>
		<delay>0.0696</delay>
		<module_name>DC_Filter_OrReduction_2U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>or_reduce</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>75</res_id>
		<opcode>97</opcode>
		<latency>0</latency>
		<delay>0.0629</delay>
		<module_name>DC_Filter_N_Mux_12_2_38_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>16.4160</unit_area>
		<comb_area>16.4160</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>78</res_id>
		<opcode>100</opcode>
		<latency>0</latency>
		<delay>0.0714</delay>
		<module_name>DC_Filter_N_Mux_12_2_39_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>16.4160</unit_area>
		<comb_area>16.4160</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>33</res_id>
		<opcode>33</opcode>
		<latency>0</latency>
		<delay>0.3875</delay>
		<module_name>DC_Filter_Add2u2Mul2i3u2_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>(b * 3ULL + a)</label>
		<unit_area>17.7840</unit_area>
		<comb_area>17.7840</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>80</res_id>
		<opcode>102</opcode>
		<latency>0</latency>
		<delay>0.6038</delay>
		<module_name>DC_Filter_Add_8Ux2U_9U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>31.4640</unit_area>
		<comb_area>31.4640</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>58</res_id>
		<opcode>79</opcode>
		<latency>0</latency>
		<delay>0.8885</delay>
		<module_name>DC_Filter_Add_12Ux9U_12U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>71.1360</unit_area>
		<comb_area>71.1360</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>82</res_id>
		<opcode>104</opcode>
		<latency>0</latency>
		<delay>0.2576</delay>
		<module_name>DC_Filter_N_Mux_12_3_40_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(3)</label>
		<unit_area>47.5380</unit_area>
		<comb_area>47.5380</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>81</res_id>
		<opcode>103</opcode>
		<latency>0</latency>
		<delay>1.0320</delay>
		<module_name>DC_Filter_Mul_8Ux4U_12U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>*</label>
		<unit_area>177.8400</unit_area>
		<comb_area>177.8400</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>83</res_id>
		<opcode>105</opcode>
		<latency>0</latency>
		<delay>0.9925</delay>
		<module_name>DC_Filter_Add_12Ux12U_12U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>76.2660</unit_area>
		<comb_area>76.2660</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>84</res_id>
		<opcode>106</opcode>
		<latency>0</latency>
		<delay>0.0900</delay>
		<module_name>DC_Filter_N_Mux_12_2_41_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>28.7280</unit_area>
		<comb_area>28.7280</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>10</res_id>
		<opcode>10</opcode>
		<latency>0</latency>
		<delay>0.3754</delay>
		<module_name>DC_Filter_Add2i1u8_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>+</label>
		<unit_area>27.7020</unit_area>
		<comb_area>27.7020</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>do_filter_1</thread>
		<op>
			<id>10824</id>
			<opcode>106</opcode>
			<source_loc>2508</source_loc>
			<port>
				<name>in3</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>10826</id>
			<opcode>106</opcode>
			<source_loc>2508</source_loc>
			<port>
				<name>in3</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>10828</id>
			<opcode>106</opcode>
			<source_loc>2508</source_loc>
			<port>
				<name>in3</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>do_filter_1</thread>
		<wire_op>
			<id>10551</id>
			<source_loc>20205</source_loc>
			<order>1</order>
			<sig_name>f1_val_2</sig_name>
			<label>f1_val[2]:f1_val_2:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>58</id>
				<op_kind>wire</op_kind>
				<object>f1_val_2</object>
			</op>
			<cycle_id>6</cycle_id>
			<chain_time>0.0100000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10552</id>
			<source_loc>20204</source_loc>
			<order>2</order>
			<sig_name>f1_val_1</sig_name>
			<label>f1_val[1]:f1_val_1:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>59</id>
				<op_kind>wire</op_kind>
				<object>f1_val_1</object>
			</op>
			<cycle_id>6</cycle_id>
			<chain_time>0.0100000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10553</id>
			<source_loc>20203</source_loc>
			<order>3</order>
			<sig_name>f1_val_0</sig_name>
			<label>f1_val[0]:f1_val_0:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>60</id>
				<op_kind>wire</op_kind>
				<object>f1_val_0</object>
			</op>
			<cycle_id>6</cycle_id>
			<chain_time>0.0100000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10558</id>
			<source_loc>18333</source_loc>
			<order>4</order>
			<sig_name>i0</sig_name>
			<label>i:i0:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>65</id>
				<op_kind>wire</op_kind>
				<object>i0</object>
			</op>
			<cycle_id>6</cycle_id>
			<chain_time>0.0100000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>10554</id>
			<source_loc>7544</source_loc>
			<order>5</order>
			<sig_name>i_rgb_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_rgb_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>61</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<cycle_id>6</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>10555</id>
			<source_loc>7545</source_loc>
			<order>6</order>
			<sig_name>i_rgb_m_stalling</sig_name>
			<label>m_stalling:i_rgb_m_stalling:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>62</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_stalling</object>
			</op>
			<cycle_id>6</cycle_id>
			<chain_time>0.1469000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>10556</id>
			<source_loc>7546</source_loc>
			<order>7</order>
			<sig_name>o_rgb_inside_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_rgb_inside_m_req_m_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>63</id>
				<op_kind>output</op_kind>
				<object>o_rgb_inside_m_req_m_trig_req</object>
			</op>
			<cycle_id>6</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<wire_op>
			<id>10872</id>
			<source_loc>10317</source_loc>
			<order>8</order>
			<sig_name>lp_ctrl</sig_name>
			<label>i:lp_ctrl:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>251</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl</object>
			</op>
			<cycle_id>6</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10559</id>
			<source_loc>10315</source_loc>
			<order>9</order>
			<sig_name>i0_u0</sig_name>
			<label>i:i0_u0:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>66</id>
				<op_kind>wire</op_kind>
				<object>i0_u0</object>
			</op>
			<cycle_id>6</cycle_id>
			<cycle_id>21</cycle_id>
			<chain_time>0.0715000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10560</id>
			<source_loc>10319</source_loc>
			<order>10</order>
			<sig_name>f1_array_rgb</sig_name>
			<label>f1_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>67</id>
				<op_kind>wire</op_kind>
				<object>f1_array_rgb</object>
			</op>
			<cycle_id>6</cycle_id>
			<cycle_id>21</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10561</id>
			<source_loc>18335</source_loc>
			<order>11</order>
			<sig_name>j0</sig_name>
			<label>j:j0:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>68</id>
				<op_kind>wire</op_kind>
				<object>j0</object>
			</op>
			<cycle_id>6</cycle_id>
			<cycle_id>21</cycle_id>
			<chain_time>0.0100000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10874</id>
			<source_loc>10309</source_loc>
			<order>12</order>
			<sig_name>lp_ctrl_0</sig_name>
			<label>j:lp_ctrl_0:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>253</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_0</object>
			</op>
			<cycle_id>6</cycle_id>
			<cycle_id>21</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10562</id>
			<source_loc>10307</source_loc>
			<order>13</order>
			<sig_name>j0_u0</sig_name>
			<label>j:j0_u0:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>69</id>
				<op_kind>wire</op_kind>
				<object>j0_u0</object>
			</op>
			<cycle_id>6</cycle_id>
			<cycle_id>21</cycle_id>
			<chain_time>0.0715000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10563</id>
			<source_loc>10311</source_loc>
			<order>14</order>
			<sig_name>f1_array_rgb</sig_name>
			<label>f1_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>70</id>
				<op_kind>wire</op_kind>
				<object>f1_array_rgb</object>
			</op>
			<cycle_id>6</cycle_id>
			<cycle_id>21</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10564</id>
			<source_loc>18337</source_loc>
			<order>15</order>
			<sig_name>k0</sig_name>
			<label>k:k0:wire</label>
			<datatype W="9">sc_uint</datatype>
			<op>
				<id>71</id>
				<op_kind>wire</op_kind>
				<object>k0</object>
			</op>
			<cycle_id>6</cycle_id>
			<cycle_id>21</cycle_id>
			<chain_time>0.0100000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10876</id>
			<source_loc>10301</source_loc>
			<order>16</order>
			<sig_name>lp_ctrl_1</sig_name>
			<label>k:lp_ctrl_1:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>255</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_1</object>
			</op>
			<cycle_id>6</cycle_id>
			<cycle_id>21</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10565</id>
			<source_loc>10299</source_loc>
			<order>17</order>
			<sig_name>k0_u0</sig_name>
			<label>k:k0_u0:wire</label>
			<datatype W="9">sc_uint</datatype>
			<op>
				<id>72</id>
				<op_kind>wire</op_kind>
				<object>k0_u0</object>
			</op>
			<cycle_id>6</cycle_id>
			<cycle_id>21</cycle_id>
			<chain_time>0.0715000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10566</id>
			<source_loc>10303</source_loc>
			<order>18</order>
			<sig_name>f1_array_rgb</sig_name>
			<label>f1_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>73</id>
				<op_kind>wire</op_kind>
				<object>f1_array_rgb</object>
			</op>
			<cycle_id>6</cycle_id>
			<cycle_id>21</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>10567</id>
			<source_loc>10011</source_loc>
			<order>19</order>
			<instance_name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_9</instance_name>
			<opcode>136</opcode>
			<label>
(c*3 + b)*258 + a			</label>
			<op>
				<id>74</id>
				<op_kind>add</op_kind>
				<in_widths>2 2 9</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>20</cycle_id>
			<chain_time>0.6906000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>10570</id>
			<source_loc>10012</source_loc>
			<order>20</order>
			<instance_name>DC_Filter_Add_9Ux1U_9U_4_10</instance_name>
			<opcode>151</opcode>
			<label>+</label>
			<op>
				<id>76</id>
				<op_kind>add</op_kind>
				<in_widths>9</in_widths>
				<out_widths>9</out_widths>
			</op>
			<cycle_id>21</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>10569</id>
			<source_loc>10121</source_loc>
			<order>21</order>
			<instance_name>f1_array_rgb</instance_name>
			<opcode>186</opcode>
			<label>f1_array_rgb:write</label>
			<op>
				<id>75</id>
				<op_kind>array_write</op_kind>
				<object>f1_array_rgb</object>
				<in_widths>12 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>20</cycle_id>
			<chain_time>0.7561000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>10576</id>
			<source_loc>10014</source_loc>
			<order>22</order>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_11</instance_name>
			<opcode>153</opcode>
			<label>+</label>
			<op>
				<id>80</id>
				<op_kind>add</op_kind>
				<in_widths>2</in_widths>
				<out_widths>2</out_widths>
			</op>
			<cycle_id>21</cycle_id>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>10557</id>
			<source_loc>18331</source_loc>
			<order>23</order>
			<sig_name>flag0</sig_name>
			<label>flag:flag0:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>64</id>
				<op_kind>wire</op_kind>
				<object>flag0</object>
			</op>
			<cycle_id>21</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10877</id>
			<source_loc>10300</source_loc>
			<order>24</order>
			<sig_name>lp_ctrl_1</sig_name>
			<label>k:lp_ctrl_1:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>256</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_1</object>
			</op>
			<cycle_id>21</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>10572</id>
			<source_loc>10013</source_loc>
			<order>25</order>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_12</instance_name>
			<opcode>153</opcode>
			<label>+</label>
			<op>
				<id>78</id>
				<op_kind>add</op_kind>
				<in_widths>2</in_widths>
				<out_widths>2</out_widths>
			</op>
			<cycle_id>21</cycle_id>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>10875</id>
			<source_loc>10308</source_loc>
			<order>26</order>
			<sig_name>lp_ctrl_0</sig_name>
			<label>j:lp_ctrl_0:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>254</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_0</object>
			</op>
			<cycle_id>21</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10878</id>
			<source_loc>10511</source_loc>
			<order>27</order>
			<sig_name>lp_ctrl_2</sig_name>
			<label>f1_val[2]:lp_ctrl_2:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>257</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_2</object>
			</op>
			<cycle_id>21</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10873</id>
			<source_loc>10316</source_loc>
			<order>28</order>
			<sig_name>lp_ctrl</sig_name>
			<label>i:lp_ctrl:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>252</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl</object>
			</op>
			<cycle_id>21</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10578</id>
			<source_loc>10509</source_loc>
			<order>29</order>
			<sig_name>f1_val_2</sig_name>
			<label>f1_val[2]:f1_val_2:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>82</id>
				<op_kind>wire</op_kind>
				<object>f1_val_2</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10579</id>
			<source_loc>10513</source_loc>
			<order>30</order>
			<sig_name>f1_val_1</sig_name>
			<label>f1_val[1]:f1_val_1:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>83</id>
				<op_kind>wire</op_kind>
				<object>f1_val_1</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10580</id>
			<source_loc>10517</source_loc>
			<order>31</order>
			<sig_name>f1_val_0</sig_name>
			<label>f1_val[0]:f1_val_0:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>84</id>
				<op_kind>wire</op_kind>
				<object>f1_val_0</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10585</id>
			<source_loc>10521</source_loc>
			<order>32</order>
			<sig_name>flag0</sig_name>
			<label>flag:flag0:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>85</id>
				<op_kind>wire</op_kind>
				<object>flag0</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10589</id>
			<source_loc>10525</source_loc>
			<order>33</order>
			<sig_name>f1_array_rgb</sig_name>
			<label>f1_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>86</id>
				<op_kind>wire</op_kind>
				<object>f1_array_rgb</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10591</id>
			<source_loc>10529</source_loc>
			<order>34</order>
			<sig_name>mask1</sig_name>
			<label>mask1:wire</label>
			<datatype>
				<array>9</array>
				<datatype W="4">sc_uint</datatype>
			</datatype>
			<op>
				<id>87</id>
				<op_kind>wire</op_kind>
				<object>mask1</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10592</id>
			<source_loc>7549</source_loc>
			<order>35</order>
			<sig_name>j_u4</sig_name>
			<label>j:j_u4:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>88</id>
				<op_kind>wire</op_kind>
				<object>j_u4</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10593</id>
			<source_loc>7550</source_loc>
			<order>36</order>
			<sig_name>i_u2</sig_name>
			<label>i:i_u2:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>89</id>
				<op_kind>wire</op_kind>
				<object>i_u2</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10882</id>
			<source_loc>10395</source_loc>
			<order>37</order>
			<sig_name>lp_ctrl_4</sig_name>
			<label>j:lp_ctrl_4:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>261</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_4</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10880</id>
			<source_loc>10345</source_loc>
			<order>38</order>
			<sig_name>lp_ctrl_3</sig_name>
			<label>i:lp_ctrl_3:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>259</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_3</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10597</id>
			<source_loc>18402</source_loc>
			<order>39</order>
			<sig_name>j_u3</sig_name>
			<label>j:j_u3:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>93</id>
				<op_kind>wire</op_kind>
				<object>j_u3</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>35</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10595</id>
			<source_loc>10339</source_loc>
			<order>40</order>
			<sig_name>f1_array_rgb</sig_name>
			<label>f1_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>91</id>
				<op_kind>wire</op_kind>
				<object>f1_array_rgb</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>35</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10596</id>
			<source_loc>10343</source_loc>
			<order>41</order>
			<sig_name>i_u2_u0</sig_name>
			<label>i:i_u2_u0:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>92</id>
				<op_kind>wire</op_kind>
				<object>i_u2_u0</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>35</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10884</id>
			<source_loc>10337</source_loc>
			<order>42</order>
			<sig_name>lp_ctrl_5</sig_name>
			<label>j:lp_ctrl_5:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>263</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_5</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>35</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10649</id>
			<source_loc>18353</source_loc>
			<order>43</order>
			<sig_name>k_u8</sig_name>
			<label>k:k_u8:wire</label>
			<datatype W="9">sc_uint</datatype>
			<op>
				<id>145</id>
				<op_kind>wire</op_kind>
				<object>k_u8</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>88</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10647</id>
			<source_loc>10389</source_loc>
			<order>44</order>
			<sig_name>f1_array_rgb</sig_name>
			<label>f1_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>143</id>
				<op_kind>wire</op_kind>
				<object>f1_array_rgb</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>88</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10648</id>
			<source_loc>10393</source_loc>
			<order>45</order>
			<sig_name>j_u4_u0</sig_name>
			<label>j:j_u4_u0:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>144</id>
				<op_kind>wire</op_kind>
				<object>j_u4_u0</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>88</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10886</id>
			<source_loc>10384</source_loc>
			<order>46</order>
			<sig_name>lp_ctrl_6</sig_name>
			<label>k:lp_ctrl_6:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>265</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_6</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>88</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10600</id>
			<source_loc>18404</source_loc>
			<order>47</order>
			<sig_name>k_u5</sig_name>
			<label>k:k_u5:wire</label>
			<datatype W="9">sc_uint</datatype>
			<op>
				<id>96</id>
				<op_kind>wire</op_kind>
				<object>k_u5</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>35</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10598</id>
			<source_loc>10331</source_loc>
			<order>48</order>
			<sig_name>f1_array_rgb</sig_name>
			<label>f1_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>94</id>
				<op_kind>wire</op_kind>
				<object>f1_array_rgb</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>35</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10599</id>
			<source_loc>10335</source_loc>
			<order>49</order>
			<sig_name>j_u3_u0</sig_name>
			<label>j:j_u3_u0:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>95</id>
				<op_kind>wire</op_kind>
				<object>j_u3_u0</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>35</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10888</id>
			<source_loc>10329</source_loc>
			<order>50</order>
			<sig_name>lp_ctrl_7</sig_name>
			<label>k:lp_ctrl_7:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>267</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_7</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>35</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10650</id>
			<source_loc>10378</source_loc>
			<order>51</order>
			<sig_name>f1_array_rgb</sig_name>
			<label>f1_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>146</id>
				<op_kind>wire</op_kind>
				<object>f1_array_rgb</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>88</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10651</id>
			<source_loc>10382</source_loc>
			<order>52</order>
			<sig_name>k_u8_u0</sig_name>
			<label>k:k_u8_u0:wire</label>
			<datatype W="9">sc_uint</datatype>
			<op>
				<id>147</id>
				<op_kind>wire</op_kind>
				<object>k_u8_u0</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>88</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10601</id>
			<source_loc>10323</source_loc>
			<order>53</order>
			<sig_name>f1_array_rgb</sig_name>
			<label>f1_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>97</id>
				<op_kind>wire</op_kind>
				<object>f1_array_rgb</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>35</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10602</id>
			<source_loc>10327</source_loc>
			<order>54</order>
			<sig_name>k_u5_u0</sig_name>
			<label>k:k_u5_u0:wire</label>
			<datatype W="9">sc_uint</datatype>
			<op>
				<id>98</id>
				<op_kind>wire</op_kind>
				<object>k_u5_u0</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>35</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>10603</id>
			<source_loc>10016</source_loc>
			<order>55</order>
			<instance_name>DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_13</instance_name>
			<opcode>141</opcode>
			<label>
(c*3 + (b + 1))*258 + a			</label>
			<op>
				<id>99</id>
				<op_kind>add</op_kind>
				<in_widths>2 2 9</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>35</cycle_id>
			<chain_time>0.7014000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>10652</id>
			<source_loc>7570</source_loc>
			<order>56</order>
			<sig_name>i_rgb_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_rgb_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>148</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>88</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>10604</id>
			<source_loc>10018</source_loc>
			<order>57</order>
			<instance_name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_9</instance_name>
			<opcode>135</opcode>
			<label>
(c*3 + b)*258 + a			</label>
			<op>
				<id>100</id>
				<op_kind>add</op_kind>
				<in_widths>2 2 9</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>34</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>10607</id>
			<source_loc>10020</source_loc>
			<order>58</order>
			<instance_name>DC_Filter_Add_9Ux1U_9U_4_10</instance_name>
			<opcode>151</opcode>
			<label>+</label>
			<op>
				<id>103</id>
				<op_kind>add</op_kind>
				<in_widths>9</in_widths>
				<out_widths>9</out_widths>
			</op>
			<cycle_id>34</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>10605</id>
			<source_loc>10122</source_loc>
			<order>59</order>
			<instance_name>f1_array_rgb</instance_name>
			<opcode>185</opcode>
			<label>f1_array_rgb:read</label>
			<op>
				<id>101</id>
				<op_kind>array_read</op_kind>
				<object>f1_array_rgb</object>
				<in_widths>12 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>34</cycle_id>
			<chain_time>0.7669000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>10606</id>
			<source_loc>10123</source_loc>
			<order>60</order>
			<instance_name>f1_array_rgb</instance_name>
			<opcode>186</opcode>
			<label>f1_array_rgb:write</label>
			<op>
				<id>102</id>
				<op_kind>array_write</op_kind>
				<object>f1_array_rgb</object>
				<in_widths>12 8 1  </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>34</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>10611</id>
			<source_loc>10023</source_loc>
			<order>61</order>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_16</instance_name>
			<opcode>153</opcode>
			<label>+</label>
			<op>
				<id>107</id>
				<op_kind>add</op_kind>
				<in_widths>2</in_widths>
				<out_widths>2</out_widths>
			</op>
			<cycle_id>35</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>10613</id>
			<source_loc>10025</source_loc>
			<order>62</order>
			<instance_name>DC_Filter_Lti257u12_4_17</instance_name>
			<opcode>115</opcode>
			<label>&lt;</label>
			<op>
				<id>109</id>
				<op_kind>lt</op_kind>
				<in_widths>12</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>35</cycle_id>
			<guard>true</guard>
		</op>
		<io_op>
			<id>10653</id>
			<source_loc>10294</source_loc>
			<order>63</order>
			<sig_name>i_rgb_m_data_is_invalid</sig_name>
			<label>i_rgb.m_data_is_invalid:i_rgb_m_data_is_invalid:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>149</id>
				<op_kind>input</op_kind>
				<object>i_rgb_m_data_is_invalid</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>10654</id>
			<source_loc>7572</source_loc>
			<order>64</order>
			<sig_name>stall1</sig_name>
			<label>do_filter_1:stall1:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>150</id>
				<op_kind>output</op_kind>
				<object>stall1</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>10657</id>
			<source_loc>10051</source_loc>
			<order>65</order>
			<instance_name>DC_Filter_Add2u9Mul2i258u2_4_18</instance_name>
			<opcode>122</opcode>
			<label>
b*258 + a			</label>
			<op>
				<id>153</id>
				<op_kind>add</op_kind>
				<in_widths>2 9</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>10889</id>
			<source_loc>10328</source_loc>
			<order>66</order>
			<sig_name>lp_ctrl_7</sig_name>
			<label>k:lp_ctrl_7:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>268</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_7</object>
			</op>
			<cycle_id>35</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>10609</id>
			<source_loc>10022</source_loc>
			<order>67</order>
			<instance_name>DC_Filter_Add2i1u1_4_19</instance_name>
			<opcode>125</opcode>
			<label>+</label>
			<op>
				<id>105</id>
				<op_kind>add</op_kind>
				<in_widths>2</in_widths>
				<out_widths>2</out_widths>
			</op>
			<cycle_id>35</cycle_id>
			<guard>true</guard>
		</op>
		<io_op>
			<id>10655</id>
			<source_loc>7575</source_loc>
			<order>68</order>
			<sig_name>i_rgb_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_rgb_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>151</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<wire_op>
			<id>10885</id>
			<source_loc>10336</source_loc>
			<order>69</order>
			<sig_name>lp_ctrl_5</sig_name>
			<label>j:lp_ctrl_5:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>264</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_5</object>
			</op>
			<cycle_id>35</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10881</id>
			<source_loc>10344</source_loc>
			<order>70</order>
			<sig_name>lp_ctrl_3</sig_name>
			<label>i:lp_ctrl_3:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>260</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_3</object>
			</op>
			<cycle_id>35</cycle_id>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>10656</id>
			<source_loc>7578</source_loc>
			<order>71</order>
			<sig_name>i_rgb_data</sig_name>
			<label>i_rgb.data:i_rgb_data:read</label>
			<datatype W="24">sc_uint</datatype>
			<input_read/>
			<op>
				<id>152</id>
				<op_kind>input</op_kind>
				<object>i_rgb_data</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>10616</id>
			<source_loc>10027</source_loc>
			<order>72</order>
			<instance_name>DC_Filter_Lti258u12_4_20</instance_name>
			<opcode>116</opcode>
			<label>&lt;</label>
			<op>
				<id>112</id>
				<op_kind>lt</op_kind>
				<in_widths>12</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>35</cycle_id>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>10615</id>
			<source_loc>7555</source_loc>
			<order>73</order>
			<sig_name>k_u6</sig_name>
			<label>k:k_u6:wire</label>
			<datatype W="9">sc_uint</datatype>
			<op>
				<id>111</id>
				<op_kind>wire</op_kind>
				<object>k_u6</object>
			</op>
			<cycle_id>35</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10630</id>
			<source_loc>18424</source_loc>
			<order>74</order>
			<sig_name>k_u7</sig_name>
			<label>k:k_u7:wire</label>
			<datatype W="9">sc_uint</datatype>
			<op>
				<id>126</id>
				<op_kind>wire</op_kind>
				<object>k_u7</object>
			</op>
			<cycle_id>35</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>10646</id>
			<source_loc>10046</source_loc>
			<order>75</order>
			<instance_name>DC_Filter_Add2i1u12_4_30</instance_name>
			<opcode>128</opcode>
			<label>+</label>
			<op>
				<id>142</id>
				<op_kind>add</op_kind>
				<in_widths>12</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>35</cycle_id>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>10890</id>
			<source_loc>10369</source_loc>
			<order>76</order>
			<sig_name>lp_ctrl_8</sig_name>
			<label>k:lp_ctrl_8:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>269</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_8</object>
			</op>
			<cycle_id>35</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>10659</id>
			<source_loc>10053</source_loc>
			<order>77</order>
			<instance_name>DC_Filter_Add2u9Mul2i258Add2i3u2_4_22</instance_name>
			<opcode>132</opcode>
			<label>
(b + 3)*258 + a			</label>
			<op>
				<id>155</id>
				<op_kind>add</op_kind>
				<in_widths>2 9</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>86</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>10658</id>
			<source_loc>10128</source_loc>
			<order>78</order>
			<instance_name>f1_array_rgb</instance_name>
			<opcode>186</opcode>
			<label>f1_array_rgb:write</label>
			<op>
				<id>154</id>
				<op_kind>array_write</op_kind>
				<object>f1_array_rgb</object>
				<in_widths>12 24 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>10892</id>
			<source_loc>10361</source_loc>
			<order>79</order>
			<sig_name>lp_ctrl_9</sig_name>
			<label>k:lp_ctrl_9:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>271</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_9</object>
			</op>
			<cycle_id>35</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10631</id>
			<source_loc>10363</source_loc>
			<order>80</order>
			<sig_name>f1_array_rgb</sig_name>
			<label>f1_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>127</id>
				<op_kind>wire</op_kind>
				<object>f1_array_rgb</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>76</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10632</id>
			<source_loc>10367</source_loc>
			<order>81</order>
			<sig_name>k_u7_u0</sig_name>
			<label>k:k_u7_u0:wire</label>
			<datatype W="9">sc_uint</datatype>
			<op>
				<id>128</id>
				<op_kind>wire</op_kind>
				<object>k_u7_u0</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>76</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>10663</id>
			<source_loc>10062</source_loc>
			<order>82</order>
			<instance_name>DC_Filter_Add_9Ux1U_9U_4_10</instance_name>
			<opcode>151</opcode>
			<label>+</label>
			<op>
				<id>159</id>
				<op_kind>add</op_kind>
				<in_widths>9</in_widths>
				<out_widths>9</out_widths>
			</op>
			<cycle_id>87</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>10661</id>
			<source_loc>10061</source_loc>
			<order>83</order>
			<instance_name>DC_Filter_Add2u9Mul2i258Add2i6u2_4_24</instance_name>
			<opcode>133</opcode>
			<label>
(b + 6)*258 + a			</label>
			<op>
				<id>157</id>
				<op_kind>add</op_kind>
				<in_widths>2 9</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>87</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>10660</id>
			<source_loc>10129</source_loc>
			<order>84</order>
			<instance_name>f1_array_rgb</instance_name>
			<opcode>186</opcode>
			<label>f1_array_rgb:write</label>
			<op>
				<id>156</id>
				<op_kind>array_write</op_kind>
				<object>f1_array_rgb</object>
				<in_widths>12 24 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>86</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>10620</id>
			<source_loc>18472</source_loc>
			<order>85</order>
			<sig_name>h0</sig_name>
			<label>h:h0:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>116</id>
				<op_kind>wire</op_kind>
				<object>h0</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10618</id>
			<source_loc>10355</source_loc>
			<order>86</order>
			<sig_name>f1_array_rgb</sig_name>
			<label>f1_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>114</id>
				<op_kind>wire</op_kind>
				<object>f1_array_rgb</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10619</id>
			<source_loc>10359</source_loc>
			<order>87</order>
			<sig_name>k_u6_u0</sig_name>
			<label>k:k_u6_u0:wire</label>
			<datatype W="9">sc_uint</datatype>
			<op>
				<id>115</id>
				<op_kind>wire</op_kind>
				<object>k_u6_u0</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>10627</id>
			<source_loc>10031</source_loc>
			<order>88</order>
			<instance_name>DC_Filter_Add_9Ux1U_9U_4_10</instance_name>
			<opcode>151</opcode>
			<label>+</label>
			<op>
				<id>123</id>
				<op_kind>add</op_kind>
				<in_widths>9</in_widths>
				<out_widths>9</out_widths>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<chain_time>0.5073000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>10894</id>
			<source_loc>10353</source_loc>
			<order>89</order>
			<sig_name>lp_ctrl_10</sig_name>
			<label>h:lp_ctrl_10:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>273</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_10</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>10633</id>
			<source_loc>7559</source_loc>
			<order>90</order>
			<sig_name>i_rgb_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_rgb_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>129</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>76</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>10662</id>
			<source_loc>10130</source_loc>
			<order>91</order>
			<instance_name>f1_array_rgb</instance_name>
			<opcode>186</opcode>
			<label>f1_array_rgb:write</label>
			<op>
				<id>158</id>
				<op_kind>array_write</op_kind>
				<object>f1_array_rgb</object>
				<in_widths>12 24 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>87</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>10667</id>
			<source_loc>18399</source_loc>
			<order>92</order>
			<sig_name>flag0</sig_name>
			<label>flag:flag0:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>163</id>
				<op_kind>wire</op_kind>
				<object>flag0</object>
			</op>
			<cycle_id>88</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10621</id>
			<source_loc>10347</source_loc>
			<order>93</order>
			<sig_name>f1_array_rgb</sig_name>
			<label>f1_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>117</id>
				<op_kind>wire</op_kind>
				<object>f1_array_rgb</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10622</id>
			<source_loc>10351</source_loc>
			<order>94</order>
			<sig_name>h0_u0</sig_name>
			<label>h:h0_u0:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>118</id>
				<op_kind>wire</op_kind>
				<object>h0_u0</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>10623</id>
			<source_loc>10029</source_loc>
			<order>95</order>
			<instance_name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_9</instance_name>
			<opcode>140</opcode>
			<label>
(b*3 + 2)*258 + a			</label>
			<op>
				<id>119</id>
				<op_kind>add</op_kind>
				<in_widths>2 9</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<chain_time>0.5770000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>10887</id>
			<source_loc>10383</source_loc>
			<order>96</order>
			<sig_name>lp_ctrl_6</sig_name>
			<label>k:lp_ctrl_6:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>266</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_6</object>
			</op>
			<cycle_id>88</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>10665</id>
			<source_loc>10063</source_loc>
			<order>97</order>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_27</instance_name>
			<opcode>153</opcode>
			<label>+</label>
			<op>
				<id>161</id>
				<op_kind>add</op_kind>
				<in_widths>2</in_widths>
				<out_widths>2</out_widths>
			</op>
			<cycle_id>88</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>10625</id>
			<source_loc>10030</source_loc>
			<order>98</order>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_28</instance_name>
			<opcode>153</opcode>
			<label>+</label>
			<op>
				<id>121</id>
				<op_kind>add</op_kind>
				<in_widths>2</in_widths>
				<out_widths>2</out_widths>
			</op>
			<cycle_id>57</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>10624</id>
			<source_loc>10124</source_loc>
			<order>99</order>
			<instance_name>f1_array_rgb</instance_name>
			<opcode>186</opcode>
			<label>f1_array_rgb:write</label>
			<op>
				<id>120</id>
				<op_kind>array_write</op_kind>
				<object>f1_array_rgb</object>
				<in_widths>12 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>57</cycle_id>
			<cycle_id>35</cycle_id>
			<chain_time>0.6425000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>10634</id>
			<source_loc>10292</source_loc>
			<order>100</order>
			<sig_name>i_rgb_m_data_is_invalid</sig_name>
			<label>m_data_is_invalid:i_rgb_m_data_is_invalid:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>130</id>
				<op_kind>input</op_kind>
				<object>i_rgb_m_data_is_invalid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>10635</id>
			<source_loc>7561</source_loc>
			<order>101</order>
			<sig_name>stall1</sig_name>
			<label>do_filter_1::get:stall1:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>131</id>
				<op_kind>output</op_kind>
				<object>stall1</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>10638</id>
			<source_loc>10035</source_loc>
			<order>102</order>
			<instance_name>DC_Filter_gen000002_4_29</instance_name>
			<opcode>114</opcode>
			<label>+</label>
			<op>
				<id>134</id>
				<op_kind>add</op_kind>
				<in_widths>9</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>10883</id>
			<source_loc>10394</source_loc>
			<order>103</order>
			<sig_name>lp_ctrl_4</sig_name>
			<label>j:lp_ctrl_4:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>262</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_4</object>
			</op>
			<cycle_id>88</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10895</id>
			<source_loc>10352</source_loc>
			<order>104</order>
			<sig_name>lp_ctrl_10</sig_name>
			<label>h:lp_ctrl_10:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>274</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_10</object>
			</op>
			<cycle_id>57</cycle_id>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>10636</id>
			<source_loc>7563</source_loc>
			<order>105</order>
			<sig_name>i_rgb_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_rgb_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>132</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<wire_op>
			<id>10893</id>
			<source_loc>10360</source_loc>
			<order>106</order>
			<sig_name>lp_ctrl_9</sig_name>
			<label>k:lp_ctrl_9:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>272</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_9</object>
			</op>
			<cycle_id>57</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>10629</id>
			<source_loc>10033</source_loc>
			<order>107</order>
			<instance_name>DC_Filter_Add2i1u12_4_30</instance_name>
			<opcode>128</opcode>
			<label>+</label>
			<op>
				<id>125</id>
				<op_kind>add</op_kind>
				<in_widths>12</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>57</cycle_id>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>10544</id>
			<source_loc>10543</source_loc>
			<order>108</order>
			<sig_name>flag0</sig_name>
			<label>flag:flag0:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>55</id>
				<op_kind>wire</op_kind>
				<object>flag0</object>
			</op>
			<cycle_id>35</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10865</id>
			<source_loc>10543</source_loc>
			<order>109</order>
			<sig_name>flag0</sig_name>
			<label>flag:flag0:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>247</id>
				<op_kind>wire</op_kind>
				<object>flag0</object>
			</op>
			<cycle_id>57</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<original_op>10544</original_op>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>10637</id>
			<source_loc>7541</source_loc>
			<order>110</order>
			<sig_name>i_rgb_data</sig_name>
			<label>i_rgb.data.get::nb_get::use_data:i_rgb_data:read</label>
			<datatype W="24">sc_uint</datatype>
			<input_read/>
			<op>
				<id>133</id>
				<op_kind>input</op_kind>
				<object>i_rgb_data</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>10640</id>
			<source_loc>10041</source_loc>
			<order>111</order>
			<instance_name>DC_Filter_gen000001_4_31</instance_name>
			<opcode>117</opcode>
			<label>+</label>
			<op>
				<id>136</id>
				<op_kind>add</op_kind>
				<in_widths>9</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>74</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>10639</id>
			<source_loc>10125</source_loc>
			<order>112</order>
			<instance_name>f1_array_rgb</instance_name>
			<opcode>186</opcode>
			<label>f1_array_rgb:write</label>
			<op>
				<id>135</id>
				<op_kind>array_write</op_kind>
				<object>f1_array_rgb</object>
				<in_widths>11 24 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>10644</id>
			<source_loc>10044</source_loc>
			<order>113</order>
			<instance_name>DC_Filter_Add_9Ux1U_9U_4_10</instance_name>
			<opcode>151</opcode>
			<label>+</label>
			<op>
				<id>140</id>
				<op_kind>add</op_kind>
				<in_widths>9</in_widths>
				<out_widths>9</out_widths>
			</op>
			<cycle_id>75</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>10642</id>
			<source_loc>10043</source_loc>
			<order>114</order>
			<instance_name>DC_Filter_Add2iLLu9_4_33</instance_name>
			<opcode>121</opcode>
			<label>+</label>
			<op>
				<id>138</id>
				<op_kind>add</op_kind>
				<in_widths>9</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>75</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>10641</id>
			<source_loc>10126</source_loc>
			<order>115</order>
			<instance_name>f1_array_rgb</instance_name>
			<opcode>186</opcode>
			<label>f1_array_rgb:write</label>
			<op>
				<id>137</id>
				<op_kind>array_write</op_kind>
				<object>f1_array_rgb</object>
				<in_widths>12 24 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>74</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>10643</id>
			<source_loc>10127</source_loc>
			<order>116</order>
			<instance_name>f1_array_rgb</instance_name>
			<opcode>186</opcode>
			<label>f1_array_rgb:write</label>
			<op>
				<id>139</id>
				<op_kind>array_write</op_kind>
				<object>f1_array_rgb</object>
				<in_widths>12 24 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>75</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>10668</id>
			<source_loc>18482</source_loc>
			<order>117</order>
			<sig_name>k_u9</sig_name>
			<label>k:k_u9:wire</label>
			<datatype W="9">sc_uint</datatype>
			<op>
				<id>164</id>
				<op_kind>wire</op_kind>
				<object>k_u9</object>
			</op>
			<cycle_id>35</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10867</id>
			<source_loc>18482</source_loc>
			<order>118</order>
			<sig_name>k_u9</sig_name>
			<label>k:k_u9:wire</label>
			<datatype W="9">sc_uint</datatype>
			<op>
				<id>248</id>
				<op_kind>wire</op_kind>
				<object>k_u9</object>
			</op>
			<cycle_id>57</cycle_id>
			<original_op>10668</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10869</id>
			<source_loc>18482</source_loc>
			<order>119</order>
			<sig_name>k_u9</sig_name>
			<label>k:k_u9:wire</label>
			<datatype W="9">sc_uint</datatype>
			<op>
				<id>249</id>
				<op_kind>wire</op_kind>
				<object>k_u9</object>
			</op>
			<cycle_id>76</cycle_id>
			<original_op>10668</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10871</id>
			<source_loc>18482</source_loc>
			<order>120</order>
			<sig_name>k_u9</sig_name>
			<label>k:k_u9:wire</label>
			<datatype W="9">sc_uint</datatype>
			<op>
				<id>250</id>
				<op_kind>wire</op_kind>
				<object>k_u9</object>
			</op>
			<cycle_id>88</cycle_id>
			<original_op>10668</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10547</id>
			<source_loc>10546</source_loc>
			<order>121</order>
			<sig_name>flag0</sig_name>
			<label>flag:flag0:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>56</id>
				<op_kind>wire</op_kind>
				<object>flag0</object>
			</op>
			<cycle_id>35</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10845</id>
			<source_loc>10546</source_loc>
			<order>122</order>
			<sig_name>flag0</sig_name>
			<label>flag:flag0:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>237</id>
				<op_kind>wire</op_kind>
				<object>flag0</object>
			</op>
			<cycle_id>57</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<original_op>10547</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10847</id>
			<source_loc>10546</source_loc>
			<order>123</order>
			<sig_name>flag0</sig_name>
			<label>flag:flag0:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>238</id>
				<op_kind>wire</op_kind>
				<object>flag0</object>
			</op>
			<cycle_id>76</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<original_op>10547</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10550</id>
			<source_loc>10549</source_loc>
			<order>124</order>
			<sig_name>flag0</sig_name>
			<label>flag:flag0:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>57</id>
				<op_kind>wire</op_kind>
				<object>flag0</object>
			</op>
			<cycle_id>35</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10849</id>
			<source_loc>10549</source_loc>
			<order>125</order>
			<sig_name>flag0</sig_name>
			<label>flag:flag0:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>239</id>
				<op_kind>wire</op_kind>
				<object>flag0</object>
			</op>
			<cycle_id>57</cycle_id>
			<chain_time>0.2676149122</chain_time>
			<original_op>10550</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10851</id>
			<source_loc>10549</source_loc>
			<order>126</order>
			<sig_name>flag0</sig_name>
			<label>flag:flag0:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>240</id>
				<op_kind>wire</op_kind>
				<object>flag0</object>
			</op>
			<cycle_id>76</cycle_id>
			<chain_time>0.2676149122</chain_time>
			<original_op>10550</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10853</id>
			<source_loc>10549</source_loc>
			<order>127</order>
			<sig_name>flag0</sig_name>
			<label>flag:flag0:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>241</id>
				<op_kind>wire</op_kind>
				<object>flag0</object>
			</op>
			<cycle_id>88</cycle_id>
			<chain_time>0.2676149122</chain_time>
			<original_op>10550</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10891</id>
			<source_loc>10368</source_loc>
			<order>128</order>
			<sig_name>lp_ctrl_8</sig_name>
			<label>k:lp_ctrl_8:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>270</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_8</object>
			</op>
			<cycle_id>76</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10896</id>
			<source_loc>10487</source_loc>
			<order>129</order>
			<sig_name>lp_ctrl_11</sig_name>
			<label>f1_val[2]:lp_ctrl_11:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>275</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_11</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10675</id>
			<source_loc>18484</source_loc>
			<order>130</order>
			<sig_name>h_u2</sig_name>
			<label>h:h_u2:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>171</id>
				<op_kind>wire</op_kind>
				<object>h_u2</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10669</id>
			<source_loc>10485</source_loc>
			<order>131</order>
			<sig_name>f1_val_2</sig_name>
			<label>f1_val[2]:f1_val_2:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>165</id>
				<op_kind>wire</op_kind>
				<object>f1_val_2</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10670</id>
			<source_loc>10489</source_loc>
			<order>132</order>
			<sig_name>f1_val_1</sig_name>
			<label>f1_val[1]:f1_val_1:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>166</id>
				<op_kind>wire</op_kind>
				<object>f1_val_1</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10671</id>
			<source_loc>10493</source_loc>
			<order>133</order>
			<sig_name>f1_val_0</sig_name>
			<label>f1_val[0]:f1_val_0:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>167</id>
				<op_kind>wire</op_kind>
				<object>f1_val_0</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10672</id>
			<source_loc>10497</source_loc>
			<order>134</order>
			<sig_name>f1_array_rgb</sig_name>
			<label>f1_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>168</id>
				<op_kind>wire</op_kind>
				<object>f1_array_rgb</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10673</id>
			<source_loc>10501</source_loc>
			<order>135</order>
			<sig_name>k_u9_u0</sig_name>
			<label>k:k_u9_u0:wire</label>
			<datatype W="9">sc_uint</datatype>
			<op>
				<id>169</id>
				<op_kind>wire</op_kind>
				<object>k_u9_u0</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10674</id>
			<source_loc>10505</source_loc>
			<order>136</order>
			<sig_name>mask1</sig_name>
			<label>mask1:wire</label>
			<datatype>
				<array>9</array>
				<datatype W="4">sc_uint</datatype>
			</datatype>
			<op>
				<id>170</id>
				<op_kind>wire</op_kind>
				<object>mask1</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10688</id>
			<source_loc>18490</source_loc>
			<order>137</order>
			<sig_name>h_u3</sig_name>
			<label>h:h_u3:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>184</id>
				<op_kind>wire</op_kind>
				<object>h_u3</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10898</id>
			<source_loc>10399</source_loc>
			<order>138</order>
			<sig_name>lp_ctrl_12</sig_name>
			<label>f1_val[2]:lp_ctrl_12:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>277</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_12</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10676</id>
			<source_loc>10397</source_loc>
			<order>139</order>
			<sig_name>f1_val_2_u0</sig_name>
			<label>f1_val[2]:f1_val_2_u0:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>172</id>
				<op_kind>wire</op_kind>
				<object>f1_val_2_u0</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>103</cycle_id>
			<chain_time>0.2370000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10677</id>
			<source_loc>10401</source_loc>
			<order>140</order>
			<sig_name>f1_val_1_u0</sig_name>
			<label>f1_val[1]:f1_val_1_u0:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>173</id>
				<op_kind>wire</op_kind>
				<object>f1_val_1_u0</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>103</cycle_id>
			<chain_time>0.2370000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10678</id>
			<source_loc>10405</source_loc>
			<order>141</order>
			<sig_name>f1_val_0_u0</sig_name>
			<label>f1_val[0]:f1_val_0_u0:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>174</id>
				<op_kind>wire</op_kind>
				<object>f1_val_0_u0</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>103</cycle_id>
			<chain_time>0.2370000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10679</id>
			<source_loc>10409</source_loc>
			<order>142</order>
			<sig_name>h_u2_u0</sig_name>
			<label>h:h_u2_u0:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>175</id>
				<op_kind>wire</op_kind>
				<object>h_u2_u0</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>103</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>10686</id>
			<source_loc>10075</source_loc>
			<order>143</order>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_34</instance_name>
			<opcode>153</opcode>
			<label>+</label>
			<op>
				<id>182</id>
				<op_kind>add</op_kind>
				<in_widths>2</in_widths>
				<out_widths>2</out_widths>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>103</cycle_id>
			<chain_time>0.2718000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>10680</id>
			<source_loc>10065</source_loc>
			<order>144</order>
			<instance_name>DC_Filter_Eqi2u2_4_35</instance_name>
			<opcode>127</opcode>
			<label>==</label>
			<op>
				<id>176</id>
				<op_kind>eq</op_kind>
				<in_widths>2</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>103</cycle_id>
			<chain_time>0.2149000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>10682</id>
			<source_loc>10069</source_loc>
			<order>145</order>
			<instance_name>DC_Filter_Eqi1u2_4_36</instance_name>
			<opcode>126</opcode>
			<label>==</label>
			<op>
				<id>178</id>
				<op_kind>eq</op_kind>
				<in_widths>2</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>103</cycle_id>
			<chain_time>0.2149000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>10684</id>
			<source_loc>10072</source_loc>
			<order>146</order>
			<instance_name>DC_Filter_OrReduction_2U_1U_4_37</instance_name>
			<opcode>168</opcode>
			<label>or_reduce</label>
			<op>
				<id>180</id>
				<op_kind>or</op_kind>
				<in_widths>2</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>103</cycle_id>
			<chain_time>0.2270000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>10681</id>
			<source_loc>10067</source_loc>
			<order>147</order>
			<instance_name>DC_Filter_N_Mux_12_2_38_4_38</instance_name>
			<opcode>166</opcode>
			<label>MUX(2)</label>
			<op>
				<id>177</id>
				<op_kind>mux</op_kind>
				<in_widths>12 1</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>103</cycle_id>
			<chain_time>0.2764000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>10683</id>
			<source_loc>10071</source_loc>
			<order>148</order>
			<instance_name>DC_Filter_N_Mux_12_2_38_4_39</instance_name>
			<opcode>166</opcode>
			<label>MUX(2)</label>
			<op>
				<id>179</id>
				<op_kind>mux</op_kind>
				<in_widths>12 1</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>103</cycle_id>
			<chain_time>0.2764000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>10685</id>
			<source_loc>10074</source_loc>
			<order>149</order>
			<instance_name>DC_Filter_N_Mux_12_2_39_4_40</instance_name>
			<opcode>169</opcode>
			<label>MUX(2)</label>
			<op>
				<id>181</id>
				<op_kind>mux</op_kind>
				<in_widths>12 1</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>103</cycle_id>
			<chain_time>0.2857000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>10899</id>
			<source_loc>10398</source_loc>
			<order>150</order>
			<sig_name>lp_ctrl_12</sig_name>
			<label>f1_val[2]:lp_ctrl_12:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>278</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_12</object>
			</op>
			<cycle_id>103</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10900</id>
			<source_loc>10463</source_loc>
			<order>151</order>
			<sig_name>lp_ctrl_13</sig_name>
			<label>f1_val[2]:lp_ctrl_13:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>279</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_13</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>103</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10695</id>
			<source_loc>18492</source_loc>
			<order>152</order>
			<sig_name>i_u3</sig_name>
			<label>i:i_u3:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>191</id>
				<op_kind>wire</op_kind>
				<object>i_u3</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>103</cycle_id>
			<cycle_id>108</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10689</id>
			<source_loc>10461</source_loc>
			<order>153</order>
			<sig_name>f1_val_2</sig_name>
			<label>f1_val[2]:f1_val_2:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>185</id>
				<op_kind>wire</op_kind>
				<object>f1_val_2</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>103</cycle_id>
			<cycle_id>108</cycle_id>
			<chain_time>0.3379000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10690</id>
			<source_loc>10465</source_loc>
			<order>154</order>
			<sig_name>f1_val_1</sig_name>
			<label>f1_val[1]:f1_val_1:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>186</id>
				<op_kind>wire</op_kind>
				<object>f1_val_1</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>103</cycle_id>
			<cycle_id>108</cycle_id>
			<chain_time>0.3379000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10691</id>
			<source_loc>10469</source_loc>
			<order>155</order>
			<sig_name>f1_val_0</sig_name>
			<label>f1_val[0]:f1_val_0:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>187</id>
				<op_kind>wire</op_kind>
				<object>f1_val_0</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>103</cycle_id>
			<cycle_id>108</cycle_id>
			<chain_time>0.3472000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10692</id>
			<source_loc>10473</source_loc>
			<order>156</order>
			<sig_name>f1_array_rgb</sig_name>
			<label>f1_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>188</id>
				<op_kind>wire</op_kind>
				<object>f1_array_rgb</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>103</cycle_id>
			<cycle_id>108</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10693</id>
			<source_loc>10477</source_loc>
			<order>157</order>
			<sig_name>h_u3_u0</sig_name>
			<label>h:h_u3_u0:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>189</id>
				<op_kind>wire</op_kind>
				<object>h_u3_u0</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>103</cycle_id>
			<cycle_id>108</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10694</id>
			<source_loc>10481</source_loc>
			<order>158</order>
			<sig_name>mask1</sig_name>
			<label>mask1:wire</label>
			<datatype>
				<array>9</array>
				<datatype W="4">sc_uint</datatype>
			</datatype>
			<op>
				<id>190</id>
				<op_kind>wire</op_kind>
				<object>mask1</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>103</cycle_id>
			<cycle_id>108</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10902</id>
			<source_loc>10439</source_loc>
			<order>159</order>
			<sig_name>lp_ctrl_14</sig_name>
			<label>f1_val[2]:lp_ctrl_14:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>281</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_14</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>103</cycle_id>
			<cycle_id>108</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10702</id>
			<source_loc>18494</source_loc>
			<order>160</order>
			<sig_name>j_u5</sig_name>
			<label>j:j_u5:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>198</id>
				<op_kind>wire</op_kind>
				<object>j_u5</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>103</cycle_id>
			<cycle_id>108</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10696</id>
			<source_loc>10437</source_loc>
			<order>161</order>
			<sig_name>f1_val_2</sig_name>
			<label>f1_val[2]:f1_val_2:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>192</id>
				<op_kind>wire</op_kind>
				<object>f1_val_2</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>103</cycle_id>
			<cycle_id>108</cycle_id>
			<chain_time>0.3994000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10697</id>
			<source_loc>10441</source_loc>
			<order>162</order>
			<sig_name>f1_val_1</sig_name>
			<label>f1_val[1]:f1_val_1:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>193</id>
				<op_kind>wire</op_kind>
				<object>f1_val_1</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>103</cycle_id>
			<cycle_id>108</cycle_id>
			<chain_time>0.3994000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10698</id>
			<source_loc>10445</source_loc>
			<order>163</order>
			<sig_name>f1_val_0</sig_name>
			<label>f1_val[0]:f1_val_0:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>194</id>
				<op_kind>wire</op_kind>
				<object>f1_val_0</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>103</cycle_id>
			<cycle_id>108</cycle_id>
			<chain_time>0.4087000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10699</id>
			<source_loc>10449</source_loc>
			<order>164</order>
			<sig_name>f1_array_rgb</sig_name>
			<label>f1_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>195</id>
				<op_kind>wire</op_kind>
				<object>f1_array_rgb</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>103</cycle_id>
			<cycle_id>108</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10700</id>
			<source_loc>10453</source_loc>
			<order>165</order>
			<sig_name>i_u3_u0</sig_name>
			<label>i:i_u3_u0:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>196</id>
				<op_kind>wire</op_kind>
				<object>i_u3_u0</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>103</cycle_id>
			<cycle_id>108</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10701</id>
			<source_loc>10457</source_loc>
			<order>166</order>
			<sig_name>mask1</sig_name>
			<label>mask1:wire</label>
			<datatype>
				<array>9</array>
				<datatype W="4">sc_uint</datatype>
			</datatype>
			<op>
				<id>197</id>
				<op_kind>wire</op_kind>
				<object>mask1</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>103</cycle_id>
			<cycle_id>108</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10904</id>
			<source_loc>10415</source_loc>
			<order>167</order>
			<sig_name>lp_ctrl_15</sig_name>
			<label>f1_val[2]:lp_ctrl_15:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>283</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_15</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>103</cycle_id>
			<cycle_id>108</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10707</id>
			<source_loc>10413</source_loc>
			<order>168</order>
			<sig_name>f1_val_2_u1</sig_name>
			<label>f1_val[2]:f1_val_2_u1:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>199</id>
				<op_kind>wire</op_kind>
				<object>f1_val_2_u1</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>103</cycle_id>
			<cycle_id>108</cycle_id>
			<chain_time>0.4609000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10708</id>
			<source_loc>10417</source_loc>
			<order>169</order>
			<sig_name>f1_val_1_u1</sig_name>
			<label>f1_val[1]:f1_val_1_u1:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>200</id>
				<op_kind>wire</op_kind>
				<object>f1_val_1_u1</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>103</cycle_id>
			<cycle_id>108</cycle_id>
			<chain_time>0.4609000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10709</id>
			<source_loc>10421</source_loc>
			<order>170</order>
			<sig_name>f1_val_0_u1</sig_name>
			<label>f1_val[0]:f1_val_0_u1:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>201</id>
				<op_kind>wire</op_kind>
				<object>f1_val_0_u1</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>103</cycle_id>
			<cycle_id>108</cycle_id>
			<chain_time>0.4702000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10710</id>
			<source_loc>10425</source_loc>
			<order>171</order>
			<sig_name>f1_array_rgb</sig_name>
			<label>f1_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>202</id>
				<op_kind>wire</op_kind>
				<object>f1_array_rgb</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>103</cycle_id>
			<cycle_id>108</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10711</id>
			<source_loc>10429</source_loc>
			<order>172</order>
			<sig_name>j_u5_u0</sig_name>
			<label>j:j_u5_u0:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>203</id>
				<op_kind>wire</op_kind>
				<object>j_u5_u0</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>103</cycle_id>
			<cycle_id>108</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10712</id>
			<source_loc>10433</source_loc>
			<order>173</order>
			<sig_name>mask1</sig_name>
			<label>mask1:wire</label>
			<datatype>
				<array>9</array>
				<datatype W="4">sc_uint</datatype>
			</datatype>
			<op>
				<id>204</id>
				<op_kind>wire</op_kind>
				<object>mask1</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>103</cycle_id>
			<cycle_id>108</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>10720</id>
			<source_loc>10081</source_loc>
			<order>174</order>
			<instance_name>DC_Filter_Add2u2Mul2i3u2_4_41</instance_name>
			<opcode>142</opcode>
			<label>
b*3 + a			</label>
			<op>
				<id>209</id>
				<op_kind>add</op_kind>
				<in_widths>2 2</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>103</cycle_id>
			<cycle_id>108</cycle_id>
			<chain_time>0.4420000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>10719</id>
			<source_loc>10079</source_loc>
			<order>175</order>
			<instance_name>DC_Filter_Add_8Ux2U_9U_4_42</instance_name>
			<opcode>170</opcode>
			<label>+</label>
			<op>
				<id>208</id>
				<op_kind>add</op_kind>
				<in_widths>9 2</in_widths>
				<out_widths>9</out_widths>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>103</cycle_id>
			<cycle_id>108</cycle_id>
			<chain_time>0.5073000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>10721</id>
			<source_loc>10083</source_loc>
			<order>176</order>
			<instance_name>DC_Filter_Mul_12U_3_4_43</instance_name>
			<opcode>72</opcode>
			<label>*</label>
			<op>
				<id>210</id>
				<op_kind>mul</op_kind>
				<in_widths>4</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>103</cycle_id>
			<cycle_id>108</cycle_id>
			<chain_time>0.4420000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>10714</id>
			<source_loc>10077</source_loc>
			<order>177</order>
			<instance_name>DC_Filter_Add2u2Mul2i3u2_4_44</instance_name>
			<opcode>142</opcode>
			<label>
b*3 + a			</label>
			<op>
				<id>206</id>
				<op_kind>add</op_kind>
				<in_widths>2 2</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>103</cycle_id>
			<cycle_id>108</cycle_id>
			<chain_time>0.4420000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>10727</id>
			<source_loc>10084</source_loc>
			<order>178</order>
			<instance_name>DC_Filter_Add_12Ux9U_12U_4_45</instance_name>
			<opcode>150</opcode>
			<label>+</label>
			<op>
				<id>211</id>
				<op_kind>add</op_kind>
				<in_widths>12 9</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>103</cycle_id>
			<cycle_id>108</cycle_id>
			<chain_time>0.8352000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>10713</id>
			<source_loc>2508</source_loc>
			<order>179</order>
			<sig_name>dmux_ctrl_011</sig_name>
			<label>dmux_ctrl_011:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>205</id>
				<op_kind>wire</op_kind>
				<object>dmux_ctrl_011</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>103</cycle_id>
			<cycle_id>108</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>10738</id>
			<source_loc>10098</source_loc>
			<order>180</order>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_46</instance_name>
			<opcode>153</opcode>
			<label>+</label>
			<op>
				<id>222</id>
				<op_kind>add</op_kind>
				<in_widths>2</in_widths>
				<out_widths>2</out_widths>
			</op>
			<cycle_id>108</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>10732</id>
			<source_loc>10091</source_loc>
			<order>181</order>
			<instance_name>DC_Filter_Eqi2u2_4_47</instance_name>
			<opcode>127</opcode>
			<label>==</label>
			<op>
				<id>216</id>
				<op_kind>eq</op_kind>
				<in_widths>2</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>108</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>10736</id>
			<source_loc>10096</source_loc>
			<order>182</order>
			<instance_name>DC_Filter_OrReduction_2U_1U_4_48</instance_name>
			<opcode>168</opcode>
			<label>or_reduce</label>
			<op>
				<id>220</id>
				<op_kind>or</op_kind>
				<in_widths>2</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>108</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>10730</id>
			<source_loc>10088</source_loc>
			<order>183</order>
			<instance_name>DC_Filter_N_Mux_12_3_40_4_49</instance_name>
			<opcode>172</opcode>
			<label>MUX(3)</label>
			<op>
				<id>214</id>
				<op_kind>mux</op_kind>
				<in_widths>12 12 12 2</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>108</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>10734</id>
			<source_loc>10094</source_loc>
			<order>184</order>
			<instance_name>DC_Filter_Eqi1u2_4_50</instance_name>
			<opcode>126</opcode>
			<label>==</label>
			<op>
				<id>218</id>
				<op_kind>eq</op_kind>
				<in_widths>2</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>108</cycle_id>
			<chain_time>0.1534000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>10718</id>
			<source_loc>10131</source_loc>
			<order>185</order>
			<instance_name>mask1</instance_name>
			<opcode>184</opcode>
			<label>mask1:read</label>
			<op>
				<id>207</id>
				<op_kind>array_read</op_kind>
				<object>mask1</object>
				<in_widths>4 1</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>108</cycle_id>
			<chain_time>0.5075000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>10728</id>
			<source_loc>10132</source_loc>
			<order>186</order>
			<instance_name>f1_array_rgb</instance_name>
			<opcode>185</opcode>
			<label>f1_array_rgb:read</label>
			<op>
				<id>212</id>
				<op_kind>array_read</op_kind>
				<object>f1_array_rgb</object>
				<in_widths>12 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>108</cycle_id>
			<chain_time>0.9007000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>10729</id>
			<source_loc>10086</source_loc>
			<order>187</order>
			<instance_name>DC_Filter_Mul_8Ux4U_12U_4_51</instance_name>
			<opcode>171</opcode>
			<label>*</label>
			<op>
				<id>213</id>
				<op_kind>mul</op_kind>
				<in_widths>8 4</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>108</cycle_id>
			<chain_time>0.7324000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>10731</id>
			<source_loc>10089</source_loc>
			<order>188</order>
			<instance_name>DC_Filter_Add_12Ux12U_12U_4_52</instance_name>
			<opcode>173</opcode>
			<label>+</label>
			<op>
				<id>215</id>
				<op_kind>add</op_kind>
				<in_widths>12 12</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>108</cycle_id>
			<chain_time>1.0642000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>10733</id>
			<source_loc>10092</source_loc>
			<order>189</order>
			<instance_name>DC_Filter_N_Mux_12_2_41_4_53</instance_name>
			<opcode>106</opcode>
			<label>MUX(2)</label>
			<op>
				<id>217</id>
				<op_kind>mux</op_kind>
				<in_widths>12 12 1</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>108</cycle_id>
			<chain_time>1.1542000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>10735</id>
			<source_loc>10095</source_loc>
			<order>190</order>
			<instance_name>DC_Filter_N_Mux_12_2_41_4_54</instance_name>
			<opcode>106</opcode>
			<label>MUX(2)</label>
			<op>
				<id>219</id>
				<op_kind>mux</op_kind>
				<in_widths>12 12 1</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>108</cycle_id>
			<chain_time>1.1542000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>10737</id>
			<source_loc>10097</source_loc>
			<order>191</order>
			<instance_name>DC_Filter_N_Mux_12_2_41_4_55</instance_name>
			<opcode>106</opcode>
			<label>MUX(2)</label>
			<op>
				<id>221</id>
				<op_kind>mux</op_kind>
				<in_widths>12 12 1</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>108</cycle_id>
			<chain_time>1.1542000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>10905</id>
			<source_loc>10414</source_loc>
			<order>192</order>
			<sig_name>lp_ctrl_15</sig_name>
			<label>f1_val[2]:lp_ctrl_15:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>284</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_15</object>
			</op>
			<cycle_id>108</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>10740</id>
			<source_loc>10099</source_loc>
			<order>193</order>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_56</instance_name>
			<opcode>153</opcode>
			<label>+</label>
			<op>
				<id>224</id>
				<op_kind>add</op_kind>
				<in_widths>2</in_widths>
				<out_widths>2</out_widths>
			</op>
			<cycle_id>108</cycle_id>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>10744</id>
			<source_loc>18520</source_loc>
			<order>194</order>
			<sig_name>rgb0</sig_name>
			<label>rgb:rgb0:wire</label>
			<datatype W="24">sc_uint</datatype>
			<op>
				<id>228</id>
				<op_kind>wire</op_kind>
				<object>rgb0</object>
			</op>
			<cycle_id>108</cycle_id>
			<chain_time>1.1542000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10903</id>
			<source_loc>10438</source_loc>
			<order>195</order>
			<sig_name>lp_ctrl_14</sig_name>
			<label>f1_val[2]:lp_ctrl_14:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>282</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_14</object>
			</op>
			<cycle_id>108</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>10742</id>
			<source_loc>10100</source_loc>
			<order>196</order>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_57</instance_name>
			<opcode>153</opcode>
			<label>+</label>
			<op>
				<id>226</id>
				<op_kind>add</op_kind>
				<in_widths>2</in_widths>
				<out_widths>2</out_widths>
			</op>
			<cycle_id>108</cycle_id>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>10901</id>
			<source_loc>10462</source_loc>
			<order>197</order>
			<sig_name>lp_ctrl_13</sig_name>
			<label>f1_val[2]:lp_ctrl_13:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>280</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_13</object>
			</op>
			<cycle_id>108</cycle_id>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>10745</id>
			<source_loc>7547</source_loc>
			<order>198</order>
			<sig_name>o_rgb_inside_data</sig_name>
			<label>o_rgb_inside.data:o_rgb_inside_data:write</label>
			<datatype W="24">sc_uint</datatype>
			<output_write/>
			<op>
				<id>229</id>
				<op_kind>output</op_kind>
				<object>o_rgb_inside_data</object>
			</op>
			<cycle_id>108</cycle_id>
			<chain_time>1.2197000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>10746</id>
			<source_loc>10296</source_loc>
			<order>199</order>
			<sig_name>o_rgb_inside_m_req_m_next_trig_req</sig_name>
			<label>m_next_trig_req:o_rgb_inside_m_req_m_next_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>230</id>
				<op_kind>input</op_kind>
				<object>o_rgb_inside_m_req_m_next_trig_req</object>
			</op>
			<cycle_id>108</cycle_id>
			<chain_time>0.1334000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>10747</id>
			<source_loc>7594</source_loc>
			<order>200</order>
			<sig_name>o_rgb_inside_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_rgb_inside_m_req_m_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>231</id>
				<op_kind>output</op_kind>
				<object>o_rgb_inside_m_req_m_trig_req</object>
			</op>
			<cycle_id>108</cycle_id>
			<chain_time>0.1989000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>10748</id>
			<source_loc>10298</source_loc>
			<order>201</order>
			<sig_name>o_rgb_inside_m_stalling</sig_name>
			<label>o_rgb_inside.m_stalling:o_rgb_inside_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>232</id>
				<op_kind>input</op_kind>
				<object>o_rgb_inside_m_stalling</object>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>10749</id>
			<source_loc>7596</source_loc>
			<order>202</order>
			<sig_name>stall1</sig_name>
			<label>do_filter_1::get:stall1:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>233</id>
				<op_kind>output</op_kind>
				<object>stall1</object>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>10750</id>
			<source_loc>10102</source_loc>
			<order>203</order>
			<instance_name>DC_Filter_Add2i1u8_4_58</instance_name>
			<opcode>120</opcode>
			<label>+</label>
			<op>
				<id>234</id>
				<op_kind>add</op_kind>
				<in_widths>9</in_widths>
				<out_widths>9</out_widths>
			</op>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>10897</id>
			<source_loc>10486</source_loc>
			<order>204</order>
			<sig_name>lp_ctrl_11</sig_name>
			<label>f1_val[2]:lp_ctrl_11:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>276</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_11</object>
			</op>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10879</id>
			<source_loc>10510</source_loc>
			<order>205</order>
			<sig_name>lp_ctrl_2</sig_name>
			<label>f1_val[2]:lp_ctrl_2:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>258</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_2</object>
			</op>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10571</id>
			<source_loc>19261</source_loc>
			<order>206</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>77</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>21</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10575</id>
			<source_loc>19268</source_loc>
			<order>207</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>79</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>21</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10577</id>
			<source_loc>19275</source_loc>
			<order>208</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>81</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>21</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10594</id>
			<source_loc>19428</source_loc>
			<order>209</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>90</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10608</id>
			<source_loc>19340</source_loc>
			<order>210</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>104</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>35</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10610</id>
			<source_loc>19347</source_loc>
			<order>211</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>106</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>35</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10612</id>
			<source_loc>19354</source_loc>
			<order>212</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>108</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>35</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10614</id>
			<source_loc>19424</source_loc>
			<order>213</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>110</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>35</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10617</id>
			<source_loc>19420</source_loc>
			<order>214</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>113</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>35</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10626</id>
			<source_loc>19412</source_loc>
			<order>215</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>122</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>57</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10628</id>
			<source_loc>19419</source_loc>
			<order>216</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>124</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>57</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10645</id>
			<source_loc>19408</source_loc>
			<order>217</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>141</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>76</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10664</id>
			<source_loc>19329</source_loc>
			<order>218</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>160</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>88</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10666</id>
			<source_loc>19336</source_loc>
			<order>219</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>162</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>88</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10687</id>
			<source_loc>19438</source_loc>
			<order>220</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>183</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>103</cycle_id>
			<chain_time>0.2718000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10739</id>
			<source_loc>19442</source_loc>
			<order>221</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>223</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>108</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10741</id>
			<source_loc>19449</source_loc>
			<order>222</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>225</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>108</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10743</id>
			<source_loc>19456</source_loc>
			<order>223</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>227</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>108</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>10751</id>
			<source_loc>19529</source_loc>
			<order>224</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>235</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.10</path>
		<name>post_sched</name>
		<thread>do_filter_1</thread>
	</cdfg>
	<timing_paths>
		<thread>do_filter_1</thread>
		<timing_path>
			<name>do_filter_1_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8666</delay>
				<port_name>o_rgb_inside_m_req_m_next_trig_req</port_name>
				<state>79</state>
				<source_loc>10746</source_loc>
			</path_node>
			<delay>9.8666</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_1_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>o_rgb_inside_m_stalling</port_name>
				<state>81</state>
				<source_loc>10748</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_1_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
				<state>45</state>
				<source_loc>10634</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_1_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
				<state>56</state>
				<source_loc>10653</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_1_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3318</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.5152</delay>
				<number_inputs>6</number_inputs>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.3435</delay>
				<number_inputs>17</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>1.3700</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_1_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3318</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.5152</delay>
				<number_inputs>6</number_inputs>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.3435</delay>
				<number_inputs>17</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>1.3700</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_1_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3318</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3318</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3279</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>1.2940</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_1_8</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter_1</thread>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.6184</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3318</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0900</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>1.2812</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_1_9</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter_1</thread>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.6184</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3318</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0900</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>1.2812</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_1_10</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter_1</thread>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.6184</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3318</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0900</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>1.2812</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>do_filter_1</thread>
		<timing_path>
			<name>do_filter_1_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8666</delay>
				<port_name>o_rgb_inside_m_req_m_next_trig_req</port_name>
			</path_node>
			<delay>9.8666</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_1_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>o_rgb_inside_m_stalling</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_1_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_1_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_1_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter_1</thread>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1140</delay>
				<instance_name>mask1</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.0320</delay>
				<instance_name>DC_Filter_Mul_8Ux4U_12U_4_51</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.9925</delay>
				<instance_name>DC_Filter_Add_12Ux12U_12U_4_52</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0900</delay>
				<instance_name>DC_Filter_N_Mux_12_2_41_4_55</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1167</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1231</delay>
			</path_node>
			<delay>2.4683</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_1_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter_1</thread>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1140</delay>
				<instance_name>f1_array_rgb</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.0320</delay>
				<instance_name>DC_Filter_Mul_8Ux4U_12U_4_51</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.9925</delay>
				<instance_name>DC_Filter_Add_12Ux12U_12U_4_52</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0900</delay>
				<instance_name>DC_Filter_N_Mux_12_2_41_4_55</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1167</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1231</delay>
			</path_node>
			<delay>2.4683</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_1_7</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter_1</thread>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1140</delay>
				<instance_name>mask1</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.0320</delay>
				<instance_name>DC_Filter_Mul_8Ux4U_12U_4_51</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.9925</delay>
				<instance_name>DC_Filter_Add_12Ux12U_12U_4_52</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0900</delay>
				<instance_name>DC_Filter_N_Mux_12_2_41_4_54</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1167</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1231</delay>
			</path_node>
			<delay>2.4683</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_1_8</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter_1</thread>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1140</delay>
				<instance_name>f1_array_rgb</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.0320</delay>
				<instance_name>DC_Filter_Mul_8Ux4U_12U_4_51</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.9925</delay>
				<instance_name>DC_Filter_Add_12Ux12U_12U_4_52</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0900</delay>
				<instance_name>DC_Filter_N_Mux_12_2_41_4_54</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1167</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1231</delay>
			</path_node>
			<delay>2.4683</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_1_9</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter_1</thread>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1140</delay>
				<instance_name>mask1</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.0320</delay>
				<instance_name>DC_Filter_Mul_8Ux4U_12U_4_51</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.9925</delay>
				<instance_name>DC_Filter_Add_12Ux12U_12U_4_52</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0900</delay>
				<instance_name>DC_Filter_N_Mux_12_2_41_4_53</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1167</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1231</delay>
			</path_node>
			<delay>2.4683</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_1_10</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter_1</thread>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1140</delay>
				<instance_name>f1_array_rgb</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.0320</delay>
				<instance_name>DC_Filter_Mul_8Ux4U_12U_4_51</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.9925</delay>
				<instance_name>DC_Filter_Add_12Ux12U_12U_4_52</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0900</delay>
				<instance_name>DC_Filter_N_Mux_12_2_41_4_53</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1167</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1231</delay>
			</path_node>
			<delay>2.4683</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>do_filter_1</thread>
		<timing_path>
			<name>do_filter_1_1</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter_1</thread>
			<delay>1.4042</delay>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1140</delay>
				<source_loc>10718</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.6184</delay>
				<source_loc>10729</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3318</delay>
				<source_loc>10731</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0900</delay>
				<source_loc>10737</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>10691</source_loc>
				<state>70</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>10698</source_loc>
				<state>71</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>10709</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_1_2</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter_1</thread>
			<delay>1.4042</delay>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1140</delay>
				<source_loc>10718</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.6184</delay>
				<source_loc>10729</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3318</delay>
				<source_loc>10731</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0900</delay>
				<source_loc>10733</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>10689</source_loc>
				<state>70</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>10696</source_loc>
				<state>71</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>10707</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_1_3</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter_1</thread>
			<delay>1.4042</delay>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1140</delay>
				<source_loc>10718</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.6184</delay>
				<source_loc>10729</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3318</delay>
				<source_loc>10731</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0900</delay>
				<source_loc>10735</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>10690</source_loc>
				<state>70</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>10697</source_loc>
				<state>71</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>10708</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_1_4</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter_1</thread>
			<delay>1.4042</delay>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1140</delay>
				<source_loc>10728</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.6184</delay>
				<source_loc>10729</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3318</delay>
				<source_loc>10731</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0900</delay>
				<source_loc>10733</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>10689</source_loc>
				<state>70</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>10696</source_loc>
				<state>71</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>10707</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_1_5</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter_1</thread>
			<delay>1.4042</delay>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1140</delay>
				<source_loc>10728</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.6184</delay>
				<source_loc>10729</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3318</delay>
				<source_loc>10731</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0900</delay>
				<source_loc>10735</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>10690</source_loc>
				<state>70</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>10697</source_loc>
				<state>71</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>10708</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_1_6</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter_1</thread>
			<delay>1.4042</delay>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1140</delay>
				<source_loc>10728</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.6184</delay>
				<source_loc>10729</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3318</delay>
				<source_loc>10731</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0900</delay>
				<source_loc>10737</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>10691</source_loc>
				<state>70</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>10698</source_loc>
				<state>71</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>10709</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_1_7</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter_1</thread>
			<delay>1.2325</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3318</delay>
				<source_loc>10750</source_loc>
				<state>81</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>10673</source_loc>
				<state>66</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3318</delay>
				<source_loc>10719</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3279</delay>
				<source_loc>10727</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0655</delay>
				<source_loc>10728</source_loc>
				<state>72</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_1_8</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter_1</thread>
			<delay>0.8632</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0963</delay>
				<source_loc>10611</source_loc>
				<state>25</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>10596</source_loc>
				<state>23</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.5259</delay>
				<source_loc>10603</source_loc>
				<state>25</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0655</delay>
				<source_loc>10605</source_loc>
				<state>25</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_1_9</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter_1</thread>
			<delay>0.7561</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.5766</delay>
				<source_loc>10567</source_loc>
				<state>13</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0655</delay>
				<source_loc>10569</source_loc>
				<state>13</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_1_10</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter_1</thread>
			<delay>0.7561</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.5766</delay>
				<source_loc>10604</source_loc>
				<state>25</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0655</delay>
				<source_loc>10606</source_loc>
				<state>25</state>
			</path_node>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>do_filter_1</thread>
		<reg_op>
			<id>10911</id>
			<source_loc>10554</source_loc>
			<name>i_rgb_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>20,21</livein>
			<liveout>20,21</liveout>
			<reg_deffed/>
			<instance_name>i_rgb_m_busy_req_0</instance_name>
			<op>
				<id>61</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>10912</id>
			<source_loc>10633</source_loc>
			<name>i_rgb_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>1,35,76</livein>
			<liveout>35,76</liveout>
			<reg_deffed>35,76</reg_deffed>
			<instance_name>i_rgb_m_busy_req_0</instance_name>
			<op>
				<id>129</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>10913</id>
			<source_loc>10636</source_loc>
			<name>i_rgb_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>1,74,75</livein>
			<liveout>1,74</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>i_rgb_m_busy_req_0</instance_name>
			<op>
				<id>132</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>10915</id>
			<source_loc>10652</source_loc>
			<name>i_rgb_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>2,3,21,88</livein>
			<liveout>3,21,88</liveout>
			<reg_deffed>3,21,88</reg_deffed>
			<instance_name>i_rgb_m_busy_req_0</instance_name>
			<op>
				<id>148</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>10916</id>
			<source_loc>10655</source_loc>
			<name>i_rgb_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>2,86,87</livein>
			<liveout>2,86</liveout>
			<reg_deffed>2</reg_deffed>
			<instance_name>i_rgb_m_busy_req_0</instance_name>
			<op>
				<id>151</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>10918</id>
			<source_loc>10637</source_loc>
			<name>u_g_n_539_i0</name>
			<datatype W="24">sc_uint</datatype>
			<livein>74,75</livein>
			<liveout>1,74</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>o_rgb_inside_data</instance_name>
			<op>
				<id>133</id>
				<op_kind>reg</op_kind>
				<object>o_rgb_inside_data</object>
			</op>
			<reg_purpose>input</reg_purpose>
		</reg_op>
		<reg_op>
			<id>10921</id>
			<source_loc>10656</source_loc>
			<name>u_g_n_539</name>
			<datatype W="24">sc_uint</datatype>
			<livein>86,87</livein>
			<liveout>2,86</liveout>
			<reg_deffed>2</reg_deffed>
			<instance_name>o_rgb_inside_data</instance_name>
			<op>
				<id>152</id>
				<op_kind>reg</op_kind>
				<object>o_rgb_inside_data</object>
			</op>
			<reg_purpose>input</reg_purpose>
		</reg_op>
		<reg_op>
			<id>10922</id>
			<source_loc>10745</source_loc>
			<name>o_rgb_inside_data</name>
			<datatype W="24">sc_uint</datatype>
			<livein>3,108</livein>
			<liveout>3,108</liveout>
			<reg_deffed>108</reg_deffed>
			<instance_name>o_rgb_inside_data</instance_name>
			<op>
				<id>229</id>
				<op_kind>reg</op_kind>
				<object>o_rgb_inside_data</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>10924</id>
			<source_loc>10556</source_loc>
			<name>o_rgb_inside_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>20,21</livein>
			<liveout>20,21</liveout>
			<reg_deffed/>
			<instance_name>o_rgb_inside_m_req_m_trig_req</instance_name>
			<op>
				<id>63</id>
				<op_kind>reg</op_kind>
				<object>o_rgb_inside_m_req_m_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>10925</id>
			<source_loc>10747</source_loc>
			<name>o_rgb_inside_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>2,3,21,34,35,57,76,88,103,108</livein>
			<liveout>3,21,35,57,76,88,103,108</liveout>
			<reg_deffed>108</reg_deffed>
			<instance_name>o_rgb_inside_m_req_m_trig_req</instance_name>
			<op>
				<id>231</id>
				<op_kind>reg</op_kind>
				<object>o_rgb_inside_m_req_m_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>10931</id>
			<source_loc>10551</source_loc>
			<name>f1_val_2_mi0</name>
			<datatype W="12">sc_uint</datatype>
			<livein>3,20,21</livein>
			<liveout>3,20,21</liveout>
			<reg_deffed/>
			<instance_name>s_reg_59</instance_name>
			<op>
				<id>58</id>
				<op_kind>reg</op_kind>
				<object>s_reg_59</object>
			</op>
		</reg_op>
		<reg_op>
			<id>10932</id>
			<source_loc>10578</source_loc>
			<name>f1_val_2_mi20</name>
			<datatype W="12">sc_uint</datatype>
			<livein>1,2,3,21,34,35,57,74,75,76,86,87,88,103</livein>
			<liveout>1,2,3,21,34,35,57,74,75,76,86,87,88,103</liveout>
			<reg_deffed>3,21</reg_deffed>
			<instance_name>s_reg_59</instance_name>
			<op>
				<id>82</id>
				<op_kind>reg</op_kind>
				<object>s_reg_59</object>
			</op>
		</reg_op>
		<reg_op>
			<id>10933</id>
			<source_loc>10681</source_loc>
			<name>f1_val_2_mi67</name>
			<datatype W="12">sc_uint</datatype>
			<livein>3,35,57,76,88,103,108</livein>
			<liveout>3,35,57,76,88,103,108</liveout>
			<reg_deffed>3,35,57,76,88,103</reg_deffed>
			<instance_name>s_reg_59</instance_name>
			<op>
				<id>177</id>
				<op_kind>reg</op_kind>
				<object>s_reg_59</object>
			</op>
		</reg_op>
		<reg_op>
			<id>10934</id>
			<source_loc>10707</source_loc>
			<name>f1_val_2_u1</name>
			<datatype W="12">sc_uint</datatype>
			<livein>108</livein>
			<liveout>3,35,57,76,88,103,108</liveout>
			<reg_deffed>3,35,57,76,88,103,108</reg_deffed>
			<instance_name>s_reg_59</instance_name>
			<op>
				<id>199</id>
				<op_kind>reg</op_kind>
				<object>s_reg_59</object>
			</op>
		</reg_op>
		<reg_op>
			<id>10935</id>
			<source_loc>10733</source_loc>
			<name>f1_val_2_mi72</name>
			<datatype W="12">sc_uint</datatype>
			<livein>3,35,57,76,88,103,108</livein>
			<liveout>3,35,57,76,88,103,108</liveout>
			<reg_deffed>108</reg_deffed>
			<instance_name>s_reg_59</instance_name>
			<op>
				<id>217</id>
				<op_kind>reg</op_kind>
				<object>s_reg_59</object>
			</op>
		</reg_op>
		<reg_op>
			<id>10937</id>
			<source_loc>10552</source_loc>
			<name>f1_val_1_mi0</name>
			<datatype W="12">sc_uint</datatype>
			<livein>3,20,21</livein>
			<liveout>3,20,21</liveout>
			<reg_deffed/>
			<instance_name>s_reg_60</instance_name>
			<op>
				<id>59</id>
				<op_kind>reg</op_kind>
				<object>s_reg_60</object>
			</op>
		</reg_op>
		<reg_op>
			<id>10938</id>
			<source_loc>10579</source_loc>
			<name>f1_val_1_mi20</name>
			<datatype W="12">sc_uint</datatype>
			<livein>1,2,3,21,34,35,57,74,75,76,86,87,88,103</livein>
			<liveout>1,2,3,21,34,35,57,74,75,76,86,87,88,103</liveout>
			<reg_deffed>3,21</reg_deffed>
			<instance_name>s_reg_60</instance_name>
			<op>
				<id>83</id>
				<op_kind>reg</op_kind>
				<object>s_reg_60</object>
			</op>
		</reg_op>
		<reg_op>
			<id>10939</id>
			<source_loc>10683</source_loc>
			<name>f1_val_1_mi67</name>
			<datatype W="12">sc_uint</datatype>
			<livein>3,35,57,76,88,103,108</livein>
			<liveout>3,35,57,76,88,103,108</liveout>
			<reg_deffed>3,35,57,76,88,103</reg_deffed>
			<instance_name>s_reg_60</instance_name>
			<op>
				<id>179</id>
				<op_kind>reg</op_kind>
				<object>s_reg_60</object>
			</op>
		</reg_op>
		<reg_op>
			<id>10940</id>
			<source_loc>10708</source_loc>
			<name>f1_val_1_u1</name>
			<datatype W="12">sc_uint</datatype>
			<livein>108</livein>
			<liveout>3,35,57,76,88,103,108</liveout>
			<reg_deffed>3,35,57,76,88,103,108</reg_deffed>
			<instance_name>s_reg_60</instance_name>
			<op>
				<id>200</id>
				<op_kind>reg</op_kind>
				<object>s_reg_60</object>
			</op>
		</reg_op>
		<reg_op>
			<id>10941</id>
			<source_loc>10735</source_loc>
			<name>f1_val_1_mi72</name>
			<datatype W="12">sc_uint</datatype>
			<livein>3,35,57,76,88,103,108</livein>
			<liveout>3,35,57,76,88,103,108</liveout>
			<reg_deffed>108</reg_deffed>
			<instance_name>s_reg_60</instance_name>
			<op>
				<id>219</id>
				<op_kind>reg</op_kind>
				<object>s_reg_60</object>
			</op>
		</reg_op>
		<reg_op>
			<id>10943</id>
			<source_loc>10553</source_loc>
			<name>f1_val_0_mi0</name>
			<datatype W="12">sc_uint</datatype>
			<livein>3,20,21</livein>
			<liveout>3,20,21</liveout>
			<reg_deffed/>
			<instance_name>s_reg_61</instance_name>
			<op>
				<id>60</id>
				<op_kind>reg</op_kind>
				<object>s_reg_61</object>
			</op>
		</reg_op>
		<reg_op>
			<id>10944</id>
			<source_loc>10580</source_loc>
			<name>f1_val_0_mi20</name>
			<datatype W="12">sc_uint</datatype>
			<livein>1,2,3,21,34,35,57,74,75,76,86,87,88,103</livein>
			<liveout>1,2,3,21,34,35,57,74,75,76,86,87,88,103</liveout>
			<reg_deffed>3,21</reg_deffed>
			<instance_name>s_reg_61</instance_name>
			<op>
				<id>84</id>
				<op_kind>reg</op_kind>
				<object>s_reg_61</object>
			</op>
		</reg_op>
		<reg_op>
			<id>10945</id>
			<source_loc>10685</source_loc>
			<name>f1_val_0_mi67</name>
			<datatype W="12">sc_uint</datatype>
			<livein>3,35,57,76,88,103,108</livein>
			<liveout>3,35,57,76,88,103,108</liveout>
			<reg_deffed>3,35,57,76,88,103</reg_deffed>
			<instance_name>s_reg_61</instance_name>
			<op>
				<id>181</id>
				<op_kind>reg</op_kind>
				<object>s_reg_61</object>
			</op>
		</reg_op>
		<reg_op>
			<id>10946</id>
			<source_loc>10709</source_loc>
			<name>f1_val_0_u1</name>
			<datatype W="12">sc_uint</datatype>
			<livein>108</livein>
			<liveout>3,35,57,76,88,103,108</liveout>
			<reg_deffed>3,35,57,76,88,103,108</reg_deffed>
			<instance_name>s_reg_61</instance_name>
			<op>
				<id>201</id>
				<op_kind>reg</op_kind>
				<object>s_reg_61</object>
			</op>
		</reg_op>
		<reg_op>
			<id>10947</id>
			<source_loc>10737</source_loc>
			<name>f1_val_0_mi72</name>
			<datatype W="12">sc_uint</datatype>
			<livein>3,35,57,76,88,103,108</livein>
			<liveout>3,35,57,76,88,103,108</liveout>
			<reg_deffed>108</reg_deffed>
			<instance_name>s_reg_61</instance_name>
			<op>
				<id>221</id>
				<op_kind>reg</op_kind>
				<object>s_reg_61</object>
			</op>
		</reg_op>
		<reg_op>
			<id>10949</id>
			<source_loc>10559</source_loc>
			<name>i0_u0</name>
			<datatype W="2">sc_uint</datatype>
			<livein>20,21</livein>
			<liveout>20,21</liveout>
			<reg_deffed>21</reg_deffed>
			<instance_name>s_reg_62</instance_name>
			<op>
				<id>66</id>
				<op_kind>reg</op_kind>
				<object>s_reg_62</object>
			</op>
		</reg_op>
		<reg_op>
			<id>10950</id>
			<source_loc>10596</source_loc>
			<name>i_u2_u0</name>
			<datatype W="2">sc_uint</datatype>
			<livein>3,21,34,35</livein>
			<liveout>3,21,34,35</liveout>
			<reg_deffed>3,21,35</reg_deffed>
			<instance_name>s_reg_62</instance_name>
			<op>
				<id>92</id>
				<op_kind>reg</op_kind>
				<object>s_reg_62</object>
			</op>
		</reg_op>
		<reg_op>
			<id>10951</id>
			<source_loc>10622</source_loc>
			<name>h0_u0</name>
			<datatype W="2">sc_uint</datatype>
			<livein>57</livein>
			<liveout>35,57</liveout>
			<reg_deffed>35,57</reg_deffed>
			<instance_name>s_reg_62</instance_name>
			<op>
				<id>118</id>
				<op_kind>reg</op_kind>
				<object>s_reg_62</object>
			</op>
		</reg_op>
		<reg_op>
			<id>10952</id>
			<source_loc>10648</source_loc>
			<name>j_u4_u0</name>
			<datatype W="2">sc_uint</datatype>
			<livein>2,3,21,86,87,88</livein>
			<liveout>2,3,21,86,87,88</liveout>
			<reg_deffed>3,21,88</reg_deffed>
			<instance_name>s_reg_62</instance_name>
			<op>
				<id>144</id>
				<op_kind>reg</op_kind>
				<object>s_reg_62</object>
			</op>
		</reg_op>
		<reg_op>
			<id>10953</id>
			<source_loc>10688</source_loc>
			<name>h_u3_mi66</name>
			<datatype W="2">sc_uint</datatype>
			<livein>3,35,57,76,88,103,108</livein>
			<liveout>3,35,57,76,88,103,108</liveout>
			<reg_deffed>3,35,57,76,88</reg_deffed>
			<instance_name>s_reg_62</instance_name>
			<op>
				<id>184</id>
				<op_kind>reg</op_kind>
				<object>s_reg_62</object>
			</op>
		</reg_op>
		<reg_op>
			<id>10954</id>
			<source_loc>10693</source_loc>
			<name>h_u3_u0</name>
			<datatype W="2">sc_uint</datatype>
			<livein>3,35,57,76,88,103,108</livein>
			<liveout>3,35,57,76,88,103,108</liveout>
			<reg_deffed>3,35,57,76,88,103,108</reg_deffed>
			<instance_name>s_reg_62</instance_name>
			<op>
				<id>189</id>
				<op_kind>reg</op_kind>
				<object>s_reg_62</object>
			</op>
		</reg_op>
		<reg_op>
			<id>10956</id>
			<source_loc>10562</source_loc>
			<name>j0_u0</name>
			<datatype W="2">sc_uint</datatype>
			<livein>20,21</livein>
			<liveout>20,21</liveout>
			<reg_deffed>21</reg_deffed>
			<instance_name>s_reg_63</instance_name>
			<op>
				<id>69</id>
				<op_kind>reg</op_kind>
				<object>s_reg_63</object>
			</op>
		</reg_op>
		<reg_op>
			<id>10957</id>
			<source_loc>10599</source_loc>
			<name>j_u3_u0</name>
			<datatype W="2">sc_uint</datatype>
			<livein>3,21,34,35</livein>
			<liveout>3,21,34,35</liveout>
			<reg_deffed>3,21,35</reg_deffed>
			<instance_name>s_reg_63</instance_name>
			<op>
				<id>95</id>
				<op_kind>reg</op_kind>
				<object>s_reg_63</object>
			</op>
		</reg_op>
		<reg_op>
			<id>10958</id>
			<source_loc>10613</source_loc>
			<name>condvar_003</name>
			<datatype W="1">sc_uint</datatype>
			<livein>1,35,57,74,75,76,88</livein>
			<liveout>1,35,57,74,75,76,88</liveout>
			<reg_deffed>35</reg_deffed>
			<instance_name>s_reg_63</instance_name>
			<op>
				<id>109</id>
				<op_kind>reg</op_kind>
				<object>s_reg_63</object>
			</op>
		</reg_op>
		<reg_op>
			<id>10959</id>
			<source_loc>10686</source_loc>
			<name>h_u2_mi67</name>
			<datatype W="2">sc_uint</datatype>
			<livein>3,35,57,76,88,103</livein>
			<liveout>3,35,57,76,88,103</liveout>
			<reg_deffed>3,35,57,76,88,103</reg_deffed>
			<instance_name>s_reg_63</instance_name>
			<op>
				<id>182</id>
				<op_kind>reg</op_kind>
				<object>s_reg_63</object>
			</op>
		</reg_op>
		<reg_op>
			<id>10960</id>
			<source_loc>10700</source_loc>
			<name>i_u3_u0</name>
			<datatype W="2">sc_uint</datatype>
			<livein>3,35,57,76,88,103,108</livein>
			<liveout>3,35,57,76,88,103,108</liveout>
			<reg_deffed>3,35,57,76,88,103,108</reg_deffed>
			<instance_name>s_reg_63</instance_name>
			<op>
				<id>196</id>
				<op_kind>reg</op_kind>
				<object>s_reg_63</object>
			</op>
		</reg_op>
		<reg_op>
			<id>10962</id>
			<source_loc>10565</source_loc>
			<name>k0_u0</name>
			<datatype W="9">sc_uint</datatype>
			<livein>20,21</livein>
			<liveout>20,21</liveout>
			<reg_deffed>21</reg_deffed>
			<instance_name>s_reg_64</instance_name>
			<op>
				<id>72</id>
				<op_kind>reg</op_kind>
				<object>s_reg_64</object>
			</op>
		</reg_op>
		<reg_op>
			<id>10963</id>
			<source_loc>10627</source_loc>
			<name>k_u6_mi35</name>
			<datatype W="9">sc_uint</datatype>
			<livein>35,57</livein>
			<liveout>35,57</liveout>
			<reg_deffed>35,57</reg_deffed>
			<instance_name>s_reg_64</instance_name>
			<op>
				<id>123</id>
				<op_kind>reg</op_kind>
				<object>s_reg_64</object>
			</op>
		</reg_op>
		<reg_op>
			<id>10964</id>
			<source_loc>10646</source_loc>
			<name>flag0_mi41</name>
			<datatype W="12">sc_uint</datatype>
			<livein>1,35,74,75,76</livein>
			<liveout>1,35,74,75,76</liveout>
			<reg_deffed>35</reg_deffed>
			<instance_name>s_reg_64</instance_name>
			<op>
				<id>142</id>
				<op_kind>reg</op_kind>
				<object>s_reg_64</object>
			</op>
		</reg_op>
		<reg_op>
			<id>10965</id>
			<source_loc>10673</source_loc>
			<name>k_u9_u0</name>
			<datatype W="9">sc_uint</datatype>
			<livein>3,35,57,76,88,103,108</livein>
			<liveout>3,35,57,76,88,103,108</liveout>
			<reg_deffed>3,35,57,76,88</reg_deffed>
			<instance_name>s_reg_64</instance_name>
			<op>
				<id>169</id>
				<op_kind>reg</op_kind>
				<object>s_reg_64</object>
			</op>
		</reg_op>
		<reg_op>
			<id>10967</id>
			<source_loc>10550</source_loc>
			<name>flag0_mux_1</name>
			<datatype W="12">sc_uint</datatype>
			<livein>3,35,57,76,88,103,108</livein>
			<liveout>3,35,57,76,88,103,108</liveout>
			<reg_deffed>35</reg_deffed>
			<instance_name>s_reg_65</instance_name>
			<op>
				<id>57</id>
				<op_kind>reg</op_kind>
				<object>s_reg_65</object>
			</op>
		</reg_op>
		<reg_op>
			<id>10968</id>
			<source_loc>10585</source_loc>
			<name>flag0_mi20</name>
			<datatype W="12">sc_uint</datatype>
			<livein>1,2,3,21,34,35,57,74,75,76,86,87,88</livein>
			<liveout>1,2,3,21,34,35,57,74,75,76,86,87,88</liveout>
			<reg_deffed>3,21</reg_deffed>
			<instance_name>s_reg_65</instance_name>
			<op>
				<id>85</id>
				<op_kind>reg</op_kind>
				<object>s_reg_65</object>
			</op>
		</reg_op>
		<reg_op>
			<id>10970</id>
			<source_loc>10602</source_loc>
			<name>k_u5_u0</name>
			<datatype W="9">sc_uint</datatype>
			<livein>34</livein>
			<liveout>3,21,35</liveout>
			<reg_deffed>3,21,35</reg_deffed>
			<instance_name>s_reg_66</instance_name>
			<op>
				<id>98</id>
				<op_kind>reg</op_kind>
				<object>s_reg_66</object>
			</op>
		</reg_op>
		<reg_op>
			<id>10971</id>
			<source_loc>10607</source_loc>
			<name>k_u5_mi25</name>
			<datatype W="9">sc_uint</datatype>
			<livein>35</livein>
			<liveout>34,35</liveout>
			<reg_deffed>34</reg_deffed>
			<instance_name>s_reg_66</instance_name>
			<op>
				<id>103</id>
				<op_kind>reg</op_kind>
				<object>s_reg_66</object>
			</op>
		</reg_op>
		<reg_op>
			<id>10972</id>
			<source_loc>10619</source_loc>
			<name>k_u6_u0</name>
			<datatype W="9">sc_uint</datatype>
			<livein>35,57</livein>
			<liveout>35,57</liveout>
			<reg_deffed>35,57</reg_deffed>
			<instance_name>s_reg_66</instance_name>
			<op>
				<id>115</id>
				<op_kind>reg</op_kind>
				<object>s_reg_66</object>
			</op>
		</reg_op>
		<reg_op>
			<id>10973</id>
			<source_loc>10632</source_loc>
			<name>k_u7_u0</name>
			<datatype W="9">sc_uint</datatype>
			<livein>1,35,74,75,76</livein>
			<liveout>1,35,74,76</liveout>
			<reg_deffed>35,76</reg_deffed>
			<instance_name>s_reg_66</instance_name>
			<op>
				<id>128</id>
				<op_kind>reg</op_kind>
				<object>s_reg_66</object>
			</op>
		</reg_op>
		<reg_op>
			<id>10974</id>
			<source_loc>10644</source_loc>
			<name>k_u7_mi49</name>
			<datatype W="9">sc_uint</datatype>
			<livein>76</livein>
			<liveout>75,76</liveout>
			<reg_deffed>75</reg_deffed>
			<instance_name>s_reg_66</instance_name>
			<op>
				<id>140</id>
				<op_kind>reg</op_kind>
				<object>s_reg_66</object>
			</op>
		</reg_op>
		<reg_op>
			<id>10975</id>
			<source_loc>10651</source_loc>
			<name>k_u8_u0</name>
			<datatype W="9">sc_uint</datatype>
			<livein>2,3,21,86,87,88</livein>
			<liveout>2,3,21,86,88</liveout>
			<reg_deffed>3,21,88</reg_deffed>
			<instance_name>s_reg_66</instance_name>
			<op>
				<id>147</id>
				<op_kind>reg</op_kind>
				<object>s_reg_66</object>
			</op>
		</reg_op>
		<reg_op>
			<id>10976</id>
			<source_loc>10663</source_loc>
			<name>k_u8_mi60</name>
			<datatype W="9">sc_uint</datatype>
			<livein>88</livein>
			<liveout>87,88</liveout>
			<reg_deffed>87</reg_deffed>
			<instance_name>s_reg_66</instance_name>
			<op>
				<id>159</id>
				<op_kind>reg</op_kind>
				<object>s_reg_66</object>
			</op>
		</reg_op>
		<reg_op>
			<id>10978</id>
			<source_loc>10616</source_loc>
			<name>condvar_004</name>
			<datatype W="1">sc_uint</datatype>
			<livein>35,57,76,88</livein>
			<liveout>35,57,76,88</liveout>
			<reg_deffed>35</reg_deffed>
			<instance_name>s_reg_67</instance_name>
			<op>
				<id>112</id>
				<op_kind>reg</op_kind>
				<object>s_reg_67</object>
			</op>
		</reg_op>
		<reg_op>
			<id>10979</id>
			<source_loc>10711</source_loc>
			<name>j_u5_u0</name>
			<datatype W="2">sc_uint</datatype>
			<livein>108</livein>
			<liveout>3,35,57,76,88,103,108</liveout>
			<reg_deffed>3,35,57,76,88,103,108</reg_deffed>
			<instance_name>s_reg_67</instance_name>
			<op>
				<id>203</id>
				<op_kind>reg</op_kind>
				<object>s_reg_67</object>
			</op>
		</reg_op>
		<reg_op>
			<id>10980</id>
			<source_loc>10713</source_loc>
			<name>dmux_ctrl_011</name>
			<datatype W="2">sc_uint</datatype>
			<livein>108</livein>
			<liveout>3,35,57,76,88,103,108</liveout>
			<reg_deffed>3,35,57,76,88,103,108</reg_deffed>
			<instance_name>s_reg_67</instance_name>
			<op>
				<id>205</id>
				<op_kind>reg</op_kind>
				<object>s_reg_67</object>
			</op>
		</reg_op>
	</reg_ops>
	<resource>
		<res_id>64</res_id>
		<opcode>85</opcode>
		<opcode>86</opcode>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>DC_Filter_RAM_2322X8_1</module_name>
		<resource_kind>RAM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>79</res_id>
		<opcode>101</opcode>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>ROM_9X4</module_name>
		<resource_kind>ROM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>143</res_id>
		<opcode>165</opcode>
		<latency>0</latency>
		<delay>0.0972</delay>
		<module_name>DC_Filter_Equal_2Ux2U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>==</label>
		<unit_area>25.6500</unit_area>
		<comb_area>25.6500</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<loop>
		<id>1</id>
		<thread>do_filter_1</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6360</source_loc>
		<loop>
			<id>58</id>
			<thread>do_filter_1</thread>
			<loop_iterations>3</loop_iterations>
			<source_path>../DC_Filter.cpp</source_path>
			<source_line>65</source_line>
			<source_loc>2303</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>2</max_path>
			<latency>4644</latency>
			<loop>
				<id>57</id>
				<thread>do_filter_1</thread>
				<loop_iterations>3</loop_iterations>
				<source_path>../DC_Filter.cpp</source_path>
				<source_line>66</source_line>
				<source_loc>2300</source_loc>
				<start_cycle>0</start_cycle>
				<max_path>2</max_path>
				<latency>4644</latency>
				<loop>
					<id>56</id>
					<thread>do_filter_1</thread>
					<loop_iterations>258</loop_iterations>
					<source_path>../DC_Filter.cpp</source_path>
					<source_line>67</source_line>
					<source_loc>2297</source_loc>
					<start_cycle>0</start_cycle>
					<max_path>2</max_path>
					<latency>4644</latency>
				</loop>
			</loop>
		</loop>
		<loop>
			<id>96</id>
			<thread>do_filter_1</thread>
			<source_path>../DC_Filter.cpp</source_path>
			<source_line>70</source_line>
			<source_loc>2559</source_loc>
			<start_cycle>2</start_cycle>
			<max_path>8</max_path>
			<latency>12800</latency>
			<loop>
				<id>72</id>
				<thread>do_filter_1</thread>
				<loop_iterations>3</loop_iterations>
				<source_path>../DC_Filter.cpp</source_path>
				<source_line>93</source_line>
				<source_loc>2393</source_loc>
				<start_cycle>0</start_cycle>
				<max_path>2</max_path>
				<latency>3072</latency>
				<loop>
					<id>71</id>
					<thread>do_filter_1</thread>
					<loop_iterations>2</loop_iterations>
					<source_path>../DC_Filter.cpp</source_path>
					<source_line>94</source_line>
					<source_loc>2390</source_loc>
					<start_cycle>0</start_cycle>
					<max_path>2</max_path>
					<latency>3072</latency>
					<loop>
						<id>70</id>
						<thread>do_filter_1</thread>
						<loop_iterations>256</loop_iterations>
						<source_path>../DC_Filter.cpp</source_path>
						<source_line>95</source_line>
						<source_loc>2387</source_loc>
						<start_cycle>0</start_cycle>
						<max_path>2</max_path>
						<latency>3072</latency>
					</loop>
				</loop>
			</loop>
			<loop>
				<id>84</id>
				<thread>do_filter_1</thread>
				<loop_iterations>256</loop_iterations>
				<source_path>../DC_Filter.cpp</source_path>
				<source_line>120</source_line>
				<source_loc>2458</source_loc>
				<start_cycle>2</start_cycle>
				<max_path>1</max_path>
				<latency>768</latency>
				<loop>
					<id>83</id>
					<thread>do_filter_1</thread>
					<loop_iterations>3</loop_iterations>
					<source_path>../DC_Filter.cpp</source_path>
					<source_line>122</source_line>
					<source_loc>2455</source_loc>
					<start_cycle>0</start_cycle>
					<max_path>1</max_path>
					<latency>768</latency>
				</loop>
			</loop>
			<loop>
				<id>82</id>
				<thread>do_filter_1</thread>
				<loop_iterations>256</loop_iterations>
				<source_path>../DC_Filter.cpp</source_path>
				<source_line>103</source_line>
				<source_loc>2431</source_loc>
				<start_cycle>2</start_cycle>
				<max_path>4</max_path>
				<latency>1024</latency>
			</loop>
			<loop>
				<id>69</id>
				<thread>do_filter_1</thread>
				<loop_iterations>2</loop_iterations>
				<source_path>../DC_Filter.cpp</source_path>
				<source_line>74</source_line>
				<source_loc>2352</source_loc>
				<start_cycle>0</start_cycle>
				<max_path>4</max_path>
				<latency>2048</latency>
				<loop>
					<id>68</id>
					<thread>do_filter_1</thread>
					<loop_iterations>256</loop_iterations>
					<source_path>../DC_Filter.cpp</source_path>
					<source_line>76</source_line>
					<source_loc>2349</source_loc>
					<start_cycle>0</start_cycle>
					<max_path>4</max_path>
					<latency>2048</latency>
				</loop>
			</loop>
			<loop>
				<id>95</id>
				<thread>do_filter_1</thread>
				<loop_iterations>256</loop_iterations>
				<source_path>../DC_Filter.cpp</source_path>
				<source_line>131</source_line>
				<source_loc>2558</source_loc>
				<start_cycle>6</start_cycle>
				<max_path>2</max_path>
				<latency>8704</latency>
				<loop>
					<id>85</id>
					<thread>do_filter_1</thread>
					<loop_iterations>3</loop_iterations>
					<source_path>../DC_Filter.cpp</source_path>
					<source_line>133</source_line>
					<source_loc>2480</source_loc>
					<start_cycle>0</start_cycle>
					<max_path>1</max_path>
					<latency>768</latency>
				</loop>
				<loop>
					<id>88</id>
					<thread>do_filter_1</thread>
					<loop_iterations>3</loop_iterations>
					<source_path>../DC_Filter.cpp</source_path>
					<source_line>136</source_line>
					<source_loc>2532</source_loc>
					<start_cycle>0</start_cycle>
					<max_path>1</max_path>
					<latency>6912</latency>
					<loop>
						<id>87</id>
						<thread>do_filter_1</thread>
						<loop_iterations>3</loop_iterations>
						<source_path>../DC_Filter.cpp</source_path>
						<source_line>137</source_line>
						<source_loc>2529</source_loc>
						<start_cycle>0</start_cycle>
						<max_path>1</max_path>
						<latency>6912</latency>
						<loop>
							<id>86</id>
							<thread>do_filter_1</thread>
							<loop_iterations>3</loop_iterations>
							<source_path>../DC_Filter.cpp</source_path>
							<source_line>140</source_line>
							<source_loc>2526</source_loc>
							<start_cycle>0</start_cycle>
							<max_path>1</max_path>
							<latency>6912</latency>
							<name>main_loop_pipeline</name>
						</loop>
					</loop>
				</loop>
			</loop>
		</loop>
	</loop>
	<latency>
		<name>algorithm_latency</name>
		<constr_id>144</constr_id>
		<min>0</min>
		<max>2</max>
		<value>1</value>
		<source_loc>2505</source_loc>
		<source_path>../DC_Filter.cpp</source_path>
		<source_line>141</source_line>
		<thread>do_filter_1</thread>
	</latency>
	<cycle_slack>0.0000</cycle_slack>
	<cycle_time>10.0000</cycle_time>
	<loop>
		<id>1</id>
		<thread>do_filter_1</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>58</id>
			<thread>do_filter_1</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<loop>
				<id>57</id>
				<thread>do_filter_1</thread>
				<pre_loop_waits>2147483647</pre_loop_waits>
				<pipe_io_span>-2147483646</pipe_io_span>
				<loop>
					<id>56</id>
					<thread>do_filter_1</thread>
					<pre_loop_waits>2147483647</pre_loop_waits>
					<pipe_io_span>-2147483646</pipe_io_span>
					<cycle>
						<cycle_id>20</cycle_id>
						<start_cycle>0</start_cycle>
						<latency>2322</latency>
					</cycle>
					<cycle>
						<cycle_id>21</cycle_id>
						<start_cycle>1</start_cycle>
						<latency>4644</latency>
					</cycle>
				</loop>
			</loop>
		</loop>
		<loop>
			<id>96</id>
			<thread>do_filter_1</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<loop>
				<id>72</id>
				<thread>do_filter_1</thread>
				<pre_loop_waits>2147483647</pre_loop_waits>
				<pipe_io_span>-2147483646</pipe_io_span>
				<loop>
					<id>71</id>
					<thread>do_filter_1</thread>
					<pre_loop_waits>2147483647</pre_loop_waits>
					<pipe_io_span>-2147483646</pipe_io_span>
					<loop>
						<id>70</id>
						<thread>do_filter_1</thread>
						<pre_loop_waits>2147483647</pre_loop_waits>
						<pipe_io_span>-2147483646</pipe_io_span>
						<cycle>
							<cycle_id>34</cycle_id>
							<start_cycle>0</start_cycle>
							<latency>6180</latency>
						</cycle>
						<cycle>
							<cycle_id>35</cycle_id>
							<start_cycle>1</start_cycle>
							<latency>7716</latency>
						</cycle>
					</loop>
				</loop>
			</loop>
			<loop>
				<id>84</id>
				<thread>do_filter_1</thread>
				<pre_loop_waits>2147483647</pre_loop_waits>
				<pipe_io_span>-2147483646</pipe_io_span>
				<loop>
					<id>83</id>
					<thread>do_filter_1</thread>
					<pre_loop_waits>2147483647</pre_loop_waits>
					<pipe_io_span>-2147483646</pipe_io_span>
					<cycle>
						<cycle_id>57</cycle_id>
						<start_cycle>0</start_cycle>
						<latency>8484</latency>
					</cycle>
				</loop>
			</loop>
			<loop>
				<id>82</id>
				<thread>do_filter_1</thread>
				<pre_loop_waits>2147483647</pre_loop_waits>
				<pipe_io_span>-2147483646</pipe_io_span>
				<cycle>
					<cycle_id>1</cycle_id>
					<cyn_protocol/>
					<source_loc>14581</source_loc>
					<start_cycle>0</start_cycle>
					<latency>7972</latency>
				</cycle>
				<cycle>
					<cycle_id>74</cycle_id>
					<start_cycle>1</start_cycle>
					<latency>8228</latency>
				</cycle>
				<cycle>
					<cycle_id>75</cycle_id>
					<start_cycle>2</start_cycle>
					<latency>8484</latency>
				</cycle>
				<cycle>
					<cycle_id>76</cycle_id>
					<start_cycle>3</start_cycle>
					<latency>8740</latency>
				</cycle>
			</loop>
			<loop>
				<id>69</id>
				<thread>do_filter_1</thread>
				<pre_loop_waits>2147483647</pre_loop_waits>
				<pipe_io_span>-2147483646</pipe_io_span>
				<loop>
					<id>68</id>
					<thread>do_filter_1</thread>
					<pre_loop_waits>2147483647</pre_loop_waits>
					<pipe_io_span>-2147483646</pipe_io_span>
					<cycle>
						<cycle_id>2</cycle_id>
						<cyn_protocol/>
						<source_loc>14359</source_loc>
						<start_cycle>0</start_cycle>
						<latency>5156</latency>
					</cycle>
					<cycle>
						<cycle_id>86</cycle_id>
						<start_cycle>1</start_cycle>
						<latency>5668</latency>
					</cycle>
					<cycle>
						<cycle_id>87</cycle_id>
						<start_cycle>2</start_cycle>
						<latency>6180</latency>
					</cycle>
					<cycle>
						<cycle_id>88</cycle_id>
						<start_cycle>3</start_cycle>
						<latency>6692</latency>
					</cycle>
				</loop>
			</loop>
			<loop>
				<id>95</id>
				<thread>do_filter_1</thread>
				<pre_loop_waits>2147483647</pre_loop_waits>
				<pipe_io_span>-2147483646</pipe_io_span>
				<cycle>
					<cycle_id>3</cycle_id>
					<cyn_protocol/>
					<source_loc>14955</source_loc>
					<start_cycle>1</start_cycle>
					<latency>17444</latency>
				</cycle>
				<loop>
					<id>85</id>
					<thread>do_filter_1</thread>
					<pre_loop_waits>2147483647</pre_loop_waits>
					<pipe_io_span>-2147483646</pipe_io_span>
					<cycle>
						<cycle_id>103</cycle_id>
						<start_cycle>0</start_cycle>
						<latency>11044</latency>
					</cycle>
				</loop>
				<loop>
					<id>88</id>
					<thread>do_filter_1</thread>
					<pre_loop_waits>2147483647</pre_loop_waits>
					<pipe_io_span>-2147483646</pipe_io_span>
					<loop>
						<id>87</id>
						<thread>do_filter_1</thread>
						<pre_loop_waits>2147483647</pre_loop_waits>
						<pipe_io_span>-2147483646</pipe_io_span>
						<loop>
							<id>86</id>
							<thread>do_filter_1</thread>
							<pre_loop_waits>2147483647</pre_loop_waits>
							<pipe_io_span>-2147483646</pipe_io_span>
							<cycle>
								<cycle_id>108</cycle_id>
								<start_cycle>0</start_cycle>
								<latency>17188</latency>
							</cycle>
						</loop>
					</loop>
				</loop>
			</loop>
		</loop>
	</loop>
	<source_loc>
		<id>11255</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9078</sub_loc>
	</source_loc>
	<source_loc>
		<id>11253</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>9076,9076</sub_loc>
	</source_loc>
	<source_loc>
		<id>11254</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13322</opcode>
		<sub_loc>9076,9076</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.11</path>
		<name>pre_sched</name>
		<thread>gen_stalling_1</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_stalling_1</thread>
		<value>4</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_stalling_1</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_stalling_1</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_stalling_1</thread>
		<op>
			<id>11261</id>
			<opcode>109</opcode>
			<source_loc>9079</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_stalling_1</thread>
		<io_op>
			<id>11257</id>
			<source_loc>11255</source_loc>
			<order>1</order>
			<sig_name>gen_stalling_1_o_rgb_inside_vld_prev</sig_name>
			<label>o_rgb_inside.vld:gen_stalling_1_o_rgb_inside_vld_prev:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>580</id>
				<op_kind>output</op_kind>
				<object>gen_stalling_1_o_rgb_inside_vld_prev</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2544000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>11258</id>
			<source_loc>9077</source_loc>
			<order>2</order>
			<sig_name>o_rgb_inside_busy</sig_name>
			<label>o_rgb_inside.busy:o_rgb_inside_busy:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>581</id>
				<op_kind>input</op_kind>
				<object>o_rgb_inside_busy</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>11259</id>
			<source_loc>10152</source_loc>
			<order>3</order>
			<instance_name>DC_Filter_And_1Ux1U_1U_4_59</instance_name>
			<opcode>109</opcode>
			<label>&amp;</label>
			<op>
				<id>582</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1854000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>11260</id>
			<source_loc>11254</source_loc>
			<order>4</order>
			<sig_name>o_rgb_inside_m_stalling</sig_name>
			<label>m_stalling:o_rgb_inside_m_stalling:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>583</id>
				<op_kind>output</op_kind>
				<object>o_rgb_inside_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2509000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.11</path>
		<name>post_sched</name>
		<thread>gen_stalling_1</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_stalling_1</thread>
		<timing_path>
			<name>gen_stalling_1_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.7456</delay>
				<port_name>o_rgb_inside_vld</port_name>
				<state>9</state>
				<source_loc>9078</source_loc>
			</path_node>
			<delay>9.7456</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_1_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>o_rgb_inside_busy</port_name>
				<state>10</state>
				<source_loc>11258</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_1_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2544</delay>
				<port_name>o_rgb_inside_vld</port_name>
				<state>9</state>
				<source_loc>9078</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_stalling</port_name>
				<state>10</state>
				<source_loc>11260</source_loc>
			</path_node>
			<delay>0.3913</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_1_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_rgb_inside_busy</port_name>
				<state>10</state>
				<source_loc>11258</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_stalling</port_name>
				<state>10</state>
				<source_loc>11260</source_loc>
			</path_node>
			<delay>0.2509</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_stalling_1</thread>
		<timing_path>
			<name>gen_stalling_1_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.7456</delay>
				<port_name>o_rgb_inside_vld</port_name>
			</path_node>
			<delay>9.7456</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_1_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>o_rgb_inside_busy</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_1_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2544</delay>
				<port_name>o_rgb_inside_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0714</delay>
				<instance_name>DC_Filter_And_1Ux1U_1U_4_59</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_stalling</port_name>
			</path_node>
			<delay>0.3913</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_1_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_rgb_inside_busy</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0714</delay>
				<instance_name>DC_Filter_And_1Ux1U_1U_4_59</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_stalling</port_name>
			</path_node>
			<delay>0.2509</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_stalling_1</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_stalling_1</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6360</source_loc>
		<loop>
			<id>161</id>
			<thread>gen_stalling_1</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5166</source_line>
			<source_loc>18904</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_stalling_1</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>161</id>
			<thread>gen_stalling_1</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6441</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>11266</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9560</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.12</path>
		<name>pre_sched</name>
		<thread>gen_unacked_req_1</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_unacked_req_1</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_unacked_req_1</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_unacked_req_1</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_unacked_req_1</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_unacked_req_1</thread>
		<io_op>
			<id>11267</id>
			<source_loc>9553</source_loc>
			<order>1</order>
			<sig_name>o_rgb_inside_m_unacked_req</sig_name>
			<label>m_unacked_req:o_rgb_inside_m_unacked_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>586</id>
				<op_kind>output</op_kind>
				<object>o_rgb_inside_m_unacked_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>11268</id>
			<source_loc>9561</source_loc>
			<order>2</order>
			<sig_name>o_rgb_inside_m_stalling</sig_name>
			<label>m_stalling:o_rgb_inside_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>587</id>
				<op_kind>input</op_kind>
				<object>o_rgb_inside_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>11269</id>
			<source_loc>11266</source_loc>
			<order>3</order>
			<sig_name>o_rgb_inside_m_unacked_req</sig_name>
			<label>m_unacked_req:o_rgb_inside_m_unacked_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>588</id>
				<op_kind>output</op_kind>
				<object>o_rgb_inside_m_unacked_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.12</path>
		<name>post_sched</name>
		<thread>gen_unacked_req_1</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_unacked_req_1</thread>
		<timing_path>
			<name>gen_unacked_req_1_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_unacked_req</port_name>
				<state>17</state>
				<source_loc>11269</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_1_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_stalling</port_name>
				<state>17</state>
				<source_loc>11268</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_1_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_unacked_req</port_name>
				<state>11</state>
				<source_loc>11267</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_unacked_req_1</thread>
		<timing_path>
			<name>gen_unacked_req_1_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unacked_req_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_stalling</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_1_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unacked_req_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_unacked_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_1_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unacked_req_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_unacked_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_unacked_req_1</thread>
		<reg_op>
			<id>11271</id>
			<source_loc>11267</source_loc>
			<name>o_rgb_inside_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>o_rgb_inside_m_unacked_req</instance_name>
			<op>
				<id>586</id>
				<op_kind>reg</op_kind>
				<object>o_rgb_inside_m_unacked_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>11272</id>
			<source_loc>11269</source_loc>
			<name>o_rgb_inside_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>o_rgb_inside_m_unacked_req</instance_name>
			<op>
				<id>588</id>
				<op_kind>reg</op_kind>
				<object>o_rgb_inside_m_unacked_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_unacked_req_1</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6360</source_loc>
		<loop>
			<id>159</id>
			<thread>gen_unacked_req_1</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5150</source_line>
			<source_loc>18903</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_unacked_req_1</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>159</id>
			<thread>gen_unacked_req_1</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6440</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>11273</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>12525,12525</sub_loc>
	</source_loc>
	<source_loc>
		<id>11274</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13336</opcode>
		<sub_loc>12525,12525</sub_loc>
	</source_loc>
	<source_loc>
		<id>11276</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19746</sub_loc>
	</source_loc>
	<source_loc>
		<id>11275</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19746</sub_loc>
	</source_loc>
	<source_loc>
		<id>11278</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>12525</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.13</path>
		<name>pre_sched</name>
		<thread>gen_do_reg_vld_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_do_reg_vld_0</thread>
		<value>7</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_do_reg_vld_0</thread>
		<value>6</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_do_reg_vld_0</thread>
		<value>11</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_do_reg_vld_0</thread>
		<op>
			<id>11289</id>
			<opcode>42</opcode>
			<source_loc>20210</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_do_reg_vld_0</thread>
		<io_op>
			<id>11282</id>
			<source_loc>12515</source_loc>
			<order>1</order>
			<sig_name>i_rgb_m_vld_reg</sig_name>
			<label>i_rgb.m_vld_reg:i_rgb_m_vld_reg:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>589</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_vld_reg</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>11283</id>
			<source_loc>19746</source_loc>
			<order>2</order>
			<sig_name>i_rgb_m_vld_reg</sig_name>
			<label>m_vld_reg:i_rgb_m_vld_reg:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>590</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_vld_reg</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>11284</id>
			<source_loc>11278</source_loc>
			<order>3</order>
			<sig_name>gen_do_reg_vld_0_i_rgb_m_vld_reg_next</sig_name>
			<label>i_rgb.m_vld_reg:gen_do_reg_vld_0_i_rgb_m_vld_reg_next:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>591</id>
				<op_kind>output</op_kind>
				<object>gen_do_reg_vld_0_i_rgb_m_vld_reg_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>11285</id>
			<source_loc>12522</source_loc>
			<order>4</order>
			<sig_name>i_rgb_m_busy_internal</sig_name>
			<label>i_rgb.m_busy_internal:i_rgb_m_busy_internal:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>592</id>
				<op_kind>input</op_kind>
				<object>i_rgb_m_busy_internal</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>11286</id>
			<source_loc>12526</source_loc>
			<order>5</order>
			<sig_name>i_rgb_vld</sig_name>
			<label>vld:i_rgb_vld:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>593</id>
				<op_kind>input</op_kind>
				<object>i_rgb_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>11287</id>
			<source_loc>10142</source_loc>
			<order>6</order>
			<instance_name>DC_Filter_N_Muxb_1_2_33_4_60</instance_name>
			<opcode>42</opcode>
			<label>MUX(2)</label>
			<op>
				<id>594</id>
				<op_kind>mux</op_kind>
				<in_widths>1 1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2040000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>11288</id>
			<source_loc>11274</source_loc>
			<order>7</order>
			<sig_name>i_rgb_m_vld_reg</sig_name>
			<label>m_vld_reg:i_rgb_m_vld_reg:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>595</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_vld_reg</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2695000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.13</path>
		<name>post_sched</name>
		<thread>gen_do_reg_vld_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_do_reg_vld_0</thread>
		<timing_path>
			<name>gen_do_reg_vld_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_busy_internal</port_name>
				<state>18</state>
				<source_loc>11285</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_vld</port_name>
				<state>18</state>
				<source_loc>11286</source_loc>
			</path_node>
			<delay>0.1555</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_vld_reg</port_name>
				<state>15</state>
				<source_loc>12525</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_0_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_vld_reg</port_name>
				<state>18</state>
				<source_loc>11288</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_0_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_vld_reg</port_name>
				<state>14</state>
				<source_loc>11277</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_0_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_vld_reg</port_name>
				<state>12</state>
				<source_loc>11282</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_do_reg_vld_0</thread>
		<timing_path>
			<name>gen_do_reg_vld_0_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_busy_internal</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_0_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_vld</port_name>
			</path_node>
			<delay>0.1555</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_0_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_vld_reg</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_0_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_vld_reg</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_0_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_vld_reg</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_0_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_vld_reg</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_do_reg_vld_0</thread>
		<reg_op>
			<id>11295</id>
			<source_loc>11282</source_loc>
			<name>i_rgb_m_vld_reg</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>i_rgb_m_vld_reg</instance_name>
			<op>
				<id>589</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_vld_reg</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>11296</id>
			<source_loc>11288</source_loc>
			<name>i_rgb_m_vld_reg</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>i_rgb_m_vld_reg</instance_name>
			<op>
				<id>595</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_vld_reg</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_do_reg_vld_0</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6360</source_loc>
		<loop>
			<id>115</id>
			<thread>gen_do_reg_vld_0</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1887</source_line>
			<source_loc>18886</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_do_reg_vld_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>115</id>
			<thread>gen_do_reg_vld_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6422</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>11298</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>12330</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.14</path>
		<name>pre_sched</name>
		<thread>gen_unacked_req_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_unacked_req_0</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_unacked_req_0</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_unacked_req_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_unacked_req_0</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_unacked_req_0</thread>
		<io_op>
			<id>11299</id>
			<source_loc>12323</source_loc>
			<order>1</order>
			<sig_name>o_result_m_unacked_req</sig_name>
			<label>m_unacked_req:o_result_m_unacked_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>599</id>
				<op_kind>output</op_kind>
				<object>o_result_m_unacked_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>11300</id>
			<source_loc>12331</source_loc>
			<order>2</order>
			<sig_name>o_result_m_stalling</sig_name>
			<label>o_result.m_stalling:o_result_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>600</id>
				<op_kind>input</op_kind>
				<object>o_result_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>11301</id>
			<source_loc>11298</source_loc>
			<order>3</order>
			<sig_name>o_result_m_unacked_req</sig_name>
			<label>m_unacked_req:o_result_m_unacked_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>601</id>
				<op_kind>output</op_kind>
				<object>o_result_m_unacked_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.14</path>
		<name>post_sched</name>
		<thread>gen_unacked_req_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_unacked_req_0</thread>
		<timing_path>
			<name>gen_unacked_req_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>o_result_m_stalling</port_name>
				<state>17</state>
				<source_loc>11300</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_unacked_req</port_name>
				<state>17</state>
				<source_loc>11301</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_unacked_req</port_name>
				<state>11</state>
				<source_loc>11299</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_unacked_req_0</thread>
		<timing_path>
			<name>gen_unacked_req_0_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unacked_req_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>o_result_m_stalling</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_0_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unacked_req_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_unacked_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_0_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unacked_req_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_unacked_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_unacked_req_0</thread>
		<reg_op>
			<id>11304</id>
			<source_loc>11299</source_loc>
			<name>o_result_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>o_result_m_unacked_req</instance_name>
			<op>
				<id>599</id>
				<op_kind>reg</op_kind>
				<object>o_result_m_unacked_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>11305</id>
			<source_loc>11301</source_loc>
			<name>o_result_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>o_result_m_unacked_req</instance_name>
			<op>
				<id>601</id>
				<op_kind>reg</op_kind>
				<object>o_result_m_unacked_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_unacked_req_0</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6360</source_loc>
		<loop>
			<id>120</id>
			<thread>gen_unacked_req_0</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5150</source_line>
			<source_loc>18888</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_unacked_req_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>120</id>
			<thread>gen_unacked_req_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6424</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>11308</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>12150</sub_loc>
	</source_loc>
	<source_loc>
		<id>11306</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>12148,12148</sub_loc>
	</source_loc>
	<source_loc>
		<id>11307</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13283</opcode>
		<sub_loc>12148,12148</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.15</path>
		<name>pre_sched</name>
		<thread>gen_stalling_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_stalling_0</thread>
		<value>4</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_stalling_0</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_stalling_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_stalling_0</thread>
		<op>
			<id>11314</id>
			<opcode>109</opcode>
			<source_loc>12151</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_stalling_0</thread>
		<io_op>
			<id>11310</id>
			<source_loc>11308</source_loc>
			<order>1</order>
			<sig_name>gen_stalling_0_o_result_vld_prev</sig_name>
			<label>o_result.vld:gen_stalling_0_o_result_vld_prev:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>602</id>
				<op_kind>output</op_kind>
				<object>gen_stalling_0_o_result_vld_prev</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2544000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>11311</id>
			<source_loc>12149</source_loc>
			<order>2</order>
			<sig_name>o_result_busy</sig_name>
			<label>o_result.busy:o_result_busy:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>603</id>
				<op_kind>input</op_kind>
				<object>o_result_busy</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>11312</id>
			<source_loc>10144</source_loc>
			<order>3</order>
			<instance_name>DC_Filter_And_1Ux1U_1U_4_61</instance_name>
			<opcode>109</opcode>
			<label>&amp;</label>
			<op>
				<id>604</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1854000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>11313</id>
			<source_loc>11307</source_loc>
			<order>4</order>
			<sig_name>o_result_m_stalling</sig_name>
			<label>m_stalling:o_result_m_stalling:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>605</id>
				<op_kind>output</op_kind>
				<object>o_result_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2509000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.15</path>
		<name>post_sched</name>
		<thread>gen_stalling_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_stalling_0</thread>
		<timing_path>
			<name>gen_stalling_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.7456</delay>
				<port_name>o_result_vld</port_name>
				<state>9</state>
				<source_loc>12150</source_loc>
			</path_node>
			<delay>9.7456</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>o_result_busy</port_name>
				<state>10</state>
				<source_loc>11311</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2544</delay>
				<port_name>o_result_vld</port_name>
				<state>9</state>
				<source_loc>12150</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_stalling</port_name>
				<state>10</state>
				<source_loc>11313</source_loc>
			</path_node>
			<delay>0.3913</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_0_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_busy</port_name>
				<state>10</state>
				<source_loc>11311</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_stalling</port_name>
				<state>10</state>
				<source_loc>11313</source_loc>
			</path_node>
			<delay>0.2509</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_stalling_0</thread>
		<timing_path>
			<name>gen_stalling_0_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.7456</delay>
				<port_name>o_result_vld</port_name>
			</path_node>
			<delay>9.7456</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_0_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>o_result_busy</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_0_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2544</delay>
				<port_name>o_result_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0714</delay>
				<instance_name>DC_Filter_And_1Ux1U_1U_4_61</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_stalling</port_name>
			</path_node>
			<delay>0.3913</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_0_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_busy</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0714</delay>
				<instance_name>DC_Filter_And_1Ux1U_1U_4_61</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_stalling</port_name>
			</path_node>
			<delay>0.2509</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_stalling_0</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_stalling_0</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6360</source_loc>
		<loop>
			<id>122</id>
			<thread>gen_stalling_0</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5166</source_line>
			<source_loc>18889</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_stalling_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>122</id>
			<thread>gen_stalling_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6425</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>11319</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>11566,11566</sub_loc>
	</source_loc>
	<source_loc>
		<id>11320</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13381</opcode>
		<sub_loc>11566,11566</sub_loc>
	</source_loc>
	<source_loc>
		<id>11322</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19919</sub_loc>
	</source_loc>
	<source_loc>
		<id>11321</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19919</sub_loc>
	</source_loc>
	<source_loc>
		<id>11324</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11566</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.16</path>
		<name>pre_sched</name>
		<thread>gen_unvalidated_req_1</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_unvalidated_req_1</thread>
		<value>7</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_unvalidated_req_1</thread>
		<value>6</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_unvalidated_req_1</thread>
		<value>11</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_unvalidated_req_1</thread>
		<op>
			<id>11334</id>
			<opcode>42</opcode>
			<source_loc>20213</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_unvalidated_req_1</thread>
		<io_op>
			<id>11327</id>
			<source_loc>11538</source_loc>
			<order>1</order>
			<sig_name>i_rgb_inside_m_unvalidated_req</sig_name>
			<label>i_rgb_inside.m_unvalidated_req:i_rgb_inside_m_unvalidated_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>608</id>
				<op_kind>output</op_kind>
				<object>i_rgb_inside_m_unvalidated_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>11328</id>
			<source_loc>19919</source_loc>
			<order>2</order>
			<sig_name>i_rgb_inside_m_unvalidated_req</sig_name>
			<label>m_unvalidated_req:i_rgb_inside_m_unvalidated_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>609</id>
				<op_kind>output</op_kind>
				<object>i_rgb_inside_m_unvalidated_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>11329</id>
			<source_loc>11324</source_loc>
			<order>3</order>
			<sig_name>gen_unvalidated_req_1_i_rgb_inside_m_unvalidated_req_next</sig_name>
			<label>i_rgb_inside.m_unvalidated_req:gen_unvalidated_req_1_i_rgb_inside_m_unvalidated_req_next:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>610</id>
				<op_kind>output</op_kind>
				<object>gen_unvalidated_req_1_i_rgb_inside_m_unvalidated_req_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>11330</id>
			<source_loc>11552</source_loc>
			<order>4</order>
			<sig_name>i_rgb_inside_m_busy_req_0</sig_name>
			<label>i_rgb_inside.m_busy_req_0:i_rgb_inside_m_busy_req_0:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>611</id>
				<op_kind>input</op_kind>
				<object>i_rgb_inside_m_busy_req_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>11331</id>
			<source_loc>11563</source_loc>
			<order>5</order>
			<sig_name>i_rgb_inside_vld</sig_name>
			<label>i_rgb_inside.vld:i_rgb_inside_vld:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>612</id>
				<op_kind>input</op_kind>
				<object>i_rgb_inside_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>11332</id>
			<source_loc>10148</source_loc>
			<order>6</order>
			<instance_name>DC_Filter_N_Muxb_1_2_33_4_62</instance_name>
			<opcode>42</opcode>
			<label>MUX(2)</label>
			<op>
				<id>613</id>
				<op_kind>mux</op_kind>
				<in_widths>1 1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2040000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>11333</id>
			<source_loc>11320</source_loc>
			<order>7</order>
			<sig_name>i_rgb_inside_m_unvalidated_req</sig_name>
			<label>m_unvalidated_req:i_rgb_inside_m_unvalidated_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>614</id>
				<op_kind>output</op_kind>
				<object>i_rgb_inside_m_unvalidated_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2695000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.16</path>
		<name>post_sched</name>
		<thread>gen_unvalidated_req_1</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_unvalidated_req_1</thread>
		<timing_path>
			<name>gen_unvalidated_req_1_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_inside_vld</port_name>
				<state>18</state>
				<source_loc>11331</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_1_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_busy_req_0</port_name>
				<state>18</state>
				<source_loc>11330</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_1_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_unvalidated_req</port_name>
				<state>15</state>
				<source_loc>11566</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_1_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_unvalidated_req</port_name>
				<state>18</state>
				<source_loc>11333</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_1_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_unvalidated_req</port_name>
				<state>14</state>
				<source_loc>11323</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_1_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_unvalidated_req</port_name>
				<state>12</state>
				<source_loc>11327</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_unvalidated_req_1</thread>
		<timing_path>
			<name>gen_unvalidated_req_1_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_inside_vld</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_1_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_busy_req_0</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_1_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_unvalidated_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_1_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_unvalidated_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_1_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_unvalidated_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_1_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_unvalidated_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_unvalidated_req_1</thread>
		<reg_op>
			<id>11341</id>
			<source_loc>11327</source_loc>
			<name>i_rgb_inside_m_unvalidated_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>i_rgb_inside_m_unvalidated_req</instance_name>
			<op>
				<id>608</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_inside_m_unvalidated_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>11342</id>
			<source_loc>11333</source_loc>
			<name>i_rgb_inside_m_unvalidated_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>i_rgb_inside_m_unvalidated_req</instance_name>
			<op>
				<id>614</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_inside_m_unvalidated_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_unvalidated_req_1</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6360</source_loc>
		<loop>
			<id>140</id>
			<thread>gen_unvalidated_req_1</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1807</source_line>
			<source_loc>18896</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_unvalidated_req_1</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>140</id>
			<thread>gen_unvalidated_req_1</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6433</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>11344</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>10723,10723</sub_loc>
	</source_loc>
	<source_loc>
		<id>11345</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13277</opcode>
		<sub_loc>10723,10723</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.17</path>
		<name>pre_sched</name>
		<thread>gen_do_stall_reg_full_1</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_do_stall_reg_full_1</thread>
		<value>5</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_do_stall_reg_full_1</thread>
		<value>4</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_do_stall_reg_full_1</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_do_stall_reg_full_1</thread>
		<op>
			<id>11353</id>
			<opcode>109</opcode>
			<source_loc>10726</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_do_stall_reg_full_1</thread>
		<io_op>
			<id>11348</id>
			<source_loc>10716</source_loc>
			<order>1</order>
			<sig_name>i_rgb_inside_m_stall_reg_full</sig_name>
			<label>i_rgb_inside.m_stall_reg_full:i_rgb_inside_m_stall_reg_full:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>618</id>
				<op_kind>output</op_kind>
				<object>i_rgb_inside_m_stall_reg_full</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>11349</id>
			<source_loc>10724</source_loc>
			<order>2</order>
			<sig_name>i_rgb_inside_m_data_is_valid</sig_name>
			<label>i_rgb_inside.m_data_is_valid:i_rgb_inside_m_data_is_valid:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>619</id>
				<op_kind>input</op_kind>
				<object>i_rgb_inside_m_data_is_valid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>11350</id>
			<source_loc>10725</source_loc>
			<order>3</order>
			<sig_name>i_rgb_inside_m_stalling</sig_name>
			<label>i_rgb_inside.m_stalling:i_rgb_inside_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>620</id>
				<op_kind>input</op_kind>
				<object>i_rgb_inside_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>11351</id>
			<source_loc>10149</source_loc>
			<order>4</order>
			<instance_name>DC_Filter_And_1Ux1U_1U_4_63</instance_name>
			<opcode>109</opcode>
			<label>&amp;</label>
			<op>
				<id>621</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1854000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>11352</id>
			<source_loc>11345</source_loc>
			<order>5</order>
			<sig_name>i_rgb_inside_m_stall_reg_full</sig_name>
			<label>m_stall_reg_full:i_rgb_inside_m_stall_reg_full:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>622</id>
				<op_kind>output</op_kind>
				<object>i_rgb_inside_m_stall_reg_full</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2509000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.17</path>
		<name>post_sched</name>
		<thread>gen_do_stall_reg_full_1</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_do_stall_reg_full_1</thread>
		<timing_path>
			<name>gen_do_stall_reg_full_1_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_inside_m_stalling</port_name>
				<state>17</state>
				<source_loc>11350</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_1_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_inside_m_data_is_valid</port_name>
				<state>17</state>
				<source_loc>11349</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_1_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_stall_reg_full</port_name>
				<state>17</state>
				<source_loc>11352</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_1_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_stall_reg_full</port_name>
				<state>11</state>
				<source_loc>11348</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_do_stall_reg_full_1</thread>
		<timing_path>
			<name>gen_do_stall_reg_full_1_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg_full_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_inside_m_stalling</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_1_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg_full_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_inside_m_data_is_valid</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_1_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg_full_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_stall_reg_full</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_1_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg_full_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_stall_reg_full</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_do_stall_reg_full_1</thread>
		<reg_op>
			<id>11359</id>
			<source_loc>11348</source_loc>
			<name>i_rgb_inside_m_stall_reg_full</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>i_rgb_inside_m_stall_reg_full</instance_name>
			<op>
				<id>618</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_inside_m_stall_reg_full</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>11360</id>
			<source_loc>11352</source_loc>
			<name>i_rgb_inside_m_stall_reg_full</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>i_rgb_inside_m_stall_reg_full</instance_name>
			<op>
				<id>622</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_inside_m_stall_reg_full</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_do_stall_reg_full_1</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6360</source_loc>
		<loop>
			<id>148</id>
			<thread>gen_do_stall_reg_full_1</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1839</source_line>
			<source_loc>18899</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_do_stall_reg_full_1</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>148</id>
			<thread>gen_do_stall_reg_full_1</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6436</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<message>
		<code_num>1165</code_num>
		<severity>WARNING</severity>
		<message_text>Ignoring wait statement outside of a protocol block</message_text>
		<source_path>../DC_Filter.cpp</source_path>
		<source_line>165</source_line>
		<phase>sched</phase>
		<order>15</order>
	</message>
	<source_loc>
		<id>7488</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>18648,14974</sub_loc>
	</source_loc>
	<source_loc>
		<id>7489</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>18652,14985</sub_loc>
	</source_loc>
	<source_loc>
		<id>7490</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>18653,15019</sub_loc>
	</source_loc>
	<source_loc>
		<id>11386</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2618,2707</sub_loc>
	</source_loc>
	<source_loc>
		<id>11388</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11386</sub_loc>
	</source_loc>
	<source_loc>
		<id>11387</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11386</sub_loc>
	</source_loc>
	<source_loc>
		<id>11391</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>945,2708</sub_loc>
	</source_loc>
	<source_loc>
		<id>11393</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11391</sub_loc>
	</source_loc>
	<source_loc>
		<id>11392</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11391</sub_loc>
	</source_loc>
	<source_loc>
		<id>11378</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2619,2704</sub_loc>
	</source_loc>
	<source_loc>
		<id>11380</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11378</sub_loc>
	</source_loc>
	<source_loc>
		<id>11379</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11378</sub_loc>
	</source_loc>
	<source_loc>
		<id>11382</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>945,2705</sub_loc>
	</source_loc>
	<source_loc>
		<id>11384</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11382</sub_loc>
	</source_loc>
	<source_loc>
		<id>11383</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11382</sub_loc>
	</source_loc>
	<source_loc>
		<id>11370</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2620,2701</sub_loc>
	</source_loc>
	<source_loc>
		<id>11372</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11370</sub_loc>
	</source_loc>
	<source_loc>
		<id>11371</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11370</sub_loc>
	</source_loc>
	<source_loc>
		<id>11374</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>945,2698</sub_loc>
	</source_loc>
	<source_loc>
		<id>11376</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11374</sub_loc>
	</source_loc>
	<source_loc>
		<id>11375</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11374</sub_loc>
	</source_loc>
	<source_loc>
		<id>11596</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20199,2961</sub_loc>
	</source_loc>
	<source_loc>
		<id>11598</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11596</sub_loc>
	</source_loc>
	<source_loc>
		<id>11597</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11596</sub_loc>
	</source_loc>
	<source_loc>
		<id>11600</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20197,2961</sub_loc>
	</source_loc>
	<source_loc>
		<id>11602</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11600</sub_loc>
	</source_loc>
	<source_loc>
		<id>11601</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11600</sub_loc>
	</source_loc>
	<source_loc>
		<id>11604</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20195,2961</sub_loc>
	</source_loc>
	<source_loc>
		<id>11606</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11604</sub_loc>
	</source_loc>
	<source_loc>
		<id>11605</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11604</sub_loc>
	</source_loc>
	<source_loc>
		<id>11614</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2621,2836</sub_loc>
	</source_loc>
	<source_loc>
		<id>11669</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>2621,18109</sub_loc>
	</source_loc>
	<source_loc>
		<id>11670</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>65</opcode>
		<sub_loc>2621,18109</sub_loc>
	</source_loc>
	<source_loc>
		<id>11618</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11614</sub_loc>
	</source_loc>
	<source_loc>
		<id>11615</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11614</sub_loc>
	</source_loc>
	<source_loc>
		<id>11625</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>945,2961</sub_loc>
	</source_loc>
	<source_loc>
		<id>11497</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>945,2920</sub_loc>
	</source_loc>
	<source_loc>
		<id>11627</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11625</sub_loc>
	</source_loc>
	<source_loc>
		<id>11626</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11625</sub_loc>
	</source_loc>
	<source_loc>
		<id>11505</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>966,2925</sub_loc>
	</source_loc>
	<source_loc>
		<id>11629</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>966,2961</sub_loc>
	</source_loc>
	<source_loc>
		<id>11631</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11629</sub_loc>
	</source_loc>
	<source_loc>
		<id>11630</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11629</sub_loc>
	</source_loc>
	<source_loc>
		<id>7441</id>
		<loc_kind>COMPOUND</loc_kind>
		<sub_loc>19134,2966</sub_loc>
	</source_loc>
	<source_loc>
		<id>7493</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2619,7441</sub_loc>
	</source_loc>
	<source_loc>
		<id>7442</id>
		<loc_kind>COMPOUND</loc_kind>
		<sub_loc>19134,2977</sub_loc>
	</source_loc>
	<source_loc>
		<id>7494</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2618,7442</sub_loc>
	</source_loc>
	<source_loc>
		<id>11421</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>945,2797</sub_loc>
	</source_loc>
	<source_loc>
		<id>11423</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11421</sub_loc>
	</source_loc>
	<source_loc>
		<id>11422</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11421</sub_loc>
	</source_loc>
	<source_loc>
		<id>11425</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2618,2796</sub_loc>
	</source_loc>
	<source_loc>
		<id>11427</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11425</sub_loc>
	</source_loc>
	<source_loc>
		<id>11426</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11425</sub_loc>
	</source_loc>
	<source_loc>
		<id>11413</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>945,2794</sub_loc>
	</source_loc>
	<source_loc>
		<id>11415</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11413</sub_loc>
	</source_loc>
	<source_loc>
		<id>11414</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11413</sub_loc>
	</source_loc>
	<source_loc>
		<id>11417</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2619,2793</sub_loc>
	</source_loc>
	<source_loc>
		<id>11419</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11417</sub_loc>
	</source_loc>
	<source_loc>
		<id>11418</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11417</sub_loc>
	</source_loc>
	<source_loc>
		<id>11397</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>945,2779</sub_loc>
	</source_loc>
	<source_loc>
		<id>11399</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11397</sub_loc>
	</source_loc>
	<source_loc>
		<id>11398</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11397</sub_loc>
	</source_loc>
	<source_loc>
		<id>11401</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2620,2790</sub_loc>
	</source_loc>
	<source_loc>
		<id>11407</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11401</sub_loc>
	</source_loc>
	<source_loc>
		<id>11402</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11401</sub_loc>
	</source_loc>
	<source_loc>
		<id>7449</id>
		<loc_kind>COMPOUND</loc_kind>
		<sub_loc>19126,2994</sub_loc>
	</source_loc>
	<source_loc>
		<id>7497</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2620,7449</sub_loc>
	</source_loc>
	<source_loc>
		<id>11437</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>945,2862</sub_loc>
	</source_loc>
	<source_loc>
		<id>11439</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11437</sub_loc>
	</source_loc>
	<source_loc>
		<id>11438</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11437</sub_loc>
	</source_loc>
	<source_loc>
		<id>11441</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2620,2861</sub_loc>
	</source_loc>
	<source_loc>
		<id>11443</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11441</sub_loc>
	</source_loc>
	<source_loc>
		<id>11442</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11441</sub_loc>
	</source_loc>
	<source_loc>
		<id>11429</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>945,2855</sub_loc>
	</source_loc>
	<source_loc>
		<id>11431</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11429</sub_loc>
	</source_loc>
	<source_loc>
		<id>11430</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11429</sub_loc>
	</source_loc>
	<source_loc>
		<id>11433</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2617,2858</sub_loc>
	</source_loc>
	<source_loc>
		<id>11435</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11433</sub_loc>
	</source_loc>
	<source_loc>
		<id>11434</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11433</sub_loc>
	</source_loc>
	<source_loc>
		<id>11445</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>945,2831</sub_loc>
	</source_loc>
	<source_loc>
		<id>11447</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11445</sub_loc>
	</source_loc>
	<source_loc>
		<id>11446</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11445</sub_loc>
	</source_loc>
	<source_loc>
		<id>11449</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2620,2834</sub_loc>
	</source_loc>
	<source_loc>
		<id>11451</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11449</sub_loc>
	</source_loc>
	<source_loc>
		<id>11450</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11449</sub_loc>
	</source_loc>
	<source_loc>
		<id>7500</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>18648,15316</sub_loc>
	</source_loc>
	<source_loc>
		<id>11362</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>4851,19073</sub_loc>
	</source_loc>
	<source_loc>
		<id>11363</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>940,11362</sub_loc>
	</source_loc>
	<source_loc>
		<id>7502</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>3012,19073</sub_loc>
	</source_loc>
	<source_loc>
		<id>7504</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>18648,15405</sub_loc>
	</source_loc>
	<source_loc>
		<id>7485</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>954,15460</sub_loc>
	</source_loc>
	<source_loc>
		<id>11461</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>945,2756</sub_loc>
	</source_loc>
	<source_loc>
		<id>11463</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11461</sub_loc>
	</source_loc>
	<source_loc>
		<id>11462</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11461</sub_loc>
	</source_loc>
	<source_loc>
		<id>11465</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2619,2755</sub_loc>
	</source_loc>
	<source_loc>
		<id>11467</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11465</sub_loc>
	</source_loc>
	<source_loc>
		<id>11466</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11465</sub_loc>
	</source_loc>
	<source_loc>
		<id>11453</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>945,2749</sub_loc>
	</source_loc>
	<source_loc>
		<id>11455</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11453</sub_loc>
	</source_loc>
	<source_loc>
		<id>11454</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11453</sub_loc>
	</source_loc>
	<source_loc>
		<id>11457</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2620,2752</sub_loc>
	</source_loc>
	<source_loc>
		<id>11459</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11457</sub_loc>
	</source_loc>
	<source_loc>
		<id>11458</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11457</sub_loc>
	</source_loc>
	<source_loc>
		<id>7511</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>18648,15094</sub_loc>
	</source_loc>
	<source_loc>
		<id>11364</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>4851,18994</sub_loc>
	</source_loc>
	<source_loc>
		<id>11365</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>940,11364</sub_loc>
	</source_loc>
	<source_loc>
		<id>7513</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>3012,18994</sub_loc>
	</source_loc>
	<source_loc>
		<id>7516</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>18648,15183</sub_loc>
	</source_loc>
	<source_loc>
		<id>7519</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>954,15238</sub_loc>
	</source_loc>
	<source_loc>
		<id>11572</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20199,2960</sub_loc>
	</source_loc>
	<source_loc>
		<id>11574</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11572</sub_loc>
	</source_loc>
	<source_loc>
		<id>11573</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11572</sub_loc>
	</source_loc>
	<source_loc>
		<id>11576</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20197,2960</sub_loc>
	</source_loc>
	<source_loc>
		<id>11578</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11576</sub_loc>
	</source_loc>
	<source_loc>
		<id>11577</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11576</sub_loc>
	</source_loc>
	<source_loc>
		<id>11580</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20195,2960</sub_loc>
	</source_loc>
	<source_loc>
		<id>11582</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11580</sub_loc>
	</source_loc>
	<source_loc>
		<id>11581</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11580</sub_loc>
	</source_loc>
	<source_loc>
		<id>11584</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>945,2960</sub_loc>
	</source_loc>
	<source_loc>
		<id>11586</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11584</sub_loc>
	</source_loc>
	<source_loc>
		<id>11585</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11584</sub_loc>
	</source_loc>
	<source_loc>
		<id>11588</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2620,2959</sub_loc>
	</source_loc>
	<source_loc>
		<id>11590</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11588</sub_loc>
	</source_loc>
	<source_loc>
		<id>11589</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11588</sub_loc>
	</source_loc>
	<source_loc>
		<id>11592</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>966,2960</sub_loc>
	</source_loc>
	<source_loc>
		<id>11594</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11592</sub_loc>
	</source_loc>
	<source_loc>
		<id>11593</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11592</sub_loc>
	</source_loc>
	<source_loc>
		<id>11469</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20199,2880</sub_loc>
	</source_loc>
	<source_loc>
		<id>11471</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11469</sub_loc>
	</source_loc>
	<source_loc>
		<id>11470</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11469</sub_loc>
	</source_loc>
	<source_loc>
		<id>11473</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20197,2880</sub_loc>
	</source_loc>
	<source_loc>
		<id>11475</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11473</sub_loc>
	</source_loc>
	<source_loc>
		<id>11474</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11473</sub_loc>
	</source_loc>
	<source_loc>
		<id>11477</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20195,2880</sub_loc>
	</source_loc>
	<source_loc>
		<id>11479</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11477</sub_loc>
	</source_loc>
	<source_loc>
		<id>11478</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11477</sub_loc>
	</source_loc>
	<source_loc>
		<id>11481</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2617,2883</sub_loc>
	</source_loc>
	<source_loc>
		<id>11483</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11481</sub_loc>
	</source_loc>
	<source_loc>
		<id>11482</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11481</sub_loc>
	</source_loc>
	<source_loc>
		<id>11540</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20199,2935</sub_loc>
	</source_loc>
	<source_loc>
		<id>11542</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11540</sub_loc>
	</source_loc>
	<source_loc>
		<id>11541</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11540</sub_loc>
	</source_loc>
	<source_loc>
		<id>11544</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20197,2935</sub_loc>
	</source_loc>
	<source_loc>
		<id>11546</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11544</sub_loc>
	</source_loc>
	<source_loc>
		<id>11545</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11544</sub_loc>
	</source_loc>
	<source_loc>
		<id>11548</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20195,2935</sub_loc>
	</source_loc>
	<source_loc>
		<id>11550</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11548</sub_loc>
	</source_loc>
	<source_loc>
		<id>11549</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11548</sub_loc>
	</source_loc>
	<source_loc>
		<id>11555</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>945,2935</sub_loc>
	</source_loc>
	<source_loc>
		<id>11557</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11555</sub_loc>
	</source_loc>
	<source_loc>
		<id>11556</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11555</sub_loc>
	</source_loc>
	<source_loc>
		<id>11559</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2617,2934</sub_loc>
	</source_loc>
	<source_loc>
		<id>11564</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11559</sub_loc>
	</source_loc>
	<source_loc>
		<id>11560</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11559</sub_loc>
	</source_loc>
	<source_loc>
		<id>11568</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>966,2935</sub_loc>
	</source_loc>
	<source_loc>
		<id>11570</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11568</sub_loc>
	</source_loc>
	<source_loc>
		<id>11569</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11568</sub_loc>
	</source_loc>
	<source_loc>
		<id>11509</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20199,2932</sub_loc>
	</source_loc>
	<source_loc>
		<id>11511</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11509</sub_loc>
	</source_loc>
	<source_loc>
		<id>11510</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11509</sub_loc>
	</source_loc>
	<source_loc>
		<id>11513</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20197,2932</sub_loc>
	</source_loc>
	<source_loc>
		<id>11515</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11513</sub_loc>
	</source_loc>
	<source_loc>
		<id>11514</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11513</sub_loc>
	</source_loc>
	<source_loc>
		<id>11517</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20195,2932</sub_loc>
	</source_loc>
	<source_loc>
		<id>11519</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11517</sub_loc>
	</source_loc>
	<source_loc>
		<id>11518</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11517</sub_loc>
	</source_loc>
	<source_loc>
		<id>11521</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>945,2932</sub_loc>
	</source_loc>
	<source_loc>
		<id>11523</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11521</sub_loc>
	</source_loc>
	<source_loc>
		<id>11522</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11521</sub_loc>
	</source_loc>
	<source_loc>
		<id>11529</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2618,2931</sub_loc>
	</source_loc>
	<source_loc>
		<id>11531</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11529</sub_loc>
	</source_loc>
	<source_loc>
		<id>11530</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11529</sub_loc>
	</source_loc>
	<source_loc>
		<id>11533</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>966,2932</sub_loc>
	</source_loc>
	<source_loc>
		<id>11535</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11533</sub_loc>
	</source_loc>
	<source_loc>
		<id>11534</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11533</sub_loc>
	</source_loc>
	<source_loc>
		<id>11485</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20199,2911</sub_loc>
	</source_loc>
	<source_loc>
		<id>11487</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11485</sub_loc>
	</source_loc>
	<source_loc>
		<id>11486</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11485</sub_loc>
	</source_loc>
	<source_loc>
		<id>11489</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20197,2911</sub_loc>
	</source_loc>
	<source_loc>
		<id>11491</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11489</sub_loc>
	</source_loc>
	<source_loc>
		<id>11490</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11489</sub_loc>
	</source_loc>
	<source_loc>
		<id>11493</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20195,2911</sub_loc>
	</source_loc>
	<source_loc>
		<id>11495</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11493</sub_loc>
	</source_loc>
	<source_loc>
		<id>11494</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11493</sub_loc>
	</source_loc>
	<source_loc>
		<id>11499</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11497</sub_loc>
	</source_loc>
	<source_loc>
		<id>11498</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11497</sub_loc>
	</source_loc>
	<source_loc>
		<id>11501</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2619,2928</sub_loc>
	</source_loc>
	<source_loc>
		<id>11503</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11501</sub_loc>
	</source_loc>
	<source_loc>
		<id>11502</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11501</sub_loc>
	</source_loc>
	<source_loc>
		<id>11507</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11505</sub_loc>
	</source_loc>
	<source_loc>
		<id>11506</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11505</sub_loc>
	</source_loc>
	<source_loc>
		<id>7491</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>951,15698</sub_loc>
	</source_loc>
	<source_loc>
		<id>11366</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>4175,15717</sub_loc>
	</source_loc>
	<source_loc>
		<id>11367</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>939,11366</sub_loc>
	</source_loc>
	<source_loc>
		<id>7535</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>18653,15718</sub_loc>
	</source_loc>
	<source_loc>
		<id>11368</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>5633,19217</sub_loc>
	</source_loc>
	<source_loc>
		<id>11369</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>939,11368</sub_loc>
	</source_loc>
	<source_loc>
		<id>7537</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>3012,19217</sub_loc>
	</source_loc>
	<source_loc>
		<id>11651</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>2621,2993</sub_loc>
	</source_loc>
	<source_loc>
		<id>11652</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>65</opcode>
		<sub_loc>2621,2993</sub_loc>
	</source_loc>
	<source_loc>
		<id>11666</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>2621,2982</sub_loc>
	</source_loc>
	<source_loc>
		<id>11667</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>65</opcode>
		<sub_loc>2621,2982</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.18</path>
		<name>pre_sched</name>
		<thread>do_filter_2</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>do_filter_2</thread>
		<value>181</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>do_filter_2</thread>
		<value>97</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>do_filter_2</thread>
		<value>754</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>do_filter_2</thread>
		<op>
			<id>11976</id>
			<opcode>106</opcode>
			<source_loc>2911</source_loc>
			<port>
				<name>in3</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>11978</id>
			<opcode>106</opcode>
			<source_loc>2911</source_loc>
			<port>
				<name>in3</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>11980</id>
			<opcode>106</opcode>
			<source_loc>2911</source_loc>
			<port>
				<name>in3</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>do_filter_2</thread>
		<wire_op>
			<id>11690</id>
			<source_loc>20199</source_loc>
			<order>1</order>
			<sig_name>f2_val_2</sig_name>
			<label>f2_val[2]:f2_val_2:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>628</id>
				<op_kind>wire</op_kind>
				<object>f2_val_2</object>
			</op>
			<cycle_id>6</cycle_id>
			<chain_time>0.0100000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11691</id>
			<source_loc>20197</source_loc>
			<order>2</order>
			<sig_name>f2_val_1</sig_name>
			<label>f2_val[1]:f2_val_1:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>629</id>
				<op_kind>wire</op_kind>
				<object>f2_val_1</object>
			</op>
			<cycle_id>6</cycle_id>
			<chain_time>0.0100000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11692</id>
			<source_loc>20195</source_loc>
			<order>3</order>
			<sig_name>f2_val_0</sig_name>
			<label>f2_val[0]:f2_val_0:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>630</id>
				<op_kind>wire</op_kind>
				<object>f2_val_0</object>
			</op>
			<cycle_id>6</cycle_id>
			<chain_time>0.0100000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11697</id>
			<source_loc>18093</source_loc>
			<order>4</order>
			<sig_name>i</sig_name>
			<label>i:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>635</id>
				<op_kind>wire</op_kind>
				<object>i</object>
			</op>
			<cycle_id>6</cycle_id>
			<chain_time>0.0100000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>11693</id>
			<source_loc>7488</source_loc>
			<order>5</order>
			<sig_name>i_rgb_inside_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_rgb_inside_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>631</id>
				<op_kind>output</op_kind>
				<object>i_rgb_inside_m_busy_req_0</object>
			</op>
			<cycle_id>6</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>11694</id>
			<source_loc>7489</source_loc>
			<order>6</order>
			<sig_name>i_rgb_inside_m_stalling</sig_name>
			<label>m_stalling:i_rgb_inside_m_stalling:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>632</id>
				<op_kind>output</op_kind>
				<object>i_rgb_inside_m_stalling</object>
			</op>
			<cycle_id>6</cycle_id>
			<chain_time>0.1469000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>11695</id>
			<source_loc>7490</source_loc>
			<order>7</order>
			<sig_name>o_result_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_result_m_req_m_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>633</id>
				<op_kind>output</op_kind>
				<object>o_result_m_req_m_trig_req</object>
			</op>
			<cycle_id>6</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<wire_op>
			<id>12024</id>
			<source_loc>11388</source_loc>
			<order>8</order>
			<sig_name>lp_ctrl</sig_name>
			<label>i:lp_ctrl:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>821</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl</object>
			</op>
			<cycle_id>6</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11698</id>
			<source_loc>11386</source_loc>
			<order>9</order>
			<sig_name>i_u4</sig_name>
			<label>i:i_u4:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>636</id>
				<op_kind>wire</op_kind>
				<object>i_u4</object>
			</op>
			<cycle_id>6</cycle_id>
			<cycle_id>21</cycle_id>
			<chain_time>0.0715000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11699</id>
			<source_loc>11391</source_loc>
			<order>10</order>
			<sig_name>f2_array_rgb</sig_name>
			<label>f2_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>637</id>
				<op_kind>wire</op_kind>
				<object>f2_array_rgb</object>
			</op>
			<cycle_id>6</cycle_id>
			<cycle_id>21</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11700</id>
			<source_loc>18095</source_loc>
			<order>11</order>
			<sig_name>j</sig_name>
			<label>j:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>638</id>
				<op_kind>wire</op_kind>
				<object>j</object>
			</op>
			<cycle_id>6</cycle_id>
			<cycle_id>21</cycle_id>
			<chain_time>0.0100000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>12026</id>
			<source_loc>11380</source_loc>
			<order>12</order>
			<sig_name>lp_ctrl_0</sig_name>
			<label>j:lp_ctrl_0:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>823</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_0</object>
			</op>
			<cycle_id>6</cycle_id>
			<cycle_id>21</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11701</id>
			<source_loc>11378</source_loc>
			<order>13</order>
			<sig_name>j_u6</sig_name>
			<label>j:j_u6:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>639</id>
				<op_kind>wire</op_kind>
				<object>j_u6</object>
			</op>
			<cycle_id>6</cycle_id>
			<cycle_id>21</cycle_id>
			<chain_time>0.0715000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11702</id>
			<source_loc>11382</source_loc>
			<order>14</order>
			<sig_name>f2_array_rgb</sig_name>
			<label>f2_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>640</id>
				<op_kind>wire</op_kind>
				<object>f2_array_rgb</object>
			</op>
			<cycle_id>6</cycle_id>
			<cycle_id>21</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11703</id>
			<source_loc>18097</source_loc>
			<order>15</order>
			<sig_name>k</sig_name>
			<label>k:wire</label>
			<datatype W="9">sc_uint</datatype>
			<op>
				<id>641</id>
				<op_kind>wire</op_kind>
				<object>k</object>
			</op>
			<cycle_id>6</cycle_id>
			<cycle_id>21</cycle_id>
			<chain_time>0.0100000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>12028</id>
			<source_loc>11372</source_loc>
			<order>16</order>
			<sig_name>lp_ctrl_1</sig_name>
			<label>k:lp_ctrl_1:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>825</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_1</object>
			</op>
			<cycle_id>6</cycle_id>
			<cycle_id>21</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11704</id>
			<source_loc>11370</source_loc>
			<order>17</order>
			<sig_name>k_u10</sig_name>
			<label>k:k_u10:wire</label>
			<datatype W="9">sc_uint</datatype>
			<op>
				<id>642</id>
				<op_kind>wire</op_kind>
				<object>k_u10</object>
			</op>
			<cycle_id>6</cycle_id>
			<cycle_id>21</cycle_id>
			<chain_time>0.0715000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11705</id>
			<source_loc>11374</source_loc>
			<order>18</order>
			<sig_name>f2_array_rgb</sig_name>
			<label>f2_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>643</id>
				<op_kind>wire</op_kind>
				<object>f2_array_rgb</object>
			</op>
			<cycle_id>6</cycle_id>
			<cycle_id>21</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>11706</id>
			<source_loc>9884</source_loc>
			<order>19</order>
			<instance_name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_64</instance_name>
			<opcode>136</opcode>
			<label>
(c*3 + b)*258 + a			</label>
			<op>
				<id>644</id>
				<op_kind>add</op_kind>
				<in_widths>2 2 9</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>20</cycle_id>
			<chain_time>0.6906000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>11708</id>
			<source_loc>9885</source_loc>
			<order>20</order>
			<instance_name>DC_Filter_Add_9Ux1U_9U_4_65</instance_name>
			<opcode>151</opcode>
			<label>+</label>
			<op>
				<id>646</id>
				<op_kind>add</op_kind>
				<in_widths>9</in_widths>
				<out_widths>9</out_widths>
			</op>
			<cycle_id>21</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>11707</id>
			<source_loc>9992</source_loc>
			<order>21</order>
			<instance_name>f2_array_rgb</instance_name>
			<opcode>183</opcode>
			<label>f2_array_rgb:write</label>
			<op>
				<id>645</id>
				<op_kind>array_write</op_kind>
				<object>f2_array_rgb</object>
				<in_widths>12 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>20</cycle_id>
			<chain_time>0.7561000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>11712</id>
			<source_loc>9887</source_loc>
			<order>22</order>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_66</instance_name>
			<opcode>153</opcode>
			<label>+</label>
			<op>
				<id>650</id>
				<op_kind>add</op_kind>
				<in_widths>2</in_widths>
				<out_widths>2</out_widths>
			</op>
			<cycle_id>21</cycle_id>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>11696</id>
			<source_loc>18091</source_loc>
			<order>23</order>
			<sig_name>flag</sig_name>
			<label>flag:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>634</id>
				<op_kind>wire</op_kind>
				<object>flag</object>
			</op>
			<cycle_id>21</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>12029</id>
			<source_loc>11371</source_loc>
			<order>24</order>
			<sig_name>lp_ctrl_1</sig_name>
			<label>k:lp_ctrl_1:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>826</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_1</object>
			</op>
			<cycle_id>21</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>11710</id>
			<source_loc>9886</source_loc>
			<order>25</order>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_67</instance_name>
			<opcode>153</opcode>
			<label>+</label>
			<op>
				<id>648</id>
				<op_kind>add</op_kind>
				<in_widths>2</in_widths>
				<out_widths>2</out_widths>
			</op>
			<cycle_id>21</cycle_id>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>12027</id>
			<source_loc>11379</source_loc>
			<order>26</order>
			<sig_name>lp_ctrl_0</sig_name>
			<label>j:lp_ctrl_0:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>824</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_0</object>
			</op>
			<cycle_id>21</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>12030</id>
			<source_loc>11598</source_loc>
			<order>27</order>
			<sig_name>lp_ctrl_2</sig_name>
			<label>f2_val[2]:lp_ctrl_2:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>827</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_2</object>
			</op>
			<cycle_id>21</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>12025</id>
			<source_loc>11387</source_loc>
			<order>28</order>
			<sig_name>lp_ctrl</sig_name>
			<label>i:lp_ctrl:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>822</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl</object>
			</op>
			<cycle_id>21</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11714</id>
			<source_loc>11596</source_loc>
			<order>29</order>
			<sig_name>f2_val_2</sig_name>
			<label>f2_val[2]:f2_val_2:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>652</id>
				<op_kind>wire</op_kind>
				<object>f2_val_2</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11715</id>
			<source_loc>11600</source_loc>
			<order>30</order>
			<sig_name>f2_val_1</sig_name>
			<label>f2_val[1]:f2_val_1:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>653</id>
				<op_kind>wire</op_kind>
				<object>f2_val_1</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11716</id>
			<source_loc>11604</source_loc>
			<order>31</order>
			<sig_name>f2_val_0</sig_name>
			<label>f2_val[0]:f2_val_0:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>654</id>
				<op_kind>wire</op_kind>
				<object>f2_val_0</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11717</id>
			<source_loc>11614</source_loc>
			<order>32</order>
			<sig_name>flag</sig_name>
			<label>flag:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>655</id>
				<op_kind>wire</op_kind>
				<object>flag</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11722</id>
			<source_loc>11625</source_loc>
			<order>33</order>
			<sig_name>f2_array_rgb</sig_name>
			<label>f2_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>656</id>
				<op_kind>wire</op_kind>
				<object>f2_array_rgb</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11723</id>
			<source_loc>11629</source_loc>
			<order>34</order>
			<sig_name>mask2</sig_name>
			<label>mask2:wire</label>
			<datatype>
				<array>9</array>
				<datatype W="4">sc_uint</datatype>
			</datatype>
			<op>
				<id>657</id>
				<op_kind>wire</op_kind>
				<object>mask2</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11724</id>
			<source_loc>7493</source_loc>
			<order>35</order>
			<sig_name>j_u1</sig_name>
			<label>j:j_u1:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>658</id>
				<op_kind>wire</op_kind>
				<object>j_u1</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11725</id>
			<source_loc>7494</source_loc>
			<order>36</order>
			<sig_name>i_u0</sig_name>
			<label>i:i_u0:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>659</id>
				<op_kind>wire</op_kind>
				<object>i_u0</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>12034</id>
			<source_loc>11467</source_loc>
			<order>37</order>
			<sig_name>lp_ctrl_4</sig_name>
			<label>j:lp_ctrl_4:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>831</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_4</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>12032</id>
			<source_loc>11427</source_loc>
			<order>38</order>
			<sig_name>lp_ctrl_3</sig_name>
			<label>i:lp_ctrl_3:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>829</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_3</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11729</id>
			<source_loc>18162</source_loc>
			<order>39</order>
			<sig_name>j_u0</sig_name>
			<label>j:j_u0:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>663</id>
				<op_kind>wire</op_kind>
				<object>j_u0</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>35</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11727</id>
			<source_loc>11421</source_loc>
			<order>40</order>
			<sig_name>f2_array_rgb</sig_name>
			<label>f2_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>661</id>
				<op_kind>wire</op_kind>
				<object>f2_array_rgb</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>35</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11728</id>
			<source_loc>11425</source_loc>
			<order>41</order>
			<sig_name>i_u0_u0</sig_name>
			<label>i:i_u0_u0:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>662</id>
				<op_kind>wire</op_kind>
				<object>i_u0_u0</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>35</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>12036</id>
			<source_loc>11419</source_loc>
			<order>42</order>
			<sig_name>lp_ctrl_5</sig_name>
			<label>j:lp_ctrl_5:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>833</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_5</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>35</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11792</id>
			<source_loc>18113</source_loc>
			<order>43</order>
			<sig_name>k_u3</sig_name>
			<label>k:k_u3:wire</label>
			<datatype W="9">sc_uint</datatype>
			<op>
				<id>715</id>
				<op_kind>wire</op_kind>
				<object>k_u3</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>88</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11790</id>
			<source_loc>11461</source_loc>
			<order>44</order>
			<sig_name>f2_array_rgb</sig_name>
			<label>f2_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>713</id>
				<op_kind>wire</op_kind>
				<object>f2_array_rgb</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>88</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11791</id>
			<source_loc>11465</source_loc>
			<order>45</order>
			<sig_name>j_u1_u0</sig_name>
			<label>j:j_u1_u0:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>714</id>
				<op_kind>wire</op_kind>
				<object>j_u1_u0</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>88</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>12042</id>
			<source_loc>11459</source_loc>
			<order>46</order>
			<sig_name>lp_ctrl_6</sig_name>
			<label>k:lp_ctrl_6:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>835</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_6</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>88</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11732</id>
			<source_loc>18164</source_loc>
			<order>47</order>
			<sig_name>k_u0</sig_name>
			<label>k:k_u0:wire</label>
			<datatype W="9">sc_uint</datatype>
			<op>
				<id>666</id>
				<op_kind>wire</op_kind>
				<object>k_u0</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>35</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11730</id>
			<source_loc>11413</source_loc>
			<order>48</order>
			<sig_name>f2_array_rgb</sig_name>
			<label>f2_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>664</id>
				<op_kind>wire</op_kind>
				<object>f2_array_rgb</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>35</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11731</id>
			<source_loc>11417</source_loc>
			<order>49</order>
			<sig_name>j_u0_u0</sig_name>
			<label>j:j_u0_u0:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>665</id>
				<op_kind>wire</op_kind>
				<object>j_u0_u0</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>35</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>12051</id>
			<source_loc>11407</source_loc>
			<order>50</order>
			<sig_name>lp_ctrl_7</sig_name>
			<label>k:lp_ctrl_7:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>837</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_7</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>35</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11793</id>
			<source_loc>11453</source_loc>
			<order>51</order>
			<sig_name>f2_array_rgb</sig_name>
			<label>f2_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>716</id>
				<op_kind>wire</op_kind>
				<object>f2_array_rgb</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>88</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11794</id>
			<source_loc>11457</source_loc>
			<order>52</order>
			<sig_name>k_u3_u0</sig_name>
			<label>k:k_u3_u0:wire</label>
			<datatype W="9">sc_uint</datatype>
			<op>
				<id>717</id>
				<op_kind>wire</op_kind>
				<object>k_u3_u0</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>88</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11733</id>
			<source_loc>11397</source_loc>
			<order>53</order>
			<sig_name>f2_array_rgb</sig_name>
			<label>f2_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>667</id>
				<op_kind>wire</op_kind>
				<object>f2_array_rgb</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>35</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11734</id>
			<source_loc>11401</source_loc>
			<order>54</order>
			<sig_name>k_u0_u0</sig_name>
			<label>k:k_u0_u0:wire</label>
			<datatype W="9">sc_uint</datatype>
			<op>
				<id>668</id>
				<op_kind>wire</op_kind>
				<object>k_u0_u0</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>35</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>11735</id>
			<source_loc>9889</source_loc>
			<order>55</order>
			<instance_name>DC_Filter_Add2u9Mul2i258Add3i1u1Mul2i3u2_4_68</instance_name>
			<opcode>141</opcode>
			<label>
(c*3 + (b + 1))*258 + a			</label>
			<op>
				<id>669</id>
				<op_kind>add</op_kind>
				<in_widths>2 2 9</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>35</cycle_id>
			<chain_time>0.7014000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>11795</id>
			<source_loc>7511</source_loc>
			<order>56</order>
			<sig_name>i_rgb_inside_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_rgb_inside_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>718</id>
				<op_kind>output</op_kind>
				<object>i_rgb_inside_m_busy_req_0</object>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>88</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>11736</id>
			<source_loc>9891</source_loc>
			<order>57</order>
			<instance_name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_64</instance_name>
			<opcode>135</opcode>
			<label>
(c*3 + b)*258 + a			</label>
			<op>
				<id>670</id>
				<op_kind>add</op_kind>
				<in_widths>2 2 9</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>34</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>11739</id>
			<source_loc>9893</source_loc>
			<order>58</order>
			<instance_name>DC_Filter_Add_9Ux1U_9U_4_65</instance_name>
			<opcode>151</opcode>
			<label>+</label>
			<op>
				<id>673</id>
				<op_kind>add</op_kind>
				<in_widths>9</in_widths>
				<out_widths>9</out_widths>
			</op>
			<cycle_id>34</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>11737</id>
			<source_loc>9993</source_loc>
			<order>59</order>
			<instance_name>f2_array_rgb</instance_name>
			<opcode>182</opcode>
			<label>f2_array_rgb:read</label>
			<op>
				<id>671</id>
				<op_kind>array_read</op_kind>
				<object>f2_array_rgb</object>
				<in_widths>12 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>34</cycle_id>
			<chain_time>0.7669000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>11738</id>
			<source_loc>9994</source_loc>
			<order>60</order>
			<instance_name>f2_array_rgb</instance_name>
			<opcode>183</opcode>
			<label>f2_array_rgb:write</label>
			<op>
				<id>672</id>
				<op_kind>array_write</op_kind>
				<object>f2_array_rgb</object>
				<in_widths>12 8 1  </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>34</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>11744</id>
			<source_loc>9896</source_loc>
			<order>61</order>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_71</instance_name>
			<opcode>153</opcode>
			<label>+</label>
			<op>
				<id>677</id>
				<op_kind>add</op_kind>
				<in_widths>2</in_widths>
				<out_widths>2</out_widths>
			</op>
			<cycle_id>35</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>11746</id>
			<source_loc>9898</source_loc>
			<order>62</order>
			<instance_name>DC_Filter_Lti257u12_4_72</instance_name>
			<opcode>115</opcode>
			<label>&lt;</label>
			<op>
				<id>679</id>
				<op_kind>lt</op_kind>
				<in_widths>12</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>35</cycle_id>
			<guard>true</guard>
		</op>
		<io_op>
			<id>11796</id>
			<source_loc>11365</source_loc>
			<order>63</order>
			<sig_name>i_rgb_inside_m_data_is_invalid</sig_name>
			<label>i_rgb_inside.m_data_is_invalid:i_rgb_inside_m_data_is_invalid:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>719</id>
				<op_kind>input</op_kind>
				<object>i_rgb_inside_m_data_is_invalid</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>11797</id>
			<source_loc>7513</source_loc>
			<order>64</order>
			<sig_name>stall0</sig_name>
			<label>do_filter_2:stall0:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>720</id>
				<op_kind>output</op_kind>
				<object>stall0</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>11800</id>
			<source_loc>9928</source_loc>
			<order>65</order>
			<instance_name>DC_Filter_Add2u9Mul2i258u2_4_73</instance_name>
			<opcode>122</opcode>
			<label>
b*258 + a			</label>
			<op>
				<id>723</id>
				<op_kind>add</op_kind>
				<in_widths>2 9</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>12054</id>
			<source_loc>11402</source_loc>
			<order>66</order>
			<sig_name>lp_ctrl_7</sig_name>
			<label>k:lp_ctrl_7:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>838</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_7</object>
			</op>
			<cycle_id>35</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>11741</id>
			<source_loc>9895</source_loc>
			<order>67</order>
			<instance_name>DC_Filter_Add2i1u1_4_74</instance_name>
			<opcode>125</opcode>
			<label>+</label>
			<op>
				<id>675</id>
				<op_kind>add</op_kind>
				<in_widths>2</in_widths>
				<out_widths>2</out_widths>
			</op>
			<cycle_id>35</cycle_id>
			<guard>true</guard>
		</op>
		<io_op>
			<id>11798</id>
			<source_loc>7516</source_loc>
			<order>68</order>
			<sig_name>i_rgb_inside_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_rgb_inside_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>721</id>
				<op_kind>output</op_kind>
				<object>i_rgb_inside_m_busy_req_0</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<wire_op>
			<id>12037</id>
			<source_loc>11418</source_loc>
			<order>69</order>
			<sig_name>lp_ctrl_5</sig_name>
			<label>j:lp_ctrl_5:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>834</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_5</object>
			</op>
			<cycle_id>35</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>12033</id>
			<source_loc>11426</source_loc>
			<order>70</order>
			<sig_name>lp_ctrl_3</sig_name>
			<label>i:lp_ctrl_3:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>830</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_3</object>
			</op>
			<cycle_id>35</cycle_id>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>11799</id>
			<source_loc>7519</source_loc>
			<order>71</order>
			<sig_name>i_rgb_inside_data</sig_name>
			<label>i_rgb_inside.data:i_rgb_inside_data:read</label>
			<datatype W="24">sc_uint</datatype>
			<input_read/>
			<op>
				<id>722</id>
				<op_kind>input</op_kind>
				<object>i_rgb_inside_data</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>11751</id>
			<source_loc>9900</source_loc>
			<order>72</order>
			<instance_name>DC_Filter_Lti258u12_4_75</instance_name>
			<opcode>116</opcode>
			<label>&lt;</label>
			<op>
				<id>682</id>
				<op_kind>lt</op_kind>
				<in_widths>12</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>35</cycle_id>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>11750</id>
			<source_loc>7497</source_loc>
			<order>73</order>
			<sig_name>k_u1</sig_name>
			<label>k:k_u1:wire</label>
			<datatype W="9">sc_uint</datatype>
			<op>
				<id>681</id>
				<op_kind>wire</op_kind>
				<object>k_u1</object>
			</op>
			<cycle_id>35</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11773</id>
			<source_loc>18184</source_loc>
			<order>74</order>
			<sig_name>k_u2</sig_name>
			<label>k:k_u2:wire</label>
			<datatype W="9">sc_uint</datatype>
			<op>
				<id>696</id>
				<op_kind>wire</op_kind>
				<object>k_u2</object>
			</op>
			<cycle_id>35</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>11789</id>
			<source_loc>9926</source_loc>
			<order>75</order>
			<instance_name>DC_Filter_Add2i1u12_4_85</instance_name>
			<opcode>128</opcode>
			<label>+</label>
			<op>
				<id>712</id>
				<op_kind>add</op_kind>
				<in_widths>12</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>35</cycle_id>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>12055</id>
			<source_loc>11451</source_loc>
			<order>76</order>
			<sig_name>lp_ctrl_8</sig_name>
			<label>k:lp_ctrl_8:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>839</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_8</object>
			</op>
			<cycle_id>35</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>11802</id>
			<source_loc>9930</source_loc>
			<order>77</order>
			<instance_name>DC_Filter_Add2u9Mul2i258Add2i3u2_4_77</instance_name>
			<opcode>132</opcode>
			<label>
(b + 3)*258 + a			</label>
			<op>
				<id>725</id>
				<op_kind>add</op_kind>
				<in_widths>2 9</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>86</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>11801</id>
			<source_loc>9999</source_loc>
			<order>78</order>
			<instance_name>f2_array_rgb</instance_name>
			<opcode>183</opcode>
			<label>f2_array_rgb:write</label>
			<op>
				<id>724</id>
				<op_kind>array_write</op_kind>
				<object>f2_array_rgb</object>
				<in_widths>12 24 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>12057</id>
			<source_loc>11443</source_loc>
			<order>79</order>
			<sig_name>lp_ctrl_9</sig_name>
			<label>k:lp_ctrl_9:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>841</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_9</object>
			</op>
			<cycle_id>35</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11774</id>
			<source_loc>11445</source_loc>
			<order>80</order>
			<sig_name>f2_array_rgb</sig_name>
			<label>f2_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>697</id>
				<op_kind>wire</op_kind>
				<object>f2_array_rgb</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>76</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11775</id>
			<source_loc>11449</source_loc>
			<order>81</order>
			<sig_name>k_u2_u0</sig_name>
			<label>k:k_u2_u0:wire</label>
			<datatype W="9">sc_uint</datatype>
			<op>
				<id>698</id>
				<op_kind>wire</op_kind>
				<object>k_u2_u0</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>76</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>11806</id>
			<source_loc>9933</source_loc>
			<order>82</order>
			<instance_name>DC_Filter_Add_9Ux1U_9U_4_65</instance_name>
			<opcode>151</opcode>
			<label>+</label>
			<op>
				<id>729</id>
				<op_kind>add</op_kind>
				<in_widths>9</in_widths>
				<out_widths>9</out_widths>
			</op>
			<cycle_id>87</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>11804</id>
			<source_loc>9932</source_loc>
			<order>83</order>
			<instance_name>DC_Filter_Add2u9Mul2i258Add2i6u2_4_79</instance_name>
			<opcode>133</opcode>
			<label>
(b + 6)*258 + a			</label>
			<op>
				<id>727</id>
				<op_kind>add</op_kind>
				<in_widths>2 9</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>87</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>11803</id>
			<source_loc>10000</source_loc>
			<order>84</order>
			<instance_name>f2_array_rgb</instance_name>
			<opcode>183</opcode>
			<label>f2_array_rgb:write</label>
			<op>
				<id>726</id>
				<op_kind>array_write</op_kind>
				<object>f2_array_rgb</object>
				<in_widths>12 24 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>86</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>11759</id>
			<source_loc>18232</source_loc>
			<order>85</order>
			<sig_name>h</sig_name>
			<label>h:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>686</id>
				<op_kind>wire</op_kind>
				<object>h</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11753</id>
			<source_loc>11437</source_loc>
			<order>86</order>
			<sig_name>f2_array_rgb</sig_name>
			<label>f2_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>684</id>
				<op_kind>wire</op_kind>
				<object>f2_array_rgb</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11754</id>
			<source_loc>11441</source_loc>
			<order>87</order>
			<sig_name>k_u1_u0</sig_name>
			<label>k:k_u1_u0:wire</label>
			<datatype W="9">sc_uint</datatype>
			<op>
				<id>685</id>
				<op_kind>wire</op_kind>
				<object>k_u1_u0</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>11770</id>
			<source_loc>9905</source_loc>
			<order>88</order>
			<instance_name>DC_Filter_Add_9Ux1U_9U_4_65</instance_name>
			<opcode>151</opcode>
			<label>+</label>
			<op>
				<id>693</id>
				<op_kind>add</op_kind>
				<in_widths>9</in_widths>
				<out_widths>9</out_widths>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<chain_time>0.5073000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>12062</id>
			<source_loc>11435</source_loc>
			<order>89</order>
			<sig_name>lp_ctrl_10</sig_name>
			<label>h:lp_ctrl_10:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>843</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_10</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>11776</id>
			<source_loc>7500</source_loc>
			<order>90</order>
			<sig_name>i_rgb_inside_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_rgb_inside_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>699</id>
				<op_kind>output</op_kind>
				<object>i_rgb_inside_m_busy_req_0</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>76</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>11805</id>
			<source_loc>10001</source_loc>
			<order>91</order>
			<instance_name>f2_array_rgb</instance_name>
			<opcode>183</opcode>
			<label>f2_array_rgb:write</label>
			<op>
				<id>728</id>
				<op_kind>array_write</op_kind>
				<object>f2_array_rgb</object>
				<in_widths>12 24 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>87</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>11810</id>
			<source_loc>18159</source_loc>
			<order>92</order>
			<sig_name>flag</sig_name>
			<label>flag:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>733</id>
				<op_kind>wire</op_kind>
				<object>flag</object>
			</op>
			<cycle_id>88</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11763</id>
			<source_loc>11429</source_loc>
			<order>93</order>
			<sig_name>f2_array_rgb</sig_name>
			<label>f2_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>687</id>
				<op_kind>wire</op_kind>
				<object>f2_array_rgb</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11765</id>
			<source_loc>11433</source_loc>
			<order>94</order>
			<sig_name>h_u4</sig_name>
			<label>h:h_u4:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>688</id>
				<op_kind>wire</op_kind>
				<object>h_u4</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>11766</id>
			<source_loc>9903</source_loc>
			<order>95</order>
			<instance_name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_64</instance_name>
			<opcode>140</opcode>
			<label>
(b*3 + 2)*258 + a			</label>
			<op>
				<id>689</id>
				<op_kind>add</op_kind>
				<in_widths>2 9</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<chain_time>0.5770000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>12043</id>
			<source_loc>11458</source_loc>
			<order>96</order>
			<sig_name>lp_ctrl_6</sig_name>
			<label>k:lp_ctrl_6:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>836</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_6</object>
			</op>
			<cycle_id>88</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>11808</id>
			<source_loc>9934</source_loc>
			<order>97</order>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_82</instance_name>
			<opcode>153</opcode>
			<label>+</label>
			<op>
				<id>731</id>
				<op_kind>add</op_kind>
				<in_widths>2</in_widths>
				<out_widths>2</out_widths>
			</op>
			<cycle_id>88</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>11768</id>
			<source_loc>9904</source_loc>
			<order>98</order>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_83</instance_name>
			<opcode>153</opcode>
			<label>+</label>
			<op>
				<id>691</id>
				<op_kind>add</op_kind>
				<in_widths>2</in_widths>
				<out_widths>2</out_widths>
			</op>
			<cycle_id>57</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>11767</id>
			<source_loc>9995</source_loc>
			<order>99</order>
			<instance_name>f2_array_rgb</instance_name>
			<opcode>183</opcode>
			<label>f2_array_rgb:write</label>
			<op>
				<id>690</id>
				<op_kind>array_write</op_kind>
				<object>f2_array_rgb</object>
				<in_widths>12 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>57</cycle_id>
			<cycle_id>35</cycle_id>
			<chain_time>0.6425000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>11777</id>
			<source_loc>11363</source_loc>
			<order>100</order>
			<sig_name>i_rgb_inside_m_data_is_invalid</sig_name>
			<label>m_data_is_invalid:i_rgb_inside_m_data_is_invalid:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>700</id>
				<op_kind>input</op_kind>
				<object>i_rgb_inside_m_data_is_invalid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>11778</id>
			<source_loc>7502</source_loc>
			<order>101</order>
			<sig_name>stall0</sig_name>
			<label>do_filter_2::get:stall0:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>701</id>
				<op_kind>output</op_kind>
				<object>stall0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>11781</id>
			<source_loc>9911</source_loc>
			<order>102</order>
			<instance_name>DC_Filter_gen000002_4_84</instance_name>
			<opcode>114</opcode>
			<label>+</label>
			<op>
				<id>704</id>
				<op_kind>add</op_kind>
				<in_widths>9</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>12035</id>
			<source_loc>11466</source_loc>
			<order>103</order>
			<sig_name>lp_ctrl_4</sig_name>
			<label>j:lp_ctrl_4:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>832</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_4</object>
			</op>
			<cycle_id>88</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>12063</id>
			<source_loc>11434</source_loc>
			<order>104</order>
			<sig_name>lp_ctrl_10</sig_name>
			<label>h:lp_ctrl_10:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>844</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_10</object>
			</op>
			<cycle_id>57</cycle_id>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>11779</id>
			<source_loc>7504</source_loc>
			<order>105</order>
			<sig_name>i_rgb_inside_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_rgb_inside_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>702</id>
				<op_kind>output</op_kind>
				<object>i_rgb_inside_m_busy_req_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<wire_op>
			<id>12058</id>
			<source_loc>11442</source_loc>
			<order>106</order>
			<sig_name>lp_ctrl_9</sig_name>
			<label>k:lp_ctrl_9:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>842</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_9</object>
			</op>
			<cycle_id>57</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>11772</id>
			<source_loc>9909</source_loc>
			<order>107</order>
			<instance_name>DC_Filter_Add2i1u12_4_85</instance_name>
			<opcode>128</opcode>
			<label>+</label>
			<op>
				<id>695</id>
				<op_kind>add</op_kind>
				<in_widths>12</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>57</cycle_id>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>11665</id>
			<source_loc>11652</source_loc>
			<order>108</order>
			<sig_name>flag</sig_name>
			<label>flag:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>625</id>
				<op_kind>wire</op_kind>
				<object>flag</object>
			</op>
			<cycle_id>35</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>12017</id>
			<source_loc>11652</source_loc>
			<order>109</order>
			<sig_name>flag</sig_name>
			<label>flag:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>817</id>
				<op_kind>wire</op_kind>
				<object>flag</object>
			</op>
			<cycle_id>57</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<original_op>11665</original_op>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>11780</id>
			<source_loc>7485</source_loc>
			<order>110</order>
			<sig_name>i_rgb_inside_data</sig_name>
			<label>i_rgb_inside.data.get::nb_get::use_data:i_rgb_inside_data:read</label>
			<datatype W="24">sc_uint</datatype>
			<input_read/>
			<op>
				<id>703</id>
				<op_kind>input</op_kind>
				<object>i_rgb_inside_data</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>11783</id>
			<source_loc>9913</source_loc>
			<order>111</order>
			<instance_name>DC_Filter_gen000001_4_86</instance_name>
			<opcode>117</opcode>
			<label>+</label>
			<op>
				<id>706</id>
				<op_kind>add</op_kind>
				<in_widths>9</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>74</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>11782</id>
			<source_loc>9996</source_loc>
			<order>112</order>
			<instance_name>f2_array_rgb</instance_name>
			<opcode>183</opcode>
			<label>f2_array_rgb:write</label>
			<op>
				<id>705</id>
				<op_kind>array_write</op_kind>
				<object>f2_array_rgb</object>
				<in_widths>11 24 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>11787</id>
			<source_loc>9924</source_loc>
			<order>113</order>
			<instance_name>DC_Filter_Add_9Ux1U_9U_4_65</instance_name>
			<opcode>151</opcode>
			<label>+</label>
			<op>
				<id>710</id>
				<op_kind>add</op_kind>
				<in_widths>9</in_widths>
				<out_widths>9</out_widths>
			</op>
			<cycle_id>75</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>11785</id>
			<source_loc>9922</source_loc>
			<order>114</order>
			<instance_name>DC_Filter_Add2iLLu9_4_88</instance_name>
			<opcode>121</opcode>
			<label>+</label>
			<op>
				<id>708</id>
				<op_kind>add</op_kind>
				<in_widths>9</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>75</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>11784</id>
			<source_loc>9997</source_loc>
			<order>115</order>
			<instance_name>f2_array_rgb</instance_name>
			<opcode>183</opcode>
			<label>f2_array_rgb:write</label>
			<op>
				<id>707</id>
				<op_kind>array_write</op_kind>
				<object>f2_array_rgb</object>
				<in_widths>12 24 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>74</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>11786</id>
			<source_loc>9998</source_loc>
			<order>116</order>
			<instance_name>f2_array_rgb</instance_name>
			<opcode>183</opcode>
			<label>f2_array_rgb:write</label>
			<op>
				<id>709</id>
				<op_kind>array_write</op_kind>
				<object>f2_array_rgb</object>
				<in_widths>12 24 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>75</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>11811</id>
			<source_loc>18242</source_loc>
			<order>117</order>
			<sig_name>k_u4</sig_name>
			<label>k:k_u4:wire</label>
			<datatype W="9">sc_uint</datatype>
			<op>
				<id>734</id>
				<op_kind>wire</op_kind>
				<object>k_u4</object>
			</op>
			<cycle_id>35</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>12019</id>
			<source_loc>18242</source_loc>
			<order>118</order>
			<sig_name>k_u4</sig_name>
			<label>k:k_u4:wire</label>
			<datatype W="9">sc_uint</datatype>
			<op>
				<id>818</id>
				<op_kind>wire</op_kind>
				<object>k_u4</object>
			</op>
			<cycle_id>57</cycle_id>
			<original_op>11811</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>12021</id>
			<source_loc>18242</source_loc>
			<order>119</order>
			<sig_name>k_u4</sig_name>
			<label>k:k_u4:wire</label>
			<datatype W="9">sc_uint</datatype>
			<op>
				<id>819</id>
				<op_kind>wire</op_kind>
				<object>k_u4</object>
			</op>
			<cycle_id>76</cycle_id>
			<original_op>11811</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>12023</id>
			<source_loc>18242</source_loc>
			<order>120</order>
			<sig_name>k_u4</sig_name>
			<label>k:k_u4:wire</label>
			<datatype W="9">sc_uint</datatype>
			<op>
				<id>820</id>
				<op_kind>wire</op_kind>
				<object>k_u4</object>
			</op>
			<cycle_id>88</cycle_id>
			<original_op>11811</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11668</id>
			<source_loc>11667</source_loc>
			<order>121</order>
			<sig_name>flag</sig_name>
			<label>flag:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>626</id>
				<op_kind>wire</op_kind>
				<object>flag</object>
			</op>
			<cycle_id>35</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11997</id>
			<source_loc>11667</source_loc>
			<order>122</order>
			<sig_name>flag</sig_name>
			<label>flag:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>807</id>
				<op_kind>wire</op_kind>
				<object>flag</object>
			</op>
			<cycle_id>57</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<original_op>11668</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11999</id>
			<source_loc>11667</source_loc>
			<order>123</order>
			<sig_name>flag</sig_name>
			<label>flag:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>808</id>
				<op_kind>wire</op_kind>
				<object>flag</object>
			</op>
			<cycle_id>76</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<original_op>11668</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11689</id>
			<source_loc>11670</source_loc>
			<order>124</order>
			<sig_name>flag</sig_name>
			<label>flag:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>627</id>
				<op_kind>wire</op_kind>
				<object>flag</object>
			</op>
			<cycle_id>35</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>12001</id>
			<source_loc>11670</source_loc>
			<order>125</order>
			<sig_name>flag</sig_name>
			<label>flag:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>809</id>
				<op_kind>wire</op_kind>
				<object>flag</object>
			</op>
			<cycle_id>57</cycle_id>
			<chain_time>0.2676149122</chain_time>
			<original_op>11689</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>12003</id>
			<source_loc>11670</source_loc>
			<order>126</order>
			<sig_name>flag</sig_name>
			<label>flag:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>810</id>
				<op_kind>wire</op_kind>
				<object>flag</object>
			</op>
			<cycle_id>76</cycle_id>
			<chain_time>0.2676149122</chain_time>
			<original_op>11689</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>12005</id>
			<source_loc>11670</source_loc>
			<order>127</order>
			<sig_name>flag</sig_name>
			<label>flag:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>811</id>
				<op_kind>wire</op_kind>
				<object>flag</object>
			</op>
			<cycle_id>88</cycle_id>
			<chain_time>0.2676149122</chain_time>
			<original_op>11689</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>12056</id>
			<source_loc>11450</source_loc>
			<order>128</order>
			<sig_name>lp_ctrl_8</sig_name>
			<label>k:lp_ctrl_8:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>840</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_8</object>
			</op>
			<cycle_id>76</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>12064</id>
			<source_loc>11574</source_loc>
			<order>129</order>
			<sig_name>lp_ctrl_11</sig_name>
			<label>f2_val[2]:lp_ctrl_11:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>845</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_11</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11818</id>
			<source_loc>18244</source_loc>
			<order>130</order>
			<sig_name>h_u0</sig_name>
			<label>h:h_u0:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>741</id>
				<op_kind>wire</op_kind>
				<object>h_u0</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11812</id>
			<source_loc>11572</source_loc>
			<order>131</order>
			<sig_name>f2_val_2</sig_name>
			<label>f2_val[2]:f2_val_2:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>735</id>
				<op_kind>wire</op_kind>
				<object>f2_val_2</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11813</id>
			<source_loc>11576</source_loc>
			<order>132</order>
			<sig_name>f2_val_1</sig_name>
			<label>f2_val[1]:f2_val_1:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>736</id>
				<op_kind>wire</op_kind>
				<object>f2_val_1</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11814</id>
			<source_loc>11580</source_loc>
			<order>133</order>
			<sig_name>f2_val_0</sig_name>
			<label>f2_val[0]:f2_val_0:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>737</id>
				<op_kind>wire</op_kind>
				<object>f2_val_0</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11815</id>
			<source_loc>11584</source_loc>
			<order>134</order>
			<sig_name>f2_array_rgb</sig_name>
			<label>f2_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>738</id>
				<op_kind>wire</op_kind>
				<object>f2_array_rgb</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11816</id>
			<source_loc>11588</source_loc>
			<order>135</order>
			<sig_name>k_u4_u0</sig_name>
			<label>k:k_u4_u0:wire</label>
			<datatype W="9">sc_uint</datatype>
			<op>
				<id>739</id>
				<op_kind>wire</op_kind>
				<object>k_u4_u0</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11817</id>
			<source_loc>11592</source_loc>
			<order>136</order>
			<sig_name>mask2</sig_name>
			<label>mask2:wire</label>
			<datatype>
				<array>9</array>
				<datatype W="4">sc_uint</datatype>
			</datatype>
			<op>
				<id>740</id>
				<op_kind>wire</op_kind>
				<object>mask2</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11831</id>
			<source_loc>18250</source_loc>
			<order>137</order>
			<sig_name>h_u1</sig_name>
			<label>h:h_u1:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>754</id>
				<op_kind>wire</op_kind>
				<object>h_u1</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>12066</id>
			<source_loc>11471</source_loc>
			<order>138</order>
			<sig_name>lp_ctrl_12</sig_name>
			<label>f2_val[2]:lp_ctrl_12:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>847</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_12</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11819</id>
			<source_loc>11469</source_loc>
			<order>139</order>
			<sig_name>f2_val_2_u0</sig_name>
			<label>f2_val[2]:f2_val_2_u0:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>742</id>
				<op_kind>wire</op_kind>
				<object>f2_val_2_u0</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>103</cycle_id>
			<chain_time>0.2370000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11820</id>
			<source_loc>11473</source_loc>
			<order>140</order>
			<sig_name>f2_val_1_u0</sig_name>
			<label>f2_val[1]:f2_val_1_u0:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>743</id>
				<op_kind>wire</op_kind>
				<object>f2_val_1_u0</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>103</cycle_id>
			<chain_time>0.2370000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11821</id>
			<source_loc>11477</source_loc>
			<order>141</order>
			<sig_name>f2_val_0_u0</sig_name>
			<label>f2_val[0]:f2_val_0_u0:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>744</id>
				<op_kind>wire</op_kind>
				<object>f2_val_0_u0</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>103</cycle_id>
			<chain_time>0.2370000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11822</id>
			<source_loc>11481</source_loc>
			<order>142</order>
			<sig_name>h_u0_u0</sig_name>
			<label>h:h_u0_u0:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>745</id>
				<op_kind>wire</op_kind>
				<object>h_u0_u0</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>103</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>11829</id>
			<source_loc>9946</source_loc>
			<order>143</order>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_89</instance_name>
			<opcode>153</opcode>
			<label>+</label>
			<op>
				<id>752</id>
				<op_kind>add</op_kind>
				<in_widths>2</in_widths>
				<out_widths>2</out_widths>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>103</cycle_id>
			<chain_time>0.2718000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>11823</id>
			<source_loc>9936</source_loc>
			<order>144</order>
			<instance_name>DC_Filter_Eqi2u2_4_90</instance_name>
			<opcode>127</opcode>
			<label>==</label>
			<op>
				<id>746</id>
				<op_kind>eq</op_kind>
				<in_widths>2</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>103</cycle_id>
			<chain_time>0.2149000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>11825</id>
			<source_loc>9940</source_loc>
			<order>145</order>
			<instance_name>DC_Filter_Eqi1u2_4_91</instance_name>
			<opcode>126</opcode>
			<label>==</label>
			<op>
				<id>748</id>
				<op_kind>eq</op_kind>
				<in_widths>2</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>103</cycle_id>
			<chain_time>0.2149000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>11827</id>
			<source_loc>9943</source_loc>
			<order>146</order>
			<instance_name>DC_Filter_OrReduction_2U_1U_4_92</instance_name>
			<opcode>168</opcode>
			<label>or_reduce</label>
			<op>
				<id>750</id>
				<op_kind>or</op_kind>
				<in_widths>2</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>103</cycle_id>
			<chain_time>0.2270000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>11824</id>
			<source_loc>9938</source_loc>
			<order>147</order>
			<instance_name>DC_Filter_N_Mux_12_2_38_4_93</instance_name>
			<opcode>166</opcode>
			<label>MUX(2)</label>
			<op>
				<id>747</id>
				<op_kind>mux</op_kind>
				<in_widths>12 1</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>103</cycle_id>
			<chain_time>0.2764000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>11826</id>
			<source_loc>9942</source_loc>
			<order>148</order>
			<instance_name>DC_Filter_N_Mux_12_2_38_4_94</instance_name>
			<opcode>166</opcode>
			<label>MUX(2)</label>
			<op>
				<id>749</id>
				<op_kind>mux</op_kind>
				<in_widths>12 1</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>103</cycle_id>
			<chain_time>0.2764000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>11828</id>
			<source_loc>9945</source_loc>
			<order>149</order>
			<instance_name>DC_Filter_N_Mux_12_2_39_4_95</instance_name>
			<opcode>169</opcode>
			<label>MUX(2)</label>
			<op>
				<id>751</id>
				<op_kind>mux</op_kind>
				<in_widths>12 1</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>103</cycle_id>
			<chain_time>0.2857000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>12067</id>
			<source_loc>11470</source_loc>
			<order>150</order>
			<sig_name>lp_ctrl_12</sig_name>
			<label>f2_val[2]:lp_ctrl_12:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>848</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_12</object>
			</op>
			<cycle_id>103</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>12068</id>
			<source_loc>11542</source_loc>
			<order>151</order>
			<sig_name>lp_ctrl_13</sig_name>
			<label>f2_val[2]:lp_ctrl_13:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>849</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_13</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>103</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11838</id>
			<source_loc>18252</source_loc>
			<order>152</order>
			<sig_name>i_u1</sig_name>
			<label>i:i_u1:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>761</id>
				<op_kind>wire</op_kind>
				<object>i_u1</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>103</cycle_id>
			<cycle_id>108</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11832</id>
			<source_loc>11540</source_loc>
			<order>153</order>
			<sig_name>f2_val_2</sig_name>
			<label>f2_val[2]:f2_val_2:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>755</id>
				<op_kind>wire</op_kind>
				<object>f2_val_2</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>103</cycle_id>
			<cycle_id>108</cycle_id>
			<chain_time>0.3379000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11833</id>
			<source_loc>11544</source_loc>
			<order>154</order>
			<sig_name>f2_val_1</sig_name>
			<label>f2_val[1]:f2_val_1:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>756</id>
				<op_kind>wire</op_kind>
				<object>f2_val_1</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>103</cycle_id>
			<cycle_id>108</cycle_id>
			<chain_time>0.3379000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11834</id>
			<source_loc>11548</source_loc>
			<order>155</order>
			<sig_name>f2_val_0</sig_name>
			<label>f2_val[0]:f2_val_0:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>757</id>
				<op_kind>wire</op_kind>
				<object>f2_val_0</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>103</cycle_id>
			<cycle_id>108</cycle_id>
			<chain_time>0.3472000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11835</id>
			<source_loc>11555</source_loc>
			<order>156</order>
			<sig_name>f2_array_rgb</sig_name>
			<label>f2_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>758</id>
				<op_kind>wire</op_kind>
				<object>f2_array_rgb</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>103</cycle_id>
			<cycle_id>108</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11836</id>
			<source_loc>11559</source_loc>
			<order>157</order>
			<sig_name>h_u1_u0</sig_name>
			<label>h:h_u1_u0:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>759</id>
				<op_kind>wire</op_kind>
				<object>h_u1_u0</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>103</cycle_id>
			<cycle_id>108</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11837</id>
			<source_loc>11568</source_loc>
			<order>158</order>
			<sig_name>mask2</sig_name>
			<label>mask2:wire</label>
			<datatype>
				<array>9</array>
				<datatype W="4">sc_uint</datatype>
			</datatype>
			<op>
				<id>760</id>
				<op_kind>wire</op_kind>
				<object>mask2</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>103</cycle_id>
			<cycle_id>108</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>12070</id>
			<source_loc>11511</source_loc>
			<order>159</order>
			<sig_name>lp_ctrl_14</sig_name>
			<label>f2_val[2]:lp_ctrl_14:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>851</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_14</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>103</cycle_id>
			<cycle_id>108</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11845</id>
			<source_loc>18254</source_loc>
			<order>160</order>
			<sig_name>j_u2</sig_name>
			<label>j:j_u2:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>768</id>
				<op_kind>wire</op_kind>
				<object>j_u2</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>103</cycle_id>
			<cycle_id>108</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11839</id>
			<source_loc>11509</source_loc>
			<order>161</order>
			<sig_name>f2_val_2</sig_name>
			<label>f2_val[2]:f2_val_2:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>762</id>
				<op_kind>wire</op_kind>
				<object>f2_val_2</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>103</cycle_id>
			<cycle_id>108</cycle_id>
			<chain_time>0.3994000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11840</id>
			<source_loc>11513</source_loc>
			<order>162</order>
			<sig_name>f2_val_1</sig_name>
			<label>f2_val[1]:f2_val_1:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>763</id>
				<op_kind>wire</op_kind>
				<object>f2_val_1</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>103</cycle_id>
			<cycle_id>108</cycle_id>
			<chain_time>0.3994000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11841</id>
			<source_loc>11517</source_loc>
			<order>163</order>
			<sig_name>f2_val_0</sig_name>
			<label>f2_val[0]:f2_val_0:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>764</id>
				<op_kind>wire</op_kind>
				<object>f2_val_0</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>103</cycle_id>
			<cycle_id>108</cycle_id>
			<chain_time>0.4087000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11842</id>
			<source_loc>11521</source_loc>
			<order>164</order>
			<sig_name>f2_array_rgb</sig_name>
			<label>f2_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>765</id>
				<op_kind>wire</op_kind>
				<object>f2_array_rgb</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>103</cycle_id>
			<cycle_id>108</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11843</id>
			<source_loc>11529</source_loc>
			<order>165</order>
			<sig_name>i_u1_u0</sig_name>
			<label>i:i_u1_u0:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>766</id>
				<op_kind>wire</op_kind>
				<object>i_u1_u0</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>103</cycle_id>
			<cycle_id>108</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11844</id>
			<source_loc>11533</source_loc>
			<order>166</order>
			<sig_name>mask2</sig_name>
			<label>mask2:wire</label>
			<datatype>
				<array>9</array>
				<datatype W="4">sc_uint</datatype>
			</datatype>
			<op>
				<id>767</id>
				<op_kind>wire</op_kind>
				<object>mask2</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>103</cycle_id>
			<cycle_id>108</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>12072</id>
			<source_loc>11487</source_loc>
			<order>167</order>
			<sig_name>lp_ctrl_15</sig_name>
			<label>f2_val[2]:lp_ctrl_15:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>853</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_15</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>103</cycle_id>
			<cycle_id>108</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11846</id>
			<source_loc>11485</source_loc>
			<order>168</order>
			<sig_name>f2_val_2_u1</sig_name>
			<label>f2_val[2]:f2_val_2_u1:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>769</id>
				<op_kind>wire</op_kind>
				<object>f2_val_2_u1</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>103</cycle_id>
			<cycle_id>108</cycle_id>
			<chain_time>0.4609000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11847</id>
			<source_loc>11489</source_loc>
			<order>169</order>
			<sig_name>f2_val_1_u1</sig_name>
			<label>f2_val[1]:f2_val_1_u1:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>770</id>
				<op_kind>wire</op_kind>
				<object>f2_val_1_u1</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>103</cycle_id>
			<cycle_id>108</cycle_id>
			<chain_time>0.4609000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11848</id>
			<source_loc>11493</source_loc>
			<order>170</order>
			<sig_name>f2_val_0_u1</sig_name>
			<label>f2_val[0]:f2_val_0_u1:wire</label>
			<datatype W="12">sc_uint</datatype>
			<op>
				<id>771</id>
				<op_kind>wire</op_kind>
				<object>f2_val_0_u1</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>103</cycle_id>
			<cycle_id>108</cycle_id>
			<chain_time>0.4702000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11849</id>
			<source_loc>11497</source_loc>
			<order>171</order>
			<sig_name>f2_array_rgb</sig_name>
			<label>f2_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>772</id>
				<op_kind>wire</op_kind>
				<object>f2_array_rgb</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>103</cycle_id>
			<cycle_id>108</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11850</id>
			<source_loc>11501</source_loc>
			<order>172</order>
			<sig_name>j_u2_u0</sig_name>
			<label>j:j_u2_u0:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>773</id>
				<op_kind>wire</op_kind>
				<object>j_u2_u0</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>103</cycle_id>
			<cycle_id>108</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11851</id>
			<source_loc>11505</source_loc>
			<order>173</order>
			<sig_name>mask2</sig_name>
			<label>mask2:wire</label>
			<datatype>
				<array>9</array>
				<datatype W="4">sc_uint</datatype>
			</datatype>
			<op>
				<id>774</id>
				<op_kind>wire</op_kind>
				<object>mask2</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>103</cycle_id>
			<cycle_id>108</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>11856</id>
			<source_loc>9952</source_loc>
			<order>174</order>
			<instance_name>DC_Filter_Add2u2Mul2i3u2_4_96</instance_name>
			<opcode>142</opcode>
			<label>
b*3 + a			</label>
			<op>
				<id>779</id>
				<op_kind>add</op_kind>
				<in_widths>2 2</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>103</cycle_id>
			<cycle_id>108</cycle_id>
			<chain_time>0.4420000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>11855</id>
			<source_loc>9950</source_loc>
			<order>175</order>
			<instance_name>DC_Filter_Add_8Ux2U_9U_4_97</instance_name>
			<opcode>170</opcode>
			<label>+</label>
			<op>
				<id>778</id>
				<op_kind>add</op_kind>
				<in_widths>9 2</in_widths>
				<out_widths>9</out_widths>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>103</cycle_id>
			<cycle_id>108</cycle_id>
			<chain_time>0.5073000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>11857</id>
			<source_loc>9954</source_loc>
			<order>176</order>
			<instance_name>DC_Filter_Mul_12U_3_4_98</instance_name>
			<opcode>72</opcode>
			<label>*</label>
			<op>
				<id>780</id>
				<op_kind>mul</op_kind>
				<in_widths>4</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>103</cycle_id>
			<cycle_id>108</cycle_id>
			<chain_time>0.4420000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>11853</id>
			<source_loc>9948</source_loc>
			<order>177</order>
			<instance_name>DC_Filter_Add2u2Mul2i3u2_4_99</instance_name>
			<opcode>142</opcode>
			<label>
b*3 + a			</label>
			<op>
				<id>776</id>
				<op_kind>add</op_kind>
				<in_widths>2 2</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>103</cycle_id>
			<cycle_id>108</cycle_id>
			<chain_time>0.4420000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>11858</id>
			<source_loc>9955</source_loc>
			<order>178</order>
			<instance_name>DC_Filter_Add_12Ux9U_12U_4_100</instance_name>
			<opcode>150</opcode>
			<label>+</label>
			<op>
				<id>781</id>
				<op_kind>add</op_kind>
				<in_widths>12 9</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>103</cycle_id>
			<cycle_id>108</cycle_id>
			<chain_time>0.8352000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>11852</id>
			<source_loc>2911</source_loc>
			<order>179</order>
			<sig_name>dmux_ctrl_004</sig_name>
			<label>dmux_ctrl_004:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>775</id>
				<op_kind>wire</op_kind>
				<object>dmux_ctrl_004</object>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>103</cycle_id>
			<cycle_id>108</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>11869</id>
			<source_loc>9969</source_loc>
			<order>180</order>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_101</instance_name>
			<opcode>153</opcode>
			<label>+</label>
			<op>
				<id>792</id>
				<op_kind>add</op_kind>
				<in_widths>2</in_widths>
				<out_widths>2</out_widths>
			</op>
			<cycle_id>108</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>11863</id>
			<source_loc>9962</source_loc>
			<order>181</order>
			<instance_name>DC_Filter_Eqi2u2_4_102</instance_name>
			<opcode>127</opcode>
			<label>==</label>
			<op>
				<id>786</id>
				<op_kind>eq</op_kind>
				<in_widths>2</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>108</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>11867</id>
			<source_loc>9967</source_loc>
			<order>182</order>
			<instance_name>DC_Filter_OrReduction_2U_1U_4_103</instance_name>
			<opcode>168</opcode>
			<label>or_reduce</label>
			<op>
				<id>790</id>
				<op_kind>or</op_kind>
				<in_widths>2</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>108</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>11861</id>
			<source_loc>9959</source_loc>
			<order>183</order>
			<instance_name>DC_Filter_N_Mux_12_3_40_4_104</instance_name>
			<opcode>172</opcode>
			<label>MUX(3)</label>
			<op>
				<id>784</id>
				<op_kind>mux</op_kind>
				<in_widths>12 12 12 2</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>108</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>11865</id>
			<source_loc>9965</source_loc>
			<order>184</order>
			<instance_name>DC_Filter_Eqi1u2_4_105</instance_name>
			<opcode>126</opcode>
			<label>==</label>
			<op>
				<id>788</id>
				<op_kind>eq</op_kind>
				<in_widths>2</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>108</cycle_id>
			<chain_time>0.1534000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>11854</id>
			<source_loc>10002</source_loc>
			<order>185</order>
			<instance_name>mask2</instance_name>
			<opcode>181</opcode>
			<label>mask2:read</label>
			<op>
				<id>777</id>
				<op_kind>array_read</op_kind>
				<object>mask2</object>
				<in_widths>4 1</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>108</cycle_id>
			<chain_time>0.5075000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>11859</id>
			<source_loc>10003</source_loc>
			<order>186</order>
			<instance_name>f2_array_rgb</instance_name>
			<opcode>182</opcode>
			<label>f2_array_rgb:read</label>
			<op>
				<id>782</id>
				<op_kind>array_read</op_kind>
				<object>f2_array_rgb</object>
				<in_widths>12 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>108</cycle_id>
			<chain_time>0.9007000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>11860</id>
			<source_loc>9957</source_loc>
			<order>187</order>
			<instance_name>DC_Filter_Mul_8Ux4U_12U_4_106</instance_name>
			<opcode>171</opcode>
			<label>*</label>
			<op>
				<id>783</id>
				<op_kind>mul</op_kind>
				<in_widths>8 4</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>108</cycle_id>
			<chain_time>0.7324000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>11862</id>
			<source_loc>9960</source_loc>
			<order>188</order>
			<instance_name>DC_Filter_Add_12Ux12U_12U_4_107</instance_name>
			<opcode>173</opcode>
			<label>+</label>
			<op>
				<id>785</id>
				<op_kind>add</op_kind>
				<in_widths>12 12</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>108</cycle_id>
			<chain_time>1.0642000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>11864</id>
			<source_loc>9963</source_loc>
			<order>189</order>
			<instance_name>DC_Filter_N_Mux_12_2_41_4_108</instance_name>
			<opcode>106</opcode>
			<label>MUX(2)</label>
			<op>
				<id>787</id>
				<op_kind>mux</op_kind>
				<in_widths>12 12 1</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>108</cycle_id>
			<chain_time>1.1542000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>11866</id>
			<source_loc>9966</source_loc>
			<order>190</order>
			<instance_name>DC_Filter_N_Mux_12_2_41_4_109</instance_name>
			<opcode>106</opcode>
			<label>MUX(2)</label>
			<op>
				<id>789</id>
				<op_kind>mux</op_kind>
				<in_widths>12 12 1</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>108</cycle_id>
			<chain_time>1.1542000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>11868</id>
			<source_loc>9968</source_loc>
			<order>191</order>
			<instance_name>DC_Filter_N_Mux_12_2_41_4_110</instance_name>
			<opcode>106</opcode>
			<label>MUX(2)</label>
			<op>
				<id>791</id>
				<op_kind>mux</op_kind>
				<in_widths>12 12 1</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>108</cycle_id>
			<chain_time>1.1542000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>12073</id>
			<source_loc>11486</source_loc>
			<order>192</order>
			<sig_name>lp_ctrl_15</sig_name>
			<label>f2_val[2]:lp_ctrl_15:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>854</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_15</object>
			</op>
			<cycle_id>108</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>11871</id>
			<source_loc>9970</source_loc>
			<order>193</order>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_111</instance_name>
			<opcode>153</opcode>
			<label>+</label>
			<op>
				<id>794</id>
				<op_kind>add</op_kind>
				<in_widths>2</in_widths>
				<out_widths>2</out_widths>
			</op>
			<cycle_id>108</cycle_id>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>11879</id>
			<source_loc>18280</source_loc>
			<order>194</order>
			<sig_name>rgb</sig_name>
			<label>rgb:wire</label>
			<datatype W="24">sc_uint</datatype>
			<op>
				<id>798</id>
				<op_kind>wire</op_kind>
				<object>rgb</object>
			</op>
			<cycle_id>108</cycle_id>
			<chain_time>1.1542000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>12071</id>
			<source_loc>11510</source_loc>
			<order>195</order>
			<sig_name>lp_ctrl_14</sig_name>
			<label>f2_val[2]:lp_ctrl_14:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>852</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_14</object>
			</op>
			<cycle_id>108</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>11873</id>
			<source_loc>9971</source_loc>
			<order>196</order>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_112</instance_name>
			<opcode>153</opcode>
			<label>+</label>
			<op>
				<id>796</id>
				<op_kind>add</op_kind>
				<in_widths>2</in_widths>
				<out_widths>2</out_widths>
			</op>
			<cycle_id>108</cycle_id>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>12069</id>
			<source_loc>11541</source_loc>
			<order>197</order>
			<sig_name>lp_ctrl_13</sig_name>
			<label>f2_val[2]:lp_ctrl_13:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>850</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_13</object>
			</op>
			<cycle_id>108</cycle_id>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>11886</id>
			<source_loc>7491</source_loc>
			<order>198</order>
			<sig_name>o_result_data</sig_name>
			<label>o_result.data:o_result_data:write</label>
			<datatype W="24">sc_uint</datatype>
			<output_write/>
			<op>
				<id>799</id>
				<op_kind>output</op_kind>
				<object>o_result_data</object>
			</op>
			<cycle_id>108</cycle_id>
			<chain_time>1.2197000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>11887</id>
			<source_loc>11367</source_loc>
			<order>199</order>
			<sig_name>o_result_m_req_m_next_trig_req</sig_name>
			<label>m_next_trig_req:o_result_m_req_m_next_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>800</id>
				<op_kind>input</op_kind>
				<object>o_result_m_req_m_next_trig_req</object>
			</op>
			<cycle_id>108</cycle_id>
			<chain_time>0.1334000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>11888</id>
			<source_loc>7535</source_loc>
			<order>200</order>
			<sig_name>o_result_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_result_m_req_m_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>801</id>
				<op_kind>output</op_kind>
				<object>o_result_m_req_m_trig_req</object>
			</op>
			<cycle_id>108</cycle_id>
			<chain_time>0.1989000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>11889</id>
			<source_loc>11369</source_loc>
			<order>201</order>
			<sig_name>o_result_m_stalling</sig_name>
			<label>m_stalling:o_result_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>802</id>
				<op_kind>input</op_kind>
				<object>o_result_m_stalling</object>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>11890</id>
			<source_loc>7537</source_loc>
			<order>202</order>
			<sig_name>stall0</sig_name>
			<label>do_filter_2::get:stall0:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>803</id>
				<op_kind>output</op_kind>
				<object>stall0</object>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>11891</id>
			<source_loc>9973</source_loc>
			<order>203</order>
			<instance_name>DC_Filter_Add2i1u8_4_113</instance_name>
			<opcode>120</opcode>
			<label>+</label>
			<op>
				<id>804</id>
				<op_kind>add</op_kind>
				<in_widths>9</in_widths>
				<out_widths>9</out_widths>
			</op>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>12065</id>
			<source_loc>11573</source_loc>
			<order>204</order>
			<sig_name>lp_ctrl_11</sig_name>
			<label>f2_val[2]:lp_ctrl_11:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>846</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_11</object>
			</op>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>12031</id>
			<source_loc>11597</source_loc>
			<order>205</order>
			<sig_name>lp_ctrl_2</sig_name>
			<label>f2_val[2]:lp_ctrl_2:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>828</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_2</object>
			</op>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11709</id>
			<source_loc>18967</source_loc>
			<order>206</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>647</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>21</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11711</id>
			<source_loc>18974</source_loc>
			<order>207</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>649</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>21</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11713</id>
			<source_loc>18981</source_loc>
			<order>208</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>651</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>21</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11726</id>
			<source_loc>19134</source_loc>
			<order>209</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>660</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>21</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11740</id>
			<source_loc>19046</source_loc>
			<order>210</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>674</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>35</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11743</id>
			<source_loc>19053</source_loc>
			<order>211</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>676</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>35</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11745</id>
			<source_loc>19060</source_loc>
			<order>212</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>678</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>35</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11749</id>
			<source_loc>19130</source_loc>
			<order>213</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>680</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>35</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11752</id>
			<source_loc>19126</source_loc>
			<order>214</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>683</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>35</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11769</id>
			<source_loc>19118</source_loc>
			<order>215</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>692</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>57</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11771</id>
			<source_loc>19125</source_loc>
			<order>216</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>694</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>57</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11788</id>
			<source_loc>19114</source_loc>
			<order>217</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>711</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>76</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11807</id>
			<source_loc>19035</source_loc>
			<order>218</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>730</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>88</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11809</id>
			<source_loc>19042</source_loc>
			<order>219</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>732</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>88</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11830</id>
			<source_loc>19144</source_loc>
			<order>220</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>753</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>35</cycle_id>
			<cycle_id>57</cycle_id>
			<cycle_id>76</cycle_id>
			<cycle_id>88</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>103</cycle_id>
			<chain_time>0.2718000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11870</id>
			<source_loc>19148</source_loc>
			<order>221</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>793</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>108</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11872</id>
			<source_loc>19155</source_loc>
			<order>222</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>795</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>108</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11878</id>
			<source_loc>19162</source_loc>
			<order>223</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>797</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>108</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>11892</id>
			<source_loc>19235</source_loc>
			<order>224</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>805</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.18</path>
		<name>post_sched</name>
		<thread>do_filter_2</thread>
	</cdfg>
	<timing_paths>
		<thread>do_filter_2</thread>
		<timing_path>
			<name>do_filter_2_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8666</delay>
				<port_name>o_result_m_req_m_next_trig_req</port_name>
				<state>79</state>
				<source_loc>11887</source_loc>
			</path_node>
			<delay>9.8666</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_2_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_inside_m_data_is_invalid</port_name>
				<state>45</state>
				<source_loc>11777</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_2_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_inside_m_data_is_invalid</port_name>
				<state>56</state>
				<source_loc>11796</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_2_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter_2</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3318</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.5152</delay>
				<number_inputs>6</number_inputs>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.3435</delay>
				<number_inputs>17</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>1.3700</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_2_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter_2</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3318</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.5152</delay>
				<number_inputs>6</number_inputs>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.3435</delay>
				<number_inputs>17</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>1.3700</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_2_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter_2</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3318</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3318</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3279</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>1.2940</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_2_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter_2</thread>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.6184</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3318</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0900</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>1.2812</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_2_8</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter_2</thread>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.6184</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3318</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0900</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>1.2812</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_2_9</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter_2</thread>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.6184</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3318</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0900</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>1.2812</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_2_10</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter_2</thread>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.6184</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3318</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0900</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>1.2812</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>do_filter_2</thread>
		<timing_path>
			<name>do_filter_2_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8666</delay>
				<port_name>o_result_m_req_m_next_trig_req</port_name>
			</path_node>
			<delay>9.8666</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_2_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_inside_m_data_is_invalid</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_2_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_inside_m_data_is_invalid</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_2_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter_2</thread>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1140</delay>
				<instance_name>mask2</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.0320</delay>
				<instance_name>DC_Filter_Mul_8Ux4U_12U_4_106</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.9925</delay>
				<instance_name>DC_Filter_Add_12Ux12U_12U_4_107</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0900</delay>
				<instance_name>DC_Filter_N_Mux_12_2_41_4_110</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1167</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1231</delay>
			</path_node>
			<delay>2.4683</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_2_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter_2</thread>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1140</delay>
				<instance_name>f2_array_rgb</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.0320</delay>
				<instance_name>DC_Filter_Mul_8Ux4U_12U_4_106</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.9925</delay>
				<instance_name>DC_Filter_Add_12Ux12U_12U_4_107</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0900</delay>
				<instance_name>DC_Filter_N_Mux_12_2_41_4_110</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1167</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1231</delay>
			</path_node>
			<delay>2.4683</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_2_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter_2</thread>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1140</delay>
				<instance_name>mask2</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.0320</delay>
				<instance_name>DC_Filter_Mul_8Ux4U_12U_4_106</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.9925</delay>
				<instance_name>DC_Filter_Add_12Ux12U_12U_4_107</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0900</delay>
				<instance_name>DC_Filter_N_Mux_12_2_41_4_109</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1167</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1231</delay>
			</path_node>
			<delay>2.4683</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_2_7</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter_2</thread>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1140</delay>
				<instance_name>f2_array_rgb</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.0320</delay>
				<instance_name>DC_Filter_Mul_8Ux4U_12U_4_106</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.9925</delay>
				<instance_name>DC_Filter_Add_12Ux12U_12U_4_107</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0900</delay>
				<instance_name>DC_Filter_N_Mux_12_2_41_4_109</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1167</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1231</delay>
			</path_node>
			<delay>2.4683</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_2_8</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter_2</thread>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1140</delay>
				<instance_name>mask2</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.0320</delay>
				<instance_name>DC_Filter_Mul_8Ux4U_12U_4_106</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.9925</delay>
				<instance_name>DC_Filter_Add_12Ux12U_12U_4_107</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0900</delay>
				<instance_name>DC_Filter_N_Mux_12_2_41_4_108</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1167</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1231</delay>
			</path_node>
			<delay>2.4683</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_2_9</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter_2</thread>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1140</delay>
				<instance_name>f2_array_rgb</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.0320</delay>
				<instance_name>DC_Filter_Mul_8Ux4U_12U_4_106</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.9925</delay>
				<instance_name>DC_Filter_Add_12Ux12U_12U_4_107</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0900</delay>
				<instance_name>DC_Filter_N_Mux_12_2_41_4_108</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1167</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1231</delay>
			</path_node>
			<delay>2.4683</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_2_10</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter_2</thread>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1140</delay>
				<instance_name>mask2</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.0320</delay>
				<instance_name>DC_Filter_Mul_8Ux4U_12U_4_106</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.9925</delay>
				<instance_name>DC_Filter_Add_12Ux12U_12U_4_107</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0900</delay>
				<instance_name>DC_Filter_N_Mux_12_2_41_4_110</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1167</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>2.4107</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>do_filter_2</thread>
		<timing_path>
			<name>do_filter_2_1</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter_2</thread>
			<delay>1.4042</delay>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1140</delay>
				<source_loc>11854</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.6184</delay>
				<source_loc>11860</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3318</delay>
				<source_loc>11862</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0900</delay>
				<source_loc>11868</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>11834</source_loc>
				<state>70</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>11841</source_loc>
				<state>71</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>11848</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_2_2</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter_2</thread>
			<delay>1.4042</delay>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1140</delay>
				<source_loc>11854</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.6184</delay>
				<source_loc>11860</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3318</delay>
				<source_loc>11862</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0900</delay>
				<source_loc>11864</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>11832</source_loc>
				<state>70</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>11839</source_loc>
				<state>71</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>11846</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_2_3</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter_2</thread>
			<delay>1.4042</delay>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1140</delay>
				<source_loc>11854</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.6184</delay>
				<source_loc>11860</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3318</delay>
				<source_loc>11862</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0900</delay>
				<source_loc>11866</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>11833</source_loc>
				<state>70</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>11840</source_loc>
				<state>71</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>11847</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_2_4</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter_2</thread>
			<delay>1.4042</delay>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1140</delay>
				<source_loc>11859</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.6184</delay>
				<source_loc>11860</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3318</delay>
				<source_loc>11862</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0900</delay>
				<source_loc>11864</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>11832</source_loc>
				<state>70</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>11839</source_loc>
				<state>71</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>11846</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_2_5</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter_2</thread>
			<delay>1.4042</delay>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1140</delay>
				<source_loc>11859</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.6184</delay>
				<source_loc>11860</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3318</delay>
				<source_loc>11862</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0900</delay>
				<source_loc>11866</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>11833</source_loc>
				<state>70</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>11840</source_loc>
				<state>71</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>11847</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_2_6</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter_2</thread>
			<delay>1.4042</delay>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1140</delay>
				<source_loc>11859</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.6184</delay>
				<source_loc>11860</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3318</delay>
				<source_loc>11862</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0900</delay>
				<source_loc>11868</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>11834</source_loc>
				<state>70</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>11841</source_loc>
				<state>71</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>11848</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_2_7</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter_2</thread>
			<delay>1.2325</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3318</delay>
				<source_loc>11891</source_loc>
				<state>81</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>11816</source_loc>
				<state>66</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3318</delay>
				<source_loc>11855</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3279</delay>
				<source_loc>11858</source_loc>
				<state>72</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0655</delay>
				<source_loc>11859</source_loc>
				<state>72</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_2_8</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter_2</thread>
			<delay>0.8632</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0963</delay>
				<source_loc>11744</source_loc>
				<state>25</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>11728</source_loc>
				<state>23</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.5259</delay>
				<source_loc>11735</source_loc>
				<state>25</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0655</delay>
				<source_loc>11737</source_loc>
				<state>25</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_2_9</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter_2</thread>
			<delay>0.7561</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.5766</delay>
				<source_loc>11706</source_loc>
				<state>13</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0655</delay>
				<source_loc>11707</source_loc>
				<state>13</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_2_10</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter_2</thread>
			<delay>0.7561</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.5766</delay>
				<source_loc>11736</source_loc>
				<state>25</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0655</delay>
				<source_loc>11738</source_loc>
				<state>25</state>
			</path_node>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>do_filter_2</thread>
		<reg_op>
			<id>12079</id>
			<source_loc>11693</source_loc>
			<name>i_rgb_inside_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>20,21</livein>
			<liveout>20,21</liveout>
			<reg_deffed/>
			<instance_name>i_rgb_inside_m_busy_req_0</instance_name>
			<op>
				<id>631</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_inside_m_busy_req_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>12080</id>
			<source_loc>11776</source_loc>
			<name>i_rgb_inside_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>1,35,76</livein>
			<liveout>35,76</liveout>
			<reg_deffed>35,76</reg_deffed>
			<instance_name>i_rgb_inside_m_busy_req_0</instance_name>
			<op>
				<id>699</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_inside_m_busy_req_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>12081</id>
			<source_loc>11779</source_loc>
			<name>i_rgb_inside_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>1,74,75</livein>
			<liveout>1,74</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>i_rgb_inside_m_busy_req_0</instance_name>
			<op>
				<id>702</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_inside_m_busy_req_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>12083</id>
			<source_loc>11795</source_loc>
			<name>i_rgb_inside_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>2,3,21,88</livein>
			<liveout>3,21,88</liveout>
			<reg_deffed>3,21,88</reg_deffed>
			<instance_name>i_rgb_inside_m_busy_req_0</instance_name>
			<op>
				<id>718</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_inside_m_busy_req_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>12084</id>
			<source_loc>11798</source_loc>
			<name>i_rgb_inside_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>2,86,87</livein>
			<liveout>2,86</liveout>
			<reg_deffed>2</reg_deffed>
			<instance_name>i_rgb_inside_m_busy_req_0</instance_name>
			<op>
				<id>721</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_inside_m_busy_req_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>12086</id>
			<source_loc>11780</source_loc>
			<name>u_g_n_539_i2</name>
			<datatype W="24">sc_uint</datatype>
			<livein>74,75</livein>
			<liveout>1,74</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>o_result_data</instance_name>
			<op>
				<id>703</id>
				<op_kind>reg</op_kind>
				<object>o_result_data</object>
			</op>
			<reg_purpose>input</reg_purpose>
		</reg_op>
		<reg_op>
			<id>12087</id>
			<source_loc>11799</source_loc>
			<name>u_g_n_539_i1</name>
			<datatype W="24">sc_uint</datatype>
			<livein>86,87</livein>
			<liveout>2,86</liveout>
			<reg_deffed>2</reg_deffed>
			<instance_name>o_result_data</instance_name>
			<op>
				<id>722</id>
				<op_kind>reg</op_kind>
				<object>o_result_data</object>
			</op>
			<reg_purpose>input</reg_purpose>
		</reg_op>
		<reg_op>
			<id>12088</id>
			<source_loc>11886</source_loc>
			<name>o_result_data</name>
			<datatype W="24">sc_uint</datatype>
			<livein>3,108</livein>
			<liveout>3,108</liveout>
			<reg_deffed>108</reg_deffed>
			<instance_name>o_result_data</instance_name>
			<op>
				<id>799</id>
				<op_kind>reg</op_kind>
				<object>o_result_data</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>12090</id>
			<source_loc>11695</source_loc>
			<name>o_result_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>20,21</livein>
			<liveout>20,21</liveout>
			<reg_deffed/>
			<instance_name>o_result_m_req_m_trig_req</instance_name>
			<op>
				<id>633</id>
				<op_kind>reg</op_kind>
				<object>o_result_m_req_m_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>12091</id>
			<source_loc>11888</source_loc>
			<name>o_result_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>2,3,21,34,35,57,76,88,103,108</livein>
			<liveout>3,21,35,57,76,88,103,108</liveout>
			<reg_deffed>108</reg_deffed>
			<instance_name>o_result_m_req_m_trig_req</instance_name>
			<op>
				<id>801</id>
				<op_kind>reg</op_kind>
				<object>o_result_m_req_m_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>12093</id>
			<source_loc>11690</source_loc>
			<name>f2_val_2_mi0</name>
			<datatype W="12">sc_uint</datatype>
			<livein>3,20,21</livein>
			<liveout>3,20,21</liveout>
			<reg_deffed/>
			<instance_name>s_reg_126</instance_name>
			<op>
				<id>628</id>
				<op_kind>reg</op_kind>
				<object>s_reg_126</object>
			</op>
		</reg_op>
		<reg_op>
			<id>12094</id>
			<source_loc>11714</source_loc>
			<name>f2_val_2_mi20</name>
			<datatype W="12">sc_uint</datatype>
			<livein>1,2,3,21,34,35,57,74,75,76,86,87,88,103</livein>
			<liveout>1,2,3,21,34,35,57,74,75,76,86,87,88,103</liveout>
			<reg_deffed>3,21</reg_deffed>
			<instance_name>s_reg_126</instance_name>
			<op>
				<id>652</id>
				<op_kind>reg</op_kind>
				<object>s_reg_126</object>
			</op>
		</reg_op>
		<reg_op>
			<id>12095</id>
			<source_loc>11824</source_loc>
			<name>f2_val_2_mi67</name>
			<datatype W="12">sc_uint</datatype>
			<livein>3,35,57,76,88,103,108</livein>
			<liveout>3,35,57,76,88,103,108</liveout>
			<reg_deffed>3,35,57,76,88,103</reg_deffed>
			<instance_name>s_reg_126</instance_name>
			<op>
				<id>747</id>
				<op_kind>reg</op_kind>
				<object>s_reg_126</object>
			</op>
		</reg_op>
		<reg_op>
			<id>12096</id>
			<source_loc>11846</source_loc>
			<name>f2_val_2_u1</name>
			<datatype W="12">sc_uint</datatype>
			<livein>108</livein>
			<liveout>3,35,57,76,88,103,108</liveout>
			<reg_deffed>3,35,57,76,88,103,108</reg_deffed>
			<instance_name>s_reg_126</instance_name>
			<op>
				<id>769</id>
				<op_kind>reg</op_kind>
				<object>s_reg_126</object>
			</op>
		</reg_op>
		<reg_op>
			<id>12097</id>
			<source_loc>11864</source_loc>
			<name>f2_val_2_mi72</name>
			<datatype W="12">sc_uint</datatype>
			<livein>3,35,57,76,88,103,108</livein>
			<liveout>3,35,57,76,88,103,108</liveout>
			<reg_deffed>108</reg_deffed>
			<instance_name>s_reg_126</instance_name>
			<op>
				<id>787</id>
				<op_kind>reg</op_kind>
				<object>s_reg_126</object>
			</op>
		</reg_op>
		<reg_op>
			<id>12099</id>
			<source_loc>11691</source_loc>
			<name>f2_val_1_mi0</name>
			<datatype W="12">sc_uint</datatype>
			<livein>3,20,21</livein>
			<liveout>3,20,21</liveout>
			<reg_deffed/>
			<instance_name>s_reg_127</instance_name>
			<op>
				<id>629</id>
				<op_kind>reg</op_kind>
				<object>s_reg_127</object>
			</op>
		</reg_op>
		<reg_op>
			<id>12100</id>
			<source_loc>11715</source_loc>
			<name>f2_val_1_mi20</name>
			<datatype W="12">sc_uint</datatype>
			<livein>1,2,3,21,34,35,57,74,75,76,86,87,88,103</livein>
			<liveout>1,2,3,21,34,35,57,74,75,76,86,87,88,103</liveout>
			<reg_deffed>3,21</reg_deffed>
			<instance_name>s_reg_127</instance_name>
			<op>
				<id>653</id>
				<op_kind>reg</op_kind>
				<object>s_reg_127</object>
			</op>
		</reg_op>
		<reg_op>
			<id>12101</id>
			<source_loc>11826</source_loc>
			<name>f2_val_1_mi67</name>
			<datatype W="12">sc_uint</datatype>
			<livein>3,35,57,76,88,103,108</livein>
			<liveout>3,35,57,76,88,103,108</liveout>
			<reg_deffed>3,35,57,76,88,103</reg_deffed>
			<instance_name>s_reg_127</instance_name>
			<op>
				<id>749</id>
				<op_kind>reg</op_kind>
				<object>s_reg_127</object>
			</op>
		</reg_op>
		<reg_op>
			<id>12102</id>
			<source_loc>11847</source_loc>
			<name>f2_val_1_u1</name>
			<datatype W="12">sc_uint</datatype>
			<livein>108</livein>
			<liveout>3,35,57,76,88,103,108</liveout>
			<reg_deffed>3,35,57,76,88,103,108</reg_deffed>
			<instance_name>s_reg_127</instance_name>
			<op>
				<id>770</id>
				<op_kind>reg</op_kind>
				<object>s_reg_127</object>
			</op>
		</reg_op>
		<reg_op>
			<id>12103</id>
			<source_loc>11866</source_loc>
			<name>f2_val_1_mi72</name>
			<datatype W="12">sc_uint</datatype>
			<livein>3,35,57,76,88,103,108</livein>
			<liveout>3,35,57,76,88,103,108</liveout>
			<reg_deffed>108</reg_deffed>
			<instance_name>s_reg_127</instance_name>
			<op>
				<id>789</id>
				<op_kind>reg</op_kind>
				<object>s_reg_127</object>
			</op>
		</reg_op>
		<reg_op>
			<id>12105</id>
			<source_loc>11692</source_loc>
			<name>f2_val_0_mi0</name>
			<datatype W="12">sc_uint</datatype>
			<livein>3,20,21</livein>
			<liveout>3,20,21</liveout>
			<reg_deffed/>
			<instance_name>s_reg_128</instance_name>
			<op>
				<id>630</id>
				<op_kind>reg</op_kind>
				<object>s_reg_128</object>
			</op>
		</reg_op>
		<reg_op>
			<id>12106</id>
			<source_loc>11716</source_loc>
			<name>f2_val_0_mi20</name>
			<datatype W="12">sc_uint</datatype>
			<livein>1,2,3,21,34,35,57,74,75,76,86,87,88,103</livein>
			<liveout>1,2,3,21,34,35,57,74,75,76,86,87,88,103</liveout>
			<reg_deffed>3,21</reg_deffed>
			<instance_name>s_reg_128</instance_name>
			<op>
				<id>654</id>
				<op_kind>reg</op_kind>
				<object>s_reg_128</object>
			</op>
		</reg_op>
		<reg_op>
			<id>12107</id>
			<source_loc>11828</source_loc>
			<name>f2_val_0_mi67</name>
			<datatype W="12">sc_uint</datatype>
			<livein>3,35,57,76,88,103,108</livein>
			<liveout>3,35,57,76,88,103,108</liveout>
			<reg_deffed>3,35,57,76,88,103</reg_deffed>
			<instance_name>s_reg_128</instance_name>
			<op>
				<id>751</id>
				<op_kind>reg</op_kind>
				<object>s_reg_128</object>
			</op>
		</reg_op>
		<reg_op>
			<id>12108</id>
			<source_loc>11848</source_loc>
			<name>f2_val_0_u1</name>
			<datatype W="12">sc_uint</datatype>
			<livein>108</livein>
			<liveout>3,35,57,76,88,103,108</liveout>
			<reg_deffed>3,35,57,76,88,103,108</reg_deffed>
			<instance_name>s_reg_128</instance_name>
			<op>
				<id>771</id>
				<op_kind>reg</op_kind>
				<object>s_reg_128</object>
			</op>
		</reg_op>
		<reg_op>
			<id>12109</id>
			<source_loc>11868</source_loc>
			<name>f2_val_0_mi72</name>
			<datatype W="12">sc_uint</datatype>
			<livein>3,35,57,76,88,103,108</livein>
			<liveout>3,35,57,76,88,103,108</liveout>
			<reg_deffed>108</reg_deffed>
			<instance_name>s_reg_128</instance_name>
			<op>
				<id>791</id>
				<op_kind>reg</op_kind>
				<object>s_reg_128</object>
			</op>
		</reg_op>
		<reg_op>
			<id>12111</id>
			<source_loc>11698</source_loc>
			<name>i_u4</name>
			<datatype W="2">sc_uint</datatype>
			<livein>20,21</livein>
			<liveout>20,21</liveout>
			<reg_deffed>21</reg_deffed>
			<instance_name>s_reg_129</instance_name>
			<op>
				<id>636</id>
				<op_kind>reg</op_kind>
				<object>s_reg_129</object>
			</op>
		</reg_op>
		<reg_op>
			<id>12112</id>
			<source_loc>11728</source_loc>
			<name>i_u0_u0</name>
			<datatype W="2">sc_uint</datatype>
			<livein>3,21,34,35</livein>
			<liveout>3,21,34,35</liveout>
			<reg_deffed>3,21,35</reg_deffed>
			<instance_name>s_reg_129</instance_name>
			<op>
				<id>662</id>
				<op_kind>reg</op_kind>
				<object>s_reg_129</object>
			</op>
		</reg_op>
		<reg_op>
			<id>12113</id>
			<source_loc>11765</source_loc>
			<name>h_u4</name>
			<datatype W="2">sc_uint</datatype>
			<livein>57</livein>
			<liveout>35,57</liveout>
			<reg_deffed>35,57</reg_deffed>
			<instance_name>s_reg_129</instance_name>
			<op>
				<id>688</id>
				<op_kind>reg</op_kind>
				<object>s_reg_129</object>
			</op>
		</reg_op>
		<reg_op>
			<id>12114</id>
			<source_loc>11791</source_loc>
			<name>j_u1_u0</name>
			<datatype W="2">sc_uint</datatype>
			<livein>2,3,21,86,87,88</livein>
			<liveout>2,3,21,86,87,88</liveout>
			<reg_deffed>3,21,88</reg_deffed>
			<instance_name>s_reg_129</instance_name>
			<op>
				<id>714</id>
				<op_kind>reg</op_kind>
				<object>s_reg_129</object>
			</op>
		</reg_op>
		<reg_op>
			<id>12115</id>
			<source_loc>11831</source_loc>
			<name>h_u1_mi66</name>
			<datatype W="2">sc_uint</datatype>
			<livein>3,35,57,76,88,103,108</livein>
			<liveout>3,35,57,76,88,103,108</liveout>
			<reg_deffed>3,35,57,76,88</reg_deffed>
			<instance_name>s_reg_129</instance_name>
			<op>
				<id>754</id>
				<op_kind>reg</op_kind>
				<object>s_reg_129</object>
			</op>
		</reg_op>
		<reg_op>
			<id>12116</id>
			<source_loc>11836</source_loc>
			<name>h_u1_u0</name>
			<datatype W="2">sc_uint</datatype>
			<livein>3,35,57,76,88,103,108</livein>
			<liveout>3,35,57,76,88,103,108</liveout>
			<reg_deffed>3,35,57,76,88,103,108</reg_deffed>
			<instance_name>s_reg_129</instance_name>
			<op>
				<id>759</id>
				<op_kind>reg</op_kind>
				<object>s_reg_129</object>
			</op>
		</reg_op>
		<reg_op>
			<id>12118</id>
			<source_loc>11701</source_loc>
			<name>j_u6</name>
			<datatype W="2">sc_uint</datatype>
			<livein>20,21</livein>
			<liveout>20,21</liveout>
			<reg_deffed>21</reg_deffed>
			<instance_name>s_reg_130</instance_name>
			<op>
				<id>639</id>
				<op_kind>reg</op_kind>
				<object>s_reg_130</object>
			</op>
		</reg_op>
		<reg_op>
			<id>12119</id>
			<source_loc>11731</source_loc>
			<name>j_u0_u0</name>
			<datatype W="2">sc_uint</datatype>
			<livein>3,21,34,35</livein>
			<liveout>3,21,34,35</liveout>
			<reg_deffed>3,21,35</reg_deffed>
			<instance_name>s_reg_130</instance_name>
			<op>
				<id>665</id>
				<op_kind>reg</op_kind>
				<object>s_reg_130</object>
			</op>
		</reg_op>
		<reg_op>
			<id>12120</id>
			<source_loc>11746</source_loc>
			<name>condvar_001</name>
			<datatype W="1">sc_uint</datatype>
			<livein>1,35,57,74,75,76,88</livein>
			<liveout>1,35,57,74,75,76,88</liveout>
			<reg_deffed>35</reg_deffed>
			<instance_name>s_reg_130</instance_name>
			<op>
				<id>679</id>
				<op_kind>reg</op_kind>
				<object>s_reg_130</object>
			</op>
		</reg_op>
		<reg_op>
			<id>12121</id>
			<source_loc>11829</source_loc>
			<name>h_u0_mi67</name>
			<datatype W="2">sc_uint</datatype>
			<livein>3,35,57,76,88,103</livein>
			<liveout>3,35,57,76,88,103</liveout>
			<reg_deffed>3,35,57,76,88,103</reg_deffed>
			<instance_name>s_reg_130</instance_name>
			<op>
				<id>752</id>
				<op_kind>reg</op_kind>
				<object>s_reg_130</object>
			</op>
		</reg_op>
		<reg_op>
			<id>12122</id>
			<source_loc>11843</source_loc>
			<name>i_u1_u0</name>
			<datatype W="2">sc_uint</datatype>
			<livein>3,35,57,76,88,103,108</livein>
			<liveout>3,35,57,76,88,103,108</liveout>
			<reg_deffed>3,35,57,76,88,103,108</reg_deffed>
			<instance_name>s_reg_130</instance_name>
			<op>
				<id>766</id>
				<op_kind>reg</op_kind>
				<object>s_reg_130</object>
			</op>
		</reg_op>
		<reg_op>
			<id>12124</id>
			<source_loc>11704</source_loc>
			<name>k_u10</name>
			<datatype W="9">sc_uint</datatype>
			<livein>20,21</livein>
			<liveout>20,21</liveout>
			<reg_deffed>21</reg_deffed>
			<instance_name>s_reg_131</instance_name>
			<op>
				<id>642</id>
				<op_kind>reg</op_kind>
				<object>s_reg_131</object>
			</op>
		</reg_op>
		<reg_op>
			<id>12125</id>
			<source_loc>11770</source_loc>
			<name>k_u1_mi35</name>
			<datatype W="9">sc_uint</datatype>
			<livein>35,57</livein>
			<liveout>35,57</liveout>
			<reg_deffed>35,57</reg_deffed>
			<instance_name>s_reg_131</instance_name>
			<op>
				<id>693</id>
				<op_kind>reg</op_kind>
				<object>s_reg_131</object>
			</op>
		</reg_op>
		<reg_op>
			<id>12126</id>
			<source_loc>11789</source_loc>
			<name>flag_mi41</name>
			<datatype W="12">sc_uint</datatype>
			<livein>1,35,74,75,76</livein>
			<liveout>1,35,74,75,76</liveout>
			<reg_deffed>35</reg_deffed>
			<instance_name>s_reg_131</instance_name>
			<op>
				<id>712</id>
				<op_kind>reg</op_kind>
				<object>s_reg_131</object>
			</op>
		</reg_op>
		<reg_op>
			<id>12127</id>
			<source_loc>11816</source_loc>
			<name>k_u4_u0</name>
			<datatype W="9">sc_uint</datatype>
			<livein>3,35,57,76,88,103,108</livein>
			<liveout>3,35,57,76,88,103,108</liveout>
			<reg_deffed>3,35,57,76,88</reg_deffed>
			<instance_name>s_reg_131</instance_name>
			<op>
				<id>739</id>
				<op_kind>reg</op_kind>
				<object>s_reg_131</object>
			</op>
		</reg_op>
		<reg_op>
			<id>12129</id>
			<source_loc>11689</source_loc>
			<name>flag_mux_1</name>
			<datatype W="12">sc_uint</datatype>
			<livein>3,35,57,76,88,103,108</livein>
			<liveout>3,35,57,76,88,103,108</liveout>
			<reg_deffed>35</reg_deffed>
			<instance_name>s_reg_132</instance_name>
			<op>
				<id>627</id>
				<op_kind>reg</op_kind>
				<object>s_reg_132</object>
			</op>
		</reg_op>
		<reg_op>
			<id>12130</id>
			<source_loc>11717</source_loc>
			<name>flag_mi20</name>
			<datatype W="12">sc_uint</datatype>
			<livein>1,2,3,21,34,35,57,74,75,76,86,87,88</livein>
			<liveout>1,2,3,21,34,35,57,74,75,76,86,87,88</liveout>
			<reg_deffed>3,21</reg_deffed>
			<instance_name>s_reg_132</instance_name>
			<op>
				<id>655</id>
				<op_kind>reg</op_kind>
				<object>s_reg_132</object>
			</op>
		</reg_op>
		<reg_op>
			<id>12132</id>
			<source_loc>11734</source_loc>
			<name>k_u0_u0</name>
			<datatype W="9">sc_uint</datatype>
			<livein>34</livein>
			<liveout>3,21,35</liveout>
			<reg_deffed>3,21,35</reg_deffed>
			<instance_name>s_reg_133</instance_name>
			<op>
				<id>668</id>
				<op_kind>reg</op_kind>
				<object>s_reg_133</object>
			</op>
		</reg_op>
		<reg_op>
			<id>12133</id>
			<source_loc>11739</source_loc>
			<name>k_u0_mi25</name>
			<datatype W="9">sc_uint</datatype>
			<livein>35</livein>
			<liveout>34,35</liveout>
			<reg_deffed>34</reg_deffed>
			<instance_name>s_reg_133</instance_name>
			<op>
				<id>673</id>
				<op_kind>reg</op_kind>
				<object>s_reg_133</object>
			</op>
		</reg_op>
		<reg_op>
			<id>12134</id>
			<source_loc>11754</source_loc>
			<name>k_u1_u0</name>
			<datatype W="9">sc_uint</datatype>
			<livein>35,57</livein>
			<liveout>35,57</liveout>
			<reg_deffed>35,57</reg_deffed>
			<instance_name>s_reg_133</instance_name>
			<op>
				<id>685</id>
				<op_kind>reg</op_kind>
				<object>s_reg_133</object>
			</op>
		</reg_op>
		<reg_op>
			<id>12135</id>
			<source_loc>11775</source_loc>
			<name>k_u2_u0</name>
			<datatype W="9">sc_uint</datatype>
			<livein>1,35,74,75,76</livein>
			<liveout>1,35,74,76</liveout>
			<reg_deffed>35,76</reg_deffed>
			<instance_name>s_reg_133</instance_name>
			<op>
				<id>698</id>
				<op_kind>reg</op_kind>
				<object>s_reg_133</object>
			</op>
		</reg_op>
		<reg_op>
			<id>12136</id>
			<source_loc>11787</source_loc>
			<name>k_u2_mi49</name>
			<datatype W="9">sc_uint</datatype>
			<livein>76</livein>
			<liveout>75,76</liveout>
			<reg_deffed>75</reg_deffed>
			<instance_name>s_reg_133</instance_name>
			<op>
				<id>710</id>
				<op_kind>reg</op_kind>
				<object>s_reg_133</object>
			</op>
		</reg_op>
		<reg_op>
			<id>12137</id>
			<source_loc>11794</source_loc>
			<name>k_u3_u0</name>
			<datatype W="9">sc_uint</datatype>
			<livein>2,3,21,86,87,88</livein>
			<liveout>2,3,21,86,88</liveout>
			<reg_deffed>3,21,88</reg_deffed>
			<instance_name>s_reg_133</instance_name>
			<op>
				<id>717</id>
				<op_kind>reg</op_kind>
				<object>s_reg_133</object>
			</op>
		</reg_op>
		<reg_op>
			<id>12138</id>
			<source_loc>11806</source_loc>
			<name>k_u3_mi60</name>
			<datatype W="9">sc_uint</datatype>
			<livein>88</livein>
			<liveout>87,88</liveout>
			<reg_deffed>87</reg_deffed>
			<instance_name>s_reg_133</instance_name>
			<op>
				<id>729</id>
				<op_kind>reg</op_kind>
				<object>s_reg_133</object>
			</op>
		</reg_op>
		<reg_op>
			<id>12140</id>
			<source_loc>11751</source_loc>
			<name>condvar_002</name>
			<datatype W="1">sc_uint</datatype>
			<livein>35,57,76,88</livein>
			<liveout>35,57,76,88</liveout>
			<reg_deffed>35</reg_deffed>
			<instance_name>s_reg_134</instance_name>
			<op>
				<id>682</id>
				<op_kind>reg</op_kind>
				<object>s_reg_134</object>
			</op>
		</reg_op>
		<reg_op>
			<id>12141</id>
			<source_loc>11850</source_loc>
			<name>j_u2_u0</name>
			<datatype W="2">sc_uint</datatype>
			<livein>108</livein>
			<liveout>3,35,57,76,88,103,108</liveout>
			<reg_deffed>3,35,57,76,88,103,108</reg_deffed>
			<instance_name>s_reg_134</instance_name>
			<op>
				<id>773</id>
				<op_kind>reg</op_kind>
				<object>s_reg_134</object>
			</op>
		</reg_op>
		<reg_op>
			<id>12142</id>
			<source_loc>11852</source_loc>
			<name>dmux_ctrl_004</name>
			<datatype W="2">sc_uint</datatype>
			<livein>108</livein>
			<liveout>3,35,57,76,88,103,108</liveout>
			<reg_deffed>3,35,57,76,88,103,108</reg_deffed>
			<instance_name>s_reg_134</instance_name>
			<op>
				<id>775</id>
				<op_kind>reg</op_kind>
				<object>s_reg_134</object>
			</op>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>do_filter_2</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6360</source_loc>
		<loop>
			<id>14</id>
			<thread>do_filter_2</thread>
			<loop_iterations>3</loop_iterations>
			<source_path>../DC_Filter.cpp</source_path>
			<source_line>179</source_line>
			<source_loc>2708</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>2</max_path>
			<latency>4644</latency>
			<loop>
				<id>13</id>
				<thread>do_filter_2</thread>
				<loop_iterations>3</loop_iterations>
				<source_path>../DC_Filter.cpp</source_path>
				<source_line>180</source_line>
				<source_loc>2705</source_loc>
				<start_cycle>0</start_cycle>
				<max_path>2</max_path>
				<latency>4644</latency>
				<loop>
					<id>12</id>
					<thread>do_filter_2</thread>
					<loop_iterations>258</loop_iterations>
					<source_path>../DC_Filter.cpp</source_path>
					<source_line>181</source_line>
					<source_loc>2702</source_loc>
					<start_cycle>0</start_cycle>
					<max_path>2</max_path>
					<latency>4644</latency>
				</loop>
			</loop>
		</loop>
		<loop>
			<id>52</id>
			<thread>do_filter_2</thread>
			<source_path>../DC_Filter.cpp</source_path>
			<source_line>184</source_line>
			<source_loc>2961</source_loc>
			<start_cycle>2</start_cycle>
			<max_path>8</max_path>
			<latency>12800</latency>
			<loop>
				<id>28</id>
				<thread>do_filter_2</thread>
				<loop_iterations>3</loop_iterations>
				<source_path>../DC_Filter.cpp</source_path>
				<source_line>205</source_line>
				<source_loc>2797</source_loc>
				<start_cycle>0</start_cycle>
				<max_path>2</max_path>
				<latency>3072</latency>
				<loop>
					<id>27</id>
					<thread>do_filter_2</thread>
					<loop_iterations>2</loop_iterations>
					<source_path>../DC_Filter.cpp</source_path>
					<source_line>206</source_line>
					<source_loc>2794</source_loc>
					<start_cycle>0</start_cycle>
					<max_path>2</max_path>
					<latency>3072</latency>
					<loop>
						<id>26</id>
						<thread>do_filter_2</thread>
						<loop_iterations>256</loop_iterations>
						<source_path>../DC_Filter.cpp</source_path>
						<source_line>207</source_line>
						<source_loc>2791</source_loc>
						<start_cycle>0</start_cycle>
						<max_path>2</max_path>
						<latency>3072</latency>
					</loop>
				</loop>
			</loop>
			<loop>
				<id>40</id>
				<thread>do_filter_2</thread>
				<loop_iterations>256</loop_iterations>
				<source_path>../DC_Filter.cpp</source_path>
				<source_line>232</source_line>
				<source_loc>2862</source_loc>
				<start_cycle>2</start_cycle>
				<max_path>1</max_path>
				<latency>768</latency>
				<loop>
					<id>39</id>
					<thread>do_filter_2</thread>
					<loop_iterations>3</loop_iterations>
					<source_path>../DC_Filter.cpp</source_path>
					<source_line>234</source_line>
					<source_loc>2859</source_loc>
					<start_cycle>0</start_cycle>
					<max_path>1</max_path>
					<latency>768</latency>
				</loop>
			</loop>
			<loop>
				<id>38</id>
				<thread>do_filter_2</thread>
				<loop_iterations>256</loop_iterations>
				<source_path>../DC_Filter.cpp</source_path>
				<source_line>215</source_line>
				<source_loc>2835</source_loc>
				<start_cycle>2</start_cycle>
				<max_path>4</max_path>
				<latency>1024</latency>
			</loop>
			<loop>
				<id>25</id>
				<thread>do_filter_2</thread>
				<loop_iterations>2</loop_iterations>
				<source_path>../DC_Filter.cpp</source_path>
				<source_line>188</source_line>
				<source_loc>2756</source_loc>
				<start_cycle>0</start_cycle>
				<max_path>4</max_path>
				<latency>2048</latency>
				<loop>
					<id>24</id>
					<thread>do_filter_2</thread>
					<loop_iterations>256</loop_iterations>
					<source_path>../DC_Filter.cpp</source_path>
					<source_line>189</source_line>
					<source_loc>2753</source_loc>
					<start_cycle>0</start_cycle>
					<max_path>4</max_path>
					<latency>2048</latency>
				</loop>
			</loop>
			<loop>
				<id>51</id>
				<thread>do_filter_2</thread>
				<loop_iterations>256</loop_iterations>
				<source_path>../DC_Filter.cpp</source_path>
				<source_line>243</source_line>
				<source_loc>2960</source_loc>
				<start_cycle>6</start_cycle>
				<max_path>2</max_path>
				<latency>8704</latency>
				<loop>
					<id>41</id>
					<thread>do_filter_2</thread>
					<loop_iterations>3</loop_iterations>
					<source_path>../DC_Filter.cpp</source_path>
					<source_line>245</source_line>
					<source_loc>2884</source_loc>
					<start_cycle>0</start_cycle>
					<max_path>1</max_path>
					<latency>768</latency>
				</loop>
				<loop>
					<id>44</id>
					<thread>do_filter_2</thread>
					<loop_iterations>3</loop_iterations>
					<source_path>../DC_Filter.cpp</source_path>
					<source_line>248</source_line>
					<source_loc>2935</source_loc>
					<start_cycle>0</start_cycle>
					<max_path>1</max_path>
					<latency>6912</latency>
					<loop>
						<id>43</id>
						<thread>do_filter_2</thread>
						<loop_iterations>3</loop_iterations>
						<source_path>../DC_Filter.cpp</source_path>
						<source_line>249</source_line>
						<source_loc>2932</source_loc>
						<start_cycle>0</start_cycle>
						<max_path>1</max_path>
						<latency>6912</latency>
						<loop>
							<id>42</id>
							<thread>do_filter_2</thread>
							<loop_iterations>3</loop_iterations>
							<source_path>../DC_Filter.cpp</source_path>
							<source_line>252</source_line>
							<source_loc>2929</source_loc>
							<start_cycle>0</start_cycle>
							<max_path>1</max_path>
							<latency>6912</latency>
							<name>main_loop_pipeline</name>
						</loop>
					</loop>
				</loop>
			</loop>
		</loop>
	</loop>
	<latency>
		<name>algorithm_latency</name>
		<constr_id>86</constr_id>
		<min>0</min>
		<max>2</max>
		<value>1</value>
		<source_loc>2908</source_loc>
		<source_path>../DC_Filter.cpp</source_path>
		<source_line>253</source_line>
		<thread>do_filter_2</thread>
	</latency>
	<cycle_slack>0.0000</cycle_slack>
	<cycle_time>10.0000</cycle_time>
	<loop>
		<id>1</id>
		<thread>do_filter_2</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>14</id>
			<thread>do_filter_2</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<loop>
				<id>13</id>
				<thread>do_filter_2</thread>
				<pre_loop_waits>2147483647</pre_loop_waits>
				<pipe_io_span>-2147483646</pipe_io_span>
				<loop>
					<id>12</id>
					<thread>do_filter_2</thread>
					<pre_loop_waits>2147483647</pre_loop_waits>
					<pipe_io_span>-2147483646</pipe_io_span>
					<cycle>
						<cycle_id>20</cycle_id>
						<start_cycle>0</start_cycle>
						<latency>2322</latency>
					</cycle>
					<cycle>
						<cycle_id>21</cycle_id>
						<start_cycle>1</start_cycle>
						<latency>4644</latency>
					</cycle>
				</loop>
			</loop>
		</loop>
		<loop>
			<id>52</id>
			<thread>do_filter_2</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<loop>
				<id>28</id>
				<thread>do_filter_2</thread>
				<pre_loop_waits>2147483647</pre_loop_waits>
				<pipe_io_span>-2147483646</pipe_io_span>
				<loop>
					<id>27</id>
					<thread>do_filter_2</thread>
					<pre_loop_waits>2147483647</pre_loop_waits>
					<pipe_io_span>-2147483646</pipe_io_span>
					<loop>
						<id>26</id>
						<thread>do_filter_2</thread>
						<pre_loop_waits>2147483647</pre_loop_waits>
						<pipe_io_span>-2147483646</pipe_io_span>
						<cycle>
							<cycle_id>34</cycle_id>
							<start_cycle>0</start_cycle>
							<latency>6180</latency>
						</cycle>
						<cycle>
							<cycle_id>35</cycle_id>
							<start_cycle>1</start_cycle>
							<latency>7716</latency>
						</cycle>
					</loop>
				</loop>
			</loop>
			<loop>
				<id>40</id>
				<thread>do_filter_2</thread>
				<pre_loop_waits>2147483647</pre_loop_waits>
				<pipe_io_span>-2147483646</pipe_io_span>
				<loop>
					<id>39</id>
					<thread>do_filter_2</thread>
					<pre_loop_waits>2147483647</pre_loop_waits>
					<pipe_io_span>-2147483646</pipe_io_span>
					<cycle>
						<cycle_id>57</cycle_id>
						<start_cycle>0</start_cycle>
						<latency>8484</latency>
					</cycle>
				</loop>
			</loop>
			<loop>
				<id>38</id>
				<thread>do_filter_2</thread>
				<pre_loop_waits>2147483647</pre_loop_waits>
				<pipe_io_span>-2147483646</pipe_io_span>
				<cycle>
					<cycle_id>1</cycle_id>
					<cyn_protocol/>
					<source_loc>15375</source_loc>
					<start_cycle>0</start_cycle>
					<latency>7972</latency>
				</cycle>
				<cycle>
					<cycle_id>74</cycle_id>
					<start_cycle>1</start_cycle>
					<latency>8228</latency>
				</cycle>
				<cycle>
					<cycle_id>75</cycle_id>
					<start_cycle>2</start_cycle>
					<latency>8484</latency>
				</cycle>
				<cycle>
					<cycle_id>76</cycle_id>
					<start_cycle>3</start_cycle>
					<latency>8740</latency>
				</cycle>
			</loop>
			<loop>
				<id>25</id>
				<thread>do_filter_2</thread>
				<pre_loop_waits>2147483647</pre_loop_waits>
				<pipe_io_span>-2147483646</pipe_io_span>
				<loop>
					<id>24</id>
					<thread>do_filter_2</thread>
					<pre_loop_waits>2147483647</pre_loop_waits>
					<pipe_io_span>-2147483646</pipe_io_span>
					<cycle>
						<cycle_id>2</cycle_id>
						<cyn_protocol/>
						<source_loc>15153</source_loc>
						<start_cycle>0</start_cycle>
						<latency>5156</latency>
					</cycle>
					<cycle>
						<cycle_id>86</cycle_id>
						<start_cycle>1</start_cycle>
						<latency>5668</latency>
					</cycle>
					<cycle>
						<cycle_id>87</cycle_id>
						<start_cycle>2</start_cycle>
						<latency>6180</latency>
					</cycle>
					<cycle>
						<cycle_id>88</cycle_id>
						<start_cycle>3</start_cycle>
						<latency>6692</latency>
					</cycle>
				</loop>
			</loop>
			<loop>
				<id>51</id>
				<thread>do_filter_2</thread>
				<pre_loop_waits>2147483647</pre_loop_waits>
				<pipe_io_span>-2147483646</pipe_io_span>
				<cycle>
					<cycle_id>3</cycle_id>
					<cyn_protocol/>
					<source_loc>15749</source_loc>
					<start_cycle>1</start_cycle>
					<latency>17444</latency>
				</cycle>
				<loop>
					<id>41</id>
					<thread>do_filter_2</thread>
					<pre_loop_waits>2147483647</pre_loop_waits>
					<pipe_io_span>-2147483646</pipe_io_span>
					<cycle>
						<cycle_id>103</cycle_id>
						<start_cycle>0</start_cycle>
						<latency>11044</latency>
					</cycle>
				</loop>
				<loop>
					<id>44</id>
					<thread>do_filter_2</thread>
					<pre_loop_waits>2147483647</pre_loop_waits>
					<pipe_io_span>-2147483646</pipe_io_span>
					<loop>
						<id>43</id>
						<thread>do_filter_2</thread>
						<pre_loop_waits>2147483647</pre_loop_waits>
						<pipe_io_span>-2147483646</pipe_io_span>
						<loop>
							<id>42</id>
							<thread>do_filter_2</thread>
							<pre_loop_waits>2147483647</pre_loop_waits>
							<pipe_io_span>-2147483646</pipe_io_span>
							<cycle>
								<cycle_id>108</cycle_id>
								<start_cycle>0</start_cycle>
								<latency>17188</latency>
							</cycle>
						</loop>
					</loop>
				</loop>
			</loop>
		</loop>
	</loop>
	<source_loc>
		<id>12438</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>10059,10059</sub_loc>
	</source_loc>
	<source_loc>
		<id>12439</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13380</opcode>
		<sub_loc>10059,10059</sub_loc>
	</source_loc>
	<source_loc>
		<id>12441</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20071</sub_loc>
	</source_loc>
	<source_loc>
		<id>12440</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20071</sub_loc>
	</source_loc>
	<source_loc>
		<id>12443</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10059</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.19</path>
		<name>pre_sched</name>
		<thread>gen_do_reg_vld_1</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_do_reg_vld_1</thread>
		<value>7</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_do_reg_vld_1</thread>
		<value>6</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_do_reg_vld_1</thread>
		<value>11</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_do_reg_vld_1</thread>
		<op>
			<id>12454</id>
			<opcode>42</opcode>
			<source_loc>20214</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_do_reg_vld_1</thread>
		<io_op>
			<id>12447</id>
			<source_loc>10049</source_loc>
			<order>1</order>
			<sig_name>i_rgb_inside_m_vld_reg</sig_name>
			<label>i_rgb_inside.m_vld_reg:i_rgb_inside_m_vld_reg:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>1150</id>
				<op_kind>output</op_kind>
				<object>i_rgb_inside_m_vld_reg</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>12448</id>
			<source_loc>20071</source_loc>
			<order>2</order>
			<sig_name>i_rgb_inside_m_vld_reg</sig_name>
			<label>m_vld_reg:i_rgb_inside_m_vld_reg:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>1151</id>
				<op_kind>output</op_kind>
				<object>i_rgb_inside_m_vld_reg</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>12449</id>
			<source_loc>12443</source_loc>
			<order>3</order>
			<sig_name>gen_do_reg_vld_1_i_rgb_inside_m_vld_reg_next</sig_name>
			<label>i_rgb_inside.m_vld_reg:gen_do_reg_vld_1_i_rgb_inside_m_vld_reg_next:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>1152</id>
				<op_kind>output</op_kind>
				<object>gen_do_reg_vld_1_i_rgb_inside_m_vld_reg_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>12450</id>
			<source_loc>10056</source_loc>
			<order>4</order>
			<sig_name>i_rgb_inside_m_busy_internal</sig_name>
			<label>i_rgb_inside.m_busy_internal:i_rgb_inside_m_busy_internal:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>1153</id>
				<op_kind>input</op_kind>
				<object>i_rgb_inside_m_busy_internal</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>12451</id>
			<source_loc>10060</source_loc>
			<order>5</order>
			<sig_name>i_rgb_inside_vld</sig_name>
			<label>vld:i_rgb_inside_vld:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>1154</id>
				<op_kind>input</op_kind>
				<object>i_rgb_inside_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>12452</id>
			<source_loc>10150</source_loc>
			<order>6</order>
			<instance_name>DC_Filter_N_Muxb_1_2_33_4_114</instance_name>
			<opcode>42</opcode>
			<label>MUX(2)</label>
			<op>
				<id>1155</id>
				<op_kind>mux</op_kind>
				<in_widths>1 1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2040000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>12453</id>
			<source_loc>12439</source_loc>
			<order>7</order>
			<sig_name>i_rgb_inside_m_vld_reg</sig_name>
			<label>m_vld_reg:i_rgb_inside_m_vld_reg:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>1156</id>
				<op_kind>output</op_kind>
				<object>i_rgb_inside_m_vld_reg</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2695000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.19</path>
		<name>post_sched</name>
		<thread>gen_do_reg_vld_1</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_do_reg_vld_1</thread>
		<timing_path>
			<name>gen_do_reg_vld_1_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_inside_m_busy_internal</port_name>
				<state>18</state>
				<source_loc>12450</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_1_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_inside_vld</port_name>
				<state>18</state>
				<source_loc>12451</source_loc>
			</path_node>
			<delay>0.1555</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_1_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_vld_reg</port_name>
				<state>15</state>
				<source_loc>10059</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_1_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_vld_reg</port_name>
				<state>18</state>
				<source_loc>12453</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_1_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_vld_reg</port_name>
				<state>14</state>
				<source_loc>12442</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_1_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_vld_reg</port_name>
				<state>12</state>
				<source_loc>12447</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_do_reg_vld_1</thread>
		<timing_path>
			<name>gen_do_reg_vld_1_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_inside_m_busy_internal</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_1_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_inside_vld</port_name>
			</path_node>
			<delay>0.1555</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_1_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_vld_reg</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_1_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_vld_reg</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_1_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_vld_reg</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_1_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_vld_reg</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_do_reg_vld_1</thread>
		<reg_op>
			<id>12460</id>
			<source_loc>12447</source_loc>
			<name>i_rgb_inside_m_vld_reg</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>i_rgb_inside_m_vld_reg</instance_name>
			<op>
				<id>1150</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_inside_m_vld_reg</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>12461</id>
			<source_loc>12453</source_loc>
			<name>i_rgb_inside_m_vld_reg</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>i_rgb_inside_m_vld_reg</instance_name>
			<op>
				<id>1156</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_inside_m_vld_reg</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_do_reg_vld_1</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6360</source_loc>
		<loop>
			<id>154</id>
			<thread>gen_do_reg_vld_1</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1887</source_line>
			<source_loc>18901</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_do_reg_vld_1</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>154</id>
			<thread>gen_do_reg_vld_1</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6438</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>12466</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13480</sub_loc>
	</source_loc>
	<source_loc>
		<id>12467</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13480</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.20</path>
		<name>pre_sched</name>
		<thread>gen_busy_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_busy_0</thread>
		<value>11</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_busy_0</thread>
		<value>10</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_busy_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<resource>
		<res_id>86</res_id>
		<opcode>108</opcode>
		<latency>0</latency>
		<delay>0.1649</delay>
		<module_name>DC_Filter_gen_busy_r_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_DPOPT</module_origin>
		<unit_area>4.1040</unit_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_busy_0</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_busy_0</thread>
		<io_op>
			<id>12468</id>
			<source_loc>20207</source_loc>
			<order>1</order>
			<sig_name>i_rgb_vld</sig_name>
			<label>vld:i_rgb_vld:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>1160</id>
				<op_kind>input</op_kind>
				<object>i_rgb_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>12469</id>
			<source_loc>13437</source_loc>
			<order>2</order>
			<sig_name>i_rgb_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_rgb_m_busy_req_0:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>1161</id>
				<op_kind>input</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>12470</id>
			<source_loc>13438</source_loc>
			<order>3</order>
			<sig_name>i_rgb_m_unvalidated_req</sig_name>
			<label>m_unvalidated_req:i_rgb_m_unvalidated_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>1162</id>
				<op_kind>input</op_kind>
				<object>i_rgb_m_unvalidated_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>12471</id>
			<source_loc>10139</source_loc>
			<order>4</order>
			<instance_name>DC_Filter_gen_busy_r_4_115</instance_name>
			<opcode>176</opcode>
			<label>dpopt(gen_busy_r)</label>
			<op>
				<id>1163</id>
				<op_kind>dpopt</op_kind>
				<in_widths>1 1 1</in_widths>
				<out_widths>3</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2156000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>12472</id>
			<source_loc>13436</source_loc>
			<order>5</order>
			<sig_name>gnew_req_i0</sig_name>
			<label>i_rgb.gen_busy::new_req:gnew_req_i0:wire</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>1164</id>
				<op_kind>wire</op_kind>
				<object>gnew_req_i0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2156000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>12473</id>
			<source_loc>13467</source_loc>
			<order>6</order>
			<sig_name>gdiv_i1</sig_name>
			<label>i_rgb.gen_busy::div:gdiv_i1:wire</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>1165</id>
				<op_kind>wire</op_kind>
				<object>gdiv_i1</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2156000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>12474</id>
			<source_loc>12466</source_loc>
			<order>7</order>
			<sig_name>gen_busy_0_i_rgb_m_data_is_invalid_next</sig_name>
			<label>i_rgb.m_data_is_invalid:gen_busy_0_i_rgb_m_data_is_invalid_next:wire</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>1166</id>
				<op_kind>wire</op_kind>
				<object>gen_busy_0_i_rgb_m_data_is_invalid_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2156000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>12475</id>
			<source_loc>13454</source_loc>
			<order>8</order>
			<sig_name>i_rgb_m_busy_internal</sig_name>
			<label>m_busy_internal:i_rgb_m_busy_internal:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>1167</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_busy_internal</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3711000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>12476</id>
			<source_loc>13457</source_loc>
			<order>9</order>
			<sig_name>i_rgb_busy</sig_name>
			<label>i_rgb.busy:i_rgb_busy:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>1168</id>
				<op_kind>output</op_kind>
				<object>i_rgb_busy</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2811000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>12477</id>
			<source_loc>13477</source_loc>
			<order>10</order>
			<sig_name>i_rgb_m_data_is_valid</sig_name>
			<label>m_data_is_valid:i_rgb_m_data_is_valid:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>1169</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_data_is_valid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3525000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>12478</id>
			<source_loc>12467</source_loc>
			<order>11</order>
			<sig_name>i_rgb_m_data_is_invalid</sig_name>
			<label>m_data_is_invalid:i_rgb_m_data_is_invalid:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>1170</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_data_is_invalid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2811000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.20</path>
		<name>post_sched</name>
		<thread>gen_busy_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_busy_0</thread>
		<timing_path>
			<name>gen_busy_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_vld</port_name>
				<state>11</state>
				<source_loc>12468</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_m_busy_internal</port_name>
				<state>12</state>
				<source_loc>12475</source_loc>
			</path_node>
			<delay>0.3711</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_busy_req_0</port_name>
				<state>11</state>
				<source_loc>12469</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_m_busy_internal</port_name>
				<state>12</state>
				<source_loc>12475</source_loc>
			</path_node>
			<delay>0.3711</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
				<state>11</state>
				<source_loc>12470</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_m_busy_internal</port_name>
				<state>12</state>
				<source_loc>12475</source_loc>
			</path_node>
			<delay>0.3711</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_vld</port_name>
				<state>11</state>
				<source_loc>12468</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_rgb_m_data_is_valid</port_name>
				<state>12</state>
				<source_loc>12477</source_loc>
			</path_node>
			<delay>0.3525</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_busy_req_0</port_name>
				<state>11</state>
				<source_loc>12469</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_rgb_m_data_is_valid</port_name>
				<state>12</state>
				<source_loc>12477</source_loc>
			</path_node>
			<delay>0.3525</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
				<state>11</state>
				<source_loc>12470</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_rgb_m_data_is_valid</port_name>
				<state>12</state>
				<source_loc>12477</source_loc>
			</path_node>
			<delay>0.3525</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_vld</port_name>
				<state>11</state>
				<source_loc>12468</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
				<state>12</state>
				<source_loc>12478</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_8</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_busy_req_0</port_name>
				<state>11</state>
				<source_loc>12469</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
				<state>12</state>
				<source_loc>12478</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_9</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
				<state>11</state>
				<source_loc>12470</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
				<state>12</state>
				<source_loc>12478</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_10</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_vld</port_name>
				<state>11</state>
				<source_loc>12468</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_busy</port_name>
				<state>12</state>
				<source_loc>12476</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_busy_0</thread>
		<timing_path>
			<name>gen_busy_0_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>DC_Filter_gen_busy_r_4_115</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_m_busy_internal</port_name>
			</path_node>
			<delay>0.4344</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_busy_req_0</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>DC_Filter_gen_busy_r_4_115</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_m_busy_internal</port_name>
			</path_node>
			<delay>0.4344</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>DC_Filter_gen_busy_r_4_115</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_m_busy_internal</port_name>
			</path_node>
			<delay>0.4344</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>DC_Filter_gen_busy_r_4_115</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_rgb_m_data_is_valid</port_name>
			</path_node>
			<delay>0.4158</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_busy_req_0</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>DC_Filter_gen_busy_r_4_115</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_rgb_m_data_is_valid</port_name>
			</path_node>
			<delay>0.4158</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>DC_Filter_gen_busy_r_4_115</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_rgb_m_data_is_valid</port_name>
			</path_node>
			<delay>0.4158</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_7</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>DC_Filter_gen_busy_r_4_115</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
			</path_node>
			<delay>0.3444</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_8</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_busy_req_0</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>DC_Filter_gen_busy_r_4_115</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
			</path_node>
			<delay>0.3444</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_9</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>DC_Filter_gen_busy_r_4_115</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
			</path_node>
			<delay>0.3444</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_10</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>DC_Filter_gen_busy_r_4_115</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_busy</port_name>
			</path_node>
			<delay>0.3444</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_busy_0</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_busy_0</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6360</source_loc>
		<loop>
			<id>98</id>
			<thread>gen_busy_0</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1733</source_line>
			<source_loc>18880</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_busy_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>98</id>
			<thread>gen_busy_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6416</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>12486</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11686</sub_loc>
	</source_loc>
	<source_loc>
		<id>12487</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11686</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.21</path>
		<name>pre_sched</name>
		<thread>gen_busy_1</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_busy_1</thread>
		<value>11</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_busy_1</thread>
		<value>10</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_busy_1</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_busy_1</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_busy_1</thread>
		<io_op>
			<id>12488</id>
			<source_loc>20211</source_loc>
			<order>1</order>
			<sig_name>i_rgb_inside_vld</sig_name>
			<label>vld:i_rgb_inside_vld:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>1174</id>
				<op_kind>input</op_kind>
				<object>i_rgb_inside_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>12489</id>
			<source_loc>11643</source_loc>
			<order>2</order>
			<sig_name>i_rgb_inside_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_rgb_inside_m_busy_req_0:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>1175</id>
				<op_kind>input</op_kind>
				<object>i_rgb_inside_m_busy_req_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>12490</id>
			<source_loc>11644</source_loc>
			<order>3</order>
			<sig_name>i_rgb_inside_m_unvalidated_req</sig_name>
			<label>m_unvalidated_req:i_rgb_inside_m_unvalidated_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>1176</id>
				<op_kind>input</op_kind>
				<object>i_rgb_inside_m_unvalidated_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>12491</id>
			<source_loc>10147</source_loc>
			<order>4</order>
			<instance_name>DC_Filter_gen_busy_r_4_116</instance_name>
			<opcode>176</opcode>
			<label>dpopt(gen_busy_r)</label>
			<op>
				<id>1177</id>
				<op_kind>dpopt</op_kind>
				<in_widths>1 1 1</in_widths>
				<out_widths>3</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2156000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>12492</id>
			<source_loc>11642</source_loc>
			<order>5</order>
			<sig_name>gnew_req</sig_name>
			<label>i_rgb_inside.gen_busy::new_req:gnew_req:wire</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>1178</id>
				<op_kind>wire</op_kind>
				<object>gnew_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2156000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>12493</id>
			<source_loc>11673</source_loc>
			<order>6</order>
			<sig_name>gdiv</sig_name>
			<label>i_rgb_inside.gen_busy::div:gdiv:wire</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>1179</id>
				<op_kind>wire</op_kind>
				<object>gdiv</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2156000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>12494</id>
			<source_loc>12486</source_loc>
			<order>7</order>
			<sig_name>gen_busy_1_i_rgb_inside_m_data_is_invalid_next</sig_name>
			<label>i_rgb_inside.m_data_is_invalid:gen_busy_1_i_rgb_inside_m_data_is_invalid_next:wire</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>1180</id>
				<op_kind>wire</op_kind>
				<object>gen_busy_1_i_rgb_inside_m_data_is_invalid_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2156000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>12495</id>
			<source_loc>11660</source_loc>
			<order>8</order>
			<sig_name>i_rgb_inside_m_busy_internal</sig_name>
			<label>m_busy_internal:i_rgb_inside_m_busy_internal:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>1181</id>
				<op_kind>output</op_kind>
				<object>i_rgb_inside_m_busy_internal</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3711000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>12496</id>
			<source_loc>11663</source_loc>
			<order>9</order>
			<sig_name>i_rgb_inside_busy</sig_name>
			<label>i_rgb_inside.busy:i_rgb_inside_busy:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>1182</id>
				<op_kind>output</op_kind>
				<object>i_rgb_inside_busy</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2811000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>12497</id>
			<source_loc>11683</source_loc>
			<order>10</order>
			<sig_name>i_rgb_inside_m_data_is_valid</sig_name>
			<label>m_data_is_valid:i_rgb_inside_m_data_is_valid:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>1183</id>
				<op_kind>output</op_kind>
				<object>i_rgb_inside_m_data_is_valid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3525000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>12498</id>
			<source_loc>12487</source_loc>
			<order>11</order>
			<sig_name>i_rgb_inside_m_data_is_invalid</sig_name>
			<label>m_data_is_invalid:i_rgb_inside_m_data_is_invalid:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>1184</id>
				<op_kind>output</op_kind>
				<object>i_rgb_inside_m_data_is_invalid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2811000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.21</path>
		<name>post_sched</name>
		<thread>gen_busy_1</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_busy_1</thread>
		<timing_path>
			<name>gen_busy_1_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_inside_vld</port_name>
				<state>11</state>
				<source_loc>12488</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_inside_m_busy_internal</port_name>
				<state>12</state>
				<source_loc>12495</source_loc>
			</path_node>
			<delay>0.3711</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_1_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_inside_m_busy_req_0</port_name>
				<state>11</state>
				<source_loc>12489</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_inside_m_busy_internal</port_name>
				<state>12</state>
				<source_loc>12495</source_loc>
			</path_node>
			<delay>0.3711</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_1_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_inside_m_unvalidated_req</port_name>
				<state>11</state>
				<source_loc>12490</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_inside_m_busy_internal</port_name>
				<state>12</state>
				<source_loc>12495</source_loc>
			</path_node>
			<delay>0.3711</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_1_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_inside_vld</port_name>
				<state>11</state>
				<source_loc>12488</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_rgb_inside_m_data_is_valid</port_name>
				<state>12</state>
				<source_loc>12497</source_loc>
			</path_node>
			<delay>0.3525</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_1_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_inside_m_busy_req_0</port_name>
				<state>11</state>
				<source_loc>12489</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_rgb_inside_m_data_is_valid</port_name>
				<state>12</state>
				<source_loc>12497</source_loc>
			</path_node>
			<delay>0.3525</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_1_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_inside_m_unvalidated_req</port_name>
				<state>11</state>
				<source_loc>12490</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_rgb_inside_m_data_is_valid</port_name>
				<state>12</state>
				<source_loc>12497</source_loc>
			</path_node>
			<delay>0.3525</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_1_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_inside_vld</port_name>
				<state>11</state>
				<source_loc>12488</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_data_is_invalid</port_name>
				<state>12</state>
				<source_loc>12498</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_1_8</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_inside_m_busy_req_0</port_name>
				<state>11</state>
				<source_loc>12489</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_data_is_invalid</port_name>
				<state>12</state>
				<source_loc>12498</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_1_9</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_inside_m_unvalidated_req</port_name>
				<state>11</state>
				<source_loc>12490</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_data_is_invalid</port_name>
				<state>12</state>
				<source_loc>12498</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_1_10</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_inside_vld</port_name>
				<state>11</state>
				<source_loc>12488</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_busy</port_name>
				<state>12</state>
				<source_loc>12496</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_busy_1</thread>
		<timing_path>
			<name>gen_busy_1_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_inside_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>DC_Filter_gen_busy_r_4_116</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_inside_m_busy_internal</port_name>
			</path_node>
			<delay>0.4344</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_1_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_inside_m_busy_req_0</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>DC_Filter_gen_busy_r_4_116</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_inside_m_busy_internal</port_name>
			</path_node>
			<delay>0.4344</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_1_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_inside_m_unvalidated_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>DC_Filter_gen_busy_r_4_116</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_inside_m_busy_internal</port_name>
			</path_node>
			<delay>0.4344</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_1_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_inside_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>DC_Filter_gen_busy_r_4_116</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_rgb_inside_m_data_is_valid</port_name>
			</path_node>
			<delay>0.4158</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_1_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_inside_m_busy_req_0</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>DC_Filter_gen_busy_r_4_116</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_rgb_inside_m_data_is_valid</port_name>
			</path_node>
			<delay>0.4158</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_1_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_inside_m_unvalidated_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>DC_Filter_gen_busy_r_4_116</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_rgb_inside_m_data_is_valid</port_name>
			</path_node>
			<delay>0.4158</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_1_7</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_inside_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>DC_Filter_gen_busy_r_4_116</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_data_is_invalid</port_name>
			</path_node>
			<delay>0.3444</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_1_8</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_inside_m_busy_req_0</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>DC_Filter_gen_busy_r_4_116</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_data_is_invalid</port_name>
			</path_node>
			<delay>0.3444</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_1_9</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_inside_m_unvalidated_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>DC_Filter_gen_busy_r_4_116</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_data_is_invalid</port_name>
			</path_node>
			<delay>0.3444</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_1_10</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_inside_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>DC_Filter_gen_busy_r_4_116</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_busy</port_name>
			</path_node>
			<delay>0.3444</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_busy_1</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_busy_1</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6360</source_loc>
		<loop>
			<id>137</id>
			<thread>gen_busy_1</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1733</source_line>
			<source_loc>18895</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_busy_1</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>137</id>
			<thread>gen_busy_1</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6432</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<snapshot>
		<path>bdr/sched.snapshot.bdr</path>
		<name>sched</name>
	</snapshot>
	<stable_time>
		<name>i_rgb_inside_m_stalling</name>
		<time> 9.863</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_inside_m_busy_req_0</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_inside_data</name>
		<time> 0.114</time>
	</stable_time>
	<input_delay>
		<name>i_rgb_inside_data</name>
		<time> 0.114</time>
	</input_delay>
	<stable_time>
		<name>o_result_m_req_m_trig_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_result_data</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_inside_m_data_is_invalid</name>
		<time> 9.934</time>
	</stable_time>
	<stable_time>
		<name>o_result_m_req_m_next_trig_req</name>
		<time> 0.133</time>
	</stable_time>
	<stable_time>
		<name>o_result_m_stalling</name>
		<time> 9.934</time>
	</stable_time>
	<stable_time>
		<name>i_rst</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_m_stalling</name>
		<time> 9.863</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_m_busy_req_0</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_data</name>
		<time> 0.114</time>
	</stable_time>
	<input_delay>
		<name>i_rgb_data</name>
		<time> 0.114</time>
	</input_delay>
	<stable_time>
		<name>o_rgb_inside_m_req_m_trig_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_rgb_inside_data</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_m_data_is_invalid</name>
		<time> 9.934</time>
	</stable_time>
	<stable_time>
		<name>o_rgb_inside_m_req_m_next_trig_req</name>
		<time> 0.133</time>
	</stable_time>
	<stable_time>
		<name>o_rgb_inside_m_stalling</name>
		<time> 9.934</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_vld</name>
		<time> 9.743</time>
	</stable_time>
	<input_delay>
		<name>i_rgb_vld</name>
		<time> 0.114</time>
	</input_delay>
	<stable_time>
		<name>i_rgb_m_unvalidated_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_m_busy_internal</name>
		<time> 9.845</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_busy</name>
		<time> 0.279</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_m_data_is_valid</name>
		<time> 9.863</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_m_stall_reg_full</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_m_vld_reg</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_result_m_unacked_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_result_m_req_active_s</name>
		<time> 0.185</time>
	</stable_time>
	<stable_time>
		<name>o_result_vld</name>
		<time> 0.254</time>
	</stable_time>
	<stable_time>
		<name>o_result_busy</name>
		<time> 9.863</time>
	</stable_time>
	<input_delay>
		<name>o_result_busy</name>
		<time> 0.114</time>
	</input_delay>
	<stable_time>
		<name>o_result_m_req_m_prev_trig_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_inside_vld</name>
		<time> 9.743</time>
	</stable_time>
	<input_delay>
		<name>i_rgb_inside_vld</name>
		<time> 0.114</time>
	</input_delay>
	<stable_time>
		<name>i_rgb_inside_m_unvalidated_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_inside_m_busy_internal</name>
		<time> 9.845</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_inside_busy</name>
		<time> 0.279</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_inside_m_data_is_valid</name>
		<time> 9.863</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_inside_m_stall_reg_full</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_inside_m_vld_reg</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_rgb_inside_m_unacked_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_rgb_inside_m_req_active_s</name>
		<time> 0.185</time>
	</stable_time>
	<stable_time>
		<name>o_rgb_inside_vld</name>
		<time> 0.254</time>
	</stable_time>
	<stable_time>
		<name>o_rgb_inside_busy</name>
		<time> 9.863</time>
	</stable_time>
	<input_delay>
		<name>o_rgb_inside_busy</name>
		<time> 0.114</time>
	</input_delay>
	<stable_time>
		<name>o_rgb_inside_m_req_m_prev_trig_req</name>
		<time> 0.114</time>
	</stable_time>
	<phase_complete>sched</phase_complete>
	<phase_summary>
		<phase_complete>sched</phase_complete>
		<summary>Scheduling and allocation complete: 22 threads, 532 ops.</summary>
	</phase_summary>
</tool_log>
