           
           Efinix FPGA Placement and Routing.
           Version: 2025.1.110 
           Compiled: May  7 2025.
           
           Copyright (C) 2013 - 2025 Efinix, Inc. All rights reserved.

           
           The Tool Is Based on VPR of University of Toronto,
           a free open source code under MIT license.
           
           
INFO     : Running Placement and Routing for Family "Trion", Device "T120F324" ...
           
           ***** Beginning stage routing graph generation ... *****
INFO     : Read ipin pattern from /media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/arch/./routing/ipin_oph.xml
INFO     : Finished parsing ipin pattern file '/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/arch/./routing/ipin_oph.xdb'.
INFO     : Finished parsing switch_block file '/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/arch/./routing/sb_connectivity_subset.xdb'.
INFO     : BuildGraph process took 14.3662 seconds.
INFO     : 	BuildGraph process took 13.23 seconds (approximately) in total CPU time.
INFO     : BuildGraph process virtual memory usage: begin = 385.644 MB, end = 2061.4 MB, delta = 1675.75 MB
INFO     : BuildGraph process resident set memory usage: begin = 278.56 MB, end = 1953.05 MB, delta = 1674.49 MB
INFO     : 	BuildGraph process peak resident set memory usage = 1953.22 MB
INFO     : check rr_graph process took 0.531287 seconds.
INFO     : 	check rr_graph process took 0.47 seconds (approximately) in total CPU time.
INFO     : check rr_graph process virtual memory usage: begin = 2217.34 MB, end = 2249.84 MB, delta = 32.496 MB
INFO     : check rr_graph process resident set memory usage: begin = 2102.09 MB, end = 2134.73 MB, delta = 32.64 MB
INFO     : 	check rr_graph process peak resident set memory usage = 2134.73 MB
INFO     : Generated 6653395 RR nodes and 25233423 RR edges
INFO     : This design has 0 global control net(s). See /media/lalli/D_Drive_Deb/Efinity_stuff/sync_fifo/outflow/sync_fifo.route.rpt for details.
INFO     : Routing graph took 15.5197 seconds.
INFO     : 	Routing graph took 14.05 seconds (approximately) in total CPU time.
INFO     : Routing graph virtual memory usage: begin = 385.644 MB, end = 2249.84 MB, delta = 1864.19 MB
INFO     : Routing graph resident set memory usage: begin = 278.072 MB, end = 2135.02 MB, delta = 1856.94 MB
INFO     : 	Routing graph peak resident set memory usage = 2135.02 MB
           ***** Ending stage routing graph generation *****
           
           ***** Beginning stage routing ... *****
INFO     : No SDC file found.  Using default timing constraint of 1 ns.
INFO     : NOTE:  Use --sdc_file <SDC_FILE> to override this behavior.
INFO     : Creating clock 'i_clk' with 1 sources
INFO     :  ---------      -------     --------------      -------------
INFO     :  Iteration      Overuse     Crit Path (ns)      Calc Time (s)
INFO     :  ---------      -------     --------------      -------------
INFO     :          1         1205              6.148              0.313
INFO     :          2          301              5.907              0.233
INFO     :          3          122              5.849              0.232
INFO     :          4           40              5.849              0.177
INFO     :          5           24              5.669              0.169
INFO     :          6           12              5.669               0.17
INFO     :          7            5              6.186              0.164
INFO     :          8            1              6.422              0.158
INFO     :          9            1              6.357              0.156
INFO     :         10            1              6.187              0.156
INFO     :         11            1              6.422              0.156
INFO     :         12            0              6.422              0.158
           
INFO     : Successfully routed netlist after 12 routing iterations and 2262672 heapops
INFO     : Completed net delay value cross check successfully.
           ***** Beginning stage routing check ... *****
           ***** Ending stage routing check *****
           
INFO     : Serial number (magic cookie) for the routing is: 1169375363
INFO     : Netlist fully routed.
INFO     : Successfully created FPGA route file '/media/lalli/D_Drive_Deb/Efinity_stuff/sync_fifo/outflow/sync_fifo.route'
INFO     : Routing took 3.75348 seconds.
INFO     : 	Routing took 3.91 seconds (approximately) in total CPU time.
INFO     : Routing virtual memory usage: begin = 2249.84 MB, end = 2646.48 MB, delta = 396.648 MB
INFO     : Routing resident set memory usage: begin = 2135.16 MB, end = 2461.7 MB, delta = 326.536 MB
INFO     : 	Routing peak resident set memory usage = 2467.48 MB
           ***** Ending stage routing *****
           
           ***** Beginning stage final timing analysis ... *****
INFO     : No SDC file found.  Using default timing constraint of 1 ns.
INFO     : NOTE:  Use --sdc_file <SDC_FILE> to override this behavior.
INFO     : Creating clock 'i_clk' with 1 sources
Maximum possible analyzed clocks frequency
 Clock Name  Period (ns)  Frequency (MHz)     Edge
   i_clk        6.578        152.022         (R-R)

Geomean max period: 6.578

Setup (Max) Clock Relationship
  Launch Clock    Capture Clock   Constraint (ns)     Slack (ns)          Edge
     i_clk            i_clk            1.000            -5.578           (R-R)

Hold (Min) Clock Relationship
  Launch Clock    Capture Clock   Constraint (ns)     Slack (ns)          Edge
     i_clk            i_clk            0.000            0.307            (R-R)

WARNING  : Clock domain between i_clk (rising) and i_clk (rising) may not meet (slack: -5.578 ns) the setup (max) timing requirement
INFO     : Write Timing Report to "/media/lalli/D_Drive_Deb/Efinity_stuff/sync_fifo/outflow/sync_fifo.timing.rpt" ...
INFO     : final timing analysis took 0.220273 seconds.
INFO     : 	final timing analysis took 0.11 seconds (approximately) in total CPU time.
INFO     : final timing analysis virtual memory usage: begin = 2646.48 MB, end = 2646.48 MB, delta = 0 MB
INFO     : final timing analysis resident set memory usage: begin = 2463.26 MB, end = 2464.4 MB, delta = 1.14 MB
INFO     : 	final timing analysis peak resident set memory usage = 2467.48 MB
           ***** Ending stage final timing analysis *****
           
           ***** Beginning stage bitstream generation ... *****
INFO     : Reading core interface constraints file "/media/lalli/D_Drive_Deb/Efinity_stuff/sync_fifo/outflow/sync_fifo.interface.csv"
INFO     : Successfully read core interface constraints file "/media/lalli/D_Drive_Deb/Efinity_stuff/sync_fifo/outflow/sync_fifo.interface.csv"
INFO     : Finished writing bitstream file /media/lalli/D_Drive_Deb/Efinity_stuff/sync_fifo/work_pnr/sync_fifo.lbf.
INFO     : Bitstream generation took 2.39066 seconds.
INFO     : 	Bitstream generation took 2.28 seconds (approximately) in total CPU time.
INFO     : Bitstream generation virtual memory usage: begin = 2646.48 MB, end = 2646.48 MB, delta = 0 MB
INFO     : Bitstream generation resident set memory usage: begin = 2464.53 MB, end = 2467.86 MB, delta = 3.328 MB
INFO     : 	Bitstream generation peak resident set memory usage = 2467.86 MB
           ***** Ending stage bitstream generation *****
           
INFO     : The entire flow of EFX_PNR took 28.3577 seconds.
INFO     : 	The entire flow of EFX_PNR took 33.74 seconds (approximately) in total CPU time.
INFO     : The entire flow of EFX_PNR virtual memory usage: begin = 119.34 MB, end = 2646.48 MB, delta = 2527.14 MB
INFO     : The entire flow of EFX_PNR resident set memory usage: begin = 39.328 MB, end = 2468.44 MB, delta = 2429.11 MB
INFO     : 	The entire flow of EFX_PNR peak resident set memory usage = 2468.44 MB
