S. Bahirat and S. Pasricha. 2014. 3D HELIX: Design and synthesis of hybrid nanophotonic application-specific 3D network-on-chip architectures. In Proceedings of the Workshop on Exploiting Silicon Photonics for Energy Efficient Heterogeneous Parallel Architectures (SiPhotonics).
Scott Beamer , Chen Sun , Yong-Jin Kwon , Ajay Joshi , Christopher Batten , Vladimir Stojanović , Krste Asanović, Re-architecting DRAM memory systems with monolithically integrated silicon photonics, ACM SIGARCH Computer Architecture News, v.38 n.3, June 2010[doi>10.1145/1816038.1815978]
Aleksandr Biberman , Kyle Preston , Gilbert Hendry , Nicolás Sherwood-Droz , Johnnie Chan , Jacob S. Levy , Michal Lipson , Keren Bergman, Photonic network-on-chip architectures using multilayer deposited silicon materials for high-performance chip multiprocessors, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.7 n.2, p.1-25, June 2011[doi>10.1145/1970406.1970409]
A. Biberman, N. Sherwood-Droz, X. Zhu, M. Lipson, and K. Bergman. 2011b. High-speed data transmission in multi-layer deposited silicon photonics for advanced photonic networks-on-chip. In Proceedings of the Conference on Lasers and Electro-Optics (CLEO). 1--2.
Anja Boos , Luca Ramini , Ulf Schlichtmann , Davide Bertozzi, PROTON: an automatic place-and-route tool for optical networks-on-chip, Proceedings of the International Conference on Computer-Aided Design, November 18-21, 2013, San Jose, California
J. Chan, G. Hendry, A. Biberman, and K. Bergman. 2010. Architectural exploration of chip-scale photonic interconnection network designs using physical-layer analysis. Journal of Lightwave Technology 28, 9, 1305--1315.
Mark J. Cianchetti , Joseph C. Kerekes , David H. Albonesi, Phastlane: a rapid transit optical routing network, ACM SIGARCH Computer Architecture News, v.37 n.3, June 2009[doi>10.1145/1555815.1555809]
Christopher Condrat , Priyank Kalla , Steve Blair, Logic synthesis for integrated optics, Proceedings of the 21st edition of the great lakes symposium on Great lakes symposium on VLSI, May 02-04, 2011, Lausanne, Switzerland[doi>10.1145/1973009.1973013]
C. Condrat, P. Kalla, and S. Blair. 2014. Crossing-aware channel routing for integrated optics. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 33, 6, 814--825.
Duo Ding , Yilin Zhang , Haiyu Huang , Ray T. Chen , David Z. Pan, O-Router: an optical routing framework for low power on-chip silicon nano-photonic integration, Proceedings of the 46th Annual Design Automation Conference, July 26-31, 2009, San Francisco, California[doi>10.1145/1629911.1629983]
P. Dong, W. Qian, S. Liao, H. Liang, C.-C. Kung, N.-N. Feng, R. Shafiiha, J. Fong, D. Feng, A. V. Krishnamoorthy, and M. Asghari. 2010. Low loss silicon waveguides for application of optical interconnects. In Proceedings of the 2010 IEEE Photonics Society Summer Topical Meeting Series. 191--192.
V. Donzella, S. Fard, and L. Chrostowski. 2013. Study of waveguide crosstalk in silicon photonics integrated circuits. Proceedings of SPIE 8915, Photonics North. 89150Z.
Huaxi Gu , Jiang Xu , Wei Zhang, A low-power fat tree-based optical network-on-chip for multiprocessor system-on-chip, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
O. Hammami and K. Hamwi. 2013. MHYNESYS II: Multi-stage hybrid network on chip synthesis for next generation 3D IC manycore. In Proceedings of the International Symposium on Circuits and Systems (ISCAS). 325--328.
M. Heck and J. Bowers. 2014. Energy efficient and energy proportional optical interconnects for multi-core processors: Driving the need for on-chip sources. Journal of Selected Topics in Quantum Electronics 20, 4, 332--343.
R. Ho, K. W. Mai, and M. A. Horowitz. 2001. The future of wires. Proceedings of IEEE 89, 4, 490--504.
Somayyeh Koohi , Meisam Abdollahi , Shaahin Hessabi, All-optical wavelength-routed noc based on a novel hierarchical topology, Proceedings of the Fifth ACM/IEEE International Symposium on Networks-on-Chip, May 01-04, 2011, Pittsburgh, Pennsylvania[doi>10.1145/1999946.1999962]
C. Lee. 1961. An algorithm for path connections and its applications. Transactions on Electronic Computers EC-10, 3, 346--365.
Y. Liu, J. Shainline, X. Zeng, and M. Popović. 2014. Ultra-low-loss CMOS-compatible waveguide crossing arrays based on multimode bloch waves and imaginary coupling. Optics Letters 39, 2, 335--338.
J. Minz, S. Thyagara, and S. Lim. 2007. Optical routing for 3-D system-on-package. IEEE Transactions on Components and Packaging Technologies 30, 4, 805--812.
N. Ophir and K. Bergman. 2013. Analysis of high-bandwidth low-power microring links for off-chip interconnects. Proceedings of SPIE 8628. 86280N--86280N--7.
M. Ortín-Obón, L. Ramini, V. Viñals, and D. Bertozzi. 2014. Capturing the sensitivity of optical network quality metrics to its network interface parameters. Concurrency and Computation: Practice and Experience 26, 15, 2504--2517.
A. Parini, G. Calò, G. Bellanca, and V. Petruzzelli. 2014. Vertical link solutions for multilayer optical-networks-on-chip topologies. Optical and Quantum Electronics 46, 3, 385--396.
William H. Press , Saul A. Teukolsky , William T. Vetterling , Brian P. Flannery, Numerical Recipes 3rd Edition: The Art of Scientific Computing, Cambridge University Press, New York, NY, 2007
Luca Ramini , Davide Bertozzi , Luca P. Carloni, Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints, Proceedings of the 2012 IEEE/ACM Sixth International Symposium on Networks-on-Chip, p.185-192, May 09-11, 2012[doi>10.1109/NOCS.2012.29]
L. Ramini, M. Tala, and D. Bertozzi. 2014. Exploring communication protocols for optical networks-on-chip based on ring topologies. In Proceedings of the Asia Communications and Photonics Conference 2014, ATh3A.165.
A. Scandurra. 2008. Scalable CMOS-compatible photonic routing topologies for versatile networks on chip. In Network on Chip Architecture.
Chung-Seok Seo, A CAD Tool for System-on-Chip Placement and Routing with Free-Space Optical Interconnect, Proceedings of the 2002 IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD'02), p.24, September 16-18, 2002
C.-S. Seo, A. Chatterjee, and N. M. Jokerst. 2005. Physical design of optoelectronic system-on-a-package: A CAD tool and algorithms. In Proceedings of the International Symposium on Quality of Electronic Design (ISQED). 567--572.
Assaf Shacham , Keren Bergman , Luca P. Carloni, Photonic Networks-on-Chip for Future Generations of Chip Multiprocessors, IEEE Transactions on Computers, v.57 n.9, p.1246-1260, September 2008[doi>10.1109/TC.2008.78]
N. Sherwood-Droz, H. Wang, L. Chen, B. Lee, A. Biberman, K. Bergman, and M. Lipson. 2008. Optical 4x4 hitless silicon router for optical networks-on-chip (NoC). Optics Express 16, 20, 15915--15922.
X. Tan, M. Yang, L. Zhang, Y. Jiang, and J. Yang. 2011. On a scalable, non-blocking optical router for photonic networks-on-chip designs. In Symposium on Photonics and Optoelectronics. 1--4.
Aniruddha N. Udipi , Naveen Muralimanohar , Rajeev Balasubramonian , Al Davis , Norman P. Jouppi, Combining memory and a controller with photonics through 3D-stacking to enable scalable and energy-efficient systems, Proceedings of the 38th annual international symposium on Computer architecture, June 04-08, 2011, San Jose, California, USA[doi>10.1145/2000064.2000115]
Dana Vantrease , Robert Schreiber , Matteo Monchiero , Moray McLaren , Norman P. Jouppi , Marco Fiorentino , Al Davis , Nathan Binkert , Raymond G. Beausoleil , Jung Ho Ahn, Corona: System Implications of Emerging Nanophotonic Technology, Proceedings of the 35th Annual International Symposium on Computer Architecture, p.153-164, June 21-25, 2008[doi>10.1109/ISCA.2008.35]
Andreas Wächter , Lorenz T. Biegler, On the implementation of an interior-point filter line-search algorithm for large-scale nonlinear programming, Mathematical Programming: Series A and B, v.106 n.1, p.25-57, May 2006[doi>10.1007/s10107-004-0559-y]
David Wentzlaff , Patrick Griffin , Henry Hoffmann , Liewei Bao , Bruce Edwards , Carl Ramey , Matthew Mattina , Chyi-Chang Miao , John F. Brown III , Anant Agarwal, On-Chip Interconnection Architecture of the Tile Processor, IEEE Micro, v.27 n.5, p.15-31, September 2007[doi>10.1109/MM.2007.89]
