// Seed: 328093922
module module_0 ();
  reg id_1, id_3, id_4;
  for (id_5 = -1; 1; id_3 = id_4)
  `define pp_6 0
  if (id_4)
    function id_7(input id_8 = id_2 || id_5);
      id_7 <= #1 1;
    endfunction
  wire id_9;
  module_2 modCall_1 ();
endmodule
module module_1;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
module module_2 ();
  initial $display;
  assign id_1 = id_1;
  parameter id_2 = -1;
  assign module_0.type_10 = 0;
  assign id_1 = id_1;
  tri  id_3 = -1'b0, id_4 = -1;
  wire id_5;
endmodule
