INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nisha/project_3/project_3.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2458] undeclared symbol aw, assumed default net type wire [C:/Users/nisha/project_3/project_3.srcs/sources_1/new/decoder.v:56]
INFO: [VRFC 10-2458] undeclared symbol b, assumed default net type wire [C:/Users/nisha/project_3/project_3.srcs/sources_1/new/decoder.v:57]
INFO: [VRFC 10-2458] undeclared symbol c, assumed default net type wire [C:/Users/nisha/project_3/project_3.srcs/sources_1/new/decoder.v:58]
INFO: [VRFC 10-2458] undeclared symbol d, assumed default net type wire [C:/Users/nisha/project_3/project_3.srcs/sources_1/new/decoder.v:59]
INFO: [VRFC 10-2458] undeclared symbol ew, assumed default net type wire [C:/Users/nisha/project_3/project_3.srcs/sources_1/new/decoder.v:60]
INFO: [VRFC 10-2458] undeclared symbol f, assumed default net type wire [C:/Users/nisha/project_3/project_3.srcs/sources_1/new/decoder.v:61]
INFO: [VRFC 10-2458] undeclared symbol g, assumed default net type wire [C:/Users/nisha/project_3/project_3.srcs/sources_1/new/decoder.v:62]
INFO: [VRFC 10-2458] undeclared symbol h, assumed default net type wire [C:/Users/nisha/project_3/project_3.srcs/sources_1/new/decoder.v:63]
INFO: [VRFC 10-2458] undeclared symbol o1, assumed default net type wire [C:/Users/nisha/project_3/project_3.srcs/sources_1/new/decoder.v:66]
INFO: [VRFC 10-2458] undeclared symbol o2, assumed default net type wire [C:/Users/nisha/project_3/project_3.srcs/sources_1/new/decoder.v:67]
INFO: [VRFC 10-2458] undeclared symbol o3, assumed default net type wire [C:/Users/nisha/project_3/project_3.srcs/sources_1/new/decoder.v:68]
INFO: [VRFC 10-2458] undeclared symbol o4, assumed default net type wire [C:/Users/nisha/project_3/project_3.srcs/sources_1/new/decoder.v:69]
INFO: [VRFC 10-2458] undeclared symbol o5, assumed default net type wire [C:/Users/nisha/project_3/project_3.srcs/sources_1/new/decoder.v:70]
INFO: [VRFC 10-2458] undeclared symbol o6, assumed default net type wire [C:/Users/nisha/project_3/project_3.srcs/sources_1/new/decoder.v:71]
INFO: [VRFC 10-2458] undeclared symbol o7, assumed default net type wire [C:/Users/nisha/project_3/project_3.srcs/sources_1/new/decoder.v:72]
INFO: [VRFC 10-2458] undeclared symbol o8, assumed default net type wire [C:/Users/nisha/project_3/project_3.srcs/sources_1/new/decoder.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nisha/project_3/project_3.srcs/sim_1/new/decoder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_tb
