###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       154409   # Number of WRITE/WRITEP commands
num_reads_done                 =       519148   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       392991   # Number of read row buffer hits
num_read_cmds                  =       519147   # Number of READ/READP commands
num_writes_done                =       154414   # Number of read requests issued
num_write_row_hits             =       124473   # Number of write row buffer hits
num_act_cmds                   =       156608   # Number of ACT commands
num_pre_cmds                   =       156580   # Number of PRE commands
num_ondemand_pres              =       134794   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9399793   # Cyles of rank active rank.0
rank_active_cycles.1           =      9108868   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       600207   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       891132   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       625464   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         7278   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3682   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2846   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          878   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          801   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1099   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1739   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1726   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2787   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        25262   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            8   # Write cmd latency (cycles)
write_latency[20-39]           =          344   # Write cmd latency (cycles)
write_latency[40-59]           =          644   # Write cmd latency (cycles)
write_latency[60-79]           =         1231   # Write cmd latency (cycles)
write_latency[80-99]           =         2389   # Write cmd latency (cycles)
write_latency[100-119]         =         3661   # Write cmd latency (cycles)
write_latency[120-139]         =         5356   # Write cmd latency (cycles)
write_latency[140-159]         =         6833   # Write cmd latency (cycles)
write_latency[160-179]         =         7460   # Write cmd latency (cycles)
write_latency[180-199]         =         7628   # Write cmd latency (cycles)
write_latency[200-]            =       118855   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       225575   # Read request latency (cycles)
read_latency[40-59]            =        63802   # Read request latency (cycles)
read_latency[60-79]            =        78452   # Read request latency (cycles)
read_latency[80-99]            =        25889   # Read request latency (cycles)
read_latency[100-119]          =        20458   # Read request latency (cycles)
read_latency[120-139]          =        17300   # Read request latency (cycles)
read_latency[140-159]          =         9830   # Read request latency (cycles)
read_latency[160-179]          =         7525   # Read request latency (cycles)
read_latency[180-199]          =         6106   # Read request latency (cycles)
read_latency[200-]             =        64210   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =   7.7081e+08   # Write energy
read_energy                    =   2.0932e+09   # Read energy
act_energy                     =  4.28479e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.88099e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.27743e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.86547e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.68393e+09   # Active standby energy rank.1
average_read_latency           =      109.958   # Average read request latency (cycles)
average_interarrival           =      14.8461   # Average request interarrival latency (cycles)
total_energy                   =  1.62624e+10   # Total energy (pJ)
average_power                  =      1626.24   # Average power (mW)
average_bandwidth              =      5.74773   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       182276   # Number of WRITE/WRITEP commands
num_reads_done                 =       551955   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       425049   # Number of read row buffer hits
num_read_cmds                  =       551952   # Number of READ/READP commands
num_writes_done                =       182281   # Number of read requests issued
num_write_row_hits             =       141827   # Number of write row buffer hits
num_act_cmds                   =       167934   # Number of ACT commands
num_pre_cmds                   =       167903   # Number of PRE commands
num_ondemand_pres              =       144082   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9294552   # Cyles of rank active rank.0
rank_active_cycles.1           =      9213388   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       705448   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       786612   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       687263   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         6261   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3590   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2925   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          807   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          732   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1131   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1774   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1706   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2818   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        25229   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           10   # Write cmd latency (cycles)
write_latency[20-39]           =          463   # Write cmd latency (cycles)
write_latency[40-59]           =          877   # Write cmd latency (cycles)
write_latency[60-79]           =         1791   # Write cmd latency (cycles)
write_latency[80-99]           =         3541   # Write cmd latency (cycles)
write_latency[100-119]         =         5654   # Write cmd latency (cycles)
write_latency[120-139]         =         8237   # Write cmd latency (cycles)
write_latency[140-159]         =         9653   # Write cmd latency (cycles)
write_latency[160-179]         =        10556   # Write cmd latency (cycles)
write_latency[180-199]         =        10528   # Write cmd latency (cycles)
write_latency[200-]            =       130966   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       225619   # Read request latency (cycles)
read_latency[40-59]            =        73609   # Read request latency (cycles)
read_latency[60-79]            =        84788   # Read request latency (cycles)
read_latency[80-99]            =        30241   # Read request latency (cycles)
read_latency[100-119]          =        22660   # Read request latency (cycles)
read_latency[120-139]          =        18791   # Read request latency (cycles)
read_latency[140-159]          =        10395   # Read request latency (cycles)
read_latency[160-179]          =         8018   # Read request latency (cycles)
read_latency[180-199]          =         6600   # Read request latency (cycles)
read_latency[200-]             =        71231   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  9.09922e+08   # Write energy
read_energy                    =  2.22547e+09   # Read energy
act_energy                     =  4.59467e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.38615e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.77574e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   5.7998e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.74915e+09   # Active standby energy rank.1
average_read_latency           =      115.309   # Average read request latency (cycles)
average_interarrival           =      13.6193   # Average request interarrival latency (cycles)
total_energy                   =  1.65647e+10   # Total energy (pJ)
average_power                  =      1656.47   # Average power (mW)
average_bandwidth              =      6.26548   # Average bandwidth
