INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DELL/Desktop/10680462_10670892/Progetto_reti/10680462_10670892.srcs/sim_1/new/test_bench_ch_out.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_bench_1'
