{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1763553958525 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1763553958529 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 19 09:05:58 2025 " "Processing started: Wed Nov 19 09:05:58 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1763553958529 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1763553958529 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FPGAEncrypt -c FPGAEncrypt " "Command: quartus_sta FPGAEncrypt -c FPGAEncrypt" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1763553958529 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1763553958615 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1763553959112 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1763553959112 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763553959148 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763553959148 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763553959870 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763553959870 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763553959870 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763553959870 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763553959870 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763553959870 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763553959870 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763553959870 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763553959870 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763553959870 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1763553959870 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763553959870 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763553959870 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763553959870 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763553959870 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763553959870 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763553959870 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763553959870 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763553959870 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763553959870 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763553959870 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763553959870 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763553959870 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763553959870 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763553959870 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763553959870 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763553959870 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763553959870 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763553959870 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763553959870 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763553959870 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763553959870 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763553959870 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763553959870 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763553959870 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763553959870 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763553959870 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1763553959870 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763553959870 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1763553959870 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763553959870 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1763553959870 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763553959870 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763553959870 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1763553959870 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sll_ca_hbc_t001_io " "Entity sll_ca_hbc_t001_io" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_registers \{*sll_ca_hbc_t001_io*csn*csn_mux_h_r\}\] -through \[get_pins -hierarchical *\|clrn\] " "set_false_path -to \[get_registers \{*sll_ca_hbc_t001_io*csn*csn_mux_h_r\}\] -through \[get_pins -hierarchical *\|clrn\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763553959870 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_registers \{*sll_ca_hbc_t001_io*i_iavs0_rstn_1\}\] -through \[get_pins -hierarchical *\|clrn\] " "set_false_path -to \[get_registers \{*sll_ca_hbc_t001_io*i_iavs0_rstn_1\}\] -through \[get_pins -hierarchical *\|clrn\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763553959870 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_registers \{*sll_ca_hbc_t001_io*i_iavs0_rstn_2\}\] -through \[get_pins -hierarchical *\|clrn\] " "set_false_path -to \[get_registers \{*sll_ca_hbc_t001_io*i_iavs0_rstn_2\}\] -through \[get_pins -hierarchical *\|clrn\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763553959870 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_registers \{*sll_ca_hbc_t001_io*i_iavs0_rstn_3\}\] -through \[get_pins -hierarchical *\|clrn\] " "set_false_path -to \[get_registers \{*sll_ca_hbc_t001_io*i_iavs0_rstn_3\}\] -through \[get_pins -hierarchical *\|clrn\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1763553959870 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1763553959870 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1763553959870 ""}
{ "Info" "ISTA_SDC_FOUND" "c10lp_rgmii.sdc " "Reading SDC File: 'c10lp_rgmii.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1763553960240 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Timing Analyzer" 0 -1 1763553960240 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{q_sys_inst\|enet_pll\|sd1\|pll7\|inclk\[0\]\} -duty_cycle 50.00 -name \{q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[0\]\} \{q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{q_sys_inst\|enet_pll\|sd1\|pll7\|inclk\[0\]\} -duty_cycle 50.00 -name \{q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[0\]\} \{q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1763553960251 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{q_sys_inst\|enet_pll\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\]\} \{q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{q_sys_inst\|enet_pll\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\]\} \{q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1763553960251 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{q_sys_inst\|enet_pll\|sd1\|pll7\|inclk\[0\]\} -divide_by 50 -duty_cycle 50.00 -name \{q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[2\]\} \{q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[2\]\} " "create_generated_clock -source \{q_sys_inst\|enet_pll\|sd1\|pll7\|inclk\[0\]\} -divide_by 50 -duty_cycle 50.00 -name \{q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[2\]\} \{q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1763553960251 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{q_sys_inst\|enet_pll\|sd1\|pll7\|inclk\[0\]\} -phase 90.00 -duty_cycle 50.00 -name \{q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[3\]\} \{q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[3\]\} " "create_generated_clock -source \{q_sys_inst\|enet_pll\|sd1\|pll7\|inclk\[0\]\} -phase 90.00 -duty_cycle 50.00 -name \{q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[3\]\} \{q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1763553960251 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{q_sys_inst\|enet_pll\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -phase 90.00 -duty_cycle 50.00 -name \{q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[4\]\} \{q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[4\]\} " "create_generated_clock -source \{q_sys_inst\|enet_pll\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -phase 90.00 -duty_cycle 50.00 -name \{q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[4\]\} \{q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[4\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1763553960251 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 3 -duty_cycle 50.00 -name \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 3 -duty_cycle 50.00 -name \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1763553960251 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 3 -phase 90.00 -duty_cycle 50.00 -name \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 3 -phase 90.00 -duty_cycle 50.00 -name \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1763553960251 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 3 -phase 180.00 -duty_cycle 50.00 -name \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 3 -phase 180.00 -duty_cycle 50.00 -name \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1763553960251 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 3 -duty_cycle 50.00 -name \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 3 -duty_cycle 50.00 -name \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1763553960251 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763553960251 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "c10lp_rgmii.sdc 172 tx_clk_125 clock " "Ignored filter at c10lp_rgmii.sdc(172): tx_clk_125 could not be matched with a clock" {  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 172 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1763553960253 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "c10lp_rgmii.sdc 172 tx_clk_25 clock " "Ignored filter at c10lp_rgmii.sdc(172): tx_clk_25 could not be matched with a clock" {  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 172 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1763553960253 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "c10lp_rgmii.sdc 172 tx_clk_2p5 clock " "Ignored filter at c10lp_rgmii.sdc(172): tx_clk_2p5 could not be matched with a clock" {  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 172 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1763553960253 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "c10lp_rgmii.sdc 173 enet_rx_clk clock " "Ignored filter at c10lp_rgmii.sdc(173): enet_rx_clk could not be matched with a clock" {  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 173 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1763553960254 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_clock_groups c10lp_rgmii.sdc 170 Argument -group with value \[get_clocks \{tx_clk_125 tx_clk_25 tx_clk_2p5\}\] contains zero elements " "Assignment set_clock_groups is accepted but has some problems at c10lp_rgmii.sdc(170): Argument -group with value \[get_clocks \{tx_clk_125 tx_clk_25 tx_clk_2p5\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups \\\n    -exclusive \\\n    -group \[get_clocks \{tx_clk_125 tx_clk_25 tx_clk_2p5\}\] \\\n    -group \[get_clocks enet_rx_clk\] \\\n    -group \[get_clocks hbus_clk_50m\] " "set_clock_groups \\\n    -exclusive \\\n    -group \[get_clocks \{tx_clk_125 tx_clk_25 tx_clk_2p5\}\] \\\n    -group \[get_clocks enet_rx_clk\] \\\n    -group \[get_clocks hbus_clk_50m\]" {  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 170 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1763553960254 ""}  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 170 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1763553960254 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_clock_groups c10lp_rgmii.sdc 170 Argument -group with value \[get_clocks \{enet_rx_clk\}\] contains zero elements " "Assignment set_clock_groups is accepted but has some problems at c10lp_rgmii.sdc(170): Argument -group with value \[get_clocks \{enet_rx_clk\}\] contains zero elements" {  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 170 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1763553960254 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1763553960254 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "c10lp_rgmii.sdc 183 qspi_io\[*\] port " "Ignored filter at c10lp_rgmii.sdc(183): qspi_io\[*\] could not be matched with a port" {  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 183 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1763553960254 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay c10lp_rgmii.sdc 183 Argument <targets> is an empty collection " "Ignored set_output_delay at c10lp_rgmii.sdc(183): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\] \} -rise -min 6 \[get_ports \{qspi_io\[*\]\}\] " "set_output_delay -clock \{ q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\] \} -rise -min 6 \[get_ports \{qspi_io\[*\]\}\]" {  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 183 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1763553960254 ""}  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 183 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1763553960254 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "c10lp_rgmii.sdc 184 qspi_clk port " "Ignored filter at c10lp_rgmii.sdc(184): qspi_clk could not be matched with a port" {  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 184 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1763553960254 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay c10lp_rgmii.sdc 184 Argument <targets> is an empty collection " "Ignored set_output_delay at c10lp_rgmii.sdc(184): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\] \} -rise -min 6 \[get_ports \{qspi_clk\}\] " "set_output_delay -clock \{ q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\] \} -rise -min 6 \[get_ports \{qspi_clk\}\]" {  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 184 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1763553960254 ""}  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 184 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1763553960254 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "c10lp_rgmii.sdc 185 qspi_csn port " "Ignored filter at c10lp_rgmii.sdc(185): qspi_csn could not be matched with a port" {  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 185 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1763553960255 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay c10lp_rgmii.sdc 185 Argument <targets> is an empty collection " "Ignored set_output_delay at c10lp_rgmii.sdc(185): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\] \} -rise -min 6 \[get_ports \{qspi_csn\}\] " "set_output_delay -clock \{ q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\] \} -rise -min 6 \[get_ports \{qspi_csn\}\]" {  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 185 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1763553960255 ""}  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 185 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1763553960255 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay c10lp_rgmii.sdc 186 Argument <targets> is an empty collection " "Ignored set_input_delay at c10lp_rgmii.sdc(186): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay  -clock \{ q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\] \} -rise -min 5 \[get_ports \{qspi_io\[*\]\}\] " "set_input_delay  -clock \{ q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\] \} -rise -min 5 \[get_ports \{qspi_io\[*\]\}\]" {  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 186 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1763553960255 ""}  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 186 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1763553960255 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "c10lp_rgmii.sdc 189 fpga_resetn port " "Ignored filter at c10lp_rgmii.sdc(189): fpga_resetn could not be matched with a port" {  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 189 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1763553960255 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path c10lp_rgmii.sdc 189 Argument <from> is an empty collection " "Ignored set_false_path at c10lp_rgmii.sdc(189): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{fpga_resetn\}\]  " "set_false_path -from \[get_ports \{fpga_resetn\}\] " {  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 189 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1763553960255 ""}  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 189 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1763553960255 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "c10lp_rgmii.sdc 190 user_dipsw\[*\] port " "Ignored filter at c10lp_rgmii.sdc(190): user_dipsw\[*\] could not be matched with a port" {  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 190 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1763553960255 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path c10lp_rgmii.sdc 190 Argument <from> is an empty collection " "Ignored set_false_path at c10lp_rgmii.sdc(190): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{user_dipsw\[*\]\}\]  " "set_false_path -from \[get_ports \{user_dipsw\[*\]\}\] " {  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 190 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1763553960256 ""}  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 190 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1763553960256 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "c10lp_rgmii.sdc 195 enet_gtx_clk_ddio* clock or keeper or register or port or pin or cell or partition " "Ignored filter at c10lp_rgmii.sdc(195): enet_gtx_clk_ddio* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 195 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1763553960257 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path c10lp_rgmii.sdc 195 Argument <to> is not an object ID " "Ignored set_false_path at c10lp_rgmii.sdc(195): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{epcount\[19\]\} -to \{enet_gtx_clk_ddio*\} " "set_false_path -from \{epcount\[19\]\} -to \{enet_gtx_clk_ddio*\}" {  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 195 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1763553960257 ""}  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 195 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1763553960257 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "c10lp_rgmii.sdc 201 sld_signaltap:auto_signaltap_0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at c10lp_rgmii.sdc(201): sld_signaltap:auto_signaltap_0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 201 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1763553960261 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path c10lp_rgmii.sdc 201 Argument <to> is not an object ID " "Ignored set_false_path at c10lp_rgmii.sdc(201): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \{sld_signaltap:auto_signaltap_0\|*\} " "set_false_path -from * -to \{sld_signaltap:auto_signaltap_0\|*\}" {  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 201 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1763553960262 ""}  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 201 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1763553960262 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path c10lp_rgmii.sdc 202 Argument <from> is not an object ID " "Ignored set_false_path at c10lp_rgmii.sdc(202): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{sld_signaltap:auto_signaltap_0\|*\} -to * " "set_false_path -from \{sld_signaltap:auto_signaltap_0\|*\} -to *" {  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 202 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1763553960262 ""}  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 202 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1763553960262 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "c10lp_rgmii.sdc 207 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[4\] clock " "Ignored filter at c10lp_rgmii.sdc(207): q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[4\] could not be matched with a clock" {  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 207 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1763553960262 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path c10lp_rgmii.sdc 207 Argument <to> is an empty collection " "Ignored set_false_path at c10lp_rgmii.sdc(207): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \{hbus_clk_50m\}\] -to \[get_clocks \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] " "set_false_path -from \[get_clocks \{hbus_clk_50m\}\] -to \[get_clocks \{q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\]" {  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 207 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1763553960262 ""}  } { { "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" "" { Text "C:/vhdl/projetofinal/FPGAEncrypt/c10lp_rgmii.sdc" 207 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1763553960262 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/vhdl/projetofinal/fpgaencrypt/db/ip/q_sys/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'c:/vhdl/projetofinal/fpgaencrypt/db/ip/q_sys/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1763553960271 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/vhdl/projetofinal/fpgaencrypt/db/ip/q_sys/submodules/altera_eth_tse_mac.sdc " "Reading SDC File: 'c:/vhdl/projetofinal/fpgaencrypt/db/ip/q_sys/submodules/altera_eth_tse_mac.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1763553960284 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/vhdl/projetofinal/fpgaencrypt/db/ip/q_sys/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/vhdl/projetofinal/fpgaencrypt/db/ip/q_sys/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1763553960611 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/vhdl/projetofinal/fpgaencrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.sdc " "Reading SDC File: 'c:/vhdl/projetofinal/fpgaencrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1763553960640 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/vhdl/projetofinal/fpgaencrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top.sdc " "Reading SDC File: 'c:/vhdl/projetofinal/fpgaencrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1763553960671 ""}
{ "Warning" "WSTA_DERIVE_PLL_CLOCKS_WAS_CALLED_AGAIN" "" "derive_pll_clocks was called multiple times with different options. Repeated calls to derive_pll_clocks do not modify existing clocks." {  } {  } 0 332189 "derive_pll_clocks was called multiple times with different options. Repeated calls to derive_pll_clocks do not modify existing clocks." 0 0 "Timing Analyzer" 0 -1 1763553960672 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "6.666666666666667 ns 6.666 ns " "Time value \"6.666666666666667 ns\" truncated to \"6.666 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Timing Analyzer" 0 -1 1763553960672 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "6.666666666666667 ns 6.666 ns " "Time value \"6.666666666666667 ns\" truncated to \"6.666 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Timing Analyzer" 0 -1 1763553960672 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1763553960672 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "6.666666666666667 ns 6.666 ns " "Time value \"6.666666666666667 ns\" truncated to \"6.666 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Timing Analyzer" 0 -1 1763553960681 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "6.666666666666667 ns 6.666 ns " "Time value \"6.666666666666667 ns\" truncated to \"6.666 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Timing Analyzer" 0 -1 1763553960681 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|U_CLK0\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|U_CLK0\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763553960828 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|U_RWDS\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|U_RWDS\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763553960828 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1763553960828 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input altera_reserved_tdi falling altera_reserved_tck fall min " "Port \"altera_reserved_tdi\" relative to the falling edge of clock \"altera_reserved_tck\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1763553960847 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input altera_reserved_tdi falling altera_reserved_tck rise min " "Port \"altera_reserved_tdi\" relative to the falling edge of clock \"altera_reserved_tck\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1763553960847 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input altera_reserved_tms falling altera_reserved_tck fall min " "Port \"altera_reserved_tms\" relative to the falling edge of clock \"altera_reserved_tck\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1763553960847 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input altera_reserved_tms falling altera_reserved_tck rise min " "Port \"altera_reserved_tms\" relative to the falling edge of clock \"altera_reserved_tck\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1763553960847 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763553960880 ""}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "enet_tx_clk_2m5 enet_tx_clk " "No paths exist between clock target \"enet_tx_clk\" of clock \"enet_tx_clk_2m5\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "Timing Analyzer" 0 -1 1763553960894 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1763553960973 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 100C Model" 0 0 "Timing Analyzer" 0 0 1763553960994 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1763553961164 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1763553961164 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.301 " "Worst-case setup slack is -0.301" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553961166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553961166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.301              -0.301 clkout0  " "   -0.301              -0.301 clkout0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553961166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.681               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.681               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553961166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.820               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.820               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553961166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.831               0.000 enet_tx_clk_125m  " "    0.831               0.000 enet_tx_clk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553961166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.131               0.000 enet_rx_clk_125m  " "    1.131               0.000 enet_rx_clk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553961166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.165               0.000 rds_clk0  " "    1.165               0.000 rds_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553961166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.171               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.171               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553961166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.432               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    1.432               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553961166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.870               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[0\]  " "    1.870               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553961166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.510               0.000 altera_reserved_tck  " "    3.510               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553961166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.079               0.000 enet_tx_clk_25m  " "    8.079               0.000 enet_tx_clk_25m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553961166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.131               0.000 enet_rx_clk_25m  " "    9.131               0.000 enet_rx_clk_25m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553961166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.219               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\]  " "   11.219               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553961166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.736               0.000 hbus_clk_50m  " "   16.736               0.000 hbus_clk_50m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553961166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.954               0.000 c10_clk50m  " "   18.954               0.000 c10_clk50m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553961166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   92.048               0.000 enet_tx_clk_2m5  " "   92.048               0.000 enet_tx_clk_2m5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553961166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   99.131               0.000 enet_rx_clk_2m5  " "   99.131               0.000 enet_rx_clk_2m5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553961166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   99.818               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[2\]  " "   99.818               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553961166 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763553961166 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.254 " "Worst-case hold slack is 0.254" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553961185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553961185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.254               0.000 enet_tx_clk_125m  " "    0.254               0.000 enet_tx_clk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553961185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.257               0.000 rds_clk0  " "    0.257               0.000 rds_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553961185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.342               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553961185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.346               0.000 enet_rx_clk_125m  " "    0.346               0.000 enet_rx_clk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553961185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.346               0.000 enet_rx_clk_25m  " "    0.346               0.000 enet_rx_clk_25m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553961185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.346               0.000 enet_rx_clk_2m5  " "    0.346               0.000 enet_rx_clk_2m5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553961185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.398               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\]  " "    0.398               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553961185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[0\]  " "    0.403               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553961185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[2\]  " "    0.403               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553961185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 altera_reserved_tck  " "    0.416               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553961185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417               0.000 hbus_clk_50m  " "    0.417               0.000 hbus_clk_50m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553961185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.418               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.418               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553961185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.438               0.000 clkout0  " "    0.438               0.000 clkout0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553961185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.441               0.000 c10_clk50m  " "    0.441               0.000 c10_clk50m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553961185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.181               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    2.181               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553961185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.975               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    4.975               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553961185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.973               0.000 enet_tx_clk_25m  " "    8.973               0.000 enet_tx_clk_25m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553961185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  104.942               0.000 enet_tx_clk_2m5  " "  104.942               0.000 enet_tx_clk_2m5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553961185 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763553961185 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.224 " "Worst-case recovery slack is 0.224" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553961199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553961199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.224               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.224               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553961199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.652               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.652               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553961199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.681               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[0\]  " "    3.681               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553961199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.879               0.000 enet_rx_clk_125m  " "    3.879               0.000 enet_rx_clk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553961199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.259               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    6.259               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553961199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.241               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\]  " "   17.241               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553961199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.350               0.000 altera_reserved_tck  " "   18.350               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553961199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.879               0.000 enet_rx_clk_25m  " "   35.879               0.000 enet_rx_clk_25m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553961199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.302               0.000 enet_rx_clk_2m5  " "   96.302               0.000 enet_rx_clk_2m5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553961199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.571               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[2\]  " "   96.571               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553961199 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763553961199 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.017 " "Worst-case removal slack is 1.017" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553961211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553961211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.017               0.000 altera_reserved_tck  " "    1.017               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553961211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.027               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    1.027               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553961211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.028               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\]  " "    1.028               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553961211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.063               0.000 enet_rx_clk_125m  " "    1.063               0.000 enet_rx_clk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553961211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.063               0.000 enet_rx_clk_25m  " "    1.063               0.000 enet_rx_clk_25m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553961211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.063               0.000 enet_rx_clk_2m5  " "    1.063               0.000 enet_rx_clk_2m5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553961211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.381               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[0\]  " "    1.381               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553961211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.381               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[2\]  " "    1.381               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553961211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.445               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.445               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553961211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.480               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    5.480               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553961211 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763553961211 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.666 " "Worst-case minimum pulse width slack is 2.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553961237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553961237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.666               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    2.666               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553961237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.666               0.000 rds_clk0  " "    2.666               0.000 rds_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553961237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.956               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.956               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553961237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.147               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    3.147               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553961237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.158               0.000 clkout0  " "    3.158               0.000 clkout0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553961237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.507               0.000 enet_rx_clk_125m  " "    3.507               0.000 enet_rx_clk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553961237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.631               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[0\]  " "    3.631               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553961237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.790               0.000 enet_tx_clk_125m  " "    3.790               0.000 enet_tx_clk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553961237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.805               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[3\]  " "    3.805               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553961237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.812               0.000 enet_clk_125m  " "    3.812               0.000 enet_clk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553961237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.228               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    6.228               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553961237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.635               0.000 c10_clk50m  " "    9.635               0.000 c10_clk50m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553961237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.637               0.000 hbus_clk_50m  " "    9.637               0.000 hbus_clk_50m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553961237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.685               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\]  " "    9.685               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553961237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.507               0.000 enet_rx_clk_25m  " "   19.507               0.000 enet_rx_clk_25m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553961237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.803               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[4\]  " "   19.803               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553961237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.870               0.000 enet_tx_clk_25m  " "   19.870               0.000 enet_tx_clk_25m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553961237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.448               0.000 altera_reserved_tck  " "   20.448               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553961237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  199.507               0.000 enet_rx_clk_2m5  " "  199.507               0.000 enet_rx_clk_2m5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553961237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  199.659               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[2\]  " "  199.659               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553961237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  200.000               0.000 enet_tx_clk_2m5  " "  200.000               0.000 enet_tx_clk_2m5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553961237 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763553961237 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Worst-case slack is 4.691 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \" " "Worst-case slack is 4.691 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \"" {  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763553961245 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Worst-case slack is 4.919 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \" " "Worst-case slack is 4.919 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \"" {  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763553961246 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Worst-case slack is 5.304 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \" " "Worst-case slack is 5.304 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \"" {  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763553961246 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Worst-case slack is 5.930 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_toggle q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_buffer\[*\]\}\] -to \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|out_data_buffer\[*\]\}\] 7.500 \" " "Worst-case slack is 5.930 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_toggle q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_buffer\[*\]\}\] -to \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|out_data_buffer\[*\]\}\] 7.500 \"" {  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763553961246 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Worst-case slack is 5.971 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_toggle q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_buffer\[*\]\}\] -to \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|out_data_buffer\[*\]\}\] 7.500 \" " "Worst-case slack is 5.971 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_toggle q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_buffer\[*\]\}\] -to \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|out_data_buffer\[*\]\}\] 7.500 \"" {  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763553961246 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Worst-case slack is 6.073 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_toggle q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_buffer\[*\]\}\] -to \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|out_data_buffer\[*\]\}\] 7.500 \" " "Worst-case slack is 6.073 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_toggle q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_buffer\[*\]\}\] -to \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|out_data_buffer\[*\]\}\] 7.500 \"" {  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763553961246 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Worst-case slack is 6.150 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_toggle q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_buffer\[*\]\}\] -to \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|out_data_buffer\[*\]\}\] 7.500 \" " "Worst-case slack is 6.150 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_toggle q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_buffer\[*\]\}\] -to \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|out_data_buffer\[*\]\}\] 7.500 \"" {  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763553961246 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Worst-case slack is 6.152 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_toggle q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_buffer\[*\]\}\] -to \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|out_data_buffer\[*\]\}\] 7.500 \" " "Worst-case slack is 6.152 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_toggle q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_buffer\[*\]\}\] -to \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|out_data_buffer\[*\]\}\] 7.500 \"" {  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763553961246 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Worst-case slack is 6.396 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_toggle q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_buffer\[*\]\}\] -to \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|out_data_buffer\[*\]\}\] 7.500 \" " "Worst-case slack is 6.396 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_toggle q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_buffer\[*\]\}\] -to \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|out_data_buffer\[*\]\}\] 7.500 \"" {  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763553961246 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Worst-case slack is 6.540 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \" " "Worst-case slack is 6.540 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \"" {  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763553961246 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Worst-case slack is 6.559 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \" " "Worst-case slack is 6.559 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \"" {  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763553961246 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Worst-case slack is 6.642 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \" " "Worst-case slack is 6.642 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \"" {  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763553961246 ""}
{ "Info" "ISTA_REPORT_NET_DELAY_INFO" "Slow 1200mV 100C Model Net Delay Summary " "Slow 1200mV 100C Model Net Delay Summary" { { "Info" "ISTA_REPORT_NET_DELAY_INFO" " " "" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553961251 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "         Name  Slack    Req Actual            From              To Type  " "         Name  Slack    Req Actual            From              To Type " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553961251 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "============= ====== ====== ====== =============== =============== ====  " "============= ====== ====== ====== =============== =============== ==== " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553961251 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "set_net_delay  2.234  6.000  3.766 \[get_pins -compatibility_mode \{*\|q\}\] " "set_net_delay  2.234  6.000  3.766 \[get_pins -compatibility_mode \{*\|q\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553961251 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " \[get_registers \{*altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1\}\] " " \[get_registers \{*altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553961251 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "                                                                    max  " "                                                                    max " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553961251 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " " "" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553961251 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "set_net_delay  2.466  4.000  1.534 \[get_pins -compatibility_mode \{*altera_tse_clock_crosser:*\|in_data_buffer\[*\]\|q\}\] " "set_net_delay  2.466  4.000  1.534 \[get_pins -compatibility_mode \{*altera_tse_clock_crosser:*\|in_data_buffer\[*\]\|q\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553961251 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "  \[get_registers \{*altera_tse_clock_crosser:*\|out_data_buffer\[*\]\}\]  max  " "  \[get_registers \{*altera_tse_clock_crosser:*\|out_data_buffer\[*\]\}\]  max " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553961251 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " " "" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553961251 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "set_net_delay  4.539  6.000  1.461 \[get_pins -compatibility_mode \{*altera_tse_clock_crosser:*\|out_data_toggle_flopped\|q\}\] " "set_net_delay  4.539  6.000  1.461 \[get_pins -compatibility_mode \{*altera_tse_clock_crosser:*\|out_data_toggle_flopped\|q\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553961251 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " \[get_registers \{*altera_tse_clock_crosser:*\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] " " \[get_registers \{*altera_tse_clock_crosser:*\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553961251 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "                                                                    max  " "                                                                    max " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553961251 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " " "" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553961251 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "set_net_delay  4.647  6.000  1.353 \[get_pins -compatibility_mode \{*altera_tse_clock_crosser:*\|in_data_toggle\|q\}\] " "set_net_delay  4.647  6.000  1.353 \[get_pins -compatibility_mode \{*altera_tse_clock_crosser:*\|in_data_toggle\|q\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553961251 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " \[get_registers \{*altera_tse_clock_crosser:*\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] " " \[get_registers \{*altera_tse_clock_crosser:*\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553961251 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "                                                                    max  " "                                                                    max " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553961251 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " " "" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553961251 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "set_net_delay  4.682  6.000  1.318 \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q\}\] " "set_net_delay  4.682  6.000  1.318 \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553961251 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] " " \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553961251 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "                                                                    max  " "                                                                    max " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553961251 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " " "" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553961251 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "set_net_delay  4.766  6.000  1.234 \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\] " "set_net_delay  4.766  6.000  1.234 \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553961251 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] " " \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553961251 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "                                                                    max  " "                                                                    max " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553961251 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " " "" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553961251 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "set_net_delay  4.808  6.000  1.192 \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q\}\] " "set_net_delay  4.808  6.000  1.192 \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553961251 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] " " \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553961251 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "                                                                    max  " "                                                                    max " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553961251 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " " "" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553961251 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "set_net_delay  4.829  6.000  1.171 \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\] " "set_net_delay  4.829  6.000  1.171 \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553961251 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] " " \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553961251 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "                                                                    max  " "                                                                    max " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553961251 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " " "" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553961251 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "set_net_delay  4.929  6.000  1.071 \[get_pins -compatibility_mode \{*altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\|q\}\] " "set_net_delay  4.929  6.000  1.071 \[get_pins -compatibility_mode \{*altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\|q\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553961251 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " \[get_registers \{*altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] " " \[get_registers \{*altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553961251 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "                                                                    max  " "                                                                    max " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553961251 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " " "" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553961251 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "set_net_delay  5.078  6.000  0.922 \[get_pins -compatibility_mode \{*altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\] " "set_net_delay  5.078  6.000  0.922 \[get_pins -compatibility_mode \{*altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553961251 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " \[get_registers \{*altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] " " \[get_registers \{*altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553961251 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "                                                                    max  " "                                                                    max " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553961251 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " " "" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553961251 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "set_net_delay  5.959 10.666  4.707 \[get_registers *\] " "set_net_delay  5.959 10.666  4.707 \[get_registers *\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553961251 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " \[get_registers \{*altera_avalon_st_clock_crosser:*\|altera_std_synchronizer_nocut:*\|din_s1\}\] " " \[get_registers \{*altera_avalon_st_clock_crosser:*\|altera_std_synchronizer_nocut:*\|din_s1\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553961251 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "                                                                    max  " "                                                                    max " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553961251 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " " "" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553961251 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "set_net_delay  6.654 10.666  4.012 \[get_registers \{*altera_avalon_st_clock_crosser:*\|in_data_buffer*\}\] " "set_net_delay  6.654 10.666  4.012 \[get_registers \{*altera_avalon_st_clock_crosser:*\|in_data_buffer*\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553961251 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " \[get_registers \{*altera_avalon_st_clock_crosser:*\|out_data_buffer*\}\] " " \[get_registers \{*altera_avalon_st_clock_crosser:*\|out_data_buffer*\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553961251 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "                                                                    max  " "                                                                    max " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553961251 ""}  } {  } 0 332163 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763553961251 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 464 synchronizer chains. " "Report Metastability: Found 464 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763553961795 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 464 " "Number of Synchronizer Chains Found: 464" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763553961795 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763553961795 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.560 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.560" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763553961795 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 8.284 ns " "Worst Case Available Settling Time: 8.284 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763553961795 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763553961795 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763553961795 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763553961795 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763553961795 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1763553961809 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1763553961839 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1763553962979 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|U_CLK0\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|U_CLK0\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763553963566 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|U_RWDS\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|U_RWDS\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763553963566 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1763553963566 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763553963569 ""}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "enet_tx_clk_2m5 enet_tx_clk " "No paths exist between clock target \"enet_tx_clk\" of clock \"enet_tx_clk_2m5\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "Timing Analyzer" 0 -1 1763553963583 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1763553963798 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1763553963798 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.115 " "Worst-case setup slack is -0.115" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553963805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553963805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.115              -0.115 clkout0  " "   -0.115              -0.115 clkout0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553963805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.835               0.000 enet_tx_clk_125m  " "    0.835               0.000 enet_tx_clk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553963805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.947               0.000 rds_clk0  " "    0.947               0.000 rds_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553963805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.959               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.959               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553963805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.053               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.053               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553963805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.072               0.000 enet_rx_clk_125m  " "    1.072               0.000 enet_rx_clk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553963805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.665               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.665               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553963805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.454               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    2.454               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553963805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.571               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[0\]  " "    2.571               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553963805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.547               0.000 altera_reserved_tck  " "    4.547               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553963805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.202               0.000 enet_tx_clk_25m  " "    8.202               0.000 enet_tx_clk_25m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553963805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.072               0.000 enet_rx_clk_25m  " "    9.072               0.000 enet_rx_clk_25m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553963805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.779               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\]  " "   11.779               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553963805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.100               0.000 hbus_clk_50m  " "   17.100               0.000 hbus_clk_50m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553963805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.051               0.000 c10_clk50m  " "   19.051               0.000 c10_clk50m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553963805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   92.756               0.000 enet_tx_clk_2m5  " "   92.756               0.000 enet_tx_clk_2m5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553963805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   99.072               0.000 enet_rx_clk_2m5  " "   99.072               0.000 enet_rx_clk_2m5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553963805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   99.796               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[2\]  " "   99.796               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553963805 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763553963805 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.291 " "Worst-case hold slack is 0.291" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553963826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553963826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.291               0.000 enet_tx_clk_125m  " "    0.291               0.000 enet_tx_clk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553963826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.329               0.000 rds_clk0  " "    0.329               0.000 rds_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553963826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.344               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\]  " "    0.344               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553963826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.345               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.345               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553963826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.350               0.000 enet_rx_clk_125m  " "    0.350               0.000 enet_rx_clk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553963826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.350               0.000 enet_rx_clk_25m  " "    0.350               0.000 enet_rx_clk_25m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553963826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.350               0.000 enet_rx_clk_2m5  " "    0.350               0.000 enet_rx_clk_2m5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553963826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[0\]  " "    0.358               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553963826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[2\]  " "    0.358               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553963826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362               0.000 altera_reserved_tck  " "    0.362               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553963826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362               0.000 hbus_clk_50m  " "    0.362               0.000 hbus_clk_50m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553963826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.362               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553963826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405               0.000 c10_clk50m  " "    0.405               0.000 c10_clk50m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553963826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 clkout0  " "    0.453               0.000 clkout0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553963826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.149               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    2.149               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553963826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.791               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    4.791               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553963826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.961               0.000 enet_tx_clk_25m  " "    8.961               0.000 enet_tx_clk_25m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553963826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  104.352               0.000 enet_tx_clk_2m5  " "  104.352               0.000 enet_tx_clk_2m5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553963826 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763553963826 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.490 " "Worst-case recovery slack is 0.490" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553963844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553963844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.490               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.490               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553963844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.905               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.905               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553963844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.146               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[0\]  " "    4.146               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553963844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.213               0.000 enet_rx_clk_125m  " "    4.213               0.000 enet_rx_clk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553963844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.886               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    6.886               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553963844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.510               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\]  " "   17.510               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553963844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.708               0.000 altera_reserved_tck  " "   18.708               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553963844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.213               0.000 enet_rx_clk_25m  " "   36.213               0.000 enet_rx_clk_25m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553963844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.591               0.000 enet_rx_clk_2m5  " "   96.591               0.000 enet_rx_clk_2m5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553963844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.845               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[2\]  " "   96.845               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553963844 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763553963844 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.914 " "Worst-case removal slack is 0.914" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553963866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553963866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.914               0.000 altera_reserved_tck  " "    0.914               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553963866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.930               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\]  " "    0.930               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553963866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.930               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.930               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553963866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.966               0.000 enet_rx_clk_125m  " "    0.966               0.000 enet_rx_clk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553963866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.966               0.000 enet_rx_clk_25m  " "    0.966               0.000 enet_rx_clk_25m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553963866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.966               0.000 enet_rx_clk_2m5  " "    0.966               0.000 enet_rx_clk_2m5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553963866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.220               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[0\]  " "    1.220               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553963866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.220               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[2\]  " "    1.220               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553963866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.303               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.303               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553963866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.259               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    5.259               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553963866 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763553963866 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.666 " "Worst-case minimum pulse width slack is 2.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553963897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553963897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.666               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    2.666               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553963897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.666               0.000 rds_clk0  " "    2.666               0.000 rds_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553963897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.010               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.010               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553963897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.146               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    3.146               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553963897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.158               0.000 clkout0  " "    3.158               0.000 clkout0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553963897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.512               0.000 enet_rx_clk_125m  " "    3.512               0.000 enet_rx_clk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553963897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.593               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[0\]  " "    3.593               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553963897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.790               0.000 enet_tx_clk_125m  " "    3.790               0.000 enet_tx_clk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553963897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.790               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[3\]  " "    3.790               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553963897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.797               0.000 enet_clk_125m  " "    3.797               0.000 enet_clk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553963897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.266               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    6.266               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553963897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.646               0.000 hbus_clk_50m  " "    9.646               0.000 hbus_clk_50m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553963897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.647               0.000 c10_clk50m  " "    9.647               0.000 c10_clk50m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553963897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.736               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\]  " "    9.736               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553963897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.512               0.000 enet_rx_clk_25m  " "   19.512               0.000 enet_rx_clk_25m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553963897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.776               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[4\]  " "   19.776               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553963897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.834               0.000 enet_tx_clk_25m  " "   19.834               0.000 enet_tx_clk_25m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553963897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.372               0.000 altera_reserved_tck  " "   20.372               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553963897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  199.512               0.000 enet_rx_clk_2m5  " "  199.512               0.000 enet_rx_clk_2m5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553963897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  199.672               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[2\]  " "  199.672               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553963897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  200.000               0.000 enet_tx_clk_2m5  " "  200.000               0.000 enet_tx_clk_2m5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553963897 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763553963897 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Worst-case slack is 5.001 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \" " "Worst-case slack is 5.001 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \"" {  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763553963911 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Worst-case slack is 5.189 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \" " "Worst-case slack is 5.189 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \"" {  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763553963911 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Worst-case slack is 5.568 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \" " "Worst-case slack is 5.568 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \"" {  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763553963911 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Worst-case slack is 6.037 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_toggle q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_buffer\[*\]\}\] -to \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|out_data_buffer\[*\]\}\] 7.500 \" " "Worst-case slack is 6.037 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_toggle q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_buffer\[*\]\}\] -to \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|out_data_buffer\[*\]\}\] 7.500 \"" {  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763553963911 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Worst-case slack is 6.115 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_toggle q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_buffer\[*\]\}\] -to \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|out_data_buffer\[*\]\}\] 7.500 \" " "Worst-case slack is 6.115 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_toggle q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_buffer\[*\]\}\] -to \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|out_data_buffer\[*\]\}\] 7.500 \"" {  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763553963912 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Worst-case slack is 6.204 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_toggle q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_buffer\[*\]\}\] -to \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|out_data_buffer\[*\]\}\] 7.500 \" " "Worst-case slack is 6.204 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_toggle q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_buffer\[*\]\}\] -to \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|out_data_buffer\[*\]\}\] 7.500 \"" {  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763553963912 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Worst-case slack is 6.293 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_toggle q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_buffer\[*\]\}\] -to \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|out_data_buffer\[*\]\}\] 7.500 \" " "Worst-case slack is 6.293 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_toggle q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_buffer\[*\]\}\] -to \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|out_data_buffer\[*\]\}\] 7.500 \"" {  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763553963912 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Worst-case slack is 6.296 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_toggle q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_buffer\[*\]\}\] -to \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|out_data_buffer\[*\]\}\] 7.500 \" " "Worst-case slack is 6.296 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_toggle q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_buffer\[*\]\}\] -to \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|out_data_buffer\[*\]\}\] 7.500 \"" {  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763553963912 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Worst-case slack is 6.536 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_toggle q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_buffer\[*\]\}\] -to \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|out_data_buffer\[*\]\}\] 7.500 \" " "Worst-case slack is 6.536 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_toggle q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_buffer\[*\]\}\] -to \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|out_data_buffer\[*\]\}\] 7.500 \"" {  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763553963912 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Worst-case slack is 6.631 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \" " "Worst-case slack is 6.631 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \"" {  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763553963912 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Worst-case slack is 6.667 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \" " "Worst-case slack is 6.667 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \"" {  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763553963912 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Worst-case slack is 6.715 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \" " "Worst-case slack is 6.715 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \"" {  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763553963912 ""}
{ "Info" "ISTA_REPORT_NET_DELAY_INFO" "Slow 1200mV 0C Model Net Delay Summary " "Slow 1200mV 0C Model Net Delay Summary" { { "Info" "ISTA_REPORT_NET_DELAY_INFO" " " "" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553963923 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "         Name  Slack    Req Actual            From              To Type  " "         Name  Slack    Req Actual            From              To Type " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553963923 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "============= ====== ====== ====== =============== =============== ====  " "============= ====== ====== ====== =============== =============== ==== " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553963923 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "set_net_delay  2.530  6.000  3.470 \[get_pins -compatibility_mode \{*\|q\}\] " "set_net_delay  2.530  6.000  3.470 \[get_pins -compatibility_mode \{*\|q\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553963923 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " \[get_registers \{*altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1\}\] " " \[get_registers \{*altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553963923 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "                                                                    max  " "                                                                    max " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553963923 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " " "" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553963923 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "set_net_delay  2.618  4.000  1.382 \[get_pins -compatibility_mode \{*altera_tse_clock_crosser:*\|in_data_buffer\[*\]\|q\}\] " "set_net_delay  2.618  4.000  1.382 \[get_pins -compatibility_mode \{*altera_tse_clock_crosser:*\|in_data_buffer\[*\]\|q\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553963923 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "  \[get_registers \{*altera_tse_clock_crosser:*\|out_data_buffer\[*\]\}\]  max  " "  \[get_registers \{*altera_tse_clock_crosser:*\|out_data_buffer\[*\]\}\]  max " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553963923 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " " "" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553963923 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "set_net_delay  4.685  6.000  1.315 \[get_pins -compatibility_mode \{*altera_tse_clock_crosser:*\|out_data_toggle_flopped\|q\}\] " "set_net_delay  4.685  6.000  1.315 \[get_pins -compatibility_mode \{*altera_tse_clock_crosser:*\|out_data_toggle_flopped\|q\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553963923 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " \[get_registers \{*altera_tse_clock_crosser:*\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] " " \[get_registers \{*altera_tse_clock_crosser:*\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553963923 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "                                                                    max  " "                                                                    max " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553963923 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " " "" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553963923 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "set_net_delay  4.791  6.000  1.209 \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q\}\] " "set_net_delay  4.791  6.000  1.209 \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553963923 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] " " \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553963923 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "                                                                    max  " "                                                                    max " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553963923 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " " "" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553963923 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "set_net_delay  4.801  6.000  1.199 \[get_pins -compatibility_mode \{*altera_tse_clock_crosser:*\|in_data_toggle\|q\}\] " "set_net_delay  4.801  6.000  1.199 \[get_pins -compatibility_mode \{*altera_tse_clock_crosser:*\|in_data_toggle\|q\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553963923 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " \[get_registers \{*altera_tse_clock_crosser:*\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] " " \[get_registers \{*altera_tse_clock_crosser:*\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553963923 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "                                                                    max  " "                                                                    max " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553963923 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " " "" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553963923 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "set_net_delay  4.909  6.000  1.091 \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\] " "set_net_delay  4.909  6.000  1.091 \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553963923 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] " " \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553963923 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "                                                                    max  " "                                                                    max " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553963923 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " " "" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553963923 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "set_net_delay  4.932  6.000  1.068 \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q\}\] " "set_net_delay  4.932  6.000  1.068 \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553963923 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] " " \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553963923 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "                                                                    max  " "                                                                    max " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553963923 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " " "" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553963923 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "set_net_delay  4.947  6.000  1.053 \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\] " "set_net_delay  4.947  6.000  1.053 \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553963923 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] " " \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553963923 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "                                                                    max  " "                                                                    max " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553963923 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " " "" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553963923 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "set_net_delay  5.043  6.000  0.957 \[get_pins -compatibility_mode \{*altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\|q\}\] " "set_net_delay  5.043  6.000  0.957 \[get_pins -compatibility_mode \{*altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\|q\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553963923 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " \[get_registers \{*altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] " " \[get_registers \{*altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553963923 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "                                                                    max  " "                                                                    max " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553963923 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " " "" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553963923 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "set_net_delay  5.175  6.000  0.825 \[get_pins -compatibility_mode \{*altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\] " "set_net_delay  5.175  6.000  0.825 \[get_pins -compatibility_mode \{*altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553963923 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " \[get_registers \{*altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] " " \[get_registers \{*altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553963923 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "                                                                    max  " "                                                                    max " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553963923 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " " "" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553963923 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "set_net_delay  6.304 10.666  4.362 \[get_registers *\] " "set_net_delay  6.304 10.666  4.362 \[get_registers *\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553963923 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " \[get_registers \{*altera_avalon_st_clock_crosser:*\|altera_std_synchronizer_nocut:*\|din_s1\}\] " " \[get_registers \{*altera_avalon_st_clock_crosser:*\|altera_std_synchronizer_nocut:*\|din_s1\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553963923 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "                                                                    max  " "                                                                    max " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553963923 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " " "" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553963923 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "set_net_delay  7.064 10.666  3.602 \[get_registers \{*altera_avalon_st_clock_crosser:*\|in_data_buffer*\}\] " "set_net_delay  7.064 10.666  3.602 \[get_registers \{*altera_avalon_st_clock_crosser:*\|in_data_buffer*\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553963923 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " \[get_registers \{*altera_avalon_st_clock_crosser:*\|out_data_buffer*\}\] " " \[get_registers \{*altera_avalon_st_clock_crosser:*\|out_data_buffer*\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553963923 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "                                                                    max  " "                                                                    max " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553963923 ""}  } {  } 0 332163 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763553963923 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 464 synchronizer chains. " "Report Metastability: Found 464 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763553964723 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 464 " "Number of Synchronizer Chains Found: 464" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763553964723 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763553964723 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.560 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.560" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763553964723 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 8.726 ns " "Worst Case Available Settling Time: 8.726 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763553964723 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763553964723 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763553964723 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763553964723 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763553964723 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1763553964747 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|U_CLK0\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|U_CLK0\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763553965171 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|U_RWDS\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|U_RWDS\|ALTDDIO_OUT_component\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763553965171 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1763553965171 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763553965174 ""}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "enet_tx_clk_2m5 enet_tx_clk " "No paths exist between clock target \"enet_tx_clk\" of clock \"enet_tx_clk_2m5\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "Timing Analyzer" 0 -1 1763553965188 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.240 " "Worst-case setup slack is 0.240" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553965299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553965299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.240               0.000 rds_clk0  " "    0.240               0.000 rds_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553965299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.490               0.000 enet_rx_clk_125m  " "    0.490               0.000 enet_rx_clk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553965299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.554               0.000 clkout0  " "    0.554               0.000 clkout0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553965299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.883               0.000 enet_tx_clk_125m  " "    0.883               0.000 enet_tx_clk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553965299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.971               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    1.971               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553965299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.996               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.996               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553965299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.160               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.160               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553965299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.909               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[0\]  " "    4.909               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553965299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.261               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    7.261               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553965299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.456               0.000 enet_tx_clk_25m  " "    8.456               0.000 enet_tx_clk_25m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553965299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.490               0.000 enet_rx_clk_25m  " "    8.490               0.000 enet_rx_clk_25m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553965299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.078               0.000 altera_reserved_tck  " "    9.078               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553965299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.921               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\]  " "   15.921               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553965299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.420               0.000 hbus_clk_50m  " "   18.420               0.000 hbus_clk_50m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553965299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.512               0.000 c10_clk50m  " "   19.512               0.000 c10_clk50m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553965299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.357               0.000 enet_tx_clk_2m5  " "   95.357               0.000 enet_tx_clk_2m5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553965299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.490               0.000 enet_rx_clk_2m5  " "   98.490               0.000 enet_rx_clk_2m5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553965299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   99.726               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[2\]  " "   99.726               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553965299 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763553965299 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.140 " "Worst-case hold slack is 0.140" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553965337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553965337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.140               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.140               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553965337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.141               0.000 enet_rx_clk_125m  " "    0.141               0.000 enet_rx_clk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553965337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.141               0.000 enet_rx_clk_25m  " "    0.141               0.000 enet_rx_clk_25m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553965337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.141               0.000 enet_rx_clk_2m5  " "    0.141               0.000 enet_rx_clk_2m5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553965337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 rds_clk0  " "    0.147               0.000 rds_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553965337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\]  " "    0.178               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553965337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 altera_reserved_tck  " "    0.186               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553965337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 hbus_clk_50m  " "    0.186               0.000 hbus_clk_50m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553965337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[0\]  " "    0.186               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553965337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[2\]  " "    0.186               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553965337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.187               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553965337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.194               0.000 c10_clk50m  " "    0.194               0.000 c10_clk50m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553965337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.545               0.000 clkout0  " "    0.545               0.000 clkout0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553965337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.640               0.000 enet_tx_clk_125m  " "    0.640               0.000 enet_tx_clk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553965337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.839               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.839               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553965337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.095               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    4.095               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553965337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.023               0.000 enet_tx_clk_25m  " "    9.023               0.000 enet_tx_clk_25m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553965337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  102.035               0.000 enet_tx_clk_2m5  " "  102.035               0.000 enet_tx_clk_2m5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553965337 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763553965337 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 1.757 " "Worst-case recovery slack is 1.757" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553965369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553965369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.757               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    1.757               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553965369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.142               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    5.142               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553965369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.757               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[0\]  " "    5.757               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553965369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.814               0.000 enet_rx_clk_125m  " "    5.814               0.000 enet_rx_clk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553965369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.568               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    9.568               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553965369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.597               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\]  " "   18.597               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553965369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.884               0.000 altera_reserved_tck  " "   19.884               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553965369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.814               0.000 enet_rx_clk_25m  " "   37.814               0.000 enet_rx_clk_25m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553965369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.013               0.000 enet_rx_clk_2m5  " "   98.013               0.000 enet_rx_clk_2m5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553965369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.145               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[2\]  " "   98.145               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553965369 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763553965369 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.485 " "Worst-case removal slack is 0.485" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553965395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553965395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\]  " "    0.485               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553965395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.487               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.487               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553965395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.494               0.000 altera_reserved_tck  " "    0.494               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553965395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.503               0.000 enet_rx_clk_125m  " "    0.503               0.000 enet_rx_clk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553965395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.503               0.000 enet_rx_clk_25m  " "    0.503               0.000 enet_rx_clk_25m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553965395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.503               0.000 enet_rx_clk_2m5  " "    0.503               0.000 enet_rx_clk_2m5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553965395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.637               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[0\]  " "    0.637               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553965395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.637               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[2\]  " "    0.637               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553965395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.672               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.672               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553965395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.348               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    4.348               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553965395 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763553965395 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.666 " "Worst-case minimum pulse width slack is 2.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553965431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553965431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.666               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    2.666               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553965431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.666               0.000 rds_clk0  " "    2.666               0.000 rds_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553965431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.066               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.066               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553965431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.142               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    3.142               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553965431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.180               0.000 enet_rx_clk_125m  " "    3.180               0.000 enet_rx_clk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553965431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.329               0.000 clkout0  " "    3.329               0.000 clkout0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553965431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.416               0.000 enet_clk_125m  " "    3.416               0.000 enet_clk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553965431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.695               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[0\]  " "    3.695               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553965431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.753               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[3\]  " "    3.753               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553965431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.976               0.000 enet_tx_clk_125m  " "    3.976               0.000 enet_tx_clk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553965431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.387               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    6.387               0.000 q_sys_inst\|sll_hyperbus_controller_top_0\|U_IO\|pll_.U_SLL_HBC_T001_PLL\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553965431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.249               0.000 c10_clk50m  " "    9.249               0.000 c10_clk50m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553965431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.250               0.000 hbus_clk_50m  " "    9.250               0.000 hbus_clk_50m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553965431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.835               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\]  " "    9.835               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553965431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.180               0.000 enet_rx_clk_25m  " "   19.180               0.000 enet_rx_clk_25m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553965431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.737               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[4\]  " "   19.737               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553965431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.960               0.000 enet_tx_clk_25m  " "   19.960               0.000 enet_tx_clk_25m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553965431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.175               0.000 altera_reserved_tck  " "   20.175               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553965431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  199.180               0.000 enet_rx_clk_2m5  " "  199.180               0.000 enet_rx_clk_2m5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553965431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  199.725               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[2\]  " "  199.725               0.000 q_sys_inst\|enet_pll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553965431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  200.000               0.000 enet_tx_clk_2m5  " "  200.000               0.000 enet_tx_clk_2m5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763553965431 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763553965431 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Worst-case slack is 6.056 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \" " "Worst-case slack is 6.056 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \"" {  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763553965452 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Worst-case slack is 6.112 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \" " "Worst-case slack is 6.112 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \"" {  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763553965452 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Worst-case slack is 6.367 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \" " "Worst-case slack is 6.367 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \"" {  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763553965452 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Worst-case slack is 6.652 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_toggle q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_buffer\[*\]\}\] -to \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|out_data_buffer\[*\]\}\] 7.500 \" " "Worst-case slack is 6.652 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_toggle q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|in_data_buffer\[*\]\}\] -to \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\|out_data_buffer\[*\]\}\] 7.500 \"" {  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763553965452 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Worst-case slack is 6.702 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_toggle q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_buffer\[*\]\}\] -to \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|out_data_buffer\[*\]\}\] 7.500 \" " "Worst-case slack is 6.702 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_toggle q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|in_data_buffer\[*\]\}\] -to \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_12\|out_data_buffer\[*\]\}\] 7.500 \"" {  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763553965452 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Worst-case slack is 6.718 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_toggle q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_buffer\[*\]\}\] -to \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|out_data_buffer\[*\]\}\] 7.500 \" " "Worst-case slack is 6.718 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_toggle q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|in_data_buffer\[*\]\}\] -to \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_7\|out_data_buffer\[*\]\}\] 7.500 \"" {  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763553965452 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Worst-case slack is 6.797 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_toggle q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_buffer\[*\]\}\] -to \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|out_data_buffer\[*\]\}\] 7.500 \" " "Worst-case slack is 6.797 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_toggle q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|in_data_buffer\[*\]\}\] -to \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_10\|out_data_buffer\[*\]\}\] 7.500 \"" {  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763553965452 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Worst-case slack is 6.799 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_toggle q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_buffer\[*\]\}\] -to \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|out_data_buffer\[*\]\}\] 7.500 \" " "Worst-case slack is 6.799 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_toggle q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|in_data_buffer\[*\]\}\] -to \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\|out_data_buffer\[*\]\}\] 7.500 \"" {  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763553965452 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Worst-case slack is 6.917 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_toggle q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_buffer\[*\]\}\] -to \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|out_data_buffer\[*\]\}\] 7.500 \" " "Worst-case slack is 6.917 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_toggle q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|in_data_buffer\[*\]\}\] -to \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1 q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_11\|out_data_buffer\[*\]\}\] 7.500 \"" {  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763553965452 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Worst-case slack is 6.972 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \" " "Worst-case slack is 6.972 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \"" {  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763553965452 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Worst-case slack is 6.999 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \" " "Worst-case slack is 6.999 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \"" {  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763553965452 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Worst-case slack is 7.064 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \" " "Worst-case slack is 7.064 for \"set_max_skew -from \[get_registers \{q_sys:q_sys_inst\|q_sys_eth_tse:eth_tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 \"" {  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763553965452 ""}
{ "Info" "ISTA_REPORT_NET_DELAY_INFO" "Fast 1200mV 0C Model Net Delay Summary " "Fast 1200mV 0C Model Net Delay Summary" { { "Info" "ISTA_REPORT_NET_DELAY_INFO" " " "" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553965468 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "         Name  Slack    Req Actual            From              To Type  " "         Name  Slack    Req Actual            From              To Type " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553965468 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "============= ====== ====== ====== =============== =============== ====  " "============= ====== ====== ====== =============== =============== ==== " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553965468 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "set_net_delay  3.206  4.000  0.794 \[get_pins -compatibility_mode \{*altera_tse_clock_crosser:*\|in_data_buffer\[*\]\|q\}\] " "set_net_delay  3.206  4.000  0.794 \[get_pins -compatibility_mode \{*altera_tse_clock_crosser:*\|in_data_buffer\[*\]\|q\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553965468 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "  \[get_registers \{*altera_tse_clock_crosser:*\|out_data_buffer\[*\]\}\]  max  " "  \[get_registers \{*altera_tse_clock_crosser:*\|out_data_buffer\[*\]\}\]  max " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553965468 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " " "" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553965468 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "set_net_delay  3.991  6.000  2.009 \[get_pins -compatibility_mode \{*\|q\}\] " "set_net_delay  3.991  6.000  2.009 \[get_pins -compatibility_mode \{*\|q\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553965468 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " \[get_registers \{*altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1\}\] " " \[get_registers \{*altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553965468 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "                                                                    max  " "                                                                    max " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553965468 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " " "" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553965468 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "set_net_delay  5.242  6.000  0.758 \[get_pins -compatibility_mode \{*altera_tse_clock_crosser:*\|out_data_toggle_flopped\|q\}\] " "set_net_delay  5.242  6.000  0.758 \[get_pins -compatibility_mode \{*altera_tse_clock_crosser:*\|out_data_toggle_flopped\|q\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553965468 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " \[get_registers \{*altera_tse_clock_crosser:*\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] " " \[get_registers \{*altera_tse_clock_crosser:*\|altera_eth_tse_std_synchronizer:out_to_in_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553965468 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "                                                                    max  " "                                                                    max " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553965468 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " " "" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553965468 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "set_net_delay  5.268  6.000  0.732 \[get_pins -compatibility_mode \{*altera_tse_clock_crosser:*\|in_data_toggle\|q\}\] " "set_net_delay  5.268  6.000  0.732 \[get_pins -compatibility_mode \{*altera_tse_clock_crosser:*\|in_data_toggle\|q\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553965468 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " \[get_registers \{*altera_tse_clock_crosser:*\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\] " " \[get_registers \{*altera_tse_clock_crosser:*\|altera_eth_tse_std_synchronizer:in_to_out_synchronizer\|altera_std_synchronizer_nocut:*\|din_s1\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553965468 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "                                                                    max  " "                                                                    max " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553965468 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " " "" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553965468 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "set_net_delay  5.314  6.000  0.686 \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q\}\] " "set_net_delay  5.314  6.000  0.686 \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553965468 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] " " \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553965468 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "                                                                    max  " "                                                                    max " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553965468 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " " "" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553965468 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "set_net_delay  5.376  6.000  0.624 \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\] " "set_net_delay  5.376  6.000  0.624 \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553965468 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] " " \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553965468 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "                                                                    max  " "                                                                    max " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553965468 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " " "" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553965468 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "set_net_delay  5.419  6.000  0.581 \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q\}\] " "set_net_delay  5.419  6.000  0.581 \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553965468 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] " " \[get_registers \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553965468 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "                                                                    max  " "                                                                    max " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553965468 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " " "" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553965468 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "set_net_delay  5.425  6.000  0.575 \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\] " "set_net_delay  5.425  6.000  0.575 \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553965468 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] " " \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553965468 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "                                                                    max  " "                                                                    max " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553965468 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " " "" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553965468 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "set_net_delay  5.475  6.000  0.525 \[get_pins -compatibility_mode \{*altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\|q\}\] " "set_net_delay  5.475  6.000  0.525 \[get_pins -compatibility_mode \{*altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\|q\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553965468 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " \[get_registers \{*altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] " " \[get_registers \{*altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553965468 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "                                                                    max  " "                                                                    max " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553965468 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " " "" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553965468 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "set_net_delay  5.569  6.000  0.431 \[get_pins -compatibility_mode \{*altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\] " "set_net_delay  5.569  6.000  0.431 \[get_pins -compatibility_mode \{*altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553965468 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " \[get_registers \{*altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] " " \[get_registers \{*altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553965468 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "                                                                    max  " "                                                                    max " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553965468 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " " "" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553965468 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "set_net_delay  8.110 10.666  2.556 \[get_registers *\] " "set_net_delay  8.110 10.666  2.556 \[get_registers *\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553965468 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " \[get_registers \{*altera_avalon_st_clock_crosser:*\|altera_std_synchronizer_nocut:*\|din_s1\}\] " " \[get_registers \{*altera_avalon_st_clock_crosser:*\|altera_std_synchronizer_nocut:*\|din_s1\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553965468 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "                                                                    max  " "                                                                    max " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553965468 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " " "" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553965468 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "set_net_delay  8.420 10.666  2.246 \[get_registers \{*altera_avalon_st_clock_crosser:*\|in_data_buffer*\}\] " "set_net_delay  8.420 10.666  2.246 \[get_registers \{*altera_avalon_st_clock_crosser:*\|in_data_buffer*\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553965468 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" " \[get_registers \{*altera_avalon_st_clock_crosser:*\|out_data_buffer*\}\] " " \[get_registers \{*altera_avalon_st_clock_crosser:*\|out_data_buffer*\}\]" {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553965468 ""} { "Info" "ISTA_REPORT_NET_DELAY_INFO" "                                                                    max  " "                                                                    max " {  } {  } 0 332163 "%1!s!" 0 0 "Design Software" 0 -1 1763553965468 ""}  } {  } 0 332163 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763553965468 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 464 synchronizer chains. " "Report Metastability: Found 464 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763553966557 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 464 " "Number of Synchronizer Chains Found: 464" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763553966557 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763553966557 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.560 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.560" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763553966557 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 10.827 ns " "Worst Case Available Settling Time: 10.827 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763553966557 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763553966557 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763553966557 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1763553966557 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763553966557 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1763553966958 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1763553966959 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 40 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5090 " "Peak virtual memory: 5090 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1763553967289 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 19 09:06:07 2025 " "Processing ended: Wed Nov 19 09:06:07 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1763553967289 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1763553967289 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1763553967289 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1763553967289 ""}
