Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Apr  3 15:29:56 2021
| Host         : DESKTOP-EP3NTTP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: state_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: state_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: state_reg[2]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: unit_0/clock_10/new_clock_reg/Q (HIGH)

 There are 116 register/latch pins with no clock driven by root clock pin: unit_0/clock_6p25m/new_clock_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: unit_1/audio0/sclk_reg/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: unit_1/clock_10/new_clock_reg/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: unit_1/clock_20k/new_clock_reg/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: unit_1/clock_6p25m/new_clock_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: unit_1/encoded_peak_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: unit_1/encoded_peak_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: unit_1/encoded_peak_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: unit_1/encoded_peak_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: unit_1/encoded_peak_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: unit_1/encoded_peak_reg[5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: unit_2/audio0/sclk_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: unit_2/clock_10/new_clock_reg/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: unit_2/clock_20k/new_clock_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: unit_2/clock_3/new_clock_reg/Q (HIGH)

 There are 810 register/latch pins with no clock driven by root clock pin: unit_2/clock_30/new_clock_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: unit_2/clock_381/new_clock_reg/Q (HIGH)

 There are 116 register/latch pins with no clock driven by root clock pin: unit_2/clock_6p25m/new_clock_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: unit_3/clock_10/new_clock_reg/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: unit_3/clock_6p25m/new_clock_reg/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: unit_4/clock_1/new_clock_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: unit_4/clock_10/new_clock_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: unit_4/clock_2/new_clock_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: unit_4/clock_20/new_clock_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: unit_4/clock_381/new_clock_reg/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: unit_4/clock_6p25m/new_clock_reg/Q (HIGH)

 There are 1168 register/latch pins with no clock driven by root clock pin: unit_4/maze1/clock_20/new_clock_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: unit_4/state_out_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: unit_4/state_out_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: unit_5/audio0/sclk_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: unit_5/clock_10/new_clock_reg/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: unit_5/clock_20k/new_clock_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: unit_5/clock_3/new_clock_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: unit_5/clock_30/new_clock_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: unit_5/clock_381/new_clock_reg/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: unit_5/clock_60/new_clock_reg/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: unit_5/clock_6p25m/new_clock_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: unit_5/state_out_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: unit_5/state_out_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: unit_5/state_out_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 6193 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 2 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.840        0.000                      0                 1919        0.098        0.000                      0                 1919        4.500        0.000                       0                  1095  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.840        0.000                      0                 1919        0.098        0.000                      0                 1919        4.500        0.000                       0                  1095  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.840ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.840ns  (required time - arrival time)
  Source:                 unit_2/encoded_peak_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unit_2/led_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.741ns  (logic 1.100ns (23.204%)  route 3.641ns (76.796%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1094, routed)        1.551     5.072    unit_2/CLK100MHZ_IBUF_BUFG
    SLICE_X39Y59         FDRE                                         r  unit_2/encoded_peak_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y59         FDRE (Prop_fdre_C_Q)         0.419     5.491 f  unit_2/encoded_peak_reg[1]/Q
                         net (fo=26, routed)          2.464     7.955    unit_2/encoded_peak_reg_n_0_[1]
    SLICE_X41Y36         LUT5 (Prop_lut5_I1_O)        0.327     8.282 r  unit_2/g0_b11/O
                         net (fo=1, routed)           0.652     8.933    unit_2/g0_b11_n_0
    SLICE_X41Y36         LUT5 (Prop_lut5_I4_O)        0.354     9.287 r  unit_2/led[11]_i_1/O
                         net (fo=1, routed)           0.525     9.812    unit_2/led[11]_i_1_n_0
    SLICE_X41Y36         FDRE                                         r  unit_2/led_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1094, routed)        1.442    14.783    unit_2/CLK100MHZ_IBUF_BUFG
    SLICE_X41Y36         FDRE                                         r  unit_2/led_reg[11]/C
                         clock pessimism              0.180    14.963    
                         clock uncertainty           -0.035    14.928    
    SLICE_X41Y36         FDRE (Setup_fdre_C_D)       -0.275    14.653    unit_2/led_reg[11]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                          -9.812    
  -------------------------------------------------------------------
                         slack                                  4.840    

Slack (MET) :             5.037ns  (required time - arrival time)
  Source:                 unit_2/clock_3/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unit_2/clock_3/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.386ns  (logic 0.890ns (20.294%)  route 3.496ns (79.706%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1094, routed)        1.545     5.066    unit_2/clock_3/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y80         FDRE                                         r  unit_2/clock_3/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y80         FDRE (Prop_fdre_C_Q)         0.518     5.584 f  unit_2/clock_3/count_reg[10]/Q
                         net (fo=2, routed)           0.857     6.441    unit_2/clock_3/count_reg[10]
    SLICE_X15Y80         LUT4 (Prop_lut4_I3_O)        0.124     6.565 r  unit_2/clock_3/count[0]_i_7__4/O
                         net (fo=2, routed)           0.958     7.523    unit_2/clock_3/count[0]_i_7__4_n_0
    SLICE_X15Y83         LUT5 (Prop_lut5_I0_O)        0.124     7.647 r  unit_2/clock_3/count[0]_i_4__4/O
                         net (fo=1, routed)           0.716     8.363    unit_2/clock_3/count[0]_i_4__4_n_0
    SLICE_X15Y79         LUT5 (Prop_lut5_I3_O)        0.124     8.487 r  unit_2/clock_3/count[0]_i_1__5/O
                         net (fo=32, routed)          0.965     9.451    unit_2/clock_3/count[0]_i_1__5_n_0
    SLICE_X14Y85         FDRE                                         r  unit_2/clock_3/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1094, routed)        1.435    14.776    unit_2/clock_3/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y85         FDRE                                         r  unit_2/clock_3/count_reg[28]/C
                         clock pessimism              0.272    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X14Y85         FDRE (Setup_fdre_C_R)       -0.524    14.489    unit_2/clock_3/count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.489    
                         arrival time                          -9.451    
  -------------------------------------------------------------------
                         slack                                  5.037    

Slack (MET) :             5.037ns  (required time - arrival time)
  Source:                 unit_2/clock_3/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unit_2/clock_3/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.386ns  (logic 0.890ns (20.294%)  route 3.496ns (79.706%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1094, routed)        1.545     5.066    unit_2/clock_3/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y80         FDRE                                         r  unit_2/clock_3/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y80         FDRE (Prop_fdre_C_Q)         0.518     5.584 f  unit_2/clock_3/count_reg[10]/Q
                         net (fo=2, routed)           0.857     6.441    unit_2/clock_3/count_reg[10]
    SLICE_X15Y80         LUT4 (Prop_lut4_I3_O)        0.124     6.565 r  unit_2/clock_3/count[0]_i_7__4/O
                         net (fo=2, routed)           0.958     7.523    unit_2/clock_3/count[0]_i_7__4_n_0
    SLICE_X15Y83         LUT5 (Prop_lut5_I0_O)        0.124     7.647 r  unit_2/clock_3/count[0]_i_4__4/O
                         net (fo=1, routed)           0.716     8.363    unit_2/clock_3/count[0]_i_4__4_n_0
    SLICE_X15Y79         LUT5 (Prop_lut5_I3_O)        0.124     8.487 r  unit_2/clock_3/count[0]_i_1__5/O
                         net (fo=32, routed)          0.965     9.451    unit_2/clock_3/count[0]_i_1__5_n_0
    SLICE_X14Y85         FDRE                                         r  unit_2/clock_3/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1094, routed)        1.435    14.776    unit_2/clock_3/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y85         FDRE                                         r  unit_2/clock_3/count_reg[29]/C
                         clock pessimism              0.272    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X14Y85         FDRE (Setup_fdre_C_R)       -0.524    14.489    unit_2/clock_3/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.489    
                         arrival time                          -9.451    
  -------------------------------------------------------------------
                         slack                                  5.037    

Slack (MET) :             5.037ns  (required time - arrival time)
  Source:                 unit_2/clock_3/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unit_2/clock_3/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.386ns  (logic 0.890ns (20.294%)  route 3.496ns (79.706%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1094, routed)        1.545     5.066    unit_2/clock_3/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y80         FDRE                                         r  unit_2/clock_3/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y80         FDRE (Prop_fdre_C_Q)         0.518     5.584 f  unit_2/clock_3/count_reg[10]/Q
                         net (fo=2, routed)           0.857     6.441    unit_2/clock_3/count_reg[10]
    SLICE_X15Y80         LUT4 (Prop_lut4_I3_O)        0.124     6.565 r  unit_2/clock_3/count[0]_i_7__4/O
                         net (fo=2, routed)           0.958     7.523    unit_2/clock_3/count[0]_i_7__4_n_0
    SLICE_X15Y83         LUT5 (Prop_lut5_I0_O)        0.124     7.647 r  unit_2/clock_3/count[0]_i_4__4/O
                         net (fo=1, routed)           0.716     8.363    unit_2/clock_3/count[0]_i_4__4_n_0
    SLICE_X15Y79         LUT5 (Prop_lut5_I3_O)        0.124     8.487 r  unit_2/clock_3/count[0]_i_1__5/O
                         net (fo=32, routed)          0.965     9.451    unit_2/clock_3/count[0]_i_1__5_n_0
    SLICE_X14Y85         FDRE                                         r  unit_2/clock_3/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1094, routed)        1.435    14.776    unit_2/clock_3/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y85         FDRE                                         r  unit_2/clock_3/count_reg[30]/C
                         clock pessimism              0.272    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X14Y85         FDRE (Setup_fdre_C_R)       -0.524    14.489    unit_2/clock_3/count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.489    
                         arrival time                          -9.451    
  -------------------------------------------------------------------
                         slack                                  5.037    

Slack (MET) :             5.037ns  (required time - arrival time)
  Source:                 unit_2/clock_3/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unit_2/clock_3/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.386ns  (logic 0.890ns (20.294%)  route 3.496ns (79.706%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1094, routed)        1.545     5.066    unit_2/clock_3/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y80         FDRE                                         r  unit_2/clock_3/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y80         FDRE (Prop_fdre_C_Q)         0.518     5.584 f  unit_2/clock_3/count_reg[10]/Q
                         net (fo=2, routed)           0.857     6.441    unit_2/clock_3/count_reg[10]
    SLICE_X15Y80         LUT4 (Prop_lut4_I3_O)        0.124     6.565 r  unit_2/clock_3/count[0]_i_7__4/O
                         net (fo=2, routed)           0.958     7.523    unit_2/clock_3/count[0]_i_7__4_n_0
    SLICE_X15Y83         LUT5 (Prop_lut5_I0_O)        0.124     7.647 r  unit_2/clock_3/count[0]_i_4__4/O
                         net (fo=1, routed)           0.716     8.363    unit_2/clock_3/count[0]_i_4__4_n_0
    SLICE_X15Y79         LUT5 (Prop_lut5_I3_O)        0.124     8.487 r  unit_2/clock_3/count[0]_i_1__5/O
                         net (fo=32, routed)          0.965     9.451    unit_2/clock_3/count[0]_i_1__5_n_0
    SLICE_X14Y85         FDRE                                         r  unit_2/clock_3/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1094, routed)        1.435    14.776    unit_2/clock_3/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y85         FDRE                                         r  unit_2/clock_3/count_reg[31]/C
                         clock pessimism              0.272    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X14Y85         FDRE (Setup_fdre_C_R)       -0.524    14.489    unit_2/clock_3/count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.489    
                         arrival time                          -9.451    
  -------------------------------------------------------------------
                         slack                                  5.037    

Slack (MET) :             5.040ns  (required time - arrival time)
  Source:                 unit_3/clock_6p25m/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unit_3/clock_6p25m/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.366ns  (logic 0.828ns (18.965%)  route 3.538ns (81.035%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1094, routed)        1.567     5.088    unit_3/clock_6p25m/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y47         FDRE                                         r  unit_3/clock_6p25m/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  unit_3/clock_6p25m/count_reg[11]/Q
                         net (fo=2, routed)           1.078     6.622    unit_3/clock_6p25m/count_reg[11]
    SLICE_X29Y47         LUT6 (Prop_lut6_I1_O)        0.124     6.746 r  unit_3/clock_6p25m/count[0]_i_7__25/O
                         net (fo=1, routed)           0.811     7.557    unit_3/clock_6p25m/count[0]_i_7__25_n_0
    SLICE_X29Y48         LUT3 (Prop_lut3_I0_O)        0.124     7.681 r  unit_3/clock_6p25m/count[0]_i_4__25/O
                         net (fo=2, routed)           0.412     8.093    unit_3/clock_6p25m/count[0]_i_4__25_n_0
    SLICE_X29Y47         LUT5 (Prop_lut5_I3_O)        0.124     8.217 r  unit_3/clock_6p25m/count[0]_i_1__27/O
                         net (fo=32, routed)          1.237     9.454    unit_3/clock_6p25m/count[0]_i_1__27_n_0
    SLICE_X28Y52         FDRE                                         r  unit_3/clock_6p25m/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1094, routed)        1.438    14.779    unit_3/clock_6p25m/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y52         FDRE                                         r  unit_3/clock_6p25m/count_reg[28]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X28Y52         FDRE (Setup_fdre_C_R)       -0.429    14.494    unit_3/clock_6p25m/count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                          -9.454    
  -------------------------------------------------------------------
                         slack                                  5.040    

Slack (MET) :             5.040ns  (required time - arrival time)
  Source:                 unit_3/clock_6p25m/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unit_3/clock_6p25m/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.366ns  (logic 0.828ns (18.965%)  route 3.538ns (81.035%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1094, routed)        1.567     5.088    unit_3/clock_6p25m/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y47         FDRE                                         r  unit_3/clock_6p25m/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  unit_3/clock_6p25m/count_reg[11]/Q
                         net (fo=2, routed)           1.078     6.622    unit_3/clock_6p25m/count_reg[11]
    SLICE_X29Y47         LUT6 (Prop_lut6_I1_O)        0.124     6.746 r  unit_3/clock_6p25m/count[0]_i_7__25/O
                         net (fo=1, routed)           0.811     7.557    unit_3/clock_6p25m/count[0]_i_7__25_n_0
    SLICE_X29Y48         LUT3 (Prop_lut3_I0_O)        0.124     7.681 r  unit_3/clock_6p25m/count[0]_i_4__25/O
                         net (fo=2, routed)           0.412     8.093    unit_3/clock_6p25m/count[0]_i_4__25_n_0
    SLICE_X29Y47         LUT5 (Prop_lut5_I3_O)        0.124     8.217 r  unit_3/clock_6p25m/count[0]_i_1__27/O
                         net (fo=32, routed)          1.237     9.454    unit_3/clock_6p25m/count[0]_i_1__27_n_0
    SLICE_X28Y52         FDRE                                         r  unit_3/clock_6p25m/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1094, routed)        1.438    14.779    unit_3/clock_6p25m/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y52         FDRE                                         r  unit_3/clock_6p25m/count_reg[29]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X28Y52         FDRE (Setup_fdre_C_R)       -0.429    14.494    unit_3/clock_6p25m/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                          -9.454    
  -------------------------------------------------------------------
                         slack                                  5.040    

Slack (MET) :             5.040ns  (required time - arrival time)
  Source:                 unit_3/clock_6p25m/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unit_3/clock_6p25m/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.366ns  (logic 0.828ns (18.965%)  route 3.538ns (81.035%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1094, routed)        1.567     5.088    unit_3/clock_6p25m/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y47         FDRE                                         r  unit_3/clock_6p25m/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  unit_3/clock_6p25m/count_reg[11]/Q
                         net (fo=2, routed)           1.078     6.622    unit_3/clock_6p25m/count_reg[11]
    SLICE_X29Y47         LUT6 (Prop_lut6_I1_O)        0.124     6.746 r  unit_3/clock_6p25m/count[0]_i_7__25/O
                         net (fo=1, routed)           0.811     7.557    unit_3/clock_6p25m/count[0]_i_7__25_n_0
    SLICE_X29Y48         LUT3 (Prop_lut3_I0_O)        0.124     7.681 r  unit_3/clock_6p25m/count[0]_i_4__25/O
                         net (fo=2, routed)           0.412     8.093    unit_3/clock_6p25m/count[0]_i_4__25_n_0
    SLICE_X29Y47         LUT5 (Prop_lut5_I3_O)        0.124     8.217 r  unit_3/clock_6p25m/count[0]_i_1__27/O
                         net (fo=32, routed)          1.237     9.454    unit_3/clock_6p25m/count[0]_i_1__27_n_0
    SLICE_X28Y52         FDRE                                         r  unit_3/clock_6p25m/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1094, routed)        1.438    14.779    unit_3/clock_6p25m/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y52         FDRE                                         r  unit_3/clock_6p25m/count_reg[30]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X28Y52         FDRE (Setup_fdre_C_R)       -0.429    14.494    unit_3/clock_6p25m/count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                          -9.454    
  -------------------------------------------------------------------
                         slack                                  5.040    

Slack (MET) :             5.040ns  (required time - arrival time)
  Source:                 unit_3/clock_6p25m/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unit_3/clock_6p25m/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.366ns  (logic 0.828ns (18.965%)  route 3.538ns (81.035%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1094, routed)        1.567     5.088    unit_3/clock_6p25m/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y47         FDRE                                         r  unit_3/clock_6p25m/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  unit_3/clock_6p25m/count_reg[11]/Q
                         net (fo=2, routed)           1.078     6.622    unit_3/clock_6p25m/count_reg[11]
    SLICE_X29Y47         LUT6 (Prop_lut6_I1_O)        0.124     6.746 r  unit_3/clock_6p25m/count[0]_i_7__25/O
                         net (fo=1, routed)           0.811     7.557    unit_3/clock_6p25m/count[0]_i_7__25_n_0
    SLICE_X29Y48         LUT3 (Prop_lut3_I0_O)        0.124     7.681 r  unit_3/clock_6p25m/count[0]_i_4__25/O
                         net (fo=2, routed)           0.412     8.093    unit_3/clock_6p25m/count[0]_i_4__25_n_0
    SLICE_X29Y47         LUT5 (Prop_lut5_I3_O)        0.124     8.217 r  unit_3/clock_6p25m/count[0]_i_1__27/O
                         net (fo=32, routed)          1.237     9.454    unit_3/clock_6p25m/count[0]_i_1__27_n_0
    SLICE_X28Y52         FDRE                                         r  unit_3/clock_6p25m/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1094, routed)        1.438    14.779    unit_3/clock_6p25m/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y52         FDRE                                         r  unit_3/clock_6p25m/count_reg[31]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X28Y52         FDRE (Setup_fdre_C_R)       -0.429    14.494    unit_3/clock_6p25m/count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                          -9.454    
  -------------------------------------------------------------------
                         slack                                  5.040    

Slack (MET) :             5.080ns  (required time - arrival time)
  Source:                 unit_1/audio0/count2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unit_1/audio0/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.889ns  (logic 1.626ns (33.260%)  route 3.263ns (66.740%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1094, routed)        1.636     5.157    unit_1/audio0/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y48          FDRE                                         r  unit_1/audio0/count2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  unit_1/audio0/count2_reg[9]/Q
                         net (fo=10, routed)          1.006     6.619    unit_1/audio0/count2_reg[9]
    SLICE_X3Y49          LUT4 (Prop_lut4_I0_O)        0.152     6.771 r  unit_1/audio0/sclk_i_27/O
                         net (fo=3, routed)           0.467     7.237    unit_1/audio0/sclk_i_27_n_0
    SLICE_X3Y50          LUT4 (Prop_lut4_I3_O)        0.320     7.557 f  unit_1/audio0/sclk_i_15__1/O
                         net (fo=2, routed)           0.446     8.003    unit_1/audio0/sclk_i_15__1_n_0
    SLICE_X4Y50          LUT6 (Prop_lut6_I5_O)        0.326     8.329 f  unit_1/audio0/sclk_i_29/O
                         net (fo=1, routed)           0.580     8.909    unit_1/audio0/sclk_i_29_n_0
    SLICE_X3Y50          LUT6 (Prop_lut6_I4_O)        0.124     9.033 f  unit_1/audio0/sclk_i_13__1/O
                         net (fo=1, routed)           0.458     9.492    unit_1/audio0/sclk_i_13__1_n_0
    SLICE_X2Y49          LUT6 (Prop_lut6_I5_O)        0.124     9.616 r  unit_1/audio0/sclk_i_3__1/O
                         net (fo=1, routed)           0.306     9.922    unit_1/audio0/sclk_i_3__1_n_0
    SLICE_X4Y49          LUT6 (Prop_lut6_I1_O)        0.124    10.046 r  unit_1/audio0/sclk_i_1__1/O
                         net (fo=1, routed)           0.000    10.046    unit_1/audio0/sclk_i_1__1_n_0
    SLICE_X4Y49          FDRE                                         r  unit_1/audio0/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1094, routed)        1.518    14.859    unit_1/audio0/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y49          FDRE                                         r  unit_1/audio0/sclk_reg/C
                         clock pessimism              0.273    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X4Y49          FDRE (Setup_fdre_C_D)        0.029    15.126    unit_1/audio0/sclk_reg
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                         -10.046    
  -------------------------------------------------------------------
                         slack                                  5.080    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 unit_2/clock_20k/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unit_2/clock_20k/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.560%)  route 0.127ns (25.440%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1094, routed)        0.567     1.450    unit_2/clock_20k/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y49         FDRE                                         r  unit_2/clock_20k/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  unit_2/clock_20k/count_reg[26]/Q
                         net (fo=2, routed)           0.127     1.741    unit_2/clock_20k/count_reg[26]
    SLICE_X12Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.897 r  unit_2/clock_20k/count_reg[24]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.897    unit_2/clock_20k/count_reg[24]_i_1__2_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.950 r  unit_2/clock_20k/count_reg[28]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     1.950    unit_2/clock_20k/count_reg[28]_i_1__2_n_7
    SLICE_X12Y50         FDRE                                         r  unit_2/clock_20k/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1094, routed)        0.834     1.962    unit_2/clock_20k/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y50         FDRE                                         r  unit_2/clock_20k/count_reg[28]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X12Y50         FDRE (Hold_fdre_C_D)         0.134     1.852    unit_2/clock_20k/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 unit_5/clock_20k/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unit_5/clock_20k/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.560%)  route 0.127ns (25.440%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1094, routed)        0.567     1.450    unit_5/clock_20k/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y49         FDRE                                         r  unit_5/clock_20k/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  unit_5/clock_20k/count_reg[26]/Q
                         net (fo=2, routed)           0.127     1.741    unit_5/clock_20k/count_reg[26]
    SLICE_X10Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.897 r  unit_5/clock_20k/count_reg[24]_i_1__14/CO[3]
                         net (fo=1, routed)           0.001     1.897    unit_5/clock_20k/count_reg[24]_i_1__14_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.950 r  unit_5/clock_20k/count_reg[28]_i_1__14/O[0]
                         net (fo=1, routed)           0.000     1.950    unit_5/clock_20k/count_reg[28]_i_1__14_n_7
    SLICE_X10Y50         FDRE                                         r  unit_5/clock_20k/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1094, routed)        0.834     1.962    unit_5/clock_20k/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y50         FDRE                                         r  unit_5/clock_20k/count_reg[28]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X10Y50         FDRE (Hold_fdre_C_D)         0.134     1.852    unit_5/clock_20k/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 unit_1/clock_6p25m/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unit_1/clock_6p25m/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1094, routed)        0.567     1.450    unit_1/clock_6p25m/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y49         FDRE                                         r  unit_1/clock_6p25m/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  unit_1/clock_6p25m/count_reg[19]/Q
                         net (fo=2, routed)           0.120     1.711    unit_1/clock_6p25m/count_reg[19]
    SLICE_X11Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.871 r  unit_1/clock_6p25m/count_reg[16]_i_1__21/CO[3]
                         net (fo=1, routed)           0.001     1.872    unit_1/clock_6p25m/count_reg[16]_i_1__21_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.926 r  unit_1/clock_6p25m/count_reg[20]_i_1__21/O[0]
                         net (fo=1, routed)           0.000     1.926    unit_1/clock_6p25m/count_reg[20]_i_1__21_n_7
    SLICE_X11Y50         FDRE                                         r  unit_1/clock_6p25m/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1094, routed)        0.834     1.962    unit_1/clock_6p25m/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y50         FDRE                                         r  unit_1/clock_6p25m/count_reg[20]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X11Y50         FDRE (Hold_fdre_C_D)         0.105     1.823    unit_1/clock_6p25m/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 unit_5/clock_3/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unit_5/clock_3/new_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.186ns (40.238%)  route 0.276ns (59.762%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1094, routed)        0.561     1.444    unit_5/clock_3/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y56         FDRE                                         r  unit_5/clock_3/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  unit_5/clock_3/count_reg[0]/Q
                         net (fo=3, routed)           0.276     1.861    unit_5/clock_3/count_reg[0]
    SLICE_X35Y58         LUT6 (Prop_lut6_I3_O)        0.045     1.906 r  unit_5/clock_3/new_clock_i_1__17/O
                         net (fo=1, routed)           0.000     1.906    unit_5/clock_3/new_clock_i_1__17_n_0
    SLICE_X35Y58         FDRE                                         r  unit_5/clock_3/new_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1094, routed)        0.827     1.955    unit_5/clock_3/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y58         FDRE                                         r  unit_5/clock_3/new_clock_reg/C
                         clock pessimism             -0.249     1.706    
    SLICE_X35Y58         FDRE (Hold_fdre_C_D)         0.091     1.797    unit_5/clock_3/new_clock_reg
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 unit_2/clock_20k/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unit_2/clock_20k/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.204%)  route 0.127ns (24.796%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1094, routed)        0.567     1.450    unit_2/clock_20k/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y49         FDRE                                         r  unit_2/clock_20k/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  unit_2/clock_20k/count_reg[26]/Q
                         net (fo=2, routed)           0.127     1.741    unit_2/clock_20k/count_reg[26]
    SLICE_X12Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.897 r  unit_2/clock_20k/count_reg[24]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.897    unit_2/clock_20k/count_reg[24]_i_1__2_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.963 r  unit_2/clock_20k/count_reg[28]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     1.963    unit_2/clock_20k/count_reg[28]_i_1__2_n_5
    SLICE_X12Y50         FDRE                                         r  unit_2/clock_20k/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1094, routed)        0.834     1.962    unit_2/clock_20k/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y50         FDRE                                         r  unit_2/clock_20k/count_reg[30]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X12Y50         FDRE (Hold_fdre_C_D)         0.134     1.852    unit_2/clock_20k/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 unit_5/clock_20k/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unit_5/clock_20k/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.204%)  route 0.127ns (24.796%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1094, routed)        0.567     1.450    unit_5/clock_20k/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y49         FDRE                                         r  unit_5/clock_20k/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  unit_5/clock_20k/count_reg[26]/Q
                         net (fo=2, routed)           0.127     1.741    unit_5/clock_20k/count_reg[26]
    SLICE_X10Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.897 r  unit_5/clock_20k/count_reg[24]_i_1__14/CO[3]
                         net (fo=1, routed)           0.001     1.897    unit_5/clock_20k/count_reg[24]_i_1__14_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.963 r  unit_5/clock_20k/count_reg[28]_i_1__14/O[2]
                         net (fo=1, routed)           0.000     1.963    unit_5/clock_20k/count_reg[28]_i_1__14_n_5
    SLICE_X10Y50         FDRE                                         r  unit_5/clock_20k/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1094, routed)        0.834     1.962    unit_5/clock_20k/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y50         FDRE                                         r  unit_5/clock_20k/count_reg[30]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X10Y50         FDRE (Hold_fdre_C_D)         0.134     1.852    unit_5/clock_20k/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 unit_1/clock_6p25m/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unit_1/clock_6p25m/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1094, routed)        0.567     1.450    unit_1/clock_6p25m/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y49         FDRE                                         r  unit_1/clock_6p25m/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  unit_1/clock_6p25m/count_reg[19]/Q
                         net (fo=2, routed)           0.120     1.711    unit_1/clock_6p25m/count_reg[19]
    SLICE_X11Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.871 r  unit_1/clock_6p25m/count_reg[16]_i_1__21/CO[3]
                         net (fo=1, routed)           0.001     1.872    unit_1/clock_6p25m/count_reg[16]_i_1__21_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.937 r  unit_1/clock_6p25m/count_reg[20]_i_1__21/O[2]
                         net (fo=1, routed)           0.000     1.937    unit_1/clock_6p25m/count_reg[20]_i_1__21_n_5
    SLICE_X11Y50         FDRE                                         r  unit_1/clock_6p25m/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1094, routed)        0.834     1.962    unit_1/clock_6p25m/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y50         FDRE                                         r  unit_1/clock_6p25m/count_reg[22]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X11Y50         FDRE (Hold_fdre_C_D)         0.105     1.823    unit_1/clock_6p25m/count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 unit_3/clock_6p25m/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unit_3/clock_6p25m/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.555%)  route 0.134ns (27.445%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1094, routed)        0.564     1.447    unit_3/clock_6p25m/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  unit_3/clock_6p25m/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  unit_3/clock_6p25m/count_reg[18]/Q
                         net (fo=2, routed)           0.134     1.722    unit_3/clock_6p25m/count_reg[18]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  unit_3/clock_6p25m/count_reg[16]_i_1__25/CO[3]
                         net (fo=1, routed)           0.001     1.882    unit_3/clock_6p25m/count_reg[16]_i_1__25_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.936 r  unit_3/clock_6p25m/count_reg[20]_i_1__25/O[0]
                         net (fo=1, routed)           0.000     1.936    unit_3/clock_6p25m/count_reg[20]_i_1__25_n_7
    SLICE_X28Y50         FDRE                                         r  unit_3/clock_6p25m/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1094, routed)        0.832     1.959    unit_3/clock_6p25m/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  unit_3/clock_6p25m/count_reg[20]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    unit_3/clock_6p25m/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 unit_3/clock_6p25m/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unit_3/clock_6p25m/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.158%)  route 0.134ns (26.842%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1094, routed)        0.564     1.447    unit_3/clock_6p25m/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  unit_3/clock_6p25m/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  unit_3/clock_6p25m/count_reg[18]/Q
                         net (fo=2, routed)           0.134     1.722    unit_3/clock_6p25m/count_reg[18]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  unit_3/clock_6p25m/count_reg[16]_i_1__25/CO[3]
                         net (fo=1, routed)           0.001     1.882    unit_3/clock_6p25m/count_reg[16]_i_1__25_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.947 r  unit_3/clock_6p25m/count_reg[20]_i_1__25/O[2]
                         net (fo=1, routed)           0.000     1.947    unit_3/clock_6p25m/count_reg[20]_i_1__25_n_5
    SLICE_X28Y50         FDRE                                         r  unit_3/clock_6p25m/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1094, routed)        0.832     1.959    unit_3/clock_6p25m/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  unit_3/clock_6p25m/count_reg[22]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    unit_3/clock_6p25m/count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 unit_2/clock_20k/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unit_2/clock_20k/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.267%)  route 0.127ns (23.733%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1094, routed)        0.567     1.450    unit_2/clock_20k/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y49         FDRE                                         r  unit_2/clock_20k/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  unit_2/clock_20k/count_reg[26]/Q
                         net (fo=2, routed)           0.127     1.741    unit_2/clock_20k/count_reg[26]
    SLICE_X12Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.897 r  unit_2/clock_20k/count_reg[24]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.897    unit_2/clock_20k/count_reg[24]_i_1__2_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.986 r  unit_2/clock_20k/count_reg[28]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     1.986    unit_2/clock_20k/count_reg[28]_i_1__2_n_6
    SLICE_X12Y50         FDRE                                         r  unit_2/clock_20k/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1094, routed)        0.834     1.962    unit_2/clock_20k/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y50         FDRE                                         r  unit_2/clock_20k/count_reg[29]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X12Y50         FDRE (Hold_fdre_C_D)         0.134     1.852    unit_2/clock_20k/count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.134    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X43Y32   an_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X42Y32   an_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X43Y32   an_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X43Y32   an_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y33   led_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y36   led_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y33   led_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y36   led_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y36   led_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y81   unit_2/oled_data_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y81   unit_2/oled_data_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y81   unit_2/oled_data_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y81   unit_2/oled_data_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y43   unit_0/clock_6p25m/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y43   unit_0/clock_6p25m/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y43   unit_0/clock_6p25m/count_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y43   unit_0/clock_6p25m/count_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y44   unit_0/clock_6p25m/count_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y44   unit_0/clock_6p25m/count_reg[21]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X43Y32   an_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X42Y32   an_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X43Y32   an_reg[2]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X43Y32   an_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y33   led_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y36   led_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y33   led_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y36   led_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y36   led_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y36   led_reg[14]/C



