// Seed: 2566245957
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  always @(posedge 1) begin
    `define pp_3 0
  end
  wire id_4;
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output wire id_15;
  inout wire id_14;
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_16;
  wire id_17;
  module_0(
      id_6, id_12
  );
  wire id_18;
  assign id_6 = id_1;
endmodule
