# ModelSim Simulation - Simple & Clean

## ğŸš€ Quick Start

### **Option 1: Quick Test (Recommended)**
```bash
cd D:\AXI\sim\modelsim
vsim -c -do "do test_arb.tcl"
```
**Result:** Test 3 arbitration modes in 30 seconds âœ…

### **Option 2: Compile All Verilog**
```bash
vsim -c -do "do compile_verilog.tcl"
```

### **Option 3: Use ModelSim Project**
```bash
# 1. Open ModelSim GUI
# 2. File â†’ New â†’ Project â†’ Create "AXI_PROJECT"
# 3. do add_verilog_files.tcl
# 4. Right-click â†’ Compile â†’ Compile All
```

---

## ğŸ“ Directory Structure

```
modelsim/
â”œâ”€â”€ test_arb.tcl                    â­ Quick test (30s)
â”œâ”€â”€ compile_verilog.tcl             â­ Compile Verilog only
â”œâ”€â”€ add_verilog_files.tcl           â­ Add .v files to project
â”œâ”€â”€ add_systemverilog_files.tcl     â­ Add .sv files to project
â”œâ”€â”€ compile_all.tcl                 (compile both .v + .sv)
â”œâ”€â”€ add_all_files.tcl               (add both .v + .sv)
â”œâ”€â”€ README.md                       (this file)
â”œâ”€â”€ modelsim.ini                    (config)
â””â”€â”€ work/                           (compiled library)
```

---

## ğŸ“ Scripts Overview

### **For Verilog ONLY (Recommended):**
| Script | Purpose | Time |
|--------|---------|------|
| `test_arb.tcl` | â­ Test arbitration (3 modes) | 30s |
| `compile_verilog.tcl` | Compile all .v files | 60s |
| `add_verilog_files.tcl` | Add .v files to project | Instant |

### **For SystemVerilog:**
| Script | Purpose | Note |
|--------|---------|------|
| `add_systemverilog_files.tcl` | Add .sv files to project | Requires modern simulator |
| `compile_all.tcl` | Compile both .v + .sv | Requires SV support |

---

## ğŸ¯ Top Modules

| Module | File | Purpose | Lang |
|--------|------|---------|------|
| `arb_test_verilog` | `arb_test_verilog.v` | Test arbitration | .v â­ |
| `arb_test_systemverilog` | `arb_test_systemverilog.sv` | Test arbitration | .sv |
| `dual_riscv_axi_system_tb` | `dual_riscv_axi_system_tb.sv` | Test full system | .sv |

---

## ğŸ§ª Testing Workflow

### **Quick Arbitration Test (30 seconds):**
```bash
cd D:\AXI\sim\modelsim
vsim -c -do "do test_arb.tcl"
```

**Top Module:** `arb_test_verilog`  
**Tests:** FIXED + ROUND_ROBIN + QOS

### **Manual Test:**
```bash
# Compile
vsim -c -do "do compile_verilog.tcl; quit"

# Simulate ROUND_ROBIN mode
vsim -c -g ARBIT_MODE=1 work.arb_test_verilog
run -all
```

### **With GUI (Waveforms):**
```bash
vsim -gui work.arb_test_verilog -g ARBIT_MODE=1
add wave -r /*
run -all
```

---

## ğŸ“Š File Count (Verilog Only)

| Category | Files |
|----------|-------|
| SERV Core | 16 |
| Interconnect | 34 |
| Peripherals | 4 |
| AXI Bridge | 4 |
| Systems | 4 |
| Testbenches | 26 |
| **Total** | **88 Verilog files** |

---

## ğŸ’¡ Tips

1. **Use Verilog scripts** for maximum compatibility
2. **test_arb.tcl** is fastest way to verify
3. **compile_verilog.tcl** compiles everything needed
4. **SystemVerilog requires** modern simulator (2016+)

---

## ğŸ¯ Recommended Workflow

```bash
# Step 1: Navigate
cd D:\AXI\sim\modelsim

# Step 2: Quick test
vsim -c -do "do test_arb.tcl"

# Step 3: View results (should see PASS/FAIL)

# Step 4: (Optional) View waveforms
vsim -gui work.arb_test_verilog -g ARBIT_MODE=1
```

---

**Date:** 2025-01-02  
**Version:** 4.0 (Verilog/SystemVerilog Separated)  
**Status:** âœ… Clean, Simple, Working!
