INFO: [VRFC 10-163] Analyzing VHDL file "/home/pllima0909/Documents/Git/INF01175-Digital-Systems/P04_-_Shift_Reg/P04_-_Shift_Reg.srcs/sources_1/new/Shift_Reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Shift_Reg'
