Fitter report for vending_machine
Sun Mar 29 15:59:57 2020
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Non-Global High Fan-Out Signals
 23. Fitter DSP Block Usage Summary
 24. DSP Block Details
 25. Other Routing Usage Summary
 26. LAB Logic Elements
 27. LAB-wide Signals
 28. LAB Signals Sourced
 29. LAB Signals Sourced Out
 30. LAB Distinct Inputs
 31. I/O Rules Summary
 32. I/O Rules Details
 33. I/O Rules Matrix
 34. Fitter Device Options
 35. Operating Settings and Conditions
 36. Estimated Delay Added for Hold Timing Summary
 37. Estimated Delay Added for Hold Timing Details
 38. Fitter Messages
 39. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Fitter Summary                                                                       ;
+------------------------------------+-------------------------------------------------+
; Fitter Status                      ; Successful - Sun Mar 29 15:59:56 2020           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; vending_machine                                 ;
; Top-level Entity Name              ; vending_machine                                 ;
; Family                             ; Cyclone III                                     ;
; Device                             ; EP3C16Q240C8                                    ;
; Timing Models                      ; Final                                           ;
; Total logic elements               ; 10,289 / 15,408 ( 67 % )                        ;
;     Total combinational functions  ; 10,279 / 15,408 ( 67 % )                        ;
;     Dedicated logic registers      ; 55 / 15,408 ( < 1 % )                           ;
; Total registers                    ; 55                                              ;
; Total pins                         ; 35 / 161 ( 22 % )                               ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0 / 516,096 ( 0 % )                             ;
; Embedded Multiplier 9-bit elements ; 4 / 112 ( 4 % )                                 ;
; Total PLLs                         ; 0 / 4 ( 0 % )                                   ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP3C16Q240C8                          ;                                       ;
; Nominal Core Supply Voltage                                                ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; RAM Bit Reservation (Cyclone III)                                          ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------+
; I/O Assignment Warnings                             ;
+--------------+--------------------------------------+
; Pin Name     ; Reason                               ;
+--------------+--------------------------------------+
; LED[0]       ; Missing drive strength and slew rate ;
; LED[1]       ; Missing drive strength and slew rate ;
; LED[2]       ; Missing drive strength and slew rate ;
; LED[3]       ; Missing drive strength and slew rate ;
; LED[4]       ; Missing drive strength and slew rate ;
; LED[5]       ; Missing drive strength and slew rate ;
; LED[6]       ; Missing drive strength and slew rate ;
; LED[7]       ; Missing drive strength and slew rate ;
; LED[8]       ; Missing drive strength and slew rate ;
; LED[9]       ; Missing drive strength and slew rate ;
; LED[10]      ; Missing drive strength and slew rate ;
; LED[11]      ; Missing drive strength and slew rate ;
; LED[12]      ; Missing drive strength and slew rate ;
; LED[13]      ; Missing drive strength and slew rate ;
; LED[14]      ; Missing drive strength and slew rate ;
; LED[15]      ; Missing drive strength and slew rate ;
; seven_seg[0] ; Missing drive strength and slew rate ;
; seven_seg[1] ; Missing drive strength and slew rate ;
; seven_seg[2] ; Missing drive strength and slew rate ;
; seven_seg[3] ; Missing drive strength and slew rate ;
; seven_seg[4] ; Missing drive strength and slew rate ;
; seven_seg[5] ; Missing drive strength and slew rate ;
; seven_seg[6] ; Missing drive strength and slew rate ;
; seven_seg[7] ; Missing drive strength and slew rate ;
; digit[0]     ; Missing drive strength and slew rate ;
; digit[1]     ; Missing drive strength and slew rate ;
; digit[2]     ; Missing drive strength and slew rate ;
; digit[3]     ; Missing drive strength and slew rate ;
+--------------+--------------------------------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 10421 ( 0.00 % )   ;
;     -- Achieved     ; 0 / 10421 ( 0.00 % )   ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 10411   ; 0                 ; N/A                     ; Source File       ;
; hard_block:auto_generated_inst ; 10      ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/willy7086/Desktop/Quartus/vending_machine/output_files/vending_machine.pin.


+------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                          ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Total logic elements                        ; 10,289 / 15,408 ( 67 % ) ;
;     -- Combinational with no register       ; 10234                    ;
;     -- Register only                        ; 10                       ;
;     -- Combinational with a register        ; 45                       ;
;                                             ;                          ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 2987                     ;
;     -- 3 input functions                    ; 3333                     ;
;     -- <=2 input functions                  ; 3959                     ;
;     -- Register only                        ; 10                       ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 6894                     ;
;     -- arithmetic mode                      ; 3385                     ;
;                                             ;                          ;
; Total registers*                            ; 55 / 16,138 ( < 1 % )    ;
;     -- Dedicated logic registers            ; 55 / 15,408 ( < 1 % )    ;
;     -- I/O registers                        ; 0 / 730 ( 0 % )          ;
;                                             ;                          ;
; Total LABs:  partially or completely used   ; 790 / 963 ( 82 % )       ;
; Virtual pins                                ; 0                        ;
; I/O pins                                    ; 35 / 161 ( 22 % )        ;
;     -- Clock pins                           ; 1 / 8 ( 13 % )           ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )            ;
;                                             ;                          ;
; Global signals                              ; 3                        ;
; M9Ks                                        ; 0 / 56 ( 0 % )           ;
; Total block memory bits                     ; 0 / 516,096 ( 0 % )      ;
; Total block memory implementation bits      ; 0 / 516,096 ( 0 % )      ;
; Embedded Multiplier 9-bit elements          ; 4 / 112 ( 4 % )          ;
; PLLs                                        ; 0 / 4 ( 0 % )            ;
; Global clocks                               ; 3 / 20 ( 15 % )          ;
; JTAGs                                       ; 0 / 1 ( 0 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )            ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )            ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )            ;
; Average interconnect usage (total/H/V)      ; 28% / 25% / 32%          ;
; Peak interconnect usage (total/H/V)         ; 40% / 38% / 53%          ;
; Maximum fan-out                             ; 176                      ;
; Highest non-global fan-out                  ; 176                      ;
; Total fan-out                               ; 29648                    ;
; Average fan-out                             ; 2.84                     ;
+---------------------------------------------+--------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                           ;
+---------------------------------------------+------------------------+--------------------------------+
; Statistic                                   ; Top                    ; hard_block:auto_generated_inst ;
+---------------------------------------------+------------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                    ; Low                            ;
;                                             ;                        ;                                ;
; Total logic elements                        ; 10289 / 15408 ( 67 % ) ; 0 / 15408 ( 0 % )              ;
;     -- Combinational with no register       ; 10234                  ; 0                              ;
;     -- Register only                        ; 10                     ; 0                              ;
;     -- Combinational with a register        ; 45                     ; 0                              ;
;                                             ;                        ;                                ;
; Logic element usage by number of LUT inputs ;                        ;                                ;
;     -- 4 input functions                    ; 2987                   ; 0                              ;
;     -- 3 input functions                    ; 3333                   ; 0                              ;
;     -- <=2 input functions                  ; 3959                   ; 0                              ;
;     -- Register only                        ; 10                     ; 0                              ;
;                                             ;                        ;                                ;
; Logic elements by mode                      ;                        ;                                ;
;     -- normal mode                          ; 6894                   ; 0                              ;
;     -- arithmetic mode                      ; 3385                   ; 0                              ;
;                                             ;                        ;                                ;
; Total registers                             ; 55                     ; 0                              ;
;     -- Dedicated logic registers            ; 55 / 15408 ( < 1 % )   ; 0 / 15408 ( 0 % )              ;
;                                             ;                        ;                                ;
; Total LABs:  partially or completely used   ; 790 / 963 ( 82 % )     ; 0 / 963 ( 0 % )                ;
;                                             ;                        ;                                ;
; Virtual pins                                ; 0                      ; 0                              ;
; I/O pins                                    ; 35                     ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 4 / 112 ( 4 % )        ; 0 / 112 ( 0 % )                ;
; Total memory bits                           ; 0                      ; 0                              ;
; Total RAM block bits                        ; 0                      ; 0                              ;
; Clock control block                         ; 3 / 24 ( 12 % )        ; 0 / 24 ( 0 % )                 ;
;                                             ;                        ;                                ;
; Connections                                 ;                        ;                                ;
;     -- Input Connections                    ; 0                      ; 0                              ;
;     -- Registered Input Connections         ; 0                      ; 0                              ;
;     -- Output Connections                   ; 0                      ; 0                              ;
;     -- Registered Output Connections        ; 0                      ; 0                              ;
;                                             ;                        ;                                ;
; Internal Connections                        ;                        ;                                ;
;     -- Total Connections                    ; 29713                  ; 5                              ;
;     -- Registered Connections               ; 132                    ; 0                              ;
;                                             ;                        ;                                ;
; External Connections                        ;                        ;                                ;
;     -- Top                                  ; 0                      ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                      ; 0                              ;
;                                             ;                        ;                                ;
; Partition Interface                         ;                        ;                                ;
;     -- Input Ports                          ; 7                      ; 0                              ;
;     -- Output Ports                         ; 28                     ; 0                              ;
;     -- Bidir Ports                          ; 0                      ; 0                              ;
;                                             ;                        ;                                ;
; Registered Ports                            ;                        ;                                ;
;     -- Registered Input Ports               ; 0                      ; 0                              ;
;     -- Registered Output Ports              ; 0                      ; 0                              ;
;                                             ;                        ;                                ;
; Port Connectivity                           ;                        ;                                ;
;     -- Input Ports driven by GND            ; 0                      ; 0                              ;
;     -- Output Ports driven by GND           ; 0                      ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                      ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                      ; 0                              ;
;     -- Input Ports with no Source           ; 0                      ; 0                              ;
;     -- Output Ports with no Source          ; 0                      ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                      ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                      ; 0                              ;
+---------------------------------------------+------------------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                     ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; button[0] ; 131   ; 5        ; 41           ; 5            ; 7            ; 6                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; button[1] ; 128   ; 5        ; 41           ; 3            ; 14           ; 5                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; button[2] ; 127   ; 5        ; 41           ; 3            ; 21           ; 5                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; button[3] ; 126   ; 5        ; 41           ; 2            ; 0            ; 6                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; button[4] ; 120   ; 4        ; 39           ; 0            ; 21           ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; clk       ; 31    ; 1        ; 0            ; 14           ; 0            ; 17                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; rstP99    ; 99    ; 4        ; 26           ; 0            ; 21           ; 39                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; LED[0]       ; 87    ; 3        ; 19           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[10]      ; 108   ; 4        ; 30           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[11]      ; 110   ; 4        ; 35           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[12]      ; 111   ; 4        ; 35           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[13]      ; 112   ; 4        ; 35           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[14]      ; 113   ; 4        ; 35           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[15]      ; 114   ; 4        ; 37           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[1]       ; 93    ; 4        ; 23           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[2]       ; 95    ; 4        ; 23           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[3]       ; 94    ; 4        ; 23           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[4]       ; 100   ; 4        ; 26           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[5]       ; 101   ; 4        ; 26           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[6]       ; 102   ; 4        ; 26           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[7]       ; 103   ; 4        ; 28           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[8]       ; 106   ; 4        ; 30           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[9]       ; 107   ; 4        ; 30           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; digit[0]     ; 161   ; 6        ; 41           ; 18           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; digit[1]     ; 164   ; 6        ; 41           ; 19           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; digit[2]     ; 166   ; 6        ; 41           ; 19           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; digit[3]     ; 167   ; 6        ; 41           ; 23           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seven_seg[0] ; 169   ; 6        ; 41           ; 23           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seven_seg[1] ; 171   ; 6        ; 41           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seven_seg[2] ; 173   ; 6        ; 41           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seven_seg[3] ; 174   ; 6        ; 41           ; 25           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seven_seg[4] ; 175   ; 6        ; 41           ; 25           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seven_seg[5] ; 176   ; 6        ; 41           ; 27           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seven_seg[6] ; 177   ; 6        ; 41           ; 27           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seven_seg[7] ; 181   ; 7        ; 39           ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                    ;
+----------+----------------------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                               ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+----------------------------------------+--------------------------+-------------------------+---------------------------+
; 12       ; DIFFIO_L4n, DATA1, ASDO                ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; 14       ; DIFFIO_L6p, FLASH_nCE, nCSO            ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; 17       ; nSTATUS                                ; -                        ; -                       ; Dedicated Programming Pin ;
; 23       ; DCLK                                   ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; 24       ; DATA0                                  ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; 25       ; nCONFIG                                ; -                        ; -                       ; Dedicated Programming Pin ;
; 30       ; nCE                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; 153      ; CONF_DONE                              ; -                        ; -                       ; Dedicated Programming Pin ;
; 155      ; MSEL0                                  ; -                        ; -                       ; Dedicated Programming Pin ;
; 157      ; MSEL1                                  ; -                        ; -                       ; Dedicated Programming Pin ;
; 158      ; MSEL2                                  ; -                        ; -                       ; Dedicated Programming Pin ;
; 158      ; MSEL3                                  ; -                        ; -                       ; Dedicated Programming Pin ;
; 162      ; DIFFIO_R16n, nCEO                      ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; 164      ; DIFFIO_R16p, CLKUSR                    ; Use as regular IO        ; digit[1]                ; Dual Purpose Pin          ;
; 167      ; DIFFIO_R9n, nWE                        ; Use as regular IO        ; digit[3]                ; Dual Purpose Pin          ;
; 174      ; DIFFIO_R6n, nAVD                       ; Use as regular IO        ; seven_seg[3]            ; Dual Purpose Pin          ;
; 175      ; DIFFIO_R6p                             ; Use as regular IO        ; seven_seg[4]            ; Dual Purpose Pin          ;
; 176      ; DIFFIO_R2n, PADD20, DQS2R/CQ3R,CDPCLK5 ; Use as regular IO        ; seven_seg[5]            ; Dual Purpose Pin          ;
+----------+----------------------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 5 / 16 ( 31 % )  ; 2.5V          ; --           ;
; 2        ; 0 / 17 ( 0 % )   ; 2.5V          ; --           ;
; 3        ; 1 / 22 ( 5 % )   ; 2.5V          ; --           ;
; 4        ; 17 / 24 ( 71 % ) ; 2.5V          ; --           ;
; 5        ; 4 / 19 ( 21 % )  ; 2.5V          ; --           ;
; 6        ; 12 / 17 ( 71 % ) ; 2.5V          ; --           ;
; 7        ; 1 / 22 ( 5 % )   ; 2.5V          ; --           ;
; 8        ; 0 / 24 ( 0 % )   ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ;            ;          ; VCCD_PLL3                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 2        ;            ;          ; GNDA3                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 3        ;            ; --       ; VCCA3                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 4        ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 5        ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 6        ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 7        ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 8        ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 9        ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 10       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 11       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 12       ; 9          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 13       ; 10         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 14       ; 13         ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 15       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 16       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 17       ; 19         ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 18       ; 20         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 19       ; 22         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 20       ; 23         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 21       ; 24         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 22       ; 27         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 23       ; 30         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 24       ; 31         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 25       ; 32         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 26       ; 33         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 27       ; 34         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 28       ; 35         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 29       ; 36         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; 30       ; 37         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 31       ; 38         ; 1        ; clk                                                       ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 32       ; 39         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 33       ; 40         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 34       ; 41         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 35       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 36       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 37       ; 49         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 38       ; 50         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 39       ; 51         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 40       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 41       ; 54         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 42       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 43       ; 55         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 44       ; 57         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 45       ; 58         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 46       ; 72         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 47       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 48       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 49       ; 75         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 50       ; 76         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 51       ; 77         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 52       ; 78         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 53       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 54       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 55       ; 81         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 56       ; 82         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 57       ; 83         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 58       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 59       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 60       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 61       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 62       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 63       ; 96         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 64       ; 98         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 65       ; 99         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 66       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 67       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 68       ; 101        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 69       ; 102        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 70       ; 103        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 71       ; 104        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 72       ; 105        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 73       ; 106        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 74       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 75       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 76       ; 119        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 77       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 78       ; 120        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 79       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 80       ; 122        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 81       ; 123        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 82       ; 124        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 83       ; 127        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 84       ; 128        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 85       ; 129        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 86       ; 130        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 87       ; 131        ; 3        ; LED[0]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 88       ; 132        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 89       ; 134        ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 90       ; 135        ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 91       ; 136        ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 92       ; 137        ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 93       ; 138        ; 4        ; LED[1]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 94       ; 139        ; 4        ; LED[3]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 95       ; 141        ; 4        ; LED[2]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 96       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 97       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 98       ; 143        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 99       ; 144        ; 4        ; rstP99                                                    ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 100      ; 145        ; 4        ; LED[4]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 101      ; 146        ; 4        ; LED[5]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 102      ; 147        ; 4        ; LED[6]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 103      ; 148        ; 4        ; LED[7]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 104      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 105      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 106      ; 154        ; 4        ; LED[8]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 107      ; 155        ; 4        ; LED[9]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 108      ; 156        ; 4        ; LED[10]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 109      ; 157        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 110      ; 163        ; 4        ; LED[11]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 111      ; 164        ; 4        ; LED[12]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 112      ; 165        ; 4        ; LED[13]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 113      ; 167        ; 4        ; LED[14]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 114      ; 168        ; 4        ; LED[15]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 115      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 116      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 117      ; 171        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 118      ; 172        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 119      ; 173        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 120      ; 174        ; 4        ; button[4]                                                 ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 121      ;            ;          ; VCCD_PLL4                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 122      ;            ;          ; GNDA4                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 123      ;            ; --       ; VCCA4                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 124      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 125      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 126      ; 181        ; 5        ; button[3]                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 127      ; 182        ; 5        ; button[2]                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 128      ; 183        ; 5        ; button[1]                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 129      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 130      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 131      ; 190        ; 5        ; button[0]                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 132      ; 191        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 133      ; 194        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 134      ; 202        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 135      ; 203        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 136      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 137      ; 204        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 138      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 139      ; 208        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 140      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 141      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 142      ; 214        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 143      ; 215        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 144      ; 216        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 145      ; 217        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 146      ; 220        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 147      ; 221        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 148      ; 222        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 149      ; 223        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 150      ; 224        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 151      ; 225        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 152      ; 226        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 153      ; 227        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 154      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 155      ; 228        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 156      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 157      ; 229        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 158      ; 230        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 158      ; 231        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 159      ; 234        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 160      ; 235        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 161      ; 237        ; 6        ; digit[0]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 162      ; 239        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 163      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 164      ; 240        ; 6        ; digit[1]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 165      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 166      ; 241        ; 6        ; digit[2]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 167      ; 255        ; 6        ; digit[3]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 168      ; 256        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 169      ; 257        ; 6        ; seven_seg[0]                                              ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 170      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 171      ; 260        ; 6        ; seven_seg[1]                                              ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 172      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 173      ; 261        ; 6        ; seven_seg[2]                                              ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 174      ; 262        ; 6        ; seven_seg[3]                                              ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 175      ; 263        ; 6        ; seven_seg[4]                                              ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 176      ; 270        ; 6        ; seven_seg[5]                                              ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 177      ; 271        ; 6        ; seven_seg[6]                                              ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 178      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 179      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 180      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 181      ; 275        ; 7        ; seven_seg[7]                                              ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 182      ; 278        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 183      ; 279        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 184      ; 281        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 185      ; 284        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 186      ; 285        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 187      ; 289        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 188      ; 290        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 189      ; 291        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 190      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 191      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 192      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 193      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 194      ; 297        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 195      ; 300        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 196      ; 301        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 197      ; 302        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 198      ; 303        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 199      ; 304        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 200      ; 306        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 201      ; 308        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 202      ; 309        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 203      ; 310        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 204      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 205      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 206      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 207      ; 315        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 208      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 209      ; 319        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 210      ; 320        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 211      ; 321        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 212      ; 322        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 213      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 214      ; 329        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 215      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 216      ; 330        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 217      ; 331        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 218      ; 332        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 219      ; 333        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 220      ; 334        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 221      ; 335        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 222      ; 336        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 223      ; 338        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 224      ; 339        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 225      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 226      ; 345        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 227      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 228      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 229      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 230      ; 347        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 231      ; 348        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 232      ; 349        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 233      ; 352        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 234      ; 354        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 235      ; 356        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 236      ; 359        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 237      ; 360        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 238      ; 361        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 239      ; 362        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 240      ; 363        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node             ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                              ; Library Name ;
+----------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------+--------------+
; |vending_machine                       ; 10289 (448) ; 55 (55)                   ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 35   ; 0            ; 10234 (395)  ; 10 (10)           ; 45 (39)          ; |vending_machine                                                                                                 ; work         ;
;    |lpm_divide:Div0|                   ; 783 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 780 (0)      ; 0 (0)             ; 3 (0)            ; |vending_machine|lpm_divide:Div0                                                                                 ; work         ;
;       |lpm_divide_t0p:auto_generated|  ; 783 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 780 (0)      ; 0 (0)             ; 3 (0)            ; |vending_machine|lpm_divide:Div0|lpm_divide_t0p:auto_generated                                                   ; work         ;
;          |abs_divider_1dg:divider|     ; 783 (7)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 780 (7)      ; 0 (0)             ; 3 (0)            ; |vending_machine|lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider                           ; work         ;
;             |alt_u_div_n8f:divider|    ; 744 (744)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 741 (741)    ; 0 (0)             ; 3 (3)            ; |vending_machine|lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider     ; work         ;
;             |lpm_abs_9v9:my_abs_num|   ; 32 (32)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (32)      ; 0 (0)             ; 0 (0)            ; |vending_machine|lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|lpm_abs_9v9:my_abs_num    ; work         ;
;    |lpm_divide:Div1|                   ; 722 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 722 (0)      ; 0 (0)             ; 0 (0)            ; |vending_machine|lpm_divide:Div1                                                                                 ; work         ;
;       |lpm_divide_jvo:auto_generated|  ; 722 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 722 (0)      ; 0 (0)             ; 0 (0)            ; |vending_machine|lpm_divide:Div1|lpm_divide_jvo:auto_generated                                                   ; work         ;
;          |abs_divider_nbg:divider|     ; 722 (55)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 722 (55)     ; 0 (0)             ; 0 (0)            ; |vending_machine|lpm_divide:Div1|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider                           ; work         ;
;             |alt_u_div_36f:divider|    ; 625 (625)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 625 (625)    ; 0 (0)             ; 0 (0)            ; |vending_machine|lpm_divide:Div1|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|alt_u_div_36f:divider     ; work         ;
;             |lpm_abs_9v9:my_abs_num|   ; 42 (42)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 42 (42)      ; 0 (0)             ; 0 (0)            ; |vending_machine|lpm_divide:Div1|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|lpm_abs_9v9:my_abs_num    ; work         ;
;    |lpm_divide:Div2|                   ; 565 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 565 (0)      ; 0 (0)             ; 0 (0)            ; |vending_machine|lpm_divide:Div2                                                                                 ; work         ;
;       |lpm_divide_gvo:auto_generated|  ; 565 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 565 (0)      ; 0 (0)             ; 0 (0)            ; |vending_machine|lpm_divide:Div2|lpm_divide_gvo:auto_generated                                                   ; work         ;
;          |abs_divider_kbg:divider|     ; 565 (61)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 565 (61)     ; 0 (0)             ; 0 (0)            ; |vending_machine|lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider                           ; work         ;
;             |alt_u_div_t5f:divider|    ; 449 (449)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 449 (449)    ; 0 (0)             ; 0 (0)            ; |vending_machine|lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|alt_u_div_t5f:divider     ; work         ;
;             |lpm_abs_9v9:my_abs_num|   ; 55 (55)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 55 (55)      ; 0 (0)             ; 0 (0)            ; |vending_machine|lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|lpm_abs_9v9:my_abs_num    ; work         ;
;    |lpm_divide:Mod0|                   ; 1485 (0)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1485 (0)     ; 0 (0)             ; 0 (0)            ; |vending_machine|lpm_divide:Mod0                                                                                 ; work         ;
;       |lpm_divide_cbm:auto_generated|  ; 1485 (0)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1485 (0)     ; 0 (0)             ; 0 (0)            ; |vending_machine|lpm_divide:Mod0|lpm_divide_cbm:auto_generated                                                   ; work         ;
;          |sign_div_unsign_anh:divider| ; 1485 (0)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1485 (0)     ; 0 (0)             ; 0 (0)            ; |vending_machine|lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider                       ; work         ;
;             |alt_u_div_v8f:divider|    ; 1485 (1485) ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1485 (1485)  ; 0 (0)             ; 0 (0)            ; |vending_machine|lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider ; work         ;
;    |lpm_divide:Mod1|                   ; 1567 (0)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1564 (0)     ; 0 (0)             ; 3 (0)            ; |vending_machine|lpm_divide:Mod1                                                                                 ; work         ;
;       |lpm_divide_cbm:auto_generated|  ; 1567 (0)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1564 (0)     ; 0 (0)             ; 3 (0)            ; |vending_machine|lpm_divide:Mod1|lpm_divide_cbm:auto_generated                                                   ; work         ;
;          |sign_div_unsign_anh:divider| ; 1567 (0)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1564 (0)     ; 0 (0)             ; 3 (0)            ; |vending_machine|lpm_divide:Mod1|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider                       ; work         ;
;             |alt_u_div_v8f:divider|    ; 1567 (1567) ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1564 (1564)  ; 0 (0)             ; 3 (3)            ; |vending_machine|lpm_divide:Mod1|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider ; work         ;
;    |lpm_divide:Mod2|                   ; 1507 (0)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1507 (0)     ; 0 (0)             ; 0 (0)            ; |vending_machine|lpm_divide:Mod2                                                                                 ; work         ;
;       |lpm_divide_cbm:auto_generated|  ; 1507 (0)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1507 (0)     ; 0 (0)             ; 0 (0)            ; |vending_machine|lpm_divide:Mod2|lpm_divide_cbm:auto_generated                                                   ; work         ;
;          |sign_div_unsign_anh:divider| ; 1507 (0)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1507 (0)     ; 0 (0)             ; 0 (0)            ; |vending_machine|lpm_divide:Mod2|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider                       ; work         ;
;             |alt_u_div_v8f:divider|    ; 1507 (1507) ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1507 (1507)  ; 0 (0)             ; 0 (0)            ; |vending_machine|lpm_divide:Mod2|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider ; work         ;
;    |lpm_divide:Mod3|                   ; 1571 (0)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1571 (0)     ; 0 (0)             ; 0 (0)            ; |vending_machine|lpm_divide:Mod3                                                                                 ; work         ;
;       |lpm_divide_cbm:auto_generated|  ; 1571 (0)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1571 (0)     ; 0 (0)             ; 0 (0)            ; |vending_machine|lpm_divide:Mod3|lpm_divide_cbm:auto_generated                                                   ; work         ;
;          |sign_div_unsign_anh:divider| ; 1571 (0)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1571 (0)     ; 0 (0)             ; 0 (0)            ; |vending_machine|lpm_divide:Mod3|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider                       ; work         ;
;             |alt_u_div_v8f:divider|    ; 1571 (1571) ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1571 (1571)  ; 0 (0)             ; 0 (0)            ; |vending_machine|lpm_divide:Mod3|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider ; work         ;
;    |lpm_divide:Mod4|                   ; 1624 (0)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1624 (0)     ; 0 (0)             ; 0 (0)            ; |vending_machine|lpm_divide:Mod4                                                                                 ; work         ;
;       |lpm_divide_cbm:auto_generated|  ; 1624 (0)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1624 (0)     ; 0 (0)             ; 0 (0)            ; |vending_machine|lpm_divide:Mod4|lpm_divide_cbm:auto_generated                                                   ; work         ;
;          |sign_div_unsign_anh:divider| ; 1624 (0)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1624 (0)     ; 0 (0)             ; 0 (0)            ; |vending_machine|lpm_divide:Mod4|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider                       ; work         ;
;             |alt_u_div_v8f:divider|    ; 1624 (1624) ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1624 (1624)  ; 0 (0)             ; 0 (0)            ; |vending_machine|lpm_divide:Mod4|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider ; work         ;
;    |lpm_mult:Mult0|                    ; 21 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 21 (0)       ; 0 (0)             ; 0 (0)            ; |vending_machine|lpm_mult:Mult0                                                                                  ; work         ;
;       |mult_s6t:auto_generated|        ; 21 (21)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 21 (21)      ; 0 (0)             ; 0 (0)            ; |vending_machine|lpm_mult:Mult0|mult_s6t:auto_generated                                                          ; work         ;
+----------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                          ;
+--------------+----------+---------------+---------------+-----------------------+-----+------+
; Name         ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+--------------+----------+---------------+---------------+-----------------------+-----+------+
; LED[0]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[1]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[2]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[3]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[4]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[5]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[6]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[7]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[8]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[9]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[10]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[11]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[12]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[13]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[14]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[15]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seven_seg[0] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seven_seg[1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seven_seg[2] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seven_seg[3] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seven_seg[4] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seven_seg[5] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seven_seg[6] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seven_seg[7] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; digit[0]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; digit[1]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; digit[2]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; digit[3]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; button[0]    ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; rstP99       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; button[1]    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; button[2]    ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; button[3]    ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; button[4]    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; clk          ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
+--------------+----------+---------------+---------------+-----------------------+-----+------+


+--------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                               ;
+--------------------------------+-------------------+---------+
; Source Pin / Fanout            ; Pad To Core Index ; Setting ;
+--------------------------------+-------------------+---------+
; button[0]                      ;                   ;         ;
;      - LED[0]~reg0             ; 1                 ; 6       ;
;      - LED[11]~reg0            ; 1                 ; 6       ;
;      - leftmost~0              ; 1                 ; 6       ;
;      - reading~1               ; 1                 ; 6       ;
;      - leftmost~1              ; 1                 ; 6       ;
;      - btbf[0]~1               ; 1                 ; 6       ;
; rstP99                         ;                   ;         ;
;      - LED[0]~reg0             ; 0                 ; 6       ;
;      - LED[15]~reg0            ; 0                 ; 6       ;
;      - LED[14]~reg0            ; 0                 ; 6       ;
;      - LED[13]~reg0            ; 0                 ; 6       ;
;      - LED[12]~reg0            ; 0                 ; 6       ;
;      - LED[11]~reg0            ; 0                 ; 6       ;
;      - LED[4]~reg0             ; 0                 ; 6       ;
;      - LED[3]~reg0             ; 0                 ; 6       ;
;      - LED[2]~reg0             ; 0                 ; 6       ;
;      - LED[1]~reg0             ; 0                 ; 6       ;
;      - seven_seg[0]~30         ; 0                 ; 6       ;
;      - \reading:rightmost[0]~2 ; 0                 ; 6       ;
;      - \reading:leftmost[0]~0  ; 0                 ; 6       ;
; button[1]                      ;                   ;         ;
;      - LED[12]~reg0            ; 0                 ; 6       ;
;      - LED[1]~reg0             ; 0                 ; 6       ;
;      - leftmost~0              ; 0                 ; 6       ;
;      - leftmost~1              ; 0                 ; 6       ;
;      - btbf[1]~2               ; 0                 ; 6       ;
; button[2]                      ;                   ;         ;
;      - \reading:rightmost[0]~2 ; 1                 ; 6       ;
;      - \reading:leftmost[0]~0  ; 1                 ; 6       ;
;      - btbf[2]~3               ; 1                 ; 6       ;
;      - LED[2]~reg0feeder       ; 1                 ; 6       ;
;      - LED[13]~reg0feeder      ; 1                 ; 6       ;
; button[3]                      ;                   ;         ;
;      - LED[14]~reg0            ; 1                 ; 6       ;
;      - LED[3]~reg0             ; 1                 ; 6       ;
;      - reading~0               ; 1                 ; 6       ;
;      - Add12~0                 ; 1                 ; 6       ;
;      - \reading:rightmost[0]~3 ; 1                 ; 6       ;
;      - btbf[3]~0               ; 1                 ; 6       ;
; button[4]                      ;                   ;         ;
;      - \reading:rightmost[1]~5 ; 0                 ; 6       ;
;      - btbf[4]~4               ; 0                 ; 6       ;
;      - LED[15]~reg0feeder      ; 0                 ; 6       ;
;      - LED[4]~reg0feeder       ; 0                 ; 6       ;
; clk                            ;                   ;         ;
+--------------------------------+-------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                      ;
+-------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; Name                    ; Location           ; Fan-Out ; Usage        ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; FD[16]                  ; FF_X14_Y18_N31     ; 38      ; Clock        ; yes    ; Global Clock         ; GCLK11           ; --                        ;
; \reading:leftmost[0]~0  ; LCCOMB_X23_Y27_N12 ; 5       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; \reading:rightmost[1]~5 ; LCCOMB_X23_Y20_N28 ; 5       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; clk                     ; PIN_31             ; 17      ; Clock        ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; rstP99                  ; PIN_99             ; 14      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; rstP99                  ; PIN_99             ; 26      ; Async. clear ; yes    ; Global Clock         ; GCLK17           ; --                        ;
; seven_seg[0]~30         ; LCCOMB_X11_Y16_N2  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
+-------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                    ;
+--------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name   ; Location       ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; FD[16] ; FF_X14_Y18_N31 ; 38      ; 11                                   ; Global Clock         ; GCLK11           ; --                        ;
; clk    ; PIN_31         ; 17      ; 5                                    ; Global Clock         ; GCLK4            ; --                        ;
; rstP99 ; PIN_99         ; 26      ; 0                                    ; Global Clock         ; GCLK17           ; --                        ;
+--------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                         ; Fan-Out ;
+------------------------------------------------------------------------------------------------------------------------------+---------+
; Add14~58                                                                                                                     ; 176     ;
; Add7~62                                                                                                                      ; 116     ;
; Add4~62                                                                                                                      ; 104     ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_30_result_int[31]~56 ; 93      ;
; lpm_divide:Mod1|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_30_result_int[31]~58 ; 93      ;
; lpm_divide:Mod3|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_30_result_int[31]~60 ; 92      ;
; lpm_divide:Mod4|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_30_result_int[31]~60 ; 92      ;
; lpm_divide:Mod2|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_30_result_int[31]~60 ; 92      ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_29_result_int[30]~54 ; 90      ;
; lpm_divide:Mod1|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_29_result_int[30]~56 ; 90      ;
; lpm_divide:Mod3|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_29_result_int[30]~58 ; 89      ;
; lpm_divide:Mod4|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_29_result_int[30]~58 ; 89      ;
; lpm_divide:Mod2|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_29_result_int[30]~58 ; 89      ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_28_result_int[29]~52 ; 87      ;
; lpm_divide:Mod1|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_28_result_int[29]~54 ; 87      ;
; lpm_divide:Mod3|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_28_result_int[29]~56 ; 86      ;
; lpm_divide:Mod4|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_28_result_int[29]~56 ; 86      ;
; lpm_divide:Mod2|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_28_result_int[29]~56 ; 86      ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_27_result_int[28]~50 ; 83      ;
; lpm_divide:Mod3|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_27_result_int[28]~54 ; 83      ;
; lpm_divide:Mod4|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_27_result_int[28]~54 ; 83      ;
; lpm_divide:Mod2|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_27_result_int[28]~54 ; 83      ;
; lpm_divide:Mod1|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_27_result_int[28]~52 ; 83      ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_26_result_int[27]~48 ; 80      ;
; lpm_divide:Mod3|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_26_result_int[27]~52 ; 80      ;
; lpm_divide:Mod4|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_26_result_int[27]~52 ; 80      ;
; lpm_divide:Mod2|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_26_result_int[27]~52 ; 80      ;
; lpm_divide:Mod1|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_26_result_int[27]~50 ; 80      ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_25_result_int[26]~46 ; 77      ;
; lpm_divide:Mod3|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_25_result_int[26]~50 ; 77      ;
; lpm_divide:Mod4|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_25_result_int[26]~50 ; 77      ;
; lpm_divide:Mod2|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_25_result_int[26]~50 ; 77      ;
; lpm_divide:Mod1|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_25_result_int[26]~48 ; 77      ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_24_result_int[25]~44 ; 74      ;
; lpm_divide:Mod3|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_24_result_int[25]~48 ; 74      ;
; lpm_divide:Mod4|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_24_result_int[25]~48 ; 74      ;
; lpm_divide:Mod2|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_24_result_int[25]~48 ; 74      ;
; lpm_divide:Mod1|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_24_result_int[25]~46 ; 74      ;
; Add2~62                                                                                                                      ; 73      ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_23_result_int[24]~42 ; 71      ;
; lpm_divide:Mod3|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_23_result_int[24]~46 ; 71      ;
; lpm_divide:Mod4|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_23_result_int[24]~46 ; 71      ;
; lpm_divide:Mod2|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_23_result_int[24]~46 ; 71      ;
; lpm_divide:Mod1|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_23_result_int[24]~44 ; 71      ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_22_result_int[23]~40 ; 68      ;
; lpm_divide:Mod3|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_22_result_int[23]~44 ; 68      ;
; lpm_divide:Mod4|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_31_result_int[32]~62 ; 68      ;
; lpm_divide:Mod4|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_22_result_int[23]~44 ; 68      ;
; lpm_divide:Mod2|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_22_result_int[23]~44 ; 68      ;
; lpm_divide:Mod1|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_22_result_int[23]~42 ; 68      ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_21_result_int[22]~38 ; 65      ;
; lpm_divide:Mod3|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_31_result_int[32]~62 ; 65      ;
; lpm_divide:Mod3|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_21_result_int[22]~42 ; 65      ;
; lpm_divide:Mod4|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_21_result_int[22]~42 ; 65      ;
; lpm_divide:Mod2|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_21_result_int[22]~42 ; 65      ;
; lpm_divide:Mod1|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_21_result_int[22]~40 ; 65      ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_31_result_int[32]~58 ; 64      ;
; lpm_divide:Mod2|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_31_result_int[32]~62 ; 64      ;
; lpm_divide:Mod1|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_31_result_int[32]~60 ; 64      ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_20_result_int[21]~36 ; 62      ;
; lpm_divide:Mod3|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_20_result_int[21]~40 ; 62      ;
; lpm_divide:Mod4|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_20_result_int[21]~40 ; 62      ;
; lpm_divide:Mod2|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_20_result_int[21]~40 ; 62      ;
; lpm_divide:Mod1|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_20_result_int[21]~38 ; 62      ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_19_result_int[20]~34 ; 59      ;
; lpm_divide:Mod3|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_19_result_int[20]~38 ; 59      ;
; lpm_divide:Mod4|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_19_result_int[20]~38 ; 59      ;
; lpm_divide:Mod2|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_19_result_int[20]~38 ; 59      ;
; lpm_divide:Mod1|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_19_result_int[20]~36 ; 59      ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_18_result_int[19]~32 ; 56      ;
; lpm_divide:Mod3|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_18_result_int[19]~36 ; 56      ;
; lpm_divide:Mod4|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_18_result_int[19]~36 ; 56      ;
; lpm_divide:Mod2|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_18_result_int[19]~36 ; 56      ;
; lpm_divide:Mod1|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_18_result_int[19]~34 ; 56      ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_17_result_int[18]~30 ; 53      ;
; lpm_divide:Mod3|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_17_result_int[18]~34 ; 53      ;
; lpm_divide:Mod4|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_17_result_int[18]~34 ; 53      ;
; lpm_divide:Mod2|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_17_result_int[18]~34 ; 53      ;
; lpm_divide:Mod1|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_17_result_int[18]~32 ; 53      ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_16_result_int[17]~28 ; 50      ;
; lpm_divide:Mod3|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_16_result_int[17]~32 ; 50      ;
; lpm_divide:Mod4|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_16_result_int[17]~32 ; 50      ;
; lpm_divide:Mod2|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_16_result_int[17]~32 ; 50      ;
; lpm_divide:Mod1|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_16_result_int[17]~30 ; 50      ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_15_result_int[16]~26 ; 47      ;
; lpm_divide:Mod3|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_15_result_int[16]~30 ; 47      ;
; lpm_divide:Mod4|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_15_result_int[16]~30 ; 47      ;
; lpm_divide:Mod2|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_15_result_int[16]~30 ; 47      ;
; lpm_divide:Mod1|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_15_result_int[16]~28 ; 47      ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_14_result_int[15]~24 ; 44      ;
; lpm_divide:Mod3|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_14_result_int[15]~28 ; 44      ;
; lpm_divide:Mod4|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_14_result_int[15]~28 ; 44      ;
; lpm_divide:Mod2|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_14_result_int[15]~28 ; 44      ;
; lpm_divide:Mod1|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_14_result_int[15]~26 ; 44      ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_13_result_int[14]~22 ; 41      ;
; lpm_divide:Mod3|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_13_result_int[14]~26 ; 41      ;
; lpm_divide:Mod4|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_13_result_int[14]~26 ; 41      ;
; lpm_divide:Mod2|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_13_result_int[14]~26 ; 41      ;
; lpm_divide:Mod1|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_13_result_int[14]~24 ; 41      ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_12_result_int[13]~20 ; 38      ;
; lpm_divide:Mod3|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_12_result_int[13]~24 ; 38      ;
; lpm_divide:Mod4|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_12_result_int[13]~24 ; 38      ;
; lpm_divide:Mod2|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_12_result_int[13]~24 ; 38      ;
; lpm_divide:Mod1|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_12_result_int[13]~22 ; 38      ;
; lpm_divide:Mod4|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_32_result_int[33]~64 ; 37      ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_11_result_int[12]~18 ; 35      ;
; lpm_divide:Mod3|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_11_result_int[12]~22 ; 35      ;
; lpm_divide:Mod4|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_11_result_int[12]~22 ; 35      ;
; lpm_divide:Mod2|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_11_result_int[12]~22 ; 35      ;
; lpm_divide:Mod1|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_11_result_int[12]~20 ; 35      ;
; lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|_~0                                                    ; 33      ;
; lpm_divide:Div1|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|_~0                                                    ; 33      ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|add_sub_28_result_int[12]~18     ; 33      ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_32_result_int[33]~60 ; 32      ;
; lpm_divide:Mod3|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_10_result_int[11]~20 ; 32      ;
; lpm_divide:Mod4|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_10_result_int[11]~20 ; 32      ;
; lpm_divide:Mod2|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_10_result_int[11]~20 ; 32      ;
; lpm_divide:Mod1|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_32_result_int[33]~62 ; 32      ;
; lpm_divide:Mod1|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_10_result_int[11]~18 ; 32      ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|add_sub_29_result_int[12]~18     ; 31      ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|add_sub_27_result_int[12]~18     ; 31      ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|add_sub_26_result_int[12]~18     ; 31      ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|add_sub_25_result_int[12]~18     ; 31      ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|add_sub_24_result_int[12]~18     ; 31      ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|add_sub_23_result_int[12]~18     ; 31      ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|add_sub_22_result_int[12]~18     ; 31      ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|add_sub_21_result_int[12]~18     ; 31      ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|add_sub_20_result_int[12]~18     ; 31      ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|add_sub_19_result_int[12]~18     ; 31      ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|add_sub_18_result_int[12]~18     ; 31      ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|add_sub_17_result_int[12]~18     ; 31      ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|add_sub_16_result_int[12]~18     ; 31      ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|add_sub_15_result_int[12]~18     ; 31      ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|add_sub_14_result_int[12]~18     ; 31      ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|add_sub_13_result_int[12]~18     ; 31      ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|add_sub_12_result_int[12]~18     ; 31      ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|add_sub_11_result_int[12]~18     ; 31      ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|add_sub_10_result_int[11]~16     ; 31      ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_10_result_int[11]~16 ; 29      ;
; lpm_divide:Mod3|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_9_result_int[10]~18  ; 29      ;
; lpm_divide:Mod4|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_9_result_int[10]~18  ; 29      ;
; lpm_divide:Mod2|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_9_result_int[10]~18  ; 29      ;
; lpm_divide:Mod1|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_9_result_int[10]~16  ; 29      ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|add_sub_9_result_int[10]~14      ; 27      ;
; lpm_divide:Mod3|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_8_result_int[9]~16   ; 26      ;
; lpm_divide:Mod4|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_8_result_int[9]~16   ; 26      ;
; lpm_divide:Mod1|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_8_result_int[9]~14   ; 26      ;
; lpm_divide:Div1|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|alt_u_div_36f:divider|add_sub_29_result_int[9]~14      ; 24      ;
; lpm_divide:Div1|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|alt_u_div_36f:divider|add_sub_28_result_int[9]~14      ; 24      ;
; lpm_divide:Div1|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|alt_u_div_36f:divider|add_sub_27_result_int[9]~14      ; 24      ;
; lpm_divide:Div1|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|alt_u_div_36f:divider|add_sub_26_result_int[9]~14      ; 24      ;
; lpm_divide:Div1|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|alt_u_div_36f:divider|add_sub_25_result_int[9]~14      ; 24      ;
; lpm_divide:Div1|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|alt_u_div_36f:divider|add_sub_24_result_int[9]~14      ; 24      ;
; lpm_divide:Div1|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|alt_u_div_36f:divider|add_sub_23_result_int[9]~14      ; 24      ;
; lpm_divide:Div1|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|alt_u_div_36f:divider|add_sub_22_result_int[9]~14      ; 24      ;
; lpm_divide:Div1|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|alt_u_div_36f:divider|add_sub_21_result_int[9]~14      ; 24      ;
; lpm_divide:Div1|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|alt_u_div_36f:divider|add_sub_20_result_int[9]~14      ; 24      ;
; lpm_divide:Div1|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|alt_u_div_36f:divider|add_sub_19_result_int[9]~14      ; 24      ;
; lpm_divide:Div1|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|alt_u_div_36f:divider|add_sub_18_result_int[9]~14      ; 24      ;
; lpm_divide:Div1|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|alt_u_div_36f:divider|add_sub_17_result_int[9]~14      ; 24      ;
; lpm_divide:Div1|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|alt_u_div_36f:divider|add_sub_16_result_int[9]~14      ; 24      ;
; lpm_divide:Div1|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|alt_u_div_36f:divider|add_sub_15_result_int[9]~14      ; 24      ;
; lpm_divide:Div1|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|alt_u_div_36f:divider|add_sub_14_result_int[9]~14      ; 24      ;
; lpm_divide:Div1|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|alt_u_div_36f:divider|add_sub_13_result_int[9]~14      ; 24      ;
; lpm_divide:Div1|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|alt_u_div_36f:divider|add_sub_12_result_int[9]~14      ; 24      ;
; lpm_divide:Div1|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|alt_u_div_36f:divider|add_sub_11_result_int[9]~14      ; 24      ;
; lpm_divide:Div1|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|alt_u_div_36f:divider|add_sub_10_result_int[9]~14      ; 24      ;
; lpm_divide:Div1|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|alt_u_div_36f:divider|add_sub_9_result_int[9]~14       ; 24      ;
; lpm_divide:Div1|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|alt_u_div_36f:divider|add_sub_8_result_int[9]~14       ; 24      ;
; lpm_divide:Div1|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|alt_u_div_36f:divider|add_sub_7_result_int[8]~12       ; 24      ;
; lpm_divide:Mod3|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_7_result_int[8]~14   ; 23      ;
; lpm_divide:Mod4|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_7_result_int[8]~14   ; 23      ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|add_sub_30_result_int[12]~18     ; 21      ;
; lpm_divide:Mod2|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_8_result_int[9]~16   ; 21      ;
; lpm_divide:Div1|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|alt_u_div_36f:divider|add_sub_6_result_int[7]~10       ; 21      ;
; lpm_divide:Mod1|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_7_result_int[8]~12   ; 21      ;
; lpm_divide:Mod3|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_6_result_int[7]~12   ; 20      ;
; lpm_divide:Mod4|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_6_result_int[7]~12   ; 20      ;
; lpm_divide:Mod4|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_5_result_int[6]~10   ; 17      ;
; digit[0]~reg0                                                                                                                ; 16      ;
; lpm_divide:Div1|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|alt_u_div_36f:divider|add_sub_30_result_int[9]~14      ; 16      ;
; lpm_divide:Mod3|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_5_result_int[6]~10   ; 15      ;
; lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|alt_u_div_t5f:divider|add_sub_29_result_int[6]~10      ; 15      ;
; lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|alt_u_div_t5f:divider|add_sub_28_result_int[6]~10      ; 15      ;
; lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|alt_u_div_t5f:divider|add_sub_27_result_int[6]~10      ; 15      ;
; lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|alt_u_div_t5f:divider|add_sub_26_result_int[6]~10      ; 15      ;
; lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|alt_u_div_t5f:divider|add_sub_25_result_int[6]~10      ; 15      ;
; lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|alt_u_div_t5f:divider|add_sub_24_result_int[6]~10      ; 15      ;
; lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|alt_u_div_t5f:divider|add_sub_23_result_int[6]~10      ; 15      ;
; lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|alt_u_div_t5f:divider|add_sub_22_result_int[6]~10      ; 15      ;
; lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|alt_u_div_t5f:divider|add_sub_21_result_int[6]~10      ; 15      ;
; lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|alt_u_div_t5f:divider|add_sub_20_result_int[6]~10      ; 15      ;
; lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|alt_u_div_t5f:divider|add_sub_19_result_int[6]~10      ; 15      ;
; lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|alt_u_div_t5f:divider|add_sub_18_result_int[6]~10      ; 15      ;
; lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|alt_u_div_t5f:divider|add_sub_17_result_int[6]~10      ; 15      ;
; lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|alt_u_div_t5f:divider|add_sub_16_result_int[6]~10      ; 15      ;
; lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|alt_u_div_t5f:divider|add_sub_15_result_int[6]~10      ; 15      ;
; lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|alt_u_div_t5f:divider|add_sub_14_result_int[6]~10      ; 15      ;
; lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|alt_u_div_t5f:divider|add_sub_13_result_int[6]~10      ; 15      ;
; lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|alt_u_div_t5f:divider|add_sub_12_result_int[6]~10      ; 15      ;
; lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|alt_u_div_t5f:divider|add_sub_11_result_int[6]~10      ; 15      ;
; lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|alt_u_div_t5f:divider|add_sub_10_result_int[6]~10      ; 15      ;
; lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|alt_u_div_t5f:divider|add_sub_9_result_int[6]~10       ; 15      ;
; lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|alt_u_div_t5f:divider|add_sub_8_result_int[6]~10       ; 15      ;
; lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|alt_u_div_t5f:divider|add_sub_7_result_int[6]~10       ; 15      ;
; lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|alt_u_div_t5f:divider|add_sub_6_result_int[6]~10       ; 15      ;
; lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|alt_u_div_t5f:divider|add_sub_5_result_int[6]~10       ; 15      ;
; lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|alt_u_div_t5f:divider|add_sub_4_result_int[5]~8        ; 15      ;
; digit[3]~reg0                                                                                                                ; 14      ;
; rstP99~input                                                                                                                 ; 13      ;
; \reading:rightmost[0]                                                                                                        ; 13      ;
; lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|alt_u_div_t5f:divider|add_sub_3_result_int[4]~6        ; 13      ;
; lpm_divide:Mod4|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_4_result_int[5]~8    ; 13      ;
; lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|alt_u_div_t5f:divider|add_sub_30_result_int[6]~10      ; 12      ;
; Add10~48                                                                                                                     ; 12      ;
; Add10~46                                                                                                                     ; 12      ;
; Add10~44                                                                                                                     ; 12      ;
; Add10~42                                                                                                                     ; 12      ;
; Add10~40                                                                                                                     ; 12      ;
; Add10~38                                                                                                                     ; 12      ;
; Add10~36                                                                                                                     ; 12      ;
; Add10~34                                                                                                                     ; 12      ;
; Add10~32                                                                                                                     ; 12      ;
; Add10~30                                                                                                                     ; 12      ;
; Add10~28                                                                                                                     ; 12      ;
; Add10~26                                                                                                                     ; 12      ;
; Add10~24                                                                                                                     ; 12      ;
; Add10~22                                                                                                                     ; 12      ;
; Add10~20                                                                                                                     ; 12      ;
; Add10~18                                                                                                                     ; 12      ;
; Add10~16                                                                                                                     ; 12      ;
; Add10~14                                                                                                                     ; 12      ;
; Add10~12                                                                                                                     ; 12      ;
; Add10~10                                                                                                                     ; 12      ;
; \reading:rightmost[1]                                                                                                        ; 12      ;
; digit[2]~reg0                                                                                                                ; 11      ;
; Add10~52                                                                                                                     ; 11      ;
; Add10~50                                                                                                                     ; 11      ;
; Add10~56                                                                                                                     ; 10      ;
; Add10~54                                                                                                                     ; 10      ;
; Add14~4                                                                                                                      ; 10      ;
; Add14~2                                                                                                                      ; 10      ;
; Add14~0                                                                                                                      ; 10      ;
; Add5~0                                                                                                                       ; 9       ;
; Add10~62                                                                                                                     ; 9       ;
; Add10~60                                                                                                                     ; 9       ;
; Add10~58                                                                                                                     ; 9       ;
; seven_seg[0]~30                                                                                                              ; 8       ;
; lpm_divide:Mod2|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[1057]~1566          ; 8       ;
; Add8~0                                                                                                                       ; 8       ;
; lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|lpm_abs_9v9:my_abs_num|cs2a[11]~103                    ; 7       ;
; lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|lpm_abs_9v9:my_abs_num|cs2a[27]~101                    ; 7       ;
; seven_seg~72                                                                                                                 ; 7       ;
; lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|lpm_abs_9v9:my_abs_num|cs2a[24]~71                     ; 7       ;
; lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|lpm_abs_9v9:my_abs_num|cs2a[21]~70                     ; 7       ;
; Add7~50                                                                                                                      ; 7       ;
; Add4~38                                                                                                                      ; 7       ;
; Add4~22                                                                                                                      ; 7       ;
; button[3]~input                                                                                                              ; 6       ;
; button[0]~input                                                                                                              ; 6       ;
; lpm_divide:Mod2|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[1058]~1567          ; 6       ;
; seven_seg~35                                                                                                                 ; 6       ;
; Add9~5                                                                                                                       ; 6       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|quotient[0]~0                                          ; 6       ;
; Add9~4                                                                                                                       ; 6       ;
; lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|lpm_abs_9v9:my_abs_num|cs2a[18]~69                     ; 6       ;
; lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|lpm_abs_9v9:my_abs_num|cs2a[16]~68                     ; 6       ;
; lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|lpm_abs_9v9:my_abs_num|cs2a[14]~67                     ; 6       ;
; lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|lpm_abs_9v9:my_abs_num|cs2a[8]~66                      ; 6       ;
; seven_seg~21                                                                                                                 ; 6       ;
; seven_seg~20                                                                                                                 ; 6       ;
; lpm_divide:Div1|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|lpm_abs_9v9:my_abs_num|cs2a[18]~8                      ; 6       ;
; lpm_divide:Div1|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|lpm_abs_9v9:my_abs_num|cs2a[10]~4                      ; 6       ;
; Add7~56                                                                                                                      ; 6       ;
; Add7~44                                                                                                                      ; 6       ;
; Add7~34                                                                                                                      ; 6       ;
; Add7~30                                                                                                                      ; 6       ;
; Add7~24                                                                                                                      ; 6       ;
; Add7~18                                                                                                                      ; 6       ;
; Add7~10                                                                                                                      ; 6       ;
; Add7~6                                                                                                                       ; 6       ;
; Add4~42                                                                                                                      ; 6       ;
; Add4~26                                                                                                                      ; 6       ;
; button[2]~input                                                                                                              ; 5       ;
; button[1]~input                                                                                                              ; 5       ;
; \reading:leftmost[0]~0                                                                                                       ; 5       ;
; \reading:rightmost[1]~5                                                                                                      ; 5       ;
; reading~0                                                                                                                    ; 5       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|quotient[2]~2                                          ; 5       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|quotient[1]~1                                          ; 5       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|lpm_abs_9v9:my_abs_num|cs2a[22]~10                     ; 5       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|lpm_abs_9v9:my_abs_num|cs2a[20]~9                      ; 5       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|lpm_abs_9v9:my_abs_num|cs2a[18]~8                      ; 5       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|lpm_abs_9v9:my_abs_num|cs2a[16]~7                      ; 5       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|lpm_abs_9v9:my_abs_num|cs2a[14]~6                      ; 5       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|lpm_abs_9v9:my_abs_num|cs2a[12]~5                      ; 5       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|lpm_abs_9v9:my_abs_num|cs2a[10]~4                      ; 5       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|lpm_abs_9v9:my_abs_num|cs2a[8]~3                       ; 5       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|lpm_abs_9v9:my_abs_num|cs2a[6]~2                       ; 5       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|lpm_abs_9v9:my_abs_num|cs2a[4]~1                       ; 5       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|lpm_abs_9v9:my_abs_num|cs2a[2]~0                       ; 5       ;
; lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|lpm_abs_9v9:my_abs_num|cs2a[4]~84                      ; 5       ;
; lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|lpm_abs_9v9:my_abs_num|cs2a[2]~83                      ; 5       ;
; lpm_divide:Div1|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|lpm_abs_9v9:my_abs_num|cs2a[12]~27                     ; 5       ;
; lpm_divide:Div1|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|lpm_abs_9v9:my_abs_num|cs2a[20]~21                     ; 5       ;
; lpm_divide:Div1|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|lpm_abs_9v9:my_abs_num|cs2a[24]~11                     ; 5       ;
; lpm_divide:Div1|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|lpm_abs_9v9:my_abs_num|cs2a[16]~7                      ; 5       ;
; lpm_divide:Div1|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|lpm_abs_9v9:my_abs_num|cs2a[8]~3                       ; 5       ;
; lpm_divide:Div1|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|lpm_abs_9v9:my_abs_num|cs2a[6]~2                       ; 5       ;
; lpm_divide:Div1|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|lpm_abs_9v9:my_abs_num|cs2a[4]~1                       ; 5       ;
; lpm_divide:Div1|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|lpm_abs_9v9:my_abs_num|cs2a[2]~0                       ; 5       ;
; Add2~46                                                                                                                      ; 5       ;
; Add2~42                                                                                                                      ; 5       ;
; Add2~38                                                                                                                      ; 5       ;
; Add2~34                                                                                                                      ; 5       ;
; Add2~30                                                                                                                      ; 5       ;
; Add2~26                                                                                                                      ; 5       ;
; Add2~22                                                                                                                      ; 5       ;
; Add2~18                                                                                                                      ; 5       ;
; Add2~14                                                                                                                      ; 5       ;
; Add2~10                                                                                                                      ; 5       ;
; Add2~6                                                                                                                       ; 5       ;
; Add7~54                                                                                                                      ; 5       ;
; Add7~38                                                                                                                      ; 5       ;
; Add7~22                                                                                                                      ; 5       ;
; Add7~2                                                                                                                       ; 5       ;
; Add7~0                                                                                                                       ; 5       ;
; Add4~50                                                                                                                      ; 5       ;
; Add4~34                                                                                                                      ; 5       ;
; Add4~18                                                                                                                      ; 5       ;
; Add4~14                                                                                                                      ; 5       ;
; Add4~10                                                                                                                      ; 5       ;
; Add4~6                                                                                                                       ; 5       ;
; button[4]~input                                                                                                              ; 4       ;
; lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|lpm_abs_9v9:my_abs_num|cs2a[10]~99                     ; 4       ;
; lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|lpm_abs_9v9:my_abs_num|cs2a[13]~97                     ; 4       ;
; lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|lpm_abs_9v9:my_abs_num|cs2a[20]~96                     ; 4       ;
; lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|lpm_abs_9v9:my_abs_num|cs2a[23]~95                     ; 4       ;
; lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|lpm_abs_9v9:my_abs_num|cs2a[26]~94                     ; 4       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|lpm_abs_9v9:my_abs_num|cs2a[4]~31                      ; 4       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|lpm_abs_9v9:my_abs_num|cs2a[6]~30                      ; 4       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|lpm_abs_9v9:my_abs_num|cs2a[8]~29                      ; 4       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|lpm_abs_9v9:my_abs_num|cs2a[10]~28                     ; 4       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|lpm_abs_9v9:my_abs_num|cs2a[12]~27                     ; 4       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|lpm_abs_9v9:my_abs_num|cs2a[14]~26                     ; 4       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|lpm_abs_9v9:my_abs_num|cs2a[16]~25                     ; 4       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|lpm_abs_9v9:my_abs_num|cs2a[18]~24                     ; 4       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|lpm_abs_9v9:my_abs_num|cs2a[20]~23                     ; 4       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|lpm_abs_9v9:my_abs_num|cs2a[22]~22                     ; 4       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|lpm_abs_9v9:my_abs_num|cs2a[24]~21                     ; 4       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|lpm_abs_9v9:my_abs_num|cs2a[28]~13                     ; 4       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|lpm_abs_9v9:my_abs_num|cs2a[26]~12                     ; 4       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|lpm_abs_9v9:my_abs_num|cs2a[24]~11                     ; 4       ;
; lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|lpm_abs_9v9:my_abs_num|cs2a[4]~87                      ; 4       ;
; lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|lpm_abs_9v9:my_abs_num|cs2a[6]~86                      ; 4       ;
; lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|lpm_abs_9v9:my_abs_num|cs2a[8]~82                      ; 4       ;
; lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|lpm_abs_9v9:my_abs_num|cs2a[14]~81                     ; 4       ;
; lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|lpm_abs_9v9:my_abs_num|cs2a[16]~79                     ; 4       ;
; lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|lpm_abs_9v9:my_abs_num|cs2a[18]~77                     ; 4       ;
; lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|lpm_abs_9v9:my_abs_num|cs2a[21]~76                     ; 4       ;
; lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|lpm_abs_9v9:my_abs_num|cs2a[24]~75                     ; 4       ;
; seven_seg[0]~17                                                                                                              ; 4       ;
; lpm_divide:Div1|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|lpm_abs_9v9:my_abs_num|cs2a[4]~34                      ; 4       ;
; lpm_divide:Div1|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|lpm_abs_9v9:my_abs_num|cs2a[6]~33                      ; 4       ;
; lpm_divide:Div1|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|lpm_abs_9v9:my_abs_num|cs2a[8]~32                      ; 4       ;
; lpm_divide:Div1|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|lpm_abs_9v9:my_abs_num|cs2a[10]~31                     ; 4       ;
; lpm_divide:Div1|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|lpm_abs_9v9:my_abs_num|cs2a[12]~30                     ; 4       ;
; lpm_divide:Div1|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|lpm_abs_9v9:my_abs_num|cs2a[14]~29                     ; 4       ;
; lpm_divide:Div1|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|lpm_abs_9v9:my_abs_num|cs2a[16]~26                     ; 4       ;
; lpm_divide:Div1|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|lpm_abs_9v9:my_abs_num|cs2a[18]~25                     ; 4       ;
; lpm_divide:Div1|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|lpm_abs_9v9:my_abs_num|cs2a[20]~24                     ; 4       ;
; lpm_divide:Div1|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|lpm_abs_9v9:my_abs_num|cs2a[22]~23                     ; 4       ;
; lpm_divide:Div1|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|lpm_abs_9v9:my_abs_num|cs2a[24]~20                     ; 4       ;
; lpm_divide:Div1|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|lpm_abs_9v9:my_abs_num|cs2a[26]~19                     ; 4       ;
; lpm_divide:Div1|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|lpm_abs_9v9:my_abs_num|cs2a[28]~13                     ; 4       ;
; lpm_divide:Div1|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|lpm_abs_9v9:my_abs_num|cs2a[26]~12                     ; 4       ;
; Add2~58                                                                                                                      ; 4       ;
; Add2~54                                                                                                                      ; 4       ;
; Add2~50                                                                                                                      ; 4       ;
; lpm_divide:Mod3|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_32_result_int[33]~64 ; 4       ;
; Add8~54                                                                                                                      ; 4       ;
; Add8~52                                                                                                                      ; 4       ;
; Add8~50                                                                                                                      ; 4       ;
; Add8~48                                                                                                                      ; 4       ;
; Add8~46                                                                                                                      ; 4       ;
; Add8~44                                                                                                                      ; 4       ;
; Add8~42                                                                                                                      ; 4       ;
; Add8~40                                                                                                                      ; 4       ;
; Add8~38                                                                                                                      ; 4       ;
; Add8~36                                                                                                                      ; 4       ;
; Add8~34                                                                                                                      ; 4       ;
; Add8~32                                                                                                                      ; 4       ;
; Add8~30                                                                                                                      ; 4       ;
; Add8~28                                                                                                                      ; 4       ;
; Add8~26                                                                                                                      ; 4       ;
; Add8~24                                                                                                                      ; 4       ;
; Add8~22                                                                                                                      ; 4       ;
; Add8~20                                                                                                                      ; 4       ;
; Add8~18                                                                                                                      ; 4       ;
; Add8~16                                                                                                                      ; 4       ;
; Add8~14                                                                                                                      ; 4       ;
; Add8~12                                                                                                                      ; 4       ;
; Add8~10                                                                                                                      ; 4       ;
; Add8~8                                                                                                                       ; 4       ;
; Add8~6                                                                                                                       ; 4       ;
; Add8~4                                                                                                                       ; 4       ;
; Add8~2                                                                                                                       ; 4       ;
; lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|op_1~60                                                ; 4       ;
; Add7~52                                                                                                                      ; 4       ;
; Add7~20                                                                                                                      ; 4       ;
; Add7~14                                                                                                                      ; 4       ;
; Add5~48                                                                                                                      ; 4       ;
; Add5~46                                                                                                                      ; 4       ;
; Add5~44                                                                                                                      ; 4       ;
; Add5~42                                                                                                                      ; 4       ;
; Add5~40                                                                                                                      ; 4       ;
; Add5~38                                                                                                                      ; 4       ;
; Add5~36                                                                                                                      ; 4       ;
; Add5~34                                                                                                                      ; 4       ;
; Add5~32                                                                                                                      ; 4       ;
; Add5~30                                                                                                                      ; 4       ;
; Add5~28                                                                                                                      ; 4       ;
; Add5~26                                                                                                                      ; 4       ;
; Add5~24                                                                                                                      ; 4       ;
; Add5~22                                                                                                                      ; 4       ;
; Add5~20                                                                                                                      ; 4       ;
; Add5~18                                                                                                                      ; 4       ;
; Add5~16                                                                                                                      ; 4       ;
; Add5~14                                                                                                                      ; 4       ;
; Add5~12                                                                                                                      ; 4       ;
; Add5~10                                                                                                                      ; 4       ;
; Add5~8                                                                                                                       ; 4       ;
; Add5~6                                                                                                                       ; 4       ;
; lpm_divide:Div1|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|op_1~54                                                ; 4       ;
; Add4~58                                                                                                                      ; 4       ;
; Add4~54                                                                                                                      ; 4       ;
; Add4~46                                                                                                                      ; 4       ;
; Add4~30                                                                                                                      ; 4       ;
; Add14~56                                                                                                                     ; 4       ;
; Add14~54                                                                                                                     ; 4       ;
; Add14~52                                                                                                                     ; 4       ;
; Add14~50                                                                                                                     ; 4       ;
; Add14~48                                                                                                                     ; 4       ;
; Add14~46                                                                                                                     ; 4       ;
; Add14~44                                                                                                                     ; 4       ;
; Add14~42                                                                                                                     ; 4       ;
; Add14~40                                                                                                                     ; 4       ;
; Add14~38                                                                                                                     ; 4       ;
; Add14~36                                                                                                                     ; 4       ;
; Add14~34                                                                                                                     ; 4       ;
; Add14~32                                                                                                                     ; 4       ;
; Add14~30                                                                                                                     ; 4       ;
; Add14~28                                                                                                                     ; 4       ;
; Add14~26                                                                                                                     ; 4       ;
; Add14~24                                                                                                                     ; 4       ;
; Add14~22                                                                                                                     ; 4       ;
; Add14~20                                                                                                                     ; 4       ;
; Add14~18                                                                                                                     ; 4       ;
; Add14~16                                                                                                                     ; 4       ;
; Add14~14                                                                                                                     ; 4       ;
; Add14~12                                                                                                                     ; 4       ;
; Add14~10                                                                                                                     ; 4       ;
; Add14~8                                                                                                                      ; 4       ;
; Add14~6                                                                                                                      ; 4       ;
; seven_seg~76                                                                                                                 ; 3       ;
; lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|lpm_abs_9v9:my_abs_num|cs2a[10]~98                     ; 3       ;
; lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|lpm_abs_9v9:my_abs_num|cs2a[26]~93                     ; 3       ;
; lpm_divide:Mod4|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[992]~1905           ; 3       ;
; leftmost~0                                                                                                                   ; 3       ;
; btbf[0]                                                                                                                      ; 3       ;
; btbf[3]                                                                                                                      ; 3       ;
; seven_seg[3]~59                                                                                                              ; 3       ;
; seven_seg[3]~55                                                                                                              ; 3       ;
; seven_seg[3]~52                                                                                                              ; 3       ;
; seven_seg~39                                                                                                                 ; 3       ;
; seven_seg~38                                                                                                                 ; 3       ;
; seven_seg~31                                                                                                                 ; 3       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|lpm_abs_9v9:my_abs_num|cs2a[26]~19                     ; 3       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|lpm_abs_9v9:my_abs_num|cs2a[28]~17                     ; 3       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|lpm_abs_9v9:my_abs_num|cs2a[30]~15                     ; 3       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|lpm_abs_9v9:my_abs_num|cs2a[30]~14                     ; 3       ;
; lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|lpm_abs_9v9:my_abs_num|cs2a[2]~88                      ; 3       ;
; lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|lpm_abs_9v9:my_abs_num|cs2a[6]~85                      ; 3       ;
; lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|lpm_abs_9v9:my_abs_num|cs2a[29]~74                     ; 3       ;
; lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|lpm_abs_9v9:my_abs_num|cs2a[30]~73                     ; 3       ;
; lpm_divide:Div2|lpm_divide_gvo:auto_generated|abs_divider_kbg:divider|lpm_abs_9v9:my_abs_num|cs2a[30]~72                     ; 3       ;
; lpm_divide:Mod4|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[990]~1434           ; 3       ;
; lpm_divide:Mod4|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[990]~1433           ; 3       ;
; lpm_divide:Mod4|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[991]~1431           ; 3       ;
; lpm_divide:Div1|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|lpm_abs_9v9:my_abs_num|cs2a[2]~35                      ; 3       ;
; lpm_divide:Div1|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|lpm_abs_9v9:my_abs_num|cs2a[14]~28                     ; 3       ;
; lpm_divide:Div1|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|lpm_abs_9v9:my_abs_num|cs2a[22]~22                     ; 3       ;
; lpm_divide:Div1|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|lpm_abs_9v9:my_abs_num|cs2a[28]~17                     ; 3       ;
; lpm_divide:Div1|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|lpm_abs_9v9:my_abs_num|cs2a[30]~15                     ; 3       ;
; lpm_divide:Div1|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|lpm_abs_9v9:my_abs_num|cs2a[30]~14                     ; 3       ;
; digit[1]~reg0                                                                                                                ; 3       ;
; Add8~60                                                                                                                      ; 3       ;
; Add8~58                                                                                                                      ; 3       ;
; Add8~56                                                                                                                      ; 3       ;
; Add7~12                                                                                                                      ; 3       ;
; Add7~8                                                                                                                       ; 3       ;
; Add7~4                                                                                                                       ; 3       ;
; lpm_divide:Mod2|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|add_sub_32_result_int[33]~64 ; 3       ;
; Add5~54                                                                                                                      ; 3       ;
; Add5~52                                                                                                                      ; 3       ;
; Add5~50                                                                                                                      ; 3       ;
; Add5~4                                                                                                                       ; 3       ;
; Add5~2                                                                                                                       ; 3       ;
; Add4~44                                                                                                                      ; 3       ;
; Add4~40                                                                                                                      ; 3       ;
; Add4~28                                                                                                                      ; 3       ;
; Add4~24                                                                                                                      ; 3       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[350]~945                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[326]~944                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[302]~943                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[278]~942                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[254]~941                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[230]~940                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[206]~939                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[182]~938                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[158]~937                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[134]~936                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[136]~935                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[125]~934                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[127]~933                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[129]~932                ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[959]~1979           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[926]~1978           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[893]~1977           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[860]~1976           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[827]~1975           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[794]~1974           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[761]~1973           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[728]~1972           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[695]~1971           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[662]~1970           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[629]~1969           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[596]~1968           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[563]~1967           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[530]~1966           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[497]~1965           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[464]~1964           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[431]~1963           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[398]~1962           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[399]~1961           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[400]~1960           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[367]~1959           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[368]~1958           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[369]~1957           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[370]~1956           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[371]~1955           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[372]~1954           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[373]~1953           ; 2       ;
; lpm_divide:Mod3|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[202]~1886           ; 2       ;
; lpm_divide:Mod2|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[1025]~2005          ; 2       ;
; lpm_divide:Mod2|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[992]~2004           ; 2       ;
; lpm_divide:Mod2|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[959]~2003           ; 2       ;
; lpm_divide:Mod2|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[926]~2002           ; 2       ;
; lpm_divide:Mod2|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[893]~2001           ; 2       ;
; lpm_divide:Mod2|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[860]~2000           ; 2       ;
; lpm_divide:Mod2|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[827]~1999           ; 2       ;
; lpm_divide:Mod2|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[794]~1998           ; 2       ;
; lpm_divide:Mod2|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[761]~1997           ; 2       ;
; lpm_divide:Mod2|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[728]~1996           ; 2       ;
; lpm_divide:Mod2|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[695]~1995           ; 2       ;
; lpm_divide:Mod2|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[662]~1994           ; 2       ;
; lpm_divide:Mod2|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[629]~1993           ; 2       ;
; lpm_divide:Mod2|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[596]~1992           ; 2       ;
; lpm_divide:Mod2|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[563]~1991           ; 2       ;
; lpm_divide:Mod2|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[530]~1990           ; 2       ;
; lpm_divide:Mod2|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[497]~1989           ; 2       ;
; lpm_divide:Mod2|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[464]~1988           ; 2       ;
; lpm_divide:Mod2|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[431]~1987           ; 2       ;
; lpm_divide:Mod2|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[398]~1986           ; 2       ;
; lpm_divide:Mod2|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[365]~1985           ; 2       ;
; lpm_divide:Mod2|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[332]~1984           ; 2       ;
; lpm_divide:Mod2|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[299]~1983           ; 2       ;
; lpm_divide:Mod2|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[300]~1982           ; 2       ;
; lpm_divide:Mod2|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[301]~1981           ; 2       ;
; lpm_divide:Div1|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|alt_u_div_36f:divider|StageOut[263]~775                ; 2       ;
; lpm_divide:Div1|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|alt_u_div_36f:divider|StageOut[245]~774                ; 2       ;
; lpm_divide:Div1|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|alt_u_div_36f:divider|StageOut[227]~773                ; 2       ;
; lpm_divide:Div1|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|alt_u_div_36f:divider|StageOut[209]~772                ; 2       ;
; lpm_divide:Div1|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|alt_u_div_36f:divider|StageOut[191]~771                ; 2       ;
; lpm_divide:Div1|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|alt_u_div_36f:divider|StageOut[173]~770                ; 2       ;
; lpm_divide:Div1|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|alt_u_div_36f:divider|StageOut[155]~769                ; 2       ;
; lpm_divide:Div1|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|alt_u_div_36f:divider|StageOut[137]~768                ; 2       ;
; lpm_divide:Div1|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|alt_u_div_36f:divider|StageOut[119]~767                ; 2       ;
; lpm_divide:Div1|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|alt_u_div_36f:divider|StageOut[101]~766                ; 2       ;
; lpm_divide:Div1|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|alt_u_div_36f:divider|StageOut[83]~765                 ; 2       ;
; lpm_divide:Div1|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|alt_u_div_36f:divider|StageOut[75]~764                 ; 2       ;
; lpm_divide:Div1|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|alt_u_div_36f:divider|StageOut[67]~763                 ; 2       ;
; lpm_divide:Div1|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|alt_u_div_36f:divider|StageOut[69]~762                 ; 2       ;
; lpm_divide:Mod1|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[959]~2083           ; 2       ;
; lpm_divide:Mod1|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[926]~2082           ; 2       ;
; lpm_divide:Mod1|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[893]~2081           ; 2       ;
; lpm_divide:Mod1|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[860]~2080           ; 2       ;
; lpm_divide:Mod1|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[827]~2079           ; 2       ;
; lpm_divide:Mod1|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[794]~2078           ; 2       ;
; lpm_divide:Mod1|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[761]~2077           ; 2       ;
; lpm_divide:Mod1|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[728]~2076           ; 2       ;
; lpm_divide:Mod1|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[695]~2075           ; 2       ;
; lpm_divide:Mod1|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[662]~2074           ; 2       ;
; lpm_divide:Mod1|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[629]~2073           ; 2       ;
; lpm_divide:Mod1|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[596]~2072           ; 2       ;
; lpm_divide:Mod1|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[563]~2071           ; 2       ;
; lpm_divide:Mod1|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[530]~2070           ; 2       ;
; lpm_divide:Mod1|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[497]~2069           ; 2       ;
; lpm_divide:Mod1|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[464]~2068           ; 2       ;
; lpm_divide:Mod1|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[431]~2067           ; 2       ;
; lpm_divide:Mod1|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[398]~2066           ; 2       ;
; lpm_divide:Mod1|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[365]~2065           ; 2       ;
; lpm_divide:Mod1|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[332]~2064           ; 2       ;
; lpm_divide:Mod1|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[299]~2063           ; 2       ;
; lpm_divide:Mod1|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[300]~2062           ; 2       ;
; lpm_divide:Mod1|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[267]~2061           ; 2       ;
; lpm_divide:Mod1|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[268]~2060           ; 2       ;
; lpm_divide:Mod1|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[269]~2059           ; 2       ;
; lpm_divide:Mod1|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[270]~2058           ; 2       ;
; lpm_divide:Mod1|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[271]~2057           ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[351]~921                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[352]~920                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[353]~919                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[354]~918                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[355]~917                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[356]~916                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[357]~915                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[338]~913                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[339]~912                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[340]~911                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[341]~910                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[342]~909                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[343]~908                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[344]~907                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[345]~906                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[327]~904                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[328]~903                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[329]~902                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[330]~901                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[331]~900                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[332]~899                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[333]~898                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[314]~896                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[315]~895                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[316]~894                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[317]~893                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[318]~892                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[319]~891                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[320]~890                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[321]~889                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[303]~887                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[304]~886                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[305]~885                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[306]~884                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[307]~883                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[308]~882                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[309]~881                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[290]~879                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[291]~878                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[292]~877                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[293]~876                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[294]~875                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[295]~874                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[296]~873                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[297]~872                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[279]~870                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[280]~869                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[281]~868                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[282]~867                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[283]~866                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[284]~865                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[285]~864                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[266]~862                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[267]~861                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[268]~860                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[269]~859                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[270]~858                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[271]~857                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[272]~856                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[273]~855                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[255]~853                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[256]~852                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[257]~851                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[258]~850                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[259]~849                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[260]~848                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[261]~847                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[242]~845                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[243]~844                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[244]~843                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[245]~842                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[246]~841                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[247]~840                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[248]~839                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[249]~838                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[231]~836                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[232]~835                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[233]~834                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[234]~833                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[235]~832                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[236]~831                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[237]~830                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[218]~828                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[219]~827                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[220]~826                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[221]~825                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[222]~824                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[223]~823                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[224]~822                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[225]~821                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[207]~819                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[208]~818                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[209]~817                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[210]~816                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[211]~815                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[212]~814                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[213]~813                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[194]~811                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[195]~810                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[196]~809                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[197]~808                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[198]~807                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[199]~806                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[200]~805                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[201]~804                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[183]~802                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[184]~801                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[185]~800                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[186]~799                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[187]~798                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[188]~797                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[189]~796                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[170]~794                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[171]~793                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[172]~792                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[173]~791                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[174]~790                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[175]~789                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[176]~788                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[177]~787                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[159]~785                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[160]~784                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[161]~783                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[162]~782                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[163]~781                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[164]~780                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[165]~779                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[146]~777                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[147]~776                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[148]~775                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[149]~774                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[150]~773                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[151]~772                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[152]~771                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[153]~770                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[135]~768                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[137]~767                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[138]~766                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[139]~765                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[140]~764                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[141]~763                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[124]~761                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[126]~760                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[128]~759                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[111]~758                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[113]~757                ; 2       ;
; lpm_divide:Div0|lpm_divide_t0p:auto_generated|abs_divider_1dg:divider|alt_u_div_n8f:divider|StageOut[115]~756                ; 2       ;
; seven_seg~73                                                                                                                 ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[1024]~1952          ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[1025]~1950          ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[991]~1949           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[1026]~1948          ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[1027]~1947          ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[1028]~1946          ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[1029]~1945          ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[1030]~1944          ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[1031]~1943          ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[1032]~1942          ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[1033]~1941          ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[1034]~1940          ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[1035]~1939          ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[1036]~1938          ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[1037]~1937          ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[1038]~1936          ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[1039]~1935          ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[1040]~1934          ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[1041]~1933          ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[1042]~1932          ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[1043]~1931          ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[1044]~1930          ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[1045]~1929          ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[1046]~1928          ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[1047]~1927          ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[1048]~1926          ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[1049]~1925          ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[1050]~1924          ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[1051]~1923          ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[1052]~1922          ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[1053]~1921          ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[992]~1920           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[958]~1919           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[993]~1918           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[994]~1917           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[995]~1916           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[996]~1915           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[997]~1914           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[998]~1913           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[999]~1912           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[1000]~1911          ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[1001]~1910          ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[1002]~1909          ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[1003]~1908          ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[1004]~1907          ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[1005]~1906          ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[1006]~1905          ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[1007]~1904          ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[1008]~1903          ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[1009]~1902          ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[1010]~1901          ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[1011]~1900          ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[1012]~1899          ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[1013]~1898          ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[1014]~1897          ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[1015]~1896          ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[1016]~1895          ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[1017]~1894          ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[1018]~1893          ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[1019]~1892          ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[1020]~1891          ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[960]~1890           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[961]~1889           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[962]~1888           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[963]~1887           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[964]~1886           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[965]~1885           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[966]~1884           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[967]~1883           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[968]~1882           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[969]~1881           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[970]~1880           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[971]~1879           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[972]~1878           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[973]~1877           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[974]~1876           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[975]~1875           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[976]~1874           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[977]~1873           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[978]~1872           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[979]~1871           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[980]~1870           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[981]~1869           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[982]~1868           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[983]~1867           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[984]~1866           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[985]~1865           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[986]~1864           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[927]~1863           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[928]~1862           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[929]~1861           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[930]~1860           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[931]~1859           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[932]~1858           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[933]~1857           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[934]~1856           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[935]~1855           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[936]~1854           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[937]~1853           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[938]~1852           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[939]~1851           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[940]~1850           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[941]~1849           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[942]~1848           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[943]~1847           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[944]~1846           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[945]~1845           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[946]~1844           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[947]~1843           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[948]~1842           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[949]~1841           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[950]~1840           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[951]~1839           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[952]~1838           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[894]~1837           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[895]~1836           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[896]~1835           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[897]~1834           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[898]~1833           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[899]~1832           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[900]~1831           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[901]~1830           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[902]~1829           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[903]~1828           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[904]~1827           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[905]~1826           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[906]~1825           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[907]~1824           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[908]~1823           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[909]~1822           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[910]~1821           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[911]~1820           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[912]~1819           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[913]~1818           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[914]~1817           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[915]~1816           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[916]~1815           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[917]~1814           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[918]~1813           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[861]~1812           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[862]~1811           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[863]~1810           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[864]~1809           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[865]~1808           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[866]~1807           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[867]~1806           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[868]~1805           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[869]~1804           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[870]~1803           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[871]~1802           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[872]~1801           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[873]~1800           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[874]~1799           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[875]~1798           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[876]~1797           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[877]~1796           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[878]~1795           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[879]~1794           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[880]~1793           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[881]~1792           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[882]~1791           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[883]~1790           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[884]~1789           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[828]~1788           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[829]~1787           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[830]~1786           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[831]~1785           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[832]~1784           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[833]~1783           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[834]~1782           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[835]~1781           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[836]~1780           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[837]~1779           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[838]~1778           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[839]~1777           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[840]~1776           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[841]~1775           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[842]~1774           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[843]~1773           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[844]~1772           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[845]~1771           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[846]~1770           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[847]~1769           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[848]~1768           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[849]~1767           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[850]~1766           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[795]~1765           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[796]~1764           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[797]~1763           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[798]~1762           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[799]~1761           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[800]~1760           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[801]~1759           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[802]~1758           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[803]~1757           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[804]~1756           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[805]~1755           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[806]~1754           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[807]~1753           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[808]~1752           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[809]~1751           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[810]~1750           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[811]~1749           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[812]~1748           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[813]~1747           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[814]~1746           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[815]~1745           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[816]~1744           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[762]~1743           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[763]~1742           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[764]~1741           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[765]~1740           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[766]~1739           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[767]~1738           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[768]~1737           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[769]~1736           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[770]~1735           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[771]~1734           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[772]~1733           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[773]~1732           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[774]~1731           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[775]~1730           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[776]~1729           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[777]~1728           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[778]~1727           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[779]~1726           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[780]~1725           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[781]~1724           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[782]~1723           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[729]~1722           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[730]~1721           ; 2       ;
; lpm_divide:Mod0|lpm_divide_cbm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_v8f:divider|StageOut[731]~1720           ; 2       ;
+------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 0           ; 2                   ; 112               ;
; Simple Multipliers (18-bit)           ; 2           ; 1                   ; 56                ;
; Embedded Multiplier Blocks            ; 2           ; --                  ; 56                ;
; Embedded Multiplier 9-bit elements    ; 4           ; 2                   ; 112               ;
; Signed Embedded Multipliers           ; 1           ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 0           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 1           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                  ;
+-----------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                ; Mode                       ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+-----------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; lpm_mult:Mult0|mult_s6t:auto_generated|mac_out4     ; Simple Multiplier (18-bit) ; DSPOUT_X18_Y27_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    lpm_mult:Mult0|mult_s6t:auto_generated|mac_mult3 ;                            ; DSPMULT_X18_Y27_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; lpm_mult:Mult0|mult_s6t:auto_generated|w254w[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X18_Y28_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    lpm_mult:Mult0|mult_s6t:auto_generated|mac_mult1 ;                            ; DSPMULT_X18_Y28_N0 ; Mixed               ;                                ; no                    ; no                    ; no                ;                 ;
+-----------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+--------------------------------------------------------+
; Other Routing Usage Summary                            ;
+-----------------------------+--------------------------+
; Other Routing Resource Type ; Usage                    ;
+-----------------------------+--------------------------+
; Block interconnects         ; 16,170 / 47,787 ( 34 % ) ;
; C16 interconnects           ; 359 / 1,804 ( 20 % )     ;
; C4 interconnects            ; 9,413 / 31,272 ( 30 % )  ;
; Direct links                ; 2,525 / 47,787 ( 5 % )   ;
; Global clocks               ; 3 / 20 ( 15 % )          ;
; Local interconnects         ; 3,540 / 15,408 ( 23 % )  ;
; R24 interconnects           ; 294 / 1,775 ( 17 % )     ;
; R4 interconnects            ; 10,036 / 41,310 ( 24 % ) ;
+-----------------------------+--------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 13.02) ; Number of LABs  (Total = 790) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 32                            ;
; 2                                           ; 20                            ;
; 3                                           ; 23                            ;
; 4                                           ; 12                            ;
; 5                                           ; 17                            ;
; 6                                           ; 9                             ;
; 7                                           ; 10                            ;
; 8                                           ; 15                            ;
; 9                                           ; 23                            ;
; 10                                          ; 21                            ;
; 11                                          ; 20                            ;
; 12                                          ; 18                            ;
; 13                                          ; 32                            ;
; 14                                          ; 34                            ;
; 15                                          ; 38                            ;
; 16                                          ; 466                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 0.03) ; Number of LABs  (Total = 790) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 5                             ;
; 1 Clock                            ; 12                            ;
; 1 Clock enable                     ; 6                             ;
; 2 Clock enables                    ; 1                             ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 12.87) ; Number of LABs  (Total = 790) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 2                             ;
; 1                                            ; 32                            ;
; 2                                            ; 20                            ;
; 3                                            ; 23                            ;
; 4                                            ; 12                            ;
; 5                                            ; 17                            ;
; 6                                            ; 9                             ;
; 7                                            ; 11                            ;
; 8                                            ; 17                            ;
; 9                                            ; 23                            ;
; 10                                           ; 22                            ;
; 11                                           ; 25                            ;
; 12                                           ; 21                            ;
; 13                                           ; 30                            ;
; 14                                           ; 37                            ;
; 15                                           ; 104                           ;
; 16                                           ; 377                           ;
; 17                                           ; 1                             ;
; 18                                           ; 1                             ;
; 19                                           ; 1                             ;
; 20                                           ; 1                             ;
; 21                                           ; 1                             ;
; 22                                           ; 2                             ;
; 23                                           ; 0                             ;
; 24                                           ; 0                             ;
; 25                                           ; 0                             ;
; 26                                           ; 0                             ;
; 27                                           ; 0                             ;
; 28                                           ; 0                             ;
; 29                                           ; 0                             ;
; 30                                           ; 0                             ;
; 31                                           ; 0                             ;
; 32                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+----------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                          ;
+--------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 11.21) ; Number of LABs  (Total = 790) ;
+--------------------------------------------------+-------------------------------+
; 0                                                ; 2                             ;
; 1                                                ; 36                            ;
; 2                                                ; 22                            ;
; 3                                                ; 30                            ;
; 4                                                ; 18                            ;
; 5                                                ; 26                            ;
; 6                                                ; 15                            ;
; 7                                                ; 26                            ;
; 8                                                ; 30                            ;
; 9                                                ; 32                            ;
; 10                                               ; 49                            ;
; 11                                               ; 54                            ;
; 12                                               ; 40                            ;
; 13                                               ; 69                            ;
; 14                                               ; 70                            ;
; 15                                               ; 99                            ;
; 16                                               ; 170                           ;
; 17                                               ; 1                             ;
; 18                                               ; 0                             ;
; 19                                               ; 0                             ;
; 20                                               ; 0                             ;
; 21                                               ; 0                             ;
; 22                                               ; 1                             ;
+--------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 19.25) ; Number of LABs  (Total = 790) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 23                            ;
; 3                                            ; 12                            ;
; 4                                            ; 14                            ;
; 5                                            ; 18                            ;
; 6                                            ; 14                            ;
; 7                                            ; 14                            ;
; 8                                            ; 20                            ;
; 9                                            ; 8                             ;
; 10                                           ; 18                            ;
; 11                                           ; 19                            ;
; 12                                           ; 21                            ;
; 13                                           ; 21                            ;
; 14                                           ; 20                            ;
; 15                                           ; 21                            ;
; 16                                           ; 17                            ;
; 17                                           ; 29                            ;
; 18                                           ; 43                            ;
; 19                                           ; 39                            ;
; 20                                           ; 36                            ;
; 21                                           ; 24                            ;
; 22                                           ; 48                            ;
; 23                                           ; 26                            ;
; 24                                           ; 30                            ;
; 25                                           ; 34                            ;
; 26                                           ; 47                            ;
; 27                                           ; 31                            ;
; 28                                           ; 36                            ;
; 29                                           ; 30                            ;
; 30                                           ; 28                            ;
; 31                                           ; 27                            ;
; 32                                           ; 15                            ;
; 33                                           ; 7                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 35        ; 0            ; 35        ; 0            ; 0            ; 35        ; 35        ; 0            ; 35        ; 35        ; 0            ; 28           ; 0            ; 0            ; 7            ; 0            ; 28           ; 7            ; 0            ; 0            ; 0            ; 28           ; 0            ; 0            ; 0            ; 0            ; 0            ; 35        ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 35           ; 0         ; 35           ; 35           ; 0         ; 0         ; 35           ; 0         ; 0         ; 35           ; 7            ; 35           ; 35           ; 28           ; 35           ; 7            ; 28           ; 35           ; 35           ; 35           ; 7            ; 35           ; 35           ; 35           ; 35           ; 35           ; 0         ; 35           ; 35           ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; LED[0]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[1]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[2]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[3]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[4]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[5]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[6]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[7]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[8]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[9]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[10]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[11]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[12]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[13]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[14]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[15]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seven_seg[0]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seven_seg[1]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seven_seg[2]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seven_seg[3]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seven_seg[4]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seven_seg[5]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seven_seg[6]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seven_seg[7]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; digit[0]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; digit[1]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; digit[2]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; digit[3]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; button[0]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rstP99             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; button[1]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; button[2]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; button[3]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; button[4]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk                ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; clk             ; clk                  ; 2.6               ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details              ;
+-----------------+----------------------+-------------------+
; Source Register ; Destination Register ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; FD[16]          ; FD[16]               ; 2.609             ;
+-----------------+----------------------+-------------------+
Note: This table only shows the top 1 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device EP3C16Q240C8 for design "vending_machine"
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP3C25Q240C8 is compatible
    Info (176445): Device EP3C40Q240C8 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location 12
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 14
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location 23
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location 24
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location 162
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Critical Warning (332012): Synopsys Design Constraints File file not found: 'vending_machine.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node clk~input (placed in PIN 31 (CLK0, DIFFCLK_0p))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node FD[16] 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node FD[16]~46
Info (176353): Automatically promoted node rstP99~input (placed in PIN 99 (DIFFIO_B21n, DQS4B/CQ5B,DPCLK4))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node LED[0]~reg0
        Info (176357): Destination node LED[15]~reg0
        Info (176357): Destination node LED[14]~reg0
        Info (176357): Destination node LED[13]~reg0
        Info (176357): Destination node LED[12]~reg0
        Info (176357): Destination node LED[11]~reg0
        Info (176357): Destination node LED[4]~reg0
        Info (176357): Destination node LED[3]~reg0
        Info (176357): Destination node LED[2]~reg0
        Info (176357): Destination node LED[1]~reg0
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:05
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:06
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:46
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 24% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 35% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19
Info (170194): Fitter routing operations ending: elapsed time is 00:00:31
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 6.47 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:04
Info (144001): Generated suppressed messages file C:/Users/willy7086/Desktop/Quartus/vending_machine/output_files/vending_machine.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4924 megabytes
    Info: Processing ended: Sun Mar 29 15:59:58 2020
    Info: Elapsed time: 00:01:42
    Info: Total CPU time (on all processors): 00:01:41


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/willy7086/Desktop/Quartus/vending_machine/output_files/vending_machine.fit.smsg.


