$date
	Wed Jun 22 00:26:41 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module spi_miso_test $end
$var event 1 ! end_first_pass $end
$var wire 1 " spi_mosi_out $end
$var wire 8 # spi_miso_out [7:0] $end
$var reg 1 $ data_av $end
$var reg 1 % read_req $end
$var reg 1 & spi_clk $end
$var reg 1 ' spi_cs $end
$var reg 1 ( spi_miso_in $end
$scope module A1 $end
$var wire 1 $ data_av $end
$var wire 1 % read_req $end
$var wire 1 & spi_clk $end
$var wire 1 ' spi_cs $end
$var wire 1 ( spi_miso_in $end
$var reg 8 ) data [7:0] $end
$var reg 3 * point [2:0] $end
$var reg 8 + spi_miso_out [7:0] $end
$var reg 1 " spi_mosi_out $end
$var reg 1 , x $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x,
bx +
b0 *
bx )
x(
1'
0&
x%
0$
bx #
x"
1!
$end
#50000
0,
1"
1&
1%
#100000
0&
0%
1(
#150000
b1 *
bx1 )
1&
0'
#200000
0&
0(
#250000
b10 *
bx01 )
1&
#300000
0&
1(
#350000
b11 *
bx101 )
1&
#400000
0&
0(
#450000
b100 *
bx0101 )
1&
#500000
0&
1(
#550000
b101 *
bx10101 )
1&
#600000
0&
0(
#650000
b110 *
bx010101 )
1&
#700000
0&
1(
#750000
b111 *
bx1010101 )
1&
#800000
0&
0(
#850000
b0 *
b1010101 )
1&
#900000
0&
1(
#950000
b1010101 #
b1010101 +
b1 *
1&
#1000000
0&
#1050000
b10 *
b1010111 )
1&
#1100000
0&
#1150000
b11 *
1&
#1200000
0&
0(
#1250000
b100 *
1&
#1300000
0&
#1350000
b101 *
b1000111 )
1&
#1400000
0&
#1450000
b110 *
1&
#1500000
0&
#1550000
b111 *
b111 )
1&
#1600000
0&
1(
#1650000
b0 *
b10000111 )
1&
#1700000
0&
#1750000
b10000111 #
b10000111 +
b1 *
1&
#1800000
0&
#1850000
b10 *
1&
#1900000
0&
#1950000
b11 *
1&
#2000000
0&
#2050000
b100 *
b10001111 )
1&
#2100000
0&
#2150000
b101 *
b10011111 )
1&
#2200000
0&
#2250000
b110 *
b10111111 )
1&
#2300000
0&
#2350000
b111 *
b11111111 )
1&
#2400000
0&
#2450000
b0 *
1&
#2500000
0&
#2550000
b11111111 #
b11111111 +
b1 *
1&
#2600000
0&
#2650000
b10 *
1&
#2700000
0&
#2750000
b11 *
1&
#2800000
0&
#2850000
b100 *
1&
#2900000
0&
#2950000
b101 *
1&
#3000000
0&
#3050000
b110 *
1&
#3100000
0&
#3150000
b111 *
1&
#3200000
0&
#3250000
b0 *
1&
#3300000
0&
1!
