{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1759797104576 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1759797104577 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct  6 21:31:44 2025 " "Processing started: Mon Oct  6 21:31:44 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1759797104577 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759797104577 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ULA2 -c ULA2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ULA2 -c ULA2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759797104577 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1759797104794 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1759797104795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file xor8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Xor8bit " "Found entity 1: Xor8bit" {  } { { "Xor8bit.v" "" { Text "C:/Users/Luan/Documents/PBL CD/ULA2/Xor8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759797109952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759797109952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file or8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Or8bit " "Found entity 1: Or8bit" {  } { { "Or8bit.v" "" { Text "C:/Users/Luan/Documents/PBL CD/ULA2/Or8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759797109953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759797109953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file not8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Not8bit " "Found entity 1: Not8bit" {  } { { "Not8bit.v" "" { Text "C:/Users/Luan/Documents/PBL CD/ULA2/Not8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759797109955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759797109955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fullsubtractor8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file fullsubtractor8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullSubtractor8Bit " "Found entity 1: FullSubtractor8Bit" {  } { { "FullSubtractor8Bit.v" "" { Text "C:/Users/Luan/Documents/PBL CD/ULA2/FullSubtractor8Bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759797109956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759797109956 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "c6 FullAdder8Bit.v(7) " "Verilog HDL Declaration error at FullAdder8Bit.v(7): identifier \"c6\" is already declared in the present scope" {  } { { "FullAdder8Bit.v" "" { Text "C:/Users/Luan/Documents/PBL CD/ULA2/FullAdder8Bit.v" 7 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1759797109957 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "FullAdder8Bit FullAdder8Bit.v(1) " "Ignored design unit \"FullAdder8Bit\" at FullAdder8Bit.v(1) due to previous errors" {  } { { "FullAdder8Bit.v" "" { Text "C:/Users/Luan/Documents/PBL CD/ULA2/FullAdder8Bit.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1759797109957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder8bit.v 0 0 " "Found 0 design units, including 0 entities, in source file fulladder8bit.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759797109957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file and8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 And8Bit " "Found entity 1: And8Bit" {  } { { "And8Bit.v" "" { Text "C:/Users/Luan/Documents/PBL CD/ULA2/And8Bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759797109958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759797109958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file fulladder1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder1Bit " "Found entity 1: FullAdder1Bit" {  } { { "FullAdder1Bit.v" "" { Text "C:/Users/Luan/Documents/PBL CD/ULA2/FullAdder1Bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759797109959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759797109959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fullsubtractor1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file fullsubtractor1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullSubtractor1Bit " "Found entity 1: FullSubtractor1Bit" {  } { { "FullSubtractor1Bit.v" "" { Text "C:/Users/Luan/Documents/PBL CD/ULA2/FullSubtractor1Bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759797109960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759797109960 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4723 " "Peak virtual memory: 4723 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1759797110003 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Oct  6 21:31:50 2025 " "Processing ended: Mon Oct  6 21:31:50 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1759797110003 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1759797110003 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1759797110003 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1759797110003 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1759797110574 ""}
