// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module spmm_hls_spmm_hls_Pipeline_pe_loop1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        buf1_value_V_load,
        Dense_Buf1_address0,
        Dense_Buf1_ce0,
        Dense_Buf1_q0,
        Dense_Buf1_1_address0,
        Dense_Buf1_1_ce0,
        Dense_Buf1_1_q0,
        Dense_Buf1_2_address0,
        Dense_Buf1_2_ce0,
        Dense_Buf1_2_q0,
        Dense_Buf1_3_address0,
        Dense_Buf1_3_ce0,
        Dense_Buf1_3_q0,
        Dense_Buf1_4_address0,
        Dense_Buf1_4_ce0,
        Dense_Buf1_4_q0,
        Dense_Buf1_5_address0,
        Dense_Buf1_5_ce0,
        Dense_Buf1_5_q0,
        Dense_Buf1_6_address0,
        Dense_Buf1_6_ce0,
        Dense_Buf1_6_q0,
        Dense_Buf1_7_address0,
        Dense_Buf1_7_ce0,
        Dense_Buf1_7_q0,
        Out_Buf1_address1,
        Out_Buf1_ce1,
        Out_Buf1_we1,
        Out_Buf1_d1,
        Out_Buf1_8_address1,
        Out_Buf1_8_ce1,
        Out_Buf1_8_we1,
        Out_Buf1_8_d1,
        Out_Buf1_9_address1,
        Out_Buf1_9_ce1,
        Out_Buf1_9_we1,
        Out_Buf1_9_d1,
        Out_Buf1_10_address1,
        Out_Buf1_10_ce1,
        Out_Buf1_10_we1,
        Out_Buf1_10_d1,
        Out_Buf1_11_address1,
        Out_Buf1_11_ce1,
        Out_Buf1_11_we1,
        Out_Buf1_11_d1,
        Out_Buf1_12_address1,
        Out_Buf1_12_ce1,
        Out_Buf1_12_we1,
        Out_Buf1_12_d1,
        Out_Buf1_13_address1,
        Out_Buf1_13_ce1,
        Out_Buf1_13_we1,
        Out_Buf1_13_d1,
        Out_Buf1_14_address1,
        Out_Buf1_14_ce1,
        Out_Buf1_14_we1,
        Out_Buf1_14_d1,
        half,
        half_cast,
        sub_i,
        half_cast4,
        map_buf_load_1,
        zext_ln160,
        zext_ln160_1,
        zext_ln160_2,
        zext_ln160_3,
        zext_ln160_4,
        zext_ln160_5,
        zext_ln160_6,
        zext_ln160_7,
        zext_ln160_8,
        zext_ln160_9,
        zext_ln160_10,
        zext_ln160_11,
        zext_ln160_12,
        zext_ln160_13,
        zext_ln116,
        K,
        buf1_value_V_1_load,
        buf1_value_V_2_load,
        buf1_value_V_3_load,
        buf1_value_V_4_load,
        buf1_value_V_5_load,
        buf1_value_V_6_load,
        buf1_value_V_7_load,
        buf1_value_V_8_load,
        buf1_value_V_9_load,
        buf1_value_V_10_load,
        buf1_value_V_11_load,
        buf1_value_V_12_load,
        buf1_value_V_13_load,
        buf1_value_V_14_load,
        buf1_value_V_15_load
);

parameter    ap_ST_fsm_state1 = 9'd1;
parameter    ap_ST_fsm_state2 = 9'd2;
parameter    ap_ST_fsm_state3 = 9'd4;
parameter    ap_ST_fsm_state4 = 9'd8;
parameter    ap_ST_fsm_state5 = 9'd16;
parameter    ap_ST_fsm_state6 = 9'd32;
parameter    ap_ST_fsm_state7 = 9'd64;
parameter    ap_ST_fsm_state8 = 9'd128;
parameter    ap_ST_fsm_state9 = 9'd256;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] buf1_value_V_load;
output  [16:0] Dense_Buf1_address0;
output   Dense_Buf1_ce0;
input  [31:0] Dense_Buf1_q0;
output  [16:0] Dense_Buf1_1_address0;
output   Dense_Buf1_1_ce0;
input  [31:0] Dense_Buf1_1_q0;
output  [16:0] Dense_Buf1_2_address0;
output   Dense_Buf1_2_ce0;
input  [31:0] Dense_Buf1_2_q0;
output  [16:0] Dense_Buf1_3_address0;
output   Dense_Buf1_3_ce0;
input  [31:0] Dense_Buf1_3_q0;
output  [16:0] Dense_Buf1_4_address0;
output   Dense_Buf1_4_ce0;
input  [31:0] Dense_Buf1_4_q0;
output  [16:0] Dense_Buf1_5_address0;
output   Dense_Buf1_5_ce0;
input  [31:0] Dense_Buf1_5_q0;
output  [16:0] Dense_Buf1_6_address0;
output   Dense_Buf1_6_ce0;
input  [31:0] Dense_Buf1_6_q0;
output  [16:0] Dense_Buf1_7_address0;
output   Dense_Buf1_7_ce0;
input  [31:0] Dense_Buf1_7_q0;
output  [12:0] Out_Buf1_address1;
output   Out_Buf1_ce1;
output   Out_Buf1_we1;
output  [31:0] Out_Buf1_d1;
output  [12:0] Out_Buf1_8_address1;
output   Out_Buf1_8_ce1;
output   Out_Buf1_8_we1;
output  [31:0] Out_Buf1_8_d1;
output  [12:0] Out_Buf1_9_address1;
output   Out_Buf1_9_ce1;
output   Out_Buf1_9_we1;
output  [31:0] Out_Buf1_9_d1;
output  [12:0] Out_Buf1_10_address1;
output   Out_Buf1_10_ce1;
output   Out_Buf1_10_we1;
output  [31:0] Out_Buf1_10_d1;
output  [12:0] Out_Buf1_11_address1;
output   Out_Buf1_11_ce1;
output   Out_Buf1_11_we1;
output  [31:0] Out_Buf1_11_d1;
output  [12:0] Out_Buf1_12_address1;
output   Out_Buf1_12_ce1;
output   Out_Buf1_12_we1;
output  [31:0] Out_Buf1_12_d1;
output  [12:0] Out_Buf1_13_address1;
output   Out_Buf1_13_ce1;
output   Out_Buf1_13_we1;
output  [31:0] Out_Buf1_13_d1;
output  [12:0] Out_Buf1_14_address1;
output   Out_Buf1_14_ce1;
output   Out_Buf1_14_we1;
output  [31:0] Out_Buf1_14_d1;
input  [31:0] half;
input  [15:0] half_cast;
input  [31:0] sub_i;
input  [19:0] half_cast4;
input  [31:0] map_buf_load_1;
input  [0:0] zext_ln160;
input  [1:0] zext_ln160_1;
input  [0:0] zext_ln160_2;
input  [2:0] zext_ln160_3;
input  [2:0] zext_ln160_4;
input  [1:0] zext_ln160_5;
input  [0:0] zext_ln160_6;
input  [3:0] zext_ln160_7;
input  [3:0] zext_ln160_8;
input  [3:0] zext_ln160_9;
input  [3:0] zext_ln160_10;
input  [2:0] zext_ln160_11;
input  [2:0] zext_ln160_12;
input  [1:0] zext_ln160_13;
input  [3:0] zext_ln116;
input  [15:0] K;
input  [31:0] buf1_value_V_1_load;
input  [31:0] buf1_value_V_2_load;
input  [31:0] buf1_value_V_3_load;
input  [31:0] buf1_value_V_4_load;
input  [31:0] buf1_value_V_5_load;
input  [31:0] buf1_value_V_6_load;
input  [31:0] buf1_value_V_7_load;
input  [31:0] buf1_value_V_8_load;
input  [31:0] buf1_value_V_9_load;
input  [31:0] buf1_value_V_10_load;
input  [31:0] buf1_value_V_11_load;
input  [31:0] buf1_value_V_12_load;
input  [31:0] buf1_value_V_13_load;
input  [31:0] buf1_value_V_14_load;
input  [31:0] buf1_value_V_15_load;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[16:0] Dense_Buf1_address0;
reg Dense_Buf1_ce0;
reg[16:0] Dense_Buf1_1_address0;
reg Dense_Buf1_1_ce0;
reg[16:0] Dense_Buf1_2_address0;
reg Dense_Buf1_2_ce0;
reg[16:0] Dense_Buf1_3_address0;
reg Dense_Buf1_3_ce0;
reg[16:0] Dense_Buf1_4_address0;
reg Dense_Buf1_4_ce0;
reg[16:0] Dense_Buf1_5_address0;
reg Dense_Buf1_5_ce0;
reg[16:0] Dense_Buf1_6_address0;
reg Dense_Buf1_6_ce0;
reg[16:0] Dense_Buf1_7_address0;
reg Dense_Buf1_7_ce0;
reg[12:0] Out_Buf1_address1;
reg Out_Buf1_ce1;
reg Out_Buf1_we1;
reg[31:0] Out_Buf1_d1;
reg[12:0] Out_Buf1_8_address1;
reg Out_Buf1_8_ce1;
reg Out_Buf1_8_we1;
reg[31:0] Out_Buf1_8_d1;
reg[12:0] Out_Buf1_9_address1;
reg Out_Buf1_9_ce1;
reg Out_Buf1_9_we1;
reg[31:0] Out_Buf1_9_d1;
reg[12:0] Out_Buf1_10_address1;
reg Out_Buf1_10_ce1;
reg Out_Buf1_10_we1;
reg[31:0] Out_Buf1_10_d1;
reg[12:0] Out_Buf1_11_address1;
reg Out_Buf1_11_ce1;
reg Out_Buf1_11_we1;
reg[31:0] Out_Buf1_11_d1;
reg[12:0] Out_Buf1_12_address1;
reg Out_Buf1_12_ce1;
reg Out_Buf1_12_we1;
reg[31:0] Out_Buf1_12_d1;
reg[12:0] Out_Buf1_13_address1;
reg Out_Buf1_13_ce1;
reg Out_Buf1_13_we1;
reg[31:0] Out_Buf1_13_d1;
reg[12:0] Out_Buf1_14_address1;
reg Out_Buf1_14_ce1;
reg Out_Buf1_14_we1;
reg[31:0] Out_Buf1_14_d1;

(* fsm_encoding = "none" *) reg   [8:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
(* use_dsp48 = "no" *) wire   [15:0] grp_fu_495_p2;
reg   [15:0] reg_499;
wire    ap_CS_fsm_state7;
reg   [3:0] trunc_ln116_reg_863;
wire   [31:0] zext_ln116_cast_fu_504_p1;
reg   [31:0] zext_ln116_cast_reg_780;
wire   [31:0] zext_ln160_13_cast_cast_fu_512_p1;
reg   [31:0] zext_ln160_13_cast_cast_reg_785;
wire   [31:0] zext_ln160_12_cast_cast_fu_520_p1;
reg   [31:0] zext_ln160_12_cast_cast_reg_790;
wire   [31:0] zext_ln160_11_cast_cast_fu_528_p1;
reg   [31:0] zext_ln160_11_cast_cast_reg_795;
wire   [31:0] zext_ln160_10_cast_fu_532_p1;
reg   [31:0] zext_ln160_10_cast_reg_800;
wire   [31:0] zext_ln160_9_cast_fu_536_p1;
reg   [31:0] zext_ln160_9_cast_reg_805;
wire   [31:0] zext_ln160_8_cast_fu_540_p1;
reg   [31:0] zext_ln160_8_cast_reg_810;
wire   [31:0] zext_ln160_7_cast_fu_544_p1;
reg   [31:0] zext_ln160_7_cast_reg_815;
wire   [31:0] zext_ln160_6_cast_cast_fu_548_p3;
reg   [31:0] zext_ln160_6_cast_cast_reg_820;
wire   [31:0] zext_ln160_5_cast_cast_fu_560_p1;
reg   [31:0] zext_ln160_5_cast_cast_reg_825;
wire   [31:0] zext_ln160_4_cast_fu_564_p1;
reg   [31:0] zext_ln160_4_cast_reg_830;
wire   [31:0] zext_ln160_3_cast_fu_568_p1;
reg   [31:0] zext_ln160_3_cast_reg_835;
wire   [31:0] zext_ln160_2_cast_cast_fu_572_p3;
reg   [31:0] zext_ln160_2_cast_cast_reg_840;
wire   [31:0] zext_ln160_1_cast_fu_580_p1;
reg   [31:0] zext_ln160_1_cast_reg_845;
wire   [31:0] zext_ln160_cast_fu_584_p1;
reg   [31:0] zext_ln160_cast_reg_850;
wire   [4:0] add_ln114_fu_602_p2;
reg   [4:0] add_ln114_reg_858;
wire    ap_CS_fsm_state2;
wire   [3:0] trunc_ln116_fu_608_p1;
wire   [0:0] icmp_ln114_fu_596_p2;
wire  signed [15:0] grp_fu_642_p2;
reg   [15:0] mul_ln116_reg_872;
wire    ap_CS_fsm_state5;
wire    grp_pe_kernel_0_fu_416_ap_start;
wire    grp_pe_kernel_0_fu_416_ap_done;
wire    grp_pe_kernel_0_fu_416_ap_idle;
wire    grp_pe_kernel_0_fu_416_ap_ready;
reg   [31:0] grp_pe_kernel_0_fu_416_p_read;
wire   [16:0] grp_pe_kernel_0_fu_416_dense_buf_0_address0;
wire    grp_pe_kernel_0_fu_416_dense_buf_0_ce0;
wire   [16:0] grp_pe_kernel_0_fu_416_dense_buf_1_address0;
wire    grp_pe_kernel_0_fu_416_dense_buf_1_ce0;
wire   [16:0] grp_pe_kernel_0_fu_416_dense_buf_2_address0;
wire    grp_pe_kernel_0_fu_416_dense_buf_2_ce0;
wire   [16:0] grp_pe_kernel_0_fu_416_dense_buf_3_address0;
wire    grp_pe_kernel_0_fu_416_dense_buf_3_ce0;
wire   [16:0] grp_pe_kernel_0_fu_416_dense_buf_4_address0;
wire    grp_pe_kernel_0_fu_416_dense_buf_4_ce0;
wire   [16:0] grp_pe_kernel_0_fu_416_dense_buf_5_address0;
wire    grp_pe_kernel_0_fu_416_dense_buf_5_ce0;
wire   [16:0] grp_pe_kernel_0_fu_416_dense_buf_6_address0;
wire    grp_pe_kernel_0_fu_416_dense_buf_6_ce0;
wire   [16:0] grp_pe_kernel_0_fu_416_dense_buf_7_address0;
wire    grp_pe_kernel_0_fu_416_dense_buf_7_ce0;
wire   [12:0] grp_pe_kernel_0_fu_416_out_buf_0_address1;
wire    grp_pe_kernel_0_fu_416_out_buf_0_ce1;
wire    grp_pe_kernel_0_fu_416_out_buf_0_we1;
wire   [31:0] grp_pe_kernel_0_fu_416_out_buf_0_d1;
wire   [12:0] grp_pe_kernel_0_fu_416_out_buf_1_address1;
wire    grp_pe_kernel_0_fu_416_out_buf_1_ce1;
wire    grp_pe_kernel_0_fu_416_out_buf_1_we1;
wire   [31:0] grp_pe_kernel_0_fu_416_out_buf_1_d1;
wire   [12:0] grp_pe_kernel_0_fu_416_out_buf_2_address1;
wire    grp_pe_kernel_0_fu_416_out_buf_2_ce1;
wire    grp_pe_kernel_0_fu_416_out_buf_2_we1;
wire   [31:0] grp_pe_kernel_0_fu_416_out_buf_2_d1;
wire   [12:0] grp_pe_kernel_0_fu_416_out_buf_3_address1;
wire    grp_pe_kernel_0_fu_416_out_buf_3_ce1;
wire    grp_pe_kernel_0_fu_416_out_buf_3_we1;
wire   [31:0] grp_pe_kernel_0_fu_416_out_buf_3_d1;
wire   [12:0] grp_pe_kernel_0_fu_416_out_buf_4_address1;
wire    grp_pe_kernel_0_fu_416_out_buf_4_ce1;
wire    grp_pe_kernel_0_fu_416_out_buf_4_we1;
wire   [31:0] grp_pe_kernel_0_fu_416_out_buf_4_d1;
wire   [12:0] grp_pe_kernel_0_fu_416_out_buf_5_address1;
wire    grp_pe_kernel_0_fu_416_out_buf_5_ce1;
wire    grp_pe_kernel_0_fu_416_out_buf_5_we1;
wire   [31:0] grp_pe_kernel_0_fu_416_out_buf_5_d1;
wire   [12:0] grp_pe_kernel_0_fu_416_out_buf_6_address1;
wire    grp_pe_kernel_0_fu_416_out_buf_6_ce1;
wire    grp_pe_kernel_0_fu_416_out_buf_6_we1;
wire   [31:0] grp_pe_kernel_0_fu_416_out_buf_6_d1;
wire   [12:0] grp_pe_kernel_0_fu_416_out_buf_7_address1;
wire    grp_pe_kernel_0_fu_416_out_buf_7_ce1;
wire    grp_pe_kernel_0_fu_416_out_buf_7_we1;
wire   [31:0] grp_pe_kernel_0_fu_416_out_buf_7_d1;
wire    grp_pe_kernel_1_fu_455_ap_start;
wire    grp_pe_kernel_1_fu_455_ap_done;
wire    grp_pe_kernel_1_fu_455_ap_idle;
wire    grp_pe_kernel_1_fu_455_ap_ready;
reg   [31:0] grp_pe_kernel_1_fu_455_p_read;
wire   [16:0] grp_pe_kernel_1_fu_455_dense_buf_0_address0;
wire    grp_pe_kernel_1_fu_455_dense_buf_0_ce0;
wire   [16:0] grp_pe_kernel_1_fu_455_dense_buf_1_address0;
wire    grp_pe_kernel_1_fu_455_dense_buf_1_ce0;
wire   [16:0] grp_pe_kernel_1_fu_455_dense_buf_2_address0;
wire    grp_pe_kernel_1_fu_455_dense_buf_2_ce0;
wire   [16:0] grp_pe_kernel_1_fu_455_dense_buf_3_address0;
wire    grp_pe_kernel_1_fu_455_dense_buf_3_ce0;
wire   [16:0] grp_pe_kernel_1_fu_455_dense_buf_4_address0;
wire    grp_pe_kernel_1_fu_455_dense_buf_4_ce0;
wire   [16:0] grp_pe_kernel_1_fu_455_dense_buf_5_address0;
wire    grp_pe_kernel_1_fu_455_dense_buf_5_ce0;
wire   [16:0] grp_pe_kernel_1_fu_455_dense_buf_6_address0;
wire    grp_pe_kernel_1_fu_455_dense_buf_6_ce0;
wire   [16:0] grp_pe_kernel_1_fu_455_dense_buf_7_address0;
wire    grp_pe_kernel_1_fu_455_dense_buf_7_ce0;
wire   [12:0] grp_pe_kernel_1_fu_455_out_buf_0_address1;
wire    grp_pe_kernel_1_fu_455_out_buf_0_ce1;
wire    grp_pe_kernel_1_fu_455_out_buf_0_we1;
wire   [31:0] grp_pe_kernel_1_fu_455_out_buf_0_d1;
wire   [12:0] grp_pe_kernel_1_fu_455_out_buf_1_address1;
wire    grp_pe_kernel_1_fu_455_out_buf_1_ce1;
wire    grp_pe_kernel_1_fu_455_out_buf_1_we1;
wire   [31:0] grp_pe_kernel_1_fu_455_out_buf_1_d1;
wire   [12:0] grp_pe_kernel_1_fu_455_out_buf_2_address1;
wire    grp_pe_kernel_1_fu_455_out_buf_2_ce1;
wire    grp_pe_kernel_1_fu_455_out_buf_2_we1;
wire   [31:0] grp_pe_kernel_1_fu_455_out_buf_2_d1;
wire   [12:0] grp_pe_kernel_1_fu_455_out_buf_3_address1;
wire    grp_pe_kernel_1_fu_455_out_buf_3_ce1;
wire    grp_pe_kernel_1_fu_455_out_buf_3_we1;
wire   [31:0] grp_pe_kernel_1_fu_455_out_buf_3_d1;
wire   [12:0] grp_pe_kernel_1_fu_455_out_buf_4_address1;
wire    grp_pe_kernel_1_fu_455_out_buf_4_ce1;
wire    grp_pe_kernel_1_fu_455_out_buf_4_we1;
wire   [31:0] grp_pe_kernel_1_fu_455_out_buf_4_d1;
wire   [12:0] grp_pe_kernel_1_fu_455_out_buf_5_address1;
wire    grp_pe_kernel_1_fu_455_out_buf_5_ce1;
wire    grp_pe_kernel_1_fu_455_out_buf_5_we1;
wire   [31:0] grp_pe_kernel_1_fu_455_out_buf_5_d1;
wire   [12:0] grp_pe_kernel_1_fu_455_out_buf_6_address1;
wire    grp_pe_kernel_1_fu_455_out_buf_6_ce1;
wire    grp_pe_kernel_1_fu_455_out_buf_6_we1;
wire   [31:0] grp_pe_kernel_1_fu_455_out_buf_6_d1;
wire   [12:0] grp_pe_kernel_1_fu_455_out_buf_7_address1;
wire    grp_pe_kernel_1_fu_455_out_buf_7_ce1;
wire    grp_pe_kernel_1_fu_455_out_buf_7_we1;
wire   [31:0] grp_pe_kernel_1_fu_455_out_buf_7_d1;
reg    grp_pe_kernel_0_fu_416_ap_start_reg;
wire    ap_CS_fsm_state6;
reg    grp_pe_kernel_1_fu_455_ap_start_reg;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state9;
reg   [4:0] i_fu_190;
reg    ap_block_state9_on_subcall_done;
wire  signed [3:0] zext_ln160_13_cast_fu_508_p1;
wire  signed [3:0] zext_ln160_12_cast_fu_516_p1;
wire  signed [3:0] zext_ln160_11_cast_fu_524_p1;
wire  signed [2:0] zext_ln160_5_cast_fu_556_p1;
wire   [3:0] tmp_1_fu_612_p17;
wire   [31:0] tmp_1_fu_612_p18;
wire  signed [15:0] grp_fu_642_p0;
reg   [8:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
reg    ap_block_state7_on_subcall_done;
reg    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 9'd1;
#0 grp_pe_kernel_0_fu_416_ap_start_reg = 1'b0;
#0 grp_pe_kernel_1_fu_455_ap_start_reg = 1'b0;
end

spmm_hls_pe_kernel_0 grp_pe_kernel_0_fu_416(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_pe_kernel_0_fu_416_ap_start),
    .ap_done(grp_pe_kernel_0_fu_416_ap_done),
    .ap_idle(grp_pe_kernel_0_fu_416_ap_idle),
    .ap_ready(grp_pe_kernel_0_fu_416_ap_ready),
    .p_read(grp_pe_kernel_0_fu_416_p_read),
    .dense_buf_0_address0(grp_pe_kernel_0_fu_416_dense_buf_0_address0),
    .dense_buf_0_ce0(grp_pe_kernel_0_fu_416_dense_buf_0_ce0),
    .dense_buf_0_q0(Dense_Buf1_q0),
    .dense_buf_1_address0(grp_pe_kernel_0_fu_416_dense_buf_1_address0),
    .dense_buf_1_ce0(grp_pe_kernel_0_fu_416_dense_buf_1_ce0),
    .dense_buf_1_q0(Dense_Buf1_1_q0),
    .dense_buf_2_address0(grp_pe_kernel_0_fu_416_dense_buf_2_address0),
    .dense_buf_2_ce0(grp_pe_kernel_0_fu_416_dense_buf_2_ce0),
    .dense_buf_2_q0(Dense_Buf1_2_q0),
    .dense_buf_3_address0(grp_pe_kernel_0_fu_416_dense_buf_3_address0),
    .dense_buf_3_ce0(grp_pe_kernel_0_fu_416_dense_buf_3_ce0),
    .dense_buf_3_q0(Dense_Buf1_3_q0),
    .dense_buf_4_address0(grp_pe_kernel_0_fu_416_dense_buf_4_address0),
    .dense_buf_4_ce0(grp_pe_kernel_0_fu_416_dense_buf_4_ce0),
    .dense_buf_4_q0(Dense_Buf1_4_q0),
    .dense_buf_5_address0(grp_pe_kernel_0_fu_416_dense_buf_5_address0),
    .dense_buf_5_ce0(grp_pe_kernel_0_fu_416_dense_buf_5_ce0),
    .dense_buf_5_q0(Dense_Buf1_5_q0),
    .dense_buf_6_address0(grp_pe_kernel_0_fu_416_dense_buf_6_address0),
    .dense_buf_6_ce0(grp_pe_kernel_0_fu_416_dense_buf_6_ce0),
    .dense_buf_6_q0(Dense_Buf1_6_q0),
    .dense_buf_7_address0(grp_pe_kernel_0_fu_416_dense_buf_7_address0),
    .dense_buf_7_ce0(grp_pe_kernel_0_fu_416_dense_buf_7_ce0),
    .dense_buf_7_q0(Dense_Buf1_7_q0),
    .out_buf_0_address1(grp_pe_kernel_0_fu_416_out_buf_0_address1),
    .out_buf_0_ce1(grp_pe_kernel_0_fu_416_out_buf_0_ce1),
    .out_buf_0_we1(grp_pe_kernel_0_fu_416_out_buf_0_we1),
    .out_buf_0_d1(grp_pe_kernel_0_fu_416_out_buf_0_d1),
    .out_buf_1_address1(grp_pe_kernel_0_fu_416_out_buf_1_address1),
    .out_buf_1_ce1(grp_pe_kernel_0_fu_416_out_buf_1_ce1),
    .out_buf_1_we1(grp_pe_kernel_0_fu_416_out_buf_1_we1),
    .out_buf_1_d1(grp_pe_kernel_0_fu_416_out_buf_1_d1),
    .out_buf_2_address1(grp_pe_kernel_0_fu_416_out_buf_2_address1),
    .out_buf_2_ce1(grp_pe_kernel_0_fu_416_out_buf_2_ce1),
    .out_buf_2_we1(grp_pe_kernel_0_fu_416_out_buf_2_we1),
    .out_buf_2_d1(grp_pe_kernel_0_fu_416_out_buf_2_d1),
    .out_buf_3_address1(grp_pe_kernel_0_fu_416_out_buf_3_address1),
    .out_buf_3_ce1(grp_pe_kernel_0_fu_416_out_buf_3_ce1),
    .out_buf_3_we1(grp_pe_kernel_0_fu_416_out_buf_3_we1),
    .out_buf_3_d1(grp_pe_kernel_0_fu_416_out_buf_3_d1),
    .out_buf_4_address1(grp_pe_kernel_0_fu_416_out_buf_4_address1),
    .out_buf_4_ce1(grp_pe_kernel_0_fu_416_out_buf_4_ce1),
    .out_buf_4_we1(grp_pe_kernel_0_fu_416_out_buf_4_we1),
    .out_buf_4_d1(grp_pe_kernel_0_fu_416_out_buf_4_d1),
    .out_buf_5_address1(grp_pe_kernel_0_fu_416_out_buf_5_address1),
    .out_buf_5_ce1(grp_pe_kernel_0_fu_416_out_buf_5_ce1),
    .out_buf_5_we1(grp_pe_kernel_0_fu_416_out_buf_5_we1),
    .out_buf_5_d1(grp_pe_kernel_0_fu_416_out_buf_5_d1),
    .out_buf_6_address1(grp_pe_kernel_0_fu_416_out_buf_6_address1),
    .out_buf_6_ce1(grp_pe_kernel_0_fu_416_out_buf_6_ce1),
    .out_buf_6_we1(grp_pe_kernel_0_fu_416_out_buf_6_we1),
    .out_buf_6_d1(grp_pe_kernel_0_fu_416_out_buf_6_d1),
    .out_buf_7_address1(grp_pe_kernel_0_fu_416_out_buf_7_address1),
    .out_buf_7_ce1(grp_pe_kernel_0_fu_416_out_buf_7_ce1),
    .out_buf_7_we1(grp_pe_kernel_0_fu_416_out_buf_7_we1),
    .out_buf_7_d1(grp_pe_kernel_0_fu_416_out_buf_7_d1),
    .len(half),
    .idx1(mul_ln116_reg_872)
);

spmm_hls_pe_kernel_1 grp_pe_kernel_1_fu_455(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_pe_kernel_1_fu_455_ap_start),
    .ap_done(grp_pe_kernel_1_fu_455_ap_done),
    .ap_idle(grp_pe_kernel_1_fu_455_ap_idle),
    .ap_ready(grp_pe_kernel_1_fu_455_ap_ready),
    .p_read(grp_pe_kernel_1_fu_455_p_read),
    .dense_buf_0_address0(grp_pe_kernel_1_fu_455_dense_buf_0_address0),
    .dense_buf_0_ce0(grp_pe_kernel_1_fu_455_dense_buf_0_ce0),
    .dense_buf_0_q0(Dense_Buf1_q0),
    .dense_buf_1_address0(grp_pe_kernel_1_fu_455_dense_buf_1_address0),
    .dense_buf_1_ce0(grp_pe_kernel_1_fu_455_dense_buf_1_ce0),
    .dense_buf_1_q0(Dense_Buf1_1_q0),
    .dense_buf_2_address0(grp_pe_kernel_1_fu_455_dense_buf_2_address0),
    .dense_buf_2_ce0(grp_pe_kernel_1_fu_455_dense_buf_2_ce0),
    .dense_buf_2_q0(Dense_Buf1_2_q0),
    .dense_buf_3_address0(grp_pe_kernel_1_fu_455_dense_buf_3_address0),
    .dense_buf_3_ce0(grp_pe_kernel_1_fu_455_dense_buf_3_ce0),
    .dense_buf_3_q0(Dense_Buf1_3_q0),
    .dense_buf_4_address0(grp_pe_kernel_1_fu_455_dense_buf_4_address0),
    .dense_buf_4_ce0(grp_pe_kernel_1_fu_455_dense_buf_4_ce0),
    .dense_buf_4_q0(Dense_Buf1_4_q0),
    .dense_buf_5_address0(grp_pe_kernel_1_fu_455_dense_buf_5_address0),
    .dense_buf_5_ce0(grp_pe_kernel_1_fu_455_dense_buf_5_ce0),
    .dense_buf_5_q0(Dense_Buf1_5_q0),
    .dense_buf_6_address0(grp_pe_kernel_1_fu_455_dense_buf_6_address0),
    .dense_buf_6_ce0(grp_pe_kernel_1_fu_455_dense_buf_6_ce0),
    .dense_buf_6_q0(Dense_Buf1_6_q0),
    .dense_buf_7_address0(grp_pe_kernel_1_fu_455_dense_buf_7_address0),
    .dense_buf_7_ce0(grp_pe_kernel_1_fu_455_dense_buf_7_ce0),
    .dense_buf_7_q0(Dense_Buf1_7_q0),
    .out_buf_0_address1(grp_pe_kernel_1_fu_455_out_buf_0_address1),
    .out_buf_0_ce1(grp_pe_kernel_1_fu_455_out_buf_0_ce1),
    .out_buf_0_we1(grp_pe_kernel_1_fu_455_out_buf_0_we1),
    .out_buf_0_d1(grp_pe_kernel_1_fu_455_out_buf_0_d1),
    .out_buf_1_address1(grp_pe_kernel_1_fu_455_out_buf_1_address1),
    .out_buf_1_ce1(grp_pe_kernel_1_fu_455_out_buf_1_ce1),
    .out_buf_1_we1(grp_pe_kernel_1_fu_455_out_buf_1_we1),
    .out_buf_1_d1(grp_pe_kernel_1_fu_455_out_buf_1_d1),
    .out_buf_2_address1(grp_pe_kernel_1_fu_455_out_buf_2_address1),
    .out_buf_2_ce1(grp_pe_kernel_1_fu_455_out_buf_2_ce1),
    .out_buf_2_we1(grp_pe_kernel_1_fu_455_out_buf_2_we1),
    .out_buf_2_d1(grp_pe_kernel_1_fu_455_out_buf_2_d1),
    .out_buf_3_address1(grp_pe_kernel_1_fu_455_out_buf_3_address1),
    .out_buf_3_ce1(grp_pe_kernel_1_fu_455_out_buf_3_ce1),
    .out_buf_3_we1(grp_pe_kernel_1_fu_455_out_buf_3_we1),
    .out_buf_3_d1(grp_pe_kernel_1_fu_455_out_buf_3_d1),
    .out_buf_4_address1(grp_pe_kernel_1_fu_455_out_buf_4_address1),
    .out_buf_4_ce1(grp_pe_kernel_1_fu_455_out_buf_4_ce1),
    .out_buf_4_we1(grp_pe_kernel_1_fu_455_out_buf_4_we1),
    .out_buf_4_d1(grp_pe_kernel_1_fu_455_out_buf_4_d1),
    .out_buf_5_address1(grp_pe_kernel_1_fu_455_out_buf_5_address1),
    .out_buf_5_ce1(grp_pe_kernel_1_fu_455_out_buf_5_ce1),
    .out_buf_5_we1(grp_pe_kernel_1_fu_455_out_buf_5_we1),
    .out_buf_5_d1(grp_pe_kernel_1_fu_455_out_buf_5_d1),
    .out_buf_6_address1(grp_pe_kernel_1_fu_455_out_buf_6_address1),
    .out_buf_6_ce1(grp_pe_kernel_1_fu_455_out_buf_6_ce1),
    .out_buf_6_we1(grp_pe_kernel_1_fu_455_out_buf_6_we1),
    .out_buf_6_d1(grp_pe_kernel_1_fu_455_out_buf_6_d1),
    .out_buf_7_address1(grp_pe_kernel_1_fu_455_out_buf_7_address1),
    .out_buf_7_ce1(grp_pe_kernel_1_fu_455_out_buf_7_ce1),
    .out_buf_7_we1(grp_pe_kernel_1_fu_455_out_buf_7_we1),
    .out_buf_7_d1(grp_pe_kernel_1_fu_455_out_buf_7_d1),
    .len(sub_i),
    .idx(half_cast4),
    .idx1(reg_499)
);

spmm_hls_mux_164_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
mux_164_32_1_1_U247(
    .din0(map_buf_load_1),
    .din1(zext_ln160_cast_reg_850),
    .din2(zext_ln160_1_cast_reg_845),
    .din3(zext_ln160_2_cast_cast_reg_840),
    .din4(zext_ln160_3_cast_reg_835),
    .din5(zext_ln160_4_cast_reg_830),
    .din6(zext_ln160_5_cast_cast_reg_825),
    .din7(zext_ln160_6_cast_cast_reg_820),
    .din8(zext_ln160_7_cast_reg_815),
    .din9(zext_ln160_8_cast_reg_810),
    .din10(zext_ln160_9_cast_reg_805),
    .din11(zext_ln160_10_cast_reg_800),
    .din12(zext_ln160_11_cast_cast_reg_795),
    .din13(zext_ln160_12_cast_cast_reg_790),
    .din14(zext_ln160_13_cast_cast_reg_785),
    .din15(zext_ln116_cast_reg_780),
    .din16(tmp_1_fu_612_p17),
    .dout(tmp_1_fu_612_p18)
);

spmm_hls_mul_mul_16s_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_mul_16s_16s_16_4_1_U248(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_642_p0),
    .din1(K),
    .ce(1'b1),
    .dout(grp_fu_642_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_pe_kernel_0_fu_416_ap_start_reg <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_state6) & (trunc_ln116_reg_863 == 4'd15)) | ((1'b1 == ap_CS_fsm_state6) & (trunc_ln116_reg_863 == 4'd0)) | ((1'b1 == ap_CS_fsm_state6) & (trunc_ln116_reg_863 == 4'd1)) | ((1'b1 == ap_CS_fsm_state6) & (trunc_ln116_reg_863 == 4'd2)) | ((1'b1 == ap_CS_fsm_state6) & (trunc_ln116_reg_863 == 4'd3)) | ((1'b1 == ap_CS_fsm_state6) & (trunc_ln116_reg_863 == 4'd4)) | ((1'b1 == ap_CS_fsm_state6) & (trunc_ln116_reg_863 == 4'd5)) | ((1'b1 == ap_CS_fsm_state6) & (trunc_ln116_reg_863 == 4'd6)) | ((1'b1 == ap_CS_fsm_state6) & (trunc_ln116_reg_863 == 4'd7)) | ((1'b1 == ap_CS_fsm_state6) & (trunc_ln116_reg_863 == 4'd8)) | ((1'b1 == ap_CS_fsm_state6) & (trunc_ln116_reg_863 == 4'd9)) | ((1'b1 == ap_CS_fsm_state6) & (trunc_ln116_reg_863 == 4'd10)) | ((1'b1 == ap_CS_fsm_state6) & (trunc_ln116_reg_863 == 4'd11)) | ((1'b1 == ap_CS_fsm_state6) & (trunc_ln116_reg_863 == 4'd12)) | ((1'b1 == ap_CS_fsm_state6) & (trunc_ln116_reg_863 == 4'd13)) | ((1'b1 == ap_CS_fsm_state6) & (trunc_ln116_reg_863 == 4'd14)))) begin
            grp_pe_kernel_0_fu_416_ap_start_reg <= 1'b1;
        end else if ((grp_pe_kernel_0_fu_416_ap_ready == 1'b1)) begin
            grp_pe_kernel_0_fu_416_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_pe_kernel_1_fu_455_ap_start_reg <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_state8) & (trunc_ln116_reg_863 == 4'd15)) | ((1'b1 == ap_CS_fsm_state8) & (trunc_ln116_reg_863 == 4'd0)) | ((1'b1 == ap_CS_fsm_state8) & (trunc_ln116_reg_863 == 4'd1)) | ((1'b1 == ap_CS_fsm_state8) & (trunc_ln116_reg_863 == 4'd2)) | ((1'b1 == ap_CS_fsm_state8) & (trunc_ln116_reg_863 == 4'd3)) | ((1'b1 == ap_CS_fsm_state8) & (trunc_ln116_reg_863 == 4'd4)) | ((1'b1 == ap_CS_fsm_state8) & (trunc_ln116_reg_863 == 4'd5)) | ((1'b1 == ap_CS_fsm_state8) & (trunc_ln116_reg_863 == 4'd6)) | ((1'b1 == ap_CS_fsm_state8) & (trunc_ln116_reg_863 == 4'd7)) | ((1'b1 == ap_CS_fsm_state8) & (trunc_ln116_reg_863 == 4'd8)) | ((1'b1 == ap_CS_fsm_state8) & (trunc_ln116_reg_863 == 4'd9)) | ((1'b1 == ap_CS_fsm_state8) & (trunc_ln116_reg_863 == 4'd10)) | ((1'b1 == ap_CS_fsm_state8) & (trunc_ln116_reg_863 == 4'd11)) | ((1'b1 == ap_CS_fsm_state8) & (trunc_ln116_reg_863 == 4'd12)) | ((1'b1 == ap_CS_fsm_state8) & (trunc_ln116_reg_863 == 4'd13)) | ((1'b1 == ap_CS_fsm_state8) & (trunc_ln116_reg_863 == 4'd14)))) begin
            grp_pe_kernel_1_fu_455_ap_start_reg <= 1'b1;
        end else if ((grp_pe_kernel_1_fu_455_ap_ready == 1'b1)) begin
            grp_pe_kernel_1_fu_455_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        i_fu_190 <= 5'd0;
    end else if (((1'b0 == ap_block_state9_on_subcall_done) & (1'b1 == ap_CS_fsm_state9))) begin
        i_fu_190 <= add_ln114_reg_858;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln114_reg_858 <= add_ln114_fu_602_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        mul_ln116_reg_872 <= grp_fu_642_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd15)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd0)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd1)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd2)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd3)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd4)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd5)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd6)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd7)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd8)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd9)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd10)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd11)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd12)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd13)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd14)))) begin
        reg_499 <= grp_fu_495_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln114_fu_596_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        trunc_ln116_reg_863 <= trunc_ln116_fu_608_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        zext_ln116_cast_reg_780[3 : 0] <= zext_ln116_cast_fu_504_p1[3 : 0];
        zext_ln160_10_cast_reg_800[3 : 0] <= zext_ln160_10_cast_fu_532_p1[3 : 0];
        zext_ln160_11_cast_cast_reg_795[3 : 0] <= zext_ln160_11_cast_cast_fu_528_p1[3 : 0];
        zext_ln160_12_cast_cast_reg_790[3 : 0] <= zext_ln160_12_cast_cast_fu_520_p1[3 : 0];
        zext_ln160_13_cast_cast_reg_785[3 : 0] <= zext_ln160_13_cast_cast_fu_512_p1[3 : 0];
        zext_ln160_1_cast_reg_845[1 : 0] <= zext_ln160_1_cast_fu_580_p1[1 : 0];
        zext_ln160_2_cast_cast_reg_840[1 : 0] <= zext_ln160_2_cast_cast_fu_572_p3[1 : 0];
        zext_ln160_3_cast_reg_835[2 : 0] <= zext_ln160_3_cast_fu_568_p1[2 : 0];
        zext_ln160_4_cast_reg_830[2 : 0] <= zext_ln160_4_cast_fu_564_p1[2 : 0];
        zext_ln160_5_cast_cast_reg_825[2 : 0] <= zext_ln160_5_cast_cast_fu_560_p1[2 : 0];
        zext_ln160_6_cast_cast_reg_820[2 : 0] <= zext_ln160_6_cast_cast_fu_548_p3[2 : 0];
        zext_ln160_7_cast_reg_815[3 : 0] <= zext_ln160_7_cast_fu_544_p1[3 : 0];
        zext_ln160_8_cast_reg_810[3 : 0] <= zext_ln160_8_cast_fu_540_p1[3 : 0];
        zext_ln160_9_cast_reg_805[3 : 0] <= zext_ln160_9_cast_fu_536_p1[3 : 0];
        zext_ln160_cast_reg_850[0] <= zext_ln160_cast_fu_584_p1[0];
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd15)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd0)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd1)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd2)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd3)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd4)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd5)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd6)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd7)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd8)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd9)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd10)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd11)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd12)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd13)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd14)))) begin
        Dense_Buf1_1_address0 = grp_pe_kernel_1_fu_455_dense_buf_1_address0;
    end else if ((((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd15)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd0)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd1)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd2)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd3)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd4)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd5)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd6)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd7)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd8)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd9)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd10)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd11)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd12)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd13)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd14)))) begin
        Dense_Buf1_1_address0 = grp_pe_kernel_0_fu_416_dense_buf_1_address0;
    end else begin
        Dense_Buf1_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd15)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd0)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd1)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd2)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd3)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd4)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd5)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd6)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd7)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd8)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd9)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd10)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd11)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd12)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd13)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd14)))) begin
        Dense_Buf1_1_ce0 = grp_pe_kernel_1_fu_455_dense_buf_1_ce0;
    end else if ((((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd15)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd0)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd1)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd2)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd3)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd4)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd5)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd6)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd7)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd8)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd9)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd10)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd11)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd12)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd13)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd14)))) begin
        Dense_Buf1_1_ce0 = grp_pe_kernel_0_fu_416_dense_buf_1_ce0;
    end else begin
        Dense_Buf1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd15)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd0)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd1)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd2)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd3)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd4)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd5)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd6)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd7)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd8)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd9)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd10)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd11)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd12)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd13)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd14)))) begin
        Dense_Buf1_2_address0 = grp_pe_kernel_1_fu_455_dense_buf_2_address0;
    end else if ((((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd15)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd0)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd1)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd2)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd3)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd4)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd5)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd6)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd7)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd8)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd9)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd10)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd11)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd12)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd13)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd14)))) begin
        Dense_Buf1_2_address0 = grp_pe_kernel_0_fu_416_dense_buf_2_address0;
    end else begin
        Dense_Buf1_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd15)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd0)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd1)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd2)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd3)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd4)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd5)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd6)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd7)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd8)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd9)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd10)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd11)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd12)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd13)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd14)))) begin
        Dense_Buf1_2_ce0 = grp_pe_kernel_1_fu_455_dense_buf_2_ce0;
    end else if ((((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd15)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd0)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd1)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd2)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd3)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd4)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd5)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd6)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd7)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd8)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd9)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd10)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd11)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd12)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd13)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd14)))) begin
        Dense_Buf1_2_ce0 = grp_pe_kernel_0_fu_416_dense_buf_2_ce0;
    end else begin
        Dense_Buf1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd15)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd0)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd1)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd2)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd3)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd4)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd5)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd6)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd7)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd8)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd9)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd10)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd11)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd12)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd13)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd14)))) begin
        Dense_Buf1_3_address0 = grp_pe_kernel_1_fu_455_dense_buf_3_address0;
    end else if ((((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd15)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd0)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd1)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd2)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd3)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd4)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd5)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd6)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd7)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd8)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd9)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd10)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd11)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd12)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd13)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd14)))) begin
        Dense_Buf1_3_address0 = grp_pe_kernel_0_fu_416_dense_buf_3_address0;
    end else begin
        Dense_Buf1_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd15)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd0)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd1)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd2)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd3)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd4)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd5)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd6)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd7)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd8)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd9)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd10)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd11)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd12)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd13)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd14)))) begin
        Dense_Buf1_3_ce0 = grp_pe_kernel_1_fu_455_dense_buf_3_ce0;
    end else if ((((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd15)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd0)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd1)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd2)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd3)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd4)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd5)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd6)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd7)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd8)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd9)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd10)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd11)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd12)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd13)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd14)))) begin
        Dense_Buf1_3_ce0 = grp_pe_kernel_0_fu_416_dense_buf_3_ce0;
    end else begin
        Dense_Buf1_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd15)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd0)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd1)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd2)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd3)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd4)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd5)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd6)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd7)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd8)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd9)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd10)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd11)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd12)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd13)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd14)))) begin
        Dense_Buf1_4_address0 = grp_pe_kernel_1_fu_455_dense_buf_4_address0;
    end else if ((((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd15)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd0)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd1)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd2)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd3)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd4)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd5)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd6)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd7)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd8)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd9)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd10)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd11)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd12)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd13)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd14)))) begin
        Dense_Buf1_4_address0 = grp_pe_kernel_0_fu_416_dense_buf_4_address0;
    end else begin
        Dense_Buf1_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd15)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd0)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd1)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd2)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd3)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd4)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd5)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd6)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd7)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd8)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd9)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd10)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd11)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd12)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd13)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd14)))) begin
        Dense_Buf1_4_ce0 = grp_pe_kernel_1_fu_455_dense_buf_4_ce0;
    end else if ((((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd15)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd0)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd1)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd2)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd3)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd4)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd5)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd6)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd7)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd8)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd9)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd10)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd11)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd12)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd13)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd14)))) begin
        Dense_Buf1_4_ce0 = grp_pe_kernel_0_fu_416_dense_buf_4_ce0;
    end else begin
        Dense_Buf1_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd15)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd0)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd1)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd2)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd3)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd4)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd5)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd6)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd7)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd8)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd9)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd10)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd11)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd12)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd13)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd14)))) begin
        Dense_Buf1_5_address0 = grp_pe_kernel_1_fu_455_dense_buf_5_address0;
    end else if ((((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd15)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd0)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd1)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd2)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd3)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd4)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd5)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd6)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd7)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd8)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd9)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd10)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd11)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd12)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd13)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd14)))) begin
        Dense_Buf1_5_address0 = grp_pe_kernel_0_fu_416_dense_buf_5_address0;
    end else begin
        Dense_Buf1_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd15)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd0)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd1)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd2)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd3)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd4)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd5)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd6)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd7)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd8)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd9)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd10)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd11)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd12)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd13)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd14)))) begin
        Dense_Buf1_5_ce0 = grp_pe_kernel_1_fu_455_dense_buf_5_ce0;
    end else if ((((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd15)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd0)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd1)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd2)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd3)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd4)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd5)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd6)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd7)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd8)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd9)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd10)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd11)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd12)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd13)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd14)))) begin
        Dense_Buf1_5_ce0 = grp_pe_kernel_0_fu_416_dense_buf_5_ce0;
    end else begin
        Dense_Buf1_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd15)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd0)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd1)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd2)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd3)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd4)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd5)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd6)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd7)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd8)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd9)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd10)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd11)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd12)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd13)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd14)))) begin
        Dense_Buf1_6_address0 = grp_pe_kernel_1_fu_455_dense_buf_6_address0;
    end else if ((((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd15)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd0)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd1)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd2)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd3)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd4)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd5)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd6)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd7)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd8)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd9)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd10)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd11)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd12)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd13)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd14)))) begin
        Dense_Buf1_6_address0 = grp_pe_kernel_0_fu_416_dense_buf_6_address0;
    end else begin
        Dense_Buf1_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd15)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd0)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd1)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd2)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd3)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd4)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd5)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd6)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd7)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd8)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd9)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd10)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd11)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd12)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd13)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd14)))) begin
        Dense_Buf1_6_ce0 = grp_pe_kernel_1_fu_455_dense_buf_6_ce0;
    end else if ((((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd15)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd0)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd1)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd2)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd3)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd4)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd5)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd6)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd7)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd8)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd9)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd10)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd11)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd12)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd13)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd14)))) begin
        Dense_Buf1_6_ce0 = grp_pe_kernel_0_fu_416_dense_buf_6_ce0;
    end else begin
        Dense_Buf1_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd15)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd0)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd1)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd2)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd3)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd4)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd5)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd6)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd7)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd8)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd9)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd10)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd11)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd12)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd13)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd14)))) begin
        Dense_Buf1_7_address0 = grp_pe_kernel_1_fu_455_dense_buf_7_address0;
    end else if ((((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd15)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd0)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd1)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd2)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd3)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd4)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd5)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd6)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd7)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd8)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd9)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd10)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd11)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd12)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd13)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd14)))) begin
        Dense_Buf1_7_address0 = grp_pe_kernel_0_fu_416_dense_buf_7_address0;
    end else begin
        Dense_Buf1_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd15)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd0)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd1)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd2)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd3)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd4)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd5)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd6)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd7)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd8)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd9)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd10)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd11)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd12)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd13)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd14)))) begin
        Dense_Buf1_7_ce0 = grp_pe_kernel_1_fu_455_dense_buf_7_ce0;
    end else if ((((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd15)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd0)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd1)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd2)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd3)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd4)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd5)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd6)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd7)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd8)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd9)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd10)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd11)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd12)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd13)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd14)))) begin
        Dense_Buf1_7_ce0 = grp_pe_kernel_0_fu_416_dense_buf_7_ce0;
    end else begin
        Dense_Buf1_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd15)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd0)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd1)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd2)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd3)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd4)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd5)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd6)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd7)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd8)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd9)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd10)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd11)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd12)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd13)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd14)))) begin
        Dense_Buf1_address0 = grp_pe_kernel_1_fu_455_dense_buf_0_address0;
    end else if ((((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd15)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd0)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd1)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd2)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd3)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd4)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd5)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd6)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd7)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd8)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd9)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd10)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd11)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd12)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd13)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd14)))) begin
        Dense_Buf1_address0 = grp_pe_kernel_0_fu_416_dense_buf_0_address0;
    end else begin
        Dense_Buf1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd15)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd0)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd1)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd2)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd3)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd4)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd5)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd6)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd7)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd8)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd9)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd10)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd11)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd12)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd13)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd14)))) begin
        Dense_Buf1_ce0 = grp_pe_kernel_1_fu_455_dense_buf_0_ce0;
    end else if ((((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd15)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd0)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd1)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd2)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd3)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd4)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd5)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd6)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd7)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd8)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd9)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd10)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd11)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd12)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd13)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd14)))) begin
        Dense_Buf1_ce0 = grp_pe_kernel_0_fu_416_dense_buf_0_ce0;
    end else begin
        Dense_Buf1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd15)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd0)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd1)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd2)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd3)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd4)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd5)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd6)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd7)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd8)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd9)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd10)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd11)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd12)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd13)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd14)))) begin
        Out_Buf1_10_address1 = grp_pe_kernel_1_fu_455_out_buf_3_address1;
    end else if ((((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd15)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd0)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd1)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd2)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd3)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd4)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd5)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd6)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd7)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd8)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd9)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd10)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd11)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd12)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd13)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd14)))) begin
        Out_Buf1_10_address1 = grp_pe_kernel_0_fu_416_out_buf_3_address1;
    end else begin
        Out_Buf1_10_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd15)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd0)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd1)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd2)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd3)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd4)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd5)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd6)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd7)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd8)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd9)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd10)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd11)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd12)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd13)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd14)))) begin
        Out_Buf1_10_ce1 = grp_pe_kernel_1_fu_455_out_buf_3_ce1;
    end else if ((((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd15)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd0)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd1)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd2)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd3)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd4)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd5)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd6)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd7)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd8)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd9)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd10)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd11)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd12)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd13)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd14)))) begin
        Out_Buf1_10_ce1 = grp_pe_kernel_0_fu_416_out_buf_3_ce1;
    end else begin
        Out_Buf1_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd15)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd0)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd1)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd2)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd3)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd4)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd5)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd6)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd7)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd8)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd9)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd10)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd11)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd12)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd13)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd14)))) begin
        Out_Buf1_10_d1 = grp_pe_kernel_1_fu_455_out_buf_3_d1;
    end else if ((((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd15)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd0)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd1)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd2)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd3)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd4)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd5)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd6)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd7)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd8)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd9)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd10)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd11)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd12)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd13)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd14)))) begin
        Out_Buf1_10_d1 = grp_pe_kernel_0_fu_416_out_buf_3_d1;
    end else begin
        Out_Buf1_10_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd15)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd0)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd1)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd2)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd3)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd4)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd5)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd6)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd7)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd8)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd9)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd10)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd11)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd12)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd13)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd14)))) begin
        Out_Buf1_10_we1 = grp_pe_kernel_1_fu_455_out_buf_3_we1;
    end else if ((((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd15)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd0)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd1)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd2)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd3)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd4)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd5)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd6)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd7)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd8)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd9)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd10)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd11)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd12)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd13)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd14)))) begin
        Out_Buf1_10_we1 = grp_pe_kernel_0_fu_416_out_buf_3_we1;
    end else begin
        Out_Buf1_10_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd15)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd0)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd1)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd2)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd3)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd4)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd5)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd6)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd7)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd8)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd9)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd10)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd11)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd12)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd13)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd14)))) begin
        Out_Buf1_11_address1 = grp_pe_kernel_1_fu_455_out_buf_4_address1;
    end else if ((((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd15)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd0)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd1)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd2)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd3)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd4)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd5)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd6)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd7)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd8)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd9)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd10)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd11)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd12)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd13)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd14)))) begin
        Out_Buf1_11_address1 = grp_pe_kernel_0_fu_416_out_buf_4_address1;
    end else begin
        Out_Buf1_11_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd15)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd0)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd1)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd2)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd3)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd4)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd5)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd6)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd7)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd8)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd9)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd10)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd11)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd12)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd13)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd14)))) begin
        Out_Buf1_11_ce1 = grp_pe_kernel_1_fu_455_out_buf_4_ce1;
    end else if ((((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd15)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd0)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd1)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd2)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd3)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd4)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd5)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd6)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd7)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd8)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd9)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd10)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd11)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd12)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd13)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd14)))) begin
        Out_Buf1_11_ce1 = grp_pe_kernel_0_fu_416_out_buf_4_ce1;
    end else begin
        Out_Buf1_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd15)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd0)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd1)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd2)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd3)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd4)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd5)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd6)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd7)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd8)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd9)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd10)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd11)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd12)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd13)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd14)))) begin
        Out_Buf1_11_d1 = grp_pe_kernel_1_fu_455_out_buf_4_d1;
    end else if ((((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd15)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd0)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd1)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd2)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd3)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd4)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd5)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd6)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd7)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd8)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd9)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd10)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd11)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd12)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd13)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd14)))) begin
        Out_Buf1_11_d1 = grp_pe_kernel_0_fu_416_out_buf_4_d1;
    end else begin
        Out_Buf1_11_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd15)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd0)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd1)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd2)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd3)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd4)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd5)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd6)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd7)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd8)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd9)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd10)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd11)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd12)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd13)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd14)))) begin
        Out_Buf1_11_we1 = grp_pe_kernel_1_fu_455_out_buf_4_we1;
    end else if ((((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd15)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd0)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd1)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd2)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd3)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd4)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd5)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd6)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd7)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd8)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd9)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd10)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd11)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd12)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd13)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd14)))) begin
        Out_Buf1_11_we1 = grp_pe_kernel_0_fu_416_out_buf_4_we1;
    end else begin
        Out_Buf1_11_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd15)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd0)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd1)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd2)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd3)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd4)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd5)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd6)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd7)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd8)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd9)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd10)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd11)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd12)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd13)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd14)))) begin
        Out_Buf1_12_address1 = grp_pe_kernel_1_fu_455_out_buf_5_address1;
    end else if ((((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd15)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd0)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd1)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd2)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd3)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd4)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd5)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd6)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd7)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd8)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd9)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd10)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd11)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd12)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd13)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd14)))) begin
        Out_Buf1_12_address1 = grp_pe_kernel_0_fu_416_out_buf_5_address1;
    end else begin
        Out_Buf1_12_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd15)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd0)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd1)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd2)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd3)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd4)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd5)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd6)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd7)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd8)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd9)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd10)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd11)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd12)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd13)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd14)))) begin
        Out_Buf1_12_ce1 = grp_pe_kernel_1_fu_455_out_buf_5_ce1;
    end else if ((((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd15)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd0)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd1)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd2)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd3)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd4)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd5)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd6)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd7)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd8)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd9)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd10)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd11)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd12)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd13)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd14)))) begin
        Out_Buf1_12_ce1 = grp_pe_kernel_0_fu_416_out_buf_5_ce1;
    end else begin
        Out_Buf1_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd15)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd0)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd1)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd2)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd3)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd4)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd5)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd6)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd7)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd8)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd9)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd10)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd11)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd12)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd13)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd14)))) begin
        Out_Buf1_12_d1 = grp_pe_kernel_1_fu_455_out_buf_5_d1;
    end else if ((((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd15)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd0)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd1)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd2)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd3)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd4)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd5)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd6)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd7)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd8)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd9)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd10)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd11)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd12)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd13)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd14)))) begin
        Out_Buf1_12_d1 = grp_pe_kernel_0_fu_416_out_buf_5_d1;
    end else begin
        Out_Buf1_12_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd15)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd0)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd1)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd2)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd3)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd4)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd5)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd6)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd7)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd8)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd9)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd10)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd11)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd12)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd13)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd14)))) begin
        Out_Buf1_12_we1 = grp_pe_kernel_1_fu_455_out_buf_5_we1;
    end else if ((((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd15)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd0)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd1)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd2)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd3)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd4)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd5)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd6)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd7)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd8)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd9)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd10)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd11)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd12)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd13)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd14)))) begin
        Out_Buf1_12_we1 = grp_pe_kernel_0_fu_416_out_buf_5_we1;
    end else begin
        Out_Buf1_12_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd15)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd0)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd1)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd2)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd3)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd4)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd5)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd6)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd7)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd8)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd9)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd10)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd11)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd12)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd13)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd14)))) begin
        Out_Buf1_13_address1 = grp_pe_kernel_1_fu_455_out_buf_6_address1;
    end else if ((((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd15)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd0)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd1)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd2)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd3)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd4)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd5)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd6)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd7)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd8)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd9)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd10)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd11)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd12)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd13)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd14)))) begin
        Out_Buf1_13_address1 = grp_pe_kernel_0_fu_416_out_buf_6_address1;
    end else begin
        Out_Buf1_13_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd15)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd0)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd1)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd2)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd3)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd4)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd5)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd6)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd7)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd8)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd9)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd10)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd11)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd12)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd13)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd14)))) begin
        Out_Buf1_13_ce1 = grp_pe_kernel_1_fu_455_out_buf_6_ce1;
    end else if ((((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd15)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd0)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd1)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd2)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd3)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd4)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd5)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd6)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd7)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd8)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd9)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd10)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd11)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd12)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd13)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd14)))) begin
        Out_Buf1_13_ce1 = grp_pe_kernel_0_fu_416_out_buf_6_ce1;
    end else begin
        Out_Buf1_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd15)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd0)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd1)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd2)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd3)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd4)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd5)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd6)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd7)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd8)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd9)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd10)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd11)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd12)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd13)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd14)))) begin
        Out_Buf1_13_d1 = grp_pe_kernel_1_fu_455_out_buf_6_d1;
    end else if ((((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd15)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd0)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd1)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd2)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd3)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd4)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd5)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd6)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd7)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd8)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd9)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd10)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd11)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd12)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd13)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd14)))) begin
        Out_Buf1_13_d1 = grp_pe_kernel_0_fu_416_out_buf_6_d1;
    end else begin
        Out_Buf1_13_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd15)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd0)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd1)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd2)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd3)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd4)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd5)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd6)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd7)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd8)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd9)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd10)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd11)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd12)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd13)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd14)))) begin
        Out_Buf1_13_we1 = grp_pe_kernel_1_fu_455_out_buf_6_we1;
    end else if ((((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd15)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd0)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd1)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd2)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd3)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd4)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd5)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd6)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd7)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd8)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd9)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd10)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd11)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd12)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd13)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd14)))) begin
        Out_Buf1_13_we1 = grp_pe_kernel_0_fu_416_out_buf_6_we1;
    end else begin
        Out_Buf1_13_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd15)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd0)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd1)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd2)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd3)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd4)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd5)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd6)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd7)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd8)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd9)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd10)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd11)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd12)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd13)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd14)))) begin
        Out_Buf1_14_address1 = grp_pe_kernel_1_fu_455_out_buf_7_address1;
    end else if ((((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd15)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd0)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd1)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd2)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd3)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd4)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd5)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd6)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd7)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd8)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd9)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd10)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd11)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd12)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd13)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd14)))) begin
        Out_Buf1_14_address1 = grp_pe_kernel_0_fu_416_out_buf_7_address1;
    end else begin
        Out_Buf1_14_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd15)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd0)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd1)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd2)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd3)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd4)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd5)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd6)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd7)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd8)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd9)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd10)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd11)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd12)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd13)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd14)))) begin
        Out_Buf1_14_ce1 = grp_pe_kernel_1_fu_455_out_buf_7_ce1;
    end else if ((((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd15)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd0)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd1)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd2)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd3)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd4)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd5)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd6)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd7)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd8)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd9)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd10)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd11)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd12)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd13)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd14)))) begin
        Out_Buf1_14_ce1 = grp_pe_kernel_0_fu_416_out_buf_7_ce1;
    end else begin
        Out_Buf1_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd15)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd0)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd1)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd2)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd3)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd4)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd5)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd6)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd7)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd8)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd9)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd10)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd11)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd12)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd13)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd14)))) begin
        Out_Buf1_14_d1 = grp_pe_kernel_1_fu_455_out_buf_7_d1;
    end else if ((((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd15)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd0)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd1)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd2)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd3)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd4)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd5)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd6)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd7)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd8)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd9)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd10)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd11)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd12)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd13)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd14)))) begin
        Out_Buf1_14_d1 = grp_pe_kernel_0_fu_416_out_buf_7_d1;
    end else begin
        Out_Buf1_14_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd15)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd0)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd1)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd2)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd3)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd4)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd5)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd6)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd7)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd8)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd9)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd10)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd11)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd12)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd13)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd14)))) begin
        Out_Buf1_14_we1 = grp_pe_kernel_1_fu_455_out_buf_7_we1;
    end else if ((((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd15)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd0)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd1)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd2)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd3)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd4)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd5)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd6)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd7)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd8)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd9)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd10)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd11)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd12)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd13)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd14)))) begin
        Out_Buf1_14_we1 = grp_pe_kernel_0_fu_416_out_buf_7_we1;
    end else begin
        Out_Buf1_14_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd15)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd0)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd1)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd2)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd3)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd4)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd5)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd6)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd7)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd8)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd9)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd10)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd11)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd12)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd13)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd14)))) begin
        Out_Buf1_8_address1 = grp_pe_kernel_1_fu_455_out_buf_1_address1;
    end else if ((((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd15)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd0)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd1)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd2)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd3)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd4)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd5)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd6)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd7)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd8)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd9)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd10)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd11)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd12)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd13)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd14)))) begin
        Out_Buf1_8_address1 = grp_pe_kernel_0_fu_416_out_buf_1_address1;
    end else begin
        Out_Buf1_8_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd15)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd0)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd1)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd2)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd3)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd4)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd5)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd6)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd7)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd8)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd9)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd10)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd11)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd12)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd13)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd14)))) begin
        Out_Buf1_8_ce1 = grp_pe_kernel_1_fu_455_out_buf_1_ce1;
    end else if ((((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd15)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd0)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd1)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd2)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd3)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd4)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd5)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd6)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd7)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd8)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd9)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd10)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd11)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd12)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd13)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd14)))) begin
        Out_Buf1_8_ce1 = grp_pe_kernel_0_fu_416_out_buf_1_ce1;
    end else begin
        Out_Buf1_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd15)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd0)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd1)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd2)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd3)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd4)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd5)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd6)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd7)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd8)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd9)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd10)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd11)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd12)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd13)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd14)))) begin
        Out_Buf1_8_d1 = grp_pe_kernel_1_fu_455_out_buf_1_d1;
    end else if ((((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd15)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd0)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd1)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd2)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd3)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd4)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd5)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd6)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd7)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd8)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd9)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd10)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd11)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd12)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd13)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd14)))) begin
        Out_Buf1_8_d1 = grp_pe_kernel_0_fu_416_out_buf_1_d1;
    end else begin
        Out_Buf1_8_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd15)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd0)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd1)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd2)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd3)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd4)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd5)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd6)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd7)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd8)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd9)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd10)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd11)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd12)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd13)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd14)))) begin
        Out_Buf1_8_we1 = grp_pe_kernel_1_fu_455_out_buf_1_we1;
    end else if ((((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd15)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd0)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd1)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd2)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd3)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd4)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd5)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd6)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd7)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd8)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd9)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd10)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd11)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd12)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd13)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd14)))) begin
        Out_Buf1_8_we1 = grp_pe_kernel_0_fu_416_out_buf_1_we1;
    end else begin
        Out_Buf1_8_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd15)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd0)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd1)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd2)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd3)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd4)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd5)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd6)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd7)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd8)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd9)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd10)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd11)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd12)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd13)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd14)))) begin
        Out_Buf1_9_address1 = grp_pe_kernel_1_fu_455_out_buf_2_address1;
    end else if ((((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd15)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd0)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd1)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd2)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd3)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd4)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd5)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd6)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd7)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd8)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd9)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd10)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd11)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd12)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd13)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd14)))) begin
        Out_Buf1_9_address1 = grp_pe_kernel_0_fu_416_out_buf_2_address1;
    end else begin
        Out_Buf1_9_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd15)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd0)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd1)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd2)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd3)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd4)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd5)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd6)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd7)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd8)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd9)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd10)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd11)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd12)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd13)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd14)))) begin
        Out_Buf1_9_ce1 = grp_pe_kernel_1_fu_455_out_buf_2_ce1;
    end else if ((((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd15)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd0)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd1)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd2)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd3)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd4)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd5)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd6)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd7)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd8)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd9)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd10)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd11)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd12)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd13)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd14)))) begin
        Out_Buf1_9_ce1 = grp_pe_kernel_0_fu_416_out_buf_2_ce1;
    end else begin
        Out_Buf1_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd15)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd0)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd1)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd2)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd3)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd4)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd5)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd6)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd7)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd8)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd9)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd10)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd11)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd12)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd13)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd14)))) begin
        Out_Buf1_9_d1 = grp_pe_kernel_1_fu_455_out_buf_2_d1;
    end else if ((((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd15)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd0)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd1)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd2)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd3)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd4)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd5)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd6)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd7)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd8)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd9)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd10)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd11)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd12)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd13)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd14)))) begin
        Out_Buf1_9_d1 = grp_pe_kernel_0_fu_416_out_buf_2_d1;
    end else begin
        Out_Buf1_9_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd15)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd0)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd1)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd2)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd3)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd4)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd5)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd6)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd7)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd8)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd9)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd10)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd11)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd12)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd13)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd14)))) begin
        Out_Buf1_9_we1 = grp_pe_kernel_1_fu_455_out_buf_2_we1;
    end else if ((((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd15)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd0)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd1)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd2)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd3)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd4)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd5)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd6)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd7)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd8)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd9)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd10)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd11)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd12)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd13)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd14)))) begin
        Out_Buf1_9_we1 = grp_pe_kernel_0_fu_416_out_buf_2_we1;
    end else begin
        Out_Buf1_9_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd15)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd0)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd1)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd2)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd3)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd4)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd5)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd6)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd7)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd8)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd9)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd10)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd11)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd12)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd13)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd14)))) begin
        Out_Buf1_address1 = grp_pe_kernel_1_fu_455_out_buf_0_address1;
    end else if ((((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd15)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd0)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd1)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd2)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd3)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd4)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd5)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd6)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd7)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd8)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd9)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd10)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd11)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd12)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd13)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd14)))) begin
        Out_Buf1_address1 = grp_pe_kernel_0_fu_416_out_buf_0_address1;
    end else begin
        Out_Buf1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd15)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd0)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd1)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd2)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd3)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd4)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd5)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd6)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd7)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd8)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd9)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd10)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd11)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd12)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd13)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd14)))) begin
        Out_Buf1_ce1 = grp_pe_kernel_1_fu_455_out_buf_0_ce1;
    end else if ((((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd15)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd0)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd1)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd2)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd3)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd4)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd5)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd6)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd7)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd8)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd9)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd10)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd11)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd12)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd13)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd14)))) begin
        Out_Buf1_ce1 = grp_pe_kernel_0_fu_416_out_buf_0_ce1;
    end else begin
        Out_Buf1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd15)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd0)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd1)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd2)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd3)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd4)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd5)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd6)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd7)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd8)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd9)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd10)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd11)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd12)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd13)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd14)))) begin
        Out_Buf1_d1 = grp_pe_kernel_1_fu_455_out_buf_0_d1;
    end else if ((((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd15)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd0)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd1)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd2)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd3)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd4)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd5)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd6)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd7)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd8)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd9)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd10)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd11)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd12)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd13)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd14)))) begin
        Out_Buf1_d1 = grp_pe_kernel_0_fu_416_out_buf_0_d1;
    end else begin
        Out_Buf1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd15)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd0)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd1)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd2)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd3)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd4)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd5)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd6)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd7)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd8)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd9)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd10)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd11)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd12)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd13)) | ((1'b1 == ap_CS_fsm_state9) & (trunc_ln116_reg_863 == 4'd14)))) begin
        Out_Buf1_we1 = grp_pe_kernel_1_fu_455_out_buf_0_we1;
    end else if ((((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd15)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd0)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd1)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd2)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd3)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd4)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd5)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd6)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd7)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd8)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd9)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd10)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd11)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd12)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd13)) | ((1'b1 == ap_CS_fsm_state7) & (trunc_ln116_reg_863 == 4'd14)))) begin
        Out_Buf1_we1 = grp_pe_kernel_0_fu_416_out_buf_0_we1;
    end else begin
        Out_Buf1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state7_on_subcall_done)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

assign ap_ST_fsm_state8_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state9_on_subcall_done)) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln114_fu_596_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln114_fu_596_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        if ((trunc_ln116_reg_863 == 4'd15)) begin
            grp_pe_kernel_0_fu_416_p_read = buf1_value_V_15_load;
        end else if ((trunc_ln116_reg_863 == 4'd0)) begin
            grp_pe_kernel_0_fu_416_p_read = buf1_value_V_load;
        end else if ((trunc_ln116_reg_863 == 4'd1)) begin
            grp_pe_kernel_0_fu_416_p_read = buf1_value_V_1_load;
        end else if ((trunc_ln116_reg_863 == 4'd2)) begin
            grp_pe_kernel_0_fu_416_p_read = buf1_value_V_2_load;
        end else if ((trunc_ln116_reg_863 == 4'd3)) begin
            grp_pe_kernel_0_fu_416_p_read = buf1_value_V_3_load;
        end else if ((trunc_ln116_reg_863 == 4'd4)) begin
            grp_pe_kernel_0_fu_416_p_read = buf1_value_V_4_load;
        end else if ((trunc_ln116_reg_863 == 4'd5)) begin
            grp_pe_kernel_0_fu_416_p_read = buf1_value_V_5_load;
        end else if ((trunc_ln116_reg_863 == 4'd6)) begin
            grp_pe_kernel_0_fu_416_p_read = buf1_value_V_6_load;
        end else if ((trunc_ln116_reg_863 == 4'd7)) begin
            grp_pe_kernel_0_fu_416_p_read = buf1_value_V_7_load;
        end else if ((trunc_ln116_reg_863 == 4'd8)) begin
            grp_pe_kernel_0_fu_416_p_read = buf1_value_V_8_load;
        end else if ((trunc_ln116_reg_863 == 4'd9)) begin
            grp_pe_kernel_0_fu_416_p_read = buf1_value_V_9_load;
        end else if ((trunc_ln116_reg_863 == 4'd10)) begin
            grp_pe_kernel_0_fu_416_p_read = buf1_value_V_10_load;
        end else if ((trunc_ln116_reg_863 == 4'd11)) begin
            grp_pe_kernel_0_fu_416_p_read = buf1_value_V_11_load;
        end else if ((trunc_ln116_reg_863 == 4'd12)) begin
            grp_pe_kernel_0_fu_416_p_read = buf1_value_V_12_load;
        end else if ((trunc_ln116_reg_863 == 4'd13)) begin
            grp_pe_kernel_0_fu_416_p_read = buf1_value_V_13_load;
        end else if ((trunc_ln116_reg_863 == 4'd14)) begin
            grp_pe_kernel_0_fu_416_p_read = buf1_value_V_14_load;
        end else begin
            grp_pe_kernel_0_fu_416_p_read = 'bx;
        end
    end else begin
        grp_pe_kernel_0_fu_416_p_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        if ((trunc_ln116_reg_863 == 4'd15)) begin
            grp_pe_kernel_1_fu_455_p_read = buf1_value_V_15_load;
        end else if ((trunc_ln116_reg_863 == 4'd0)) begin
            grp_pe_kernel_1_fu_455_p_read = buf1_value_V_load;
        end else if ((trunc_ln116_reg_863 == 4'd1)) begin
            grp_pe_kernel_1_fu_455_p_read = buf1_value_V_1_load;
        end else if ((trunc_ln116_reg_863 == 4'd2)) begin
            grp_pe_kernel_1_fu_455_p_read = buf1_value_V_2_load;
        end else if ((trunc_ln116_reg_863 == 4'd3)) begin
            grp_pe_kernel_1_fu_455_p_read = buf1_value_V_3_load;
        end else if ((trunc_ln116_reg_863 == 4'd4)) begin
            grp_pe_kernel_1_fu_455_p_read = buf1_value_V_4_load;
        end else if ((trunc_ln116_reg_863 == 4'd5)) begin
            grp_pe_kernel_1_fu_455_p_read = buf1_value_V_5_load;
        end else if ((trunc_ln116_reg_863 == 4'd6)) begin
            grp_pe_kernel_1_fu_455_p_read = buf1_value_V_6_load;
        end else if ((trunc_ln116_reg_863 == 4'd7)) begin
            grp_pe_kernel_1_fu_455_p_read = buf1_value_V_7_load;
        end else if ((trunc_ln116_reg_863 == 4'd8)) begin
            grp_pe_kernel_1_fu_455_p_read = buf1_value_V_8_load;
        end else if ((trunc_ln116_reg_863 == 4'd9)) begin
            grp_pe_kernel_1_fu_455_p_read = buf1_value_V_9_load;
        end else if ((trunc_ln116_reg_863 == 4'd10)) begin
            grp_pe_kernel_1_fu_455_p_read = buf1_value_V_10_load;
        end else if ((trunc_ln116_reg_863 == 4'd11)) begin
            grp_pe_kernel_1_fu_455_p_read = buf1_value_V_11_load;
        end else if ((trunc_ln116_reg_863 == 4'd12)) begin
            grp_pe_kernel_1_fu_455_p_read = buf1_value_V_12_load;
        end else if ((trunc_ln116_reg_863 == 4'd13)) begin
            grp_pe_kernel_1_fu_455_p_read = buf1_value_V_13_load;
        end else if ((trunc_ln116_reg_863 == 4'd14)) begin
            grp_pe_kernel_1_fu_455_p_read = buf1_value_V_14_load;
        end else begin
            grp_pe_kernel_1_fu_455_p_read = 'bx;
        end
    end else begin
        grp_pe_kernel_1_fu_455_p_read = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln114_fu_596_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((1'b0 == ap_block_state7_on_subcall_done) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((1'b0 == ap_block_state9_on_subcall_done) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln114_fu_602_p2 = (i_fu_190 + 5'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state7_on_subcall_done = (((grp_pe_kernel_0_fu_416_ap_done == 1'b0) & (trunc_ln116_reg_863 == 4'd15)) | ((grp_pe_kernel_0_fu_416_ap_done == 1'b0) & (trunc_ln116_reg_863 == 4'd0)) | ((grp_pe_kernel_0_fu_416_ap_done == 1'b0) & (trunc_ln116_reg_863 == 4'd1)) | ((grp_pe_kernel_0_fu_416_ap_done == 1'b0) & (trunc_ln116_reg_863 == 4'd2)) | ((grp_pe_kernel_0_fu_416_ap_done == 1'b0) & (trunc_ln116_reg_863 == 4'd3)) | ((grp_pe_kernel_0_fu_416_ap_done == 1'b0) & (trunc_ln116_reg_863 == 4'd4)) | ((grp_pe_kernel_0_fu_416_ap_done == 1'b0) & (trunc_ln116_reg_863 == 4'd5)) | ((grp_pe_kernel_0_fu_416_ap_done == 1'b0) & (trunc_ln116_reg_863 == 4'd6)) | ((grp_pe_kernel_0_fu_416_ap_done == 1'b0) & (trunc_ln116_reg_863 == 4'd7)) | ((grp_pe_kernel_0_fu_416_ap_done == 1'b0) & (trunc_ln116_reg_863 == 4'd8)) | ((grp_pe_kernel_0_fu_416_ap_done == 1'b0) & (trunc_ln116_reg_863 == 4'd9)) | ((grp_pe_kernel_0_fu_416_ap_done == 1'b0) & (trunc_ln116_reg_863 == 4'd10)) | ((grp_pe_kernel_0_fu_416_ap_done == 1'b0) & (trunc_ln116_reg_863 == 4'd11)) | ((grp_pe_kernel_0_fu_416_ap_done == 1'b0) & (trunc_ln116_reg_863 == 4'd12)) | ((grp_pe_kernel_0_fu_416_ap_done == 1'b0) & (trunc_ln116_reg_863 == 4'd13)) | ((grp_pe_kernel_0_fu_416_ap_done == 1'b0) & (trunc_ln116_reg_863 == 4'd14)));
end

always @ (*) begin
    ap_block_state9_on_subcall_done = (((grp_pe_kernel_1_fu_455_ap_done == 1'b0) & (trunc_ln116_reg_863 == 4'd15)) | ((grp_pe_kernel_1_fu_455_ap_done == 1'b0) & (trunc_ln116_reg_863 == 4'd0)) | ((grp_pe_kernel_1_fu_455_ap_done == 1'b0) & (trunc_ln116_reg_863 == 4'd1)) | ((grp_pe_kernel_1_fu_455_ap_done == 1'b0) & (trunc_ln116_reg_863 == 4'd2)) | ((grp_pe_kernel_1_fu_455_ap_done == 1'b0) & (trunc_ln116_reg_863 == 4'd3)) | ((grp_pe_kernel_1_fu_455_ap_done == 1'b0) & (trunc_ln116_reg_863 == 4'd4)) | ((grp_pe_kernel_1_fu_455_ap_done == 1'b0) & (trunc_ln116_reg_863 == 4'd5)) | ((grp_pe_kernel_1_fu_455_ap_done == 1'b0) & (trunc_ln116_reg_863 == 4'd6)) | ((grp_pe_kernel_1_fu_455_ap_done == 1'b0) & (trunc_ln116_reg_863 == 4'd7)) | ((grp_pe_kernel_1_fu_455_ap_done == 1'b0) & (trunc_ln116_reg_863 == 4'd8)) | ((grp_pe_kernel_1_fu_455_ap_done == 1'b0) & (trunc_ln116_reg_863 == 4'd9)) | ((grp_pe_kernel_1_fu_455_ap_done == 1'b0) & (trunc_ln116_reg_863 == 4'd10)) | ((grp_pe_kernel_1_fu_455_ap_done == 1'b0) & (trunc_ln116_reg_863 == 4'd11)) | ((grp_pe_kernel_1_fu_455_ap_done == 1'b0) & (trunc_ln116_reg_863 == 4'd12)) | ((grp_pe_kernel_1_fu_455_ap_done == 1'b0) & (trunc_ln116_reg_863 == 4'd13)) | ((grp_pe_kernel_1_fu_455_ap_done == 1'b0) & (trunc_ln116_reg_863 == 4'd14)));
end

assign grp_fu_495_p2 = (mul_ln116_reg_872 + half_cast);

assign grp_fu_642_p0 = tmp_1_fu_612_p18[15:0];

assign grp_pe_kernel_0_fu_416_ap_start = grp_pe_kernel_0_fu_416_ap_start_reg;

assign grp_pe_kernel_1_fu_455_ap_start = grp_pe_kernel_1_fu_455_ap_start_reg;

assign icmp_ln114_fu_596_p2 = ((i_fu_190 == 5'd16) ? 1'b1 : 1'b0);

assign tmp_1_fu_612_p17 = i_fu_190[3:0];

assign trunc_ln116_fu_608_p1 = i_fu_190[3:0];

assign zext_ln116_cast_fu_504_p1 = zext_ln116;

assign zext_ln160_10_cast_fu_532_p1 = zext_ln160_10;

assign zext_ln160_11_cast_cast_fu_528_p1 = $unsigned(zext_ln160_11_cast_fu_524_p1);

assign zext_ln160_11_cast_fu_524_p1 = $signed(zext_ln160_11);

assign zext_ln160_12_cast_cast_fu_520_p1 = $unsigned(zext_ln160_12_cast_fu_516_p1);

assign zext_ln160_12_cast_fu_516_p1 = $signed(zext_ln160_12);

assign zext_ln160_13_cast_cast_fu_512_p1 = $unsigned(zext_ln160_13_cast_fu_508_p1);

assign zext_ln160_13_cast_fu_508_p1 = $signed(zext_ln160_13);

assign zext_ln160_1_cast_fu_580_p1 = zext_ln160_1;

assign zext_ln160_2_cast_cast_fu_572_p3 = ((zext_ln160_2[0:0] == 1'b1) ? 32'd3 : 32'd0);

assign zext_ln160_3_cast_fu_568_p1 = zext_ln160_3;

assign zext_ln160_4_cast_fu_564_p1 = zext_ln160_4;

assign zext_ln160_5_cast_cast_fu_560_p1 = $unsigned(zext_ln160_5_cast_fu_556_p1);

assign zext_ln160_5_cast_fu_556_p1 = $signed(zext_ln160_5);

assign zext_ln160_6_cast_cast_fu_548_p3 = ((zext_ln160_6[0:0] == 1'b1) ? 32'd7 : 32'd0);

assign zext_ln160_7_cast_fu_544_p1 = zext_ln160_7;

assign zext_ln160_8_cast_fu_540_p1 = zext_ln160_8;

assign zext_ln160_9_cast_fu_536_p1 = zext_ln160_9;

assign zext_ln160_cast_fu_584_p1 = zext_ln160;

always @ (posedge ap_clk) begin
    zext_ln116_cast_reg_780[31:4] <= 28'b0000000000000000000000000000;
    zext_ln160_13_cast_cast_reg_785[31:4] <= 28'b0000000000000000000000000000;
    zext_ln160_12_cast_cast_reg_790[31:4] <= 28'b0000000000000000000000000000;
    zext_ln160_11_cast_cast_reg_795[31:4] <= 28'b0000000000000000000000000000;
    zext_ln160_10_cast_reg_800[31:4] <= 28'b0000000000000000000000000000;
    zext_ln160_9_cast_reg_805[31:4] <= 28'b0000000000000000000000000000;
    zext_ln160_8_cast_reg_810[31:4] <= 28'b0000000000000000000000000000;
    zext_ln160_7_cast_reg_815[31:4] <= 28'b0000000000000000000000000000;
    zext_ln160_6_cast_cast_reg_820[31:3] <= 29'b00000000000000000000000000000;
    zext_ln160_5_cast_cast_reg_825[31:3] <= 29'b00000000000000000000000000000;
    zext_ln160_4_cast_reg_830[31:3] <= 29'b00000000000000000000000000000;
    zext_ln160_3_cast_reg_835[31:3] <= 29'b00000000000000000000000000000;
    zext_ln160_2_cast_cast_reg_840[31:2] <= 30'b000000000000000000000000000000;
    zext_ln160_1_cast_reg_845[31:2] <= 30'b000000000000000000000000000000;
    zext_ln160_cast_reg_850[31:1] <= 31'b0000000000000000000000000000000;
end

endmodule //spmm_hls_spmm_hls_Pipeline_pe_loop1
