RTL:

`timescale 1ns / 1ps
//Date : 20/04/2025
//Name : Shankhalika Mallick

// DAY-46 J-K FLIPFLOP

module JK(clk,J,K,Q,Qbar);
input J,K, clk;
output reg Q;
output Qbar;
assign Qbar=~Q;
always @(negedge clk)
begin
  case ({J,K})
  2'b00: Q<=Q;
  2'b01: Q=0;
  2'b10: Q=1;
  2'b11: Q<=Qbar;
  default: Q<=Q;
  endcase
end
endmodule




`timescale 1ns / 1ps
//Date : 20/04/2025
//Name : Shankhalika Mallick

// DAY-46 JK TO SR FLIPFLOP

`include "JK.v"
module JK_TO_SR(clk,S,R,Q,Qbar);
input S,R, clk;
output  Q,Qbar;
wire J,K;
JK ob(clk,J,K,Q,Qbar);
assign J=S;
assign K=R;
endmodule
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

TESTBENCH:

 `include "JK_TO_SR.v"
`timescale 1ns/1ps

module FF_TB();
reg A,B, clk;
wire Q, Qbar;
JK_TO_SR ob12(clk,A,B,Q,Qbar);
always 
 #5 clk=~clk;
initial 
begin
    clk=1'b0;
     A=0; B=0;
    #15 A=1; B=0;
    #15 A=0; B=1;
    #15 A=0; B=0;
    #15 A=1; B=1;
end
initial
begin
     #11 $display(" A \tB \tQ \tQbar");
     $monitor(" %b\t%b\t%b\t%b",A,B,Q,Qbar);  // for SR and JK FF
    #70 $finish;
end
endmodule

------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

OUTPUT:

[Running] FF_TB.v
 A 	B 	Q 	Qbar
 0	0  	x  	x
 1	0  	x	  x
 1	0  	1  	0
 0	1  	0  	1
 0	0  	0  	1
 1	1  	1  	0
 1	1  	0  	1
 1	1	  1  	0
FF_TB.v:55: $finish called at 81000 (1ps)
[Done] exit with code=0 in 0.371 seconds

