// Seed: 131994386
module module_0 (
    output id_0,
    output id_1,
    output id_2
);
  type_5(
      id_2 + "", 1, (1)
  );
  always @(negedge id_3 - 1) begin
    @(negedge 1 + 1);
    id_3 <= id_3;
  end
  initial id_1 = id_3;
  logic id_4;
  assign id_1 = 1'b0;
  assign id_3 = {1{1'b0}};
endmodule
`timescale 1ps / 1ps `resetall
