Files included in this submission:
 1. README: this one
 2. Report_for_design_and_test: the report that includes our explanations and descriptions of our circuit and the testing we did for it.
 3. Video_Summary.mp4.zip: A compressed video file that gives a brief description of the design. It includes a block diagram.

All the Verilog files:
 4. FSM.v
 5. matrix_addition.v
 6. Matrix_Multiplier.v
 7. Multiplier.v
 8. MatrixA.v
 9. MatrixB.v
 10. RegFile.v
 11. result_handler.v
 12. tb_Matrix_multiplication.v
