Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto fdcb7d0ab7cc455d8ed563603142a795 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot debug_behav xil_defaultlib.debug xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'dpra' [C:/CODexp/Lab4/CPU/CPU.srcs/sources_1/new/CPU.v:55]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/CODexp/Lab4/CPU/CPU.srcs/sources_1/new/CPU.v:57]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'ra2' [C:/CODexp/Lab4/CPU/CPU.srcs/sources_1/new/CPU.v:82]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/CODexp/Lab4/CPU/CPU.srcs/sources_1/new/ALU.v:34]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/CODexp/Lab4/CPU/CPU.srcs/sources_1/new/ALU.v:35]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/CODexp/Lab4/CPU/CPU.srcs/sources_1/new/ALU.v:36]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/CODexp/Lab4/CPU/CPU.srcs/sources_1/new/ALU.v:37]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/CODexp/Lab4/CPU/CPU.srcs/sources_1/new/ALU.v:38]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
