// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module VLMergeBufferImp(
  input          clock,
  input          reset,
  input          io_redirect_valid,
  input          io_redirect_bits_robIdx_flag,
  input  [7:0]   io_redirect_bits_robIdx_value,
  input          io_redirect_bits_level,
  input          io_fromPipeline_0_valid,
  input  [3:0]   io_fromPipeline_0_bits_mBIndex,
  input  [3:0]   io_fromPipeline_0_bits_trigger,
  input          io_fromPipeline_0_bits_exceptionVec_3,
  input          io_fromPipeline_0_bits_exceptionVec_4,
  input          io_fromPipeline_0_bits_exceptionVec_5,
  input          io_fromPipeline_0_bits_exceptionVec_13,
  input          io_fromPipeline_0_bits_exceptionVec_21,
  input          io_fromPipeline_0_bits_hasException,
  input  [63:0]  io_fromPipeline_0_bits_vaddr,
  input          io_fromPipeline_0_bits_vaNeedExt,
  input  [63:0]  io_fromPipeline_0_bits_gpaddr,
  input  [7:0]   io_fromPipeline_0_bits_vstart,
  input  [15:0]  io_fromPipeline_0_bits_vecTriggerMask,
  input  [7:0]   io_fromPipeline_0_bits_elemIdx,
  input  [15:0]  io_fromPipeline_0_bits_mask,
  input  [2:0]   io_fromPipeline_0_bits_alignedType,
  input  [3:0]   io_fromPipeline_0_bits_reg_offset,
  input  [7:0]   io_fromPipeline_0_bits_elemIdxInsideVd,
  input  [127:0] io_fromPipeline_0_bits_vecdata,
  input          io_fromPipeline_1_valid,
  input  [3:0]   io_fromPipeline_1_bits_mBIndex,
  input  [3:0]   io_fromPipeline_1_bits_trigger,
  input          io_fromPipeline_1_bits_exceptionVec_3,
  input          io_fromPipeline_1_bits_exceptionVec_4,
  input          io_fromPipeline_1_bits_exceptionVec_5,
  input          io_fromPipeline_1_bits_exceptionVec_13,
  input          io_fromPipeline_1_bits_exceptionVec_21,
  input          io_fromPipeline_1_bits_hasException,
  input  [63:0]  io_fromPipeline_1_bits_vaddr,
  input          io_fromPipeline_1_bits_vaNeedExt,
  input  [63:0]  io_fromPipeline_1_bits_gpaddr,
  input  [7:0]   io_fromPipeline_1_bits_vstart,
  input  [15:0]  io_fromPipeline_1_bits_vecTriggerMask,
  input  [7:0]   io_fromPipeline_1_bits_elemIdx,
  input  [15:0]  io_fromPipeline_1_bits_mask,
  input  [2:0]   io_fromPipeline_1_bits_alignedType,
  input  [3:0]   io_fromPipeline_1_bits_reg_offset,
  input  [7:0]   io_fromPipeline_1_bits_elemIdxInsideVd,
  input  [127:0] io_fromPipeline_1_bits_vecdata,
  input          io_fromPipeline_2_valid,
  input  [3:0]   io_fromPipeline_2_bits_mBIndex,
  input  [3:0]   io_fromPipeline_2_bits_trigger,
  input          io_fromPipeline_2_bits_exceptionVec_3,
  input          io_fromPipeline_2_bits_exceptionVec_4,
  input          io_fromPipeline_2_bits_exceptionVec_5,
  input          io_fromPipeline_2_bits_exceptionVec_13,
  input          io_fromPipeline_2_bits_exceptionVec_21,
  input          io_fromPipeline_2_bits_hasException,
  input  [63:0]  io_fromPipeline_2_bits_vaddr,
  input          io_fromPipeline_2_bits_vaNeedExt,
  input  [63:0]  io_fromPipeline_2_bits_gpaddr,
  input  [7:0]   io_fromPipeline_2_bits_vstart,
  input  [15:0]  io_fromPipeline_2_bits_vecTriggerMask,
  input  [7:0]   io_fromPipeline_2_bits_elemIdx,
  input  [15:0]  io_fromPipeline_2_bits_mask,
  input  [2:0]   io_fromPipeline_2_bits_alignedType,
  input  [3:0]   io_fromPipeline_2_bits_reg_offset,
  input  [7:0]   io_fromPipeline_2_bits_elemIdxInsideVd,
  input  [127:0] io_fromPipeline_2_bits_vecdata,
  output         io_fromSplit_0_req_ready,
  input          io_fromSplit_0_req_valid,
  input  [15:0]  io_fromSplit_0_req_bits_mask,
  input  [49:0]  io_fromSplit_0_req_bits_vaddr,
  input  [4:0]   io_fromSplit_0_req_bits_flowNum,
  input  [8:0]   io_fromSplit_0_req_bits_uop_fuOpType,
  input          io_fromSplit_0_req_bits_uop_vecWen,
  input          io_fromSplit_0_req_bits_uop_v0Wen,
  input          io_fromSplit_0_req_bits_uop_vlWen,
  input          io_fromSplit_0_req_bits_uop_vpu_vma,
  input          io_fromSplit_0_req_bits_uop_vpu_vta,
  input  [1:0]   io_fromSplit_0_req_bits_uop_vpu_vsew,
  input  [2:0]   io_fromSplit_0_req_bits_uop_vpu_vlmul,
  input          io_fromSplit_0_req_bits_uop_vpu_vm,
  input  [6:0]   io_fromSplit_0_req_bits_uop_vpu_vuopIdx,
  input  [7:0]   io_fromSplit_0_req_bits_uop_vpu_vl,
  input  [2:0]   io_fromSplit_0_req_bits_uop_vpu_nf,
  input  [1:0]   io_fromSplit_0_req_bits_uop_vpu_veew,
  input  [6:0]   io_fromSplit_0_req_bits_uop_uopIdx,
  input  [7:0]   io_fromSplit_0_req_bits_uop_pdest,
  input          io_fromSplit_0_req_bits_uop_robIdx_flag,
  input  [7:0]   io_fromSplit_0_req_bits_uop_robIdx_value,
  input  [127:0] io_fromSplit_0_req_bits_data,
  input  [2:0]   io_fromSplit_0_req_bits_vdIdx,
  input          io_fromSplit_0_req_bits_fof,
  input  [7:0]   io_fromSplit_0_req_bits_vlmax,
  output         io_fromSplit_0_resp_valid,
  output [3:0]   io_fromSplit_0_resp_bits_mBIndex,
  output         io_fromSplit_1_req_ready,
  input          io_fromSplit_1_req_valid,
  input  [15:0]  io_fromSplit_1_req_bits_mask,
  input  [49:0]  io_fromSplit_1_req_bits_vaddr,
  input  [4:0]   io_fromSplit_1_req_bits_flowNum,
  input  [8:0]   io_fromSplit_1_req_bits_uop_fuOpType,
  input          io_fromSplit_1_req_bits_uop_vecWen,
  input          io_fromSplit_1_req_bits_uop_v0Wen,
  input          io_fromSplit_1_req_bits_uop_vlWen,
  input          io_fromSplit_1_req_bits_uop_vpu_vma,
  input          io_fromSplit_1_req_bits_uop_vpu_vta,
  input  [1:0]   io_fromSplit_1_req_bits_uop_vpu_vsew,
  input  [2:0]   io_fromSplit_1_req_bits_uop_vpu_vlmul,
  input          io_fromSplit_1_req_bits_uop_vpu_vm,
  input  [6:0]   io_fromSplit_1_req_bits_uop_vpu_vuopIdx,
  input  [7:0]   io_fromSplit_1_req_bits_uop_vpu_vl,
  input  [2:0]   io_fromSplit_1_req_bits_uop_vpu_nf,
  input  [1:0]   io_fromSplit_1_req_bits_uop_vpu_veew,
  input  [6:0]   io_fromSplit_1_req_bits_uop_uopIdx,
  input  [7:0]   io_fromSplit_1_req_bits_uop_pdest,
  input          io_fromSplit_1_req_bits_uop_robIdx_flag,
  input  [7:0]   io_fromSplit_1_req_bits_uop_robIdx_value,
  input  [127:0] io_fromSplit_1_req_bits_data,
  input  [2:0]   io_fromSplit_1_req_bits_vdIdx,
  input          io_fromSplit_1_req_bits_fof,
  input  [7:0]   io_fromSplit_1_req_bits_vlmax,
  output         io_fromSplit_1_resp_valid,
  output [3:0]   io_fromSplit_1_resp_bits_mBIndex,
  input          io_uopWriteback_0_ready,
  output         io_uopWriteback_0_valid,
  output         io_uopWriteback_0_bits_uop_exceptionVec_3,
  output         io_uopWriteback_0_bits_uop_exceptionVec_4,
  output         io_uopWriteback_0_bits_uop_exceptionVec_5,
  output         io_uopWriteback_0_bits_uop_exceptionVec_13,
  output         io_uopWriteback_0_bits_uop_exceptionVec_21,
  output [3:0]   io_uopWriteback_0_bits_uop_trigger,
  output [8:0]   io_uopWriteback_0_bits_uop_fuOpType,
  output         io_uopWriteback_0_bits_uop_vecWen,
  output         io_uopWriteback_0_bits_uop_v0Wen,
  output         io_uopWriteback_0_bits_uop_vlWen,
  output         io_uopWriteback_0_bits_uop_flushPipe,
  output         io_uopWriteback_0_bits_uop_vpu_vma,
  output         io_uopWriteback_0_bits_uop_vpu_vta,
  output [1:0]   io_uopWriteback_0_bits_uop_vpu_vsew,
  output [2:0]   io_uopWriteback_0_bits_uop_vpu_vlmul,
  output         io_uopWriteback_0_bits_uop_vpu_vm,
  output [7:0]   io_uopWriteback_0_bits_uop_vpu_vstart,
  output [6:0]   io_uopWriteback_0_bits_uop_vpu_vuopIdx,
  output [127:0] io_uopWriteback_0_bits_uop_vpu_vmask,
  output [7:0]   io_uopWriteback_0_bits_uop_vpu_vl,
  output [2:0]   io_uopWriteback_0_bits_uop_vpu_nf,
  output [1:0]   io_uopWriteback_0_bits_uop_vpu_veew,
  output [7:0]   io_uopWriteback_0_bits_uop_pdest,
  output         io_uopWriteback_0_bits_uop_robIdx_flag,
  output [7:0]   io_uopWriteback_0_bits_uop_robIdx_value,
  output         io_uopWriteback_0_bits_uop_replayInst,
  output [127:0] io_uopWriteback_0_bits_data,
  output [2:0]   io_uopWriteback_0_bits_vdIdxInField,
  input          io_uopWriteback_1_ready,
  output         io_uopWriteback_1_valid,
  output         io_uopWriteback_1_bits_uop_exceptionVec_3,
  output         io_uopWriteback_1_bits_uop_exceptionVec_4,
  output         io_uopWriteback_1_bits_uop_exceptionVec_5,
  output         io_uopWriteback_1_bits_uop_exceptionVec_13,
  output         io_uopWriteback_1_bits_uop_exceptionVec_21,
  output [3:0]   io_uopWriteback_1_bits_uop_trigger,
  output [8:0]   io_uopWriteback_1_bits_uop_fuOpType,
  output         io_uopWriteback_1_bits_uop_vecWen,
  output         io_uopWriteback_1_bits_uop_v0Wen,
  output         io_uopWriteback_1_bits_uop_vlWen,
  output         io_uopWriteback_1_bits_uop_flushPipe,
  output         io_uopWriteback_1_bits_uop_vpu_vma,
  output         io_uopWriteback_1_bits_uop_vpu_vta,
  output [1:0]   io_uopWriteback_1_bits_uop_vpu_vsew,
  output [2:0]   io_uopWriteback_1_bits_uop_vpu_vlmul,
  output         io_uopWriteback_1_bits_uop_vpu_vm,
  output [7:0]   io_uopWriteback_1_bits_uop_vpu_vstart,
  output [6:0]   io_uopWriteback_1_bits_uop_vpu_vuopIdx,
  output [127:0] io_uopWriteback_1_bits_uop_vpu_vmask,
  output [7:0]   io_uopWriteback_1_bits_uop_vpu_vl,
  output [2:0]   io_uopWriteback_1_bits_uop_vpu_nf,
  output [1:0]   io_uopWriteback_1_bits_uop_vpu_veew,
  output [7:0]   io_uopWriteback_1_bits_uop_pdest,
  output         io_uopWriteback_1_bits_uop_robIdx_flag,
  output [7:0]   io_uopWriteback_1_bits_uop_robIdx_value,
  output         io_uopWriteback_1_bits_uop_replayInst,
  output [127:0] io_uopWriteback_1_bits_data,
  output [2:0]   io_uopWriteback_1_bits_vdIdxInField,
  output         io_toSplit_threshold,
  output         io_toLsq_0_valid,
  output         io_toLsq_0_bits_robidx_flag,
  output [7:0]   io_toLsq_0_bits_robidx_value,
  output [6:0]   io_toLsq_0_bits_uopidx,
  output [63:0]  io_toLsq_0_bits_vaddr,
  output         io_toLsq_0_bits_vaNeedExt,
  output [49:0]  io_toLsq_0_bits_gpaddr,
  output         io_toLsq_0_bits_feedback_0,
  output         io_toLsq_0_bits_exceptionVec_3,
  output         io_toLsq_0_bits_exceptionVec_4,
  output         io_toLsq_0_bits_exceptionVec_5,
  output         io_toLsq_0_bits_exceptionVec_13,
  output         io_toLsq_0_bits_exceptionVec_21,
  output         io_toLsq_1_valid,
  output         io_toLsq_1_bits_robidx_flag,
  output [7:0]   io_toLsq_1_bits_robidx_value,
  output [6:0]   io_toLsq_1_bits_uopidx,
  output [63:0]  io_toLsq_1_bits_vaddr,
  output         io_toLsq_1_bits_vaNeedExt,
  output [49:0]  io_toLsq_1_bits_gpaddr,
  output         io_toLsq_1_bits_feedback_0,
  output         io_toLsq_1_bits_exceptionVec_3,
  output         io_toLsq_1_bits_exceptionVec_4,
  output         io_toLsq_1_bits_exceptionVec_5,
  output         io_toLsq_1_bits_exceptionVec_13,
  output         io_toLsq_1_bits_exceptionVec_21
);

  wire               freeMaskVec_15;
  wire               freeMaskVec_14;
  wire               freeMaskVec_13;
  wire               freeMaskVec_12;
  wire               freeMaskVec_11;
  wire               freeMaskVec_10;
  wire               freeMaskVec_9;
  wire               freeMaskVec_8;
  wire               freeMaskVec_7;
  wire               freeMaskVec_6;
  wire               freeMaskVec_5;
  wire               freeMaskVec_4;
  wire               freeMaskVec_3;
  wire               freeMaskVec_2;
  wire               freeMaskVec_1;
  wire               freeMaskVec_0;
  wire               _VMergebufferPipelineConnect1_io_in_ready;
  wire               _VMergebufferPipelineConnect1_io_out_valid;
  wire               _VMergebufferPipelineConnect1_io_out_bits_uop_robIdx_flag;
  wire [7:0]         _VMergebufferPipelineConnect1_io_out_bits_uop_robIdx_value;
  wire               _VMergebufferPipelineConnect0_io_in_ready;
  wire               _VMergebufferPipelineConnect0_io_out_valid;
  wire               _VMergebufferPipelineConnect0_io_out_bits_uop_robIdx_flag;
  wire [7:0]         _VMergebufferPipelineConnect0_io_out_bits_uop_robIdx_value;
  wire [3:0]         _freeCount_freeList_io_allocateSlot_0;
  wire [3:0]         _freeCount_freeList_io_allocateSlot_1;
  wire [4:0]         _freeCount_freeList_io_validCount;
  reg  [127:0]       entries_0_data;
  reg  [15:0]        entries_0_mask;
  reg  [4:0]         entries_0_flowNum;
  reg                entries_0_exceptionVec_3;
  reg                entries_0_exceptionVec_4;
  reg                entries_0_exceptionVec_5;
  reg                entries_0_exceptionVec_13;
  reg                entries_0_exceptionVec_21;
  reg  [3:0]         entries_0_uop_trigger;
  reg  [8:0]         entries_0_uop_fuOpType;
  reg                entries_0_uop_vecWen;
  reg                entries_0_uop_v0Wen;
  reg                entries_0_uop_vlWen;
  reg                entries_0_uop_flushPipe;
  reg                entries_0_uop_vpu_vma;
  reg                entries_0_uop_vpu_vta;
  reg  [1:0]         entries_0_uop_vpu_vsew;
  reg  [2:0]         entries_0_uop_vpu_vlmul;
  reg                entries_0_uop_vpu_vm;
  reg  [6:0]         entries_0_uop_vpu_vuopIdx;
  reg  [2:0]         entries_0_uop_vpu_nf;
  reg  [1:0]         entries_0_uop_vpu_veew;
  reg  [6:0]         entries_0_uop_uopIdx;
  reg  [7:0]         entries_0_uop_pdest;
  reg                entries_0_uop_robIdx_flag;
  reg  [7:0]         entries_0_uop_robIdx_value;
  reg                entries_0_uop_replayInst;
  reg  [2:0]         entries_0_vdIdx;
  reg  [7:0]         entries_0_elemIdx;
  reg  [7:0]         entries_0_vstart;
  reg  [7:0]         entries_0_vl;
  reg                entries_0_vaNeedExt;
  reg  [63:0]        entries_0_vaddr;
  reg  [49:0]        entries_0_gpaddr;
  reg                entries_0_fof;
  reg  [7:0]         entries_0_vlmax;
  reg  [127:0]       entries_1_data;
  reg  [15:0]        entries_1_mask;
  reg  [4:0]         entries_1_flowNum;
  reg                entries_1_exceptionVec_3;
  reg                entries_1_exceptionVec_4;
  reg                entries_1_exceptionVec_5;
  reg                entries_1_exceptionVec_13;
  reg                entries_1_exceptionVec_21;
  reg  [3:0]         entries_1_uop_trigger;
  reg  [8:0]         entries_1_uop_fuOpType;
  reg                entries_1_uop_vecWen;
  reg                entries_1_uop_v0Wen;
  reg                entries_1_uop_vlWen;
  reg                entries_1_uop_flushPipe;
  reg                entries_1_uop_vpu_vma;
  reg                entries_1_uop_vpu_vta;
  reg  [1:0]         entries_1_uop_vpu_vsew;
  reg  [2:0]         entries_1_uop_vpu_vlmul;
  reg                entries_1_uop_vpu_vm;
  reg  [6:0]         entries_1_uop_vpu_vuopIdx;
  reg  [2:0]         entries_1_uop_vpu_nf;
  reg  [1:0]         entries_1_uop_vpu_veew;
  reg  [6:0]         entries_1_uop_uopIdx;
  reg  [7:0]         entries_1_uop_pdest;
  reg                entries_1_uop_robIdx_flag;
  reg  [7:0]         entries_1_uop_robIdx_value;
  reg                entries_1_uop_replayInst;
  reg  [2:0]         entries_1_vdIdx;
  reg  [7:0]         entries_1_elemIdx;
  reg  [7:0]         entries_1_vstart;
  reg  [7:0]         entries_1_vl;
  reg                entries_1_vaNeedExt;
  reg  [63:0]        entries_1_vaddr;
  reg  [49:0]        entries_1_gpaddr;
  reg                entries_1_fof;
  reg  [7:0]         entries_1_vlmax;
  reg  [127:0]       entries_2_data;
  reg  [15:0]        entries_2_mask;
  reg  [4:0]         entries_2_flowNum;
  reg                entries_2_exceptionVec_3;
  reg                entries_2_exceptionVec_4;
  reg                entries_2_exceptionVec_5;
  reg                entries_2_exceptionVec_13;
  reg                entries_2_exceptionVec_21;
  reg  [3:0]         entries_2_uop_trigger;
  reg  [8:0]         entries_2_uop_fuOpType;
  reg                entries_2_uop_vecWen;
  reg                entries_2_uop_v0Wen;
  reg                entries_2_uop_vlWen;
  reg                entries_2_uop_flushPipe;
  reg                entries_2_uop_vpu_vma;
  reg                entries_2_uop_vpu_vta;
  reg  [1:0]         entries_2_uop_vpu_vsew;
  reg  [2:0]         entries_2_uop_vpu_vlmul;
  reg                entries_2_uop_vpu_vm;
  reg  [6:0]         entries_2_uop_vpu_vuopIdx;
  reg  [2:0]         entries_2_uop_vpu_nf;
  reg  [1:0]         entries_2_uop_vpu_veew;
  reg  [6:0]         entries_2_uop_uopIdx;
  reg  [7:0]         entries_2_uop_pdest;
  reg                entries_2_uop_robIdx_flag;
  reg  [7:0]         entries_2_uop_robIdx_value;
  reg                entries_2_uop_replayInst;
  reg  [2:0]         entries_2_vdIdx;
  reg  [7:0]         entries_2_elemIdx;
  reg  [7:0]         entries_2_vstart;
  reg  [7:0]         entries_2_vl;
  reg                entries_2_vaNeedExt;
  reg  [63:0]        entries_2_vaddr;
  reg  [49:0]        entries_2_gpaddr;
  reg                entries_2_fof;
  reg  [7:0]         entries_2_vlmax;
  reg  [127:0]       entries_3_data;
  reg  [15:0]        entries_3_mask;
  reg  [4:0]         entries_3_flowNum;
  reg                entries_3_exceptionVec_3;
  reg                entries_3_exceptionVec_4;
  reg                entries_3_exceptionVec_5;
  reg                entries_3_exceptionVec_13;
  reg                entries_3_exceptionVec_21;
  reg  [3:0]         entries_3_uop_trigger;
  reg  [8:0]         entries_3_uop_fuOpType;
  reg                entries_3_uop_vecWen;
  reg                entries_3_uop_v0Wen;
  reg                entries_3_uop_vlWen;
  reg                entries_3_uop_flushPipe;
  reg                entries_3_uop_vpu_vma;
  reg                entries_3_uop_vpu_vta;
  reg  [1:0]         entries_3_uop_vpu_vsew;
  reg  [2:0]         entries_3_uop_vpu_vlmul;
  reg                entries_3_uop_vpu_vm;
  reg  [6:0]         entries_3_uop_vpu_vuopIdx;
  reg  [2:0]         entries_3_uop_vpu_nf;
  reg  [1:0]         entries_3_uop_vpu_veew;
  reg  [6:0]         entries_3_uop_uopIdx;
  reg  [7:0]         entries_3_uop_pdest;
  reg                entries_3_uop_robIdx_flag;
  reg  [7:0]         entries_3_uop_robIdx_value;
  reg                entries_3_uop_replayInst;
  reg  [2:0]         entries_3_vdIdx;
  reg  [7:0]         entries_3_elemIdx;
  reg  [7:0]         entries_3_vstart;
  reg  [7:0]         entries_3_vl;
  reg                entries_3_vaNeedExt;
  reg  [63:0]        entries_3_vaddr;
  reg  [49:0]        entries_3_gpaddr;
  reg                entries_3_fof;
  reg  [7:0]         entries_3_vlmax;
  reg  [127:0]       entries_4_data;
  reg  [15:0]        entries_4_mask;
  reg  [4:0]         entries_4_flowNum;
  reg                entries_4_exceptionVec_3;
  reg                entries_4_exceptionVec_4;
  reg                entries_4_exceptionVec_5;
  reg                entries_4_exceptionVec_13;
  reg                entries_4_exceptionVec_21;
  reg  [3:0]         entries_4_uop_trigger;
  reg  [8:0]         entries_4_uop_fuOpType;
  reg                entries_4_uop_vecWen;
  reg                entries_4_uop_v0Wen;
  reg                entries_4_uop_vlWen;
  reg                entries_4_uop_flushPipe;
  reg                entries_4_uop_vpu_vma;
  reg                entries_4_uop_vpu_vta;
  reg  [1:0]         entries_4_uop_vpu_vsew;
  reg  [2:0]         entries_4_uop_vpu_vlmul;
  reg                entries_4_uop_vpu_vm;
  reg  [6:0]         entries_4_uop_vpu_vuopIdx;
  reg  [2:0]         entries_4_uop_vpu_nf;
  reg  [1:0]         entries_4_uop_vpu_veew;
  reg  [6:0]         entries_4_uop_uopIdx;
  reg  [7:0]         entries_4_uop_pdest;
  reg                entries_4_uop_robIdx_flag;
  reg  [7:0]         entries_4_uop_robIdx_value;
  reg                entries_4_uop_replayInst;
  reg  [2:0]         entries_4_vdIdx;
  reg  [7:0]         entries_4_elemIdx;
  reg  [7:0]         entries_4_vstart;
  reg  [7:0]         entries_4_vl;
  reg                entries_4_vaNeedExt;
  reg  [63:0]        entries_4_vaddr;
  reg  [49:0]        entries_4_gpaddr;
  reg                entries_4_fof;
  reg  [7:0]         entries_4_vlmax;
  reg  [127:0]       entries_5_data;
  reg  [15:0]        entries_5_mask;
  reg  [4:0]         entries_5_flowNum;
  reg                entries_5_exceptionVec_3;
  reg                entries_5_exceptionVec_4;
  reg                entries_5_exceptionVec_5;
  reg                entries_5_exceptionVec_13;
  reg                entries_5_exceptionVec_21;
  reg  [3:0]         entries_5_uop_trigger;
  reg  [8:0]         entries_5_uop_fuOpType;
  reg                entries_5_uop_vecWen;
  reg                entries_5_uop_v0Wen;
  reg                entries_5_uop_vlWen;
  reg                entries_5_uop_flushPipe;
  reg                entries_5_uop_vpu_vma;
  reg                entries_5_uop_vpu_vta;
  reg  [1:0]         entries_5_uop_vpu_vsew;
  reg  [2:0]         entries_5_uop_vpu_vlmul;
  reg                entries_5_uop_vpu_vm;
  reg  [6:0]         entries_5_uop_vpu_vuopIdx;
  reg  [2:0]         entries_5_uop_vpu_nf;
  reg  [1:0]         entries_5_uop_vpu_veew;
  reg  [6:0]         entries_5_uop_uopIdx;
  reg  [7:0]         entries_5_uop_pdest;
  reg                entries_5_uop_robIdx_flag;
  reg  [7:0]         entries_5_uop_robIdx_value;
  reg                entries_5_uop_replayInst;
  reg  [2:0]         entries_5_vdIdx;
  reg  [7:0]         entries_5_elemIdx;
  reg  [7:0]         entries_5_vstart;
  reg  [7:0]         entries_5_vl;
  reg                entries_5_vaNeedExt;
  reg  [63:0]        entries_5_vaddr;
  reg  [49:0]        entries_5_gpaddr;
  reg                entries_5_fof;
  reg  [7:0]         entries_5_vlmax;
  reg  [127:0]       entries_6_data;
  reg  [15:0]        entries_6_mask;
  reg  [4:0]         entries_6_flowNum;
  reg                entries_6_exceptionVec_3;
  reg                entries_6_exceptionVec_4;
  reg                entries_6_exceptionVec_5;
  reg                entries_6_exceptionVec_13;
  reg                entries_6_exceptionVec_21;
  reg  [3:0]         entries_6_uop_trigger;
  reg  [8:0]         entries_6_uop_fuOpType;
  reg                entries_6_uop_vecWen;
  reg                entries_6_uop_v0Wen;
  reg                entries_6_uop_vlWen;
  reg                entries_6_uop_flushPipe;
  reg                entries_6_uop_vpu_vma;
  reg                entries_6_uop_vpu_vta;
  reg  [1:0]         entries_6_uop_vpu_vsew;
  reg  [2:0]         entries_6_uop_vpu_vlmul;
  reg                entries_6_uop_vpu_vm;
  reg  [6:0]         entries_6_uop_vpu_vuopIdx;
  reg  [2:0]         entries_6_uop_vpu_nf;
  reg  [1:0]         entries_6_uop_vpu_veew;
  reg  [6:0]         entries_6_uop_uopIdx;
  reg  [7:0]         entries_6_uop_pdest;
  reg                entries_6_uop_robIdx_flag;
  reg  [7:0]         entries_6_uop_robIdx_value;
  reg                entries_6_uop_replayInst;
  reg  [2:0]         entries_6_vdIdx;
  reg  [7:0]         entries_6_elemIdx;
  reg  [7:0]         entries_6_vstart;
  reg  [7:0]         entries_6_vl;
  reg                entries_6_vaNeedExt;
  reg  [63:0]        entries_6_vaddr;
  reg  [49:0]        entries_6_gpaddr;
  reg                entries_6_fof;
  reg  [7:0]         entries_6_vlmax;
  reg  [127:0]       entries_7_data;
  reg  [15:0]        entries_7_mask;
  reg  [4:0]         entries_7_flowNum;
  reg                entries_7_exceptionVec_3;
  reg                entries_7_exceptionVec_4;
  reg                entries_7_exceptionVec_5;
  reg                entries_7_exceptionVec_13;
  reg                entries_7_exceptionVec_21;
  reg  [3:0]         entries_7_uop_trigger;
  reg  [8:0]         entries_7_uop_fuOpType;
  reg                entries_7_uop_vecWen;
  reg                entries_7_uop_v0Wen;
  reg                entries_7_uop_vlWen;
  reg                entries_7_uop_flushPipe;
  reg                entries_7_uop_vpu_vma;
  reg                entries_7_uop_vpu_vta;
  reg  [1:0]         entries_7_uop_vpu_vsew;
  reg  [2:0]         entries_7_uop_vpu_vlmul;
  reg                entries_7_uop_vpu_vm;
  reg  [6:0]         entries_7_uop_vpu_vuopIdx;
  reg  [2:0]         entries_7_uop_vpu_nf;
  reg  [1:0]         entries_7_uop_vpu_veew;
  reg  [6:0]         entries_7_uop_uopIdx;
  reg  [7:0]         entries_7_uop_pdest;
  reg                entries_7_uop_robIdx_flag;
  reg  [7:0]         entries_7_uop_robIdx_value;
  reg                entries_7_uop_replayInst;
  reg  [2:0]         entries_7_vdIdx;
  reg  [7:0]         entries_7_elemIdx;
  reg  [7:0]         entries_7_vstart;
  reg  [7:0]         entries_7_vl;
  reg                entries_7_vaNeedExt;
  reg  [63:0]        entries_7_vaddr;
  reg  [49:0]        entries_7_gpaddr;
  reg                entries_7_fof;
  reg  [7:0]         entries_7_vlmax;
  reg  [127:0]       entries_8_data;
  reg  [15:0]        entries_8_mask;
  reg  [4:0]         entries_8_flowNum;
  reg                entries_8_exceptionVec_3;
  reg                entries_8_exceptionVec_4;
  reg                entries_8_exceptionVec_5;
  reg                entries_8_exceptionVec_13;
  reg                entries_8_exceptionVec_21;
  reg  [3:0]         entries_8_uop_trigger;
  reg  [8:0]         entries_8_uop_fuOpType;
  reg                entries_8_uop_vecWen;
  reg                entries_8_uop_v0Wen;
  reg                entries_8_uop_vlWen;
  reg                entries_8_uop_flushPipe;
  reg                entries_8_uop_vpu_vma;
  reg                entries_8_uop_vpu_vta;
  reg  [1:0]         entries_8_uop_vpu_vsew;
  reg  [2:0]         entries_8_uop_vpu_vlmul;
  reg                entries_8_uop_vpu_vm;
  reg  [6:0]         entries_8_uop_vpu_vuopIdx;
  reg  [2:0]         entries_8_uop_vpu_nf;
  reg  [1:0]         entries_8_uop_vpu_veew;
  reg  [6:0]         entries_8_uop_uopIdx;
  reg  [7:0]         entries_8_uop_pdest;
  reg                entries_8_uop_robIdx_flag;
  reg  [7:0]         entries_8_uop_robIdx_value;
  reg                entries_8_uop_replayInst;
  reg  [2:0]         entries_8_vdIdx;
  reg  [7:0]         entries_8_elemIdx;
  reg  [7:0]         entries_8_vstart;
  reg  [7:0]         entries_8_vl;
  reg                entries_8_vaNeedExt;
  reg  [63:0]        entries_8_vaddr;
  reg  [49:0]        entries_8_gpaddr;
  reg                entries_8_fof;
  reg  [7:0]         entries_8_vlmax;
  reg  [127:0]       entries_9_data;
  reg  [15:0]        entries_9_mask;
  reg  [4:0]         entries_9_flowNum;
  reg                entries_9_exceptionVec_3;
  reg                entries_9_exceptionVec_4;
  reg                entries_9_exceptionVec_5;
  reg                entries_9_exceptionVec_13;
  reg                entries_9_exceptionVec_21;
  reg  [3:0]         entries_9_uop_trigger;
  reg  [8:0]         entries_9_uop_fuOpType;
  reg                entries_9_uop_vecWen;
  reg                entries_9_uop_v0Wen;
  reg                entries_9_uop_vlWen;
  reg                entries_9_uop_flushPipe;
  reg                entries_9_uop_vpu_vma;
  reg                entries_9_uop_vpu_vta;
  reg  [1:0]         entries_9_uop_vpu_vsew;
  reg  [2:0]         entries_9_uop_vpu_vlmul;
  reg                entries_9_uop_vpu_vm;
  reg  [6:0]         entries_9_uop_vpu_vuopIdx;
  reg  [2:0]         entries_9_uop_vpu_nf;
  reg  [1:0]         entries_9_uop_vpu_veew;
  reg  [6:0]         entries_9_uop_uopIdx;
  reg  [7:0]         entries_9_uop_pdest;
  reg                entries_9_uop_robIdx_flag;
  reg  [7:0]         entries_9_uop_robIdx_value;
  reg                entries_9_uop_replayInst;
  reg  [2:0]         entries_9_vdIdx;
  reg  [7:0]         entries_9_elemIdx;
  reg  [7:0]         entries_9_vstart;
  reg  [7:0]         entries_9_vl;
  reg                entries_9_vaNeedExt;
  reg  [63:0]        entries_9_vaddr;
  reg  [49:0]        entries_9_gpaddr;
  reg                entries_9_fof;
  reg  [7:0]         entries_9_vlmax;
  reg  [127:0]       entries_10_data;
  reg  [15:0]        entries_10_mask;
  reg  [4:0]         entries_10_flowNum;
  reg                entries_10_exceptionVec_3;
  reg                entries_10_exceptionVec_4;
  reg                entries_10_exceptionVec_5;
  reg                entries_10_exceptionVec_13;
  reg                entries_10_exceptionVec_21;
  reg  [3:0]         entries_10_uop_trigger;
  reg  [8:0]         entries_10_uop_fuOpType;
  reg                entries_10_uop_vecWen;
  reg                entries_10_uop_v0Wen;
  reg                entries_10_uop_vlWen;
  reg                entries_10_uop_flushPipe;
  reg                entries_10_uop_vpu_vma;
  reg                entries_10_uop_vpu_vta;
  reg  [1:0]         entries_10_uop_vpu_vsew;
  reg  [2:0]         entries_10_uop_vpu_vlmul;
  reg                entries_10_uop_vpu_vm;
  reg  [6:0]         entries_10_uop_vpu_vuopIdx;
  reg  [2:0]         entries_10_uop_vpu_nf;
  reg  [1:0]         entries_10_uop_vpu_veew;
  reg  [6:0]         entries_10_uop_uopIdx;
  reg  [7:0]         entries_10_uop_pdest;
  reg                entries_10_uop_robIdx_flag;
  reg  [7:0]         entries_10_uop_robIdx_value;
  reg                entries_10_uop_replayInst;
  reg  [2:0]         entries_10_vdIdx;
  reg  [7:0]         entries_10_elemIdx;
  reg  [7:0]         entries_10_vstart;
  reg  [7:0]         entries_10_vl;
  reg                entries_10_vaNeedExt;
  reg  [63:0]        entries_10_vaddr;
  reg  [49:0]        entries_10_gpaddr;
  reg                entries_10_fof;
  reg  [7:0]         entries_10_vlmax;
  reg  [127:0]       entries_11_data;
  reg  [15:0]        entries_11_mask;
  reg  [4:0]         entries_11_flowNum;
  reg                entries_11_exceptionVec_3;
  reg                entries_11_exceptionVec_4;
  reg                entries_11_exceptionVec_5;
  reg                entries_11_exceptionVec_13;
  reg                entries_11_exceptionVec_21;
  reg  [3:0]         entries_11_uop_trigger;
  reg  [8:0]         entries_11_uop_fuOpType;
  reg                entries_11_uop_vecWen;
  reg                entries_11_uop_v0Wen;
  reg                entries_11_uop_vlWen;
  reg                entries_11_uop_flushPipe;
  reg                entries_11_uop_vpu_vma;
  reg                entries_11_uop_vpu_vta;
  reg  [1:0]         entries_11_uop_vpu_vsew;
  reg  [2:0]         entries_11_uop_vpu_vlmul;
  reg                entries_11_uop_vpu_vm;
  reg  [6:0]         entries_11_uop_vpu_vuopIdx;
  reg  [2:0]         entries_11_uop_vpu_nf;
  reg  [1:0]         entries_11_uop_vpu_veew;
  reg  [6:0]         entries_11_uop_uopIdx;
  reg  [7:0]         entries_11_uop_pdest;
  reg                entries_11_uop_robIdx_flag;
  reg  [7:0]         entries_11_uop_robIdx_value;
  reg                entries_11_uop_replayInst;
  reg  [2:0]         entries_11_vdIdx;
  reg  [7:0]         entries_11_elemIdx;
  reg  [7:0]         entries_11_vstart;
  reg  [7:0]         entries_11_vl;
  reg                entries_11_vaNeedExt;
  reg  [63:0]        entries_11_vaddr;
  reg  [49:0]        entries_11_gpaddr;
  reg                entries_11_fof;
  reg  [7:0]         entries_11_vlmax;
  reg  [127:0]       entries_12_data;
  reg  [15:0]        entries_12_mask;
  reg  [4:0]         entries_12_flowNum;
  reg                entries_12_exceptionVec_3;
  reg                entries_12_exceptionVec_4;
  reg                entries_12_exceptionVec_5;
  reg                entries_12_exceptionVec_13;
  reg                entries_12_exceptionVec_21;
  reg  [3:0]         entries_12_uop_trigger;
  reg  [8:0]         entries_12_uop_fuOpType;
  reg                entries_12_uop_vecWen;
  reg                entries_12_uop_v0Wen;
  reg                entries_12_uop_vlWen;
  reg                entries_12_uop_flushPipe;
  reg                entries_12_uop_vpu_vma;
  reg                entries_12_uop_vpu_vta;
  reg  [1:0]         entries_12_uop_vpu_vsew;
  reg  [2:0]         entries_12_uop_vpu_vlmul;
  reg                entries_12_uop_vpu_vm;
  reg  [6:0]         entries_12_uop_vpu_vuopIdx;
  reg  [2:0]         entries_12_uop_vpu_nf;
  reg  [1:0]         entries_12_uop_vpu_veew;
  reg  [6:0]         entries_12_uop_uopIdx;
  reg  [7:0]         entries_12_uop_pdest;
  reg                entries_12_uop_robIdx_flag;
  reg  [7:0]         entries_12_uop_robIdx_value;
  reg                entries_12_uop_replayInst;
  reg  [2:0]         entries_12_vdIdx;
  reg  [7:0]         entries_12_elemIdx;
  reg  [7:0]         entries_12_vstart;
  reg  [7:0]         entries_12_vl;
  reg                entries_12_vaNeedExt;
  reg  [63:0]        entries_12_vaddr;
  reg  [49:0]        entries_12_gpaddr;
  reg                entries_12_fof;
  reg  [7:0]         entries_12_vlmax;
  reg  [127:0]       entries_13_data;
  reg  [15:0]        entries_13_mask;
  reg  [4:0]         entries_13_flowNum;
  reg                entries_13_exceptionVec_3;
  reg                entries_13_exceptionVec_4;
  reg                entries_13_exceptionVec_5;
  reg                entries_13_exceptionVec_13;
  reg                entries_13_exceptionVec_21;
  reg  [3:0]         entries_13_uop_trigger;
  reg  [8:0]         entries_13_uop_fuOpType;
  reg                entries_13_uop_vecWen;
  reg                entries_13_uop_v0Wen;
  reg                entries_13_uop_vlWen;
  reg                entries_13_uop_flushPipe;
  reg                entries_13_uop_vpu_vma;
  reg                entries_13_uop_vpu_vta;
  reg  [1:0]         entries_13_uop_vpu_vsew;
  reg  [2:0]         entries_13_uop_vpu_vlmul;
  reg                entries_13_uop_vpu_vm;
  reg  [6:0]         entries_13_uop_vpu_vuopIdx;
  reg  [2:0]         entries_13_uop_vpu_nf;
  reg  [1:0]         entries_13_uop_vpu_veew;
  reg  [6:0]         entries_13_uop_uopIdx;
  reg  [7:0]         entries_13_uop_pdest;
  reg                entries_13_uop_robIdx_flag;
  reg  [7:0]         entries_13_uop_robIdx_value;
  reg                entries_13_uop_replayInst;
  reg  [2:0]         entries_13_vdIdx;
  reg  [7:0]         entries_13_elemIdx;
  reg  [7:0]         entries_13_vstart;
  reg  [7:0]         entries_13_vl;
  reg                entries_13_vaNeedExt;
  reg  [63:0]        entries_13_vaddr;
  reg  [49:0]        entries_13_gpaddr;
  reg                entries_13_fof;
  reg  [7:0]         entries_13_vlmax;
  reg  [127:0]       entries_14_data;
  reg  [15:0]        entries_14_mask;
  reg  [4:0]         entries_14_flowNum;
  reg                entries_14_exceptionVec_3;
  reg                entries_14_exceptionVec_4;
  reg                entries_14_exceptionVec_5;
  reg                entries_14_exceptionVec_13;
  reg                entries_14_exceptionVec_21;
  reg  [3:0]         entries_14_uop_trigger;
  reg  [8:0]         entries_14_uop_fuOpType;
  reg                entries_14_uop_vecWen;
  reg                entries_14_uop_v0Wen;
  reg                entries_14_uop_vlWen;
  reg                entries_14_uop_flushPipe;
  reg                entries_14_uop_vpu_vma;
  reg                entries_14_uop_vpu_vta;
  reg  [1:0]         entries_14_uop_vpu_vsew;
  reg  [2:0]         entries_14_uop_vpu_vlmul;
  reg                entries_14_uop_vpu_vm;
  reg  [6:0]         entries_14_uop_vpu_vuopIdx;
  reg  [2:0]         entries_14_uop_vpu_nf;
  reg  [1:0]         entries_14_uop_vpu_veew;
  reg  [6:0]         entries_14_uop_uopIdx;
  reg  [7:0]         entries_14_uop_pdest;
  reg                entries_14_uop_robIdx_flag;
  reg  [7:0]         entries_14_uop_robIdx_value;
  reg                entries_14_uop_replayInst;
  reg  [2:0]         entries_14_vdIdx;
  reg  [7:0]         entries_14_elemIdx;
  reg  [7:0]         entries_14_vstart;
  reg  [7:0]         entries_14_vl;
  reg                entries_14_vaNeedExt;
  reg  [63:0]        entries_14_vaddr;
  reg  [49:0]        entries_14_gpaddr;
  reg                entries_14_fof;
  reg  [7:0]         entries_14_vlmax;
  reg  [127:0]       entries_15_data;
  reg  [15:0]        entries_15_mask;
  reg  [4:0]         entries_15_flowNum;
  reg                entries_15_exceptionVec_3;
  reg                entries_15_exceptionVec_4;
  reg                entries_15_exceptionVec_5;
  reg                entries_15_exceptionVec_13;
  reg                entries_15_exceptionVec_21;
  reg  [3:0]         entries_15_uop_trigger;
  reg  [8:0]         entries_15_uop_fuOpType;
  reg                entries_15_uop_vecWen;
  reg                entries_15_uop_v0Wen;
  reg                entries_15_uop_vlWen;
  reg                entries_15_uop_flushPipe;
  reg                entries_15_uop_vpu_vma;
  reg                entries_15_uop_vpu_vta;
  reg  [1:0]         entries_15_uop_vpu_vsew;
  reg  [2:0]         entries_15_uop_vpu_vlmul;
  reg                entries_15_uop_vpu_vm;
  reg  [6:0]         entries_15_uop_vpu_vuopIdx;
  reg  [2:0]         entries_15_uop_vpu_nf;
  reg  [1:0]         entries_15_uop_vpu_veew;
  reg  [6:0]         entries_15_uop_uopIdx;
  reg  [7:0]         entries_15_uop_pdest;
  reg                entries_15_uop_robIdx_flag;
  reg  [7:0]         entries_15_uop_robIdx_value;
  reg                entries_15_uop_replayInst;
  reg  [2:0]         entries_15_vdIdx;
  reg  [7:0]         entries_15_elemIdx;
  reg  [7:0]         entries_15_vstart;
  reg  [7:0]         entries_15_vl;
  reg                entries_15_vaNeedExt;
  reg  [63:0]        entries_15_vaddr;
  reg  [49:0]        entries_15_gpaddr;
  reg                entries_15_fof;
  reg  [7:0]         entries_15_vlmax;
  reg                allocated_0;
  reg                allocated_1;
  reg                allocated_2;
  reg                allocated_3;
  reg                allocated_4;
  reg                allocated_5;
  reg                allocated_6;
  reg                allocated_7;
  reg                allocated_8;
  reg                allocated_9;
  reg                allocated_10;
  reg                allocated_11;
  reg                allocated_12;
  reg                allocated_13;
  reg                allocated_14;
  reg                allocated_15;
  reg                uopFinish_0;
  reg                uopFinish_1;
  reg                uopFinish_2;
  reg                uopFinish_3;
  reg                uopFinish_4;
  reg                uopFinish_5;
  reg                uopFinish_6;
  reg                uopFinish_7;
  reg                uopFinish_8;
  reg                uopFinish_9;
  reg                uopFinish_10;
  reg                uopFinish_11;
  reg                uopFinish_12;
  reg                uopFinish_13;
  reg                uopFinish_14;
  reg                uopFinish_15;
  reg                needRSReplay_0;
  reg                needRSReplay_1;
  reg                needRSReplay_2;
  reg                needRSReplay_3;
  reg                needRSReplay_4;
  reg                needRSReplay_5;
  reg                needRSReplay_6;
  reg                needRSReplay_7;
  reg                needRSReplay_8;
  reg                needRSReplay_9;
  reg                needRSReplay_10;
  reg                needRSReplay_11;
  reg                needRSReplay_12;
  reg                needRSReplay_13;
  reg                needRSReplay_14;
  reg                needRSReplay_15;
  wire [8:0]         _flushItself_T_14 =
    {io_redirect_bits_robIdx_flag, io_redirect_bits_robIdx_value};
  wire               needEnqueue_0 =
    io_fromSplit_0_req_valid
    & ~(io_redirect_valid
        & (io_redirect_bits_level
           & {io_fromSplit_0_req_bits_uop_robIdx_flag,
              io_fromSplit_0_req_bits_uop_robIdx_value} == _flushItself_T_14
           | io_fromSplit_0_req_bits_uop_robIdx_flag ^ io_redirect_bits_robIdx_flag
           ^ io_fromSplit_0_req_bits_uop_robIdx_value > io_redirect_bits_robIdx_value));
  wire [4:0]         _freeCount_T = 5'(5'h10 - _freeCount_freeList_io_validCount);
  wire               _GEN = needEnqueue_0 & (|_freeCount_T);
  wire               _GEN_0 = _GEN & _freeCount_freeList_io_allocateSlot_0 == 4'h0;
  wire               _GEN_1 = _GEN & _freeCount_freeList_io_allocateSlot_0 == 4'h1;
  wire               _GEN_2 = _GEN & _freeCount_freeList_io_allocateSlot_0 == 4'h2;
  wire               _GEN_3 = _GEN & _freeCount_freeList_io_allocateSlot_0 == 4'h3;
  wire               _GEN_4 = _GEN & _freeCount_freeList_io_allocateSlot_0 == 4'h4;
  wire               _GEN_5 = _GEN & _freeCount_freeList_io_allocateSlot_0 == 4'h5;
  wire               _GEN_6 = _GEN & _freeCount_freeList_io_allocateSlot_0 == 4'h6;
  wire               _GEN_7 = _GEN & _freeCount_freeList_io_allocateSlot_0 == 4'h7;
  wire               _GEN_8 = _GEN & _freeCount_freeList_io_allocateSlot_0 == 4'h8;
  wire               _GEN_9 = _GEN & _freeCount_freeList_io_allocateSlot_0 == 4'h9;
  wire               _GEN_10 = _GEN & _freeCount_freeList_io_allocateSlot_0 == 4'hA;
  wire               _GEN_11 = _GEN & _freeCount_freeList_io_allocateSlot_0 == 4'hB;
  wire               _GEN_12 = _GEN & _freeCount_freeList_io_allocateSlot_0 == 4'hC;
  wire               _GEN_13 = _GEN & _freeCount_freeList_io_allocateSlot_0 == 4'hD;
  wire               _GEN_14 = _GEN & _freeCount_freeList_io_allocateSlot_0 == 4'hE;
  wire               _GEN_15 = _GEN & (&_freeCount_freeList_io_allocateSlot_0);
  wire               _GEN_16 =
    io_fromSplit_1_req_valid
    & ~(io_redirect_valid
        & (io_redirect_bits_level
           & {io_fromSplit_1_req_bits_uop_robIdx_flag,
              io_fromSplit_1_req_bits_uop_robIdx_value} == _flushItself_T_14
           | io_fromSplit_1_req_bits_uop_robIdx_flag ^ io_redirect_bits_robIdx_flag
           ^ io_fromSplit_1_req_bits_uop_robIdx_value > io_redirect_bits_robIdx_value))
    & (|(_freeCount_T[4:1]));
  wire [3:0]         io_fromSplit_1_resp_bits_mBIndex_0 =
    needEnqueue_0
      ? _freeCount_freeList_io_allocateSlot_1
      : _freeCount_freeList_io_allocateSlot_0;
  wire               _GEN_17 = io_fromSplit_1_resp_bits_mBIndex_0 == 4'h0;
  wire               _GEN_18 = _GEN_17 | _GEN_0;
  wire               _GEN_19 = io_fromSplit_1_resp_bits_mBIndex_0 == 4'h1;
  wire               _GEN_20 = _GEN_19 | _GEN_1;
  wire               _GEN_21 = io_fromSplit_1_resp_bits_mBIndex_0 == 4'h2;
  wire               _GEN_22 = _GEN_21 | _GEN_2;
  wire               _GEN_23 = io_fromSplit_1_resp_bits_mBIndex_0 == 4'h3;
  wire               _GEN_24 = _GEN_23 | _GEN_3;
  wire               _GEN_25 = io_fromSplit_1_resp_bits_mBIndex_0 == 4'h4;
  wire               _GEN_26 = _GEN_25 | _GEN_4;
  wire               _GEN_27 = io_fromSplit_1_resp_bits_mBIndex_0 == 4'h5;
  wire               _GEN_28 = _GEN_27 | _GEN_5;
  wire               _GEN_29 = io_fromSplit_1_resp_bits_mBIndex_0 == 4'h6;
  wire               _GEN_30 = _GEN_29 | _GEN_6;
  wire               _GEN_31 = io_fromSplit_1_resp_bits_mBIndex_0 == 4'h7;
  wire               _GEN_32 = _GEN_31 | _GEN_7;
  wire               _GEN_33 = io_fromSplit_1_resp_bits_mBIndex_0 == 4'h8;
  wire               _GEN_34 = _GEN_33 | _GEN_8;
  wire               _GEN_35 = io_fromSplit_1_resp_bits_mBIndex_0 == 4'h9;
  wire               _GEN_36 = _GEN_35 | _GEN_9;
  wire               _GEN_37 = io_fromSplit_1_resp_bits_mBIndex_0 == 4'hA;
  wire               _GEN_38 = _GEN_37 | _GEN_10;
  wire               _GEN_39 = io_fromSplit_1_resp_bits_mBIndex_0 == 4'hB;
  wire               _GEN_40 = _GEN_39 | _GEN_11;
  wire               _GEN_41 = io_fromSplit_1_resp_bits_mBIndex_0 == 4'hC;
  wire               _GEN_42 = _GEN_41 | _GEN_12;
  wire               _GEN_43 = io_fromSplit_1_resp_bits_mBIndex_0 == 4'hD;
  wire               _GEN_44 = _GEN_43 | _GEN_13;
  wire               _GEN_45 = io_fromSplit_1_resp_bits_mBIndex_0 == 4'hE;
  wire               _GEN_46 = _GEN_45 | _GEN_14;
  wire               _GEN_47 = (&io_fromSplit_1_resp_bits_mBIndex_0) | _GEN_15;
  wire               needCancel_0 =
    io_redirect_valid
    & (io_redirect_bits_level
       & {entries_0_uop_robIdx_flag, entries_0_uop_robIdx_value} == _flushItself_T_14
       | entries_0_uop_robIdx_flag ^ io_redirect_bits_robIdx_flag
       ^ entries_0_uop_robIdx_value > io_redirect_bits_robIdx_value) & allocated_0;
  wire               needCancel_1 =
    io_redirect_valid
    & (io_redirect_bits_level
       & {entries_1_uop_robIdx_flag, entries_1_uop_robIdx_value} == _flushItself_T_14
       | entries_1_uop_robIdx_flag ^ io_redirect_bits_robIdx_flag
       ^ entries_1_uop_robIdx_value > io_redirect_bits_robIdx_value) & allocated_1;
  wire               needCancel_2 =
    io_redirect_valid
    & (io_redirect_bits_level
       & {entries_2_uop_robIdx_flag, entries_2_uop_robIdx_value} == _flushItself_T_14
       | entries_2_uop_robIdx_flag ^ io_redirect_bits_robIdx_flag
       ^ entries_2_uop_robIdx_value > io_redirect_bits_robIdx_value) & allocated_2;
  wire               needCancel_3 =
    io_redirect_valid
    & (io_redirect_bits_level
       & {entries_3_uop_robIdx_flag, entries_3_uop_robIdx_value} == _flushItself_T_14
       | entries_3_uop_robIdx_flag ^ io_redirect_bits_robIdx_flag
       ^ entries_3_uop_robIdx_value > io_redirect_bits_robIdx_value) & allocated_3;
  wire               needCancel_4 =
    io_redirect_valid
    & (io_redirect_bits_level
       & {entries_4_uop_robIdx_flag, entries_4_uop_robIdx_value} == _flushItself_T_14
       | entries_4_uop_robIdx_flag ^ io_redirect_bits_robIdx_flag
       ^ entries_4_uop_robIdx_value > io_redirect_bits_robIdx_value) & allocated_4;
  wire               needCancel_5 =
    io_redirect_valid
    & (io_redirect_bits_level
       & {entries_5_uop_robIdx_flag, entries_5_uop_robIdx_value} == _flushItself_T_14
       | entries_5_uop_robIdx_flag ^ io_redirect_bits_robIdx_flag
       ^ entries_5_uop_robIdx_value > io_redirect_bits_robIdx_value) & allocated_5;
  wire               needCancel_6 =
    io_redirect_valid
    & (io_redirect_bits_level
       & {entries_6_uop_robIdx_flag, entries_6_uop_robIdx_value} == _flushItself_T_14
       | entries_6_uop_robIdx_flag ^ io_redirect_bits_robIdx_flag
       ^ entries_6_uop_robIdx_value > io_redirect_bits_robIdx_value) & allocated_6;
  wire               needCancel_7 =
    io_redirect_valid
    & (io_redirect_bits_level
       & {entries_7_uop_robIdx_flag, entries_7_uop_robIdx_value} == _flushItself_T_14
       | entries_7_uop_robIdx_flag ^ io_redirect_bits_robIdx_flag
       ^ entries_7_uop_robIdx_value > io_redirect_bits_robIdx_value) & allocated_7;
  wire               needCancel_8 =
    io_redirect_valid
    & (io_redirect_bits_level
       & {entries_8_uop_robIdx_flag, entries_8_uop_robIdx_value} == _flushItself_T_14
       | entries_8_uop_robIdx_flag ^ io_redirect_bits_robIdx_flag
       ^ entries_8_uop_robIdx_value > io_redirect_bits_robIdx_value) & allocated_8;
  wire               needCancel_9 =
    io_redirect_valid
    & (io_redirect_bits_level
       & {entries_9_uop_robIdx_flag, entries_9_uop_robIdx_value} == _flushItself_T_14
       | entries_9_uop_robIdx_flag ^ io_redirect_bits_robIdx_flag
       ^ entries_9_uop_robIdx_value > io_redirect_bits_robIdx_value) & allocated_9;
  wire               needCancel_10 =
    io_redirect_valid
    & (io_redirect_bits_level
       & {entries_10_uop_robIdx_flag, entries_10_uop_robIdx_value} == _flushItself_T_14
       | entries_10_uop_robIdx_flag ^ io_redirect_bits_robIdx_flag
       ^ entries_10_uop_robIdx_value > io_redirect_bits_robIdx_value) & allocated_10;
  wire               needCancel_11 =
    io_redirect_valid
    & (io_redirect_bits_level
       & {entries_11_uop_robIdx_flag, entries_11_uop_robIdx_value} == _flushItself_T_14
       | entries_11_uop_robIdx_flag ^ io_redirect_bits_robIdx_flag
       ^ entries_11_uop_robIdx_value > io_redirect_bits_robIdx_value) & allocated_11;
  wire               needCancel_12 =
    io_redirect_valid
    & (io_redirect_bits_level
       & {entries_12_uop_robIdx_flag, entries_12_uop_robIdx_value} == _flushItself_T_14
       | entries_12_uop_robIdx_flag ^ io_redirect_bits_robIdx_flag
       ^ entries_12_uop_robIdx_value > io_redirect_bits_robIdx_value) & allocated_12;
  wire               needCancel_13 =
    io_redirect_valid
    & (io_redirect_bits_level
       & {entries_13_uop_robIdx_flag, entries_13_uop_robIdx_value} == _flushItself_T_14
       | entries_13_uop_robIdx_flag ^ io_redirect_bits_robIdx_flag
       ^ entries_13_uop_robIdx_value > io_redirect_bits_robIdx_value) & allocated_13;
  wire               needCancel_14 =
    io_redirect_valid
    & (io_redirect_bits_level
       & {entries_14_uop_robIdx_flag, entries_14_uop_robIdx_value} == _flushItself_T_14
       | entries_14_uop_robIdx_flag ^ io_redirect_bits_robIdx_flag
       ^ entries_14_uop_robIdx_value > io_redirect_bits_robIdx_value) & allocated_14;
  wire               needCancel_15 =
    io_redirect_valid
    & (io_redirect_bits_level
       & {entries_15_uop_robIdx_flag, entries_15_uop_robIdx_value} == _flushItself_T_14
       | entries_15_uop_robIdx_flag ^ io_redirect_bits_robIdx_flag
       ^ entries_15_uop_robIdx_value > io_redirect_bits_robIdx_value) & allocated_15;
  reg                mergePortMatrixHasExcpWrap_0_0;
  reg                mergePortMatrixHasExcpWrap_0_1;
  reg                mergePortMatrixHasExcpWrap_0_2;
  reg                mergePortMatrixHasExcpWrap_1_1;
  reg                mergePortMatrixHasExcpWrap_1_2;
  reg                portHasExcp_2;
  reg                mergedByPrevPortVecWrap_1;
  reg                mergedByPrevPortVecWrap_2;
  reg                pipeValidReg_0;
  reg                pipeValidReg_1;
  reg                pipeValidReg_2;
  reg  [3:0]         pipeBitsReg_0_mBIndex;
  reg  [3:0]         pipeBitsReg_0_trigger;
  reg                pipeBitsReg_0_exceptionVec_3;
  reg                pipeBitsReg_0_exceptionVec_4;
  reg                pipeBitsReg_0_exceptionVec_5;
  reg                pipeBitsReg_0_exceptionVec_13;
  reg                pipeBitsReg_0_exceptionVec_21;
  reg  [63:0]        pipeBitsReg_0_vaddr;
  reg                pipeBitsReg_0_vaNeedExt;
  reg  [63:0]        pipeBitsReg_0_gpaddr;
  reg  [7:0]         pipeBitsReg_0_vstart;
  reg  [7:0]         pipeBitsReg_0_elemIdx;
  reg  [15:0]        pipeBitsReg_0_mask;
  reg  [3:0]         pipeBitsReg_1_mBIndex;
  reg  [3:0]         pipeBitsReg_1_trigger;
  reg                pipeBitsReg_1_exceptionVec_3;
  reg                pipeBitsReg_1_exceptionVec_4;
  reg                pipeBitsReg_1_exceptionVec_5;
  reg                pipeBitsReg_1_exceptionVec_13;
  reg                pipeBitsReg_1_exceptionVec_21;
  reg  [63:0]        pipeBitsReg_1_vaddr;
  reg                pipeBitsReg_1_vaNeedExt;
  reg  [63:0]        pipeBitsReg_1_gpaddr;
  reg  [7:0]         pipeBitsReg_1_vstart;
  reg  [7:0]         pipeBitsReg_1_elemIdx;
  reg  [15:0]        pipeBitsReg_1_mask;
  reg  [3:0]         pipeBitsReg_2_mBIndex;
  reg  [3:0]         pipeBitsReg_2_trigger;
  reg                pipeBitsReg_2_exceptionVec_3;
  reg                pipeBitsReg_2_exceptionVec_4;
  reg                pipeBitsReg_2_exceptionVec_5;
  reg                pipeBitsReg_2_exceptionVec_13;
  reg                pipeBitsReg_2_exceptionVec_21;
  reg  [63:0]        pipeBitsReg_2_vaddr;
  reg                pipeBitsReg_2_vaNeedExt;
  reg  [63:0]        pipeBitsReg_2_gpaddr;
  reg  [7:0]         pipeBitsReg_2_vstart;
  reg  [7:0]         pipeBitsReg_2_elemIdx;
  reg  [15:0]        pipeBitsReg_2_mask;
  wire [15:0][127:0] _GEN_48 =
    {{entries_15_data},
     {entries_14_data},
     {entries_13_data},
     {entries_12_data},
     {entries_11_data},
     {entries_10_data},
     {entries_9_data},
     {entries_8_data},
     {entries_7_data},
     {entries_6_data},
     {entries_5_data},
     {entries_4_data},
     {entries_3_data},
     {entries_2_data},
     {entries_1_data},
     {entries_0_data}};
  reg  [7:0]         wbElemIdxInField_0;
  reg  [7:0]         wbElemIdxInField_1;
  reg  [7:0]         wbElemIdxInField_2;
  wire [15:0][15:0]  _GEN_49 =
    {{entries_15_mask},
     {entries_14_mask},
     {entries_13_mask},
     {entries_12_mask},
     {entries_11_mask},
     {entries_10_mask},
     {entries_9_mask},
     {entries_8_mask},
     {entries_7_mask},
     {entries_6_mask},
     {entries_5_mask},
     {entries_4_mask},
     {entries_3_mask},
     {entries_2_mask},
     {entries_1_mask},
     {entries_0_mask}};
  wire [15:0]        _GEN_50 =
    {{entries_15_exceptionVec_3},
     {entries_14_exceptionVec_3},
     {entries_13_exceptionVec_3},
     {entries_12_exceptionVec_3},
     {entries_11_exceptionVec_3},
     {entries_10_exceptionVec_3},
     {entries_9_exceptionVec_3},
     {entries_8_exceptionVec_3},
     {entries_7_exceptionVec_3},
     {entries_6_exceptionVec_3},
     {entries_5_exceptionVec_3},
     {entries_4_exceptionVec_3},
     {entries_3_exceptionVec_3},
     {entries_2_exceptionVec_3},
     {entries_1_exceptionVec_3},
     {entries_0_exceptionVec_3}};
  wire [15:0]        _GEN_51 =
    {{entries_15_exceptionVec_4},
     {entries_14_exceptionVec_4},
     {entries_13_exceptionVec_4},
     {entries_12_exceptionVec_4},
     {entries_11_exceptionVec_4},
     {entries_10_exceptionVec_4},
     {entries_9_exceptionVec_4},
     {entries_8_exceptionVec_4},
     {entries_7_exceptionVec_4},
     {entries_6_exceptionVec_4},
     {entries_5_exceptionVec_4},
     {entries_4_exceptionVec_4},
     {entries_3_exceptionVec_4},
     {entries_2_exceptionVec_4},
     {entries_1_exceptionVec_4},
     {entries_0_exceptionVec_4}};
  wire [15:0]        _GEN_52 =
    {{entries_15_exceptionVec_5},
     {entries_14_exceptionVec_5},
     {entries_13_exceptionVec_5},
     {entries_12_exceptionVec_5},
     {entries_11_exceptionVec_5},
     {entries_10_exceptionVec_5},
     {entries_9_exceptionVec_5},
     {entries_8_exceptionVec_5},
     {entries_7_exceptionVec_5},
     {entries_6_exceptionVec_5},
     {entries_5_exceptionVec_5},
     {entries_4_exceptionVec_5},
     {entries_3_exceptionVec_5},
     {entries_2_exceptionVec_5},
     {entries_1_exceptionVec_5},
     {entries_0_exceptionVec_5}};
  wire [15:0]        _GEN_53 =
    {{entries_15_exceptionVec_13},
     {entries_14_exceptionVec_13},
     {entries_13_exceptionVec_13},
     {entries_12_exceptionVec_13},
     {entries_11_exceptionVec_13},
     {entries_10_exceptionVec_13},
     {entries_9_exceptionVec_13},
     {entries_8_exceptionVec_13},
     {entries_7_exceptionVec_13},
     {entries_6_exceptionVec_13},
     {entries_5_exceptionVec_13},
     {entries_4_exceptionVec_13},
     {entries_3_exceptionVec_13},
     {entries_2_exceptionVec_13},
     {entries_1_exceptionVec_13},
     {entries_0_exceptionVec_13}};
  wire [15:0]        _GEN_54 =
    {{entries_15_exceptionVec_21},
     {entries_14_exceptionVec_21},
     {entries_13_exceptionVec_21},
     {entries_12_exceptionVec_21},
     {entries_11_exceptionVec_21},
     {entries_10_exceptionVec_21},
     {entries_9_exceptionVec_21},
     {entries_8_exceptionVec_21},
     {entries_7_exceptionVec_21},
     {entries_6_exceptionVec_21},
     {entries_5_exceptionVec_21},
     {entries_4_exceptionVec_21},
     {entries_3_exceptionVec_21},
     {entries_2_exceptionVec_21},
     {entries_1_exceptionVec_21},
     {entries_0_exceptionVec_21}};
  wire [15:0][8:0]   _GEN_55 =
    {{entries_15_uop_fuOpType},
     {entries_14_uop_fuOpType},
     {entries_13_uop_fuOpType},
     {entries_12_uop_fuOpType},
     {entries_11_uop_fuOpType},
     {entries_10_uop_fuOpType},
     {entries_9_uop_fuOpType},
     {entries_8_uop_fuOpType},
     {entries_7_uop_fuOpType},
     {entries_6_uop_fuOpType},
     {entries_5_uop_fuOpType},
     {entries_4_uop_fuOpType},
     {entries_3_uop_fuOpType},
     {entries_2_uop_fuOpType},
     {entries_1_uop_fuOpType},
     {entries_0_uop_fuOpType}};
  wire [15:0][7:0]   _GEN_56 =
    {{entries_15_vl},
     {entries_14_vl},
     {entries_13_vl},
     {entries_12_vl},
     {entries_11_vl},
     {entries_10_vl},
     {entries_9_vl},
     {entries_8_vl},
     {entries_7_vl},
     {entries_6_vl},
     {entries_5_vl},
     {entries_4_vl},
     {entries_3_vl},
     {entries_2_vl},
     {entries_1_vl},
     {entries_0_vl}};
  reg                latchWbValid;
  reg  [3:0]         latchWbIndex;
  reg  [1:0]         latchFlowNum;
  reg                latchWbValid_1;
  reg  [3:0]         latchWbIndex_1;
  reg  [1:0]         latchFlowNum_1;
  reg                latchMergeByPre_1;
  reg                latchWbValid_2;
  reg  [3:0]         latchWbIndex_2;
  reg                latchMergeByPre_2;
  wire               selOHVec_9 =
    uopFinish_9
    & {uopFinish_0,
       uopFinish_1,
       uopFinish_2,
       uopFinish_3,
       uopFinish_4,
       uopFinish_5,
       uopFinish_6,
       uopFinish_7,
       uopFinish_8} == 9'h0;
  wire               selOHVec_10 =
    uopFinish_10
    & {uopFinish_0,
       uopFinish_1,
       uopFinish_2,
       uopFinish_3,
       uopFinish_4,
       uopFinish_5,
       uopFinish_6,
       uopFinish_7,
       uopFinish_8,
       uopFinish_9} == 10'h0;
  wire               selOHVec_11 =
    uopFinish_11
    & {uopFinish_0,
       uopFinish_1,
       uopFinish_2,
       uopFinish_3,
       uopFinish_4,
       uopFinish_5,
       uopFinish_6,
       uopFinish_7,
       uopFinish_8,
       uopFinish_9,
       uopFinish_10} == 11'h0;
  wire               selOHVec_12 =
    uopFinish_12
    & {uopFinish_0,
       uopFinish_1,
       uopFinish_2,
       uopFinish_3,
       uopFinish_4,
       uopFinish_5,
       uopFinish_6,
       uopFinish_7,
       uopFinish_8,
       uopFinish_9,
       uopFinish_10,
       uopFinish_11} == 12'h0;
  wire               selOHVec_13 =
    uopFinish_13
    & {uopFinish_0,
       uopFinish_1,
       uopFinish_2,
       uopFinish_3,
       uopFinish_4,
       uopFinish_5,
       uopFinish_6,
       uopFinish_7,
       uopFinish_8,
       uopFinish_9,
       uopFinish_10,
       uopFinish_11,
       uopFinish_12} == 13'h0;
  wire               selOHVec_14 =
    uopFinish_14
    & {uopFinish_0,
       uopFinish_1,
       uopFinish_2,
       uopFinish_3,
       uopFinish_4,
       uopFinish_5,
       uopFinish_6,
       uopFinish_7,
       uopFinish_8,
       uopFinish_9,
       uopFinish_10,
       uopFinish_11,
       uopFinish_12,
       uopFinish_13} == 14'h0;
  wire               selOHVec_15 =
    uopFinish_15
    & {uopFinish_0,
       uopFinish_1,
       uopFinish_2,
       uopFinish_3,
       uopFinish_4,
       uopFinish_5,
       uopFinish_6,
       uopFinish_7,
       uopFinish_8,
       uopFinish_9,
       uopFinish_10,
       uopFinish_11,
       uopFinish_12,
       uopFinish_13,
       uopFinish_14} == 15'h0;
  wire [6:0]         _entryIdx_T_2 =
    {selOHVec_15,
     selOHVec_14,
     selOHVec_13,
     selOHVec_12,
     selOHVec_11,
     selOHVec_10,
     selOHVec_9}
    | {uopFinish_7
         & {uopFinish_0,
            uopFinish_1,
            uopFinish_2,
            uopFinish_3,
            uopFinish_4,
            uopFinish_5,
            uopFinish_6} == 7'h0,
       uopFinish_6
         & {uopFinish_0,
            uopFinish_1,
            uopFinish_2,
            uopFinish_3,
            uopFinish_4,
            uopFinish_5} == 6'h0,
       uopFinish_5
         & {uopFinish_0, uopFinish_1, uopFinish_2, uopFinish_3, uopFinish_4} == 5'h0,
       uopFinish_4 & {uopFinish_0, uopFinish_1, uopFinish_2, uopFinish_3} == 4'h0,
       uopFinish_3 & {uopFinish_0, uopFinish_1, uopFinish_2} == 3'h0,
       uopFinish_2 & {uopFinish_0, uopFinish_1} == 2'h0,
       uopFinish_1 & ~uopFinish_0};
  wire [2:0]         _entryIdx_T_4 = _entryIdx_T_2[6:4] | _entryIdx_T_2[2:0];
  wire [3:0]         entryIdx =
    {|{selOHVec_15,
       selOHVec_14,
       selOHVec_13,
       selOHVec_12,
       selOHVec_11,
       selOHVec_10,
       selOHVec_9,
       uopFinish_8
         & {uopFinish_0,
            uopFinish_1,
            uopFinish_2,
            uopFinish_3,
            uopFinish_4,
            uopFinish_5,
            uopFinish_6,
            uopFinish_7} == 8'h0},
     |(_entryIdx_T_2[6:3]),
     |(_entryIdx_T_4[2:1]),
     _entryIdx_T_4[2] | _entryIdx_T_4[0]};
  wire               selFire =
    (|{uopFinish_15,
       uopFinish_14,
       uopFinish_13,
       uopFinish_12,
       uopFinish_11,
       uopFinish_10,
       uopFinish_9,
       uopFinish_8,
       uopFinish_7,
       uopFinish_6,
       uopFinish_5,
       uopFinish_4,
       uopFinish_3,
       uopFinish_2,
       uopFinish_1,
       uopFinish_0}) & _VMergebufferPipelineConnect0_io_in_ready;
  wire [15:0]        _GEN_57 =
    {{allocated_15},
     {allocated_14},
     {allocated_13},
     {allocated_12},
     {allocated_11},
     {allocated_10},
     {allocated_9},
     {allocated_8},
     {allocated_7},
     {allocated_6},
     {allocated_5},
     {allocated_4},
     {allocated_3},
     {allocated_2},
     {allocated_1},
     {allocated_0}};
  wire               _GEN_58 = entryIdx == 4'h0;
  wire               _GEN_59 = selFire & _GEN_58;
  wire               _GEN_60 = entryIdx == 4'h1;
  wire               _GEN_61 = selFire & _GEN_60;
  wire               _GEN_62 = entryIdx == 4'h2;
  wire               _GEN_63 = selFire & _GEN_62;
  wire               _GEN_64 = entryIdx == 4'h3;
  wire               _GEN_65 = selFire & _GEN_64;
  wire               _GEN_66 = entryIdx == 4'h4;
  wire               _GEN_67 = selFire & _GEN_66;
  wire               _GEN_68 = entryIdx == 4'h5;
  wire               _GEN_69 = selFire & _GEN_68;
  wire               _GEN_70 = entryIdx == 4'h6;
  wire               _GEN_71 = selFire & _GEN_70;
  wire               _GEN_72 = entryIdx == 4'h7;
  wire               _GEN_73 = selFire & _GEN_72;
  wire               _GEN_74 = entryIdx == 4'h8;
  wire               _GEN_75 = selFire & _GEN_74;
  wire               _GEN_76 = entryIdx == 4'h9;
  wire               _GEN_77 = selFire & _GEN_76;
  wire               _GEN_78 = entryIdx == 4'hA;
  wire               _GEN_79 = selFire & _GEN_78;
  wire               _GEN_80 = entryIdx == 4'hB;
  wire               _GEN_81 = selFire & _GEN_80;
  wire               _GEN_82 = entryIdx == 4'hC;
  wire               _GEN_83 = selFire & _GEN_82;
  wire               _GEN_84 = entryIdx == 4'hD;
  wire               _GEN_85 = selFire & _GEN_84;
  wire               _GEN_86 = entryIdx == 4'hE;
  wire               _GEN_87 = selFire & _GEN_86;
  wire               _GEN_88 = selFire & (&entryIdx);
  wire               feedbackValid = selFire & _GEN_57[entryIdx];
  wire [15:0]        _GEN_89 =
    {{needRSReplay_15},
     {needRSReplay_14},
     {needRSReplay_13},
     {needRSReplay_12},
     {needRSReplay_11},
     {needRSReplay_10},
     {needRSReplay_9},
     {needRSReplay_8},
     {needRSReplay_7},
     {needRSReplay_6},
     {needRSReplay_5},
     {needRSReplay_4},
     {needRSReplay_3},
     {needRSReplay_2},
     {needRSReplay_1},
     {needRSReplay_0}};
  wire [15:0][3:0]   _GEN_90 =
    {{entries_15_uop_trigger},
     {entries_14_uop_trigger},
     {entries_13_uop_trigger},
     {entries_12_uop_trigger},
     {entries_11_uop_trigger},
     {entries_10_uop_trigger},
     {entries_9_uop_trigger},
     {entries_8_uop_trigger},
     {entries_7_uop_trigger},
     {entries_6_uop_trigger},
     {entries_5_uop_trigger},
     {entries_4_uop_trigger},
     {entries_3_uop_trigger},
     {entries_2_uop_trigger},
     {entries_1_uop_trigger},
     {entries_0_uop_trigger}};
  wire [15:0]        _GEN_91 =
    {{entries_15_uop_vecWen},
     {entries_14_uop_vecWen},
     {entries_13_uop_vecWen},
     {entries_12_uop_vecWen},
     {entries_11_uop_vecWen},
     {entries_10_uop_vecWen},
     {entries_9_uop_vecWen},
     {entries_8_uop_vecWen},
     {entries_7_uop_vecWen},
     {entries_6_uop_vecWen},
     {entries_5_uop_vecWen},
     {entries_4_uop_vecWen},
     {entries_3_uop_vecWen},
     {entries_2_uop_vecWen},
     {entries_1_uop_vecWen},
     {entries_0_uop_vecWen}};
  wire [15:0]        _GEN_92 =
    {{entries_15_uop_v0Wen},
     {entries_14_uop_v0Wen},
     {entries_13_uop_v0Wen},
     {entries_12_uop_v0Wen},
     {entries_11_uop_v0Wen},
     {entries_10_uop_v0Wen},
     {entries_9_uop_v0Wen},
     {entries_8_uop_v0Wen},
     {entries_7_uop_v0Wen},
     {entries_6_uop_v0Wen},
     {entries_5_uop_v0Wen},
     {entries_4_uop_v0Wen},
     {entries_3_uop_v0Wen},
     {entries_2_uop_v0Wen},
     {entries_1_uop_v0Wen},
     {entries_0_uop_v0Wen}};
  wire [15:0]        _GEN_93 =
    {{entries_15_uop_vlWen},
     {entries_14_uop_vlWen},
     {entries_13_uop_vlWen},
     {entries_12_uop_vlWen},
     {entries_11_uop_vlWen},
     {entries_10_uop_vlWen},
     {entries_9_uop_vlWen},
     {entries_8_uop_vlWen},
     {entries_7_uop_vlWen},
     {entries_6_uop_vlWen},
     {entries_5_uop_vlWen},
     {entries_4_uop_vlWen},
     {entries_3_uop_vlWen},
     {entries_2_uop_vlWen},
     {entries_1_uop_vlWen},
     {entries_0_uop_vlWen}};
  wire [15:0]        _GEN_94 =
    {{entries_15_uop_flushPipe},
     {entries_14_uop_flushPipe},
     {entries_13_uop_flushPipe},
     {entries_12_uop_flushPipe},
     {entries_11_uop_flushPipe},
     {entries_10_uop_flushPipe},
     {entries_9_uop_flushPipe},
     {entries_8_uop_flushPipe},
     {entries_7_uop_flushPipe},
     {entries_6_uop_flushPipe},
     {entries_5_uop_flushPipe},
     {entries_4_uop_flushPipe},
     {entries_3_uop_flushPipe},
     {entries_2_uop_flushPipe},
     {entries_1_uop_flushPipe},
     {entries_0_uop_flushPipe}};
  wire [15:0]        _GEN_95 =
    {{entries_15_uop_vpu_vma},
     {entries_14_uop_vpu_vma},
     {entries_13_uop_vpu_vma},
     {entries_12_uop_vpu_vma},
     {entries_11_uop_vpu_vma},
     {entries_10_uop_vpu_vma},
     {entries_9_uop_vpu_vma},
     {entries_8_uop_vpu_vma},
     {entries_7_uop_vpu_vma},
     {entries_6_uop_vpu_vma},
     {entries_5_uop_vpu_vma},
     {entries_4_uop_vpu_vma},
     {entries_3_uop_vpu_vma},
     {entries_2_uop_vpu_vma},
     {entries_1_uop_vpu_vma},
     {entries_0_uop_vpu_vma}};
  wire [15:0]        _GEN_96 =
    {{entries_15_uop_vpu_vta},
     {entries_14_uop_vpu_vta},
     {entries_13_uop_vpu_vta},
     {entries_12_uop_vpu_vta},
     {entries_11_uop_vpu_vta},
     {entries_10_uop_vpu_vta},
     {entries_9_uop_vpu_vta},
     {entries_8_uop_vpu_vta},
     {entries_7_uop_vpu_vta},
     {entries_6_uop_vpu_vta},
     {entries_5_uop_vpu_vta},
     {entries_4_uop_vpu_vta},
     {entries_3_uop_vpu_vta},
     {entries_2_uop_vpu_vta},
     {entries_1_uop_vpu_vta},
     {entries_0_uop_vpu_vta}};
  wire [15:0][1:0]   _GEN_97 =
    {{entries_15_uop_vpu_vsew},
     {entries_14_uop_vpu_vsew},
     {entries_13_uop_vpu_vsew},
     {entries_12_uop_vpu_vsew},
     {entries_11_uop_vpu_vsew},
     {entries_10_uop_vpu_vsew},
     {entries_9_uop_vpu_vsew},
     {entries_8_uop_vpu_vsew},
     {entries_7_uop_vpu_vsew},
     {entries_6_uop_vpu_vsew},
     {entries_5_uop_vpu_vsew},
     {entries_4_uop_vpu_vsew},
     {entries_3_uop_vpu_vsew},
     {entries_2_uop_vpu_vsew},
     {entries_1_uop_vpu_vsew},
     {entries_0_uop_vpu_vsew}};
  wire [15:0][2:0]   _GEN_98 =
    {{entries_15_uop_vpu_vlmul},
     {entries_14_uop_vpu_vlmul},
     {entries_13_uop_vpu_vlmul},
     {entries_12_uop_vpu_vlmul},
     {entries_11_uop_vpu_vlmul},
     {entries_10_uop_vpu_vlmul},
     {entries_9_uop_vpu_vlmul},
     {entries_8_uop_vpu_vlmul},
     {entries_7_uop_vpu_vlmul},
     {entries_6_uop_vpu_vlmul},
     {entries_5_uop_vpu_vlmul},
     {entries_4_uop_vpu_vlmul},
     {entries_3_uop_vpu_vlmul},
     {entries_2_uop_vpu_vlmul},
     {entries_1_uop_vpu_vlmul},
     {entries_0_uop_vpu_vlmul}};
  wire [15:0]        _GEN_99 =
    {{entries_15_uop_vpu_vm},
     {entries_14_uop_vpu_vm},
     {entries_13_uop_vpu_vm},
     {entries_12_uop_vpu_vm},
     {entries_11_uop_vpu_vm},
     {entries_10_uop_vpu_vm},
     {entries_9_uop_vpu_vm},
     {entries_8_uop_vpu_vm},
     {entries_7_uop_vpu_vm},
     {entries_6_uop_vpu_vm},
     {entries_5_uop_vpu_vm},
     {entries_4_uop_vpu_vm},
     {entries_3_uop_vpu_vm},
     {entries_2_uop_vpu_vm},
     {entries_1_uop_vpu_vm},
     {entries_0_uop_vpu_vm}};
  wire [15:0][6:0]   _GEN_100 =
    {{entries_15_uop_vpu_vuopIdx},
     {entries_14_uop_vpu_vuopIdx},
     {entries_13_uop_vpu_vuopIdx},
     {entries_12_uop_vpu_vuopIdx},
     {entries_11_uop_vpu_vuopIdx},
     {entries_10_uop_vpu_vuopIdx},
     {entries_9_uop_vpu_vuopIdx},
     {entries_8_uop_vpu_vuopIdx},
     {entries_7_uop_vpu_vuopIdx},
     {entries_6_uop_vpu_vuopIdx},
     {entries_5_uop_vpu_vuopIdx},
     {entries_4_uop_vpu_vuopIdx},
     {entries_3_uop_vpu_vuopIdx},
     {entries_2_uop_vpu_vuopIdx},
     {entries_1_uop_vpu_vuopIdx},
     {entries_0_uop_vpu_vuopIdx}};
  wire [15:0][2:0]   _GEN_101 =
    {{entries_15_uop_vpu_nf},
     {entries_14_uop_vpu_nf},
     {entries_13_uop_vpu_nf},
     {entries_12_uop_vpu_nf},
     {entries_11_uop_vpu_nf},
     {entries_10_uop_vpu_nf},
     {entries_9_uop_vpu_nf},
     {entries_8_uop_vpu_nf},
     {entries_7_uop_vpu_nf},
     {entries_6_uop_vpu_nf},
     {entries_5_uop_vpu_nf},
     {entries_4_uop_vpu_nf},
     {entries_3_uop_vpu_nf},
     {entries_2_uop_vpu_nf},
     {entries_1_uop_vpu_nf},
     {entries_0_uop_vpu_nf}};
  wire [15:0][1:0]   _GEN_102 =
    {{entries_15_uop_vpu_veew},
     {entries_14_uop_vpu_veew},
     {entries_13_uop_vpu_veew},
     {entries_12_uop_vpu_veew},
     {entries_11_uop_vpu_veew},
     {entries_10_uop_vpu_veew},
     {entries_9_uop_vpu_veew},
     {entries_8_uop_vpu_veew},
     {entries_7_uop_vpu_veew},
     {entries_6_uop_vpu_veew},
     {entries_5_uop_vpu_veew},
     {entries_4_uop_vpu_veew},
     {entries_3_uop_vpu_veew},
     {entries_2_uop_vpu_veew},
     {entries_1_uop_vpu_veew},
     {entries_0_uop_vpu_veew}};
  wire [15:0][6:0]   _GEN_103 =
    {{entries_15_uop_uopIdx},
     {entries_14_uop_uopIdx},
     {entries_13_uop_uopIdx},
     {entries_12_uop_uopIdx},
     {entries_11_uop_uopIdx},
     {entries_10_uop_uopIdx},
     {entries_9_uop_uopIdx},
     {entries_8_uop_uopIdx},
     {entries_7_uop_uopIdx},
     {entries_6_uop_uopIdx},
     {entries_5_uop_uopIdx},
     {entries_4_uop_uopIdx},
     {entries_3_uop_uopIdx},
     {entries_2_uop_uopIdx},
     {entries_1_uop_uopIdx},
     {entries_0_uop_uopIdx}};
  wire [15:0][7:0]   _GEN_104 =
    {{entries_15_uop_pdest},
     {entries_14_uop_pdest},
     {entries_13_uop_pdest},
     {entries_12_uop_pdest},
     {entries_11_uop_pdest},
     {entries_10_uop_pdest},
     {entries_9_uop_pdest},
     {entries_8_uop_pdest},
     {entries_7_uop_pdest},
     {entries_6_uop_pdest},
     {entries_5_uop_pdest},
     {entries_4_uop_pdest},
     {entries_3_uop_pdest},
     {entries_2_uop_pdest},
     {entries_1_uop_pdest},
     {entries_0_uop_pdest}};
  wire [15:0]        _GEN_105 =
    {{entries_15_uop_robIdx_flag},
     {entries_14_uop_robIdx_flag},
     {entries_13_uop_robIdx_flag},
     {entries_12_uop_robIdx_flag},
     {entries_11_uop_robIdx_flag},
     {entries_10_uop_robIdx_flag},
     {entries_9_uop_robIdx_flag},
     {entries_8_uop_robIdx_flag},
     {entries_7_uop_robIdx_flag},
     {entries_6_uop_robIdx_flag},
     {entries_5_uop_robIdx_flag},
     {entries_4_uop_robIdx_flag},
     {entries_3_uop_robIdx_flag},
     {entries_2_uop_robIdx_flag},
     {entries_1_uop_robIdx_flag},
     {entries_0_uop_robIdx_flag}};
  wire [15:0][7:0]   _GEN_106 =
    {{entries_15_uop_robIdx_value},
     {entries_14_uop_robIdx_value},
     {entries_13_uop_robIdx_value},
     {entries_12_uop_robIdx_value},
     {entries_11_uop_robIdx_value},
     {entries_10_uop_robIdx_value},
     {entries_9_uop_robIdx_value},
     {entries_8_uop_robIdx_value},
     {entries_7_uop_robIdx_value},
     {entries_6_uop_robIdx_value},
     {entries_5_uop_robIdx_value},
     {entries_4_uop_robIdx_value},
     {entries_3_uop_robIdx_value},
     {entries_2_uop_robIdx_value},
     {entries_1_uop_robIdx_value},
     {entries_0_uop_robIdx_value}};
  wire [15:0]        _GEN_107 =
    {{entries_15_uop_replayInst},
     {entries_14_uop_replayInst},
     {entries_13_uop_replayInst},
     {entries_12_uop_replayInst},
     {entries_11_uop_replayInst},
     {entries_10_uop_replayInst},
     {entries_9_uop_replayInst},
     {entries_8_uop_replayInst},
     {entries_7_uop_replayInst},
     {entries_6_uop_replayInst},
     {entries_5_uop_replayInst},
     {entries_4_uop_replayInst},
     {entries_3_uop_replayInst},
     {entries_2_uop_replayInst},
     {entries_1_uop_replayInst},
     {entries_0_uop_replayInst}};
  wire [15:0][2:0]   _GEN_108 =
    {{entries_15_vdIdx},
     {entries_14_vdIdx},
     {entries_13_vdIdx},
     {entries_12_vdIdx},
     {entries_11_vdIdx},
     {entries_10_vdIdx},
     {entries_9_vdIdx},
     {entries_8_vdIdx},
     {entries_7_vdIdx},
     {entries_6_vdIdx},
     {entries_5_vdIdx},
     {entries_4_vdIdx},
     {entries_3_vdIdx},
     {entries_2_vdIdx},
     {entries_1_vdIdx},
     {entries_0_vdIdx}};
  wire [15:0][7:0]   _GEN_109 =
    {{entries_15_vstart},
     {entries_14_vstart},
     {entries_13_vstart},
     {entries_12_vstart},
     {entries_11_vstart},
     {entries_10_vstart},
     {entries_9_vstart},
     {entries_8_vstart},
     {entries_7_vstart},
     {entries_6_vstart},
     {entries_5_vstart},
     {entries_4_vstart},
     {entries_3_vstart},
     {entries_2_vstart},
     {entries_1_vstart},
     {entries_0_vstart}};
  wire [15:0]        _GEN_110 =
    {{entries_15_vaNeedExt},
     {entries_14_vaNeedExt},
     {entries_13_vaNeedExt},
     {entries_12_vaNeedExt},
     {entries_11_vaNeedExt},
     {entries_10_vaNeedExt},
     {entries_9_vaNeedExt},
     {entries_8_vaNeedExt},
     {entries_7_vaNeedExt},
     {entries_6_vaNeedExt},
     {entries_5_vaNeedExt},
     {entries_4_vaNeedExt},
     {entries_3_vaNeedExt},
     {entries_2_vaNeedExt},
     {entries_1_vaNeedExt},
     {entries_0_vaNeedExt}};
  wire [15:0][63:0]  _GEN_111 =
    {{entries_15_vaddr},
     {entries_14_vaddr},
     {entries_13_vaddr},
     {entries_12_vaddr},
     {entries_11_vaddr},
     {entries_10_vaddr},
     {entries_9_vaddr},
     {entries_8_vaddr},
     {entries_7_vaddr},
     {entries_6_vaddr},
     {entries_5_vaddr},
     {entries_4_vaddr},
     {entries_3_vaddr},
     {entries_2_vaddr},
     {entries_1_vaddr},
     {entries_0_vaddr}};
  wire [15:0][49:0]  _GEN_112 =
    {{entries_15_gpaddr},
     {entries_14_gpaddr},
     {entries_13_gpaddr},
     {entries_12_gpaddr},
     {entries_11_gpaddr},
     {entries_10_gpaddr},
     {entries_9_gpaddr},
     {entries_8_gpaddr},
     {entries_7_gpaddr},
     {entries_6_gpaddr},
     {entries_5_gpaddr},
     {entries_4_gpaddr},
     {entries_3_gpaddr},
     {entries_2_gpaddr},
     {entries_1_gpaddr},
     {entries_0_gpaddr}};
  wire [8:0]         _flushItself_T_1 = {_GEN_105[entryIdx], _GEN_106[entryIdx]};
  wire               differentFlag = _GEN_105[entryIdx] ^ io_redirect_bits_robIdx_flag;
  wire               compare = _GEN_106[entryIdx] > io_redirect_bits_robIdx_value;
  wire               pipelineOut_0_valid =
    feedbackValid & ~_GEN_89[entryIdx]
    & ~(io_redirect_valid
        & (io_redirect_bits_level & _flushItself_T_1 == _flushItself_T_14 | differentFlag
           ^ compare));
  wire               sel_1 = uopFinish_14 & ~uopFinish_15;
  wire               sel_2 = uopFinish_13 & {uopFinish_15, uopFinish_14} == 2'h0;
  wire               sel_3 =
    uopFinish_12 & {uopFinish_15, uopFinish_14, uopFinish_13} == 3'h0;
  wire               sel_4 =
    uopFinish_11 & {uopFinish_15, uopFinish_14, uopFinish_13, uopFinish_12} == 4'h0;
  wire               sel_5 =
    uopFinish_10
    & {uopFinish_15, uopFinish_14, uopFinish_13, uopFinish_12, uopFinish_11} == 5'h0;
  wire               sel_6 =
    uopFinish_9
    & {uopFinish_15,
       uopFinish_14,
       uopFinish_13,
       uopFinish_12,
       uopFinish_11,
       uopFinish_10} == 6'h0;
  wire [6:0]         _entryIdx_T_12 =
    {uopFinish_15, sel_1, sel_2, sel_3, sel_4, sel_5, sel_6}
    | {uopFinish_7
         & {uopFinish_15,
            uopFinish_14,
            uopFinish_13,
            uopFinish_12,
            uopFinish_11,
            uopFinish_10,
            uopFinish_9,
            uopFinish_8} == 8'h0,
       uopFinish_6
         & {uopFinish_15,
            uopFinish_14,
            uopFinish_13,
            uopFinish_12,
            uopFinish_11,
            uopFinish_10,
            uopFinish_9,
            uopFinish_8,
            uopFinish_7} == 9'h0,
       uopFinish_5
         & {uopFinish_15,
            uopFinish_14,
            uopFinish_13,
            uopFinish_12,
            uopFinish_11,
            uopFinish_10,
            uopFinish_9,
            uopFinish_8,
            uopFinish_7,
            uopFinish_6} == 10'h0,
       uopFinish_4
         & {uopFinish_15,
            uopFinish_14,
            uopFinish_13,
            uopFinish_12,
            uopFinish_11,
            uopFinish_10,
            uopFinish_9,
            uopFinish_8,
            uopFinish_7,
            uopFinish_6,
            uopFinish_5} == 11'h0,
       uopFinish_3
         & {uopFinish_15,
            uopFinish_14,
            uopFinish_13,
            uopFinish_12,
            uopFinish_11,
            uopFinish_10,
            uopFinish_9,
            uopFinish_8,
            uopFinish_7,
            uopFinish_6,
            uopFinish_5,
            uopFinish_4} == 12'h0,
       uopFinish_2
         & {uopFinish_15,
            uopFinish_14,
            uopFinish_13,
            uopFinish_12,
            uopFinish_11,
            uopFinish_10,
            uopFinish_9,
            uopFinish_8,
            uopFinish_7,
            uopFinish_6,
            uopFinish_5,
            uopFinish_4,
            uopFinish_3} == 13'h0,
       uopFinish_1
         & {uopFinish_15,
            uopFinish_14,
            uopFinish_13,
            uopFinish_12,
            uopFinish_11,
            uopFinish_10,
            uopFinish_9,
            uopFinish_8,
            uopFinish_7,
            uopFinish_6,
            uopFinish_5,
            uopFinish_4,
            uopFinish_3,
            uopFinish_2} == 14'h0};
  wire [2:0]         _entryIdx_T_14 = _entryIdx_T_12[6:4] | _entryIdx_T_12[2:0];
  wire [3:0]         entryIdx_1 =
    {|{uopFinish_15,
       sel_1,
       sel_2,
       sel_3,
       sel_4,
       sel_5,
       sel_6,
       uopFinish_8
         & {uopFinish_15,
            uopFinish_14,
            uopFinish_13,
            uopFinish_12,
            uopFinish_11,
            uopFinish_10,
            uopFinish_9} == 7'h0},
     |(_entryIdx_T_12[6:3]),
     |(_entryIdx_T_14[2:1]),
     _entryIdx_T_14[2] | _entryIdx_T_14[0]};
  wire               selFire_1 =
    (uopFinish_0
     & (|{uopFinish_15,
          uopFinish_14,
          uopFinish_13,
          uopFinish_12,
          uopFinish_11,
          uopFinish_10,
          uopFinish_9,
          uopFinish_8,
          uopFinish_7,
          uopFinish_6,
          uopFinish_5,
          uopFinish_4,
          uopFinish_3,
          uopFinish_2,
          uopFinish_1}) | uopFinish_1
     & (|{uopFinish_15,
          uopFinish_14,
          uopFinish_13,
          uopFinish_12,
          uopFinish_11,
          uopFinish_10,
          uopFinish_9,
          uopFinish_8,
          uopFinish_7,
          uopFinish_6,
          uopFinish_5,
          uopFinish_4,
          uopFinish_3,
          uopFinish_2}) | uopFinish_2
     & (|{uopFinish_15,
          uopFinish_14,
          uopFinish_13,
          uopFinish_12,
          uopFinish_11,
          uopFinish_10,
          uopFinish_9,
          uopFinish_8,
          uopFinish_7,
          uopFinish_6,
          uopFinish_5,
          uopFinish_4,
          uopFinish_3}) | uopFinish_3
     & (|{uopFinish_15,
          uopFinish_14,
          uopFinish_13,
          uopFinish_12,
          uopFinish_11,
          uopFinish_10,
          uopFinish_9,
          uopFinish_8,
          uopFinish_7,
          uopFinish_6,
          uopFinish_5,
          uopFinish_4}) | uopFinish_4
     & (|{uopFinish_15,
          uopFinish_14,
          uopFinish_13,
          uopFinish_12,
          uopFinish_11,
          uopFinish_10,
          uopFinish_9,
          uopFinish_8,
          uopFinish_7,
          uopFinish_6,
          uopFinish_5}) | uopFinish_5
     & (|{uopFinish_15,
          uopFinish_14,
          uopFinish_13,
          uopFinish_12,
          uopFinish_11,
          uopFinish_10,
          uopFinish_9,
          uopFinish_8,
          uopFinish_7,
          uopFinish_6}) | uopFinish_6
     & (|{uopFinish_15,
          uopFinish_14,
          uopFinish_13,
          uopFinish_12,
          uopFinish_11,
          uopFinish_10,
          uopFinish_9,
          uopFinish_8,
          uopFinish_7}) | uopFinish_7
     & (|{uopFinish_15,
          uopFinish_14,
          uopFinish_13,
          uopFinish_12,
          uopFinish_11,
          uopFinish_10,
          uopFinish_9,
          uopFinish_8}) | uopFinish_8
     & (|{uopFinish_15,
          uopFinish_14,
          uopFinish_13,
          uopFinish_12,
          uopFinish_11,
          uopFinish_10,
          uopFinish_9}) | uopFinish_9
     & (|{uopFinish_15,
          uopFinish_14,
          uopFinish_13,
          uopFinish_12,
          uopFinish_11,
          uopFinish_10}) | uopFinish_10
     & (|{uopFinish_15, uopFinish_14, uopFinish_13, uopFinish_12, uopFinish_11})
     | uopFinish_11 & (|{uopFinish_15, uopFinish_14, uopFinish_13, uopFinish_12})
     | uopFinish_12 & (|{uopFinish_15, uopFinish_14, uopFinish_13}) | uopFinish_13
     & (|{uopFinish_15, uopFinish_14}) | uopFinish_14 & uopFinish_15)
    & _VMergebufferPipelineConnect1_io_in_ready;
  wire               _GEN_113 = entryIdx_1 == 4'h0;
  wire               _GEN_114 = selFire_1 & _GEN_113;
  assign freeMaskVec_0 =
    _GEN_114 ? _GEN_57[entryIdx_1] : _GEN_59 ? _GEN_57[entryIdx] : needCancel_0;
  wire               _GEN_115 = entryIdx_1 == 4'h1;
  wire               _GEN_116 = selFire_1 & _GEN_115;
  assign freeMaskVec_1 =
    _GEN_116 ? _GEN_57[entryIdx_1] : _GEN_61 ? _GEN_57[entryIdx] : needCancel_1;
  wire               _GEN_117 = entryIdx_1 == 4'h2;
  wire               _GEN_118 = selFire_1 & _GEN_117;
  assign freeMaskVec_2 =
    _GEN_118 ? _GEN_57[entryIdx_1] : _GEN_63 ? _GEN_57[entryIdx] : needCancel_2;
  wire               _GEN_119 = entryIdx_1 == 4'h3;
  wire               _GEN_120 = selFire_1 & _GEN_119;
  assign freeMaskVec_3 =
    _GEN_120 ? _GEN_57[entryIdx_1] : _GEN_65 ? _GEN_57[entryIdx] : needCancel_3;
  wire               _GEN_121 = entryIdx_1 == 4'h4;
  wire               _GEN_122 = selFire_1 & _GEN_121;
  assign freeMaskVec_4 =
    _GEN_122 ? _GEN_57[entryIdx_1] : _GEN_67 ? _GEN_57[entryIdx] : needCancel_4;
  wire               _GEN_123 = entryIdx_1 == 4'h5;
  wire               _GEN_124 = selFire_1 & _GEN_123;
  assign freeMaskVec_5 =
    _GEN_124 ? _GEN_57[entryIdx_1] : _GEN_69 ? _GEN_57[entryIdx] : needCancel_5;
  wire               _GEN_125 = entryIdx_1 == 4'h6;
  wire               _GEN_126 = selFire_1 & _GEN_125;
  assign freeMaskVec_6 =
    _GEN_126 ? _GEN_57[entryIdx_1] : _GEN_71 ? _GEN_57[entryIdx] : needCancel_6;
  wire               _GEN_127 = entryIdx_1 == 4'h7;
  wire               _GEN_128 = selFire_1 & _GEN_127;
  assign freeMaskVec_7 =
    _GEN_128 ? _GEN_57[entryIdx_1] : _GEN_73 ? _GEN_57[entryIdx] : needCancel_7;
  wire               _GEN_129 = entryIdx_1 == 4'h8;
  wire               _GEN_130 = selFire_1 & _GEN_129;
  assign freeMaskVec_8 =
    _GEN_130 ? _GEN_57[entryIdx_1] : _GEN_75 ? _GEN_57[entryIdx] : needCancel_8;
  wire               _GEN_131 = entryIdx_1 == 4'h9;
  wire               _GEN_132 = selFire_1 & _GEN_131;
  assign freeMaskVec_9 =
    _GEN_132 ? _GEN_57[entryIdx_1] : _GEN_77 ? _GEN_57[entryIdx] : needCancel_9;
  wire               _GEN_133 = entryIdx_1 == 4'hA;
  wire               _GEN_134 = selFire_1 & _GEN_133;
  assign freeMaskVec_10 =
    _GEN_134 ? _GEN_57[entryIdx_1] : _GEN_79 ? _GEN_57[entryIdx] : needCancel_10;
  wire               _GEN_135 = entryIdx_1 == 4'hB;
  wire               _GEN_136 = selFire_1 & _GEN_135;
  assign freeMaskVec_11 =
    _GEN_136 ? _GEN_57[entryIdx_1] : _GEN_81 ? _GEN_57[entryIdx] : needCancel_11;
  wire               _GEN_137 = entryIdx_1 == 4'hC;
  wire               _GEN_138 = selFire_1 & _GEN_137;
  assign freeMaskVec_12 =
    _GEN_138 ? _GEN_57[entryIdx_1] : _GEN_83 ? _GEN_57[entryIdx] : needCancel_12;
  wire               _GEN_139 = entryIdx_1 == 4'hD;
  wire               _GEN_140 = selFire_1 & _GEN_139;
  assign freeMaskVec_13 =
    _GEN_140 ? _GEN_57[entryIdx_1] : _GEN_85 ? _GEN_57[entryIdx] : needCancel_13;
  wire               _GEN_141 = entryIdx_1 == 4'hE;
  wire               _GEN_142 = selFire_1 & _GEN_141;
  assign freeMaskVec_14 =
    _GEN_142 ? _GEN_57[entryIdx_1] : _GEN_87 ? _GEN_57[entryIdx] : needCancel_14;
  wire               _GEN_143 = selFire_1 & (&entryIdx_1);
  assign freeMaskVec_15 =
    _GEN_143 ? _GEN_57[entryIdx_1] : _GEN_88 ? _GEN_57[entryIdx] : needCancel_15;
  wire               feedbackValid_1 = selFire_1 & _GEN_57[entryIdx_1];
  wire [8:0]         _flushItself_T_9 = {_GEN_105[entryIdx_1], _GEN_106[entryIdx_1]};
  wire               differentFlag_2 =
    _GEN_105[entryIdx_1] ^ io_redirect_bits_robIdx_flag;
  wire               compare_2 = _GEN_106[entryIdx_1] > io_redirect_bits_robIdx_value;
  wire               pipelineOut_1_valid =
    feedbackValid_1 & ~_GEN_89[entryIdx_1]
    & ~(io_redirect_valid
        & (io_redirect_bits_level & _flushItself_T_9 == _flushItself_T_14
           | differentFlag_2 ^ compare_2));
  reg                pipewbValidReg_0_REG;
  reg  [3:0]         wbIndexReg_0_r;
  reg  [127:0]       mergeDataReg_0_r;
  reg  [255:0]       brodenMergeDataReg;
  reg  [31:0]        brodenMergeMaskReg;
  reg  [3:0]         regOffsetReg;
  reg                isusMerge;
  reg                pipewbValidReg_1_REG;
  reg  [3:0]         wbIndexReg_1_r;
  reg  [127:0]       mergeDataReg_1_r;
  reg  [255:0]       brodenMergeDataReg_1;
  reg  [31:0]        brodenMergeMaskReg_1;
  reg                mergedByPrevPortReg_1;
  reg  [3:0]         regOffsetReg_1;
  reg                isusMerge_1;
  reg                pipewbValidReg_2_REG;
  reg  [3:0]         wbIndexReg_2_r;
  reg  [127:0]       mergeDataReg_2_r;
  reg  [255:0]       brodenMergeDataReg_2;
  reg  [31:0]        brodenMergeMaskReg_2;
  reg                mergedByPrevPortReg_2;
  reg  [3:0]         regOffsetReg_2;
  reg                isusMerge_2;
  wire [15:0]        maskWithexceptionMask_0 =
    (io_fromPipeline_0_bits_trigger == 4'h0 | io_fromPipeline_0_bits_trigger == 4'h1
       ? ~io_fromPipeline_0_bits_vecTriggerMask
       : {16{{io_fromPipeline_0_bits_exceptionVec_21,
              io_fromPipeline_0_bits_exceptionVec_13,
              io_fromPipeline_0_bits_exceptionVec_5,
              io_fromPipeline_0_bits_exceptionVec_4} == 4'h0}})
    & io_fromPipeline_0_bits_mask;
  wire [127:0]       oldData =
    pipewbValidReg_0_REG & wbIndexReg_0_r == io_fromPipeline_0_bits_mBIndex
      ? mergeDataReg_0_r
      : pipewbValidReg_1_REG & wbIndexReg_1_r == io_fromPipeline_0_bits_mBIndex
          ? mergeDataReg_1_r
          : pipewbValidReg_2_REG & wbIndexReg_2_r == io_fromPipeline_0_bits_mBIndex
              ? mergeDataReg_2_r
              : _GEN_48[io_fromPipeline_0_bits_mBIndex];
  wire [255:0]       selDataMatrix_0_0 = {128'h0, io_fromPipeline_0_bits_vecdata};
  wire [255:0]       selDataMatrix_0_1 = {io_fromPipeline_0_bits_vecdata, 128'h0};
  wire [31:0]        selMaskMatrix_0_0 = {16'h0, maskWithexceptionMask_0};
  wire [31:0]        selMaskMatrix_0_1 = {maskWithexceptionMask_0, 16'h0};
  wire               _selMask_T = io_fromPipeline_0_bits_elemIdxInsideVd == 8'h0;
  wire [3:0][255:0]  _GEN_144 =
    {{selDataMatrix_0_1},
     {{io_fromPipeline_0_bits_vecdata, io_fromPipeline_2_bits_vecdata}},
     {{io_fromPipeline_0_bits_vecdata, io_fromPipeline_1_bits_vecdata}},
     {selDataMatrix_0_1}};
  wire [3:0][255:0]  _GEN_145 =
    {{selDataMatrix_0_0},
     {{io_fromPipeline_2_bits_vecdata, io_fromPipeline_0_bits_vecdata}},
     {{io_fromPipeline_1_bits_vecdata, io_fromPipeline_0_bits_vecdata}},
     {selDataMatrix_0_0}};
  wire [127:0]       oldData_1 =
    pipewbValidReg_0_REG & wbIndexReg_0_r == io_fromPipeline_1_bits_mBIndex
      ? mergeDataReg_0_r
      : pipewbValidReg_1_REG & wbIndexReg_1_r == io_fromPipeline_1_bits_mBIndex
          ? mergeDataReg_1_r
          : pipewbValidReg_2_REG & wbIndexReg_2_r == io_fromPipeline_1_bits_mBIndex
              ? mergeDataReg_2_r
              : _GEN_48[io_fromPipeline_1_bits_mBIndex];
  wire               _selMask_T_1 = io_fromPipeline_1_bits_elemIdxInsideVd == 8'h0;
  wire [127:0]       oldData_2 =
    pipewbValidReg_0_REG & wbIndexReg_0_r == io_fromPipeline_2_bits_mBIndex
      ? mergeDataReg_0_r
      : pipewbValidReg_1_REG & wbIndexReg_1_r == io_fromPipeline_2_bits_mBIndex
          ? mergeDataReg_1_r
          : pipewbValidReg_2_REG & wbIndexReg_2_r == io_fromPipeline_2_bits_mBIndex
              ? mergeDataReg_2_r
              : _GEN_48[io_fromPipeline_2_bits_mBIndex];
  wire               _selMask_T_2 = io_fromPipeline_2_bits_elemIdxInsideVd == 8'h0;
  wire [63:0]        _GEN_146 = {14'h0, io_fromSplit_0_req_bits_vaddr};
  wire               _GEN_147 = _GEN_16 & _GEN_17;
  wire               _GEN_148 = _GEN_16 & _GEN_19;
  wire               _GEN_149 = _GEN_16 & _GEN_21;
  wire               _GEN_150 = _GEN_16 & _GEN_23;
  wire               _GEN_151 = _GEN_16 & _GEN_25;
  wire               _GEN_152 = _GEN_16 & _GEN_27;
  wire               _GEN_153 = _GEN_16 & _GEN_29;
  wire               _GEN_154 = _GEN_16 & _GEN_31;
  wire               _GEN_155 = _GEN_16 & _GEN_33;
  wire               _GEN_156 = _GEN_16 & _GEN_35;
  wire               _GEN_157 = _GEN_16 & _GEN_37;
  wire               _GEN_158 = _GEN_16 & _GEN_39;
  wire               _GEN_159 = _GEN_16 & _GEN_41;
  wire               _GEN_160 = _GEN_16 & _GEN_43;
  wire               _GEN_161 = _GEN_16 & _GEN_45;
  wire               _GEN_162 = _GEN_16 & (&io_fromSplit_1_resp_bits_mBIndex_0);
  wire               _GEN_163 = _GEN_16 & _GEN_17 | _GEN_0;
  wire               _GEN_164 = _GEN_16 & _GEN_19 | _GEN_1;
  wire               _GEN_165 = _GEN_16 & _GEN_21 | _GEN_2;
  wire               _GEN_166 = _GEN_16 & _GEN_23 | _GEN_3;
  wire               _GEN_167 = _GEN_16 & _GEN_25 | _GEN_4;
  wire               _GEN_168 = _GEN_16 & _GEN_27 | _GEN_5;
  wire               _GEN_169 = _GEN_16 & _GEN_29 | _GEN_6;
  wire               _GEN_170 = _GEN_16 & _GEN_31 | _GEN_7;
  wire               _GEN_171 = _GEN_16 & _GEN_33 | _GEN_8;
  wire               _GEN_172 = _GEN_16 & _GEN_35 | _GEN_9;
  wire               _GEN_173 = _GEN_16 & _GEN_37 | _GEN_10;
  wire               _GEN_174 = _GEN_16 & _GEN_39 | _GEN_11;
  wire               _GEN_175 = _GEN_16 & _GEN_41 | _GEN_12;
  wire               _GEN_176 = _GEN_16 & _GEN_43 | _GEN_13;
  wire               _GEN_177 = _GEN_16 & _GEN_45 | _GEN_14;
  wire               _GEN_178 = _GEN_16 & (&io_fromSplit_1_resp_bits_mBIndex_0) | _GEN_15;
  wire [63:0]        _GEN_179 = {14'h0, io_fromSplit_1_req_bits_vaddr};
  wire               mergePortValid_1 =
    io_fromPipeline_1_bits_mBIndex == io_fromPipeline_0_bits_mBIndex
    & io_fromPipeline_1_valid;
  wire               mergePortValid_2 =
    io_fromPipeline_2_bits_mBIndex == io_fromPipeline_0_bits_mBIndex
    & io_fromPipeline_2_valid;
  wire               selIdx_1 =
    io_fromPipeline_2_bits_mBIndex == io_fromPipeline_1_bits_mBIndex
    & io_fromPipeline_2_valid;
  wire               mergedByPrevPortVec_1 =
    io_fromPipeline_0_bits_mBIndex == io_fromPipeline_1_bits_mBIndex
    & io_fromPipeline_0_valid;
  wire [1:0]         _mergedByPrevPortVec_2_T_4 =
    {io_fromPipeline_0_bits_mBIndex == io_fromPipeline_2_bits_mBIndex
       & io_fromPipeline_0_valid,
     io_fromPipeline_1_bits_mBIndex == io_fromPipeline_2_bits_mBIndex
       & io_fromPipeline_1_valid};
  wire [15:0][7:0]   _GEN_180 =
    {{entries_15_vlmax},
     {entries_14_vlmax},
     {entries_13_vlmax},
     {entries_12_vlmax},
     {entries_11_vlmax},
     {entries_10_vlmax},
     {entries_9_vlmax},
     {entries_8_vlmax},
     {entries_7_vlmax},
     {entries_6_vlmax},
     {entries_5_vlmax},
     {entries_4_vlmax},
     {entries_3_vlmax},
     {entries_2_vlmax},
     {entries_1_vlmax},
     {entries_0_vlmax}};
  wire               portHasExcp_0 =
    mergePortMatrixHasExcpWrap_0_0 | mergePortMatrixHasExcpWrap_0_1
    | mergePortMatrixHasExcpWrap_0_2;
  wire               portHasExcp_1 =
    mergePortMatrixHasExcpWrap_1_1 | mergePortMatrixHasExcpWrap_1_2;
  wire [8:0]         _GEN_181 = _GEN_55[pipeBitsReg_0_mBIndex];
  wire [15:0][7:0]   _GEN_182 =
    {{entries_15_elemIdx},
     {entries_14_elemIdx},
     {entries_13_elemIdx},
     {entries_12_elemIdx},
     {entries_11_elemIdx},
     {entries_10_elemIdx},
     {entries_9_elemIdx},
     {entries_8_elemIdx},
     {entries_7_elemIdx},
     {entries_6_elemIdx},
     {entries_5_elemIdx},
     {entries_4_elemIdx},
     {entries_3_elemIdx},
     {entries_2_elemIdx},
     {entries_1_elemIdx},
     {entries_0_elemIdx}};
  wire [7:0]         _GEN_183 = _GEN_56[pipeBitsReg_0_mBIndex];
  wire [15:0]        _GEN_184 =
    {{entries_15_fof},
     {entries_14_fof},
     {entries_13_fof},
     {entries_12_fof},
     {entries_11_fof},
     {entries_10_fof},
     {entries_9_fof},
     {entries_8_fof},
     {entries_7_fof},
     {entries_6_fof},
     {entries_5_fof},
     {entries_4_fof},
     {entries_3_fof},
     {entries_2_fof},
     {entries_1_fof},
     {entries_0_fof}};
  wire               entryIsUS = _GEN_181[6:5] == 2'h0 & (_GEN_181[8] ^ _GEN_181[7]);
  wire               entryExcp =
    (|{_GEN_54[pipeBitsReg_0_mBIndex],
       _GEN_53[pipeBitsReg_0_mBIndex],
       _GEN_52[pipeBitsReg_0_mBIndex],
       _GEN_51[pipeBitsReg_0_mBIndex],
       _GEN_50[pipeBitsReg_0_mBIndex]}) & (|_GEN_49[pipeBitsReg_0_mBIndex]);
  wire               _sel_right_oldidx_T =
    mergePortMatrixHasExcpWrap_0_1 & mergePortMatrixHasExcpWrap_0_2;
  wire               _sel_right_oldidx_T_13 = wbElemIdxInField_1 < wbElemIdxInField_2;
  wire               _GEN_185 =
    _sel_right_oldidx_T
      ? _sel_right_oldidx_T_13
      : mergePortMatrixHasExcpWrap_0_1 & ~mergePortMatrixHasExcpWrap_0_2;
  wire               sel_right_oldest_valid =
    _GEN_185 ? mergePortMatrixHasExcpWrap_0_1 : mergePortMatrixHasExcpWrap_0_2;
  wire               _GEN_186 =
    mergePortMatrixHasExcpWrap_0_0 & sel_right_oldest_valid
      ? wbElemIdxInField_0 < ((_sel_right_oldidx_T
                                 ? _sel_right_oldidx_T_13
                                 : mergePortMatrixHasExcpWrap_0_1
                                   & ~mergePortMatrixHasExcpWrap_0_2)
                                ? wbElemIdxInField_1
                                : wbElemIdxInField_2)
      : mergePortMatrixHasExcpWrap_0_0 & ~sel_right_oldest_valid;
  wire [3:0]         sel_oldest_bits_trigger =
    _GEN_186
      ? pipeBitsReg_0_trigger
      : _GEN_185 ? pipeBitsReg_1_trigger : pipeBitsReg_2_trigger;
  wire               new_vec_2_3 =
    _GEN_186
      ? pipeBitsReg_0_exceptionVec_3
      : _GEN_185 ? pipeBitsReg_1_exceptionVec_3 : pipeBitsReg_2_exceptionVec_3;
  wire               new_vec_2_4 =
    _GEN_186
      ? pipeBitsReg_0_exceptionVec_4
      : _GEN_185 ? pipeBitsReg_1_exceptionVec_4 : pipeBitsReg_2_exceptionVec_4;
  wire               new_vec_2_5 =
    _GEN_186
      ? pipeBitsReg_0_exceptionVec_5
      : _GEN_185 ? pipeBitsReg_1_exceptionVec_5 : pipeBitsReg_2_exceptionVec_5;
  wire               new_vec_2_13 =
    _GEN_186
      ? pipeBitsReg_0_exceptionVec_13
      : _GEN_185 ? pipeBitsReg_1_exceptionVec_13 : pipeBitsReg_2_exceptionVec_13;
  wire               new_vec_2_21 =
    _GEN_186
      ? pipeBitsReg_0_exceptionVec_21
      : _GEN_185 ? pipeBitsReg_1_exceptionVec_21 : pipeBitsReg_2_exceptionVec_21;
  wire               sel_oldest_bits_vaNeedExt =
    _GEN_186
      ? pipeBitsReg_0_vaNeedExt
      : _GEN_185 ? pipeBitsReg_1_vaNeedExt : pipeBitsReg_2_vaNeedExt;
  wire [49:0]        sel_oldest_bits_gpaddr =
    _GEN_186
      ? pipeBitsReg_0_gpaddr[49:0]
      : _GEN_185 ? pipeBitsReg_1_gpaddr[49:0] : pipeBitsReg_2_gpaddr[49:0];
  wire [7:0]         sel_oldest_bits_elemIdx =
    _GEN_186
      ? pipeBitsReg_0_elemIdx
      : _GEN_185 ? pipeBitsReg_1_elemIdx : pipeBitsReg_2_elemIdx;
  wire [15:0]        sel_oldest_bits_mask =
    _GEN_186 ? pipeBitsReg_0_mask : _GEN_185 ? pipeBitsReg_1_mask : pipeBitsReg_2_mask;
  wire [63:0]        _vaddr_T =
    64'((_GEN_186
           ? pipeBitsReg_0_vaddr
           : _GEN_185 ? pipeBitsReg_1_vaddr : pipeBitsReg_2_vaddr)
        + {60'h0,
           ~entryIsUS | sel_oldest_bits_mask[0]
             ? 4'h0
             : sel_oldest_bits_mask[1]
                 ? 4'h1
                 : sel_oldest_bits_mask[2]
                     ? 4'h2
                     : sel_oldest_bits_mask[3]
                         ? 4'h3
                         : sel_oldest_bits_mask[4]
                             ? 4'h4
                             : sel_oldest_bits_mask[5]
                                 ? 4'h5
                                 : sel_oldest_bits_mask[6]
                                     ? 4'h6
                                     : sel_oldest_bits_mask[7]
                                         ? 4'h7
                                         : sel_oldest_bits_mask[8]
                                             ? 4'h8
                                             : sel_oldest_bits_mask[9]
                                                 ? 4'h9
                                                 : sel_oldest_bits_mask[10]
                                                     ? 4'hA
                                                     : sel_oldest_bits_mask[11]
                                                         ? 4'hB
                                                         : sel_oldest_bits_mask[12]
                                                             ? 4'hC
                                                             : sel_oldest_bits_mask[13]
                                                                 ? 4'hD
                                                                 : sel_oldest_bits_mask[14]
                                                                     ? 4'hE
                                                                     : {4{sel_oldest_bits_mask[15]}}});
  wire [7:0]         vstart =
    entryIsUS
      ? (_GEN_186
           ? pipeBitsReg_0_vstart
           : _GEN_185 ? pipeBitsReg_1_vstart : pipeBitsReg_2_vstart)
      : sel_oldest_bits_elemIdx & 8'(_GEN_180[pipeBitsReg_0_mBIndex] - 8'h1);
  wire               _GEN_187 =
    (_GEN_182[pipeBitsReg_0_mBIndex] >= sel_oldest_bits_elemIdx & entryExcp
     & portHasExcp_0 | ~entryExcp & portHasExcp_0) & pipeValidReg_0;
  wire               _GEN_188 = pipeBitsReg_0_mBIndex == 4'h0;
  wire               _GEN_189 = pipeBitsReg_0_mBIndex == 4'h1;
  wire               _GEN_190 = pipeBitsReg_0_mBIndex == 4'h2;
  wire               _GEN_191 = pipeBitsReg_0_mBIndex == 4'h3;
  wire               _GEN_192 = pipeBitsReg_0_mBIndex == 4'h4;
  wire               _GEN_193 = pipeBitsReg_0_mBIndex == 4'h5;
  wire               _GEN_194 = pipeBitsReg_0_mBIndex == 4'h6;
  wire               _GEN_195 = pipeBitsReg_0_mBIndex == 4'h7;
  wire               _GEN_196 = pipeBitsReg_0_mBIndex == 4'h8;
  wire               _GEN_197 = pipeBitsReg_0_mBIndex == 4'h9;
  wire               _GEN_198 = pipeBitsReg_0_mBIndex == 4'hA;
  wire               _GEN_199 = pipeBitsReg_0_mBIndex == 4'hB;
  wire               _GEN_200 = pipeBitsReg_0_mBIndex == 4'hC;
  wire               _GEN_201 = pipeBitsReg_0_mBIndex == 4'hD;
  wire               _GEN_202 = pipeBitsReg_0_mBIndex == 4'hE;
  wire               _GEN_203 = ~_GEN_184[pipeBitsReg_0_mBIndex] | vstart == 8'h0;
  wire               _GEN_204 = ~_GEN_187 | _GEN_203 | ~_GEN_188;
  wire               _GEN_205 = ~_GEN_187 | _GEN_203 | ~_GEN_189;
  wire               _GEN_206 = ~_GEN_187 | _GEN_203 | ~_GEN_190;
  wire               _GEN_207 = ~_GEN_187 | _GEN_203 | ~_GEN_191;
  wire               _GEN_208 = ~_GEN_187 | _GEN_203 | ~_GEN_192;
  wire               _GEN_209 = ~_GEN_187 | _GEN_203 | ~_GEN_193;
  wire               _GEN_210 = ~_GEN_187 | _GEN_203 | ~_GEN_194;
  wire               _GEN_211 = ~_GEN_187 | _GEN_203 | ~_GEN_195;
  wire               _GEN_212 = ~_GEN_187 | _GEN_203 | ~_GEN_196;
  wire               _GEN_213 = ~_GEN_187 | _GEN_203 | ~_GEN_197;
  wire               _GEN_214 = ~_GEN_187 | _GEN_203 | ~_GEN_198;
  wire               _GEN_215 = ~_GEN_187 | _GEN_203 | ~_GEN_199;
  wire               _GEN_216 = ~_GEN_187 | _GEN_203 | ~_GEN_200;
  wire               _GEN_217 = ~_GEN_187 | _GEN_203 | ~_GEN_201;
  wire               _GEN_218 = ~_GEN_187 | _GEN_203 | ~_GEN_202;
  wire               _GEN_219 = ~_GEN_187 | _GEN_203 | ~(&pipeBitsReg_0_mBIndex);
  wire               _entries_vl_T = _GEN_183 < vstart;
  wire [8:0]         _GEN_220 = _GEN_55[pipeBitsReg_1_mBIndex];
  wire [7:0]         _GEN_221 = _GEN_56[pipeBitsReg_1_mBIndex];
  wire               entryIsUS_1 = _GEN_220[6:5] == 2'h0 & (_GEN_220[8] ^ _GEN_220[7]);
  wire               entryExcp_1 =
    (|{_GEN_54[pipeBitsReg_1_mBIndex],
       _GEN_53[pipeBitsReg_1_mBIndex],
       _GEN_52[pipeBitsReg_1_mBIndex],
       _GEN_51[pipeBitsReg_1_mBIndex],
       _GEN_50[pipeBitsReg_1_mBIndex]}) & (|_GEN_49[pipeBitsReg_1_mBIndex]);
  wire               _GEN_222 =
    mergePortMatrixHasExcpWrap_1_1 & mergePortMatrixHasExcpWrap_1_2
      ? _sel_right_oldidx_T_13
      : mergePortMatrixHasExcpWrap_1_1 & ~mergePortMatrixHasExcpWrap_1_2;
  wire [3:0]         sel_oldest_1_bits_trigger =
    _GEN_222 ? pipeBitsReg_1_trigger : pipeBitsReg_2_trigger;
  wire               new_vec_3_3 =
    _GEN_222 ? pipeBitsReg_1_exceptionVec_3 : pipeBitsReg_2_exceptionVec_3;
  wire               new_vec_3_4 =
    _GEN_222 ? pipeBitsReg_1_exceptionVec_4 : pipeBitsReg_2_exceptionVec_4;
  wire               new_vec_3_5 =
    _GEN_222 ? pipeBitsReg_1_exceptionVec_5 : pipeBitsReg_2_exceptionVec_5;
  wire               new_vec_3_13 =
    _GEN_222 ? pipeBitsReg_1_exceptionVec_13 : pipeBitsReg_2_exceptionVec_13;
  wire               new_vec_3_21 =
    _GEN_222 ? pipeBitsReg_1_exceptionVec_21 : pipeBitsReg_2_exceptionVec_21;
  wire               sel_oldest_1_bits_vaNeedExt =
    _GEN_222 ? pipeBitsReg_1_vaNeedExt : pipeBitsReg_2_vaNeedExt;
  wire [49:0]        sel_oldest_1_bits_gpaddr =
    _GEN_222 ? pipeBitsReg_1_gpaddr[49:0] : pipeBitsReg_2_gpaddr[49:0];
  wire [7:0]         sel_oldest_1_bits_elemIdx =
    _GEN_222 ? pipeBitsReg_1_elemIdx : pipeBitsReg_2_elemIdx;
  wire [15:0]        sel_oldest_1_bits_mask =
    _GEN_222 ? pipeBitsReg_1_mask : pipeBitsReg_2_mask;
  wire [63:0]        _vaddr_T_1 =
    64'((_GEN_222 ? pipeBitsReg_1_vaddr : pipeBitsReg_2_vaddr)
        + {60'h0,
           ~entryIsUS_1 | sel_oldest_1_bits_mask[0]
             ? 4'h0
             : sel_oldest_1_bits_mask[1]
                 ? 4'h1
                 : sel_oldest_1_bits_mask[2]
                     ? 4'h2
                     : sel_oldest_1_bits_mask[3]
                         ? 4'h3
                         : sel_oldest_1_bits_mask[4]
                             ? 4'h4
                             : sel_oldest_1_bits_mask[5]
                                 ? 4'h5
                                 : sel_oldest_1_bits_mask[6]
                                     ? 4'h6
                                     : sel_oldest_1_bits_mask[7]
                                         ? 4'h7
                                         : sel_oldest_1_bits_mask[8]
                                             ? 4'h8
                                             : sel_oldest_1_bits_mask[9]
                                                 ? 4'h9
                                                 : sel_oldest_1_bits_mask[10]
                                                     ? 4'hA
                                                     : sel_oldest_1_bits_mask[11]
                                                         ? 4'hB
                                                         : sel_oldest_1_bits_mask[12]
                                                             ? 4'hC
                                                             : sel_oldest_1_bits_mask[13]
                                                                 ? 4'hD
                                                                 : sel_oldest_1_bits_mask[14]
                                                                     ? 4'hE
                                                                     : {4{sel_oldest_1_bits_mask[15]}}});
  wire [7:0]         vstart_1 =
    entryIsUS_1
      ? (_GEN_222 ? pipeBitsReg_1_vstart : pipeBitsReg_2_vstart)
      : sel_oldest_1_bits_elemIdx & 8'(_GEN_180[pipeBitsReg_1_mBIndex] - 8'h1);
  wire               _GEN_223 =
    (_GEN_182[pipeBitsReg_1_mBIndex] >= sel_oldest_1_bits_elemIdx & entryExcp_1
     & portHasExcp_1 | ~entryExcp_1 & portHasExcp_1) & pipeValidReg_1
    & ~mergedByPrevPortVecWrap_1;
  wire               _GEN_224 = pipeBitsReg_1_mBIndex == 4'h0;
  wire               _GEN_225 = pipeBitsReg_1_mBIndex == 4'h1;
  wire               _GEN_226 = pipeBitsReg_1_mBIndex == 4'h2;
  wire               _GEN_227 = pipeBitsReg_1_mBIndex == 4'h3;
  wire               _GEN_228 = pipeBitsReg_1_mBIndex == 4'h4;
  wire               _GEN_229 = pipeBitsReg_1_mBIndex == 4'h5;
  wire               _GEN_230 = pipeBitsReg_1_mBIndex == 4'h6;
  wire               _GEN_231 = pipeBitsReg_1_mBIndex == 4'h7;
  wire               _GEN_232 = pipeBitsReg_1_mBIndex == 4'h8;
  wire               _GEN_233 = pipeBitsReg_1_mBIndex == 4'h9;
  wire               _GEN_234 = pipeBitsReg_1_mBIndex == 4'hA;
  wire               _GEN_235 = pipeBitsReg_1_mBIndex == 4'hB;
  wire               _GEN_236 = pipeBitsReg_1_mBIndex == 4'hC;
  wire               _GEN_237 = pipeBitsReg_1_mBIndex == 4'hD;
  wire               _GEN_238 = pipeBitsReg_1_mBIndex == 4'hE;
  wire               _GEN_239 = ~_GEN_184[pipeBitsReg_1_mBIndex] | vstart_1 == 8'h0;
  wire               _GEN_240 = ~_GEN_223 | _GEN_239 | ~_GEN_224;
  wire               _GEN_241 = ~_GEN_223 | _GEN_239 | ~_GEN_225;
  wire               _GEN_242 = ~_GEN_223 | _GEN_239 | ~_GEN_226;
  wire               _GEN_243 = ~_GEN_223 | _GEN_239 | ~_GEN_227;
  wire               _GEN_244 = ~_GEN_223 | _GEN_239 | ~_GEN_228;
  wire               _GEN_245 = ~_GEN_223 | _GEN_239 | ~_GEN_229;
  wire               _GEN_246 = ~_GEN_223 | _GEN_239 | ~_GEN_230;
  wire               _GEN_247 = ~_GEN_223 | _GEN_239 | ~_GEN_231;
  wire               _GEN_248 = ~_GEN_223 | _GEN_239 | ~_GEN_232;
  wire               _GEN_249 = ~_GEN_223 | _GEN_239 | ~_GEN_233;
  wire               _GEN_250 = ~_GEN_223 | _GEN_239 | ~_GEN_234;
  wire               _GEN_251 = ~_GEN_223 | _GEN_239 | ~_GEN_235;
  wire               _GEN_252 = ~_GEN_223 | _GEN_239 | ~_GEN_236;
  wire               _GEN_253 = ~_GEN_223 | _GEN_239 | ~_GEN_237;
  wire               _GEN_254 = ~_GEN_223 | _GEN_239 | ~_GEN_238;
  wire               _GEN_255 = ~_GEN_223 | _GEN_239 | ~(&pipeBitsReg_1_mBIndex);
  wire               _entries_vl_T_2 = _GEN_221 < vstart_1;
  wire [8:0]         _GEN_256 = _GEN_55[pipeBitsReg_2_mBIndex];
  wire [7:0]         _GEN_257 = _GEN_56[pipeBitsReg_2_mBIndex];
  wire               entryIsUS_2 = _GEN_256[6:5] == 2'h0 & (_GEN_256[8] ^ _GEN_256[7]);
  wire               entryExcp_2 =
    (|{_GEN_54[pipeBitsReg_2_mBIndex],
       _GEN_53[pipeBitsReg_2_mBIndex],
       _GEN_52[pipeBitsReg_2_mBIndex],
       _GEN_51[pipeBitsReg_2_mBIndex],
       _GEN_50[pipeBitsReg_2_mBIndex]}) & (|_GEN_49[pipeBitsReg_2_mBIndex]);
  wire [63:0]        _vaddr_T_2 =
    64'(pipeBitsReg_2_vaddr
        + {60'h0,
           ~entryIsUS_2 | pipeBitsReg_2_mask[0]
             ? 4'h0
             : pipeBitsReg_2_mask[1]
                 ? 4'h1
                 : pipeBitsReg_2_mask[2]
                     ? 4'h2
                     : pipeBitsReg_2_mask[3]
                         ? 4'h3
                         : pipeBitsReg_2_mask[4]
                             ? 4'h4
                             : pipeBitsReg_2_mask[5]
                                 ? 4'h5
                                 : pipeBitsReg_2_mask[6]
                                     ? 4'h6
                                     : pipeBitsReg_2_mask[7]
                                         ? 4'h7
                                         : pipeBitsReg_2_mask[8]
                                             ? 4'h8
                                             : pipeBitsReg_2_mask[9]
                                                 ? 4'h9
                                                 : pipeBitsReg_2_mask[10]
                                                     ? 4'hA
                                                     : pipeBitsReg_2_mask[11]
                                                         ? 4'hB
                                                         : pipeBitsReg_2_mask[12]
                                                             ? 4'hC
                                                             : pipeBitsReg_2_mask[13]
                                                                 ? 4'hD
                                                                 : pipeBitsReg_2_mask[14]
                                                                     ? 4'hE
                                                                     : {4{pipeBitsReg_2_mask[15]}}});
  wire [7:0]         vstart_2 =
    entryIsUS_2
      ? pipeBitsReg_2_vstart
      : pipeBitsReg_2_elemIdx & 8'(_GEN_180[pipeBitsReg_2_mBIndex] - 8'h1);
  wire               _GEN_258 =
    (_GEN_182[pipeBitsReg_2_mBIndex] >= pipeBitsReg_2_elemIdx & entryExcp_2
     & portHasExcp_2 | ~entryExcp_2 & portHasExcp_2) & pipeValidReg_2
    & ~mergedByPrevPortVecWrap_2;
  wire               _GEN_259 = pipeBitsReg_2_mBIndex == 4'h0;
  wire               _GEN_260 = pipeBitsReg_2_mBIndex == 4'h1;
  wire               _GEN_261 = pipeBitsReg_2_mBIndex == 4'h2;
  wire               _GEN_262 = pipeBitsReg_2_mBIndex == 4'h3;
  wire               _GEN_263 = pipeBitsReg_2_mBIndex == 4'h4;
  wire               _GEN_264 = pipeBitsReg_2_mBIndex == 4'h5;
  wire               _GEN_265 = pipeBitsReg_2_mBIndex == 4'h6;
  wire               _GEN_266 = pipeBitsReg_2_mBIndex == 4'h7;
  wire               _GEN_267 = pipeBitsReg_2_mBIndex == 4'h8;
  wire               _GEN_268 = pipeBitsReg_2_mBIndex == 4'h9;
  wire               _GEN_269 = pipeBitsReg_2_mBIndex == 4'hA;
  wire               _GEN_270 = pipeBitsReg_2_mBIndex == 4'hB;
  wire               _GEN_271 = pipeBitsReg_2_mBIndex == 4'hC;
  wire               _GEN_272 = pipeBitsReg_2_mBIndex == 4'hD;
  wire               _GEN_273 = pipeBitsReg_2_mBIndex == 4'hE;
  wire               _GEN_274 = ~_GEN_184[pipeBitsReg_2_mBIndex] | vstart_2 == 8'h0;
  wire               _GEN_275 = ~_GEN_258 | _GEN_274 | ~_GEN_259;
  wire               _GEN_276 = ~_GEN_258 | _GEN_274 | ~_GEN_260;
  wire               _GEN_277 = ~_GEN_258 | _GEN_274 | ~_GEN_261;
  wire               _GEN_278 = ~_GEN_258 | _GEN_274 | ~_GEN_262;
  wire               _GEN_279 = ~_GEN_258 | _GEN_274 | ~_GEN_263;
  wire               _GEN_280 = ~_GEN_258 | _GEN_274 | ~_GEN_264;
  wire               _GEN_281 = ~_GEN_258 | _GEN_274 | ~_GEN_265;
  wire               _GEN_282 = ~_GEN_258 | _GEN_274 | ~_GEN_266;
  wire               _GEN_283 = ~_GEN_258 | _GEN_274 | ~_GEN_267;
  wire               _GEN_284 = ~_GEN_258 | _GEN_274 | ~_GEN_268;
  wire               _GEN_285 = ~_GEN_258 | _GEN_274 | ~_GEN_269;
  wire               _GEN_286 = ~_GEN_258 | _GEN_274 | ~_GEN_270;
  wire               _GEN_287 = ~_GEN_258 | _GEN_274 | ~_GEN_271;
  wire               _GEN_288 = ~_GEN_258 | _GEN_274 | ~_GEN_272;
  wire               _GEN_289 = ~_GEN_258 | _GEN_274 | ~_GEN_273;
  wire               _GEN_290 = ~_GEN_258 | _GEN_274 | ~(&pipeBitsReg_2_mBIndex);
  wire               _entries_vl_T_4 = _GEN_257 < vstart_2;
  wire [15:0][4:0]   _GEN_291 =
    {{entries_15_flowNum},
     {entries_14_flowNum},
     {entries_13_flowNum},
     {entries_12_flowNum},
     {entries_11_flowNum},
     {entries_10_flowNum},
     {entries_9_flowNum},
     {entries_8_flowNum},
     {entries_7_flowNum},
     {entries_6_flowNum},
     {entries_5_flowNum},
     {entries_4_flowNum},
     {entries_3_flowNum},
     {entries_2_flowNum},
     {entries_1_flowNum},
     {entries_0_flowNum}};
  wire [4:0]         _entries_flowNum_T =
    5'(_GEN_291[latchWbIndex] - {3'h0, latchFlowNum});
  wire               _GEN_292 = latchWbValid_1 & ~latchMergeByPre_1;
  wire [4:0]         _entries_flowNum_T_2 =
    5'(_GEN_291[latchWbIndex_1] - {3'h0, latchFlowNum_1});
  wire               _GEN_293 = latchWbValid_2 & ~latchMergeByPre_2;
  wire [4:0]         _entries_flowNum_T_4 = 5'(_GEN_291[latchWbIndex_2] - 5'h1);
  wire [15:0]        maskWithexceptionMask_1 =
    (io_fromPipeline_1_bits_trigger == 4'h0 | io_fromPipeline_1_bits_trigger == 4'h1
       ? ~io_fromPipeline_1_bits_vecTriggerMask
       : {16{{io_fromPipeline_1_bits_exceptionVec_21,
              io_fromPipeline_1_bits_exceptionVec_13,
              io_fromPipeline_1_bits_exceptionVec_5,
              io_fromPipeline_1_bits_exceptionVec_4} == 4'h0}})
    & io_fromPipeline_1_bits_mask;
  wire [15:0]        maskWithexceptionMask_2 =
    (io_fromPipeline_2_bits_trigger == 4'h0 | io_fromPipeline_2_bits_trigger == 4'h1
       ? ~io_fromPipeline_2_bits_vecTriggerMask
       : {16{{io_fromPipeline_2_bits_exceptionVec_21,
              io_fromPipeline_2_bits_exceptionVec_13,
              io_fromPipeline_2_bits_exceptionVec_5,
              io_fromPipeline_2_bits_exceptionVec_4} == 4'h0}})
    & io_fromPipeline_2_bits_mask;
  wire [127:0]       usSelData =
    (regOffsetReg == 4'h0 ? brodenMergeDataReg[127:0] : 128'h0)
    | (regOffsetReg == 4'h1 ? brodenMergeDataReg[135:8] : 128'h0)
    | (regOffsetReg == 4'h2 ? brodenMergeDataReg[143:16] : 128'h0)
    | (regOffsetReg == 4'h3 ? brodenMergeDataReg[151:24] : 128'h0)
    | (regOffsetReg == 4'h4 ? brodenMergeDataReg[159:32] : 128'h0)
    | (regOffsetReg == 4'h5 ? brodenMergeDataReg[167:40] : 128'h0)
    | (regOffsetReg == 4'h6 ? brodenMergeDataReg[175:48] : 128'h0)
    | (regOffsetReg == 4'h7 ? brodenMergeDataReg[183:56] : 128'h0)
    | (regOffsetReg == 4'h8 ? brodenMergeDataReg[191:64] : 128'h0)
    | (regOffsetReg == 4'h9 ? brodenMergeDataReg[199:72] : 128'h0)
    | (regOffsetReg == 4'hA ? brodenMergeDataReg[207:80] : 128'h0)
    | (regOffsetReg == 4'hB ? brodenMergeDataReg[215:88] : 128'h0)
    | (regOffsetReg == 4'hC ? brodenMergeDataReg[223:96] : 128'h0)
    | (regOffsetReg == 4'hD ? brodenMergeDataReg[231:104] : 128'h0)
    | (regOffsetReg == 4'hE ? brodenMergeDataReg[239:112] : 128'h0)
    | ((&regOffsetReg) ? brodenMergeDataReg[247:120] : 128'h0);
  wire [15:0]        usSelMask =
    (regOffsetReg == 4'h0 ? brodenMergeMaskReg[15:0] : 16'h0)
    | (regOffsetReg == 4'h1 ? brodenMergeMaskReg[16:1] : 16'h0)
    | (regOffsetReg == 4'h2 ? brodenMergeMaskReg[17:2] : 16'h0)
    | (regOffsetReg == 4'h3 ? brodenMergeMaskReg[18:3] : 16'h0)
    | (regOffsetReg == 4'h4 ? brodenMergeMaskReg[19:4] : 16'h0)
    | (regOffsetReg == 4'h5 ? brodenMergeMaskReg[20:5] : 16'h0)
    | (regOffsetReg == 4'h6 ? brodenMergeMaskReg[21:6] : 16'h0)
    | (regOffsetReg == 4'h7 ? brodenMergeMaskReg[22:7] : 16'h0)
    | (regOffsetReg == 4'h8 ? brodenMergeMaskReg[23:8] : 16'h0)
    | (regOffsetReg == 4'h9 ? brodenMergeMaskReg[24:9] : 16'h0)
    | (regOffsetReg == 4'hA ? brodenMergeMaskReg[25:10] : 16'h0)
    | (regOffsetReg == 4'hB ? brodenMergeMaskReg[26:11] : 16'h0)
    | (regOffsetReg == 4'hC ? brodenMergeMaskReg[27:12] : 16'h0)
    | (regOffsetReg == 4'hD ? brodenMergeMaskReg[28:13] : 16'h0)
    | (regOffsetReg == 4'hE ? brodenMergeMaskReg[29:14] : 16'h0)
    | ((&regOffsetReg) ? brodenMergeMaskReg[30:15] : 16'h0);
  wire [127:0]       _GEN_294 = _GEN_48[wbIndexReg_0_r];
  wire [127:0]       usMergeData =
    {usSelMask[15] ? usSelData[127:120] : _GEN_294[127:120],
     usSelMask[14] ? usSelData[119:112] : _GEN_294[119:112],
     usSelMask[13] ? usSelData[111:104] : _GEN_294[111:104],
     usSelMask[12] ? usSelData[103:96] : _GEN_294[103:96],
     usSelMask[11] ? usSelData[95:88] : _GEN_294[95:88],
     usSelMask[10] ? usSelData[87:80] : _GEN_294[87:80],
     usSelMask[9] ? usSelData[79:72] : _GEN_294[79:72],
     usSelMask[8] ? usSelData[71:64] : _GEN_294[71:64],
     usSelMask[7] ? usSelData[63:56] : _GEN_294[63:56],
     usSelMask[6] ? usSelData[55:48] : _GEN_294[55:48],
     usSelMask[5] ? usSelData[47:40] : _GEN_294[47:40],
     usSelMask[4] ? usSelData[39:32] : _GEN_294[39:32],
     usSelMask[3] ? usSelData[31:24] : _GEN_294[31:24],
     usSelMask[2] ? usSelData[23:16] : _GEN_294[23:16],
     usSelMask[1] ? usSelData[15:8] : _GEN_294[15:8],
     usSelMask[0] ? usSelData[7:0] : _GEN_294[7:0]};
  wire [127:0]       usSelData_1 =
    (regOffsetReg_1 == 4'h0 ? brodenMergeDataReg_1[127:0] : 128'h0)
    | (regOffsetReg_1 == 4'h1 ? brodenMergeDataReg_1[135:8] : 128'h0)
    | (regOffsetReg_1 == 4'h2 ? brodenMergeDataReg_1[143:16] : 128'h0)
    | (regOffsetReg_1 == 4'h3 ? brodenMergeDataReg_1[151:24] : 128'h0)
    | (regOffsetReg_1 == 4'h4 ? brodenMergeDataReg_1[159:32] : 128'h0)
    | (regOffsetReg_1 == 4'h5 ? brodenMergeDataReg_1[167:40] : 128'h0)
    | (regOffsetReg_1 == 4'h6 ? brodenMergeDataReg_1[175:48] : 128'h0)
    | (regOffsetReg_1 == 4'h7 ? brodenMergeDataReg_1[183:56] : 128'h0)
    | (regOffsetReg_1 == 4'h8 ? brodenMergeDataReg_1[191:64] : 128'h0)
    | (regOffsetReg_1 == 4'h9 ? brodenMergeDataReg_1[199:72] : 128'h0)
    | (regOffsetReg_1 == 4'hA ? brodenMergeDataReg_1[207:80] : 128'h0)
    | (regOffsetReg_1 == 4'hB ? brodenMergeDataReg_1[215:88] : 128'h0)
    | (regOffsetReg_1 == 4'hC ? brodenMergeDataReg_1[223:96] : 128'h0)
    | (regOffsetReg_1 == 4'hD ? brodenMergeDataReg_1[231:104] : 128'h0)
    | (regOffsetReg_1 == 4'hE ? brodenMergeDataReg_1[239:112] : 128'h0)
    | ((&regOffsetReg_1) ? brodenMergeDataReg_1[247:120] : 128'h0);
  wire [15:0]        usSelMask_1 =
    (regOffsetReg_1 == 4'h0 ? brodenMergeMaskReg_1[15:0] : 16'h0)
    | (regOffsetReg_1 == 4'h1 ? brodenMergeMaskReg_1[16:1] : 16'h0)
    | (regOffsetReg_1 == 4'h2 ? brodenMergeMaskReg_1[17:2] : 16'h0)
    | (regOffsetReg_1 == 4'h3 ? brodenMergeMaskReg_1[18:3] : 16'h0)
    | (regOffsetReg_1 == 4'h4 ? brodenMergeMaskReg_1[19:4] : 16'h0)
    | (regOffsetReg_1 == 4'h5 ? brodenMergeMaskReg_1[20:5] : 16'h0)
    | (regOffsetReg_1 == 4'h6 ? brodenMergeMaskReg_1[21:6] : 16'h0)
    | (regOffsetReg_1 == 4'h7 ? brodenMergeMaskReg_1[22:7] : 16'h0)
    | (regOffsetReg_1 == 4'h8 ? brodenMergeMaskReg_1[23:8] : 16'h0)
    | (regOffsetReg_1 == 4'h9 ? brodenMergeMaskReg_1[24:9] : 16'h0)
    | (regOffsetReg_1 == 4'hA ? brodenMergeMaskReg_1[25:10] : 16'h0)
    | (regOffsetReg_1 == 4'hB ? brodenMergeMaskReg_1[26:11] : 16'h0)
    | (regOffsetReg_1 == 4'hC ? brodenMergeMaskReg_1[27:12] : 16'h0)
    | (regOffsetReg_1 == 4'hD ? brodenMergeMaskReg_1[28:13] : 16'h0)
    | (regOffsetReg_1 == 4'hE ? brodenMergeMaskReg_1[29:14] : 16'h0)
    | ((&regOffsetReg_1) ? brodenMergeMaskReg_1[30:15] : 16'h0);
  wire [127:0]       _GEN_295 = _GEN_48[wbIndexReg_1_r];
  wire [127:0]       usMergeData_1 =
    {usSelMask_1[15] ? usSelData_1[127:120] : _GEN_295[127:120],
     usSelMask_1[14] ? usSelData_1[119:112] : _GEN_295[119:112],
     usSelMask_1[13] ? usSelData_1[111:104] : _GEN_295[111:104],
     usSelMask_1[12] ? usSelData_1[103:96] : _GEN_295[103:96],
     usSelMask_1[11] ? usSelData_1[95:88] : _GEN_295[95:88],
     usSelMask_1[10] ? usSelData_1[87:80] : _GEN_295[87:80],
     usSelMask_1[9] ? usSelData_1[79:72] : _GEN_295[79:72],
     usSelMask_1[8] ? usSelData_1[71:64] : _GEN_295[71:64],
     usSelMask_1[7] ? usSelData_1[63:56] : _GEN_295[63:56],
     usSelMask_1[6] ? usSelData_1[55:48] : _GEN_295[55:48],
     usSelMask_1[5] ? usSelData_1[47:40] : _GEN_295[47:40],
     usSelMask_1[4] ? usSelData_1[39:32] : _GEN_295[39:32],
     usSelMask_1[3] ? usSelData_1[31:24] : _GEN_295[31:24],
     usSelMask_1[2] ? usSelData_1[23:16] : _GEN_295[23:16],
     usSelMask_1[1] ? usSelData_1[15:8] : _GEN_295[15:8],
     usSelMask_1[0] ? usSelData_1[7:0] : _GEN_295[7:0]};
  wire               _GEN_296 = pipewbValidReg_1_REG & ~mergedByPrevPortReg_1;
  wire [127:0]       usSelData_2 =
    (regOffsetReg_2 == 4'h0 ? brodenMergeDataReg_2[127:0] : 128'h0)
    | (regOffsetReg_2 == 4'h1 ? brodenMergeDataReg_2[135:8] : 128'h0)
    | (regOffsetReg_2 == 4'h2 ? brodenMergeDataReg_2[143:16] : 128'h0)
    | (regOffsetReg_2 == 4'h3 ? brodenMergeDataReg_2[151:24] : 128'h0)
    | (regOffsetReg_2 == 4'h4 ? brodenMergeDataReg_2[159:32] : 128'h0)
    | (regOffsetReg_2 == 4'h5 ? brodenMergeDataReg_2[167:40] : 128'h0)
    | (regOffsetReg_2 == 4'h6 ? brodenMergeDataReg_2[175:48] : 128'h0)
    | (regOffsetReg_2 == 4'h7 ? brodenMergeDataReg_2[183:56] : 128'h0)
    | (regOffsetReg_2 == 4'h8 ? brodenMergeDataReg_2[191:64] : 128'h0)
    | (regOffsetReg_2 == 4'h9 ? brodenMergeDataReg_2[199:72] : 128'h0)
    | (regOffsetReg_2 == 4'hA ? brodenMergeDataReg_2[207:80] : 128'h0)
    | (regOffsetReg_2 == 4'hB ? brodenMergeDataReg_2[215:88] : 128'h0)
    | (regOffsetReg_2 == 4'hC ? brodenMergeDataReg_2[223:96] : 128'h0)
    | (regOffsetReg_2 == 4'hD ? brodenMergeDataReg_2[231:104] : 128'h0)
    | (regOffsetReg_2 == 4'hE ? brodenMergeDataReg_2[239:112] : 128'h0)
    | ((&regOffsetReg_2) ? brodenMergeDataReg_2[247:120] : 128'h0);
  wire [15:0]        usSelMask_2 =
    (regOffsetReg_2 == 4'h0 ? brodenMergeMaskReg_2[15:0] : 16'h0)
    | (regOffsetReg_2 == 4'h1 ? brodenMergeMaskReg_2[16:1] : 16'h0)
    | (regOffsetReg_2 == 4'h2 ? brodenMergeMaskReg_2[17:2] : 16'h0)
    | (regOffsetReg_2 == 4'h3 ? brodenMergeMaskReg_2[18:3] : 16'h0)
    | (regOffsetReg_2 == 4'h4 ? brodenMergeMaskReg_2[19:4] : 16'h0)
    | (regOffsetReg_2 == 4'h5 ? brodenMergeMaskReg_2[20:5] : 16'h0)
    | (regOffsetReg_2 == 4'h6 ? brodenMergeMaskReg_2[21:6] : 16'h0)
    | (regOffsetReg_2 == 4'h7 ? brodenMergeMaskReg_2[22:7] : 16'h0)
    | (regOffsetReg_2 == 4'h8 ? brodenMergeMaskReg_2[23:8] : 16'h0)
    | (regOffsetReg_2 == 4'h9 ? brodenMergeMaskReg_2[24:9] : 16'h0)
    | (regOffsetReg_2 == 4'hA ? brodenMergeMaskReg_2[25:10] : 16'h0)
    | (regOffsetReg_2 == 4'hB ? brodenMergeMaskReg_2[26:11] : 16'h0)
    | (regOffsetReg_2 == 4'hC ? brodenMergeMaskReg_2[27:12] : 16'h0)
    | (regOffsetReg_2 == 4'hD ? brodenMergeMaskReg_2[28:13] : 16'h0)
    | (regOffsetReg_2 == 4'hE ? brodenMergeMaskReg_2[29:14] : 16'h0)
    | ((&regOffsetReg_2) ? brodenMergeMaskReg_2[30:15] : 16'h0);
  wire [127:0]       _GEN_297 = _GEN_48[wbIndexReg_2_r];
  wire [127:0]       usMergeData_2 =
    {usSelMask_2[15] ? usSelData_2[127:120] : _GEN_297[127:120],
     usSelMask_2[14] ? usSelData_2[119:112] : _GEN_297[119:112],
     usSelMask_2[13] ? usSelData_2[111:104] : _GEN_297[111:104],
     usSelMask_2[12] ? usSelData_2[103:96] : _GEN_297[103:96],
     usSelMask_2[11] ? usSelData_2[95:88] : _GEN_297[95:88],
     usSelMask_2[10] ? usSelData_2[87:80] : _GEN_297[87:80],
     usSelMask_2[9] ? usSelData_2[79:72] : _GEN_297[79:72],
     usSelMask_2[8] ? usSelData_2[71:64] : _GEN_297[71:64],
     usSelMask_2[7] ? usSelData_2[63:56] : _GEN_297[63:56],
     usSelMask_2[6] ? usSelData_2[55:48] : _GEN_297[55:48],
     usSelMask_2[5] ? usSelData_2[47:40] : _GEN_297[47:40],
     usSelMask_2[4] ? usSelData_2[39:32] : _GEN_297[39:32],
     usSelMask_2[3] ? usSelData_2[31:24] : _GEN_297[31:24],
     usSelMask_2[2] ? usSelData_2[23:16] : _GEN_297[23:16],
     usSelMask_2[1] ? usSelData_2[15:8] : _GEN_297[15:8],
     usSelMask_2[0] ? usSelData_2[7:0] : _GEN_297[7:0]};
  wire               _GEN_298 = pipewbValidReg_2_REG & ~mergedByPrevPortReg_2;
  wire [1:0]         _GEN_299 = {1'h0, mergePortValid_1};
  wire               _mergedData_T_57 =
    io_fromPipeline_2_bits_elemIdxInsideVd[3:0] == 4'h0 & mergePortValid_2;
  wire               _mergedData_T_70 =
    io_fromPipeline_2_bits_elemIdxInsideVd[3:0] == 4'h1 & mergePortValid_2;
  wire               _mergedData_T_83 =
    io_fromPipeline_2_bits_elemIdxInsideVd[3:0] == 4'h2 & mergePortValid_2;
  wire               _mergedData_T_96 =
    io_fromPipeline_2_bits_elemIdxInsideVd[3:0] == 4'h3 & mergePortValid_2;
  wire               _mergedData_T_109 =
    io_fromPipeline_2_bits_elemIdxInsideVd[3:0] == 4'h4 & mergePortValid_2;
  wire               _mergedData_T_122 =
    io_fromPipeline_2_bits_elemIdxInsideVd[3:0] == 4'h5 & mergePortValid_2;
  wire               _mergedData_T_135 =
    io_fromPipeline_2_bits_elemIdxInsideVd[3:0] == 4'h6 & mergePortValid_2;
  wire               _mergedData_T_148 =
    io_fromPipeline_2_bits_elemIdxInsideVd[3:0] == 4'h7 & mergePortValid_2;
  wire               _mergedData_T_161 =
    io_fromPipeline_2_bits_elemIdxInsideVd[3:0] == 4'h8 & mergePortValid_2;
  wire               _mergedData_T_174 =
    io_fromPipeline_2_bits_elemIdxInsideVd[3:0] == 4'h9 & mergePortValid_2;
  wire               _mergedData_T_187 =
    io_fromPipeline_2_bits_elemIdxInsideVd[3:0] == 4'hA & mergePortValid_2;
  wire               _mergedData_T_200 =
    io_fromPipeline_2_bits_elemIdxInsideVd[3:0] == 4'hB & mergePortValid_2;
  wire               _mergedData_T_213 =
    io_fromPipeline_2_bits_elemIdxInsideVd[3:0] == 4'hC & mergePortValid_2;
  wire               _mergedData_T_226 =
    io_fromPipeline_2_bits_elemIdxInsideVd[3:0] == 4'hD & mergePortValid_2;
  wire               _mergedData_T_239 =
    io_fromPipeline_2_bits_elemIdxInsideVd[3:0] == 4'hE & mergePortValid_2;
  wire               _mergedData_T_252 =
    (&(io_fromPipeline_2_bits_elemIdxInsideVd[3:0])) & mergePortValid_2;
  wire               _mergedData_T_296 =
    io_fromPipeline_2_bits_elemIdxInsideVd[2:0] == 3'h0 & mergePortValid_2;
  wire               _mergedData_T_309 =
    io_fromPipeline_2_bits_elemIdxInsideVd[2:0] == 3'h1 & mergePortValid_2;
  wire               _mergedData_T_322 =
    io_fromPipeline_2_bits_elemIdxInsideVd[2:0] == 3'h2 & mergePortValid_2;
  wire               _mergedData_T_335 =
    io_fromPipeline_2_bits_elemIdxInsideVd[2:0] == 3'h3 & mergePortValid_2;
  wire               _mergedData_T_348 =
    io_fromPipeline_2_bits_elemIdxInsideVd[2:0] == 3'h4 & mergePortValid_2;
  wire               _mergedData_T_361 =
    io_fromPipeline_2_bits_elemIdxInsideVd[2:0] == 3'h5 & mergePortValid_2;
  wire               _mergedData_T_374 =
    io_fromPipeline_2_bits_elemIdxInsideVd[2:0] == 3'h6 & mergePortValid_2;
  wire               _mergedData_T_387 =
    (&(io_fromPipeline_2_bits_elemIdxInsideVd[2:0])) & mergePortValid_2;
  wire               _mergedData_T_419 =
    io_fromPipeline_2_bits_elemIdxInsideVd[1:0] == 2'h0 & mergePortValid_2;
  wire               _mergedData_T_432 =
    io_fromPipeline_2_bits_elemIdxInsideVd[1:0] == 2'h1 & mergePortValid_2;
  wire               _mergedData_T_445 =
    io_fromPipeline_2_bits_elemIdxInsideVd[1:0] == 2'h2 & mergePortValid_2;
  wire               _mergedData_T_458 =
    (&(io_fromPipeline_2_bits_elemIdxInsideVd[1:0])) & mergePortValid_2;
  wire               _mergedData_T_484 =
    ~(io_fromPipeline_2_bits_elemIdxInsideVd[0]) & mergePortValid_2;
  wire               _mergedData_T_497 =
    io_fromPipeline_2_bits_elemIdxInsideVd[0] & mergePortValid_2;
  wire [1:0]         selIdx = mergePortValid_2 ? 2'h2 : _GEN_299;
  wire [127:0]       _GEN_300 =
    (io_fromPipeline_0_bits_alignedType[1:0] == 2'h0
       ? {(&(io_fromPipeline_1_bits_elemIdxInsideVd[3:0])) & mergePortValid_1
          | _mergedData_T_252
            ? (_mergedData_T_252
                 ? io_fromPipeline_2_bits_vecdata[7:0]
                 : io_fromPipeline_1_bits_vecdata[7:0])
            : (&(io_fromPipeline_0_bits_elemIdxInsideVd[3:0]))
                ? io_fromPipeline_0_bits_vecdata[7:0]
                : oldData[127:120],
          io_fromPipeline_1_bits_elemIdxInsideVd[3:0] == 4'hE & mergePortValid_1
          | _mergedData_T_239
            ? (_mergedData_T_239
                 ? io_fromPipeline_2_bits_vecdata[7:0]
                 : io_fromPipeline_1_bits_vecdata[7:0])
            : io_fromPipeline_0_bits_elemIdxInsideVd[3:0] == 4'hE
                ? io_fromPipeline_0_bits_vecdata[7:0]
                : oldData[119:112],
          io_fromPipeline_1_bits_elemIdxInsideVd[3:0] == 4'hD & mergePortValid_1
          | _mergedData_T_226
            ? (_mergedData_T_226
                 ? io_fromPipeline_2_bits_vecdata[7:0]
                 : io_fromPipeline_1_bits_vecdata[7:0])
            : io_fromPipeline_0_bits_elemIdxInsideVd[3:0] == 4'hD
                ? io_fromPipeline_0_bits_vecdata[7:0]
                : oldData[111:104],
          io_fromPipeline_1_bits_elemIdxInsideVd[3:0] == 4'hC & mergePortValid_1
          | _mergedData_T_213
            ? (_mergedData_T_213
                 ? io_fromPipeline_2_bits_vecdata[7:0]
                 : io_fromPipeline_1_bits_vecdata[7:0])
            : io_fromPipeline_0_bits_elemIdxInsideVd[3:0] == 4'hC
                ? io_fromPipeline_0_bits_vecdata[7:0]
                : oldData[103:96],
          io_fromPipeline_1_bits_elemIdxInsideVd[3:0] == 4'hB & mergePortValid_1
          | _mergedData_T_200
            ? (_mergedData_T_200
                 ? io_fromPipeline_2_bits_vecdata[7:0]
                 : io_fromPipeline_1_bits_vecdata[7:0])
            : io_fromPipeline_0_bits_elemIdxInsideVd[3:0] == 4'hB
                ? io_fromPipeline_0_bits_vecdata[7:0]
                : oldData[95:88],
          io_fromPipeline_1_bits_elemIdxInsideVd[3:0] == 4'hA & mergePortValid_1
          | _mergedData_T_187
            ? (_mergedData_T_187
                 ? io_fromPipeline_2_bits_vecdata[7:0]
                 : io_fromPipeline_1_bits_vecdata[7:0])
            : io_fromPipeline_0_bits_elemIdxInsideVd[3:0] == 4'hA
                ? io_fromPipeline_0_bits_vecdata[7:0]
                : oldData[87:80],
          io_fromPipeline_1_bits_elemIdxInsideVd[3:0] == 4'h9 & mergePortValid_1
          | _mergedData_T_174
            ? (_mergedData_T_174
                 ? io_fromPipeline_2_bits_vecdata[7:0]
                 : io_fromPipeline_1_bits_vecdata[7:0])
            : io_fromPipeline_0_bits_elemIdxInsideVd[3:0] == 4'h9
                ? io_fromPipeline_0_bits_vecdata[7:0]
                : oldData[79:72],
          io_fromPipeline_1_bits_elemIdxInsideVd[3:0] == 4'h8 & mergePortValid_1
          | _mergedData_T_161
            ? (_mergedData_T_161
                 ? io_fromPipeline_2_bits_vecdata[7:0]
                 : io_fromPipeline_1_bits_vecdata[7:0])
            : io_fromPipeline_0_bits_elemIdxInsideVd[3:0] == 4'h8
                ? io_fromPipeline_0_bits_vecdata[7:0]
                : oldData[71:64],
          io_fromPipeline_1_bits_elemIdxInsideVd[3:0] == 4'h7 & mergePortValid_1
          | _mergedData_T_148
            ? (_mergedData_T_148
                 ? io_fromPipeline_2_bits_vecdata[7:0]
                 : io_fromPipeline_1_bits_vecdata[7:0])
            : io_fromPipeline_0_bits_elemIdxInsideVd[3:0] == 4'h7
                ? io_fromPipeline_0_bits_vecdata[7:0]
                : oldData[63:56],
          io_fromPipeline_1_bits_elemIdxInsideVd[3:0] == 4'h6 & mergePortValid_1
          | _mergedData_T_135
            ? (_mergedData_T_135
                 ? io_fromPipeline_2_bits_vecdata[7:0]
                 : io_fromPipeline_1_bits_vecdata[7:0])
            : io_fromPipeline_0_bits_elemIdxInsideVd[3:0] == 4'h6
                ? io_fromPipeline_0_bits_vecdata[7:0]
                : oldData[55:48],
          io_fromPipeline_1_bits_elemIdxInsideVd[3:0] == 4'h5 & mergePortValid_1
          | _mergedData_T_122
            ? (_mergedData_T_122
                 ? io_fromPipeline_2_bits_vecdata[7:0]
                 : io_fromPipeline_1_bits_vecdata[7:0])
            : io_fromPipeline_0_bits_elemIdxInsideVd[3:0] == 4'h5
                ? io_fromPipeline_0_bits_vecdata[7:0]
                : oldData[47:40],
          io_fromPipeline_1_bits_elemIdxInsideVd[3:0] == 4'h4 & mergePortValid_1
          | _mergedData_T_109
            ? (_mergedData_T_109
                 ? io_fromPipeline_2_bits_vecdata[7:0]
                 : io_fromPipeline_1_bits_vecdata[7:0])
            : io_fromPipeline_0_bits_elemIdxInsideVd[3:0] == 4'h4
                ? io_fromPipeline_0_bits_vecdata[7:0]
                : oldData[39:32],
          io_fromPipeline_1_bits_elemIdxInsideVd[3:0] == 4'h3 & mergePortValid_1
          | _mergedData_T_96
            ? (_mergedData_T_96
                 ? io_fromPipeline_2_bits_vecdata[7:0]
                 : io_fromPipeline_1_bits_vecdata[7:0])
            : io_fromPipeline_0_bits_elemIdxInsideVd[3:0] == 4'h3
                ? io_fromPipeline_0_bits_vecdata[7:0]
                : oldData[31:24],
          io_fromPipeline_1_bits_elemIdxInsideVd[3:0] == 4'h2 & mergePortValid_1
          | _mergedData_T_83
            ? (_mergedData_T_83
                 ? io_fromPipeline_2_bits_vecdata[7:0]
                 : io_fromPipeline_1_bits_vecdata[7:0])
            : io_fromPipeline_0_bits_elemIdxInsideVd[3:0] == 4'h2
                ? io_fromPipeline_0_bits_vecdata[7:0]
                : oldData[23:16],
          io_fromPipeline_1_bits_elemIdxInsideVd[3:0] == 4'h1 & mergePortValid_1
          | _mergedData_T_70
            ? (_mergedData_T_70
                 ? io_fromPipeline_2_bits_vecdata[7:0]
                 : io_fromPipeline_1_bits_vecdata[7:0])
            : io_fromPipeline_0_bits_elemIdxInsideVd[3:0] == 4'h1
                ? io_fromPipeline_0_bits_vecdata[7:0]
                : oldData[15:8],
          io_fromPipeline_1_bits_elemIdxInsideVd[3:0] == 4'h0 & mergePortValid_1
          | _mergedData_T_57
            ? (_mergedData_T_57
                 ? io_fromPipeline_2_bits_vecdata[7:0]
                 : io_fromPipeline_1_bits_vecdata[7:0])
            : io_fromPipeline_0_bits_elemIdxInsideVd[3:0] == 4'h0
                ? io_fromPipeline_0_bits_vecdata[7:0]
                : oldData[7:0]}
       : 128'h0)
    | (io_fromPipeline_0_bits_alignedType[1:0] == 2'h1
         ? {(&(io_fromPipeline_1_bits_elemIdxInsideVd[2:0])) & mergePortValid_1
            | _mergedData_T_387
              ? (_mergedData_T_387
                   ? io_fromPipeline_2_bits_vecdata[15:0]
                   : io_fromPipeline_1_bits_vecdata[15:0])
              : (&(io_fromPipeline_0_bits_elemIdxInsideVd[2:0]))
                  ? io_fromPipeline_0_bits_vecdata[15:0]
                  : oldData[127:112],
            io_fromPipeline_1_bits_elemIdxInsideVd[2:0] == 3'h6 & mergePortValid_1
            | _mergedData_T_374
              ? (_mergedData_T_374
                   ? io_fromPipeline_2_bits_vecdata[15:0]
                   : io_fromPipeline_1_bits_vecdata[15:0])
              : io_fromPipeline_0_bits_elemIdxInsideVd[2:0] == 3'h6
                  ? io_fromPipeline_0_bits_vecdata[15:0]
                  : oldData[111:96],
            io_fromPipeline_1_bits_elemIdxInsideVd[2:0] == 3'h5 & mergePortValid_1
            | _mergedData_T_361
              ? (_mergedData_T_361
                   ? io_fromPipeline_2_bits_vecdata[15:0]
                   : io_fromPipeline_1_bits_vecdata[15:0])
              : io_fromPipeline_0_bits_elemIdxInsideVd[2:0] == 3'h5
                  ? io_fromPipeline_0_bits_vecdata[15:0]
                  : oldData[95:80],
            io_fromPipeline_1_bits_elemIdxInsideVd[2:0] == 3'h4 & mergePortValid_1
            | _mergedData_T_348
              ? (_mergedData_T_348
                   ? io_fromPipeline_2_bits_vecdata[15:0]
                   : io_fromPipeline_1_bits_vecdata[15:0])
              : io_fromPipeline_0_bits_elemIdxInsideVd[2:0] == 3'h4
                  ? io_fromPipeline_0_bits_vecdata[15:0]
                  : oldData[79:64],
            io_fromPipeline_1_bits_elemIdxInsideVd[2:0] == 3'h3 & mergePortValid_1
            | _mergedData_T_335
              ? (_mergedData_T_335
                   ? io_fromPipeline_2_bits_vecdata[15:0]
                   : io_fromPipeline_1_bits_vecdata[15:0])
              : io_fromPipeline_0_bits_elemIdxInsideVd[2:0] == 3'h3
                  ? io_fromPipeline_0_bits_vecdata[15:0]
                  : oldData[63:48],
            io_fromPipeline_1_bits_elemIdxInsideVd[2:0] == 3'h2 & mergePortValid_1
            | _mergedData_T_322
              ? (_mergedData_T_322
                   ? io_fromPipeline_2_bits_vecdata[15:0]
                   : io_fromPipeline_1_bits_vecdata[15:0])
              : io_fromPipeline_0_bits_elemIdxInsideVd[2:0] == 3'h2
                  ? io_fromPipeline_0_bits_vecdata[15:0]
                  : oldData[47:32],
            io_fromPipeline_1_bits_elemIdxInsideVd[2:0] == 3'h1 & mergePortValid_1
            | _mergedData_T_309
              ? (_mergedData_T_309
                   ? io_fromPipeline_2_bits_vecdata[15:0]
                   : io_fromPipeline_1_bits_vecdata[15:0])
              : io_fromPipeline_0_bits_elemIdxInsideVd[2:0] == 3'h1
                  ? io_fromPipeline_0_bits_vecdata[15:0]
                  : oldData[31:16],
            io_fromPipeline_1_bits_elemIdxInsideVd[2:0] == 3'h0 & mergePortValid_1
            | _mergedData_T_296
              ? (_mergedData_T_296
                   ? io_fromPipeline_2_bits_vecdata[15:0]
                   : io_fromPipeline_1_bits_vecdata[15:0])
              : io_fromPipeline_0_bits_elemIdxInsideVd[2:0] == 3'h0
                  ? io_fromPipeline_0_bits_vecdata[15:0]
                  : oldData[15:0]}
         : 128'h0);
  wire [3:0][31:0]   _GEN_301 =
    {{selMaskMatrix_0_1},
     {{maskWithexceptionMask_0, maskWithexceptionMask_2}},
     {{maskWithexceptionMask_0, maskWithexceptionMask_1}},
     {selMaskMatrix_0_1}};
  wire [3:0][31:0]   _GEN_302 =
    {{selMaskMatrix_0_0},
     {{maskWithexceptionMask_2, maskWithexceptionMask_0}},
     {{maskWithexceptionMask_1, maskWithexceptionMask_0}},
     {selMaskMatrix_0_0}};
  wire               _mergedData_T_577 =
    io_fromPipeline_2_bits_elemIdxInsideVd[3:0] == 4'h0 & selIdx_1;
  wire               _mergedData_T_590 =
    io_fromPipeline_2_bits_elemIdxInsideVd[3:0] == 4'h1 & selIdx_1;
  wire               _mergedData_T_603 =
    io_fromPipeline_2_bits_elemIdxInsideVd[3:0] == 4'h2 & selIdx_1;
  wire               _mergedData_T_616 =
    io_fromPipeline_2_bits_elemIdxInsideVd[3:0] == 4'h3 & selIdx_1;
  wire               _mergedData_T_629 =
    io_fromPipeline_2_bits_elemIdxInsideVd[3:0] == 4'h4 & selIdx_1;
  wire               _mergedData_T_642 =
    io_fromPipeline_2_bits_elemIdxInsideVd[3:0] == 4'h5 & selIdx_1;
  wire               _mergedData_T_655 =
    io_fromPipeline_2_bits_elemIdxInsideVd[3:0] == 4'h6 & selIdx_1;
  wire               _mergedData_T_668 =
    io_fromPipeline_2_bits_elemIdxInsideVd[3:0] == 4'h7 & selIdx_1;
  wire               _mergedData_T_681 =
    io_fromPipeline_2_bits_elemIdxInsideVd[3:0] == 4'h8 & selIdx_1;
  wire               _mergedData_T_694 =
    io_fromPipeline_2_bits_elemIdxInsideVd[3:0] == 4'h9 & selIdx_1;
  wire               _mergedData_T_707 =
    io_fromPipeline_2_bits_elemIdxInsideVd[3:0] == 4'hA & selIdx_1;
  wire               _mergedData_T_720 =
    io_fromPipeline_2_bits_elemIdxInsideVd[3:0] == 4'hB & selIdx_1;
  wire               _mergedData_T_733 =
    io_fromPipeline_2_bits_elemIdxInsideVd[3:0] == 4'hC & selIdx_1;
  wire               _mergedData_T_746 =
    io_fromPipeline_2_bits_elemIdxInsideVd[3:0] == 4'hD & selIdx_1;
  wire               _mergedData_T_759 =
    io_fromPipeline_2_bits_elemIdxInsideVd[3:0] == 4'hE & selIdx_1;
  wire               _mergedData_T_772 =
    (&(io_fromPipeline_2_bits_elemIdxInsideVd[3:0])) & selIdx_1;
  wire               _mergedData_T_816 =
    io_fromPipeline_2_bits_elemIdxInsideVd[2:0] == 3'h0 & selIdx_1;
  wire               _mergedData_T_829 =
    io_fromPipeline_2_bits_elemIdxInsideVd[2:0] == 3'h1 & selIdx_1;
  wire               _mergedData_T_842 =
    io_fromPipeline_2_bits_elemIdxInsideVd[2:0] == 3'h2 & selIdx_1;
  wire               _mergedData_T_855 =
    io_fromPipeline_2_bits_elemIdxInsideVd[2:0] == 3'h3 & selIdx_1;
  wire               _mergedData_T_868 =
    io_fromPipeline_2_bits_elemIdxInsideVd[2:0] == 3'h4 & selIdx_1;
  wire               _mergedData_T_881 =
    io_fromPipeline_2_bits_elemIdxInsideVd[2:0] == 3'h5 & selIdx_1;
  wire               _mergedData_T_894 =
    io_fromPipeline_2_bits_elemIdxInsideVd[2:0] == 3'h6 & selIdx_1;
  wire               _mergedData_T_907 =
    (&(io_fromPipeline_2_bits_elemIdxInsideVd[2:0])) & selIdx_1;
  wire               _mergedData_T_939 =
    io_fromPipeline_2_bits_elemIdxInsideVd[1:0] == 2'h0 & selIdx_1;
  wire               _mergedData_T_952 =
    io_fromPipeline_2_bits_elemIdxInsideVd[1:0] == 2'h1 & selIdx_1;
  wire               _mergedData_T_965 =
    io_fromPipeline_2_bits_elemIdxInsideVd[1:0] == 2'h2 & selIdx_1;
  wire               _mergedData_T_978 =
    (&(io_fromPipeline_2_bits_elemIdxInsideVd[1:0])) & selIdx_1;
  wire               _mergedData_T_1004 =
    ~(io_fromPipeline_2_bits_elemIdxInsideVd[0]) & selIdx_1;
  wire               _mergedData_T_1017 =
    io_fromPipeline_2_bits_elemIdxInsideVd[0] & selIdx_1;
  wire [127:0]       _GEN_303 = selIdx_1 ? io_fromPipeline_2_bits_vecdata : 128'h0;
  wire [15:0]        _GEN_304 = selIdx_1 ? maskWithexceptionMask_2 : 16'h0;
  always @(posedge clock) begin
    if (_GEN_298 & wbIndexReg_2_r == 4'h0) begin
      if (isusMerge_2)
        entries_0_data <= usMergeData_2;
      else
        entries_0_data <= mergeDataReg_2_r;
    end
    else if (_GEN_296 & wbIndexReg_1_r == 4'h0) begin
      if (isusMerge_1)
        entries_0_data <= usMergeData_1;
      else
        entries_0_data <= mergeDataReg_1_r;
    end
    else if (pipewbValidReg_0_REG & wbIndexReg_0_r == 4'h0) begin
      if (isusMerge)
        entries_0_data <= usMergeData;
      else
        entries_0_data <= mergeDataReg_0_r;
    end
    else if (_GEN_147)
      entries_0_data <= io_fromSplit_1_req_bits_data;
    else if (_GEN_0)
      entries_0_data <= io_fromSplit_0_req_bits_data;
    if (_GEN_147) begin
      entries_0_mask <= io_fromSplit_1_req_bits_mask;
      entries_0_uop_fuOpType <= io_fromSplit_1_req_bits_uop_fuOpType;
      entries_0_uop_vecWen <= io_fromSplit_1_req_bits_uop_vecWen;
      entries_0_uop_v0Wen <= io_fromSplit_1_req_bits_uop_v0Wen;
      entries_0_uop_vlWen <= io_fromSplit_1_req_bits_uop_vlWen;
      entries_0_uop_vpu_vma <= io_fromSplit_1_req_bits_uop_vpu_vma;
      entries_0_uop_vpu_vsew <= io_fromSplit_1_req_bits_uop_vpu_vsew;
      entries_0_uop_vpu_vlmul <= io_fromSplit_1_req_bits_uop_vpu_vlmul;
      entries_0_uop_vpu_vm <= io_fromSplit_1_req_bits_uop_vpu_vm;
      entries_0_uop_vpu_vuopIdx <= io_fromSplit_1_req_bits_uop_vpu_vuopIdx;
      entries_0_uop_vpu_nf <= io_fromSplit_1_req_bits_uop_vpu_nf;
      entries_0_uop_vpu_veew <= io_fromSplit_1_req_bits_uop_vpu_veew;
      entries_0_uop_uopIdx <= io_fromSplit_1_req_bits_uop_uopIdx;
      entries_0_uop_pdest <= io_fromSplit_1_req_bits_uop_pdest;
      entries_0_uop_robIdx_flag <= io_fromSplit_1_req_bits_uop_robIdx_flag;
      entries_0_uop_robIdx_value <= io_fromSplit_1_req_bits_uop_robIdx_value;
      entries_0_vdIdx <= io_fromSplit_1_req_bits_vdIdx;
      entries_0_fof <= io_fromSplit_1_req_bits_fof;
      entries_0_vlmax <= io_fromSplit_1_req_bits_vlmax;
    end
    else if (_GEN_0) begin
      entries_0_mask <= io_fromSplit_0_req_bits_mask;
      entries_0_uop_fuOpType <= io_fromSplit_0_req_bits_uop_fuOpType;
      entries_0_uop_vecWen <= io_fromSplit_0_req_bits_uop_vecWen;
      entries_0_uop_v0Wen <= io_fromSplit_0_req_bits_uop_v0Wen;
      entries_0_uop_vlWen <= io_fromSplit_0_req_bits_uop_vlWen;
      entries_0_uop_vpu_vma <= io_fromSplit_0_req_bits_uop_vpu_vma;
      entries_0_uop_vpu_vsew <= io_fromSplit_0_req_bits_uop_vpu_vsew;
      entries_0_uop_vpu_vlmul <= io_fromSplit_0_req_bits_uop_vpu_vlmul;
      entries_0_uop_vpu_vm <= io_fromSplit_0_req_bits_uop_vpu_vm;
      entries_0_uop_vpu_vuopIdx <= io_fromSplit_0_req_bits_uop_vpu_vuopIdx;
      entries_0_uop_vpu_nf <= io_fromSplit_0_req_bits_uop_vpu_nf;
      entries_0_uop_vpu_veew <= io_fromSplit_0_req_bits_uop_vpu_veew;
      entries_0_uop_uopIdx <= io_fromSplit_0_req_bits_uop_uopIdx;
      entries_0_uop_pdest <= io_fromSplit_0_req_bits_uop_pdest;
      entries_0_uop_robIdx_flag <= io_fromSplit_0_req_bits_uop_robIdx_flag;
      entries_0_uop_robIdx_value <= io_fromSplit_0_req_bits_uop_robIdx_value;
      entries_0_vdIdx <= io_fromSplit_0_req_bits_vdIdx;
      entries_0_fof <= io_fromSplit_0_req_bits_fof;
      entries_0_vlmax <= io_fromSplit_0_req_bits_vlmax;
    end
    if (_GEN_293 & latchWbIndex_2 == 4'h0)
      entries_0_flowNum <= _entries_flowNum_T_4;
    else if (_GEN_292 & latchWbIndex_1 == 4'h0)
      entries_0_flowNum <= _entries_flowNum_T_2;
    else if (latchWbValid & latchWbIndex == 4'h0)
      entries_0_flowNum <= _entries_flowNum_T;
    else if (_GEN_147)
      entries_0_flowNum <= io_fromSplit_1_req_bits_flowNum;
    else if (_GEN_0)
      entries_0_flowNum <= io_fromSplit_0_req_bits_flowNum;
    if (_GEN_258 & _GEN_274 & _GEN_259) begin
      entries_0_exceptionVec_3 <= pipeBitsReg_2_exceptionVec_3;
      entries_0_exceptionVec_4 <= pipeBitsReg_2_exceptionVec_4;
      entries_0_exceptionVec_5 <= pipeBitsReg_2_exceptionVec_5;
      entries_0_exceptionVec_13 <= pipeBitsReg_2_exceptionVec_13;
      entries_0_exceptionVec_21 <= pipeBitsReg_2_exceptionVec_21;
      entries_0_vstart <= vstart_2;
      entries_0_vaNeedExt <= pipeBitsReg_2_vaNeedExt;
      entries_0_vaddr <= _vaddr_T_2;
      entries_0_gpaddr <= pipeBitsReg_2_gpaddr[49:0];
    end
    else if (_GEN_223 & _GEN_239 & _GEN_224) begin
      entries_0_exceptionVec_3 <= new_vec_3_3;
      entries_0_exceptionVec_4 <= new_vec_3_4;
      entries_0_exceptionVec_5 <= new_vec_3_5;
      entries_0_exceptionVec_13 <= new_vec_3_13;
      entries_0_exceptionVec_21 <= new_vec_3_21;
      entries_0_vstart <= vstart_1;
      entries_0_vaNeedExt <= sel_oldest_1_bits_vaNeedExt;
      entries_0_vaddr <= _vaddr_T_1;
      entries_0_gpaddr <= sel_oldest_1_bits_gpaddr;
    end
    else if (_GEN_187 & _GEN_203 & _GEN_188) begin
      entries_0_exceptionVec_3 <= new_vec_2_3;
      entries_0_exceptionVec_4 <= new_vec_2_4;
      entries_0_exceptionVec_5 <= new_vec_2_5;
      entries_0_exceptionVec_13 <= new_vec_2_13;
      entries_0_exceptionVec_21 <= new_vec_2_21;
      entries_0_vstart <= vstart;
      entries_0_vaNeedExt <= sel_oldest_bits_vaNeedExt;
      entries_0_vaddr <= _vaddr_T;
      entries_0_gpaddr <= sel_oldest_bits_gpaddr;
    end
    else begin
      if (_GEN_16) begin
        entries_0_exceptionVec_3 <= ~_GEN_18 & entries_0_exceptionVec_3;
        entries_0_exceptionVec_4 <= ~_GEN_18 & entries_0_exceptionVec_4;
        entries_0_exceptionVec_5 <= ~_GEN_18 & entries_0_exceptionVec_5;
        entries_0_exceptionVec_13 <= ~_GEN_18 & entries_0_exceptionVec_13;
        entries_0_exceptionVec_21 <= ~_GEN_18 & entries_0_exceptionVec_21;
      end
      else begin
        entries_0_exceptionVec_3 <= ~_GEN_0 & entries_0_exceptionVec_3;
        entries_0_exceptionVec_4 <= ~_GEN_0 & entries_0_exceptionVec_4;
        entries_0_exceptionVec_5 <= ~_GEN_0 & entries_0_exceptionVec_5;
        entries_0_exceptionVec_13 <= ~_GEN_0 & entries_0_exceptionVec_13;
        entries_0_exceptionVec_21 <= ~_GEN_0 & entries_0_exceptionVec_21;
      end
      if (_GEN_163)
        entries_0_vstart <= 8'h0;
      if (_GEN_147)
        entries_0_vaddr <= _GEN_179;
      else if (_GEN_0)
        entries_0_vaddr <= _GEN_146;
    end
    if (_GEN_258 & _GEN_259) begin
      entries_0_uop_trigger <= pipeBitsReg_2_trigger;
      entries_0_elemIdx <= pipeBitsReg_2_elemIdx;
    end
    else if (_GEN_223 & _GEN_224) begin
      entries_0_uop_trigger <= sel_oldest_1_bits_trigger;
      entries_0_elemIdx <= sel_oldest_1_bits_elemIdx;
    end
    else if (_GEN_187 & _GEN_188) begin
      entries_0_uop_trigger <= sel_oldest_bits_trigger;
      entries_0_elemIdx <= sel_oldest_bits_elemIdx;
    end
    else begin
      if (_GEN_147 | _GEN_0)
        entries_0_uop_trigger <= 4'h0;
      if (_GEN_163)
        entries_0_elemIdx <= 8'hFF;
    end
    entries_0_uop_flushPipe <= ~_GEN_147 & ~_GEN_0 & entries_0_uop_flushPipe;
    entries_0_uop_vpu_vta <=
      _GEN_275 & _GEN_240 & _GEN_204
      & (_GEN_147
           ? io_fromSplit_1_req_bits_uop_vpu_vta
           : _GEN_0 ? io_fromSplit_0_req_bits_uop_vpu_vta : entries_0_uop_vpu_vta);
    entries_0_uop_replayInst <= ~_GEN_147 & ~_GEN_0 & entries_0_uop_replayInst;
    if (_GEN_275) begin
      if (_GEN_240) begin
        if (_GEN_204) begin
          if (_GEN_147)
            entries_0_vl <= io_fromSplit_1_req_bits_uop_vpu_vl;
          else if (_GEN_0)
            entries_0_vl <= io_fromSplit_0_req_bits_uop_vpu_vl;
        end
        else if (_entries_vl_T)
          entries_0_vl <= _GEN_183;
        else
          entries_0_vl <= vstart;
      end
      else if (_entries_vl_T_2)
        entries_0_vl <= _GEN_221;
      else
        entries_0_vl <= vstart_1;
    end
    else if (_entries_vl_T_4)
      entries_0_vl <= _GEN_257;
    else
      entries_0_vl <= vstart_2;
    if (_GEN_298 & wbIndexReg_2_r == 4'h1) begin
      if (isusMerge_2)
        entries_1_data <= usMergeData_2;
      else
        entries_1_data <= mergeDataReg_2_r;
    end
    else if (_GEN_296 & wbIndexReg_1_r == 4'h1) begin
      if (isusMerge_1)
        entries_1_data <= usMergeData_1;
      else
        entries_1_data <= mergeDataReg_1_r;
    end
    else if (pipewbValidReg_0_REG & wbIndexReg_0_r == 4'h1) begin
      if (isusMerge)
        entries_1_data <= usMergeData;
      else
        entries_1_data <= mergeDataReg_0_r;
    end
    else if (_GEN_148)
      entries_1_data <= io_fromSplit_1_req_bits_data;
    else if (_GEN_1)
      entries_1_data <= io_fromSplit_0_req_bits_data;
    if (_GEN_148) begin
      entries_1_mask <= io_fromSplit_1_req_bits_mask;
      entries_1_uop_fuOpType <= io_fromSplit_1_req_bits_uop_fuOpType;
      entries_1_uop_vecWen <= io_fromSplit_1_req_bits_uop_vecWen;
      entries_1_uop_v0Wen <= io_fromSplit_1_req_bits_uop_v0Wen;
      entries_1_uop_vlWen <= io_fromSplit_1_req_bits_uop_vlWen;
      entries_1_uop_vpu_vma <= io_fromSplit_1_req_bits_uop_vpu_vma;
      entries_1_uop_vpu_vsew <= io_fromSplit_1_req_bits_uop_vpu_vsew;
      entries_1_uop_vpu_vlmul <= io_fromSplit_1_req_bits_uop_vpu_vlmul;
      entries_1_uop_vpu_vm <= io_fromSplit_1_req_bits_uop_vpu_vm;
      entries_1_uop_vpu_vuopIdx <= io_fromSplit_1_req_bits_uop_vpu_vuopIdx;
      entries_1_uop_vpu_nf <= io_fromSplit_1_req_bits_uop_vpu_nf;
      entries_1_uop_vpu_veew <= io_fromSplit_1_req_bits_uop_vpu_veew;
      entries_1_uop_uopIdx <= io_fromSplit_1_req_bits_uop_uopIdx;
      entries_1_uop_pdest <= io_fromSplit_1_req_bits_uop_pdest;
      entries_1_uop_robIdx_flag <= io_fromSplit_1_req_bits_uop_robIdx_flag;
      entries_1_uop_robIdx_value <= io_fromSplit_1_req_bits_uop_robIdx_value;
      entries_1_vdIdx <= io_fromSplit_1_req_bits_vdIdx;
      entries_1_fof <= io_fromSplit_1_req_bits_fof;
      entries_1_vlmax <= io_fromSplit_1_req_bits_vlmax;
    end
    else if (_GEN_1) begin
      entries_1_mask <= io_fromSplit_0_req_bits_mask;
      entries_1_uop_fuOpType <= io_fromSplit_0_req_bits_uop_fuOpType;
      entries_1_uop_vecWen <= io_fromSplit_0_req_bits_uop_vecWen;
      entries_1_uop_v0Wen <= io_fromSplit_0_req_bits_uop_v0Wen;
      entries_1_uop_vlWen <= io_fromSplit_0_req_bits_uop_vlWen;
      entries_1_uop_vpu_vma <= io_fromSplit_0_req_bits_uop_vpu_vma;
      entries_1_uop_vpu_vsew <= io_fromSplit_0_req_bits_uop_vpu_vsew;
      entries_1_uop_vpu_vlmul <= io_fromSplit_0_req_bits_uop_vpu_vlmul;
      entries_1_uop_vpu_vm <= io_fromSplit_0_req_bits_uop_vpu_vm;
      entries_1_uop_vpu_vuopIdx <= io_fromSplit_0_req_bits_uop_vpu_vuopIdx;
      entries_1_uop_vpu_nf <= io_fromSplit_0_req_bits_uop_vpu_nf;
      entries_1_uop_vpu_veew <= io_fromSplit_0_req_bits_uop_vpu_veew;
      entries_1_uop_uopIdx <= io_fromSplit_0_req_bits_uop_uopIdx;
      entries_1_uop_pdest <= io_fromSplit_0_req_bits_uop_pdest;
      entries_1_uop_robIdx_flag <= io_fromSplit_0_req_bits_uop_robIdx_flag;
      entries_1_uop_robIdx_value <= io_fromSplit_0_req_bits_uop_robIdx_value;
      entries_1_vdIdx <= io_fromSplit_0_req_bits_vdIdx;
      entries_1_fof <= io_fromSplit_0_req_bits_fof;
      entries_1_vlmax <= io_fromSplit_0_req_bits_vlmax;
    end
    if (_GEN_293 & latchWbIndex_2 == 4'h1)
      entries_1_flowNum <= _entries_flowNum_T_4;
    else if (_GEN_292 & latchWbIndex_1 == 4'h1)
      entries_1_flowNum <= _entries_flowNum_T_2;
    else if (latchWbValid & latchWbIndex == 4'h1)
      entries_1_flowNum <= _entries_flowNum_T;
    else if (_GEN_148)
      entries_1_flowNum <= io_fromSplit_1_req_bits_flowNum;
    else if (_GEN_1)
      entries_1_flowNum <= io_fromSplit_0_req_bits_flowNum;
    if (_GEN_258 & _GEN_274 & _GEN_260) begin
      entries_1_exceptionVec_3 <= pipeBitsReg_2_exceptionVec_3;
      entries_1_exceptionVec_4 <= pipeBitsReg_2_exceptionVec_4;
      entries_1_exceptionVec_5 <= pipeBitsReg_2_exceptionVec_5;
      entries_1_exceptionVec_13 <= pipeBitsReg_2_exceptionVec_13;
      entries_1_exceptionVec_21 <= pipeBitsReg_2_exceptionVec_21;
      entries_1_vstart <= vstart_2;
      entries_1_vaNeedExt <= pipeBitsReg_2_vaNeedExt;
      entries_1_vaddr <= _vaddr_T_2;
      entries_1_gpaddr <= pipeBitsReg_2_gpaddr[49:0];
    end
    else if (_GEN_223 & _GEN_239 & _GEN_225) begin
      entries_1_exceptionVec_3 <= new_vec_3_3;
      entries_1_exceptionVec_4 <= new_vec_3_4;
      entries_1_exceptionVec_5 <= new_vec_3_5;
      entries_1_exceptionVec_13 <= new_vec_3_13;
      entries_1_exceptionVec_21 <= new_vec_3_21;
      entries_1_vstart <= vstart_1;
      entries_1_vaNeedExt <= sel_oldest_1_bits_vaNeedExt;
      entries_1_vaddr <= _vaddr_T_1;
      entries_1_gpaddr <= sel_oldest_1_bits_gpaddr;
    end
    else if (_GEN_187 & _GEN_203 & _GEN_189) begin
      entries_1_exceptionVec_3 <= new_vec_2_3;
      entries_1_exceptionVec_4 <= new_vec_2_4;
      entries_1_exceptionVec_5 <= new_vec_2_5;
      entries_1_exceptionVec_13 <= new_vec_2_13;
      entries_1_exceptionVec_21 <= new_vec_2_21;
      entries_1_vstart <= vstart;
      entries_1_vaNeedExt <= sel_oldest_bits_vaNeedExt;
      entries_1_vaddr <= _vaddr_T;
      entries_1_gpaddr <= sel_oldest_bits_gpaddr;
    end
    else begin
      if (_GEN_16) begin
        entries_1_exceptionVec_3 <= ~_GEN_20 & entries_1_exceptionVec_3;
        entries_1_exceptionVec_4 <= ~_GEN_20 & entries_1_exceptionVec_4;
        entries_1_exceptionVec_5 <= ~_GEN_20 & entries_1_exceptionVec_5;
        entries_1_exceptionVec_13 <= ~_GEN_20 & entries_1_exceptionVec_13;
        entries_1_exceptionVec_21 <= ~_GEN_20 & entries_1_exceptionVec_21;
      end
      else begin
        entries_1_exceptionVec_3 <= ~_GEN_1 & entries_1_exceptionVec_3;
        entries_1_exceptionVec_4 <= ~_GEN_1 & entries_1_exceptionVec_4;
        entries_1_exceptionVec_5 <= ~_GEN_1 & entries_1_exceptionVec_5;
        entries_1_exceptionVec_13 <= ~_GEN_1 & entries_1_exceptionVec_13;
        entries_1_exceptionVec_21 <= ~_GEN_1 & entries_1_exceptionVec_21;
      end
      if (_GEN_164)
        entries_1_vstart <= 8'h0;
      if (_GEN_148)
        entries_1_vaddr <= _GEN_179;
      else if (_GEN_1)
        entries_1_vaddr <= _GEN_146;
    end
    if (_GEN_258 & _GEN_260) begin
      entries_1_uop_trigger <= pipeBitsReg_2_trigger;
      entries_1_elemIdx <= pipeBitsReg_2_elemIdx;
    end
    else if (_GEN_223 & _GEN_225) begin
      entries_1_uop_trigger <= sel_oldest_1_bits_trigger;
      entries_1_elemIdx <= sel_oldest_1_bits_elemIdx;
    end
    else if (_GEN_187 & _GEN_189) begin
      entries_1_uop_trigger <= sel_oldest_bits_trigger;
      entries_1_elemIdx <= sel_oldest_bits_elemIdx;
    end
    else begin
      if (_GEN_148 | _GEN_1)
        entries_1_uop_trigger <= 4'h0;
      if (_GEN_164)
        entries_1_elemIdx <= 8'hFF;
    end
    entries_1_uop_flushPipe <= ~_GEN_148 & ~_GEN_1 & entries_1_uop_flushPipe;
    entries_1_uop_vpu_vta <=
      _GEN_276 & _GEN_241 & _GEN_205
      & (_GEN_148
           ? io_fromSplit_1_req_bits_uop_vpu_vta
           : _GEN_1 ? io_fromSplit_0_req_bits_uop_vpu_vta : entries_1_uop_vpu_vta);
    entries_1_uop_replayInst <= ~_GEN_148 & ~_GEN_1 & entries_1_uop_replayInst;
    if (_GEN_276) begin
      if (_GEN_241) begin
        if (_GEN_205) begin
          if (_GEN_148)
            entries_1_vl <= io_fromSplit_1_req_bits_uop_vpu_vl;
          else if (_GEN_1)
            entries_1_vl <= io_fromSplit_0_req_bits_uop_vpu_vl;
        end
        else if (_entries_vl_T)
          entries_1_vl <= _GEN_183;
        else
          entries_1_vl <= vstart;
      end
      else if (_entries_vl_T_2)
        entries_1_vl <= _GEN_221;
      else
        entries_1_vl <= vstart_1;
    end
    else if (_entries_vl_T_4)
      entries_1_vl <= _GEN_257;
    else
      entries_1_vl <= vstart_2;
    if (_GEN_298 & wbIndexReg_2_r == 4'h2) begin
      if (isusMerge_2)
        entries_2_data <= usMergeData_2;
      else
        entries_2_data <= mergeDataReg_2_r;
    end
    else if (_GEN_296 & wbIndexReg_1_r == 4'h2) begin
      if (isusMerge_1)
        entries_2_data <= usMergeData_1;
      else
        entries_2_data <= mergeDataReg_1_r;
    end
    else if (pipewbValidReg_0_REG & wbIndexReg_0_r == 4'h2) begin
      if (isusMerge)
        entries_2_data <= usMergeData;
      else
        entries_2_data <= mergeDataReg_0_r;
    end
    else if (_GEN_149)
      entries_2_data <= io_fromSplit_1_req_bits_data;
    else if (_GEN_2)
      entries_2_data <= io_fromSplit_0_req_bits_data;
    if (_GEN_149) begin
      entries_2_mask <= io_fromSplit_1_req_bits_mask;
      entries_2_uop_fuOpType <= io_fromSplit_1_req_bits_uop_fuOpType;
      entries_2_uop_vecWen <= io_fromSplit_1_req_bits_uop_vecWen;
      entries_2_uop_v0Wen <= io_fromSplit_1_req_bits_uop_v0Wen;
      entries_2_uop_vlWen <= io_fromSplit_1_req_bits_uop_vlWen;
      entries_2_uop_vpu_vma <= io_fromSplit_1_req_bits_uop_vpu_vma;
      entries_2_uop_vpu_vsew <= io_fromSplit_1_req_bits_uop_vpu_vsew;
      entries_2_uop_vpu_vlmul <= io_fromSplit_1_req_bits_uop_vpu_vlmul;
      entries_2_uop_vpu_vm <= io_fromSplit_1_req_bits_uop_vpu_vm;
      entries_2_uop_vpu_vuopIdx <= io_fromSplit_1_req_bits_uop_vpu_vuopIdx;
      entries_2_uop_vpu_nf <= io_fromSplit_1_req_bits_uop_vpu_nf;
      entries_2_uop_vpu_veew <= io_fromSplit_1_req_bits_uop_vpu_veew;
      entries_2_uop_uopIdx <= io_fromSplit_1_req_bits_uop_uopIdx;
      entries_2_uop_pdest <= io_fromSplit_1_req_bits_uop_pdest;
      entries_2_uop_robIdx_flag <= io_fromSplit_1_req_bits_uop_robIdx_flag;
      entries_2_uop_robIdx_value <= io_fromSplit_1_req_bits_uop_robIdx_value;
      entries_2_vdIdx <= io_fromSplit_1_req_bits_vdIdx;
      entries_2_fof <= io_fromSplit_1_req_bits_fof;
      entries_2_vlmax <= io_fromSplit_1_req_bits_vlmax;
    end
    else if (_GEN_2) begin
      entries_2_mask <= io_fromSplit_0_req_bits_mask;
      entries_2_uop_fuOpType <= io_fromSplit_0_req_bits_uop_fuOpType;
      entries_2_uop_vecWen <= io_fromSplit_0_req_bits_uop_vecWen;
      entries_2_uop_v0Wen <= io_fromSplit_0_req_bits_uop_v0Wen;
      entries_2_uop_vlWen <= io_fromSplit_0_req_bits_uop_vlWen;
      entries_2_uop_vpu_vma <= io_fromSplit_0_req_bits_uop_vpu_vma;
      entries_2_uop_vpu_vsew <= io_fromSplit_0_req_bits_uop_vpu_vsew;
      entries_2_uop_vpu_vlmul <= io_fromSplit_0_req_bits_uop_vpu_vlmul;
      entries_2_uop_vpu_vm <= io_fromSplit_0_req_bits_uop_vpu_vm;
      entries_2_uop_vpu_vuopIdx <= io_fromSplit_0_req_bits_uop_vpu_vuopIdx;
      entries_2_uop_vpu_nf <= io_fromSplit_0_req_bits_uop_vpu_nf;
      entries_2_uop_vpu_veew <= io_fromSplit_0_req_bits_uop_vpu_veew;
      entries_2_uop_uopIdx <= io_fromSplit_0_req_bits_uop_uopIdx;
      entries_2_uop_pdest <= io_fromSplit_0_req_bits_uop_pdest;
      entries_2_uop_robIdx_flag <= io_fromSplit_0_req_bits_uop_robIdx_flag;
      entries_2_uop_robIdx_value <= io_fromSplit_0_req_bits_uop_robIdx_value;
      entries_2_vdIdx <= io_fromSplit_0_req_bits_vdIdx;
      entries_2_fof <= io_fromSplit_0_req_bits_fof;
      entries_2_vlmax <= io_fromSplit_0_req_bits_vlmax;
    end
    if (_GEN_293 & latchWbIndex_2 == 4'h2)
      entries_2_flowNum <= _entries_flowNum_T_4;
    else if (_GEN_292 & latchWbIndex_1 == 4'h2)
      entries_2_flowNum <= _entries_flowNum_T_2;
    else if (latchWbValid & latchWbIndex == 4'h2)
      entries_2_flowNum <= _entries_flowNum_T;
    else if (_GEN_149)
      entries_2_flowNum <= io_fromSplit_1_req_bits_flowNum;
    else if (_GEN_2)
      entries_2_flowNum <= io_fromSplit_0_req_bits_flowNum;
    if (_GEN_258 & _GEN_274 & _GEN_261) begin
      entries_2_exceptionVec_3 <= pipeBitsReg_2_exceptionVec_3;
      entries_2_exceptionVec_4 <= pipeBitsReg_2_exceptionVec_4;
      entries_2_exceptionVec_5 <= pipeBitsReg_2_exceptionVec_5;
      entries_2_exceptionVec_13 <= pipeBitsReg_2_exceptionVec_13;
      entries_2_exceptionVec_21 <= pipeBitsReg_2_exceptionVec_21;
      entries_2_vstart <= vstart_2;
      entries_2_vaNeedExt <= pipeBitsReg_2_vaNeedExt;
      entries_2_vaddr <= _vaddr_T_2;
      entries_2_gpaddr <= pipeBitsReg_2_gpaddr[49:0];
    end
    else if (_GEN_223 & _GEN_239 & _GEN_226) begin
      entries_2_exceptionVec_3 <= new_vec_3_3;
      entries_2_exceptionVec_4 <= new_vec_3_4;
      entries_2_exceptionVec_5 <= new_vec_3_5;
      entries_2_exceptionVec_13 <= new_vec_3_13;
      entries_2_exceptionVec_21 <= new_vec_3_21;
      entries_2_vstart <= vstart_1;
      entries_2_vaNeedExt <= sel_oldest_1_bits_vaNeedExt;
      entries_2_vaddr <= _vaddr_T_1;
      entries_2_gpaddr <= sel_oldest_1_bits_gpaddr;
    end
    else if (_GEN_187 & _GEN_203 & _GEN_190) begin
      entries_2_exceptionVec_3 <= new_vec_2_3;
      entries_2_exceptionVec_4 <= new_vec_2_4;
      entries_2_exceptionVec_5 <= new_vec_2_5;
      entries_2_exceptionVec_13 <= new_vec_2_13;
      entries_2_exceptionVec_21 <= new_vec_2_21;
      entries_2_vstart <= vstart;
      entries_2_vaNeedExt <= sel_oldest_bits_vaNeedExt;
      entries_2_vaddr <= _vaddr_T;
      entries_2_gpaddr <= sel_oldest_bits_gpaddr;
    end
    else begin
      if (_GEN_16) begin
        entries_2_exceptionVec_3 <= ~_GEN_22 & entries_2_exceptionVec_3;
        entries_2_exceptionVec_4 <= ~_GEN_22 & entries_2_exceptionVec_4;
        entries_2_exceptionVec_5 <= ~_GEN_22 & entries_2_exceptionVec_5;
        entries_2_exceptionVec_13 <= ~_GEN_22 & entries_2_exceptionVec_13;
        entries_2_exceptionVec_21 <= ~_GEN_22 & entries_2_exceptionVec_21;
      end
      else begin
        entries_2_exceptionVec_3 <= ~_GEN_2 & entries_2_exceptionVec_3;
        entries_2_exceptionVec_4 <= ~_GEN_2 & entries_2_exceptionVec_4;
        entries_2_exceptionVec_5 <= ~_GEN_2 & entries_2_exceptionVec_5;
        entries_2_exceptionVec_13 <= ~_GEN_2 & entries_2_exceptionVec_13;
        entries_2_exceptionVec_21 <= ~_GEN_2 & entries_2_exceptionVec_21;
      end
      if (_GEN_165)
        entries_2_vstart <= 8'h0;
      if (_GEN_149)
        entries_2_vaddr <= _GEN_179;
      else if (_GEN_2)
        entries_2_vaddr <= _GEN_146;
    end
    if (_GEN_258 & _GEN_261) begin
      entries_2_uop_trigger <= pipeBitsReg_2_trigger;
      entries_2_elemIdx <= pipeBitsReg_2_elemIdx;
    end
    else if (_GEN_223 & _GEN_226) begin
      entries_2_uop_trigger <= sel_oldest_1_bits_trigger;
      entries_2_elemIdx <= sel_oldest_1_bits_elemIdx;
    end
    else if (_GEN_187 & _GEN_190) begin
      entries_2_uop_trigger <= sel_oldest_bits_trigger;
      entries_2_elemIdx <= sel_oldest_bits_elemIdx;
    end
    else begin
      if (_GEN_149 | _GEN_2)
        entries_2_uop_trigger <= 4'h0;
      if (_GEN_165)
        entries_2_elemIdx <= 8'hFF;
    end
    entries_2_uop_flushPipe <= ~_GEN_149 & ~_GEN_2 & entries_2_uop_flushPipe;
    entries_2_uop_vpu_vta <=
      _GEN_277 & _GEN_242 & _GEN_206
      & (_GEN_149
           ? io_fromSplit_1_req_bits_uop_vpu_vta
           : _GEN_2 ? io_fromSplit_0_req_bits_uop_vpu_vta : entries_2_uop_vpu_vta);
    entries_2_uop_replayInst <= ~_GEN_149 & ~_GEN_2 & entries_2_uop_replayInst;
    if (_GEN_277) begin
      if (_GEN_242) begin
        if (_GEN_206) begin
          if (_GEN_149)
            entries_2_vl <= io_fromSplit_1_req_bits_uop_vpu_vl;
          else if (_GEN_2)
            entries_2_vl <= io_fromSplit_0_req_bits_uop_vpu_vl;
        end
        else if (_entries_vl_T)
          entries_2_vl <= _GEN_183;
        else
          entries_2_vl <= vstart;
      end
      else if (_entries_vl_T_2)
        entries_2_vl <= _GEN_221;
      else
        entries_2_vl <= vstart_1;
    end
    else if (_entries_vl_T_4)
      entries_2_vl <= _GEN_257;
    else
      entries_2_vl <= vstart_2;
    if (_GEN_298 & wbIndexReg_2_r == 4'h3) begin
      if (isusMerge_2)
        entries_3_data <= usMergeData_2;
      else
        entries_3_data <= mergeDataReg_2_r;
    end
    else if (_GEN_296 & wbIndexReg_1_r == 4'h3) begin
      if (isusMerge_1)
        entries_3_data <= usMergeData_1;
      else
        entries_3_data <= mergeDataReg_1_r;
    end
    else if (pipewbValidReg_0_REG & wbIndexReg_0_r == 4'h3) begin
      if (isusMerge)
        entries_3_data <= usMergeData;
      else
        entries_3_data <= mergeDataReg_0_r;
    end
    else if (_GEN_150)
      entries_3_data <= io_fromSplit_1_req_bits_data;
    else if (_GEN_3)
      entries_3_data <= io_fromSplit_0_req_bits_data;
    if (_GEN_150) begin
      entries_3_mask <= io_fromSplit_1_req_bits_mask;
      entries_3_uop_fuOpType <= io_fromSplit_1_req_bits_uop_fuOpType;
      entries_3_uop_vecWen <= io_fromSplit_1_req_bits_uop_vecWen;
      entries_3_uop_v0Wen <= io_fromSplit_1_req_bits_uop_v0Wen;
      entries_3_uop_vlWen <= io_fromSplit_1_req_bits_uop_vlWen;
      entries_3_uop_vpu_vma <= io_fromSplit_1_req_bits_uop_vpu_vma;
      entries_3_uop_vpu_vsew <= io_fromSplit_1_req_bits_uop_vpu_vsew;
      entries_3_uop_vpu_vlmul <= io_fromSplit_1_req_bits_uop_vpu_vlmul;
      entries_3_uop_vpu_vm <= io_fromSplit_1_req_bits_uop_vpu_vm;
      entries_3_uop_vpu_vuopIdx <= io_fromSplit_1_req_bits_uop_vpu_vuopIdx;
      entries_3_uop_vpu_nf <= io_fromSplit_1_req_bits_uop_vpu_nf;
      entries_3_uop_vpu_veew <= io_fromSplit_1_req_bits_uop_vpu_veew;
      entries_3_uop_uopIdx <= io_fromSplit_1_req_bits_uop_uopIdx;
      entries_3_uop_pdest <= io_fromSplit_1_req_bits_uop_pdest;
      entries_3_uop_robIdx_flag <= io_fromSplit_1_req_bits_uop_robIdx_flag;
      entries_3_uop_robIdx_value <= io_fromSplit_1_req_bits_uop_robIdx_value;
      entries_3_vdIdx <= io_fromSplit_1_req_bits_vdIdx;
      entries_3_fof <= io_fromSplit_1_req_bits_fof;
      entries_3_vlmax <= io_fromSplit_1_req_bits_vlmax;
    end
    else if (_GEN_3) begin
      entries_3_mask <= io_fromSplit_0_req_bits_mask;
      entries_3_uop_fuOpType <= io_fromSplit_0_req_bits_uop_fuOpType;
      entries_3_uop_vecWen <= io_fromSplit_0_req_bits_uop_vecWen;
      entries_3_uop_v0Wen <= io_fromSplit_0_req_bits_uop_v0Wen;
      entries_3_uop_vlWen <= io_fromSplit_0_req_bits_uop_vlWen;
      entries_3_uop_vpu_vma <= io_fromSplit_0_req_bits_uop_vpu_vma;
      entries_3_uop_vpu_vsew <= io_fromSplit_0_req_bits_uop_vpu_vsew;
      entries_3_uop_vpu_vlmul <= io_fromSplit_0_req_bits_uop_vpu_vlmul;
      entries_3_uop_vpu_vm <= io_fromSplit_0_req_bits_uop_vpu_vm;
      entries_3_uop_vpu_vuopIdx <= io_fromSplit_0_req_bits_uop_vpu_vuopIdx;
      entries_3_uop_vpu_nf <= io_fromSplit_0_req_bits_uop_vpu_nf;
      entries_3_uop_vpu_veew <= io_fromSplit_0_req_bits_uop_vpu_veew;
      entries_3_uop_uopIdx <= io_fromSplit_0_req_bits_uop_uopIdx;
      entries_3_uop_pdest <= io_fromSplit_0_req_bits_uop_pdest;
      entries_3_uop_robIdx_flag <= io_fromSplit_0_req_bits_uop_robIdx_flag;
      entries_3_uop_robIdx_value <= io_fromSplit_0_req_bits_uop_robIdx_value;
      entries_3_vdIdx <= io_fromSplit_0_req_bits_vdIdx;
      entries_3_fof <= io_fromSplit_0_req_bits_fof;
      entries_3_vlmax <= io_fromSplit_0_req_bits_vlmax;
    end
    if (_GEN_293 & latchWbIndex_2 == 4'h3)
      entries_3_flowNum <= _entries_flowNum_T_4;
    else if (_GEN_292 & latchWbIndex_1 == 4'h3)
      entries_3_flowNum <= _entries_flowNum_T_2;
    else if (latchWbValid & latchWbIndex == 4'h3)
      entries_3_flowNum <= _entries_flowNum_T;
    else if (_GEN_150)
      entries_3_flowNum <= io_fromSplit_1_req_bits_flowNum;
    else if (_GEN_3)
      entries_3_flowNum <= io_fromSplit_0_req_bits_flowNum;
    if (_GEN_258 & _GEN_274 & _GEN_262) begin
      entries_3_exceptionVec_3 <= pipeBitsReg_2_exceptionVec_3;
      entries_3_exceptionVec_4 <= pipeBitsReg_2_exceptionVec_4;
      entries_3_exceptionVec_5 <= pipeBitsReg_2_exceptionVec_5;
      entries_3_exceptionVec_13 <= pipeBitsReg_2_exceptionVec_13;
      entries_3_exceptionVec_21 <= pipeBitsReg_2_exceptionVec_21;
      entries_3_vstart <= vstart_2;
      entries_3_vaNeedExt <= pipeBitsReg_2_vaNeedExt;
      entries_3_vaddr <= _vaddr_T_2;
      entries_3_gpaddr <= pipeBitsReg_2_gpaddr[49:0];
    end
    else if (_GEN_223 & _GEN_239 & _GEN_227) begin
      entries_3_exceptionVec_3 <= new_vec_3_3;
      entries_3_exceptionVec_4 <= new_vec_3_4;
      entries_3_exceptionVec_5 <= new_vec_3_5;
      entries_3_exceptionVec_13 <= new_vec_3_13;
      entries_3_exceptionVec_21 <= new_vec_3_21;
      entries_3_vstart <= vstart_1;
      entries_3_vaNeedExt <= sel_oldest_1_bits_vaNeedExt;
      entries_3_vaddr <= _vaddr_T_1;
      entries_3_gpaddr <= sel_oldest_1_bits_gpaddr;
    end
    else if (_GEN_187 & _GEN_203 & _GEN_191) begin
      entries_3_exceptionVec_3 <= new_vec_2_3;
      entries_3_exceptionVec_4 <= new_vec_2_4;
      entries_3_exceptionVec_5 <= new_vec_2_5;
      entries_3_exceptionVec_13 <= new_vec_2_13;
      entries_3_exceptionVec_21 <= new_vec_2_21;
      entries_3_vstart <= vstart;
      entries_3_vaNeedExt <= sel_oldest_bits_vaNeedExt;
      entries_3_vaddr <= _vaddr_T;
      entries_3_gpaddr <= sel_oldest_bits_gpaddr;
    end
    else begin
      if (_GEN_16) begin
        entries_3_exceptionVec_3 <= ~_GEN_24 & entries_3_exceptionVec_3;
        entries_3_exceptionVec_4 <= ~_GEN_24 & entries_3_exceptionVec_4;
        entries_3_exceptionVec_5 <= ~_GEN_24 & entries_3_exceptionVec_5;
        entries_3_exceptionVec_13 <= ~_GEN_24 & entries_3_exceptionVec_13;
        entries_3_exceptionVec_21 <= ~_GEN_24 & entries_3_exceptionVec_21;
      end
      else begin
        entries_3_exceptionVec_3 <= ~_GEN_3 & entries_3_exceptionVec_3;
        entries_3_exceptionVec_4 <= ~_GEN_3 & entries_3_exceptionVec_4;
        entries_3_exceptionVec_5 <= ~_GEN_3 & entries_3_exceptionVec_5;
        entries_3_exceptionVec_13 <= ~_GEN_3 & entries_3_exceptionVec_13;
        entries_3_exceptionVec_21 <= ~_GEN_3 & entries_3_exceptionVec_21;
      end
      if (_GEN_166)
        entries_3_vstart <= 8'h0;
      if (_GEN_150)
        entries_3_vaddr <= _GEN_179;
      else if (_GEN_3)
        entries_3_vaddr <= _GEN_146;
    end
    if (_GEN_258 & _GEN_262) begin
      entries_3_uop_trigger <= pipeBitsReg_2_trigger;
      entries_3_elemIdx <= pipeBitsReg_2_elemIdx;
    end
    else if (_GEN_223 & _GEN_227) begin
      entries_3_uop_trigger <= sel_oldest_1_bits_trigger;
      entries_3_elemIdx <= sel_oldest_1_bits_elemIdx;
    end
    else if (_GEN_187 & _GEN_191) begin
      entries_3_uop_trigger <= sel_oldest_bits_trigger;
      entries_3_elemIdx <= sel_oldest_bits_elemIdx;
    end
    else begin
      if (_GEN_150 | _GEN_3)
        entries_3_uop_trigger <= 4'h0;
      if (_GEN_166)
        entries_3_elemIdx <= 8'hFF;
    end
    entries_3_uop_flushPipe <= ~_GEN_150 & ~_GEN_3 & entries_3_uop_flushPipe;
    entries_3_uop_vpu_vta <=
      _GEN_278 & _GEN_243 & _GEN_207
      & (_GEN_150
           ? io_fromSplit_1_req_bits_uop_vpu_vta
           : _GEN_3 ? io_fromSplit_0_req_bits_uop_vpu_vta : entries_3_uop_vpu_vta);
    entries_3_uop_replayInst <= ~_GEN_150 & ~_GEN_3 & entries_3_uop_replayInst;
    if (_GEN_278) begin
      if (_GEN_243) begin
        if (_GEN_207) begin
          if (_GEN_150)
            entries_3_vl <= io_fromSplit_1_req_bits_uop_vpu_vl;
          else if (_GEN_3)
            entries_3_vl <= io_fromSplit_0_req_bits_uop_vpu_vl;
        end
        else if (_entries_vl_T)
          entries_3_vl <= _GEN_183;
        else
          entries_3_vl <= vstart;
      end
      else if (_entries_vl_T_2)
        entries_3_vl <= _GEN_221;
      else
        entries_3_vl <= vstart_1;
    end
    else if (_entries_vl_T_4)
      entries_3_vl <= _GEN_257;
    else
      entries_3_vl <= vstart_2;
    if (_GEN_298 & wbIndexReg_2_r == 4'h4) begin
      if (isusMerge_2)
        entries_4_data <= usMergeData_2;
      else
        entries_4_data <= mergeDataReg_2_r;
    end
    else if (_GEN_296 & wbIndexReg_1_r == 4'h4) begin
      if (isusMerge_1)
        entries_4_data <= usMergeData_1;
      else
        entries_4_data <= mergeDataReg_1_r;
    end
    else if (pipewbValidReg_0_REG & wbIndexReg_0_r == 4'h4) begin
      if (isusMerge)
        entries_4_data <= usMergeData;
      else
        entries_4_data <= mergeDataReg_0_r;
    end
    else if (_GEN_151)
      entries_4_data <= io_fromSplit_1_req_bits_data;
    else if (_GEN_4)
      entries_4_data <= io_fromSplit_0_req_bits_data;
    if (_GEN_151) begin
      entries_4_mask <= io_fromSplit_1_req_bits_mask;
      entries_4_uop_fuOpType <= io_fromSplit_1_req_bits_uop_fuOpType;
      entries_4_uop_vecWen <= io_fromSplit_1_req_bits_uop_vecWen;
      entries_4_uop_v0Wen <= io_fromSplit_1_req_bits_uop_v0Wen;
      entries_4_uop_vlWen <= io_fromSplit_1_req_bits_uop_vlWen;
      entries_4_uop_vpu_vma <= io_fromSplit_1_req_bits_uop_vpu_vma;
      entries_4_uop_vpu_vsew <= io_fromSplit_1_req_bits_uop_vpu_vsew;
      entries_4_uop_vpu_vlmul <= io_fromSplit_1_req_bits_uop_vpu_vlmul;
      entries_4_uop_vpu_vm <= io_fromSplit_1_req_bits_uop_vpu_vm;
      entries_4_uop_vpu_vuopIdx <= io_fromSplit_1_req_bits_uop_vpu_vuopIdx;
      entries_4_uop_vpu_nf <= io_fromSplit_1_req_bits_uop_vpu_nf;
      entries_4_uop_vpu_veew <= io_fromSplit_1_req_bits_uop_vpu_veew;
      entries_4_uop_uopIdx <= io_fromSplit_1_req_bits_uop_uopIdx;
      entries_4_uop_pdest <= io_fromSplit_1_req_bits_uop_pdest;
      entries_4_uop_robIdx_flag <= io_fromSplit_1_req_bits_uop_robIdx_flag;
      entries_4_uop_robIdx_value <= io_fromSplit_1_req_bits_uop_robIdx_value;
      entries_4_vdIdx <= io_fromSplit_1_req_bits_vdIdx;
      entries_4_fof <= io_fromSplit_1_req_bits_fof;
      entries_4_vlmax <= io_fromSplit_1_req_bits_vlmax;
    end
    else if (_GEN_4) begin
      entries_4_mask <= io_fromSplit_0_req_bits_mask;
      entries_4_uop_fuOpType <= io_fromSplit_0_req_bits_uop_fuOpType;
      entries_4_uop_vecWen <= io_fromSplit_0_req_bits_uop_vecWen;
      entries_4_uop_v0Wen <= io_fromSplit_0_req_bits_uop_v0Wen;
      entries_4_uop_vlWen <= io_fromSplit_0_req_bits_uop_vlWen;
      entries_4_uop_vpu_vma <= io_fromSplit_0_req_bits_uop_vpu_vma;
      entries_4_uop_vpu_vsew <= io_fromSplit_0_req_bits_uop_vpu_vsew;
      entries_4_uop_vpu_vlmul <= io_fromSplit_0_req_bits_uop_vpu_vlmul;
      entries_4_uop_vpu_vm <= io_fromSplit_0_req_bits_uop_vpu_vm;
      entries_4_uop_vpu_vuopIdx <= io_fromSplit_0_req_bits_uop_vpu_vuopIdx;
      entries_4_uop_vpu_nf <= io_fromSplit_0_req_bits_uop_vpu_nf;
      entries_4_uop_vpu_veew <= io_fromSplit_0_req_bits_uop_vpu_veew;
      entries_4_uop_uopIdx <= io_fromSplit_0_req_bits_uop_uopIdx;
      entries_4_uop_pdest <= io_fromSplit_0_req_bits_uop_pdest;
      entries_4_uop_robIdx_flag <= io_fromSplit_0_req_bits_uop_robIdx_flag;
      entries_4_uop_robIdx_value <= io_fromSplit_0_req_bits_uop_robIdx_value;
      entries_4_vdIdx <= io_fromSplit_0_req_bits_vdIdx;
      entries_4_fof <= io_fromSplit_0_req_bits_fof;
      entries_4_vlmax <= io_fromSplit_0_req_bits_vlmax;
    end
    if (_GEN_293 & latchWbIndex_2 == 4'h4)
      entries_4_flowNum <= _entries_flowNum_T_4;
    else if (_GEN_292 & latchWbIndex_1 == 4'h4)
      entries_4_flowNum <= _entries_flowNum_T_2;
    else if (latchWbValid & latchWbIndex == 4'h4)
      entries_4_flowNum <= _entries_flowNum_T;
    else if (_GEN_151)
      entries_4_flowNum <= io_fromSplit_1_req_bits_flowNum;
    else if (_GEN_4)
      entries_4_flowNum <= io_fromSplit_0_req_bits_flowNum;
    if (_GEN_258 & _GEN_274 & _GEN_263) begin
      entries_4_exceptionVec_3 <= pipeBitsReg_2_exceptionVec_3;
      entries_4_exceptionVec_4 <= pipeBitsReg_2_exceptionVec_4;
      entries_4_exceptionVec_5 <= pipeBitsReg_2_exceptionVec_5;
      entries_4_exceptionVec_13 <= pipeBitsReg_2_exceptionVec_13;
      entries_4_exceptionVec_21 <= pipeBitsReg_2_exceptionVec_21;
      entries_4_vstart <= vstart_2;
      entries_4_vaNeedExt <= pipeBitsReg_2_vaNeedExt;
      entries_4_vaddr <= _vaddr_T_2;
      entries_4_gpaddr <= pipeBitsReg_2_gpaddr[49:0];
    end
    else if (_GEN_223 & _GEN_239 & _GEN_228) begin
      entries_4_exceptionVec_3 <= new_vec_3_3;
      entries_4_exceptionVec_4 <= new_vec_3_4;
      entries_4_exceptionVec_5 <= new_vec_3_5;
      entries_4_exceptionVec_13 <= new_vec_3_13;
      entries_4_exceptionVec_21 <= new_vec_3_21;
      entries_4_vstart <= vstart_1;
      entries_4_vaNeedExt <= sel_oldest_1_bits_vaNeedExt;
      entries_4_vaddr <= _vaddr_T_1;
      entries_4_gpaddr <= sel_oldest_1_bits_gpaddr;
    end
    else if (_GEN_187 & _GEN_203 & _GEN_192) begin
      entries_4_exceptionVec_3 <= new_vec_2_3;
      entries_4_exceptionVec_4 <= new_vec_2_4;
      entries_4_exceptionVec_5 <= new_vec_2_5;
      entries_4_exceptionVec_13 <= new_vec_2_13;
      entries_4_exceptionVec_21 <= new_vec_2_21;
      entries_4_vstart <= vstart;
      entries_4_vaNeedExt <= sel_oldest_bits_vaNeedExt;
      entries_4_vaddr <= _vaddr_T;
      entries_4_gpaddr <= sel_oldest_bits_gpaddr;
    end
    else begin
      if (_GEN_16) begin
        entries_4_exceptionVec_3 <= ~_GEN_26 & entries_4_exceptionVec_3;
        entries_4_exceptionVec_4 <= ~_GEN_26 & entries_4_exceptionVec_4;
        entries_4_exceptionVec_5 <= ~_GEN_26 & entries_4_exceptionVec_5;
        entries_4_exceptionVec_13 <= ~_GEN_26 & entries_4_exceptionVec_13;
        entries_4_exceptionVec_21 <= ~_GEN_26 & entries_4_exceptionVec_21;
      end
      else begin
        entries_4_exceptionVec_3 <= ~_GEN_4 & entries_4_exceptionVec_3;
        entries_4_exceptionVec_4 <= ~_GEN_4 & entries_4_exceptionVec_4;
        entries_4_exceptionVec_5 <= ~_GEN_4 & entries_4_exceptionVec_5;
        entries_4_exceptionVec_13 <= ~_GEN_4 & entries_4_exceptionVec_13;
        entries_4_exceptionVec_21 <= ~_GEN_4 & entries_4_exceptionVec_21;
      end
      if (_GEN_167)
        entries_4_vstart <= 8'h0;
      if (_GEN_151)
        entries_4_vaddr <= _GEN_179;
      else if (_GEN_4)
        entries_4_vaddr <= _GEN_146;
    end
    if (_GEN_258 & _GEN_263) begin
      entries_4_uop_trigger <= pipeBitsReg_2_trigger;
      entries_4_elemIdx <= pipeBitsReg_2_elemIdx;
    end
    else if (_GEN_223 & _GEN_228) begin
      entries_4_uop_trigger <= sel_oldest_1_bits_trigger;
      entries_4_elemIdx <= sel_oldest_1_bits_elemIdx;
    end
    else if (_GEN_187 & _GEN_192) begin
      entries_4_uop_trigger <= sel_oldest_bits_trigger;
      entries_4_elemIdx <= sel_oldest_bits_elemIdx;
    end
    else begin
      if (_GEN_151 | _GEN_4)
        entries_4_uop_trigger <= 4'h0;
      if (_GEN_167)
        entries_4_elemIdx <= 8'hFF;
    end
    entries_4_uop_flushPipe <= ~_GEN_151 & ~_GEN_4 & entries_4_uop_flushPipe;
    entries_4_uop_vpu_vta <=
      _GEN_279 & _GEN_244 & _GEN_208
      & (_GEN_151
           ? io_fromSplit_1_req_bits_uop_vpu_vta
           : _GEN_4 ? io_fromSplit_0_req_bits_uop_vpu_vta : entries_4_uop_vpu_vta);
    entries_4_uop_replayInst <= ~_GEN_151 & ~_GEN_4 & entries_4_uop_replayInst;
    if (_GEN_279) begin
      if (_GEN_244) begin
        if (_GEN_208) begin
          if (_GEN_151)
            entries_4_vl <= io_fromSplit_1_req_bits_uop_vpu_vl;
          else if (_GEN_4)
            entries_4_vl <= io_fromSplit_0_req_bits_uop_vpu_vl;
        end
        else if (_entries_vl_T)
          entries_4_vl <= _GEN_183;
        else
          entries_4_vl <= vstart;
      end
      else if (_entries_vl_T_2)
        entries_4_vl <= _GEN_221;
      else
        entries_4_vl <= vstart_1;
    end
    else if (_entries_vl_T_4)
      entries_4_vl <= _GEN_257;
    else
      entries_4_vl <= vstart_2;
    if (_GEN_298 & wbIndexReg_2_r == 4'h5) begin
      if (isusMerge_2)
        entries_5_data <= usMergeData_2;
      else
        entries_5_data <= mergeDataReg_2_r;
    end
    else if (_GEN_296 & wbIndexReg_1_r == 4'h5) begin
      if (isusMerge_1)
        entries_5_data <= usMergeData_1;
      else
        entries_5_data <= mergeDataReg_1_r;
    end
    else if (pipewbValidReg_0_REG & wbIndexReg_0_r == 4'h5) begin
      if (isusMerge)
        entries_5_data <= usMergeData;
      else
        entries_5_data <= mergeDataReg_0_r;
    end
    else if (_GEN_152)
      entries_5_data <= io_fromSplit_1_req_bits_data;
    else if (_GEN_5)
      entries_5_data <= io_fromSplit_0_req_bits_data;
    if (_GEN_152) begin
      entries_5_mask <= io_fromSplit_1_req_bits_mask;
      entries_5_uop_fuOpType <= io_fromSplit_1_req_bits_uop_fuOpType;
      entries_5_uop_vecWen <= io_fromSplit_1_req_bits_uop_vecWen;
      entries_5_uop_v0Wen <= io_fromSplit_1_req_bits_uop_v0Wen;
      entries_5_uop_vlWen <= io_fromSplit_1_req_bits_uop_vlWen;
      entries_5_uop_vpu_vma <= io_fromSplit_1_req_bits_uop_vpu_vma;
      entries_5_uop_vpu_vsew <= io_fromSplit_1_req_bits_uop_vpu_vsew;
      entries_5_uop_vpu_vlmul <= io_fromSplit_1_req_bits_uop_vpu_vlmul;
      entries_5_uop_vpu_vm <= io_fromSplit_1_req_bits_uop_vpu_vm;
      entries_5_uop_vpu_vuopIdx <= io_fromSplit_1_req_bits_uop_vpu_vuopIdx;
      entries_5_uop_vpu_nf <= io_fromSplit_1_req_bits_uop_vpu_nf;
      entries_5_uop_vpu_veew <= io_fromSplit_1_req_bits_uop_vpu_veew;
      entries_5_uop_uopIdx <= io_fromSplit_1_req_bits_uop_uopIdx;
      entries_5_uop_pdest <= io_fromSplit_1_req_bits_uop_pdest;
      entries_5_uop_robIdx_flag <= io_fromSplit_1_req_bits_uop_robIdx_flag;
      entries_5_uop_robIdx_value <= io_fromSplit_1_req_bits_uop_robIdx_value;
      entries_5_vdIdx <= io_fromSplit_1_req_bits_vdIdx;
      entries_5_fof <= io_fromSplit_1_req_bits_fof;
      entries_5_vlmax <= io_fromSplit_1_req_bits_vlmax;
    end
    else if (_GEN_5) begin
      entries_5_mask <= io_fromSplit_0_req_bits_mask;
      entries_5_uop_fuOpType <= io_fromSplit_0_req_bits_uop_fuOpType;
      entries_5_uop_vecWen <= io_fromSplit_0_req_bits_uop_vecWen;
      entries_5_uop_v0Wen <= io_fromSplit_0_req_bits_uop_v0Wen;
      entries_5_uop_vlWen <= io_fromSplit_0_req_bits_uop_vlWen;
      entries_5_uop_vpu_vma <= io_fromSplit_0_req_bits_uop_vpu_vma;
      entries_5_uop_vpu_vsew <= io_fromSplit_0_req_bits_uop_vpu_vsew;
      entries_5_uop_vpu_vlmul <= io_fromSplit_0_req_bits_uop_vpu_vlmul;
      entries_5_uop_vpu_vm <= io_fromSplit_0_req_bits_uop_vpu_vm;
      entries_5_uop_vpu_vuopIdx <= io_fromSplit_0_req_bits_uop_vpu_vuopIdx;
      entries_5_uop_vpu_nf <= io_fromSplit_0_req_bits_uop_vpu_nf;
      entries_5_uop_vpu_veew <= io_fromSplit_0_req_bits_uop_vpu_veew;
      entries_5_uop_uopIdx <= io_fromSplit_0_req_bits_uop_uopIdx;
      entries_5_uop_pdest <= io_fromSplit_0_req_bits_uop_pdest;
      entries_5_uop_robIdx_flag <= io_fromSplit_0_req_bits_uop_robIdx_flag;
      entries_5_uop_robIdx_value <= io_fromSplit_0_req_bits_uop_robIdx_value;
      entries_5_vdIdx <= io_fromSplit_0_req_bits_vdIdx;
      entries_5_fof <= io_fromSplit_0_req_bits_fof;
      entries_5_vlmax <= io_fromSplit_0_req_bits_vlmax;
    end
    if (_GEN_293 & latchWbIndex_2 == 4'h5)
      entries_5_flowNum <= _entries_flowNum_T_4;
    else if (_GEN_292 & latchWbIndex_1 == 4'h5)
      entries_5_flowNum <= _entries_flowNum_T_2;
    else if (latchWbValid & latchWbIndex == 4'h5)
      entries_5_flowNum <= _entries_flowNum_T;
    else if (_GEN_152)
      entries_5_flowNum <= io_fromSplit_1_req_bits_flowNum;
    else if (_GEN_5)
      entries_5_flowNum <= io_fromSplit_0_req_bits_flowNum;
    if (_GEN_258 & _GEN_274 & _GEN_264) begin
      entries_5_exceptionVec_3 <= pipeBitsReg_2_exceptionVec_3;
      entries_5_exceptionVec_4 <= pipeBitsReg_2_exceptionVec_4;
      entries_5_exceptionVec_5 <= pipeBitsReg_2_exceptionVec_5;
      entries_5_exceptionVec_13 <= pipeBitsReg_2_exceptionVec_13;
      entries_5_exceptionVec_21 <= pipeBitsReg_2_exceptionVec_21;
      entries_5_vstart <= vstart_2;
      entries_5_vaNeedExt <= pipeBitsReg_2_vaNeedExt;
      entries_5_vaddr <= _vaddr_T_2;
      entries_5_gpaddr <= pipeBitsReg_2_gpaddr[49:0];
    end
    else if (_GEN_223 & _GEN_239 & _GEN_229) begin
      entries_5_exceptionVec_3 <= new_vec_3_3;
      entries_5_exceptionVec_4 <= new_vec_3_4;
      entries_5_exceptionVec_5 <= new_vec_3_5;
      entries_5_exceptionVec_13 <= new_vec_3_13;
      entries_5_exceptionVec_21 <= new_vec_3_21;
      entries_5_vstart <= vstart_1;
      entries_5_vaNeedExt <= sel_oldest_1_bits_vaNeedExt;
      entries_5_vaddr <= _vaddr_T_1;
      entries_5_gpaddr <= sel_oldest_1_bits_gpaddr;
    end
    else if (_GEN_187 & _GEN_203 & _GEN_193) begin
      entries_5_exceptionVec_3 <= new_vec_2_3;
      entries_5_exceptionVec_4 <= new_vec_2_4;
      entries_5_exceptionVec_5 <= new_vec_2_5;
      entries_5_exceptionVec_13 <= new_vec_2_13;
      entries_5_exceptionVec_21 <= new_vec_2_21;
      entries_5_vstart <= vstart;
      entries_5_vaNeedExt <= sel_oldest_bits_vaNeedExt;
      entries_5_vaddr <= _vaddr_T;
      entries_5_gpaddr <= sel_oldest_bits_gpaddr;
    end
    else begin
      if (_GEN_16) begin
        entries_5_exceptionVec_3 <= ~_GEN_28 & entries_5_exceptionVec_3;
        entries_5_exceptionVec_4 <= ~_GEN_28 & entries_5_exceptionVec_4;
        entries_5_exceptionVec_5 <= ~_GEN_28 & entries_5_exceptionVec_5;
        entries_5_exceptionVec_13 <= ~_GEN_28 & entries_5_exceptionVec_13;
        entries_5_exceptionVec_21 <= ~_GEN_28 & entries_5_exceptionVec_21;
      end
      else begin
        entries_5_exceptionVec_3 <= ~_GEN_5 & entries_5_exceptionVec_3;
        entries_5_exceptionVec_4 <= ~_GEN_5 & entries_5_exceptionVec_4;
        entries_5_exceptionVec_5 <= ~_GEN_5 & entries_5_exceptionVec_5;
        entries_5_exceptionVec_13 <= ~_GEN_5 & entries_5_exceptionVec_13;
        entries_5_exceptionVec_21 <= ~_GEN_5 & entries_5_exceptionVec_21;
      end
      if (_GEN_168)
        entries_5_vstart <= 8'h0;
      if (_GEN_152)
        entries_5_vaddr <= _GEN_179;
      else if (_GEN_5)
        entries_5_vaddr <= _GEN_146;
    end
    if (_GEN_258 & _GEN_264) begin
      entries_5_uop_trigger <= pipeBitsReg_2_trigger;
      entries_5_elemIdx <= pipeBitsReg_2_elemIdx;
    end
    else if (_GEN_223 & _GEN_229) begin
      entries_5_uop_trigger <= sel_oldest_1_bits_trigger;
      entries_5_elemIdx <= sel_oldest_1_bits_elemIdx;
    end
    else if (_GEN_187 & _GEN_193) begin
      entries_5_uop_trigger <= sel_oldest_bits_trigger;
      entries_5_elemIdx <= sel_oldest_bits_elemIdx;
    end
    else begin
      if (_GEN_152 | _GEN_5)
        entries_5_uop_trigger <= 4'h0;
      if (_GEN_168)
        entries_5_elemIdx <= 8'hFF;
    end
    entries_5_uop_flushPipe <= ~_GEN_152 & ~_GEN_5 & entries_5_uop_flushPipe;
    entries_5_uop_vpu_vta <=
      _GEN_280 & _GEN_245 & _GEN_209
      & (_GEN_152
           ? io_fromSplit_1_req_bits_uop_vpu_vta
           : _GEN_5 ? io_fromSplit_0_req_bits_uop_vpu_vta : entries_5_uop_vpu_vta);
    entries_5_uop_replayInst <= ~_GEN_152 & ~_GEN_5 & entries_5_uop_replayInst;
    if (_GEN_280) begin
      if (_GEN_245) begin
        if (_GEN_209) begin
          if (_GEN_152)
            entries_5_vl <= io_fromSplit_1_req_bits_uop_vpu_vl;
          else if (_GEN_5)
            entries_5_vl <= io_fromSplit_0_req_bits_uop_vpu_vl;
        end
        else if (_entries_vl_T)
          entries_5_vl <= _GEN_183;
        else
          entries_5_vl <= vstart;
      end
      else if (_entries_vl_T_2)
        entries_5_vl <= _GEN_221;
      else
        entries_5_vl <= vstart_1;
    end
    else if (_entries_vl_T_4)
      entries_5_vl <= _GEN_257;
    else
      entries_5_vl <= vstart_2;
    if (_GEN_298 & wbIndexReg_2_r == 4'h6) begin
      if (isusMerge_2)
        entries_6_data <= usMergeData_2;
      else
        entries_6_data <= mergeDataReg_2_r;
    end
    else if (_GEN_296 & wbIndexReg_1_r == 4'h6) begin
      if (isusMerge_1)
        entries_6_data <= usMergeData_1;
      else
        entries_6_data <= mergeDataReg_1_r;
    end
    else if (pipewbValidReg_0_REG & wbIndexReg_0_r == 4'h6) begin
      if (isusMerge)
        entries_6_data <= usMergeData;
      else
        entries_6_data <= mergeDataReg_0_r;
    end
    else if (_GEN_153)
      entries_6_data <= io_fromSplit_1_req_bits_data;
    else if (_GEN_6)
      entries_6_data <= io_fromSplit_0_req_bits_data;
    if (_GEN_153) begin
      entries_6_mask <= io_fromSplit_1_req_bits_mask;
      entries_6_uop_fuOpType <= io_fromSplit_1_req_bits_uop_fuOpType;
      entries_6_uop_vecWen <= io_fromSplit_1_req_bits_uop_vecWen;
      entries_6_uop_v0Wen <= io_fromSplit_1_req_bits_uop_v0Wen;
      entries_6_uop_vlWen <= io_fromSplit_1_req_bits_uop_vlWen;
      entries_6_uop_vpu_vma <= io_fromSplit_1_req_bits_uop_vpu_vma;
      entries_6_uop_vpu_vsew <= io_fromSplit_1_req_bits_uop_vpu_vsew;
      entries_6_uop_vpu_vlmul <= io_fromSplit_1_req_bits_uop_vpu_vlmul;
      entries_6_uop_vpu_vm <= io_fromSplit_1_req_bits_uop_vpu_vm;
      entries_6_uop_vpu_vuopIdx <= io_fromSplit_1_req_bits_uop_vpu_vuopIdx;
      entries_6_uop_vpu_nf <= io_fromSplit_1_req_bits_uop_vpu_nf;
      entries_6_uop_vpu_veew <= io_fromSplit_1_req_bits_uop_vpu_veew;
      entries_6_uop_uopIdx <= io_fromSplit_1_req_bits_uop_uopIdx;
      entries_6_uop_pdest <= io_fromSplit_1_req_bits_uop_pdest;
      entries_6_uop_robIdx_flag <= io_fromSplit_1_req_bits_uop_robIdx_flag;
      entries_6_uop_robIdx_value <= io_fromSplit_1_req_bits_uop_robIdx_value;
      entries_6_vdIdx <= io_fromSplit_1_req_bits_vdIdx;
      entries_6_fof <= io_fromSplit_1_req_bits_fof;
      entries_6_vlmax <= io_fromSplit_1_req_bits_vlmax;
    end
    else if (_GEN_6) begin
      entries_6_mask <= io_fromSplit_0_req_bits_mask;
      entries_6_uop_fuOpType <= io_fromSplit_0_req_bits_uop_fuOpType;
      entries_6_uop_vecWen <= io_fromSplit_0_req_bits_uop_vecWen;
      entries_6_uop_v0Wen <= io_fromSplit_0_req_bits_uop_v0Wen;
      entries_6_uop_vlWen <= io_fromSplit_0_req_bits_uop_vlWen;
      entries_6_uop_vpu_vma <= io_fromSplit_0_req_bits_uop_vpu_vma;
      entries_6_uop_vpu_vsew <= io_fromSplit_0_req_bits_uop_vpu_vsew;
      entries_6_uop_vpu_vlmul <= io_fromSplit_0_req_bits_uop_vpu_vlmul;
      entries_6_uop_vpu_vm <= io_fromSplit_0_req_bits_uop_vpu_vm;
      entries_6_uop_vpu_vuopIdx <= io_fromSplit_0_req_bits_uop_vpu_vuopIdx;
      entries_6_uop_vpu_nf <= io_fromSplit_0_req_bits_uop_vpu_nf;
      entries_6_uop_vpu_veew <= io_fromSplit_0_req_bits_uop_vpu_veew;
      entries_6_uop_uopIdx <= io_fromSplit_0_req_bits_uop_uopIdx;
      entries_6_uop_pdest <= io_fromSplit_0_req_bits_uop_pdest;
      entries_6_uop_robIdx_flag <= io_fromSplit_0_req_bits_uop_robIdx_flag;
      entries_6_uop_robIdx_value <= io_fromSplit_0_req_bits_uop_robIdx_value;
      entries_6_vdIdx <= io_fromSplit_0_req_bits_vdIdx;
      entries_6_fof <= io_fromSplit_0_req_bits_fof;
      entries_6_vlmax <= io_fromSplit_0_req_bits_vlmax;
    end
    if (_GEN_293 & latchWbIndex_2 == 4'h6)
      entries_6_flowNum <= _entries_flowNum_T_4;
    else if (_GEN_292 & latchWbIndex_1 == 4'h6)
      entries_6_flowNum <= _entries_flowNum_T_2;
    else if (latchWbValid & latchWbIndex == 4'h6)
      entries_6_flowNum <= _entries_flowNum_T;
    else if (_GEN_153)
      entries_6_flowNum <= io_fromSplit_1_req_bits_flowNum;
    else if (_GEN_6)
      entries_6_flowNum <= io_fromSplit_0_req_bits_flowNum;
    if (_GEN_258 & _GEN_274 & _GEN_265) begin
      entries_6_exceptionVec_3 <= pipeBitsReg_2_exceptionVec_3;
      entries_6_exceptionVec_4 <= pipeBitsReg_2_exceptionVec_4;
      entries_6_exceptionVec_5 <= pipeBitsReg_2_exceptionVec_5;
      entries_6_exceptionVec_13 <= pipeBitsReg_2_exceptionVec_13;
      entries_6_exceptionVec_21 <= pipeBitsReg_2_exceptionVec_21;
      entries_6_vstart <= vstart_2;
      entries_6_vaNeedExt <= pipeBitsReg_2_vaNeedExt;
      entries_6_vaddr <= _vaddr_T_2;
      entries_6_gpaddr <= pipeBitsReg_2_gpaddr[49:0];
    end
    else if (_GEN_223 & _GEN_239 & _GEN_230) begin
      entries_6_exceptionVec_3 <= new_vec_3_3;
      entries_6_exceptionVec_4 <= new_vec_3_4;
      entries_6_exceptionVec_5 <= new_vec_3_5;
      entries_6_exceptionVec_13 <= new_vec_3_13;
      entries_6_exceptionVec_21 <= new_vec_3_21;
      entries_6_vstart <= vstart_1;
      entries_6_vaNeedExt <= sel_oldest_1_bits_vaNeedExt;
      entries_6_vaddr <= _vaddr_T_1;
      entries_6_gpaddr <= sel_oldest_1_bits_gpaddr;
    end
    else if (_GEN_187 & _GEN_203 & _GEN_194) begin
      entries_6_exceptionVec_3 <= new_vec_2_3;
      entries_6_exceptionVec_4 <= new_vec_2_4;
      entries_6_exceptionVec_5 <= new_vec_2_5;
      entries_6_exceptionVec_13 <= new_vec_2_13;
      entries_6_exceptionVec_21 <= new_vec_2_21;
      entries_6_vstart <= vstart;
      entries_6_vaNeedExt <= sel_oldest_bits_vaNeedExt;
      entries_6_vaddr <= _vaddr_T;
      entries_6_gpaddr <= sel_oldest_bits_gpaddr;
    end
    else begin
      if (_GEN_16) begin
        entries_6_exceptionVec_3 <= ~_GEN_30 & entries_6_exceptionVec_3;
        entries_6_exceptionVec_4 <= ~_GEN_30 & entries_6_exceptionVec_4;
        entries_6_exceptionVec_5 <= ~_GEN_30 & entries_6_exceptionVec_5;
        entries_6_exceptionVec_13 <= ~_GEN_30 & entries_6_exceptionVec_13;
        entries_6_exceptionVec_21 <= ~_GEN_30 & entries_6_exceptionVec_21;
      end
      else begin
        entries_6_exceptionVec_3 <= ~_GEN_6 & entries_6_exceptionVec_3;
        entries_6_exceptionVec_4 <= ~_GEN_6 & entries_6_exceptionVec_4;
        entries_6_exceptionVec_5 <= ~_GEN_6 & entries_6_exceptionVec_5;
        entries_6_exceptionVec_13 <= ~_GEN_6 & entries_6_exceptionVec_13;
        entries_6_exceptionVec_21 <= ~_GEN_6 & entries_6_exceptionVec_21;
      end
      if (_GEN_169)
        entries_6_vstart <= 8'h0;
      if (_GEN_153)
        entries_6_vaddr <= _GEN_179;
      else if (_GEN_6)
        entries_6_vaddr <= _GEN_146;
    end
    if (_GEN_258 & _GEN_265) begin
      entries_6_uop_trigger <= pipeBitsReg_2_trigger;
      entries_6_elemIdx <= pipeBitsReg_2_elemIdx;
    end
    else if (_GEN_223 & _GEN_230) begin
      entries_6_uop_trigger <= sel_oldest_1_bits_trigger;
      entries_6_elemIdx <= sel_oldest_1_bits_elemIdx;
    end
    else if (_GEN_187 & _GEN_194) begin
      entries_6_uop_trigger <= sel_oldest_bits_trigger;
      entries_6_elemIdx <= sel_oldest_bits_elemIdx;
    end
    else begin
      if (_GEN_153 | _GEN_6)
        entries_6_uop_trigger <= 4'h0;
      if (_GEN_169)
        entries_6_elemIdx <= 8'hFF;
    end
    entries_6_uop_flushPipe <= ~_GEN_153 & ~_GEN_6 & entries_6_uop_flushPipe;
    entries_6_uop_vpu_vta <=
      _GEN_281 & _GEN_246 & _GEN_210
      & (_GEN_153
           ? io_fromSplit_1_req_bits_uop_vpu_vta
           : _GEN_6 ? io_fromSplit_0_req_bits_uop_vpu_vta : entries_6_uop_vpu_vta);
    entries_6_uop_replayInst <= ~_GEN_153 & ~_GEN_6 & entries_6_uop_replayInst;
    if (_GEN_281) begin
      if (_GEN_246) begin
        if (_GEN_210) begin
          if (_GEN_153)
            entries_6_vl <= io_fromSplit_1_req_bits_uop_vpu_vl;
          else if (_GEN_6)
            entries_6_vl <= io_fromSplit_0_req_bits_uop_vpu_vl;
        end
        else if (_entries_vl_T)
          entries_6_vl <= _GEN_183;
        else
          entries_6_vl <= vstart;
      end
      else if (_entries_vl_T_2)
        entries_6_vl <= _GEN_221;
      else
        entries_6_vl <= vstart_1;
    end
    else if (_entries_vl_T_4)
      entries_6_vl <= _GEN_257;
    else
      entries_6_vl <= vstart_2;
    if (_GEN_298 & wbIndexReg_2_r == 4'h7) begin
      if (isusMerge_2)
        entries_7_data <= usMergeData_2;
      else
        entries_7_data <= mergeDataReg_2_r;
    end
    else if (_GEN_296 & wbIndexReg_1_r == 4'h7) begin
      if (isusMerge_1)
        entries_7_data <= usMergeData_1;
      else
        entries_7_data <= mergeDataReg_1_r;
    end
    else if (pipewbValidReg_0_REG & wbIndexReg_0_r == 4'h7) begin
      if (isusMerge)
        entries_7_data <= usMergeData;
      else
        entries_7_data <= mergeDataReg_0_r;
    end
    else if (_GEN_154)
      entries_7_data <= io_fromSplit_1_req_bits_data;
    else if (_GEN_7)
      entries_7_data <= io_fromSplit_0_req_bits_data;
    if (_GEN_154) begin
      entries_7_mask <= io_fromSplit_1_req_bits_mask;
      entries_7_uop_fuOpType <= io_fromSplit_1_req_bits_uop_fuOpType;
      entries_7_uop_vecWen <= io_fromSplit_1_req_bits_uop_vecWen;
      entries_7_uop_v0Wen <= io_fromSplit_1_req_bits_uop_v0Wen;
      entries_7_uop_vlWen <= io_fromSplit_1_req_bits_uop_vlWen;
      entries_7_uop_vpu_vma <= io_fromSplit_1_req_bits_uop_vpu_vma;
      entries_7_uop_vpu_vsew <= io_fromSplit_1_req_bits_uop_vpu_vsew;
      entries_7_uop_vpu_vlmul <= io_fromSplit_1_req_bits_uop_vpu_vlmul;
      entries_7_uop_vpu_vm <= io_fromSplit_1_req_bits_uop_vpu_vm;
      entries_7_uop_vpu_vuopIdx <= io_fromSplit_1_req_bits_uop_vpu_vuopIdx;
      entries_7_uop_vpu_nf <= io_fromSplit_1_req_bits_uop_vpu_nf;
      entries_7_uop_vpu_veew <= io_fromSplit_1_req_bits_uop_vpu_veew;
      entries_7_uop_uopIdx <= io_fromSplit_1_req_bits_uop_uopIdx;
      entries_7_uop_pdest <= io_fromSplit_1_req_bits_uop_pdest;
      entries_7_uop_robIdx_flag <= io_fromSplit_1_req_bits_uop_robIdx_flag;
      entries_7_uop_robIdx_value <= io_fromSplit_1_req_bits_uop_robIdx_value;
      entries_7_vdIdx <= io_fromSplit_1_req_bits_vdIdx;
      entries_7_fof <= io_fromSplit_1_req_bits_fof;
      entries_7_vlmax <= io_fromSplit_1_req_bits_vlmax;
    end
    else if (_GEN_7) begin
      entries_7_mask <= io_fromSplit_0_req_bits_mask;
      entries_7_uop_fuOpType <= io_fromSplit_0_req_bits_uop_fuOpType;
      entries_7_uop_vecWen <= io_fromSplit_0_req_bits_uop_vecWen;
      entries_7_uop_v0Wen <= io_fromSplit_0_req_bits_uop_v0Wen;
      entries_7_uop_vlWen <= io_fromSplit_0_req_bits_uop_vlWen;
      entries_7_uop_vpu_vma <= io_fromSplit_0_req_bits_uop_vpu_vma;
      entries_7_uop_vpu_vsew <= io_fromSplit_0_req_bits_uop_vpu_vsew;
      entries_7_uop_vpu_vlmul <= io_fromSplit_0_req_bits_uop_vpu_vlmul;
      entries_7_uop_vpu_vm <= io_fromSplit_0_req_bits_uop_vpu_vm;
      entries_7_uop_vpu_vuopIdx <= io_fromSplit_0_req_bits_uop_vpu_vuopIdx;
      entries_7_uop_vpu_nf <= io_fromSplit_0_req_bits_uop_vpu_nf;
      entries_7_uop_vpu_veew <= io_fromSplit_0_req_bits_uop_vpu_veew;
      entries_7_uop_uopIdx <= io_fromSplit_0_req_bits_uop_uopIdx;
      entries_7_uop_pdest <= io_fromSplit_0_req_bits_uop_pdest;
      entries_7_uop_robIdx_flag <= io_fromSplit_0_req_bits_uop_robIdx_flag;
      entries_7_uop_robIdx_value <= io_fromSplit_0_req_bits_uop_robIdx_value;
      entries_7_vdIdx <= io_fromSplit_0_req_bits_vdIdx;
      entries_7_fof <= io_fromSplit_0_req_bits_fof;
      entries_7_vlmax <= io_fromSplit_0_req_bits_vlmax;
    end
    if (_GEN_293 & latchWbIndex_2 == 4'h7)
      entries_7_flowNum <= _entries_flowNum_T_4;
    else if (_GEN_292 & latchWbIndex_1 == 4'h7)
      entries_7_flowNum <= _entries_flowNum_T_2;
    else if (latchWbValid & latchWbIndex == 4'h7)
      entries_7_flowNum <= _entries_flowNum_T;
    else if (_GEN_154)
      entries_7_flowNum <= io_fromSplit_1_req_bits_flowNum;
    else if (_GEN_7)
      entries_7_flowNum <= io_fromSplit_0_req_bits_flowNum;
    if (_GEN_258 & _GEN_274 & _GEN_266) begin
      entries_7_exceptionVec_3 <= pipeBitsReg_2_exceptionVec_3;
      entries_7_exceptionVec_4 <= pipeBitsReg_2_exceptionVec_4;
      entries_7_exceptionVec_5 <= pipeBitsReg_2_exceptionVec_5;
      entries_7_exceptionVec_13 <= pipeBitsReg_2_exceptionVec_13;
      entries_7_exceptionVec_21 <= pipeBitsReg_2_exceptionVec_21;
      entries_7_vstart <= vstart_2;
      entries_7_vaNeedExt <= pipeBitsReg_2_vaNeedExt;
      entries_7_vaddr <= _vaddr_T_2;
      entries_7_gpaddr <= pipeBitsReg_2_gpaddr[49:0];
    end
    else if (_GEN_223 & _GEN_239 & _GEN_231) begin
      entries_7_exceptionVec_3 <= new_vec_3_3;
      entries_7_exceptionVec_4 <= new_vec_3_4;
      entries_7_exceptionVec_5 <= new_vec_3_5;
      entries_7_exceptionVec_13 <= new_vec_3_13;
      entries_7_exceptionVec_21 <= new_vec_3_21;
      entries_7_vstart <= vstart_1;
      entries_7_vaNeedExt <= sel_oldest_1_bits_vaNeedExt;
      entries_7_vaddr <= _vaddr_T_1;
      entries_7_gpaddr <= sel_oldest_1_bits_gpaddr;
    end
    else if (_GEN_187 & _GEN_203 & _GEN_195) begin
      entries_7_exceptionVec_3 <= new_vec_2_3;
      entries_7_exceptionVec_4 <= new_vec_2_4;
      entries_7_exceptionVec_5 <= new_vec_2_5;
      entries_7_exceptionVec_13 <= new_vec_2_13;
      entries_7_exceptionVec_21 <= new_vec_2_21;
      entries_7_vstart <= vstart;
      entries_7_vaNeedExt <= sel_oldest_bits_vaNeedExt;
      entries_7_vaddr <= _vaddr_T;
      entries_7_gpaddr <= sel_oldest_bits_gpaddr;
    end
    else begin
      if (_GEN_16) begin
        entries_7_exceptionVec_3 <= ~_GEN_32 & entries_7_exceptionVec_3;
        entries_7_exceptionVec_4 <= ~_GEN_32 & entries_7_exceptionVec_4;
        entries_7_exceptionVec_5 <= ~_GEN_32 & entries_7_exceptionVec_5;
        entries_7_exceptionVec_13 <= ~_GEN_32 & entries_7_exceptionVec_13;
        entries_7_exceptionVec_21 <= ~_GEN_32 & entries_7_exceptionVec_21;
      end
      else begin
        entries_7_exceptionVec_3 <= ~_GEN_7 & entries_7_exceptionVec_3;
        entries_7_exceptionVec_4 <= ~_GEN_7 & entries_7_exceptionVec_4;
        entries_7_exceptionVec_5 <= ~_GEN_7 & entries_7_exceptionVec_5;
        entries_7_exceptionVec_13 <= ~_GEN_7 & entries_7_exceptionVec_13;
        entries_7_exceptionVec_21 <= ~_GEN_7 & entries_7_exceptionVec_21;
      end
      if (_GEN_170)
        entries_7_vstart <= 8'h0;
      if (_GEN_154)
        entries_7_vaddr <= _GEN_179;
      else if (_GEN_7)
        entries_7_vaddr <= _GEN_146;
    end
    if (_GEN_258 & _GEN_266) begin
      entries_7_uop_trigger <= pipeBitsReg_2_trigger;
      entries_7_elemIdx <= pipeBitsReg_2_elemIdx;
    end
    else if (_GEN_223 & _GEN_231) begin
      entries_7_uop_trigger <= sel_oldest_1_bits_trigger;
      entries_7_elemIdx <= sel_oldest_1_bits_elemIdx;
    end
    else if (_GEN_187 & _GEN_195) begin
      entries_7_uop_trigger <= sel_oldest_bits_trigger;
      entries_7_elemIdx <= sel_oldest_bits_elemIdx;
    end
    else begin
      if (_GEN_154 | _GEN_7)
        entries_7_uop_trigger <= 4'h0;
      if (_GEN_170)
        entries_7_elemIdx <= 8'hFF;
    end
    entries_7_uop_flushPipe <= ~_GEN_154 & ~_GEN_7 & entries_7_uop_flushPipe;
    entries_7_uop_vpu_vta <=
      _GEN_282 & _GEN_247 & _GEN_211
      & (_GEN_154
           ? io_fromSplit_1_req_bits_uop_vpu_vta
           : _GEN_7 ? io_fromSplit_0_req_bits_uop_vpu_vta : entries_7_uop_vpu_vta);
    entries_7_uop_replayInst <= ~_GEN_154 & ~_GEN_7 & entries_7_uop_replayInst;
    if (_GEN_282) begin
      if (_GEN_247) begin
        if (_GEN_211) begin
          if (_GEN_154)
            entries_7_vl <= io_fromSplit_1_req_bits_uop_vpu_vl;
          else if (_GEN_7)
            entries_7_vl <= io_fromSplit_0_req_bits_uop_vpu_vl;
        end
        else if (_entries_vl_T)
          entries_7_vl <= _GEN_183;
        else
          entries_7_vl <= vstart;
      end
      else if (_entries_vl_T_2)
        entries_7_vl <= _GEN_221;
      else
        entries_7_vl <= vstart_1;
    end
    else if (_entries_vl_T_4)
      entries_7_vl <= _GEN_257;
    else
      entries_7_vl <= vstart_2;
    if (_GEN_298 & wbIndexReg_2_r == 4'h8) begin
      if (isusMerge_2)
        entries_8_data <= usMergeData_2;
      else
        entries_8_data <= mergeDataReg_2_r;
    end
    else if (_GEN_296 & wbIndexReg_1_r == 4'h8) begin
      if (isusMerge_1)
        entries_8_data <= usMergeData_1;
      else
        entries_8_data <= mergeDataReg_1_r;
    end
    else if (pipewbValidReg_0_REG & wbIndexReg_0_r == 4'h8) begin
      if (isusMerge)
        entries_8_data <= usMergeData;
      else
        entries_8_data <= mergeDataReg_0_r;
    end
    else if (_GEN_155)
      entries_8_data <= io_fromSplit_1_req_bits_data;
    else if (_GEN_8)
      entries_8_data <= io_fromSplit_0_req_bits_data;
    if (_GEN_155) begin
      entries_8_mask <= io_fromSplit_1_req_bits_mask;
      entries_8_uop_fuOpType <= io_fromSplit_1_req_bits_uop_fuOpType;
      entries_8_uop_vecWen <= io_fromSplit_1_req_bits_uop_vecWen;
      entries_8_uop_v0Wen <= io_fromSplit_1_req_bits_uop_v0Wen;
      entries_8_uop_vlWen <= io_fromSplit_1_req_bits_uop_vlWen;
      entries_8_uop_vpu_vma <= io_fromSplit_1_req_bits_uop_vpu_vma;
      entries_8_uop_vpu_vsew <= io_fromSplit_1_req_bits_uop_vpu_vsew;
      entries_8_uop_vpu_vlmul <= io_fromSplit_1_req_bits_uop_vpu_vlmul;
      entries_8_uop_vpu_vm <= io_fromSplit_1_req_bits_uop_vpu_vm;
      entries_8_uop_vpu_vuopIdx <= io_fromSplit_1_req_bits_uop_vpu_vuopIdx;
      entries_8_uop_vpu_nf <= io_fromSplit_1_req_bits_uop_vpu_nf;
      entries_8_uop_vpu_veew <= io_fromSplit_1_req_bits_uop_vpu_veew;
      entries_8_uop_uopIdx <= io_fromSplit_1_req_bits_uop_uopIdx;
      entries_8_uop_pdest <= io_fromSplit_1_req_bits_uop_pdest;
      entries_8_uop_robIdx_flag <= io_fromSplit_1_req_bits_uop_robIdx_flag;
      entries_8_uop_robIdx_value <= io_fromSplit_1_req_bits_uop_robIdx_value;
      entries_8_vdIdx <= io_fromSplit_1_req_bits_vdIdx;
      entries_8_fof <= io_fromSplit_1_req_bits_fof;
      entries_8_vlmax <= io_fromSplit_1_req_bits_vlmax;
    end
    else if (_GEN_8) begin
      entries_8_mask <= io_fromSplit_0_req_bits_mask;
      entries_8_uop_fuOpType <= io_fromSplit_0_req_bits_uop_fuOpType;
      entries_8_uop_vecWen <= io_fromSplit_0_req_bits_uop_vecWen;
      entries_8_uop_v0Wen <= io_fromSplit_0_req_bits_uop_v0Wen;
      entries_8_uop_vlWen <= io_fromSplit_0_req_bits_uop_vlWen;
      entries_8_uop_vpu_vma <= io_fromSplit_0_req_bits_uop_vpu_vma;
      entries_8_uop_vpu_vsew <= io_fromSplit_0_req_bits_uop_vpu_vsew;
      entries_8_uop_vpu_vlmul <= io_fromSplit_0_req_bits_uop_vpu_vlmul;
      entries_8_uop_vpu_vm <= io_fromSplit_0_req_bits_uop_vpu_vm;
      entries_8_uop_vpu_vuopIdx <= io_fromSplit_0_req_bits_uop_vpu_vuopIdx;
      entries_8_uop_vpu_nf <= io_fromSplit_0_req_bits_uop_vpu_nf;
      entries_8_uop_vpu_veew <= io_fromSplit_0_req_bits_uop_vpu_veew;
      entries_8_uop_uopIdx <= io_fromSplit_0_req_bits_uop_uopIdx;
      entries_8_uop_pdest <= io_fromSplit_0_req_bits_uop_pdest;
      entries_8_uop_robIdx_flag <= io_fromSplit_0_req_bits_uop_robIdx_flag;
      entries_8_uop_robIdx_value <= io_fromSplit_0_req_bits_uop_robIdx_value;
      entries_8_vdIdx <= io_fromSplit_0_req_bits_vdIdx;
      entries_8_fof <= io_fromSplit_0_req_bits_fof;
      entries_8_vlmax <= io_fromSplit_0_req_bits_vlmax;
    end
    if (_GEN_293 & latchWbIndex_2 == 4'h8)
      entries_8_flowNum <= _entries_flowNum_T_4;
    else if (_GEN_292 & latchWbIndex_1 == 4'h8)
      entries_8_flowNum <= _entries_flowNum_T_2;
    else if (latchWbValid & latchWbIndex == 4'h8)
      entries_8_flowNum <= _entries_flowNum_T;
    else if (_GEN_155)
      entries_8_flowNum <= io_fromSplit_1_req_bits_flowNum;
    else if (_GEN_8)
      entries_8_flowNum <= io_fromSplit_0_req_bits_flowNum;
    if (_GEN_258 & _GEN_274 & _GEN_267) begin
      entries_8_exceptionVec_3 <= pipeBitsReg_2_exceptionVec_3;
      entries_8_exceptionVec_4 <= pipeBitsReg_2_exceptionVec_4;
      entries_8_exceptionVec_5 <= pipeBitsReg_2_exceptionVec_5;
      entries_8_exceptionVec_13 <= pipeBitsReg_2_exceptionVec_13;
      entries_8_exceptionVec_21 <= pipeBitsReg_2_exceptionVec_21;
      entries_8_vstart <= vstart_2;
      entries_8_vaNeedExt <= pipeBitsReg_2_vaNeedExt;
      entries_8_vaddr <= _vaddr_T_2;
      entries_8_gpaddr <= pipeBitsReg_2_gpaddr[49:0];
    end
    else if (_GEN_223 & _GEN_239 & _GEN_232) begin
      entries_8_exceptionVec_3 <= new_vec_3_3;
      entries_8_exceptionVec_4 <= new_vec_3_4;
      entries_8_exceptionVec_5 <= new_vec_3_5;
      entries_8_exceptionVec_13 <= new_vec_3_13;
      entries_8_exceptionVec_21 <= new_vec_3_21;
      entries_8_vstart <= vstart_1;
      entries_8_vaNeedExt <= sel_oldest_1_bits_vaNeedExt;
      entries_8_vaddr <= _vaddr_T_1;
      entries_8_gpaddr <= sel_oldest_1_bits_gpaddr;
    end
    else if (_GEN_187 & _GEN_203 & _GEN_196) begin
      entries_8_exceptionVec_3 <= new_vec_2_3;
      entries_8_exceptionVec_4 <= new_vec_2_4;
      entries_8_exceptionVec_5 <= new_vec_2_5;
      entries_8_exceptionVec_13 <= new_vec_2_13;
      entries_8_exceptionVec_21 <= new_vec_2_21;
      entries_8_vstart <= vstart;
      entries_8_vaNeedExt <= sel_oldest_bits_vaNeedExt;
      entries_8_vaddr <= _vaddr_T;
      entries_8_gpaddr <= sel_oldest_bits_gpaddr;
    end
    else begin
      if (_GEN_16) begin
        entries_8_exceptionVec_3 <= ~_GEN_34 & entries_8_exceptionVec_3;
        entries_8_exceptionVec_4 <= ~_GEN_34 & entries_8_exceptionVec_4;
        entries_8_exceptionVec_5 <= ~_GEN_34 & entries_8_exceptionVec_5;
        entries_8_exceptionVec_13 <= ~_GEN_34 & entries_8_exceptionVec_13;
        entries_8_exceptionVec_21 <= ~_GEN_34 & entries_8_exceptionVec_21;
      end
      else begin
        entries_8_exceptionVec_3 <= ~_GEN_8 & entries_8_exceptionVec_3;
        entries_8_exceptionVec_4 <= ~_GEN_8 & entries_8_exceptionVec_4;
        entries_8_exceptionVec_5 <= ~_GEN_8 & entries_8_exceptionVec_5;
        entries_8_exceptionVec_13 <= ~_GEN_8 & entries_8_exceptionVec_13;
        entries_8_exceptionVec_21 <= ~_GEN_8 & entries_8_exceptionVec_21;
      end
      if (_GEN_171)
        entries_8_vstart <= 8'h0;
      if (_GEN_155)
        entries_8_vaddr <= _GEN_179;
      else if (_GEN_8)
        entries_8_vaddr <= _GEN_146;
    end
    if (_GEN_258 & _GEN_267) begin
      entries_8_uop_trigger <= pipeBitsReg_2_trigger;
      entries_8_elemIdx <= pipeBitsReg_2_elemIdx;
    end
    else if (_GEN_223 & _GEN_232) begin
      entries_8_uop_trigger <= sel_oldest_1_bits_trigger;
      entries_8_elemIdx <= sel_oldest_1_bits_elemIdx;
    end
    else if (_GEN_187 & _GEN_196) begin
      entries_8_uop_trigger <= sel_oldest_bits_trigger;
      entries_8_elemIdx <= sel_oldest_bits_elemIdx;
    end
    else begin
      if (_GEN_155 | _GEN_8)
        entries_8_uop_trigger <= 4'h0;
      if (_GEN_171)
        entries_8_elemIdx <= 8'hFF;
    end
    entries_8_uop_flushPipe <= ~_GEN_155 & ~_GEN_8 & entries_8_uop_flushPipe;
    entries_8_uop_vpu_vta <=
      _GEN_283 & _GEN_248 & _GEN_212
      & (_GEN_155
           ? io_fromSplit_1_req_bits_uop_vpu_vta
           : _GEN_8 ? io_fromSplit_0_req_bits_uop_vpu_vta : entries_8_uop_vpu_vta);
    entries_8_uop_replayInst <= ~_GEN_155 & ~_GEN_8 & entries_8_uop_replayInst;
    if (_GEN_283) begin
      if (_GEN_248) begin
        if (_GEN_212) begin
          if (_GEN_155)
            entries_8_vl <= io_fromSplit_1_req_bits_uop_vpu_vl;
          else if (_GEN_8)
            entries_8_vl <= io_fromSplit_0_req_bits_uop_vpu_vl;
        end
        else if (_entries_vl_T)
          entries_8_vl <= _GEN_183;
        else
          entries_8_vl <= vstart;
      end
      else if (_entries_vl_T_2)
        entries_8_vl <= _GEN_221;
      else
        entries_8_vl <= vstart_1;
    end
    else if (_entries_vl_T_4)
      entries_8_vl <= _GEN_257;
    else
      entries_8_vl <= vstart_2;
    if (_GEN_298 & wbIndexReg_2_r == 4'h9) begin
      if (isusMerge_2)
        entries_9_data <= usMergeData_2;
      else
        entries_9_data <= mergeDataReg_2_r;
    end
    else if (_GEN_296 & wbIndexReg_1_r == 4'h9) begin
      if (isusMerge_1)
        entries_9_data <= usMergeData_1;
      else
        entries_9_data <= mergeDataReg_1_r;
    end
    else if (pipewbValidReg_0_REG & wbIndexReg_0_r == 4'h9) begin
      if (isusMerge)
        entries_9_data <= usMergeData;
      else
        entries_9_data <= mergeDataReg_0_r;
    end
    else if (_GEN_156)
      entries_9_data <= io_fromSplit_1_req_bits_data;
    else if (_GEN_9)
      entries_9_data <= io_fromSplit_0_req_bits_data;
    if (_GEN_156) begin
      entries_9_mask <= io_fromSplit_1_req_bits_mask;
      entries_9_uop_fuOpType <= io_fromSplit_1_req_bits_uop_fuOpType;
      entries_9_uop_vecWen <= io_fromSplit_1_req_bits_uop_vecWen;
      entries_9_uop_v0Wen <= io_fromSplit_1_req_bits_uop_v0Wen;
      entries_9_uop_vlWen <= io_fromSplit_1_req_bits_uop_vlWen;
      entries_9_uop_vpu_vma <= io_fromSplit_1_req_bits_uop_vpu_vma;
      entries_9_uop_vpu_vsew <= io_fromSplit_1_req_bits_uop_vpu_vsew;
      entries_9_uop_vpu_vlmul <= io_fromSplit_1_req_bits_uop_vpu_vlmul;
      entries_9_uop_vpu_vm <= io_fromSplit_1_req_bits_uop_vpu_vm;
      entries_9_uop_vpu_vuopIdx <= io_fromSplit_1_req_bits_uop_vpu_vuopIdx;
      entries_9_uop_vpu_nf <= io_fromSplit_1_req_bits_uop_vpu_nf;
      entries_9_uop_vpu_veew <= io_fromSplit_1_req_bits_uop_vpu_veew;
      entries_9_uop_uopIdx <= io_fromSplit_1_req_bits_uop_uopIdx;
      entries_9_uop_pdest <= io_fromSplit_1_req_bits_uop_pdest;
      entries_9_uop_robIdx_flag <= io_fromSplit_1_req_bits_uop_robIdx_flag;
      entries_9_uop_robIdx_value <= io_fromSplit_1_req_bits_uop_robIdx_value;
      entries_9_vdIdx <= io_fromSplit_1_req_bits_vdIdx;
      entries_9_fof <= io_fromSplit_1_req_bits_fof;
      entries_9_vlmax <= io_fromSplit_1_req_bits_vlmax;
    end
    else if (_GEN_9) begin
      entries_9_mask <= io_fromSplit_0_req_bits_mask;
      entries_9_uop_fuOpType <= io_fromSplit_0_req_bits_uop_fuOpType;
      entries_9_uop_vecWen <= io_fromSplit_0_req_bits_uop_vecWen;
      entries_9_uop_v0Wen <= io_fromSplit_0_req_bits_uop_v0Wen;
      entries_9_uop_vlWen <= io_fromSplit_0_req_bits_uop_vlWen;
      entries_9_uop_vpu_vma <= io_fromSplit_0_req_bits_uop_vpu_vma;
      entries_9_uop_vpu_vsew <= io_fromSplit_0_req_bits_uop_vpu_vsew;
      entries_9_uop_vpu_vlmul <= io_fromSplit_0_req_bits_uop_vpu_vlmul;
      entries_9_uop_vpu_vm <= io_fromSplit_0_req_bits_uop_vpu_vm;
      entries_9_uop_vpu_vuopIdx <= io_fromSplit_0_req_bits_uop_vpu_vuopIdx;
      entries_9_uop_vpu_nf <= io_fromSplit_0_req_bits_uop_vpu_nf;
      entries_9_uop_vpu_veew <= io_fromSplit_0_req_bits_uop_vpu_veew;
      entries_9_uop_uopIdx <= io_fromSplit_0_req_bits_uop_uopIdx;
      entries_9_uop_pdest <= io_fromSplit_0_req_bits_uop_pdest;
      entries_9_uop_robIdx_flag <= io_fromSplit_0_req_bits_uop_robIdx_flag;
      entries_9_uop_robIdx_value <= io_fromSplit_0_req_bits_uop_robIdx_value;
      entries_9_vdIdx <= io_fromSplit_0_req_bits_vdIdx;
      entries_9_fof <= io_fromSplit_0_req_bits_fof;
      entries_9_vlmax <= io_fromSplit_0_req_bits_vlmax;
    end
    if (_GEN_293 & latchWbIndex_2 == 4'h9)
      entries_9_flowNum <= _entries_flowNum_T_4;
    else if (_GEN_292 & latchWbIndex_1 == 4'h9)
      entries_9_flowNum <= _entries_flowNum_T_2;
    else if (latchWbValid & latchWbIndex == 4'h9)
      entries_9_flowNum <= _entries_flowNum_T;
    else if (_GEN_156)
      entries_9_flowNum <= io_fromSplit_1_req_bits_flowNum;
    else if (_GEN_9)
      entries_9_flowNum <= io_fromSplit_0_req_bits_flowNum;
    if (_GEN_258 & _GEN_274 & _GEN_268) begin
      entries_9_exceptionVec_3 <= pipeBitsReg_2_exceptionVec_3;
      entries_9_exceptionVec_4 <= pipeBitsReg_2_exceptionVec_4;
      entries_9_exceptionVec_5 <= pipeBitsReg_2_exceptionVec_5;
      entries_9_exceptionVec_13 <= pipeBitsReg_2_exceptionVec_13;
      entries_9_exceptionVec_21 <= pipeBitsReg_2_exceptionVec_21;
      entries_9_vstart <= vstart_2;
      entries_9_vaNeedExt <= pipeBitsReg_2_vaNeedExt;
      entries_9_vaddr <= _vaddr_T_2;
      entries_9_gpaddr <= pipeBitsReg_2_gpaddr[49:0];
    end
    else if (_GEN_223 & _GEN_239 & _GEN_233) begin
      entries_9_exceptionVec_3 <= new_vec_3_3;
      entries_9_exceptionVec_4 <= new_vec_3_4;
      entries_9_exceptionVec_5 <= new_vec_3_5;
      entries_9_exceptionVec_13 <= new_vec_3_13;
      entries_9_exceptionVec_21 <= new_vec_3_21;
      entries_9_vstart <= vstart_1;
      entries_9_vaNeedExt <= sel_oldest_1_bits_vaNeedExt;
      entries_9_vaddr <= _vaddr_T_1;
      entries_9_gpaddr <= sel_oldest_1_bits_gpaddr;
    end
    else if (_GEN_187 & _GEN_203 & _GEN_197) begin
      entries_9_exceptionVec_3 <= new_vec_2_3;
      entries_9_exceptionVec_4 <= new_vec_2_4;
      entries_9_exceptionVec_5 <= new_vec_2_5;
      entries_9_exceptionVec_13 <= new_vec_2_13;
      entries_9_exceptionVec_21 <= new_vec_2_21;
      entries_9_vstart <= vstart;
      entries_9_vaNeedExt <= sel_oldest_bits_vaNeedExt;
      entries_9_vaddr <= _vaddr_T;
      entries_9_gpaddr <= sel_oldest_bits_gpaddr;
    end
    else begin
      if (_GEN_16) begin
        entries_9_exceptionVec_3 <= ~_GEN_36 & entries_9_exceptionVec_3;
        entries_9_exceptionVec_4 <= ~_GEN_36 & entries_9_exceptionVec_4;
        entries_9_exceptionVec_5 <= ~_GEN_36 & entries_9_exceptionVec_5;
        entries_9_exceptionVec_13 <= ~_GEN_36 & entries_9_exceptionVec_13;
        entries_9_exceptionVec_21 <= ~_GEN_36 & entries_9_exceptionVec_21;
      end
      else begin
        entries_9_exceptionVec_3 <= ~_GEN_9 & entries_9_exceptionVec_3;
        entries_9_exceptionVec_4 <= ~_GEN_9 & entries_9_exceptionVec_4;
        entries_9_exceptionVec_5 <= ~_GEN_9 & entries_9_exceptionVec_5;
        entries_9_exceptionVec_13 <= ~_GEN_9 & entries_9_exceptionVec_13;
        entries_9_exceptionVec_21 <= ~_GEN_9 & entries_9_exceptionVec_21;
      end
      if (_GEN_172)
        entries_9_vstart <= 8'h0;
      if (_GEN_156)
        entries_9_vaddr <= _GEN_179;
      else if (_GEN_9)
        entries_9_vaddr <= _GEN_146;
    end
    if (_GEN_258 & _GEN_268) begin
      entries_9_uop_trigger <= pipeBitsReg_2_trigger;
      entries_9_elemIdx <= pipeBitsReg_2_elemIdx;
    end
    else if (_GEN_223 & _GEN_233) begin
      entries_9_uop_trigger <= sel_oldest_1_bits_trigger;
      entries_9_elemIdx <= sel_oldest_1_bits_elemIdx;
    end
    else if (_GEN_187 & _GEN_197) begin
      entries_9_uop_trigger <= sel_oldest_bits_trigger;
      entries_9_elemIdx <= sel_oldest_bits_elemIdx;
    end
    else begin
      if (_GEN_156 | _GEN_9)
        entries_9_uop_trigger <= 4'h0;
      if (_GEN_172)
        entries_9_elemIdx <= 8'hFF;
    end
    entries_9_uop_flushPipe <= ~_GEN_156 & ~_GEN_9 & entries_9_uop_flushPipe;
    entries_9_uop_vpu_vta <=
      _GEN_284 & _GEN_249 & _GEN_213
      & (_GEN_156
           ? io_fromSplit_1_req_bits_uop_vpu_vta
           : _GEN_9 ? io_fromSplit_0_req_bits_uop_vpu_vta : entries_9_uop_vpu_vta);
    entries_9_uop_replayInst <= ~_GEN_156 & ~_GEN_9 & entries_9_uop_replayInst;
    if (_GEN_284) begin
      if (_GEN_249) begin
        if (_GEN_213) begin
          if (_GEN_156)
            entries_9_vl <= io_fromSplit_1_req_bits_uop_vpu_vl;
          else if (_GEN_9)
            entries_9_vl <= io_fromSplit_0_req_bits_uop_vpu_vl;
        end
        else if (_entries_vl_T)
          entries_9_vl <= _GEN_183;
        else
          entries_9_vl <= vstart;
      end
      else if (_entries_vl_T_2)
        entries_9_vl <= _GEN_221;
      else
        entries_9_vl <= vstart_1;
    end
    else if (_entries_vl_T_4)
      entries_9_vl <= _GEN_257;
    else
      entries_9_vl <= vstart_2;
    if (_GEN_298 & wbIndexReg_2_r == 4'hA) begin
      if (isusMerge_2)
        entries_10_data <= usMergeData_2;
      else
        entries_10_data <= mergeDataReg_2_r;
    end
    else if (_GEN_296 & wbIndexReg_1_r == 4'hA) begin
      if (isusMerge_1)
        entries_10_data <= usMergeData_1;
      else
        entries_10_data <= mergeDataReg_1_r;
    end
    else if (pipewbValidReg_0_REG & wbIndexReg_0_r == 4'hA) begin
      if (isusMerge)
        entries_10_data <= usMergeData;
      else
        entries_10_data <= mergeDataReg_0_r;
    end
    else if (_GEN_157)
      entries_10_data <= io_fromSplit_1_req_bits_data;
    else if (_GEN_10)
      entries_10_data <= io_fromSplit_0_req_bits_data;
    if (_GEN_157) begin
      entries_10_mask <= io_fromSplit_1_req_bits_mask;
      entries_10_uop_fuOpType <= io_fromSplit_1_req_bits_uop_fuOpType;
      entries_10_uop_vecWen <= io_fromSplit_1_req_bits_uop_vecWen;
      entries_10_uop_v0Wen <= io_fromSplit_1_req_bits_uop_v0Wen;
      entries_10_uop_vlWen <= io_fromSplit_1_req_bits_uop_vlWen;
      entries_10_uop_vpu_vma <= io_fromSplit_1_req_bits_uop_vpu_vma;
      entries_10_uop_vpu_vsew <= io_fromSplit_1_req_bits_uop_vpu_vsew;
      entries_10_uop_vpu_vlmul <= io_fromSplit_1_req_bits_uop_vpu_vlmul;
      entries_10_uop_vpu_vm <= io_fromSplit_1_req_bits_uop_vpu_vm;
      entries_10_uop_vpu_vuopIdx <= io_fromSplit_1_req_bits_uop_vpu_vuopIdx;
      entries_10_uop_vpu_nf <= io_fromSplit_1_req_bits_uop_vpu_nf;
      entries_10_uop_vpu_veew <= io_fromSplit_1_req_bits_uop_vpu_veew;
      entries_10_uop_uopIdx <= io_fromSplit_1_req_bits_uop_uopIdx;
      entries_10_uop_pdest <= io_fromSplit_1_req_bits_uop_pdest;
      entries_10_uop_robIdx_flag <= io_fromSplit_1_req_bits_uop_robIdx_flag;
      entries_10_uop_robIdx_value <= io_fromSplit_1_req_bits_uop_robIdx_value;
      entries_10_vdIdx <= io_fromSplit_1_req_bits_vdIdx;
      entries_10_fof <= io_fromSplit_1_req_bits_fof;
      entries_10_vlmax <= io_fromSplit_1_req_bits_vlmax;
    end
    else if (_GEN_10) begin
      entries_10_mask <= io_fromSplit_0_req_bits_mask;
      entries_10_uop_fuOpType <= io_fromSplit_0_req_bits_uop_fuOpType;
      entries_10_uop_vecWen <= io_fromSplit_0_req_bits_uop_vecWen;
      entries_10_uop_v0Wen <= io_fromSplit_0_req_bits_uop_v0Wen;
      entries_10_uop_vlWen <= io_fromSplit_0_req_bits_uop_vlWen;
      entries_10_uop_vpu_vma <= io_fromSplit_0_req_bits_uop_vpu_vma;
      entries_10_uop_vpu_vsew <= io_fromSplit_0_req_bits_uop_vpu_vsew;
      entries_10_uop_vpu_vlmul <= io_fromSplit_0_req_bits_uop_vpu_vlmul;
      entries_10_uop_vpu_vm <= io_fromSplit_0_req_bits_uop_vpu_vm;
      entries_10_uop_vpu_vuopIdx <= io_fromSplit_0_req_bits_uop_vpu_vuopIdx;
      entries_10_uop_vpu_nf <= io_fromSplit_0_req_bits_uop_vpu_nf;
      entries_10_uop_vpu_veew <= io_fromSplit_0_req_bits_uop_vpu_veew;
      entries_10_uop_uopIdx <= io_fromSplit_0_req_bits_uop_uopIdx;
      entries_10_uop_pdest <= io_fromSplit_0_req_bits_uop_pdest;
      entries_10_uop_robIdx_flag <= io_fromSplit_0_req_bits_uop_robIdx_flag;
      entries_10_uop_robIdx_value <= io_fromSplit_0_req_bits_uop_robIdx_value;
      entries_10_vdIdx <= io_fromSplit_0_req_bits_vdIdx;
      entries_10_fof <= io_fromSplit_0_req_bits_fof;
      entries_10_vlmax <= io_fromSplit_0_req_bits_vlmax;
    end
    if (_GEN_293 & latchWbIndex_2 == 4'hA)
      entries_10_flowNum <= _entries_flowNum_T_4;
    else if (_GEN_292 & latchWbIndex_1 == 4'hA)
      entries_10_flowNum <= _entries_flowNum_T_2;
    else if (latchWbValid & latchWbIndex == 4'hA)
      entries_10_flowNum <= _entries_flowNum_T;
    else if (_GEN_157)
      entries_10_flowNum <= io_fromSplit_1_req_bits_flowNum;
    else if (_GEN_10)
      entries_10_flowNum <= io_fromSplit_0_req_bits_flowNum;
    if (_GEN_258 & _GEN_274 & _GEN_269) begin
      entries_10_exceptionVec_3 <= pipeBitsReg_2_exceptionVec_3;
      entries_10_exceptionVec_4 <= pipeBitsReg_2_exceptionVec_4;
      entries_10_exceptionVec_5 <= pipeBitsReg_2_exceptionVec_5;
      entries_10_exceptionVec_13 <= pipeBitsReg_2_exceptionVec_13;
      entries_10_exceptionVec_21 <= pipeBitsReg_2_exceptionVec_21;
      entries_10_vstart <= vstart_2;
      entries_10_vaNeedExt <= pipeBitsReg_2_vaNeedExt;
      entries_10_vaddr <= _vaddr_T_2;
      entries_10_gpaddr <= pipeBitsReg_2_gpaddr[49:0];
    end
    else if (_GEN_223 & _GEN_239 & _GEN_234) begin
      entries_10_exceptionVec_3 <= new_vec_3_3;
      entries_10_exceptionVec_4 <= new_vec_3_4;
      entries_10_exceptionVec_5 <= new_vec_3_5;
      entries_10_exceptionVec_13 <= new_vec_3_13;
      entries_10_exceptionVec_21 <= new_vec_3_21;
      entries_10_vstart <= vstart_1;
      entries_10_vaNeedExt <= sel_oldest_1_bits_vaNeedExt;
      entries_10_vaddr <= _vaddr_T_1;
      entries_10_gpaddr <= sel_oldest_1_bits_gpaddr;
    end
    else if (_GEN_187 & _GEN_203 & _GEN_198) begin
      entries_10_exceptionVec_3 <= new_vec_2_3;
      entries_10_exceptionVec_4 <= new_vec_2_4;
      entries_10_exceptionVec_5 <= new_vec_2_5;
      entries_10_exceptionVec_13 <= new_vec_2_13;
      entries_10_exceptionVec_21 <= new_vec_2_21;
      entries_10_vstart <= vstart;
      entries_10_vaNeedExt <= sel_oldest_bits_vaNeedExt;
      entries_10_vaddr <= _vaddr_T;
      entries_10_gpaddr <= sel_oldest_bits_gpaddr;
    end
    else begin
      if (_GEN_16) begin
        entries_10_exceptionVec_3 <= ~_GEN_38 & entries_10_exceptionVec_3;
        entries_10_exceptionVec_4 <= ~_GEN_38 & entries_10_exceptionVec_4;
        entries_10_exceptionVec_5 <= ~_GEN_38 & entries_10_exceptionVec_5;
        entries_10_exceptionVec_13 <= ~_GEN_38 & entries_10_exceptionVec_13;
        entries_10_exceptionVec_21 <= ~_GEN_38 & entries_10_exceptionVec_21;
      end
      else begin
        entries_10_exceptionVec_3 <= ~_GEN_10 & entries_10_exceptionVec_3;
        entries_10_exceptionVec_4 <= ~_GEN_10 & entries_10_exceptionVec_4;
        entries_10_exceptionVec_5 <= ~_GEN_10 & entries_10_exceptionVec_5;
        entries_10_exceptionVec_13 <= ~_GEN_10 & entries_10_exceptionVec_13;
        entries_10_exceptionVec_21 <= ~_GEN_10 & entries_10_exceptionVec_21;
      end
      if (_GEN_173)
        entries_10_vstart <= 8'h0;
      if (_GEN_157)
        entries_10_vaddr <= _GEN_179;
      else if (_GEN_10)
        entries_10_vaddr <= _GEN_146;
    end
    if (_GEN_258 & _GEN_269) begin
      entries_10_uop_trigger <= pipeBitsReg_2_trigger;
      entries_10_elemIdx <= pipeBitsReg_2_elemIdx;
    end
    else if (_GEN_223 & _GEN_234) begin
      entries_10_uop_trigger <= sel_oldest_1_bits_trigger;
      entries_10_elemIdx <= sel_oldest_1_bits_elemIdx;
    end
    else if (_GEN_187 & _GEN_198) begin
      entries_10_uop_trigger <= sel_oldest_bits_trigger;
      entries_10_elemIdx <= sel_oldest_bits_elemIdx;
    end
    else begin
      if (_GEN_157 | _GEN_10)
        entries_10_uop_trigger <= 4'h0;
      if (_GEN_173)
        entries_10_elemIdx <= 8'hFF;
    end
    entries_10_uop_flushPipe <= ~_GEN_157 & ~_GEN_10 & entries_10_uop_flushPipe;
    entries_10_uop_vpu_vta <=
      _GEN_285 & _GEN_250 & _GEN_214
      & (_GEN_157
           ? io_fromSplit_1_req_bits_uop_vpu_vta
           : _GEN_10 ? io_fromSplit_0_req_bits_uop_vpu_vta : entries_10_uop_vpu_vta);
    entries_10_uop_replayInst <= ~_GEN_157 & ~_GEN_10 & entries_10_uop_replayInst;
    if (_GEN_285) begin
      if (_GEN_250) begin
        if (_GEN_214) begin
          if (_GEN_157)
            entries_10_vl <= io_fromSplit_1_req_bits_uop_vpu_vl;
          else if (_GEN_10)
            entries_10_vl <= io_fromSplit_0_req_bits_uop_vpu_vl;
        end
        else if (_entries_vl_T)
          entries_10_vl <= _GEN_183;
        else
          entries_10_vl <= vstart;
      end
      else if (_entries_vl_T_2)
        entries_10_vl <= _GEN_221;
      else
        entries_10_vl <= vstart_1;
    end
    else if (_entries_vl_T_4)
      entries_10_vl <= _GEN_257;
    else
      entries_10_vl <= vstart_2;
    if (_GEN_298 & wbIndexReg_2_r == 4'hB) begin
      if (isusMerge_2)
        entries_11_data <= usMergeData_2;
      else
        entries_11_data <= mergeDataReg_2_r;
    end
    else if (_GEN_296 & wbIndexReg_1_r == 4'hB) begin
      if (isusMerge_1)
        entries_11_data <= usMergeData_1;
      else
        entries_11_data <= mergeDataReg_1_r;
    end
    else if (pipewbValidReg_0_REG & wbIndexReg_0_r == 4'hB) begin
      if (isusMerge)
        entries_11_data <= usMergeData;
      else
        entries_11_data <= mergeDataReg_0_r;
    end
    else if (_GEN_158)
      entries_11_data <= io_fromSplit_1_req_bits_data;
    else if (_GEN_11)
      entries_11_data <= io_fromSplit_0_req_bits_data;
    if (_GEN_158) begin
      entries_11_mask <= io_fromSplit_1_req_bits_mask;
      entries_11_uop_fuOpType <= io_fromSplit_1_req_bits_uop_fuOpType;
      entries_11_uop_vecWen <= io_fromSplit_1_req_bits_uop_vecWen;
      entries_11_uop_v0Wen <= io_fromSplit_1_req_bits_uop_v0Wen;
      entries_11_uop_vlWen <= io_fromSplit_1_req_bits_uop_vlWen;
      entries_11_uop_vpu_vma <= io_fromSplit_1_req_bits_uop_vpu_vma;
      entries_11_uop_vpu_vsew <= io_fromSplit_1_req_bits_uop_vpu_vsew;
      entries_11_uop_vpu_vlmul <= io_fromSplit_1_req_bits_uop_vpu_vlmul;
      entries_11_uop_vpu_vm <= io_fromSplit_1_req_bits_uop_vpu_vm;
      entries_11_uop_vpu_vuopIdx <= io_fromSplit_1_req_bits_uop_vpu_vuopIdx;
      entries_11_uop_vpu_nf <= io_fromSplit_1_req_bits_uop_vpu_nf;
      entries_11_uop_vpu_veew <= io_fromSplit_1_req_bits_uop_vpu_veew;
      entries_11_uop_uopIdx <= io_fromSplit_1_req_bits_uop_uopIdx;
      entries_11_uop_pdest <= io_fromSplit_1_req_bits_uop_pdest;
      entries_11_uop_robIdx_flag <= io_fromSplit_1_req_bits_uop_robIdx_flag;
      entries_11_uop_robIdx_value <= io_fromSplit_1_req_bits_uop_robIdx_value;
      entries_11_vdIdx <= io_fromSplit_1_req_bits_vdIdx;
      entries_11_fof <= io_fromSplit_1_req_bits_fof;
      entries_11_vlmax <= io_fromSplit_1_req_bits_vlmax;
    end
    else if (_GEN_11) begin
      entries_11_mask <= io_fromSplit_0_req_bits_mask;
      entries_11_uop_fuOpType <= io_fromSplit_0_req_bits_uop_fuOpType;
      entries_11_uop_vecWen <= io_fromSplit_0_req_bits_uop_vecWen;
      entries_11_uop_v0Wen <= io_fromSplit_0_req_bits_uop_v0Wen;
      entries_11_uop_vlWen <= io_fromSplit_0_req_bits_uop_vlWen;
      entries_11_uop_vpu_vma <= io_fromSplit_0_req_bits_uop_vpu_vma;
      entries_11_uop_vpu_vsew <= io_fromSplit_0_req_bits_uop_vpu_vsew;
      entries_11_uop_vpu_vlmul <= io_fromSplit_0_req_bits_uop_vpu_vlmul;
      entries_11_uop_vpu_vm <= io_fromSplit_0_req_bits_uop_vpu_vm;
      entries_11_uop_vpu_vuopIdx <= io_fromSplit_0_req_bits_uop_vpu_vuopIdx;
      entries_11_uop_vpu_nf <= io_fromSplit_0_req_bits_uop_vpu_nf;
      entries_11_uop_vpu_veew <= io_fromSplit_0_req_bits_uop_vpu_veew;
      entries_11_uop_uopIdx <= io_fromSplit_0_req_bits_uop_uopIdx;
      entries_11_uop_pdest <= io_fromSplit_0_req_bits_uop_pdest;
      entries_11_uop_robIdx_flag <= io_fromSplit_0_req_bits_uop_robIdx_flag;
      entries_11_uop_robIdx_value <= io_fromSplit_0_req_bits_uop_robIdx_value;
      entries_11_vdIdx <= io_fromSplit_0_req_bits_vdIdx;
      entries_11_fof <= io_fromSplit_0_req_bits_fof;
      entries_11_vlmax <= io_fromSplit_0_req_bits_vlmax;
    end
    if (_GEN_293 & latchWbIndex_2 == 4'hB)
      entries_11_flowNum <= _entries_flowNum_T_4;
    else if (_GEN_292 & latchWbIndex_1 == 4'hB)
      entries_11_flowNum <= _entries_flowNum_T_2;
    else if (latchWbValid & latchWbIndex == 4'hB)
      entries_11_flowNum <= _entries_flowNum_T;
    else if (_GEN_158)
      entries_11_flowNum <= io_fromSplit_1_req_bits_flowNum;
    else if (_GEN_11)
      entries_11_flowNum <= io_fromSplit_0_req_bits_flowNum;
    if (_GEN_258 & _GEN_274 & _GEN_270) begin
      entries_11_exceptionVec_3 <= pipeBitsReg_2_exceptionVec_3;
      entries_11_exceptionVec_4 <= pipeBitsReg_2_exceptionVec_4;
      entries_11_exceptionVec_5 <= pipeBitsReg_2_exceptionVec_5;
      entries_11_exceptionVec_13 <= pipeBitsReg_2_exceptionVec_13;
      entries_11_exceptionVec_21 <= pipeBitsReg_2_exceptionVec_21;
      entries_11_vstart <= vstart_2;
      entries_11_vaNeedExt <= pipeBitsReg_2_vaNeedExt;
      entries_11_vaddr <= _vaddr_T_2;
      entries_11_gpaddr <= pipeBitsReg_2_gpaddr[49:0];
    end
    else if (_GEN_223 & _GEN_239 & _GEN_235) begin
      entries_11_exceptionVec_3 <= new_vec_3_3;
      entries_11_exceptionVec_4 <= new_vec_3_4;
      entries_11_exceptionVec_5 <= new_vec_3_5;
      entries_11_exceptionVec_13 <= new_vec_3_13;
      entries_11_exceptionVec_21 <= new_vec_3_21;
      entries_11_vstart <= vstart_1;
      entries_11_vaNeedExt <= sel_oldest_1_bits_vaNeedExt;
      entries_11_vaddr <= _vaddr_T_1;
      entries_11_gpaddr <= sel_oldest_1_bits_gpaddr;
    end
    else if (_GEN_187 & _GEN_203 & _GEN_199) begin
      entries_11_exceptionVec_3 <= new_vec_2_3;
      entries_11_exceptionVec_4 <= new_vec_2_4;
      entries_11_exceptionVec_5 <= new_vec_2_5;
      entries_11_exceptionVec_13 <= new_vec_2_13;
      entries_11_exceptionVec_21 <= new_vec_2_21;
      entries_11_vstart <= vstart;
      entries_11_vaNeedExt <= sel_oldest_bits_vaNeedExt;
      entries_11_vaddr <= _vaddr_T;
      entries_11_gpaddr <= sel_oldest_bits_gpaddr;
    end
    else begin
      if (_GEN_16) begin
        entries_11_exceptionVec_3 <= ~_GEN_40 & entries_11_exceptionVec_3;
        entries_11_exceptionVec_4 <= ~_GEN_40 & entries_11_exceptionVec_4;
        entries_11_exceptionVec_5 <= ~_GEN_40 & entries_11_exceptionVec_5;
        entries_11_exceptionVec_13 <= ~_GEN_40 & entries_11_exceptionVec_13;
        entries_11_exceptionVec_21 <= ~_GEN_40 & entries_11_exceptionVec_21;
      end
      else begin
        entries_11_exceptionVec_3 <= ~_GEN_11 & entries_11_exceptionVec_3;
        entries_11_exceptionVec_4 <= ~_GEN_11 & entries_11_exceptionVec_4;
        entries_11_exceptionVec_5 <= ~_GEN_11 & entries_11_exceptionVec_5;
        entries_11_exceptionVec_13 <= ~_GEN_11 & entries_11_exceptionVec_13;
        entries_11_exceptionVec_21 <= ~_GEN_11 & entries_11_exceptionVec_21;
      end
      if (_GEN_174)
        entries_11_vstart <= 8'h0;
      if (_GEN_158)
        entries_11_vaddr <= _GEN_179;
      else if (_GEN_11)
        entries_11_vaddr <= _GEN_146;
    end
    if (_GEN_258 & _GEN_270) begin
      entries_11_uop_trigger <= pipeBitsReg_2_trigger;
      entries_11_elemIdx <= pipeBitsReg_2_elemIdx;
    end
    else if (_GEN_223 & _GEN_235) begin
      entries_11_uop_trigger <= sel_oldest_1_bits_trigger;
      entries_11_elemIdx <= sel_oldest_1_bits_elemIdx;
    end
    else if (_GEN_187 & _GEN_199) begin
      entries_11_uop_trigger <= sel_oldest_bits_trigger;
      entries_11_elemIdx <= sel_oldest_bits_elemIdx;
    end
    else begin
      if (_GEN_158 | _GEN_11)
        entries_11_uop_trigger <= 4'h0;
      if (_GEN_174)
        entries_11_elemIdx <= 8'hFF;
    end
    entries_11_uop_flushPipe <= ~_GEN_158 & ~_GEN_11 & entries_11_uop_flushPipe;
    entries_11_uop_vpu_vta <=
      _GEN_286 & _GEN_251 & _GEN_215
      & (_GEN_158
           ? io_fromSplit_1_req_bits_uop_vpu_vta
           : _GEN_11 ? io_fromSplit_0_req_bits_uop_vpu_vta : entries_11_uop_vpu_vta);
    entries_11_uop_replayInst <= ~_GEN_158 & ~_GEN_11 & entries_11_uop_replayInst;
    if (_GEN_286) begin
      if (_GEN_251) begin
        if (_GEN_215) begin
          if (_GEN_158)
            entries_11_vl <= io_fromSplit_1_req_bits_uop_vpu_vl;
          else if (_GEN_11)
            entries_11_vl <= io_fromSplit_0_req_bits_uop_vpu_vl;
        end
        else if (_entries_vl_T)
          entries_11_vl <= _GEN_183;
        else
          entries_11_vl <= vstart;
      end
      else if (_entries_vl_T_2)
        entries_11_vl <= _GEN_221;
      else
        entries_11_vl <= vstart_1;
    end
    else if (_entries_vl_T_4)
      entries_11_vl <= _GEN_257;
    else
      entries_11_vl <= vstart_2;
    if (_GEN_298 & wbIndexReg_2_r == 4'hC) begin
      if (isusMerge_2)
        entries_12_data <= usMergeData_2;
      else
        entries_12_data <= mergeDataReg_2_r;
    end
    else if (_GEN_296 & wbIndexReg_1_r == 4'hC) begin
      if (isusMerge_1)
        entries_12_data <= usMergeData_1;
      else
        entries_12_data <= mergeDataReg_1_r;
    end
    else if (pipewbValidReg_0_REG & wbIndexReg_0_r == 4'hC) begin
      if (isusMerge)
        entries_12_data <= usMergeData;
      else
        entries_12_data <= mergeDataReg_0_r;
    end
    else if (_GEN_159)
      entries_12_data <= io_fromSplit_1_req_bits_data;
    else if (_GEN_12)
      entries_12_data <= io_fromSplit_0_req_bits_data;
    if (_GEN_159) begin
      entries_12_mask <= io_fromSplit_1_req_bits_mask;
      entries_12_uop_fuOpType <= io_fromSplit_1_req_bits_uop_fuOpType;
      entries_12_uop_vecWen <= io_fromSplit_1_req_bits_uop_vecWen;
      entries_12_uop_v0Wen <= io_fromSplit_1_req_bits_uop_v0Wen;
      entries_12_uop_vlWen <= io_fromSplit_1_req_bits_uop_vlWen;
      entries_12_uop_vpu_vma <= io_fromSplit_1_req_bits_uop_vpu_vma;
      entries_12_uop_vpu_vsew <= io_fromSplit_1_req_bits_uop_vpu_vsew;
      entries_12_uop_vpu_vlmul <= io_fromSplit_1_req_bits_uop_vpu_vlmul;
      entries_12_uop_vpu_vm <= io_fromSplit_1_req_bits_uop_vpu_vm;
      entries_12_uop_vpu_vuopIdx <= io_fromSplit_1_req_bits_uop_vpu_vuopIdx;
      entries_12_uop_vpu_nf <= io_fromSplit_1_req_bits_uop_vpu_nf;
      entries_12_uop_vpu_veew <= io_fromSplit_1_req_bits_uop_vpu_veew;
      entries_12_uop_uopIdx <= io_fromSplit_1_req_bits_uop_uopIdx;
      entries_12_uop_pdest <= io_fromSplit_1_req_bits_uop_pdest;
      entries_12_uop_robIdx_flag <= io_fromSplit_1_req_bits_uop_robIdx_flag;
      entries_12_uop_robIdx_value <= io_fromSplit_1_req_bits_uop_robIdx_value;
      entries_12_vdIdx <= io_fromSplit_1_req_bits_vdIdx;
      entries_12_fof <= io_fromSplit_1_req_bits_fof;
      entries_12_vlmax <= io_fromSplit_1_req_bits_vlmax;
    end
    else if (_GEN_12) begin
      entries_12_mask <= io_fromSplit_0_req_bits_mask;
      entries_12_uop_fuOpType <= io_fromSplit_0_req_bits_uop_fuOpType;
      entries_12_uop_vecWen <= io_fromSplit_0_req_bits_uop_vecWen;
      entries_12_uop_v0Wen <= io_fromSplit_0_req_bits_uop_v0Wen;
      entries_12_uop_vlWen <= io_fromSplit_0_req_bits_uop_vlWen;
      entries_12_uop_vpu_vma <= io_fromSplit_0_req_bits_uop_vpu_vma;
      entries_12_uop_vpu_vsew <= io_fromSplit_0_req_bits_uop_vpu_vsew;
      entries_12_uop_vpu_vlmul <= io_fromSplit_0_req_bits_uop_vpu_vlmul;
      entries_12_uop_vpu_vm <= io_fromSplit_0_req_bits_uop_vpu_vm;
      entries_12_uop_vpu_vuopIdx <= io_fromSplit_0_req_bits_uop_vpu_vuopIdx;
      entries_12_uop_vpu_nf <= io_fromSplit_0_req_bits_uop_vpu_nf;
      entries_12_uop_vpu_veew <= io_fromSplit_0_req_bits_uop_vpu_veew;
      entries_12_uop_uopIdx <= io_fromSplit_0_req_bits_uop_uopIdx;
      entries_12_uop_pdest <= io_fromSplit_0_req_bits_uop_pdest;
      entries_12_uop_robIdx_flag <= io_fromSplit_0_req_bits_uop_robIdx_flag;
      entries_12_uop_robIdx_value <= io_fromSplit_0_req_bits_uop_robIdx_value;
      entries_12_vdIdx <= io_fromSplit_0_req_bits_vdIdx;
      entries_12_fof <= io_fromSplit_0_req_bits_fof;
      entries_12_vlmax <= io_fromSplit_0_req_bits_vlmax;
    end
    if (_GEN_293 & latchWbIndex_2 == 4'hC)
      entries_12_flowNum <= _entries_flowNum_T_4;
    else if (_GEN_292 & latchWbIndex_1 == 4'hC)
      entries_12_flowNum <= _entries_flowNum_T_2;
    else if (latchWbValid & latchWbIndex == 4'hC)
      entries_12_flowNum <= _entries_flowNum_T;
    else if (_GEN_159)
      entries_12_flowNum <= io_fromSplit_1_req_bits_flowNum;
    else if (_GEN_12)
      entries_12_flowNum <= io_fromSplit_0_req_bits_flowNum;
    if (_GEN_258 & _GEN_274 & _GEN_271) begin
      entries_12_exceptionVec_3 <= pipeBitsReg_2_exceptionVec_3;
      entries_12_exceptionVec_4 <= pipeBitsReg_2_exceptionVec_4;
      entries_12_exceptionVec_5 <= pipeBitsReg_2_exceptionVec_5;
      entries_12_exceptionVec_13 <= pipeBitsReg_2_exceptionVec_13;
      entries_12_exceptionVec_21 <= pipeBitsReg_2_exceptionVec_21;
      entries_12_vstart <= vstart_2;
      entries_12_vaNeedExt <= pipeBitsReg_2_vaNeedExt;
      entries_12_vaddr <= _vaddr_T_2;
      entries_12_gpaddr <= pipeBitsReg_2_gpaddr[49:0];
    end
    else if (_GEN_223 & _GEN_239 & _GEN_236) begin
      entries_12_exceptionVec_3 <= new_vec_3_3;
      entries_12_exceptionVec_4 <= new_vec_3_4;
      entries_12_exceptionVec_5 <= new_vec_3_5;
      entries_12_exceptionVec_13 <= new_vec_3_13;
      entries_12_exceptionVec_21 <= new_vec_3_21;
      entries_12_vstart <= vstart_1;
      entries_12_vaNeedExt <= sel_oldest_1_bits_vaNeedExt;
      entries_12_vaddr <= _vaddr_T_1;
      entries_12_gpaddr <= sel_oldest_1_bits_gpaddr;
    end
    else if (_GEN_187 & _GEN_203 & _GEN_200) begin
      entries_12_exceptionVec_3 <= new_vec_2_3;
      entries_12_exceptionVec_4 <= new_vec_2_4;
      entries_12_exceptionVec_5 <= new_vec_2_5;
      entries_12_exceptionVec_13 <= new_vec_2_13;
      entries_12_exceptionVec_21 <= new_vec_2_21;
      entries_12_vstart <= vstart;
      entries_12_vaNeedExt <= sel_oldest_bits_vaNeedExt;
      entries_12_vaddr <= _vaddr_T;
      entries_12_gpaddr <= sel_oldest_bits_gpaddr;
    end
    else begin
      if (_GEN_16) begin
        entries_12_exceptionVec_3 <= ~_GEN_42 & entries_12_exceptionVec_3;
        entries_12_exceptionVec_4 <= ~_GEN_42 & entries_12_exceptionVec_4;
        entries_12_exceptionVec_5 <= ~_GEN_42 & entries_12_exceptionVec_5;
        entries_12_exceptionVec_13 <= ~_GEN_42 & entries_12_exceptionVec_13;
        entries_12_exceptionVec_21 <= ~_GEN_42 & entries_12_exceptionVec_21;
      end
      else begin
        entries_12_exceptionVec_3 <= ~_GEN_12 & entries_12_exceptionVec_3;
        entries_12_exceptionVec_4 <= ~_GEN_12 & entries_12_exceptionVec_4;
        entries_12_exceptionVec_5 <= ~_GEN_12 & entries_12_exceptionVec_5;
        entries_12_exceptionVec_13 <= ~_GEN_12 & entries_12_exceptionVec_13;
        entries_12_exceptionVec_21 <= ~_GEN_12 & entries_12_exceptionVec_21;
      end
      if (_GEN_175)
        entries_12_vstart <= 8'h0;
      if (_GEN_159)
        entries_12_vaddr <= _GEN_179;
      else if (_GEN_12)
        entries_12_vaddr <= _GEN_146;
    end
    if (_GEN_258 & _GEN_271) begin
      entries_12_uop_trigger <= pipeBitsReg_2_trigger;
      entries_12_elemIdx <= pipeBitsReg_2_elemIdx;
    end
    else if (_GEN_223 & _GEN_236) begin
      entries_12_uop_trigger <= sel_oldest_1_bits_trigger;
      entries_12_elemIdx <= sel_oldest_1_bits_elemIdx;
    end
    else if (_GEN_187 & _GEN_200) begin
      entries_12_uop_trigger <= sel_oldest_bits_trigger;
      entries_12_elemIdx <= sel_oldest_bits_elemIdx;
    end
    else begin
      if (_GEN_159 | _GEN_12)
        entries_12_uop_trigger <= 4'h0;
      if (_GEN_175)
        entries_12_elemIdx <= 8'hFF;
    end
    entries_12_uop_flushPipe <= ~_GEN_159 & ~_GEN_12 & entries_12_uop_flushPipe;
    entries_12_uop_vpu_vta <=
      _GEN_287 & _GEN_252 & _GEN_216
      & (_GEN_159
           ? io_fromSplit_1_req_bits_uop_vpu_vta
           : _GEN_12 ? io_fromSplit_0_req_bits_uop_vpu_vta : entries_12_uop_vpu_vta);
    entries_12_uop_replayInst <= ~_GEN_159 & ~_GEN_12 & entries_12_uop_replayInst;
    if (_GEN_287) begin
      if (_GEN_252) begin
        if (_GEN_216) begin
          if (_GEN_159)
            entries_12_vl <= io_fromSplit_1_req_bits_uop_vpu_vl;
          else if (_GEN_12)
            entries_12_vl <= io_fromSplit_0_req_bits_uop_vpu_vl;
        end
        else if (_entries_vl_T)
          entries_12_vl <= _GEN_183;
        else
          entries_12_vl <= vstart;
      end
      else if (_entries_vl_T_2)
        entries_12_vl <= _GEN_221;
      else
        entries_12_vl <= vstart_1;
    end
    else if (_entries_vl_T_4)
      entries_12_vl <= _GEN_257;
    else
      entries_12_vl <= vstart_2;
    if (_GEN_298 & wbIndexReg_2_r == 4'hD) begin
      if (isusMerge_2)
        entries_13_data <= usMergeData_2;
      else
        entries_13_data <= mergeDataReg_2_r;
    end
    else if (_GEN_296 & wbIndexReg_1_r == 4'hD) begin
      if (isusMerge_1)
        entries_13_data <= usMergeData_1;
      else
        entries_13_data <= mergeDataReg_1_r;
    end
    else if (pipewbValidReg_0_REG & wbIndexReg_0_r == 4'hD) begin
      if (isusMerge)
        entries_13_data <= usMergeData;
      else
        entries_13_data <= mergeDataReg_0_r;
    end
    else if (_GEN_160)
      entries_13_data <= io_fromSplit_1_req_bits_data;
    else if (_GEN_13)
      entries_13_data <= io_fromSplit_0_req_bits_data;
    if (_GEN_160) begin
      entries_13_mask <= io_fromSplit_1_req_bits_mask;
      entries_13_uop_fuOpType <= io_fromSplit_1_req_bits_uop_fuOpType;
      entries_13_uop_vecWen <= io_fromSplit_1_req_bits_uop_vecWen;
      entries_13_uop_v0Wen <= io_fromSplit_1_req_bits_uop_v0Wen;
      entries_13_uop_vlWen <= io_fromSplit_1_req_bits_uop_vlWen;
      entries_13_uop_vpu_vma <= io_fromSplit_1_req_bits_uop_vpu_vma;
      entries_13_uop_vpu_vsew <= io_fromSplit_1_req_bits_uop_vpu_vsew;
      entries_13_uop_vpu_vlmul <= io_fromSplit_1_req_bits_uop_vpu_vlmul;
      entries_13_uop_vpu_vm <= io_fromSplit_1_req_bits_uop_vpu_vm;
      entries_13_uop_vpu_vuopIdx <= io_fromSplit_1_req_bits_uop_vpu_vuopIdx;
      entries_13_uop_vpu_nf <= io_fromSplit_1_req_bits_uop_vpu_nf;
      entries_13_uop_vpu_veew <= io_fromSplit_1_req_bits_uop_vpu_veew;
      entries_13_uop_uopIdx <= io_fromSplit_1_req_bits_uop_uopIdx;
      entries_13_uop_pdest <= io_fromSplit_1_req_bits_uop_pdest;
      entries_13_uop_robIdx_flag <= io_fromSplit_1_req_bits_uop_robIdx_flag;
      entries_13_uop_robIdx_value <= io_fromSplit_1_req_bits_uop_robIdx_value;
      entries_13_vdIdx <= io_fromSplit_1_req_bits_vdIdx;
      entries_13_fof <= io_fromSplit_1_req_bits_fof;
      entries_13_vlmax <= io_fromSplit_1_req_bits_vlmax;
    end
    else if (_GEN_13) begin
      entries_13_mask <= io_fromSplit_0_req_bits_mask;
      entries_13_uop_fuOpType <= io_fromSplit_0_req_bits_uop_fuOpType;
      entries_13_uop_vecWen <= io_fromSplit_0_req_bits_uop_vecWen;
      entries_13_uop_v0Wen <= io_fromSplit_0_req_bits_uop_v0Wen;
      entries_13_uop_vlWen <= io_fromSplit_0_req_bits_uop_vlWen;
      entries_13_uop_vpu_vma <= io_fromSplit_0_req_bits_uop_vpu_vma;
      entries_13_uop_vpu_vsew <= io_fromSplit_0_req_bits_uop_vpu_vsew;
      entries_13_uop_vpu_vlmul <= io_fromSplit_0_req_bits_uop_vpu_vlmul;
      entries_13_uop_vpu_vm <= io_fromSplit_0_req_bits_uop_vpu_vm;
      entries_13_uop_vpu_vuopIdx <= io_fromSplit_0_req_bits_uop_vpu_vuopIdx;
      entries_13_uop_vpu_nf <= io_fromSplit_0_req_bits_uop_vpu_nf;
      entries_13_uop_vpu_veew <= io_fromSplit_0_req_bits_uop_vpu_veew;
      entries_13_uop_uopIdx <= io_fromSplit_0_req_bits_uop_uopIdx;
      entries_13_uop_pdest <= io_fromSplit_0_req_bits_uop_pdest;
      entries_13_uop_robIdx_flag <= io_fromSplit_0_req_bits_uop_robIdx_flag;
      entries_13_uop_robIdx_value <= io_fromSplit_0_req_bits_uop_robIdx_value;
      entries_13_vdIdx <= io_fromSplit_0_req_bits_vdIdx;
      entries_13_fof <= io_fromSplit_0_req_bits_fof;
      entries_13_vlmax <= io_fromSplit_0_req_bits_vlmax;
    end
    if (_GEN_293 & latchWbIndex_2 == 4'hD)
      entries_13_flowNum <= _entries_flowNum_T_4;
    else if (_GEN_292 & latchWbIndex_1 == 4'hD)
      entries_13_flowNum <= _entries_flowNum_T_2;
    else if (latchWbValid & latchWbIndex == 4'hD)
      entries_13_flowNum <= _entries_flowNum_T;
    else if (_GEN_160)
      entries_13_flowNum <= io_fromSplit_1_req_bits_flowNum;
    else if (_GEN_13)
      entries_13_flowNum <= io_fromSplit_0_req_bits_flowNum;
    if (_GEN_258 & _GEN_274 & _GEN_272) begin
      entries_13_exceptionVec_3 <= pipeBitsReg_2_exceptionVec_3;
      entries_13_exceptionVec_4 <= pipeBitsReg_2_exceptionVec_4;
      entries_13_exceptionVec_5 <= pipeBitsReg_2_exceptionVec_5;
      entries_13_exceptionVec_13 <= pipeBitsReg_2_exceptionVec_13;
      entries_13_exceptionVec_21 <= pipeBitsReg_2_exceptionVec_21;
      entries_13_vstart <= vstart_2;
      entries_13_vaNeedExt <= pipeBitsReg_2_vaNeedExt;
      entries_13_vaddr <= _vaddr_T_2;
      entries_13_gpaddr <= pipeBitsReg_2_gpaddr[49:0];
    end
    else if (_GEN_223 & _GEN_239 & _GEN_237) begin
      entries_13_exceptionVec_3 <= new_vec_3_3;
      entries_13_exceptionVec_4 <= new_vec_3_4;
      entries_13_exceptionVec_5 <= new_vec_3_5;
      entries_13_exceptionVec_13 <= new_vec_3_13;
      entries_13_exceptionVec_21 <= new_vec_3_21;
      entries_13_vstart <= vstart_1;
      entries_13_vaNeedExt <= sel_oldest_1_bits_vaNeedExt;
      entries_13_vaddr <= _vaddr_T_1;
      entries_13_gpaddr <= sel_oldest_1_bits_gpaddr;
    end
    else if (_GEN_187 & _GEN_203 & _GEN_201) begin
      entries_13_exceptionVec_3 <= new_vec_2_3;
      entries_13_exceptionVec_4 <= new_vec_2_4;
      entries_13_exceptionVec_5 <= new_vec_2_5;
      entries_13_exceptionVec_13 <= new_vec_2_13;
      entries_13_exceptionVec_21 <= new_vec_2_21;
      entries_13_vstart <= vstart;
      entries_13_vaNeedExt <= sel_oldest_bits_vaNeedExt;
      entries_13_vaddr <= _vaddr_T;
      entries_13_gpaddr <= sel_oldest_bits_gpaddr;
    end
    else begin
      if (_GEN_16) begin
        entries_13_exceptionVec_3 <= ~_GEN_44 & entries_13_exceptionVec_3;
        entries_13_exceptionVec_4 <= ~_GEN_44 & entries_13_exceptionVec_4;
        entries_13_exceptionVec_5 <= ~_GEN_44 & entries_13_exceptionVec_5;
        entries_13_exceptionVec_13 <= ~_GEN_44 & entries_13_exceptionVec_13;
        entries_13_exceptionVec_21 <= ~_GEN_44 & entries_13_exceptionVec_21;
      end
      else begin
        entries_13_exceptionVec_3 <= ~_GEN_13 & entries_13_exceptionVec_3;
        entries_13_exceptionVec_4 <= ~_GEN_13 & entries_13_exceptionVec_4;
        entries_13_exceptionVec_5 <= ~_GEN_13 & entries_13_exceptionVec_5;
        entries_13_exceptionVec_13 <= ~_GEN_13 & entries_13_exceptionVec_13;
        entries_13_exceptionVec_21 <= ~_GEN_13 & entries_13_exceptionVec_21;
      end
      if (_GEN_176)
        entries_13_vstart <= 8'h0;
      if (_GEN_160)
        entries_13_vaddr <= _GEN_179;
      else if (_GEN_13)
        entries_13_vaddr <= _GEN_146;
    end
    if (_GEN_258 & _GEN_272) begin
      entries_13_uop_trigger <= pipeBitsReg_2_trigger;
      entries_13_elemIdx <= pipeBitsReg_2_elemIdx;
    end
    else if (_GEN_223 & _GEN_237) begin
      entries_13_uop_trigger <= sel_oldest_1_bits_trigger;
      entries_13_elemIdx <= sel_oldest_1_bits_elemIdx;
    end
    else if (_GEN_187 & _GEN_201) begin
      entries_13_uop_trigger <= sel_oldest_bits_trigger;
      entries_13_elemIdx <= sel_oldest_bits_elemIdx;
    end
    else begin
      if (_GEN_160 | _GEN_13)
        entries_13_uop_trigger <= 4'h0;
      if (_GEN_176)
        entries_13_elemIdx <= 8'hFF;
    end
    entries_13_uop_flushPipe <= ~_GEN_160 & ~_GEN_13 & entries_13_uop_flushPipe;
    entries_13_uop_vpu_vta <=
      _GEN_288 & _GEN_253 & _GEN_217
      & (_GEN_160
           ? io_fromSplit_1_req_bits_uop_vpu_vta
           : _GEN_13 ? io_fromSplit_0_req_bits_uop_vpu_vta : entries_13_uop_vpu_vta);
    entries_13_uop_replayInst <= ~_GEN_160 & ~_GEN_13 & entries_13_uop_replayInst;
    if (_GEN_288) begin
      if (_GEN_253) begin
        if (_GEN_217) begin
          if (_GEN_160)
            entries_13_vl <= io_fromSplit_1_req_bits_uop_vpu_vl;
          else if (_GEN_13)
            entries_13_vl <= io_fromSplit_0_req_bits_uop_vpu_vl;
        end
        else if (_entries_vl_T)
          entries_13_vl <= _GEN_183;
        else
          entries_13_vl <= vstart;
      end
      else if (_entries_vl_T_2)
        entries_13_vl <= _GEN_221;
      else
        entries_13_vl <= vstart_1;
    end
    else if (_entries_vl_T_4)
      entries_13_vl <= _GEN_257;
    else
      entries_13_vl <= vstart_2;
    if (_GEN_298 & wbIndexReg_2_r == 4'hE) begin
      if (isusMerge_2)
        entries_14_data <= usMergeData_2;
      else
        entries_14_data <= mergeDataReg_2_r;
    end
    else if (_GEN_296 & wbIndexReg_1_r == 4'hE) begin
      if (isusMerge_1)
        entries_14_data <= usMergeData_1;
      else
        entries_14_data <= mergeDataReg_1_r;
    end
    else if (pipewbValidReg_0_REG & wbIndexReg_0_r == 4'hE) begin
      if (isusMerge)
        entries_14_data <= usMergeData;
      else
        entries_14_data <= mergeDataReg_0_r;
    end
    else if (_GEN_161)
      entries_14_data <= io_fromSplit_1_req_bits_data;
    else if (_GEN_14)
      entries_14_data <= io_fromSplit_0_req_bits_data;
    if (_GEN_161) begin
      entries_14_mask <= io_fromSplit_1_req_bits_mask;
      entries_14_uop_fuOpType <= io_fromSplit_1_req_bits_uop_fuOpType;
      entries_14_uop_vecWen <= io_fromSplit_1_req_bits_uop_vecWen;
      entries_14_uop_v0Wen <= io_fromSplit_1_req_bits_uop_v0Wen;
      entries_14_uop_vlWen <= io_fromSplit_1_req_bits_uop_vlWen;
      entries_14_uop_vpu_vma <= io_fromSplit_1_req_bits_uop_vpu_vma;
      entries_14_uop_vpu_vsew <= io_fromSplit_1_req_bits_uop_vpu_vsew;
      entries_14_uop_vpu_vlmul <= io_fromSplit_1_req_bits_uop_vpu_vlmul;
      entries_14_uop_vpu_vm <= io_fromSplit_1_req_bits_uop_vpu_vm;
      entries_14_uop_vpu_vuopIdx <= io_fromSplit_1_req_bits_uop_vpu_vuopIdx;
      entries_14_uop_vpu_nf <= io_fromSplit_1_req_bits_uop_vpu_nf;
      entries_14_uop_vpu_veew <= io_fromSplit_1_req_bits_uop_vpu_veew;
      entries_14_uop_uopIdx <= io_fromSplit_1_req_bits_uop_uopIdx;
      entries_14_uop_pdest <= io_fromSplit_1_req_bits_uop_pdest;
      entries_14_uop_robIdx_flag <= io_fromSplit_1_req_bits_uop_robIdx_flag;
      entries_14_uop_robIdx_value <= io_fromSplit_1_req_bits_uop_robIdx_value;
      entries_14_vdIdx <= io_fromSplit_1_req_bits_vdIdx;
      entries_14_fof <= io_fromSplit_1_req_bits_fof;
      entries_14_vlmax <= io_fromSplit_1_req_bits_vlmax;
    end
    else if (_GEN_14) begin
      entries_14_mask <= io_fromSplit_0_req_bits_mask;
      entries_14_uop_fuOpType <= io_fromSplit_0_req_bits_uop_fuOpType;
      entries_14_uop_vecWen <= io_fromSplit_0_req_bits_uop_vecWen;
      entries_14_uop_v0Wen <= io_fromSplit_0_req_bits_uop_v0Wen;
      entries_14_uop_vlWen <= io_fromSplit_0_req_bits_uop_vlWen;
      entries_14_uop_vpu_vma <= io_fromSplit_0_req_bits_uop_vpu_vma;
      entries_14_uop_vpu_vsew <= io_fromSplit_0_req_bits_uop_vpu_vsew;
      entries_14_uop_vpu_vlmul <= io_fromSplit_0_req_bits_uop_vpu_vlmul;
      entries_14_uop_vpu_vm <= io_fromSplit_0_req_bits_uop_vpu_vm;
      entries_14_uop_vpu_vuopIdx <= io_fromSplit_0_req_bits_uop_vpu_vuopIdx;
      entries_14_uop_vpu_nf <= io_fromSplit_0_req_bits_uop_vpu_nf;
      entries_14_uop_vpu_veew <= io_fromSplit_0_req_bits_uop_vpu_veew;
      entries_14_uop_uopIdx <= io_fromSplit_0_req_bits_uop_uopIdx;
      entries_14_uop_pdest <= io_fromSplit_0_req_bits_uop_pdest;
      entries_14_uop_robIdx_flag <= io_fromSplit_0_req_bits_uop_robIdx_flag;
      entries_14_uop_robIdx_value <= io_fromSplit_0_req_bits_uop_robIdx_value;
      entries_14_vdIdx <= io_fromSplit_0_req_bits_vdIdx;
      entries_14_fof <= io_fromSplit_0_req_bits_fof;
      entries_14_vlmax <= io_fromSplit_0_req_bits_vlmax;
    end
    if (_GEN_293 & latchWbIndex_2 == 4'hE)
      entries_14_flowNum <= _entries_flowNum_T_4;
    else if (_GEN_292 & latchWbIndex_1 == 4'hE)
      entries_14_flowNum <= _entries_flowNum_T_2;
    else if (latchWbValid & latchWbIndex == 4'hE)
      entries_14_flowNum <= _entries_flowNum_T;
    else if (_GEN_161)
      entries_14_flowNum <= io_fromSplit_1_req_bits_flowNum;
    else if (_GEN_14)
      entries_14_flowNum <= io_fromSplit_0_req_bits_flowNum;
    if (_GEN_258 & _GEN_274 & _GEN_273) begin
      entries_14_exceptionVec_3 <= pipeBitsReg_2_exceptionVec_3;
      entries_14_exceptionVec_4 <= pipeBitsReg_2_exceptionVec_4;
      entries_14_exceptionVec_5 <= pipeBitsReg_2_exceptionVec_5;
      entries_14_exceptionVec_13 <= pipeBitsReg_2_exceptionVec_13;
      entries_14_exceptionVec_21 <= pipeBitsReg_2_exceptionVec_21;
      entries_14_vstart <= vstart_2;
      entries_14_vaNeedExt <= pipeBitsReg_2_vaNeedExt;
      entries_14_vaddr <= _vaddr_T_2;
      entries_14_gpaddr <= pipeBitsReg_2_gpaddr[49:0];
    end
    else if (_GEN_223 & _GEN_239 & _GEN_238) begin
      entries_14_exceptionVec_3 <= new_vec_3_3;
      entries_14_exceptionVec_4 <= new_vec_3_4;
      entries_14_exceptionVec_5 <= new_vec_3_5;
      entries_14_exceptionVec_13 <= new_vec_3_13;
      entries_14_exceptionVec_21 <= new_vec_3_21;
      entries_14_vstart <= vstart_1;
      entries_14_vaNeedExt <= sel_oldest_1_bits_vaNeedExt;
      entries_14_vaddr <= _vaddr_T_1;
      entries_14_gpaddr <= sel_oldest_1_bits_gpaddr;
    end
    else if (_GEN_187 & _GEN_203 & _GEN_202) begin
      entries_14_exceptionVec_3 <= new_vec_2_3;
      entries_14_exceptionVec_4 <= new_vec_2_4;
      entries_14_exceptionVec_5 <= new_vec_2_5;
      entries_14_exceptionVec_13 <= new_vec_2_13;
      entries_14_exceptionVec_21 <= new_vec_2_21;
      entries_14_vstart <= vstart;
      entries_14_vaNeedExt <= sel_oldest_bits_vaNeedExt;
      entries_14_vaddr <= _vaddr_T;
      entries_14_gpaddr <= sel_oldest_bits_gpaddr;
    end
    else begin
      if (_GEN_16) begin
        entries_14_exceptionVec_3 <= ~_GEN_46 & entries_14_exceptionVec_3;
        entries_14_exceptionVec_4 <= ~_GEN_46 & entries_14_exceptionVec_4;
        entries_14_exceptionVec_5 <= ~_GEN_46 & entries_14_exceptionVec_5;
        entries_14_exceptionVec_13 <= ~_GEN_46 & entries_14_exceptionVec_13;
        entries_14_exceptionVec_21 <= ~_GEN_46 & entries_14_exceptionVec_21;
      end
      else begin
        entries_14_exceptionVec_3 <= ~_GEN_14 & entries_14_exceptionVec_3;
        entries_14_exceptionVec_4 <= ~_GEN_14 & entries_14_exceptionVec_4;
        entries_14_exceptionVec_5 <= ~_GEN_14 & entries_14_exceptionVec_5;
        entries_14_exceptionVec_13 <= ~_GEN_14 & entries_14_exceptionVec_13;
        entries_14_exceptionVec_21 <= ~_GEN_14 & entries_14_exceptionVec_21;
      end
      if (_GEN_177)
        entries_14_vstart <= 8'h0;
      if (_GEN_161)
        entries_14_vaddr <= _GEN_179;
      else if (_GEN_14)
        entries_14_vaddr <= _GEN_146;
    end
    if (_GEN_258 & _GEN_273) begin
      entries_14_uop_trigger <= pipeBitsReg_2_trigger;
      entries_14_elemIdx <= pipeBitsReg_2_elemIdx;
    end
    else if (_GEN_223 & _GEN_238) begin
      entries_14_uop_trigger <= sel_oldest_1_bits_trigger;
      entries_14_elemIdx <= sel_oldest_1_bits_elemIdx;
    end
    else if (_GEN_187 & _GEN_202) begin
      entries_14_uop_trigger <= sel_oldest_bits_trigger;
      entries_14_elemIdx <= sel_oldest_bits_elemIdx;
    end
    else begin
      if (_GEN_161 | _GEN_14)
        entries_14_uop_trigger <= 4'h0;
      if (_GEN_177)
        entries_14_elemIdx <= 8'hFF;
    end
    entries_14_uop_flushPipe <= ~_GEN_161 & ~_GEN_14 & entries_14_uop_flushPipe;
    entries_14_uop_vpu_vta <=
      _GEN_289 & _GEN_254 & _GEN_218
      & (_GEN_161
           ? io_fromSplit_1_req_bits_uop_vpu_vta
           : _GEN_14 ? io_fromSplit_0_req_bits_uop_vpu_vta : entries_14_uop_vpu_vta);
    entries_14_uop_replayInst <= ~_GEN_161 & ~_GEN_14 & entries_14_uop_replayInst;
    if (_GEN_289) begin
      if (_GEN_254) begin
        if (_GEN_218) begin
          if (_GEN_161)
            entries_14_vl <= io_fromSplit_1_req_bits_uop_vpu_vl;
          else if (_GEN_14)
            entries_14_vl <= io_fromSplit_0_req_bits_uop_vpu_vl;
        end
        else if (_entries_vl_T)
          entries_14_vl <= _GEN_183;
        else
          entries_14_vl <= vstart;
      end
      else if (_entries_vl_T_2)
        entries_14_vl <= _GEN_221;
      else
        entries_14_vl <= vstart_1;
    end
    else if (_entries_vl_T_4)
      entries_14_vl <= _GEN_257;
    else
      entries_14_vl <= vstart_2;
    if (_GEN_298 & (&wbIndexReg_2_r)) begin
      if (isusMerge_2)
        entries_15_data <= usMergeData_2;
      else
        entries_15_data <= mergeDataReg_2_r;
    end
    else if (_GEN_296 & (&wbIndexReg_1_r)) begin
      if (isusMerge_1)
        entries_15_data <= usMergeData_1;
      else
        entries_15_data <= mergeDataReg_1_r;
    end
    else if (pipewbValidReg_0_REG & (&wbIndexReg_0_r)) begin
      if (isusMerge)
        entries_15_data <= usMergeData;
      else
        entries_15_data <= mergeDataReg_0_r;
    end
    else if (_GEN_162)
      entries_15_data <= io_fromSplit_1_req_bits_data;
    else if (_GEN_15)
      entries_15_data <= io_fromSplit_0_req_bits_data;
    if (_GEN_162) begin
      entries_15_mask <= io_fromSplit_1_req_bits_mask;
      entries_15_uop_fuOpType <= io_fromSplit_1_req_bits_uop_fuOpType;
      entries_15_uop_vecWen <= io_fromSplit_1_req_bits_uop_vecWen;
      entries_15_uop_v0Wen <= io_fromSplit_1_req_bits_uop_v0Wen;
      entries_15_uop_vlWen <= io_fromSplit_1_req_bits_uop_vlWen;
      entries_15_uop_vpu_vma <= io_fromSplit_1_req_bits_uop_vpu_vma;
      entries_15_uop_vpu_vsew <= io_fromSplit_1_req_bits_uop_vpu_vsew;
      entries_15_uop_vpu_vlmul <= io_fromSplit_1_req_bits_uop_vpu_vlmul;
      entries_15_uop_vpu_vm <= io_fromSplit_1_req_bits_uop_vpu_vm;
      entries_15_uop_vpu_vuopIdx <= io_fromSplit_1_req_bits_uop_vpu_vuopIdx;
      entries_15_uop_vpu_nf <= io_fromSplit_1_req_bits_uop_vpu_nf;
      entries_15_uop_vpu_veew <= io_fromSplit_1_req_bits_uop_vpu_veew;
      entries_15_uop_uopIdx <= io_fromSplit_1_req_bits_uop_uopIdx;
      entries_15_uop_pdest <= io_fromSplit_1_req_bits_uop_pdest;
      entries_15_uop_robIdx_flag <= io_fromSplit_1_req_bits_uop_robIdx_flag;
      entries_15_uop_robIdx_value <= io_fromSplit_1_req_bits_uop_robIdx_value;
      entries_15_vdIdx <= io_fromSplit_1_req_bits_vdIdx;
      entries_15_fof <= io_fromSplit_1_req_bits_fof;
      entries_15_vlmax <= io_fromSplit_1_req_bits_vlmax;
    end
    else if (_GEN_15) begin
      entries_15_mask <= io_fromSplit_0_req_bits_mask;
      entries_15_uop_fuOpType <= io_fromSplit_0_req_bits_uop_fuOpType;
      entries_15_uop_vecWen <= io_fromSplit_0_req_bits_uop_vecWen;
      entries_15_uop_v0Wen <= io_fromSplit_0_req_bits_uop_v0Wen;
      entries_15_uop_vlWen <= io_fromSplit_0_req_bits_uop_vlWen;
      entries_15_uop_vpu_vma <= io_fromSplit_0_req_bits_uop_vpu_vma;
      entries_15_uop_vpu_vsew <= io_fromSplit_0_req_bits_uop_vpu_vsew;
      entries_15_uop_vpu_vlmul <= io_fromSplit_0_req_bits_uop_vpu_vlmul;
      entries_15_uop_vpu_vm <= io_fromSplit_0_req_bits_uop_vpu_vm;
      entries_15_uop_vpu_vuopIdx <= io_fromSplit_0_req_bits_uop_vpu_vuopIdx;
      entries_15_uop_vpu_nf <= io_fromSplit_0_req_bits_uop_vpu_nf;
      entries_15_uop_vpu_veew <= io_fromSplit_0_req_bits_uop_vpu_veew;
      entries_15_uop_uopIdx <= io_fromSplit_0_req_bits_uop_uopIdx;
      entries_15_uop_pdest <= io_fromSplit_0_req_bits_uop_pdest;
      entries_15_uop_robIdx_flag <= io_fromSplit_0_req_bits_uop_robIdx_flag;
      entries_15_uop_robIdx_value <= io_fromSplit_0_req_bits_uop_robIdx_value;
      entries_15_vdIdx <= io_fromSplit_0_req_bits_vdIdx;
      entries_15_fof <= io_fromSplit_0_req_bits_fof;
      entries_15_vlmax <= io_fromSplit_0_req_bits_vlmax;
    end
    if (_GEN_293 & (&latchWbIndex_2))
      entries_15_flowNum <= _entries_flowNum_T_4;
    else if (_GEN_292 & (&latchWbIndex_1))
      entries_15_flowNum <= _entries_flowNum_T_2;
    else if (latchWbValid & (&latchWbIndex))
      entries_15_flowNum <= _entries_flowNum_T;
    else if (_GEN_162)
      entries_15_flowNum <= io_fromSplit_1_req_bits_flowNum;
    else if (_GEN_15)
      entries_15_flowNum <= io_fromSplit_0_req_bits_flowNum;
    if (_GEN_258 & _GEN_274 & (&pipeBitsReg_2_mBIndex)) begin
      entries_15_exceptionVec_3 <= pipeBitsReg_2_exceptionVec_3;
      entries_15_exceptionVec_4 <= pipeBitsReg_2_exceptionVec_4;
      entries_15_exceptionVec_5 <= pipeBitsReg_2_exceptionVec_5;
      entries_15_exceptionVec_13 <= pipeBitsReg_2_exceptionVec_13;
      entries_15_exceptionVec_21 <= pipeBitsReg_2_exceptionVec_21;
      entries_15_vstart <= vstart_2;
      entries_15_vaNeedExt <= pipeBitsReg_2_vaNeedExt;
      entries_15_vaddr <= _vaddr_T_2;
      entries_15_gpaddr <= pipeBitsReg_2_gpaddr[49:0];
    end
    else if (_GEN_223 & _GEN_239 & (&pipeBitsReg_1_mBIndex)) begin
      entries_15_exceptionVec_3 <= new_vec_3_3;
      entries_15_exceptionVec_4 <= new_vec_3_4;
      entries_15_exceptionVec_5 <= new_vec_3_5;
      entries_15_exceptionVec_13 <= new_vec_3_13;
      entries_15_exceptionVec_21 <= new_vec_3_21;
      entries_15_vstart <= vstart_1;
      entries_15_vaNeedExt <= sel_oldest_1_bits_vaNeedExt;
      entries_15_vaddr <= _vaddr_T_1;
      entries_15_gpaddr <= sel_oldest_1_bits_gpaddr;
    end
    else if (_GEN_187 & _GEN_203 & (&pipeBitsReg_0_mBIndex)) begin
      entries_15_exceptionVec_3 <= new_vec_2_3;
      entries_15_exceptionVec_4 <= new_vec_2_4;
      entries_15_exceptionVec_5 <= new_vec_2_5;
      entries_15_exceptionVec_13 <= new_vec_2_13;
      entries_15_exceptionVec_21 <= new_vec_2_21;
      entries_15_vstart <= vstart;
      entries_15_vaNeedExt <= sel_oldest_bits_vaNeedExt;
      entries_15_vaddr <= _vaddr_T;
      entries_15_gpaddr <= sel_oldest_bits_gpaddr;
    end
    else begin
      if (_GEN_16) begin
        entries_15_exceptionVec_3 <= ~_GEN_47 & entries_15_exceptionVec_3;
        entries_15_exceptionVec_4 <= ~_GEN_47 & entries_15_exceptionVec_4;
        entries_15_exceptionVec_5 <= ~_GEN_47 & entries_15_exceptionVec_5;
        entries_15_exceptionVec_13 <= ~_GEN_47 & entries_15_exceptionVec_13;
        entries_15_exceptionVec_21 <= ~_GEN_47 & entries_15_exceptionVec_21;
      end
      else begin
        entries_15_exceptionVec_3 <= ~_GEN_15 & entries_15_exceptionVec_3;
        entries_15_exceptionVec_4 <= ~_GEN_15 & entries_15_exceptionVec_4;
        entries_15_exceptionVec_5 <= ~_GEN_15 & entries_15_exceptionVec_5;
        entries_15_exceptionVec_13 <= ~_GEN_15 & entries_15_exceptionVec_13;
        entries_15_exceptionVec_21 <= ~_GEN_15 & entries_15_exceptionVec_21;
      end
      if (_GEN_178)
        entries_15_vstart <= 8'h0;
      if (_GEN_162)
        entries_15_vaddr <= _GEN_179;
      else if (_GEN_15)
        entries_15_vaddr <= _GEN_146;
    end
    if (_GEN_258 & (&pipeBitsReg_2_mBIndex)) begin
      entries_15_uop_trigger <= pipeBitsReg_2_trigger;
      entries_15_elemIdx <= pipeBitsReg_2_elemIdx;
    end
    else if (_GEN_223 & (&pipeBitsReg_1_mBIndex)) begin
      entries_15_uop_trigger <= sel_oldest_1_bits_trigger;
      entries_15_elemIdx <= sel_oldest_1_bits_elemIdx;
    end
    else if (_GEN_187 & (&pipeBitsReg_0_mBIndex)) begin
      entries_15_uop_trigger <= sel_oldest_bits_trigger;
      entries_15_elemIdx <= sel_oldest_bits_elemIdx;
    end
    else begin
      if (_GEN_162 | _GEN_15)
        entries_15_uop_trigger <= 4'h0;
      if (_GEN_178)
        entries_15_elemIdx <= 8'hFF;
    end
    entries_15_uop_flushPipe <= ~_GEN_162 & ~_GEN_15 & entries_15_uop_flushPipe;
    entries_15_uop_vpu_vta <=
      _GEN_290 & _GEN_255 & _GEN_219
      & (_GEN_162
           ? io_fromSplit_1_req_bits_uop_vpu_vta
           : _GEN_15 ? io_fromSplit_0_req_bits_uop_vpu_vta : entries_15_uop_vpu_vta);
    entries_15_uop_replayInst <= ~_GEN_162 & ~_GEN_15 & entries_15_uop_replayInst;
    if (_GEN_290) begin
      if (_GEN_255) begin
        if (_GEN_219) begin
          if (_GEN_162)
            entries_15_vl <= io_fromSplit_1_req_bits_uop_vpu_vl;
          else if (_GEN_15)
            entries_15_vl <= io_fromSplit_0_req_bits_uop_vpu_vl;
        end
        else if (_entries_vl_T)
          entries_15_vl <= _GEN_183;
        else
          entries_15_vl <= vstart;
      end
      else if (_entries_vl_T_2)
        entries_15_vl <= _GEN_221;
      else
        entries_15_vl <= vstart_1;
    end
    else if (_entries_vl_T_4)
      entries_15_vl <= _GEN_257;
    else
      entries_15_vl <= vstart_2;
    mergePortMatrixHasExcpWrap_0_0 <= io_fromPipeline_0_bits_hasException;
    mergePortMatrixHasExcpWrap_0_1 <=
      mergePortValid_1 & io_fromPipeline_1_bits_hasException;
    mergePortMatrixHasExcpWrap_0_2 <=
      mergePortValid_2 & io_fromPipeline_2_bits_hasException;
    mergePortMatrixHasExcpWrap_1_1 <= io_fromPipeline_1_bits_hasException;
    mergePortMatrixHasExcpWrap_1_2 <= selIdx_1 & io_fromPipeline_2_bits_hasException;
    portHasExcp_2 <= io_fromPipeline_2_bits_hasException;
    mergedByPrevPortVecWrap_1 <= mergedByPrevPortVec_1;
    mergedByPrevPortVecWrap_2 <= |_mergedByPrevPortVec_2_T_4;
    pipeValidReg_0 <= io_fromPipeline_0_valid;
    pipeValidReg_1 <= io_fromPipeline_1_valid;
    pipeValidReg_2 <= io_fromPipeline_2_valid;
    if (io_fromPipeline_0_valid) begin
      pipeBitsReg_0_mBIndex <= io_fromPipeline_0_bits_mBIndex;
      pipeBitsReg_0_trigger <= io_fromPipeline_0_bits_trigger;
      pipeBitsReg_0_exceptionVec_3 <= io_fromPipeline_0_bits_exceptionVec_3;
      pipeBitsReg_0_exceptionVec_4 <= io_fromPipeline_0_bits_exceptionVec_4;
      pipeBitsReg_0_exceptionVec_5 <= io_fromPipeline_0_bits_exceptionVec_5;
      pipeBitsReg_0_exceptionVec_13 <= io_fromPipeline_0_bits_exceptionVec_13;
      pipeBitsReg_0_exceptionVec_21 <= io_fromPipeline_0_bits_exceptionVec_21;
      pipeBitsReg_0_vaddr <= io_fromPipeline_0_bits_vaddr;
      pipeBitsReg_0_vaNeedExt <= io_fromPipeline_0_bits_vaNeedExt;
      pipeBitsReg_0_gpaddr <= io_fromPipeline_0_bits_gpaddr;
      pipeBitsReg_0_vstart <= io_fromPipeline_0_bits_vstart;
      pipeBitsReg_0_elemIdx <= io_fromPipeline_0_bits_elemIdx;
      pipeBitsReg_0_mask <= io_fromPipeline_0_bits_mask;
      latchWbIndex <= io_fromPipeline_0_bits_mBIndex;
      latchFlowNum <= 2'(_GEN_299 + 2'({1'h0, mergePortValid_2} + 2'h1));
      wbIndexReg_0_r <= io_fromPipeline_0_bits_mBIndex;
      mergeDataReg_0_r <=
        _GEN_300
        | (io_fromPipeline_0_bits_alignedType[1:0] == 2'h2
             ? {(&(io_fromPipeline_1_bits_elemIdxInsideVd[1:0])) & mergePortValid_1
                | _mergedData_T_458
                  ? (_mergedData_T_458
                       ? io_fromPipeline_2_bits_vecdata[31:0]
                       : io_fromPipeline_1_bits_vecdata[31:0])
                  : (&(io_fromPipeline_0_bits_elemIdxInsideVd[1:0]))
                      ? io_fromPipeline_0_bits_vecdata[31:0]
                      : oldData[127:96],
                io_fromPipeline_1_bits_elemIdxInsideVd[1:0] == 2'h2 & mergePortValid_1
                | _mergedData_T_445
                  ? (_mergedData_T_445
                       ? io_fromPipeline_2_bits_vecdata[31:0]
                       : io_fromPipeline_1_bits_vecdata[31:0])
                  : io_fromPipeline_0_bits_elemIdxInsideVd[1:0] == 2'h2
                      ? io_fromPipeline_0_bits_vecdata[31:0]
                      : oldData[95:64],
                io_fromPipeline_1_bits_elemIdxInsideVd[1:0] == 2'h1 & mergePortValid_1
                | _mergedData_T_432
                  ? (_mergedData_T_432
                       ? io_fromPipeline_2_bits_vecdata[31:0]
                       : io_fromPipeline_1_bits_vecdata[31:0])
                  : io_fromPipeline_0_bits_elemIdxInsideVd[1:0] == 2'h1
                      ? io_fromPipeline_0_bits_vecdata[31:0]
                      : oldData[63:32],
                io_fromPipeline_1_bits_elemIdxInsideVd[1:0] == 2'h0 & mergePortValid_1
                | _mergedData_T_419
                  ? (_mergedData_T_419
                       ? io_fromPipeline_2_bits_vecdata[31:0]
                       : io_fromPipeline_1_bits_vecdata[31:0])
                  : io_fromPipeline_0_bits_elemIdxInsideVd[1:0] == 2'h0
                      ? io_fromPipeline_0_bits_vecdata[31:0]
                      : oldData[31:0]}
             : 128'h0)
        | ((&(io_fromPipeline_0_bits_alignedType[1:0]))
             ? {io_fromPipeline_1_bits_elemIdxInsideVd[0] & mergePortValid_1
                | _mergedData_T_497
                  ? (_mergedData_T_497
                       ? io_fromPipeline_2_bits_vecdata[63:0]
                       : io_fromPipeline_1_bits_vecdata[63:0])
                  : io_fromPipeline_0_bits_elemIdxInsideVd[0]
                      ? io_fromPipeline_0_bits_vecdata[63:0]
                      : oldData[127:64],
                ~(io_fromPipeline_1_bits_elemIdxInsideVd[0]) & mergePortValid_1
                | _mergedData_T_484
                  ? (_mergedData_T_484
                       ? io_fromPipeline_2_bits_vecdata[63:0]
                       : io_fromPipeline_1_bits_vecdata[63:0])
                  : io_fromPipeline_0_bits_elemIdxInsideVd[0]
                      ? oldData[63:0]
                      : io_fromPipeline_0_bits_vecdata[63:0]}
             : 128'h0);
      brodenMergeDataReg <= _selMask_T ? _GEN_145[selIdx] : _GEN_144[selIdx];
      brodenMergeMaskReg <= _selMask_T ? _GEN_302[selIdx] : _GEN_301[selIdx];
      regOffsetReg <= io_fromPipeline_0_bits_reg_offset;
      isusMerge <= io_fromPipeline_0_bits_alignedType[2];
    end
    if (io_fromPipeline_1_valid) begin
      pipeBitsReg_1_mBIndex <= io_fromPipeline_1_bits_mBIndex;
      pipeBitsReg_1_trigger <= io_fromPipeline_1_bits_trigger;
      pipeBitsReg_1_exceptionVec_3 <= io_fromPipeline_1_bits_exceptionVec_3;
      pipeBitsReg_1_exceptionVec_4 <= io_fromPipeline_1_bits_exceptionVec_4;
      pipeBitsReg_1_exceptionVec_5 <= io_fromPipeline_1_bits_exceptionVec_5;
      pipeBitsReg_1_exceptionVec_13 <= io_fromPipeline_1_bits_exceptionVec_13;
      pipeBitsReg_1_exceptionVec_21 <= io_fromPipeline_1_bits_exceptionVec_21;
      pipeBitsReg_1_vaddr <= io_fromPipeline_1_bits_vaddr;
      pipeBitsReg_1_vaNeedExt <= io_fromPipeline_1_bits_vaNeedExt;
      pipeBitsReg_1_gpaddr <= io_fromPipeline_1_bits_gpaddr;
      pipeBitsReg_1_vstart <= io_fromPipeline_1_bits_vstart;
      pipeBitsReg_1_elemIdx <= io_fromPipeline_1_bits_elemIdx;
      pipeBitsReg_1_mask <= io_fromPipeline_1_bits_mask;
      latchWbIndex_1 <= io_fromPipeline_1_bits_mBIndex;
      latchFlowNum_1 <= 2'({1'h0, selIdx_1} + 2'h1);
      latchMergeByPre_1 <= mergedByPrevPortVec_1;
      wbIndexReg_1_r <= io_fromPipeline_1_bits_mBIndex;
      mergeDataReg_1_r <=
        (io_fromPipeline_1_bits_alignedType[1:0] == 2'h0
           ? {(&(io_fromPipeline_1_bits_elemIdxInsideVd[3:0])) | _mergedData_T_772
                ? (_mergedData_T_772
                     ? io_fromPipeline_2_bits_vecdata[7:0]
                     : io_fromPipeline_1_bits_vecdata[7:0])
                : oldData_1[127:120],
              io_fromPipeline_1_bits_elemIdxInsideVd[3:0] == 4'hE | _mergedData_T_759
                ? (_mergedData_T_759
                     ? io_fromPipeline_2_bits_vecdata[7:0]
                     : io_fromPipeline_1_bits_vecdata[7:0])
                : oldData_1[119:112],
              io_fromPipeline_1_bits_elemIdxInsideVd[3:0] == 4'hD | _mergedData_T_746
                ? (_mergedData_T_746
                     ? io_fromPipeline_2_bits_vecdata[7:0]
                     : io_fromPipeline_1_bits_vecdata[7:0])
                : oldData_1[111:104],
              io_fromPipeline_1_bits_elemIdxInsideVd[3:0] == 4'hC | _mergedData_T_733
                ? (_mergedData_T_733
                     ? io_fromPipeline_2_bits_vecdata[7:0]
                     : io_fromPipeline_1_bits_vecdata[7:0])
                : oldData_1[103:96],
              io_fromPipeline_1_bits_elemIdxInsideVd[3:0] == 4'hB | _mergedData_T_720
                ? (_mergedData_T_720
                     ? io_fromPipeline_2_bits_vecdata[7:0]
                     : io_fromPipeline_1_bits_vecdata[7:0])
                : oldData_1[95:88],
              io_fromPipeline_1_bits_elemIdxInsideVd[3:0] == 4'hA | _mergedData_T_707
                ? (_mergedData_T_707
                     ? io_fromPipeline_2_bits_vecdata[7:0]
                     : io_fromPipeline_1_bits_vecdata[7:0])
                : oldData_1[87:80],
              io_fromPipeline_1_bits_elemIdxInsideVd[3:0] == 4'h9 | _mergedData_T_694
                ? (_mergedData_T_694
                     ? io_fromPipeline_2_bits_vecdata[7:0]
                     : io_fromPipeline_1_bits_vecdata[7:0])
                : oldData_1[79:72],
              io_fromPipeline_1_bits_elemIdxInsideVd[3:0] == 4'h8 | _mergedData_T_681
                ? (_mergedData_T_681
                     ? io_fromPipeline_2_bits_vecdata[7:0]
                     : io_fromPipeline_1_bits_vecdata[7:0])
                : oldData_1[71:64],
              io_fromPipeline_1_bits_elemIdxInsideVd[3:0] == 4'h7 | _mergedData_T_668
                ? (_mergedData_T_668
                     ? io_fromPipeline_2_bits_vecdata[7:0]
                     : io_fromPipeline_1_bits_vecdata[7:0])
                : oldData_1[63:56],
              io_fromPipeline_1_bits_elemIdxInsideVd[3:0] == 4'h6 | _mergedData_T_655
                ? (_mergedData_T_655
                     ? io_fromPipeline_2_bits_vecdata[7:0]
                     : io_fromPipeline_1_bits_vecdata[7:0])
                : oldData_1[55:48],
              io_fromPipeline_1_bits_elemIdxInsideVd[3:0] == 4'h5 | _mergedData_T_642
                ? (_mergedData_T_642
                     ? io_fromPipeline_2_bits_vecdata[7:0]
                     : io_fromPipeline_1_bits_vecdata[7:0])
                : oldData_1[47:40],
              io_fromPipeline_1_bits_elemIdxInsideVd[3:0] == 4'h4 | _mergedData_T_629
                ? (_mergedData_T_629
                     ? io_fromPipeline_2_bits_vecdata[7:0]
                     : io_fromPipeline_1_bits_vecdata[7:0])
                : oldData_1[39:32],
              io_fromPipeline_1_bits_elemIdxInsideVd[3:0] == 4'h3 | _mergedData_T_616
                ? (_mergedData_T_616
                     ? io_fromPipeline_2_bits_vecdata[7:0]
                     : io_fromPipeline_1_bits_vecdata[7:0])
                : oldData_1[31:24],
              io_fromPipeline_1_bits_elemIdxInsideVd[3:0] == 4'h2 | _mergedData_T_603
                ? (_mergedData_T_603
                     ? io_fromPipeline_2_bits_vecdata[7:0]
                     : io_fromPipeline_1_bits_vecdata[7:0])
                : oldData_1[23:16],
              io_fromPipeline_1_bits_elemIdxInsideVd[3:0] == 4'h1 | _mergedData_T_590
                ? (_mergedData_T_590
                     ? io_fromPipeline_2_bits_vecdata[7:0]
                     : io_fromPipeline_1_bits_vecdata[7:0])
                : oldData_1[15:8],
              io_fromPipeline_1_bits_elemIdxInsideVd[3:0] == 4'h0 | _mergedData_T_577
                ? (_mergedData_T_577
                     ? io_fromPipeline_2_bits_vecdata[7:0]
                     : io_fromPipeline_1_bits_vecdata[7:0])
                : oldData_1[7:0]}
           : 128'h0)
        | (io_fromPipeline_1_bits_alignedType[1:0] == 2'h1
             ? {(&(io_fromPipeline_1_bits_elemIdxInsideVd[2:0])) | _mergedData_T_907
                  ? (_mergedData_T_907
                       ? io_fromPipeline_2_bits_vecdata[15:0]
                       : io_fromPipeline_1_bits_vecdata[15:0])
                  : oldData_1[127:112],
                io_fromPipeline_1_bits_elemIdxInsideVd[2:0] == 3'h6 | _mergedData_T_894
                  ? (_mergedData_T_894
                       ? io_fromPipeline_2_bits_vecdata[15:0]
                       : io_fromPipeline_1_bits_vecdata[15:0])
                  : oldData_1[111:96],
                io_fromPipeline_1_bits_elemIdxInsideVd[2:0] == 3'h5 | _mergedData_T_881
                  ? (_mergedData_T_881
                       ? io_fromPipeline_2_bits_vecdata[15:0]
                       : io_fromPipeline_1_bits_vecdata[15:0])
                  : oldData_1[95:80],
                io_fromPipeline_1_bits_elemIdxInsideVd[2:0] == 3'h4 | _mergedData_T_868
                  ? (_mergedData_T_868
                       ? io_fromPipeline_2_bits_vecdata[15:0]
                       : io_fromPipeline_1_bits_vecdata[15:0])
                  : oldData_1[79:64],
                io_fromPipeline_1_bits_elemIdxInsideVd[2:0] == 3'h3 | _mergedData_T_855
                  ? (_mergedData_T_855
                       ? io_fromPipeline_2_bits_vecdata[15:0]
                       : io_fromPipeline_1_bits_vecdata[15:0])
                  : oldData_1[63:48],
                io_fromPipeline_1_bits_elemIdxInsideVd[2:0] == 3'h2 | _mergedData_T_842
                  ? (_mergedData_T_842
                       ? io_fromPipeline_2_bits_vecdata[15:0]
                       : io_fromPipeline_1_bits_vecdata[15:0])
                  : oldData_1[47:32],
                io_fromPipeline_1_bits_elemIdxInsideVd[2:0] == 3'h1 | _mergedData_T_829
                  ? (_mergedData_T_829
                       ? io_fromPipeline_2_bits_vecdata[15:0]
                       : io_fromPipeline_1_bits_vecdata[15:0])
                  : oldData_1[31:16],
                io_fromPipeline_1_bits_elemIdxInsideVd[2:0] == 3'h0 | _mergedData_T_816
                  ? (_mergedData_T_816
                       ? io_fromPipeline_2_bits_vecdata[15:0]
                       : io_fromPipeline_1_bits_vecdata[15:0])
                  : oldData_1[15:0]}
             : 128'h0)
        | (io_fromPipeline_1_bits_alignedType[1:0] == 2'h2
             ? {(&(io_fromPipeline_1_bits_elemIdxInsideVd[1:0])) | _mergedData_T_978
                  ? (_mergedData_T_978
                       ? io_fromPipeline_2_bits_vecdata[31:0]
                       : io_fromPipeline_1_bits_vecdata[31:0])
                  : oldData_1[127:96],
                io_fromPipeline_1_bits_elemIdxInsideVd[1:0] == 2'h2 | _mergedData_T_965
                  ? (_mergedData_T_965
                       ? io_fromPipeline_2_bits_vecdata[31:0]
                       : io_fromPipeline_1_bits_vecdata[31:0])
                  : oldData_1[95:64],
                io_fromPipeline_1_bits_elemIdxInsideVd[1:0] == 2'h1 | _mergedData_T_952
                  ? (_mergedData_T_952
                       ? io_fromPipeline_2_bits_vecdata[31:0]
                       : io_fromPipeline_1_bits_vecdata[31:0])
                  : oldData_1[63:32],
                io_fromPipeline_1_bits_elemIdxInsideVd[1:0] == 2'h0 | _mergedData_T_939
                  ? (_mergedData_T_939
                       ? io_fromPipeline_2_bits_vecdata[31:0]
                       : io_fromPipeline_1_bits_vecdata[31:0])
                  : oldData_1[31:0]}
             : 128'h0)
        | ((&(io_fromPipeline_1_bits_alignedType[1:0]))
             ? {io_fromPipeline_1_bits_elemIdxInsideVd[0] | _mergedData_T_1017
                  ? (_mergedData_T_1017
                       ? io_fromPipeline_2_bits_vecdata[63:0]
                       : io_fromPipeline_1_bits_vecdata[63:0])
                  : oldData_1[127:64],
                ~(io_fromPipeline_1_bits_elemIdxInsideVd[0]) | _mergedData_T_1004
                  ? (_mergedData_T_1004
                       ? io_fromPipeline_2_bits_vecdata[63:0]
                       : io_fromPipeline_1_bits_vecdata[63:0])
                  : oldData_1[63:0]}
             : 128'h0);
      brodenMergeDataReg_1 <=
        _selMask_T_1
          ? {_GEN_303, io_fromPipeline_1_bits_vecdata}
          : {io_fromPipeline_1_bits_vecdata, _GEN_303};
      brodenMergeMaskReg_1 <=
        _selMask_T_1
          ? {_GEN_304, maskWithexceptionMask_1}
          : {maskWithexceptionMask_1, _GEN_304};
      mergedByPrevPortReg_1 <= mergedByPrevPortVec_1;
      regOffsetReg_1 <= io_fromPipeline_1_bits_reg_offset;
      isusMerge_1 <= io_fromPipeline_1_bits_alignedType[2];
    end
    if (io_fromPipeline_2_valid) begin
      pipeBitsReg_2_mBIndex <= io_fromPipeline_2_bits_mBIndex;
      pipeBitsReg_2_trigger <= io_fromPipeline_2_bits_trigger;
      pipeBitsReg_2_exceptionVec_3 <= io_fromPipeline_2_bits_exceptionVec_3;
      pipeBitsReg_2_exceptionVec_4 <= io_fromPipeline_2_bits_exceptionVec_4;
      pipeBitsReg_2_exceptionVec_5 <= io_fromPipeline_2_bits_exceptionVec_5;
      pipeBitsReg_2_exceptionVec_13 <= io_fromPipeline_2_bits_exceptionVec_13;
      pipeBitsReg_2_exceptionVec_21 <= io_fromPipeline_2_bits_exceptionVec_21;
      pipeBitsReg_2_vaddr <= io_fromPipeline_2_bits_vaddr;
      pipeBitsReg_2_vaNeedExt <= io_fromPipeline_2_bits_vaNeedExt;
      pipeBitsReg_2_gpaddr <= io_fromPipeline_2_bits_gpaddr;
      pipeBitsReg_2_vstart <= io_fromPipeline_2_bits_vstart;
      pipeBitsReg_2_elemIdx <= io_fromPipeline_2_bits_elemIdx;
      pipeBitsReg_2_mask <= io_fromPipeline_2_bits_mask;
      latchWbIndex_2 <= io_fromPipeline_2_bits_mBIndex;
      latchMergeByPre_2 <= |_mergedByPrevPortVec_2_T_4;
      wbIndexReg_2_r <= io_fromPipeline_2_bits_mBIndex;
      mergeDataReg_2_r <=
        (io_fromPipeline_2_bits_alignedType[1:0] == 2'h0
           ? {(&(io_fromPipeline_2_bits_elemIdxInsideVd[3:0]))
                ? io_fromPipeline_2_bits_vecdata[7:0]
                : oldData_2[127:120],
              io_fromPipeline_2_bits_elemIdxInsideVd[3:0] == 4'hE
                ? io_fromPipeline_2_bits_vecdata[7:0]
                : oldData_2[119:112],
              io_fromPipeline_2_bits_elemIdxInsideVd[3:0] == 4'hD
                ? io_fromPipeline_2_bits_vecdata[7:0]
                : oldData_2[111:104],
              io_fromPipeline_2_bits_elemIdxInsideVd[3:0] == 4'hC
                ? io_fromPipeline_2_bits_vecdata[7:0]
                : oldData_2[103:96],
              io_fromPipeline_2_bits_elemIdxInsideVd[3:0] == 4'hB
                ? io_fromPipeline_2_bits_vecdata[7:0]
                : oldData_2[95:88],
              io_fromPipeline_2_bits_elemIdxInsideVd[3:0] == 4'hA
                ? io_fromPipeline_2_bits_vecdata[7:0]
                : oldData_2[87:80],
              io_fromPipeline_2_bits_elemIdxInsideVd[3:0] == 4'h9
                ? io_fromPipeline_2_bits_vecdata[7:0]
                : oldData_2[79:72],
              io_fromPipeline_2_bits_elemIdxInsideVd[3:0] == 4'h8
                ? io_fromPipeline_2_bits_vecdata[7:0]
                : oldData_2[71:64],
              io_fromPipeline_2_bits_elemIdxInsideVd[3:0] == 4'h7
                ? io_fromPipeline_2_bits_vecdata[7:0]
                : oldData_2[63:56],
              io_fromPipeline_2_bits_elemIdxInsideVd[3:0] == 4'h6
                ? io_fromPipeline_2_bits_vecdata[7:0]
                : oldData_2[55:48],
              io_fromPipeline_2_bits_elemIdxInsideVd[3:0] == 4'h5
                ? io_fromPipeline_2_bits_vecdata[7:0]
                : oldData_2[47:40],
              io_fromPipeline_2_bits_elemIdxInsideVd[3:0] == 4'h4
                ? io_fromPipeline_2_bits_vecdata[7:0]
                : oldData_2[39:32],
              io_fromPipeline_2_bits_elemIdxInsideVd[3:0] == 4'h3
                ? io_fromPipeline_2_bits_vecdata[7:0]
                : oldData_2[31:24],
              io_fromPipeline_2_bits_elemIdxInsideVd[3:0] == 4'h2
                ? io_fromPipeline_2_bits_vecdata[7:0]
                : oldData_2[23:16],
              io_fromPipeline_2_bits_elemIdxInsideVd[3:0] == 4'h1
                ? io_fromPipeline_2_bits_vecdata[7:0]
                : oldData_2[15:8],
              io_fromPipeline_2_bits_elemIdxInsideVd[3:0] == 4'h0
                ? io_fromPipeline_2_bits_vecdata[7:0]
                : oldData_2[7:0]}
           : 128'h0)
        | (io_fromPipeline_2_bits_alignedType[1:0] == 2'h1
             ? {(&(io_fromPipeline_2_bits_elemIdxInsideVd[2:0]))
                  ? io_fromPipeline_2_bits_vecdata[15:0]
                  : oldData_2[127:112],
                io_fromPipeline_2_bits_elemIdxInsideVd[2:0] == 3'h6
                  ? io_fromPipeline_2_bits_vecdata[15:0]
                  : oldData_2[111:96],
                io_fromPipeline_2_bits_elemIdxInsideVd[2:0] == 3'h5
                  ? io_fromPipeline_2_bits_vecdata[15:0]
                  : oldData_2[95:80],
                io_fromPipeline_2_bits_elemIdxInsideVd[2:0] == 3'h4
                  ? io_fromPipeline_2_bits_vecdata[15:0]
                  : oldData_2[79:64],
                io_fromPipeline_2_bits_elemIdxInsideVd[2:0] == 3'h3
                  ? io_fromPipeline_2_bits_vecdata[15:0]
                  : oldData_2[63:48],
                io_fromPipeline_2_bits_elemIdxInsideVd[2:0] == 3'h2
                  ? io_fromPipeline_2_bits_vecdata[15:0]
                  : oldData_2[47:32],
                io_fromPipeline_2_bits_elemIdxInsideVd[2:0] == 3'h1
                  ? io_fromPipeline_2_bits_vecdata[15:0]
                  : oldData_2[31:16],
                io_fromPipeline_2_bits_elemIdxInsideVd[2:0] == 3'h0
                  ? io_fromPipeline_2_bits_vecdata[15:0]
                  : oldData_2[15:0]}
             : 128'h0)
        | (io_fromPipeline_2_bits_alignedType[1:0] == 2'h2
             ? {(&(io_fromPipeline_2_bits_elemIdxInsideVd[1:0]))
                  ? io_fromPipeline_2_bits_vecdata[31:0]
                  : oldData_2[127:96],
                io_fromPipeline_2_bits_elemIdxInsideVd[1:0] == 2'h2
                  ? io_fromPipeline_2_bits_vecdata[31:0]
                  : oldData_2[95:64],
                io_fromPipeline_2_bits_elemIdxInsideVd[1:0] == 2'h1
                  ? io_fromPipeline_2_bits_vecdata[31:0]
                  : oldData_2[63:32],
                io_fromPipeline_2_bits_elemIdxInsideVd[1:0] == 2'h0
                  ? io_fromPipeline_2_bits_vecdata[31:0]
                  : oldData_2[31:0]}
             : 128'h0)
        | ((&(io_fromPipeline_2_bits_alignedType[1:0]))
             ? {io_fromPipeline_2_bits_elemIdxInsideVd[0]
                  ? io_fromPipeline_2_bits_vecdata[63:0]
                  : oldData_2[127:64],
                io_fromPipeline_2_bits_elemIdxInsideVd[0]
                  ? oldData_2[63:0]
                  : io_fromPipeline_2_bits_vecdata[63:0]}
             : 128'h0);
      brodenMergeDataReg_2 <=
        _selMask_T_2
          ? {128'h0, io_fromPipeline_2_bits_vecdata}
          : {io_fromPipeline_2_bits_vecdata, 128'h0};
      brodenMergeMaskReg_2 <=
        _selMask_T_2
          ? {16'h0, maskWithexceptionMask_2}
          : {maskWithexceptionMask_2, 16'h0};
      mergedByPrevPortReg_2 <= |_mergedByPrevPortVec_2_T_4;
      regOffsetReg_2 <= io_fromPipeline_2_bits_reg_offset;
      isusMerge_2 <= io_fromPipeline_2_bits_alignedType[2];
    end
    wbElemIdxInField_0 <=
      io_fromPipeline_0_bits_elemIdx
      & 8'(_GEN_180[io_fromPipeline_0_bits_mBIndex] - 8'h1);
    wbElemIdxInField_1 <=
      io_fromPipeline_1_bits_elemIdx
      & 8'(_GEN_180[io_fromPipeline_1_bits_mBIndex] - 8'h1);
    wbElemIdxInField_2 <=
      io_fromPipeline_2_bits_elemIdx
      & 8'(_GEN_180[io_fromPipeline_2_bits_mBIndex] - 8'h1);
    latchWbValid <= io_fromPipeline_0_valid;
    latchWbValid_1 <= io_fromPipeline_1_valid;
    latchWbValid_2 <= io_fromPipeline_2_valid;
    pipewbValidReg_0_REG <= io_fromPipeline_0_valid;
    pipewbValidReg_1_REG <= io_fromPipeline_1_valid;
    pipewbValidReg_2_REG <= io_fromPipeline_2_valid;
  end // always @(posedge)
  wire               _GEN_305 = _GEN_113 | _GEN_59;
  wire               _GEN_306 = _GEN_115 | _GEN_61;
  wire               _GEN_307 = _GEN_117 | _GEN_63;
  wire               _GEN_308 = _GEN_119 | _GEN_65;
  wire               _GEN_309 = _GEN_121 | _GEN_67;
  wire               _GEN_310 = _GEN_123 | _GEN_69;
  wire               _GEN_311 = _GEN_125 | _GEN_71;
  wire               _GEN_312 = _GEN_127 | _GEN_73;
  wire               _GEN_313 = _GEN_129 | _GEN_75;
  wire               _GEN_314 = _GEN_131 | _GEN_77;
  wire               _GEN_315 = _GEN_133 | _GEN_79;
  wire               _GEN_316 = _GEN_135 | _GEN_81;
  wire               _GEN_317 = _GEN_137 | _GEN_83;
  wire               _GEN_318 = _GEN_139 | _GEN_85;
  wire               _GEN_319 = _GEN_141 | _GEN_87;
  wire               _GEN_320 = (&entryIdx_1) | _GEN_88;
  wire               _GEN_321 = _GEN_16 ? _GEN_18 | allocated_0 : _GEN_0 | allocated_0;
  wire               _GEN_322 = _GEN_16 ? _GEN_20 | allocated_1 : _GEN_1 | allocated_1;
  wire               _GEN_323 = _GEN_16 ? _GEN_22 | allocated_2 : _GEN_2 | allocated_2;
  wire               _GEN_324 = _GEN_16 ? _GEN_24 | allocated_3 : _GEN_3 | allocated_3;
  wire               _GEN_325 = _GEN_16 ? _GEN_26 | allocated_4 : _GEN_4 | allocated_4;
  wire               _GEN_326 = _GEN_16 ? _GEN_28 | allocated_5 : _GEN_5 | allocated_5;
  wire               _GEN_327 = _GEN_16 ? _GEN_30 | allocated_6 : _GEN_6 | allocated_6;
  wire               _GEN_328 = _GEN_16 ? _GEN_32 | allocated_7 : _GEN_7 | allocated_7;
  wire               _GEN_329 = _GEN_16 ? _GEN_34 | allocated_8 : _GEN_8 | allocated_8;
  wire               _GEN_330 = _GEN_16 ? _GEN_36 | allocated_9 : _GEN_9 | allocated_9;
  wire               _GEN_331 = _GEN_16 ? _GEN_38 | allocated_10 : _GEN_10 | allocated_10;
  wire               _GEN_332 = _GEN_16 ? _GEN_40 | allocated_11 : _GEN_11 | allocated_11;
  wire               _GEN_333 = _GEN_16 ? _GEN_42 | allocated_12 : _GEN_12 | allocated_12;
  wire               _GEN_334 = _GEN_16 ? _GEN_44 | allocated_13 : _GEN_13 | allocated_13;
  wire               _GEN_335 = _GEN_16 ? _GEN_46 | allocated_14 : _GEN_14 | allocated_14;
  wire               _GEN_336 = _GEN_16 ? _GEN_47 | allocated_15 : _GEN_15 | allocated_15;
  wire               _GEN_337 =
    _GEN_16 ? ~_GEN_18 & needRSReplay_0 : ~_GEN_0 & needRSReplay_0;
  wire               _GEN_338 =
    _GEN_16 ? ~_GEN_20 & needRSReplay_1 : ~_GEN_1 & needRSReplay_1;
  wire               _GEN_339 =
    _GEN_16 ? ~_GEN_22 & needRSReplay_2 : ~_GEN_2 & needRSReplay_2;
  wire               _GEN_340 =
    _GEN_16 ? ~_GEN_24 & needRSReplay_3 : ~_GEN_3 & needRSReplay_3;
  wire               _GEN_341 =
    _GEN_16 ? ~_GEN_26 & needRSReplay_4 : ~_GEN_4 & needRSReplay_4;
  wire               _GEN_342 =
    _GEN_16 ? ~_GEN_28 & needRSReplay_5 : ~_GEN_5 & needRSReplay_5;
  wire               _GEN_343 =
    _GEN_16 ? ~_GEN_30 & needRSReplay_6 : ~_GEN_6 & needRSReplay_6;
  wire               _GEN_344 =
    _GEN_16 ? ~_GEN_32 & needRSReplay_7 : ~_GEN_7 & needRSReplay_7;
  wire               _GEN_345 =
    _GEN_16 ? ~_GEN_34 & needRSReplay_8 : ~_GEN_8 & needRSReplay_8;
  wire               _GEN_346 =
    _GEN_16 ? ~_GEN_36 & needRSReplay_9 : ~_GEN_9 & needRSReplay_9;
  wire               _GEN_347 =
    _GEN_16 ? ~_GEN_38 & needRSReplay_10 : ~_GEN_10 & needRSReplay_10;
  wire               _GEN_348 =
    _GEN_16 ? ~_GEN_40 & needRSReplay_11 : ~_GEN_11 & needRSReplay_11;
  wire               _GEN_349 =
    _GEN_16 ? ~_GEN_42 & needRSReplay_12 : ~_GEN_12 & needRSReplay_12;
  wire               _GEN_350 =
    _GEN_16 ? ~_GEN_44 & needRSReplay_13 : ~_GEN_13 & needRSReplay_13;
  wire               _GEN_351 =
    _GEN_16 ? ~_GEN_46 & needRSReplay_14 : ~_GEN_14 & needRSReplay_14;
  wire               _GEN_352 =
    _GEN_16 ? ~_GEN_47 & needRSReplay_15 : ~_GEN_15 & needRSReplay_15;
  wire               _GEN_353 =
    allocated_0 & entries_0_flowNum == 5'h0 & ~needCancel_0 | ~needCancel_0
    & (_GEN_16 ? ~_GEN_18 & uopFinish_0 : ~_GEN_0 & uopFinish_0);
  wire               _GEN_354 =
    allocated_1 & entries_1_flowNum == 5'h0 & ~needCancel_1 | ~needCancel_1
    & (_GEN_16 ? ~_GEN_20 & uopFinish_1 : ~_GEN_1 & uopFinish_1);
  wire               _GEN_355 =
    allocated_2 & entries_2_flowNum == 5'h0 & ~needCancel_2 | ~needCancel_2
    & (_GEN_16 ? ~_GEN_22 & uopFinish_2 : ~_GEN_2 & uopFinish_2);
  wire               _GEN_356 =
    allocated_3 & entries_3_flowNum == 5'h0 & ~needCancel_3 | ~needCancel_3
    & (_GEN_16 ? ~_GEN_24 & uopFinish_3 : ~_GEN_3 & uopFinish_3);
  wire               _GEN_357 =
    allocated_4 & entries_4_flowNum == 5'h0 & ~needCancel_4 | ~needCancel_4
    & (_GEN_16 ? ~_GEN_26 & uopFinish_4 : ~_GEN_4 & uopFinish_4);
  wire               _GEN_358 =
    allocated_5 & entries_5_flowNum == 5'h0 & ~needCancel_5 | ~needCancel_5
    & (_GEN_16 ? ~_GEN_28 & uopFinish_5 : ~_GEN_5 & uopFinish_5);
  wire               _GEN_359 =
    allocated_6 & entries_6_flowNum == 5'h0 & ~needCancel_6 | ~needCancel_6
    & (_GEN_16 ? ~_GEN_30 & uopFinish_6 : ~_GEN_6 & uopFinish_6);
  wire               _GEN_360 =
    allocated_7 & entries_7_flowNum == 5'h0 & ~needCancel_7 | ~needCancel_7
    & (_GEN_16 ? ~_GEN_32 & uopFinish_7 : ~_GEN_7 & uopFinish_7);
  wire               _GEN_361 =
    allocated_8 & entries_8_flowNum == 5'h0 & ~needCancel_8 | ~needCancel_8
    & (_GEN_16 ? ~_GEN_34 & uopFinish_8 : ~_GEN_8 & uopFinish_8);
  wire               _GEN_362 =
    allocated_9 & entries_9_flowNum == 5'h0 & ~needCancel_9 | ~needCancel_9
    & (_GEN_16 ? ~_GEN_36 & uopFinish_9 : ~_GEN_9 & uopFinish_9);
  wire               _GEN_363 =
    allocated_10 & entries_10_flowNum == 5'h0 & ~needCancel_10 | ~needCancel_10
    & (_GEN_16 ? ~_GEN_38 & uopFinish_10 : ~_GEN_10 & uopFinish_10);
  wire               _GEN_364 =
    allocated_11 & entries_11_flowNum == 5'h0 & ~needCancel_11 | ~needCancel_11
    & (_GEN_16 ? ~_GEN_40 & uopFinish_11 : ~_GEN_11 & uopFinish_11);
  wire               _GEN_365 =
    allocated_12 & entries_12_flowNum == 5'h0 & ~needCancel_12 | ~needCancel_12
    & (_GEN_16 ? ~_GEN_42 & uopFinish_12 : ~_GEN_12 & uopFinish_12);
  wire               _GEN_366 =
    allocated_13 & entries_13_flowNum == 5'h0 & ~needCancel_13 | ~needCancel_13
    & (_GEN_16 ? ~_GEN_44 & uopFinish_13 : ~_GEN_13 & uopFinish_13);
  wire               _GEN_367 =
    allocated_14 & entries_14_flowNum == 5'h0 & ~needCancel_14 | ~needCancel_14
    & (_GEN_16 ? ~_GEN_46 & uopFinish_14 : ~_GEN_14 & uopFinish_14);
  wire               _GEN_368 =
    allocated_15 & entries_15_flowNum == 5'h0 & ~needCancel_15 | ~needCancel_15
    & (_GEN_16 ? ~_GEN_47 & uopFinish_15 : ~_GEN_15 & uopFinish_15);
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      allocated_0 <= 1'h0;
      allocated_1 <= 1'h0;
      allocated_2 <= 1'h0;
      allocated_3 <= 1'h0;
      allocated_4 <= 1'h0;
      allocated_5 <= 1'h0;
      allocated_6 <= 1'h0;
      allocated_7 <= 1'h0;
      allocated_8 <= 1'h0;
      allocated_9 <= 1'h0;
      allocated_10 <= 1'h0;
      allocated_11 <= 1'h0;
      allocated_12 <= 1'h0;
      allocated_13 <= 1'h0;
      allocated_14 <= 1'h0;
      allocated_15 <= 1'h0;
      uopFinish_0 <= 1'h0;
      uopFinish_1 <= 1'h0;
      uopFinish_2 <= 1'h0;
      uopFinish_3 <= 1'h0;
      uopFinish_4 <= 1'h0;
      uopFinish_5 <= 1'h0;
      uopFinish_6 <= 1'h0;
      uopFinish_7 <= 1'h0;
      uopFinish_8 <= 1'h0;
      uopFinish_9 <= 1'h0;
      uopFinish_10 <= 1'h0;
      uopFinish_11 <= 1'h0;
      uopFinish_12 <= 1'h0;
      uopFinish_13 <= 1'h0;
      uopFinish_14 <= 1'h0;
      uopFinish_15 <= 1'h0;
      needRSReplay_0 <= 1'h0;
      needRSReplay_1 <= 1'h0;
      needRSReplay_2 <= 1'h0;
      needRSReplay_3 <= 1'h0;
      needRSReplay_4 <= 1'h0;
      needRSReplay_5 <= 1'h0;
      needRSReplay_6 <= 1'h0;
      needRSReplay_7 <= 1'h0;
      needRSReplay_8 <= 1'h0;
      needRSReplay_9 <= 1'h0;
      needRSReplay_10 <= 1'h0;
      needRSReplay_11 <= 1'h0;
      needRSReplay_12 <= 1'h0;
      needRSReplay_13 <= 1'h0;
      needRSReplay_14 <= 1'h0;
      needRSReplay_15 <= 1'h0;
    end
    else begin
      allocated_0 <=
        ~_GEN_114
        & (selFire ? ~(_GEN_58 | needCancel_0) & _GEN_321 : ~needCancel_0 & _GEN_321);
      allocated_1 <=
        ~_GEN_116
        & (selFire ? ~(_GEN_60 | needCancel_1) & _GEN_322 : ~needCancel_1 & _GEN_322);
      allocated_2 <=
        ~_GEN_118
        & (selFire ? ~(_GEN_62 | needCancel_2) & _GEN_323 : ~needCancel_2 & _GEN_323);
      allocated_3 <=
        ~_GEN_120
        & (selFire ? ~(_GEN_64 | needCancel_3) & _GEN_324 : ~needCancel_3 & _GEN_324);
      allocated_4 <=
        ~_GEN_122
        & (selFire ? ~(_GEN_66 | needCancel_4) & _GEN_325 : ~needCancel_4 & _GEN_325);
      allocated_5 <=
        ~_GEN_124
        & (selFire ? ~(_GEN_68 | needCancel_5) & _GEN_326 : ~needCancel_5 & _GEN_326);
      allocated_6 <=
        ~_GEN_126
        & (selFire ? ~(_GEN_70 | needCancel_6) & _GEN_327 : ~needCancel_6 & _GEN_327);
      allocated_7 <=
        ~_GEN_128
        & (selFire ? ~(_GEN_72 | needCancel_7) & _GEN_328 : ~needCancel_7 & _GEN_328);
      allocated_8 <=
        ~_GEN_130
        & (selFire ? ~(_GEN_74 | needCancel_8) & _GEN_329 : ~needCancel_8 & _GEN_329);
      allocated_9 <=
        ~_GEN_132
        & (selFire ? ~(_GEN_76 | needCancel_9) & _GEN_330 : ~needCancel_9 & _GEN_330);
      allocated_10 <=
        ~_GEN_134
        & (selFire ? ~(_GEN_78 | needCancel_10) & _GEN_331 : ~needCancel_10 & _GEN_331);
      allocated_11 <=
        ~_GEN_136
        & (selFire ? ~(_GEN_80 | needCancel_11) & _GEN_332 : ~needCancel_11 & _GEN_332);
      allocated_12 <=
        ~_GEN_138
        & (selFire ? ~(_GEN_82 | needCancel_12) & _GEN_333 : ~needCancel_12 & _GEN_333);
      allocated_13 <=
        ~_GEN_140
        & (selFire ? ~(_GEN_84 | needCancel_13) & _GEN_334 : ~needCancel_13 & _GEN_334);
      allocated_14 <=
        ~_GEN_142
        & (selFire ? ~(_GEN_86 | needCancel_14) & _GEN_335 : ~needCancel_14 & _GEN_335);
      allocated_15 <=
        ~_GEN_143
        & (selFire
             ? ~((&entryIdx) | needCancel_15) & _GEN_336
             : ~needCancel_15 & _GEN_336);
      if (selFire_1) begin
        uopFinish_0 <= ~_GEN_305 & _GEN_353;
        uopFinish_1 <= ~_GEN_306 & _GEN_354;
        uopFinish_2 <= ~_GEN_307 & _GEN_355;
        uopFinish_3 <= ~_GEN_308 & _GEN_356;
        uopFinish_4 <= ~_GEN_309 & _GEN_357;
        uopFinish_5 <= ~_GEN_310 & _GEN_358;
        uopFinish_6 <= ~_GEN_311 & _GEN_359;
        uopFinish_7 <= ~_GEN_312 & _GEN_360;
        uopFinish_8 <= ~_GEN_313 & _GEN_361;
        uopFinish_9 <= ~_GEN_314 & _GEN_362;
        uopFinish_10 <= ~_GEN_315 & _GEN_363;
        uopFinish_11 <= ~_GEN_316 & _GEN_364;
        uopFinish_12 <= ~_GEN_317 & _GEN_365;
        uopFinish_13 <= ~_GEN_318 & _GEN_366;
        uopFinish_14 <= ~_GEN_319 & _GEN_367;
        uopFinish_15 <= ~_GEN_320 & _GEN_368;
        needRSReplay_0 <= ~(_GEN_305 | needCancel_0) & _GEN_337;
        needRSReplay_1 <= ~(_GEN_306 | needCancel_1) & _GEN_338;
        needRSReplay_2 <= ~(_GEN_307 | needCancel_2) & _GEN_339;
        needRSReplay_3 <= ~(_GEN_308 | needCancel_3) & _GEN_340;
        needRSReplay_4 <= ~(_GEN_309 | needCancel_4) & _GEN_341;
        needRSReplay_5 <= ~(_GEN_310 | needCancel_5) & _GEN_342;
        needRSReplay_6 <= ~(_GEN_311 | needCancel_6) & _GEN_343;
        needRSReplay_7 <= ~(_GEN_312 | needCancel_7) & _GEN_344;
        needRSReplay_8 <= ~(_GEN_313 | needCancel_8) & _GEN_345;
        needRSReplay_9 <= ~(_GEN_314 | needCancel_9) & _GEN_346;
        needRSReplay_10 <= ~(_GEN_315 | needCancel_10) & _GEN_347;
        needRSReplay_11 <= ~(_GEN_316 | needCancel_11) & _GEN_348;
        needRSReplay_12 <= ~(_GEN_317 | needCancel_12) & _GEN_349;
        needRSReplay_13 <= ~(_GEN_318 | needCancel_13) & _GEN_350;
        needRSReplay_14 <= ~(_GEN_319 | needCancel_14) & _GEN_351;
        needRSReplay_15 <= ~(_GEN_320 | needCancel_15) & _GEN_352;
      end
      else begin
        uopFinish_0 <= ~_GEN_59 & _GEN_353;
        uopFinish_1 <= ~_GEN_61 & _GEN_354;
        uopFinish_2 <= ~_GEN_63 & _GEN_355;
        uopFinish_3 <= ~_GEN_65 & _GEN_356;
        uopFinish_4 <= ~_GEN_67 & _GEN_357;
        uopFinish_5 <= ~_GEN_69 & _GEN_358;
        uopFinish_6 <= ~_GEN_71 & _GEN_359;
        uopFinish_7 <= ~_GEN_73 & _GEN_360;
        uopFinish_8 <= ~_GEN_75 & _GEN_361;
        uopFinish_9 <= ~_GEN_77 & _GEN_362;
        uopFinish_10 <= ~_GEN_79 & _GEN_363;
        uopFinish_11 <= ~_GEN_81 & _GEN_364;
        uopFinish_12 <= ~_GEN_83 & _GEN_365;
        uopFinish_13 <= ~_GEN_85 & _GEN_366;
        uopFinish_14 <= ~_GEN_87 & _GEN_367;
        uopFinish_15 <= ~_GEN_88 & _GEN_368;
        needRSReplay_0 <= ~(_GEN_59 | needCancel_0) & _GEN_337;
        needRSReplay_1 <= ~(_GEN_61 | needCancel_1) & _GEN_338;
        needRSReplay_2 <= ~(_GEN_63 | needCancel_2) & _GEN_339;
        needRSReplay_3 <= ~(_GEN_65 | needCancel_3) & _GEN_340;
        needRSReplay_4 <= ~(_GEN_67 | needCancel_4) & _GEN_341;
        needRSReplay_5 <= ~(_GEN_69 | needCancel_5) & _GEN_342;
        needRSReplay_6 <= ~(_GEN_71 | needCancel_6) & _GEN_343;
        needRSReplay_7 <= ~(_GEN_73 | needCancel_7) & _GEN_344;
        needRSReplay_8 <= ~(_GEN_75 | needCancel_8) & _GEN_345;
        needRSReplay_9 <= ~(_GEN_77 | needCancel_9) & _GEN_346;
        needRSReplay_10 <= ~(_GEN_79 | needCancel_10) & _GEN_347;
        needRSReplay_11 <= ~(_GEN_81 | needCancel_11) & _GEN_348;
        needRSReplay_12 <= ~(_GEN_83 | needCancel_12) & _GEN_349;
        needRSReplay_13 <= ~(_GEN_85 | needCancel_13) & _GEN_350;
        needRSReplay_14 <= ~(_GEN_87 | needCancel_14) & _GEN_351;
        needRSReplay_15 <= ~(_GEN_88 | needCancel_15) & _GEN_352;
      end
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:859];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [9:0] i = 10'h0; i < 10'h35C; i += 10'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        entries_0_data = {_RANDOM[10'h0], _RANDOM[10'h1], _RANDOM[10'h2], _RANDOM[10'h3]};
        entries_0_mask = _RANDOM[10'h4][15:0];
        entries_0_flowNum = _RANDOM[10'h4][20:16];
        entries_0_exceptionVec_3 = _RANDOM[10'h4][24];
        entries_0_exceptionVec_4 = _RANDOM[10'h4][25];
        entries_0_exceptionVec_5 = _RANDOM[10'h4][26];
        entries_0_exceptionVec_13 = _RANDOM[10'h5][2];
        entries_0_exceptionVec_21 = _RANDOM[10'h5][10];
        entries_0_uop_trigger = _RANDOM[10'h9][6:3];
        entries_0_uop_fuOpType = _RANDOM[10'hB][31:23];
        entries_0_uop_vecWen = _RANDOM[10'hC][2];
        entries_0_uop_v0Wen = _RANDOM[10'hC][3];
        entries_0_uop_vlWen = _RANDOM[10'hC][4];
        entries_0_uop_flushPipe = _RANDOM[10'hC][8];
        entries_0_uop_vpu_vma = _RANDOM[10'hD][25];
        entries_0_uop_vpu_vta = _RANDOM[10'hD][26];
        entries_0_uop_vpu_vsew = _RANDOM[10'hD][28:27];
        entries_0_uop_vpu_vlmul = _RANDOM[10'hD][31:29];
        entries_0_uop_vpu_vm = _RANDOM[10'hE][8];
        entries_0_uop_vpu_vuopIdx = {_RANDOM[10'hE][31:29], _RANDOM[10'hF][3:0]};
        entries_0_uop_vpu_nf = _RANDOM[10'h13][15:13];
        entries_0_uop_vpu_veew = _RANDOM[10'h13][17:16];
        entries_0_uop_uopIdx = {_RANDOM[10'h13][31], _RANDOM[10'h14][5:0]};
        entries_0_uop_pdest = _RANDOM[10'h17][12:5];
        entries_0_uop_robIdx_flag = _RANDOM[10'h17][25];
        entries_0_uop_robIdx_value = {_RANDOM[10'h17][31:26], _RANDOM[10'h18][1:0]};
        entries_0_uop_replayInst = _RANDOM[10'h2B][20];
        entries_0_vdIdx = {_RANDOM[10'h2B][31:30], _RANDOM[10'h2C][0]};
        entries_0_elemIdx = _RANDOM[10'h2C][8:1];
        entries_0_vstart = _RANDOM[10'h2C][16:9];
        entries_0_vl = _RANDOM[10'h2C][24:17];
        entries_0_vaNeedExt = _RANDOM[10'h2C][25];
        entries_0_vaddr =
          {_RANDOM[10'h2C][31:26], _RANDOM[10'h2D], _RANDOM[10'h2E][25:0]};
        entries_0_gpaddr =
          {_RANDOM[10'h2E][31:26], _RANDOM[10'h2F], _RANDOM[10'h30][11:0]};
        entries_0_fof = _RANDOM[10'h30][13];
        entries_0_vlmax = _RANDOM[10'h30][21:14];
        entries_1_data =
          {_RANDOM[10'h30][31:22],
           _RANDOM[10'h31],
           _RANDOM[10'h32],
           _RANDOM[10'h33],
           _RANDOM[10'h34][21:0]};
        entries_1_mask = {_RANDOM[10'h34][31:22], _RANDOM[10'h35][5:0]};
        entries_1_flowNum = _RANDOM[10'h35][10:6];
        entries_1_exceptionVec_3 = _RANDOM[10'h35][14];
        entries_1_exceptionVec_4 = _RANDOM[10'h35][15];
        entries_1_exceptionVec_5 = _RANDOM[10'h35][16];
        entries_1_exceptionVec_13 = _RANDOM[10'h35][24];
        entries_1_exceptionVec_21 = _RANDOM[10'h36][0];
        entries_1_uop_trigger = _RANDOM[10'h39][28:25];
        entries_1_uop_fuOpType = _RANDOM[10'h3C][21:13];
        entries_1_uop_vecWen = _RANDOM[10'h3C][24];
        entries_1_uop_v0Wen = _RANDOM[10'h3C][25];
        entries_1_uop_vlWen = _RANDOM[10'h3C][26];
        entries_1_uop_flushPipe = _RANDOM[10'h3C][30];
        entries_1_uop_vpu_vma = _RANDOM[10'h3E][15];
        entries_1_uop_vpu_vta = _RANDOM[10'h3E][16];
        entries_1_uop_vpu_vsew = _RANDOM[10'h3E][18:17];
        entries_1_uop_vpu_vlmul = _RANDOM[10'h3E][21:19];
        entries_1_uop_vpu_vm = _RANDOM[10'h3E][30];
        entries_1_uop_vpu_vuopIdx = _RANDOM[10'h3F][25:19];
        entries_1_uop_vpu_nf = _RANDOM[10'h44][5:3];
        entries_1_uop_vpu_veew = _RANDOM[10'h44][7:6];
        entries_1_uop_uopIdx = _RANDOM[10'h44][27:21];
        entries_1_uop_pdest = {_RANDOM[10'h47][31:27], _RANDOM[10'h48][2:0]};
        entries_1_uop_robIdx_flag = _RANDOM[10'h48][15];
        entries_1_uop_robIdx_value = _RANDOM[10'h48][23:16];
        entries_1_uop_replayInst = _RANDOM[10'h5C][10];
        entries_1_vdIdx = _RANDOM[10'h5C][22:20];
        entries_1_elemIdx = _RANDOM[10'h5C][30:23];
        entries_1_vstart = {_RANDOM[10'h5C][31], _RANDOM[10'h5D][6:0]};
        entries_1_vl = _RANDOM[10'h5D][14:7];
        entries_1_vaNeedExt = _RANDOM[10'h5D][15];
        entries_1_vaddr =
          {_RANDOM[10'h5D][31:16], _RANDOM[10'h5E], _RANDOM[10'h5F][15:0]};
        entries_1_gpaddr =
          {_RANDOM[10'h5F][31:16], _RANDOM[10'h60], _RANDOM[10'h61][1:0]};
        entries_1_fof = _RANDOM[10'h61][3];
        entries_1_vlmax = _RANDOM[10'h61][11:4];
        entries_2_data =
          {_RANDOM[10'h61][31:12],
           _RANDOM[10'h62],
           _RANDOM[10'h63],
           _RANDOM[10'h64],
           _RANDOM[10'h65][11:0]};
        entries_2_mask = _RANDOM[10'h65][27:12];
        entries_2_flowNum = {_RANDOM[10'h65][31:28], _RANDOM[10'h66][0]};
        entries_2_exceptionVec_3 = _RANDOM[10'h66][4];
        entries_2_exceptionVec_4 = _RANDOM[10'h66][5];
        entries_2_exceptionVec_5 = _RANDOM[10'h66][6];
        entries_2_exceptionVec_13 = _RANDOM[10'h66][14];
        entries_2_exceptionVec_21 = _RANDOM[10'h66][22];
        entries_2_uop_trigger = _RANDOM[10'h6A][18:15];
        entries_2_uop_fuOpType = _RANDOM[10'h6D][11:3];
        entries_2_uop_vecWen = _RANDOM[10'h6D][14];
        entries_2_uop_v0Wen = _RANDOM[10'h6D][15];
        entries_2_uop_vlWen = _RANDOM[10'h6D][16];
        entries_2_uop_flushPipe = _RANDOM[10'h6D][20];
        entries_2_uop_vpu_vma = _RANDOM[10'h6F][5];
        entries_2_uop_vpu_vta = _RANDOM[10'h6F][6];
        entries_2_uop_vpu_vsew = _RANDOM[10'h6F][8:7];
        entries_2_uop_vpu_vlmul = _RANDOM[10'h6F][11:9];
        entries_2_uop_vpu_vm = _RANDOM[10'h6F][20];
        entries_2_uop_vpu_vuopIdx = _RANDOM[10'h70][15:9];
        entries_2_uop_vpu_nf = _RANDOM[10'h74][27:25];
        entries_2_uop_vpu_veew = _RANDOM[10'h74][29:28];
        entries_2_uop_uopIdx = _RANDOM[10'h75][17:11];
        entries_2_uop_pdest = _RANDOM[10'h78][24:17];
        entries_2_uop_robIdx_flag = _RANDOM[10'h79][5];
        entries_2_uop_robIdx_value = _RANDOM[10'h79][13:6];
        entries_2_uop_replayInst = _RANDOM[10'h8D][0];
        entries_2_vdIdx = _RANDOM[10'h8D][12:10];
        entries_2_elemIdx = _RANDOM[10'h8D][20:13];
        entries_2_vstart = _RANDOM[10'h8D][28:21];
        entries_2_vl = {_RANDOM[10'h8D][31:29], _RANDOM[10'h8E][4:0]};
        entries_2_vaNeedExt = _RANDOM[10'h8E][5];
        entries_2_vaddr = {_RANDOM[10'h8E][31:6], _RANDOM[10'h8F], _RANDOM[10'h90][5:0]};
        entries_2_gpaddr = {_RANDOM[10'h90][31:6], _RANDOM[10'h91][23:0]};
        entries_2_fof = _RANDOM[10'h91][25];
        entries_2_vlmax = {_RANDOM[10'h91][31:26], _RANDOM[10'h92][1:0]};
        entries_3_data =
          {_RANDOM[10'h92][31:2],
           _RANDOM[10'h93],
           _RANDOM[10'h94],
           _RANDOM[10'h95],
           _RANDOM[10'h96][1:0]};
        entries_3_mask = _RANDOM[10'h96][17:2];
        entries_3_flowNum = _RANDOM[10'h96][22:18];
        entries_3_exceptionVec_3 = _RANDOM[10'h96][26];
        entries_3_exceptionVec_4 = _RANDOM[10'h96][27];
        entries_3_exceptionVec_5 = _RANDOM[10'h96][28];
        entries_3_exceptionVec_13 = _RANDOM[10'h97][4];
        entries_3_exceptionVec_21 = _RANDOM[10'h97][12];
        entries_3_uop_trigger = _RANDOM[10'h9B][8:5];
        entries_3_uop_fuOpType = {_RANDOM[10'h9D][31:25], _RANDOM[10'h9E][1:0]};
        entries_3_uop_vecWen = _RANDOM[10'h9E][4];
        entries_3_uop_v0Wen = _RANDOM[10'h9E][5];
        entries_3_uop_vlWen = _RANDOM[10'h9E][6];
        entries_3_uop_flushPipe = _RANDOM[10'h9E][10];
        entries_3_uop_vpu_vma = _RANDOM[10'h9F][27];
        entries_3_uop_vpu_vta = _RANDOM[10'h9F][28];
        entries_3_uop_vpu_vsew = _RANDOM[10'h9F][30:29];
        entries_3_uop_vpu_vlmul = {_RANDOM[10'h9F][31], _RANDOM[10'hA0][1:0]};
        entries_3_uop_vpu_vm = _RANDOM[10'hA0][10];
        entries_3_uop_vpu_vuopIdx = {_RANDOM[10'hA0][31], _RANDOM[10'hA1][5:0]};
        entries_3_uop_vpu_nf = _RANDOM[10'hA5][17:15];
        entries_3_uop_vpu_veew = _RANDOM[10'hA5][19:18];
        entries_3_uop_uopIdx = _RANDOM[10'hA6][7:1];
        entries_3_uop_pdest = _RANDOM[10'hA9][14:7];
        entries_3_uop_robIdx_flag = _RANDOM[10'hA9][27];
        entries_3_uop_robIdx_value = {_RANDOM[10'hA9][31:28], _RANDOM[10'hAA][3:0]};
        entries_3_uop_replayInst = _RANDOM[10'hBD][22];
        entries_3_vdIdx = _RANDOM[10'hBE][2:0];
        entries_3_elemIdx = _RANDOM[10'hBE][10:3];
        entries_3_vstart = _RANDOM[10'hBE][18:11];
        entries_3_vl = _RANDOM[10'hBE][26:19];
        entries_3_vaNeedExt = _RANDOM[10'hBE][27];
        entries_3_vaddr =
          {_RANDOM[10'hBE][31:28], _RANDOM[10'hBF], _RANDOM[10'hC0][27:0]};
        entries_3_gpaddr =
          {_RANDOM[10'hC0][31:28], _RANDOM[10'hC1], _RANDOM[10'hC2][13:0]};
        entries_3_fof = _RANDOM[10'hC2][15];
        entries_3_vlmax = _RANDOM[10'hC2][23:16];
        entries_4_data =
          {_RANDOM[10'hC2][31:24],
           _RANDOM[10'hC3],
           _RANDOM[10'hC4],
           _RANDOM[10'hC5],
           _RANDOM[10'hC6][23:0]};
        entries_4_mask = {_RANDOM[10'hC6][31:24], _RANDOM[10'hC7][7:0]};
        entries_4_flowNum = _RANDOM[10'hC7][12:8];
        entries_4_exceptionVec_3 = _RANDOM[10'hC7][16];
        entries_4_exceptionVec_4 = _RANDOM[10'hC7][17];
        entries_4_exceptionVec_5 = _RANDOM[10'hC7][18];
        entries_4_exceptionVec_13 = _RANDOM[10'hC7][26];
        entries_4_exceptionVec_21 = _RANDOM[10'hC8][2];
        entries_4_uop_trigger = _RANDOM[10'hCB][30:27];
        entries_4_uop_fuOpType = _RANDOM[10'hCE][23:15];
        entries_4_uop_vecWen = _RANDOM[10'hCE][26];
        entries_4_uop_v0Wen = _RANDOM[10'hCE][27];
        entries_4_uop_vlWen = _RANDOM[10'hCE][28];
        entries_4_uop_flushPipe = _RANDOM[10'hCF][0];
        entries_4_uop_vpu_vma = _RANDOM[10'hD0][17];
        entries_4_uop_vpu_vta = _RANDOM[10'hD0][18];
        entries_4_uop_vpu_vsew = _RANDOM[10'hD0][20:19];
        entries_4_uop_vpu_vlmul = _RANDOM[10'hD0][23:21];
        entries_4_uop_vpu_vm = _RANDOM[10'hD1][0];
        entries_4_uop_vpu_vuopIdx = _RANDOM[10'hD1][27:21];
        entries_4_uop_vpu_nf = _RANDOM[10'hD6][7:5];
        entries_4_uop_vpu_veew = _RANDOM[10'hD6][9:8];
        entries_4_uop_uopIdx = _RANDOM[10'hD6][29:23];
        entries_4_uop_pdest = {_RANDOM[10'hD9][31:29], _RANDOM[10'hDA][4:0]};
        entries_4_uop_robIdx_flag = _RANDOM[10'hDA][17];
        entries_4_uop_robIdx_value = _RANDOM[10'hDA][25:18];
        entries_4_uop_replayInst = _RANDOM[10'hEE][12];
        entries_4_vdIdx = _RANDOM[10'hEE][24:22];
        entries_4_elemIdx = {_RANDOM[10'hEE][31:25], _RANDOM[10'hEF][0]};
        entries_4_vstart = _RANDOM[10'hEF][8:1];
        entries_4_vl = _RANDOM[10'hEF][16:9];
        entries_4_vaNeedExt = _RANDOM[10'hEF][17];
        entries_4_vaddr =
          {_RANDOM[10'hEF][31:18], _RANDOM[10'hF0], _RANDOM[10'hF1][17:0]};
        entries_4_gpaddr =
          {_RANDOM[10'hF1][31:18], _RANDOM[10'hF2], _RANDOM[10'hF3][3:0]};
        entries_4_fof = _RANDOM[10'hF3][5];
        entries_4_vlmax = _RANDOM[10'hF3][13:6];
        entries_5_data =
          {_RANDOM[10'hF3][31:14],
           _RANDOM[10'hF4],
           _RANDOM[10'hF5],
           _RANDOM[10'hF6],
           _RANDOM[10'hF7][13:0]};
        entries_5_mask = _RANDOM[10'hF7][29:14];
        entries_5_flowNum = {_RANDOM[10'hF7][31:30], _RANDOM[10'hF8][2:0]};
        entries_5_exceptionVec_3 = _RANDOM[10'hF8][6];
        entries_5_exceptionVec_4 = _RANDOM[10'hF8][7];
        entries_5_exceptionVec_5 = _RANDOM[10'hF8][8];
        entries_5_exceptionVec_13 = _RANDOM[10'hF8][16];
        entries_5_exceptionVec_21 = _RANDOM[10'hF8][24];
        entries_5_uop_trigger = _RANDOM[10'hFC][20:17];
        entries_5_uop_fuOpType = _RANDOM[10'hFF][13:5];
        entries_5_uop_vecWen = _RANDOM[10'hFF][16];
        entries_5_uop_v0Wen = _RANDOM[10'hFF][17];
        entries_5_uop_vlWen = _RANDOM[10'hFF][18];
        entries_5_uop_flushPipe = _RANDOM[10'hFF][22];
        entries_5_uop_vpu_vma = _RANDOM[10'h101][7];
        entries_5_uop_vpu_vta = _RANDOM[10'h101][8];
        entries_5_uop_vpu_vsew = _RANDOM[10'h101][10:9];
        entries_5_uop_vpu_vlmul = _RANDOM[10'h101][13:11];
        entries_5_uop_vpu_vm = _RANDOM[10'h101][22];
        entries_5_uop_vpu_vuopIdx = _RANDOM[10'h102][17:11];
        entries_5_uop_vpu_nf = _RANDOM[10'h106][29:27];
        entries_5_uop_vpu_veew = _RANDOM[10'h106][31:30];
        entries_5_uop_uopIdx = _RANDOM[10'h107][19:13];
        entries_5_uop_pdest = _RANDOM[10'h10A][26:19];
        entries_5_uop_robIdx_flag = _RANDOM[10'h10B][7];
        entries_5_uop_robIdx_value = _RANDOM[10'h10B][15:8];
        entries_5_uop_replayInst = _RANDOM[10'h11F][2];
        entries_5_vdIdx = _RANDOM[10'h11F][14:12];
        entries_5_elemIdx = _RANDOM[10'h11F][22:15];
        entries_5_vstart = _RANDOM[10'h11F][30:23];
        entries_5_vl = {_RANDOM[10'h11F][31], _RANDOM[10'h120][6:0]};
        entries_5_vaNeedExt = _RANDOM[10'h120][7];
        entries_5_vaddr =
          {_RANDOM[10'h120][31:8], _RANDOM[10'h121], _RANDOM[10'h122][7:0]};
        entries_5_gpaddr = {_RANDOM[10'h122][31:8], _RANDOM[10'h123][25:0]};
        entries_5_fof = _RANDOM[10'h123][27];
        entries_5_vlmax = {_RANDOM[10'h123][31:28], _RANDOM[10'h124][3:0]};
        entries_6_data =
          {_RANDOM[10'h124][31:4],
           _RANDOM[10'h125],
           _RANDOM[10'h126],
           _RANDOM[10'h127],
           _RANDOM[10'h128][3:0]};
        entries_6_mask = _RANDOM[10'h128][19:4];
        entries_6_flowNum = _RANDOM[10'h128][24:20];
        entries_6_exceptionVec_3 = _RANDOM[10'h128][28];
        entries_6_exceptionVec_4 = _RANDOM[10'h128][29];
        entries_6_exceptionVec_5 = _RANDOM[10'h128][30];
        entries_6_exceptionVec_13 = _RANDOM[10'h129][6];
        entries_6_exceptionVec_21 = _RANDOM[10'h129][14];
        entries_6_uop_trigger = _RANDOM[10'h12D][10:7];
        entries_6_uop_fuOpType = {_RANDOM[10'h12F][31:27], _RANDOM[10'h130][3:0]};
        entries_6_uop_vecWen = _RANDOM[10'h130][6];
        entries_6_uop_v0Wen = _RANDOM[10'h130][7];
        entries_6_uop_vlWen = _RANDOM[10'h130][8];
        entries_6_uop_flushPipe = _RANDOM[10'h130][12];
        entries_6_uop_vpu_vma = _RANDOM[10'h131][29];
        entries_6_uop_vpu_vta = _RANDOM[10'h131][30];
        entries_6_uop_vpu_vsew = {_RANDOM[10'h131][31], _RANDOM[10'h132][0]};
        entries_6_uop_vpu_vlmul = _RANDOM[10'h132][3:1];
        entries_6_uop_vpu_vm = _RANDOM[10'h132][12];
        entries_6_uop_vpu_vuopIdx = _RANDOM[10'h133][7:1];
        entries_6_uop_vpu_nf = _RANDOM[10'h137][19:17];
        entries_6_uop_vpu_veew = _RANDOM[10'h137][21:20];
        entries_6_uop_uopIdx = _RANDOM[10'h138][9:3];
        entries_6_uop_pdest = _RANDOM[10'h13B][16:9];
        entries_6_uop_robIdx_flag = _RANDOM[10'h13B][29];
        entries_6_uop_robIdx_value = {_RANDOM[10'h13B][31:30], _RANDOM[10'h13C][5:0]};
        entries_6_uop_replayInst = _RANDOM[10'h14F][24];
        entries_6_vdIdx = _RANDOM[10'h150][4:2];
        entries_6_elemIdx = _RANDOM[10'h150][12:5];
        entries_6_vstart = _RANDOM[10'h150][20:13];
        entries_6_vl = _RANDOM[10'h150][28:21];
        entries_6_vaNeedExt = _RANDOM[10'h150][29];
        entries_6_vaddr =
          {_RANDOM[10'h150][31:30], _RANDOM[10'h151], _RANDOM[10'h152][29:0]};
        entries_6_gpaddr =
          {_RANDOM[10'h152][31:30], _RANDOM[10'h153], _RANDOM[10'h154][15:0]};
        entries_6_fof = _RANDOM[10'h154][17];
        entries_6_vlmax = _RANDOM[10'h154][25:18];
        entries_7_data =
          {_RANDOM[10'h154][31:26],
           _RANDOM[10'h155],
           _RANDOM[10'h156],
           _RANDOM[10'h157],
           _RANDOM[10'h158][25:0]};
        entries_7_mask = {_RANDOM[10'h158][31:26], _RANDOM[10'h159][9:0]};
        entries_7_flowNum = _RANDOM[10'h159][14:10];
        entries_7_exceptionVec_3 = _RANDOM[10'h159][18];
        entries_7_exceptionVec_4 = _RANDOM[10'h159][19];
        entries_7_exceptionVec_5 = _RANDOM[10'h159][20];
        entries_7_exceptionVec_13 = _RANDOM[10'h159][28];
        entries_7_exceptionVec_21 = _RANDOM[10'h15A][4];
        entries_7_uop_trigger = {_RANDOM[10'h15D][31:29], _RANDOM[10'h15E][0]};
        entries_7_uop_fuOpType = _RANDOM[10'h160][25:17];
        entries_7_uop_vecWen = _RANDOM[10'h160][28];
        entries_7_uop_v0Wen = _RANDOM[10'h160][29];
        entries_7_uop_vlWen = _RANDOM[10'h160][30];
        entries_7_uop_flushPipe = _RANDOM[10'h161][2];
        entries_7_uop_vpu_vma = _RANDOM[10'h162][19];
        entries_7_uop_vpu_vta = _RANDOM[10'h162][20];
        entries_7_uop_vpu_vsew = _RANDOM[10'h162][22:21];
        entries_7_uop_vpu_vlmul = _RANDOM[10'h162][25:23];
        entries_7_uop_vpu_vm = _RANDOM[10'h163][2];
        entries_7_uop_vpu_vuopIdx = _RANDOM[10'h163][29:23];
        entries_7_uop_vpu_nf = _RANDOM[10'h168][9:7];
        entries_7_uop_vpu_veew = _RANDOM[10'h168][11:10];
        entries_7_uop_uopIdx = _RANDOM[10'h168][31:25];
        entries_7_uop_pdest = {_RANDOM[10'h16B][31], _RANDOM[10'h16C][6:0]};
        entries_7_uop_robIdx_flag = _RANDOM[10'h16C][19];
        entries_7_uop_robIdx_value = _RANDOM[10'h16C][27:20];
        entries_7_uop_replayInst = _RANDOM[10'h180][14];
        entries_7_vdIdx = _RANDOM[10'h180][26:24];
        entries_7_elemIdx = {_RANDOM[10'h180][31:27], _RANDOM[10'h181][2:0]};
        entries_7_vstart = _RANDOM[10'h181][10:3];
        entries_7_vl = _RANDOM[10'h181][18:11];
        entries_7_vaNeedExt = _RANDOM[10'h181][19];
        entries_7_vaddr =
          {_RANDOM[10'h181][31:20], _RANDOM[10'h182], _RANDOM[10'h183][19:0]};
        entries_7_gpaddr =
          {_RANDOM[10'h183][31:20], _RANDOM[10'h184], _RANDOM[10'h185][5:0]};
        entries_7_fof = _RANDOM[10'h185][7];
        entries_7_vlmax = _RANDOM[10'h185][15:8];
        entries_8_data =
          {_RANDOM[10'h185][31:16],
           _RANDOM[10'h186],
           _RANDOM[10'h187],
           _RANDOM[10'h188],
           _RANDOM[10'h189][15:0]};
        entries_8_mask = _RANDOM[10'h189][31:16];
        entries_8_flowNum = _RANDOM[10'h18A][4:0];
        entries_8_exceptionVec_3 = _RANDOM[10'h18A][8];
        entries_8_exceptionVec_4 = _RANDOM[10'h18A][9];
        entries_8_exceptionVec_5 = _RANDOM[10'h18A][10];
        entries_8_exceptionVec_13 = _RANDOM[10'h18A][18];
        entries_8_exceptionVec_21 = _RANDOM[10'h18A][26];
        entries_8_uop_trigger = _RANDOM[10'h18E][22:19];
        entries_8_uop_fuOpType = _RANDOM[10'h191][15:7];
        entries_8_uop_vecWen = _RANDOM[10'h191][18];
        entries_8_uop_v0Wen = _RANDOM[10'h191][19];
        entries_8_uop_vlWen = _RANDOM[10'h191][20];
        entries_8_uop_flushPipe = _RANDOM[10'h191][24];
        entries_8_uop_vpu_vma = _RANDOM[10'h193][9];
        entries_8_uop_vpu_vta = _RANDOM[10'h193][10];
        entries_8_uop_vpu_vsew = _RANDOM[10'h193][12:11];
        entries_8_uop_vpu_vlmul = _RANDOM[10'h193][15:13];
        entries_8_uop_vpu_vm = _RANDOM[10'h193][24];
        entries_8_uop_vpu_vuopIdx = _RANDOM[10'h194][19:13];
        entries_8_uop_vpu_nf = _RANDOM[10'h198][31:29];
        entries_8_uop_vpu_veew = _RANDOM[10'h199][1:0];
        entries_8_uop_uopIdx = _RANDOM[10'h199][21:15];
        entries_8_uop_pdest = _RANDOM[10'h19C][28:21];
        entries_8_uop_robIdx_flag = _RANDOM[10'h19D][9];
        entries_8_uop_robIdx_value = _RANDOM[10'h19D][17:10];
        entries_8_uop_replayInst = _RANDOM[10'h1B1][4];
        entries_8_vdIdx = _RANDOM[10'h1B1][16:14];
        entries_8_elemIdx = _RANDOM[10'h1B1][24:17];
        entries_8_vstart = {_RANDOM[10'h1B1][31:25], _RANDOM[10'h1B2][0]};
        entries_8_vl = _RANDOM[10'h1B2][8:1];
        entries_8_vaNeedExt = _RANDOM[10'h1B2][9];
        entries_8_vaddr =
          {_RANDOM[10'h1B2][31:10], _RANDOM[10'h1B3], _RANDOM[10'h1B4][9:0]};
        entries_8_gpaddr = {_RANDOM[10'h1B4][31:10], _RANDOM[10'h1B5][27:0]};
        entries_8_fof = _RANDOM[10'h1B5][29];
        entries_8_vlmax = {_RANDOM[10'h1B5][31:30], _RANDOM[10'h1B6][5:0]};
        entries_9_data =
          {_RANDOM[10'h1B6][31:6],
           _RANDOM[10'h1B7],
           _RANDOM[10'h1B8],
           _RANDOM[10'h1B9],
           _RANDOM[10'h1BA][5:0]};
        entries_9_mask = _RANDOM[10'h1BA][21:6];
        entries_9_flowNum = _RANDOM[10'h1BA][26:22];
        entries_9_exceptionVec_3 = _RANDOM[10'h1BA][30];
        entries_9_exceptionVec_4 = _RANDOM[10'h1BA][31];
        entries_9_exceptionVec_5 = _RANDOM[10'h1BB][0];
        entries_9_exceptionVec_13 = _RANDOM[10'h1BB][8];
        entries_9_exceptionVec_21 = _RANDOM[10'h1BB][16];
        entries_9_uop_trigger = _RANDOM[10'h1BF][12:9];
        entries_9_uop_fuOpType = {_RANDOM[10'h1C1][31:29], _RANDOM[10'h1C2][5:0]};
        entries_9_uop_vecWen = _RANDOM[10'h1C2][8];
        entries_9_uop_v0Wen = _RANDOM[10'h1C2][9];
        entries_9_uop_vlWen = _RANDOM[10'h1C2][10];
        entries_9_uop_flushPipe = _RANDOM[10'h1C2][14];
        entries_9_uop_vpu_vma = _RANDOM[10'h1C3][31];
        entries_9_uop_vpu_vta = _RANDOM[10'h1C4][0];
        entries_9_uop_vpu_vsew = _RANDOM[10'h1C4][2:1];
        entries_9_uop_vpu_vlmul = _RANDOM[10'h1C4][5:3];
        entries_9_uop_vpu_vm = _RANDOM[10'h1C4][14];
        entries_9_uop_vpu_vuopIdx = _RANDOM[10'h1C5][9:3];
        entries_9_uop_vpu_nf = _RANDOM[10'h1C9][21:19];
        entries_9_uop_vpu_veew = _RANDOM[10'h1C9][23:22];
        entries_9_uop_uopIdx = _RANDOM[10'h1CA][11:5];
        entries_9_uop_pdest = _RANDOM[10'h1CD][18:11];
        entries_9_uop_robIdx_flag = _RANDOM[10'h1CD][31];
        entries_9_uop_robIdx_value = _RANDOM[10'h1CE][7:0];
        entries_9_uop_replayInst = _RANDOM[10'h1E1][26];
        entries_9_vdIdx = _RANDOM[10'h1E2][6:4];
        entries_9_elemIdx = _RANDOM[10'h1E2][14:7];
        entries_9_vstart = _RANDOM[10'h1E2][22:15];
        entries_9_vl = _RANDOM[10'h1E2][30:23];
        entries_9_vaNeedExt = _RANDOM[10'h1E2][31];
        entries_9_vaddr = {_RANDOM[10'h1E3], _RANDOM[10'h1E4]};
        entries_9_gpaddr = {_RANDOM[10'h1E5], _RANDOM[10'h1E6][17:0]};
        entries_9_fof = _RANDOM[10'h1E6][19];
        entries_9_vlmax = _RANDOM[10'h1E6][27:20];
        entries_10_data =
          {_RANDOM[10'h1E6][31:28],
           _RANDOM[10'h1E7],
           _RANDOM[10'h1E8],
           _RANDOM[10'h1E9],
           _RANDOM[10'h1EA][27:0]};
        entries_10_mask = {_RANDOM[10'h1EA][31:28], _RANDOM[10'h1EB][11:0]};
        entries_10_flowNum = _RANDOM[10'h1EB][16:12];
        entries_10_exceptionVec_3 = _RANDOM[10'h1EB][20];
        entries_10_exceptionVec_4 = _RANDOM[10'h1EB][21];
        entries_10_exceptionVec_5 = _RANDOM[10'h1EB][22];
        entries_10_exceptionVec_13 = _RANDOM[10'h1EB][30];
        entries_10_exceptionVec_21 = _RANDOM[10'h1EC][6];
        entries_10_uop_trigger = {_RANDOM[10'h1EF][31], _RANDOM[10'h1F0][2:0]};
        entries_10_uop_fuOpType = _RANDOM[10'h1F2][27:19];
        entries_10_uop_vecWen = _RANDOM[10'h1F2][30];
        entries_10_uop_v0Wen = _RANDOM[10'h1F2][31];
        entries_10_uop_vlWen = _RANDOM[10'h1F3][0];
        entries_10_uop_flushPipe = _RANDOM[10'h1F3][4];
        entries_10_uop_vpu_vma = _RANDOM[10'h1F4][21];
        entries_10_uop_vpu_vta = _RANDOM[10'h1F4][22];
        entries_10_uop_vpu_vsew = _RANDOM[10'h1F4][24:23];
        entries_10_uop_vpu_vlmul = _RANDOM[10'h1F4][27:25];
        entries_10_uop_vpu_vm = _RANDOM[10'h1F5][4];
        entries_10_uop_vpu_vuopIdx = _RANDOM[10'h1F5][31:25];
        entries_10_uop_vpu_nf = _RANDOM[10'h1FA][11:9];
        entries_10_uop_vpu_veew = _RANDOM[10'h1FA][13:12];
        entries_10_uop_uopIdx = {_RANDOM[10'h1FA][31:27], _RANDOM[10'h1FB][1:0]};
        entries_10_uop_pdest = _RANDOM[10'h1FE][8:1];
        entries_10_uop_robIdx_flag = _RANDOM[10'h1FE][21];
        entries_10_uop_robIdx_value = _RANDOM[10'h1FE][29:22];
        entries_10_uop_replayInst = _RANDOM[10'h212][16];
        entries_10_vdIdx = _RANDOM[10'h212][28:26];
        entries_10_elemIdx = {_RANDOM[10'h212][31:29], _RANDOM[10'h213][4:0]};
        entries_10_vstart = _RANDOM[10'h213][12:5];
        entries_10_vl = _RANDOM[10'h213][20:13];
        entries_10_vaNeedExt = _RANDOM[10'h213][21];
        entries_10_vaddr =
          {_RANDOM[10'h213][31:22], _RANDOM[10'h214], _RANDOM[10'h215][21:0]};
        entries_10_gpaddr =
          {_RANDOM[10'h215][31:22], _RANDOM[10'h216], _RANDOM[10'h217][7:0]};
        entries_10_fof = _RANDOM[10'h217][9];
        entries_10_vlmax = _RANDOM[10'h217][17:10];
        entries_11_data =
          {_RANDOM[10'h217][31:18],
           _RANDOM[10'h218],
           _RANDOM[10'h219],
           _RANDOM[10'h21A],
           _RANDOM[10'h21B][17:0]};
        entries_11_mask = {_RANDOM[10'h21B][31:18], _RANDOM[10'h21C][1:0]};
        entries_11_flowNum = _RANDOM[10'h21C][6:2];
        entries_11_exceptionVec_3 = _RANDOM[10'h21C][10];
        entries_11_exceptionVec_4 = _RANDOM[10'h21C][11];
        entries_11_exceptionVec_5 = _RANDOM[10'h21C][12];
        entries_11_exceptionVec_13 = _RANDOM[10'h21C][20];
        entries_11_exceptionVec_21 = _RANDOM[10'h21C][28];
        entries_11_uop_trigger = _RANDOM[10'h220][24:21];
        entries_11_uop_fuOpType = _RANDOM[10'h223][17:9];
        entries_11_uop_vecWen = _RANDOM[10'h223][20];
        entries_11_uop_v0Wen = _RANDOM[10'h223][21];
        entries_11_uop_vlWen = _RANDOM[10'h223][22];
        entries_11_uop_flushPipe = _RANDOM[10'h223][26];
        entries_11_uop_vpu_vma = _RANDOM[10'h225][11];
        entries_11_uop_vpu_vta = _RANDOM[10'h225][12];
        entries_11_uop_vpu_vsew = _RANDOM[10'h225][14:13];
        entries_11_uop_vpu_vlmul = _RANDOM[10'h225][17:15];
        entries_11_uop_vpu_vm = _RANDOM[10'h225][26];
        entries_11_uop_vpu_vuopIdx = _RANDOM[10'h226][21:15];
        entries_11_uop_vpu_nf = {_RANDOM[10'h22A][31], _RANDOM[10'h22B][1:0]};
        entries_11_uop_vpu_veew = _RANDOM[10'h22B][3:2];
        entries_11_uop_uopIdx = _RANDOM[10'h22B][23:17];
        entries_11_uop_pdest = _RANDOM[10'h22E][30:23];
        entries_11_uop_robIdx_flag = _RANDOM[10'h22F][11];
        entries_11_uop_robIdx_value = _RANDOM[10'h22F][19:12];
        entries_11_uop_replayInst = _RANDOM[10'h243][6];
        entries_11_vdIdx = _RANDOM[10'h243][18:16];
        entries_11_elemIdx = _RANDOM[10'h243][26:19];
        entries_11_vstart = {_RANDOM[10'h243][31:27], _RANDOM[10'h244][2:0]};
        entries_11_vl = _RANDOM[10'h244][10:3];
        entries_11_vaNeedExt = _RANDOM[10'h244][11];
        entries_11_vaddr =
          {_RANDOM[10'h244][31:12], _RANDOM[10'h245], _RANDOM[10'h246][11:0]};
        entries_11_gpaddr = {_RANDOM[10'h246][31:12], _RANDOM[10'h247][29:0]};
        entries_11_fof = _RANDOM[10'h247][31];
        entries_11_vlmax = _RANDOM[10'h248][7:0];
        entries_12_data =
          {_RANDOM[10'h248][31:8],
           _RANDOM[10'h249],
           _RANDOM[10'h24A],
           _RANDOM[10'h24B],
           _RANDOM[10'h24C][7:0]};
        entries_12_mask = _RANDOM[10'h24C][23:8];
        entries_12_flowNum = _RANDOM[10'h24C][28:24];
        entries_12_exceptionVec_3 = _RANDOM[10'h24D][0];
        entries_12_exceptionVec_4 = _RANDOM[10'h24D][1];
        entries_12_exceptionVec_5 = _RANDOM[10'h24D][2];
        entries_12_exceptionVec_13 = _RANDOM[10'h24D][10];
        entries_12_exceptionVec_21 = _RANDOM[10'h24D][18];
        entries_12_uop_trigger = _RANDOM[10'h251][14:11];
        entries_12_uop_fuOpType = {_RANDOM[10'h253][31], _RANDOM[10'h254][7:0]};
        entries_12_uop_vecWen = _RANDOM[10'h254][10];
        entries_12_uop_v0Wen = _RANDOM[10'h254][11];
        entries_12_uop_vlWen = _RANDOM[10'h254][12];
        entries_12_uop_flushPipe = _RANDOM[10'h254][16];
        entries_12_uop_vpu_vma = _RANDOM[10'h256][1];
        entries_12_uop_vpu_vta = _RANDOM[10'h256][2];
        entries_12_uop_vpu_vsew = _RANDOM[10'h256][4:3];
        entries_12_uop_vpu_vlmul = _RANDOM[10'h256][7:5];
        entries_12_uop_vpu_vm = _RANDOM[10'h256][16];
        entries_12_uop_vpu_vuopIdx = _RANDOM[10'h257][11:5];
        entries_12_uop_vpu_nf = _RANDOM[10'h25B][23:21];
        entries_12_uop_vpu_veew = _RANDOM[10'h25B][25:24];
        entries_12_uop_uopIdx = _RANDOM[10'h25C][13:7];
        entries_12_uop_pdest = _RANDOM[10'h25F][20:13];
        entries_12_uop_robIdx_flag = _RANDOM[10'h260][1];
        entries_12_uop_robIdx_value = _RANDOM[10'h260][9:2];
        entries_12_uop_replayInst = _RANDOM[10'h273][28];
        entries_12_vdIdx = _RANDOM[10'h274][8:6];
        entries_12_elemIdx = _RANDOM[10'h274][16:9];
        entries_12_vstart = _RANDOM[10'h274][24:17];
        entries_12_vl = {_RANDOM[10'h274][31:25], _RANDOM[10'h275][0]};
        entries_12_vaNeedExt = _RANDOM[10'h275][1];
        entries_12_vaddr =
          {_RANDOM[10'h275][31:2], _RANDOM[10'h276], _RANDOM[10'h277][1:0]};
        entries_12_gpaddr = {_RANDOM[10'h277][31:2], _RANDOM[10'h278][19:0]};
        entries_12_fof = _RANDOM[10'h278][21];
        entries_12_vlmax = _RANDOM[10'h278][29:22];
        entries_13_data =
          {_RANDOM[10'h278][31:30],
           _RANDOM[10'h279],
           _RANDOM[10'h27A],
           _RANDOM[10'h27B],
           _RANDOM[10'h27C][29:0]};
        entries_13_mask = {_RANDOM[10'h27C][31:30], _RANDOM[10'h27D][13:0]};
        entries_13_flowNum = _RANDOM[10'h27D][18:14];
        entries_13_exceptionVec_3 = _RANDOM[10'h27D][22];
        entries_13_exceptionVec_4 = _RANDOM[10'h27D][23];
        entries_13_exceptionVec_5 = _RANDOM[10'h27D][24];
        entries_13_exceptionVec_13 = _RANDOM[10'h27E][0];
        entries_13_exceptionVec_21 = _RANDOM[10'h27E][8];
        entries_13_uop_trigger = _RANDOM[10'h282][4:1];
        entries_13_uop_fuOpType = _RANDOM[10'h284][29:21];
        entries_13_uop_vecWen = _RANDOM[10'h285][0];
        entries_13_uop_v0Wen = _RANDOM[10'h285][1];
        entries_13_uop_vlWen = _RANDOM[10'h285][2];
        entries_13_uop_flushPipe = _RANDOM[10'h285][6];
        entries_13_uop_vpu_vma = _RANDOM[10'h286][23];
        entries_13_uop_vpu_vta = _RANDOM[10'h286][24];
        entries_13_uop_vpu_vsew = _RANDOM[10'h286][26:25];
        entries_13_uop_vpu_vlmul = _RANDOM[10'h286][29:27];
        entries_13_uop_vpu_vm = _RANDOM[10'h287][6];
        entries_13_uop_vpu_vuopIdx = {_RANDOM[10'h287][31:27], _RANDOM[10'h288][1:0]};
        entries_13_uop_vpu_nf = _RANDOM[10'h28C][13:11];
        entries_13_uop_vpu_veew = _RANDOM[10'h28C][15:14];
        entries_13_uop_uopIdx = {_RANDOM[10'h28C][31:29], _RANDOM[10'h28D][3:0]};
        entries_13_uop_pdest = _RANDOM[10'h290][10:3];
        entries_13_uop_robIdx_flag = _RANDOM[10'h290][23];
        entries_13_uop_robIdx_value = _RANDOM[10'h290][31:24];
        entries_13_uop_replayInst = _RANDOM[10'h2A4][18];
        entries_13_vdIdx = _RANDOM[10'h2A4][30:28];
        entries_13_elemIdx = {_RANDOM[10'h2A4][31], _RANDOM[10'h2A5][6:0]};
        entries_13_vstart = _RANDOM[10'h2A5][14:7];
        entries_13_vl = _RANDOM[10'h2A5][22:15];
        entries_13_vaNeedExt = _RANDOM[10'h2A5][23];
        entries_13_vaddr =
          {_RANDOM[10'h2A5][31:24], _RANDOM[10'h2A6], _RANDOM[10'h2A7][23:0]};
        entries_13_gpaddr =
          {_RANDOM[10'h2A7][31:24], _RANDOM[10'h2A8], _RANDOM[10'h2A9][9:0]};
        entries_13_fof = _RANDOM[10'h2A9][11];
        entries_13_vlmax = _RANDOM[10'h2A9][19:12];
        entries_14_data =
          {_RANDOM[10'h2A9][31:20],
           _RANDOM[10'h2AA],
           _RANDOM[10'h2AB],
           _RANDOM[10'h2AC],
           _RANDOM[10'h2AD][19:0]};
        entries_14_mask = {_RANDOM[10'h2AD][31:20], _RANDOM[10'h2AE][3:0]};
        entries_14_flowNum = _RANDOM[10'h2AE][8:4];
        entries_14_exceptionVec_3 = _RANDOM[10'h2AE][12];
        entries_14_exceptionVec_4 = _RANDOM[10'h2AE][13];
        entries_14_exceptionVec_5 = _RANDOM[10'h2AE][14];
        entries_14_exceptionVec_13 = _RANDOM[10'h2AE][22];
        entries_14_exceptionVec_21 = _RANDOM[10'h2AE][30];
        entries_14_uop_trigger = _RANDOM[10'h2B2][26:23];
        entries_14_uop_fuOpType = _RANDOM[10'h2B5][19:11];
        entries_14_uop_vecWen = _RANDOM[10'h2B5][22];
        entries_14_uop_v0Wen = _RANDOM[10'h2B5][23];
        entries_14_uop_vlWen = _RANDOM[10'h2B5][24];
        entries_14_uop_flushPipe = _RANDOM[10'h2B5][28];
        entries_14_uop_vpu_vma = _RANDOM[10'h2B7][13];
        entries_14_uop_vpu_vta = _RANDOM[10'h2B7][14];
        entries_14_uop_vpu_vsew = _RANDOM[10'h2B7][16:15];
        entries_14_uop_vpu_vlmul = _RANDOM[10'h2B7][19:17];
        entries_14_uop_vpu_vm = _RANDOM[10'h2B7][28];
        entries_14_uop_vpu_vuopIdx = _RANDOM[10'h2B8][23:17];
        entries_14_uop_vpu_nf = _RANDOM[10'h2BD][3:1];
        entries_14_uop_vpu_veew = _RANDOM[10'h2BD][5:4];
        entries_14_uop_uopIdx = _RANDOM[10'h2BD][25:19];
        entries_14_uop_pdest = {_RANDOM[10'h2C0][31:25], _RANDOM[10'h2C1][0]};
        entries_14_uop_robIdx_flag = _RANDOM[10'h2C1][13];
        entries_14_uop_robIdx_value = _RANDOM[10'h2C1][21:14];
        entries_14_uop_replayInst = _RANDOM[10'h2D5][8];
        entries_14_vdIdx = _RANDOM[10'h2D5][20:18];
        entries_14_elemIdx = _RANDOM[10'h2D5][28:21];
        entries_14_vstart = {_RANDOM[10'h2D5][31:29], _RANDOM[10'h2D6][4:0]};
        entries_14_vl = _RANDOM[10'h2D6][12:5];
        entries_14_vaNeedExt = _RANDOM[10'h2D6][13];
        entries_14_vaddr =
          {_RANDOM[10'h2D6][31:14], _RANDOM[10'h2D7], _RANDOM[10'h2D8][13:0]};
        entries_14_gpaddr = {_RANDOM[10'h2D8][31:14], _RANDOM[10'h2D9]};
        entries_14_fof = _RANDOM[10'h2DA][1];
        entries_14_vlmax = _RANDOM[10'h2DA][9:2];
        entries_15_data =
          {_RANDOM[10'h2DA][31:10],
           _RANDOM[10'h2DB],
           _RANDOM[10'h2DC],
           _RANDOM[10'h2DD],
           _RANDOM[10'h2DE][9:0]};
        entries_15_mask = _RANDOM[10'h2DE][25:10];
        entries_15_flowNum = _RANDOM[10'h2DE][30:26];
        entries_15_exceptionVec_3 = _RANDOM[10'h2DF][2];
        entries_15_exceptionVec_4 = _RANDOM[10'h2DF][3];
        entries_15_exceptionVec_5 = _RANDOM[10'h2DF][4];
        entries_15_exceptionVec_13 = _RANDOM[10'h2DF][12];
        entries_15_exceptionVec_21 = _RANDOM[10'h2DF][20];
        entries_15_uop_trigger = _RANDOM[10'h2E3][16:13];
        entries_15_uop_fuOpType = _RANDOM[10'h2E6][9:1];
        entries_15_uop_vecWen = _RANDOM[10'h2E6][12];
        entries_15_uop_v0Wen = _RANDOM[10'h2E6][13];
        entries_15_uop_vlWen = _RANDOM[10'h2E6][14];
        entries_15_uop_flushPipe = _RANDOM[10'h2E6][18];
        entries_15_uop_vpu_vma = _RANDOM[10'h2E8][3];
        entries_15_uop_vpu_vta = _RANDOM[10'h2E8][4];
        entries_15_uop_vpu_vsew = _RANDOM[10'h2E8][6:5];
        entries_15_uop_vpu_vlmul = _RANDOM[10'h2E8][9:7];
        entries_15_uop_vpu_vm = _RANDOM[10'h2E8][18];
        entries_15_uop_vpu_vuopIdx = _RANDOM[10'h2E9][13:7];
        entries_15_uop_vpu_nf = _RANDOM[10'h2ED][25:23];
        entries_15_uop_vpu_veew = _RANDOM[10'h2ED][27:26];
        entries_15_uop_uopIdx = _RANDOM[10'h2EE][15:9];
        entries_15_uop_pdest = _RANDOM[10'h2F1][22:15];
        entries_15_uop_robIdx_flag = _RANDOM[10'h2F2][3];
        entries_15_uop_robIdx_value = _RANDOM[10'h2F2][11:4];
        entries_15_uop_replayInst = _RANDOM[10'h305][30];
        entries_15_vdIdx = _RANDOM[10'h306][10:8];
        entries_15_elemIdx = _RANDOM[10'h306][18:11];
        entries_15_vstart = _RANDOM[10'h306][26:19];
        entries_15_vl = {_RANDOM[10'h306][31:27], _RANDOM[10'h307][2:0]};
        entries_15_vaNeedExt = _RANDOM[10'h307][3];
        entries_15_vaddr =
          {_RANDOM[10'h307][31:4], _RANDOM[10'h308], _RANDOM[10'h309][3:0]};
        entries_15_gpaddr = {_RANDOM[10'h309][31:4], _RANDOM[10'h30A][21:0]};
        entries_15_fof = _RANDOM[10'h30A][23];
        entries_15_vlmax = _RANDOM[10'h30A][31:24];
        allocated_0 = _RANDOM[10'h30B][0];
        allocated_1 = _RANDOM[10'h30B][1];
        allocated_2 = _RANDOM[10'h30B][2];
        allocated_3 = _RANDOM[10'h30B][3];
        allocated_4 = _RANDOM[10'h30B][4];
        allocated_5 = _RANDOM[10'h30B][5];
        allocated_6 = _RANDOM[10'h30B][6];
        allocated_7 = _RANDOM[10'h30B][7];
        allocated_8 = _RANDOM[10'h30B][8];
        allocated_9 = _RANDOM[10'h30B][9];
        allocated_10 = _RANDOM[10'h30B][10];
        allocated_11 = _RANDOM[10'h30B][11];
        allocated_12 = _RANDOM[10'h30B][12];
        allocated_13 = _RANDOM[10'h30B][13];
        allocated_14 = _RANDOM[10'h30B][14];
        allocated_15 = _RANDOM[10'h30B][15];
        uopFinish_0 = _RANDOM[10'h30B][16];
        uopFinish_1 = _RANDOM[10'h30B][17];
        uopFinish_2 = _RANDOM[10'h30B][18];
        uopFinish_3 = _RANDOM[10'h30B][19];
        uopFinish_4 = _RANDOM[10'h30B][20];
        uopFinish_5 = _RANDOM[10'h30B][21];
        uopFinish_6 = _RANDOM[10'h30B][22];
        uopFinish_7 = _RANDOM[10'h30B][23];
        uopFinish_8 = _RANDOM[10'h30B][24];
        uopFinish_9 = _RANDOM[10'h30B][25];
        uopFinish_10 = _RANDOM[10'h30B][26];
        uopFinish_11 = _RANDOM[10'h30B][27];
        uopFinish_12 = _RANDOM[10'h30B][28];
        uopFinish_13 = _RANDOM[10'h30B][29];
        uopFinish_14 = _RANDOM[10'h30B][30];
        uopFinish_15 = _RANDOM[10'h30B][31];
        needRSReplay_0 = _RANDOM[10'h30C][0];
        needRSReplay_1 = _RANDOM[10'h30C][1];
        needRSReplay_2 = _RANDOM[10'h30C][2];
        needRSReplay_3 = _RANDOM[10'h30C][3];
        needRSReplay_4 = _RANDOM[10'h30C][4];
        needRSReplay_5 = _RANDOM[10'h30C][5];
        needRSReplay_6 = _RANDOM[10'h30C][6];
        needRSReplay_7 = _RANDOM[10'h30C][7];
        needRSReplay_8 = _RANDOM[10'h30C][8];
        needRSReplay_9 = _RANDOM[10'h30C][9];
        needRSReplay_10 = _RANDOM[10'h30C][10];
        needRSReplay_11 = _RANDOM[10'h30C][11];
        needRSReplay_12 = _RANDOM[10'h30C][12];
        needRSReplay_13 = _RANDOM[10'h30C][13];
        needRSReplay_14 = _RANDOM[10'h30C][14];
        needRSReplay_15 = _RANDOM[10'h30C][15];
        mergePortMatrixHasExcpWrap_0_0 = _RANDOM[10'h30C][25];
        mergePortMatrixHasExcpWrap_0_1 = _RANDOM[10'h30C][26];
        mergePortMatrixHasExcpWrap_0_2 = _RANDOM[10'h30C][27];
        mergePortMatrixHasExcpWrap_1_1 = _RANDOM[10'h30C][29];
        mergePortMatrixHasExcpWrap_1_2 = _RANDOM[10'h30C][30];
        portHasExcp_2 = _RANDOM[10'h30D][1];
        mergedByPrevPortVecWrap_1 = _RANDOM[10'h30D][3];
        mergedByPrevPortVecWrap_2 = _RANDOM[10'h30D][4];
        pipeValidReg_0 = _RANDOM[10'h30D][5];
        pipeValidReg_1 = _RANDOM[10'h30D][6];
        pipeValidReg_2 = _RANDOM[10'h30D][7];
        pipeBitsReg_0_mBIndex = _RANDOM[10'h30D][11:8];
        pipeBitsReg_0_trigger = _RANDOM[10'h30D][21:18];
        pipeBitsReg_0_exceptionVec_3 = _RANDOM[10'h30D][27];
        pipeBitsReg_0_exceptionVec_4 = _RANDOM[10'h30D][28];
        pipeBitsReg_0_exceptionVec_5 = _RANDOM[10'h30D][29];
        pipeBitsReg_0_exceptionVec_13 = _RANDOM[10'h30E][5];
        pipeBitsReg_0_exceptionVec_21 = _RANDOM[10'h30E][13];
        pipeBitsReg_0_vaddr =
          {_RANDOM[10'h30E][31:17], _RANDOM[10'h30F], _RANDOM[10'h310][16:0]};
        pipeBitsReg_0_vaNeedExt = _RANDOM[10'h310][17];
        pipeBitsReg_0_gpaddr =
          {_RANDOM[10'h310][31:18], _RANDOM[10'h311], _RANDOM[10'h312][17:0]};
        pipeBitsReg_0_vstart = _RANDOM[10'h312][26:19];
        pipeBitsReg_0_elemIdx = _RANDOM[10'h313][20:13];
        pipeBitsReg_0_mask = {_RANDOM[10'h313][31:21], _RANDOM[10'h314][4:0]};
        pipeBitsReg_1_mBIndex = _RANDOM[10'h318][23:20];
        pipeBitsReg_1_trigger = {_RANDOM[10'h318][31:30], _RANDOM[10'h319][1:0]};
        pipeBitsReg_1_exceptionVec_3 = _RANDOM[10'h319][7];
        pipeBitsReg_1_exceptionVec_4 = _RANDOM[10'h319][8];
        pipeBitsReg_1_exceptionVec_5 = _RANDOM[10'h319][9];
        pipeBitsReg_1_exceptionVec_13 = _RANDOM[10'h319][17];
        pipeBitsReg_1_exceptionVec_21 = _RANDOM[10'h319][25];
        pipeBitsReg_1_vaddr =
          {_RANDOM[10'h319][31:29], _RANDOM[10'h31A], _RANDOM[10'h31B][28:0]};
        pipeBitsReg_1_vaNeedExt = _RANDOM[10'h31B][29];
        pipeBitsReg_1_gpaddr =
          {_RANDOM[10'h31B][31:30], _RANDOM[10'h31C], _RANDOM[10'h31D][29:0]};
        pipeBitsReg_1_vstart = {_RANDOM[10'h31D][31], _RANDOM[10'h31E][6:0]};
        pipeBitsReg_1_elemIdx = {_RANDOM[10'h31E][31:25], _RANDOM[10'h31F][0]};
        pipeBitsReg_1_mask = _RANDOM[10'h31F][16:1];
        pipeBitsReg_2_mBIndex = _RANDOM[10'h324][3:0];
        pipeBitsReg_2_trigger = _RANDOM[10'h324][13:10];
        pipeBitsReg_2_exceptionVec_3 = _RANDOM[10'h324][19];
        pipeBitsReg_2_exceptionVec_4 = _RANDOM[10'h324][20];
        pipeBitsReg_2_exceptionVec_5 = _RANDOM[10'h324][21];
        pipeBitsReg_2_exceptionVec_13 = _RANDOM[10'h324][29];
        pipeBitsReg_2_exceptionVec_21 = _RANDOM[10'h325][5];
        pipeBitsReg_2_vaddr =
          {_RANDOM[10'h325][31:9], _RANDOM[10'h326], _RANDOM[10'h327][8:0]};
        pipeBitsReg_2_vaNeedExt = _RANDOM[10'h327][9];
        pipeBitsReg_2_gpaddr =
          {_RANDOM[10'h327][31:10], _RANDOM[10'h328], _RANDOM[10'h329][9:0]};
        pipeBitsReg_2_vstart = _RANDOM[10'h329][18:11];
        pipeBitsReg_2_elemIdx = _RANDOM[10'h32A][12:5];
        pipeBitsReg_2_mask = _RANDOM[10'h32A][28:13];
        wbElemIdxInField_0 = _RANDOM[10'h32F][19:12];
        wbElemIdxInField_1 = _RANDOM[10'h32F][27:20];
        wbElemIdxInField_2 = {_RANDOM[10'h32F][31:28], _RANDOM[10'h330][3:0]};
        latchWbValid = _RANDOM[10'h330][4];
        latchWbIndex = _RANDOM[10'h330][8:5];
        latchFlowNum = _RANDOM[10'h330][10:9];
        latchWbValid_1 = _RANDOM[10'h330][12];
        latchWbIndex_1 = _RANDOM[10'h330][16:13];
        latchFlowNum_1 = _RANDOM[10'h330][18:17];
        latchMergeByPre_1 = _RANDOM[10'h330][19];
        latchWbValid_2 = _RANDOM[10'h330][20];
        latchWbIndex_2 = _RANDOM[10'h330][24:21];
        latchMergeByPre_2 = _RANDOM[10'h330][27];
        pipewbValidReg_0_REG = _RANDOM[10'h333][8];
        wbIndexReg_0_r = _RANDOM[10'h333][12:9];
        mergeDataReg_0_r =
          {_RANDOM[10'h333][31:13],
           _RANDOM[10'h334],
           _RANDOM[10'h335],
           _RANDOM[10'h336],
           _RANDOM[10'h337][12:0]};
        brodenMergeDataReg =
          {_RANDOM[10'h337][31:13],
           _RANDOM[10'h338],
           _RANDOM[10'h339],
           _RANDOM[10'h33A],
           _RANDOM[10'h33B],
           _RANDOM[10'h33C],
           _RANDOM[10'h33D],
           _RANDOM[10'h33E],
           _RANDOM[10'h33F][12:0]};
        brodenMergeMaskReg = {_RANDOM[10'h33F][31:13], _RANDOM[10'h340][12:0]};
        regOffsetReg = _RANDOM[10'h340][17:14];
        isusMerge = _RANDOM[10'h340][18];
        pipewbValidReg_1_REG = _RANDOM[10'h340][19];
        wbIndexReg_1_r = _RANDOM[10'h340][23:20];
        mergeDataReg_1_r =
          {_RANDOM[10'h340][31:24],
           _RANDOM[10'h341],
           _RANDOM[10'h342],
           _RANDOM[10'h343],
           _RANDOM[10'h344][23:0]};
        brodenMergeDataReg_1 =
          {_RANDOM[10'h344][31:24],
           _RANDOM[10'h345],
           _RANDOM[10'h346],
           _RANDOM[10'h347],
           _RANDOM[10'h348],
           _RANDOM[10'h349],
           _RANDOM[10'h34A],
           _RANDOM[10'h34B],
           _RANDOM[10'h34C][23:0]};
        brodenMergeMaskReg_1 = {_RANDOM[10'h34C][31:24], _RANDOM[10'h34D][23:0]};
        mergedByPrevPortReg_1 = _RANDOM[10'h34D][24];
        regOffsetReg_1 = _RANDOM[10'h34D][28:25];
        isusMerge_1 = _RANDOM[10'h34D][29];
        pipewbValidReg_2_REG = _RANDOM[10'h34D][30];
        wbIndexReg_2_r = {_RANDOM[10'h34D][31], _RANDOM[10'h34E][2:0]};
        mergeDataReg_2_r =
          {_RANDOM[10'h34E][31:3],
           _RANDOM[10'h34F],
           _RANDOM[10'h350],
           _RANDOM[10'h351],
           _RANDOM[10'h352][2:0]};
        brodenMergeDataReg_2 =
          {_RANDOM[10'h352][31:3],
           _RANDOM[10'h353],
           _RANDOM[10'h354],
           _RANDOM[10'h355],
           _RANDOM[10'h356],
           _RANDOM[10'h357],
           _RANDOM[10'h358],
           _RANDOM[10'h359],
           _RANDOM[10'h35A][2:0]};
        brodenMergeMaskReg_2 = {_RANDOM[10'h35A][31:3], _RANDOM[10'h35B][2:0]};
        mergedByPrevPortReg_2 = _RANDOM[10'h35B][3];
        regOffsetReg_2 = _RANDOM[10'h35B][7:4];
        isusMerge_2 = _RANDOM[10'h35B][8];
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        allocated_0 = 1'h0;
        allocated_1 = 1'h0;
        allocated_2 = 1'h0;
        allocated_3 = 1'h0;
        allocated_4 = 1'h0;
        allocated_5 = 1'h0;
        allocated_6 = 1'h0;
        allocated_7 = 1'h0;
        allocated_8 = 1'h0;
        allocated_9 = 1'h0;
        allocated_10 = 1'h0;
        allocated_11 = 1'h0;
        allocated_12 = 1'h0;
        allocated_13 = 1'h0;
        allocated_14 = 1'h0;
        allocated_15 = 1'h0;
        uopFinish_0 = 1'h0;
        uopFinish_1 = 1'h0;
        uopFinish_2 = 1'h0;
        uopFinish_3 = 1'h0;
        uopFinish_4 = 1'h0;
        uopFinish_5 = 1'h0;
        uopFinish_6 = 1'h0;
        uopFinish_7 = 1'h0;
        uopFinish_8 = 1'h0;
        uopFinish_9 = 1'h0;
        uopFinish_10 = 1'h0;
        uopFinish_11 = 1'h0;
        uopFinish_12 = 1'h0;
        uopFinish_13 = 1'h0;
        uopFinish_14 = 1'h0;
        uopFinish_15 = 1'h0;
        needRSReplay_0 = 1'h0;
        needRSReplay_1 = 1'h0;
        needRSReplay_2 = 1'h0;
        needRSReplay_3 = 1'h0;
        needRSReplay_4 = 1'h0;
        needRSReplay_5 = 1'h0;
        needRSReplay_6 = 1'h0;
        needRSReplay_7 = 1'h0;
        needRSReplay_8 = 1'h0;
        needRSReplay_9 = 1'h0;
        needRSReplay_10 = 1'h0;
        needRSReplay_11 = 1'h0;
        needRSReplay_12 = 1'h0;
        needRSReplay_13 = 1'h0;
        needRSReplay_14 = 1'h0;
        needRSReplay_15 = 1'h0;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  FreeList freeCount_freeList (
    .clock             (clock),
    .reset             (reset),
    .io_allocateSlot_0 (_freeCount_freeList_io_allocateSlot_0),
    .io_allocateSlot_1 (_freeCount_freeList_io_allocateSlot_1),
    .io_doAllocate_0   (_GEN),
    .io_doAllocate_1   (_GEN_16),
    .io_free
      ({freeMaskVec_15,
        freeMaskVec_14,
        freeMaskVec_13,
        freeMaskVec_12,
        freeMaskVec_11,
        freeMaskVec_10,
        freeMaskVec_9,
        freeMaskVec_8,
        freeMaskVec_7,
        freeMaskVec_6,
        freeMaskVec_5,
        freeMaskVec_4,
        freeMaskVec_3,
        freeMaskVec_2,
        freeMaskVec_1,
        freeMaskVec_0}),
    .io_validCount     (_freeCount_freeList_io_validCount)
  );
  NewPipelineConnectPipe_27 VMergebufferPipelineConnect0 (
    .clock                           (clock),
    .reset                           (reset),
    .io_in_ready                     (_VMergebufferPipelineConnect0_io_in_ready),
    .io_in_valid                     (pipelineOut_0_valid),
    .io_in_bits_uop_exceptionVec_3   (_GEN_50[entryIdx]),
    .io_in_bits_uop_exceptionVec_4   (_GEN_51[entryIdx]),
    .io_in_bits_uop_exceptionVec_5   (_GEN_52[entryIdx]),
    .io_in_bits_uop_exceptionVec_6   (1'h0),
    .io_in_bits_uop_exceptionVec_7   (1'h0),
    .io_in_bits_uop_exceptionVec_13  (_GEN_53[entryIdx]),
    .io_in_bits_uop_exceptionVec_15  (1'h0),
    .io_in_bits_uop_exceptionVec_21  (_GEN_54[entryIdx]),
    .io_in_bits_uop_exceptionVec_23  (1'h0),
    .io_in_bits_uop_trigger          (_GEN_90[entryIdx]),
    .io_in_bits_uop_fuOpType         (_GEN_55[entryIdx]),
    .io_in_bits_uop_vecWen           (_GEN_91[entryIdx]),
    .io_in_bits_uop_v0Wen            (_GEN_92[entryIdx]),
    .io_in_bits_uop_vlWen            (_GEN_93[entryIdx]),
    .io_in_bits_uop_flushPipe        (_GEN_94[entryIdx]),
    .io_in_bits_uop_vpu_vma          (_GEN_95[entryIdx]),
    .io_in_bits_uop_vpu_vta          (_GEN_96[entryIdx]),
    .io_in_bits_uop_vpu_vsew         (_GEN_97[entryIdx]),
    .io_in_bits_uop_vpu_vlmul        (_GEN_98[entryIdx]),
    .io_in_bits_uop_vpu_vm           (_GEN_99[entryIdx]),
    .io_in_bits_uop_vpu_vstart       (_GEN_109[entryIdx]),
    .io_in_bits_uop_vpu_vuopIdx      (_GEN_100[entryIdx]),
    .io_in_bits_uop_vpu_vmask        ({112'h0, _GEN_49[entryIdx]}),
    .io_in_bits_uop_vpu_vl           (_GEN_56[entryIdx]),
    .io_in_bits_uop_vpu_nf           (_GEN_101[entryIdx]),
    .io_in_bits_uop_vpu_veew         (_GEN_102[entryIdx]),
    .io_in_bits_uop_pdest            (_GEN_104[entryIdx]),
    .io_in_bits_uop_robIdx_flag      (_GEN_105[entryIdx]),
    .io_in_bits_uop_robIdx_value     (_GEN_106[entryIdx]),
    .io_in_bits_uop_replayInst       (_GEN_107[entryIdx]),
    .io_in_bits_data                 (_GEN_48[entryIdx]),
    .io_in_bits_vdIdxInField         (_GEN_108[entryIdx]),
    .io_out_ready                    (io_uopWriteback_0_ready),
    .io_out_valid                    (_VMergebufferPipelineConnect0_io_out_valid),
    .io_out_bits_uop_exceptionVec_3  (io_uopWriteback_0_bits_uop_exceptionVec_3),
    .io_out_bits_uop_exceptionVec_4  (io_uopWriteback_0_bits_uop_exceptionVec_4),
    .io_out_bits_uop_exceptionVec_5  (io_uopWriteback_0_bits_uop_exceptionVec_5),
    .io_out_bits_uop_exceptionVec_6  (/* unused */),
    .io_out_bits_uop_exceptionVec_7  (/* unused */),
    .io_out_bits_uop_exceptionVec_13 (io_uopWriteback_0_bits_uop_exceptionVec_13),
    .io_out_bits_uop_exceptionVec_15 (/* unused */),
    .io_out_bits_uop_exceptionVec_21 (io_uopWriteback_0_bits_uop_exceptionVec_21),
    .io_out_bits_uop_exceptionVec_23 (/* unused */),
    .io_out_bits_uop_trigger         (io_uopWriteback_0_bits_uop_trigger),
    .io_out_bits_uop_fuOpType        (io_uopWriteback_0_bits_uop_fuOpType),
    .io_out_bits_uop_vecWen          (io_uopWriteback_0_bits_uop_vecWen),
    .io_out_bits_uop_v0Wen           (io_uopWriteback_0_bits_uop_v0Wen),
    .io_out_bits_uop_vlWen           (io_uopWriteback_0_bits_uop_vlWen),
    .io_out_bits_uop_flushPipe       (io_uopWriteback_0_bits_uop_flushPipe),
    .io_out_bits_uop_vpu_vma         (io_uopWriteback_0_bits_uop_vpu_vma),
    .io_out_bits_uop_vpu_vta         (io_uopWriteback_0_bits_uop_vpu_vta),
    .io_out_bits_uop_vpu_vsew        (io_uopWriteback_0_bits_uop_vpu_vsew),
    .io_out_bits_uop_vpu_vlmul       (io_uopWriteback_0_bits_uop_vpu_vlmul),
    .io_out_bits_uop_vpu_vm          (io_uopWriteback_0_bits_uop_vpu_vm),
    .io_out_bits_uop_vpu_vstart      (io_uopWriteback_0_bits_uop_vpu_vstart),
    .io_out_bits_uop_vpu_vuopIdx     (io_uopWriteback_0_bits_uop_vpu_vuopIdx),
    .io_out_bits_uop_vpu_vmask       (io_uopWriteback_0_bits_uop_vpu_vmask),
    .io_out_bits_uop_vpu_vl          (io_uopWriteback_0_bits_uop_vpu_vl),
    .io_out_bits_uop_vpu_nf          (io_uopWriteback_0_bits_uop_vpu_nf),
    .io_out_bits_uop_vpu_veew        (io_uopWriteback_0_bits_uop_vpu_veew),
    .io_out_bits_uop_pdest           (io_uopWriteback_0_bits_uop_pdest),
    .io_out_bits_uop_robIdx_flag
      (_VMergebufferPipelineConnect0_io_out_bits_uop_robIdx_flag),
    .io_out_bits_uop_robIdx_value
      (_VMergebufferPipelineConnect0_io_out_bits_uop_robIdx_value),
    .io_out_bits_uop_replayInst      (io_uopWriteback_0_bits_uop_replayInst),
    .io_out_bits_data                (io_uopWriteback_0_bits_data),
    .io_out_bits_vdIdxInField        (io_uopWriteback_0_bits_vdIdxInField),
    .io_rightOutFire
      (io_uopWriteback_0_ready & _VMergebufferPipelineConnect0_io_out_valid),
    .io_isFlush
      (_VMergebufferPipelineConnect0_io_in_ready & pipelineOut_0_valid
         ? io_redirect_valid
           & (io_redirect_bits_level & _flushItself_T_1 == _flushItself_T_14
              | differentFlag ^ compare)
         : io_redirect_valid
           & (io_redirect_bits_level
              & {_VMergebufferPipelineConnect0_io_out_bits_uop_robIdx_flag,
                 _VMergebufferPipelineConnect0_io_out_bits_uop_robIdx_value} == _flushItself_T_14
              | _VMergebufferPipelineConnect0_io_out_bits_uop_robIdx_flag
              ^ io_redirect_bits_robIdx_flag
              ^ _VMergebufferPipelineConnect0_io_out_bits_uop_robIdx_value > io_redirect_bits_robIdx_value))
  );
  NewPipelineConnectPipe_27 VMergebufferPipelineConnect1 (
    .clock                           (clock),
    .reset                           (reset),
    .io_in_ready                     (_VMergebufferPipelineConnect1_io_in_ready),
    .io_in_valid                     (pipelineOut_1_valid),
    .io_in_bits_uop_exceptionVec_3   (_GEN_50[entryIdx_1]),
    .io_in_bits_uop_exceptionVec_4   (_GEN_51[entryIdx_1]),
    .io_in_bits_uop_exceptionVec_5   (_GEN_52[entryIdx_1]),
    .io_in_bits_uop_exceptionVec_6   (1'h0),
    .io_in_bits_uop_exceptionVec_7   (1'h0),
    .io_in_bits_uop_exceptionVec_13  (_GEN_53[entryIdx_1]),
    .io_in_bits_uop_exceptionVec_15  (1'h0),
    .io_in_bits_uop_exceptionVec_21  (_GEN_54[entryIdx_1]),
    .io_in_bits_uop_exceptionVec_23  (1'h0),
    .io_in_bits_uop_trigger          (_GEN_90[entryIdx_1]),
    .io_in_bits_uop_fuOpType         (_GEN_55[entryIdx_1]),
    .io_in_bits_uop_vecWen           (_GEN_91[entryIdx_1]),
    .io_in_bits_uop_v0Wen            (_GEN_92[entryIdx_1]),
    .io_in_bits_uop_vlWen            (_GEN_93[entryIdx_1]),
    .io_in_bits_uop_flushPipe        (_GEN_94[entryIdx_1]),
    .io_in_bits_uop_vpu_vma          (_GEN_95[entryIdx_1]),
    .io_in_bits_uop_vpu_vta          (_GEN_96[entryIdx_1]),
    .io_in_bits_uop_vpu_vsew         (_GEN_97[entryIdx_1]),
    .io_in_bits_uop_vpu_vlmul        (_GEN_98[entryIdx_1]),
    .io_in_bits_uop_vpu_vm           (_GEN_99[entryIdx_1]),
    .io_in_bits_uop_vpu_vstart       (_GEN_109[entryIdx_1]),
    .io_in_bits_uop_vpu_vuopIdx      (_GEN_100[entryIdx_1]),
    .io_in_bits_uop_vpu_vmask        ({112'h0, _GEN_49[entryIdx_1]}),
    .io_in_bits_uop_vpu_vl           (_GEN_56[entryIdx_1]),
    .io_in_bits_uop_vpu_nf           (_GEN_101[entryIdx_1]),
    .io_in_bits_uop_vpu_veew         (_GEN_102[entryIdx_1]),
    .io_in_bits_uop_pdest            (_GEN_104[entryIdx_1]),
    .io_in_bits_uop_robIdx_flag      (_GEN_105[entryIdx_1]),
    .io_in_bits_uop_robIdx_value     (_GEN_106[entryIdx_1]),
    .io_in_bits_uop_replayInst       (_GEN_107[entryIdx_1]),
    .io_in_bits_data                 (_GEN_48[entryIdx_1]),
    .io_in_bits_vdIdxInField         (_GEN_108[entryIdx_1]),
    .io_out_ready                    (io_uopWriteback_1_ready),
    .io_out_valid                    (_VMergebufferPipelineConnect1_io_out_valid),
    .io_out_bits_uop_exceptionVec_3  (io_uopWriteback_1_bits_uop_exceptionVec_3),
    .io_out_bits_uop_exceptionVec_4  (io_uopWriteback_1_bits_uop_exceptionVec_4),
    .io_out_bits_uop_exceptionVec_5  (io_uopWriteback_1_bits_uop_exceptionVec_5),
    .io_out_bits_uop_exceptionVec_6  (/* unused */),
    .io_out_bits_uop_exceptionVec_7  (/* unused */),
    .io_out_bits_uop_exceptionVec_13 (io_uopWriteback_1_bits_uop_exceptionVec_13),
    .io_out_bits_uop_exceptionVec_15 (/* unused */),
    .io_out_bits_uop_exceptionVec_21 (io_uopWriteback_1_bits_uop_exceptionVec_21),
    .io_out_bits_uop_exceptionVec_23 (/* unused */),
    .io_out_bits_uop_trigger         (io_uopWriteback_1_bits_uop_trigger),
    .io_out_bits_uop_fuOpType        (io_uopWriteback_1_bits_uop_fuOpType),
    .io_out_bits_uop_vecWen          (io_uopWriteback_1_bits_uop_vecWen),
    .io_out_bits_uop_v0Wen           (io_uopWriteback_1_bits_uop_v0Wen),
    .io_out_bits_uop_vlWen           (io_uopWriteback_1_bits_uop_vlWen),
    .io_out_bits_uop_flushPipe       (io_uopWriteback_1_bits_uop_flushPipe),
    .io_out_bits_uop_vpu_vma         (io_uopWriteback_1_bits_uop_vpu_vma),
    .io_out_bits_uop_vpu_vta         (io_uopWriteback_1_bits_uop_vpu_vta),
    .io_out_bits_uop_vpu_vsew        (io_uopWriteback_1_bits_uop_vpu_vsew),
    .io_out_bits_uop_vpu_vlmul       (io_uopWriteback_1_bits_uop_vpu_vlmul),
    .io_out_bits_uop_vpu_vm          (io_uopWriteback_1_bits_uop_vpu_vm),
    .io_out_bits_uop_vpu_vstart      (io_uopWriteback_1_bits_uop_vpu_vstart),
    .io_out_bits_uop_vpu_vuopIdx     (io_uopWriteback_1_bits_uop_vpu_vuopIdx),
    .io_out_bits_uop_vpu_vmask       (io_uopWriteback_1_bits_uop_vpu_vmask),
    .io_out_bits_uop_vpu_vl          (io_uopWriteback_1_bits_uop_vpu_vl),
    .io_out_bits_uop_vpu_nf          (io_uopWriteback_1_bits_uop_vpu_nf),
    .io_out_bits_uop_vpu_veew        (io_uopWriteback_1_bits_uop_vpu_veew),
    .io_out_bits_uop_pdest           (io_uopWriteback_1_bits_uop_pdest),
    .io_out_bits_uop_robIdx_flag
      (_VMergebufferPipelineConnect1_io_out_bits_uop_robIdx_flag),
    .io_out_bits_uop_robIdx_value
      (_VMergebufferPipelineConnect1_io_out_bits_uop_robIdx_value),
    .io_out_bits_uop_replayInst      (io_uopWriteback_1_bits_uop_replayInst),
    .io_out_bits_data                (io_uopWriteback_1_bits_data),
    .io_out_bits_vdIdxInField        (io_uopWriteback_1_bits_vdIdxInField),
    .io_rightOutFire
      (io_uopWriteback_1_ready & _VMergebufferPipelineConnect1_io_out_valid),
    .io_isFlush
      (_VMergebufferPipelineConnect1_io_in_ready & pipelineOut_1_valid
         ? io_redirect_valid
           & (io_redirect_bits_level & _flushItself_T_9 == _flushItself_T_14
              | differentFlag_2 ^ compare_2)
         : io_redirect_valid
           & (io_redirect_bits_level
              & {_VMergebufferPipelineConnect1_io_out_bits_uop_robIdx_flag,
                 _VMergebufferPipelineConnect1_io_out_bits_uop_robIdx_value} == _flushItself_T_14
              | _VMergebufferPipelineConnect1_io_out_bits_uop_robIdx_flag
              ^ io_redirect_bits_robIdx_flag
              ^ _VMergebufferPipelineConnect1_io_out_bits_uop_robIdx_value > io_redirect_bits_robIdx_value))
  );
  assign io_fromSplit_0_req_ready = |_freeCount_T;
  assign io_fromSplit_0_resp_valid = |_freeCount_T;
  assign io_fromSplit_0_resp_bits_mBIndex = _freeCount_freeList_io_allocateSlot_0;
  assign io_fromSplit_1_req_ready = |(_freeCount_T[4:1]);
  assign io_fromSplit_1_resp_valid = |(_freeCount_T[4:1]);
  assign io_fromSplit_1_resp_bits_mBIndex = io_fromSplit_1_resp_bits_mBIndex_0;
  assign io_uopWriteback_0_valid = _VMergebufferPipelineConnect0_io_out_valid;
  assign io_uopWriteback_0_bits_uop_robIdx_flag =
    _VMergebufferPipelineConnect0_io_out_bits_uop_robIdx_flag;
  assign io_uopWriteback_0_bits_uop_robIdx_value =
    _VMergebufferPipelineConnect0_io_out_bits_uop_robIdx_value;
  assign io_uopWriteback_1_valid = _VMergebufferPipelineConnect1_io_out_valid;
  assign io_uopWriteback_1_bits_uop_robIdx_flag =
    _VMergebufferPipelineConnect1_io_out_bits_uop_robIdx_flag;
  assign io_uopWriteback_1_bits_uop_robIdx_value =
    _VMergebufferPipelineConnect1_io_out_bits_uop_robIdx_value;
  assign io_toSplit_threshold = _freeCount_T < 5'h7;
  assign io_toLsq_0_valid = feedbackValid & ~_GEN_89[entryIdx];
  assign io_toLsq_0_bits_robidx_flag = _GEN_105[entryIdx];
  assign io_toLsq_0_bits_robidx_value = _GEN_106[entryIdx];
  assign io_toLsq_0_bits_uopidx = _GEN_103[entryIdx];
  assign io_toLsq_0_bits_vaddr = _GEN_111[entryIdx];
  assign io_toLsq_0_bits_vaNeedExt = _GEN_110[entryIdx];
  assign io_toLsq_0_bits_gpaddr = _GEN_112[entryIdx];
  assign io_toLsq_0_bits_feedback_0 =
    |{_GEN_54[entryIdx],
      _GEN_53[entryIdx],
      _GEN_52[entryIdx],
      _GEN_51[entryIdx],
      _GEN_50[entryIdx]};
  assign io_toLsq_0_bits_exceptionVec_3 = _GEN_50[entryIdx];
  assign io_toLsq_0_bits_exceptionVec_4 = _GEN_51[entryIdx];
  assign io_toLsq_0_bits_exceptionVec_5 = _GEN_52[entryIdx];
  assign io_toLsq_0_bits_exceptionVec_13 = _GEN_53[entryIdx];
  assign io_toLsq_0_bits_exceptionVec_21 = _GEN_54[entryIdx];
  assign io_toLsq_1_valid = feedbackValid_1 & ~_GEN_89[entryIdx_1];
  assign io_toLsq_1_bits_robidx_flag = _GEN_105[entryIdx_1];
  assign io_toLsq_1_bits_robidx_value = _GEN_106[entryIdx_1];
  assign io_toLsq_1_bits_uopidx = _GEN_103[entryIdx_1];
  assign io_toLsq_1_bits_vaddr = _GEN_111[entryIdx_1];
  assign io_toLsq_1_bits_vaNeedExt = _GEN_110[entryIdx_1];
  assign io_toLsq_1_bits_gpaddr = _GEN_112[entryIdx_1];
  assign io_toLsq_1_bits_feedback_0 =
    |{_GEN_54[entryIdx_1],
      _GEN_53[entryIdx_1],
      _GEN_52[entryIdx_1],
      _GEN_51[entryIdx_1],
      _GEN_50[entryIdx_1]};
  assign io_toLsq_1_bits_exceptionVec_3 = _GEN_50[entryIdx_1];
  assign io_toLsq_1_bits_exceptionVec_4 = _GEN_51[entryIdx_1];
  assign io_toLsq_1_bits_exceptionVec_5 = _GEN_52[entryIdx_1];
  assign io_toLsq_1_bits_exceptionVec_13 = _GEN_53[entryIdx_1];
  assign io_toLsq_1_bits_exceptionVec_21 = _GEN_54[entryIdx_1];
endmodule

