Analysis & Synthesis report for AMC
Thu Jul 20 10:00:24 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |amc1feb22|CPU_Interafce:inst2|tx_allinta_nxt
 11. State Machine - |amc1feb22|CPU_Interafce:inst2|intstatus_anxt
 12. State Machine - |amc1feb22|CPU_Interafce:inst2|rx2frma_nxt
 13. State Machine - |amc1feb22|CPU_Interafce:inst2|rxfrma_nxt
 14. State Machine - |amc1feb22|CPU_Interafce:inst2|debug_nxstate
 15. State Machine - |amc1feb22|CPU_Interafce:inst2|cpubus_nxt
 16. State Machine - |amc1feb22|CPU_Interafce:inst2|cdr_fifo_nxstate
 17. State Machine - |amc1feb22|CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_TRANSMIT:TX|ZS_State
 18. State Machine - |amc1feb22|CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_TRANSMIT:TX|FI_State
 19. State Machine - |amc1feb22|CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_RECEIVE:RX|Z_State
 20. State Machine - |amc1feb22|CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_RECEIVE:RX|F_State
 21. Registers Protected by Synthesis
 22. Registers Removed During Synthesis
 23. Removed Registers Triggering Further Register Optimizations
 24. General Register Statistics
 25. Inverted Register Statistics
 26. Registers Added for RAM Pass-Through Logic
 27. Multiplexer Restructuring Statistics (Restructuring Performed)
 28. Source assignments for CPU_Interafce:inst2
 29. Source assignments for CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component
 30. Source assignments for CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated
 31. Source assignments for CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|a_graycounter_rh6:rdptr_g1p
 32. Source assignments for CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|a_graycounter_nvb:wrptr_g1p
 33. Source assignments for CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|altsyncram_pv31:fifo_ram
 34. Source assignments for CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|dffpipe_oe9:rs_brp
 35. Source assignments for CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|dffpipe_oe9:rs_bwp
 36. Source assignments for CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|alt_synch_pipe_8pl:rs_dgwp
 37. Source assignments for CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13
 38. Source assignments for CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|dffpipe_oe9:ws_brp
 39. Source assignments for CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|dffpipe_oe9:ws_bwp
 40. Source assignments for CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|alt_synch_pipe_9pl:ws_dgrp
 41. Source assignments for CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16
 42. Source assignments for CPU_Interafce:inst2|tx_fifo:tx_afifol|scfifo:scfifo_component|scfifo_io21:auto_generated|a_dpfifo_5g21:dpfifo|altsyncram_srl1:FIFOram
 43. Source assignments for CPU_Interafce:inst2|tx_fifo:tx_afifoh|scfifo:scfifo_component|scfifo_io21:auto_generated|a_dpfifo_5g21:dpfifo|altsyncram_srl1:FIFOram
 44. Source assignments for CPU_Interafce:inst2|Rxa_fifo:rx_afifol|scfifo:scfifo_component|scfifo_kl21:auto_generated|a_dpfifo_7d21:dpfifo|altsyncram_j1b1:FIFOram
 45. Source assignments for CPU_Interafce:inst2|Rxa_fifo:rx_afifoh|scfifo:scfifo_component|scfifo_kl21:auto_generated|a_dpfifo_7d21:dpfifo|altsyncram_j1b1:FIFOram
 46. Source assignments for sld_signaltap:auto_signaltap_0
 47. Source assignments for CPU_Interafce:inst2|altsyncram:txfifo_degubmem_rtl_0|altsyncram_08g1:auto_generated
 48. Parameter Settings for User Entity Instance: CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component
 49. Parameter Settings for User Entity Instance: CPU_Interafce:inst2|tx_fifo:tx_afifol|scfifo:scfifo_component
 50. Parameter Settings for User Entity Instance: CPU_Interafce:inst2|tx_fifo:tx_afifoh|scfifo:scfifo_component
 51. Parameter Settings for User Entity Instance: CPU_Interafce:inst2|Rxa_fifo:rx_afifol|scfifo:scfifo_component
 52. Parameter Settings for User Entity Instance: CPU_Interafce:inst2|Rxa_fifo:rx_afifoh|scfifo:scfifo_component
 53. Parameter Settings for User Entity Instance: Clock:inst1|PLL88a160:pll1|altpll:altpll_component
 54. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 55. Parameter Settings for Inferred Entity Instance: CPU_Interafce:inst2|altsyncram:txfifo_degubmem_rtl_0
 56. dcfifo Parameter Settings by Entity Instance
 57. scfifo Parameter Settings by Entity Instance
 58. altpll Parameter Settings by Entity Instance
 59. altsyncram Parameter Settings by Entity Instance
 60. Port Connectivity Checks: "CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_TRANSMIT:TX"
 61. Port Connectivity Checks: "CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_RECEIVE:RX"
 62. Port Connectivity Checks: "CPU_Interafce:inst2|Rxa_fifo:rx_afifoh"
 63. Port Connectivity Checks: "CPU_Interafce:inst2|Rxa_fifo:rx_afifol"
 64. Port Connectivity Checks: "CPU_Interafce:inst2|tx_fifo:tx_afifoh"
 65. Port Connectivity Checks: "CPU_Interafce:inst2|tx_fifo:tx_afifol"
 66. Port Connectivity Checks: "CPU_Interafce:inst2|cdr_fifo:dcfifo_component"
 67. Signal Tap Logic Analyzer Settings
 68. Post-Synthesis Netlist Statistics for Top Partition
 69. Elapsed Time Per Partition
 70. Connections to In-System Debugging Instance "auto_signaltap_0"
 71. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Jul 20 10:00:24 2023       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; AMC                                         ;
; Top-level Entity Name              ; amc1feb22                                   ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 3,547                                       ;
;     Total combinational functions  ; 3,044                                       ;
;     Dedicated logic registers      ; 1,951                                       ;
; Total registers                    ; 1951                                        ;
; Total pins                         ; 43                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 4,096                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M04SAE144I7G     ;                    ;
; Top-level entity name                                            ; AMC1feb22          ; AMC                ;
; Family name                                                      ; MAX 10             ; Cyclone IV GX      ;
; Maximum processors allowed for parallel compilation              ; 2                  ;                    ;
; Remove Duplicate Registers                                       ; Off                ; On                 ;
; Optimization Technique                                           ; Speed              ; Balanced           ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; Off                ; Off                ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                           ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-------------+
; transmit.vhd                                                       ; yes             ; User VHDL File                               ; D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/transmit.vhd                                                       ;             ;
; sc_hdlc_top.vhd                                                    ; yes             ; User VHDL File                               ; D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/sc_hdlc_top.vhd                                                    ;             ;
; receive.vhd                                                        ; yes             ; User VHDL File                               ; D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/receive.vhd                                                        ;             ;
; hdlc_package.vhd                                                   ; yes             ; User VHDL File                               ; D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/hdlc_package.vhd                                                   ;             ;
; CPU_Interafce.vhd                                                  ; yes             ; User VHDL File                               ; D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/CPU_Interafce.vhd                                                  ;             ;
; tx_fifo.vhd                                                        ; yes             ; User Wizard-Generated File                   ; D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/tx_fifo.vhd                                                        ;             ;
; Rxa_fifo.vhd                                                       ; yes             ; User Wizard-Generated File                   ; D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/Rxa_fifo.vhd                                                       ;             ;
; PLL88a160.vhd                                                      ; yes             ; User Wizard-Generated File                   ; D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/PLL88a160.vhd                                                      ;             ;
; lvds_ip.vhd                                                        ; yes             ; User Wizard-Generated File                   ; D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/lvds_ip.vhd                                                        ; lvds_ip     ;
; lvds_ip/lvds_ip_0002.v                                             ; yes             ; User Verilog HDL File                        ; D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/lvds_ip/lvds_ip_0002.v                                             ; lvds_ip     ;
; cdr_fifo.vhd                                                       ; yes             ; User Wizard-Generated File                   ; D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/cdr_fifo.vhd                                                       ;             ;
; amc1feb22.bdf                                                      ; yes             ; Auto-Found Block Diagram/Schematic File      ; D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf                                                      ;             ;
; dcfifo.tdf                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf                                                                      ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                 ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                 ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                    ;             ;
; a_graycounter.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_graycounter.inc                                                               ;             ;
; a_fefifo.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fefifo.inc                                                                    ;             ;
; a_gray2bin.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_gray2bin.inc                                                                  ;             ;
; dffpipe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dffpipe.inc                                                                     ;             ;
; alt_sync_fifo.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                                                               ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                 ;             ;
; altsyncram_fifo.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram_fifo.inc                                                             ;             ;
; aglobal181.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                  ;             ;
; db/dcfifo_o8k1.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/dcfifo_o8k1.tdf                                                 ;             ;
; db/a_gray2bin_ssa.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/a_gray2bin_ssa.tdf                                              ;             ;
; db/a_graycounter_rh6.tdf                                           ; yes             ; Auto-Generated Megafunction                  ; D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/a_graycounter_rh6.tdf                                           ;             ;
; db/a_graycounter_nvb.tdf                                           ; yes             ; Auto-Generated Megafunction                  ; D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/a_graycounter_nvb.tdf                                           ;             ;
; db/altsyncram_pv31.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/altsyncram_pv31.tdf                                             ;             ;
; db/dffpipe_oe9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/dffpipe_oe9.tdf                                                 ;             ;
; db/alt_synch_pipe_8pl.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/alt_synch_pipe_8pl.tdf                                          ;             ;
; db/dffpipe_pe9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/dffpipe_pe9.tdf                                                 ;             ;
; db/alt_synch_pipe_9pl.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/alt_synch_pipe_9pl.tdf                                          ;             ;
; db/dffpipe_qe9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/dffpipe_qe9.tdf                                                 ;             ;
; db/cmpr_1h5.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/cmpr_1h5.tdf                                                    ;             ;
; db/cmpr_di5.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/cmpr_di5.tdf                                                    ;             ;
; db/mux_9d7.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/mux_9d7.tdf                                                     ;             ;
; scfifo.tdf                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf                                                                      ;             ;
; a_regfifo.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                   ;             ;
; a_dpfifo.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                    ;             ;
; a_i2fifo.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                    ;             ;
; a_fffifo.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                    ;             ;
; a_f2fifo.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                    ;             ;
; db/scfifo_io21.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/scfifo_io21.tdf                                                 ;             ;
; db/a_dpfifo_5g21.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/a_dpfifo_5g21.tdf                                               ;             ;
; db/a_fefifo_56f.tdf                                                ; yes             ; Auto-Generated Megafunction                  ; D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/a_fefifo_56f.tdf                                                ;             ;
; db/cntr_237.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/cntr_237.tdf                                                    ;             ;
; db/altsyncram_srl1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/altsyncram_srl1.tdf                                             ;             ;
; db/cntr_m2b.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/cntr_m2b.tdf                                                    ;             ;
; db/scfifo_kl21.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/scfifo_kl21.tdf                                                 ;             ;
; db/a_dpfifo_7d21.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/a_dpfifo_7d21.tdf                                               ;             ;
; db/altsyncram_j1b1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/altsyncram_j1b1.tdf                                             ;             ;
; db/cmpr_878.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/cmpr_878.tdf                                                    ;             ;
; db/cntr_jka.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/cntr_jka.tdf                                                    ;             ;
; db/cntr_0l6.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/cntr_0l6.tdf                                                    ;             ;
; db/cntr_kka.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/cntr_kka.tdf                                                    ;             ;
; clock.tdf                                                          ; yes             ; Auto-Found AHDL File                         ; D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/Clock/clock.tdf                                                    ;             ;
; pll88a160.inc                                                      ; yes             ; Auto-Found AHDL File                         ; D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/pll88a160.inc                                                      ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf                                                                      ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_pll.inc                                                                 ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                               ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                               ;             ;
; db/pll88a160_altpll.v                                              ; yes             ; Auto-Generated Megafunction                  ; D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v                                              ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                               ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                          ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                             ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_constant.inc                                                                ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dffeea.inc                                                                      ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                   ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                    ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                          ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                  ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                           ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                     ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                  ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                   ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                                      ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                                      ;             ;
; db/altsyncram_cc14.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/altsyncram_cc14.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.tdf                                                                    ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/memmodes.inc                                                                  ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_hdffe.inc                                                                     ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                             ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.inc                                                                  ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                     ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/muxlut.inc                                                                      ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc                                                                    ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc                                                                    ;             ;
; db/mux_m7c.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/mux_m7c.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                                  ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/declut.inc                                                                      ;             ;
; db/decode_3af.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/decode_3af.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                                 ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cmpconst.inc                                                                    ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                         ;             ;
; db/cntr_7hi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/cntr_7hi.tdf                                                    ;             ;
; db/cntr_9rh.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/cntr_9rh.tdf                                                    ;             ;
; db/cmpr_hrb.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/cmpr_hrb.tdf                                                    ;             ;
; db/cntr_odi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/cntr_odi.tdf                                                    ;             ;
; db/cmpr_drb.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/cmpr_drb.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                  ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                   ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                               ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                     ; altera_sld  ;
; db/ip/sld08cb0afb/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/ip/sld08cb0afb/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                ;             ;
; db/altsyncram_08g1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/altsyncram_08g1.tdf                                             ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                       ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                               ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 3,547                                                                                               ;
;                                             ;                                                                                                     ;
; Total combinational functions               ; 3044                                                                                                ;
; Logic element usage by number of LUT inputs ;                                                                                                     ;
;     -- 4 input functions                    ; 2081                                                                                                ;
;     -- 3 input functions                    ; 469                                                                                                 ;
;     -- <=2 input functions                  ; 494                                                                                                 ;
;                                             ;                                                                                                     ;
; Logic elements by mode                      ;                                                                                                     ;
;     -- normal mode                          ; 2809                                                                                                ;
;     -- arithmetic mode                      ; 235                                                                                                 ;
;                                             ;                                                                                                     ;
; Total registers                             ; 1951                                                                                                ;
;     -- Dedicated logic registers            ; 1951                                                                                                ;
;     -- I/O registers                        ; 0                                                                                                   ;
;                                             ;                                                                                                     ;
; I/O pins                                    ; 43                                                                                                  ;
; Total memory bits                           ; 4096                                                                                                ;
;                                             ;                                                                                                     ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                                   ;
;                                             ;                                                                                                     ;
; Total PLLs                                  ; 1                                                                                                   ;
;     -- PLLs                                 ; 1                                                                                                   ;
;                                             ;                                                                                                     ;
; Maximum fan-out node                        ; Clock:inst1|PLL88a160:pll1|altpll:altpll_component|PLL88a160_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 1553                                                                                                ;
; Total fan-out                               ; 16729                                                                                               ;
; Average fan-out                             ; 3.25                                                                                                ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                   ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |amc1feb22                                                                                                                              ; 3044 (1)            ; 1951 (0)                  ; 4096        ; 0          ; 0            ; 0       ; 0         ; 43   ; 0            ; 0          ; |amc1feb22                                                                                                                                                                                                                                                                                                                                            ; amc1feb22                         ; work         ;
;    |CPU_Interafce:inst2|                                                                                                                ; 2593 (2235)         ; 1483 (1122)               ; 3584        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |amc1feb22|CPU_Interafce:inst2                                                                                                                                                                                                                                                                                                                        ; CPU_Interafce                     ; work         ;
;       |Rxa_fifo:rx_afifoh|                                                                                                              ; 43 (0)              ; 25 (0)                    ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |amc1feb22|CPU_Interafce:inst2|Rxa_fifo:rx_afifoh                                                                                                                                                                                                                                                                                                     ; Rxa_fifo                          ; work         ;
;          |scfifo:scfifo_component|                                                                                                      ; 43 (0)              ; 25 (0)                    ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |amc1feb22|CPU_Interafce:inst2|Rxa_fifo:rx_afifoh|scfifo:scfifo_component                                                                                                                                                                                                                                                                             ; scfifo                            ; work         ;
;             |scfifo_kl21:auto_generated|                                                                                                ; 43 (0)              ; 25 (0)                    ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |amc1feb22|CPU_Interafce:inst2|Rxa_fifo:rx_afifoh|scfifo:scfifo_component|scfifo_kl21:auto_generated                                                                                                                                                                                                                                                  ; scfifo_kl21                       ; work         ;
;                |a_dpfifo_7d21:dpfifo|                                                                                                   ; 43 (26)             ; 25 (11)                   ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |amc1feb22|CPU_Interafce:inst2|Rxa_fifo:rx_afifoh|scfifo:scfifo_component|scfifo_kl21:auto_generated|a_dpfifo_7d21:dpfifo                                                                                                                                                                                                                             ; a_dpfifo_7d21                     ; work         ;
;                   |altsyncram_j1b1:FIFOram|                                                                                             ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |amc1feb22|CPU_Interafce:inst2|Rxa_fifo:rx_afifoh|scfifo:scfifo_component|scfifo_kl21:auto_generated|a_dpfifo_7d21:dpfifo|altsyncram_j1b1:FIFOram                                                                                                                                                                                                     ; altsyncram_j1b1                   ; work         ;
;                   |cntr_0l6:usedw_counter|                                                                                              ; 6 (6)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |amc1feb22|CPU_Interafce:inst2|Rxa_fifo:rx_afifoh|scfifo:scfifo_component|scfifo_kl21:auto_generated|a_dpfifo_7d21:dpfifo|cntr_0l6:usedw_counter                                                                                                                                                                                                      ; cntr_0l6                          ; work         ;
;                   |cntr_jka:rd_ptr_msb|                                                                                                 ; 5 (5)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |amc1feb22|CPU_Interafce:inst2|Rxa_fifo:rx_afifoh|scfifo:scfifo_component|scfifo_kl21:auto_generated|a_dpfifo_7d21:dpfifo|cntr_jka:rd_ptr_msb                                                                                                                                                                                                         ; cntr_jka                          ; work         ;
;                   |cntr_kka:wr_ptr|                                                                                                     ; 6 (6)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |amc1feb22|CPU_Interafce:inst2|Rxa_fifo:rx_afifoh|scfifo:scfifo_component|scfifo_kl21:auto_generated|a_dpfifo_7d21:dpfifo|cntr_kka:wr_ptr                                                                                                                                                                                                             ; cntr_kka                          ; work         ;
;       |Rxa_fifo:rx_afifol|                                                                                                              ; 43 (0)              ; 25 (0)                    ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |amc1feb22|CPU_Interafce:inst2|Rxa_fifo:rx_afifol                                                                                                                                                                                                                                                                                                     ; Rxa_fifo                          ; work         ;
;          |scfifo:scfifo_component|                                                                                                      ; 43 (0)              ; 25 (0)                    ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |amc1feb22|CPU_Interafce:inst2|Rxa_fifo:rx_afifol|scfifo:scfifo_component                                                                                                                                                                                                                                                                             ; scfifo                            ; work         ;
;             |scfifo_kl21:auto_generated|                                                                                                ; 43 (0)              ; 25 (0)                    ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |amc1feb22|CPU_Interafce:inst2|Rxa_fifo:rx_afifol|scfifo:scfifo_component|scfifo_kl21:auto_generated                                                                                                                                                                                                                                                  ; scfifo_kl21                       ; work         ;
;                |a_dpfifo_7d21:dpfifo|                                                                                                   ; 43 (26)             ; 25 (11)                   ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |amc1feb22|CPU_Interafce:inst2|Rxa_fifo:rx_afifol|scfifo:scfifo_component|scfifo_kl21:auto_generated|a_dpfifo_7d21:dpfifo                                                                                                                                                                                                                             ; a_dpfifo_7d21                     ; work         ;
;                   |altsyncram_j1b1:FIFOram|                                                                                             ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |amc1feb22|CPU_Interafce:inst2|Rxa_fifo:rx_afifol|scfifo:scfifo_component|scfifo_kl21:auto_generated|a_dpfifo_7d21:dpfifo|altsyncram_j1b1:FIFOram                                                                                                                                                                                                     ; altsyncram_j1b1                   ; work         ;
;                   |cntr_0l6:usedw_counter|                                                                                              ; 6 (6)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |amc1feb22|CPU_Interafce:inst2|Rxa_fifo:rx_afifol|scfifo:scfifo_component|scfifo_kl21:auto_generated|a_dpfifo_7d21:dpfifo|cntr_0l6:usedw_counter                                                                                                                                                                                                      ; cntr_0l6                          ; work         ;
;                   |cntr_jka:rd_ptr_msb|                                                                                                 ; 5 (5)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |amc1feb22|CPU_Interafce:inst2|Rxa_fifo:rx_afifol|scfifo:scfifo_component|scfifo_kl21:auto_generated|a_dpfifo_7d21:dpfifo|cntr_jka:rd_ptr_msb                                                                                                                                                                                                         ; cntr_jka                          ; work         ;
;                   |cntr_kka:wr_ptr|                                                                                                     ; 6 (6)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |amc1feb22|CPU_Interafce:inst2|Rxa_fifo:rx_afifol|scfifo:scfifo_component|scfifo_kl21:auto_generated|a_dpfifo_7d21:dpfifo|cntr_kka:wr_ptr                                                                                                                                                                                                             ; cntr_kka                          ; work         ;
;       |SC_HDLC_top:x1|                                                                                                                  ; 104 (0)             ; 146 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |amc1feb22|CPU_Interafce:inst2|SC_HDLC_top:x1                                                                                                                                                                                                                                                                                                         ; SC_HDLC_top                       ; work         ;
;          |HDLC_RECEIVE:RX|                                                                                                              ; 54 (54)             ; 79 (79)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |amc1feb22|CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_RECEIVE:RX                                                                                                                                                                                                                                                                                         ; HDLC_RECEIVE                      ; work         ;
;          |HDLC_TRANSMIT:TX|                                                                                                             ; 50 (50)             ; 67 (67)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |amc1feb22|CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_TRANSMIT:TX                                                                                                                                                                                                                                                                                        ; HDLC_TRANSMIT                     ; work         ;
;       |altsyncram:txfifo_degubmem_rtl_0|                                                                                                ; 0 (0)               ; 0 (0)                     ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |amc1feb22|CPU_Interafce:inst2|altsyncram:txfifo_degubmem_rtl_0                                                                                                                                                                                                                                                                                       ; altsyncram                        ; work         ;
;          |altsyncram_08g1:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |amc1feb22|CPU_Interafce:inst2|altsyncram:txfifo_degubmem_rtl_0|altsyncram_08g1:auto_generated                                                                                                                                                                                                                                                        ; altsyncram_08g1                   ; work         ;
;       |cdr_fifo:dcfifo_component|                                                                                                       ; 109 (0)             ; 130 (0)                   ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |amc1feb22|CPU_Interafce:inst2|cdr_fifo:dcfifo_component                                                                                                                                                                                                                                                                                              ; cdr_fifo                          ; work         ;
;          |dcfifo:dcfifo_component|                                                                                                      ; 109 (0)             ; 130 (0)                   ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |amc1feb22|CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                      ; dcfifo                            ; work         ;
;             |dcfifo_o8k1:auto_generated|                                                                                                ; 109 (16)            ; 130 (44)                  ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |amc1feb22|CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated                                                                                                                                                                                                                                           ; dcfifo_o8k1                       ; work         ;
;                |a_gray2bin_ssa:rdptr_g_gray2bin|                                                                                        ; 9 (9)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |amc1feb22|CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|a_gray2bin_ssa:rdptr_g_gray2bin                                                                                                                                                                                                           ; a_gray2bin_ssa                    ; work         ;
;                |a_gray2bin_ssa:rs_dgwp_gray2bin|                                                                                        ; 9 (9)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |amc1feb22|CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|a_gray2bin_ssa:rs_dgwp_gray2bin                                                                                                                                                                                                           ; a_gray2bin_ssa                    ; work         ;
;                |a_graycounter_nvb:wrptr_g1p|                                                                                            ; 19 (19)             ; 14 (14)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |amc1feb22|CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|a_graycounter_nvb:wrptr_g1p                                                                                                                                                                                                               ; a_graycounter_nvb                 ; work         ;
;                |a_graycounter_rh6:rdptr_g1p|                                                                                            ; 19 (19)             ; 14 (14)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |amc1feb22|CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|a_graycounter_rh6:rdptr_g1p                                                                                                                                                                                                               ; a_graycounter_rh6                 ; work         ;
;                |alt_synch_pipe_8pl:rs_dgwp|                                                                                             ; 0 (0)               ; 20 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |amc1feb22|CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|alt_synch_pipe_8pl:rs_dgwp                                                                                                                                                                                                                ; alt_synch_pipe_8pl                ; work         ;
;                   |dffpipe_pe9:dffpipe13|                                                                                               ; 0 (0)               ; 20 (20)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |amc1feb22|CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13                                                                                                                                                                                          ; dffpipe_pe9                       ; work         ;
;                |alt_synch_pipe_9pl:ws_dgrp|                                                                                             ; 0 (0)               ; 20 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |amc1feb22|CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|alt_synch_pipe_9pl:ws_dgrp                                                                                                                                                                                                                ; alt_synch_pipe_9pl                ; work         ;
;                   |dffpipe_qe9:dffpipe16|                                                                                               ; 0 (0)               ; 20 (20)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |amc1feb22|CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16                                                                                                                                                                                          ; dffpipe_qe9                       ; work         ;
;                |altsyncram_pv31:fifo_ram|                                                                                               ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |amc1feb22|CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|altsyncram_pv31:fifo_ram                                                                                                                                                                                                                  ; altsyncram_pv31                   ; work         ;
;                |cmpr_1h5:rdempty_eq_comp1_lsb|                                                                                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |amc1feb22|CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|cmpr_1h5:rdempty_eq_comp1_lsb                                                                                                                                                                                                             ; cmpr_1h5                          ; work         ;
;                |cmpr_1h5:rdempty_eq_comp1_msb|                                                                                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |amc1feb22|CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|cmpr_1h5:rdempty_eq_comp1_msb                                                                                                                                                                                                             ; cmpr_1h5                          ; work         ;
;                |cmpr_di5:rdfull_eq_comp|                                                                                                ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |amc1feb22|CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|cmpr_di5:rdfull_eq_comp                                                                                                                                                                                                                   ; cmpr_di5                          ; work         ;
;                |dffpipe_oe9:rs_brp|                                                                                                     ; 0 (0)               ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |amc1feb22|CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|dffpipe_oe9:rs_brp                                                                                                                                                                                                                        ; dffpipe_oe9                       ; work         ;
;                |dffpipe_oe9:rs_bwp|                                                                                                     ; 0 (0)               ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |amc1feb22|CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|dffpipe_oe9:rs_bwp                                                                                                                                                                                                                        ; dffpipe_oe9                       ; work         ;
;                |mux_9d7:rdemp_eq_comp_lsb_mux|                                                                                          ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |amc1feb22|CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|mux_9d7:rdemp_eq_comp_lsb_mux                                                                                                                                                                                                             ; mux_9d7                           ; work         ;
;                |mux_9d7:rdemp_eq_comp_msb_mux|                                                                                          ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |amc1feb22|CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|mux_9d7:rdemp_eq_comp_msb_mux                                                                                                                                                                                                             ; mux_9d7                           ; work         ;
;                |mux_9d7:wrfull_eq_comp_lsb_mux|                                                                                         ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |amc1feb22|CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|mux_9d7:wrfull_eq_comp_lsb_mux                                                                                                                                                                                                            ; mux_9d7                           ; work         ;
;                |mux_9d7:wrfull_eq_comp_msb_mux|                                                                                         ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |amc1feb22|CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|mux_9d7:wrfull_eq_comp_msb_mux                                                                                                                                                                                                            ; mux_9d7                           ; work         ;
;       |lvds_ip:lvds_ip_inst|                                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |amc1feb22|CPU_Interafce:inst2|lvds_ip:lvds_ip_inst                                                                                                                                                                                                                                                                                                   ; lvds_ip                           ; lvds_ip      ;
;          |lvds_ip_0002:lvds_ip_inst|                                                                                                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |amc1feb22|CPU_Interafce:inst2|lvds_ip:lvds_ip_inst|lvds_ip_0002:lvds_ip_inst                                                                                                                                                                                                                                                                         ; lvds_ip_0002                      ; lvds_ip      ;
;       |tx_fifo:tx_afifoh|                                                                                                               ; 30 (0)              ; 17 (0)                    ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |amc1feb22|CPU_Interafce:inst2|tx_fifo:tx_afifoh                                                                                                                                                                                                                                                                                                      ; tx_fifo                           ; work         ;
;          |scfifo:scfifo_component|                                                                                                      ; 30 (0)              ; 17 (0)                    ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |amc1feb22|CPU_Interafce:inst2|tx_fifo:tx_afifoh|scfifo:scfifo_component                                                                                                                                                                                                                                                                              ; scfifo                            ; work         ;
;             |scfifo_io21:auto_generated|                                                                                                ; 30 (0)              ; 17 (0)                    ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |amc1feb22|CPU_Interafce:inst2|tx_fifo:tx_afifoh|scfifo:scfifo_component|scfifo_io21:auto_generated                                                                                                                                                                                                                                                   ; scfifo_io21                       ; work         ;
;                |a_dpfifo_5g21:dpfifo|                                                                                                   ; 30 (7)              ; 17 (0)                    ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |amc1feb22|CPU_Interafce:inst2|tx_fifo:tx_afifoh|scfifo:scfifo_component|scfifo_io21:auto_generated|a_dpfifo_5g21:dpfifo                                                                                                                                                                                                                              ; a_dpfifo_5g21                     ; work         ;
;                   |a_fefifo_56f:fifo_state|                                                                                             ; 12 (6)              ; 7 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |amc1feb22|CPU_Interafce:inst2|tx_fifo:tx_afifoh|scfifo:scfifo_component|scfifo_io21:auto_generated|a_dpfifo_5g21:dpfifo|a_fefifo_56f:fifo_state                                                                                                                                                                                                      ; a_fefifo_56f                      ; work         ;
;                      |cntr_237:count_usedw|                                                                                             ; 6 (6)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |amc1feb22|CPU_Interafce:inst2|tx_fifo:tx_afifoh|scfifo:scfifo_component|scfifo_io21:auto_generated|a_dpfifo_5g21:dpfifo|a_fefifo_56f:fifo_state|cntr_237:count_usedw                                                                                                                                                                                 ; cntr_237                          ; work         ;
;                   |altsyncram_srl1:FIFOram|                                                                                             ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |amc1feb22|CPU_Interafce:inst2|tx_fifo:tx_afifoh|scfifo:scfifo_component|scfifo_io21:auto_generated|a_dpfifo_5g21:dpfifo|altsyncram_srl1:FIFOram                                                                                                                                                                                                      ; altsyncram_srl1                   ; work         ;
;                   |cntr_m2b:rd_ptr_count|                                                                                               ; 5 (5)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |amc1feb22|CPU_Interafce:inst2|tx_fifo:tx_afifoh|scfifo:scfifo_component|scfifo_io21:auto_generated|a_dpfifo_5g21:dpfifo|cntr_m2b:rd_ptr_count                                                                                                                                                                                                        ; cntr_m2b                          ; work         ;
;                   |cntr_m2b:wr_ptr|                                                                                                     ; 6 (6)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |amc1feb22|CPU_Interafce:inst2|tx_fifo:tx_afifoh|scfifo:scfifo_component|scfifo_io21:auto_generated|a_dpfifo_5g21:dpfifo|cntr_m2b:wr_ptr                                                                                                                                                                                                              ; cntr_m2b                          ; work         ;
;       |tx_fifo:tx_afifol|                                                                                                               ; 29 (0)              ; 17 (0)                    ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |amc1feb22|CPU_Interafce:inst2|tx_fifo:tx_afifol                                                                                                                                                                                                                                                                                                      ; tx_fifo                           ; work         ;
;          |scfifo:scfifo_component|                                                                                                      ; 29 (0)              ; 17 (0)                    ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |amc1feb22|CPU_Interafce:inst2|tx_fifo:tx_afifol|scfifo:scfifo_component                                                                                                                                                                                                                                                                              ; scfifo                            ; work         ;
;             |scfifo_io21:auto_generated|                                                                                                ; 29 (0)              ; 17 (0)                    ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |amc1feb22|CPU_Interafce:inst2|tx_fifo:tx_afifol|scfifo:scfifo_component|scfifo_io21:auto_generated                                                                                                                                                                                                                                                   ; scfifo_io21                       ; work         ;
;                |a_dpfifo_5g21:dpfifo|                                                                                                   ; 29 (6)              ; 17 (0)                    ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |amc1feb22|CPU_Interafce:inst2|tx_fifo:tx_afifol|scfifo:scfifo_component|scfifo_io21:auto_generated|a_dpfifo_5g21:dpfifo                                                                                                                                                                                                                              ; a_dpfifo_5g21                     ; work         ;
;                   |a_fefifo_56f:fifo_state|                                                                                             ; 12 (6)              ; 7 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |amc1feb22|CPU_Interafce:inst2|tx_fifo:tx_afifol|scfifo:scfifo_component|scfifo_io21:auto_generated|a_dpfifo_5g21:dpfifo|a_fefifo_56f:fifo_state                                                                                                                                                                                                      ; a_fefifo_56f                      ; work         ;
;                      |cntr_237:count_usedw|                                                                                             ; 6 (6)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |amc1feb22|CPU_Interafce:inst2|tx_fifo:tx_afifol|scfifo:scfifo_component|scfifo_io21:auto_generated|a_dpfifo_5g21:dpfifo|a_fefifo_56f:fifo_state|cntr_237:count_usedw                                                                                                                                                                                 ; cntr_237                          ; work         ;
;                   |altsyncram_srl1:FIFOram|                                                                                             ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |amc1feb22|CPU_Interafce:inst2|tx_fifo:tx_afifol|scfifo:scfifo_component|scfifo_io21:auto_generated|a_dpfifo_5g21:dpfifo|altsyncram_srl1:FIFOram                                                                                                                                                                                                      ; altsyncram_srl1                   ; work         ;
;                   |cntr_m2b:rd_ptr_count|                                                                                               ; 5 (5)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |amc1feb22|CPU_Interafce:inst2|tx_fifo:tx_afifol|scfifo:scfifo_component|scfifo_io21:auto_generated|a_dpfifo_5g21:dpfifo|cntr_m2b:rd_ptr_count                                                                                                                                                                                                        ; cntr_m2b                          ; work         ;
;                   |cntr_m2b:wr_ptr|                                                                                                     ; 6 (6)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |amc1feb22|CPU_Interafce:inst2|tx_fifo:tx_afifol|scfifo:scfifo_component|scfifo_io21:auto_generated|a_dpfifo_5g21:dpfifo|cntr_m2b:wr_ptr                                                                                                                                                                                                              ; cntr_m2b                          ; work         ;
;    |Clock:inst1|                                                                                                                        ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |amc1feb22|Clock:inst1                                                                                                                                                                                                                                                                                                                                ; Clock                             ; work         ;
;       |PLL88a160:pll1|                                                                                                                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |amc1feb22|Clock:inst1|PLL88a160:pll1                                                                                                                                                                                                                                                                                                                 ; PLL88a160                         ; work         ;
;          |altpll:altpll_component|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |amc1feb22|Clock:inst1|PLL88a160:pll1|altpll:altpll_component                                                                                                                                                                                                                                                                                         ; altpll                            ; work         ;
;             |PLL88a160_altpll:auto_generated|                                                                                           ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |amc1feb22|Clock:inst1|PLL88a160:pll1|altpll:altpll_component|PLL88a160_altpll:auto_generated                                                                                                                                                                                                                                                         ; PLL88a160_altpll                  ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 129 (1)             ; 91 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |amc1feb22|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 128 (0)             ; 91 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |amc1feb22|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 128 (0)             ; 91 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |amc1feb22|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 128 (1)             ; 91 (5)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |amc1feb22|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 127 (0)             ; 86 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |amc1feb22|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 127 (87)            ; 86 (58)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |amc1feb22|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 22 (22)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |amc1feb22|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |amc1feb22|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 321 (2)             ; 377 (2)                   ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |amc1feb22|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 319 (0)             ; 375 (0)                   ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |amc1feb22|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 319 (90)            ; 375 (125)                 ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |amc1feb22|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 21 (0)              ; 58 (58)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |amc1feb22|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |amc1feb22|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_3af:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |amc1feb22|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_3af:auto_generated                                                                                                                   ; decode_3af                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 19 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |amc1feb22|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_m7c:auto_generated|                                                                                              ; 19 (19)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |amc1feb22|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_m7c:auto_generated                                                                                                                              ; mux_m7c                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |amc1feb22|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_cc14:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |amc1feb22|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cc14:auto_generated                                                                                                                                                 ; altsyncram_cc14                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |amc1feb22|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |amc1feb22|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |amc1feb22|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 73 (73)             ; 63 (63)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |amc1feb22|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 10 (1)              ; 28 (1)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |amc1feb22|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |amc1feb22|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 4 (0)               ; 10 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |amc1feb22|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |amc1feb22|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 2 (0)               ; 2 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |amc1feb22|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |amc1feb22|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:1:trigger_match|                                                                      ; 2 (0)               ; 2 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |amc1feb22|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |amc1feb22|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 5 (5)               ; 13 (3)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |amc1feb22|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |amc1feb22|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 63 (5)              ; 54 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |amc1feb22|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 9 (0)               ; 9 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |amc1feb22|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_7hi:auto_generated|                                                                                             ; 9 (9)               ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |amc1feb22|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_7hi:auto_generated                                                                                      ; cntr_7hi                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |amc1feb22|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_9rh:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |amc1feb22|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_9rh:auto_generated                                                                            ; cntr_9rh                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 4 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |amc1feb22|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_odi:auto_generated|                                                                                             ; 4 (4)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |amc1feb22|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_odi:auto_generated                                                                               ; cntr_odi                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 19 (19)             ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |amc1feb22|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |amc1feb22|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 19 (19)             ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |amc1feb22|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 31 (31)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |amc1feb22|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; CPU_Interafce:inst2|Rxa_fifo:rx_afifoh|scfifo:scfifo_component|scfifo_kl21:auto_generated|a_dpfifo_7d21:dpfifo|altsyncram_j1b1:FIFOram|ALTSYNCRAM                                                     ; AUTO ; Simple Dual Port ; 32           ; 8            ; 32           ; 8            ; 256  ; None ;
; CPU_Interafce:inst2|Rxa_fifo:rx_afifol|scfifo:scfifo_component|scfifo_kl21:auto_generated|a_dpfifo_7d21:dpfifo|altsyncram_j1b1:FIFOram|ALTSYNCRAM                                                     ; AUTO ; Simple Dual Port ; 32           ; 8            ; 32           ; 8            ; 256  ; None ;
; CPU_Interafce:inst2|altsyncram:txfifo_degubmem_rtl_0|altsyncram_08g1:auto_generated|ALTSYNCRAM                                                                                                        ; AUTO ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; None ;
; CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|altsyncram_pv31:fifo_ram|ALTSYNCRAM                                                                  ; AUTO ; Simple Dual Port ; 512          ; 1            ; 512          ; 1            ; 512  ; None ;
; CPU_Interafce:inst2|tx_fifo:tx_afifoh|scfifo:scfifo_component|scfifo_io21:auto_generated|a_dpfifo_5g21:dpfifo|altsyncram_srl1:FIFOram|ALTSYNCRAM                                                      ; AUTO ; Simple Dual Port ; 32           ; 8            ; 32           ; 8            ; 256  ; None ;
; CPU_Interafce:inst2|tx_fifo:tx_afifol|scfifo:scfifo_component|scfifo_io21:auto_generated|a_dpfifo_5g21:dpfifo|altsyncram_srl1:FIFOram|ALTSYNCRAM                                                      ; AUTO ; Simple Dual Port ; 32           ; 8            ; 32           ; 8            ; 256  ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cc14:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512          ; 1            ; 512          ; 1            ; 512  ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                ;
+--------+------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name     ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                ; IP Include File ;
+--------+------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap       ; N/A     ; N/A          ; Licensed     ; |amc1feb22|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap       ; N/A     ; N/A          ; Licensed     ; |amc1feb22|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap       ; N/A     ; N/A          ; Licensed     ; |amc1feb22|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap       ; N/A     ; N/A          ; Licensed     ; |amc1feb22|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap       ; N/A     ; N/A          ; Licensed     ; |amc1feb22|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; ALTPLL           ; 18.1    ; N/A          ; N/A          ; |amc1feb22|Clock:inst1|PLL88a160:pll1                                                                                                                                                                                                                                          ; PLL88a160.vhd   ;
; Altera ; FIFO             ; 18.1    ; N/A          ; N/A          ; |amc1feb22|CPU_Interafce:inst2|cdr_fifo:dcfifo_component                                                                                                                                                                                                                       ; cdr_fifo.vhd    ;
; Altera ; altera_soft_lvds ; 18.1    ; N/A          ; N/A          ; |amc1feb22|CPU_Interafce:inst2|lvds_ip:lvds_ip_inst                                                                                                                                                                                                                            ; lvds_ip.vhd     ;
; Altera ; FIFO             ; 18.1    ; N/A          ; N/A          ; |amc1feb22|CPU_Interafce:inst2|Rxa_fifo:rx_afifoh                                                                                                                                                                                                                              ; Rxa_fifo.vhd    ;
; Altera ; FIFO             ; 18.1    ; N/A          ; N/A          ; |amc1feb22|CPU_Interafce:inst2|Rxa_fifo:rx_afifol                                                                                                                                                                                                                              ; Rxa_fifo.vhd    ;
; Altera ; FIFO             ; 18.1    ; N/A          ; N/A          ; |amc1feb22|CPU_Interafce:inst2|tx_fifo:tx_afifoh                                                                                                                                                                                                                               ; tx_fifo.vhd     ;
; Altera ; FIFO             ; 18.1    ; N/A          ; N/A          ; |amc1feb22|CPU_Interafce:inst2|tx_fifo:tx_afifol                                                                                                                                                                                                                               ; tx_fifo.vhd     ;
+--------+------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |amc1feb22|CPU_Interafce:inst2|tx_allinta_nxt                                                                                                               ;
+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+
; Name                       ; tx_allinta_nxt.st_allinta5 ; tx_allinta_nxt.st_allinta4 ; tx_allinta_nxt.st_allinta3 ; tx_allinta_nxt.st_allinta2 ; tx_allinta_nxt.st_allinta1 ;
+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+
; tx_allinta_nxt.st_allinta1 ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ;
; tx_allinta_nxt.st_allinta2 ; 0                          ; 0                          ; 0                          ; 1                          ; 1                          ;
; tx_allinta_nxt.st_allinta3 ; 0                          ; 0                          ; 1                          ; 0                          ; 1                          ;
; tx_allinta_nxt.st_allinta4 ; 0                          ; 1                          ; 0                          ; 0                          ; 1                          ;
; tx_allinta_nxt.st_allinta5 ; 1                          ; 0                          ; 0                          ; 0                          ; 1                          ;
+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |amc1feb22|CPU_Interafce:inst2|intstatus_anxt                                                                                                                                                                                                 ;
+-------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+
; Name                          ; intstatus_anxt.sta_intstatus7 ; intstatus_anxt.sta_intstatus6 ; intstatus_anxt.sta_intstatus5 ; intstatus_anxt.sta_intstatus4 ; intstatus_anxt.sta_intstatus3 ; intstatus_anxt.sta_intstatus2 ; intstatus_anxt.sta_intstatus1 ;
+-------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+
; intstatus_anxt.sta_intstatus1 ; 0                             ; 0                             ; 0                             ; 0                             ; 0                             ; 0                             ; 0                             ;
; intstatus_anxt.sta_intstatus2 ; 0                             ; 0                             ; 0                             ; 0                             ; 0                             ; 1                             ; 1                             ;
; intstatus_anxt.sta_intstatus3 ; 0                             ; 0                             ; 0                             ; 0                             ; 1                             ; 0                             ; 1                             ;
; intstatus_anxt.sta_intstatus4 ; 0                             ; 0                             ; 0                             ; 1                             ; 0                             ; 0                             ; 1                             ;
; intstatus_anxt.sta_intstatus5 ; 0                             ; 0                             ; 1                             ; 0                             ; 0                             ; 0                             ; 1                             ;
; intstatus_anxt.sta_intstatus6 ; 0                             ; 1                             ; 0                             ; 0                             ; 0                             ; 0                             ; 1                             ;
; intstatus_anxt.sta_intstatus7 ; 1                             ; 0                             ; 0                             ; 0                             ; 0                             ; 0                             ; 1                             ;
+-------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |amc1feb22|CPU_Interafce:inst2|rx2frma_nxt                                                                                                ;
+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+
; Name                    ; rx2frma_nxt.sta_rx2frm5 ; rx2frma_nxt.sta_rx2frm4 ; rx2frma_nxt.sta_rx2frm3 ; rx2frma_nxt.sta_rx2frm2 ; rx2frma_nxt.sta_rx2frm1 ;
+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+
; rx2frma_nxt.sta_rx2frm1 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ;
; rx2frma_nxt.sta_rx2frm2 ; 0                       ; 0                       ; 0                       ; 1                       ; 1                       ;
; rx2frma_nxt.sta_rx2frm3 ; 0                       ; 0                       ; 1                       ; 0                       ; 1                       ;
; rx2frma_nxt.sta_rx2frm4 ; 0                       ; 1                       ; 0                       ; 0                       ; 1                       ;
; rx2frma_nxt.sta_rx2frm5 ; 1                       ; 0                       ; 0                       ; 0                       ; 1                       ;
+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |amc1feb22|CPU_Interafce:inst2|rxfrma_nxt                                                                                                                                     ;
+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+
; Name                  ; rxfrma_nxt.sta_rxfrm7 ; rxfrma_nxt.sta_rxfrm6 ; rxfrma_nxt.sta_rxfrm5 ; rxfrma_nxt.sta_rxfrm4 ; rxfrma_nxt.sta_rxfrm3 ; rxfrma_nxt.sta_rxfrm2 ; rxfrma_nxt.sta_rxfrm1 ;
+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+
; rxfrma_nxt.sta_rxfrm1 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ;
; rxfrma_nxt.sta_rxfrm2 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 1                     ;
; rxfrma_nxt.sta_rxfrm3 ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 1                     ;
; rxfrma_nxt.sta_rxfrm4 ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 1                     ;
; rxfrma_nxt.sta_rxfrm5 ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; rxfrma_nxt.sta_rxfrm6 ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; rxfrma_nxt.sta_rxfrm7 ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------+
; State Machine - |amc1feb22|CPU_Interafce:inst2|debug_nxstate                                                     ;
+----------------------+----------------------+----------------------+----------------------+----------------------+
; Name                 ; debug_nxstate.debug3 ; debug_nxstate.debug2 ; debug_nxstate.debug1 ; debug_nxstate.debug0 ;
+----------------------+----------------------+----------------------+----------------------+----------------------+
; debug_nxstate.debug0 ; 0                    ; 0                    ; 0                    ; 0                    ;
; debug_nxstate.debug1 ; 0                    ; 0                    ; 1                    ; 1                    ;
; debug_nxstate.debug2 ; 0                    ; 1                    ; 0                    ; 1                    ;
; debug_nxstate.debug3 ; 1                    ; 0                    ; 0                    ; 1                    ;
+----------------------+----------------------+----------------------+----------------------+----------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |amc1feb22|CPU_Interafce:inst2|cpubus_nxt                                                                                           ;
+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+
; Name                   ; cpubus_nxt.cpubus_nxt5 ; cpubus_nxt.cpubus_nxt4 ; cpubus_nxt.cpubus_nxt3 ; cpubus_nxt.cpubus_nxt2 ; cpubus_nxt.cpubus_nxt1 ;
+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+
; cpubus_nxt.cpubus_nxt1 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ;
; cpubus_nxt.cpubus_nxt2 ; 0                      ; 0                      ; 0                      ; 1                      ; 1                      ;
; cpubus_nxt.cpubus_nxt3 ; 0                      ; 0                      ; 1                      ; 0                      ; 1                      ;
; cpubus_nxt.cpubus_nxt4 ; 0                      ; 1                      ; 0                      ; 0                      ; 1                      ;
; cpubus_nxt.cpubus_nxt5 ; 1                      ; 0                      ; 0                      ; 0                      ; 1                      ;
+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------+
; State Machine - |amc1feb22|CPU_Interafce:inst2|cdr_fifo_nxstate                                                   ;
+----------------------------+----------------------------+----------------------------+----------------------------+
; Name                       ; cdr_fifo_nxstate.cdr_fifo3 ; cdr_fifo_nxstate.cdr_fifo2 ; cdr_fifo_nxstate.cdr_fifo1 ;
+----------------------------+----------------------------+----------------------------+----------------------------+
; cdr_fifo_nxstate.cdr_fifo1 ; 0                          ; 0                          ; 0                          ;
; cdr_fifo_nxstate.cdr_fifo2 ; 0                          ; 1                          ; 1                          ;
; cdr_fifo_nxstate.cdr_fifo3 ; 1                          ; 0                          ; 1                          ;
+----------------------------+----------------------------+----------------------------+----------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------+
; State Machine - |amc1feb22|CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_TRANSMIT:TX|ZS_State                                   ;
+----------------+----------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Name           ; ZS_State.Stuff ; ZS_State.ZS5 ; ZS_State.ZS4 ; ZS_State.ZS3 ; ZS_State.ZS2 ; ZS_State.ZS1 ; ZS_State.ZS0 ;
+----------------+----------------+--------------+--------------+--------------+--------------+--------------+--------------+
; ZS_State.ZS0   ; 0              ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; ZS_State.ZS1   ; 0              ; 0            ; 0            ; 0            ; 0            ; 1            ; 1            ;
; ZS_State.ZS2   ; 0              ; 0            ; 0            ; 0            ; 1            ; 0            ; 1            ;
; ZS_State.ZS3   ; 0              ; 0            ; 0            ; 1            ; 0            ; 0            ; 1            ;
; ZS_State.ZS4   ; 0              ; 0            ; 1            ; 0            ; 0            ; 0            ; 1            ;
; ZS_State.ZS5   ; 0              ; 1            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; ZS_State.Stuff ; 1              ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
+----------------+----------------+--------------+--------------+--------------+--------------+--------------+--------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |amc1feb22|CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_TRANSMIT:TX|FI_State                                                            ;
+--------------+-------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Name         ; FI_State.NF ; FI_State.FI7 ; FI_State.FI6 ; FI_State.FI5 ; FI_State.FI4 ; FI_State.FI3 ; FI_State.FI2 ; FI_State.FI1 ; FI_State.FI0 ;
+--------------+-------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; FI_State.FI0 ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; FI_State.FI1 ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 1            ;
; FI_State.FI2 ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 1            ;
; FI_State.FI3 ; 0           ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 1            ;
; FI_State.FI4 ; 0           ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 1            ;
; FI_State.FI5 ; 0           ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; FI_State.FI6 ; 0           ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; FI_State.FI7 ; 0           ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; FI_State.NF  ; 1           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
+--------------+-------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------+
; State Machine - |amc1feb22|CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_RECEIVE:RX|Z_State                                 ;
+-----------------+-----------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name            ; Z_State.Unstuff ; Z_State.ZU5 ; Z_State.ZU4 ; Z_State.ZU3 ; Z_State.ZU2 ; Z_State.ZU1 ; Z_State.ZU0 ;
+-----------------+-----------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Z_State.ZU0     ; 0               ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; Z_State.ZU1     ; 0               ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; Z_State.ZU2     ; 0               ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; Z_State.ZU3     ; 0               ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; Z_State.ZU4     ; 0               ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; Z_State.ZU5     ; 0               ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; Z_State.Unstuff ; 1               ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-----------------+-----------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |amc1feb22|CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_RECEIVE:RX|F_State                                                        ;
+--------------+--------------+--------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name         ; F_State.Idle ; F_State.Flag ; F_State.FD6 ; F_State.FD5 ; F_State.FD4 ; F_State.FD3 ; F_State.FD2 ; F_State.FD1 ; F_State.FD0 ;
+--------------+--------------+--------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; F_State.FD0  ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; F_State.FD1  ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; F_State.FD2  ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; F_State.FD3  ; 0            ; 0            ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; F_State.FD4  ; 0            ; 0            ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; F_State.FD5  ; 0            ; 0            ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; F_State.FD6  ; 0            ; 0            ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; F_State.Flag ; 0            ; 1            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; F_State.Idle ; 1            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+--------------+--------------+--------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; CPU_Interafce:inst2|regG_MODE[0]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|rs_dgwp_reg[8]                                              ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|rs_dgwp_reg[9]                                              ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|rs_dgwp_reg[6]                                              ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|rs_dgwp_reg[7]                                              ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|rs_dgwp_reg[4]                                              ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|rs_dgwp_reg[5]                                              ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|rs_dgwp_reg[2]                                              ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|rs_dgwp_reg[3]                                              ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|rs_dgwp_reg[0]                                              ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|rs_dgwp_reg[1]                                              ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|sig_aRxData8                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|sig_aRxData7                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regG_CMDR[0]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|sig_aRxData6                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_BRRH[7]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_RBCL[15]                                                                                                                            ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_ISR1[7]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_IMR1[7]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regG_MODE[7]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regG_STAR[7]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_STARH[7]                                                                                                                            ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_CMDRH[7]                                                                                                                            ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_CCR0H[7]                                                                                                                            ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_CCR1H[7]                                                                                                                            ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_CCR2H[7]                                                                                                                            ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_CCR3H[7]                                                                                                                            ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regG_VER1[7]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regG_VER3[7]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_BRRH[6]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_RBCL[14]                                                                                                                            ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_ISR1[6]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_IMR1[6]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regG_MODE[6]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regG_STAR[6]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_STARH[6]                                                                                                                            ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_CMDRH[6]                                                                                                                            ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_CCR0H[6]                                                                                                                            ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_CCR1H[6]                                                                                                                            ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_CCR2H[6]                                                                                                                            ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_CCR3H[6]                                                                                                                            ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regG_VER1[6]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regG_VER3[6]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_BRRH[5]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_RBCL[13]                                                                                                                            ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_ISR1[5]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_IMR1[5]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regG_MODE[5]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regG_STAR[5]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_STARH[5]                                                                                                                            ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_CMDRH[5]                                                                                                                            ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_CCR0H[5]                                                                                                                            ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_CCR1H[5]                                                                                                                            ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_CCR2H[5]                                                                                                                            ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_CCR3H[5]                                                                                                                            ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regG_VER1[5]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regG_VER3[5]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_BRRH[4]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_RBCL[12]                                                                                                                            ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_ISR1[4]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_IMR1[4]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regG_MODE[4]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regG_STAR[4]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_STARH[4]                                                                                                                            ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_CMDRH[4]                                                                                                                            ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_CCR0H[4]                                                                                                                            ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_CCR1H[4]                                                                                                                            ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_CCR2H[4]                                                                                                                            ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_CCR3H[4]                                                                                                                            ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regG_VER1[4]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regG_VER3[4]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_BRRH[3]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_RBCL[11]                                                                                                                            ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_ISR1[3]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_IMR1[3]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regG_MODE[3]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regG_STAR[3]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_STARH[3]                                                                                                                            ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_CMDRH[3]                                                                                                                            ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_CCR0H[3]                                                                                                                            ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_CCR1H[3]                                                                                                                            ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_CCR2H[3]                                                                                                                            ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_CCR3H[3]                                                                                                                            ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regG_VER1[3]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regG_VER3[3]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_BRRH[2]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_RBCL[10]                                                                                                                            ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_ISR1[2]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_IMR1[2]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regG_MODE[2]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regG_STAR[2]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_STARH[2]                                                                                                                            ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_CMDRH[2]                                                                                                                            ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_CCR0H[2]                                                                                                                            ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_CCR1H[2]                                                                                                                            ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_CCR2H[2]                                                                                                                            ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_CCR3H[2]                                                                                                                            ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regG_VER1[2]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regG_VER3[2]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_BRRH[1]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_RBCL[9]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_ISR1[1]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_IMR1[1]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regG_MODE[1]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regG_STAR[1]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_STARH[1]                                                                                                                            ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_CMDRH[1]                                                                                                                            ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_CCR0H[1]                                                                                                                            ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_CCR1H[1]                                                                                                                            ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_CCR2H[1]                                                                                                                            ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_CCR3H[1]                                                                                                                            ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regG_VER1[1]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regG_VER3[1]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_BRRH[0]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_RBCL[8]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_ISR1[0]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_IMR1[0]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regG_STAR[0]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_STARH[0]                                                                                                                            ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_CMDRH[0]                                                                                                                            ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_CCR0H[0]                                                                                                                            ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_CCR1H[0]                                                                                                                            ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_CCR2H[0]                                                                                                                            ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_CCR3H[0]                                                                                                                            ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regG_VER1[0]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regG_VER3[0]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_BRRL[7]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_RBCL[7]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_ISR2[7]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_IMR0[7]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_ISR0[7]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_IMR2[7]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_RSTA[7]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regG_CMDR[7]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regG_GPDIRL[7]                                                                                                                           ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_STARL[7]                                                                                                                            ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_CMDRL[7]                                                                                                                            ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_CCR0L[7]                                                                                                                            ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_CCR1L[7]                                                                                                                            ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_CCR2L[7]                                                                                                                            ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_CCR3L[7]                                                                                                                            ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regG_VER0[7]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regG_VER2[7]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_BRRL[6]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_RBCL[6]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_ISR2[6]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_IMR0[6]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_ISR0[6]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_IMR2[6]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regG_CMDR[6]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regG_GPDIRL[6]                                                                                                                           ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_STARL[6]                                                                                                                            ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_CMDRL[6]                                                                                                                            ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_CCR0L[6]                                                                                                                            ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_CCR1L[6]                                                                                                                            ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_CCR2L[6]                                                                                                                            ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_CCR3L[6]                                                                                                                            ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regG_VER0[6]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regG_VER2[6]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_BRRL[5]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_RBCL[5]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_ISR2[5]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_IMR0[5]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_ISR0[5]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_IMR2[5]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_RSTA[5]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regG_CMDR[5]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regG_GPDIRL[5]                                                                                                                           ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_STARL[5]                                                                                                                            ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_CMDRL[5]                                                                                                                            ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_CCR0L[5]                                                                                                                            ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_CCR1L[5]                                                                                                                            ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_CCR2L[5]                                                                                                                            ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_CCR3L[5]                                                                                                                            ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regG_VER0[5]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regG_VER2[5]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_BRRL[4]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_RBCL[4]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_ISR2[4]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_IMR0[4]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_ISR0[4]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_IMR2[4]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regG_CMDR[4]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regG_GPDIRL[4]                                                                                                                           ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_STARL[4]                                                                                                                            ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_CMDRL[4]                                                                                                                            ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_CCR0L[4]                                                                                                                            ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_CCR1L[4]                                                                                                                            ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_CCR2L[4]                                                                                                                            ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_CCR3L[4]                                                                                                                            ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regG_VER0[4]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regG_VER2[4]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_BRRL[3]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_RBCL[3]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_ISR2[3]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_IMR0[3]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_ISR0[3]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_IMR2[3]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regG_CMDR[3]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regG_GPDIRL[3]                                                                                                                           ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_STARL[3]                                                                                                                            ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_CMDRL[3]                                                                                                                            ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_CCR0L[3]                                                                                                                            ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_CCR1L[3]                                                                                                                            ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_CCR2L[3]                                                                                                                            ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_CCR3L[3]                                                                                                                            ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regG_VER0[3]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regG_VER2[3]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_RBCL[2]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_ISR2[2]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_IMR0[2]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_ISR0[2]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_IMR2[2]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_BRRL[2]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regG_CMDR[2]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regG_GPDIRL[2]                                                                                                                           ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_STARL[2]                                                                                                                            ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_CMDRL[2]                                                                                                                            ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_CCR0L[2]                                                                                                                            ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_CCR1L[2]                                                                                                                            ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_CCR2L[2]                                                                                                                            ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_CCR3L[2]                                                                                                                            ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regG_VER0[2]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regG_VER2[2]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_BRRL[1]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_RBCL[1]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_ISR2[1]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_IMR0[1]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_ISR0[1]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_IMR2[1]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regG_CMDR[1]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regG_GPDIRL[1]                                                                                                                           ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_STARL[1]                                                                                                                            ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_CMDRL[1]                                                                                                                            ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_CCR0L[1]                                                                                                                            ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_CCR1L[1]                                                                                                                            ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_CCR2L[1]                                                                                                                            ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_CCR3L[1]                                                                                                                            ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regG_VER0[1]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regG_VER2[1]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_RBCL[0]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_ISR2[0]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_IMR0[0]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_ISR0[0]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_IMR2[0]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_BRRL[0]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regG_GPDIRL[0]                                                                                                                           ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_CMDRL[0]                                                                                                                            ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_STARL[0]                                                                                                                            ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_CCR0L[0]                                                                                                                            ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_CCR1L[0]                                                                                                                            ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_CCR2L[0]                                                                                                                            ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regA_CCR3L[0]                                                                                                                            ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regG_VER0[0]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|regG_VER2[0]                                                                                                                             ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|sig_rxamemrd_cnt[5]                                                                                                                      ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|sig_rxamemrd_cnt[4]                                                                                                                      ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|sig_rxamemrd_cnt[3]                                                                                                                      ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|sig_rxamemrd_cnt[2]                                                                                                                      ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|sig_rxamemrd_cnt[1]                                                                                                                      ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|sig_rxamemrd_cnt[0]                                                                                                                      ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|sig_rxamemrd_cntnxt[5]                                                                                                                   ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|sig_rxamemrd_cntnxt[2]                                                                                                                   ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|sig_rxamemrd_cntnxt[3]                                                                                                                   ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|sig_rxamemrd_cntnxt[4]                                                                                                                   ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|sig_rxamemrd_cntnxt[0]                                                                                                                   ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|sig_rxamemrd_cntnxt[1]                                                                                                                   ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|sig_rxabyte_cnt5[15]                                                                                                                     ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|sig_rxabyte_cnt5[14]                                                                                                                     ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|sig_rxabyte_cnt5[13]                                                                                                                     ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|sig_rxabyte_cnt5[12]                                                                                                                     ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|sig_rxabyte_cnt5[11]                                                                                                                     ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|sig_rxabyte_cnt5[10]                                                                                                                     ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|sig_rxabyte_cnt5[9]                                                                                                                      ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|sig_rxabyte_cnt5[8]                                                                                                                      ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|sig_rxabyte_cnt5[7]                                                                                                                      ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|sig_rxabyte_cnt5[6]                                                                                                                      ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|sig_rxabyte_cnt5[5]                                                                                                                      ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|sig_rxabyte_cnt5[4]                                                                                                                      ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|sig_rxabyte_cnt5[3]                                                                                                                      ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|sig_rxabyte_cnt5[2]                                                                                                                      ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|sig_rxabyte_cnt5[1]                                                                                                                      ; yes                                                              ; yes                                        ;
; CPU_Interafce:inst2|sig_rxabyte_cnt5[0]                                                                                                                      ; yes                                                              ; yes                                        ;
; Total number of protected registers is 327                                                                                                                   ;                                                                  ;                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                                                  ; Reason for Removal                     ;
+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; CPU_Interafce:inst2|sig_TxAbort                                                                                                ; Stuck at GND due to stuck port data_in ;
; CPU_Interafce:inst2|sig_debug_14[2..7]                                                                                         ; Stuck at GND due to stuck port data_in ;
; CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_TRANSMIT:TX|AbortLatch                                                                 ; Stuck at GND due to stuck port data_in ;
; CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_TRANSMIT:TX|Abort                                                                      ; Stuck at GND due to stuck port data_in ;
; CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[9] ; Lost fanout                            ;
; CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[9] ; Lost fanout                            ;
; CPU_Interafce:inst2|debug_regA_RSTA[0..4,6]                                                                                    ; Stuck at GND due to stuck port data_in ;
; CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_TRANSMIT:TX|Aborting                                                                   ; Stuck at GND due to stuck port data_in ;
; CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_TRANSMIT:TX|CRC_CNT[2]                                                                 ; Lost fanout                            ;
; CPU_Interafce:inst2|Ready_n_out                                                                                                ; Stuck at VCC due to stuck port data_in ;
; CPU_Interafce:inst2|rx2frma_nxt.sta_rx2frm2                                                                                    ; Lost fanout                            ;
; CPU_Interafce:inst2|rx2frma_nxt.sta_rx2frm3                                                                                    ; Lost fanout                            ;
; CPU_Interafce:inst2|rx2frma_nxt.sta_rx2frm4                                                                                    ; Lost fanout                            ;
; CPU_Interafce:inst2|rx2frma_nxt.sta_rx2frm5                                                                                    ; Lost fanout                            ;
; CPU_Interafce:inst2|rxfrma_nxt.sta_rxfrm6                                                                                      ; Lost fanout                            ;
; CPU_Interafce:inst2|rxfrma_nxt.sta_rxfrm7                                                                                      ; Lost fanout                            ;
; CPU_Interafce:inst2|cdr_fifo_nxstate.cdr_fifo3                                                                                 ; Lost fanout                            ;
; CPU_Interafce:inst2|sig_rxfrm_mux                                                                                              ; Lost fanout                            ;
; CPU_Interafce:inst2|rx2frma_nxt.sta_rx2frm1                                                                                    ; Lost fanout                            ;
; CPU_Interafce:inst2|cpubus_nxt.cpubus_nxt1                                                                                     ; Lost fanout                            ;
; CPU_Interafce:inst2|cpubus_nxt.cpubus_nxt2                                                                                     ; Lost fanout                            ;
; CPU_Interafce:inst2|cpubus_nxt.cpubus_nxt3                                                                                     ; Lost fanout                            ;
; CPU_Interafce:inst2|cpubus_nxt.cpubus_nxt4                                                                                     ; Lost fanout                            ;
; CPU_Interafce:inst2|cpubus_nxt.cpubus_nxt5                                                                                     ; Lost fanout                            ;
; CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_RECEIVE:RX|F_State.Idle                                                                ; Lost fanout                            ;
; Total Number of Removed Registers = 35                                                                                         ;                                        ;
+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                            ;
+-----------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------+
; Register name                                             ; Reason for Removal        ; Registers Removed due to This Register                                         ;
+-----------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------+
; CPU_Interafce:inst2|rx2frma_nxt.sta_rx2frm2               ; Lost Fanouts              ; CPU_Interafce:inst2|sig_rxfrm_mux, CPU_Interafce:inst2|rx2frma_nxt.sta_rx2frm1 ;
; CPU_Interafce:inst2|sig_TxAbort                           ; Stuck at GND              ; CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_TRANSMIT:TX|AbortLatch                 ;
;                                                           ; due to stuck port data_in ;                                                                                ;
; CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_TRANSMIT:TX|Abort ; Stuck at GND              ; CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_TRANSMIT:TX|Aborting                   ;
;                                                           ; due to stuck port data_in ;                                                                                ;
+-----------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1951  ;
; Number of registers using Synchronous Clear  ; 200   ;
; Number of registers using Synchronous Load   ; 124   ;
; Number of registers using Asynchronous Clear ; 440   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 785   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_TRANSMIT:TX|\TxD_Proc:txd_nrzi_2                                                                                                                                                                                                                                                        ; 2       ;
; CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                                                                                          ; 5       ;
; CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                                                                          ; 5       ;
; CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_TRANSMIT:TX|txd_nrzi                                                                                                                                                                                                                                                                    ; 1       ;
; CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|a_graycounter_rh6:rdptr_g1p|counter5a0                                                                                                                                                                                         ; 9       ;
; CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|a_graycounter_nvb:wrptr_g1p|counter8a0                                                                                                                                                                                         ; 8       ;
; CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|a_graycounter_rh6:rdptr_g1p|parity6                                                                                                                                                                                            ; 3       ;
; CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_TRANSMIT:TX|FCS[15]                                                                                                                                                                                                                                                                     ; 8       ;
; CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_TRANSMIT:TX|RstZS                                                                                                                                                                                                                                                                       ; 23      ;
; CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|a_graycounter_nvb:wrptr_g1p|parity9                                                                                                                                                                                            ; 3       ;
; CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_TRANSMIT:TX|FCS[14]                                                                                                                                                                                                                                                                     ; 1       ;
; CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_TRANSMIT:TX|NotLastByte                                                                                                                                                                                                                                                                 ; 4       ;
; CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_TRANSMIT:TX|NotLastByteD                                                                                                                                                                                                                                                                ; 4       ;
; CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_TRANSMIT:TX|Read_n                                                                                                                                                                                                                                                                      ; 1       ;
; CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_TRANSMIT:TX|FCS[13]                                                                                                                                                                                                                                                                     ; 1       ;
; CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_RECEIVE:RX|RxDataWrite_n                                                                                                                                                                                                                                                                ; 1       ;
; CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_RECEIVE:RX|RxStatusWrite_n                                                                                                                                                                                                                                                              ; 1       ;
; CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_TRANSMIT:TX|FCS[12]                                                                                                                                                                                                                                                                     ; 1       ;
; CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_TRANSMIT:TX|TxRead_n                                                                                                                                                                                                                                                                    ; 1       ;
; CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_RECEIVE:RX|FCS[15]                                                                                                                                                                                                                                                                      ; 4       ;
; CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_RECEIVE:RX|FCS[14]                                                                                                                                                                                                                                                                      ; 2       ;
; CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_RECEIVE:RX|FCS[13]                                                                                                                                                                                                                                                                      ; 2       ;
; CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_RECEIVE:RX|FCS[12]                                                                                                                                                                                                                                                                      ; 2       ;
; CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_RECEIVE:RX|FCS[9]                                                                                                                                                                                                                                                                       ; 2       ;
; CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_RECEIVE:RX|FCS[11]                                                                                                                                                                                                                                                                      ; 2       ;
; CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_RECEIVE:RX|FCS[10]                                                                                                                                                                                                                                                                      ; 2       ;
; CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_RECEIVE:RX|FCS[8]                                                                                                                                                                                                                                                                       ; 2       ;
; CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_RECEIVE:RX|FCS[7]                                                                                                                                                                                                                                                                       ; 2       ;
; CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_RECEIVE:RX|FCS[6]                                                                                                                                                                                                                                                                       ; 2       ;
; CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_RECEIVE:RX|FCS[5]                                                                                                                                                                                                                                                                       ; 2       ;
; CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_RECEIVE:RX|FCS[4]                                                                                                                                                                                                                                                                       ; 2       ;
; CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_RECEIVE:RX|FCS[3]                                                                                                                                                                                                                                                                       ; 2       ;
; CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_RECEIVE:RX|FCS[2]                                                                                                                                                                                                                                                                       ; 2       ;
; CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_RECEIVE:RX|FCS[1]                                                                                                                                                                                                                                                                       ; 2       ;
; CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_RECEIVE:RX|FCS[0]                                                                                                                                                                                                                                                                       ; 2       ;
; CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_TRANSMIT:TX|FCS[11]                                                                                                                                                                                                                                                                     ; 1       ;
; CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_TRANSMIT:TX|FCS[10]                                                                                                                                                                                                                                                                     ; 1       ;
; CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_TRANSMIT:TX|FCS[9]                                                                                                                                                                                                                                                                      ; 1       ;
; CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_TRANSMIT:TX|FCS[8]                                                                                                                                                                                                                                                                      ; 1       ;
; CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_TRANSMIT:TX|FCS[7]                                                                                                                                                                                                                                                                      ; 1       ;
; CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_TRANSMIT:TX|FCS[6]                                                                                                                                                                                                                                                                      ; 1       ;
; CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_TRANSMIT:TX|FCS[5]                                                                                                                                                                                                                                                                      ; 1       ;
; CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_TRANSMIT:TX|FCS[4]                                                                                                                                                                                                                                                                      ; 1       ;
; CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_TRANSMIT:TX|FCS[3]                                                                                                                                                                                                                                                                      ; 1       ;
; CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_TRANSMIT:TX|FCS[2]                                                                                                                                                                                                                                                                      ; 1       ;
; CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_TRANSMIT:TX|FCS[1]                                                                                                                                                                                                                                                                      ; 1       ;
; CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_TRANSMIT:TX|FCS[0]                                                                                                                                                                                                                                                                      ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 59                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                       ;
+------------------------------------------------------+-------------------------------------------+
; Register Name                                        ; RAM Name                                  ;
+------------------------------------------------------+-------------------------------------------+
; CPU_Interafce:inst2|txfifo_degubmem_rtl_0_bypass[0]  ; CPU_Interafce:inst2|txfifo_degubmem_rtl_0 ;
; CPU_Interafce:inst2|txfifo_degubmem_rtl_0_bypass[1]  ; CPU_Interafce:inst2|txfifo_degubmem_rtl_0 ;
; CPU_Interafce:inst2|txfifo_degubmem_rtl_0_bypass[2]  ; CPU_Interafce:inst2|txfifo_degubmem_rtl_0 ;
; CPU_Interafce:inst2|txfifo_degubmem_rtl_0_bypass[3]  ; CPU_Interafce:inst2|txfifo_degubmem_rtl_0 ;
; CPU_Interafce:inst2|txfifo_degubmem_rtl_0_bypass[4]  ; CPU_Interafce:inst2|txfifo_degubmem_rtl_0 ;
; CPU_Interafce:inst2|txfifo_degubmem_rtl_0_bypass[5]  ; CPU_Interafce:inst2|txfifo_degubmem_rtl_0 ;
; CPU_Interafce:inst2|txfifo_degubmem_rtl_0_bypass[6]  ; CPU_Interafce:inst2|txfifo_degubmem_rtl_0 ;
; CPU_Interafce:inst2|txfifo_degubmem_rtl_0_bypass[7]  ; CPU_Interafce:inst2|txfifo_degubmem_rtl_0 ;
; CPU_Interafce:inst2|txfifo_degubmem_rtl_0_bypass[8]  ; CPU_Interafce:inst2|txfifo_degubmem_rtl_0 ;
; CPU_Interafce:inst2|txfifo_degubmem_rtl_0_bypass[9]  ; CPU_Interafce:inst2|txfifo_degubmem_rtl_0 ;
; CPU_Interafce:inst2|txfifo_degubmem_rtl_0_bypass[10] ; CPU_Interafce:inst2|txfifo_degubmem_rtl_0 ;
; CPU_Interafce:inst2|txfifo_degubmem_rtl_0_bypass[11] ; CPU_Interafce:inst2|txfifo_degubmem_rtl_0 ;
; CPU_Interafce:inst2|txfifo_degubmem_rtl_0_bypass[12] ; CPU_Interafce:inst2|txfifo_degubmem_rtl_0 ;
; CPU_Interafce:inst2|txfifo_degubmem_rtl_0_bypass[13] ; CPU_Interafce:inst2|txfifo_degubmem_rtl_0 ;
; CPU_Interafce:inst2|txfifo_degubmem_rtl_0_bypass[14] ; CPU_Interafce:inst2|txfifo_degubmem_rtl_0 ;
; CPU_Interafce:inst2|txfifo_degubmem_rtl_0_bypass[15] ; CPU_Interafce:inst2|txfifo_degubmem_rtl_0 ;
; CPU_Interafce:inst2|txfifo_degubmem_rtl_0_bypass[16] ; CPU_Interafce:inst2|txfifo_degubmem_rtl_0 ;
; CPU_Interafce:inst2|txfifo_degubmem_rtl_0_bypass[17] ; CPU_Interafce:inst2|txfifo_degubmem_rtl_0 ;
; CPU_Interafce:inst2|txfifo_degubmem_rtl_0_bypass[18] ; CPU_Interafce:inst2|txfifo_degubmem_rtl_0 ;
; CPU_Interafce:inst2|txfifo_degubmem_rtl_0_bypass[19] ; CPU_Interafce:inst2|txfifo_degubmem_rtl_0 ;
; CPU_Interafce:inst2|txfifo_degubmem_rtl_0_bypass[20] ; CPU_Interafce:inst2|txfifo_degubmem_rtl_0 ;
; CPU_Interafce:inst2|txfifo_degubmem_rtl_0_bypass[21] ; CPU_Interafce:inst2|txfifo_degubmem_rtl_0 ;
; CPU_Interafce:inst2|txfifo_degubmem_rtl_0_bypass[22] ; CPU_Interafce:inst2|txfifo_degubmem_rtl_0 ;
; CPU_Interafce:inst2|txfifo_degubmem_rtl_0_bypass[23] ; CPU_Interafce:inst2|txfifo_degubmem_rtl_0 ;
; CPU_Interafce:inst2|txfifo_degubmem_rtl_0_bypass[24] ; CPU_Interafce:inst2|txfifo_degubmem_rtl_0 ;
+------------------------------------------------------+-------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |amc1feb22|CPU_Interafce:inst2|sig_debug_2[4]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |amc1feb22|CPU_Interafce:inst2|sig_debug_4[0]                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |amc1feb22|CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_TRANSMIT:TX|CRC_CNT[1]         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |amc1feb22|CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_RECEIVE:RX|OD_CNT[1]           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |amc1feb22|CPU_Interafce:inst2|sig_debug_9[4]                                     ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |amc1feb22|CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_RECEIVE:RX|RxOutputData_int[5] ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |amc1feb22|CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_RECEIVE:RX|RxOutputData_int[0] ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |amc1feb22|CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_RECEIVE:RX|BIT_CNT[1]          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |amc1feb22|CPU_Interafce:inst2|regA_RBCL[2]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |amc1feb22|CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_TRANSMIT:TX|TS_CNT[2]          ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |amc1feb22|CPU_Interafce:inst2|regG_VER1[7]                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |amc1feb22|CPU_Interafce:inst2|sig_debug_1[0]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |amc1feb22|CPU_Interafce:inst2|sig_debug_3[6]                                     ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |amc1feb22|CPU_Interafce:inst2|sig_sfifo_rst_cnt[6]                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |amc1feb22|CPU_Interafce:inst2|regA_IMR2[1]                                       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |amc1feb22|CPU_Interafce:inst2|regA_CCR0H[5]                                      ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |amc1feb22|CPU_Interafce:inst2|regA_CCR2H[0]                                      ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |amc1feb22|CPU_Interafce:inst2|regA_IMR1[2]                                       ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |amc1feb22|CPU_Interafce:inst2|regA_CCR1H[2]                                      ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |amc1feb22|CPU_Interafce:inst2|regA_CCR3H[0]                                      ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |amc1feb22|CPU_Interafce:inst2|regA_BRRH[2]                                       ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |amc1feb22|CPU_Interafce:inst2|regA_CMDRL[4]                                      ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |amc1feb22|CPU_Interafce:inst2|regA_CMDRH[3]                                      ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |amc1feb22|CPU_Interafce:inst2|regG_MODE[4]                                       ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |amc1feb22|CPU_Interafce:inst2|regA_CCR0L[7]                                      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |amc1feb22|CPU_Interafce:inst2|regA_CCR2L[7]                                      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |amc1feb22|CPU_Interafce:inst2|regA_IMR0[7]                                       ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |amc1feb22|CPU_Interafce:inst2|regA_CCR1L[7]                                      ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |amc1feb22|CPU_Interafce:inst2|regA_CCR3L[5]                                      ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |amc1feb22|CPU_Interafce:inst2|regA_BRRL[2]                                       ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |amc1feb22|CPU_Interafce:inst2|sig_txafifo_lwenb                                  ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |amc1feb22|CPU_Interafce:inst2|regA_CMDRL[2]                                      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |amc1feb22|CPU_Interafce:inst2|rxfrma_mem[63][4]                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |amc1feb22|CPU_Interafce:inst2|rxfrma_mem[62][7]                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |amc1feb22|CPU_Interafce:inst2|rxfrma_mem[61][7]                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |amc1feb22|CPU_Interafce:inst2|rxfrma_mem[60][3]                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |amc1feb22|CPU_Interafce:inst2|rxfrma_mem[59][3]                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |amc1feb22|CPU_Interafce:inst2|rxfrma_mem[58][1]                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |amc1feb22|CPU_Interafce:inst2|rxfrma_mem[57][1]                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |amc1feb22|CPU_Interafce:inst2|rxfrma_mem[56][3]                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |amc1feb22|CPU_Interafce:inst2|rxfrma_mem[55][4]                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |amc1feb22|CPU_Interafce:inst2|rxfrma_mem[54][3]                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |amc1feb22|CPU_Interafce:inst2|rxfrma_mem[53][1]                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |amc1feb22|CPU_Interafce:inst2|rxfrma_mem[52][6]                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |amc1feb22|CPU_Interafce:inst2|rxfrma_mem[51][6]                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |amc1feb22|CPU_Interafce:inst2|rxfrma_mem[50][6]                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |amc1feb22|CPU_Interafce:inst2|rxfrma_mem[49][6]                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |amc1feb22|CPU_Interafce:inst2|rxfrma_mem[48][4]                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |amc1feb22|CPU_Interafce:inst2|rxfrma_mem[47][3]                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |amc1feb22|CPU_Interafce:inst2|rxfrma_mem[46][6]                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |amc1feb22|CPU_Interafce:inst2|rxfrma_mem[45][2]                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |amc1feb22|CPU_Interafce:inst2|rxfrma_mem[44][7]                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |amc1feb22|CPU_Interafce:inst2|rxfrma_mem[43][5]                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |amc1feb22|CPU_Interafce:inst2|rxfrma_mem[42][1]                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |amc1feb22|CPU_Interafce:inst2|rxfrma_mem[41][3]                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |amc1feb22|CPU_Interafce:inst2|rxfrma_mem[40][3]                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |amc1feb22|CPU_Interafce:inst2|rxfrma_mem[39][2]                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |amc1feb22|CPU_Interafce:inst2|rxfrma_mem[38][2]                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |amc1feb22|CPU_Interafce:inst2|rxfrma_mem[37][2]                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |amc1feb22|CPU_Interafce:inst2|rxfrma_mem[36][2]                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |amc1feb22|CPU_Interafce:inst2|rxfrma_mem[35][2]                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |amc1feb22|CPU_Interafce:inst2|rxfrma_mem[34][2]                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |amc1feb22|CPU_Interafce:inst2|rxfrma_mem[33][2]                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |amc1feb22|CPU_Interafce:inst2|rxfrma_mem[32][2]                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |amc1feb22|CPU_Interafce:inst2|rxfrma_mem[31][3]                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |amc1feb22|CPU_Interafce:inst2|rxfrma_mem[30][6]                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |amc1feb22|CPU_Interafce:inst2|rxfrma_mem[29][4]                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |amc1feb22|CPU_Interafce:inst2|rxfrma_mem[28][5]                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |amc1feb22|CPU_Interafce:inst2|rxfrma_mem[27][6]                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |amc1feb22|CPU_Interafce:inst2|rxfrma_mem[26][2]                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |amc1feb22|CPU_Interafce:inst2|rxfrma_mem[25][2]                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |amc1feb22|CPU_Interafce:inst2|rxfrma_mem[24][3]                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |amc1feb22|CPU_Interafce:inst2|rxfrma_mem[23][2]                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |amc1feb22|CPU_Interafce:inst2|rxfrma_mem[22][5]                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |amc1feb22|CPU_Interafce:inst2|rxfrma_mem[21][6]                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |amc1feb22|CPU_Interafce:inst2|rxfrma_mem[20][5]                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |amc1feb22|CPU_Interafce:inst2|rxfrma_mem[19][3]                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |amc1feb22|CPU_Interafce:inst2|rxfrma_mem[18][7]                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |amc1feb22|CPU_Interafce:inst2|rxfrma_mem[17][5]                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |amc1feb22|CPU_Interafce:inst2|rxfrma_mem[16][7]                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |amc1feb22|CPU_Interafce:inst2|rxfrma_mem[15][6]                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |amc1feb22|CPU_Interafce:inst2|rxfrma_mem[14][5]                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |amc1feb22|CPU_Interafce:inst2|rxfrma_mem[13][1]                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |amc1feb22|CPU_Interafce:inst2|rxfrma_mem[12][5]                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |amc1feb22|CPU_Interafce:inst2|rxfrma_mem[11][7]                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |amc1feb22|CPU_Interafce:inst2|rxfrma_mem[10][3]                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |amc1feb22|CPU_Interafce:inst2|rxfrma_mem[9][4]                                   ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |amc1feb22|CPU_Interafce:inst2|rxfrma_mem[8][1]                                   ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |amc1feb22|CPU_Interafce:inst2|rxfrma_mem[7][4]                                   ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |amc1feb22|CPU_Interafce:inst2|rxfrma_mem[6][0]                                   ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |amc1feb22|CPU_Interafce:inst2|rxfrma_mem[5][3]                                   ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |amc1feb22|CPU_Interafce:inst2|rxfrma_mem[4][6]                                   ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |amc1feb22|CPU_Interafce:inst2|rxfrma_mem[3][7]                                   ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |amc1feb22|CPU_Interafce:inst2|rxfrma_mem[2][3]                                   ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |amc1feb22|CPU_Interafce:inst2|rxfrma_mem[1][3]                                   ;
; 7:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |amc1feb22|CPU_Interafce:inst2|sig_rxamemrd_cnt[5]                                ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |amc1feb22|CPU_Interafce:inst2|txfifo_debug_cnt[3]                                ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |amc1feb22|CPU_Interafce:inst2|rxfrma_mem[0][7]                                   ;
; 10:1               ; 5 bits    ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |amc1feb22|CPU_Interafce:inst2|sig_rxabyte_cnt[1]                                 ;
; 68:1               ; 8 bits    ; 360 LEs       ; 344 LEs              ; 16 LEs                 ; Yes        ; |amc1feb22|CPU_Interafce:inst2|sig_debug_5[1]                                     ;
; 68:1               ; 8 bits    ; 360 LEs       ; 344 LEs              ; 16 LEs                 ; Yes        ; |amc1feb22|CPU_Interafce:inst2|sig_debug_5[15]                                    ;
; 25:1               ; 8 bits    ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |amc1feb22|CPU_Interafce:inst2|Data_inout[1]~reg0                                 ;
; 25:1               ; 6 bits    ; 96 LEs        ; 78 LEs               ; 18 LEs                 ; Yes        ; |amc1feb22|CPU_Interafce:inst2|Data_inout[10]~reg0                                ;
; 25:1               ; 2 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; Yes        ; |amc1feb22|CPU_Interafce:inst2|Data_inout[8]~reg0                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |amc1feb22|CPU_Interafce:inst2|intstatus_anxt                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |amc1feb22|CPU_Interafce:inst2|sig_txfifo_debug                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |amc1feb22|CPU_Interafce:inst2|rx2frma_nxt                                        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |amc1feb22|CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_RECEIVE:RX|Selector8           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Source assignments for CPU_Interafce:inst2                           ;
+------------------------------+-------+------+------------------------+
; Assignment                   ; Value ; From ; To                     ;
+------------------------------+-------+------+------------------------+
; PRESERVE_REGISTER            ; on    ; -    ; regG_CMDR[7]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regG_CMDR[6]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regG_CMDR[5]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regG_CMDR[4]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regG_CMDR[3]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regG_CMDR[2]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regG_CMDR[1]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regG_CMDR[0]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regG_MODE[7]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regG_MODE[6]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regG_MODE[5]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regG_MODE[4]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regG_MODE[3]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regG_MODE[2]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regG_MODE[1]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regG_MODE[0]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regG_STAR[7]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regG_STAR[6]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regG_STAR[5]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regG_STAR[4]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regG_STAR[3]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regG_STAR[2]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regG_STAR[1]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regG_STAR[0]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regG_GPDIRL[7]         ;
; PRESERVE_REGISTER            ; on    ; -    ; regG_GPDIRL[6]         ;
; PRESERVE_REGISTER            ; on    ; -    ; regG_GPDIRL[5]         ;
; PRESERVE_REGISTER            ; on    ; -    ; regG_GPDIRL[4]         ;
; PRESERVE_REGISTER            ; on    ; -    ; regG_GPDIRL[3]         ;
; PRESERVE_REGISTER            ; on    ; -    ; regG_GPDIRL[2]         ;
; PRESERVE_REGISTER            ; on    ; -    ; regG_GPDIRL[1]         ;
; PRESERVE_REGISTER            ; on    ; -    ; regG_GPDIRL[0]         ;
; PRESERVE_REGISTER            ; on    ; -    ; regG_VER0[7]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regG_VER0[6]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regG_VER0[5]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regG_VER0[4]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regG_VER0[3]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regG_VER0[2]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regG_VER0[1]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regG_VER0[0]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regG_VER1[7]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regG_VER1[6]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regG_VER1[5]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regG_VER1[4]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regG_VER1[3]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regG_VER1[2]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regG_VER1[1]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regG_VER1[0]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regG_VER2[7]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regG_VER2[6]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regG_VER2[5]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regG_VER2[4]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regG_VER2[3]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regG_VER2[2]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regG_VER2[1]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regG_VER2[0]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regG_VER3[7]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regG_VER3[6]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regG_VER3[5]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regG_VER3[4]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regG_VER3[3]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regG_VER3[2]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regG_VER3[1]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regG_VER3[0]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_STARL[7]          ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_STARL[6]          ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_STARL[5]          ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_STARL[4]          ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_STARL[3]          ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_STARL[2]          ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_STARL[1]          ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_STARL[0]          ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_STARH[7]          ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_STARH[6]          ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_STARH[5]          ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_STARH[4]          ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_STARH[3]          ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_STARH[2]          ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_STARH[1]          ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_STARH[0]          ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_CMDRL[7]          ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_CMDRL[6]          ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_CMDRL[5]          ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_CMDRL[4]          ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_CMDRL[3]          ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_CMDRL[2]          ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_CMDRL[1]          ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_CMDRL[0]          ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_CMDRH[7]          ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_CMDRH[6]          ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_CMDRH[5]          ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_CMDRH[4]          ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_CMDRH[3]          ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_CMDRH[2]          ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_CMDRH[1]          ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_CMDRH[0]          ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_CCR0L[7]          ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_CCR0L[6]          ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_CCR0L[5]          ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_CCR0L[4]          ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_CCR0L[3]          ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_CCR0L[2]          ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_CCR0L[1]          ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_CCR0L[0]          ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_CCR0H[7]          ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_CCR0H[6]          ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_CCR0H[5]          ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_CCR0H[4]          ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_CCR0H[3]          ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_CCR0H[2]          ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_CCR0H[1]          ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_CCR0H[0]          ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_CCR1L[7]          ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_CCR1L[6]          ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_CCR1L[5]          ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_CCR1L[4]          ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_CCR1L[3]          ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_CCR1L[2]          ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_CCR1L[1]          ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_CCR1L[0]          ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_CCR1H[7]          ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_CCR1H[6]          ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_CCR1H[5]          ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_CCR1H[4]          ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_CCR1H[3]          ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_CCR1H[2]          ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_CCR1H[1]          ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_CCR1H[0]          ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_CCR2L[7]          ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_CCR2L[6]          ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_CCR2L[5]          ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_CCR2L[4]          ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_CCR2L[3]          ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_CCR2L[2]          ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_CCR2L[1]          ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_CCR2L[0]          ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_CCR2H[7]          ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_CCR2H[6]          ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_CCR2H[5]          ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_CCR2H[4]          ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_CCR2H[3]          ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_CCR2H[2]          ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_CCR2H[1]          ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_CCR2H[0]          ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_CCR3L[7]          ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_CCR3L[6]          ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_CCR3L[5]          ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_CCR3L[4]          ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_CCR3L[3]          ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_CCR3L[2]          ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_CCR3L[1]          ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_CCR3L[0]          ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_CCR3H[7]          ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_CCR3H[6]          ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_CCR3H[5]          ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_CCR3H[4]          ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_CCR3H[3]          ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_CCR3H[2]          ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_CCR3H[1]          ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_CCR3H[0]          ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_BRRL[7]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_BRRL[6]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_BRRL[5]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_BRRL[4]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_BRRL[3]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_BRRL[2]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_BRRL[1]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_BRRL[0]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_BRRH[7]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_BRRH[6]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_BRRH[5]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_BRRH[4]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_BRRH[3]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_BRRH[2]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_BRRH[1]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_BRRH[0]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_ISR0[7]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_ISR0[6]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_ISR0[5]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_ISR0[4]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_ISR0[3]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_ISR0[2]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_ISR0[1]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_ISR0[0]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_ISR1[7]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_ISR1[6]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_ISR1[5]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_ISR1[4]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_ISR1[3]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_ISR1[2]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_ISR1[1]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_ISR1[0]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_ISR2[7]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_ISR2[6]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_ISR2[5]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_ISR2[4]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_ISR2[3]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_ISR2[2]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_ISR2[1]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_ISR2[0]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_IMR0[7]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_IMR0[6]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_IMR0[5]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_IMR0[4]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_IMR0[3]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_IMR0[2]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_IMR0[1]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_IMR0[0]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_IMR1[7]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_IMR1[6]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_IMR1[5]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_IMR1[4]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_IMR1[3]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_IMR1[2]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_IMR1[1]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_IMR1[0]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_IMR2[7]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_IMR2[6]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_IMR2[5]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_IMR2[4]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_IMR2[3]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_IMR2[2]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_IMR2[1]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_IMR2[0]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_RSTA[7]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_RSTA[5]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_RBCL[15]          ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_RBCL[14]          ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_RBCL[13]          ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_RBCL[12]          ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_RBCL[11]          ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_RBCL[10]          ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_RBCL[9]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_RBCL[8]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_RBCL[7]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_RBCL[6]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_RBCL[5]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_RBCL[4]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_RBCL[3]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_RBCL[2]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_RBCL[1]           ;
; PRESERVE_REGISTER            ; on    ; -    ; regA_RBCL[0]           ;
; PRESERVE_REGISTER            ; on    ; -    ; sig_aRxData6           ;
; PRESERVE_REGISTER            ; on    ; -    ; sig_aRxData7           ;
; PRESERVE_REGISTER            ; on    ; -    ; sig_aRxData8           ;
; PRESERVE_REGISTER            ; on    ; -    ; sig_rxabyte_cnt5[15]   ;
; PRESERVE_REGISTER            ; on    ; -    ; sig_rxabyte_cnt5[14]   ;
; PRESERVE_REGISTER            ; on    ; -    ; sig_rxabyte_cnt5[13]   ;
; PRESERVE_REGISTER            ; on    ; -    ; sig_rxabyte_cnt5[12]   ;
; PRESERVE_REGISTER            ; on    ; -    ; sig_rxabyte_cnt5[11]   ;
; PRESERVE_REGISTER            ; on    ; -    ; sig_rxabyte_cnt5[10]   ;
; PRESERVE_REGISTER            ; on    ; -    ; sig_rxabyte_cnt5[9]    ;
; PRESERVE_REGISTER            ; on    ; -    ; sig_rxabyte_cnt5[8]    ;
; PRESERVE_REGISTER            ; on    ; -    ; sig_rxabyte_cnt5[7]    ;
; PRESERVE_REGISTER            ; on    ; -    ; sig_rxabyte_cnt5[6]    ;
; PRESERVE_REGISTER            ; on    ; -    ; sig_rxabyte_cnt5[5]    ;
; PRESERVE_REGISTER            ; on    ; -    ; sig_rxabyte_cnt5[4]    ;
; PRESERVE_REGISTER            ; on    ; -    ; sig_rxabyte_cnt5[3]    ;
; PRESERVE_REGISTER            ; on    ; -    ; sig_rxabyte_cnt5[2]    ;
; PRESERVE_REGISTER            ; on    ; -    ; sig_rxabyte_cnt5[1]    ;
; PRESERVE_REGISTER            ; on    ; -    ; sig_rxabyte_cnt5[0]    ;
; PRESERVE_REGISTER            ; on    ; -    ; sig_rxamemrd_cnt[5]    ;
; PRESERVE_REGISTER            ; on    ; -    ; sig_rxamemrd_cnt[4]    ;
; PRESERVE_REGISTER            ; on    ; -    ; sig_rxamemrd_cnt[3]    ;
; PRESERVE_REGISTER            ; on    ; -    ; sig_rxamemrd_cnt[2]    ;
; PRESERVE_REGISTER            ; on    ; -    ; sig_rxamemrd_cnt[1]    ;
; PRESERVE_REGISTER            ; on    ; -    ; sig_rxamemrd_cnt[0]    ;
; PRESERVE_REGISTER            ; on    ; -    ; sig_rxamemrd_cntnxt[5] ;
; PRESERVE_REGISTER            ; on    ; -    ; sig_rxamemrd_cntnxt[4] ;
; PRESERVE_REGISTER            ; on    ; -    ; sig_rxamemrd_cntnxt[3] ;
; PRESERVE_REGISTER            ; on    ; -    ; sig_rxamemrd_cntnxt[2] ;
; PRESERVE_REGISTER            ; on    ; -    ; sig_rxamemrd_cntnxt[1] ;
; PRESERVE_REGISTER            ; on    ; -    ; sig_rxamemrd_cntnxt[0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sig_aRxData5[0]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sig_aRxData5[0]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regA_RSTA[0]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regA_RSTA[0]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regA_RSTA[1]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regA_RSTA[1]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regA_RSTA[2]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regA_RSTA[2]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regA_RSTA[3]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regA_RSTA[3]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regA_RSTA[4]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regA_RSTA[4]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; regA_RSTA[6]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; regA_RSTA[6]           ;
+------------------------------+-------+------+------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------------------------------+
; Assignment                      ; Value ; From ; To                                          ;
+---------------------------------+-------+------+---------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                           ;
+---------------------------------+-------+------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated ;
+---------------------------------------+------------------------+------+-------------------------------------------------+
; Assignment                            ; Value                  ; From ; To                                              ;
+---------------------------------------+------------------------+------+-------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                                               ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                                               ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                                               ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 3                      ; -    ; -                                               ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb                           ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_lsb_aeb                           ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb                           ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb                           ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_msb_aeb                           ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb                           ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                                     ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rs_dgwp_reg                                     ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg                      ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_lsb_mux_reg                      ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg                      ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_msb_mux_reg                      ;
; POWER_UP_LEVEL                        ; LOW                    ; -    ; wrptr_g                                         ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                                     ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; ws_dgrp_reg                                     ;
+---------------------------------------+------------------------+------+-------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|a_graycounter_rh6:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                  ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                             ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|a_graycounter_nvb:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                  ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                             ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|altsyncram_pv31:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|alt_synch_pipe_8pl:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                   ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                    ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|alt_synch_pipe_9pl:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                   ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                    ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU_Interafce:inst2|tx_fifo:tx_afifol|scfifo:scfifo_component|scfifo_io21:auto_generated|a_dpfifo_5g21:dpfifo|altsyncram_srl1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU_Interafce:inst2|tx_fifo:tx_afifoh|scfifo:scfifo_component|scfifo_io21:auto_generated|a_dpfifo_5g21:dpfifo|altsyncram_srl1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU_Interafce:inst2|Rxa_fifo:rx_afifol|scfifo:scfifo_component|scfifo_kl21:auto_generated|a_dpfifo_7d21:dpfifo|altsyncram_j1b1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU_Interafce:inst2|Rxa_fifo:rx_afifoh|scfifo:scfifo_component|scfifo_kl21:auto_generated|a_dpfifo_7d21:dpfifo|altsyncram_j1b1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU_Interafce:inst2|altsyncram:txfifo_degubmem_rtl_0|altsyncram_08g1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component ;
+-------------------------+-------------+----------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                       ;
+-------------------------+-------------+----------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                             ;
; LPM_WIDTH               ; 1           ; Signed Integer                                                             ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                             ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                             ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                    ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                    ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                    ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                    ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                    ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                    ;
; RDSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                             ;
; WRSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                             ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                    ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                    ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                    ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                    ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                    ;
; CBXI_PARAMETER          ; dcfifo_o8k1 ; Untyped                                                                    ;
+-------------------------+-------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_Interafce:inst2|tx_fifo:tx_afifol|scfifo:scfifo_component ;
+-------------------------+-------------+--------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                               ;
+-------------------------+-------------+--------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                     ;
; lpm_width               ; 8           ; Signed Integer                                                     ;
; LPM_NUMWORDS            ; 32          ; Signed Integer                                                     ;
; LPM_WIDTHU              ; 5           ; Signed Integer                                                     ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                            ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                            ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                            ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                            ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                            ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                            ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                            ;
; USE_EAB                 ; ON          ; Untyped                                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                            ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                            ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                            ;
; CBXI_PARAMETER          ; scfifo_io21 ; Untyped                                                            ;
+-------------------------+-------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_Interafce:inst2|tx_fifo:tx_afifoh|scfifo:scfifo_component ;
+-------------------------+-------------+--------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                               ;
+-------------------------+-------------+--------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                     ;
; lpm_width               ; 8           ; Signed Integer                                                     ;
; LPM_NUMWORDS            ; 32          ; Signed Integer                                                     ;
; LPM_WIDTHU              ; 5           ; Signed Integer                                                     ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                            ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                            ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                            ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                            ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                            ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                            ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                            ;
; USE_EAB                 ; ON          ; Untyped                                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                            ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                            ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                            ;
; CBXI_PARAMETER          ; scfifo_io21 ; Untyped                                                            ;
+-------------------------+-------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_Interafce:inst2|Rxa_fifo:rx_afifol|scfifo:scfifo_component ;
+-------------------------+-------------+---------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                ;
+-------------------------+-------------+---------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                      ;
; lpm_width               ; 8           ; Signed Integer                                                      ;
; LPM_NUMWORDS            ; 32          ; Signed Integer                                                      ;
; LPM_WIDTHU              ; 5           ; Signed Integer                                                      ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                             ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                             ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                             ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                             ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                             ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                             ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                             ;
; USE_EAB                 ; ON          ; Untyped                                                             ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                             ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                             ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                             ;
; CBXI_PARAMETER          ; scfifo_kl21 ; Untyped                                                             ;
+-------------------------+-------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_Interafce:inst2|Rxa_fifo:rx_afifoh|scfifo:scfifo_component ;
+-------------------------+-------------+---------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                ;
+-------------------------+-------------+---------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                      ;
; lpm_width               ; 8           ; Signed Integer                                                      ;
; LPM_NUMWORDS            ; 32          ; Signed Integer                                                      ;
; LPM_WIDTHU              ; 5           ; Signed Integer                                                      ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                             ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                             ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                             ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                             ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                             ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                             ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                             ;
; USE_EAB                 ; ON          ; Untyped                                                             ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                             ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                             ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                             ;
; CBXI_PARAMETER          ; scfifo_kl21 ; Untyped                                                             ;
+-------------------------+-------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Clock:inst1|PLL88a160:pll1|altpll:altpll_component ;
+-------------------------------+-----------------------------+-----------------------------------+
; Parameter Name                ; Value                       ; Type                              ;
+-------------------------------+-----------------------------+-----------------------------------+
; OPERATION_MODE                ; SOURCE_SYNCHRONOUS          ; Untyped                           ;
; PLL_TYPE                      ; AUTO                        ; Untyped                           ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL88a160 ; Untyped                           ;
; QUALIFY_CONF_DONE             ; OFF                         ; Untyped                           ;
; COMPENSATE_CLOCK              ; CLK0                        ; Untyped                           ;
; SCAN_CHAIN                    ; LONG                        ; Untyped                           ;
; PRIMARY_CLOCK                 ; INCLK0                      ; Untyped                           ;
; INCLK0_INPUT_FREQUENCY        ; 30303                       ; Signed Integer                    ;
; INCLK1_INPUT_FREQUENCY        ; 0                           ; Untyped                           ;
; GATE_LOCK_SIGNAL              ; NO                          ; Untyped                           ;
; GATE_LOCK_COUNTER             ; 0                           ; Untyped                           ;
; LOCK_HIGH                     ; 1                           ; Untyped                           ;
; LOCK_LOW                      ; 1                           ; Untyped                           ;
; VALID_LOCK_MULTIPLIER         ; 1                           ; Untyped                           ;
; INVALID_LOCK_MULTIPLIER       ; 5                           ; Untyped                           ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                         ; Untyped                           ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                         ; Untyped                           ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                         ; Untyped                           ;
; SKIP_VCO                      ; OFF                         ; Untyped                           ;
; SWITCH_OVER_COUNTER           ; 0                           ; Untyped                           ;
; SWITCH_OVER_TYPE              ; AUTO                        ; Untyped                           ;
; FEEDBACK_SOURCE               ; EXTCLK0                     ; Untyped                           ;
; BANDWIDTH                     ; 0                           ; Untyped                           ;
; BANDWIDTH_TYPE                ; AUTO                        ; Untyped                           ;
; SPREAD_FREQUENCY              ; 0                           ; Untyped                           ;
; DOWN_SPREAD                   ; 0                           ; Untyped                           ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                         ; Untyped                           ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                         ; Untyped                           ;
; CLK9_MULTIPLY_BY              ; 0                           ; Untyped                           ;
; CLK8_MULTIPLY_BY              ; 0                           ; Untyped                           ;
; CLK7_MULTIPLY_BY              ; 0                           ; Untyped                           ;
; CLK6_MULTIPLY_BY              ; 0                           ; Untyped                           ;
; CLK5_MULTIPLY_BY              ; 1                           ; Untyped                           ;
; CLK4_MULTIPLY_BY              ; 1                           ; Untyped                           ;
; CLK3_MULTIPLY_BY              ; 1                           ; Untyped                           ;
; CLK2_MULTIPLY_BY              ; 1                           ; Signed Integer                    ;
; CLK1_MULTIPLY_BY              ; 1                           ; Signed Integer                    ;
; CLK0_MULTIPLY_BY              ; 4                           ; Signed Integer                    ;
; CLK9_DIVIDE_BY                ; 0                           ; Untyped                           ;
; CLK8_DIVIDE_BY                ; 0                           ; Untyped                           ;
; CLK7_DIVIDE_BY                ; 0                           ; Untyped                           ;
; CLK6_DIVIDE_BY                ; 0                           ; Untyped                           ;
; CLK5_DIVIDE_BY                ; 1                           ; Untyped                           ;
; CLK4_DIVIDE_BY                ; 1                           ; Untyped                           ;
; CLK3_DIVIDE_BY                ; 1                           ; Untyped                           ;
; CLK2_DIVIDE_BY                ; 1                           ; Signed Integer                    ;
; CLK1_DIVIDE_BY                ; 48                          ; Signed Integer                    ;
; CLK0_DIVIDE_BY                ; 1                           ; Signed Integer                    ;
; CLK9_PHASE_SHIFT              ; 0                           ; Untyped                           ;
; CLK8_PHASE_SHIFT              ; 0                           ; Untyped                           ;
; CLK7_PHASE_SHIFT              ; 0                           ; Untyped                           ;
; CLK6_PHASE_SHIFT              ; 0                           ; Untyped                           ;
; CLK5_PHASE_SHIFT              ; 0                           ; Untyped                           ;
; CLK4_PHASE_SHIFT              ; 0                           ; Untyped                           ;
; CLK3_PHASE_SHIFT              ; 0                           ; Untyped                           ;
; CLK2_PHASE_SHIFT              ; 0                           ; Untyped                           ;
; CLK1_PHASE_SHIFT              ; 0                           ; Untyped                           ;
; CLK0_PHASE_SHIFT              ; 0                           ; Untyped                           ;
; CLK5_TIME_DELAY               ; 0                           ; Untyped                           ;
; CLK4_TIME_DELAY               ; 0                           ; Untyped                           ;
; CLK3_TIME_DELAY               ; 0                           ; Untyped                           ;
; CLK2_TIME_DELAY               ; 0                           ; Untyped                           ;
; CLK1_TIME_DELAY               ; 0                           ; Untyped                           ;
; CLK0_TIME_DELAY               ; 0                           ; Untyped                           ;
; CLK9_DUTY_CYCLE               ; 50                          ; Untyped                           ;
; CLK8_DUTY_CYCLE               ; 50                          ; Untyped                           ;
; CLK7_DUTY_CYCLE               ; 50                          ; Untyped                           ;
; CLK6_DUTY_CYCLE               ; 50                          ; Untyped                           ;
; CLK5_DUTY_CYCLE               ; 50                          ; Untyped                           ;
; CLK4_DUTY_CYCLE               ; 50                          ; Untyped                           ;
; CLK3_DUTY_CYCLE               ; 50                          ; Untyped                           ;
; CLK2_DUTY_CYCLE               ; 50                          ; Signed Integer                    ;
; CLK1_DUTY_CYCLE               ; 50                          ; Signed Integer                    ;
; CLK0_DUTY_CYCLE               ; 50                          ; Signed Integer                    ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                           ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                           ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                           ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                           ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                           ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                           ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                           ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                           ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                           ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                           ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                           ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                           ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                           ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                           ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                           ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                           ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                           ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                           ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                           ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                           ;
; LOCK_WINDOW_UI                ;  0.05                       ; Untyped                           ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                      ; Untyped                           ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                      ; Untyped                           ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                      ; Untyped                           ;
; DPA_MULTIPLY_BY               ; 0                           ; Untyped                           ;
; DPA_DIVIDE_BY                 ; 1                           ; Untyped                           ;
; DPA_DIVIDER                   ; 0                           ; Untyped                           ;
; EXTCLK3_MULTIPLY_BY           ; 1                           ; Untyped                           ;
; EXTCLK2_MULTIPLY_BY           ; 1                           ; Untyped                           ;
; EXTCLK1_MULTIPLY_BY           ; 1                           ; Untyped                           ;
; EXTCLK0_MULTIPLY_BY           ; 1                           ; Untyped                           ;
; EXTCLK3_DIVIDE_BY             ; 1                           ; Untyped                           ;
; EXTCLK2_DIVIDE_BY             ; 1                           ; Untyped                           ;
; EXTCLK1_DIVIDE_BY             ; 1                           ; Untyped                           ;
; EXTCLK0_DIVIDE_BY             ; 1                           ; Untyped                           ;
; EXTCLK3_PHASE_SHIFT           ; 0                           ; Untyped                           ;
; EXTCLK2_PHASE_SHIFT           ; 0                           ; Untyped                           ;
; EXTCLK1_PHASE_SHIFT           ; 0                           ; Untyped                           ;
; EXTCLK0_PHASE_SHIFT           ; 0                           ; Untyped                           ;
; EXTCLK3_TIME_DELAY            ; 0                           ; Untyped                           ;
; EXTCLK2_TIME_DELAY            ; 0                           ; Untyped                           ;
; EXTCLK1_TIME_DELAY            ; 0                           ; Untyped                           ;
; EXTCLK0_TIME_DELAY            ; 0                           ; Untyped                           ;
; EXTCLK3_DUTY_CYCLE            ; 50                          ; Untyped                           ;
; EXTCLK2_DUTY_CYCLE            ; 50                          ; Untyped                           ;
; EXTCLK1_DUTY_CYCLE            ; 50                          ; Untyped                           ;
; EXTCLK0_DUTY_CYCLE            ; 50                          ; Untyped                           ;
; VCO_MULTIPLY_BY               ; 0                           ; Untyped                           ;
; VCO_DIVIDE_BY                 ; 0                           ; Untyped                           ;
; SCLKOUT0_PHASE_SHIFT          ; 0                           ; Untyped                           ;
; SCLKOUT1_PHASE_SHIFT          ; 0                           ; Untyped                           ;
; VCO_MIN                       ; 0                           ; Untyped                           ;
; VCO_MAX                       ; 0                           ; Untyped                           ;
; VCO_CENTER                    ; 0                           ; Untyped                           ;
; PFD_MIN                       ; 0                           ; Untyped                           ;
; PFD_MAX                       ; 0                           ; Untyped                           ;
; M_INITIAL                     ; 0                           ; Untyped                           ;
; M                             ; 0                           ; Untyped                           ;
; N                             ; 1                           ; Untyped                           ;
; M2                            ; 1                           ; Untyped                           ;
; N2                            ; 1                           ; Untyped                           ;
; SS                            ; 1                           ; Untyped                           ;
; C0_HIGH                       ; 0                           ; Untyped                           ;
; C1_HIGH                       ; 0                           ; Untyped                           ;
; C2_HIGH                       ; 0                           ; Untyped                           ;
; C3_HIGH                       ; 0                           ; Untyped                           ;
; C4_HIGH                       ; 0                           ; Untyped                           ;
; C5_HIGH                       ; 0                           ; Untyped                           ;
; C6_HIGH                       ; 0                           ; Untyped                           ;
; C7_HIGH                       ; 0                           ; Untyped                           ;
; C8_HIGH                       ; 0                           ; Untyped                           ;
; C9_HIGH                       ; 0                           ; Untyped                           ;
; C0_LOW                        ; 0                           ; Untyped                           ;
; C1_LOW                        ; 0                           ; Untyped                           ;
; C2_LOW                        ; 0                           ; Untyped                           ;
; C3_LOW                        ; 0                           ; Untyped                           ;
; C4_LOW                        ; 0                           ; Untyped                           ;
; C5_LOW                        ; 0                           ; Untyped                           ;
; C6_LOW                        ; 0                           ; Untyped                           ;
; C7_LOW                        ; 0                           ; Untyped                           ;
; C8_LOW                        ; 0                           ; Untyped                           ;
; C9_LOW                        ; 0                           ; Untyped                           ;
; C0_INITIAL                    ; 0                           ; Untyped                           ;
; C1_INITIAL                    ; 0                           ; Untyped                           ;
; C2_INITIAL                    ; 0                           ; Untyped                           ;
; C3_INITIAL                    ; 0                           ; Untyped                           ;
; C4_INITIAL                    ; 0                           ; Untyped                           ;
; C5_INITIAL                    ; 0                           ; Untyped                           ;
; C6_INITIAL                    ; 0                           ; Untyped                           ;
; C7_INITIAL                    ; 0                           ; Untyped                           ;
; C8_INITIAL                    ; 0                           ; Untyped                           ;
; C9_INITIAL                    ; 0                           ; Untyped                           ;
; C0_MODE                       ; BYPASS                      ; Untyped                           ;
; C1_MODE                       ; BYPASS                      ; Untyped                           ;
; C2_MODE                       ; BYPASS                      ; Untyped                           ;
; C3_MODE                       ; BYPASS                      ; Untyped                           ;
; C4_MODE                       ; BYPASS                      ; Untyped                           ;
; C5_MODE                       ; BYPASS                      ; Untyped                           ;
; C6_MODE                       ; BYPASS                      ; Untyped                           ;
; C7_MODE                       ; BYPASS                      ; Untyped                           ;
; C8_MODE                       ; BYPASS                      ; Untyped                           ;
; C9_MODE                       ; BYPASS                      ; Untyped                           ;
; C0_PH                         ; 0                           ; Untyped                           ;
; C1_PH                         ; 0                           ; Untyped                           ;
; C2_PH                         ; 0                           ; Untyped                           ;
; C3_PH                         ; 0                           ; Untyped                           ;
; C4_PH                         ; 0                           ; Untyped                           ;
; C5_PH                         ; 0                           ; Untyped                           ;
; C6_PH                         ; 0                           ; Untyped                           ;
; C7_PH                         ; 0                           ; Untyped                           ;
; C8_PH                         ; 0                           ; Untyped                           ;
; C9_PH                         ; 0                           ; Untyped                           ;
; L0_HIGH                       ; 1                           ; Untyped                           ;
; L1_HIGH                       ; 1                           ; Untyped                           ;
; G0_HIGH                       ; 1                           ; Untyped                           ;
; G1_HIGH                       ; 1                           ; Untyped                           ;
; G2_HIGH                       ; 1                           ; Untyped                           ;
; G3_HIGH                       ; 1                           ; Untyped                           ;
; E0_HIGH                       ; 1                           ; Untyped                           ;
; E1_HIGH                       ; 1                           ; Untyped                           ;
; E2_HIGH                       ; 1                           ; Untyped                           ;
; E3_HIGH                       ; 1                           ; Untyped                           ;
; L0_LOW                        ; 1                           ; Untyped                           ;
; L1_LOW                        ; 1                           ; Untyped                           ;
; G0_LOW                        ; 1                           ; Untyped                           ;
; G1_LOW                        ; 1                           ; Untyped                           ;
; G2_LOW                        ; 1                           ; Untyped                           ;
; G3_LOW                        ; 1                           ; Untyped                           ;
; E0_LOW                        ; 1                           ; Untyped                           ;
; E1_LOW                        ; 1                           ; Untyped                           ;
; E2_LOW                        ; 1                           ; Untyped                           ;
; E3_LOW                        ; 1                           ; Untyped                           ;
; L0_INITIAL                    ; 1                           ; Untyped                           ;
; L1_INITIAL                    ; 1                           ; Untyped                           ;
; G0_INITIAL                    ; 1                           ; Untyped                           ;
; G1_INITIAL                    ; 1                           ; Untyped                           ;
; G2_INITIAL                    ; 1                           ; Untyped                           ;
; G3_INITIAL                    ; 1                           ; Untyped                           ;
; E0_INITIAL                    ; 1                           ; Untyped                           ;
; E1_INITIAL                    ; 1                           ; Untyped                           ;
; E2_INITIAL                    ; 1                           ; Untyped                           ;
; E3_INITIAL                    ; 1                           ; Untyped                           ;
; L0_MODE                       ; BYPASS                      ; Untyped                           ;
; L1_MODE                       ; BYPASS                      ; Untyped                           ;
; G0_MODE                       ; BYPASS                      ; Untyped                           ;
; G1_MODE                       ; BYPASS                      ; Untyped                           ;
; G2_MODE                       ; BYPASS                      ; Untyped                           ;
; G3_MODE                       ; BYPASS                      ; Untyped                           ;
; E0_MODE                       ; BYPASS                      ; Untyped                           ;
; E1_MODE                       ; BYPASS                      ; Untyped                           ;
; E2_MODE                       ; BYPASS                      ; Untyped                           ;
; E3_MODE                       ; BYPASS                      ; Untyped                           ;
; L0_PH                         ; 0                           ; Untyped                           ;
; L1_PH                         ; 0                           ; Untyped                           ;
; G0_PH                         ; 0                           ; Untyped                           ;
; G1_PH                         ; 0                           ; Untyped                           ;
; G2_PH                         ; 0                           ; Untyped                           ;
; G3_PH                         ; 0                           ; Untyped                           ;
; E0_PH                         ; 0                           ; Untyped                           ;
; E1_PH                         ; 0                           ; Untyped                           ;
; E2_PH                         ; 0                           ; Untyped                           ;
; E3_PH                         ; 0                           ; Untyped                           ;
; M_PH                          ; 0                           ; Untyped                           ;
; C1_USE_CASC_IN                ; OFF                         ; Untyped                           ;
; C2_USE_CASC_IN                ; OFF                         ; Untyped                           ;
; C3_USE_CASC_IN                ; OFF                         ; Untyped                           ;
; C4_USE_CASC_IN                ; OFF                         ; Untyped                           ;
; C5_USE_CASC_IN                ; OFF                         ; Untyped                           ;
; C6_USE_CASC_IN                ; OFF                         ; Untyped                           ;
; C7_USE_CASC_IN                ; OFF                         ; Untyped                           ;
; C8_USE_CASC_IN                ; OFF                         ; Untyped                           ;
; C9_USE_CASC_IN                ; OFF                         ; Untyped                           ;
; CLK0_COUNTER                  ; G0                          ; Untyped                           ;
; CLK1_COUNTER                  ; G0                          ; Untyped                           ;
; CLK2_COUNTER                  ; G0                          ; Untyped                           ;
; CLK3_COUNTER                  ; G0                          ; Untyped                           ;
; CLK4_COUNTER                  ; G0                          ; Untyped                           ;
; CLK5_COUNTER                  ; G0                          ; Untyped                           ;
; CLK6_COUNTER                  ; E0                          ; Untyped                           ;
; CLK7_COUNTER                  ; E1                          ; Untyped                           ;
; CLK8_COUNTER                  ; E2                          ; Untyped                           ;
; CLK9_COUNTER                  ; E3                          ; Untyped                           ;
; L0_TIME_DELAY                 ; 0                           ; Untyped                           ;
; L1_TIME_DELAY                 ; 0                           ; Untyped                           ;
; G0_TIME_DELAY                 ; 0                           ; Untyped                           ;
; G1_TIME_DELAY                 ; 0                           ; Untyped                           ;
; G2_TIME_DELAY                 ; 0                           ; Untyped                           ;
; G3_TIME_DELAY                 ; 0                           ; Untyped                           ;
; E0_TIME_DELAY                 ; 0                           ; Untyped                           ;
; E1_TIME_DELAY                 ; 0                           ; Untyped                           ;
; E2_TIME_DELAY                 ; 0                           ; Untyped                           ;
; E3_TIME_DELAY                 ; 0                           ; Untyped                           ;
; M_TIME_DELAY                  ; 0                           ; Untyped                           ;
; N_TIME_DELAY                  ; 0                           ; Untyped                           ;
; EXTCLK3_COUNTER               ; E3                          ; Untyped                           ;
; EXTCLK2_COUNTER               ; E2                          ; Untyped                           ;
; EXTCLK1_COUNTER               ; E1                          ; Untyped                           ;
; EXTCLK0_COUNTER               ; E0                          ; Untyped                           ;
; ENABLE0_COUNTER               ; L0                          ; Untyped                           ;
; ENABLE1_COUNTER               ; L0                          ; Untyped                           ;
; CHARGE_PUMP_CURRENT           ; 2                           ; Untyped                           ;
; LOOP_FILTER_R                 ;  1.000000                   ; Untyped                           ;
; LOOP_FILTER_C                 ; 5                           ; Untyped                           ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                        ; Untyped                           ;
; LOOP_FILTER_R_BITS            ; 9999                        ; Untyped                           ;
; LOOP_FILTER_C_BITS            ; 9999                        ; Untyped                           ;
; VCO_POST_SCALE                ; 0                           ; Untyped                           ;
; CLK2_OUTPUT_FREQUENCY         ; 0                           ; Untyped                           ;
; CLK1_OUTPUT_FREQUENCY         ; 0                           ; Untyped                           ;
; CLK0_OUTPUT_FREQUENCY         ; 0                           ; Untyped                           ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                      ; Untyped                           ;
; PORT_CLKENA0                  ; PORT_UNUSED                 ; Untyped                           ;
; PORT_CLKENA1                  ; PORT_UNUSED                 ; Untyped                           ;
; PORT_CLKENA2                  ; PORT_UNUSED                 ; Untyped                           ;
; PORT_CLKENA3                  ; PORT_UNUSED                 ; Untyped                           ;
; PORT_CLKENA4                  ; PORT_UNUSED                 ; Untyped                           ;
; PORT_CLKENA5                  ; PORT_UNUSED                 ; Untyped                           ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY           ; Untyped                           ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY           ; Untyped                           ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY           ; Untyped                           ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY           ; Untyped                           ;
; PORT_EXTCLK0                  ; PORT_UNUSED                 ; Untyped                           ;
; PORT_EXTCLK1                  ; PORT_UNUSED                 ; Untyped                           ;
; PORT_EXTCLK2                  ; PORT_UNUSED                 ; Untyped                           ;
; PORT_EXTCLK3                  ; PORT_UNUSED                 ; Untyped                           ;
; PORT_CLKBAD0                  ; PORT_UNUSED                 ; Untyped                           ;
; PORT_CLKBAD1                  ; PORT_UNUSED                 ; Untyped                           ;
; PORT_CLK0                     ; PORT_USED                   ; Untyped                           ;
; PORT_CLK1                     ; PORT_USED                   ; Untyped                           ;
; PORT_CLK2                     ; PORT_USED                   ; Untyped                           ;
; PORT_CLK3                     ; PORT_UNUSED                 ; Untyped                           ;
; PORT_CLK4                     ; PORT_UNUSED                 ; Untyped                           ;
; PORT_CLK5                     ; PORT_UNUSED                 ; Untyped                           ;
; PORT_CLK6                     ; PORT_UNUSED                 ; Untyped                           ;
; PORT_CLK7                     ; PORT_UNUSED                 ; Untyped                           ;
; PORT_CLK8                     ; PORT_UNUSED                 ; Untyped                           ;
; PORT_CLK9                     ; PORT_UNUSED                 ; Untyped                           ;
; PORT_SCANDATA                 ; PORT_UNUSED                 ; Untyped                           ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                 ; Untyped                           ;
; PORT_SCANDONE                 ; PORT_UNUSED                 ; Untyped                           ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY           ; Untyped                           ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY           ; Untyped                           ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                 ; Untyped                           ;
; PORT_CLKLOSS                  ; PORT_UNUSED                 ; Untyped                           ;
; PORT_INCLK1                   ; PORT_UNUSED                 ; Untyped                           ;
; PORT_INCLK0                   ; PORT_USED                   ; Untyped                           ;
; PORT_FBIN                     ; PORT_UNUSED                 ; Untyped                           ;
; PORT_PLLENA                   ; PORT_UNUSED                 ; Untyped                           ;
; PORT_CLKSWITCH                ; PORT_UNUSED                 ; Untyped                           ;
; PORT_ARESET                   ; PORT_USED                   ; Untyped                           ;
; PORT_PFDENA                   ; PORT_UNUSED                 ; Untyped                           ;
; PORT_SCANCLK                  ; PORT_UNUSED                 ; Untyped                           ;
; PORT_SCANACLR                 ; PORT_UNUSED                 ; Untyped                           ;
; PORT_SCANREAD                 ; PORT_UNUSED                 ; Untyped                           ;
; PORT_SCANWRITE                ; PORT_UNUSED                 ; Untyped                           ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY           ; Untyped                           ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY           ; Untyped                           ;
; PORT_LOCKED                   ; PORT_USED                   ; Untyped                           ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                 ; Untyped                           ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY           ; Untyped                           ;
; PORT_PHASEDONE                ; PORT_UNUSED                 ; Untyped                           ;
; PORT_PHASESTEP                ; PORT_UNUSED                 ; Untyped                           ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                 ; Untyped                           ;
; PORT_SCANCLKENA               ; PORT_UNUSED                 ; Untyped                           ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                 ; Untyped                           ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY           ; Untyped                           ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY           ; Untyped                           ;
; M_TEST_SOURCE                 ; 5                           ; Untyped                           ;
; C0_TEST_SOURCE                ; 5                           ; Untyped                           ;
; C1_TEST_SOURCE                ; 5                           ; Untyped                           ;
; C2_TEST_SOURCE                ; 5                           ; Untyped                           ;
; C3_TEST_SOURCE                ; 5                           ; Untyped                           ;
; C4_TEST_SOURCE                ; 5                           ; Untyped                           ;
; C5_TEST_SOURCE                ; 5                           ; Untyped                           ;
; C6_TEST_SOURCE                ; 5                           ; Untyped                           ;
; C7_TEST_SOURCE                ; 5                           ; Untyped                           ;
; C8_TEST_SOURCE                ; 5                           ; Untyped                           ;
; C9_TEST_SOURCE                ; 5                           ; Untyped                           ;
; CBXI_PARAMETER                ; PLL88a160_altpll            ; Untyped                           ;
; VCO_FREQUENCY_CONTROL         ; AUTO                        ; Untyped                           ;
; VCO_PHASE_SHIFT_STEP          ; 0                           ; Untyped                           ;
; WIDTH_CLOCK                   ; 5                           ; Signed Integer                    ;
; WIDTH_PHASECOUNTERSELECT      ; 4                           ; Untyped                           ;
; USING_FBMIMICBIDIR_PORT       ; OFF                         ; Untyped                           ;
; DEVICE_FAMILY                 ; MAX 10                      ; Untyped                           ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                      ; Untyped                           ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                         ; Untyped                           ;
; AUTO_CARRY_CHAINS             ; ON                          ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS          ; OFF                         ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS           ; ON                          ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS        ; OFF                         ; IGNORE_CASCADE                    ;
+-------------------------------+-----------------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                  ;
+-------------------------------------------------+-------------------------------+----------------+
; Parameter Name                                  ; Value                         ; Type           ;
+-------------------------------------------------+-------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                 ; String         ;
; sld_node_info                                   ; 805334528                     ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0               ; String         ;
; SLD_IP_VERSION                                  ; 6                             ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                             ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                             ; Signed Integer ;
; sld_data_bits                                   ; 1                             ; Untyped        ;
; sld_trigger_bits                                ; 1                             ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                            ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                         ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                         ; Signed Integer ;
; sld_incremental_routing                         ; 1                             ; Untyped        ;
; sld_sample_depth                                ; 512                           ; Untyped        ;
; sld_segment_size                                ; 512                           ; Untyped        ;
; sld_ram_block_type                              ; AUTO                          ; Untyped        ;
; sld_state_bits                                  ; 11                            ; Untyped        ;
; sld_buffer_full_stop                            ; 1                             ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                             ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                             ; Signed Integer ;
; sld_trigger_level                               ; 2                             ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                             ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                             ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                             ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                             ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                             ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,basic,1,              ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                             ; Untyped        ;
; sld_trigger_pipeline                            ; 0                             ; Untyped        ;
; sld_ram_pipeline                                ; 1                             ; Untyped        ;
; sld_counter_pipeline                            ; 0                             ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                             ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                          ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                          ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                          ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                          ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                          ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                          ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                          ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                          ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                          ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                          ; String         ;
; sld_inversion_mask_length                       ; 29                            ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                             ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd     ; String         ;
; sld_state_flow_use_generated                    ; 0                             ; Untyped        ;
; sld_current_resource_width                      ; 1                             ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                           ; Untyped        ;
; sld_storage_qualifier_bits                      ; 1                             ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                             ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                           ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                             ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                             ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                         ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                             ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                             ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                             ; Signed Integer ;
+-------------------------------------------------+-------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: CPU_Interafce:inst2|altsyncram:txfifo_degubmem_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------+
; Parameter Name                     ; Value                ; Type                                      ;
+------------------------------------+----------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                   ;
; WIDTH_A                            ; 8                    ; Untyped                                   ;
; WIDTHAD_A                          ; 8                    ; Untyped                                   ;
; NUMWORDS_A                         ; 256                  ; Untyped                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WIDTH_B                            ; 8                    ; Untyped                                   ;
; WIDTHAD_B                          ; 8                    ; Untyped                                   ;
; NUMWORDS_B                         ; 256                  ; Untyped                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                   ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_08g1      ; Untyped                                   ;
+------------------------------------+----------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                       ;
+----------------------------+-----------------------------------------------------------------------+
; Name                       ; Value                                                                 ;
+----------------------------+-----------------------------------------------------------------------+
; Number of entity instances ; 1                                                                     ;
; Entity Instance            ; CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                            ;
;     -- LPM_WIDTH           ; 1                                                                     ;
;     -- LPM_NUMWORDS        ; 512                                                                   ;
;     -- LPM_SHOWAHEAD       ; ON                                                                    ;
;     -- USE_EAB             ; ON                                                                    ;
+----------------------------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                ;
+----------------------------+----------------------------------------------------------------+
; Name                       ; Value                                                          ;
+----------------------------+----------------------------------------------------------------+
; Number of entity instances ; 4                                                              ;
; Entity Instance            ; CPU_Interafce:inst2|tx_fifo:tx_afifol|scfifo:scfifo_component  ;
;     -- FIFO Type           ; Single Clock                                                   ;
;     -- lpm_width           ; 8                                                              ;
;     -- LPM_NUMWORDS        ; 32                                                             ;
;     -- LPM_SHOWAHEAD       ; OFF                                                            ;
;     -- USE_EAB             ; ON                                                             ;
; Entity Instance            ; CPU_Interafce:inst2|tx_fifo:tx_afifoh|scfifo:scfifo_component  ;
;     -- FIFO Type           ; Single Clock                                                   ;
;     -- lpm_width           ; 8                                                              ;
;     -- LPM_NUMWORDS        ; 32                                                             ;
;     -- LPM_SHOWAHEAD       ; OFF                                                            ;
;     -- USE_EAB             ; ON                                                             ;
; Entity Instance            ; CPU_Interafce:inst2|Rxa_fifo:rx_afifol|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                   ;
;     -- lpm_width           ; 8                                                              ;
;     -- LPM_NUMWORDS        ; 32                                                             ;
;     -- LPM_SHOWAHEAD       ; ON                                                             ;
;     -- USE_EAB             ; ON                                                             ;
; Entity Instance            ; CPU_Interafce:inst2|Rxa_fifo:rx_afifoh|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                   ;
;     -- lpm_width           ; 8                                                              ;
;     -- LPM_NUMWORDS        ; 32                                                             ;
;     -- LPM_SHOWAHEAD       ; ON                                                             ;
;     -- USE_EAB             ; ON                                                             ;
+----------------------------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                       ;
+-------------------------------+----------------------------------------------------+
; Name                          ; Value                                              ;
+-------------------------------+----------------------------------------------------+
; Number of entity instances    ; 1                                                  ;
; Entity Instance               ; Clock:inst1|PLL88a160:pll1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; SOURCE_SYNCHRONOUS                                 ;
;     -- PLL_TYPE               ; AUTO                                               ;
;     -- PRIMARY_CLOCK          ; INCLK0                                             ;
;     -- INCLK0_INPUT_FREQUENCY ; 30303                                              ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                  ;
;     -- VCO_MULTIPLY_BY        ; 0                                                  ;
;     -- VCO_DIVIDE_BY          ; 0                                                  ;
+-------------------------------+----------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                 ;
+-------------------------------------------+------------------------------------------------------+
; Name                                      ; Value                                                ;
+-------------------------------------------+------------------------------------------------------+
; Number of entity instances                ; 1                                                    ;
; Entity Instance                           ; CPU_Interafce:inst2|altsyncram:txfifo_degubmem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                            ;
;     -- WIDTH_A                            ; 8                                                    ;
;     -- NUMWORDS_A                         ; 256                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                         ;
;     -- WIDTH_B                            ; 8                                                    ;
;     -- NUMWORDS_B                         ; 256                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                             ;
+-------------------------------------------+------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_TRANSMIT:TX" ;
+----------+-------+----------+---------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                           ;
+----------+-------+----------+---------------------------------------------------+
; txenable ; Input ; Info     ; Stuck at VCC                                      ;
+----------+-------+----------+---------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_RECEIVE:RX" ;
+----------+-------+----------+--------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                          ;
+----------+-------+----------+--------------------------------------------------+
; rxenable ; Input ; Info     ; Stuck at VCC                                     ;
+----------+-------+----------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU_Interafce:inst2|Rxa_fifo:rx_afifoh"                                              ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; usedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU_Interafce:inst2|Rxa_fifo:rx_afifol"                                              ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; usedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU_Interafce:inst2|tx_fifo:tx_afifoh"                                               ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; usedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU_Interafce:inst2|tx_fifo:tx_afifol"                                              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; full ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU_Interafce:inst2|cdr_fifo:dcfifo_component"                                         ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; wrusedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 1                   ; 1                ; 512          ; 1        ; continuous             ; sequential           ; 2                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 43                          ;
; cycloneiii_ff         ; 1483                        ;
;     CLR               ; 164                         ;
;     CLR SCLR          ; 1                           ;
;     ENA               ; 282                         ;
;     ENA CLR           ; 108                         ;
;     ENA CLR SCLR      ; 2                           ;
;     ENA SCLR          ; 35                          ;
;     ENA SLD           ; 58                          ;
;     SCLR              ; 113                         ;
;     SCLR SLD          ; 1                           ;
;     SLD               ; 4                           ;
;     plain             ; 715                         ;
; cycloneiii_io_obuf    ; 16                          ;
; cycloneiii_lcell_comb ; 2595                        ;
;     arith             ; 157                         ;
;         2 data inputs ; 114                         ;
;         3 data inputs ; 43                          ;
;     normal            ; 2438                        ;
;         0 data inputs ; 108                         ;
;         1 data inputs ; 31                          ;
;         2 data inputs ; 110                         ;
;         3 data inputs ; 284                         ;
;         4 data inputs ; 1905                        ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 41                          ;
;                       ;                             ;
; Max LUT depth         ; 7.00                        ;
; Average LUT depth     ; 3.47                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                        ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------------------------------------------+---------+
; Name                 ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                   ; Details ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------------------------------------------+---------+
; /EINT2               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU_Interafce:inst2|Int_n_out~0                                                                     ; N/A     ;
; /EINT2               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CPU_Interafce:inst2|Int_n_out~0                                                                     ; N/A     ;
; sig_clk160mhz        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Clock:inst1|PLL88a160:pll1|altpll:altpll_component|PLL88a160_altpll:auto_generated|wire_pll1_clk[0] ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                 ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                 ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                 ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                 ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                 ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                 ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                 ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                 ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                 ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                 ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                 ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                 ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                 ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                 ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                 ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                 ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                 ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                 ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                 ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                 ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                 ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                 ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                 ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                 ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                 ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                 ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                 ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                 ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                 ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                 ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                 ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                 ; N/A     ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Jul 20 09:59:58 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off amc -c AMC
Info (16303): High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time
Info (20032): Parallel compilation is enabled and will use up to 2 processors
Info (12021): Found 2 design units, including 1 entities, in source file fdc.vhd
    Info (12022): Found design unit 1: fdc-arch_fdc File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/fdc.vhd Line: 17
    Info (12023): Found entity 1: fdc File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/fdc.vhd Line: 9
Warning (10335): Unrecognized synthesis attribute "RLOC" at data_recovery.vhd(118) File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/data_recovery.vhd Line: 118
Warning (10335): Unrecognized synthesis attribute "IOB" at data_recovery.vhd(119) File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/data_recovery.vhd Line: 119
Warning (10335): Unrecognized synthesis attribute "RLOC" at data_recovery.vhd(120) File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/data_recovery.vhd Line: 120
Warning (10335): Unrecognized synthesis attribute "RLOC" at data_recovery.vhd(121) File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/data_recovery.vhd Line: 121
Warning (10335): Unrecognized synthesis attribute "RLOC" at data_recovery.vhd(122) File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/data_recovery.vhd Line: 122
Warning (10335): Unrecognized synthesis attribute "RLOC" at data_recovery.vhd(124) File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/data_recovery.vhd Line: 124
Warning (10335): Unrecognized synthesis attribute "IOB" at data_recovery.vhd(125) File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/data_recovery.vhd Line: 125
Warning (10335): Unrecognized synthesis attribute "RLOC" at data_recovery.vhd(126) File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/data_recovery.vhd Line: 126
Warning (10335): Unrecognized synthesis attribute "RLOC" at data_recovery.vhd(127) File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/data_recovery.vhd Line: 127
Warning (10335): Unrecognized synthesis attribute "RLOC" at data_recovery.vhd(128) File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/data_recovery.vhd Line: 128
Warning (10335): Unrecognized synthesis attribute "RLOC" at data_recovery.vhd(130) File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/data_recovery.vhd Line: 130
Warning (10335): Unrecognized synthesis attribute "IOB" at data_recovery.vhd(131) File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/data_recovery.vhd Line: 131
Warning (10335): Unrecognized synthesis attribute "RLOC" at data_recovery.vhd(132) File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/data_recovery.vhd Line: 132
Warning (10335): Unrecognized synthesis attribute "RLOC" at data_recovery.vhd(133) File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/data_recovery.vhd Line: 133
Warning (10335): Unrecognized synthesis attribute "RLOC" at data_recovery.vhd(134) File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/data_recovery.vhd Line: 134
Warning (10335): Unrecognized synthesis attribute "RLOC" at data_recovery.vhd(136) File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/data_recovery.vhd Line: 136
Warning (10335): Unrecognized synthesis attribute "IOB" at data_recovery.vhd(137) File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/data_recovery.vhd Line: 137
Warning (10335): Unrecognized synthesis attribute "RLOC" at data_recovery.vhd(138) File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/data_recovery.vhd Line: 138
Warning (10335): Unrecognized synthesis attribute "RLOC" at data_recovery.vhd(139) File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/data_recovery.vhd Line: 139
Warning (10335): Unrecognized synthesis attribute "RLOC" at data_recovery.vhd(140) File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/data_recovery.vhd Line: 140
Info (12021): Found 2 design units, including 1 entities, in source file data_recovery.vhd
    Info (12022): Found design unit 1: data_recovery_virtex2_fast-arch_data_recovery_virtex2_fast File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/data_recovery.vhd Line: 77
    Info (12023): Found entity 1: data_recovery_virtex2_fast File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/data_recovery.vhd Line: 68
Info (12021): Found 2 design units, including 1 entities, in source file sync_rxfifo.vhd
    Info (12022): Found design unit 1: sync_rxfifo-Behavioral File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/sync_rxfifo.vhd Line: 47
    Info (12023): Found entity 1: sync_rxfifo File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/sync_rxfifo.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file sync_fifo.vhd
    Info (12022): Found design unit 1: sync_fifo-Behavioral File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/sync_fifo.vhd Line: 47
    Info (12023): Found entity 1: sync_fifo File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/sync_fifo.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file transmit.vhd
    Info (12022): Found design unit 1: HDLC_TRANSMIT-HDLC_TRANSMIT_a File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/transmit.vhd Line: 81
    Info (12023): Found entity 1: HDLC_TRANSMIT File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/transmit.vhd Line: 50
Info (12021): Found 2 design units, including 1 entities, in source file tb_tob.vhd
    Info (12022): Found design unit 1: Tb_tob-Behavioral File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/Tb_tob.vhd Line: 38
    Info (12023): Found entity 1: Tb_tob File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/Tb_tob.vhd Line: 34
Info (12021): Found 2 design units, including 1 entities, in source file sc_hdlc_top.vhd
    Info (12022): Found design unit 1: SC_HDLC_top-SC_HDLC_top_a File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/sc_hdlc_top.vhd Line: 75
    Info (12023): Found entity 1: SC_HDLC_top File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/sc_hdlc_top.vhd Line: 48
Info (12021): Found 2 design units, including 1 entities, in source file receive.vhd
    Info (12022): Found design unit 1: HDLC_RECEIVE-HDLC_RECEIVE_a File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/receive.vhd Line: 74
    Info (12023): Found entity 1: HDLC_RECEIVE File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/receive.vhd Line: 49
Info (12021): Found 1 design units, including 0 entities, in source file hdlc_package.vhd
    Info (12022): Found design unit 1: HDLC_PACKAGE File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/hdlc_package.vhd Line: 47
Info (12021): Found 2 design units, including 1 entities, in source file cpu_interafce.vhd
    Info (12022): Found design unit 1: CPU_Interafce-Behavioral File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/CPU_Interafce.vhd Line: 61
    Info (12023): Found entity 1: CPU_Interafce File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/CPU_Interafce.vhd Line: 27
Info (12021): Found 2 design units, including 1 entities, in source file tx_fifo.vhd
    Info (12022): Found design unit 1: tx_fifo-SYN File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/tx_fifo.vhd Line: 58
    Info (12023): Found entity 1: tx_fifo File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/tx_fifo.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file rxa_fifo.vhd
    Info (12022): Found design unit 1: rxa_fifo-SYN File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/Rxa_fifo.vhd Line: 58
    Info (12023): Found entity 1: Rxa_fifo File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/Rxa_fifo.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file pll88a160.vhd
    Info (12022): Found design unit 1: pll88a160-SYN File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/PLL88a160.vhd Line: 55
    Info (12023): Found entity 1: PLL88a160 File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/PLL88a160.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file lvds_ip.vhd
    Info (12022): Found design unit 1: lvds_ip-rtl File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/lvds_ip.vhd Line: 19
    Info (12023): Found entity 1: lvds_ip File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/lvds_ip.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file lvds_ip/lvds_ip_0002.v
    Info (12023): Found entity 1: lvds_ip_0002 File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/lvds_ip/lvds_ip_0002.v Line: 28
Info (12021): Found 2 design units, including 1 entities, in source file cdr_fifo.vhd
    Info (12022): Found design unit 1: cdr_fifo-SYN File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/cdr_fifo.vhd Line: 60
    Info (12023): Found entity 1: cdr_fifo File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/cdr_fifo.vhd Line: 42
Warning (12125): Using design file amc1feb22.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: amc1feb22
Info (12127): Elaborating entity "AMC1feb22" for the top level hierarchy
Warning (275009): Pin "CLK1" not connected
Info (12128): Elaborating entity "CPU_Interafce" for hierarchy "CPU_Interafce:inst2"
Warning (10541): VHDL Signal Declaration warning at CPU_Interafce.vhd(55): used implicit default value for signal "pin_98_out" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/CPU_Interafce.vhd Line: 55
Warning (10541): VHDL Signal Declaration warning at CPU_Interafce.vhd(82): used implicit default value for signal "sig_debug_8" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/CPU_Interafce.vhd Line: 82
Warning (10541): VHDL Signal Declaration warning at CPU_Interafce.vhd(87): used implicit default value for signal "sig_debug_13" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/CPU_Interafce.vhd Line: 87
Warning (10036): Verilog HDL or VHDL warning at CPU_Interafce.vhd(146): object "sig_Read_ENn_in2" assigned a value but never read File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/CPU_Interafce.vhd Line: 146
Warning (10036): Verilog HDL or VHDL warning at CPU_Interafce.vhd(147): object "sig_Cs_n_in2" assigned a value but never read File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/CPU_Interafce.vhd Line: 147
Warning (10036): Verilog HDL or VHDL warning at CPU_Interafce.vhd(278): object "sig_Tx_Reset" assigned a value but never read File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/CPU_Interafce.vhd Line: 278
Warning (10036): Verilog HDL or VHDL warning at CPU_Interafce.vhd(298): object "sig_aRxData9" assigned a value but never read File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/CPU_Interafce.vhd Line: 298
Warning (10036): Verilog HDL or VHDL warning at CPU_Interafce.vhd(304): object "cdr_fifo_rcount" assigned a value but never read File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/CPU_Interafce.vhd Line: 304
Warning (10036): Verilog HDL or VHDL warning at CPU_Interafce.vhd(312): object "cdr_fifo_wdcnt" assigned a value but never read File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/CPU_Interafce.vhd Line: 312
Warning (10036): Verilog HDL or VHDL warning at CPU_Interafce.vhd(330): object "sig_txafifo_wenb" assigned a value but never read File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/CPU_Interafce.vhd Line: 330
Warning (10036): Verilog HDL or VHDL warning at CPU_Interafce.vhd(345): object "sig_txafifo_lfull" assigned a value but never read File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/CPU_Interafce.vhd Line: 345
Warning (10036): Verilog HDL or VHDL warning at CPU_Interafce.vhd(346): object "sig_txafifo_hfull" assigned a value but never read File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/CPU_Interafce.vhd Line: 346
Warning (10036): Verilog HDL or VHDL warning at CPU_Interafce.vhd(350): object "sig_txafifo_wr_hdcnt" assigned a value but never read File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/CPU_Interafce.vhd Line: 350
Warning (10036): Verilog HDL or VHDL warning at CPU_Interafce.vhd(353): object "sig_txafifo_empty_n2" assigned a value but never read File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/CPU_Interafce.vhd Line: 353
Warning (10036): Verilog HDL or VHDL warning at CPU_Interafce.vhd(354): object "sig_txafifo_empty_n3" assigned a value but never read File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/CPU_Interafce.vhd Line: 354
Warning (10036): Verilog HDL or VHDL warning at CPU_Interafce.vhd(362): object "sig_rxafifo_wsel" assigned a value but never read File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/CPU_Interafce.vhd Line: 362
Warning (10036): Verilog HDL or VHDL warning at CPU_Interafce.vhd(365): object "sig_rxafifo_hwenb" assigned a value but never read File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/CPU_Interafce.vhd Line: 365
Warning (10036): Verilog HDL or VHDL warning at CPU_Interafce.vhd(372): object "sig_rxafifo_lfull" assigned a value but never read File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/CPU_Interafce.vhd Line: 372
Warning (10036): Verilog HDL or VHDL warning at CPU_Interafce.vhd(373): object "sig_rxafifo_hfull" assigned a value but never read File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/CPU_Interafce.vhd Line: 373
Warning (10036): Verilog HDL or VHDL warning at CPU_Interafce.vhd(374): object "sig_rxafifo_lempty" assigned a value but never read File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/CPU_Interafce.vhd Line: 374
Warning (10036): Verilog HDL or VHDL warning at CPU_Interafce.vhd(375): object "sig_rxafifo_hempty" assigned a value but never read File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/CPU_Interafce.vhd Line: 375
Warning (10036): Verilog HDL or VHDL warning at CPU_Interafce.vhd(379): object "sig_rxdata_flag" assigned a value but never read File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/CPU_Interafce.vhd Line: 379
Warning (10036): Verilog HDL or VHDL warning at CPU_Interafce.vhd(390): object "sig_rxafifo_lcnt" assigned a value but never read File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/CPU_Interafce.vhd Line: 390
Warning (10036): Verilog HDL or VHDL warning at CPU_Interafce.vhd(391): object "sig_rxafifo_hcnt" assigned a value but never read File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/CPU_Interafce.vhd Line: 391
Warning (10036): Verilog HDL or VHDL warning at CPU_Interafce.vhd(426): object "cpubus_nxt" assigned a value but never read File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/CPU_Interafce.vhd Line: 426
Warning (10036): Verilog HDL or VHDL warning at CPU_Interafce.vhd(435): object "sig_rmc_width_cont" assigned a value but never read File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/CPU_Interafce.vhd Line: 435
Warning (10036): Verilog HDL or VHDL warning at CPU_Interafce.vhd(441): object "sig_rmc1" assigned a value but never read File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/CPU_Interafce.vhd Line: 441
Warning (10036): Verilog HDL or VHDL warning at CPU_Interafce.vhd(442): object "sig_rmc2" assigned a value but never read File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/CPU_Interafce.vhd Line: 442
Warning (10541): VHDL Signal Declaration warning at CPU_Interafce.vhd(449): used implicit default value for signal "TxValidCRC" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/CPU_Interafce.vhd Line: 449
Warning (10541): VHDL Signal Declaration warning at CPU_Interafce.vhd(450): used implicit default value for signal "TxDataCRC" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/CPU_Interafce.vhd Line: 450
Warning (10036): Verilog HDL or VHDL warning at CPU_Interafce.vhd(463): object "sig_RxDataWr4_n" assigned a value but never read File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/CPU_Interafce.vhd Line: 463
Warning (10036): Verilog HDL or VHDL warning at CPU_Interafce.vhd(472): object "xpr_int_debug" assigned a value but never read File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/CPU_Interafce.vhd Line: 472
Warning (10873): Using initial value X (don't care) for net "regA_RSTA[6]" at CPU_Interafce.vhd(194) File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/CPU_Interafce.vhd Line: 194
Warning (10873): Using initial value X (don't care) for net "regA_RSTA[4..0]" at CPU_Interafce.vhd(194) File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/CPU_Interafce.vhd Line: 194
Info (12128): Elaborating entity "lvds_ip" for hierarchy "CPU_Interafce:inst2|lvds_ip:lvds_ip_inst" File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/CPU_Interafce.vhd Line: 666
Info (12128): Elaborating entity "lvds_ip_0002" for hierarchy "CPU_Interafce:inst2|lvds_ip:lvds_ip_inst|lvds_ip_0002:lvds_ip_inst" File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/lvds_ip.vhd Line: 30
Info (12128): Elaborating entity "cdr_fifo" for hierarchy "CPU_Interafce:inst2|cdr_fifo:dcfifo_component" File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/CPU_Interafce.vhd Line: 673
Info (12128): Elaborating entity "dcfifo" for hierarchy "CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component" File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/cdr_fifo.vhd Line: 108
Info (12130): Elaborated megafunction instantiation "CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component" File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/cdr_fifo.vhd Line: 108
Info (12133): Instantiated megafunction "CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component" with the following parameter: File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/cdr_fifo.vhd Line: 108
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "1"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "5"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_o8k1.tdf
    Info (12023): Found entity 1: dcfifo_o8k1 File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/dcfifo_o8k1.tdf Line: 44
Info (12128): Elaborating entity "dcfifo_o8k1" for hierarchy "CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_ssa.tdf
    Info (12023): Found entity 1: a_gray2bin_ssa File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/a_gray2bin_ssa.tdf Line: 22
Info (12128): Elaborating entity "a_gray2bin_ssa" for hierarchy "CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|a_gray2bin_ssa:rdptr_g_gray2bin" File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/dcfifo_o8k1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_rh6.tdf
    Info (12023): Found entity 1: a_graycounter_rh6 File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/a_graycounter_rh6.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_rh6" for hierarchy "CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|a_graycounter_rh6:rdptr_g1p" File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/dcfifo_o8k1.tdf Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_nvb.tdf
    Info (12023): Found entity 1: a_graycounter_nvb File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/a_graycounter_nvb.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_nvb" for hierarchy "CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|a_graycounter_nvb:wrptr_g1p" File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/dcfifo_o8k1.tdf Line: 64
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pv31.tdf
    Info (12023): Found entity 1: altsyncram_pv31 File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/altsyncram_pv31.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_pv31" for hierarchy "CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|altsyncram_pv31:fifo_ram" File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/dcfifo_o8k1.tdf Line: 65
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf
    Info (12023): Found entity 1: dffpipe_oe9 File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/dffpipe_oe9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_oe9" for hierarchy "CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|dffpipe_oe9:rs_brp" File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/dcfifo_o8k1.tdf Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_8pl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_8pl File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/alt_synch_pipe_8pl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_8pl" for hierarchy "CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|alt_synch_pipe_8pl:rs_dgwp" File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/dcfifo_o8k1.tdf Line: 86
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9 File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/dffpipe_pe9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13" File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/alt_synch_pipe_8pl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_9pl File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/alt_synch_pipe_9pl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_9pl" for hierarchy "CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|alt_synch_pipe_9pl:ws_dgrp" File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/dcfifo_o8k1.tdf Line: 89
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9 File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/dffpipe_qe9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16" File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/alt_synch_pipe_9pl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_1h5.tdf
    Info (12023): Found entity 1: cmpr_1h5 File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/cmpr_1h5.tdf Line: 22
Info (12128): Elaborating entity "cmpr_1h5" for hierarchy "CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|cmpr_1h5:rdempty_eq_comp1_lsb" File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/dcfifo_o8k1.tdf Line: 96
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_di5.tdf
    Info (12023): Found entity 1: cmpr_di5 File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/cmpr_di5.tdf Line: 22
Info (12128): Elaborating entity "cmpr_di5" for hierarchy "CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|cmpr_di5:rdfull_eq_comp" File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/dcfifo_o8k1.tdf Line: 100
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_9d7.tdf
    Info (12023): Found entity 1: mux_9d7 File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/mux_9d7.tdf Line: 22
Info (12128): Elaborating entity "mux_9d7" for hierarchy "CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|mux_9d7:rdemp_eq_comp_lsb_mux" File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/dcfifo_o8k1.tdf Line: 105
Info (12128): Elaborating entity "tx_fifo" for hierarchy "CPU_Interafce:inst2|tx_fifo:tx_afifol" File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/CPU_Interafce.vhd Line: 2128
Info (12128): Elaborating entity "scfifo" for hierarchy "CPU_Interafce:inst2|tx_fifo:tx_afifol|scfifo:scfifo_component" File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/tx_fifo.vhd Line: 99
Info (12130): Elaborated megafunction instantiation "CPU_Interafce:inst2|tx_fifo:tx_afifol|scfifo:scfifo_component" File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/tx_fifo.vhd Line: 99
Info (12133): Instantiated megafunction "CPU_Interafce:inst2|tx_fifo:tx_afifol|scfifo:scfifo_component" with the following parameter: File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/tx_fifo.vhd Line: 99
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_numwords" = "32"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "5"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_io21.tdf
    Info (12023): Found entity 1: scfifo_io21 File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/scfifo_io21.tdf Line: 24
Info (12128): Elaborating entity "scfifo_io21" for hierarchy "CPU_Interafce:inst2|tx_fifo:tx_afifol|scfifo:scfifo_component|scfifo_io21:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_5g21.tdf
    Info (12023): Found entity 1: a_dpfifo_5g21 File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/a_dpfifo_5g21.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_5g21" for hierarchy "CPU_Interafce:inst2|tx_fifo:tx_afifol|scfifo:scfifo_component|scfifo_io21:auto_generated|a_dpfifo_5g21:dpfifo" File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/scfifo_io21.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_56f.tdf
    Info (12023): Found entity 1: a_fefifo_56f File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/a_fefifo_56f.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_56f" for hierarchy "CPU_Interafce:inst2|tx_fifo:tx_afifol|scfifo:scfifo_component|scfifo_io21:auto_generated|a_dpfifo_5g21:dpfifo|a_fefifo_56f:fifo_state" File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/a_dpfifo_5g21.tdf Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_237.tdf
    Info (12023): Found entity 1: cntr_237 File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/cntr_237.tdf Line: 25
Info (12128): Elaborating entity "cntr_237" for hierarchy "CPU_Interafce:inst2|tx_fifo:tx_afifol|scfifo:scfifo_component|scfifo_io21:auto_generated|a_dpfifo_5g21:dpfifo|a_fefifo_56f:fifo_state|cntr_237:count_usedw" File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/a_fefifo_56f.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_srl1.tdf
    Info (12023): Found entity 1: altsyncram_srl1 File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/altsyncram_srl1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_srl1" for hierarchy "CPU_Interafce:inst2|tx_fifo:tx_afifol|scfifo:scfifo_component|scfifo_io21:auto_generated|a_dpfifo_5g21:dpfifo|altsyncram_srl1:FIFOram" File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/a_dpfifo_5g21.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_m2b.tdf
    Info (12023): Found entity 1: cntr_m2b File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/cntr_m2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_m2b" for hierarchy "CPU_Interafce:inst2|tx_fifo:tx_afifol|scfifo:scfifo_component|scfifo_io21:auto_generated|a_dpfifo_5g21:dpfifo|cntr_m2b:rd_ptr_count" File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/a_dpfifo_5g21.tdf Line: 43
Info (12128): Elaborating entity "Rxa_fifo" for hierarchy "CPU_Interafce:inst2|Rxa_fifo:rx_afifol" File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/CPU_Interafce.vhd Line: 2160
Info (12128): Elaborating entity "scfifo" for hierarchy "CPU_Interafce:inst2|Rxa_fifo:rx_afifol|scfifo:scfifo_component" File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/Rxa_fifo.vhd Line: 99
Info (12130): Elaborated megafunction instantiation "CPU_Interafce:inst2|Rxa_fifo:rx_afifol|scfifo:scfifo_component" File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/Rxa_fifo.vhd Line: 99
Info (12133): Instantiated megafunction "CPU_Interafce:inst2|Rxa_fifo:rx_afifol|scfifo:scfifo_component" with the following parameter: File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/Rxa_fifo.vhd Line: 99
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_numwords" = "32"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "5"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_kl21.tdf
    Info (12023): Found entity 1: scfifo_kl21 File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/scfifo_kl21.tdf Line: 24
Info (12128): Elaborating entity "scfifo_kl21" for hierarchy "CPU_Interafce:inst2|Rxa_fifo:rx_afifol|scfifo:scfifo_component|scfifo_kl21:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_7d21.tdf
    Info (12023): Found entity 1: a_dpfifo_7d21 File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/a_dpfifo_7d21.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_7d21" for hierarchy "CPU_Interafce:inst2|Rxa_fifo:rx_afifol|scfifo:scfifo_component|scfifo_kl21:auto_generated|a_dpfifo_7d21:dpfifo" File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/scfifo_kl21.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_j1b1.tdf
    Info (12023): Found entity 1: altsyncram_j1b1 File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/altsyncram_j1b1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_j1b1" for hierarchy "CPU_Interafce:inst2|Rxa_fifo:rx_afifol|scfifo:scfifo_component|scfifo_kl21:auto_generated|a_dpfifo_7d21:dpfifo|altsyncram_j1b1:FIFOram" File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/a_dpfifo_7d21.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_878.tdf
    Info (12023): Found entity 1: cmpr_878 File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/cmpr_878.tdf Line: 22
Info (12128): Elaborating entity "cmpr_878" for hierarchy "CPU_Interafce:inst2|Rxa_fifo:rx_afifol|scfifo:scfifo_component|scfifo_kl21:auto_generated|a_dpfifo_7d21:dpfifo|cmpr_878:almost_full_comparer" File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/a_dpfifo_7d21.tdf Line: 54
Info (12128): Elaborating entity "cmpr_878" for hierarchy "CPU_Interafce:inst2|Rxa_fifo:rx_afifol|scfifo:scfifo_component|scfifo_kl21:auto_generated|a_dpfifo_7d21:dpfifo|cmpr_878:three_comparison" File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/a_dpfifo_7d21.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jka.tdf
    Info (12023): Found entity 1: cntr_jka File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/cntr_jka.tdf Line: 25
Info (12128): Elaborating entity "cntr_jka" for hierarchy "CPU_Interafce:inst2|Rxa_fifo:rx_afifol|scfifo:scfifo_component|scfifo_kl21:auto_generated|a_dpfifo_7d21:dpfifo|cntr_jka:rd_ptr_msb" File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/a_dpfifo_7d21.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_0l6.tdf
    Info (12023): Found entity 1: cntr_0l6 File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/cntr_0l6.tdf Line: 25
Info (12128): Elaborating entity "cntr_0l6" for hierarchy "CPU_Interafce:inst2|Rxa_fifo:rx_afifol|scfifo:scfifo_component|scfifo_kl21:auto_generated|a_dpfifo_7d21:dpfifo|cntr_0l6:usedw_counter" File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/a_dpfifo_7d21.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kka.tdf
    Info (12023): Found entity 1: cntr_kka File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/cntr_kka.tdf Line: 25
Info (12128): Elaborating entity "cntr_kka" for hierarchy "CPU_Interafce:inst2|Rxa_fifo:rx_afifol|scfifo:scfifo_component|scfifo_kl21:auto_generated|a_dpfifo_7d21:dpfifo|cntr_kka:wr_ptr" File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/a_dpfifo_7d21.tdf Line: 58
Info (12128): Elaborating entity "SC_HDLC_top" for hierarchy "CPU_Interafce:inst2|SC_HDLC_top:x1" File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/CPU_Interafce.vhd Line: 2193
Info (12128): Elaborating entity "HDLC_RECEIVE" for hierarchy "CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_RECEIVE:RX" File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/sc_hdlc_top.vhd Line: 128
Info (12128): Elaborating entity "HDLC_TRANSMIT" for hierarchy "CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_TRANSMIT:TX" File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/sc_hdlc_top.vhd Line: 148
Warning (10036): Verilog HDL or VHDL warning at transmit.vhd(128): object "tmp_rstzs" assigned a value but never read File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/transmit.vhd Line: 128
Warning (12125): Using design file clock/clock.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Clock File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/Clock/clock.tdf Line: 6
Info (12128): Elaborating entity "Clock" for hierarchy "Clock:inst1"
Info (12128): Elaborating entity "PLL88a160" for hierarchy "Clock:inst1|PLL88a160:pll1" File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/Clock/clock.tdf Line: 37
Info (12128): Elaborating entity "altpll" for hierarchy "Clock:inst1|PLL88a160:pll1|altpll:altpll_component" File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/PLL88a160.vhd Line: 156
Info (12130): Elaborated megafunction instantiation "Clock:inst1|PLL88a160:pll1|altpll:altpll_component" File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/PLL88a160.vhd Line: 156
Info (12133): Instantiated megafunction "Clock:inst1|PLL88a160:pll1|altpll:altpll_component" with the following parameter: File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/PLL88a160.vhd Line: 156
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "4"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "48"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "1"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "30303"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL88a160"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "SOURCE_SYNCHRONOUS"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll88a160_altpll.v
    Info (12023): Found entity 1: PLL88a160_altpll File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v Line: 30
Info (12128): Elaborating entity "PLL88a160_altpll" for hierarchy "Clock:inst1|PLL88a160:pll1|altpll:altpll_component|PLL88a160_altpll:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Critical Warning (136017): Ignored REPORT_DELAY assignment to name * because the ACF assignment does not support wildcards
Warning (12000): Port "data" in macrofunction "lvds_ip_inst" has no range declared,the Quartus Prime software will connect the port to pin "data[0]" because the pin is a member of a single bit bus with the same name as the port File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/lvds_ip.vhd Line: 30
Warning (12000): Port "q" in macrofunction "lvds_ip_inst" has no range declared,the Quartus Prime software will connect the port to pin "q[0]" because the pin is a member of a single bit bus with the same name as the port File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/lvds_ip.vhd Line: 30
Critical Warning (136017): Ignored REPORT_DELAY assignment to name * because the ACF assignment does not support wildcards
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cc14.tdf
    Info (12023): Found entity 1: altsyncram_cc14 File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/altsyncram_cc14.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_m7c.tdf
    Info (12023): Found entity 1: mux_m7c File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/mux_m7c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_3af.tdf
    Info (12023): Found entity 1: decode_3af File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/decode_3af.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_7hi.tdf
    Info (12023): Found entity 1: cntr_7hi File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/cntr_7hi.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_9rh.tdf
    Info (12023): Found entity 1: cntr_9rh File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/cntr_9rh.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_hrb.tdf
    Info (12023): Found entity 1: cmpr_hrb File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/cmpr_hrb.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_odi.tdf
    Info (12023): Found entity 1: cntr_odi File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/cntr_odi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_drb.tdf
    Info (12023): Found entity 1: cmpr_drb File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/cmpr_drb.tdf Line: 22
Critical Warning (136017): Ignored REPORT_DELAY assignment to name * because the ACF assignment does not support wildcards
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2023.07.20.10:00:13 Progress: Loading sld08cb0afb/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld08cb0afb/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/ip/sld08cb0afb/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Critical Warning (136017): Ignored REPORT_DELAY assignment to name * because the ACF assignment does not support wildcards
Critical Warning (136017): Ignored REPORT_DELAY assignment to name * because the ACF assignment does not support wildcards
Warning (276020): Inferred RAM node "CPU_Interafce:inst2|txfifo_degubmem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "CPU_Interafce:inst2|txfifo_degubmem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "CPU_Interafce:inst2|altsyncram:txfifo_degubmem_rtl_0"
Info (12133): Instantiated megafunction "CPU_Interafce:inst2|altsyncram:txfifo_degubmem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_08g1.tdf
    Info (12023): Found entity 1: altsyncram_08g1 File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/altsyncram_08g1.tdf Line: 27
Critical Warning (136017): Ignored REPORT_DELAY assignment to name * because the ACF assignment does not support wildcards
Critical Warning (136017): Ignored REPORT_DELAY assignment to name * because the ACF assignment does not support wildcards
Critical Warning (136017): Ignored REPORT_DELAY assignment to name * because the ACF assignment does not support wildcards
Info (13000): Registers with preset signals will power-up high File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/dcfifo_o8k1.tdf Line: 67
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "/Ready" is stuck at VCC
    Warning (13410): Pin "pin_98_out" is stuck at GND
Info (17049): 18 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "CPU_Interafce:inst2|sig_aRxData5[0]" File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/CPU_Interafce.vhd Line: 294
    Info (17048): Logic cell "CPU_Interafce:inst2|regA_RSTA[6]" File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/CPU_Interafce.vhd Line: 194
    Info (17048): Logic cell "CPU_Interafce:inst2|regA_RSTA[4]" File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/CPU_Interafce.vhd Line: 194
    Info (17048): Logic cell "CPU_Interafce:inst2|regA_RSTA[3]" File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/CPU_Interafce.vhd Line: 194
    Info (17048): Logic cell "CPU_Interafce:inst2|regA_RSTA[2]" File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/CPU_Interafce.vhd Line: 194
    Info (17048): Logic cell "CPU_Interafce:inst2|regA_RSTA[1]" File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/CPU_Interafce.vhd Line: 194
    Info (17048): Logic cell "CPU_Interafce:inst2|regA_RSTA[0]" File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/CPU_Interafce.vhd Line: 194
Warning (15899): PLL "Clock:inst1|PLL88a160:pll1|altpll:altpll_component|PLL88a160_altpll:auto_generated|pll1" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK[2] is not connected File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v Line: 50
Info (128000): Starting physical synthesis optimizations for speed
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 2 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):    3.030  Clk33mhz_in
    Info (332111):    6.250  Clock160MHz
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:01
Warning (20013): Ignored 3 assignments for entity "tx_rx" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_soft_lvds -entity tx_rx -sip tx_rx.sip -library lib_tx_rx was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity tx_rx -sip tx_rx.sip -library lib_tx_rx was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity tx_rx -sip tx_rx.sip -library lib_tx_rx was ignored
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 35 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Critical Warning (136017): Ignored REPORT_DELAY assignment to name * because the ACF assignment does not support wildcards
Critical Warning (136017): Ignored REPORT_DELAY assignment to name * because the ACF assignment does not support wildcards
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLK2"
    Warning (15610): No output dependent on input pin "pin_124_in"
    Warning (15610): No output dependent on input pin "CLK1"
Info (21057): Implemented 3706 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 21 input pins
    Info (21059): Implemented 10 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 3615 logic cells
    Info (21064): Implemented 42 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 83 warnings
    Info: Peak virtual memory: 4901 megabytes
    Info: Processing ended: Thu Jul 20 10:00:24 2023
    Info: Elapsed time: 00:00:26
    Info: Total CPU time (on all processors): 00:00:16


