<!DOCTYPE html>
<html lang="zh">

<head>
  <meta charset="utf-8">
  <meta name="viewport" content="width=device-width, initial-scale=1">
  <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.9.0/styles/github.min.css">
  <!-- RSS / Atom -->
  <link rel="alternate" type="application/atom+xml" title="RSS" href="/atom.xml">
  <script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.9.0/highlight.min.js"></script>
  <script>hljs.highlightAll();</script>

  
<link rel="stylesheet" href="/css/style.css">

  <title>现充|junyu33</title>
<meta name="generator" content="Hexo 7.3.0"></head>

<body>
  <div class="head-nav">
	<div class="inner">
		<a href="/">
			现充|junyu33
		</a>
		<div class="right">
			
				<a href="/zh">首页</a>
				<a href="/zh/archives">归档</a>
				
					<a href="/zh/categories">Categories</a>
				
				
					<a href="/zh/tags">Tags</a>
				
				<a href="/">English</a>
			
		</div>
	</div>
</div>

  <div class="main">
    <div class="post">
    

	<h1>Verilog - A Practice Approach</h1>
	<p>Backup of talk on 3/22/2024 from <a target="_blank" rel="noopener" href="https://ccsgeeks.github.io/">https://ccsgeeks.github.io/</a></p>
<span id="more"></span>
<img src='https://img.junyu33.me/blog/verilog/slides-export-page1.png'>
<img src='https://img.junyu33.me/blog/verilog/slides-export-page2.png'>
<img src='https://img.junyu33.me/blog/verilog/slides-export-page3.png'>
<img src='https://img.junyu33.me/blog/verilog/slides-export-page4.png'>
<img src='https://img.junyu33.me/blog/verilog/slides-export-page5.png'>
<img src='https://img.junyu33.me/blog/verilog/slides-export-page6.png'>
<img src='https://img.junyu33.me/blog/verilog/slides-export-page7.png'>
<img src='https://img.junyu33.me/blog/verilog/slides-export-page8.png'>
<img src='https://img.junyu33.me/blog/verilog/slides-export-page9.png'>
<img src='https://img.junyu33.me/blog/verilog/slides-export-page10.png'>
<img src='https://img.junyu33.me/blog/verilog/slides-export-page11.png'>
<img src='https://img.junyu33.me/blog/verilog/slides-export-page12.png'>
<img src='https://img.junyu33.me/blog/verilog/slides-export-page13.png'>
<img src='https://img.junyu33.me/blog/verilog/slides-export-page14.png'>
<img src='https://img.junyu33.me/blog/verilog/slides-export-page15.png'>
<img src='https://img.junyu33.me/blog/verilog/slides-export-page16.png'>
<img src='https://img.junyu33.me/blog/verilog/slides-export-page17.png'>
<img src='https://img.junyu33.me/blog/verilog/slides-export-page18.png'>
<img src='https://img.junyu33.me/blog/verilog/slides-export-page19.png'>
<blockquote>
<p>There is a typo in the code block above. It should be:</p>
</blockquote>
<pre><code>mem = 1    // 1
mem += 1   // 3
mem = 0    // 0
mem -= 1   // 2
</code></pre>
<img src='https://img.junyu33.me/blog/verilog/slides-export-page20.png'>
<img src='https://img.junyu33.me/blog/verilog/slides-export-page21.png'>
<img src='https://img.junyu33.me/blog/verilog/slides-export-page22.png'>
<img src='https://img.junyu33.me/blog/verilog/slides-export-page23.png'>
<img src='https://img.junyu33.me/blog/verilog/slides-export-page24.png'>
<img src='https://img.junyu33.me/blog/verilog/slides-export-page25.png'>

</div>


  </div>
</body>
</html>

