// Seed: 1330637971
module module_0 (
    output id_0,
    input id_1,
    input logic id_2,
    output id_3,
    input logic id_4,
    input logic id_5,
    input id_6,
    output reg id_7,
    output reg id_8,
    input logic id_9,
    input id_10,
    output id_11,
    output logic id_12
);
  logic id_13;
  logic id_14;
  always begin
    id_7 <= 1'b0;
    id_8 <= 1'b0;
  end
endmodule
