//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-28845127
// Cuda compilation tools, release 11.0, V11.0.221
// Based on LLVM 3.4svn
//

.version 7.0
.target sm_52
.address_size 64

	// .globl	nat

.visible .entry nat(
	.param .u64 nat_param_0,
	.param .u32 nat_param_1,
	.param .u64 nat_param_2,
	.param .u64 nat_param_3,
	.param .u64 nat_param_4,
	.param .u64 nat_param_5,
	.param .u64 nat_param_6,
	.param .u64 nat_param_7,
	.param .u64 nat_param_8,
	.param .u64 nat_param_9
)
{
	.reg .pred 	%p<10>;
	.reg .b16 	%rs<19>;
	.reg .b32 	%r<38>;
	.reg .b64 	%rd<58>;


	ld.param.u64 	%rd20, [nat_param_0];
	ld.param.u32 	%r15, [nat_param_1];
	ld.param.u64 	%rd22, [nat_param_3];
	ld.param.u64 	%rd23, [nat_param_4];
	ld.param.u64 	%rd24, [nat_param_5];
	ld.param.u64 	%rd25, [nat_param_6];
	ld.param.u64 	%rd21, [nat_param_7];
	ld.param.u64 	%rd26, [nat_param_8];
	ld.param.u64 	%rd27, [nat_param_9];
	cvta.to.global.u64 	%rd1, %rd26;
	cvta.to.global.u64 	%rd2, %rd27;
	cvta.to.global.u64 	%rd3, %rd24;
	cvta.to.global.u64 	%rd4, %rd23;
	cvta.to.global.u64 	%rd5, %rd25;
	cvta.to.global.u64 	%rd6, %rd22;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r16, %ctaid.x;
	mov.u32 	%r17, %tid.x;
	mad.lo.s32 	%r35, %r1, %r16, %r17;
	setp.ge.s32	%p1, %r35, %r15;
	@%p1 bra 	BB0_16;

	mov.u32 	%r18, %nctaid.x;
	mul.lo.s32 	%r3, %r18, %r1;
	cvta.to.global.u64 	%rd7, %rd20;
	cvta.to.global.u64 	%rd8, %rd21;

BB0_2:
	mul.wide.s32 	%rd28, %r35, 8;
	add.s64 	%rd9, %rd7, %rd28;
	ld.global.u64 	%rd57, [%rd9];
	cvta.to.global.u64 	%rd29, %rd57;
	ld.global.v2.u32 	{%r19, %r20}, [%rd29+8];
	ld.global.u32 	%r8, [%rd29+4];
	ld.global.u32 	%r37, [%rd6];
	xor.b32  	%r21, %r37, %r8;
	ld.global.u32 	%r22, [%rd8];
	and.b32  	%r23, %r21, %r22;
	setp.eq.s32	%p2, %r23, 0;
	@%p2 bra 	BB0_8;
	bra.uni 	BB0_3;

BB0_8:
	cvt.u64.u32	%rd41, %r8;
	and.b64  	%rd42, %rd41, 65535;
	add.s64 	%rd13, %rd2, %rd42;
	ld.global.u8 	%rs18, [%rd13];
	setp.eq.s16	%p5, %rs18, 0;
	@%p5 bra 	BB0_10;

	and.b32  	%r29, %r20, 65535;
	cvt.u64.u32	%rd43, %r29;
	add.s64 	%rd44, %rd5, %rd43;
	ld.global.u8 	%rs11, [%rd44];
	setp.eq.s16	%p6, %rs11, 0;
	@%p6 bra 	BB0_10;
	bra.uni 	BB0_14;

BB0_10:
	ld.global.u8 	%rs13, [%rd5];
	setp.eq.s16	%p7, %rs13, 0;
	mov.u32 	%r36, 0;
	mov.u16 	%rs18, 0;
	mov.u64 	%rd56, 0;
	mov.u64 	%rd55, %rd5;
	@%p7 bra 	BB0_13;

BB0_11:
	add.s32 	%r31, %r36, 1;
	mul.wide.u32 	%rd46, %r31, -2147450879;
	shr.u64 	%rd47, %rd46, 47;
	cvt.u32.u64	%r32, %rd47;
	mul.lo.s32 	%r33, %r32, 65535;
	sub.s32 	%r36, %r31, %r33;
	cvt.u64.u32	%rd56, %r36;
	add.s64 	%rd55, %rd5, %rd56;
	ld.global.u8 	%rs14, [%rd55];
	setp.ne.s16	%p8, %rs14, 0;
	@%p8 bra 	BB0_11;

	cvt.u16.u64	%rs18, %rd56;

BB0_13:
	mov.u16 	%rs15, 1;
	st.global.u8 	[%rd55], %rs15;
	shl.b64 	%rd48, %rd56, 1;
	add.s64 	%rd49, %rd4, %rd48;
	st.global.u16 	[%rd49], %r20;
	shl.b64 	%rd50, %rd56, 2;
	add.s64 	%rd51, %rd3, %rd50;
	st.global.u32 	[%rd51], %r8;
	st.global.u8 	[%rd13], %rs18;
	ld.global.u32 	%r37, [%rd6];
	ld.global.u64 	%rd57, [%rd9];

BB0_14:
	cvta.to.global.u64 	%rd52, %rd57;
	st.global.u32 	[%rd52+8], %r37;
	ld.global.u64 	%rd53, [%rd9];
	cvta.to.global.u64 	%rd54, %rd53;
	and.b16  	%rs16, %rs18, 255;
	st.global.u16 	[%rd54+14], %rs16;
	ld.global.u32 	%r34, [%rd6];
	st.global.u8 	[%rd1], %r34;
	st.global.u8 	[%rd1+4], %rs18;
	bra.uni 	BB0_15;

BB0_3:
	shr.u32 	%r24, %r20, 16;
	cvt.u64.u32	%rd11, %r24;
	add.s64 	%rd12, %rd5, %rd11;
	ld.global.u8 	%rs6, [%rd12];
	setp.eq.s16	%p3, %rs6, 0;
	@%p3 bra 	BB0_7;
	bra.uni 	BB0_4;

BB0_7:
	mov.u16 	%rs10, 0;
	st.global.u8 	[%rd1+4], %rs10;
	bra.uni 	BB0_15;

BB0_4:
	setp.eq.s32	%p4, %r19, %r37;
	@%p4 bra 	BB0_6;
	bra.uni 	BB0_5;

BB0_6:
	mov.u16 	%rs9, 0;
	st.global.u8 	[%rd1+4], %rs9;
	bra.uni 	BB0_15;

BB0_5:
	shl.b64 	%rd30, %rd11, 1;
	add.s64 	%rd31, %rd4, %rd30;
	ld.global.u16 	%rs7, [%rd31];
	shl.b64 	%rd32, %rd11, 2;
	add.s64 	%rd33, %rd3, %rd32;
	ld.global.u32 	%r25, [%rd33];
	mov.u32 	%r26, 0;
	st.global.u32 	[%rd33], %r26;
	mov.u16 	%rs8, 0;
	st.global.u16 	[%rd31], %rs8;
	st.global.u8 	[%rd12], %rs8;
	cvt.u64.u32	%rd34, %r25;
	and.b64  	%rd35, %rd34, 65535;
	add.s64 	%rd36, %rd2, %rd35;
	st.global.u8 	[%rd36], %rs8;
	ld.global.u64 	%rd37, [%rd9];
	cvta.to.global.u64 	%rd38, %rd37;
	st.global.u32 	[%rd38+4], %r25;
	ld.global.u64 	%rd39, [%rd9];
	cvta.to.global.u64 	%rd40, %rd39;
	st.global.u16 	[%rd40+12], %rs7;
	st.global.u8 	[%rd1], %r25;
	cvt.u32.u16	%r27, %rs7;
	and.b32  	%r28, %r27, 253;
	st.global.u8 	[%rd1+4], %r28;

BB0_15:
	add.s32 	%r35, %r35, %r3;
	setp.lt.s32	%p9, %r35, %r15;
	@%p9 bra 	BB0_2;

BB0_16:
	ret;
}


