# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "C:/Xilinx/2025.1/Vivado/data/rsb/busdef" --include "../../../../PDP-8.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../PDP-8.gen/sources_1/bd/design_1/ipshared/6cfa/hdl" --include "C:/Xilinx/2025.1/Vivado/data/xilinx_vip/include" \
"../../../../PDP-8.ip_user_files/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../../PDP-8.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../PDP-8.ip_user_files/bd/design_1/ip/design_1_program_counter_0_1/sim/design_1_program_counter_0_1.v" \
"../../../../PDP-8.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" \
"../../../../PDP-8.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
