$date
	Mon May 30 19:32:42 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! s1 $end
$var wire 1 " cout1 $end
$var reg 1 # a1 $end
$var reg 1 $ b1 $end
$var reg 1 % c1 $end
$scope module uut $end
$var wire 1 " c $end
$var wire 1 # x $end
$var wire 1 $ y $end
$var wire 1 % z $end
$var wire 1 & w3 $end
$var wire 1 ' w2 $end
$var wire 1 ( w1 $end
$var wire 1 ! s $end
$scope module h0 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 ( sum $end
$var wire 1 ' cout $end
$upscope $end
$scope module h1 $end
$var wire 1 ( a $end
$var wire 1 % b $end
$var wire 1 ! sum $end
$var wire 1 & cout $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#5
1!
1%
#10
1(
0%
1$
#15
0$
1#
#25
1"
0!
1&
1%
#30
0&
0(
1'
0%
1$
#35
1!
1%
#40
