0.6
2019.2
Nov  6 2019
21:57:16
C:/git_repos/mnist_neuralnet/fpga/milestone 2/source/DSP_overpack_wrapper.v,1732336901,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/Test_DSP/Test_DSP.srcs/sim_1/new/TEST_DSP_tb.v,,DSP_overpack_wrapper,,,,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/Test_DSP/Test_DSP.ip_user_files/bd/design_1/ip/design_1_xbip_dsp48_macro_0_0/sim/design_1_xbip_dsp48_macro_0_0.vhd,1732292493,vhdl,,,,design_1_xbip_dsp48_macro_0_0,,,,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/Test_DSP/Test_DSP.ip_user_files/bd/design_1/sim/design_1.v,1732292493,verilog,,C:/git_repos/mnist_neuralnet/fpga/milestone 2/source/DSP_overpack_wrapper.v,,design_1,,,,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/Test_DSP/Test_DSP.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/Test_DSP/Test_DSP.srcs/sim_1/new/TEST_DSP_tb.v,1732336998,verilog,,,,TEST_DSP_tb,,,,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/Test_DSP/Test_DSP.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v,1732331162,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/Test_DSP/Test_DSP.srcs/sim_1/new/TEST_DSP_tb.v,,design_1_wrapper,,,,,,,,
