

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_141_8'
================================================================
* Date:           Mon Feb  2 23:38:38 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                      |
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |    16387|    16387|  0.164 ms|  0.164 ms|  16385|  16385|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_141_8  |    16385|    16385|         3|          1|          1|  16384|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.98>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [top.cpp:141]   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln141_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln141"   --->   Operation 7 'read' 'sext_ln141_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln141_cast = sext i62 %sext_ln141_read"   --->   Operation 8 'sext' 'sext_ln141_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty_7, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_0, void @empty_9, void @empty_8, i32 16, i32 16, i32 16, i32 16, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.48ns)   --->   "%store_ln141 = store i15 0, i15 %i" [top.cpp:141]   --->   Operation 10 'store' 'store_ln141' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc95"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_2 = load i15 %i" [top.cpp:141]   --->   Operation 12 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.00ns)   --->   "%icmp_ln141 = icmp_eq  i15 %i_2, i15 16384" [top.cpp:141]   --->   Operation 14 'icmp' 'icmp_ln141' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.00ns)   --->   "%add_ln141 = add i15 %i_2, i15 1" [top.cpp:141]   --->   Operation 15 'add' 'add_ln141' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln141 = br i1 %icmp_ln141, void %for.inc95.split, void %for.end97.exitStub" [top.cpp:141]   --->   Operation 16 'br' 'br_ln141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln141 = trunc i15 %i_2" [top.cpp:141]   --->   Operation 17 'trunc' 'trunc_ln141' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%lshr_ln4 = partselect i7 @_ssdm_op_PartSelect.i7.i15.i32.i32, i15 %i_2, i32 4, i32 10" [top.cpp:141]   --->   Operation 18 'partselect' 'lshr_ln4' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln141 = zext i7 %lshr_ln4" [top.cpp:141]   --->   Operation 19 'zext' 'zext_ln141' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%C_1_addr = getelementptr i24 %C_1, i64 0, i64 %zext_ln141" [top.cpp:143]   --->   Operation 20 'getelementptr' 'C_1_addr' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%C_2_addr = getelementptr i24 %C_2, i64 0, i64 %zext_ln141" [top.cpp:143]   --->   Operation 21 'getelementptr' 'C_2_addr' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%C_3_addr = getelementptr i24 %C_3, i64 0, i64 %zext_ln141" [top.cpp:143]   --->   Operation 22 'getelementptr' 'C_3_addr' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%C_4_addr = getelementptr i24 %C_4, i64 0, i64 %zext_ln141" [top.cpp:143]   --->   Operation 23 'getelementptr' 'C_4_addr' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%C_5_addr = getelementptr i24 %C_5, i64 0, i64 %zext_ln141" [top.cpp:143]   --->   Operation 24 'getelementptr' 'C_5_addr' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%C_6_addr = getelementptr i24 %C_6, i64 0, i64 %zext_ln141" [top.cpp:143]   --->   Operation 25 'getelementptr' 'C_6_addr' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%C_7_addr = getelementptr i24 %C_7, i64 0, i64 %zext_ln141" [top.cpp:143]   --->   Operation 26 'getelementptr' 'C_7_addr' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%C_8_addr = getelementptr i24 %C_8, i64 0, i64 %zext_ln141" [top.cpp:143]   --->   Operation 27 'getelementptr' 'C_8_addr' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%C_9_addr = getelementptr i24 %C_9, i64 0, i64 %zext_ln141" [top.cpp:143]   --->   Operation 28 'getelementptr' 'C_9_addr' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%C_10_addr = getelementptr i24 %C_10, i64 0, i64 %zext_ln141" [top.cpp:143]   --->   Operation 29 'getelementptr' 'C_10_addr' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%C_11_addr = getelementptr i24 %C_11, i64 0, i64 %zext_ln141" [top.cpp:143]   --->   Operation 30 'getelementptr' 'C_11_addr' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%C_12_addr = getelementptr i24 %C_12, i64 0, i64 %zext_ln141" [top.cpp:143]   --->   Operation 31 'getelementptr' 'C_12_addr' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%C_13_addr = getelementptr i24 %C_13, i64 0, i64 %zext_ln141" [top.cpp:143]   --->   Operation 32 'getelementptr' 'C_13_addr' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%C_14_addr = getelementptr i24 %C_14, i64 0, i64 %zext_ln141" [top.cpp:143]   --->   Operation 33 'getelementptr' 'C_14_addr' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%C_15_addr = getelementptr i24 %C_15, i64 0, i64 %zext_ln141" [top.cpp:143]   --->   Operation 34 'getelementptr' 'C_15_addr' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%C_16_addr = getelementptr i24 %C_16, i64 0, i64 %zext_ln141" [top.cpp:143]   --->   Operation 35 'getelementptr' 'C_16_addr' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (1.35ns)   --->   "%C_1_load = load i7 %C_1_addr" [top.cpp:143]   --->   Operation 36 'load' 'C_1_load' <Predicate = (!icmp_ln141)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_1 : Operation 37 [2/2] (1.35ns)   --->   "%C_2_load = load i7 %C_2_addr" [top.cpp:143]   --->   Operation 37 'load' 'C_2_load' <Predicate = (!icmp_ln141)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_1 : Operation 38 [2/2] (1.35ns)   --->   "%C_3_load = load i7 %C_3_addr" [top.cpp:143]   --->   Operation 38 'load' 'C_3_load' <Predicate = (!icmp_ln141)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_1 : Operation 39 [2/2] (1.35ns)   --->   "%C_4_load = load i7 %C_4_addr" [top.cpp:143]   --->   Operation 39 'load' 'C_4_load' <Predicate = (!icmp_ln141)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_1 : Operation 40 [2/2] (1.35ns)   --->   "%C_5_load = load i7 %C_5_addr" [top.cpp:143]   --->   Operation 40 'load' 'C_5_load' <Predicate = (!icmp_ln141)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_1 : Operation 41 [2/2] (1.35ns)   --->   "%C_6_load = load i7 %C_6_addr" [top.cpp:143]   --->   Operation 41 'load' 'C_6_load' <Predicate = (!icmp_ln141)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_1 : Operation 42 [2/2] (1.35ns)   --->   "%C_7_load = load i7 %C_7_addr" [top.cpp:143]   --->   Operation 42 'load' 'C_7_load' <Predicate = (!icmp_ln141)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_1 : Operation 43 [2/2] (1.35ns)   --->   "%C_8_load = load i7 %C_8_addr" [top.cpp:143]   --->   Operation 43 'load' 'C_8_load' <Predicate = (!icmp_ln141)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_1 : Operation 44 [2/2] (1.35ns)   --->   "%C_9_load = load i7 %C_9_addr" [top.cpp:143]   --->   Operation 44 'load' 'C_9_load' <Predicate = (!icmp_ln141)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_1 : Operation 45 [2/2] (1.35ns)   --->   "%C_10_load = load i7 %C_10_addr" [top.cpp:143]   --->   Operation 45 'load' 'C_10_load' <Predicate = (!icmp_ln141)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_1 : Operation 46 [2/2] (1.35ns)   --->   "%C_11_load = load i7 %C_11_addr" [top.cpp:143]   --->   Operation 46 'load' 'C_11_load' <Predicate = (!icmp_ln141)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_1 : Operation 47 [2/2] (1.35ns)   --->   "%C_12_load = load i7 %C_12_addr" [top.cpp:143]   --->   Operation 47 'load' 'C_12_load' <Predicate = (!icmp_ln141)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_1 : Operation 48 [2/2] (1.35ns)   --->   "%C_13_load = load i7 %C_13_addr" [top.cpp:143]   --->   Operation 48 'load' 'C_13_load' <Predicate = (!icmp_ln141)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_1 : Operation 49 [2/2] (1.35ns)   --->   "%C_14_load = load i7 %C_14_addr" [top.cpp:143]   --->   Operation 49 'load' 'C_14_load' <Predicate = (!icmp_ln141)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_1 : Operation 50 [2/2] (1.35ns)   --->   "%C_15_load = load i7 %C_15_addr" [top.cpp:143]   --->   Operation 50 'load' 'C_15_load' <Predicate = (!icmp_ln141)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_1 : Operation 51 [2/2] (1.35ns)   --->   "%C_16_load = load i7 %C_16_addr" [top.cpp:143]   --->   Operation 51 'load' 'C_16_load' <Predicate = (!icmp_ln141)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_1 : Operation 52 [1/1] (0.48ns)   --->   "%store_ln141 = store i15 %add_ln141, i15 %i" [top.cpp:141]   --->   Operation 52 'store' 'store_ln141' <Predicate = (!icmp_ln141)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 1.92>
ST_2 : Operation 53 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_1_load = load i7 %C_1_addr" [top.cpp:143]   --->   Operation 53 'load' 'C_1_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 54 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_2_load = load i7 %C_2_addr" [top.cpp:143]   --->   Operation 54 'load' 'C_2_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 55 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_3_load = load i7 %C_3_addr" [top.cpp:143]   --->   Operation 55 'load' 'C_3_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 56 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_4_load = load i7 %C_4_addr" [top.cpp:143]   --->   Operation 56 'load' 'C_4_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 57 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_5_load = load i7 %C_5_addr" [top.cpp:143]   --->   Operation 57 'load' 'C_5_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 58 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_6_load = load i7 %C_6_addr" [top.cpp:143]   --->   Operation 58 'load' 'C_6_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 59 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_7_load = load i7 %C_7_addr" [top.cpp:143]   --->   Operation 59 'load' 'C_7_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 60 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_8_load = load i7 %C_8_addr" [top.cpp:143]   --->   Operation 60 'load' 'C_8_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 61 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_9_load = load i7 %C_9_addr" [top.cpp:143]   --->   Operation 61 'load' 'C_9_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 62 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_10_load = load i7 %C_10_addr" [top.cpp:143]   --->   Operation 62 'load' 'C_10_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 63 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_11_load = load i7 %C_11_addr" [top.cpp:143]   --->   Operation 63 'load' 'C_11_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 64 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_12_load = load i7 %C_12_addr" [top.cpp:143]   --->   Operation 64 'load' 'C_12_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 65 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_13_load = load i7 %C_13_addr" [top.cpp:143]   --->   Operation 65 'load' 'C_13_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 66 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_14_load = load i7 %C_14_addr" [top.cpp:143]   --->   Operation 66 'load' 'C_14_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 67 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_15_load = load i7 %C_15_addr" [top.cpp:143]   --->   Operation 67 'load' 'C_15_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 68 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_16_load = load i7 %C_16_addr" [top.cpp:143]   --->   Operation 68 'load' 'C_16_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 69 [1/1] (0.57ns)   --->   "%tmp_s = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.16i24.i24.i4, i4 0, i24 %C_1_load, i4 1, i24 %C_2_load, i4 2, i24 %C_3_load, i4 3, i24 %C_4_load, i4 4, i24 %C_5_load, i4 5, i24 %C_6_load, i4 6, i24 %C_7_load, i4 7, i24 %C_8_load, i4 8, i24 %C_9_load, i4 9, i24 %C_10_load, i4 10, i24 %C_11_load, i4 11, i24 %C_12_load, i4 12, i24 %C_13_load, i4 13, i24 %C_14_load, i4 14, i24 %C_15_load, i4 15, i24 %C_16_load, i24 0, i4 %trunc_ln141" [top.cpp:143]   --->   Operation 69 'sparsemux' 'tmp_s' <Predicate = true> <Delay = 0.57> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 77 'ret' 'ret_ln0' <Predicate = (icmp_ln141)> <Delay = 0.48>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%C_addr = getelementptr i32 %C, i64 %sext_ln141_cast" [top.cpp:141]   --->   Operation 70 'getelementptr' 'C_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%specpipeline_ln142 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_8" [top.cpp:142]   --->   Operation 71 'specpipeline' 'specpipeline_ln142' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%speclooptripcount_ln141 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16384, i64 16384, i64 16384" [top.cpp:141]   --->   Operation 72 'speclooptripcount' 'speclooptripcount_ln141' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%specloopname_ln141 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [top.cpp:141]   --->   Operation 73 'specloopname' 'specloopname_ln141' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln143 = zext i24 %tmp_s" [top.cpp:143]   --->   Operation 74 'zext' 'zext_ln143' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (7.30ns)   --->   "%write_ln143 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %C_addr, i32 %zext_ln143, i4 15" [top.cpp:143]   --->   Operation 75 'write' 'write_ln143' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln141 = br void %for.inc95" [top.cpp:141]   --->   Operation 76 'br' 'br_ln141' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.980ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln141', top.cpp:141) of constant 0 on local variable 'i', top.cpp:141 [23]  (0.489 ns)
	'load' operation 15 bit ('i', top.cpp:141) on local variable 'i', top.cpp:141 [26]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln141', top.cpp:141) [28]  (1.002 ns)
	'store' operation 0 bit ('store_ln141', top.cpp:141) of variable 'add_ln141', top.cpp:141 on local variable 'i', top.cpp:141 [74]  (0.489 ns)

 <State 2>: 1.922ns
The critical path consists of the following:
	'load' operation 24 bit ('C_1_load', top.cpp:143) on array 'C_1' [55]  (1.352 ns)
	'sparsemux' operation 24 bit ('tmp_s', top.cpp:143) [71]  (0.570 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 32 bit ('C_addr', top.cpp:141) [32]  (0.000 ns)
	bus write operation ('write_ln143', top.cpp:143) on port 'C' (top.cpp:143) [73]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
