

================================================================
== Vitis HLS Report for 'Cnn_Pipeline_merlinL4_merlinL3'
================================================================
* Date:           Mon Apr 22 01:54:07 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Cnn
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.616 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     7223|     7223|  28.892 us|  28.892 us|  7223|  7223|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- merlinL4_merlinL3  |     7221|     7221|        55|          1|          1|  7168|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      788|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|   125|    11903|     9652|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|     3397|    -|
|Register             |        -|     -|     4959|      992|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|   125|    16862|    14829|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     5|        2|        3|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     1|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_7_full_dsp_1_U113  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U114  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U115  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U116  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U117  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U118  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U119  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U120  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U121  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U122  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U123  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U124  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U125  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U126  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U127  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U128  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U129  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U130  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U131  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U132  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U133  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U134  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U135  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U136  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U137  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U138   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U139   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U140   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U141   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U142   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U143   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U144   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U145   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U146   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U147   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U148   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U149   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U150   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U151   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U152   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U153   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U154   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U155   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U156   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U157   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U158   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U159   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U160   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U161   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U162   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |mul_6ns_7ns_12_1_1_U205              |mul_6ns_7ns_12_1_1              |        0|   0|    0|   33|    0|
    |mul_6ns_7ns_12_1_1_U206              |mul_6ns_7ns_12_1_1              |        0|   0|    0|   33|    0|
    |mul_6ns_7ns_12_1_1_U207              |mul_6ns_7ns_12_1_1              |        0|   0|    0|   33|    0|
    |mul_6ns_7ns_12_1_1_U208              |mul_6ns_7ns_12_1_1              |        0|   0|    0|   33|    0|
    |mul_6ns_7ns_12_1_1_U209              |mul_6ns_7ns_12_1_1              |        0|   0|    0|   33|    0|
    |mul_8ns_10ns_17_1_1_U200             |mul_8ns_10ns_17_1_1             |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U201             |mul_8ns_10ns_17_1_1             |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U202             |mul_8ns_10ns_17_1_1             |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U203             |mul_8ns_10ns_17_1_1             |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U204             |mul_8ns_10ns_17_1_1             |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U210             |mul_8ns_10ns_17_1_1             |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U211             |mul_8ns_10ns_17_1_1             |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U212             |mul_8ns_10ns_17_1_1             |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U213             |mul_8ns_10ns_17_1_1             |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U214             |mul_8ns_10ns_17_1_1             |        0|   0|    0|   62|    0|
    |sparsemux_11_3_32_1_1_U163           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U164           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U165           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U166           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U167           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U168           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U169           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U170           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U171           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U172           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U173           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U174           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U175           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U176           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U177           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U178           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U179           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U180           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U181           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U182           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U183           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U184           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U185           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U186           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U187           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U188           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U189           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U190           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U191           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U192           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U193           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U194           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U195           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U196           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U197           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U215           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U216           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U217           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U218           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U219           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U220           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U221           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U222           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U223           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U224           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U225           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U226           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U227           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U228           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U229           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U230           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U231           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U232           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U233           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U234           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U235           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U236           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U237           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U238           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U239           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U240           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U241           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U242           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U243           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U244           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_33_4_32_1_1_U245           |sparsemux_33_4_32_1_1           |        0|   0|    0|   65|    0|
    |urem_8ns_4ns_3_12_1_U198             |urem_8ns_4ns_3_12_1             |        0|   0|  189|  106|    0|
    |urem_8ns_4ns_3_12_1_U199             |urem_8ns_4ns_3_12_1             |        0|   0|  189|  106|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                |                                |        0| 125|11903| 9652|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name            | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+----+---+----+------------+------------+
    |add42_fu_7168_p2                     |         +|   0|  0|  15|           8|           8|
    |add_ln105_1_fu_7086_p2               |         +|   0|  0|  20|          13|           1|
    |add_ln105_fu_7098_p2                 |         +|   0|  0|  13|           6|           1|
    |add_ln111_1_fu_7357_p2               |         +|   0|  0|  15|           8|           2|
    |add_ln111_2_fu_7362_p2               |         +|   0|  0|  15|           8|           2|
    |add_ln111_3_fu_7134_p2               |         +|   0|  0|  15|           8|           1|
    |add_ln111_fu_7352_p2                 |         +|   0|  0|  15|           8|           3|
    |add_ln136_10_fu_7760_p2              |         +|   0|  0|  19|          12|          12|
    |add_ln136_11_fu_7765_p2              |         +|   0|  0|  19|          12|          12|
    |add_ln136_12_fu_7799_p2              |         +|   0|  0|  19|          12|          12|
    |add_ln136_13_fu_7833_p2              |         +|   0|  0|  19|          12|          12|
    |add_ln136_14_fu_7867_p2              |         +|   0|  0|  19|          12|          12|
    |add_ln136_15_fu_7875_p2              |         +|   0|  0|  19|          12|          12|
    |add_ln136_16_fu_7909_p2              |         +|   0|  0|  19|          12|          12|
    |add_ln136_17_fu_7943_p2              |         +|   0|  0|  19|          12|          12|
    |add_ln136_18_fu_7977_p2              |         +|   0|  0|  19|          12|          12|
    |add_ln136_19_fu_7982_p2              |         +|   0|  0|  19|          12|          12|
    |add_ln136_1_fu_7506_p2               |         +|   0|  0|  19|          12|          12|
    |add_ln136_20_fu_8019_p2              |         +|   0|  0|  19|          12|          12|
    |add_ln136_21_fu_8053_p2              |         +|   0|  0|  19|          12|          12|
    |add_ln136_22_fu_8087_p2              |         +|   0|  0|  19|          12|          12|
    |add_ln136_23_fu_8121_p2              |         +|   0|  0|  19|          12|          12|
    |add_ln136_24_fu_8155_p2              |         +|   0|  0|  19|          12|          12|
    |add_ln136_2_fu_7511_p2               |         +|   0|  0|  19|          12|          12|
    |add_ln136_3_fu_7545_p2               |         +|   0|  0|  19|          12|          12|
    |add_ln136_4_fu_7579_p2               |         +|   0|  0|  19|          12|          12|
    |add_ln136_5_fu_7587_p2               |         +|   0|  0|  19|          12|          12|
    |add_ln136_6_fu_7621_p2               |         +|   0|  0|  19|          12|          12|
    |add_ln136_7_fu_7655_p2               |         +|   0|  0|  19|          12|          12|
    |add_ln136_8_fu_7689_p2               |         +|   0|  0|  19|          12|          12|
    |add_ln136_9_fu_7723_p2               |         +|   0|  0|  19|          12|          12|
    |add_ln136_fu_7472_p2                 |         +|   0|  0|  19|          12|          12|
    |empty_150_fu_7184_p2                 |         +|   0|  0|  15|           8|           3|
    |empty_151_fu_7189_p2                 |         +|   0|  0|  15|           8|           2|
    |empty_152_fu_7194_p2                 |         +|   0|  0|  15|           8|           2|
    |empty_153_fu_7199_p2                 |         +|   0|  0|  15|           8|           1|
    |empty_156_fu_8812_p2                 |         +|   0|  0|  18|           9|           9|
    |empty_149_fu_8747_p2                 |         -|   0|  0|  18|           9|           9|
    |ap_block_pp0                         |       and|   0|  0|   2|           1|           1|
    |ap_enable_state25_pp0_iter24_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state26_pp0_iter25_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state55_pp0_iter54_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred3934_state21        |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred3940_state21        |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred3945_state21        |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred3949_state21        |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred3954_state21        |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred3958_state21        |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred3963_state21        |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred3967_state21        |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred3972_state21        |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred3976_state21        |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred3981_state21        |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred3986_state21        |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred3990_state21        |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred3994_state21        |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred3998_state21        |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred4002_state21        |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred4006_state21        |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred4010_state21        |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred4014_state21        |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred4018_state21        |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred4023_state21        |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred4027_state21        |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred4031_state21        |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred4035_state21        |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred4039_state21        |       and|   0|  0|   2|           1|           1|
    |icmp_ln105_fu_7080_p2                |      icmp|   0|  0|  20|          13|          12|
    |icmp_ln111_fu_7104_p2                |      icmp|   0|  0|  15|           8|           7|
    |select_ln105_1_fu_7118_p3            |    select|   0|  0|   6|           1|           6|
    |select_ln105_fu_7110_p3              |    select|   0|  0|   8|           1|           1|
    |ap_enable_pp0                        |       xor|   0|  0|   2|           1|           2|
    +-------------------------------------+----------+----+---+----+------------+------------+
    |Total                                |          |   0|  0| 788|         462|         401|
    +-------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+-----+-----------+-----+-----------+
    |                 Name                 | LUT | Input Size| Bits| Total Bits|
    +--------------------------------------+-----+-----------+-----+-----------+
    |ap_done_int                           |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |    9|          2|    1|          2|
    |ap_sig_allocacmp_h_sub_load           |    9|          2|    6|         12|
    |ap_sig_allocacmp_indvar_flatten_load  |    9|          2|   13|         26|
    |ap_sig_allocacmp_w_load               |    9|          2|    8|         16|
    |h_sub_fu_256                          |    9|          2|    6|         12|
    |indvar_flatten_fu_260                 |    9|          2|   13|         26|
    |merlin_input_8_0_buf_25_address0      |   31|          6|   12|         72|
    |merlin_input_8_0_buf_25_address1      |  102|         21|   12|        252|
    |merlin_input_8_0_buf_26_address0      |   31|          6|   12|         72|
    |merlin_input_8_0_buf_26_address1      |  102|         21|   12|        252|
    |merlin_input_8_0_buf_27_address0      |   31|          6|   12|         72|
    |merlin_input_8_0_buf_27_address1      |  102|         21|   12|        252|
    |merlin_input_8_0_buf_28_address0      |   31|          6|   12|         72|
    |merlin_input_8_0_buf_28_address1      |  102|         21|   12|        252|
    |merlin_input_8_0_buf_29_address0      |   31|          6|   12|         72|
    |merlin_input_8_0_buf_29_address1      |  102|         21|   12|        252|
    |merlin_input_8_0_buf_30_address0      |   31|          6|   12|         72|
    |merlin_input_8_0_buf_30_address1      |  102|         21|   12|        252|
    |merlin_input_8_0_buf_31_address0      |   31|          6|   12|         72|
    |merlin_input_8_0_buf_31_address1      |  102|         21|   12|        252|
    |merlin_input_8_0_buf_32_address0      |   31|          6|   12|         72|
    |merlin_input_8_0_buf_32_address1      |  102|         21|   12|        252|
    |merlin_input_8_0_buf_33_address0      |   31|          6|   12|         72|
    |merlin_input_8_0_buf_33_address1      |  102|         21|   12|        252|
    |merlin_input_8_0_buf_34_address0      |   31|          6|   12|         72|
    |merlin_input_8_0_buf_34_address1      |  102|         21|   12|        252|
    |merlin_input_8_0_buf_35_address0      |   31|          6|   12|         72|
    |merlin_input_8_0_buf_35_address1      |  102|         21|   12|        252|
    |merlin_input_8_0_buf_36_address0      |   31|          6|   12|         72|
    |merlin_input_8_0_buf_36_address1      |  102|         21|   12|        252|
    |merlin_input_8_0_buf_37_address0      |   31|          6|   12|         72|
    |merlin_input_8_0_buf_37_address1      |  102|         21|   12|        252|
    |merlin_input_8_0_buf_38_address0      |   31|          6|   12|         72|
    |merlin_input_8_0_buf_38_address1      |  102|         21|   12|        252|
    |merlin_input_8_0_buf_39_address0      |   31|          6|   12|         72|
    |merlin_input_8_0_buf_39_address1      |  102|         21|   12|        252|
    |merlin_input_8_0_buf_40_address0      |   31|          6|   12|         72|
    |merlin_input_8_0_buf_40_address1      |  102|         21|   12|        252|
    |merlin_input_8_0_buf_41_address0      |   31|          6|   12|         72|
    |merlin_input_8_0_buf_41_address1      |  102|         21|   12|        252|
    |merlin_input_8_0_buf_42_address0      |   31|          6|   12|         72|
    |merlin_input_8_0_buf_42_address1      |  102|         21|   12|        252|
    |merlin_input_8_0_buf_43_address0      |   31|          6|   12|         72|
    |merlin_input_8_0_buf_43_address1      |  102|         21|   12|        252|
    |merlin_input_8_0_buf_44_address0      |   31|          6|   12|         72|
    |merlin_input_8_0_buf_44_address1      |  102|         21|   12|        252|
    |merlin_input_8_0_buf_45_address0      |   31|          6|   12|         72|
    |merlin_input_8_0_buf_45_address1      |  102|         21|   12|        252|
    |merlin_input_8_0_buf_46_address0      |   31|          6|   12|         72|
    |merlin_input_8_0_buf_46_address1      |  102|         21|   12|        252|
    |merlin_input_8_0_buf_47_address0      |   31|          6|   12|         72|
    |merlin_input_8_0_buf_47_address1      |  102|         21|   12|        252|
    |merlin_input_8_0_buf_48_address0      |   31|          6|   12|         72|
    |merlin_input_8_0_buf_48_address1      |  102|         21|   12|        252|
    |merlin_input_8_0_buf_address0         |   31|          6|   12|         72|
    |merlin_input_8_0_buf_address1         |  102|         21|   12|        252|
    |w_fu_252                              |    9|          2|    8|         16|
    +--------------------------------------+-----+-----------+-----+-----------+
    |Total                                 | 3397|        691|  656|       8212|
    +--------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add42_reg_9452                       |   8|   0|    8|          0|
    |add54_4_4_reg_13256                  |  32|   0|   32|          0|
    |add_ln111_3_reg_9442                 |   8|   0|    8|          0|
    |add_ln136_10_reg_10640               |  12|   0|   12|          0|
    |add_ln136_14_reg_10660               |  12|   0|   12|          0|
    |add_ln136_18_reg_11040               |  12|   0|   12|          0|
    |add_ln136_1_reg_9635                 |  12|   0|   12|          0|
    |add_ln136_4_reg_9650                 |  12|   0|   12|          0|
    |ap_CS_fsm                            |   1|   0|    1|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter42             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter43             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter44             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter45             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter46             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter47             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter48             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter49             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter50             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter51             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter52             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter53             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter54             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter33_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter34_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter35_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter36_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter37_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter38_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter39_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter40_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter41_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter42_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter43_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter44_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter45_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter46_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter47_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter48_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter49_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter50_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter51_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter52_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter53_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg     |   1|   0|    1|          0|
    |ap_predicate_pred3934_state21        |   1|   0|    1|          0|
    |ap_predicate_pred3940_state21        |   1|   0|    1|          0|
    |ap_predicate_pred3945_state21        |   1|   0|    1|          0|
    |ap_predicate_pred3949_state21        |   1|   0|    1|          0|
    |ap_predicate_pred3954_state21        |   1|   0|    1|          0|
    |ap_predicate_pred3958_state21        |   1|   0|    1|          0|
    |ap_predicate_pred3963_state21        |   1|   0|    1|          0|
    |ap_predicate_pred3967_state21        |   1|   0|    1|          0|
    |ap_predicate_pred3972_state21        |   1|   0|    1|          0|
    |ap_predicate_pred3976_state21        |   1|   0|    1|          0|
    |ap_predicate_pred3981_state21        |   1|   0|    1|          0|
    |ap_predicate_pred3986_state21        |   1|   0|    1|          0|
    |ap_predicate_pred3990_state21        |   1|   0|    1|          0|
    |ap_predicate_pred3994_state21        |   1|   0|    1|          0|
    |ap_predicate_pred3998_state21        |   1|   0|    1|          0|
    |ap_predicate_pred4002_state21        |   1|   0|    1|          0|
    |ap_predicate_pred4006_state21        |   1|   0|    1|          0|
    |ap_predicate_pred4010_state21        |   1|   0|    1|          0|
    |ap_predicate_pred4014_state21        |   1|   0|    1|          0|
    |ap_predicate_pred4018_state21        |   1|   0|    1|          0|
    |ap_predicate_pred4023_state21        |   1|   0|    1|          0|
    |ap_predicate_pred4027_state21        |   1|   0|    1|          0|
    |ap_predicate_pred4031_state21        |   1|   0|    1|          0|
    |ap_predicate_pred4035_state21        |   1|   0|    1|          0|
    |ap_predicate_pred4039_state21        |   1|   0|    1|          0|
    |empty_155_reg_9496                   |   3|   0|    3|          0|
    |empty_156_reg_12605                  |   9|   0|    9|          0|
    |empty_reg_9432                       |   5|   0|    5|          0|
    |h_sub_fu_256                         |   6|   0|    6|          0|
    |indvar_flatten_fu_260                |  13|   0|   13|          0|
    |lshr_ln_reg_9447                     |   4|   0|    4|          0|
    |merlin_output_buf_16_addr_reg_13016  |   9|   0|    9|          0|
    |merlin_output_buf_17_addr_reg_13022  |   9|   0|    9|          0|
    |merlin_output_buf_18_addr_reg_13028  |   9|   0|    9|          0|
    |merlin_output_buf_19_addr_reg_13034  |   9|   0|    9|          0|
    |merlin_output_buf_20_addr_reg_13040  |   9|   0|    9|          0|
    |merlin_output_buf_21_addr_reg_13046  |   9|   0|    9|          0|
    |merlin_output_buf_22_addr_reg_13052  |   9|   0|    9|          0|
    |merlin_output_buf_23_addr_reg_13058  |   9|   0|    9|          0|
    |merlin_output_buf_24_addr_reg_13064  |   9|   0|    9|          0|
    |merlin_output_buf_25_addr_reg_13070  |   9|   0|    9|          0|
    |merlin_output_buf_26_addr_reg_13076  |   9|   0|    9|          0|
    |merlin_output_buf_27_addr_reg_13082  |   9|   0|    9|          0|
    |merlin_output_buf_28_addr_reg_13088  |   9|   0|    9|          0|
    |merlin_output_buf_29_addr_reg_13094  |   9|   0|    9|          0|
    |merlin_output_buf_30_addr_reg_13100  |   9|   0|    9|          0|
    |merlin_output_buf_addr_reg_13010     |   9|   0|    9|          0|
    |mul49_1_1_reg_12275                  |  32|   0|   32|          0|
    |mul49_1_2_reg_12280                  |  32|   0|   32|          0|
    |mul49_1_3_reg_12285                  |  32|   0|   32|          0|
    |mul49_1_4_reg_12290                  |  32|   0|   32|          0|
    |mul49_1_reg_13116                    |  32|   0|   32|          0|
    |mul49_2_1_reg_12300                  |  32|   0|   32|          0|
    |mul49_2_2_reg_12305                  |  32|   0|   32|          0|
    |mul49_2_3_reg_12310                  |  32|   0|   32|          0|
    |mul49_2_4_reg_12315                  |  32|   0|   32|          0|
    |mul49_2_reg_12295                    |  32|   0|   32|          0|
    |mul49_3_1_reg_12325                  |  32|   0|   32|          0|
    |mul49_3_2_reg_12330                  |  32|   0|   32|          0|
    |mul49_3_3_reg_13121                  |  32|   0|   32|          0|
    |mul49_3_4_reg_12335                  |  32|   0|   32|          0|
    |mul49_3_reg_12320                    |  32|   0|   32|          0|
    |mul49_4_1_reg_12340                  |  32|   0|   32|          0|
    |mul49_4_2_reg_13131                  |  32|   0|   32|          0|
    |mul49_4_3_reg_12345                  |  32|   0|   32|          0|
    |mul49_4_4_reg_12350                  |  32|   0|   32|          0|
    |mul49_4_reg_13126                    |  32|   0|   32|          0|
    |mul49_5_reg_13111                    |  32|   0|   32|          0|
    |mul49_6_reg_12265                    |  32|   0|   32|          0|
    |mul49_7_reg_12270                    |  32|   0|   32|          0|
    |mul49_s_reg_12260                    |  32|   0|   32|          0|
    |mul_ln136_1_reg_9525                 |  12|   0|   12|          0|
    |mul_ln136_2_reg_9534                 |  12|   0|   12|          0|
    |mul_ln136_3_reg_9543                 |  12|   0|   12|          0|
    |mul_ln136_4_reg_9552                 |  12|   0|   12|          0|
    |mul_ln136_reg_9487                   |  12|   0|   12|          0|
    |mul_reg_12255                        |  32|   0|   32|          0|
    |select_ln105_1_reg_9426              |   6|   0|    6|          0|
    |select_ln105_reg_9417                |   8|   0|    8|          0|
    |tmp24_reg_13246                      |  32|   0|   32|          0|
    |tmp25_reg_13226                      |  32|   0|   32|          0|
    |tmp26_reg_13186                      |  32|   0|   32|          0|
    |tmp27_reg_13136                      |  32|   0|   32|          0|
    |tmp28_reg_13191                      |  32|   0|   32|          0|
    |tmp29_reg_13141                      |  32|   0|   32|          0|
    |tmp30_reg_13231                      |  32|   0|   32|          0|
    |tmp31_reg_13196                      |  32|   0|   32|          0|
    |tmp32_reg_13146                      |  32|   0|   32|          0|
    |tmp33_reg_13201                      |  32|   0|   32|          0|
    |tmp34_reg_13151                      |  32|   0|   32|          0|
    |tmp35_reg_13156                      |  32|   0|   32|          0|
    |tmp36_reg_13251                      |  32|   0|   32|          0|
    |tmp37_reg_13236                      |  32|   0|   32|          0|
    |tmp38_reg_13206                      |  32|   0|   32|          0|
    |tmp39_reg_13161                      |  32|   0|   32|          0|
    |tmp40_reg_13211                      |  32|   0|   32|          0|
    |tmp41_reg_13166                      |  32|   0|   32|          0|
    |tmp42_reg_13241                      |  32|   0|   32|          0|
    |tmp43_reg_13216                      |  32|   0|   32|          0|
    |tmp44_reg_13171                      |  32|   0|   32|          0|
    |tmp45_reg_13221                      |  32|   0|   32|          0|
    |tmp46_reg_13176                      |  32|   0|   32|          0|
    |tmp47_reg_13181                      |  32|   0|   32|          0|
    |tmp_101_reg_12225                    |  32|   0|   32|          0|
    |tmp_107_reg_12230                    |  32|   0|   32|          0|
    |tmp_113_reg_12995                    |  32|   0|   32|          0|
    |tmp_119_reg_12235                    |  32|   0|   32|          0|
    |tmp_11_reg_12160                     |  32|   0|   32|          0|
    |tmp_125_reg_13000                    |  32|   0|   32|          0|
    |tmp_131_reg_12240                    |  32|   0|   32|          0|
    |tmp_137_reg_13005                    |  32|   0|   32|          0|
    |tmp_143_reg_12245                    |  32|   0|   32|          0|
    |tmp_149_reg_12250                    |  32|   0|   32|          0|
    |tmp_152_reg_9462                     |   6|   0|    6|          0|
    |tmp_153_reg_9467                     |   6|   0|    6|          0|
    |tmp_154_reg_9472                     |   6|   0|    6|          0|
    |tmp_155_reg_9477                     |   6|   0|    6|          0|
    |tmp_156_reg_9482                     |   6|   0|    6|          0|
    |tmp_157_reg_9561                     |   6|   0|    6|          0|
    |tmp_158_reg_9610                     |   6|   0|    6|          0|
    |tmp_159_reg_9615                     |   6|   0|    6|          0|
    |tmp_160_reg_9620                     |   6|   0|    6|          0|
    |tmp_161_reg_9625                     |   6|   0|    6|          0|
    |tmp_17_reg_12985                     |  32|   0|   32|          0|
    |tmp_23_reg_12165                     |  32|   0|   32|          0|
    |tmp_29_reg_12170                     |  32|   0|   32|          0|
    |tmp_35_reg_12990                     |  32|   0|   32|          0|
    |tmp_41_reg_12175                     |  32|   0|   32|          0|
    |tmp_47_reg_12180                     |  32|   0|   32|          0|
    |tmp_53_reg_12185                     |  32|   0|   32|          0|
    |tmp_59_reg_12190                     |  32|   0|   32|          0|
    |tmp_65_reg_12195                     |  32|   0|   32|          0|
    |tmp_6_reg_12155                      |  32|   0|   32|          0|
    |tmp_71_reg_12200                     |  32|   0|   32|          0|
    |tmp_77_reg_12205                     |  32|   0|   32|          0|
    |tmp_83_reg_12210                     |  32|   0|   32|          0|
    |tmp_89_reg_12215                     |  32|   0|   32|          0|
    |tmp_95_reg_12220                     |  32|   0|   32|          0|
    |tmp_reg_13106                        |  32|   0|   32|          0|
    |trunc_ln111_1_reg_9566               |   3|   0|    3|          0|
    |trunc_ln111_reg_9437                 |   4|   0|    4|          0|
    |w_fu_252                             |   8|   0|    8|          0|
    |add42_reg_9452                       |  64|  32|    8|          0|
    |add_ln111_3_reg_9442                 |  64|  32|    8|          0|
    |add_ln136_10_reg_10640               |  64|  32|   12|          0|
    |add_ln136_14_reg_10660               |  64|  32|   12|          0|
    |add_ln136_18_reg_11040               |  64|  32|   12|          0|
    |add_ln136_1_reg_9635                 |  64|  32|   12|          0|
    |add_ln136_4_reg_9650                 |  64|  32|   12|          0|
    |empty_155_reg_9496                   |  64|  32|    3|          0|
    |empty_156_reg_12605                  |  64|  32|    9|          0|
    |empty_reg_9432                       |  64|  32|    5|          0|
    |lshr_ln_reg_9447                     |  64|  32|    4|          0|
    |merlin_output_buf_16_addr_reg_13016  |  64|  32|    9|          0|
    |merlin_output_buf_17_addr_reg_13022  |  64|  32|    9|          0|
    |merlin_output_buf_18_addr_reg_13028  |  64|  32|    9|          0|
    |merlin_output_buf_19_addr_reg_13034  |  64|  32|    9|          0|
    |merlin_output_buf_20_addr_reg_13040  |  64|  32|    9|          0|
    |merlin_output_buf_21_addr_reg_13046  |  64|  32|    9|          0|
    |merlin_output_buf_22_addr_reg_13052  |  64|  32|    9|          0|
    |merlin_output_buf_23_addr_reg_13058  |  64|  32|    9|          0|
    |merlin_output_buf_24_addr_reg_13064  |  64|  32|    9|          0|
    |merlin_output_buf_25_addr_reg_13070  |  64|  32|    9|          0|
    |merlin_output_buf_26_addr_reg_13076  |  64|  32|    9|          0|
    |merlin_output_buf_27_addr_reg_13082  |  64|  32|    9|          0|
    |merlin_output_buf_28_addr_reg_13088  |  64|  32|    9|          0|
    |merlin_output_buf_29_addr_reg_13094  |  64|  32|    9|          0|
    |merlin_output_buf_30_addr_reg_13100  |  64|  32|    9|          0|
    |merlin_output_buf_addr_reg_13010     |  64|  32|    9|          0|
    |select_ln105_1_reg_9426              |  64|  32|    6|          0|
    |select_ln105_reg_9417                |  64|  32|    8|          0|
    |trunc_ln111_1_reg_9566               |  64|  32|    3|          0|
    |trunc_ln111_reg_9437                 |  64|  32|    4|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                |4959| 992| 3237|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+--------------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+----------------------------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk                            |   in|    1|  ap_ctrl_hs|  Cnn_Pipeline_merlinL4_merlinL3|  return value|
|ap_rst                            |   in|    1|  ap_ctrl_hs|  Cnn_Pipeline_merlinL4_merlinL3|  return value|
|ap_start                          |   in|    1|  ap_ctrl_hs|  Cnn_Pipeline_merlinL4_merlinL3|  return value|
|ap_done                           |  out|    1|  ap_ctrl_hs|  Cnn_Pipeline_merlinL4_merlinL3|  return value|
|ap_idle                           |  out|    1|  ap_ctrl_hs|  Cnn_Pipeline_merlinL4_merlinL3|  return value|
|ap_ready                          |  out|    1|  ap_ctrl_hs|  Cnn_Pipeline_merlinL4_merlinL3|  return value|
|mul1                              |   in|    8|     ap_none|                            mul1|        scalar|
|merlin_input_8_0_buf_address0     |  out|   12|   ap_memory|            merlin_input_8_0_buf|         array|
|merlin_input_8_0_buf_ce0          |  out|    1|   ap_memory|            merlin_input_8_0_buf|         array|
|merlin_input_8_0_buf_q0           |   in|   32|   ap_memory|            merlin_input_8_0_buf|         array|
|merlin_input_8_0_buf_address1     |  out|   12|   ap_memory|            merlin_input_8_0_buf|         array|
|merlin_input_8_0_buf_ce1          |  out|    1|   ap_memory|            merlin_input_8_0_buf|         array|
|merlin_input_8_0_buf_q1           |   in|   32|   ap_memory|            merlin_input_8_0_buf|         array|
|merlin_input_8_0_buf_25_address0  |  out|   12|   ap_memory|         merlin_input_8_0_buf_25|         array|
|merlin_input_8_0_buf_25_ce0       |  out|    1|   ap_memory|         merlin_input_8_0_buf_25|         array|
|merlin_input_8_0_buf_25_q0        |   in|   32|   ap_memory|         merlin_input_8_0_buf_25|         array|
|merlin_input_8_0_buf_25_address1  |  out|   12|   ap_memory|         merlin_input_8_0_buf_25|         array|
|merlin_input_8_0_buf_25_ce1       |  out|    1|   ap_memory|         merlin_input_8_0_buf_25|         array|
|merlin_input_8_0_buf_25_q1        |   in|   32|   ap_memory|         merlin_input_8_0_buf_25|         array|
|merlin_input_8_0_buf_26_address0  |  out|   12|   ap_memory|         merlin_input_8_0_buf_26|         array|
|merlin_input_8_0_buf_26_ce0       |  out|    1|   ap_memory|         merlin_input_8_0_buf_26|         array|
|merlin_input_8_0_buf_26_q0        |   in|   32|   ap_memory|         merlin_input_8_0_buf_26|         array|
|merlin_input_8_0_buf_26_address1  |  out|   12|   ap_memory|         merlin_input_8_0_buf_26|         array|
|merlin_input_8_0_buf_26_ce1       |  out|    1|   ap_memory|         merlin_input_8_0_buf_26|         array|
|merlin_input_8_0_buf_26_q1        |   in|   32|   ap_memory|         merlin_input_8_0_buf_26|         array|
|merlin_input_8_0_buf_27_address0  |  out|   12|   ap_memory|         merlin_input_8_0_buf_27|         array|
|merlin_input_8_0_buf_27_ce0       |  out|    1|   ap_memory|         merlin_input_8_0_buf_27|         array|
|merlin_input_8_0_buf_27_q0        |   in|   32|   ap_memory|         merlin_input_8_0_buf_27|         array|
|merlin_input_8_0_buf_27_address1  |  out|   12|   ap_memory|         merlin_input_8_0_buf_27|         array|
|merlin_input_8_0_buf_27_ce1       |  out|    1|   ap_memory|         merlin_input_8_0_buf_27|         array|
|merlin_input_8_0_buf_27_q1        |   in|   32|   ap_memory|         merlin_input_8_0_buf_27|         array|
|merlin_input_8_0_buf_28_address0  |  out|   12|   ap_memory|         merlin_input_8_0_buf_28|         array|
|merlin_input_8_0_buf_28_ce0       |  out|    1|   ap_memory|         merlin_input_8_0_buf_28|         array|
|merlin_input_8_0_buf_28_q0        |   in|   32|   ap_memory|         merlin_input_8_0_buf_28|         array|
|merlin_input_8_0_buf_28_address1  |  out|   12|   ap_memory|         merlin_input_8_0_buf_28|         array|
|merlin_input_8_0_buf_28_ce1       |  out|    1|   ap_memory|         merlin_input_8_0_buf_28|         array|
|merlin_input_8_0_buf_28_q1        |   in|   32|   ap_memory|         merlin_input_8_0_buf_28|         array|
|merlin_input_8_0_buf_29_address0  |  out|   12|   ap_memory|         merlin_input_8_0_buf_29|         array|
|merlin_input_8_0_buf_29_ce0       |  out|    1|   ap_memory|         merlin_input_8_0_buf_29|         array|
|merlin_input_8_0_buf_29_q0        |   in|   32|   ap_memory|         merlin_input_8_0_buf_29|         array|
|merlin_input_8_0_buf_29_address1  |  out|   12|   ap_memory|         merlin_input_8_0_buf_29|         array|
|merlin_input_8_0_buf_29_ce1       |  out|    1|   ap_memory|         merlin_input_8_0_buf_29|         array|
|merlin_input_8_0_buf_29_q1        |   in|   32|   ap_memory|         merlin_input_8_0_buf_29|         array|
|merlin_input_8_0_buf_30_address0  |  out|   12|   ap_memory|         merlin_input_8_0_buf_30|         array|
|merlin_input_8_0_buf_30_ce0       |  out|    1|   ap_memory|         merlin_input_8_0_buf_30|         array|
|merlin_input_8_0_buf_30_q0        |   in|   32|   ap_memory|         merlin_input_8_0_buf_30|         array|
|merlin_input_8_0_buf_30_address1  |  out|   12|   ap_memory|         merlin_input_8_0_buf_30|         array|
|merlin_input_8_0_buf_30_ce1       |  out|    1|   ap_memory|         merlin_input_8_0_buf_30|         array|
|merlin_input_8_0_buf_30_q1        |   in|   32|   ap_memory|         merlin_input_8_0_buf_30|         array|
|merlin_input_8_0_buf_31_address0  |  out|   12|   ap_memory|         merlin_input_8_0_buf_31|         array|
|merlin_input_8_0_buf_31_ce0       |  out|    1|   ap_memory|         merlin_input_8_0_buf_31|         array|
|merlin_input_8_0_buf_31_q0        |   in|   32|   ap_memory|         merlin_input_8_0_buf_31|         array|
|merlin_input_8_0_buf_31_address1  |  out|   12|   ap_memory|         merlin_input_8_0_buf_31|         array|
|merlin_input_8_0_buf_31_ce1       |  out|    1|   ap_memory|         merlin_input_8_0_buf_31|         array|
|merlin_input_8_0_buf_31_q1        |   in|   32|   ap_memory|         merlin_input_8_0_buf_31|         array|
|merlin_input_8_0_buf_32_address0  |  out|   12|   ap_memory|         merlin_input_8_0_buf_32|         array|
|merlin_input_8_0_buf_32_ce0       |  out|    1|   ap_memory|         merlin_input_8_0_buf_32|         array|
|merlin_input_8_0_buf_32_q0        |   in|   32|   ap_memory|         merlin_input_8_0_buf_32|         array|
|merlin_input_8_0_buf_32_address1  |  out|   12|   ap_memory|         merlin_input_8_0_buf_32|         array|
|merlin_input_8_0_buf_32_ce1       |  out|    1|   ap_memory|         merlin_input_8_0_buf_32|         array|
|merlin_input_8_0_buf_32_q1        |   in|   32|   ap_memory|         merlin_input_8_0_buf_32|         array|
|merlin_input_8_0_buf_33_address0  |  out|   12|   ap_memory|         merlin_input_8_0_buf_33|         array|
|merlin_input_8_0_buf_33_ce0       |  out|    1|   ap_memory|         merlin_input_8_0_buf_33|         array|
|merlin_input_8_0_buf_33_q0        |   in|   32|   ap_memory|         merlin_input_8_0_buf_33|         array|
|merlin_input_8_0_buf_33_address1  |  out|   12|   ap_memory|         merlin_input_8_0_buf_33|         array|
|merlin_input_8_0_buf_33_ce1       |  out|    1|   ap_memory|         merlin_input_8_0_buf_33|         array|
|merlin_input_8_0_buf_33_q1        |   in|   32|   ap_memory|         merlin_input_8_0_buf_33|         array|
|merlin_input_8_0_buf_34_address0  |  out|   12|   ap_memory|         merlin_input_8_0_buf_34|         array|
|merlin_input_8_0_buf_34_ce0       |  out|    1|   ap_memory|         merlin_input_8_0_buf_34|         array|
|merlin_input_8_0_buf_34_q0        |   in|   32|   ap_memory|         merlin_input_8_0_buf_34|         array|
|merlin_input_8_0_buf_34_address1  |  out|   12|   ap_memory|         merlin_input_8_0_buf_34|         array|
|merlin_input_8_0_buf_34_ce1       |  out|    1|   ap_memory|         merlin_input_8_0_buf_34|         array|
|merlin_input_8_0_buf_34_q1        |   in|   32|   ap_memory|         merlin_input_8_0_buf_34|         array|
|merlin_input_8_0_buf_35_address0  |  out|   12|   ap_memory|         merlin_input_8_0_buf_35|         array|
|merlin_input_8_0_buf_35_ce0       |  out|    1|   ap_memory|         merlin_input_8_0_buf_35|         array|
|merlin_input_8_0_buf_35_q0        |   in|   32|   ap_memory|         merlin_input_8_0_buf_35|         array|
|merlin_input_8_0_buf_35_address1  |  out|   12|   ap_memory|         merlin_input_8_0_buf_35|         array|
|merlin_input_8_0_buf_35_ce1       |  out|    1|   ap_memory|         merlin_input_8_0_buf_35|         array|
|merlin_input_8_0_buf_35_q1        |   in|   32|   ap_memory|         merlin_input_8_0_buf_35|         array|
|merlin_input_8_0_buf_36_address0  |  out|   12|   ap_memory|         merlin_input_8_0_buf_36|         array|
|merlin_input_8_0_buf_36_ce0       |  out|    1|   ap_memory|         merlin_input_8_0_buf_36|         array|
|merlin_input_8_0_buf_36_q0        |   in|   32|   ap_memory|         merlin_input_8_0_buf_36|         array|
|merlin_input_8_0_buf_36_address1  |  out|   12|   ap_memory|         merlin_input_8_0_buf_36|         array|
|merlin_input_8_0_buf_36_ce1       |  out|    1|   ap_memory|         merlin_input_8_0_buf_36|         array|
|merlin_input_8_0_buf_36_q1        |   in|   32|   ap_memory|         merlin_input_8_0_buf_36|         array|
|merlin_input_8_0_buf_37_address0  |  out|   12|   ap_memory|         merlin_input_8_0_buf_37|         array|
|merlin_input_8_0_buf_37_ce0       |  out|    1|   ap_memory|         merlin_input_8_0_buf_37|         array|
|merlin_input_8_0_buf_37_q0        |   in|   32|   ap_memory|         merlin_input_8_0_buf_37|         array|
|merlin_input_8_0_buf_37_address1  |  out|   12|   ap_memory|         merlin_input_8_0_buf_37|         array|
|merlin_input_8_0_buf_37_ce1       |  out|    1|   ap_memory|         merlin_input_8_0_buf_37|         array|
|merlin_input_8_0_buf_37_q1        |   in|   32|   ap_memory|         merlin_input_8_0_buf_37|         array|
|merlin_input_8_0_buf_38_address0  |  out|   12|   ap_memory|         merlin_input_8_0_buf_38|         array|
|merlin_input_8_0_buf_38_ce0       |  out|    1|   ap_memory|         merlin_input_8_0_buf_38|         array|
|merlin_input_8_0_buf_38_q0        |   in|   32|   ap_memory|         merlin_input_8_0_buf_38|         array|
|merlin_input_8_0_buf_38_address1  |  out|   12|   ap_memory|         merlin_input_8_0_buf_38|         array|
|merlin_input_8_0_buf_38_ce1       |  out|    1|   ap_memory|         merlin_input_8_0_buf_38|         array|
|merlin_input_8_0_buf_38_q1        |   in|   32|   ap_memory|         merlin_input_8_0_buf_38|         array|
|merlin_input_8_0_buf_39_address0  |  out|   12|   ap_memory|         merlin_input_8_0_buf_39|         array|
|merlin_input_8_0_buf_39_ce0       |  out|    1|   ap_memory|         merlin_input_8_0_buf_39|         array|
|merlin_input_8_0_buf_39_q0        |   in|   32|   ap_memory|         merlin_input_8_0_buf_39|         array|
|merlin_input_8_0_buf_39_address1  |  out|   12|   ap_memory|         merlin_input_8_0_buf_39|         array|
|merlin_input_8_0_buf_39_ce1       |  out|    1|   ap_memory|         merlin_input_8_0_buf_39|         array|
|merlin_input_8_0_buf_39_q1        |   in|   32|   ap_memory|         merlin_input_8_0_buf_39|         array|
|merlin_input_8_0_buf_40_address0  |  out|   12|   ap_memory|         merlin_input_8_0_buf_40|         array|
|merlin_input_8_0_buf_40_ce0       |  out|    1|   ap_memory|         merlin_input_8_0_buf_40|         array|
|merlin_input_8_0_buf_40_q0        |   in|   32|   ap_memory|         merlin_input_8_0_buf_40|         array|
|merlin_input_8_0_buf_40_address1  |  out|   12|   ap_memory|         merlin_input_8_0_buf_40|         array|
|merlin_input_8_0_buf_40_ce1       |  out|    1|   ap_memory|         merlin_input_8_0_buf_40|         array|
|merlin_input_8_0_buf_40_q1        |   in|   32|   ap_memory|         merlin_input_8_0_buf_40|         array|
|merlin_input_8_0_buf_41_address0  |  out|   12|   ap_memory|         merlin_input_8_0_buf_41|         array|
|merlin_input_8_0_buf_41_ce0       |  out|    1|   ap_memory|         merlin_input_8_0_buf_41|         array|
|merlin_input_8_0_buf_41_q0        |   in|   32|   ap_memory|         merlin_input_8_0_buf_41|         array|
|merlin_input_8_0_buf_41_address1  |  out|   12|   ap_memory|         merlin_input_8_0_buf_41|         array|
|merlin_input_8_0_buf_41_ce1       |  out|    1|   ap_memory|         merlin_input_8_0_buf_41|         array|
|merlin_input_8_0_buf_41_q1        |   in|   32|   ap_memory|         merlin_input_8_0_buf_41|         array|
|merlin_input_8_0_buf_42_address0  |  out|   12|   ap_memory|         merlin_input_8_0_buf_42|         array|
|merlin_input_8_0_buf_42_ce0       |  out|    1|   ap_memory|         merlin_input_8_0_buf_42|         array|
|merlin_input_8_0_buf_42_q0        |   in|   32|   ap_memory|         merlin_input_8_0_buf_42|         array|
|merlin_input_8_0_buf_42_address1  |  out|   12|   ap_memory|         merlin_input_8_0_buf_42|         array|
|merlin_input_8_0_buf_42_ce1       |  out|    1|   ap_memory|         merlin_input_8_0_buf_42|         array|
|merlin_input_8_0_buf_42_q1        |   in|   32|   ap_memory|         merlin_input_8_0_buf_42|         array|
|merlin_input_8_0_buf_43_address0  |  out|   12|   ap_memory|         merlin_input_8_0_buf_43|         array|
|merlin_input_8_0_buf_43_ce0       |  out|    1|   ap_memory|         merlin_input_8_0_buf_43|         array|
|merlin_input_8_0_buf_43_q0        |   in|   32|   ap_memory|         merlin_input_8_0_buf_43|         array|
|merlin_input_8_0_buf_43_address1  |  out|   12|   ap_memory|         merlin_input_8_0_buf_43|         array|
|merlin_input_8_0_buf_43_ce1       |  out|    1|   ap_memory|         merlin_input_8_0_buf_43|         array|
|merlin_input_8_0_buf_43_q1        |   in|   32|   ap_memory|         merlin_input_8_0_buf_43|         array|
|merlin_input_8_0_buf_44_address0  |  out|   12|   ap_memory|         merlin_input_8_0_buf_44|         array|
|merlin_input_8_0_buf_44_ce0       |  out|    1|   ap_memory|         merlin_input_8_0_buf_44|         array|
|merlin_input_8_0_buf_44_q0        |   in|   32|   ap_memory|         merlin_input_8_0_buf_44|         array|
|merlin_input_8_0_buf_44_address1  |  out|   12|   ap_memory|         merlin_input_8_0_buf_44|         array|
|merlin_input_8_0_buf_44_ce1       |  out|    1|   ap_memory|         merlin_input_8_0_buf_44|         array|
|merlin_input_8_0_buf_44_q1        |   in|   32|   ap_memory|         merlin_input_8_0_buf_44|         array|
|merlin_input_8_0_buf_45_address0  |  out|   12|   ap_memory|         merlin_input_8_0_buf_45|         array|
|merlin_input_8_0_buf_45_ce0       |  out|    1|   ap_memory|         merlin_input_8_0_buf_45|         array|
|merlin_input_8_0_buf_45_q0        |   in|   32|   ap_memory|         merlin_input_8_0_buf_45|         array|
|merlin_input_8_0_buf_45_address1  |  out|   12|   ap_memory|         merlin_input_8_0_buf_45|         array|
|merlin_input_8_0_buf_45_ce1       |  out|    1|   ap_memory|         merlin_input_8_0_buf_45|         array|
|merlin_input_8_0_buf_45_q1        |   in|   32|   ap_memory|         merlin_input_8_0_buf_45|         array|
|merlin_input_8_0_buf_46_address0  |  out|   12|   ap_memory|         merlin_input_8_0_buf_46|         array|
|merlin_input_8_0_buf_46_ce0       |  out|    1|   ap_memory|         merlin_input_8_0_buf_46|         array|
|merlin_input_8_0_buf_46_q0        |   in|   32|   ap_memory|         merlin_input_8_0_buf_46|         array|
|merlin_input_8_0_buf_46_address1  |  out|   12|   ap_memory|         merlin_input_8_0_buf_46|         array|
|merlin_input_8_0_buf_46_ce1       |  out|    1|   ap_memory|         merlin_input_8_0_buf_46|         array|
|merlin_input_8_0_buf_46_q1        |   in|   32|   ap_memory|         merlin_input_8_0_buf_46|         array|
|merlin_input_8_0_buf_47_address0  |  out|   12|   ap_memory|         merlin_input_8_0_buf_47|         array|
|merlin_input_8_0_buf_47_ce0       |  out|    1|   ap_memory|         merlin_input_8_0_buf_47|         array|
|merlin_input_8_0_buf_47_q0        |   in|   32|   ap_memory|         merlin_input_8_0_buf_47|         array|
|merlin_input_8_0_buf_47_address1  |  out|   12|   ap_memory|         merlin_input_8_0_buf_47|         array|
|merlin_input_8_0_buf_47_ce1       |  out|    1|   ap_memory|         merlin_input_8_0_buf_47|         array|
|merlin_input_8_0_buf_47_q1        |   in|   32|   ap_memory|         merlin_input_8_0_buf_47|         array|
|merlin_input_8_0_buf_48_address0  |  out|   12|   ap_memory|         merlin_input_8_0_buf_48|         array|
|merlin_input_8_0_buf_48_ce0       |  out|    1|   ap_memory|         merlin_input_8_0_buf_48|         array|
|merlin_input_8_0_buf_48_q0        |   in|   32|   ap_memory|         merlin_input_8_0_buf_48|         array|
|merlin_input_8_0_buf_48_address1  |  out|   12|   ap_memory|         merlin_input_8_0_buf_48|         array|
|merlin_input_8_0_buf_48_ce1       |  out|    1|   ap_memory|         merlin_input_8_0_buf_48|         array|
|merlin_input_8_0_buf_48_q1        |   in|   32|   ap_memory|         merlin_input_8_0_buf_48|         array|
|merlin_output_buf_address0        |  out|    9|   ap_memory|               merlin_output_buf|         array|
|merlin_output_buf_ce0             |  out|    1|   ap_memory|               merlin_output_buf|         array|
|merlin_output_buf_we0             |  out|    1|   ap_memory|               merlin_output_buf|         array|
|merlin_output_buf_d0              |  out|   32|   ap_memory|               merlin_output_buf|         array|
|merlin_output_buf_address1        |  out|    9|   ap_memory|               merlin_output_buf|         array|
|merlin_output_buf_ce1             |  out|    1|   ap_memory|               merlin_output_buf|         array|
|merlin_output_buf_q1              |   in|   32|   ap_memory|               merlin_output_buf|         array|
|merlin_output_buf_16_address0     |  out|    9|   ap_memory|            merlin_output_buf_16|         array|
|merlin_output_buf_16_ce0          |  out|    1|   ap_memory|            merlin_output_buf_16|         array|
|merlin_output_buf_16_we0          |  out|    1|   ap_memory|            merlin_output_buf_16|         array|
|merlin_output_buf_16_d0           |  out|   32|   ap_memory|            merlin_output_buf_16|         array|
|merlin_output_buf_16_address1     |  out|    9|   ap_memory|            merlin_output_buf_16|         array|
|merlin_output_buf_16_ce1          |  out|    1|   ap_memory|            merlin_output_buf_16|         array|
|merlin_output_buf_16_q1           |   in|   32|   ap_memory|            merlin_output_buf_16|         array|
|merlin_output_buf_17_address0     |  out|    9|   ap_memory|            merlin_output_buf_17|         array|
|merlin_output_buf_17_ce0          |  out|    1|   ap_memory|            merlin_output_buf_17|         array|
|merlin_output_buf_17_we0          |  out|    1|   ap_memory|            merlin_output_buf_17|         array|
|merlin_output_buf_17_d0           |  out|   32|   ap_memory|            merlin_output_buf_17|         array|
|merlin_output_buf_17_address1     |  out|    9|   ap_memory|            merlin_output_buf_17|         array|
|merlin_output_buf_17_ce1          |  out|    1|   ap_memory|            merlin_output_buf_17|         array|
|merlin_output_buf_17_q1           |   in|   32|   ap_memory|            merlin_output_buf_17|         array|
|merlin_output_buf_18_address0     |  out|    9|   ap_memory|            merlin_output_buf_18|         array|
|merlin_output_buf_18_ce0          |  out|    1|   ap_memory|            merlin_output_buf_18|         array|
|merlin_output_buf_18_we0          |  out|    1|   ap_memory|            merlin_output_buf_18|         array|
|merlin_output_buf_18_d0           |  out|   32|   ap_memory|            merlin_output_buf_18|         array|
|merlin_output_buf_18_address1     |  out|    9|   ap_memory|            merlin_output_buf_18|         array|
|merlin_output_buf_18_ce1          |  out|    1|   ap_memory|            merlin_output_buf_18|         array|
|merlin_output_buf_18_q1           |   in|   32|   ap_memory|            merlin_output_buf_18|         array|
|merlin_output_buf_19_address0     |  out|    9|   ap_memory|            merlin_output_buf_19|         array|
|merlin_output_buf_19_ce0          |  out|    1|   ap_memory|            merlin_output_buf_19|         array|
|merlin_output_buf_19_we0          |  out|    1|   ap_memory|            merlin_output_buf_19|         array|
|merlin_output_buf_19_d0           |  out|   32|   ap_memory|            merlin_output_buf_19|         array|
|merlin_output_buf_19_address1     |  out|    9|   ap_memory|            merlin_output_buf_19|         array|
|merlin_output_buf_19_ce1          |  out|    1|   ap_memory|            merlin_output_buf_19|         array|
|merlin_output_buf_19_q1           |   in|   32|   ap_memory|            merlin_output_buf_19|         array|
|merlin_output_buf_20_address0     |  out|    9|   ap_memory|            merlin_output_buf_20|         array|
|merlin_output_buf_20_ce0          |  out|    1|   ap_memory|            merlin_output_buf_20|         array|
|merlin_output_buf_20_we0          |  out|    1|   ap_memory|            merlin_output_buf_20|         array|
|merlin_output_buf_20_d0           |  out|   32|   ap_memory|            merlin_output_buf_20|         array|
|merlin_output_buf_20_address1     |  out|    9|   ap_memory|            merlin_output_buf_20|         array|
|merlin_output_buf_20_ce1          |  out|    1|   ap_memory|            merlin_output_buf_20|         array|
|merlin_output_buf_20_q1           |   in|   32|   ap_memory|            merlin_output_buf_20|         array|
|merlin_output_buf_21_address0     |  out|    9|   ap_memory|            merlin_output_buf_21|         array|
|merlin_output_buf_21_ce0          |  out|    1|   ap_memory|            merlin_output_buf_21|         array|
|merlin_output_buf_21_we0          |  out|    1|   ap_memory|            merlin_output_buf_21|         array|
|merlin_output_buf_21_d0           |  out|   32|   ap_memory|            merlin_output_buf_21|         array|
|merlin_output_buf_21_address1     |  out|    9|   ap_memory|            merlin_output_buf_21|         array|
|merlin_output_buf_21_ce1          |  out|    1|   ap_memory|            merlin_output_buf_21|         array|
|merlin_output_buf_21_q1           |   in|   32|   ap_memory|            merlin_output_buf_21|         array|
|merlin_output_buf_22_address0     |  out|    9|   ap_memory|            merlin_output_buf_22|         array|
|merlin_output_buf_22_ce0          |  out|    1|   ap_memory|            merlin_output_buf_22|         array|
|merlin_output_buf_22_we0          |  out|    1|   ap_memory|            merlin_output_buf_22|         array|
|merlin_output_buf_22_d0           |  out|   32|   ap_memory|            merlin_output_buf_22|         array|
|merlin_output_buf_22_address1     |  out|    9|   ap_memory|            merlin_output_buf_22|         array|
|merlin_output_buf_22_ce1          |  out|    1|   ap_memory|            merlin_output_buf_22|         array|
|merlin_output_buf_22_q1           |   in|   32|   ap_memory|            merlin_output_buf_22|         array|
|merlin_output_buf_23_address0     |  out|    9|   ap_memory|            merlin_output_buf_23|         array|
|merlin_output_buf_23_ce0          |  out|    1|   ap_memory|            merlin_output_buf_23|         array|
|merlin_output_buf_23_we0          |  out|    1|   ap_memory|            merlin_output_buf_23|         array|
|merlin_output_buf_23_d0           |  out|   32|   ap_memory|            merlin_output_buf_23|         array|
|merlin_output_buf_23_address1     |  out|    9|   ap_memory|            merlin_output_buf_23|         array|
|merlin_output_buf_23_ce1          |  out|    1|   ap_memory|            merlin_output_buf_23|         array|
|merlin_output_buf_23_q1           |   in|   32|   ap_memory|            merlin_output_buf_23|         array|
|merlin_output_buf_24_address0     |  out|    9|   ap_memory|            merlin_output_buf_24|         array|
|merlin_output_buf_24_ce0          |  out|    1|   ap_memory|            merlin_output_buf_24|         array|
|merlin_output_buf_24_we0          |  out|    1|   ap_memory|            merlin_output_buf_24|         array|
|merlin_output_buf_24_d0           |  out|   32|   ap_memory|            merlin_output_buf_24|         array|
|merlin_output_buf_24_address1     |  out|    9|   ap_memory|            merlin_output_buf_24|         array|
|merlin_output_buf_24_ce1          |  out|    1|   ap_memory|            merlin_output_buf_24|         array|
|merlin_output_buf_24_q1           |   in|   32|   ap_memory|            merlin_output_buf_24|         array|
|merlin_output_buf_25_address0     |  out|    9|   ap_memory|            merlin_output_buf_25|         array|
|merlin_output_buf_25_ce0          |  out|    1|   ap_memory|            merlin_output_buf_25|         array|
|merlin_output_buf_25_we0          |  out|    1|   ap_memory|            merlin_output_buf_25|         array|
|merlin_output_buf_25_d0           |  out|   32|   ap_memory|            merlin_output_buf_25|         array|
|merlin_output_buf_25_address1     |  out|    9|   ap_memory|            merlin_output_buf_25|         array|
|merlin_output_buf_25_ce1          |  out|    1|   ap_memory|            merlin_output_buf_25|         array|
|merlin_output_buf_25_q1           |   in|   32|   ap_memory|            merlin_output_buf_25|         array|
|merlin_output_buf_26_address0     |  out|    9|   ap_memory|            merlin_output_buf_26|         array|
|merlin_output_buf_26_ce0          |  out|    1|   ap_memory|            merlin_output_buf_26|         array|
|merlin_output_buf_26_we0          |  out|    1|   ap_memory|            merlin_output_buf_26|         array|
|merlin_output_buf_26_d0           |  out|   32|   ap_memory|            merlin_output_buf_26|         array|
|merlin_output_buf_26_address1     |  out|    9|   ap_memory|            merlin_output_buf_26|         array|
|merlin_output_buf_26_ce1          |  out|    1|   ap_memory|            merlin_output_buf_26|         array|
|merlin_output_buf_26_q1           |   in|   32|   ap_memory|            merlin_output_buf_26|         array|
|merlin_output_buf_27_address0     |  out|    9|   ap_memory|            merlin_output_buf_27|         array|
|merlin_output_buf_27_ce0          |  out|    1|   ap_memory|            merlin_output_buf_27|         array|
|merlin_output_buf_27_we0          |  out|    1|   ap_memory|            merlin_output_buf_27|         array|
|merlin_output_buf_27_d0           |  out|   32|   ap_memory|            merlin_output_buf_27|         array|
|merlin_output_buf_27_address1     |  out|    9|   ap_memory|            merlin_output_buf_27|         array|
|merlin_output_buf_27_ce1          |  out|    1|   ap_memory|            merlin_output_buf_27|         array|
|merlin_output_buf_27_q1           |   in|   32|   ap_memory|            merlin_output_buf_27|         array|
|merlin_output_buf_28_address0     |  out|    9|   ap_memory|            merlin_output_buf_28|         array|
|merlin_output_buf_28_ce0          |  out|    1|   ap_memory|            merlin_output_buf_28|         array|
|merlin_output_buf_28_we0          |  out|    1|   ap_memory|            merlin_output_buf_28|         array|
|merlin_output_buf_28_d0           |  out|   32|   ap_memory|            merlin_output_buf_28|         array|
|merlin_output_buf_28_address1     |  out|    9|   ap_memory|            merlin_output_buf_28|         array|
|merlin_output_buf_28_ce1          |  out|    1|   ap_memory|            merlin_output_buf_28|         array|
|merlin_output_buf_28_q1           |   in|   32|   ap_memory|            merlin_output_buf_28|         array|
|merlin_output_buf_29_address0     |  out|    9|   ap_memory|            merlin_output_buf_29|         array|
|merlin_output_buf_29_ce0          |  out|    1|   ap_memory|            merlin_output_buf_29|         array|
|merlin_output_buf_29_we0          |  out|    1|   ap_memory|            merlin_output_buf_29|         array|
|merlin_output_buf_29_d0           |  out|   32|   ap_memory|            merlin_output_buf_29|         array|
|merlin_output_buf_29_address1     |  out|    9|   ap_memory|            merlin_output_buf_29|         array|
|merlin_output_buf_29_ce1          |  out|    1|   ap_memory|            merlin_output_buf_29|         array|
|merlin_output_buf_29_q1           |   in|   32|   ap_memory|            merlin_output_buf_29|         array|
|merlin_output_buf_30_address0     |  out|    9|   ap_memory|            merlin_output_buf_30|         array|
|merlin_output_buf_30_ce0          |  out|    1|   ap_memory|            merlin_output_buf_30|         array|
|merlin_output_buf_30_we0          |  out|    1|   ap_memory|            merlin_output_buf_30|         array|
|merlin_output_buf_30_d0           |  out|   32|   ap_memory|            merlin_output_buf_30|         array|
|merlin_output_buf_30_address1     |  out|    9|   ap_memory|            merlin_output_buf_30|         array|
|merlin_output_buf_30_ce1          |  out|    1|   ap_memory|            merlin_output_buf_30|         array|
|merlin_output_buf_30_q1           |   in|   32|   ap_memory|            merlin_output_buf_30|         array|
|weight_8_0_buf_load               |   in|   32|     ap_none|             weight_8_0_buf_load|        scalar|
|weight_8_0_buf_1_load             |   in|   32|     ap_none|           weight_8_0_buf_1_load|        scalar|
|weight_8_0_buf_2_load             |   in|   32|     ap_none|           weight_8_0_buf_2_load|        scalar|
|weight_8_0_buf_3_load             |   in|   32|     ap_none|           weight_8_0_buf_3_load|        scalar|
|weight_8_0_buf_4_load             |   in|   32|     ap_none|           weight_8_0_buf_4_load|        scalar|
|weight_8_0_buf_5_load             |   in|   32|     ap_none|           weight_8_0_buf_5_load|        scalar|
|weight_8_0_buf_6_load             |   in|   32|     ap_none|           weight_8_0_buf_6_load|        scalar|
|weight_8_0_buf_7_load             |   in|   32|     ap_none|           weight_8_0_buf_7_load|        scalar|
|weight_8_0_buf_8_load             |   in|   32|     ap_none|           weight_8_0_buf_8_load|        scalar|
|weight_8_0_buf_9_load             |   in|   32|     ap_none|           weight_8_0_buf_9_load|        scalar|
|weight_8_0_buf_10_load            |   in|   32|     ap_none|          weight_8_0_buf_10_load|        scalar|
|weight_8_0_buf_11_load            |   in|   32|     ap_none|          weight_8_0_buf_11_load|        scalar|
|weight_8_0_buf_12_load            |   in|   32|     ap_none|          weight_8_0_buf_12_load|        scalar|
|weight_8_0_buf_13_load            |   in|   32|     ap_none|          weight_8_0_buf_13_load|        scalar|
|weight_8_0_buf_14_load            |   in|   32|     ap_none|          weight_8_0_buf_14_load|        scalar|
|weight_8_0_buf_15_load            |   in|   32|     ap_none|          weight_8_0_buf_15_load|        scalar|
|weight_8_0_buf_16_load            |   in|   32|     ap_none|          weight_8_0_buf_16_load|        scalar|
|weight_8_0_buf_17_load            |   in|   32|     ap_none|          weight_8_0_buf_17_load|        scalar|
|weight_8_0_buf_18_load            |   in|   32|     ap_none|          weight_8_0_buf_18_load|        scalar|
|weight_8_0_buf_19_load            |   in|   32|     ap_none|          weight_8_0_buf_19_load|        scalar|
|weight_8_0_buf_20_load            |   in|   32|     ap_none|          weight_8_0_buf_20_load|        scalar|
|weight_8_0_buf_21_load            |   in|   32|     ap_none|          weight_8_0_buf_21_load|        scalar|
|weight_8_0_buf_22_load            |   in|   32|     ap_none|          weight_8_0_buf_22_load|        scalar|
|weight_8_0_buf_23_load            |   in|   32|     ap_none|          weight_8_0_buf_23_load|        scalar|
|weight_8_0_buf_24_load            |   in|   32|     ap_none|          weight_8_0_buf_24_load|        scalar|
+----------------------------------+-----+-----+------------+--------------------------------+--------------+

