 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 100
        -transition_time
        -capacitance
Design : model
Version: Q-2019.12-SP5-3
Date   : Thu May 18 22:24:22 2023
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: tt_1p0v_25c   Library: scadv10_cln65gp_lvt_tt_1p0v_25c
Wire Load Model Mode: top

  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_1110__TR_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                    2        0.003               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.003               0.000      5.000 r
  TMR_REG/U55/Y (AND2X1P4MA10TL)                                   0.617     0.337      5.337 r
  TMR_REG/n12955 (net)                        170        0.213               0.000      5.337 r
  TMR_REG/U2/Y (BUFX2P5MA10TL)                                     0.623     0.365      5.702 r
  TMR_REG/n12954 (net)                        305        0.380               0.000      5.702 r
  TMR_REG/U178/Y (BUFX0P8BA10TL)                                   0.650     0.386      6.089 r
  TMR_REG/n12969 (net)                         97        0.122               0.000      6.089 r
  TMR_REG/U48/Y (BUFX1P7MA10TL)                                    0.626     0.369      6.458 r
  TMR_REG/n12906 (net)                        206        0.258               0.000      6.458 r
  TMR_REG/U3/Y (BUFX2P5MA10TL)                                     0.505     0.304      6.762 r
  TMR_REG/n13100 (net)                        245        0.306               0.000      6.762 r
  TMR_REG/U10281/Y (BUFX0P8BA10TL)                                 0.583     0.349      7.110 r
  TMR_REG/n13089 (net)                         87        0.109               0.000      7.110 r
  TMR_REG/U5372/Y (AO22X0P5MA10TL)                                 0.046     0.079      7.189 r
  TMR_REG/n1112 (net)                           1        0.001               0.000      7.189 r
  TMR_REG/N1_0__N2_1110__TR_q_reg/D (DFFQX0P5MA10TL)               0.046     0.000      7.189 r
  data arrival time                                                                     7.189

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_1110__TR_q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.020     24.980
  data required time                                                                   24.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.980
  data arrival time                                                                    -7.189
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          17.791


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_3__N2_3120__TR_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                    2        0.003               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.003               0.000      5.000 r
  TMR_REG/U55/Y (AND2X1P4MA10TL)                                   0.617     0.337      5.337 r
  TMR_REG/n12955 (net)                        170        0.213               0.000      5.337 r
  TMR_REG/U2/Y (BUFX2P5MA10TL)                                     0.623     0.365      5.702 r
  TMR_REG/n12954 (net)                        305        0.380               0.000      5.702 r
  TMR_REG/U178/Y (BUFX0P8BA10TL)                                   0.650     0.386      6.089 r
  TMR_REG/n12969 (net)                         97        0.122               0.000      6.089 r
  TMR_REG/U48/Y (BUFX1P7MA10TL)                                    0.626     0.369      6.458 r
  TMR_REG/n12906 (net)                        206        0.258               0.000      6.458 r
  TMR_REG/U3/Y (BUFX2P5MA10TL)                                     0.505     0.304      6.762 r
  TMR_REG/n13100 (net)                        245        0.306               0.000      6.762 r
  TMR_REG/U217/Y (BUFX0P8BA10TL)                                   0.583     0.349      7.110 r
  TMR_REG/n13054 (net)                         87        0.109               0.000      7.110 r
  TMR_REG/U9997/Y (AO22X0P5MA10TL)                                 0.044     0.079      7.189 r
  TMR_REG/n12770 (net)                          1        0.001               0.000      7.189 r
  TMR_REG/N1_3__N2_3120__TR_q_reg/D (DFFQX0P5MA10TL)               0.044     0.000      7.189 r
  data arrival time                                                                     7.189

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_3__N2_3120__TR_q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.019     24.981
  data required time                                                                   24.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.981
  data arrival time                                                                    -7.189
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          17.792


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_3__N2_3113__TR_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                    2        0.003               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.003               0.000      5.000 r
  TMR_REG/U55/Y (AND2X1P4MA10TL)                                   0.617     0.337      5.337 r
  TMR_REG/n12955 (net)                        170        0.213               0.000      5.337 r
  TMR_REG/U2/Y (BUFX2P5MA10TL)                                     0.623     0.365      5.702 r
  TMR_REG/n12954 (net)                        305        0.380               0.000      5.702 r
  TMR_REG/U178/Y (BUFX0P8BA10TL)                                   0.650     0.386      6.089 r
  TMR_REG/n12969 (net)                         97        0.122               0.000      6.089 r
  TMR_REG/U48/Y (BUFX1P7MA10TL)                                    0.626     0.369      6.458 r
  TMR_REG/n12906 (net)                        206        0.258               0.000      6.458 r
  TMR_REG/U3/Y (BUFX2P5MA10TL)                                     0.505     0.304      6.762 r
  TMR_REG/n13100 (net)                        245        0.306               0.000      6.762 r
  TMR_REG/U217/Y (BUFX0P8BA10TL)                                   0.583     0.349      7.110 r
  TMR_REG/n13054 (net)                         87        0.109               0.000      7.110 r
  TMR_REG/U9990/Y (AO22X0P5MA10TL)                                 0.044     0.079      7.189 r
  TMR_REG/n12763 (net)                          1        0.001               0.000      7.189 r
  TMR_REG/N1_3__N2_3113__TR_q_reg/D (DFFQX0P5MA10TL)               0.044     0.000      7.189 r
  data arrival time                                                                     7.189

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_3__N2_3113__TR_q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.019     24.981
  data required time                                                                   24.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.981
  data arrival time                                                                    -7.189
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          17.792


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_3__N2_3079__TR_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                    2        0.003               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.003               0.000      5.000 r
  TMR_REG/U55/Y (AND2X1P4MA10TL)                                   0.617     0.337      5.337 r
  TMR_REG/n12955 (net)                        170        0.213               0.000      5.337 r
  TMR_REG/U2/Y (BUFX2P5MA10TL)                                     0.623     0.365      5.702 r
  TMR_REG/n12954 (net)                        305        0.380               0.000      5.702 r
  TMR_REG/U178/Y (BUFX0P8BA10TL)                                   0.650     0.386      6.089 r
  TMR_REG/n12969 (net)                         97        0.122               0.000      6.089 r
  TMR_REG/U48/Y (BUFX1P7MA10TL)                                    0.626     0.369      6.458 r
  TMR_REG/n12906 (net)                        206        0.258               0.000      6.458 r
  TMR_REG/U3/Y (BUFX2P5MA10TL)                                     0.505     0.304      6.762 r
  TMR_REG/n13100 (net)                        245        0.306               0.000      6.762 r
  TMR_REG/U10281/Y (BUFX0P8BA10TL)                                 0.583     0.349      7.110 r
  TMR_REG/n13089 (net)                         87        0.109               0.000      7.110 r
  TMR_REG/U12415/Y (AO22X0P5MA10TL)                                0.044     0.079      7.189 r
  TMR_REG/n12729 (net)                          1        0.001               0.000      7.189 r
  TMR_REG/N1_3__N2_3079__TR_q_reg/D (DFFQX0P5MA10TL)               0.044     0.000      7.189 r
  data arrival time                                                                     7.189

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_3__N2_3079__TR_q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.019     24.981
  data required time                                                                   24.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.981
  data arrival time                                                                    -7.189
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          17.792


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_3__N2_2986__TR_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                    2        0.003               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.003               0.000      5.000 r
  TMR_REG/U55/Y (AND2X1P4MA10TL)                                   0.617     0.337      5.337 r
  TMR_REG/n12955 (net)                        170        0.213               0.000      5.337 r
  TMR_REG/U2/Y (BUFX2P5MA10TL)                                     0.623     0.365      5.702 r
  TMR_REG/n12954 (net)                        305        0.380               0.000      5.702 r
  TMR_REG/U178/Y (BUFX0P8BA10TL)                                   0.650     0.386      6.089 r
  TMR_REG/n12969 (net)                         97        0.122               0.000      6.089 r
  TMR_REG/U48/Y (BUFX1P7MA10TL)                                    0.626     0.369      6.458 r
  TMR_REG/n12906 (net)                        206        0.258               0.000      6.458 r
  TMR_REG/U3/Y (BUFX2P5MA10TL)                                     0.505     0.304      6.762 r
  TMR_REG/n13100 (net)                        245        0.306               0.000      6.762 r
  TMR_REG/U10357/Y (BUFX0P8BA10TL)                                 0.583     0.349      7.110 r
  TMR_REG/n13090 (net)                         87        0.109               0.000      7.110 r
  TMR_REG/U10138/Y (AO22X0P5MA10TL)                                0.044     0.079      7.189 r
  TMR_REG/n12636 (net)                          1        0.001               0.000      7.189 r
  TMR_REG/N1_3__N2_2986__TR_q_reg/D (DFFQX0P5MA10TL)               0.044     0.000      7.189 r
  data arrival time                                                                     7.189

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_3__N2_2986__TR_q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.019     24.981
  data required time                                                                   24.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.981
  data arrival time                                                                    -7.189
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          17.792


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_3__N2_2817__TR_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                    2        0.003               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.003               0.000      5.000 r
  TMR_REG/U55/Y (AND2X1P4MA10TL)                                   0.617     0.337      5.337 r
  TMR_REG/n12955 (net)                        170        0.213               0.000      5.337 r
  TMR_REG/U2/Y (BUFX2P5MA10TL)                                     0.623     0.365      5.702 r
  TMR_REG/n12954 (net)                        305        0.380               0.000      5.702 r
  TMR_REG/U178/Y (BUFX0P8BA10TL)                                   0.650     0.386      6.089 r
  TMR_REG/n12969 (net)                         97        0.122               0.000      6.089 r
  TMR_REG/U48/Y (BUFX1P7MA10TL)                                    0.626     0.369      6.458 r
  TMR_REG/n12906 (net)                        206        0.258               0.000      6.458 r
  TMR_REG/U3/Y (BUFX2P5MA10TL)                                     0.505     0.304      6.762 r
  TMR_REG/n13100 (net)                        245        0.306               0.000      6.762 r
  TMR_REG/U10281/Y (BUFX0P8BA10TL)                                 0.583     0.349      7.110 r
  TMR_REG/n13089 (net)                         87        0.109               0.000      7.110 r
  TMR_REG/U9756/Y (AO22X0P5MA10TL)                                 0.044     0.079      7.189 r
  TMR_REG/n12467 (net)                          1        0.001               0.000      7.189 r
  TMR_REG/N1_3__N2_2817__TR_q_reg/D (DFFQX0P5MA10TL)               0.044     0.000      7.189 r
  data arrival time                                                                     7.189

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_3__N2_2817__TR_q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.019     24.981
  data required time                                                                   24.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.981
  data arrival time                                                                    -7.189
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          17.792


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_3__N2_2255__TR_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                    2        0.003               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.003               0.000      5.000 r
  TMR_REG/U55/Y (AND2X1P4MA10TL)                                   0.617     0.337      5.337 r
  TMR_REG/n12955 (net)                        170        0.213               0.000      5.337 r
  TMR_REG/U2/Y (BUFX2P5MA10TL)                                     0.623     0.365      5.702 r
  TMR_REG/n12954 (net)                        305        0.380               0.000      5.702 r
  TMR_REG/U178/Y (BUFX0P8BA10TL)                                   0.650     0.386      6.089 r
  TMR_REG/n12969 (net)                         97        0.122               0.000      6.089 r
  TMR_REG/U48/Y (BUFX1P7MA10TL)                                    0.626     0.369      6.458 r
  TMR_REG/n12906 (net)                        206        0.258               0.000      6.458 r
  TMR_REG/U3/Y (BUFX2P5MA10TL)                                     0.505     0.304      6.762 r
  TMR_REG/n13100 (net)                        245        0.306               0.000      6.762 r
  TMR_REG/U10357/Y (BUFX0P8BA10TL)                                 0.583     0.349      7.110 r
  TMR_REG/n13090 (net)                         87        0.109               0.000      7.110 r
  TMR_REG/U10362/Y (AO22X0P5MA10TL)                                0.044     0.079      7.189 r
  TMR_REG/n11905 (net)                          1        0.001               0.000      7.189 r
  TMR_REG/N1_3__N2_2255__TR_q_reg/D (DFFQX0P5MA10TL)               0.044     0.000      7.189 r
  data arrival time                                                                     7.189

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_3__N2_2255__TR_q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.019     24.981
  data required time                                                                   24.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.981
  data arrival time                                                                    -7.189
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          17.792


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_3__N2_2248__TR_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                    2        0.003               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.003               0.000      5.000 r
  TMR_REG/U55/Y (AND2X1P4MA10TL)                                   0.617     0.337      5.337 r
  TMR_REG/n12955 (net)                        170        0.213               0.000      5.337 r
  TMR_REG/U2/Y (BUFX2P5MA10TL)                                     0.623     0.365      5.702 r
  TMR_REG/n12954 (net)                        305        0.380               0.000      5.702 r
  TMR_REG/U178/Y (BUFX0P8BA10TL)                                   0.650     0.386      6.089 r
  TMR_REG/n12969 (net)                         97        0.122               0.000      6.089 r
  TMR_REG/U48/Y (BUFX1P7MA10TL)                                    0.626     0.369      6.458 r
  TMR_REG/n12906 (net)                        206        0.258               0.000      6.458 r
  TMR_REG/U3/Y (BUFX2P5MA10TL)                                     0.505     0.304      6.762 r
  TMR_REG/n13100 (net)                        245        0.306               0.000      6.762 r
  TMR_REG/U10357/Y (BUFX0P8BA10TL)                                 0.583     0.349      7.110 r
  TMR_REG/n13090 (net)                         87        0.109               0.000      7.110 r
  TMR_REG/U10369/Y (AO22X0P5MA10TL)                                0.044     0.079      7.189 r
  TMR_REG/n11898 (net)                          1        0.001               0.000      7.189 r
  TMR_REG/N1_3__N2_2248__TR_q_reg/D (DFFQX0P5MA10TL)               0.044     0.000      7.189 r
  data arrival time                                                                     7.189

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_3__N2_2248__TR_q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.019     24.981
  data required time                                                                   24.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.981
  data arrival time                                                                    -7.189
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          17.792


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_3__N2_2218__TR_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                    2        0.003               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.003               0.000      5.000 r
  TMR_REG/U55/Y (AND2X1P4MA10TL)                                   0.617     0.337      5.337 r
  TMR_REG/n12955 (net)                        170        0.213               0.000      5.337 r
  TMR_REG/U2/Y (BUFX2P5MA10TL)                                     0.623     0.365      5.702 r
  TMR_REG/n12954 (net)                        305        0.380               0.000      5.702 r
  TMR_REG/U178/Y (BUFX0P8BA10TL)                                   0.650     0.386      6.089 r
  TMR_REG/n12969 (net)                         97        0.122               0.000      6.089 r
  TMR_REG/U48/Y (BUFX1P7MA10TL)                                    0.626     0.369      6.458 r
  TMR_REG/n12906 (net)                        206        0.258               0.000      6.458 r
  TMR_REG/U3/Y (BUFX2P5MA10TL)                                     0.505     0.304      6.762 r
  TMR_REG/n13100 (net)                        245        0.306               0.000      6.762 r
  TMR_REG/U10281/Y (BUFX0P8BA10TL)                                 0.583     0.349      7.110 r
  TMR_REG/n13089 (net)                         87        0.109               0.000      7.110 r
  TMR_REG/U12162/Y (AO22X0P5MA10TL)                                0.044     0.079      7.189 r
  TMR_REG/n11868 (net)                          1        0.001               0.000      7.189 r
  TMR_REG/N1_3__N2_2218__TR_q_reg/D (DFFQX0P5MA10TL)               0.044     0.000      7.189 r
  data arrival time                                                                     7.189

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_3__N2_2218__TR_q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.019     24.981
  data required time                                                                   24.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.981
  data arrival time                                                                    -7.189
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          17.792


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_3__N2_2139__TR_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                    2        0.003               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.003               0.000      5.000 r
  TMR_REG/U55/Y (AND2X1P4MA10TL)                                   0.617     0.337      5.337 r
  TMR_REG/n12955 (net)                        170        0.213               0.000      5.337 r
  TMR_REG/U2/Y (BUFX2P5MA10TL)                                     0.623     0.365      5.702 r
  TMR_REG/n12954 (net)                        305        0.380               0.000      5.702 r
  TMR_REG/U178/Y (BUFX0P8BA10TL)                                   0.650     0.386      6.089 r
  TMR_REG/n12969 (net)                         97        0.122               0.000      6.089 r
  TMR_REG/U48/Y (BUFX1P7MA10TL)                                    0.626     0.369      6.458 r
  TMR_REG/n12906 (net)                        206        0.258               0.000      6.458 r
  TMR_REG/U3/Y (BUFX2P5MA10TL)                                     0.505     0.304      6.762 r
  TMR_REG/n13100 (net)                        245        0.306               0.000      6.762 r
  TMR_REG/U217/Y (BUFX0P8BA10TL)                                   0.583     0.349      7.110 r
  TMR_REG/n13054 (net)                         87        0.109               0.000      7.110 r
  TMR_REG/U10439/Y (AO22X0P5MA10TL)                                0.044     0.079      7.189 r
  TMR_REG/n11789 (net)                          1        0.001               0.000      7.189 r
  TMR_REG/N1_3__N2_2139__TR_q_reg/D (DFFQX0P5MA10TL)               0.044     0.000      7.189 r
  data arrival time                                                                     7.189

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_3__N2_2139__TR_q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.019     24.981
  data required time                                                                   24.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.981
  data arrival time                                                                    -7.189
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          17.792


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_3__N2_2098__TR_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                    2        0.003               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.003               0.000      5.000 r
  TMR_REG/U55/Y (AND2X1P4MA10TL)                                   0.617     0.337      5.337 r
  TMR_REG/n12955 (net)                        170        0.213               0.000      5.337 r
  TMR_REG/U2/Y (BUFX2P5MA10TL)                                     0.623     0.365      5.702 r
  TMR_REG/n12954 (net)                        305        0.380               0.000      5.702 r
  TMR_REG/U178/Y (BUFX0P8BA10TL)                                   0.650     0.386      6.089 r
  TMR_REG/n12969 (net)                         97        0.122               0.000      6.089 r
  TMR_REG/U48/Y (BUFX1P7MA10TL)                                    0.626     0.369      6.458 r
  TMR_REG/n12906 (net)                        206        0.258               0.000      6.458 r
  TMR_REG/U3/Y (BUFX2P5MA10TL)                                     0.505     0.304      6.762 r
  TMR_REG/n13100 (net)                        245        0.306               0.000      6.762 r
  TMR_REG/U10281/Y (BUFX0P8BA10TL)                                 0.583     0.349      7.110 r
  TMR_REG/n13089 (net)                         87        0.109               0.000      7.110 r
  TMR_REG/U10283/Y (AO22X0P5MA10TL)                                0.044     0.079      7.189 r
  TMR_REG/n11748 (net)                          1        0.001               0.000      7.189 r
  TMR_REG/N1_3__N2_2098__TR_q_reg/D (DFFQX0P5MA10TL)               0.044     0.000      7.189 r
  data arrival time                                                                     7.189

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_3__N2_2098__TR_q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.019     24.981
  data required time                                                                   24.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.981
  data arrival time                                                                    -7.189
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          17.792


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_3__N2_2034__TR_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                    2        0.003               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.003               0.000      5.000 r
  TMR_REG/U55/Y (AND2X1P4MA10TL)                                   0.617     0.337      5.337 r
  TMR_REG/n12955 (net)                        170        0.213               0.000      5.337 r
  TMR_REG/U2/Y (BUFX2P5MA10TL)                                     0.623     0.365      5.702 r
  TMR_REG/n12954 (net)                        305        0.380               0.000      5.702 r
  TMR_REG/U178/Y (BUFX0P8BA10TL)                                   0.650     0.386      6.089 r
  TMR_REG/n12969 (net)                         97        0.122               0.000      6.089 r
  TMR_REG/U48/Y (BUFX1P7MA10TL)                                    0.626     0.369      6.458 r
  TMR_REG/n12906 (net)                        206        0.258               0.000      6.458 r
  TMR_REG/U3/Y (BUFX2P5MA10TL)                                     0.505     0.304      6.762 r
  TMR_REG/n13100 (net)                        245        0.306               0.000      6.762 r
  TMR_REG/U10281/Y (BUFX0P8BA10TL)                                 0.583     0.349      7.110 r
  TMR_REG/n13089 (net)                         87        0.109               0.000      7.110 r
  TMR_REG/U10282/Y (AO22X0P5MA10TL)                                0.044     0.079      7.189 r
  TMR_REG/n11684 (net)                          1        0.001               0.000      7.189 r
  TMR_REG/N1_3__N2_2034__TR_q_reg/D (DFFQX0P5MA10TL)               0.044     0.000      7.189 r
  data arrival time                                                                     7.189

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_3__N2_2034__TR_q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.019     24.981
  data required time                                                                   24.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.981
  data arrival time                                                                    -7.189
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          17.792


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_3__N2_2025__TR_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                    2        0.003               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.003               0.000      5.000 r
  TMR_REG/U55/Y (AND2X1P4MA10TL)                                   0.617     0.337      5.337 r
  TMR_REG/n12955 (net)                        170        0.213               0.000      5.337 r
  TMR_REG/U2/Y (BUFX2P5MA10TL)                                     0.623     0.365      5.702 r
  TMR_REG/n12954 (net)                        305        0.380               0.000      5.702 r
  TMR_REG/U178/Y (BUFX0P8BA10TL)                                   0.650     0.386      6.089 r
  TMR_REG/n12969 (net)                         97        0.122               0.000      6.089 r
  TMR_REG/U48/Y (BUFX1P7MA10TL)                                    0.626     0.369      6.458 r
  TMR_REG/n12906 (net)                        206        0.258               0.000      6.458 r
  TMR_REG/U3/Y (BUFX2P5MA10TL)                                     0.505     0.304      6.762 r
  TMR_REG/n13100 (net)                        245        0.306               0.000      6.762 r
  TMR_REG/U10281/Y (BUFX0P8BA10TL)                                 0.583     0.349      7.110 r
  TMR_REG/n13089 (net)                         87        0.109               0.000      7.110 r
  TMR_REG/U10290/Y (AO22X0P5MA10TL)                                0.044     0.079      7.189 r
  TMR_REG/n11675 (net)                          1        0.001               0.000      7.189 r
  TMR_REG/N1_3__N2_2025__TR_q_reg/D (DFFQX0P5MA10TL)               0.044     0.000      7.189 r
  data arrival time                                                                     7.189

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_3__N2_2025__TR_q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.019     24.981
  data required time                                                                   24.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.981
  data arrival time                                                                    -7.189
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          17.792


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_3__N2_2023__TR_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                    2        0.003               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.003               0.000      5.000 r
  TMR_REG/U55/Y (AND2X1P4MA10TL)                                   0.617     0.337      5.337 r
  TMR_REG/n12955 (net)                        170        0.213               0.000      5.337 r
  TMR_REG/U2/Y (BUFX2P5MA10TL)                                     0.623     0.365      5.702 r
  TMR_REG/n12954 (net)                        305        0.380               0.000      5.702 r
  TMR_REG/U178/Y (BUFX0P8BA10TL)                                   0.650     0.386      6.089 r
  TMR_REG/n12969 (net)                         97        0.122               0.000      6.089 r
  TMR_REG/U48/Y (BUFX1P7MA10TL)                                    0.626     0.369      6.458 r
  TMR_REG/n12906 (net)                        206        0.258               0.000      6.458 r
  TMR_REG/U3/Y (BUFX2P5MA10TL)                                     0.505     0.304      6.762 r
  TMR_REG/n13100 (net)                        245        0.306               0.000      6.762 r
  TMR_REG/U10281/Y (BUFX0P8BA10TL)                                 0.583     0.349      7.110 r
  TMR_REG/n13089 (net)                         87        0.109               0.000      7.110 r
  TMR_REG/U10292/Y (AO22X0P5MA10TL)                                0.044     0.079      7.189 r
  TMR_REG/n11673 (net)                          1        0.001               0.000      7.189 r
  TMR_REG/N1_3__N2_2023__TR_q_reg/D (DFFQX0P5MA10TL)               0.044     0.000      7.189 r
  data arrival time                                                                     7.189

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_3__N2_2023__TR_q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.019     24.981
  data required time                                                                   24.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.981
  data arrival time                                                                    -7.189
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          17.792


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_3__N2_2020__TR_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                    2        0.003               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.003               0.000      5.000 r
  TMR_REG/U55/Y (AND2X1P4MA10TL)                                   0.617     0.337      5.337 r
  TMR_REG/n12955 (net)                        170        0.213               0.000      5.337 r
  TMR_REG/U2/Y (BUFX2P5MA10TL)                                     0.623     0.365      5.702 r
  TMR_REG/n12954 (net)                        305        0.380               0.000      5.702 r
  TMR_REG/U178/Y (BUFX0P8BA10TL)                                   0.650     0.386      6.089 r
  TMR_REG/n12969 (net)                         97        0.122               0.000      6.089 r
  TMR_REG/U48/Y (BUFX1P7MA10TL)                                    0.626     0.369      6.458 r
  TMR_REG/n12906 (net)                        206        0.258               0.000      6.458 r
  TMR_REG/U3/Y (BUFX2P5MA10TL)                                     0.505     0.304      6.762 r
  TMR_REG/n13100 (net)                        245        0.306               0.000      6.762 r
  TMR_REG/U10281/Y (BUFX0P8BA10TL)                                 0.583     0.349      7.110 r
  TMR_REG/n13089 (net)                         87        0.109               0.000      7.110 r
  TMR_REG/U10294/Y (AO22X0P5MA10TL)                                0.044     0.079      7.189 r
  TMR_REG/n11670 (net)                          1        0.001               0.000      7.189 r
  TMR_REG/N1_3__N2_2020__TR_q_reg/D (DFFQX0P5MA10TL)               0.044     0.000      7.189 r
  data arrival time                                                                     7.189

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_3__N2_2020__TR_q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.019     24.981
  data required time                                                                   24.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.981
  data arrival time                                                                    -7.189
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          17.792


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_3__N2_1994__TR_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                    2        0.003               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.003               0.000      5.000 r
  TMR_REG/U55/Y (AND2X1P4MA10TL)                                   0.617     0.337      5.337 r
  TMR_REG/n12955 (net)                        170        0.213               0.000      5.337 r
  TMR_REG/U2/Y (BUFX2P5MA10TL)                                     0.623     0.365      5.702 r
  TMR_REG/n12954 (net)                        305        0.380               0.000      5.702 r
  TMR_REG/U178/Y (BUFX0P8BA10TL)                                   0.650     0.386      6.089 r
  TMR_REG/n12969 (net)                         97        0.122               0.000      6.089 r
  TMR_REG/U48/Y (BUFX1P7MA10TL)                                    0.626     0.369      6.458 r
  TMR_REG/n12906 (net)                        206        0.258               0.000      6.458 r
  TMR_REG/U3/Y (BUFX2P5MA10TL)                                     0.505     0.304      6.762 r
  TMR_REG/n13100 (net)                        245        0.306               0.000      6.762 r
  TMR_REG/U10357/Y (BUFX0P8BA10TL)                                 0.583     0.349      7.110 r
  TMR_REG/n13090 (net)                         87        0.109               0.000      7.110 r
  TMR_REG/U10309/Y (AO22X0P5MA10TL)                                0.044     0.079      7.189 r
  TMR_REG/n11644 (net)                          1        0.001               0.000      7.189 r
  TMR_REG/N1_3__N2_1994__TR_q_reg/D (DFFQX0P5MA10TL)               0.044     0.000      7.189 r
  data arrival time                                                                     7.189

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_3__N2_1994__TR_q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.019     24.981
  data required time                                                                   24.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.981
  data arrival time                                                                    -7.189
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          17.792


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_3__N2_1814__TR_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                    2        0.003               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.003               0.000      5.000 r
  TMR_REG/U55/Y (AND2X1P4MA10TL)                                   0.617     0.337      5.337 r
  TMR_REG/n12955 (net)                        170        0.213               0.000      5.337 r
  TMR_REG/U2/Y (BUFX2P5MA10TL)                                     0.623     0.365      5.702 r
  TMR_REG/n12954 (net)                        305        0.380               0.000      5.702 r
  TMR_REG/U178/Y (BUFX0P8BA10TL)                                   0.650     0.386      6.089 r
  TMR_REG/n12969 (net)                         97        0.122               0.000      6.089 r
  TMR_REG/U48/Y (BUFX1P7MA10TL)                                    0.626     0.369      6.458 r
  TMR_REG/n12906 (net)                        206        0.258               0.000      6.458 r
  TMR_REG/U3/Y (BUFX2P5MA10TL)                                     0.505     0.304      6.762 r
  TMR_REG/n13100 (net)                        245        0.306               0.000      6.762 r
  TMR_REG/U217/Y (BUFX0P8BA10TL)                                   0.583     0.349      7.110 r
  TMR_REG/n13054 (net)                         87        0.109               0.000      7.110 r
  TMR_REG/U10694/Y (AO22X0P5MA10TL)                                0.044     0.079      7.189 r
  TMR_REG/n11464 (net)                          1        0.001               0.000      7.189 r
  TMR_REG/N1_3__N2_1814__TR_q_reg/D (DFFQX0P5MA10TL)               0.044     0.000      7.189 r
  data arrival time                                                                     7.189

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_3__N2_1814__TR_q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.019     24.981
  data required time                                                                   24.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.981
  data arrival time                                                                    -7.189
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          17.792


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_3__N2_1277__TR_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                    2        0.003               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.003               0.000      5.000 r
  TMR_REG/U55/Y (AND2X1P4MA10TL)                                   0.617     0.337      5.337 r
  TMR_REG/n12955 (net)                        170        0.213               0.000      5.337 r
  TMR_REG/U2/Y (BUFX2P5MA10TL)                                     0.623     0.365      5.702 r
  TMR_REG/n12954 (net)                        305        0.380               0.000      5.702 r
  TMR_REG/U178/Y (BUFX0P8BA10TL)                                   0.650     0.386      6.089 r
  TMR_REG/n12969 (net)                         97        0.122               0.000      6.089 r
  TMR_REG/U48/Y (BUFX1P7MA10TL)                                    0.626     0.369      6.458 r
  TMR_REG/n12906 (net)                        206        0.258               0.000      6.458 r
  TMR_REG/U3/Y (BUFX2P5MA10TL)                                     0.505     0.304      6.762 r
  TMR_REG/n13100 (net)                        245        0.306               0.000      6.762 r
  TMR_REG/U217/Y (BUFX0P8BA10TL)                                   0.583     0.349      7.110 r
  TMR_REG/n13054 (net)                         87        0.109               0.000      7.110 r
  TMR_REG/U7160/Y (AO22X0P5MA10TL)                                 0.044     0.079      7.189 r
  TMR_REG/n10927 (net)                          1        0.001               0.000      7.189 r
  TMR_REG/N1_3__N2_1277__TR_q_reg/D (DFFQX0P5MA10TL)               0.044     0.000      7.189 r
  data arrival time                                                                     7.189

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_3__N2_1277__TR_q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.019     24.981
  data required time                                                                   24.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.981
  data arrival time                                                                    -7.189
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          17.792


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_3__N2_1250__TR_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                    2        0.003               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.003               0.000      5.000 r
  TMR_REG/U55/Y (AND2X1P4MA10TL)                                   0.617     0.337      5.337 r
  TMR_REG/n12955 (net)                        170        0.213               0.000      5.337 r
  TMR_REG/U2/Y (BUFX2P5MA10TL)                                     0.623     0.365      5.702 r
  TMR_REG/n12954 (net)                        305        0.380               0.000      5.702 r
  TMR_REG/U178/Y (BUFX0P8BA10TL)                                   0.650     0.386      6.089 r
  TMR_REG/n12969 (net)                         97        0.122               0.000      6.089 r
  TMR_REG/U48/Y (BUFX1P7MA10TL)                                    0.626     0.369      6.458 r
  TMR_REG/n12906 (net)                        206        0.258               0.000      6.458 r
  TMR_REG/U3/Y (BUFX2P5MA10TL)                                     0.505     0.304      6.762 r
  TMR_REG/n13100 (net)                        245        0.306               0.000      6.762 r
  TMR_REG/U217/Y (BUFX0P8BA10TL)                                   0.583     0.349      7.110 r
  TMR_REG/n13054 (net)                         87        0.109               0.000      7.110 r
  TMR_REG/U7823/Y (AO22X0P5MA10TL)                                 0.044     0.079      7.189 r
  TMR_REG/n10900 (net)                          1        0.001               0.000      7.189 r
  TMR_REG/N1_3__N2_1250__TR_q_reg/D (DFFQX0P5MA10TL)               0.044     0.000      7.189 r
  data arrival time                                                                     7.189

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_3__N2_1250__TR_q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.019     24.981
  data required time                                                                   24.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.981
  data arrival time                                                                    -7.189
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          17.792


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_3__N2_1247__TR_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                    2        0.003               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.003               0.000      5.000 r
  TMR_REG/U55/Y (AND2X1P4MA10TL)                                   0.617     0.337      5.337 r
  TMR_REG/n12955 (net)                        170        0.213               0.000      5.337 r
  TMR_REG/U2/Y (BUFX2P5MA10TL)                                     0.623     0.365      5.702 r
  TMR_REG/n12954 (net)                        305        0.380               0.000      5.702 r
  TMR_REG/U178/Y (BUFX0P8BA10TL)                                   0.650     0.386      6.089 r
  TMR_REG/n12969 (net)                         97        0.122               0.000      6.089 r
  TMR_REG/U48/Y (BUFX1P7MA10TL)                                    0.626     0.369      6.458 r
  TMR_REG/n12906 (net)                        206        0.258               0.000      6.458 r
  TMR_REG/U3/Y (BUFX2P5MA10TL)                                     0.505     0.304      6.762 r
  TMR_REG/n13100 (net)                        245        0.306               0.000      6.762 r
  TMR_REG/U217/Y (BUFX0P8BA10TL)                                   0.583     0.349      7.110 r
  TMR_REG/n13054 (net)                         87        0.109               0.000      7.110 r
  TMR_REG/U7858/Y (AO22X0P5MA10TL)                                 0.044     0.079      7.189 r
  TMR_REG/n10897 (net)                          1        0.001               0.000      7.189 r
  TMR_REG/N1_3__N2_1247__TR_q_reg/D (DFFQX0P5MA10TL)               0.044     0.000      7.189 r
  data arrival time                                                                     7.189

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_3__N2_1247__TR_q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.019     24.981
  data required time                                                                   24.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.981
  data arrival time                                                                    -7.189
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          17.792


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_3__N2_1198__TR_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                    2        0.003               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.003               0.000      5.000 r
  TMR_REG/U55/Y (AND2X1P4MA10TL)                                   0.617     0.337      5.337 r
  TMR_REG/n12955 (net)                        170        0.213               0.000      5.337 r
  TMR_REG/U2/Y (BUFX2P5MA10TL)                                     0.623     0.365      5.702 r
  TMR_REG/n12954 (net)                        305        0.380               0.000      5.702 r
  TMR_REG/U178/Y (BUFX0P8BA10TL)                                   0.650     0.386      6.089 r
  TMR_REG/n12969 (net)                         97        0.122               0.000      6.089 r
  TMR_REG/U48/Y (BUFX1P7MA10TL)                                    0.626     0.369      6.458 r
  TMR_REG/n12906 (net)                        206        0.258               0.000      6.458 r
  TMR_REG/U3/Y (BUFX2P5MA10TL)                                     0.505     0.304      6.762 r
  TMR_REG/n13100 (net)                        245        0.306               0.000      6.762 r
  TMR_REG/U217/Y (BUFX0P8BA10TL)                                   0.583     0.349      7.110 r
  TMR_REG/n13054 (net)                         87        0.109               0.000      7.110 r
  TMR_REG/U7543/Y (AO22X0P5MA10TL)                                 0.044     0.079      7.189 r
  TMR_REG/n10848 (net)                          1        0.001               0.000      7.189 r
  TMR_REG/N1_3__N2_1198__TR_q_reg/D (DFFQX0P5MA10TL)               0.044     0.000      7.189 r
  data arrival time                                                                     7.189

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_3__N2_1198__TR_q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.019     24.981
  data required time                                                                   24.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.981
  data arrival time                                                                    -7.189
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          17.792


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_3__N2_1085__TR_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                    2        0.003               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.003               0.000      5.000 r
  TMR_REG/U55/Y (AND2X1P4MA10TL)                                   0.617     0.337      5.337 r
  TMR_REG/n12955 (net)                        170        0.213               0.000      5.337 r
  TMR_REG/U2/Y (BUFX2P5MA10TL)                                     0.623     0.365      5.702 r
  TMR_REG/n12954 (net)                        305        0.380               0.000      5.702 r
  TMR_REG/U178/Y (BUFX0P8BA10TL)                                   0.650     0.386      6.089 r
  TMR_REG/n12969 (net)                         97        0.122               0.000      6.089 r
  TMR_REG/U48/Y (BUFX1P7MA10TL)                                    0.626     0.369      6.458 r
  TMR_REG/n12906 (net)                        206        0.258               0.000      6.458 r
  TMR_REG/U3/Y (BUFX2P5MA10TL)                                     0.505     0.304      6.762 r
  TMR_REG/n13100 (net)                        245        0.306               0.000      6.762 r
  TMR_REG/U10357/Y (BUFX0P8BA10TL)                                 0.583     0.349      7.110 r
  TMR_REG/n13090 (net)                         87        0.109               0.000      7.110 r
  TMR_REG/U7776/Y (AO22X0P5MA10TL)                                 0.044     0.079      7.189 r
  TMR_REG/n10735 (net)                          1        0.001               0.000      7.189 r
  TMR_REG/N1_3__N2_1085__TR_q_reg/D (DFFQX0P5MA10TL)               0.044     0.000      7.189 r
  data arrival time                                                                     7.189

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_3__N2_1085__TR_q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.019     24.981
  data required time                                                                   24.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.981
  data arrival time                                                                    -7.189
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          17.792


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_3__N2_1074__TR_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                    2        0.003               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.003               0.000      5.000 r
  TMR_REG/U55/Y (AND2X1P4MA10TL)                                   0.617     0.337      5.337 r
  TMR_REG/n12955 (net)                        170        0.213               0.000      5.337 r
  TMR_REG/U2/Y (BUFX2P5MA10TL)                                     0.623     0.365      5.702 r
  TMR_REG/n12954 (net)                        305        0.380               0.000      5.702 r
  TMR_REG/U178/Y (BUFX0P8BA10TL)                                   0.650     0.386      6.089 r
  TMR_REG/n12969 (net)                         97        0.122               0.000      6.089 r
  TMR_REG/U48/Y (BUFX1P7MA10TL)                                    0.626     0.369      6.458 r
  TMR_REG/n12906 (net)                        206        0.258               0.000      6.458 r
  TMR_REG/U3/Y (BUFX2P5MA10TL)                                     0.505     0.304      6.762 r
  TMR_REG/n13100 (net)                        245        0.306               0.000      6.762 r
  TMR_REG/U217/Y (BUFX0P8BA10TL)                                   0.583     0.349      7.110 r
  TMR_REG/n13054 (net)                         87        0.109               0.000      7.110 r
  TMR_REG/U7261/Y (AO22X0P5MA10TL)                                 0.044     0.079      7.189 r
  TMR_REG/n10724 (net)                          1        0.001               0.000      7.189 r
  TMR_REG/N1_3__N2_1074__TR_q_reg/D (DFFQX0P5MA10TL)               0.044     0.000      7.189 r
  data arrival time                                                                     7.189

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_3__N2_1074__TR_q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.019     24.981
  data required time                                                                   24.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.981
  data arrival time                                                                    -7.189
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          17.792


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_3__N2_849__TR_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                    2        0.003               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.003               0.000      5.000 r
  TMR_REG/U55/Y (AND2X1P4MA10TL)                                   0.617     0.337      5.337 r
  TMR_REG/n12955 (net)                        170        0.213               0.000      5.337 r
  TMR_REG/U2/Y (BUFX2P5MA10TL)                                     0.623     0.365      5.702 r
  TMR_REG/n12954 (net)                        305        0.380               0.000      5.702 r
  TMR_REG/U178/Y (BUFX0P8BA10TL)                                   0.650     0.386      6.089 r
  TMR_REG/n12969 (net)                         97        0.122               0.000      6.089 r
  TMR_REG/U48/Y (BUFX1P7MA10TL)                                    0.626     0.369      6.458 r
  TMR_REG/n12906 (net)                        206        0.258               0.000      6.458 r
  TMR_REG/U3/Y (BUFX2P5MA10TL)                                     0.505     0.304      6.762 r
  TMR_REG/n13100 (net)                        245        0.306               0.000      6.762 r
  TMR_REG/U10281/Y (BUFX0P8BA10TL)                                 0.583     0.349      7.110 r
  TMR_REG/n13089 (net)                         87        0.109               0.000      7.110 r
  TMR_REG/U8523/Y (AO22X0P5MA10TL)                                 0.044     0.079      7.189 r
  TMR_REG/n10499 (net)                          1        0.001               0.000      7.189 r
  TMR_REG/N1_3__N2_849__TR_q_reg/D (DFFQX0P5MA10TL)                0.044     0.000      7.189 r
  data arrival time                                                                     7.189

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_3__N2_849__TR_q_reg/CK (DFFQX0P5MA10TL)                         0.000     25.000 r
  library setup time                                                        -0.019     24.981
  data required time                                                                   24.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.981
  data arrival time                                                                    -7.189
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          17.792


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_3__N2_721__TR_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                    2        0.003               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.003               0.000      5.000 r
  TMR_REG/U55/Y (AND2X1P4MA10TL)                                   0.617     0.337      5.337 r
  TMR_REG/n12955 (net)                        170        0.213               0.000      5.337 r
  TMR_REG/U2/Y (BUFX2P5MA10TL)                                     0.623     0.365      5.702 r
  TMR_REG/n12954 (net)                        305        0.380               0.000      5.702 r
  TMR_REG/U178/Y (BUFX0P8BA10TL)                                   0.650     0.386      6.089 r
  TMR_REG/n12969 (net)                         97        0.122               0.000      6.089 r
  TMR_REG/U48/Y (BUFX1P7MA10TL)                                    0.626     0.369      6.458 r
  TMR_REG/n12906 (net)                        206        0.258               0.000      6.458 r
  TMR_REG/U3/Y (BUFX2P5MA10TL)                                     0.505     0.304      6.762 r
  TMR_REG/n13100 (net)                        245        0.306               0.000      6.762 r
  TMR_REG/U217/Y (BUFX0P8BA10TL)                                   0.583     0.349      7.110 r
  TMR_REG/n13054 (net)                         87        0.109               0.000      7.110 r
  TMR_REG/U8239/Y (AO22X0P5MA10TL)                                 0.044     0.079      7.189 r
  TMR_REG/n10371 (net)                          1        0.001               0.000      7.189 r
  TMR_REG/N1_3__N2_721__TR_q_reg/D (DFFQX0P5MA10TL)                0.044     0.000      7.189 r
  data arrival time                                                                     7.189

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_3__N2_721__TR_q_reg/CK (DFFQX0P5MA10TL)                         0.000     25.000 r
  library setup time                                                        -0.019     24.981
  data required time                                                                   24.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.981
  data arrival time                                                                    -7.189
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          17.792


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_3__N2_11__TR_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                    2        0.003               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.003               0.000      5.000 r
  TMR_REG/U55/Y (AND2X1P4MA10TL)                                   0.617     0.337      5.337 r
  TMR_REG/n12955 (net)                        170        0.213               0.000      5.337 r
  TMR_REG/U2/Y (BUFX2P5MA10TL)                                     0.623     0.365      5.702 r
  TMR_REG/n12954 (net)                        305        0.380               0.000      5.702 r
  TMR_REG/U178/Y (BUFX0P8BA10TL)                                   0.650     0.386      6.089 r
  TMR_REG/n12969 (net)                         97        0.122               0.000      6.089 r
  TMR_REG/U48/Y (BUFX1P7MA10TL)                                    0.626     0.369      6.458 r
  TMR_REG/n12906 (net)                        206        0.258               0.000      6.458 r
  TMR_REG/U3/Y (BUFX2P5MA10TL)                                     0.505     0.304      6.762 r
  TMR_REG/n13100 (net)                        245        0.306               0.000      6.762 r
  TMR_REG/U10357/Y (BUFX0P8BA10TL)                                 0.583     0.349      7.110 r
  TMR_REG/n13090 (net)                         87        0.109               0.000      7.110 r
  TMR_REG/U8562/Y (AO22X0P5MA10TL)                                 0.044     0.079      7.189 r
  TMR_REG/n9661 (net)                           1        0.001               0.000      7.189 r
  TMR_REG/N1_3__N2_11__TR_q_reg/D (DFFQX0P5MA10TL)                 0.044     0.000      7.189 r
  data arrival time                                                                     7.189

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_3__N2_11__TR_q_reg/CK (DFFQX0P5MA10TL)                          0.000     25.000 r
  library setup time                                                        -0.019     24.981
  data required time                                                                   24.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.981
  data arrival time                                                                    -7.189
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          17.792


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_2__N2_3090__TR_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                    2        0.003               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.003               0.000      5.000 r
  TMR_REG/U55/Y (AND2X1P4MA10TL)                                   0.617     0.337      5.337 r
  TMR_REG/n12955 (net)                        170        0.213               0.000      5.337 r
  TMR_REG/U2/Y (BUFX2P5MA10TL)                                     0.623     0.365      5.702 r
  TMR_REG/n12954 (net)                        305        0.380               0.000      5.702 r
  TMR_REG/U178/Y (BUFX0P8BA10TL)                                   0.650     0.386      6.089 r
  TMR_REG/n12969 (net)                         97        0.122               0.000      6.089 r
  TMR_REG/U48/Y (BUFX1P7MA10TL)                                    0.626     0.369      6.458 r
  TMR_REG/n12906 (net)                        206        0.258               0.000      6.458 r
  TMR_REG/U3/Y (BUFX2P5MA10TL)                                     0.505     0.304      6.762 r
  TMR_REG/n13100 (net)                        245        0.306               0.000      6.762 r
  TMR_REG/U10281/Y (BUFX0P8BA10TL)                                 0.583     0.349      7.110 r
  TMR_REG/n13089 (net)                         87        0.109               0.000      7.110 r
  TMR_REG/U3850/Y (AO22X0P5MA10TL)                                 0.044     0.079      7.189 r
  TMR_REG/n9524 (net)                           1        0.001               0.000      7.189 r
  TMR_REG/N1_2__N2_3090__TR_q_reg/D (DFFQX0P5MA10TL)               0.044     0.000      7.189 r
  data arrival time                                                                     7.189

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_2__N2_3090__TR_q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.019     24.981
  data required time                                                                   24.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.981
  data arrival time                                                                    -7.189
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          17.792


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_2__N2_3082__TR_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                    2        0.003               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.003               0.000      5.000 r
  TMR_REG/U55/Y (AND2X1P4MA10TL)                                   0.617     0.337      5.337 r
  TMR_REG/n12955 (net)                        170        0.213               0.000      5.337 r
  TMR_REG/U2/Y (BUFX2P5MA10TL)                                     0.623     0.365      5.702 r
  TMR_REG/n12954 (net)                        305        0.380               0.000      5.702 r
  TMR_REG/U178/Y (BUFX0P8BA10TL)                                   0.650     0.386      6.089 r
  TMR_REG/n12969 (net)                         97        0.122               0.000      6.089 r
  TMR_REG/U48/Y (BUFX1P7MA10TL)                                    0.626     0.369      6.458 r
  TMR_REG/n12906 (net)                        206        0.258               0.000      6.458 r
  TMR_REG/U3/Y (BUFX2P5MA10TL)                                     0.505     0.304      6.762 r
  TMR_REG/n13100 (net)                        245        0.306               0.000      6.762 r
  TMR_REG/U10281/Y (BUFX0P8BA10TL)                                 0.583     0.349      7.110 r
  TMR_REG/n13089 (net)                         87        0.109               0.000      7.110 r
  TMR_REG/U4012/Y (AO22X0P5MA10TL)                                 0.044     0.079      7.189 r
  TMR_REG/n9516 (net)                           1        0.001               0.000      7.189 r
  TMR_REG/N1_2__N2_3082__TR_q_reg/D (DFFQX0P5MA10TL)               0.044     0.000      7.189 r
  data arrival time                                                                     7.189

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_2__N2_3082__TR_q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.019     24.981
  data required time                                                                   24.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.981
  data arrival time                                                                    -7.189
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          17.792


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_2__N2_2285__TR_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                    2        0.003               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.003               0.000      5.000 r
  TMR_REG/U55/Y (AND2X1P4MA10TL)                                   0.617     0.337      5.337 r
  TMR_REG/n12955 (net)                        170        0.213               0.000      5.337 r
  TMR_REG/U2/Y (BUFX2P5MA10TL)                                     0.623     0.365      5.702 r
  TMR_REG/n12954 (net)                        305        0.380               0.000      5.702 r
  TMR_REG/U178/Y (BUFX0P8BA10TL)                                   0.650     0.386      6.089 r
  TMR_REG/n12969 (net)                         97        0.122               0.000      6.089 r
  TMR_REG/U48/Y (BUFX1P7MA10TL)                                    0.626     0.369      6.458 r
  TMR_REG/n12906 (net)                        206        0.258               0.000      6.458 r
  TMR_REG/U3/Y (BUFX2P5MA10TL)                                     0.505     0.304      6.762 r
  TMR_REG/n13100 (net)                        245        0.306               0.000      6.762 r
  TMR_REG/U10357/Y (BUFX0P8BA10TL)                                 0.583     0.349      7.110 r
  TMR_REG/n13090 (net)                         87        0.109               0.000      7.110 r
  TMR_REG/U11740/Y (AO22X0P5MA10TL)                                0.044     0.079      7.189 r
  TMR_REG/n8719 (net)                           1        0.001               0.000      7.189 r
  TMR_REG/N1_2__N2_2285__TR_q_reg/D (DFFQX0P5MA10TL)               0.044     0.000      7.189 r
  data arrival time                                                                     7.189

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_2__N2_2285__TR_q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.019     24.981
  data required time                                                                   24.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.981
  data arrival time                                                                    -7.189
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          17.792


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_2__N2_2073__TR_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                    2        0.003               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.003               0.000      5.000 r
  TMR_REG/U55/Y (AND2X1P4MA10TL)                                   0.617     0.337      5.337 r
  TMR_REG/n12955 (net)                        170        0.213               0.000      5.337 r
  TMR_REG/U2/Y (BUFX2P5MA10TL)                                     0.623     0.365      5.702 r
  TMR_REG/n12954 (net)                        305        0.380               0.000      5.702 r
  TMR_REG/U178/Y (BUFX0P8BA10TL)                                   0.650     0.386      6.089 r
  TMR_REG/n12969 (net)                         97        0.122               0.000      6.089 r
  TMR_REG/U48/Y (BUFX1P7MA10TL)                                    0.626     0.369      6.458 r
  TMR_REG/n12906 (net)                        206        0.258               0.000      6.458 r
  TMR_REG/U3/Y (BUFX2P5MA10TL)                                     0.505     0.304      6.762 r
  TMR_REG/n13100 (net)                        245        0.306               0.000      6.762 r
  TMR_REG/U217/Y (BUFX0P8BA10TL)                                   0.583     0.349      7.110 r
  TMR_REG/n13054 (net)                         87        0.109               0.000      7.110 r
  TMR_REG/U13086/Y (AO22X0P5MA10TL)                                0.044     0.079      7.189 r
  TMR_REG/n8507 (net)                           1        0.001               0.000      7.189 r
  TMR_REG/N1_2__N2_2073__TR_q_reg/D (DFFQX0P5MA10TL)               0.044     0.000      7.189 r
  data arrival time                                                                     7.189

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_2__N2_2073__TR_q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.019     24.981
  data required time                                                                   24.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.981
  data arrival time                                                                    -7.189
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          17.792


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_2__N2_1750__TR_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                    2        0.003               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.003               0.000      5.000 r
  TMR_REG/U55/Y (AND2X1P4MA10TL)                                   0.617     0.337      5.337 r
  TMR_REG/n12955 (net)                        170        0.213               0.000      5.337 r
  TMR_REG/U2/Y (BUFX2P5MA10TL)                                     0.623     0.365      5.702 r
  TMR_REG/n12954 (net)                        305        0.380               0.000      5.702 r
  TMR_REG/U178/Y (BUFX0P8BA10TL)                                   0.650     0.386      6.089 r
  TMR_REG/n12969 (net)                         97        0.122               0.000      6.089 r
  TMR_REG/U48/Y (BUFX1P7MA10TL)                                    0.626     0.369      6.458 r
  TMR_REG/n12906 (net)                        206        0.258               0.000      6.458 r
  TMR_REG/U3/Y (BUFX2P5MA10TL)                                     0.505     0.304      6.762 r
  TMR_REG/n13100 (net)                        245        0.306               0.000      6.762 r
  TMR_REG/U217/Y (BUFX0P8BA10TL)                                   0.583     0.349      7.110 r
  TMR_REG/n13054 (net)                         87        0.109               0.000      7.110 r
  TMR_REG/U11722/Y (AO22X0P5MA10TL)                                0.044     0.079      7.189 r
  TMR_REG/n8184 (net)                           1        0.001               0.000      7.189 r
  TMR_REG/N1_2__N2_1750__TR_q_reg/D (DFFQX0P5MA10TL)               0.044     0.000      7.189 r
  data arrival time                                                                     7.189

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_2__N2_1750__TR_q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.019     24.981
  data required time                                                                   24.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.981
  data arrival time                                                                    -7.189
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          17.792


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_2__N2_1158__TR_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                    2        0.003               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.003               0.000      5.000 r
  TMR_REG/U55/Y (AND2X1P4MA10TL)                                   0.617     0.337      5.337 r
  TMR_REG/n12955 (net)                        170        0.213               0.000      5.337 r
  TMR_REG/U2/Y (BUFX2P5MA10TL)                                     0.623     0.365      5.702 r
  TMR_REG/n12954 (net)                        305        0.380               0.000      5.702 r
  TMR_REG/U178/Y (BUFX0P8BA10TL)                                   0.650     0.386      6.089 r
  TMR_REG/n12969 (net)                         97        0.122               0.000      6.089 r
  TMR_REG/U48/Y (BUFX1P7MA10TL)                                    0.626     0.369      6.458 r
  TMR_REG/n12906 (net)                        206        0.258               0.000      6.458 r
  TMR_REG/U3/Y (BUFX2P5MA10TL)                                     0.505     0.304      6.762 r
  TMR_REG/n13100 (net)                        245        0.306               0.000      6.762 r
  TMR_REG/U217/Y (BUFX0P8BA10TL)                                   0.583     0.349      7.110 r
  TMR_REG/n13054 (net)                         87        0.109               0.000      7.110 r
  TMR_REG/U11304/Y (AO22X0P5MA10TL)                                0.044     0.079      7.189 r
  TMR_REG/n7592 (net)                           1        0.001               0.000      7.189 r
  TMR_REG/N1_2__N2_1158__TR_q_reg/D (DFFQX0P5MA10TL)               0.044     0.000      7.189 r
  data arrival time                                                                     7.189

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_2__N2_1158__TR_q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.019     24.981
  data required time                                                                   24.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.981
  data arrival time                                                                    -7.189
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          17.792


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_2__N2_611__TR_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                    2        0.003               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.003               0.000      5.000 r
  TMR_REG/U55/Y (AND2X1P4MA10TL)                                   0.617     0.337      5.337 r
  TMR_REG/n12955 (net)                        170        0.213               0.000      5.337 r
  TMR_REG/U2/Y (BUFX2P5MA10TL)                                     0.623     0.365      5.702 r
  TMR_REG/n12954 (net)                        305        0.380               0.000      5.702 r
  TMR_REG/U178/Y (BUFX0P8BA10TL)                                   0.650     0.386      6.089 r
  TMR_REG/n12969 (net)                         97        0.122               0.000      6.089 r
  TMR_REG/U48/Y (BUFX1P7MA10TL)                                    0.626     0.369      6.458 r
  TMR_REG/n12906 (net)                        206        0.258               0.000      6.458 r
  TMR_REG/U3/Y (BUFX2P5MA10TL)                                     0.505     0.304      6.762 r
  TMR_REG/n13100 (net)                        245        0.306               0.000      6.762 r
  TMR_REG/U10281/Y (BUFX0P8BA10TL)                                 0.583     0.349      7.110 r
  TMR_REG/n13089 (net)                         87        0.109               0.000      7.110 r
  TMR_REG/U11673/Y (AO22X0P5MA10TL)                                0.044     0.079      7.189 r
  TMR_REG/n7045 (net)                           1        0.001               0.000      7.189 r
  TMR_REG/N1_2__N2_611__TR_q_reg/D (DFFQX0P5MA10TL)                0.044     0.000      7.189 r
  data arrival time                                                                     7.189

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_2__N2_611__TR_q_reg/CK (DFFQX0P5MA10TL)                         0.000     25.000 r
  library setup time                                                        -0.019     24.981
  data required time                                                                   24.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.981
  data arrival time                                                                    -7.189
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          17.792


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_1__N2_2979__TR_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                    2        0.003               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.003               0.000      5.000 r
  TMR_REG/U55/Y (AND2X1P4MA10TL)                                   0.617     0.337      5.337 r
  TMR_REG/n12955 (net)                        170        0.213               0.000      5.337 r
  TMR_REG/U2/Y (BUFX2P5MA10TL)                                     0.623     0.365      5.702 r
  TMR_REG/n12954 (net)                        305        0.380               0.000      5.702 r
  TMR_REG/U178/Y (BUFX0P8BA10TL)                                   0.650     0.386      6.089 r
  TMR_REG/n12969 (net)                         97        0.122               0.000      6.089 r
  TMR_REG/U48/Y (BUFX1P7MA10TL)                                    0.626     0.369      6.458 r
  TMR_REG/n12906 (net)                        206        0.258               0.000      6.458 r
  TMR_REG/U3/Y (BUFX2P5MA10TL)                                     0.505     0.304      6.762 r
  TMR_REG/n13100 (net)                        245        0.306               0.000      6.762 r
  TMR_REG/U217/Y (BUFX0P8BA10TL)                                   0.583     0.349      7.110 r
  TMR_REG/n13054 (net)                         87        0.109               0.000      7.110 r
  TMR_REG/U9645/Y (AO22X0P5MA10TL)                                 0.044     0.079      7.189 r
  TMR_REG/n6197 (net)                           1        0.001               0.000      7.189 r
  TMR_REG/N1_1__N2_2979__TR_q_reg/D (DFFQX0P5MA10TL)               0.044     0.000      7.189 r
  data arrival time                                                                     7.189

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_1__N2_2979__TR_q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.019     24.981
  data required time                                                                   24.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.981
  data arrival time                                                                    -7.189
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          17.792


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_1__N2_2497__TR_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                    2        0.003               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.003               0.000      5.000 r
  TMR_REG/U55/Y (AND2X1P4MA10TL)                                   0.617     0.337      5.337 r
  TMR_REG/n12955 (net)                        170        0.213               0.000      5.337 r
  TMR_REG/U2/Y (BUFX2P5MA10TL)                                     0.623     0.365      5.702 r
  TMR_REG/n12954 (net)                        305        0.380               0.000      5.702 r
  TMR_REG/U178/Y (BUFX0P8BA10TL)                                   0.650     0.386      6.089 r
  TMR_REG/n12969 (net)                         97        0.122               0.000      6.089 r
  TMR_REG/U48/Y (BUFX1P7MA10TL)                                    0.626     0.369      6.458 r
  TMR_REG/n12906 (net)                        206        0.258               0.000      6.458 r
  TMR_REG/U3/Y (BUFX2P5MA10TL)                                     0.505     0.304      6.762 r
  TMR_REG/n13100 (net)                        245        0.306               0.000      6.762 r
  TMR_REG/U10357/Y (BUFX0P8BA10TL)                                 0.583     0.349      7.110 r
  TMR_REG/n13090 (net)                         87        0.109               0.000      7.110 r
  TMR_REG/U574/Y (AO22X0P5MA10TL)                                  0.044     0.079      7.189 r
  TMR_REG/n5715 (net)                           1        0.001               0.000      7.189 r
  TMR_REG/N1_1__N2_2497__TR_q_reg/D (DFFQX0P5MA10TL)               0.044     0.000      7.189 r
  data arrival time                                                                     7.189

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_1__N2_2497__TR_q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.019     24.981
  data required time                                                                   24.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.981
  data arrival time                                                                    -7.189
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          17.792


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_1__N2_2246__TR_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                    2        0.003               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.003               0.000      5.000 r
  TMR_REG/U55/Y (AND2X1P4MA10TL)                                   0.617     0.337      5.337 r
  TMR_REG/n12955 (net)                        170        0.213               0.000      5.337 r
  TMR_REG/U2/Y (BUFX2P5MA10TL)                                     0.623     0.365      5.702 r
  TMR_REG/n12954 (net)                        305        0.380               0.000      5.702 r
  TMR_REG/U178/Y (BUFX0P8BA10TL)                                   0.650     0.386      6.089 r
  TMR_REG/n12969 (net)                         97        0.122               0.000      6.089 r
  TMR_REG/U48/Y (BUFX1P7MA10TL)                                    0.626     0.369      6.458 r
  TMR_REG/n12906 (net)                        206        0.258               0.000      6.458 r
  TMR_REG/U3/Y (BUFX2P5MA10TL)                                     0.505     0.304      6.762 r
  TMR_REG/n13100 (net)                        245        0.306               0.000      6.762 r
  TMR_REG/U10357/Y (BUFX0P8BA10TL)                                 0.583     0.349      7.110 r
  TMR_REG/n13090 (net)                         87        0.109               0.000      7.110 r
  TMR_REG/U6132/Y (AO22X0P5MA10TL)                                 0.044     0.079      7.189 r
  TMR_REG/n5464 (net)                           1        0.001               0.000      7.189 r
  TMR_REG/N1_1__N2_2246__TR_q_reg/D (DFFQX0P5MA10TL)               0.044     0.000      7.189 r
  data arrival time                                                                     7.189

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_1__N2_2246__TR_q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.019     24.981
  data required time                                                                   24.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.981
  data arrival time                                                                    -7.189
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          17.792


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_1__N2_2016__TR_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                    2        0.003               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.003               0.000      5.000 r
  TMR_REG/U55/Y (AND2X1P4MA10TL)                                   0.617     0.337      5.337 r
  TMR_REG/n12955 (net)                        170        0.213               0.000      5.337 r
  TMR_REG/U2/Y (BUFX2P5MA10TL)                                     0.623     0.365      5.702 r
  TMR_REG/n12954 (net)                        305        0.380               0.000      5.702 r
  TMR_REG/U178/Y (BUFX0P8BA10TL)                                   0.650     0.386      6.089 r
  TMR_REG/n12969 (net)                         97        0.122               0.000      6.089 r
  TMR_REG/U48/Y (BUFX1P7MA10TL)                                    0.626     0.369      6.458 r
  TMR_REG/n12906 (net)                        206        0.258               0.000      6.458 r
  TMR_REG/U3/Y (BUFX2P5MA10TL)                                     0.505     0.304      6.762 r
  TMR_REG/n13100 (net)                        245        0.306               0.000      6.762 r
  TMR_REG/U10357/Y (BUFX0P8BA10TL)                                 0.583     0.349      7.110 r
  TMR_REG/n13090 (net)                         87        0.109               0.000      7.110 r
  TMR_REG/U12070/Y (AO22X0P5MA10TL)                                0.044     0.079      7.189 r
  TMR_REG/n5234 (net)                           1        0.001               0.000      7.189 r
  TMR_REG/N1_1__N2_2016__TR_q_reg/D (DFFQX0P5MA10TL)               0.044     0.000      7.189 r
  data arrival time                                                                     7.189

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_1__N2_2016__TR_q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.019     24.981
  data required time                                                                   24.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.981
  data arrival time                                                                    -7.189
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          17.792


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_1__N2_1636__TR_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                    2        0.003               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.003               0.000      5.000 r
  TMR_REG/U55/Y (AND2X1P4MA10TL)                                   0.617     0.337      5.337 r
  TMR_REG/n12955 (net)                        170        0.213               0.000      5.337 r
  TMR_REG/U2/Y (BUFX2P5MA10TL)                                     0.623     0.365      5.702 r
  TMR_REG/n12954 (net)                        305        0.380               0.000      5.702 r
  TMR_REG/U178/Y (BUFX0P8BA10TL)                                   0.650     0.386      6.089 r
  TMR_REG/n12969 (net)                         97        0.122               0.000      6.089 r
  TMR_REG/U48/Y (BUFX1P7MA10TL)                                    0.626     0.369      6.458 r
  TMR_REG/n12906 (net)                        206        0.258               0.000      6.458 r
  TMR_REG/U3/Y (BUFX2P5MA10TL)                                     0.505     0.304      6.762 r
  TMR_REG/n13100 (net)                        245        0.306               0.000      6.762 r
  TMR_REG/U217/Y (BUFX0P8BA10TL)                                   0.583     0.349      7.110 r
  TMR_REG/n13054 (net)                         87        0.109               0.000      7.110 r
  TMR_REG/U7126/Y (AO22X0P5MA10TL)                                 0.044     0.079      7.189 r
  TMR_REG/n4854 (net)                           1        0.001               0.000      7.189 r
  TMR_REG/N1_1__N2_1636__TR_q_reg/D (DFFQX0P5MA10TL)               0.044     0.000      7.189 r
  data arrival time                                                                     7.189

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_1__N2_1636__TR_q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.019     24.981
  data required time                                                                   24.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.981
  data arrival time                                                                    -7.189
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          17.792


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_1__N2_1586__TR_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                    2        0.003               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.003               0.000      5.000 r
  TMR_REG/U55/Y (AND2X1P4MA10TL)                                   0.617     0.337      5.337 r
  TMR_REG/n12955 (net)                        170        0.213               0.000      5.337 r
  TMR_REG/U2/Y (BUFX2P5MA10TL)                                     0.623     0.365      5.702 r
  TMR_REG/n12954 (net)                        305        0.380               0.000      5.702 r
  TMR_REG/U178/Y (BUFX0P8BA10TL)                                   0.650     0.386      6.089 r
  TMR_REG/n12969 (net)                         97        0.122               0.000      6.089 r
  TMR_REG/U48/Y (BUFX1P7MA10TL)                                    0.626     0.369      6.458 r
  TMR_REG/n12906 (net)                        206        0.258               0.000      6.458 r
  TMR_REG/U3/Y (BUFX2P5MA10TL)                                     0.505     0.304      6.762 r
  TMR_REG/n13100 (net)                        245        0.306               0.000      6.762 r
  TMR_REG/U217/Y (BUFX0P8BA10TL)                                   0.583     0.349      7.110 r
  TMR_REG/n13054 (net)                         87        0.109               0.000      7.110 r
  TMR_REG/U3648/Y (AO22X0P5MA10TL)                                 0.044     0.079      7.189 r
  TMR_REG/n4804 (net)                           1        0.001               0.000      7.189 r
  TMR_REG/N1_1__N2_1586__TR_q_reg/D (DFFQX0P5MA10TL)               0.044     0.000      7.189 r
  data arrival time                                                                     7.189

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_1__N2_1586__TR_q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.019     24.981
  data required time                                                                   24.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.981
  data arrival time                                                                    -7.189
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          17.792


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_1__N2_1493__TR_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                    2        0.003               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.003               0.000      5.000 r
  TMR_REG/U55/Y (AND2X1P4MA10TL)                                   0.617     0.337      5.337 r
  TMR_REG/n12955 (net)                        170        0.213               0.000      5.337 r
  TMR_REG/U2/Y (BUFX2P5MA10TL)                                     0.623     0.365      5.702 r
  TMR_REG/n12954 (net)                        305        0.380               0.000      5.702 r
  TMR_REG/U178/Y (BUFX0P8BA10TL)                                   0.650     0.386      6.089 r
  TMR_REG/n12969 (net)                         97        0.122               0.000      6.089 r
  TMR_REG/U48/Y (BUFX1P7MA10TL)                                    0.626     0.369      6.458 r
  TMR_REG/n12906 (net)                        206        0.258               0.000      6.458 r
  TMR_REG/U3/Y (BUFX2P5MA10TL)                                     0.505     0.304      6.762 r
  TMR_REG/n13100 (net)                        245        0.306               0.000      6.762 r
  TMR_REG/U217/Y (BUFX0P8BA10TL)                                   0.583     0.349      7.110 r
  TMR_REG/n13054 (net)                         87        0.109               0.000      7.110 r
  TMR_REG/U2481/Y (AO22X0P5MA10TL)                                 0.044     0.079      7.189 r
  TMR_REG/n4711 (net)                           1        0.001               0.000      7.189 r
  TMR_REG/N1_1__N2_1493__TR_q_reg/D (DFFQX0P5MA10TL)               0.044     0.000      7.189 r
  data arrival time                                                                     7.189

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_1__N2_1493__TR_q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.019     24.981
  data required time                                                                   24.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.981
  data arrival time                                                                    -7.189
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          17.792


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_1__N2_1483__TR_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                    2        0.003               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.003               0.000      5.000 r
  TMR_REG/U55/Y (AND2X1P4MA10TL)                                   0.617     0.337      5.337 r
  TMR_REG/n12955 (net)                        170        0.213               0.000      5.337 r
  TMR_REG/U2/Y (BUFX2P5MA10TL)                                     0.623     0.365      5.702 r
  TMR_REG/n12954 (net)                        305        0.380               0.000      5.702 r
  TMR_REG/U178/Y (BUFX0P8BA10TL)                                   0.650     0.386      6.089 r
  TMR_REG/n12969 (net)                         97        0.122               0.000      6.089 r
  TMR_REG/U48/Y (BUFX1P7MA10TL)                                    0.626     0.369      6.458 r
  TMR_REG/n12906 (net)                        206        0.258               0.000      6.458 r
  TMR_REG/U3/Y (BUFX2P5MA10TL)                                     0.505     0.304      6.762 r
  TMR_REG/n13100 (net)                        245        0.306               0.000      6.762 r
  TMR_REG/U10281/Y (BUFX0P8BA10TL)                                 0.583     0.349      7.110 r
  TMR_REG/n13089 (net)                         87        0.109               0.000      7.110 r
  TMR_REG/U9484/Y (AO22X0P5MA10TL)                                 0.044     0.079      7.189 r
  TMR_REG/n4701 (net)                           1        0.001               0.000      7.189 r
  TMR_REG/N1_1__N2_1483__TR_q_reg/D (DFFQX0P5MA10TL)               0.044     0.000      7.189 r
  data arrival time                                                                     7.189

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_1__N2_1483__TR_q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.019     24.981
  data required time                                                                   24.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.981
  data arrival time                                                                    -7.189
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          17.792


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_1__N2_1083__TR_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                    2        0.003               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.003               0.000      5.000 r
  TMR_REG/U55/Y (AND2X1P4MA10TL)                                   0.617     0.337      5.337 r
  TMR_REG/n12955 (net)                        170        0.213               0.000      5.337 r
  TMR_REG/U2/Y (BUFX2P5MA10TL)                                     0.623     0.365      5.702 r
  TMR_REG/n12954 (net)                        305        0.380               0.000      5.702 r
  TMR_REG/U178/Y (BUFX0P8BA10TL)                                   0.650     0.386      6.089 r
  TMR_REG/n12969 (net)                         97        0.122               0.000      6.089 r
  TMR_REG/U48/Y (BUFX1P7MA10TL)                                    0.626     0.369      6.458 r
  TMR_REG/n12906 (net)                        206        0.258               0.000      6.458 r
  TMR_REG/U3/Y (BUFX2P5MA10TL)                                     0.505     0.304      6.762 r
  TMR_REG/n13100 (net)                        245        0.306               0.000      6.762 r
  TMR_REG/U10281/Y (BUFX0P8BA10TL)                                 0.583     0.349      7.110 r
  TMR_REG/n13089 (net)                         87        0.109               0.000      7.110 r
  TMR_REG/U6812/Y (AO22X0P5MA10TL)                                 0.044     0.079      7.189 r
  TMR_REG/n4301 (net)                           1        0.001               0.000      7.189 r
  TMR_REG/N1_1__N2_1083__TR_q_reg/D (DFFQX0P5MA10TL)               0.044     0.000      7.189 r
  data arrival time                                                                     7.189

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_1__N2_1083__TR_q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.019     24.981
  data required time                                                                   24.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.981
  data arrival time                                                                    -7.189
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          17.792


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_1__N2_1031__TR_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                    2        0.003               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.003               0.000      5.000 r
  TMR_REG/U55/Y (AND2X1P4MA10TL)                                   0.617     0.337      5.337 r
  TMR_REG/n12955 (net)                        170        0.213               0.000      5.337 r
  TMR_REG/U2/Y (BUFX2P5MA10TL)                                     0.623     0.365      5.702 r
  TMR_REG/n12954 (net)                        305        0.380               0.000      5.702 r
  TMR_REG/U178/Y (BUFX0P8BA10TL)                                   0.650     0.386      6.089 r
  TMR_REG/n12969 (net)                         97        0.122               0.000      6.089 r
  TMR_REG/U48/Y (BUFX1P7MA10TL)                                    0.626     0.369      6.458 r
  TMR_REG/n12906 (net)                        206        0.258               0.000      6.458 r
  TMR_REG/U3/Y (BUFX2P5MA10TL)                                     0.505     0.304      6.762 r
  TMR_REG/n13100 (net)                        245        0.306               0.000      6.762 r
  TMR_REG/U10357/Y (BUFX0P8BA10TL)                                 0.583     0.349      7.110 r
  TMR_REG/n13090 (net)                         87        0.109               0.000      7.110 r
  TMR_REG/U1675/Y (AO22X0P5MA10TL)                                 0.044     0.079      7.189 r
  TMR_REG/n4249 (net)                           1        0.001               0.000      7.189 r
  TMR_REG/N1_1__N2_1031__TR_q_reg/D (DFFQX0P5MA10TL)               0.044     0.000      7.189 r
  data arrival time                                                                     7.189

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_1__N2_1031__TR_q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.019     24.981
  data required time                                                                   24.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.981
  data arrival time                                                                    -7.189
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          17.792


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_1__N2_849__TR_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                    2        0.003               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.003               0.000      5.000 r
  TMR_REG/U55/Y (AND2X1P4MA10TL)                                   0.617     0.337      5.337 r
  TMR_REG/n12955 (net)                        170        0.213               0.000      5.337 r
  TMR_REG/U2/Y (BUFX2P5MA10TL)                                     0.623     0.365      5.702 r
  TMR_REG/n12954 (net)                        305        0.380               0.000      5.702 r
  TMR_REG/U178/Y (BUFX0P8BA10TL)                                   0.650     0.386      6.089 r
  TMR_REG/n12969 (net)                         97        0.122               0.000      6.089 r
  TMR_REG/U48/Y (BUFX1P7MA10TL)                                    0.626     0.369      6.458 r
  TMR_REG/n12906 (net)                        206        0.258               0.000      6.458 r
  TMR_REG/U3/Y (BUFX2P5MA10TL)                                     0.505     0.304      6.762 r
  TMR_REG/n13100 (net)                        245        0.306               0.000      6.762 r
  TMR_REG/U217/Y (BUFX0P8BA10TL)                                   0.583     0.349      7.110 r
  TMR_REG/n13054 (net)                         87        0.109               0.000      7.110 r
  TMR_REG/U6953/Y (AO22X0P5MA10TL)                                 0.044     0.079      7.189 r
  TMR_REG/n4067 (net)                           1        0.001               0.000      7.189 r
  TMR_REG/N1_1__N2_849__TR_q_reg/D (DFFQX0P5MA10TL)                0.044     0.000      7.189 r
  data arrival time                                                                     7.189

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_1__N2_849__TR_q_reg/CK (DFFQX0P5MA10TL)                         0.000     25.000 r
  library setup time                                                        -0.019     24.981
  data required time                                                                   24.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.981
  data arrival time                                                                    -7.189
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          17.792


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_1__N2_837__TR_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                    2        0.003               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.003               0.000      5.000 r
  TMR_REG/U55/Y (AND2X1P4MA10TL)                                   0.617     0.337      5.337 r
  TMR_REG/n12955 (net)                        170        0.213               0.000      5.337 r
  TMR_REG/U2/Y (BUFX2P5MA10TL)                                     0.623     0.365      5.702 r
  TMR_REG/n12954 (net)                        305        0.380               0.000      5.702 r
  TMR_REG/U178/Y (BUFX0P8BA10TL)                                   0.650     0.386      6.089 r
  TMR_REG/n12969 (net)                         97        0.122               0.000      6.089 r
  TMR_REG/U48/Y (BUFX1P7MA10TL)                                    0.626     0.369      6.458 r
  TMR_REG/n12906 (net)                        206        0.258               0.000      6.458 r
  TMR_REG/U3/Y (BUFX2P5MA10TL)                                     0.505     0.304      6.762 r
  TMR_REG/n13100 (net)                        245        0.306               0.000      6.762 r
  TMR_REG/U10281/Y (BUFX0P8BA10TL)                                 0.583     0.349      7.110 r
  TMR_REG/n13089 (net)                         87        0.109               0.000      7.110 r
  TMR_REG/U4375/Y (AO22X0P5MA10TL)                                 0.044     0.079      7.189 r
  TMR_REG/n4055 (net)                           1        0.001               0.000      7.189 r
  TMR_REG/N1_1__N2_837__TR_q_reg/D (DFFQX0P5MA10TL)                0.044     0.000      7.189 r
  data arrival time                                                                     7.189

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_1__N2_837__TR_q_reg/CK (DFFQX0P5MA10TL)                         0.000     25.000 r
  library setup time                                                        -0.019     24.981
  data required time                                                                   24.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.981
  data arrival time                                                                    -7.189
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          17.792


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_1__N2_696__TR_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                    2        0.003               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.003               0.000      5.000 r
  TMR_REG/U55/Y (AND2X1P4MA10TL)                                   0.617     0.337      5.337 r
  TMR_REG/n12955 (net)                        170        0.213               0.000      5.337 r
  TMR_REG/U2/Y (BUFX2P5MA10TL)                                     0.623     0.365      5.702 r
  TMR_REG/n12954 (net)                        305        0.380               0.000      5.702 r
  TMR_REG/U178/Y (BUFX0P8BA10TL)                                   0.650     0.386      6.089 r
  TMR_REG/n12969 (net)                         97        0.122               0.000      6.089 r
  TMR_REG/U48/Y (BUFX1P7MA10TL)                                    0.626     0.369      6.458 r
  TMR_REG/n12906 (net)                        206        0.258               0.000      6.458 r
  TMR_REG/U3/Y (BUFX2P5MA10TL)                                     0.505     0.304      6.762 r
  TMR_REG/n13100 (net)                        245        0.306               0.000      6.762 r
  TMR_REG/U217/Y (BUFX0P8BA10TL)                                   0.583     0.349      7.110 r
  TMR_REG/n13054 (net)                         87        0.109               0.000      7.110 r
  TMR_REG/U952/Y (AO22X0P5MA10TL)                                  0.044     0.079      7.189 r
  TMR_REG/n3914 (net)                           1        0.001               0.000      7.189 r
  TMR_REG/N1_1__N2_696__TR_q_reg/D (DFFQX0P5MA10TL)                0.044     0.000      7.189 r
  data arrival time                                                                     7.189

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_1__N2_696__TR_q_reg/CK (DFFQX0P5MA10TL)                         0.000     25.000 r
  library setup time                                                        -0.019     24.981
  data required time                                                                   24.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.981
  data arrival time                                                                    -7.189
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          17.792


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_1__N2_297__TR_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                    2        0.003               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.003               0.000      5.000 r
  TMR_REG/U55/Y (AND2X1P4MA10TL)                                   0.617     0.337      5.337 r
  TMR_REG/n12955 (net)                        170        0.213               0.000      5.337 r
  TMR_REG/U2/Y (BUFX2P5MA10TL)                                     0.623     0.365      5.702 r
  TMR_REG/n12954 (net)                        305        0.380               0.000      5.702 r
  TMR_REG/U178/Y (BUFX0P8BA10TL)                                   0.650     0.386      6.089 r
  TMR_REG/n12969 (net)                         97        0.122               0.000      6.089 r
  TMR_REG/U48/Y (BUFX1P7MA10TL)                                    0.626     0.369      6.458 r
  TMR_REG/n12906 (net)                        206        0.258               0.000      6.458 r
  TMR_REG/U3/Y (BUFX2P5MA10TL)                                     0.505     0.304      6.762 r
  TMR_REG/n13100 (net)                        245        0.306               0.000      6.762 r
  TMR_REG/U217/Y (BUFX0P8BA10TL)                                   0.583     0.349      7.110 r
  TMR_REG/n13054 (net)                         87        0.109               0.000      7.110 r
  TMR_REG/U244/Y (AO22X0P5MA10TL)                                  0.044     0.079      7.189 r
  TMR_REG/n3515 (net)                           1        0.001               0.000      7.189 r
  TMR_REG/N1_1__N2_297__TR_q_reg/D (DFFQX0P5MA10TL)                0.044     0.000      7.189 r
  data arrival time                                                                     7.189

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_1__N2_297__TR_q_reg/CK (DFFQX0P5MA10TL)                         0.000     25.000 r
  library setup time                                                        -0.019     24.981
  data required time                                                                   24.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.981
  data arrival time                                                                    -7.189
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          17.792


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_2986__TR_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                    2        0.003               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.003               0.000      5.000 r
  TMR_REG/U55/Y (AND2X1P4MA10TL)                                   0.617     0.337      5.337 r
  TMR_REG/n12955 (net)                        170        0.213               0.000      5.337 r
  TMR_REG/U2/Y (BUFX2P5MA10TL)                                     0.623     0.365      5.702 r
  TMR_REG/n12954 (net)                        305        0.380               0.000      5.702 r
  TMR_REG/U178/Y (BUFX0P8BA10TL)                                   0.650     0.386      6.089 r
  TMR_REG/n12969 (net)                         97        0.122               0.000      6.089 r
  TMR_REG/U48/Y (BUFX1P7MA10TL)                                    0.626     0.369      6.458 r
  TMR_REG/n12906 (net)                        206        0.258               0.000      6.458 r
  TMR_REG/U3/Y (BUFX2P5MA10TL)                                     0.505     0.304      6.762 r
  TMR_REG/n13100 (net)                        245        0.306               0.000      6.762 r
  TMR_REG/U10357/Y (BUFX0P8BA10TL)                                 0.583     0.349      7.110 r
  TMR_REG/n13090 (net)                         87        0.109               0.000      7.110 r
  TMR_REG/U9429/Y (AO22X0P5MA10TL)                                 0.044     0.079      7.189 r
  TMR_REG/n2988 (net)                           1        0.001               0.000      7.189 r
  TMR_REG/N1_0__N2_2986__TR_q_reg/D (DFFQX0P5MA10TL)               0.044     0.000      7.189 r
  data arrival time                                                                     7.189

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_2986__TR_q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.019     24.981
  data required time                                                                   24.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.981
  data arrival time                                                                    -7.189
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          17.792


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_2671__TR_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                    2        0.003               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.003               0.000      5.000 r
  TMR_REG/U55/Y (AND2X1P4MA10TL)                                   0.617     0.337      5.337 r
  TMR_REG/n12955 (net)                        170        0.213               0.000      5.337 r
  TMR_REG/U2/Y (BUFX2P5MA10TL)                                     0.623     0.365      5.702 r
  TMR_REG/n12954 (net)                        305        0.380               0.000      5.702 r
  TMR_REG/U178/Y (BUFX0P8BA10TL)                                   0.650     0.386      6.089 r
  TMR_REG/n12969 (net)                         97        0.122               0.000      6.089 r
  TMR_REG/U48/Y (BUFX1P7MA10TL)                                    0.626     0.369      6.458 r
  TMR_REG/n12906 (net)                        206        0.258               0.000      6.458 r
  TMR_REG/U3/Y (BUFX2P5MA10TL)                                     0.505     0.304      6.762 r
  TMR_REG/n13100 (net)                        245        0.306               0.000      6.762 r
  TMR_REG/U10357/Y (BUFX0P8BA10TL)                                 0.583     0.349      7.110 r
  TMR_REG/n13090 (net)                         87        0.109               0.000      7.110 r
  TMR_REG/U2522/Y (AO22X0P5MA10TL)                                 0.044     0.079      7.189 r
  TMR_REG/n2673 (net)                           1        0.001               0.000      7.189 r
  TMR_REG/N1_0__N2_2671__TR_q_reg/D (DFFQX0P5MA10TL)               0.044     0.000      7.189 r
  data arrival time                                                                     7.189

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_2671__TR_q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.019     24.981
  data required time                                                                   24.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.981
  data arrival time                                                                    -7.189
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          17.792


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_2335__TR_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                    2        0.003               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.003               0.000      5.000 r
  TMR_REG/U55/Y (AND2X1P4MA10TL)                                   0.617     0.337      5.337 r
  TMR_REG/n12955 (net)                        170        0.213               0.000      5.337 r
  TMR_REG/U2/Y (BUFX2P5MA10TL)                                     0.623     0.365      5.702 r
  TMR_REG/n12954 (net)                        305        0.380               0.000      5.702 r
  TMR_REG/U178/Y (BUFX0P8BA10TL)                                   0.650     0.386      6.089 r
  TMR_REG/n12969 (net)                         97        0.122               0.000      6.089 r
  TMR_REG/U48/Y (BUFX1P7MA10TL)                                    0.626     0.369      6.458 r
  TMR_REG/n12906 (net)                        206        0.258               0.000      6.458 r
  TMR_REG/U3/Y (BUFX2P5MA10TL)                                     0.505     0.304      6.762 r
  TMR_REG/n13100 (net)                        245        0.306               0.000      6.762 r
  TMR_REG/U10357/Y (BUFX0P8BA10TL)                                 0.583     0.349      7.110 r
  TMR_REG/n13090 (net)                         87        0.109               0.000      7.110 r
  TMR_REG/U9038/Y (AO22X0P5MA10TL)                                 0.044     0.079      7.189 r
  TMR_REG/n2337 (net)                           1        0.001               0.000      7.189 r
  TMR_REG/N1_0__N2_2335__TR_q_reg/D (DFFQX0P5MA10TL)               0.044     0.000      7.189 r
  data arrival time                                                                     7.189

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_2335__TR_q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.019     24.981
  data required time                                                                   24.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.981
  data arrival time                                                                    -7.189
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          17.792


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_2289__TR_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                    2        0.003               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.003               0.000      5.000 r
  TMR_REG/U55/Y (AND2X1P4MA10TL)                                   0.617     0.337      5.337 r
  TMR_REG/n12955 (net)                        170        0.213               0.000      5.337 r
  TMR_REG/U2/Y (BUFX2P5MA10TL)                                     0.623     0.365      5.702 r
  TMR_REG/n12954 (net)                        305        0.380               0.000      5.702 r
  TMR_REG/U178/Y (BUFX0P8BA10TL)                                   0.650     0.386      6.089 r
  TMR_REG/n12969 (net)                         97        0.122               0.000      6.089 r
  TMR_REG/U48/Y (BUFX1P7MA10TL)                                    0.626     0.369      6.458 r
  TMR_REG/n12906 (net)                        206        0.258               0.000      6.458 r
  TMR_REG/U3/Y (BUFX2P5MA10TL)                                     0.505     0.304      6.762 r
  TMR_REG/n13100 (net)                        245        0.306               0.000      6.762 r
  TMR_REG/U10281/Y (BUFX0P8BA10TL)                                 0.583     0.349      7.110 r
  TMR_REG/n13089 (net)                         87        0.109               0.000      7.110 r
  TMR_REG/U1944/Y (AO22X0P5MA10TL)                                 0.044     0.079      7.189 r
  TMR_REG/n2291 (net)                           1        0.001               0.000      7.189 r
  TMR_REG/N1_0__N2_2289__TR_q_reg/D (DFFQX0P5MA10TL)               0.044     0.000      7.189 r
  data arrival time                                                                     7.189

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_2289__TR_q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.019     24.981
  data required time                                                                   24.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.981
  data arrival time                                                                    -7.189
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          17.792


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_2283__TR_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                    2        0.003               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.003               0.000      5.000 r
  TMR_REG/U55/Y (AND2X1P4MA10TL)                                   0.617     0.337      5.337 r
  TMR_REG/n12955 (net)                        170        0.213               0.000      5.337 r
  TMR_REG/U2/Y (BUFX2P5MA10TL)                                     0.623     0.365      5.702 r
  TMR_REG/n12954 (net)                        305        0.380               0.000      5.702 r
  TMR_REG/U178/Y (BUFX0P8BA10TL)                                   0.650     0.386      6.089 r
  TMR_REG/n12969 (net)                         97        0.122               0.000      6.089 r
  TMR_REG/U48/Y (BUFX1P7MA10TL)                                    0.626     0.369      6.458 r
  TMR_REG/n12906 (net)                        206        0.258               0.000      6.458 r
  TMR_REG/U3/Y (BUFX2P5MA10TL)                                     0.505     0.304      6.762 r
  TMR_REG/n13100 (net)                        245        0.306               0.000      6.762 r
  TMR_REG/U217/Y (BUFX0P8BA10TL)                                   0.583     0.349      7.110 r
  TMR_REG/n13054 (net)                         87        0.109               0.000      7.110 r
  TMR_REG/U3035/Y (AO22X0P5MA10TL)                                 0.044     0.079      7.189 r
  TMR_REG/n2285 (net)                           1        0.001               0.000      7.189 r
  TMR_REG/N1_0__N2_2283__TR_q_reg/D (DFFQX0P5MA10TL)               0.044     0.000      7.189 r
  data arrival time                                                                     7.189

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_2283__TR_q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.019     24.981
  data required time                                                                   24.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.981
  data arrival time                                                                    -7.189
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          17.792


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_2220__TR_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                    2        0.003               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.003               0.000      5.000 r
  TMR_REG/U55/Y (AND2X1P4MA10TL)                                   0.617     0.337      5.337 r
  TMR_REG/n12955 (net)                        170        0.213               0.000      5.337 r
  TMR_REG/U2/Y (BUFX2P5MA10TL)                                     0.623     0.365      5.702 r
  TMR_REG/n12954 (net)                        305        0.380               0.000      5.702 r
  TMR_REG/U178/Y (BUFX0P8BA10TL)                                   0.650     0.386      6.089 r
  TMR_REG/n12969 (net)                         97        0.122               0.000      6.089 r
  TMR_REG/U48/Y (BUFX1P7MA10TL)                                    0.626     0.369      6.458 r
  TMR_REG/n12906 (net)                        206        0.258               0.000      6.458 r
  TMR_REG/U3/Y (BUFX2P5MA10TL)                                     0.505     0.304      6.762 r
  TMR_REG/n13100 (net)                        245        0.306               0.000      6.762 r
  TMR_REG/U10357/Y (BUFX0P8BA10TL)                                 0.583     0.349      7.110 r
  TMR_REG/n13090 (net)                         87        0.109               0.000      7.110 r
  TMR_REG/U3164/Y (AO22X0P5MA10TL)                                 0.044     0.079      7.189 r
  TMR_REG/n2222 (net)                           1        0.001               0.000      7.189 r
  TMR_REG/N1_0__N2_2220__TR_q_reg/D (DFFQX0P5MA10TL)               0.044     0.000      7.189 r
  data arrival time                                                                     7.189

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_2220__TR_q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.019     24.981
  data required time                                                                   24.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.981
  data arrival time                                                                    -7.189
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          17.792


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_2048__TR_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                    2        0.003               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.003               0.000      5.000 r
  TMR_REG/U55/Y (AND2X1P4MA10TL)                                   0.617     0.337      5.337 r
  TMR_REG/n12955 (net)                        170        0.213               0.000      5.337 r
  TMR_REG/U2/Y (BUFX2P5MA10TL)                                     0.623     0.365      5.702 r
  TMR_REG/n12954 (net)                        305        0.380               0.000      5.702 r
  TMR_REG/U178/Y (BUFX0P8BA10TL)                                   0.650     0.386      6.089 r
  TMR_REG/n12969 (net)                         97        0.122               0.000      6.089 r
  TMR_REG/U48/Y (BUFX1P7MA10TL)                                    0.626     0.369      6.458 r
  TMR_REG/n12906 (net)                        206        0.258               0.000      6.458 r
  TMR_REG/U3/Y (BUFX2P5MA10TL)                                     0.505     0.304      6.762 r
  TMR_REG/n13100 (net)                        245        0.306               0.000      6.762 r
  TMR_REG/U217/Y (BUFX0P8BA10TL)                                   0.583     0.349      7.110 r
  TMR_REG/n13054 (net)                         87        0.109               0.000      7.110 r
  TMR_REG/U9171/Y (AO22X0P5MA10TL)                                 0.044     0.079      7.189 r
  TMR_REG/n2050 (net)                           1        0.001               0.000      7.189 r
  TMR_REG/N1_0__N2_2048__TR_q_reg/D (DFFQX0P5MA10TL)               0.044     0.000      7.189 r
  data arrival time                                                                     7.189

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_2048__TR_q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.019     24.981
  data required time                                                                   24.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.981
  data arrival time                                                                    -7.189
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          17.792


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_1992__TR_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                    2        0.003               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.003               0.000      5.000 r
  TMR_REG/U55/Y (AND2X1P4MA10TL)                                   0.617     0.337      5.337 r
  TMR_REG/n12955 (net)                        170        0.213               0.000      5.337 r
  TMR_REG/U2/Y (BUFX2P5MA10TL)                                     0.623     0.365      5.702 r
  TMR_REG/n12954 (net)                        305        0.380               0.000      5.702 r
  TMR_REG/U178/Y (BUFX0P8BA10TL)                                   0.650     0.386      6.089 r
  TMR_REG/n12969 (net)                         97        0.122               0.000      6.089 r
  TMR_REG/U48/Y (BUFX1P7MA10TL)                                    0.626     0.369      6.458 r
  TMR_REG/n12906 (net)                        206        0.258               0.000      6.458 r
  TMR_REG/U3/Y (BUFX2P5MA10TL)                                     0.505     0.304      6.762 r
  TMR_REG/n13100 (net)                        245        0.306               0.000      6.762 r
  TMR_REG/U10357/Y (BUFX0P8BA10TL)                                 0.583     0.349      7.110 r
  TMR_REG/n13090 (net)                         87        0.109               0.000      7.110 r
  TMR_REG/U8815/Y (AO22X0P5MA10TL)                                 0.044     0.079      7.189 r
  TMR_REG/n1994 (net)                           1        0.001               0.000      7.189 r
  TMR_REG/N1_0__N2_1992__TR_q_reg/D (DFFQX0P5MA10TL)               0.044     0.000      7.189 r
  data arrival time                                                                     7.189

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_1992__TR_q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.019     24.981
  data required time                                                                   24.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.981
  data arrival time                                                                    -7.189
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          17.792


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_1779__TR_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                    2        0.003               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.003               0.000      5.000 r
  TMR_REG/U55/Y (AND2X1P4MA10TL)                                   0.617     0.337      5.337 r
  TMR_REG/n12955 (net)                        170        0.213               0.000      5.337 r
  TMR_REG/U2/Y (BUFX2P5MA10TL)                                     0.623     0.365      5.702 r
  TMR_REG/n12954 (net)                        305        0.380               0.000      5.702 r
  TMR_REG/U178/Y (BUFX0P8BA10TL)                                   0.650     0.386      6.089 r
  TMR_REG/n12969 (net)                         97        0.122               0.000      6.089 r
  TMR_REG/U48/Y (BUFX1P7MA10TL)                                    0.626     0.369      6.458 r
  TMR_REG/n12906 (net)                        206        0.258               0.000      6.458 r
  TMR_REG/U3/Y (BUFX2P5MA10TL)                                     0.505     0.304      6.762 r
  TMR_REG/n13100 (net)                        245        0.306               0.000      6.762 r
  TMR_REG/U217/Y (BUFX0P8BA10TL)                                   0.583     0.349      7.110 r
  TMR_REG/n13054 (net)                         87        0.109               0.000      7.110 r
  TMR_REG/U9289/Y (AO22X0P5MA10TL)                                 0.044     0.079      7.189 r
  TMR_REG/n1781 (net)                           1        0.001               0.000      7.189 r
  TMR_REG/N1_0__N2_1779__TR_q_reg/D (DFFQX0P5MA10TL)               0.044     0.000      7.189 r
  data arrival time                                                                     7.189

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_1779__TR_q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.019     24.981
  data required time                                                                   24.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.981
  data arrival time                                                                    -7.189
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          17.792


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_1561__TR_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                    2        0.003               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.003               0.000      5.000 r
  TMR_REG/U55/Y (AND2X1P4MA10TL)                                   0.617     0.337      5.337 r
  TMR_REG/n12955 (net)                        170        0.213               0.000      5.337 r
  TMR_REG/U2/Y (BUFX2P5MA10TL)                                     0.623     0.365      5.702 r
  TMR_REG/n12954 (net)                        305        0.380               0.000      5.702 r
  TMR_REG/U178/Y (BUFX0P8BA10TL)                                   0.650     0.386      6.089 r
  TMR_REG/n12969 (net)                         97        0.122               0.000      6.089 r
  TMR_REG/U48/Y (BUFX1P7MA10TL)                                    0.626     0.369      6.458 r
  TMR_REG/n12906 (net)                        206        0.258               0.000      6.458 r
  TMR_REG/U3/Y (BUFX2P5MA10TL)                                     0.505     0.304      6.762 r
  TMR_REG/n13100 (net)                        245        0.306               0.000      6.762 r
  TMR_REG/U217/Y (BUFX0P8BA10TL)                                   0.583     0.349      7.110 r
  TMR_REG/n13054 (net)                         87        0.109               0.000      7.110 r
  TMR_REG/U4828/Y (AO22X0P5MA10TL)                                 0.044     0.079      7.189 r
  TMR_REG/n1563 (net)                           1        0.001               0.000      7.189 r
  TMR_REG/N1_0__N2_1561__TR_q_reg/D (DFFQX0P5MA10TL)               0.044     0.000      7.189 r
  data arrival time                                                                     7.189

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_1561__TR_q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.019     24.981
  data required time                                                                   24.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.981
  data arrival time                                                                    -7.189
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          17.792


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_1232__TR_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                    2        0.003               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.003               0.000      5.000 r
  TMR_REG/U55/Y (AND2X1P4MA10TL)                                   0.617     0.337      5.337 r
  TMR_REG/n12955 (net)                        170        0.213               0.000      5.337 r
  TMR_REG/U2/Y (BUFX2P5MA10TL)                                     0.623     0.365      5.702 r
  TMR_REG/n12954 (net)                        305        0.380               0.000      5.702 r
  TMR_REG/U178/Y (BUFX0P8BA10TL)                                   0.650     0.386      6.089 r
  TMR_REG/n12969 (net)                         97        0.122               0.000      6.089 r
  TMR_REG/U48/Y (BUFX1P7MA10TL)                                    0.626     0.369      6.458 r
  TMR_REG/n12906 (net)                        206        0.258               0.000      6.458 r
  TMR_REG/U3/Y (BUFX2P5MA10TL)                                     0.505     0.304      6.762 r
  TMR_REG/n13100 (net)                        245        0.306               0.000      6.762 r
  TMR_REG/U217/Y (BUFX0P8BA10TL)                                   0.583     0.349      7.110 r
  TMR_REG/n13054 (net)                         87        0.109               0.000      7.110 r
  TMR_REG/U2072/Y (AO22X0P5MA10TL)                                 0.044     0.079      7.189 r
  TMR_REG/n1234 (net)                           1        0.001               0.000      7.189 r
  TMR_REG/N1_0__N2_1232__TR_q_reg/D (DFFQX0P5MA10TL)               0.044     0.000      7.189 r
  data arrival time                                                                     7.189

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_1232__TR_q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.019     24.981
  data required time                                                                   24.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.981
  data arrival time                                                                    -7.189
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          17.792


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_1228__TR_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                    2        0.003               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.003               0.000      5.000 r
  TMR_REG/U55/Y (AND2X1P4MA10TL)                                   0.617     0.337      5.337 r
  TMR_REG/n12955 (net)                        170        0.213               0.000      5.337 r
  TMR_REG/U2/Y (BUFX2P5MA10TL)                                     0.623     0.365      5.702 r
  TMR_REG/n12954 (net)                        305        0.380               0.000      5.702 r
  TMR_REG/U178/Y (BUFX0P8BA10TL)                                   0.650     0.386      6.089 r
  TMR_REG/n12969 (net)                         97        0.122               0.000      6.089 r
  TMR_REG/U48/Y (BUFX1P7MA10TL)                                    0.626     0.369      6.458 r
  TMR_REG/n12906 (net)                        206        0.258               0.000      6.458 r
  TMR_REG/U3/Y (BUFX2P5MA10TL)                                     0.505     0.304      6.762 r
  TMR_REG/n13100 (net)                        245        0.306               0.000      6.762 r
  TMR_REG/U10281/Y (BUFX0P8BA10TL)                                 0.583     0.349      7.110 r
  TMR_REG/n13089 (net)                         87        0.109               0.000      7.110 r
  TMR_REG/U2079/Y (AO22X0P5MA10TL)                                 0.044     0.079      7.189 r
  TMR_REG/n1230 (net)                           1        0.001               0.000      7.189 r
  TMR_REG/N1_0__N2_1228__TR_q_reg/D (DFFQX0P5MA10TL)               0.044     0.000      7.189 r
  data arrival time                                                                     7.189

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_1228__TR_q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.019     24.981
  data required time                                                                   24.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.981
  data arrival time                                                                    -7.189
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          17.792


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_1034__TR_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                    2        0.003               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.003               0.000      5.000 r
  TMR_REG/U55/Y (AND2X1P4MA10TL)                                   0.617     0.337      5.337 r
  TMR_REG/n12955 (net)                        170        0.213               0.000      5.337 r
  TMR_REG/U2/Y (BUFX2P5MA10TL)                                     0.623     0.365      5.702 r
  TMR_REG/n12954 (net)                        305        0.380               0.000      5.702 r
  TMR_REG/U178/Y (BUFX0P8BA10TL)                                   0.650     0.386      6.089 r
  TMR_REG/n12969 (net)                         97        0.122               0.000      6.089 r
  TMR_REG/U48/Y (BUFX1P7MA10TL)                                    0.626     0.369      6.458 r
  TMR_REG/n12906 (net)                        206        0.258               0.000      6.458 r
  TMR_REG/U3/Y (BUFX2P5MA10TL)                                     0.505     0.304      6.762 r
  TMR_REG/n13100 (net)                        245        0.306               0.000      6.762 r
  TMR_REG/U10281/Y (BUFX0P8BA10TL)                                 0.583     0.349      7.110 r
  TMR_REG/n13089 (net)                         87        0.109               0.000      7.110 r
  TMR_REG/U5294/Y (AO22X0P5MA10TL)                                 0.044     0.079      7.189 r
  TMR_REG/n1036 (net)                           1        0.001               0.000      7.189 r
  TMR_REG/N1_0__N2_1034__TR_q_reg/D (DFFQX0P5MA10TL)               0.044     0.000      7.189 r
  data arrival time                                                                     7.189

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_1034__TR_q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.019     24.981
  data required time                                                                   24.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.981
  data arrival time                                                                    -7.189
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          17.792


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_953__TR_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                    2        0.003               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.003               0.000      5.000 r
  TMR_REG/U55/Y (AND2X1P4MA10TL)                                   0.617     0.337      5.337 r
  TMR_REG/n12955 (net)                        170        0.213               0.000      5.337 r
  TMR_REG/U2/Y (BUFX2P5MA10TL)                                     0.623     0.365      5.702 r
  TMR_REG/n12954 (net)                        305        0.380               0.000      5.702 r
  TMR_REG/U178/Y (BUFX0P8BA10TL)                                   0.650     0.386      6.089 r
  TMR_REG/n12969 (net)                         97        0.122               0.000      6.089 r
  TMR_REG/U48/Y (BUFX1P7MA10TL)                                    0.626     0.369      6.458 r
  TMR_REG/n12906 (net)                        206        0.258               0.000      6.458 r
  TMR_REG/U3/Y (BUFX2P5MA10TL)                                     0.505     0.304      6.762 r
  TMR_REG/n13100 (net)                        245        0.306               0.000      6.762 r
  TMR_REG/U217/Y (BUFX0P8BA10TL)                                   0.583     0.349      7.110 r
  TMR_REG/n13054 (net)                         87        0.109               0.000      7.110 r
  TMR_REG/U3043/Y (AO22X0P5MA10TL)                                 0.044     0.079      7.189 r
  TMR_REG/n955 (net)                            1        0.001               0.000      7.189 r
  TMR_REG/N1_0__N2_953__TR_q_reg/D (DFFQX0P5MA10TL)                0.044     0.000      7.189 r
  data arrival time                                                                     7.189

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_953__TR_q_reg/CK (DFFQX0P5MA10TL)                         0.000     25.000 r
  library setup time                                                        -0.019     24.981
  data required time                                                                   24.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.981
  data arrival time                                                                    -7.189
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          17.792


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_408__TR_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                    2        0.003               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.003               0.000      5.000 r
  TMR_REG/U55/Y (AND2X1P4MA10TL)                                   0.617     0.337      5.337 r
  TMR_REG/n12955 (net)                        170        0.213               0.000      5.337 r
  TMR_REG/U2/Y (BUFX2P5MA10TL)                                     0.623     0.365      5.702 r
  TMR_REG/n12954 (net)                        305        0.380               0.000      5.702 r
  TMR_REG/U178/Y (BUFX0P8BA10TL)                                   0.650     0.386      6.089 r
  TMR_REG/n12969 (net)                         97        0.122               0.000      6.089 r
  TMR_REG/U48/Y (BUFX1P7MA10TL)                                    0.626     0.369      6.458 r
  TMR_REG/n12906 (net)                        206        0.258               0.000      6.458 r
  TMR_REG/U3/Y (BUFX2P5MA10TL)                                     0.505     0.304      6.762 r
  TMR_REG/n13100 (net)                        245        0.306               0.000      6.762 r
  TMR_REG/U217/Y (BUFX0P8BA10TL)                                   0.583     0.349      7.110 r
  TMR_REG/n13054 (net)                         87        0.109               0.000      7.110 r
  TMR_REG/U2665/Y (AO22X0P5MA10TL)                                 0.044     0.079      7.189 r
  TMR_REG/n410 (net)                            1        0.001               0.000      7.189 r
  TMR_REG/N1_0__N2_408__TR_q_reg/D (DFFQX0P5MA10TL)                0.044     0.000      7.189 r
  data arrival time                                                                     7.189

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_408__TR_q_reg/CK (DFFQX0P5MA10TL)                         0.000     25.000 r
  library setup time                                                        -0.019     24.981
  data required time                                                                   24.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.981
  data arrival time                                                                    -7.189
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          17.792


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_3__N2_1533__TR_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                    2        0.003               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.003               0.000      5.000 r
  TMR_REG/U55/Y (AND2X1P4MA10TL)                                   0.617     0.337      5.337 r
  TMR_REG/n12955 (net)                        170        0.213               0.000      5.337 r
  TMR_REG/U2/Y (BUFX2P5MA10TL)                                     0.623     0.365      5.702 r
  TMR_REG/n12954 (net)                        305        0.380               0.000      5.702 r
  TMR_REG/U178/Y (BUFX0P8BA10TL)                                   0.650     0.386      6.089 r
  TMR_REG/n12969 (net)                         97        0.122               0.000      6.089 r
  TMR_REG/U48/Y (BUFX1P7MA10TL)                                    0.626     0.369      6.458 r
  TMR_REG/n12906 (net)                        206        0.258               0.000      6.458 r
  TMR_REG/U3/Y (BUFX2P5MA10TL)                                     0.505     0.304      6.762 r
  TMR_REG/n13100 (net)                        245        0.306               0.000      6.762 r
  TMR_REG/U10357/Y (BUFX0P8BA10TL)                                 0.583     0.349      7.110 r
  TMR_REG/n13090 (net)                         87        0.109               0.000      7.110 r
  TMR_REG/U7519/Y (AO22X0P5MA10TL)                                 0.044     0.079      7.189 r
  TMR_REG/n11183 (net)                          1        0.001               0.000      7.189 r
  TMR_REG/N1_3__N2_1533__TR_q_reg/D (DFFQX0P5MA10TL)               0.044     0.000      7.189 r
  data arrival time                                                                     7.189

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_3__N2_1533__TR_q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.019     24.981
  data required time                                                                   24.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.981
  data arrival time                                                                    -7.189
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          17.792


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_3__N2_1507__TR_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                    2        0.003               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.003               0.000      5.000 r
  TMR_REG/U55/Y (AND2X1P4MA10TL)                                   0.617     0.337      5.337 r
  TMR_REG/n12955 (net)                        170        0.213               0.000      5.337 r
  TMR_REG/U2/Y (BUFX2P5MA10TL)                                     0.623     0.365      5.702 r
  TMR_REG/n12954 (net)                        305        0.380               0.000      5.702 r
  TMR_REG/U178/Y (BUFX0P8BA10TL)                                   0.650     0.386      6.089 r
  TMR_REG/n12969 (net)                         97        0.122               0.000      6.089 r
  TMR_REG/U48/Y (BUFX1P7MA10TL)                                    0.626     0.369      6.458 r
  TMR_REG/n12906 (net)                        206        0.258               0.000      6.458 r
  TMR_REG/U3/Y (BUFX2P5MA10TL)                                     0.505     0.304      6.762 r
  TMR_REG/n13100 (net)                        245        0.306               0.000      6.762 r
  TMR_REG/U217/Y (BUFX0P8BA10TL)                                   0.583     0.349      7.110 r
  TMR_REG/n13054 (net)                         87        0.109               0.000      7.110 r
  TMR_REG/U2021/Y (AO22X0P5MA10TL)                                 0.044     0.079      7.189 r
  TMR_REG/n11157 (net)                          1        0.001               0.000      7.189 r
  TMR_REG/N1_3__N2_1507__TR_q_reg/D (DFFQX0P5MA10TL)               0.044     0.000      7.189 r
  data arrival time                                                                     7.189

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_3__N2_1507__TR_q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.019     24.981
  data required time                                                                   24.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.981
  data arrival time                                                                    -7.189
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          17.792


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_3__N2_1300__TR_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                    2        0.003               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.003               0.000      5.000 r
  TMR_REG/U55/Y (AND2X1P4MA10TL)                                   0.617     0.337      5.337 r
  TMR_REG/n12955 (net)                        170        0.213               0.000      5.337 r
  TMR_REG/U2/Y (BUFX2P5MA10TL)                                     0.623     0.365      5.702 r
  TMR_REG/n12954 (net)                        305        0.380               0.000      5.702 r
  TMR_REG/U178/Y (BUFX0P8BA10TL)                                   0.650     0.386      6.089 r
  TMR_REG/n12969 (net)                         97        0.122               0.000      6.089 r
  TMR_REG/U48/Y (BUFX1P7MA10TL)                                    0.626     0.369      6.458 r
  TMR_REG/n12906 (net)                        206        0.258               0.000      6.458 r
  TMR_REG/U3/Y (BUFX2P5MA10TL)                                     0.505     0.304      6.762 r
  TMR_REG/n13100 (net)                        245        0.306               0.000      6.762 r
  TMR_REG/U10357/Y (BUFX0P8BA10TL)                                 0.583     0.349      7.110 r
  TMR_REG/n13090 (net)                         87        0.109               0.000      7.110 r
  TMR_REG/U7419/Y (AO22X0P5MA10TL)                                 0.044     0.079      7.189 r
  TMR_REG/n10950 (net)                          1        0.001               0.000      7.189 r
  TMR_REG/N1_3__N2_1300__TR_q_reg/D (DFFQX0P5MA10TL)               0.044     0.000      7.189 r
  data arrival time                                                                     7.189

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_3__N2_1300__TR_q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.019     24.981
  data required time                                                                   24.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.981
  data arrival time                                                                    -7.189
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          17.792


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_2__N2_2997__TR_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                    2        0.003               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.003               0.000      5.000 r
  TMR_REG/U55/Y (AND2X1P4MA10TL)                                   0.617     0.337      5.337 r
  TMR_REG/n12955 (net)                        170        0.213               0.000      5.337 r
  TMR_REG/U2/Y (BUFX2P5MA10TL)                                     0.623     0.365      5.702 r
  TMR_REG/n12954 (net)                        305        0.380               0.000      5.702 r
  TMR_REG/U178/Y (BUFX0P8BA10TL)                                   0.650     0.386      6.089 r
  TMR_REG/n12969 (net)                         97        0.122               0.000      6.089 r
  TMR_REG/U48/Y (BUFX1P7MA10TL)                                    0.626     0.369      6.458 r
  TMR_REG/n12906 (net)                        206        0.258               0.000      6.458 r
  TMR_REG/U3/Y (BUFX2P5MA10TL)                                     0.505     0.304      6.762 r
  TMR_REG/n13100 (net)                        245        0.306               0.000      6.762 r
  TMR_REG/U10357/Y (BUFX0P8BA10TL)                                 0.583     0.349      7.110 r
  TMR_REG/n13090 (net)                         87        0.109               0.000      7.110 r
  TMR_REG/U6499/Y (AO22X0P5MA10TL)                                 0.044     0.079      7.189 r
  TMR_REG/n9431 (net)                           1        0.001               0.000      7.189 r
  TMR_REG/N1_2__N2_2997__TR_q_reg/D (DFFQX0P5MA10TL)               0.044     0.000      7.189 r
  data arrival time                                                                     7.189

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_2__N2_2997__TR_q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.019     24.981
  data required time                                                                   24.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.981
  data arrival time                                                                    -7.189
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          17.792


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_2__N2_2857__TR_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                    2        0.003               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.003               0.000      5.000 r
  TMR_REG/U55/Y (AND2X1P4MA10TL)                                   0.617     0.337      5.337 r
  TMR_REG/n12955 (net)                        170        0.213               0.000      5.337 r
  TMR_REG/U2/Y (BUFX2P5MA10TL)                                     0.623     0.365      5.702 r
  TMR_REG/n12954 (net)                        305        0.380               0.000      5.702 r
  TMR_REG/U178/Y (BUFX0P8BA10TL)                                   0.650     0.386      6.089 r
  TMR_REG/n12969 (net)                         97        0.122               0.000      6.089 r
  TMR_REG/U48/Y (BUFX1P7MA10TL)                                    0.626     0.369      6.458 r
  TMR_REG/n12906 (net)                        206        0.258               0.000      6.458 r
  TMR_REG/U3/Y (BUFX2P5MA10TL)                                     0.505     0.304      6.762 r
  TMR_REG/n13100 (net)                        245        0.306               0.000      6.762 r
  TMR_REG/U10281/Y (BUFX0P8BA10TL)                                 0.583     0.349      7.110 r
  TMR_REG/n13089 (net)                         87        0.109               0.000      7.110 r
  TMR_REG/U6416/Y (AO22X0P5MA10TL)                                 0.044     0.079      7.189 r
  TMR_REG/n9291 (net)                           1        0.001               0.000      7.189 r
  TMR_REG/N1_2__N2_2857__TR_q_reg/D (DFFQX0P5MA10TL)               0.044     0.000      7.189 r
  data arrival time                                                                     7.189

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_2__N2_2857__TR_q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.019     24.981
  data required time                                                                   24.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.981
  data arrival time                                                                    -7.189
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          17.792


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_2__N2_2682__TR_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                    2        0.003               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.003               0.000      5.000 r
  TMR_REG/U55/Y (AND2X1P4MA10TL)                                   0.617     0.337      5.337 r
  TMR_REG/n12955 (net)                        170        0.213               0.000      5.337 r
  TMR_REG/U2/Y (BUFX2P5MA10TL)                                     0.623     0.365      5.702 r
  TMR_REG/n12954 (net)                        305        0.380               0.000      5.702 r
  TMR_REG/U178/Y (BUFX0P8BA10TL)                                   0.650     0.386      6.089 r
  TMR_REG/n12969 (net)                         97        0.122               0.000      6.089 r
  TMR_REG/U48/Y (BUFX1P7MA10TL)                                    0.626     0.369      6.458 r
  TMR_REG/n12906 (net)                        206        0.258               0.000      6.458 r
  TMR_REG/U3/Y (BUFX2P5MA10TL)                                     0.505     0.304      6.762 r
  TMR_REG/n13100 (net)                        245        0.306               0.000      6.762 r
  TMR_REG/U10281/Y (BUFX0P8BA10TL)                                 0.583     0.349      7.110 r
  TMR_REG/n13089 (net)                         87        0.109               0.000      7.110 r
  TMR_REG/U1863/Y (AO22X0P5MA10TL)                                 0.044     0.079      7.189 r
  TMR_REG/n9116 (net)                           1        0.001               0.000      7.189 r
  TMR_REG/N1_2__N2_2682__TR_q_reg/D (DFFQX0P5MA10TL)               0.044     0.000      7.189 r
  data arrival time                                                                     7.189

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_2__N2_2682__TR_q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.019     24.981
  data required time                                                                   24.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.981
  data arrival time                                                                    -7.189
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          17.792


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_2__N2_2142__TR_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                    2        0.003               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.003               0.000      5.000 r
  TMR_REG/U55/Y (AND2X1P4MA10TL)                                   0.617     0.337      5.337 r
  TMR_REG/n12955 (net)                        170        0.213               0.000      5.337 r
  TMR_REG/U2/Y (BUFX2P5MA10TL)                                     0.623     0.365      5.702 r
  TMR_REG/n12954 (net)                        305        0.380               0.000      5.702 r
  TMR_REG/U178/Y (BUFX0P8BA10TL)                                   0.650     0.386      6.089 r
  TMR_REG/n12969 (net)                         97        0.122               0.000      6.089 r
  TMR_REG/U48/Y (BUFX1P7MA10TL)                                    0.626     0.369      6.458 r
  TMR_REG/n12906 (net)                        206        0.258               0.000      6.458 r
  TMR_REG/U3/Y (BUFX2P5MA10TL)                                     0.505     0.304      6.762 r
  TMR_REG/n13100 (net)                        245        0.306               0.000      6.762 r
  TMR_REG/U217/Y (BUFX0P8BA10TL)                                   0.583     0.349      7.110 r
  TMR_REG/n13054 (net)                         87        0.109               0.000      7.110 r
  TMR_REG/U12017/Y (AO22X0P5MA10TL)                                0.044     0.079      7.189 r
  TMR_REG/n8576 (net)                           1        0.001               0.000      7.189 r
  TMR_REG/N1_2__N2_2142__TR_q_reg/D (DFFQX0P5MA10TL)               0.044     0.000      7.189 r
  data arrival time                                                                     7.189

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_2__N2_2142__TR_q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.019     24.981
  data required time                                                                   24.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.981
  data arrival time                                                                    -7.189
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          17.792


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_2__N2_2012__TR_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                    2        0.003               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.003               0.000      5.000 r
  TMR_REG/U55/Y (AND2X1P4MA10TL)                                   0.617     0.337      5.337 r
  TMR_REG/n12955 (net)                        170        0.213               0.000      5.337 r
  TMR_REG/U2/Y (BUFX2P5MA10TL)                                     0.623     0.365      5.702 r
  TMR_REG/n12954 (net)                        305        0.380               0.000      5.702 r
  TMR_REG/U178/Y (BUFX0P8BA10TL)                                   0.650     0.386      6.089 r
  TMR_REG/n12969 (net)                         97        0.122               0.000      6.089 r
  TMR_REG/U48/Y (BUFX1P7MA10TL)                                    0.626     0.369      6.458 r
  TMR_REG/n12906 (net)                        206        0.258               0.000      6.458 r
  TMR_REG/U3/Y (BUFX2P5MA10TL)                                     0.505     0.304      6.762 r
  TMR_REG/n13100 (net)                        245        0.306               0.000      6.762 r
  TMR_REG/U217/Y (BUFX0P8BA10TL)                                   0.583     0.349      7.110 r
  TMR_REG/n13054 (net)                         87        0.109               0.000      7.110 r
  TMR_REG/U3859/Y (AO22X0P5MA10TL)                                 0.044     0.079      7.189 r
  TMR_REG/n8446 (net)                           1        0.001               0.000      7.189 r
  TMR_REG/N1_2__N2_2012__TR_q_reg/D (DFFQX0P5MA10TL)               0.044     0.000      7.189 r
  data arrival time                                                                     7.189

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_2__N2_2012__TR_q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.019     24.981
  data required time                                                                   24.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.981
  data arrival time                                                                    -7.189
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          17.792


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_2__N2_1887__TR_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                    2        0.003               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.003               0.000      5.000 r
  TMR_REG/U55/Y (AND2X1P4MA10TL)                                   0.617     0.337      5.337 r
  TMR_REG/n12955 (net)                        170        0.213               0.000      5.337 r
  TMR_REG/U2/Y (BUFX2P5MA10TL)                                     0.623     0.365      5.702 r
  TMR_REG/n12954 (net)                        305        0.380               0.000      5.702 r
  TMR_REG/U178/Y (BUFX0P8BA10TL)                                   0.650     0.386      6.089 r
  TMR_REG/n12969 (net)                         97        0.122               0.000      6.089 r
  TMR_REG/U48/Y (BUFX1P7MA10TL)                                    0.626     0.369      6.458 r
  TMR_REG/n12906 (net)                        206        0.258               0.000      6.458 r
  TMR_REG/U3/Y (BUFX2P5MA10TL)                                     0.505     0.304      6.762 r
  TMR_REG/n13100 (net)                        245        0.306               0.000      6.762 r
  TMR_REG/U10281/Y (BUFX0P8BA10TL)                                 0.583     0.349      7.110 r
  TMR_REG/n13089 (net)                         87        0.109               0.000      7.110 r
  TMR_REG/U6550/Y (AO22X0P5MA10TL)                                 0.044     0.079      7.189 r
  TMR_REG/n8321 (net)                           1        0.001               0.000      7.189 r
  TMR_REG/N1_2__N2_1887__TR_q_reg/D (DFFQX0P5MA10TL)               0.044     0.000      7.189 r
  data arrival time                                                                     7.189

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_2__N2_1887__TR_q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.019     24.981
  data required time                                                                   24.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.981
  data arrival time                                                                    -7.189
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          17.792


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_2__N2_1863__TR_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                    2        0.003               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.003               0.000      5.000 r
  TMR_REG/U55/Y (AND2X1P4MA10TL)                                   0.617     0.337      5.337 r
  TMR_REG/n12955 (net)                        170        0.213               0.000      5.337 r
  TMR_REG/U2/Y (BUFX2P5MA10TL)                                     0.623     0.365      5.702 r
  TMR_REG/n12954 (net)                        305        0.380               0.000      5.702 r
  TMR_REG/U178/Y (BUFX0P8BA10TL)                                   0.650     0.386      6.089 r
  TMR_REG/n12969 (net)                         97        0.122               0.000      6.089 r
  TMR_REG/U48/Y (BUFX1P7MA10TL)                                    0.626     0.369      6.458 r
  TMR_REG/n12906 (net)                        206        0.258               0.000      6.458 r
  TMR_REG/U3/Y (BUFX2P5MA10TL)                                     0.505     0.304      6.762 r
  TMR_REG/n13100 (net)                        245        0.306               0.000      6.762 r
  TMR_REG/U10357/Y (BUFX0P8BA10TL)                                 0.583     0.349      7.110 r
  TMR_REG/n13090 (net)                         87        0.109               0.000      7.110 r
  TMR_REG/U1316/Y (AO22X0P5MA10TL)                                 0.044     0.079      7.189 r
  TMR_REG/n8297 (net)                           1        0.001               0.000      7.189 r
  TMR_REG/N1_2__N2_1863__TR_q_reg/D (DFFQX0P5MA10TL)               0.044     0.000      7.189 r
  data arrival time                                                                     7.189

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_2__N2_1863__TR_q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.019     24.981
  data required time                                                                   24.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.981
  data arrival time                                                                    -7.189
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          17.792


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_2__N2_1173__TR_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                    2        0.003               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.003               0.000      5.000 r
  TMR_REG/U55/Y (AND2X1P4MA10TL)                                   0.617     0.337      5.337 r
  TMR_REG/n12955 (net)                        170        0.213               0.000      5.337 r
  TMR_REG/U2/Y (BUFX2P5MA10TL)                                     0.623     0.365      5.702 r
  TMR_REG/n12954 (net)                        305        0.380               0.000      5.702 r
  TMR_REG/U178/Y (BUFX0P8BA10TL)                                   0.650     0.386      6.089 r
  TMR_REG/n12969 (net)                         97        0.122               0.000      6.089 r
  TMR_REG/U48/Y (BUFX1P7MA10TL)                                    0.626     0.369      6.458 r
  TMR_REG/n12906 (net)                        206        0.258               0.000      6.458 r
  TMR_REG/U3/Y (BUFX2P5MA10TL)                                     0.505     0.304      6.762 r
  TMR_REG/n13100 (net)                        245        0.306               0.000      6.762 r
  TMR_REG/U217/Y (BUFX0P8BA10TL)                                   0.583     0.349      7.110 r
  TMR_REG/n13054 (net)                         87        0.109               0.000      7.110 r
  TMR_REG/U12447/Y (AO22X0P5MA10TL)                                0.044     0.079      7.189 r
  TMR_REG/n7607 (net)                           1        0.001               0.000      7.189 r
  TMR_REG/N1_2__N2_1173__TR_q_reg/D (DFFQX0P5MA10TL)               0.044     0.000      7.189 r
  data arrival time                                                                     7.189

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_2__N2_1173__TR_q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.019     24.981
  data required time                                                                   24.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.981
  data arrival time                                                                    -7.189
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          17.792


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_2__N2_809__TR_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                    2        0.003               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.003               0.000      5.000 r
  TMR_REG/U55/Y (AND2X1P4MA10TL)                                   0.617     0.337      5.337 r
  TMR_REG/n12955 (net)                        170        0.213               0.000      5.337 r
  TMR_REG/U2/Y (BUFX2P5MA10TL)                                     0.623     0.365      5.702 r
  TMR_REG/n12954 (net)                        305        0.380               0.000      5.702 r
  TMR_REG/U178/Y (BUFX0P8BA10TL)                                   0.650     0.386      6.089 r
  TMR_REG/n12969 (net)                         97        0.122               0.000      6.089 r
  TMR_REG/U48/Y (BUFX1P7MA10TL)                                    0.626     0.369      6.458 r
  TMR_REG/n12906 (net)                        206        0.258               0.000      6.458 r
  TMR_REG/U3/Y (BUFX2P5MA10TL)                                     0.505     0.304      6.762 r
  TMR_REG/n13100 (net)                        245        0.306               0.000      6.762 r
  TMR_REG/U10281/Y (BUFX0P8BA10TL)                                 0.583     0.349      7.110 r
  TMR_REG/n13089 (net)                         87        0.109               0.000      7.110 r
  TMR_REG/U10877/Y (AO22X0P5MA10TL)                                0.044     0.079      7.189 r
  TMR_REG/n7243 (net)                           1        0.001               0.000      7.189 r
  TMR_REG/N1_2__N2_809__TR_q_reg/D (DFFQX0P5MA10TL)                0.044     0.000      7.189 r
  data arrival time                                                                     7.189

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_2__N2_809__TR_q_reg/CK (DFFQX0P5MA10TL)                         0.000     25.000 r
  library setup time                                                        -0.019     24.981
  data required time                                                                   24.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.981
  data arrival time                                                                    -7.189
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          17.792


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_2__N2_752__TR_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                    2        0.003               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.003               0.000      5.000 r
  TMR_REG/U55/Y (AND2X1P4MA10TL)                                   0.617     0.337      5.337 r
  TMR_REG/n12955 (net)                        170        0.213               0.000      5.337 r
  TMR_REG/U2/Y (BUFX2P5MA10TL)                                     0.623     0.365      5.702 r
  TMR_REG/n12954 (net)                        305        0.380               0.000      5.702 r
  TMR_REG/U178/Y (BUFX0P8BA10TL)                                   0.650     0.386      6.089 r
  TMR_REG/n12969 (net)                         97        0.122               0.000      6.089 r
  TMR_REG/U48/Y (BUFX1P7MA10TL)                                    0.626     0.369      6.458 r
  TMR_REG/n12906 (net)                        206        0.258               0.000      6.458 r
  TMR_REG/U3/Y (BUFX2P5MA10TL)                                     0.505     0.304      6.762 r
  TMR_REG/n13100 (net)                        245        0.306               0.000      6.762 r
  TMR_REG/U10357/Y (BUFX0P8BA10TL)                                 0.583     0.349      7.110 r
  TMR_REG/n13090 (net)                         87        0.109               0.000      7.110 r
  TMR_REG/U12250/Y (AO22X0P5MA10TL)                                0.044     0.079      7.189 r
  TMR_REG/n7186 (net)                           1        0.001               0.000      7.189 r
  TMR_REG/N1_2__N2_752__TR_q_reg/D (DFFQX0P5MA10TL)                0.044     0.000      7.189 r
  data arrival time                                                                     7.189

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_2__N2_752__TR_q_reg/CK (DFFQX0P5MA10TL)                         0.000     25.000 r
  library setup time                                                        -0.019     24.981
  data required time                                                                   24.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.981
  data arrival time                                                                    -7.189
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          17.792


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_2__N2_641__TR_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                    2        0.003               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.003               0.000      5.000 r
  TMR_REG/U55/Y (AND2X1P4MA10TL)                                   0.617     0.337      5.337 r
  TMR_REG/n12955 (net)                        170        0.213               0.000      5.337 r
  TMR_REG/U2/Y (BUFX2P5MA10TL)                                     0.623     0.365      5.702 r
  TMR_REG/n12954 (net)                        305        0.380               0.000      5.702 r
  TMR_REG/U178/Y (BUFX0P8BA10TL)                                   0.650     0.386      6.089 r
  TMR_REG/n12969 (net)                         97        0.122               0.000      6.089 r
  TMR_REG/U48/Y (BUFX1P7MA10TL)                                    0.626     0.369      6.458 r
  TMR_REG/n12906 (net)                        206        0.258               0.000      6.458 r
  TMR_REG/U3/Y (BUFX2P5MA10TL)                                     0.505     0.304      6.762 r
  TMR_REG/n13100 (net)                        245        0.306               0.000      6.762 r
  TMR_REG/U10357/Y (BUFX0P8BA10TL)                                 0.583     0.349      7.110 r
  TMR_REG/n13090 (net)                         87        0.109               0.000      7.110 r
  TMR_REG/U11652/Y (AO22X0P5MA10TL)                                0.044     0.079      7.189 r
  TMR_REG/n7075 (net)                           1        0.001               0.000      7.189 r
  TMR_REG/N1_2__N2_641__TR_q_reg/D (DFFQX0P5MA10TL)                0.044     0.000      7.189 r
  data arrival time                                                                     7.189

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_2__N2_641__TR_q_reg/CK (DFFQX0P5MA10TL)                         0.000     25.000 r
  library setup time                                                        -0.019     24.981
  data required time                                                                   24.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.981
  data arrival time                                                                    -7.189
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          17.792


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_2__N2_632__TR_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                    2        0.003               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.003               0.000      5.000 r
  TMR_REG/U55/Y (AND2X1P4MA10TL)                                   0.617     0.337      5.337 r
  TMR_REG/n12955 (net)                        170        0.213               0.000      5.337 r
  TMR_REG/U2/Y (BUFX2P5MA10TL)                                     0.623     0.365      5.702 r
  TMR_REG/n12954 (net)                        305        0.380               0.000      5.702 r
  TMR_REG/U178/Y (BUFX0P8BA10TL)                                   0.650     0.386      6.089 r
  TMR_REG/n12969 (net)                         97        0.122               0.000      6.089 r
  TMR_REG/U48/Y (BUFX1P7MA10TL)                                    0.626     0.369      6.458 r
  TMR_REG/n12906 (net)                        206        0.258               0.000      6.458 r
  TMR_REG/U3/Y (BUFX2P5MA10TL)                                     0.505     0.304      6.762 r
  TMR_REG/n13100 (net)                        245        0.306               0.000      6.762 r
  TMR_REG/U10357/Y (BUFX0P8BA10TL)                                 0.583     0.349      7.110 r
  TMR_REG/n13090 (net)                         87        0.109               0.000      7.110 r
  TMR_REG/U11643/Y (AO22X0P5MA10TL)                                0.044     0.079      7.189 r
  TMR_REG/n7066 (net)                           1        0.001               0.000      7.189 r
  TMR_REG/N1_2__N2_632__TR_q_reg/D (DFFQX0P5MA10TL)                0.044     0.000      7.189 r
  data arrival time                                                                     7.189

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_2__N2_632__TR_q_reg/CK (DFFQX0P5MA10TL)                         0.000     25.000 r
  library setup time                                                        -0.019     24.981
  data required time                                                                   24.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.981
  data arrival time                                                                    -7.189
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          17.792


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_2__N2_629__TR_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                    2        0.003               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.003               0.000      5.000 r
  TMR_REG/U55/Y (AND2X1P4MA10TL)                                   0.617     0.337      5.337 r
  TMR_REG/n12955 (net)                        170        0.213               0.000      5.337 r
  TMR_REG/U2/Y (BUFX2P5MA10TL)                                     0.623     0.365      5.702 r
  TMR_REG/n12954 (net)                        305        0.380               0.000      5.702 r
  TMR_REG/U178/Y (BUFX0P8BA10TL)                                   0.650     0.386      6.089 r
  TMR_REG/n12969 (net)                         97        0.122               0.000      6.089 r
  TMR_REG/U48/Y (BUFX1P7MA10TL)                                    0.626     0.369      6.458 r
  TMR_REG/n12906 (net)                        206        0.258               0.000      6.458 r
  TMR_REG/U3/Y (BUFX2P5MA10TL)                                     0.505     0.304      6.762 r
  TMR_REG/n13100 (net)                        245        0.306               0.000      6.762 r
  TMR_REG/U10281/Y (BUFX0P8BA10TL)                                 0.583     0.349      7.110 r
  TMR_REG/n13089 (net)                         87        0.109               0.000      7.110 r
  TMR_REG/U11659/Y (AO22X0P5MA10TL)                                0.044     0.079      7.189 r
  TMR_REG/n7063 (net)                           1        0.001               0.000      7.189 r
  TMR_REG/N1_2__N2_629__TR_q_reg/D (DFFQX0P5MA10TL)                0.044     0.000      7.189 r
  data arrival time                                                                     7.189

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_2__N2_629__TR_q_reg/CK (DFFQX0P5MA10TL)                         0.000     25.000 r
  library setup time                                                        -0.019     24.981
  data required time                                                                   24.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.981
  data arrival time                                                                    -7.189
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          17.792


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_2__N2_508__TR_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                    2        0.003               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.003               0.000      5.000 r
  TMR_REG/U55/Y (AND2X1P4MA10TL)                                   0.617     0.337      5.337 r
  TMR_REG/n12955 (net)                        170        0.213               0.000      5.337 r
  TMR_REG/U2/Y (BUFX2P5MA10TL)                                     0.623     0.365      5.702 r
  TMR_REG/n12954 (net)                        305        0.380               0.000      5.702 r
  TMR_REG/U178/Y (BUFX0P8BA10TL)                                   0.650     0.386      6.089 r
  TMR_REG/n12969 (net)                         97        0.122               0.000      6.089 r
  TMR_REG/U48/Y (BUFX1P7MA10TL)                                    0.626     0.369      6.458 r
  TMR_REG/n12906 (net)                        206        0.258               0.000      6.458 r
  TMR_REG/U3/Y (BUFX2P5MA10TL)                                     0.505     0.304      6.762 r
  TMR_REG/n13100 (net)                        245        0.306               0.000      6.762 r
  TMR_REG/U10357/Y (BUFX0P8BA10TL)                                 0.583     0.349      7.110 r
  TMR_REG/n13090 (net)                         87        0.109               0.000      7.110 r
  TMR_REG/U11678/Y (AO22X0P5MA10TL)                                0.044     0.079      7.189 r
  TMR_REG/n6942 (net)                           1        0.001               0.000      7.189 r
  TMR_REG/N1_2__N2_508__TR_q_reg/D (DFFQX0P5MA10TL)                0.044     0.000      7.189 r
  data arrival time                                                                     7.189

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_2__N2_508__TR_q_reg/CK (DFFQX0P5MA10TL)                         0.000     25.000 r
  library setup time                                                        -0.019     24.981
  data required time                                                                   24.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.981
  data arrival time                                                                    -7.189
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          17.792


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_2__N2_493__TR_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                    2        0.003               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.003               0.000      5.000 r
  TMR_REG/U55/Y (AND2X1P4MA10TL)                                   0.617     0.337      5.337 r
  TMR_REG/n12955 (net)                        170        0.213               0.000      5.337 r
  TMR_REG/U2/Y (BUFX2P5MA10TL)                                     0.623     0.365      5.702 r
  TMR_REG/n12954 (net)                        305        0.380               0.000      5.702 r
  TMR_REG/U178/Y (BUFX0P8BA10TL)                                   0.650     0.386      6.089 r
  TMR_REG/n12969 (net)                         97        0.122               0.000      6.089 r
  TMR_REG/U48/Y (BUFX1P7MA10TL)                                    0.626     0.369      6.458 r
  TMR_REG/n12906 (net)                        206        0.258               0.000      6.458 r
  TMR_REG/U3/Y (BUFX2P5MA10TL)                                     0.505     0.304      6.762 r
  TMR_REG/n13100 (net)                        245        0.306               0.000      6.762 r
  TMR_REG/U10281/Y (BUFX0P8BA10TL)                                 0.583     0.349      7.110 r
  TMR_REG/n13089 (net)                         87        0.109               0.000      7.110 r
  TMR_REG/U11433/Y (AO22X0P5MA10TL)                                0.044     0.079      7.189 r
  TMR_REG/n6927 (net)                           1        0.001               0.000      7.189 r
  TMR_REG/N1_2__N2_493__TR_q_reg/D (DFFQX0P5MA10TL)                0.044     0.000      7.189 r
  data arrival time                                                                     7.189

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_2__N2_493__TR_q_reg/CK (DFFQX0P5MA10TL)                         0.000     25.000 r
  library setup time                                                        -0.019     24.981
  data required time                                                                   24.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.981
  data arrival time                                                                    -7.189
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          17.792


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_2__N2_492__TR_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                    2        0.003               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.003               0.000      5.000 r
  TMR_REG/U55/Y (AND2X1P4MA10TL)                                   0.617     0.337      5.337 r
  TMR_REG/n12955 (net)                        170        0.213               0.000      5.337 r
  TMR_REG/U2/Y (BUFX2P5MA10TL)                                     0.623     0.365      5.702 r
  TMR_REG/n12954 (net)                        305        0.380               0.000      5.702 r
  TMR_REG/U178/Y (BUFX0P8BA10TL)                                   0.650     0.386      6.089 r
  TMR_REG/n12969 (net)                         97        0.122               0.000      6.089 r
  TMR_REG/U48/Y (BUFX1P7MA10TL)                                    0.626     0.369      6.458 r
  TMR_REG/n12906 (net)                        206        0.258               0.000      6.458 r
  TMR_REG/U3/Y (BUFX2P5MA10TL)                                     0.505     0.304      6.762 r
  TMR_REG/n13100 (net)                        245        0.306               0.000      6.762 r
  TMR_REG/U10357/Y (BUFX0P8BA10TL)                                 0.583     0.349      7.110 r
  TMR_REG/n13090 (net)                         87        0.109               0.000      7.110 r
  TMR_REG/U11432/Y (AO22X0P5MA10TL)                                0.044     0.079      7.189 r
  TMR_REG/n6926 (net)                           1        0.001               0.000      7.189 r
  TMR_REG/N1_2__N2_492__TR_q_reg/D (DFFQX0P5MA10TL)                0.044     0.000      7.189 r
  data arrival time                                                                     7.189

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_2__N2_492__TR_q_reg/CK (DFFQX0P5MA10TL)                         0.000     25.000 r
  library setup time                                                        -0.019     24.981
  data required time                                                                   24.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.981
  data arrival time                                                                    -7.189
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          17.792


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_2__N2_490__TR_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                    2        0.003               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.003               0.000      5.000 r
  TMR_REG/U55/Y (AND2X1P4MA10TL)                                   0.617     0.337      5.337 r
  TMR_REG/n12955 (net)                        170        0.213               0.000      5.337 r
  TMR_REG/U2/Y (BUFX2P5MA10TL)                                     0.623     0.365      5.702 r
  TMR_REG/n12954 (net)                        305        0.380               0.000      5.702 r
  TMR_REG/U178/Y (BUFX0P8BA10TL)                                   0.650     0.386      6.089 r
  TMR_REG/n12969 (net)                         97        0.122               0.000      6.089 r
  TMR_REG/U48/Y (BUFX1P7MA10TL)                                    0.626     0.369      6.458 r
  TMR_REG/n12906 (net)                        206        0.258               0.000      6.458 r
  TMR_REG/U3/Y (BUFX2P5MA10TL)                                     0.505     0.304      6.762 r
  TMR_REG/n13100 (net)                        245        0.306               0.000      6.762 r
  TMR_REG/U10357/Y (BUFX0P8BA10TL)                                 0.583     0.349      7.110 r
  TMR_REG/n13090 (net)                         87        0.109               0.000      7.110 r
  TMR_REG/U11430/Y (AO22X0P5MA10TL)                                0.044     0.079      7.189 r
  TMR_REG/n6924 (net)                           1        0.001               0.000      7.189 r
  TMR_REG/N1_2__N2_490__TR_q_reg/D (DFFQX0P5MA10TL)                0.044     0.000      7.189 r
  data arrival time                                                                     7.189

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_2__N2_490__TR_q_reg/CK (DFFQX0P5MA10TL)                         0.000     25.000 r
  library setup time                                                        -0.019     24.981
  data required time                                                                   24.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.981
  data arrival time                                                                    -7.189
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          17.792


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_2__N2_416__TR_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                    2        0.003               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.003               0.000      5.000 r
  TMR_REG/U55/Y (AND2X1P4MA10TL)                                   0.617     0.337      5.337 r
  TMR_REG/n12955 (net)                        170        0.213               0.000      5.337 r
  TMR_REG/U2/Y (BUFX2P5MA10TL)                                     0.623     0.365      5.702 r
  TMR_REG/n12954 (net)                        305        0.380               0.000      5.702 r
  TMR_REG/U178/Y (BUFX0P8BA10TL)                                   0.650     0.386      6.089 r
  TMR_REG/n12969 (net)                         97        0.122               0.000      6.089 r
  TMR_REG/U48/Y (BUFX1P7MA10TL)                                    0.626     0.369      6.458 r
  TMR_REG/n12906 (net)                        206        0.258               0.000      6.458 r
  TMR_REG/U3/Y (BUFX2P5MA10TL)                                     0.505     0.304      6.762 r
  TMR_REG/n13100 (net)                        245        0.306               0.000      6.762 r
  TMR_REG/U10281/Y (BUFX0P8BA10TL)                                 0.583     0.349      7.110 r
  TMR_REG/n13089 (net)                         87        0.109               0.000      7.110 r
  TMR_REG/U11362/Y (AO22X0P5MA10TL)                                0.044     0.079      7.189 r
  TMR_REG/n6850 (net)                           1        0.001               0.000      7.189 r
  TMR_REG/N1_2__N2_416__TR_q_reg/D (DFFQX0P5MA10TL)                0.044     0.000      7.189 r
  data arrival time                                                                     7.189

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_2__N2_416__TR_q_reg/CK (DFFQX0P5MA10TL)                         0.000     25.000 r
  library setup time                                                        -0.019     24.981
  data required time                                                                   24.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.981
  data arrival time                                                                    -7.189
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          17.792


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_2__N2_216__TR_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                    2        0.003               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.003               0.000      5.000 r
  TMR_REG/U55/Y (AND2X1P4MA10TL)                                   0.617     0.337      5.337 r
  TMR_REG/n12955 (net)                        170        0.213               0.000      5.337 r
  TMR_REG/U2/Y (BUFX2P5MA10TL)                                     0.623     0.365      5.702 r
  TMR_REG/n12954 (net)                        305        0.380               0.000      5.702 r
  TMR_REG/U178/Y (BUFX0P8BA10TL)                                   0.650     0.386      6.089 r
  TMR_REG/n12969 (net)                         97        0.122               0.000      6.089 r
  TMR_REG/U48/Y (BUFX1P7MA10TL)                                    0.626     0.369      6.458 r
  TMR_REG/n12906 (net)                        206        0.258               0.000      6.458 r
  TMR_REG/U3/Y (BUFX2P5MA10TL)                                     0.505     0.304      6.762 r
  TMR_REG/n13100 (net)                        245        0.306               0.000      6.762 r
  TMR_REG/U10357/Y (BUFX0P8BA10TL)                                 0.583     0.349      7.110 r
  TMR_REG/n13090 (net)                         87        0.109               0.000      7.110 r
  TMR_REG/U12369/Y (AO22X0P5MA10TL)                                0.044     0.079      7.189 r
  TMR_REG/n6650 (net)                           1        0.001               0.000      7.189 r
  TMR_REG/N1_2__N2_216__TR_q_reg/D (DFFQX0P5MA10TL)                0.044     0.000      7.189 r
  data arrival time                                                                     7.189

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_2__N2_216__TR_q_reg/CK (DFFQX0P5MA10TL)                         0.000     25.000 r
  library setup time                                                        -0.019     24.981
  data required time                                                                   24.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.981
  data arrival time                                                                    -7.189
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          17.792


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_2__N2_198__TR_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                    2        0.003               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.003               0.000      5.000 r
  TMR_REG/U55/Y (AND2X1P4MA10TL)                                   0.617     0.337      5.337 r
  TMR_REG/n12955 (net)                        170        0.213               0.000      5.337 r
  TMR_REG/U2/Y (BUFX2P5MA10TL)                                     0.623     0.365      5.702 r
  TMR_REG/n12954 (net)                        305        0.380               0.000      5.702 r
  TMR_REG/U178/Y (BUFX0P8BA10TL)                                   0.650     0.386      6.089 r
  TMR_REG/n12969 (net)                         97        0.122               0.000      6.089 r
  TMR_REG/U48/Y (BUFX1P7MA10TL)                                    0.626     0.369      6.458 r
  TMR_REG/n12906 (net)                        206        0.258               0.000      6.458 r
  TMR_REG/U3/Y (BUFX2P5MA10TL)                                     0.505     0.304      6.762 r
  TMR_REG/n13100 (net)                        245        0.306               0.000      6.762 r
  TMR_REG/U10357/Y (BUFX0P8BA10TL)                                 0.583     0.349      7.110 r
  TMR_REG/n13090 (net)                         87        0.109               0.000      7.110 r
  TMR_REG/U466/Y (AO22X0P5MA10TL)                                  0.044     0.079      7.189 r
  TMR_REG/n6632 (net)                           1        0.001               0.000      7.189 r
  TMR_REG/N1_2__N2_198__TR_q_reg/D (DFFQX0P5MA10TL)                0.044     0.000      7.189 r
  data arrival time                                                                     7.189

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_2__N2_198__TR_q_reg/CK (DFFQX0P5MA10TL)                         0.000     25.000 r
  library setup time                                                        -0.019     24.981
  data required time                                                                   24.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.981
  data arrival time                                                                    -7.189
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          17.792


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_1__N2_2604__TR_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                    2        0.003               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.003               0.000      5.000 r
  TMR_REG/U55/Y (AND2X1P4MA10TL)                                   0.617     0.337      5.337 r
  TMR_REG/n12955 (net)                        170        0.213               0.000      5.337 r
  TMR_REG/U2/Y (BUFX2P5MA10TL)                                     0.623     0.365      5.702 r
  TMR_REG/n12954 (net)                        305        0.380               0.000      5.702 r
  TMR_REG/U178/Y (BUFX0P8BA10TL)                                   0.650     0.386      6.089 r
  TMR_REG/n12969 (net)                         97        0.122               0.000      6.089 r
  TMR_REG/U48/Y (BUFX1P7MA10TL)                                    0.626     0.369      6.458 r
  TMR_REG/n12906 (net)                        206        0.258               0.000      6.458 r
  TMR_REG/U3/Y (BUFX2P5MA10TL)                                     0.505     0.304      6.762 r
  TMR_REG/n13100 (net)                        245        0.306               0.000      6.762 r
  TMR_REG/U10281/Y (BUFX0P8BA10TL)                                 0.583     0.349      7.110 r
  TMR_REG/n13089 (net)                         87        0.109               0.000      7.110 r
  TMR_REG/U4195/Y (AO22X0P5MA10TL)                                 0.044     0.079      7.189 r
  TMR_REG/n5822 (net)                           1        0.001               0.000      7.189 r
  TMR_REG/N1_1__N2_2604__TR_q_reg/D (DFFQX0P5MA10TL)               0.044     0.000      7.189 r
  data arrival time                                                                     7.189

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_1__N2_2604__TR_q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.019     24.981
  data required time                                                                   24.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.981
  data arrival time                                                                    -7.189
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          17.792


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_1__N2_2395__TR_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                    2        0.003               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.003               0.000      5.000 r
  TMR_REG/U55/Y (AND2X1P4MA10TL)                                   0.617     0.337      5.337 r
  TMR_REG/n12955 (net)                        170        0.213               0.000      5.337 r
  TMR_REG/U2/Y (BUFX2P5MA10TL)                                     0.623     0.365      5.702 r
  TMR_REG/n12954 (net)                        305        0.380               0.000      5.702 r
  TMR_REG/U178/Y (BUFX0P8BA10TL)                                   0.650     0.386      6.089 r
  TMR_REG/n12969 (net)                         97        0.122               0.000      6.089 r
  TMR_REG/U48/Y (BUFX1P7MA10TL)                                    0.626     0.369      6.458 r
  TMR_REG/n12906 (net)                        206        0.258               0.000      6.458 r
  TMR_REG/U3/Y (BUFX2P5MA10TL)                                     0.505     0.304      6.762 r
  TMR_REG/n13100 (net)                        245        0.306               0.000      6.762 r
  TMR_REG/U10281/Y (BUFX0P8BA10TL)                                 0.583     0.349      7.110 r
  TMR_REG/n13089 (net)                         87        0.109               0.000      7.110 r
  TMR_REG/U4573/Y (AO22X0P5MA10TL)                                 0.044     0.079      7.189 r
  TMR_REG/n5613 (net)                           1        0.001               0.000      7.189 r
  TMR_REG/N1_1__N2_2395__TR_q_reg/D (DFFQX0P5MA10TL)               0.044     0.000      7.189 r
  data arrival time                                                                     7.189

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_1__N2_2395__TR_q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.019     24.981
  data required time                                                                   24.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.981
  data arrival time                                                                    -7.189
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          17.792


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_1__N2_2001__TR_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                    2        0.003               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.003               0.000      5.000 r
  TMR_REG/U55/Y (AND2X1P4MA10TL)                                   0.617     0.337      5.337 r
  TMR_REG/n12955 (net)                        170        0.213               0.000      5.337 r
  TMR_REG/U2/Y (BUFX2P5MA10TL)                                     0.623     0.365      5.702 r
  TMR_REG/n12954 (net)                        305        0.380               0.000      5.702 r
  TMR_REG/U178/Y (BUFX0P8BA10TL)                                   0.650     0.386      6.089 r
  TMR_REG/n12969 (net)                         97        0.122               0.000      6.089 r
  TMR_REG/U48/Y (BUFX1P7MA10TL)                                    0.626     0.369      6.458 r
  TMR_REG/n12906 (net)                        206        0.258               0.000      6.458 r
  TMR_REG/U3/Y (BUFX2P5MA10TL)                                     0.505     0.304      6.762 r
  TMR_REG/n13100 (net)                        245        0.306               0.000      6.762 r
  TMR_REG/U217/Y (BUFX0P8BA10TL)                                   0.583     0.349      7.110 r
  TMR_REG/n13054 (net)                         87        0.109               0.000      7.110 r
  TMR_REG/U2376/Y (AO22X0P5MA10TL)                                 0.044     0.079      7.189 r
  TMR_REG/n5219 (net)                           1        0.001               0.000      7.189 r
  TMR_REG/N1_1__N2_2001__TR_q_reg/D (DFFQX0P5MA10TL)               0.044     0.000      7.189 r
  data arrival time                                                                     7.189

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_1__N2_2001__TR_q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.019     24.981
  data required time                                                                   24.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.981
  data arrival time                                                                    -7.189
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          17.792


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_1__N2_1408__TR_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                    2        0.003               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.003               0.000      5.000 r
  TMR_REG/U55/Y (AND2X1P4MA10TL)                                   0.617     0.337      5.337 r
  TMR_REG/n12955 (net)                        170        0.213               0.000      5.337 r
  TMR_REG/U2/Y (BUFX2P5MA10TL)                                     0.623     0.365      5.702 r
  TMR_REG/n12954 (net)                        305        0.380               0.000      5.702 r
  TMR_REG/U178/Y (BUFX0P8BA10TL)                                   0.650     0.386      6.089 r
  TMR_REG/n12969 (net)                         97        0.122               0.000      6.089 r
  TMR_REG/U48/Y (BUFX1P7MA10TL)                                    0.626     0.369      6.458 r
  TMR_REG/n12906 (net)                        206        0.258               0.000      6.458 r
  TMR_REG/U3/Y (BUFX2P5MA10TL)                                     0.505     0.304      6.762 r
  TMR_REG/n13100 (net)                        245        0.306               0.000      6.762 r
  TMR_REG/U10281/Y (BUFX0P8BA10TL)                                 0.583     0.349      7.110 r
  TMR_REG/n13089 (net)                         87        0.109               0.000      7.110 r
  TMR_REG/U1438/Y (AO22X0P5MA10TL)                                 0.044     0.079      7.189 r
  TMR_REG/n4626 (net)                           1        0.001               0.000      7.189 r
  TMR_REG/N1_1__N2_1408__TR_q_reg/D (DFFQX0P5MA10TL)               0.044     0.000      7.189 r
  data arrival time                                                                     7.189

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_1__N2_1408__TR_q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.019     24.981
  data required time                                                                   24.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.981
  data arrival time                                                                    -7.189
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          17.792


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_1__N2_1004__TR_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                    2        0.003               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.003               0.000      5.000 r
  TMR_REG/U55/Y (AND2X1P4MA10TL)                                   0.617     0.337      5.337 r
  TMR_REG/n12955 (net)                        170        0.213               0.000      5.337 r
  TMR_REG/U2/Y (BUFX2P5MA10TL)                                     0.623     0.365      5.702 r
  TMR_REG/n12954 (net)                        305        0.380               0.000      5.702 r
  TMR_REG/U178/Y (BUFX0P8BA10TL)                                   0.650     0.386      6.089 r
  TMR_REG/n12969 (net)                         97        0.122               0.000      6.089 r
  TMR_REG/U48/Y (BUFX1P7MA10TL)                                    0.626     0.369      6.458 r
  TMR_REG/n12906 (net)                        206        0.258               0.000      6.458 r
  TMR_REG/U3/Y (BUFX2P5MA10TL)                                     0.505     0.304      6.762 r
  TMR_REG/n13100 (net)                        245        0.306               0.000      6.762 r
  TMR_REG/U10357/Y (BUFX0P8BA10TL)                                 0.583     0.349      7.110 r
  TMR_REG/n13090 (net)                         87        0.109               0.000      7.110 r
  TMR_REG/U4468/Y (AO22X0P5MA10TL)                                 0.044     0.079      7.189 r
  TMR_REG/n4222 (net)                           1        0.001               0.000      7.189 r
  TMR_REG/N1_1__N2_1004__TR_q_reg/D (DFFQX0P5MA10TL)               0.044     0.000      7.189 r
  data arrival time                                                                     7.189

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_1__N2_1004__TR_q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.019     24.981
  data required time                                                                   24.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.981
  data arrival time                                                                    -7.189
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          17.792


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_1__N2_922__TR_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                    2        0.003               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.003               0.000      5.000 r
  TMR_REG/U55/Y (AND2X1P4MA10TL)                                   0.617     0.337      5.337 r
  TMR_REG/n12955 (net)                        170        0.213               0.000      5.337 r
  TMR_REG/U2/Y (BUFX2P5MA10TL)                                     0.623     0.365      5.702 r
  TMR_REG/n12954 (net)                        305        0.380               0.000      5.702 r
  TMR_REG/U178/Y (BUFX0P8BA10TL)                                   0.650     0.386      6.089 r
  TMR_REG/n12969 (net)                         97        0.122               0.000      6.089 r
  TMR_REG/U48/Y (BUFX1P7MA10TL)                                    0.626     0.369      6.458 r
  TMR_REG/n12906 (net)                        206        0.258               0.000      6.458 r
  TMR_REG/U3/Y (BUFX2P5MA10TL)                                     0.505     0.304      6.762 r
  TMR_REG/n13100 (net)                        245        0.306               0.000      6.762 r
  TMR_REG/U217/Y (BUFX0P8BA10TL)                                   0.583     0.349      7.110 r
  TMR_REG/n13054 (net)                         87        0.109               0.000      7.110 r
  TMR_REG/U231/Y (AO22X0P5MA10TL)                                  0.044     0.079      7.189 r
  TMR_REG/n4140 (net)                           1        0.001               0.000      7.189 r
  TMR_REG/N1_1__N2_922__TR_q_reg/D (DFFQX0P5MA10TL)                0.044     0.000      7.189 r
  data arrival time                                                                     7.189

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_1__N2_922__TR_q_reg/CK (DFFQX0P5MA10TL)                         0.000     25.000 r
  library setup time                                                        -0.019     24.981
  data required time                                                                   24.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.981
  data arrival time                                                                    -7.189
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          17.792


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_1__N2_873__TR_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                    2        0.003               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.003               0.000      5.000 r
  TMR_REG/U55/Y (AND2X1P4MA10TL)                                   0.617     0.337      5.337 r
  TMR_REG/n12955 (net)                        170        0.213               0.000      5.337 r
  TMR_REG/U2/Y (BUFX2P5MA10TL)                                     0.623     0.365      5.702 r
  TMR_REG/n12954 (net)                        305        0.380               0.000      5.702 r
  TMR_REG/U178/Y (BUFX0P8BA10TL)                                   0.650     0.386      6.089 r
  TMR_REG/n12969 (net)                         97        0.122               0.000      6.089 r
  TMR_REG/U48/Y (BUFX1P7MA10TL)                                    0.626     0.369      6.458 r
  TMR_REG/n12906 (net)                        206        0.258               0.000      6.458 r
  TMR_REG/U3/Y (BUFX2P5MA10TL)                                     0.505     0.304      6.762 r
  TMR_REG/n13100 (net)                        245        0.306               0.000      6.762 r
  TMR_REG/U10357/Y (BUFX0P8BA10TL)                                 0.583     0.349      7.110 r
  TMR_REG/n13090 (net)                         87        0.109               0.000      7.110 r
  TMR_REG/U6813/Y (AO22X0P5MA10TL)                                 0.044     0.079      7.189 r
  TMR_REG/n4091 (net)                           1        0.001               0.000      7.189 r
  TMR_REG/N1_1__N2_873__TR_q_reg/D (DFFQX0P5MA10TL)                0.044     0.000      7.189 r
  data arrival time                                                                     7.189

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_1__N2_873__TR_q_reg/CK (DFFQX0P5MA10TL)                         0.000     25.000 r
  library setup time                                                        -0.019     24.981
  data required time                                                                   24.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.981
  data arrival time                                                                    -7.189
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          17.792


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_1__N2_289__TR_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                    2        0.003               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.003               0.000      5.000 r
  TMR_REG/U55/Y (AND2X1P4MA10TL)                                   0.617     0.337      5.337 r
  TMR_REG/n12955 (net)                        170        0.213               0.000      5.337 r
  TMR_REG/U2/Y (BUFX2P5MA10TL)                                     0.623     0.365      5.702 r
  TMR_REG/n12954 (net)                        305        0.380               0.000      5.702 r
  TMR_REG/U178/Y (BUFX0P8BA10TL)                                   0.650     0.386      6.089 r
  TMR_REG/n12969 (net)                         97        0.122               0.000      6.089 r
  TMR_REG/U48/Y (BUFX1P7MA10TL)                                    0.626     0.369      6.458 r
  TMR_REG/n12906 (net)                        206        0.258               0.000      6.458 r
  TMR_REG/U3/Y (BUFX2P5MA10TL)                                     0.505     0.304      6.762 r
  TMR_REG/n13100 (net)                        245        0.306               0.000      6.762 r
  TMR_REG/U217/Y (BUFX0P8BA10TL)                                   0.583     0.349      7.110 r
  TMR_REG/n13054 (net)                         87        0.109               0.000      7.110 r
  TMR_REG/U236/Y (AO22X0P5MA10TL)                                  0.044     0.079      7.189 r
  TMR_REG/n3507 (net)                           1        0.001               0.000      7.189 r
  TMR_REG/N1_1__N2_289__TR_q_reg/D (DFFQX0P5MA10TL)                0.044     0.000      7.189 r
  data arrival time                                                                     7.189

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_1__N2_289__TR_q_reg/CK (DFFQX0P5MA10TL)                         0.000     25.000 r
  library setup time                                                        -0.019     24.981
  data required time                                                                   24.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.981
  data arrival time                                                                    -7.189
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          17.792


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_3196__TR_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                    2        0.003               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.003               0.000      5.000 r
  TMR_REG/U55/Y (AND2X1P4MA10TL)                                   0.617     0.337      5.337 r
  TMR_REG/n12955 (net)                        170        0.213               0.000      5.337 r
  TMR_REG/U2/Y (BUFX2P5MA10TL)                                     0.623     0.365      5.702 r
  TMR_REG/n12954 (net)                        305        0.380               0.000      5.702 r
  TMR_REG/U178/Y (BUFX0P8BA10TL)                                   0.650     0.386      6.089 r
  TMR_REG/n12969 (net)                         97        0.122               0.000      6.089 r
  TMR_REG/U48/Y (BUFX1P7MA10TL)                                    0.626     0.369      6.458 r
  TMR_REG/n12906 (net)                        206        0.258               0.000      6.458 r
  TMR_REG/U3/Y (BUFX2P5MA10TL)                                     0.505     0.304      6.762 r
  TMR_REG/n13100 (net)                        245        0.306               0.000      6.762 r
  TMR_REG/U10281/Y (BUFX0P8BA10TL)                                 0.583     0.349      7.110 r
  TMR_REG/n13089 (net)                         87        0.109               0.000      7.110 r
  TMR_REG/U6290/Y (AO22X0P5MA10TL)                                 0.044     0.079      7.189 r
  TMR_REG/n3198 (net)                           1        0.001               0.000      7.189 r
  TMR_REG/N1_0__N2_3196__TR_q_reg/D (DFFQX0P5MA10TL)               0.044     0.000      7.189 r
  data arrival time                                                                     7.189

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_3196__TR_q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.019     24.981
  data required time                                                                   24.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.981
  data arrival time                                                                    -7.189
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          17.792


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_2632__TR_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                    2        0.003               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.003               0.000      5.000 r
  TMR_REG/U55/Y (AND2X1P4MA10TL)                                   0.617     0.337      5.337 r
  TMR_REG/n12955 (net)                        170        0.213               0.000      5.337 r
  TMR_REG/U2/Y (BUFX2P5MA10TL)                                     0.623     0.365      5.702 r
  TMR_REG/n12954 (net)                        305        0.380               0.000      5.702 r
  TMR_REG/U178/Y (BUFX0P8BA10TL)                                   0.650     0.386      6.089 r
  TMR_REG/n12969 (net)                         97        0.122               0.000      6.089 r
  TMR_REG/U48/Y (BUFX1P7MA10TL)                                    0.626     0.369      6.458 r
  TMR_REG/n12906 (net)                        206        0.258               0.000      6.458 r
  TMR_REG/U3/Y (BUFX2P5MA10TL)                                     0.505     0.304      6.762 r
  TMR_REG/n13100 (net)                        245        0.306               0.000      6.762 r
  TMR_REG/U10281/Y (BUFX0P8BA10TL)                                 0.583     0.349      7.110 r
  TMR_REG/n13089 (net)                         87        0.109               0.000      7.110 r
  TMR_REG/U1735/Y (AO22X0P5MA10TL)                                 0.044     0.079      7.189 r
  TMR_REG/n2634 (net)                           1        0.001               0.000      7.189 r
  TMR_REG/N1_0__N2_2632__TR_q_reg/D (DFFQX0P5MA10TL)               0.044     0.000      7.189 r
  data arrival time                                                                     7.189

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_2632__TR_q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.019     24.981
  data required time                                                                   24.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.981
  data arrival time                                                                    -7.189
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          17.792


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_1477__TR_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                    2        0.003               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.003               0.000      5.000 r
  TMR_REG/U55/Y (AND2X1P4MA10TL)                                   0.617     0.337      5.337 r
  TMR_REG/n12955 (net)                        170        0.213               0.000      5.337 r
  TMR_REG/U2/Y (BUFX2P5MA10TL)                                     0.623     0.365      5.702 r
  TMR_REG/n12954 (net)                        305        0.380               0.000      5.702 r
  TMR_REG/U178/Y (BUFX0P8BA10TL)                                   0.650     0.386      6.089 r
  TMR_REG/n12969 (net)                         97        0.122               0.000      6.089 r
  TMR_REG/U48/Y (BUFX1P7MA10TL)                                    0.626     0.369      6.458 r
  TMR_REG/n12906 (net)                        206        0.258               0.000      6.458 r
  TMR_REG/U3/Y (BUFX2P5MA10TL)                                     0.505     0.304      6.762 r
  TMR_REG/n13100 (net)                        245        0.306               0.000      6.762 r
  TMR_REG/U217/Y (BUFX0P8BA10TL)                                   0.583     0.349      7.110 r
  TMR_REG/n13054 (net)                         87        0.109               0.000      7.110 r
  TMR_REG/U3089/Y (AO22X0P5MA10TL)                                 0.044     0.079      7.189 r
  TMR_REG/n1479 (net)                           1        0.001               0.000      7.189 r
  TMR_REG/N1_0__N2_1477__TR_q_reg/D (DFFQX0P5MA10TL)               0.044     0.000      7.189 r
  data arrival time                                                                     7.189

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_1477__TR_q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.019     24.981
  data required time                                                                   24.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.981
  data arrival time                                                                    -7.189
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          17.792


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_1408__TR_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                    2        0.003               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.003               0.000      5.000 r
  TMR_REG/U55/Y (AND2X1P4MA10TL)                                   0.617     0.337      5.337 r
  TMR_REG/n12955 (net)                        170        0.213               0.000      5.337 r
  TMR_REG/U2/Y (BUFX2P5MA10TL)                                     0.623     0.365      5.702 r
  TMR_REG/n12954 (net)                        305        0.380               0.000      5.702 r
  TMR_REG/U178/Y (BUFX0P8BA10TL)                                   0.650     0.386      6.089 r
  TMR_REG/n12969 (net)                         97        0.122               0.000      6.089 r
  TMR_REG/U48/Y (BUFX1P7MA10TL)                                    0.626     0.369      6.458 r
  TMR_REG/n12906 (net)                        206        0.258               0.000      6.458 r
  TMR_REG/U3/Y (BUFX2P5MA10TL)                                     0.505     0.304      6.762 r
  TMR_REG/n13100 (net)                        245        0.306               0.000      6.762 r
  TMR_REG/U10281/Y (BUFX0P8BA10TL)                                 0.583     0.349      7.110 r
  TMR_REG/n13089 (net)                         87        0.109               0.000      7.110 r
  TMR_REG/U3106/Y (AO22X0P5MA10TL)                                 0.044     0.079      7.189 r
  TMR_REG/n1410 (net)                           1        0.001               0.000      7.189 r
  TMR_REG/N1_0__N2_1408__TR_q_reg/D (DFFQX0P5MA10TL)               0.044     0.000      7.189 r
  data arrival time                                                                     7.189

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_1408__TR_q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.019     24.981
  data required time                                                                   24.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.981
  data arrival time                                                                    -7.189
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          17.792


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_1388__TR_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                    2        0.003               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.003               0.000      5.000 r
  TMR_REG/U55/Y (AND2X1P4MA10TL)                                   0.617     0.337      5.337 r
  TMR_REG/n12955 (net)                        170        0.213               0.000      5.337 r
  TMR_REG/U2/Y (BUFX2P5MA10TL)                                     0.623     0.365      5.702 r
  TMR_REG/n12954 (net)                        305        0.380               0.000      5.702 r
  TMR_REG/U178/Y (BUFX0P8BA10TL)                                   0.650     0.386      6.089 r
  TMR_REG/n12969 (net)                         97        0.122               0.000      6.089 r
  TMR_REG/U48/Y (BUFX1P7MA10TL)                                    0.626     0.369      6.458 r
  TMR_REG/n12906 (net)                        206        0.258               0.000      6.458 r
  TMR_REG/U3/Y (BUFX2P5MA10TL)                                     0.505     0.304      6.762 r
  TMR_REG/n13100 (net)                        245        0.306               0.000      6.762 r
  TMR_REG/U217/Y (BUFX0P8BA10TL)                                   0.583     0.349      7.110 r
  TMR_REG/n13054 (net)                         87        0.109               0.000      7.110 r
  TMR_REG/U4909/Y (AO22X0P5MA10TL)                                 0.044     0.079      7.189 r
  TMR_REG/n1390 (net)                           1        0.001               0.000      7.189 r
  TMR_REG/N1_0__N2_1388__TR_q_reg/D (DFFQX0P5MA10TL)               0.044     0.000      7.189 r
  data arrival time                                                                     7.189

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_1388__TR_q_reg/CK (DFFQX0P5MA10TL)                        0.000     25.000 r
  library setup time                                                        -0.019     24.981
  data required time                                                                   24.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.981
  data arrival time                                                                    -7.189
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          17.792


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_839__TR_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                    2        0.003               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.003               0.000      5.000 r
  TMR_REG/U55/Y (AND2X1P4MA10TL)                                   0.617     0.337      5.337 r
  TMR_REG/n12955 (net)                        170        0.213               0.000      5.337 r
  TMR_REG/U2/Y (BUFX2P5MA10TL)                                     0.623     0.365      5.702 r
  TMR_REG/n12954 (net)                        305        0.380               0.000      5.702 r
  TMR_REG/U178/Y (BUFX0P8BA10TL)                                   0.650     0.386      6.089 r
  TMR_REG/n12969 (net)                         97        0.122               0.000      6.089 r
  TMR_REG/U48/Y (BUFX1P7MA10TL)                                    0.626     0.369      6.458 r
  TMR_REG/n12906 (net)                        206        0.258               0.000      6.458 r
  TMR_REG/U3/Y (BUFX2P5MA10TL)                                     0.505     0.304      6.762 r
  TMR_REG/n13100 (net)                        245        0.306               0.000      6.762 r
  TMR_REG/U217/Y (BUFX0P8BA10TL)                                   0.583     0.349      7.110 r
  TMR_REG/n13054 (net)                         87        0.109               0.000      7.110 r
  TMR_REG/U5486/Y (AO22X0P5MA10TL)                                 0.044     0.079      7.189 r
  TMR_REG/n841 (net)                            1        0.001               0.000      7.189 r
  TMR_REG/N1_0__N2_839__TR_q_reg/D (DFFQX0P5MA10TL)                0.044     0.000      7.189 r
  data arrival time                                                                     7.189

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_839__TR_q_reg/CK (DFFQX0P5MA10TL)                         0.000     25.000 r
  library setup time                                                        -0.019     24.981
  data required time                                                                   24.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.981
  data arrival time                                                                    -7.189
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          17.792


  Startpoint: copy (input port clocked by clk)
  Endpoint: TMR_REG/N1_0__N2_146__TR_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       5.000      5.000 r
  copy (in)                                                        0.000     0.000      5.000 r
  copy (net)                                    2        0.003               0.000      5.000 r
  TMR_REG/en (register_W12864)                                               0.000      5.000 r
  TMR_REG/en (net)                                       0.003               0.000      5.000 r
  TMR_REG/U55/Y (AND2X1P4MA10TL)                                   0.617     0.337      5.337 r
  TMR_REG/n12955 (net)                        170        0.213               0.000      5.337 r
  TMR_REG/U2/Y (BUFX2P5MA10TL)                                     0.623     0.365      5.702 r
  TMR_REG/n12954 (net)                        305        0.380               0.000      5.702 r
  TMR_REG/U178/Y (BUFX0P8BA10TL)                                   0.650     0.386      6.089 r
  TMR_REG/n12969 (net)                         97        0.122               0.000      6.089 r
  TMR_REG/U48/Y (BUFX1P7MA10TL)                                    0.626     0.369      6.458 r
  TMR_REG/n12906 (net)                        206        0.258               0.000      6.458 r
  TMR_REG/U3/Y (BUFX2P5MA10TL)                                     0.505     0.304      6.762 r
  TMR_REG/n13100 (net)                        245        0.306               0.000      6.762 r
  TMR_REG/U217/Y (BUFX0P8BA10TL)                                   0.583     0.349      7.110 r
  TMR_REG/n13054 (net)                         87        0.109               0.000      7.110 r
  TMR_REG/U2614/Y (AO22X0P5MA10TL)                                 0.044     0.079      7.189 r
  TMR_REG/n148 (net)                            1        0.001               0.000      7.189 r
  TMR_REG/N1_0__N2_146__TR_q_reg/D (DFFQX0P5MA10TL)                0.044     0.000      7.189 r
  data arrival time                                                                     7.189

  clock clk (rise edge)                                                     25.000     25.000
  clock network delay (ideal)                                                0.000     25.000
  TMR_REG/N1_0__N2_146__TR_q_reg/CK (DFFQX0P5MA10TL)                         0.000     25.000 r
  library setup time                                                        -0.019     24.981
  data required time                                                                   24.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                   24.981
  data arrival time                                                                    -7.189
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          17.792


1
