synthesis:  version Diamond (64-bit) 3.11.2.446

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.
Mon Feb 15 11:42:42 2021


Command Line:  C:\lscc\diamond\3.11_x64\ispfpga\bin\nt64\synthesis.exe -f line_uv_bram.synproj -sdc G:/cypress_prj/hdmi_Industrial_4k/ddr_ip/line_uv_bram/line_uv_bram.ldc -gui 

Synthesis options:
The -a option is ecp5u.
The -s option is 8.
The -t option is CABGA381.
The -d option is LFE5U-45F.
Using package CABGA381.
Using performance grade 8.
                                                          

##########################################################

### Lattice Family : ECP5U

### Device  : LFE5U-45F

### Package : CABGA381

### Speed   : 8

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Balanced
Top-level module name = line_uv_bram.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Use IO Insertion = FALSE
Use IO Reg = FALSE (implied)
WARNING - synthesis: Cannot pack registers into I/Os because use_io_insertion is FALSE.
WARNING - synthesis: Ignoring user setting of use_io_reg. Value is set to FALSE.
Use IO Reg = FALSE
Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p G:/cypress_prj/hdmi_Industrial_4k/ddr_ip/line_uv_bram (searchpath added)
Verilog design file = C:/lscc/diamond/3.11_x64/cae_library/synthesis/verilog/ecp5u.v
Verilog design file = C:/lscc/diamond/3.11_x64/cae_library/synthesis/verilog/pmi_def.v
Verilog design file = G:/cypress_prj/hdmi_Industrial_4k/ddr_ip/line_uv_bram/line_uv_bram.v
NGO file = G:/cypress_prj/hdmi_Industrial_4k/ddr_ip/line_uv_bram/line_uv_bram.ngo
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
-sdc option: SDC file input is G:/cypress_prj/hdmi_Industrial_4k/ddr_ip/line_uv_bram/line_uv_bram.ldc.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file c:/lscc/diamond/3.11_x64/cae_library/synthesis/verilog/ecp5u.v. VERI-1482
Analyzing Verilog file c:/lscc/diamond/3.11_x64/cae_library/synthesis/verilog/pmi_def.v. VERI-1482
Analyzing Verilog file g:/cypress_prj/hdmi_industrial_4k/ddr_ip/line_uv_bram/line_uv_bram.v. VERI-1482
Analyzing Verilog file C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v. VERI-1482
Top module name (Verilog): line_uv_bram
INFO - synthesis: g:/cypress_prj/hdmi_industrial_4k/ddr_ip/line_uv_bram/line_uv_bram.v(8): compiling module line_uv_bram. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(866): compiling module DP16KD(DATA_WIDTH_A=9,DATA_WIDTH_B=9,RESETMODE="ASYNC",CSDECODE_B="0b111"). VERI-1018
INFO - synthesis: C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(757): compiling module VHI. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(761): compiling module VLO. VERI-1018
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/sa5p00/data/sa5plib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'sa5p45.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.43.
WARNING - synthesis: There are no design constraints in the file G:/cypress_prj/hdmi_Industrial_4k/ddr_ip/line_uv_bram/line_uv_bram.ldc
Top-level module name = line_uv_bram.
WARNING - synthesis: There are no design constraints in the file G:/cypress_prj/hdmi_Industrial_4k/ddr_ip/line_uv_bram/line_uv_bram.ldc
This ldc file was generated by Clarity Designer!

WARNING - synthesis: g:/cypress_prj/hdmi_industrial_4k/ddr_ip/line_uv_bram/line_uv_bram.v(121): Removing unused instance _6. VDB-5034
WARNING - synthesis: g:/cypress_prj/hdmi_industrial_4k/ddr_ip/line_uv_bram/line_uv_bram.v(230): Removing unused instance . VDB-5034



######## GSR will not be inferred in an NGO flow, unless force_gsr=yes.
WARNING - synthesis: There are no design constraints in the file line_uv_bram_for_lpf.sdc
Writing LPF file G:/cypress_prj/hdmi_Industrial_4k/ddr_ip/line_uv_bram/line_uv_bram.lpf.
Results of NGD DRC are available in line_uv_bram_drc.log.
WARNING - synthesis: DRC checking was skipped because the -ngo option was used.
Writing NGD file G:/cypress_prj/hdmi_Industrial_4k/ddr_ip/line_uv_bram/line_uv_bram.ngo.

################### Begin Area Report (line_uv_bram)######################
Number of register bits => 0 of 44457 (0 % )
DP16KD => 2
GSR => 1
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 0
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : Q[15], loads : 0
  Net : Q[14], loads : 0
  Net : Q[13], loads : 0
  Net : Q[12], loads : 0
  Net : Q[11], loads : 0
  Net : Q[10], loads : 0
  Net : Q[9], loads : 0
  Net : Q[8], loads : 0
  Net : Q[7], loads : 0
  Net : Q[6], loads : 0
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk500 [get_nets Clock]                 |            -|            -|     0  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 83.191  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.359  secs
--------------------------------------------------------------
