.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* ADC_DEC */
.set ADC_DEC__COHER, CYREG_DEC_COHER
.set ADC_DEC__CR, CYREG_DEC_CR
.set ADC_DEC__DR1, CYREG_DEC_DR1
.set ADC_DEC__DR2, CYREG_DEC_DR2
.set ADC_DEC__DR2H, CYREG_DEC_DR2H
.set ADC_DEC__GCOR, CYREG_DEC_GCOR
.set ADC_DEC__GCORH, CYREG_DEC_GCORH
.set ADC_DEC__GVAL, CYREG_DEC_GVAL
.set ADC_DEC__OCOR, CYREG_DEC_OCOR
.set ADC_DEC__OCORH, CYREG_DEC_OCORH
.set ADC_DEC__OCORM, CYREG_DEC_OCORM
.set ADC_DEC__OUTSAMP, CYREG_DEC_OUTSAMP
.set ADC_DEC__OUTSAMPH, CYREG_DEC_OUTSAMPH
.set ADC_DEC__OUTSAMPM, CYREG_DEC_OUTSAMPM
.set ADC_DEC__OUTSAMPS, CYREG_DEC_OUTSAMPS
.set ADC_DEC__PM_ACT_CFG, CYREG_PM_ACT_CFG10
.set ADC_DEC__PM_ACT_MSK, 0x01
.set ADC_DEC__PM_STBY_CFG, CYREG_PM_STBY_CFG10
.set ADC_DEC__PM_STBY_MSK, 0x01
.set ADC_DEC__SHIFT1, CYREG_DEC_SHIFT1
.set ADC_DEC__SHIFT2, CYREG_DEC_SHIFT2
.set ADC_DEC__SR, CYREG_DEC_SR
.set ADC_DEC__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DEC_M1
.set ADC_DEC__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DEC_M2
.set ADC_DEC__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DEC_M3
.set ADC_DEC__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DEC_M4
.set ADC_DEC__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DEC_M5
.set ADC_DEC__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DEC_M6
.set ADC_DEC__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DEC_M7
.set ADC_DEC__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DEC_M8

/* ADC_DSM */
.set ADC_DSM__BUF0, CYREG_DSM0_BUF0
.set ADC_DSM__BUF1, CYREG_DSM0_BUF1
.set ADC_DSM__BUF2, CYREG_DSM0_BUF2
.set ADC_DSM__BUF3, CYREG_DSM0_BUF3
.set ADC_DSM__CLK, CYREG_DSM0_CLK
.set ADC_DSM__CR0, CYREG_DSM0_CR0
.set ADC_DSM__CR1, CYREG_DSM0_CR1
.set ADC_DSM__CR10, CYREG_DSM0_CR10
.set ADC_DSM__CR11, CYREG_DSM0_CR11
.set ADC_DSM__CR12, CYREG_DSM0_CR12
.set ADC_DSM__CR13, CYREG_DSM0_CR13
.set ADC_DSM__CR14, CYREG_DSM0_CR14
.set ADC_DSM__CR15, CYREG_DSM0_CR15
.set ADC_DSM__CR16, CYREG_DSM0_CR16
.set ADC_DSM__CR17, CYREG_DSM0_CR17
.set ADC_DSM__CR2, CYREG_DSM0_CR2
.set ADC_DSM__CR3, CYREG_DSM0_CR3
.set ADC_DSM__CR4, CYREG_DSM0_CR4
.set ADC_DSM__CR5, CYREG_DSM0_CR5
.set ADC_DSM__CR6, CYREG_DSM0_CR6
.set ADC_DSM__CR7, CYREG_DSM0_CR7
.set ADC_DSM__CR8, CYREG_DSM0_CR8
.set ADC_DSM__CR9, CYREG_DSM0_CR9
.set ADC_DSM__DEM0, CYREG_DSM0_DEM0
.set ADC_DSM__DEM1, CYREG_DSM0_DEM1
.set ADC_DSM__MISC, CYREG_DSM0_MISC
.set ADC_DSM__OUT0, CYREG_DSM0_OUT0
.set ADC_DSM__OUT1, CYREG_DSM0_OUT1
.set ADC_DSM__REF0, CYREG_DSM0_REF0
.set ADC_DSM__REF1, CYREG_DSM0_REF1
.set ADC_DSM__REF2, CYREG_DSM0_REF2
.set ADC_DSM__REF3, CYREG_DSM0_REF3
.set ADC_DSM__RSVD1, CYREG_DSM0_RSVD1
.set ADC_DSM__SW0, CYREG_DSM0_SW0
.set ADC_DSM__SW2, CYREG_DSM0_SW2
.set ADC_DSM__SW3, CYREG_DSM0_SW3
.set ADC_DSM__SW4, CYREG_DSM0_SW4
.set ADC_DSM__SW6, CYREG_DSM0_SW6
.set ADC_DSM__TR0, CYREG_NPUMP_DSM_TR0
.set ADC_DSM__TST0, CYREG_DSM0_TST0
.set ADC_DSM__TST1, CYREG_DSM0_TST1

/* ADC_Ext_CP_Clk */
.set ADC_Ext_CP_Clk__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set ADC_Ext_CP_Clk__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set ADC_Ext_CP_Clk__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set ADC_Ext_CP_Clk__CFG2_SRC_SEL_MASK, 0x07
.set ADC_Ext_CP_Clk__INDEX, 0x00
.set ADC_Ext_CP_Clk__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ADC_Ext_CP_Clk__PM_ACT_MSK, 0x01
.set ADC_Ext_CP_Clk__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ADC_Ext_CP_Clk__PM_STBY_MSK, 0x01

/* ADC_IRQ */
.set ADC_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_IRQ__INTC_MASK, 0x20000000
.set ADC_IRQ__INTC_NUMBER, 29
.set ADC_IRQ__INTC_PRIOR_NUM, 1
.set ADC_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_29
.set ADC_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ADC_theACLK */
.set ADC_theACLK__CFG0, CYREG_CLKDIST_ACFG0_CFG0
.set ADC_theACLK__CFG1, CYREG_CLKDIST_ACFG0_CFG1
.set ADC_theACLK__CFG2, CYREG_CLKDIST_ACFG0_CFG2
.set ADC_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_theACLK__CFG3, CYREG_CLKDIST_ACFG0_CFG3
.set ADC_theACLK__CFG3_PHASE_DLY_MASK, 0x0F
.set ADC_theACLK__INDEX, 0x00
.set ADC_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set ADC_theACLK__PM_ACT_MSK, 0x01
.set ADC_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set ADC_theACLK__PM_STBY_MSK, 0x01

/* RX_1 */
.set RX_1__0__INTTYPE, CYREG_PICU12_INTTYPE4
.set RX_1__0__MASK, 0x10
.set RX_1__0__PC, CYREG_PRT12_PC4
.set RX_1__0__PORT, 12
.set RX_1__0__SHIFT, 4
.set RX_1__AG, CYREG_PRT12_AG
.set RX_1__BIE, CYREG_PRT12_BIE
.set RX_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set RX_1__BYP, CYREG_PRT12_BYP
.set RX_1__DM0, CYREG_PRT12_DM0
.set RX_1__DM1, CYREG_PRT12_DM1
.set RX_1__DM2, CYREG_PRT12_DM2
.set RX_1__DR, CYREG_PRT12_DR
.set RX_1__INP_DIS, CYREG_PRT12_INP_DIS
.set RX_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set RX_1__MASK, 0x10
.set RX_1__PORT, 12
.set RX_1__PRT, CYREG_PRT12_PRT
.set RX_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set RX_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set RX_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set RX_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set RX_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set RX_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set RX_1__PS, CYREG_PRT12_PS
.set RX_1__SHIFT, 4
.set RX_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set RX_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set RX_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set RX_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set RX_1__SLW, CYREG_PRT12_SLW

/* TX_1 */
.set TX_1__0__INTTYPE, CYREG_PICU12_INTTYPE5
.set TX_1__0__MASK, 0x20
.set TX_1__0__PC, CYREG_PRT12_PC5
.set TX_1__0__PORT, 12
.set TX_1__0__SHIFT, 5
.set TX_1__AG, CYREG_PRT12_AG
.set TX_1__BIE, CYREG_PRT12_BIE
.set TX_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set TX_1__BYP, CYREG_PRT12_BYP
.set TX_1__DM0, CYREG_PRT12_DM0
.set TX_1__DM1, CYREG_PRT12_DM1
.set TX_1__DM2, CYREG_PRT12_DM2
.set TX_1__DR, CYREG_PRT12_DR
.set TX_1__INP_DIS, CYREG_PRT12_INP_DIS
.set TX_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set TX_1__MASK, 0x20
.set TX_1__PORT, 12
.set TX_1__PRT, CYREG_PRT12_PRT
.set TX_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set TX_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set TX_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set TX_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set TX_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set TX_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set TX_1__PS, CYREG_PRT12_PS
.set TX_1__SHIFT, 5
.set TX_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set TX_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set TX_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set TX_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set TX_1__SLW, CYREG_PRT12_SLW

/* UART_arb_int */
.set UART_arb_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set UART_arb_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set UART_arb_int__INTC_MASK, 0x400000
.set UART_arb_int__INTC_NUMBER, 22
.set UART_arb_int__INTC_PRIOR_NUM, 7
.set UART_arb_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_22
.set UART_arb_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set UART_arb_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* UART_bus_reset */
.set UART_bus_reset__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set UART_bus_reset__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set UART_bus_reset__INTC_MASK, 0x800000
.set UART_bus_reset__INTC_NUMBER, 23
.set UART_bus_reset__INTC_PRIOR_NUM, 7
.set UART_bus_reset__INTC_PRIOR_REG, CYREG_NVIC_PRI_23
.set UART_bus_reset__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set UART_bus_reset__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* UART_Dm */
.set UART_Dm__0__INTTYPE, CYREG_PICU15_INTTYPE7
.set UART_Dm__0__MASK, 0x80
.set UART_Dm__0__PC, CYREG_IO_PC_PRT15_7_6_PC1
.set UART_Dm__0__PORT, 15
.set UART_Dm__0__SHIFT, 7
.set UART_Dm__AG, CYREG_PRT15_AG
.set UART_Dm__AMUX, CYREG_PRT15_AMUX
.set UART_Dm__BIE, CYREG_PRT15_BIE
.set UART_Dm__BIT_MASK, CYREG_PRT15_BIT_MASK
.set UART_Dm__BYP, CYREG_PRT15_BYP
.set UART_Dm__CTL, CYREG_PRT15_CTL
.set UART_Dm__DM0, CYREG_PRT15_DM0
.set UART_Dm__DM1, CYREG_PRT15_DM1
.set UART_Dm__DM2, CYREG_PRT15_DM2
.set UART_Dm__DR, CYREG_PRT15_DR
.set UART_Dm__INP_DIS, CYREG_PRT15_INP_DIS
.set UART_Dm__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set UART_Dm__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set UART_Dm__LCD_EN, CYREG_PRT15_LCD_EN
.set UART_Dm__MASK, 0x80
.set UART_Dm__PORT, 15
.set UART_Dm__PRT, CYREG_PRT15_PRT
.set UART_Dm__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set UART_Dm__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set UART_Dm__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set UART_Dm__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set UART_Dm__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set UART_Dm__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set UART_Dm__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set UART_Dm__PS, CYREG_PRT15_PS
.set UART_Dm__SHIFT, 7
.set UART_Dm__SLW, CYREG_PRT15_SLW

/* UART_Dp */
.set UART_Dp__0__INTTYPE, CYREG_PICU15_INTTYPE6
.set UART_Dp__0__MASK, 0x40
.set UART_Dp__0__PC, CYREG_IO_PC_PRT15_7_6_PC0
.set UART_Dp__0__PORT, 15
.set UART_Dp__0__SHIFT, 6
.set UART_Dp__AG, CYREG_PRT15_AG
.set UART_Dp__AMUX, CYREG_PRT15_AMUX
.set UART_Dp__BIE, CYREG_PRT15_BIE
.set UART_Dp__BIT_MASK, CYREG_PRT15_BIT_MASK
.set UART_Dp__BYP, CYREG_PRT15_BYP
.set UART_Dp__CTL, CYREG_PRT15_CTL
.set UART_Dp__DM0, CYREG_PRT15_DM0
.set UART_Dp__DM1, CYREG_PRT15_DM1
.set UART_Dp__DM2, CYREG_PRT15_DM2
.set UART_Dp__DR, CYREG_PRT15_DR
.set UART_Dp__INP_DIS, CYREG_PRT15_INP_DIS
.set UART_Dp__INTSTAT, CYREG_PICU15_INTSTAT
.set UART_Dp__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set UART_Dp__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set UART_Dp__LCD_EN, CYREG_PRT15_LCD_EN
.set UART_Dp__MASK, 0x40
.set UART_Dp__PORT, 15
.set UART_Dp__PRT, CYREG_PRT15_PRT
.set UART_Dp__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set UART_Dp__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set UART_Dp__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set UART_Dp__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set UART_Dp__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set UART_Dp__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set UART_Dp__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set UART_Dp__PS, CYREG_PRT15_PS
.set UART_Dp__SHIFT, 6
.set UART_Dp__SLW, CYREG_PRT15_SLW
.set UART_Dp__SNAP, CYREG_PICU_15_SNAP_15

/* UART_dp_int */
.set UART_dp_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set UART_dp_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set UART_dp_int__INTC_MASK, 0x1000
.set UART_dp_int__INTC_NUMBER, 12
.set UART_dp_int__INTC_PRIOR_NUM, 7
.set UART_dp_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_12
.set UART_dp_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set UART_dp_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* UART_ep_0 */
.set UART_ep_0__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set UART_ep_0__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set UART_ep_0__INTC_MASK, 0x1000000
.set UART_ep_0__INTC_NUMBER, 24
.set UART_ep_0__INTC_PRIOR_NUM, 7
.set UART_ep_0__INTC_PRIOR_REG, CYREG_NVIC_PRI_24
.set UART_ep_0__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set UART_ep_0__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* UART_ep_1 */
.set UART_ep_1__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set UART_ep_1__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set UART_ep_1__INTC_MASK, 0x01
.set UART_ep_1__INTC_NUMBER, 0
.set UART_ep_1__INTC_PRIOR_NUM, 7
.set UART_ep_1__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set UART_ep_1__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set UART_ep_1__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* UART_ep_2 */
.set UART_ep_2__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set UART_ep_2__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set UART_ep_2__INTC_MASK, 0x02
.set UART_ep_2__INTC_NUMBER, 1
.set UART_ep_2__INTC_PRIOR_NUM, 7
.set UART_ep_2__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set UART_ep_2__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set UART_ep_2__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* UART_ep_3 */
.set UART_ep_3__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set UART_ep_3__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set UART_ep_3__INTC_MASK, 0x04
.set UART_ep_3__INTC_NUMBER, 2
.set UART_ep_3__INTC_PRIOR_NUM, 7
.set UART_ep_3__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set UART_ep_3__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set UART_ep_3__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* UART_sof_int */
.set UART_sof_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set UART_sof_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set UART_sof_int__INTC_MASK, 0x200000
.set UART_sof_int__INTC_NUMBER, 21
.set UART_sof_int__INTC_PRIOR_NUM, 7
.set UART_sof_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_21
.set UART_sof_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set UART_sof_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* UART_USB */
.set UART_USB__ARB_CFG, CYREG_USB_ARB_CFG
.set UART_USB__ARB_EP1_CFG, CYREG_USB_ARB_EP1_CFG
.set UART_USB__ARB_EP1_INT_EN, CYREG_USB_ARB_EP1_INT_EN
.set UART_USB__ARB_EP1_SR, CYREG_USB_ARB_EP1_SR
.set UART_USB__ARB_EP2_CFG, CYREG_USB_ARB_EP2_CFG
.set UART_USB__ARB_EP2_INT_EN, CYREG_USB_ARB_EP2_INT_EN
.set UART_USB__ARB_EP2_SR, CYREG_USB_ARB_EP2_SR
.set UART_USB__ARB_EP3_CFG, CYREG_USB_ARB_EP3_CFG
.set UART_USB__ARB_EP3_INT_EN, CYREG_USB_ARB_EP3_INT_EN
.set UART_USB__ARB_EP3_SR, CYREG_USB_ARB_EP3_SR
.set UART_USB__ARB_EP4_CFG, CYREG_USB_ARB_EP4_CFG
.set UART_USB__ARB_EP4_INT_EN, CYREG_USB_ARB_EP4_INT_EN
.set UART_USB__ARB_EP4_SR, CYREG_USB_ARB_EP4_SR
.set UART_USB__ARB_EP5_CFG, CYREG_USB_ARB_EP5_CFG
.set UART_USB__ARB_EP5_INT_EN, CYREG_USB_ARB_EP5_INT_EN
.set UART_USB__ARB_EP5_SR, CYREG_USB_ARB_EP5_SR
.set UART_USB__ARB_EP6_CFG, CYREG_USB_ARB_EP6_CFG
.set UART_USB__ARB_EP6_INT_EN, CYREG_USB_ARB_EP6_INT_EN
.set UART_USB__ARB_EP6_SR, CYREG_USB_ARB_EP6_SR
.set UART_USB__ARB_EP7_CFG, CYREG_USB_ARB_EP7_CFG
.set UART_USB__ARB_EP7_INT_EN, CYREG_USB_ARB_EP7_INT_EN
.set UART_USB__ARB_EP7_SR, CYREG_USB_ARB_EP7_SR
.set UART_USB__ARB_EP8_CFG, CYREG_USB_ARB_EP8_CFG
.set UART_USB__ARB_EP8_INT_EN, CYREG_USB_ARB_EP8_INT_EN
.set UART_USB__ARB_EP8_SR, CYREG_USB_ARB_EP8_SR
.set UART_USB__ARB_INT_EN, CYREG_USB_ARB_INT_EN
.set UART_USB__ARB_INT_SR, CYREG_USB_ARB_INT_SR
.set UART_USB__ARB_RW1_DR, CYREG_USB_ARB_RW1_DR
.set UART_USB__ARB_RW1_RA, CYREG_USB_ARB_RW1_RA
.set UART_USB__ARB_RW1_RA_MSB, CYREG_USB_ARB_RW1_RA_MSB
.set UART_USB__ARB_RW1_WA, CYREG_USB_ARB_RW1_WA
.set UART_USB__ARB_RW1_WA_MSB, CYREG_USB_ARB_RW1_WA_MSB
.set UART_USB__ARB_RW2_DR, CYREG_USB_ARB_RW2_DR
.set UART_USB__ARB_RW2_RA, CYREG_USB_ARB_RW2_RA
.set UART_USB__ARB_RW2_RA_MSB, CYREG_USB_ARB_RW2_RA_MSB
.set UART_USB__ARB_RW2_WA, CYREG_USB_ARB_RW2_WA
.set UART_USB__ARB_RW2_WA_MSB, CYREG_USB_ARB_RW2_WA_MSB
.set UART_USB__ARB_RW3_DR, CYREG_USB_ARB_RW3_DR
.set UART_USB__ARB_RW3_RA, CYREG_USB_ARB_RW3_RA
.set UART_USB__ARB_RW3_RA_MSB, CYREG_USB_ARB_RW3_RA_MSB
.set UART_USB__ARB_RW3_WA, CYREG_USB_ARB_RW3_WA
.set UART_USB__ARB_RW3_WA_MSB, CYREG_USB_ARB_RW3_WA_MSB
.set UART_USB__ARB_RW4_DR, CYREG_USB_ARB_RW4_DR
.set UART_USB__ARB_RW4_RA, CYREG_USB_ARB_RW4_RA
.set UART_USB__ARB_RW4_RA_MSB, CYREG_USB_ARB_RW4_RA_MSB
.set UART_USB__ARB_RW4_WA, CYREG_USB_ARB_RW4_WA
.set UART_USB__ARB_RW4_WA_MSB, CYREG_USB_ARB_RW4_WA_MSB
.set UART_USB__ARB_RW5_DR, CYREG_USB_ARB_RW5_DR
.set UART_USB__ARB_RW5_RA, CYREG_USB_ARB_RW5_RA
.set UART_USB__ARB_RW5_RA_MSB, CYREG_USB_ARB_RW5_RA_MSB
.set UART_USB__ARB_RW5_WA, CYREG_USB_ARB_RW5_WA
.set UART_USB__ARB_RW5_WA_MSB, CYREG_USB_ARB_RW5_WA_MSB
.set UART_USB__ARB_RW6_DR, CYREG_USB_ARB_RW6_DR
.set UART_USB__ARB_RW6_RA, CYREG_USB_ARB_RW6_RA
.set UART_USB__ARB_RW6_RA_MSB, CYREG_USB_ARB_RW6_RA_MSB
.set UART_USB__ARB_RW6_WA, CYREG_USB_ARB_RW6_WA
.set UART_USB__ARB_RW6_WA_MSB, CYREG_USB_ARB_RW6_WA_MSB
.set UART_USB__ARB_RW7_DR, CYREG_USB_ARB_RW7_DR
.set UART_USB__ARB_RW7_RA, CYREG_USB_ARB_RW7_RA
.set UART_USB__ARB_RW7_RA_MSB, CYREG_USB_ARB_RW7_RA_MSB
.set UART_USB__ARB_RW7_WA, CYREG_USB_ARB_RW7_WA
.set UART_USB__ARB_RW7_WA_MSB, CYREG_USB_ARB_RW7_WA_MSB
.set UART_USB__ARB_RW8_DR, CYREG_USB_ARB_RW8_DR
.set UART_USB__ARB_RW8_RA, CYREG_USB_ARB_RW8_RA
.set UART_USB__ARB_RW8_RA_MSB, CYREG_USB_ARB_RW8_RA_MSB
.set UART_USB__ARB_RW8_WA, CYREG_USB_ARB_RW8_WA
.set UART_USB__ARB_RW8_WA_MSB, CYREG_USB_ARB_RW8_WA_MSB
.set UART_USB__BUF_SIZE, CYREG_USB_BUF_SIZE
.set UART_USB__BUS_RST_CNT, CYREG_USB_BUS_RST_CNT
.set UART_USB__CR0, CYREG_USB_CR0
.set UART_USB__CR1, CYREG_USB_CR1
.set UART_USB__CWA, CYREG_USB_CWA
.set UART_USB__CWA_MSB, CYREG_USB_CWA_MSB
.set UART_USB__DMA_THRES, CYREG_USB_DMA_THRES
.set UART_USB__DMA_THRES_MSB, CYREG_USB_DMA_THRES_MSB
.set UART_USB__DYN_RECONFIG, CYREG_USB_DYN_RECONFIG
.set UART_USB__EP_ACTIVE, CYREG_USB_EP_ACTIVE
.set UART_USB__EP_TYPE, CYREG_USB_EP_TYPE
.set UART_USB__EP0_CNT, CYREG_USB_EP0_CNT
.set UART_USB__EP0_CR, CYREG_USB_EP0_CR
.set UART_USB__EP0_DR0, CYREG_USB_EP0_DR0
.set UART_USB__EP0_DR1, CYREG_USB_EP0_DR1
.set UART_USB__EP0_DR2, CYREG_USB_EP0_DR2
.set UART_USB__EP0_DR3, CYREG_USB_EP0_DR3
.set UART_USB__EP0_DR4, CYREG_USB_EP0_DR4
.set UART_USB__EP0_DR5, CYREG_USB_EP0_DR5
.set UART_USB__EP0_DR6, CYREG_USB_EP0_DR6
.set UART_USB__EP0_DR7, CYREG_USB_EP0_DR7
.set UART_USB__MEM_DATA, CYREG_USB_MEM_DATA_MBASE
.set UART_USB__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set UART_USB__PM_ACT_MSK, 0x01
.set UART_USB__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set UART_USB__PM_STBY_MSK, 0x01
.set UART_USB__SIE_EP_INT_EN, CYREG_USB_SIE_EP_INT_EN
.set UART_USB__SIE_EP_INT_SR, CYREG_USB_SIE_EP_INT_SR
.set UART_USB__SIE_EP1_CNT0, CYREG_USB_SIE_EP1_CNT0
.set UART_USB__SIE_EP1_CNT1, CYREG_USB_SIE_EP1_CNT1
.set UART_USB__SIE_EP1_CR0, CYREG_USB_SIE_EP1_CR0
.set UART_USB__SIE_EP2_CNT0, CYREG_USB_SIE_EP2_CNT0
.set UART_USB__SIE_EP2_CNT1, CYREG_USB_SIE_EP2_CNT1
.set UART_USB__SIE_EP2_CR0, CYREG_USB_SIE_EP2_CR0
.set UART_USB__SIE_EP3_CNT0, CYREG_USB_SIE_EP3_CNT0
.set UART_USB__SIE_EP3_CNT1, CYREG_USB_SIE_EP3_CNT1
.set UART_USB__SIE_EP3_CR0, CYREG_USB_SIE_EP3_CR0
.set UART_USB__SIE_EP4_CNT0, CYREG_USB_SIE_EP4_CNT0
.set UART_USB__SIE_EP4_CNT1, CYREG_USB_SIE_EP4_CNT1
.set UART_USB__SIE_EP4_CR0, CYREG_USB_SIE_EP4_CR0
.set UART_USB__SIE_EP5_CNT0, CYREG_USB_SIE_EP5_CNT0
.set UART_USB__SIE_EP5_CNT1, CYREG_USB_SIE_EP5_CNT1
.set UART_USB__SIE_EP5_CR0, CYREG_USB_SIE_EP5_CR0
.set UART_USB__SIE_EP6_CNT0, CYREG_USB_SIE_EP6_CNT0
.set UART_USB__SIE_EP6_CNT1, CYREG_USB_SIE_EP6_CNT1
.set UART_USB__SIE_EP6_CR0, CYREG_USB_SIE_EP6_CR0
.set UART_USB__SIE_EP7_CNT0, CYREG_USB_SIE_EP7_CNT0
.set UART_USB__SIE_EP7_CNT1, CYREG_USB_SIE_EP7_CNT1
.set UART_USB__SIE_EP7_CR0, CYREG_USB_SIE_EP7_CR0
.set UART_USB__SIE_EP8_CNT0, CYREG_USB_SIE_EP8_CNT0
.set UART_USB__SIE_EP8_CNT1, CYREG_USB_SIE_EP8_CNT1
.set UART_USB__SIE_EP8_CR0, CYREG_USB_SIE_EP8_CR0
.set UART_USB__SOF0, CYREG_USB_SOF0
.set UART_USB__SOF1, CYREG_USB_SOF1
.set UART_USB__USB_CLK_EN, CYREG_USB_USB_CLK_EN
.set UART_USB__USBIO_CR0, CYREG_USB_USBIO_CR0
.set UART_USB__USBIO_CR1, CYREG_USB_USBIO_CR1

/* CAN_1_CanIP */
.set CAN_1_CanIP__CSR_BUF_SR, CYREG_CAN0_CSR_BUF_SR
.set CAN_1_CanIP__CSR_CFG, CYREG_CAN0_CSR_CFG
.set CAN_1_CanIP__CSR_CMD, CYREG_CAN0_CSR_CMD
.set CAN_1_CanIP__CSR_ERR_SR, CYREG_CAN0_CSR_ERR_SR
.set CAN_1_CanIP__CSR_INT_EN, CYREG_CAN0_CSR_INT_EN
.set CAN_1_CanIP__CSR_INT_SR, CYREG_CAN0_CSR_INT_SR
.set CAN_1_CanIP__PM_ACT_CFG, CYREG_PM_ACT_CFG6
.set CAN_1_CanIP__PM_ACT_MSK, 0x01
.set CAN_1_CanIP__PM_STBY_CFG, CYREG_PM_STBY_CFG6
.set CAN_1_CanIP__PM_STBY_MSK, 0x01
.set CAN_1_CanIP__RX0_ACR, CYREG_CAN0_RX0_ACR
.set CAN_1_CanIP__RX0_ACRD, CYREG_CAN0_RX0_ACRD
.set CAN_1_CanIP__RX0_AMR, CYREG_CAN0_RX0_AMR
.set CAN_1_CanIP__RX0_AMRD, CYREG_CAN0_RX0_AMRD
.set CAN_1_CanIP__RX0_CMD, CYREG_CAN0_RX0_CMD
.set CAN_1_CanIP__RX0_DH, CYREG_CAN0_RX0_DH
.set CAN_1_CanIP__RX0_DL, CYREG_CAN0_RX0_DL
.set CAN_1_CanIP__RX0_ID, CYREG_CAN0_RX0_ID
.set CAN_1_CanIP__RX1_ACR, CYREG_CAN0_RX1_ACR
.set CAN_1_CanIP__RX1_ACRD, CYREG_CAN0_RX1_ACRD
.set CAN_1_CanIP__RX1_AMR, CYREG_CAN0_RX1_AMR
.set CAN_1_CanIP__RX1_AMRD, CYREG_CAN0_RX1_AMRD
.set CAN_1_CanIP__RX1_CMD, CYREG_CAN0_RX1_CMD
.set CAN_1_CanIP__RX1_DH, CYREG_CAN0_RX1_DH
.set CAN_1_CanIP__RX1_DL, CYREG_CAN0_RX1_DL
.set CAN_1_CanIP__RX1_ID, CYREG_CAN0_RX1_ID
.set CAN_1_CanIP__RX10_ACR, CYREG_CAN0_RX10_ACR
.set CAN_1_CanIP__RX10_ACRD, CYREG_CAN0_RX10_ACRD
.set CAN_1_CanIP__RX10_AMR, CYREG_CAN0_RX10_AMR
.set CAN_1_CanIP__RX10_AMRD, CYREG_CAN0_RX10_AMRD
.set CAN_1_CanIP__RX10_CMD, CYREG_CAN0_RX10_CMD
.set CAN_1_CanIP__RX10_DH, CYREG_CAN0_RX10_DH
.set CAN_1_CanIP__RX10_DL, CYREG_CAN0_RX10_DL
.set CAN_1_CanIP__RX10_ID, CYREG_CAN0_RX10_ID
.set CAN_1_CanIP__RX11_ACR, CYREG_CAN0_RX11_ACR
.set CAN_1_CanIP__RX11_ACRD, CYREG_CAN0_RX11_ACRD
.set CAN_1_CanIP__RX11_AMR, CYREG_CAN0_RX11_AMR
.set CAN_1_CanIP__RX11_AMRD, CYREG_CAN0_RX11_AMRD
.set CAN_1_CanIP__RX11_CMD, CYREG_CAN0_RX11_CMD
.set CAN_1_CanIP__RX11_DH, CYREG_CAN0_RX11_DH
.set CAN_1_CanIP__RX11_DL, CYREG_CAN0_RX11_DL
.set CAN_1_CanIP__RX11_ID, CYREG_CAN0_RX11_ID
.set CAN_1_CanIP__RX12_ACR, CYREG_CAN0_RX12_ACR
.set CAN_1_CanIP__RX12_ACRD, CYREG_CAN0_RX12_ACRD
.set CAN_1_CanIP__RX12_AMR, CYREG_CAN0_RX12_AMR
.set CAN_1_CanIP__RX12_AMRD, CYREG_CAN0_RX12_AMRD
.set CAN_1_CanIP__RX12_CMD, CYREG_CAN0_RX12_CMD
.set CAN_1_CanIP__RX12_DH, CYREG_CAN0_RX12_DH
.set CAN_1_CanIP__RX12_DL, CYREG_CAN0_RX12_DL
.set CAN_1_CanIP__RX12_ID, CYREG_CAN0_RX12_ID
.set CAN_1_CanIP__RX13_ACR, CYREG_CAN0_RX13_ACR
.set CAN_1_CanIP__RX13_ACRD, CYREG_CAN0_RX13_ACRD
.set CAN_1_CanIP__RX13_AMR, CYREG_CAN0_RX13_AMR
.set CAN_1_CanIP__RX13_AMRD, CYREG_CAN0_RX13_AMRD
.set CAN_1_CanIP__RX13_CMD, CYREG_CAN0_RX13_CMD
.set CAN_1_CanIP__RX13_DH, CYREG_CAN0_RX13_DH
.set CAN_1_CanIP__RX13_DL, CYREG_CAN0_RX13_DL
.set CAN_1_CanIP__RX13_ID, CYREG_CAN0_RX13_ID
.set CAN_1_CanIP__RX14_ACR, CYREG_CAN0_RX14_ACR
.set CAN_1_CanIP__RX14_ACRD, CYREG_CAN0_RX14_ACRD
.set CAN_1_CanIP__RX14_AMR, CYREG_CAN0_RX14_AMR
.set CAN_1_CanIP__RX14_AMRD, CYREG_CAN0_RX14_AMRD
.set CAN_1_CanIP__RX14_CMD, CYREG_CAN0_RX14_CMD
.set CAN_1_CanIP__RX14_DH, CYREG_CAN0_RX14_DH
.set CAN_1_CanIP__RX14_DL, CYREG_CAN0_RX14_DL
.set CAN_1_CanIP__RX14_ID, CYREG_CAN0_RX14_ID
.set CAN_1_CanIP__RX15_ACR, CYREG_CAN0_RX15_ACR
.set CAN_1_CanIP__RX15_ACRD, CYREG_CAN0_RX15_ACRD
.set CAN_1_CanIP__RX15_AMR, CYREG_CAN0_RX15_AMR
.set CAN_1_CanIP__RX15_AMRD, CYREG_CAN0_RX15_AMRD
.set CAN_1_CanIP__RX15_CMD, CYREG_CAN0_RX15_CMD
.set CAN_1_CanIP__RX15_DH, CYREG_CAN0_RX15_DH
.set CAN_1_CanIP__RX15_DL, CYREG_CAN0_RX15_DL
.set CAN_1_CanIP__RX15_ID, CYREG_CAN0_RX15_ID
.set CAN_1_CanIP__RX2_ACR, CYREG_CAN0_RX2_ACR
.set CAN_1_CanIP__RX2_ACRD, CYREG_CAN0_RX2_ACRD
.set CAN_1_CanIP__RX2_AMR, CYREG_CAN0_RX2_AMR
.set CAN_1_CanIP__RX2_AMRD, CYREG_CAN0_RX2_AMRD
.set CAN_1_CanIP__RX2_CMD, CYREG_CAN0_RX2_CMD
.set CAN_1_CanIP__RX2_DH, CYREG_CAN0_RX2_DH
.set CAN_1_CanIP__RX2_DL, CYREG_CAN0_RX2_DL
.set CAN_1_CanIP__RX2_ID, CYREG_CAN0_RX2_ID
.set CAN_1_CanIP__RX3_ACR, CYREG_CAN0_RX3_ACR
.set CAN_1_CanIP__RX3_ACRD, CYREG_CAN0_RX3_ACRD
.set CAN_1_CanIP__RX3_AMR, CYREG_CAN0_RX3_AMR
.set CAN_1_CanIP__RX3_AMRD, CYREG_CAN0_RX3_AMRD
.set CAN_1_CanIP__RX3_CMD, CYREG_CAN0_RX3_CMD
.set CAN_1_CanIP__RX3_DH, CYREG_CAN0_RX3_DH
.set CAN_1_CanIP__RX3_DL, CYREG_CAN0_RX3_DL
.set CAN_1_CanIP__RX3_ID, CYREG_CAN0_RX3_ID
.set CAN_1_CanIP__RX4_ACR, CYREG_CAN0_RX4_ACR
.set CAN_1_CanIP__RX4_ACRD, CYREG_CAN0_RX4_ACRD
.set CAN_1_CanIP__RX4_AMR, CYREG_CAN0_RX4_AMR
.set CAN_1_CanIP__RX4_AMRD, CYREG_CAN0_RX4_AMRD
.set CAN_1_CanIP__RX4_CMD, CYREG_CAN0_RX4_CMD
.set CAN_1_CanIP__RX4_DH, CYREG_CAN0_RX4_DH
.set CAN_1_CanIP__RX4_DL, CYREG_CAN0_RX4_DL
.set CAN_1_CanIP__RX4_ID, CYREG_CAN0_RX4_ID
.set CAN_1_CanIP__RX5_ACR, CYREG_CAN0_RX5_ACR
.set CAN_1_CanIP__RX5_ACRD, CYREG_CAN0_RX5_ACRD
.set CAN_1_CanIP__RX5_AMR, CYREG_CAN0_RX5_AMR
.set CAN_1_CanIP__RX5_AMRD, CYREG_CAN0_RX5_AMRD
.set CAN_1_CanIP__RX5_CMD, CYREG_CAN0_RX5_CMD
.set CAN_1_CanIP__RX5_DH, CYREG_CAN0_RX5_DH
.set CAN_1_CanIP__RX5_DL, CYREG_CAN0_RX5_DL
.set CAN_1_CanIP__RX5_ID, CYREG_CAN0_RX5_ID
.set CAN_1_CanIP__RX6_ACR, CYREG_CAN0_RX6_ACR
.set CAN_1_CanIP__RX6_ACRD, CYREG_CAN0_RX6_ACRD
.set CAN_1_CanIP__RX6_AMR, CYREG_CAN0_RX6_AMR
.set CAN_1_CanIP__RX6_AMRD, CYREG_CAN0_RX6_AMRD
.set CAN_1_CanIP__RX6_CMD, CYREG_CAN0_RX6_CMD
.set CAN_1_CanIP__RX6_DH, CYREG_CAN0_RX6_DH
.set CAN_1_CanIP__RX6_DL, CYREG_CAN0_RX6_DL
.set CAN_1_CanIP__RX6_ID, CYREG_CAN0_RX6_ID
.set CAN_1_CanIP__RX7_ACR, CYREG_CAN0_RX7_ACR
.set CAN_1_CanIP__RX7_ACRD, CYREG_CAN0_RX7_ACRD
.set CAN_1_CanIP__RX7_AMR, CYREG_CAN0_RX7_AMR
.set CAN_1_CanIP__RX7_AMRD, CYREG_CAN0_RX7_AMRD
.set CAN_1_CanIP__RX7_CMD, CYREG_CAN0_RX7_CMD
.set CAN_1_CanIP__RX7_DH, CYREG_CAN0_RX7_DH
.set CAN_1_CanIP__RX7_DL, CYREG_CAN0_RX7_DL
.set CAN_1_CanIP__RX7_ID, CYREG_CAN0_RX7_ID
.set CAN_1_CanIP__RX8_ACR, CYREG_CAN0_RX8_ACR
.set CAN_1_CanIP__RX8_ACRD, CYREG_CAN0_RX8_ACRD
.set CAN_1_CanIP__RX8_AMR, CYREG_CAN0_RX8_AMR
.set CAN_1_CanIP__RX8_AMRD, CYREG_CAN0_RX8_AMRD
.set CAN_1_CanIP__RX8_CMD, CYREG_CAN0_RX8_CMD
.set CAN_1_CanIP__RX8_DH, CYREG_CAN0_RX8_DH
.set CAN_1_CanIP__RX8_DL, CYREG_CAN0_RX8_DL
.set CAN_1_CanIP__RX8_ID, CYREG_CAN0_RX8_ID
.set CAN_1_CanIP__RX9_ACR, CYREG_CAN0_RX9_ACR
.set CAN_1_CanIP__RX9_ACRD, CYREG_CAN0_RX9_ACRD
.set CAN_1_CanIP__RX9_AMR, CYREG_CAN0_RX9_AMR
.set CAN_1_CanIP__RX9_AMRD, CYREG_CAN0_RX9_AMRD
.set CAN_1_CanIP__RX9_CMD, CYREG_CAN0_RX9_CMD
.set CAN_1_CanIP__RX9_DH, CYREG_CAN0_RX9_DH
.set CAN_1_CanIP__RX9_DL, CYREG_CAN0_RX9_DL
.set CAN_1_CanIP__RX9_ID, CYREG_CAN0_RX9_ID
.set CAN_1_CanIP__TX0_CMD, CYREG_CAN0_TX0_CMD
.set CAN_1_CanIP__TX0_DH, CYREG_CAN0_TX0_DH
.set CAN_1_CanIP__TX0_DL, CYREG_CAN0_TX0_DL
.set CAN_1_CanIP__TX0_ID, CYREG_CAN0_TX0_ID
.set CAN_1_CanIP__TX1_CMD, CYREG_CAN0_TX1_CMD
.set CAN_1_CanIP__TX1_DH, CYREG_CAN0_TX1_DH
.set CAN_1_CanIP__TX1_DL, CYREG_CAN0_TX1_DL
.set CAN_1_CanIP__TX1_ID, CYREG_CAN0_TX1_ID
.set CAN_1_CanIP__TX2_CMD, CYREG_CAN0_TX2_CMD
.set CAN_1_CanIP__TX2_DH, CYREG_CAN0_TX2_DH
.set CAN_1_CanIP__TX2_DL, CYREG_CAN0_TX2_DL
.set CAN_1_CanIP__TX2_ID, CYREG_CAN0_TX2_ID
.set CAN_1_CanIP__TX3_CMD, CYREG_CAN0_TX3_CMD
.set CAN_1_CanIP__TX3_DH, CYREG_CAN0_TX3_DH
.set CAN_1_CanIP__TX3_DL, CYREG_CAN0_TX3_DL
.set CAN_1_CanIP__TX3_ID, CYREG_CAN0_TX3_ID
.set CAN_1_CanIP__TX4_CMD, CYREG_CAN0_TX4_CMD
.set CAN_1_CanIP__TX4_DH, CYREG_CAN0_TX4_DH
.set CAN_1_CanIP__TX4_DL, CYREG_CAN0_TX4_DL
.set CAN_1_CanIP__TX4_ID, CYREG_CAN0_TX4_ID
.set CAN_1_CanIP__TX5_CMD, CYREG_CAN0_TX5_CMD
.set CAN_1_CanIP__TX5_DH, CYREG_CAN0_TX5_DH
.set CAN_1_CanIP__TX5_DL, CYREG_CAN0_TX5_DL
.set CAN_1_CanIP__TX5_ID, CYREG_CAN0_TX5_ID
.set CAN_1_CanIP__TX6_CMD, CYREG_CAN0_TX6_CMD
.set CAN_1_CanIP__TX6_DH, CYREG_CAN0_TX6_DH
.set CAN_1_CanIP__TX6_DL, CYREG_CAN0_TX6_DL
.set CAN_1_CanIP__TX6_ID, CYREG_CAN0_TX6_ID
.set CAN_1_CanIP__TX7_CMD, CYREG_CAN0_TX7_CMD
.set CAN_1_CanIP__TX7_DH, CYREG_CAN0_TX7_DH
.set CAN_1_CanIP__TX7_DL, CYREG_CAN0_TX7_DL
.set CAN_1_CanIP__TX7_ID, CYREG_CAN0_TX7_ID

/* CAN_1_isr */
.set CAN_1_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set CAN_1_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set CAN_1_isr__INTC_MASK, 0x10000
.set CAN_1_isr__INTC_NUMBER, 16
.set CAN_1_isr__INTC_PRIOR_NUM, 2
.set CAN_1_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_16
.set CAN_1_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set CAN_1_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* VTherm */
.set VTherm__0__INTTYPE, CYREG_PICU3_INTTYPE5
.set VTherm__0__MASK, 0x20
.set VTherm__0__PC, CYREG_PRT3_PC5
.set VTherm__0__PORT, 3
.set VTherm__0__SHIFT, 5
.set VTherm__AG, CYREG_PRT3_AG
.set VTherm__AMUX, CYREG_PRT3_AMUX
.set VTherm__BIE, CYREG_PRT3_BIE
.set VTherm__BIT_MASK, CYREG_PRT3_BIT_MASK
.set VTherm__BYP, CYREG_PRT3_BYP
.set VTherm__CTL, CYREG_PRT3_CTL
.set VTherm__DM0, CYREG_PRT3_DM0
.set VTherm__DM1, CYREG_PRT3_DM1
.set VTherm__DM2, CYREG_PRT3_DM2
.set VTherm__DR, CYREG_PRT3_DR
.set VTherm__INP_DIS, CYREG_PRT3_INP_DIS
.set VTherm__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set VTherm__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set VTherm__LCD_EN, CYREG_PRT3_LCD_EN
.set VTherm__MASK, 0x20
.set VTherm__PORT, 3
.set VTherm__PRT, CYREG_PRT3_PRT
.set VTherm__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set VTherm__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set VTherm__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set VTherm__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set VTherm__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set VTherm__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set VTherm__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set VTherm__PS, CYREG_PRT3_PS
.set VTherm__SHIFT, 5
.set VTherm__SLW, CYREG_PRT3_SLW

/* isr_pid */
.set isr_pid__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_pid__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_pid__INTC_MASK, 0x20
.set isr_pid__INTC_NUMBER, 5
.set isr_pid__INTC_PRIOR_NUM, 1
.set isr_pid__INTC_PRIOR_REG, CYREG_NVIC_PRI_5
.set isr_pid__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_pid__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* TimerPID_TimerUDB */
.set TimerPID_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set TimerPID_TimerUDB_rstSts_stsreg__0__POS, 0
.set TimerPID_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set TimerPID_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB06_07_ST
.set TimerPID_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set TimerPID_TimerUDB_rstSts_stsreg__2__POS, 2
.set TimerPID_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set TimerPID_TimerUDB_rstSts_stsreg__3__POS, 3
.set TimerPID_TimerUDB_rstSts_stsreg__MASK, 0x0D
.set TimerPID_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B1_UDB06_MSK
.set TimerPID_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set TimerPID_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set TimerPID_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set TimerPID_TimerUDB_rstSts_stsreg__STATUS_CNT_REG, CYREG_B1_UDB06_ST_CTL
.set TimerPID_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB06_ST_CTL
.set TimerPID_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B1_UDB06_ST
.set TimerPID_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set TimerPID_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set TimerPID_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set TimerPID_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set TimerPID_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set TimerPID_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB04_05_MSK
.set TimerPID_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set TimerPID_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB04_05_MSK
.set TimerPID_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set TimerPID_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set TimerPID_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set TimerPID_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set TimerPID_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B1_UDB04_CTL
.set TimerPID_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB04_ST_CTL
.set TimerPID_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B1_UDB04_CTL
.set TimerPID_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB04_ST_CTL
.set TimerPID_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set TimerPID_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set TimerPID_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set TimerPID_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B1_UDB04_MSK
.set TimerPID_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set TimerPID_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set TimerPID_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set TimerPID_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set TimerPID_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set TimerPID_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set TimerPID_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set TimerPID_TimerUDB_sT24_timerdp_u0__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set TimerPID_TimerUDB_sT24_timerdp_u0__A0_REG, CYREG_B1_UDB04_A0
.set TimerPID_TimerUDB_sT24_timerdp_u0__A1_REG, CYREG_B1_UDB04_A1
.set TimerPID_TimerUDB_sT24_timerdp_u0__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set TimerPID_TimerUDB_sT24_timerdp_u0__D0_REG, CYREG_B1_UDB04_D0
.set TimerPID_TimerUDB_sT24_timerdp_u0__D1_REG, CYREG_B1_UDB04_D1
.set TimerPID_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set TimerPID_TimerUDB_sT24_timerdp_u0__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set TimerPID_TimerUDB_sT24_timerdp_u0__F0_REG, CYREG_B1_UDB04_F0
.set TimerPID_TimerUDB_sT24_timerdp_u0__F1_REG, CYREG_B1_UDB04_F1
.set TimerPID_TimerUDB_sT24_timerdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set TimerPID_TimerUDB_sT24_timerdp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set TimerPID_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG, CYREG_B1_UDB05_06_A0
.set TimerPID_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG, CYREG_B1_UDB05_06_A1
.set TimerPID_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG, CYREG_B1_UDB05_06_D0
.set TimerPID_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG, CYREG_B1_UDB05_06_D1
.set TimerPID_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set TimerPID_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG, CYREG_B1_UDB05_06_F0
.set TimerPID_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG, CYREG_B1_UDB05_06_F1
.set TimerPID_TimerUDB_sT24_timerdp_u1__A0_A1_REG, CYREG_B1_UDB05_A0_A1
.set TimerPID_TimerUDB_sT24_timerdp_u1__A0_REG, CYREG_B1_UDB05_A0
.set TimerPID_TimerUDB_sT24_timerdp_u1__A1_REG, CYREG_B1_UDB05_A1
.set TimerPID_TimerUDB_sT24_timerdp_u1__D0_D1_REG, CYREG_B1_UDB05_D0_D1
.set TimerPID_TimerUDB_sT24_timerdp_u1__D0_REG, CYREG_B1_UDB05_D0
.set TimerPID_TimerUDB_sT24_timerdp_u1__D1_REG, CYREG_B1_UDB05_D1
.set TimerPID_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set TimerPID_TimerUDB_sT24_timerdp_u1__F0_F1_REG, CYREG_B1_UDB05_F0_F1
.set TimerPID_TimerUDB_sT24_timerdp_u1__F0_REG, CYREG_B1_UDB05_F0
.set TimerPID_TimerUDB_sT24_timerdp_u1__F1_REG, CYREG_B1_UDB05_F1
.set TimerPID_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG, CYREG_B1_UDB06_07_A0
.set TimerPID_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG, CYREG_B1_UDB06_07_A1
.set TimerPID_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG, CYREG_B1_UDB06_07_D0
.set TimerPID_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG, CYREG_B1_UDB06_07_D1
.set TimerPID_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set TimerPID_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG, CYREG_B1_UDB06_07_F0
.set TimerPID_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG, CYREG_B1_UDB06_07_F1
.set TimerPID_TimerUDB_sT24_timerdp_u2__A0_A1_REG, CYREG_B1_UDB06_A0_A1
.set TimerPID_TimerUDB_sT24_timerdp_u2__A0_REG, CYREG_B1_UDB06_A0
.set TimerPID_TimerUDB_sT24_timerdp_u2__A1_REG, CYREG_B1_UDB06_A1
.set TimerPID_TimerUDB_sT24_timerdp_u2__D0_D1_REG, CYREG_B1_UDB06_D0_D1
.set TimerPID_TimerUDB_sT24_timerdp_u2__D0_REG, CYREG_B1_UDB06_D0
.set TimerPID_TimerUDB_sT24_timerdp_u2__D1_REG, CYREG_B1_UDB06_D1
.set TimerPID_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set TimerPID_TimerUDB_sT24_timerdp_u2__F0_F1_REG, CYREG_B1_UDB06_F0_F1
.set TimerPID_TimerUDB_sT24_timerdp_u2__F0_REG, CYREG_B1_UDB06_F0
.set TimerPID_TimerUDB_sT24_timerdp_u2__F1_REG, CYREG_B1_UDB06_F1
.set TimerPID_TimerUDB_sT24_timerdp_u2__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set TimerPID_TimerUDB_sT24_timerdp_u2__PER_DP_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL

/* pwmFan_1_PWMUDB */
.set pwmFan_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set pwmFan_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB00_01_CTL
.set pwmFan_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB00_01_CTL
.set pwmFan_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB00_01_CTL
.set pwmFan_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB00_01_CTL
.set pwmFan_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB00_01_MSK
.set pwmFan_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB00_01_MSK
.set pwmFan_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB00_01_MSK
.set pwmFan_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB00_01_MSK
.set pwmFan_1_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set pwmFan_1_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set pwmFan_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set pwmFan_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB00_CTL
.set pwmFan_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB00_ST_CTL
.set pwmFan_1_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB00_CTL
.set pwmFan_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB00_ST_CTL
.set pwmFan_1_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set pwmFan_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set pwmFan_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set pwmFan_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB00_MSK
.set pwmFan_1_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set pwmFan_1_PWMUDB_genblk8_stsreg__0__POS, 0
.set pwmFan_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set pwmFan_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB00_01_ST
.set pwmFan_1_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set pwmFan_1_PWMUDB_genblk8_stsreg__2__POS, 2
.set pwmFan_1_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set pwmFan_1_PWMUDB_genblk8_stsreg__3__POS, 3
.set pwmFan_1_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set pwmFan_1_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB00_MSK
.set pwmFan_1_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set pwmFan_1_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set pwmFan_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set pwmFan_1_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B0_UDB00_ST_CTL
.set pwmFan_1_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB00_ST_CTL
.set pwmFan_1_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB00_ST
.set pwmFan_1_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB00_01_A0
.set pwmFan_1_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB00_01_A1
.set pwmFan_1_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB00_01_D0
.set pwmFan_1_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB00_01_D1
.set pwmFan_1_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set pwmFan_1_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB00_01_F0
.set pwmFan_1_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB00_01_F1
.set pwmFan_1_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB00_A0_A1
.set pwmFan_1_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B0_UDB00_A0
.set pwmFan_1_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B0_UDB00_A1
.set pwmFan_1_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB00_D0_D1
.set pwmFan_1_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B0_UDB00_D0
.set pwmFan_1_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B0_UDB00_D1
.set pwmFan_1_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set pwmFan_1_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB00_F0_F1
.set pwmFan_1_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B0_UDB00_F0
.set pwmFan_1_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B0_UDB00_F1
.set pwmFan_1_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set pwmFan_1_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL

/* pwmFan_2_PWMUDB */
.set pwmFan_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set pwmFan_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB01_02_CTL
.set pwmFan_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB01_02_CTL
.set pwmFan_2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB01_02_CTL
.set pwmFan_2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB01_02_CTL
.set pwmFan_2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB01_02_MSK
.set pwmFan_2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB01_02_MSK
.set pwmFan_2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB01_02_MSK
.set pwmFan_2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB01_02_MSK
.set pwmFan_2_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set pwmFan_2_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set pwmFan_2_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set pwmFan_2_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB01_CTL
.set pwmFan_2_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB01_ST_CTL
.set pwmFan_2_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB01_CTL
.set pwmFan_2_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB01_ST_CTL
.set pwmFan_2_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set pwmFan_2_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set pwmFan_2_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set pwmFan_2_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB01_MSK
.set pwmFan_2_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set pwmFan_2_PWMUDB_genblk8_stsreg__0__POS, 0
.set pwmFan_2_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set pwmFan_2_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB01_02_ST
.set pwmFan_2_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set pwmFan_2_PWMUDB_genblk8_stsreg__2__POS, 2
.set pwmFan_2_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set pwmFan_2_PWMUDB_genblk8_stsreg__3__POS, 3
.set pwmFan_2_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set pwmFan_2_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB01_MSK
.set pwmFan_2_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set pwmFan_2_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set pwmFan_2_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set pwmFan_2_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B0_UDB01_ST_CTL
.set pwmFan_2_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB01_ST_CTL
.set pwmFan_2_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB01_ST
.set pwmFan_2_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB01_02_A0
.set pwmFan_2_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB01_02_A1
.set pwmFan_2_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB01_02_D0
.set pwmFan_2_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB01_02_D1
.set pwmFan_2_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set pwmFan_2_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB01_02_F0
.set pwmFan_2_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB01_02_F1
.set pwmFan_2_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB01_A0_A1
.set pwmFan_2_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B0_UDB01_A0
.set pwmFan_2_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B0_UDB01_A1
.set pwmFan_2_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB01_D0_D1
.set pwmFan_2_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B0_UDB01_D0
.set pwmFan_2_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B0_UDB01_D1
.set pwmFan_2_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set pwmFan_2_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB01_F0_F1
.set pwmFan_2_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B0_UDB01_F0
.set pwmFan_2_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B0_UDB01_F1
.set pwmFan_2_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set pwmFan_2_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL

/* Can_Enable */
.set Can_Enable__0__INTTYPE, CYREG_PICU1_INTTYPE2
.set Can_Enable__0__MASK, 0x04
.set Can_Enable__0__PC, CYREG_PRT1_PC2
.set Can_Enable__0__PORT, 1
.set Can_Enable__0__SHIFT, 2
.set Can_Enable__AG, CYREG_PRT1_AG
.set Can_Enable__AMUX, CYREG_PRT1_AMUX
.set Can_Enable__BIE, CYREG_PRT1_BIE
.set Can_Enable__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Can_Enable__BYP, CYREG_PRT1_BYP
.set Can_Enable__CTL, CYREG_PRT1_CTL
.set Can_Enable__DM0, CYREG_PRT1_DM0
.set Can_Enable__DM1, CYREG_PRT1_DM1
.set Can_Enable__DM2, CYREG_PRT1_DM2
.set Can_Enable__DR, CYREG_PRT1_DR
.set Can_Enable__INP_DIS, CYREG_PRT1_INP_DIS
.set Can_Enable__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Can_Enable__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Can_Enable__LCD_EN, CYREG_PRT1_LCD_EN
.set Can_Enable__MASK, 0x04
.set Can_Enable__PORT, 1
.set Can_Enable__PRT, CYREG_PRT1_PRT
.set Can_Enable__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Can_Enable__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Can_Enable__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Can_Enable__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Can_Enable__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Can_Enable__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Can_Enable__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Can_Enable__PS, CYREG_PRT1_PS
.set Can_Enable__SHIFT, 2
.set Can_Enable__SLW, CYREG_PRT1_SLW

/* CAN_Standby */
.set CAN_Standby__0__INTTYPE, CYREG_PICU6_INTTYPE4
.set CAN_Standby__0__MASK, 0x10
.set CAN_Standby__0__PC, CYREG_PRT6_PC4
.set CAN_Standby__0__PORT, 6
.set CAN_Standby__0__SHIFT, 4
.set CAN_Standby__AG, CYREG_PRT6_AG
.set CAN_Standby__AMUX, CYREG_PRT6_AMUX
.set CAN_Standby__BIE, CYREG_PRT6_BIE
.set CAN_Standby__BIT_MASK, CYREG_PRT6_BIT_MASK
.set CAN_Standby__BYP, CYREG_PRT6_BYP
.set CAN_Standby__CTL, CYREG_PRT6_CTL
.set CAN_Standby__DM0, CYREG_PRT6_DM0
.set CAN_Standby__DM1, CYREG_PRT6_DM1
.set CAN_Standby__DM2, CYREG_PRT6_DM2
.set CAN_Standby__DR, CYREG_PRT6_DR
.set CAN_Standby__INP_DIS, CYREG_PRT6_INP_DIS
.set CAN_Standby__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set CAN_Standby__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set CAN_Standby__LCD_EN, CYREG_PRT6_LCD_EN
.set CAN_Standby__MASK, 0x10
.set CAN_Standby__PORT, 6
.set CAN_Standby__PRT, CYREG_PRT6_PRT
.set CAN_Standby__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set CAN_Standby__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set CAN_Standby__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set CAN_Standby__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set CAN_Standby__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set CAN_Standby__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set CAN_Standby__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set CAN_Standby__PS, CYREG_PRT6_PS
.set CAN_Standby__SHIFT, 4
.set CAN_Standby__SLW, CYREG_PRT6_SLW

/* fanPeltier1 */
.set fanPeltier1__0__INTTYPE, CYREG_PICU6_INTTYPE1
.set fanPeltier1__0__MASK, 0x02
.set fanPeltier1__0__PC, CYREG_PRT6_PC1
.set fanPeltier1__0__PORT, 6
.set fanPeltier1__0__SHIFT, 1
.set fanPeltier1__AG, CYREG_PRT6_AG
.set fanPeltier1__AMUX, CYREG_PRT6_AMUX
.set fanPeltier1__BIE, CYREG_PRT6_BIE
.set fanPeltier1__BIT_MASK, CYREG_PRT6_BIT_MASK
.set fanPeltier1__BYP, CYREG_PRT6_BYP
.set fanPeltier1__CTL, CYREG_PRT6_CTL
.set fanPeltier1__DM0, CYREG_PRT6_DM0
.set fanPeltier1__DM1, CYREG_PRT6_DM1
.set fanPeltier1__DM2, CYREG_PRT6_DM2
.set fanPeltier1__DR, CYREG_PRT6_DR
.set fanPeltier1__INP_DIS, CYREG_PRT6_INP_DIS
.set fanPeltier1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set fanPeltier1__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set fanPeltier1__LCD_EN, CYREG_PRT6_LCD_EN
.set fanPeltier1__MASK, 0x02
.set fanPeltier1__PORT, 6
.set fanPeltier1__PRT, CYREG_PRT6_PRT
.set fanPeltier1__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set fanPeltier1__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set fanPeltier1__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set fanPeltier1__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set fanPeltier1__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set fanPeltier1__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set fanPeltier1__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set fanPeltier1__PS, CYREG_PRT6_PS
.set fanPeltier1__SHIFT, 1
.set fanPeltier1__SLW, CYREG_PRT6_SLW

/* fanPeltier1_Enable */
.set fanPeltier1_Enable__0__INTTYPE, CYREG_PICU6_INTTYPE0
.set fanPeltier1_Enable__0__MASK, 0x01
.set fanPeltier1_Enable__0__PC, CYREG_PRT6_PC0
.set fanPeltier1_Enable__0__PORT, 6
.set fanPeltier1_Enable__0__SHIFT, 0
.set fanPeltier1_Enable__AG, CYREG_PRT6_AG
.set fanPeltier1_Enable__AMUX, CYREG_PRT6_AMUX
.set fanPeltier1_Enable__BIE, CYREG_PRT6_BIE
.set fanPeltier1_Enable__BIT_MASK, CYREG_PRT6_BIT_MASK
.set fanPeltier1_Enable__BYP, CYREG_PRT6_BYP
.set fanPeltier1_Enable__CTL, CYREG_PRT6_CTL
.set fanPeltier1_Enable__DM0, CYREG_PRT6_DM0
.set fanPeltier1_Enable__DM1, CYREG_PRT6_DM1
.set fanPeltier1_Enable__DM2, CYREG_PRT6_DM2
.set fanPeltier1_Enable__DR, CYREG_PRT6_DR
.set fanPeltier1_Enable__INP_DIS, CYREG_PRT6_INP_DIS
.set fanPeltier1_Enable__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set fanPeltier1_Enable__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set fanPeltier1_Enable__LCD_EN, CYREG_PRT6_LCD_EN
.set fanPeltier1_Enable__MASK, 0x01
.set fanPeltier1_Enable__PORT, 6
.set fanPeltier1_Enable__PRT, CYREG_PRT6_PRT
.set fanPeltier1_Enable__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set fanPeltier1_Enable__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set fanPeltier1_Enable__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set fanPeltier1_Enable__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set fanPeltier1_Enable__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set fanPeltier1_Enable__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set fanPeltier1_Enable__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set fanPeltier1_Enable__PS, CYREG_PRT6_PS
.set fanPeltier1_Enable__SHIFT, 0
.set fanPeltier1_Enable__SLW, CYREG_PRT6_SLW

/* fanPeltier2 */
.set fanPeltier2__0__INTTYPE, CYREG_PICU4_INTTYPE6
.set fanPeltier2__0__MASK, 0x40
.set fanPeltier2__0__PC, CYREG_PRT4_PC6
.set fanPeltier2__0__PORT, 4
.set fanPeltier2__0__SHIFT, 6
.set fanPeltier2__AG, CYREG_PRT4_AG
.set fanPeltier2__AMUX, CYREG_PRT4_AMUX
.set fanPeltier2__BIE, CYREG_PRT4_BIE
.set fanPeltier2__BIT_MASK, CYREG_PRT4_BIT_MASK
.set fanPeltier2__BYP, CYREG_PRT4_BYP
.set fanPeltier2__CTL, CYREG_PRT4_CTL
.set fanPeltier2__DM0, CYREG_PRT4_DM0
.set fanPeltier2__DM1, CYREG_PRT4_DM1
.set fanPeltier2__DM2, CYREG_PRT4_DM2
.set fanPeltier2__DR, CYREG_PRT4_DR
.set fanPeltier2__INP_DIS, CYREG_PRT4_INP_DIS
.set fanPeltier2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set fanPeltier2__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set fanPeltier2__LCD_EN, CYREG_PRT4_LCD_EN
.set fanPeltier2__MASK, 0x40
.set fanPeltier2__PORT, 4
.set fanPeltier2__PRT, CYREG_PRT4_PRT
.set fanPeltier2__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set fanPeltier2__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set fanPeltier2__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set fanPeltier2__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set fanPeltier2__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set fanPeltier2__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set fanPeltier2__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set fanPeltier2__PS, CYREG_PRT4_PS
.set fanPeltier2__SHIFT, 6
.set fanPeltier2__SLW, CYREG_PRT4_SLW

/* fanPeltier2_Enable */
.set fanPeltier2_Enable__0__INTTYPE, CYREG_PICU4_INTTYPE7
.set fanPeltier2_Enable__0__MASK, 0x80
.set fanPeltier2_Enable__0__PC, CYREG_PRT4_PC7
.set fanPeltier2_Enable__0__PORT, 4
.set fanPeltier2_Enable__0__SHIFT, 7
.set fanPeltier2_Enable__AG, CYREG_PRT4_AG
.set fanPeltier2_Enable__AMUX, CYREG_PRT4_AMUX
.set fanPeltier2_Enable__BIE, CYREG_PRT4_BIE
.set fanPeltier2_Enable__BIT_MASK, CYREG_PRT4_BIT_MASK
.set fanPeltier2_Enable__BYP, CYREG_PRT4_BYP
.set fanPeltier2_Enable__CTL, CYREG_PRT4_CTL
.set fanPeltier2_Enable__DM0, CYREG_PRT4_DM0
.set fanPeltier2_Enable__DM1, CYREG_PRT4_DM1
.set fanPeltier2_Enable__DM2, CYREG_PRT4_DM2
.set fanPeltier2_Enable__DR, CYREG_PRT4_DR
.set fanPeltier2_Enable__INP_DIS, CYREG_PRT4_INP_DIS
.set fanPeltier2_Enable__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set fanPeltier2_Enable__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set fanPeltier2_Enable__LCD_EN, CYREG_PRT4_LCD_EN
.set fanPeltier2_Enable__MASK, 0x80
.set fanPeltier2_Enable__PORT, 4
.set fanPeltier2_Enable__PRT, CYREG_PRT4_PRT
.set fanPeltier2_Enable__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set fanPeltier2_Enable__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set fanPeltier2_Enable__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set fanPeltier2_Enable__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set fanPeltier2_Enable__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set fanPeltier2_Enable__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set fanPeltier2_Enable__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set fanPeltier2_Enable__PS, CYREG_PRT4_PS
.set fanPeltier2_Enable__SHIFT, 7
.set fanPeltier2_Enable__SLW, CYREG_PRT4_SLW

/* Stepper1_Dir */
.set Stepper1_Dir__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set Stepper1_Dir__0__MASK, 0x01
.set Stepper1_Dir__0__PC, CYREG_PRT0_PC0
.set Stepper1_Dir__0__PORT, 0
.set Stepper1_Dir__0__SHIFT, 0
.set Stepper1_Dir__AG, CYREG_PRT0_AG
.set Stepper1_Dir__AMUX, CYREG_PRT0_AMUX
.set Stepper1_Dir__BIE, CYREG_PRT0_BIE
.set Stepper1_Dir__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Stepper1_Dir__BYP, CYREG_PRT0_BYP
.set Stepper1_Dir__CTL, CYREG_PRT0_CTL
.set Stepper1_Dir__DM0, CYREG_PRT0_DM0
.set Stepper1_Dir__DM1, CYREG_PRT0_DM1
.set Stepper1_Dir__DM2, CYREG_PRT0_DM2
.set Stepper1_Dir__DR, CYREG_PRT0_DR
.set Stepper1_Dir__INP_DIS, CYREG_PRT0_INP_DIS
.set Stepper1_Dir__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Stepper1_Dir__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Stepper1_Dir__LCD_EN, CYREG_PRT0_LCD_EN
.set Stepper1_Dir__MASK, 0x01
.set Stepper1_Dir__PORT, 0
.set Stepper1_Dir__PRT, CYREG_PRT0_PRT
.set Stepper1_Dir__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Stepper1_Dir__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Stepper1_Dir__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Stepper1_Dir__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Stepper1_Dir__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Stepper1_Dir__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Stepper1_Dir__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Stepper1_Dir__PS, CYREG_PRT0_PS
.set Stepper1_Dir__SHIFT, 0
.set Stepper1_Dir__SLW, CYREG_PRT0_SLW

/* Stepper2_Dir */
.set Stepper2_Dir__0__INTTYPE, CYREG_PICU15_INTTYPE2
.set Stepper2_Dir__0__MASK, 0x04
.set Stepper2_Dir__0__PC, CYREG_IO_PC_PRT15_PC2
.set Stepper2_Dir__0__PORT, 15
.set Stepper2_Dir__0__SHIFT, 2
.set Stepper2_Dir__AG, CYREG_PRT15_AG
.set Stepper2_Dir__AMUX, CYREG_PRT15_AMUX
.set Stepper2_Dir__BIE, CYREG_PRT15_BIE
.set Stepper2_Dir__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Stepper2_Dir__BYP, CYREG_PRT15_BYP
.set Stepper2_Dir__CTL, CYREG_PRT15_CTL
.set Stepper2_Dir__DM0, CYREG_PRT15_DM0
.set Stepper2_Dir__DM1, CYREG_PRT15_DM1
.set Stepper2_Dir__DM2, CYREG_PRT15_DM2
.set Stepper2_Dir__DR, CYREG_PRT15_DR
.set Stepper2_Dir__INP_DIS, CYREG_PRT15_INP_DIS
.set Stepper2_Dir__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set Stepper2_Dir__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Stepper2_Dir__LCD_EN, CYREG_PRT15_LCD_EN
.set Stepper2_Dir__MASK, 0x04
.set Stepper2_Dir__PORT, 15
.set Stepper2_Dir__PRT, CYREG_PRT15_PRT
.set Stepper2_Dir__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Stepper2_Dir__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Stepper2_Dir__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Stepper2_Dir__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Stepper2_Dir__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Stepper2_Dir__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Stepper2_Dir__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Stepper2_Dir__PS, CYREG_PRT15_PS
.set Stepper2_Dir__SHIFT, 2
.set Stepper2_Dir__SLW, CYREG_PRT15_SLW

/* isr_Stepper1 */
.set isr_Stepper1__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_Stepper1__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_Stepper1__INTC_MASK, 0x08
.set isr_Stepper1__INTC_NUMBER, 3
.set isr_Stepper1__INTC_PRIOR_NUM, 7
.set isr_Stepper1__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set isr_Stepper1__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_Stepper1__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_Stepper2 */
.set isr_Stepper2__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_Stepper2__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_Stepper2__INTC_MASK, 0x10
.set isr_Stepper2__INTC_NUMBER, 4
.set isr_Stepper2__INTC_PRIOR_NUM, 7
.set isr_Stepper2__INTC_PRIOR_REG, CYREG_NVIC_PRI_4
.set isr_Stepper2__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_Stepper2__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* pwmStepper_1_PWMUDB */
.set pwmStepper_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set pwmStepper_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set pwmStepper_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set pwmStepper_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set pwmStepper_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set pwmStepper_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB07_08_MSK
.set pwmStepper_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set pwmStepper_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB07_08_MSK
.set pwmStepper_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set pwmStepper_1_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set pwmStepper_1_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set pwmStepper_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set pwmStepper_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B1_UDB07_CTL
.set pwmStepper_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB07_ST_CTL
.set pwmStepper_1_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B1_UDB07_CTL
.set pwmStepper_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB07_ST_CTL
.set pwmStepper_1_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set pwmStepper_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set pwmStepper_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set pwmStepper_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B1_UDB07_MSK
.set pwmStepper_1_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set pwmStepper_1_PWMUDB_genblk8_stsreg__0__POS, 0
.set pwmStepper_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set pwmStepper_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set pwmStepper_1_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set pwmStepper_1_PWMUDB_genblk8_stsreg__2__POS, 2
.set pwmStepper_1_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set pwmStepper_1_PWMUDB_genblk8_stsreg__3__POS, 3
.set pwmStepper_1_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set pwmStepper_1_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B1_UDB07_MSK
.set pwmStepper_1_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set pwmStepper_1_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set pwmStepper_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set pwmStepper_1_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B1_UDB07_ST_CTL
.set pwmStepper_1_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB07_ST_CTL
.set pwmStepper_1_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B1_UDB07_ST
.set pwmStepper_1_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set pwmStepper_1_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set pwmStepper_1_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set pwmStepper_1_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set pwmStepper_1_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set pwmStepper_1_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set pwmStepper_1_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set pwmStepper_1_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set pwmStepper_1_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B1_UDB07_A0
.set pwmStepper_1_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B1_UDB07_A1
.set pwmStepper_1_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set pwmStepper_1_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B1_UDB07_D0
.set pwmStepper_1_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B1_UDB07_D1
.set pwmStepper_1_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set pwmStepper_1_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set pwmStepper_1_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B1_UDB07_F0
.set pwmStepper_1_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B1_UDB07_F1
.set pwmStepper_1_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set pwmStepper_1_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL

/* pwmStepper_2_PWMUDB */
.set pwmStepper_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set pwmStepper_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set pwmStepper_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set pwmStepper_2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set pwmStepper_2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set pwmStepper_2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB09_10_MSK
.set pwmStepper_2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set pwmStepper_2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB09_10_MSK
.set pwmStepper_2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set pwmStepper_2_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set pwmStepper_2_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set pwmStepper_2_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set pwmStepper_2_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB09_CTL
.set pwmStepper_2_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB09_ST_CTL
.set pwmStepper_2_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB09_CTL
.set pwmStepper_2_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB09_ST_CTL
.set pwmStepper_2_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set pwmStepper_2_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set pwmStepper_2_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set pwmStepper_2_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB09_MSK
.set pwmStepper_2_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set pwmStepper_2_PWMUDB_genblk8_stsreg__0__POS, 0
.set pwmStepper_2_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set pwmStepper_2_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB09_10_ST
.set pwmStepper_2_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set pwmStepper_2_PWMUDB_genblk8_stsreg__2__POS, 2
.set pwmStepper_2_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set pwmStepper_2_PWMUDB_genblk8_stsreg__3__POS, 3
.set pwmStepper_2_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set pwmStepper_2_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB09_MSK
.set pwmStepper_2_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set pwmStepper_2_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set pwmStepper_2_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set pwmStepper_2_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B0_UDB09_ST_CTL
.set pwmStepper_2_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB09_ST_CTL
.set pwmStepper_2_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB09_ST
.set pwmStepper_2_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB08_09_A0
.set pwmStepper_2_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB08_09_A1
.set pwmStepper_2_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB08_09_D0
.set pwmStepper_2_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB08_09_D1
.set pwmStepper_2_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set pwmStepper_2_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB08_09_F0
.set pwmStepper_2_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB08_09_F1
.set pwmStepper_2_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB08_A0_A1
.set pwmStepper_2_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B0_UDB08_A0
.set pwmStepper_2_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B0_UDB08_A1
.set pwmStepper_2_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB08_D0_D1
.set pwmStepper_2_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B0_UDB08_D0
.set pwmStepper_2_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B0_UDB08_D1
.set pwmStepper_2_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set pwmStepper_2_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB08_F0_F1
.set pwmStepper_2_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B0_UDB08_F0
.set pwmStepper_2_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B0_UDB08_F1
.set pwmStepper_2_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B0_UDB09_10_A0
.set pwmStepper_2_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B0_UDB09_10_A1
.set pwmStepper_2_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B0_UDB09_10_D0
.set pwmStepper_2_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B0_UDB09_10_D1
.set pwmStepper_2_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set pwmStepper_2_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B0_UDB09_10_F0
.set pwmStepper_2_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B0_UDB09_10_F1
.set pwmStepper_2_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B0_UDB09_A0_A1
.set pwmStepper_2_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B0_UDB09_A0
.set pwmStepper_2_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B0_UDB09_A1
.set pwmStepper_2_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B0_UDB09_D0_D1
.set pwmStepper_2_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B0_UDB09_D0
.set pwmStepper_2_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B0_UDB09_D1
.set pwmStepper_2_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set pwmStepper_2_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B0_UDB09_F0_F1
.set pwmStepper_2_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B0_UDB09_F0
.set pwmStepper_2_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B0_UDB09_F1
.set pwmStepper_2_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set pwmStepper_2_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL

/* PELTIER1_Cool */
.set PELTIER1_Cool__0__INTTYPE, CYREG_PICU0_INTTYPE5
.set PELTIER1_Cool__0__MASK, 0x20
.set PELTIER1_Cool__0__PC, CYREG_PRT0_PC5
.set PELTIER1_Cool__0__PORT, 0
.set PELTIER1_Cool__0__SHIFT, 5
.set PELTIER1_Cool__AG, CYREG_PRT0_AG
.set PELTIER1_Cool__AMUX, CYREG_PRT0_AMUX
.set PELTIER1_Cool__BIE, CYREG_PRT0_BIE
.set PELTIER1_Cool__BIT_MASK, CYREG_PRT0_BIT_MASK
.set PELTIER1_Cool__BYP, CYREG_PRT0_BYP
.set PELTIER1_Cool__CTL, CYREG_PRT0_CTL
.set PELTIER1_Cool__DM0, CYREG_PRT0_DM0
.set PELTIER1_Cool__DM1, CYREG_PRT0_DM1
.set PELTIER1_Cool__DM2, CYREG_PRT0_DM2
.set PELTIER1_Cool__DR, CYREG_PRT0_DR
.set PELTIER1_Cool__INP_DIS, CYREG_PRT0_INP_DIS
.set PELTIER1_Cool__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set PELTIER1_Cool__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set PELTIER1_Cool__LCD_EN, CYREG_PRT0_LCD_EN
.set PELTIER1_Cool__MASK, 0x20
.set PELTIER1_Cool__PORT, 0
.set PELTIER1_Cool__PRT, CYREG_PRT0_PRT
.set PELTIER1_Cool__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set PELTIER1_Cool__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set PELTIER1_Cool__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set PELTIER1_Cool__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set PELTIER1_Cool__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set PELTIER1_Cool__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set PELTIER1_Cool__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set PELTIER1_Cool__PS, CYREG_PRT0_PS
.set PELTIER1_Cool__SHIFT, 5
.set PELTIER1_Cool__SLW, CYREG_PRT0_SLW

/* PELTIER1_Heat */
.set PELTIER1_Heat__0__INTTYPE, CYREG_PICU0_INTTYPE7
.set PELTIER1_Heat__0__MASK, 0x80
.set PELTIER1_Heat__0__PC, CYREG_PRT0_PC7
.set PELTIER1_Heat__0__PORT, 0
.set PELTIER1_Heat__0__SHIFT, 7
.set PELTIER1_Heat__AG, CYREG_PRT0_AG
.set PELTIER1_Heat__AMUX, CYREG_PRT0_AMUX
.set PELTIER1_Heat__BIE, CYREG_PRT0_BIE
.set PELTIER1_Heat__BIT_MASK, CYREG_PRT0_BIT_MASK
.set PELTIER1_Heat__BYP, CYREG_PRT0_BYP
.set PELTIER1_Heat__CTL, CYREG_PRT0_CTL
.set PELTIER1_Heat__DM0, CYREG_PRT0_DM0
.set PELTIER1_Heat__DM1, CYREG_PRT0_DM1
.set PELTIER1_Heat__DM2, CYREG_PRT0_DM2
.set PELTIER1_Heat__DR, CYREG_PRT0_DR
.set PELTIER1_Heat__INP_DIS, CYREG_PRT0_INP_DIS
.set PELTIER1_Heat__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set PELTIER1_Heat__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set PELTIER1_Heat__LCD_EN, CYREG_PRT0_LCD_EN
.set PELTIER1_Heat__MASK, 0x80
.set PELTIER1_Heat__PORT, 0
.set PELTIER1_Heat__PRT, CYREG_PRT0_PRT
.set PELTIER1_Heat__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set PELTIER1_Heat__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set PELTIER1_Heat__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set PELTIER1_Heat__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set PELTIER1_Heat__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set PELTIER1_Heat__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set PELTIER1_Heat__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set PELTIER1_Heat__PS, CYREG_PRT0_PS
.set PELTIER1_Heat__SHIFT, 7
.set PELTIER1_Heat__SLW, CYREG_PRT0_SLW

/* PELTIER2_Cool */
.set PELTIER2_Cool__0__INTTYPE, CYREG_PICU4_INTTYPE3
.set PELTIER2_Cool__0__MASK, 0x08
.set PELTIER2_Cool__0__PC, CYREG_PRT4_PC3
.set PELTIER2_Cool__0__PORT, 4
.set PELTIER2_Cool__0__SHIFT, 3
.set PELTIER2_Cool__AG, CYREG_PRT4_AG
.set PELTIER2_Cool__AMUX, CYREG_PRT4_AMUX
.set PELTIER2_Cool__BIE, CYREG_PRT4_BIE
.set PELTIER2_Cool__BIT_MASK, CYREG_PRT4_BIT_MASK
.set PELTIER2_Cool__BYP, CYREG_PRT4_BYP
.set PELTIER2_Cool__CTL, CYREG_PRT4_CTL
.set PELTIER2_Cool__DM0, CYREG_PRT4_DM0
.set PELTIER2_Cool__DM1, CYREG_PRT4_DM1
.set PELTIER2_Cool__DM2, CYREG_PRT4_DM2
.set PELTIER2_Cool__DR, CYREG_PRT4_DR
.set PELTIER2_Cool__INP_DIS, CYREG_PRT4_INP_DIS
.set PELTIER2_Cool__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set PELTIER2_Cool__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set PELTIER2_Cool__LCD_EN, CYREG_PRT4_LCD_EN
.set PELTIER2_Cool__MASK, 0x08
.set PELTIER2_Cool__PORT, 4
.set PELTIER2_Cool__PRT, CYREG_PRT4_PRT
.set PELTIER2_Cool__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set PELTIER2_Cool__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set PELTIER2_Cool__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set PELTIER2_Cool__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set PELTIER2_Cool__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set PELTIER2_Cool__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set PELTIER2_Cool__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set PELTIER2_Cool__PS, CYREG_PRT4_PS
.set PELTIER2_Cool__SHIFT, 3
.set PELTIER2_Cool__SLW, CYREG_PRT4_SLW

/* PELTIER2_Heat */
.set PELTIER2_Heat__0__INTTYPE, CYREG_PICU4_INTTYPE5
.set PELTIER2_Heat__0__MASK, 0x20
.set PELTIER2_Heat__0__PC, CYREG_PRT4_PC5
.set PELTIER2_Heat__0__PORT, 4
.set PELTIER2_Heat__0__SHIFT, 5
.set PELTIER2_Heat__AG, CYREG_PRT4_AG
.set PELTIER2_Heat__AMUX, CYREG_PRT4_AMUX
.set PELTIER2_Heat__BIE, CYREG_PRT4_BIE
.set PELTIER2_Heat__BIT_MASK, CYREG_PRT4_BIT_MASK
.set PELTIER2_Heat__BYP, CYREG_PRT4_BYP
.set PELTIER2_Heat__CTL, CYREG_PRT4_CTL
.set PELTIER2_Heat__DM0, CYREG_PRT4_DM0
.set PELTIER2_Heat__DM1, CYREG_PRT4_DM1
.set PELTIER2_Heat__DM2, CYREG_PRT4_DM2
.set PELTIER2_Heat__DR, CYREG_PRT4_DR
.set PELTIER2_Heat__INP_DIS, CYREG_PRT4_INP_DIS
.set PELTIER2_Heat__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set PELTIER2_Heat__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set PELTIER2_Heat__LCD_EN, CYREG_PRT4_LCD_EN
.set PELTIER2_Heat__MASK, 0x20
.set PELTIER2_Heat__PORT, 4
.set PELTIER2_Heat__PRT, CYREG_PRT4_PRT
.set PELTIER2_Heat__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set PELTIER2_Heat__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set PELTIER2_Heat__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set PELTIER2_Heat__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set PELTIER2_Heat__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set PELTIER2_Heat__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set PELTIER2_Heat__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set PELTIER2_Heat__PS, CYREG_PRT4_PS
.set PELTIER2_Heat__SHIFT, 5
.set PELTIER2_Heat__SLW, CYREG_PRT4_SLW

/* Peltier1_Ctrl */
.set Peltier1_Ctrl_Sync_ctrl_reg__0__MASK, 0x01
.set Peltier1_Ctrl_Sync_ctrl_reg__0__POS, 0
.set Peltier1_Ctrl_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set Peltier1_Ctrl_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set Peltier1_Ctrl_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set Peltier1_Ctrl_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set Peltier1_Ctrl_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set Peltier1_Ctrl_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB06_07_MSK
.set Peltier1_Ctrl_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set Peltier1_Ctrl_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB06_07_MSK
.set Peltier1_Ctrl_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set Peltier1_Ctrl_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set Peltier1_Ctrl_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB06_CTL
.set Peltier1_Ctrl_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB06_ST_CTL
.set Peltier1_Ctrl_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB06_CTL
.set Peltier1_Ctrl_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB06_ST_CTL
.set Peltier1_Ctrl_Sync_ctrl_reg__MASK, 0x01
.set Peltier1_Ctrl_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set Peltier1_Ctrl_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set Peltier1_Ctrl_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB06_MSK

/* Peltier2_Ctrl */
.set Peltier2_Ctrl_Sync_ctrl_reg__0__MASK, 0x01
.set Peltier2_Ctrl_Sync_ctrl_reg__0__POS, 0
.set Peltier2_Ctrl_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set Peltier2_Ctrl_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set Peltier2_Ctrl_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set Peltier2_Ctrl_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set Peltier2_Ctrl_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set Peltier2_Ctrl_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB06_07_MSK
.set Peltier2_Ctrl_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set Peltier2_Ctrl_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB06_07_MSK
.set Peltier2_Ctrl_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set Peltier2_Ctrl_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set Peltier2_Ctrl_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB06_CTL
.set Peltier2_Ctrl_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB06_ST_CTL
.set Peltier2_Ctrl_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB06_CTL
.set Peltier2_Ctrl_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB06_ST_CTL
.set Peltier2_Ctrl_Sync_ctrl_reg__MASK, 0x01
.set Peltier2_Ctrl_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set Peltier2_Ctrl_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set Peltier2_Ctrl_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB06_MSK

/* timer_clock_1 */
.set timer_clock_1__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set timer_clock_1__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set timer_clock_1__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set timer_clock_1__CFG2_SRC_SEL_MASK, 0x07
.set timer_clock_1__INDEX, 0x01
.set timer_clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set timer_clock_1__PM_ACT_MSK, 0x02
.set timer_clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set timer_clock_1__PM_STBY_MSK, 0x02

/* Peltier_Enable */
.set Peltier_Enable_Sync_ctrl_reg__0__MASK, 0x01
.set Peltier_Enable_Sync_ctrl_reg__0__POS, 0
.set Peltier_Enable_Sync_ctrl_reg__1__MASK, 0x02
.set Peltier_Enable_Sync_ctrl_reg__1__POS, 1
.set Peltier_Enable_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set Peltier_Enable_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set Peltier_Enable_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set Peltier_Enable_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set Peltier_Enable_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set Peltier_Enable_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB05_06_MSK
.set Peltier_Enable_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set Peltier_Enable_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB05_06_MSK
.set Peltier_Enable_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set Peltier_Enable_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set Peltier_Enable_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB05_CTL
.set Peltier_Enable_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB05_ST_CTL
.set Peltier_Enable_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB05_CTL
.set Peltier_Enable_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB05_ST_CTL
.set Peltier_Enable_Sync_ctrl_reg__MASK, 0x03
.set Peltier_Enable_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set Peltier_Enable_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set Peltier_Enable_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB05_MSK

/* Stepper1_Enable */
.set Stepper1_Enable__0__INTTYPE, CYREG_PICU0_INTTYPE3
.set Stepper1_Enable__0__MASK, 0x08
.set Stepper1_Enable__0__PC, CYREG_PRT0_PC3
.set Stepper1_Enable__0__PORT, 0
.set Stepper1_Enable__0__SHIFT, 3
.set Stepper1_Enable__AG, CYREG_PRT0_AG
.set Stepper1_Enable__AMUX, CYREG_PRT0_AMUX
.set Stepper1_Enable__BIE, CYREG_PRT0_BIE
.set Stepper1_Enable__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Stepper1_Enable__BYP, CYREG_PRT0_BYP
.set Stepper1_Enable__CTL, CYREG_PRT0_CTL
.set Stepper1_Enable__DM0, CYREG_PRT0_DM0
.set Stepper1_Enable__DM1, CYREG_PRT0_DM1
.set Stepper1_Enable__DM2, CYREG_PRT0_DM2
.set Stepper1_Enable__DR, CYREG_PRT0_DR
.set Stepper1_Enable__INP_DIS, CYREG_PRT0_INP_DIS
.set Stepper1_Enable__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Stepper1_Enable__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Stepper1_Enable__LCD_EN, CYREG_PRT0_LCD_EN
.set Stepper1_Enable__MASK, 0x08
.set Stepper1_Enable__PORT, 0
.set Stepper1_Enable__PRT, CYREG_PRT0_PRT
.set Stepper1_Enable__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Stepper1_Enable__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Stepper1_Enable__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Stepper1_Enable__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Stepper1_Enable__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Stepper1_Enable__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Stepper1_Enable__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Stepper1_Enable__PS, CYREG_PRT0_PS
.set Stepper1_Enable__SHIFT, 3
.set Stepper1_Enable__SLW, CYREG_PRT0_SLW

/* Stepper1_Output */
.set Stepper1_Output__0__INTTYPE, CYREG_PICU0_INTTYPE2
.set Stepper1_Output__0__MASK, 0x04
.set Stepper1_Output__0__PC, CYREG_PRT0_PC2
.set Stepper1_Output__0__PORT, 0
.set Stepper1_Output__0__SHIFT, 2
.set Stepper1_Output__AG, CYREG_PRT0_AG
.set Stepper1_Output__AMUX, CYREG_PRT0_AMUX
.set Stepper1_Output__BIE, CYREG_PRT0_BIE
.set Stepper1_Output__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Stepper1_Output__BYP, CYREG_PRT0_BYP
.set Stepper1_Output__CTL, CYREG_PRT0_CTL
.set Stepper1_Output__DM0, CYREG_PRT0_DM0
.set Stepper1_Output__DM1, CYREG_PRT0_DM1
.set Stepper1_Output__DM2, CYREG_PRT0_DM2
.set Stepper1_Output__DR, CYREG_PRT0_DR
.set Stepper1_Output__INP_DIS, CYREG_PRT0_INP_DIS
.set Stepper1_Output__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Stepper1_Output__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Stepper1_Output__LCD_EN, CYREG_PRT0_LCD_EN
.set Stepper1_Output__MASK, 0x04
.set Stepper1_Output__PORT, 0
.set Stepper1_Output__PRT, CYREG_PRT0_PRT
.set Stepper1_Output__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Stepper1_Output__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Stepper1_Output__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Stepper1_Output__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Stepper1_Output__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Stepper1_Output__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Stepper1_Output__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Stepper1_Output__PS, CYREG_PRT0_PS
.set Stepper1_Output__SHIFT, 2
.set Stepper1_Output__SLW, CYREG_PRT0_SLW

/* Stepper2_Enable */
.set Stepper2_Enable__0__INTTYPE, CYREG_PICU12_INTTYPE3
.set Stepper2_Enable__0__MASK, 0x08
.set Stepper2_Enable__0__PC, CYREG_PRT12_PC3
.set Stepper2_Enable__0__PORT, 12
.set Stepper2_Enable__0__SHIFT, 3
.set Stepper2_Enable__AG, CYREG_PRT12_AG
.set Stepper2_Enable__BIE, CYREG_PRT12_BIE
.set Stepper2_Enable__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Stepper2_Enable__BYP, CYREG_PRT12_BYP
.set Stepper2_Enable__DM0, CYREG_PRT12_DM0
.set Stepper2_Enable__DM1, CYREG_PRT12_DM1
.set Stepper2_Enable__DM2, CYREG_PRT12_DM2
.set Stepper2_Enable__DR, CYREG_PRT12_DR
.set Stepper2_Enable__INP_DIS, CYREG_PRT12_INP_DIS
.set Stepper2_Enable__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Stepper2_Enable__MASK, 0x08
.set Stepper2_Enable__PORT, 12
.set Stepper2_Enable__PRT, CYREG_PRT12_PRT
.set Stepper2_Enable__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Stepper2_Enable__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Stepper2_Enable__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Stepper2_Enable__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Stepper2_Enable__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Stepper2_Enable__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Stepper2_Enable__PS, CYREG_PRT12_PS
.set Stepper2_Enable__SHIFT, 3
.set Stepper2_Enable__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Stepper2_Enable__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Stepper2_Enable__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Stepper2_Enable__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Stepper2_Enable__SLW, CYREG_PRT12_SLW

/* Stepper2_Output */
.set Stepper2_Output__0__INTTYPE, CYREG_PICU12_INTTYPE2
.set Stepper2_Output__0__MASK, 0x04
.set Stepper2_Output__0__PC, CYREG_PRT12_PC2
.set Stepper2_Output__0__PORT, 12
.set Stepper2_Output__0__SHIFT, 2
.set Stepper2_Output__AG, CYREG_PRT12_AG
.set Stepper2_Output__BIE, CYREG_PRT12_BIE
.set Stepper2_Output__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Stepper2_Output__BYP, CYREG_PRT12_BYP
.set Stepper2_Output__DM0, CYREG_PRT12_DM0
.set Stepper2_Output__DM1, CYREG_PRT12_DM1
.set Stepper2_Output__DM2, CYREG_PRT12_DM2
.set Stepper2_Output__DR, CYREG_PRT12_DR
.set Stepper2_Output__INP_DIS, CYREG_PRT12_INP_DIS
.set Stepper2_Output__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Stepper2_Output__MASK, 0x04
.set Stepper2_Output__PORT, 12
.set Stepper2_Output__PRT, CYREG_PRT12_PRT
.set Stepper2_Output__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Stepper2_Output__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Stepper2_Output__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Stepper2_Output__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Stepper2_Output__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Stepper2_Output__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Stepper2_Output__PS, CYREG_PRT12_PS
.set Stepper2_Output__SHIFT, 2
.set Stepper2_Output__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Stepper2_Output__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Stepper2_Output__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Stepper2_Output__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Stepper2_Output__SLW, CYREG_PRT12_SLW

/* Peltier1_Enable_1 */
.set Peltier1_Enable_1__0__INTTYPE, CYREG_PICU0_INTTYPE4
.set Peltier1_Enable_1__0__MASK, 0x10
.set Peltier1_Enable_1__0__PC, CYREG_PRT0_PC4
.set Peltier1_Enable_1__0__PORT, 0
.set Peltier1_Enable_1__0__SHIFT, 4
.set Peltier1_Enable_1__AG, CYREG_PRT0_AG
.set Peltier1_Enable_1__AMUX, CYREG_PRT0_AMUX
.set Peltier1_Enable_1__BIE, CYREG_PRT0_BIE
.set Peltier1_Enable_1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Peltier1_Enable_1__BYP, CYREG_PRT0_BYP
.set Peltier1_Enable_1__CTL, CYREG_PRT0_CTL
.set Peltier1_Enable_1__DM0, CYREG_PRT0_DM0
.set Peltier1_Enable_1__DM1, CYREG_PRT0_DM1
.set Peltier1_Enable_1__DM2, CYREG_PRT0_DM2
.set Peltier1_Enable_1__DR, CYREG_PRT0_DR
.set Peltier1_Enable_1__INP_DIS, CYREG_PRT0_INP_DIS
.set Peltier1_Enable_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Peltier1_Enable_1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Peltier1_Enable_1__LCD_EN, CYREG_PRT0_LCD_EN
.set Peltier1_Enable_1__MASK, 0x10
.set Peltier1_Enable_1__PORT, 0
.set Peltier1_Enable_1__PRT, CYREG_PRT0_PRT
.set Peltier1_Enable_1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Peltier1_Enable_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Peltier1_Enable_1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Peltier1_Enable_1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Peltier1_Enable_1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Peltier1_Enable_1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Peltier1_Enable_1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Peltier1_Enable_1__PS, CYREG_PRT0_PS
.set Peltier1_Enable_1__SHIFT, 4
.set Peltier1_Enable_1__SLW, CYREG_PRT0_SLW

/* Peltier1_Enable_2 */
.set Peltier1_Enable_2__0__INTTYPE, CYREG_PICU0_INTTYPE6
.set Peltier1_Enable_2__0__MASK, 0x40
.set Peltier1_Enable_2__0__PC, CYREG_PRT0_PC6
.set Peltier1_Enable_2__0__PORT, 0
.set Peltier1_Enable_2__0__SHIFT, 6
.set Peltier1_Enable_2__AG, CYREG_PRT0_AG
.set Peltier1_Enable_2__AMUX, CYREG_PRT0_AMUX
.set Peltier1_Enable_2__BIE, CYREG_PRT0_BIE
.set Peltier1_Enable_2__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Peltier1_Enable_2__BYP, CYREG_PRT0_BYP
.set Peltier1_Enable_2__CTL, CYREG_PRT0_CTL
.set Peltier1_Enable_2__DM0, CYREG_PRT0_DM0
.set Peltier1_Enable_2__DM1, CYREG_PRT0_DM1
.set Peltier1_Enable_2__DM2, CYREG_PRT0_DM2
.set Peltier1_Enable_2__DR, CYREG_PRT0_DR
.set Peltier1_Enable_2__INP_DIS, CYREG_PRT0_INP_DIS
.set Peltier1_Enable_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Peltier1_Enable_2__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Peltier1_Enable_2__LCD_EN, CYREG_PRT0_LCD_EN
.set Peltier1_Enable_2__MASK, 0x40
.set Peltier1_Enable_2__PORT, 0
.set Peltier1_Enable_2__PRT, CYREG_PRT0_PRT
.set Peltier1_Enable_2__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Peltier1_Enable_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Peltier1_Enable_2__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Peltier1_Enable_2__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Peltier1_Enable_2__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Peltier1_Enable_2__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Peltier1_Enable_2__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Peltier1_Enable_2__PS, CYREG_PRT0_PS
.set Peltier1_Enable_2__SHIFT, 6
.set Peltier1_Enable_2__SLW, CYREG_PRT0_SLW

/* Peltier1_PWM_Ctrl_PWMUDB */
.set Peltier1_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set Peltier1_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set Peltier1_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set Peltier1_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set Peltier1_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set Peltier1_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB07_08_MSK
.set Peltier1_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set Peltier1_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB07_08_MSK
.set Peltier1_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set Peltier1_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set Peltier1_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set Peltier1_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set Peltier1_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB07_CTL
.set Peltier1_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB07_ST_CTL
.set Peltier1_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB07_CTL
.set Peltier1_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB07_ST_CTL
.set Peltier1_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set Peltier1_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set Peltier1_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set Peltier1_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB07_MSK
.set Peltier1_PWM_Ctrl_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set Peltier1_PWM_Ctrl_PWMUDB_genblk8_stsreg__0__POS, 0
.set Peltier1_PWM_Ctrl_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set Peltier1_PWM_Ctrl_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB06_07_ST
.set Peltier1_PWM_Ctrl_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set Peltier1_PWM_Ctrl_PWMUDB_genblk8_stsreg__2__POS, 2
.set Peltier1_PWM_Ctrl_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set Peltier1_PWM_Ctrl_PWMUDB_genblk8_stsreg__3__POS, 3
.set Peltier1_PWM_Ctrl_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set Peltier1_PWM_Ctrl_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB06_MSK
.set Peltier1_PWM_Ctrl_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set Peltier1_PWM_Ctrl_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set Peltier1_PWM_Ctrl_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set Peltier1_PWM_Ctrl_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B0_UDB06_ST_CTL
.set Peltier1_PWM_Ctrl_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB06_ST_CTL
.set Peltier1_PWM_Ctrl_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB06_ST
.set Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB06_07_A0
.set Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB06_07_A1
.set Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB06_07_D0
.set Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB06_07_D1
.set Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB06_07_F0
.set Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB06_07_F1
.set Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB06_A0_A1
.set Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B0_UDB06_A0
.set Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B0_UDB06_A1
.set Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB06_D0_D1
.set Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B0_UDB06_D0
.set Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B0_UDB06_D1
.set Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB06_F0_F1
.set Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B0_UDB06_F0
.set Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B0_UDB06_F1
.set Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B0_UDB07_08_A0
.set Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B0_UDB07_08_A1
.set Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B0_UDB07_08_D0
.set Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B0_UDB07_08_D1
.set Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B0_UDB07_08_F0
.set Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B0_UDB07_08_F1
.set Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B0_UDB07_A0_A1
.set Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B0_UDB07_A0
.set Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B0_UDB07_A1
.set Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B0_UDB07_D0_D1
.set Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B0_UDB07_D0
.set Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B0_UDB07_D1
.set Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B0_UDB07_F0_F1
.set Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B0_UDB07_F0
.set Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B0_UDB07_F1
.set Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set Peltier1_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL

/* Peltier2_Enable_1 */
.set Peltier2_Enable_1__0__INTTYPE, CYREG_PICU4_INTTYPE2
.set Peltier2_Enable_1__0__MASK, 0x04
.set Peltier2_Enable_1__0__PC, CYREG_PRT4_PC2
.set Peltier2_Enable_1__0__PORT, 4
.set Peltier2_Enable_1__0__SHIFT, 2
.set Peltier2_Enable_1__AG, CYREG_PRT4_AG
.set Peltier2_Enable_1__AMUX, CYREG_PRT4_AMUX
.set Peltier2_Enable_1__BIE, CYREG_PRT4_BIE
.set Peltier2_Enable_1__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Peltier2_Enable_1__BYP, CYREG_PRT4_BYP
.set Peltier2_Enable_1__CTL, CYREG_PRT4_CTL
.set Peltier2_Enable_1__DM0, CYREG_PRT4_DM0
.set Peltier2_Enable_1__DM1, CYREG_PRT4_DM1
.set Peltier2_Enable_1__DM2, CYREG_PRT4_DM2
.set Peltier2_Enable_1__DR, CYREG_PRT4_DR
.set Peltier2_Enable_1__INP_DIS, CYREG_PRT4_INP_DIS
.set Peltier2_Enable_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set Peltier2_Enable_1__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Peltier2_Enable_1__LCD_EN, CYREG_PRT4_LCD_EN
.set Peltier2_Enable_1__MASK, 0x04
.set Peltier2_Enable_1__PORT, 4
.set Peltier2_Enable_1__PRT, CYREG_PRT4_PRT
.set Peltier2_Enable_1__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Peltier2_Enable_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Peltier2_Enable_1__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Peltier2_Enable_1__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Peltier2_Enable_1__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Peltier2_Enable_1__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Peltier2_Enable_1__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Peltier2_Enable_1__PS, CYREG_PRT4_PS
.set Peltier2_Enable_1__SHIFT, 2
.set Peltier2_Enable_1__SLW, CYREG_PRT4_SLW

/* Peltier2_Enable_2 */
.set Peltier2_Enable_2__0__INTTYPE, CYREG_PICU4_INTTYPE4
.set Peltier2_Enable_2__0__MASK, 0x10
.set Peltier2_Enable_2__0__PC, CYREG_PRT4_PC4
.set Peltier2_Enable_2__0__PORT, 4
.set Peltier2_Enable_2__0__SHIFT, 4
.set Peltier2_Enable_2__AG, CYREG_PRT4_AG
.set Peltier2_Enable_2__AMUX, CYREG_PRT4_AMUX
.set Peltier2_Enable_2__BIE, CYREG_PRT4_BIE
.set Peltier2_Enable_2__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Peltier2_Enable_2__BYP, CYREG_PRT4_BYP
.set Peltier2_Enable_2__CTL, CYREG_PRT4_CTL
.set Peltier2_Enable_2__DM0, CYREG_PRT4_DM0
.set Peltier2_Enable_2__DM1, CYREG_PRT4_DM1
.set Peltier2_Enable_2__DM2, CYREG_PRT4_DM2
.set Peltier2_Enable_2__DR, CYREG_PRT4_DR
.set Peltier2_Enable_2__INP_DIS, CYREG_PRT4_INP_DIS
.set Peltier2_Enable_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set Peltier2_Enable_2__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Peltier2_Enable_2__LCD_EN, CYREG_PRT4_LCD_EN
.set Peltier2_Enable_2__MASK, 0x10
.set Peltier2_Enable_2__PORT, 4
.set Peltier2_Enable_2__PRT, CYREG_PRT4_PRT
.set Peltier2_Enable_2__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Peltier2_Enable_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Peltier2_Enable_2__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Peltier2_Enable_2__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Peltier2_Enable_2__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Peltier2_Enable_2__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Peltier2_Enable_2__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Peltier2_Enable_2__PS, CYREG_PRT4_PS
.set Peltier2_Enable_2__SHIFT, 4
.set Peltier2_Enable_2__SLW, CYREG_PRT4_SLW

/* Peltier2_PWM_Ctrl_PWMUDB */
.set Peltier2_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set Peltier2_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set Peltier2_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set Peltier2_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set Peltier2_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set Peltier2_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB04_05_MSK
.set Peltier2_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set Peltier2_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB04_05_MSK
.set Peltier2_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set Peltier2_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set Peltier2_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set Peltier2_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set Peltier2_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB04_CTL
.set Peltier2_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB04_ST_CTL
.set Peltier2_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB04_CTL
.set Peltier2_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB04_ST_CTL
.set Peltier2_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set Peltier2_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set Peltier2_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set Peltier2_PWM_Ctrl_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB04_MSK
.set Peltier2_PWM_Ctrl_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set Peltier2_PWM_Ctrl_PWMUDB_genblk8_stsreg__0__POS, 0
.set Peltier2_PWM_Ctrl_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set Peltier2_PWM_Ctrl_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB05_06_ST
.set Peltier2_PWM_Ctrl_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set Peltier2_PWM_Ctrl_PWMUDB_genblk8_stsreg__2__POS, 2
.set Peltier2_PWM_Ctrl_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set Peltier2_PWM_Ctrl_PWMUDB_genblk8_stsreg__3__POS, 3
.set Peltier2_PWM_Ctrl_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set Peltier2_PWM_Ctrl_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB05_MSK
.set Peltier2_PWM_Ctrl_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set Peltier2_PWM_Ctrl_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set Peltier2_PWM_Ctrl_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set Peltier2_PWM_Ctrl_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B0_UDB05_ST_CTL
.set Peltier2_PWM_Ctrl_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB05_ST_CTL
.set Peltier2_PWM_Ctrl_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB05_ST
.set Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB04_05_A0
.set Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB04_05_A1
.set Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB04_05_D0
.set Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB04_05_D1
.set Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB04_05_F0
.set Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB04_05_F1
.set Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB04_A0_A1
.set Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B0_UDB04_A0
.set Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B0_UDB04_A1
.set Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB04_D0_D1
.set Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B0_UDB04_D0
.set Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B0_UDB04_D1
.set Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB04_F0_F1
.set Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B0_UDB04_F0
.set Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B0_UDB04_F1
.set Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B0_UDB05_06_A0
.set Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B0_UDB05_06_A1
.set Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B0_UDB05_06_D0
.set Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B0_UDB05_06_D1
.set Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B0_UDB05_06_F0
.set Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B0_UDB05_06_F1
.set Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B0_UDB05_A0_A1
.set Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B0_UDB05_A0
.set Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B0_UDB05_A1
.set Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B0_UDB05_D0_D1
.set Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B0_UDB05_D0
.set Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B0_UDB05_D1
.set Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B0_UDB05_F0_F1
.set Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B0_UDB05_F0
.set Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B0_UDB05_F1
.set Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set Peltier2_PWM_Ctrl_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL

/* Stepper1_Step_SizeA1 */
.set Stepper1_Step_SizeA1__0__INTTYPE, CYREG_PICU4_INTTYPE1
.set Stepper1_Step_SizeA1__0__MASK, 0x02
.set Stepper1_Step_SizeA1__0__PC, CYREG_PRT4_PC1
.set Stepper1_Step_SizeA1__0__PORT, 4
.set Stepper1_Step_SizeA1__0__SHIFT, 1
.set Stepper1_Step_SizeA1__AG, CYREG_PRT4_AG
.set Stepper1_Step_SizeA1__AMUX, CYREG_PRT4_AMUX
.set Stepper1_Step_SizeA1__BIE, CYREG_PRT4_BIE
.set Stepper1_Step_SizeA1__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Stepper1_Step_SizeA1__BYP, CYREG_PRT4_BYP
.set Stepper1_Step_SizeA1__CTL, CYREG_PRT4_CTL
.set Stepper1_Step_SizeA1__DM0, CYREG_PRT4_DM0
.set Stepper1_Step_SizeA1__DM1, CYREG_PRT4_DM1
.set Stepper1_Step_SizeA1__DM2, CYREG_PRT4_DM2
.set Stepper1_Step_SizeA1__DR, CYREG_PRT4_DR
.set Stepper1_Step_SizeA1__INP_DIS, CYREG_PRT4_INP_DIS
.set Stepper1_Step_SizeA1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set Stepper1_Step_SizeA1__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Stepper1_Step_SizeA1__LCD_EN, CYREG_PRT4_LCD_EN
.set Stepper1_Step_SizeA1__MASK, 0x02
.set Stepper1_Step_SizeA1__PORT, 4
.set Stepper1_Step_SizeA1__PRT, CYREG_PRT4_PRT
.set Stepper1_Step_SizeA1__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Stepper1_Step_SizeA1__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Stepper1_Step_SizeA1__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Stepper1_Step_SizeA1__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Stepper1_Step_SizeA1__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Stepper1_Step_SizeA1__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Stepper1_Step_SizeA1__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Stepper1_Step_SizeA1__PS, CYREG_PRT4_PS
.set Stepper1_Step_SizeA1__SHIFT, 1
.set Stepper1_Step_SizeA1__SLW, CYREG_PRT4_SLW

/* Stepper1_Step_SizeB1 */
.set Stepper1_Step_SizeB1__0__INTTYPE, CYREG_PICU4_INTTYPE0
.set Stepper1_Step_SizeB1__0__MASK, 0x01
.set Stepper1_Step_SizeB1__0__PC, CYREG_PRT4_PC0
.set Stepper1_Step_SizeB1__0__PORT, 4
.set Stepper1_Step_SizeB1__0__SHIFT, 0
.set Stepper1_Step_SizeB1__AG, CYREG_PRT4_AG
.set Stepper1_Step_SizeB1__AMUX, CYREG_PRT4_AMUX
.set Stepper1_Step_SizeB1__BIE, CYREG_PRT4_BIE
.set Stepper1_Step_SizeB1__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Stepper1_Step_SizeB1__BYP, CYREG_PRT4_BYP
.set Stepper1_Step_SizeB1__CTL, CYREG_PRT4_CTL
.set Stepper1_Step_SizeB1__DM0, CYREG_PRT4_DM0
.set Stepper1_Step_SizeB1__DM1, CYREG_PRT4_DM1
.set Stepper1_Step_SizeB1__DM2, CYREG_PRT4_DM2
.set Stepper1_Step_SizeB1__DR, CYREG_PRT4_DR
.set Stepper1_Step_SizeB1__INP_DIS, CYREG_PRT4_INP_DIS
.set Stepper1_Step_SizeB1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set Stepper1_Step_SizeB1__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Stepper1_Step_SizeB1__LCD_EN, CYREG_PRT4_LCD_EN
.set Stepper1_Step_SizeB1__MASK, 0x01
.set Stepper1_Step_SizeB1__PORT, 4
.set Stepper1_Step_SizeB1__PRT, CYREG_PRT4_PRT
.set Stepper1_Step_SizeB1__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Stepper1_Step_SizeB1__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Stepper1_Step_SizeB1__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Stepper1_Step_SizeB1__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Stepper1_Step_SizeB1__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Stepper1_Step_SizeB1__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Stepper1_Step_SizeB1__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Stepper1_Step_SizeB1__PS, CYREG_PRT4_PS
.set Stepper1_Step_SizeB1__SHIFT, 0
.set Stepper1_Step_SizeB1__SLW, CYREG_PRT4_SLW

/* Stepper2_Step_SizeA2 */
.set Stepper2_Step_SizeA2__0__INTTYPE, CYREG_PICU12_INTTYPE1
.set Stepper2_Step_SizeA2__0__MASK, 0x02
.set Stepper2_Step_SizeA2__0__PC, CYREG_PRT12_PC1
.set Stepper2_Step_SizeA2__0__PORT, 12
.set Stepper2_Step_SizeA2__0__SHIFT, 1
.set Stepper2_Step_SizeA2__AG, CYREG_PRT12_AG
.set Stepper2_Step_SizeA2__BIE, CYREG_PRT12_BIE
.set Stepper2_Step_SizeA2__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Stepper2_Step_SizeA2__BYP, CYREG_PRT12_BYP
.set Stepper2_Step_SizeA2__DM0, CYREG_PRT12_DM0
.set Stepper2_Step_SizeA2__DM1, CYREG_PRT12_DM1
.set Stepper2_Step_SizeA2__DM2, CYREG_PRT12_DM2
.set Stepper2_Step_SizeA2__DR, CYREG_PRT12_DR
.set Stepper2_Step_SizeA2__INP_DIS, CYREG_PRT12_INP_DIS
.set Stepper2_Step_SizeA2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Stepper2_Step_SizeA2__MASK, 0x02
.set Stepper2_Step_SizeA2__PORT, 12
.set Stepper2_Step_SizeA2__PRT, CYREG_PRT12_PRT
.set Stepper2_Step_SizeA2__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Stepper2_Step_SizeA2__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Stepper2_Step_SizeA2__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Stepper2_Step_SizeA2__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Stepper2_Step_SizeA2__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Stepper2_Step_SizeA2__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Stepper2_Step_SizeA2__PS, CYREG_PRT12_PS
.set Stepper2_Step_SizeA2__SHIFT, 1
.set Stepper2_Step_SizeA2__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Stepper2_Step_SizeA2__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Stepper2_Step_SizeA2__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Stepper2_Step_SizeA2__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Stepper2_Step_SizeA2__SLW, CYREG_PRT12_SLW

/* Stepper2_Step_SizeB2 */
.set Stepper2_Step_SizeB2__0__INTTYPE, CYREG_PICU12_INTTYPE0
.set Stepper2_Step_SizeB2__0__MASK, 0x01
.set Stepper2_Step_SizeB2__0__PC, CYREG_PRT12_PC0
.set Stepper2_Step_SizeB2__0__PORT, 12
.set Stepper2_Step_SizeB2__0__SHIFT, 0
.set Stepper2_Step_SizeB2__AG, CYREG_PRT12_AG
.set Stepper2_Step_SizeB2__BIE, CYREG_PRT12_BIE
.set Stepper2_Step_SizeB2__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Stepper2_Step_SizeB2__BYP, CYREG_PRT12_BYP
.set Stepper2_Step_SizeB2__DM0, CYREG_PRT12_DM0
.set Stepper2_Step_SizeB2__DM1, CYREG_PRT12_DM1
.set Stepper2_Step_SizeB2__DM2, CYREG_PRT12_DM2
.set Stepper2_Step_SizeB2__DR, CYREG_PRT12_DR
.set Stepper2_Step_SizeB2__INP_DIS, CYREG_PRT12_INP_DIS
.set Stepper2_Step_SizeB2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Stepper2_Step_SizeB2__MASK, 0x01
.set Stepper2_Step_SizeB2__PORT, 12
.set Stepper2_Step_SizeB2__PRT, CYREG_PRT12_PRT
.set Stepper2_Step_SizeB2__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Stepper2_Step_SizeB2__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Stepper2_Step_SizeB2__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Stepper2_Step_SizeB2__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Stepper2_Step_SizeB2__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Stepper2_Step_SizeB2__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Stepper2_Step_SizeB2__PS, CYREG_PRT12_PS
.set Stepper2_Step_SizeB2__SHIFT, 0
.set Stepper2_Step_SizeB2__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Stepper2_Step_SizeB2__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Stepper2_Step_SizeB2__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Stepper2_Step_SizeB2__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Stepper2_Step_SizeB2__SLW, CYREG_PRT12_SLW

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 18
.set CYDEV_CHIP_DIE_PSOC4A, 10
.set CYDEV_CHIP_DIE_PSOC5LP, 17
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E123069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 10
.set CYDEV_CHIP_MEMBER_4C, 15
.set CYDEV_CHIP_MEMBER_4D, 6
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 11
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 9
.set CYDEV_CHIP_MEMBER_4I, 14
.set CYDEV_CHIP_MEMBER_4J, 7
.set CYDEV_CHIP_MEMBER_4K, 8
.set CYDEV_CHIP_MEMBER_4L, 13
.set CYDEV_CHIP_MEMBER_4M, 12
.set CYDEV_CHIP_MEMBER_4N, 5
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 17
.set CYDEV_CHIP_MEMBER_5B, 16
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000038
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP, 1
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
