// Seed: 801005115
module module_0 (
    input supply1 id_0,
    input wand id_1,
    input wire id_2,
    input wand id_3,
    input tri id_4,
    output tri1 id_5,
    input wor id_6,
    input tri id_7
    , id_10,
    output wand id_8
);
  wire id_11;
  assign id_8 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    input tri id_1,
    input uwire id_2,
    output wand id_3,
    input supply1 id_4
    , id_13,
    input tri0 id_5,
    input tri1 id_6,
    input wor id_7,
    output wand id_8,
    input uwire id_9,
    output wand id_10,
    output tri1 id_11
);
  and (id_10, id_6, id_4, id_9, id_1, id_2, id_7, id_13, id_5, id_0);
  module_0(
      id_0, id_5, id_1, id_5, id_2, id_8, id_7, id_9, id_10
  );
  always @(*) id_8 = 1'b0;
endmodule
