// Seed: 2642761539
module module_0 (
    module_0,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  assign module_1.id_2 = 0;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  logic id_12;
  always force id_9 = id_7;
endmodule
module module_1 (
    output tri0 id_0,
    output supply1 id_1,
    input wor id_2,
    input wor id_3
    , id_11,
    input wire id_4,
    inout tri1 id_5
    , id_12,
    output wand id_6,
    output tri0 id_7,
    input supply0 id_8
    , id_13,
    output uwire id_9
);
  supply1 id_14 = id_3 ^ 1;
  module_0 modCall_1 (
      id_13,
      id_11,
      id_13,
      id_13,
      id_14,
      id_12,
      id_14,
      id_14,
      id_12,
      id_11,
      id_11
  );
  assign id_6 = 1'b0;
endmodule
