

================================================================
== Vitis HLS Report for 'example'
================================================================
* Date:           Tue Oct  5 21:09:41 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        hls_m_axi
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        5|        ?|  50.000 ns|         ?|    6|    ?|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------+----------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                             |                                  |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |                   Instance                  |              Module              |   min   |   max   |    min    |    max   | min | max |   Type  |
        +---------------------------------------------+----------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_example_Pipeline_1_fu_103                |example_Pipeline_1                |        4|        ?|  40.000 ns|         ?|    4|    ?|       no|
        |grp_example_Pipeline_VITIS_LOOP_38_1_fu_112  |example_Pipeline_VITIS_LOOP_38_1  |        2|      130|  20.000 ns|  1.300 us|    2|  130|       no|
        |grp_example_Pipeline_3_fu_120                |example_Pipeline_3                |        4|        ?|  40.000 ns|         ?|    4|    ?|       no|
        +---------------------------------------------+----------------------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     20|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        4|    -|     974|   1214|    -|
|Memory           |        2|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    509|    -|
|Register         |        -|    -|     277|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        6|    0|    1251|   1743|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        2|    0|       1|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------+----------------------------------+---------+----+-----+-----+-----+
    |                   Instance                  |              Module              | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------------+----------------------------------+---------+----+-----+-----+-----+
    |control_s_axi_U                              |control_s_axi                     |        0|   0|  182|  296|    0|
    |grp_example_Pipeline_1_fu_103                |example_Pipeline_1                |        0|   0|   59|   83|    0|
    |grp_example_Pipeline_3_fu_120                |example_Pipeline_3                |        0|   0|  163|  146|    0|
    |grp_example_Pipeline_VITIS_LOOP_38_1_fu_112  |example_Pipeline_VITIS_LOOP_38_1  |        0|   0|   58|  109|    0|
    |gmem_m_axi_U                                 |gmem_m_axi                        |        4|   0|  512|  580|    0|
    +---------------------------------------------+----------------------------------+---------+----+-----+-----+-----+
    |Total                                        |                                  |        4|   0|  974| 1214|    0|
    +---------------------------------------------+----------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------+-------+---------+---+----+-----+------+-----+------+-------------+
    | Memory | Module| BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------+-------+---------+---+----+-----+------+-----+------+-------------+
    |buff_U  |buff   |        2|  0|   0|    0|   100|   32|     1|         3200|
    +--------+-------+---------+---+----+-----+------+-----+------+-------------+
    |Total   |       |        2|  0|   0|    0|   100|   32|     1|         3200|
    +--------+-------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |ap_block_state19     |       and|   0|  0|   2|           1|           1|
    |icmp_ln36_fu_129_p2  |      icmp|   0|  0|  18|          32|           1|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  20|          33|           2|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------------+-----+-----------+-----+-----------+
    |                         Name                         | LUT | Input Size| Bits| Total Bits|
    +------------------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                             |  113|         22|    1|         22|
    |buff_address0                                         |   20|          4|    7|         28|
    |buff_ce0                                              |   20|          4|    1|          4|
    |buff_ce1                                              |    9|          2|    1|          2|
    |buff_d0                                               |   14|          3|   32|         96|
    |buff_we0                                              |   14|          3|    1|          3|
    |gmem_ARADDR                                           |   14|          3|   64|        192|
    |gmem_ARBURST                                          |    9|          2|    2|          4|
    |gmem_ARCACHE                                          |    9|          2|    4|          8|
    |gmem_ARID                                             |    9|          2|    1|          2|
    |gmem_ARLEN                                            |   14|          3|   32|         96|
    |gmem_ARLOCK                                           |    9|          2|    2|          4|
    |gmem_ARPROT                                           |    9|          2|    3|          6|
    |gmem_ARQOS                                            |    9|          2|    4|          8|
    |gmem_ARREGION                                         |    9|          2|    4|          8|
    |gmem_ARSIZE                                           |    9|          2|    3|          6|
    |gmem_ARUSER                                           |    9|          2|    1|          2|
    |gmem_ARVALID                                          |   14|          3|    1|          3|
    |gmem_AWADDR                                           |   14|          3|   64|        192|
    |gmem_AWBURST                                          |    9|          2|    2|          4|
    |gmem_AWCACHE                                          |    9|          2|    4|          8|
    |gmem_AWID                                             |    9|          2|    1|          2|
    |gmem_AWLEN                                            |   14|          3|   32|         96|
    |gmem_AWLOCK                                           |    9|          2|    2|          4|
    |gmem_AWPROT                                           |    9|          2|    3|          6|
    |gmem_AWQOS                                            |    9|          2|    4|          8|
    |gmem_AWREGION                                         |    9|          2|    4|          8|
    |gmem_AWSIZE                                           |    9|          2|    3|          6|
    |gmem_AWUSER                                           |    9|          2|    1|          2|
    |gmem_AWVALID                                          |   14|          3|    1|          3|
    |gmem_BREADY                                           |   14|          3|    1|          3|
    |gmem_RREADY                                           |    9|          2|    1|          2|
    |gmem_WVALID                                           |    9|          2|    1|          2|
    |gmem_blk_n_AR                                         |    9|          2|    1|          2|
    |gmem_blk_n_AW                                         |    9|          2|    1|          2|
    |gmem_blk_n_B                                          |    9|          2|    1|          2|
    |grp_example_Pipeline_VITIS_LOOP_38_1_fu_112_length_r  |   14|          3|   32|         96|
    +------------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                                 |  509|        108|  323|        942|
    +------------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------+----+----+-----+-----------+
    |                           Name                           | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------+----+----+-----+-----------+
    |a_read_reg_188                                            |  64|   0|   64|          0|
    |ap_CS_fsm                                                 |  21|   0|   21|          0|
    |grp_example_Pipeline_1_fu_103_ap_start_reg                |   1|   0|    1|          0|
    |grp_example_Pipeline_3_fu_120_ap_start_reg                |   1|   0|    1|          0|
    |grp_example_Pipeline_VITIS_LOOP_38_1_fu_112_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln36_reg_194                                         |   1|   0|    1|          0|
    |length_read_reg_179                                       |  32|   0|   32|          0|
    |p_cast1_reg_208                                           |  62|   0|   62|          0|
    |p_cast_reg_198                                            |  62|   0|   62|          0|
    |value_read_reg_174                                        |  32|   0|   32|          0|
    +----------------------------------------------------------+----+----+-----+-----------+
    |Total                                                     | 277|   0|  277|          0|
    +----------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|       example|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|       example|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|       example|  return value|
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|          gmem|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

