/*=================================================================================
Copyright (c) 2012, Intel Corporation
Subject to the terms and conditions of the Master Development License
Agreement between Intel and Apple dated August 26, 2005; under the Category 2 Intel
OpenCL CPU Backend Software PA/License dated November 15, 2012 ; and RS-NDA #58744
==================================================================================*/
#ifndef __BARRIER_MAIN_H__
#define __BARRIER_MAIN_H__

#include "debuggingservicetype.h"
#include "BuiltinLibInfo.h"
#include "llvm/Pass.h"
#include <map>

using namespace llvm;

namespace intel {


  /// @brief BarrierMain pass is a module pass that handles the whole
  /// barriers passes. It simply calls all other passes for you.
  class BarrierMain : public ModulePass {

  public:
    static char ID;

    /// @brief C'tor
    /// @param debugType the type of debugging support enabled
    BarrierMain(DebuggingServiceType debugType);

    /// @brief D'tor
    ~BarrierMain() {}

    /// @brief Provides name of pass
    virtual const char *getPassName() const {
      return "Intel OpenCL BarrierMain";
    }

    /// @brief execute pass on given module
    /// @param M module to optimize
    /// @returns True if module was modified
    virtual bool runOnModule(Module &M);

    /// @brief Inform about usage/mofication/dependency of this pass
    virtual void getAnalysisUsage(AnalysisUsage &AU) const {
      AU.addRequired<BuiltinLibInfo>();
    }

    /// @brief return special buffer stride size map
    /// @param bufferStrideMap - the map to output all data into
    void getStrideMap(std::map<std::string, unsigned int>& bufferStrideMap) {
      bufferStrideMap.clear();
      bufferStrideMap.insert(m_bufferStrideMap.begin(), m_bufferStrideMap.end());
    }
  private:
    /// The type of debugging service enabled
    DebuggingServiceType m_debugType;

    /// This holds a map between kernel function name and buffer stride size
    std::map<std::string, unsigned int> m_bufferStrideMap;

  };

} // namespace intel

#endif // __BARRIER_MAIN_H__

