/*
 * pinmap_SM-S908U CTC.c
 *
 *  Created on: 2019. 5. 17.
 *      Author:
 */

#include "main.h"

Pair IN_MAIN1[] ={ {DFF1,1},{DFF11,1} };//EXT_VGL_8P0 MAIN1 - SUB1
Pair IN_MAIN2[] ={ {DFF1,2},{DFF11,2} };//UB_CON_DET_1 MAIN2 - SUB2
Pair IN_MAIN3[] ={ {DFF1,4} };//DUMMY_1 MAIN3
Pair IN_MAIN4[] ={ {DFF1,8} };//GND MAIN4
Pair IN_MAIN5[] ={ {DFF1,16} };//ELVSS_6P4 MAIN5
Pair IN_MAIN6[] ={ {DFF1,32} };//VDD_DDR_1P4 MAIN6
Pair IN_MAIN7[] ={ {DFF1,64} };//ELVSS_6P4 MAIN7
Pair IN_MAIN8[] ={ {DFF1,128} };//VDD_DDR_1P4 MAIN8
Pair IN_MAIN9[] ={ {DFF2,1} };//ELVSS_6P4 MAIN9
Pair IN_MAIN10[] ={ {DFF2,2},{DFF12,2} };//VDD_DDI_1P8 MAIN10 - SUB10
Pair IN_MAIN11[] ={ {DFF2,4} };//DUMMY_2 MAIN11
Pair IN_MAIN12[] ={ {DFF2,8},{DFF12,8} };//VDD_DDI_3P0 MAIN12 - SUB12
Pair IN_MAIN13[] ={ {DFF2,16} };//ELVDD_2P8 MAIN13
Pair IN_MAIN14[] ={ {DFF2,32},{DFF12,32} };//ELAVDD_6P1 MAIN14 - SUB14
Pair IN_MAIN15[] ={ {DFF2,64} };//ELVDD_2P8 MAIN15
Pair IN_MAIN16[] ={ {DFF2,128},{DFF12,128} };//DISP_PMIC_SCL MAIN16 - SUB16
Pair IN_MAIN17[] ={ {DFF3,1} };//ELVDD_2P8 MAIN17
Pair IN_MAIN18[] ={ {DFF3,2},{DFF13,2} };//DISP_PMIC_SDA MAIN18 - SUB18
Pair IN_MAIN19[] ={ {DFF3,4},{DFF13,4} };//VDD_BTP_3P0 MAIN19 - SUB19
Pair IN_MAIN20[] ={ {DFF3,8},{DFF13,8} };//DISP_RST_N MAIN20 - SUB20
Pair IN_MAIN21[] ={ {DFF3,16} };//DUMMY_3 MAIN21
Pair IN_MAIN22[] ={ {DFF3,32},{DFF13,32} };//WACOM_SYNC MAIN22 - SUB22
Pair IN_MAIN23[] ={ {DFF3,64} };//DUMMY_4 MAIN23
Pair IN_MAIN24[] ={ {DFF3,128},{DFF13,128} };//FG_ERR MAIN24 - SUB24
Pair IN_MAIN25[] ={ {DFF4,1} };//DUMMY_5 MAIN25
Pair IN_MAIN26[] ={ {DFF4,2},{DFF14,2} };//DISP_TE MAIN26 - SUB26
Pair IN_MAIN27[] ={ {DFF4,4} };//DUMMY_6 MAIN27
Pair IN_MAIN28[] ={ {DFF4,8},{DFF14,8} };//VDD_TSP_1P8 MAIN28 - SUB28
Pair IN_MAIN29[] ={ {DFF4,16},{DFF14,16} };//VDD_BTP_1P8 MAIN29 - SUB29
Pair IN_MAIN30[] ={ {DFF4,32},{DFF14,32} };//TSP_INT MAIN30 - SUB30
Pair IN_MAIN31[] ={ {DFF4,64},{DFF14,64} };//BTP_INT_N MAIN31 - SUB31
Pair IN_MAIN32[] ={ {DFF4,128},{DFF14,128} };//VDD_TSP_3P3 MAIN32 - SUB32
Pair IN_MAIN33[] ={ {DFF5,1},{DFF15,1} };//WUHB_INT MAIN33 - SUB33
Pair IN_MAIN34[] ={ {DFF5,2},{DFF15,2} };//TSP_SPI_CS_N MAIN34 - SUB34
Pair IN_MAIN35[] ={ {DFF5,4} };//GND MAIN35
Pair IN_MAIN36[] ={ {DFF5,8},{DFF15,8} };//TSP_SPI_MISO MAIN36 - SUB36
Pair IN_MAIN37[] ={ {DFF5,16},{DFF15,16} };//PLCD_MIPI_D2_P MAIN37 - SUB37
Pair IN_MAIN38[] ={ {DFF5,32},{DFF15,32} };//TSP_SPI_MOSI MAIN38 - SUB38
Pair IN_MAIN39[] ={ {DFF5,64},{DFF15,64} };//PLCD_MIPI_D2_N MAIN39 - SUB39
Pair IN_MAIN40[] ={ {DFF5,128},{DFF15,128} };//TSP_SPI_CLK MAIN40 - SUB40
Pair IN_MAIN41[] ={ {DFF6,1},{DFF16,1} };//PLCD_MIPI_D1_P MAIN41 - SUB41
Pair IN_MAIN42[] ={ {DFF6,2},{DFF16,2} };//BTP_SPI_CS_N MAIN42 - SUB42
Pair IN_MAIN43[] ={ {DFF6,4},{DFF16,4} };//PLCD_MIPI_D1_N MAIN43 - SUB43
Pair IN_MAIN44[] ={ {DFF6,8},{DFF16,8} };//BTP_CLK_CLK MAIN44 - SUB44
Pair IN_MAIN45[] ={ {DFF6,16},{DFF16,16} };//PLCD_MIPI_CLK_P MAIN45 - SUB45
Pair IN_MAIN46[] ={ {DFF6,32},{DFF16,32} };//BTP_SPI_MOSI MAIN46 - SUB46
Pair IN_MAIN47[] ={ {DFF6,64},{DFF16,64} };//PLCD_MIPI_CLK_N MAIN47 - SUB47
Pair IN_MAIN48[] ={ {DFF6,128},{DFF16,128} };//BTP_SPI_MISO MAIN48 - SUB48
Pair IN_MAIN49[] ={ {DFF7,1},{DFF17,1} };//PLCD_MIPI_D0_P MAIN49 - SUB49
Pair IN_MAIN50[] ={ {DFF7,2},{DFF17,2} };//COPR_SS MAIN50 - SUB50
Pair IN_MAIN51[] ={ {DFF7,4},{DFF17,4} };//PLCD_MIPI_D0_N MAIN51 - SUB51
Pair IN_MAIN52[] ={ {DFF7,8},{DFF17,8} };//COPR_SCLK MAIN52 - SUB52
Pair IN_MAIN53[] ={ {DFF7,16},{DFF17,16} };//PLCD_MIPI_D3_P MAIN53 - SUB53
Pair IN_MAIN54[] ={ {DFF7,32},{DFF17,32} };//COPR_MISO MAIN54 - SUB54
Pair IN_MAIN55[] ={ {DFF7,64},{DFF17,64} };//PLCD_MIPI_D3_N MAIN55 - SUB55
Pair IN_MAIN56[] ={ {DFF7,128},{DFF17,128} };//COPR_MOSI MAIN56 - SUB56
Pair IN_MAIN57[] ={ {DFF8,1} };//GND MAIN57
Pair IN_MAIN58[] ={ {DFF8,2} };//GND MAIN58
Pair IN_MAIN59[] ={ {DFF8,4},{DFF18,4} };//UB_CON_DET_2 MAIN59 - SUB59
Pair IN_MAIN60[] ={ {DFF8,8} };//DUMMY MAIN60
Pair IN_MAIN61[] ={ {DFF8,16} };//GND MAIN61
Pair IN_MAIN62[] ={ {DFF8,32} };//GND MAIN62

//Pair IN_SUB1[] ={ {DFF11,1} };//EXT_VGL_8P0
//Pair IN_SUB2[] ={ {DFF11,2} };//UB_CON_DET_1
Pair IN_SUB3[] ={ {DFF11,4} };//DUMMY_8 SUB3
Pair IN_SUB4[] ={ {DFF11,8} };//GND SUB4
Pair IN_SUB5[] ={ {DFF11,16} };//ELVSS_6P4 SUB5
Pair IN_SUB6[] ={ {DFF11,32} };//VDD_DDR_1P4 SUB6
Pair IN_SUB7[] ={ {DFF11,64} };//ELVSS_6P4 SUB7
Pair IN_SUB8[] ={ {DFF11,128} };//VDD_DDR_1P4 SUB8
Pair IN_SUB9[] ={ {DFF12,1} };//ELVSS_6P4 SUB9
//Pair IN_SUB10[] ={ {DFF12,2} };//VDD_DDI_1P8
Pair IN_SUB11[] ={ {DFF12,4} };//DUMMY_9 SUB11
//Pair IN_SUB12[] ={ {DFF12,8} };//VDD_DDI_3P0
Pair IN_SUB13[] ={ {DFF12,16} };//ELVDD_2P8 SUB13
//Pair IN_SUB14[] ={ {DFF12,32} };//ELAVDD_6P1
Pair IN_SUB15[] ={ {DFF12,64} };//ELVDD_2P8 SUB15
//Pair IN_SUB16[] ={ {DFF12,128} };//DISP_PMIC_SCL
Pair IN_SUB17[] ={ {DFF13,1} };//ELVDD_2P8 SUB17
//Pair IN_SUB18[] ={ {DFF13,2} };//DISP_PMIC_SDA
//Pair IN_SUB19[] ={ {DFF13,4} };//VDD_BTP_3P0
//Pair IN_SUB20[] ={ {DFF13,8} };//DISP_RST_N
Pair IN_SUB21[] ={ {DFF13,16} };//DUMMY_10 SUB21
//Pair IN_SUB22[] ={ {DFF13,32} };//WACOM_SYNC
Pair IN_SUB23[] ={ {DFF13,64} };//DUMMY_11 SUB23
//Pair IN_SUB24[] ={ {DFF13,128} };//FG_ERR
Pair IN_SUB25[] ={ {DFF14,1} };//DUMMY_12 SUB25
//Pair IN_SUB26[] ={ {DFF14,2} };//DISP_TE
Pair IN_SUB27[] ={ {DFF14,4} };//DUMMY_13 SUB27
//Pair IN_SUB28[] ={ {DFF14,8} };//VDD_TSP_1P8
//Pair IN_SUB29[] ={ {DFF14,16} };//VDD_BTP_1P8
//Pair IN_SUB30[] ={ {DFF14,32} };//TSP_INT
//Pair IN_SUB31[] ={ {DFF14,64} };//BTP_INT_N
//Pair IN_SUB32[] ={ {DFF14,128} };//VDD_TSP_3P3
//Pair IN_SUB33[] ={ {DFF15,1} };//WUHB_INT
//Pair IN_SUB34[] ={ {DFF15,2} };//TSP_SPI_CS_N
Pair IN_SUB35[] ={ {DFF15,4} };//GND SUB35
//Pair IN_SUB36[] ={ {DFF15,8} };//TSP_SPI_MISO
//Pair IN_SUB37[] ={ {DFF15,16} };//PLCD_MIPI_D2_P
//Pair IN_SUB38[] ={ {DFF15,32} };//TSP_SPI_MOSI
//Pair IN_SUB39[] ={ {DFF15,64} };//PLCD_MIPI_D2_N
//Pair IN_SUB40[] ={ {DFF15,128} };//TSP_SPI_CLK
//Pair IN_SUB41[] ={ {DFF16,1} };//PLCD_MIPI_D1_P
//Pair IN_SUB42[] ={ {DFF16,2} };//BTP_SPI_CS_N
//Pair IN_SUB43[] ={ {DFF16,4} };//PLCD_MIPI_D1_N
//Pair IN_SUB44[] ={ {DFF16,8} };//BTP_CLK_CLK
//Pair IN_SUB45[] ={ {DFF16,16} };//PLCD_MIPI_CLK_P
//Pair IN_SUB46[] ={ {DFF16,32} };//BTP_SPI_MOSI
//Pair IN_SUB47[] ={ {DFF16,64} };//PLCD_MIPI_CLK_N
//Pair IN_SUB48[] ={ {DFF16,128} };//BTP_SPI_MISO
//Pair IN_SUB49[] ={ {DFF17,1} };//PLCD_MIPI_D0_P
//Pair IN_SUB50[] ={ {DFF17,2} };//COPR_SS
//Pair IN_SUB51[] ={ {DFF17,4} };//PLCD_MIPI_D0_N
//Pair IN_SUB52[] ={ {DFF17,8} };//COPR_SCLK
//Pair IN_SUB53[] ={ {DFF17,16} };//PLCD_MIPI_D3_P
//Pair IN_SUB54[] ={ {DFF17,32} };//COPR_MISO
//Pair IN_SUB55[] ={ {DFF17,64} };//PLCD_MIPI_D3_N
//Pair IN_SUB56[] ={ {DFF17,128} };//COPR_MOSI
Pair IN_SUB57[] ={ {DFF18,1} };//GND SUB57
Pair IN_SUB58[] ={ {DFF18,2} };//GND SUB58
//Pair IN_SUB59[] ={ {DFF18,4} };//UB_CON_DET_2
Pair IN_SUB60[] ={ {DFF18,8} };//GND SUB60
Pair IN_SUB61[] ={ {DFF18,16} };//GND SUB61
Pair IN_SUB62[] ={ {DFF18,32} };//GND SUB62


Pair IN_VDD_DDR_1P4[] ={ {DFF1,160},{DFF11,160} };//VDD_DDR_1P25
Pair IN_ELVSS_6P4[] ={ {DFF1,80},{DFF2,1},{DFF11,80},{DFF12,1} };//GND SUB62
Pair IN_ELVDD_2P8[] ={ {DFF2,80},{DFF3,1},{DFF12,80},{DFF13,1} };//GND SUB62
Pair IN_GND[] ={ {DFF1,8},{DFF5,4},{DFF8,51},{DFF11,8},{DFF15,4},{DFF18,59} };//GND SUB62

Pair IN_INSERT[] = { {DFF1,51},{DFF3,46},{DFF6,60},{DFF12,170},{DFF14,120},{DFF17,60} };
OS_Inspect IN_SM_S928UB_INSERT[1] = {
/*		{"IN_GND_INSERT", 9, OPEN, IN_GND_INSERT},*/
		{"IN_INSERT", 6, OPEN, IN_INSERT},
};

OS_Inspect IN_SM_S928UB[128] =
{

//OPEN 69

		{"MAIN1 - SUB1", 1, OPEN, IN_MAIN1},
		{"MAIN2 - SUB2", 1, OPEN, IN_MAIN2},
		{"MAIN4", 1, OPEN, IN_MAIN4},
		{"MAIN5", 1, OPEN, IN_MAIN5},
		{"MAIN6", 1, OPEN, IN_MAIN6},
		{"MAIN7", 1, OPEN, IN_MAIN7},
		{"MAIN8", 1, OPEN, IN_MAIN8},
		{"MAIN9", 1, OPEN, IN_MAIN9},
		{"MAIN10 - SUB10", 1, OPEN, IN_MAIN10},
		{"MAIN12 - SUB12", 1, OPEN, IN_MAIN12},

		{"MAIN13", 1, OPEN, IN_MAIN13},
		{"MAIN14 - SUB14", 1, OPEN, IN_MAIN14},
		{"MAIN15", 1, OPEN, IN_MAIN15},
		{"MAIN16 - SUB16", 1, OPEN, IN_MAIN16},
		{"MAIN17", 1, OPEN, IN_MAIN17},
		{"MAIN18 - SUB18", 1, OPEN, IN_MAIN18},
		{"MAIN19 - SUB19", 1, OPEN, IN_MAIN19},
		{"MAIN20 - SUB20", 1, OPEN, IN_MAIN20},
		{"MAIN22 - SUB22", 1, OPEN, IN_MAIN22},
		{"MAIN24 - SUB24", 1, OPEN, IN_MAIN24},

		{"MAIN26 - SUB26", 1, OPEN, IN_MAIN26},
		{"MAIN28 - SUB28", 1, OPEN, IN_MAIN28},
		{"MAIN29 - SUB29", 1, OPEN, IN_MAIN29},
		{"MAIN30 - SUB30", 1, OPEN, IN_MAIN30},
		{"MAIN31 - SUB31", 1, OPEN, IN_MAIN31},
		{"MAIN32 - SUB32", 1, OPEN, IN_MAIN32},
		{"MAIN33 - SUB33", 1, OPEN, IN_MAIN33},
		{"MAIN34 - SUB34", 1, OPEN, IN_MAIN34},
		{"MAIN35", 1, OPEN, IN_MAIN35},
		{"MAIN36 - SUB36", 1, OPEN, IN_MAIN36},

		{"MAIN37 - SUB37", 1, OPEN, IN_MAIN37},
		{"MAIN38 - SUB38", 1, OPEN, IN_MAIN38},
		{"MAIN39 - SUB39", 1, OPEN, IN_MAIN39},
		{"MAIN40 - SUB40", 1, OPEN, IN_MAIN40},
		{"MAIN41 - SUB41", 1, OPEN, IN_MAIN41},
		{"MAIN42 - SUB42", 1, OPEN, IN_MAIN42},
		{"MAIN43 - SUB43", 1, OPEN, IN_MAIN43},
		{"MAIN44 - SUB44", 1, OPEN, IN_MAIN44},
		{"MAIN45 - SUB45", 1, OPEN, IN_MAIN45},
		{"MAIN46 - SUB46", 1, OPEN, IN_MAIN46},

		{"MAIN47 - SUB47", 1, OPEN, IN_MAIN47},
		{"MAIN48 - SUB48", 1, OPEN, IN_MAIN48},
		{"MAIN49 - SUB49", 1, OPEN, IN_MAIN49},
		{"MAIN50 - SUB50", 1, OPEN, IN_MAIN50},
		{"MAIN51 - SUB51", 1, OPEN, IN_MAIN51},
		{"MAIN52 - SUB52", 1, OPEN, IN_MAIN52},
		{"MAIN53 - SUB53", 1, OPEN, IN_MAIN53},
		{"MAIN54 - SUB54", 1, OPEN, IN_MAIN54},
		{"MAIN55 - SUB55", 1, OPEN, IN_MAIN55},
		{"MAIN56 - SUB56", 1, OPEN, IN_MAIN56},

		{"MAIN57", 1, OPEN, IN_MAIN57},
		{"MAIN58", 1, OPEN, IN_MAIN58},
		{"MAIN59 - SUB59", 1, OPEN, IN_MAIN59},
		{"MAIN61", 1, OPEN, IN_MAIN61},
		{"MAIN63", 1, OPEN, IN_MAIN62},
		{"SUB4", 1, OPEN, IN_SUB4},
		{"SUB5", 1, OPEN, IN_SUB5},
		{"SUB6", 1, OPEN, IN_SUB6},
		{"SUB7", 1, OPEN, IN_SUB7},
		{"SUB8", 1, OPEN, IN_SUB8},

		{"SUB9", 1, OPEN, IN_SUB9},
		{"SUB13", 1, OPEN, IN_SUB13},
		{"SUB15", 1, OPEN, IN_SUB15},
		{"SUB17", 1, OPEN, IN_SUB17},
		{"SUB35", 1, OPEN, IN_SUB35},
		{"SUB57", 1, OPEN, IN_SUB57},
		{"SUB58", 1, OPEN, IN_SUB58},
		{"SUB60", 1, OPEN, IN_SUB60},
		{"SUB61", 1, OPEN, IN_SUB61},
		{"SUB63", 1, OPEN, IN_SUB62},


//SHORT 59

		{"MAIN1 - SUB1", 2, SHORT, IN_MAIN1},
		{"MAIN2 - SUB2", 2, SHORT, IN_MAIN2},
		{"MAIN10 - SUB10", 2, SHORT, IN_MAIN10},
		{"MAIN12 - SUB12", 2, SHORT, IN_MAIN12},
		{"MAIN14 - SUB14", 2, SHORT, IN_MAIN14},
		{"MAIN16 - SUB16", 2, SHORT, IN_MAIN16},
		{"MAIN18 - SUB18", 2, SHORT, IN_MAIN18},
		{"MAIN19 - SUB19", 2, SHORT, IN_MAIN19},
		{"MAIN20 - SUB20", 2, SHORT, IN_MAIN20},
		{"MAIN22 - SUB22", 2, SHORT, IN_MAIN22},

		{"MAIN24 - SUB24", 2, SHORT, IN_MAIN24},
		{"MAIN26 - SUB26", 2, SHORT, IN_MAIN26},
		{"MAIN28 - SUB28", 2, SHORT, IN_MAIN28},
		{"MAIN29 - SUB29", 2, SHORT, IN_MAIN29},
		{"MAIN30 - SUB30", 2, SHORT, IN_MAIN30},
		{"MAIN31 - SUB31", 2, SHORT, IN_MAIN31},
		{"MAIN32 - SUB32", 2, SHORT, IN_MAIN32},
		{"MAIN33 - SUB33", 2, SHORT, IN_MAIN33},
		{"MAIN34 - SUB34", 2, SHORT, IN_MAIN34},
		{"MAIN36 - SUB36", 2, SHORT, IN_MAIN36},

		{"MAIN37 - SUB37", 2, SHORT, IN_MAIN37},
		{"MAIN38 - SUB38", 2, SHORT, IN_MAIN38},
		{"MAIN39 - SUB39", 2, SHORT, IN_MAIN39},
		{"MAIN40 - SUB40", 2, SHORT, IN_MAIN40},
		{"MAIN41 - SUB41", 2, SHORT, IN_MAIN41},
		{"MAIN42 - SUB42", 2, SHORT, IN_MAIN42},
		{"MAIN43 - SUB43", 2, SHORT, IN_MAIN43},
		{"MAIN44 - SUB44", 2, SHORT, IN_MAIN44},
		{"MAIN45 - SUB45", 2, SHORT, IN_MAIN45},
		{"MAIN46 - SUB46", 2, SHORT, IN_MAIN46},

		{"MAIN47 - SUB47", 2, SHORT, IN_MAIN47},
		{"MAIN48 - SUB48", 2, SHORT, IN_MAIN48},
		{"MAIN49 - SUB49", 2, SHORT, IN_MAIN49},
		{"MAIN50 - SUB50", 2, SHORT, IN_MAIN50},
		{"MAIN51 - SUB51", 2, SHORT, IN_MAIN51},
		{"MAIN52 - SUB52", 2, SHORT, IN_MAIN52},
		{"MAIN53 - SUB53", 2, SHORT, IN_MAIN53},
		{"MAIN54 - SUB54", 2, SHORT, IN_MAIN54},
		{"MAIN55 - SUB55", 2, SHORT, IN_MAIN55},
		{"MAIN56 - SUB56", 2, SHORT, IN_MAIN56},

		{"MAIN59 - SUB59", 2, SHORT, IN_MAIN59},
		{"MAIN3", 1, SHORT, IN_MAIN3},
		{"MAIN11", 1, SHORT, IN_MAIN11},
		{"MAIN21", 1, SHORT, IN_MAIN21},
		{"MAIN23", 1, SHORT, IN_MAIN23},
		{"MAIN25", 1, SHORT, IN_MAIN25},
		{"MAIN27", 1, SHORT, IN_MAIN27},
		{"MAIN60", 1, SHORT, IN_MAIN60},
		{"SUB3", 1, SHORT, IN_SUB3},
		{"SUB11", 1, SHORT, IN_SUB11},

		{"SUB21", 1, SHORT, IN_SUB21},
		{"SUB23", 1, SHORT, IN_SUB23},
		{"SUB25", 1, SHORT, IN_SUB25},
		{"SUB27", 1, SHORT, IN_SUB27},
//		{"SUB60", 1, SHORT, IN_SUB60},
		{"VDD_DDR", 2, SHORT, IN_VDD_DDR_1P4},
		{"ELVSS", 4, SHORT, IN_ELVSS_6P4},
		{"ELVDD", 4, SHORT, IN_ELVDD_2P8},
		{"GND", 6, SHORT, IN_GND},




};

//--------------------OUT--------------------------------------------------------

Pair OUT_MAIN1[] ={ {DFF21,1},{DFF31,1} };//EXT_VGL_8P0 MAIN1 - SUB1
Pair OUT_MAIN2[] ={ {DFF21,2},{DFF31,2} };//UB_CON_DET_1 MAIN2 - SUB2
Pair OUT_MAIN3[] ={ {DFF21,4} };//DUMMY_1 MAIN3
Pair OUT_MAIN4[] ={ {DFF21,8} };//GND MAIN4
Pair OUT_MAIN5[] ={ {DFF21,16} };//ELVSS_6P4 MAIN5
Pair OUT_MAIN6[] ={ {DFF21,32} };//VDD_DDR_1P4 MAIN6
Pair OUT_MAIN7[] ={ {DFF21,64} };//ELVSS_6P4 MAIN7
Pair OUT_MAIN8[] ={ {DFF21,128} };//VDD_DDR_1P4 MAIN8
Pair OUT_MAIN9[] ={ {DFF22,1} };//ELVSS_6P4 MAIN9
Pair OUT_MAIN10[] ={ {DFF22,2},{DFF32,2} };//VDD_DDI_1P8 MAIN10 - SUB10
Pair OUT_MAIN11[] ={ {DFF22,4} };//DUMMY_2 MAIN11
Pair OUT_MAIN12[] ={ {DFF22,8},{DFF32,8} };//VDD_DDI_3P0 MAIN12 - SUB12
Pair OUT_MAIN13[] ={ {DFF22,16} };//ELVDD_2P8 MAIN13
Pair OUT_MAIN14[] ={ {DFF22,32},{DFF32,32} };//ELAVDD_6P1 MAIN14 - SUB14
Pair OUT_MAIN15[] ={ {DFF22,64} };//ELVDD_2P8 MAIN15
Pair OUT_MAIN16[] ={ {DFF22,128},{DFF32,128} };//DISP_PMIC_SCL MAIN16 - SUB16
Pair OUT_MAIN17[] ={ {DFF23,1} };//ELVDD_2P8 MAIN17
Pair OUT_MAIN18[] ={ {DFF23,2},{DFF33,2} };//DISP_PMIC_SDA MAIN18 - SUB18
Pair OUT_MAIN19[] ={ {DFF23,4},{DFF33,4} };//VDD_BTP_3P0 MAIN19 - SUB19
Pair OUT_MAIN20[] ={ {DFF23,8},{DFF33,8} };//DISP_RST_N MAIN20 - SUB20
Pair OUT_MAIN21[] ={ {DFF23,16} };//DUMMY_3 MAIN21
Pair OUT_MAIN22[] ={ {DFF23,32},{DFF33,32} };//WACOM_SYNC MAIN22 - SUB22
Pair OUT_MAIN23[] ={ {DFF23,64} };//DUMMY_4 MAIN23
Pair OUT_MAIN24[] ={ {DFF23,128},{DFF33,128} };//FG_ERR MAIN24 - SUB24
Pair OUT_MAIN25[] ={ {DFF24,1} };//DUMMY_5 MAIN25
Pair OUT_MAIN26[] ={ {DFF24,2},{DFF34,2} };//DISP_TE MAIN26 - SUB26
Pair OUT_MAIN27[] ={ {DFF24,4} };//DUMMY_6 MAIN27
Pair OUT_MAIN28[] ={ {DFF24,8},{DFF34,8} };//VDD_TSP_1P8 MAIN28 - SUB28
Pair OUT_MAIN29[] ={ {DFF24,16},{DFF34,16} };//VDD_BTP_1P8 MAIN29 - SUB29
Pair OUT_MAIN30[] ={ {DFF24,32},{DFF34,32} };//TSP_INT MAIN30 - SUB30
Pair OUT_MAIN31[] ={ {DFF24,64},{DFF34,64} };//BTP_INT_N MAIN31 - SUB31
Pair OUT_MAIN32[] ={ {DFF24,128},{DFF34,128} };//VDD_TSP_3P3 MAIN32 - SUB32
Pair OUT_MAIN33[] ={ {DFF25,1},{DFF35,1} };//WUHB_INT MAIN33 - SUB33
Pair OUT_MAIN34[] ={ {DFF25,2},{DFF35,2} };//TSP_SPI_CS_N MAIN34 - SUB34
Pair OUT_MAIN35[] ={ {DFF25,4} };//GND MAIN35
Pair OUT_MAIN36[] ={ {DFF25,8},{DFF35,8} };//TSP_SPI_MISO MAIN36 - SUB36
Pair OUT_MAIN37[] ={ {DFF25,16},{DFF35,16} };//PLCD_MIPI_D2_P MAIN37 - SUB37
Pair OUT_MAIN38[] ={ {DFF25,32},{DFF35,32} };//TSP_SPI_MOSI MAIN38 - SUB38
Pair OUT_MAIN39[] ={ {DFF25,64},{DFF35,64} };//PLCD_MIPI_D2_N MAIN39 - SUB39
Pair OUT_MAIN40[] ={ {DFF25,128},{DFF35,128} };//TSP_SPI_CLK MAIN40 - SUB40
Pair OUT_MAIN41[] ={ {DFF26,1},{DFF36,1} };//PLCD_MIPI_D1_P MAIN41 - SUB41
Pair OUT_MAIN42[] ={ {DFF26,2},{DFF36,2} };//BTP_SPI_CS_N MAIN42 - SUB42
Pair OUT_MAIN43[] ={ {DFF26,4},{DFF36,4} };//PLCD_MIPI_D1_N MAIN43 - SUB43
Pair OUT_MAIN44[] ={ {DFF26,8},{DFF36,8} };//BTP_CLK_CLK MAIN44 - SUB44
Pair OUT_MAIN45[] ={ {DFF26,16},{DFF36,16} };//PLCD_MIPI_CLK_P MAIN45 - SUB45
Pair OUT_MAIN46[] ={ {DFF26,32},{DFF36,32} };//BTP_SPI_MOSI MAIN46 - SUB46
Pair OUT_MAIN47[] ={ {DFF26,64},{DFF36,64} };//PLCD_MIPI_CLK_N MAIN47 - SUB47
Pair OUT_MAIN48[] ={ {DFF26,128},{DFF36,128} };//BTP_SPI_MISO MAIN48 - SUB48
Pair OUT_MAIN49[] ={ {DFF27,1},{DFF37,1} };//PLCD_MIPI_D0_P MAIN49 - SUB49
Pair OUT_MAIN50[] ={ {DFF27,2},{DFF37,2} };//COPR_SS MAIN50 - SUB50
Pair OUT_MAIN51[] ={ {DFF27,4},{DFF37,4} };//PLCD_MIPI_D0_N MAIN51 - SUB51
Pair OUT_MAIN52[] ={ {DFF27,8},{DFF37,8} };//COPR_SCLK MAIN52 - SUB52
Pair OUT_MAIN53[] ={ {DFF27,16},{DFF37,16} };//PLCD_MIPI_D3_P MAIN53 - SUB53
Pair OUT_MAIN54[] ={ {DFF27,32},{DFF37,32} };//COPR_MISO MAIN54 - SUB54
Pair OUT_MAIN55[] ={ {DFF27,64},{DFF37,64} };//PLCD_MIPI_D3_N MAIN55 - SUB55
Pair OUT_MAIN56[] ={ {DFF27,128},{DFF37,128} };//COPR_MOSI MAIN56 - SUB56
Pair OUT_MAIN57[] ={ {DFF28,1} };//GND MAIN57
Pair OUT_MAIN58[] ={ {DFF28,2} };//GND MAIN58
Pair OUT_MAIN59[] ={ {DFF28,4},{DFF38,4} };//UB_CON_DET_2 MAIN59 - SUB59
Pair OUT_MAIN60[] ={ {DFF28,8} };//DUMMY MAIN60
Pair OUT_MAIN61[] ={ {DFF28,16} };//GND MAIN61
Pair OUT_MAIN62[] ={ {DFF28,32} };//GND MAIN62

//Pair OUT_SUB1[] ={ {DFF31,1} };//EXT_VGL_8P0
//Pair OUT_SUB2[] ={ {DFF31,2} };//UB_CON_DET_1
Pair OUT_SUB3[] ={ {DFF31,4} };//DUMMY_8 SUB3
Pair OUT_SUB4[] ={ {DFF31,8} };//GND SUB4
Pair OUT_SUB5[] ={ {DFF31,16} };//ELVSS_6P4 SUB5
Pair OUT_SUB6[] ={ {DFF31,32} };//VDD_DDR_1P4 SUB6
Pair OUT_SUB7[] ={ {DFF31,64} };//ELVSS_6P4 SUB7
Pair OUT_SUB8[] ={ {DFF31,128} };//VDD_DDR_1P4 SUB8
Pair OUT_SUB9[] ={ {DFF32,1} };//ELVSS_6P4 SUB9
//Pair OUT_SUB10[] ={ {DFF32,2} };//VDD_DDI_1P8
Pair OUT_SUB11[] ={ {DFF32,4} };//DUMMY_9 SUB11
//Pair OUT_SUB12[] ={ {DFF32,8} };//VDD_DDI_3P0
Pair OUT_SUB13[] ={ {DFF32,16} };//ELVDD_2P8 SUB13
//Pair OUT_SUB14[] ={ {DFF32,32} };//ELAVDD_6P1
Pair OUT_SUB15[] ={ {DFF32,64} };//ELVDD_2P8 SUB15
//Pair OUT_SUB16[] ={ {DFF32,128} };//DISP_PMIC_SCL
Pair OUT_SUB17[] ={ {DFF33,1} };//ELVDD_2P8 SUB17
//Pair OUT_SUB18[] ={ {DFF33,2} };//DISP_PMIC_SDA
//Pair OUT_SUB19[] ={ {DFF33,4} };//VDD_BTP_3P0
//Pair OUT_SUB20[] ={ {DFF33,8} };//DISP_RST_N
Pair OUT_SUB21[] ={ {DFF33,16} };//DUMMY_10 SUB21
//Pair OUT_SUB22[] ={ {DFF33,32} };//WACOM_SYNC
Pair OUT_SUB23[] ={ {DFF33,64} };//DUMMY_11 SUB23
//Pair OUT_SUB24[] ={ {DFF33,128} };//FG_ERR
Pair OUT_SUB25[] ={ {DFF34,1} };//DUMMY_12 SUB25
//Pair OUT_SUB26[] ={ {DFF34,2} };//DISP_TE
Pair OUT_SUB27[] ={ {DFF34,4} };//DUMMY_13 SUB27
//Pair OUT_SUB28[] ={ {DFF34,8} };//VDD_TSP_1P8
//Pair OUT_SUB29[] ={ {DFF34,16} };//VDD_BTP_1P8
//Pair OUT_SUB30[] ={ {DFF34,32} };//TSP_INT
//Pair OUT_SUB31[] ={ {DFF34,64} };//BTP_INT_N
//Pair OUT_SUB32[] ={ {DFF34,128} };//VDD_TSP_3P3
//Pair OUT_SUB33[] ={ {DFF35,1} };//WUHB_INT
//Pair OUT_SUB34[] ={ {DFF35,2} };//TSP_SPI_CS_N
Pair OUT_SUB35[] ={ {DFF35,4} };//GND SUB35
//Pair OUT_SUB36[] ={ {DFF35,8} };//TSP_SPI_MISO
//Pair OUT_SUB37[] ={ {DFF35,16} };//PLCD_MIPI_D2_P
//Pair OUT_SUB38[] ={ {DFF35,32} };//TSP_SPI_MOSI
//Pair OUT_SUB39[] ={ {DFF35,64} };//PLCD_MIPI_D2_N
//Pair OUT_SUB40[] ={ {DFF35,128} };//TSP_SPI_CLK
//Pair OUT_SUB41[] ={ {DFF36,1} };//PLCD_MIPI_D1_P
//Pair OUT_SUB42[] ={ {DFF36,2} };//BTP_SPI_CS_N
//Pair OUT_SUB43[] ={ {DFF36,4} };//PLCD_MIPI_D1_N
//Pair OUT_SUB44[] ={ {DFF36,8} };//BTP_CLK_CLK
//Pair OUT_SUB45[] ={ {DFF36,16} };//PLCD_MIPI_CLK_P
//Pair OUT_SUB46[] ={ {DFF36,32} };//BTP_SPI_MOSI
//Pair OUT_SUB47[] ={ {DFF36,64} };//PLCD_MIPI_CLK_N
//Pair OUT_SUB48[] ={ {DFF36,128} };//BTP_SPI_MISO
//Pair OUT_SUB49[] ={ {DFF37,1} };//PLCD_MIPI_D0_P
//Pair OUT_SUB50[] ={ {DFF37,2} };//COPR_SS
//Pair OUT_SUB51[] ={ {DFF37,4} };//PLCD_MIPI_D0_N
//Pair OUT_SUB52[] ={ {DFF37,8} };//COPR_SCLK
//Pair OUT_SUB53[] ={ {DFF37,16} };//PLCD_MIPI_D3_P
//Pair OUT_SUB54[] ={ {DFF37,32} };//COPR_MISO
//Pair OUT_SUB55[] ={ {DFF37,64} };//PLCD_MIPI_D3_N
//Pair OUT_SUB56[] ={ {DFF37,128} };//COPR_MOSI
Pair OUT_SUB57[] ={ {DFF38,1} };//GND SUB57
Pair OUT_SUB58[] ={ {DFF38,2} };//GND SUB58
//Pair OUT_SUB59[] ={ {DFF38,4} };//UB_CON_DET_2
Pair OUT_SUB60[] ={ {DFF38,8} };//GND SUB60
Pair OUT_SUB61[] ={ {DFF38,16} };//GND SUB61
Pair OUT_SUB62[] ={ {DFF38,32} };//GND SUB62


Pair OUT_VDD_DDR_1P4[] ={ {DFF21,160},{DFF31,160} };//VDD_DDR_1P25
Pair OUT_ELVSS_6P4[] ={ {DFF21,80},{DFF22,1},{DFF31,80},{DFF32,1} };//GND SUB62
Pair OUT_ELVDD_2P8[] ={ {DFF22,80},{DFF23,1},{DFF32,80},{DFF33,1} };//GND SUB62
Pair OUT_GND[] ={ {DFF21,8},{DFF25,4},{DFF28,51},{DFF31,8},{DFF35,4},{DFF38,59} };//GND SUB62

//==================================================================
Pair OUT_INSERT[] = { {DFF21,51},{DFF23,46},{DFF26,60},{DFF32,170},{DFF34,120},{DFF37,60} };

OS_Inspect OUT_SM_S928UB_INSERT[1] = {
		{"OUT_INSERT", 6, OPEN, OUT_INSERT},
};

OS_Inspect OUT_SM_S928UB[128] = {

		{"OUT_MAIN1 - SUB1", 1, OPEN, OUT_MAIN1},
		{"OUT_MAIN2 - SUB2", 1, OPEN, OUT_MAIN2},
		{"OUT_MAIN4", 1, OPEN, OUT_MAIN4},
		{"OUT_MAIN5", 1, OPEN, OUT_MAIN5},
		{"OUT_MAIN6", 1, OPEN, OUT_MAIN6},
		{"OUT_MAIN7", 1, OPEN, OUT_MAIN7},
		{"OUT_MAIN8", 1, OPEN, OUT_MAIN8},
		{"OUT_MAIN9", 1, OPEN, OUT_MAIN9},
		{"OUT_MAIN10 - SUB10", 1, OPEN, OUT_MAIN10},
		{"OUT_MAIN12 - SUB12", 1, OPEN, OUT_MAIN12},

		{"OUT_MAIN13", 1, OPEN, OUT_MAIN13},
		{"OUT_MAIN14 - SUB14", 1, OPEN, OUT_MAIN14},
		{"OUT_MAIN15", 1, OPEN, OUT_MAIN15},
		{"OUT_MAIN16 - SUB16", 1, OPEN, OUT_MAIN16},
		{"OUT_MAIN17", 1, OPEN, OUT_MAIN17},
		{"OUT_MAIN18 - SUB18", 1, OPEN, OUT_MAIN18},
		{"OUT_MAIN19 - SUB19", 1, OPEN, OUT_MAIN19},
		{"OUT_MAIN20 - SUB20", 1, OPEN, OUT_MAIN20},
		{"OUT_MAIN22 - SUB22", 1, OPEN, OUT_MAIN22},
		{"OUT_MAIN24 - SUB24", 1, OPEN, OUT_MAIN24},

		{"OUT_MAIN26 - SUB26", 1, OPEN, OUT_MAIN26},
		{"OUT_MAIN28 - SUB28", 1, OPEN, OUT_MAIN28},
		{"OUT_MAIN29 - SUB29", 1, OPEN, OUT_MAIN29},
		{"OUT_MAIN30 - SUB30", 1, OPEN, OUT_MAIN30},
		{"OUT_MAIN31 - SUB31", 1, OPEN, OUT_MAIN31},
		{"OUT_MAIN32 - SUB32", 1, OPEN, OUT_MAIN32},
		{"OUT_MAIN33 - SUB33", 1, OPEN, OUT_MAIN33},
		{"OUT_MAIN34 - SUB34", 1, OPEN, OUT_MAIN34},
		{"OUT_MAIN35", 1, OPEN, OUT_MAIN35},
		{"OUT_MAIN36 - SUB36", 1, OPEN, OUT_MAIN36},

		{"OUT_MAIN37 - SUB37", 1, OPEN, OUT_MAIN37},
		{"OUT_MAIN38 - SUB38", 1, OPEN, OUT_MAIN38},
		{"OUT_MAIN39 - SUB39", 1, OPEN, OUT_MAIN39},
		{"OUT_MAIN40 - SUB40", 1, OPEN, OUT_MAIN40},
		{"OUT_MAIN41 - SUB41", 1, OPEN, OUT_MAIN41},
		{"OUT_MAIN42 - SUB42", 1, OPEN, OUT_MAIN42},
		{"OUT_MAIN43 - SUB43", 1, OPEN, OUT_MAIN43},
		{"OUT_MAIN44 - SUB44", 1, OPEN, OUT_MAIN44},
		{"OUT_MAIN45 - SUB45", 1, OPEN, OUT_MAIN45},
		{"OUT_MAIN46 - SUB46", 1, OPEN, OUT_MAIN46},

		{"OUT_MAIN47 - SUB47", 1, OPEN, OUT_MAIN47},
		{"OUT_MAIN48 - SUB48", 1, OPEN, OUT_MAIN48},
		{"OUT_MAIN49 - SUB49", 1, OPEN, OUT_MAIN49},
		{"OUT_MAIN50 - SUB50", 1, OPEN, OUT_MAIN50},
		{"OUT_MAIN51 - SUB51", 1, OPEN, OUT_MAIN51},
		{"OUT_MAIN52 - SUB52", 1, OPEN, OUT_MAIN52},
		{"OUT_MAIN53 - SUB53", 1, OPEN, OUT_MAIN53},
		{"OUT_MAIN54 - SUB54", 1, OPEN, OUT_MAIN54},
		{"OUT_MAIN55 - SUB55", 1, OPEN, OUT_MAIN55},
		{"OUT_MAIN56 - SUB56", 1, OPEN, OUT_MAIN56},

		{"OUT_MAIN57", 1, OPEN, OUT_MAIN57},
		{"OUT_MAIN58", 1, OPEN, OUT_MAIN58},
		{"OUT_MAIN59 - SUB59", 1, OPEN, OUT_MAIN59},
		{"OUT_MAIN61", 1, OPEN, OUT_MAIN61},
		{"OUT_MAIN63", 1, OPEN, OUT_MAIN62},
		{"OUT_SUB4", 1, OPEN, OUT_SUB4},
		{"OUT_SUB5", 1, OPEN, OUT_SUB5},
		{"OUT_SUB6", 1, OPEN, OUT_SUB6},
		{"OUT_SUB7", 1, OPEN, OUT_SUB7},
		{"OUT_SUB8", 1, OPEN, OUT_SUB8},

		{"OUT_SUB9", 1, OPEN, OUT_SUB9},
		{"OUT_SUB13", 1, OPEN, OUT_SUB13},
		{"OUT_SUB15", 1, OPEN, OUT_SUB15},
		{"OUT_SUB17", 1, OPEN, OUT_SUB17},
		{"OUT_SUB35", 1, OPEN, OUT_SUB35},
		{"OUT_SUB57", 1, OPEN, OUT_SUB57},
		{"OUT_SUB58", 1, OPEN, OUT_SUB58},
		{"OUT_SUB60", 1, OPEN, OUT_SUB60},
		{"OUT_SUB61", 1, OPEN, OUT_SUB61},
		{"OUT_SUB63", 1, OPEN, OUT_SUB62},


//SHORT 59

		{"OUT_MAIN1 - SUB1", 2, SHORT, OUT_MAIN1},
		{"OUT_MAIN2 - SUB2", 2, SHORT, OUT_MAIN2},
		{"OUT_MAIN10 - SUB10", 2, SHORT, OUT_MAIN10},
		{"OUT_MAIN12 - SUB12", 2, SHORT, OUT_MAIN12},
		{"OUT_MAIN14 - SUB14", 2, SHORT, OUT_MAIN14},
		{"OUT_MAIN16 - SUB16", 2, SHORT, OUT_MAIN16},
		{"OUT_MAIN18 - SUB18", 2, SHORT, OUT_MAIN18},
		{"OUT_MAIN19 - SUB19", 2, SHORT, OUT_MAIN19},
		{"OUT_MAIN20 - SUB20", 2, SHORT, OUT_MAIN20},
		{"OUT_MAIN22 - SUB22", 2, SHORT, OUT_MAIN22},

		{"OUT_MAIN24 - SUB24", 2, SHORT, OUT_MAIN24},
		{"OUT_MAIN26 - SUB26", 2, SHORT, OUT_MAIN26},
		{"OUT_MAIN28 - SUB28", 2, SHORT, OUT_MAIN28},
		{"OUT_MAIN29 - SUB29", 2, SHORT, OUT_MAIN29},
		{"OUT_MAIN30 - SUB30", 2, SHORT, OUT_MAIN30},
		{"OUT_MAIN31 - SUB31", 2, SHORT, OUT_MAIN31},
		{"OUT_MAIN32 - SUB32", 2, SHORT, OUT_MAIN32},
		{"OUT_MAIN33 - SUB33", 2, SHORT, OUT_MAIN33},
		{"OUT_MAIN34 - SUB34", 2, SHORT, OUT_MAIN34},
		{"OUT_MAIN36 - SUB36", 2, SHORT, OUT_MAIN36},

		{"OUT_MAIN37 - SUB37", 2, SHORT, OUT_MAIN37},
		{"OUT_MAIN38 - SUB38", 2, SHORT, OUT_MAIN38},
		{"OUT_MAIN39 - SUB39", 2, SHORT, OUT_MAIN39},
		{"OUT_MAIN40 - SUB40", 2, SHORT, OUT_MAIN40},
		{"OUT_MAIN41 - SUB41", 2, SHORT, OUT_MAIN41},
		{"OUT_MAIN42 - SUB42", 2, SHORT, OUT_MAIN42},
		{"OUT_MAIN43 - SUB43", 2, SHORT, OUT_MAIN43},
		{"OUT_MAIN44 - SUB44", 2, SHORT, OUT_MAIN44},
		{"OUT_MAIN45 - SUB45", 2, SHORT, OUT_MAIN45},
		{"OUT_MAIN46 - SUB46", 2, SHORT, OUT_MAIN46},

		{"OUT_MAIN47 - SUB47", 2, SHORT, OUT_MAIN47},
		{"OUT_MAIN48 - SUB48", 2, SHORT, OUT_MAIN48},
		{"OUT_MAIN49 - SUB49", 2, SHORT, OUT_MAIN49},
		{"OUT_MAIN50 - SUB50", 2, SHORT, OUT_MAIN50},
		{"OUT_MAIN51 - SUB51", 2, SHORT, OUT_MAIN51},
		{"OUT_MAIN52 - SUB52", 2, SHORT, OUT_MAIN52},
		{"OUT_MAIN53 - SUB53", 2, SHORT, OUT_MAIN53},
		{"OUT_MAIN54 - SUB54", 2, SHORT, OUT_MAIN54},
		{"OUT_MAIN55 - SUB55", 2, SHORT, OUT_MAIN55},
		{"OUT_MAIN56 - SUB56", 2, SHORT, OUT_MAIN56},

		{"OUT_MAIN59 - SUB59", 2, SHORT, OUT_MAIN59},
		{"OUT_MAIN3", 1, SHORT, OUT_MAIN3},
		{"OUT_MAIN11", 1, SHORT, OUT_MAIN11},
		{"OUT_MAIN21", 1, SHORT, OUT_MAIN21},
		{"OUT_MAIN23", 1, SHORT, OUT_MAIN23},
		{"OUT_MAIN25", 1, SHORT, OUT_MAIN25},
		{"OUT_MAIN27", 1, SHORT, OUT_MAIN27},
		{"OUT_MAIN60", 1, SHORT, OUT_MAIN60},
		{"OUT_SUB3", 1, SHORT, OUT_SUB3},
		{"OUT_SUB11", 1, SHORT, OUT_SUB11},

		{"OUT_SUB21", 1, SHORT, OUT_SUB21},
		{"OUT_SUB23", 1, SHORT, OUT_SUB23},
		{"OUT_SUB25", 1, SHORT, OUT_SUB25},
		{"OUT_SUB27", 1, SHORT, OUT_SUB27},
//		{"OUT_SUB60", 1, SHORT, OUT_SUB60},
		{"OUT_VDD_DDR", 2, SHORT, OUT_VDD_DDR_1P4},
		{"OUT_ELVSS", 4, SHORT, OUT_ELVSS_6P4},
		{"OUT_ELVDD", 4, SHORT, OUT_ELVDD_2P8},
		{"OUT_GND", 6, SHORT, OUT_GND},



};
