

================================================================
== Vivado HLS Report for 'mathFunction'
================================================================
* Date:           Sun Jul  9 18:34:25 2023

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Lab_6
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.665|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  3701|  4101|  3701|  4101|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        +------------------------------+-------------------+-----+-----+-----+-----+---------+
        |                              |                   |  Latency  |  Interval | Pipeline|
        |           Instance           |       Module      | min | max | min | max |   Type  |
        +------------------------------+-------------------+-----+-----+-----+-----+---------+
        |grp_scaled_fixed2ieee_fu_280  |scaled_fixed2ieee  |    6|   10|    6|   10|   none  |
        +------------------------------+-------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  3700|  4100|  37 ~ 41 |          -|          -|   100|    no    |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      2|       -|      -|
|Expression       |        -|      4|      40|   1274|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|     28|    1939|   3570|
|Memory           |        -|      -|     168|    293|
|Multiplexer      |        -|      -|       -|    167|
|Register         |        -|      -|     826|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     34|    2973|   5304|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|     15|       2|      9|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------+-----------------------------+---------+-------+-----+-----+
    |            Instance           |            Module           | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------------+-----------------------------+---------+-------+-----+-----+
    |mathFunction_CRTL_BUS_s_axi_U  |mathFunction_CRTL_BUS_s_axi  |        0|      0|   74|  104|
    |mathFunction_faddfYi_U3        |mathFunction_faddfYi         |        0|      2|  205|  390|
    |mathFunction_fexpibs_U6        |mathFunction_fexpibs         |        0|      7|  277|  924|
    |mathFunction_fmulg8j_U4        |mathFunction_fmulg8j         |        0|      3|  143|  321|
    |mathFunction_fsqrhbi_U5        |mathFunction_fsqrhbi         |        0|      0|  405|  615|
    |mathFunction_mul_jbC_U7        |mathFunction_mul_jbC         |        0|     16|  441|  256|
    |mathFunction_mux_kbM_U8        |mathFunction_mux_kbM         |        0|      0|    0|   65|
    |mathFunction_mux_lbW_U9        |mathFunction_mux_lbW         |        0|      0|    0|   65|
    |mathFunction_mux_lbW_U10       |mathFunction_mux_lbW         |        0|      0|    0|   65|
    |grp_scaled_fixed2ieee_fu_280   |scaled_fixed2ieee            |        0|      0|  394|  765|
    +-------------------------------+-----------------------------+---------+-------+-----+-----+
    |Total                          |                             |        0|     28| 1939| 3570|
    +-------------------------------+-----------------------------+---------+-------+-----+-----+

    * DSP48: 
    +--------------------------+----------------------+-----------+
    |         Instance         |        Module        | Expression|
    +--------------------------+----------------------+-----------+
    |mathFunction_mul_mb6_U11  |mathFunction_mul_mb6  |  i0 * i0  |
    |mathFunction_mul_ncg_U12  |mathFunction_mul_ncg  |  i0 * i1  |
    +--------------------------+----------------------+-----------+

    * Memory: 
    +------------------------+----------------------+---------+-----+-----+------+-----+------+-------------+
    |         Memory         |        Module        | BRAM_18K|  FF | LUT | Words| Bits| Banks| W*Bits*Banks|
    +------------------------+----------------------+---------+-----+-----+------+-----+------+-------------+
    |ref_4oPi_table_100_V_U  |mathFunction_ref_bkb  |        0|  100|   21|    13|  100|     1|         1300|
    |second_order_float_2_U  |mathFunction_secocud  |        0|   30|  120|   256|   30|     1|         7680|
    |second_order_float_3_U  |mathFunction_secodEe  |        0|   23|   92|   256|   23|     1|         5888|
    |second_order_float_s_U  |mathFunction_secoeOg  |        0|   15|   60|   256|   15|     1|         3840|
    +------------------------+----------------------+---------+-----+-----+------+-----+------+-------------+
    |Total                   |                      |        0|  168|  293|   781|  168|     4|        18708|
    +------------------------+----------------------+---------+-----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+----+-----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF | LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+----+-----+------------+------------+
    |p_Val2_17_fu_790_p2             |     *    |      3|   0|   28|          30|          29|
    |p_Val2_1_fu_720_p2              |     *    |      1|   0|   33|          23|          22|
    |expv_op_i_fu_353_p2             |     +    |      0|   0|   15|           7|           8|
    |i_2_fu_311_p2                   |     +    |      0|   0|   15|           7|           1|
    |p_Val2_16_fu_763_p2             |     +    |      0|   0|   30|          30|          30|
    |p_i_i_fu_520_p2                 |     +    |      0|   0|   15|           8|           8|
    |r_V_fu_772_p2                   |     +    |      0|   0|   30|          30|          30|
    |Ex_V_fu_553_p2                  |     -    |      0|   0|   15|           8|           8|
    |p_Val2_i_i_fu_460_p2            |     -    |      0|   0|   65|           1|          58|
    |r_V_1_fu_811_p2                 |     -    |      0|   0|   15|           1|           9|
    |tmp_18_i_i_fu_571_p2            |     -    |      0|   0|   15|           1|           9|
    |not_or_cond_i_demorg_fu_955_p2  |    and   |      0|   0|    2|           1|           1|
    |or_cond_i_fu_933_p2             |    and   |      0|   0|    2|           1|           1|
    |val_assign_fu_508_p3            |   cttz   |      0|  40|   36|          32|           0|
    |closepath_fu_347_p2             |   icmp   |      0|   0|   11|           8|           7|
    |exitcond_fu_305_p2              |   icmp   |      0|   0|   11|           7|           6|
    |tmp_13_i_fu_585_p2              |   icmp   |      0|   0|   11|           8|           1|
    |tmp_14_i_fu_425_p2              |   icmp   |      0|   0|   18|          23|           1|
    |tmp_15_i_fu_590_p2              |   icmp   |      0|   0|   11|           8|           2|
    |tmp_20_i_i_fu_604_p2            |   lshr   |      0|   0|   89|          29|          29|
    |tmp_13_fu_973_p2                |    or    |      0|   0|    2|           1|           1|
    |tmp_16_i_fu_942_p2              |    or    |      0|   0|    2|           1|           1|
    |Mx_V_read_assign_fu_751_p3      |  select  |      0|   0|   29|           1|           2|
    |addr_V_fu_359_p3                |  select  |      0|   0|    8|           1|           6|
    |p_Ex_V_ret_i_fu_778_p3          |  select  |      0|   0|    8|           1|           1|
    |p_Result_1_i_cast_fu_986_p3     |  select  |      0|   0|    2|           1|           2|
    |p_Result_i_cast_fu_965_p3       |  select  |      0|   0|    2|           1|           2|
    |p_Result_i_fu_947_p3            |  select  |      0|   0|    2|           1|           1|
    |p_Result_s_fu_1002_p3           |  select  |      0|   0|    2|           1|           1|
    |p_Val2_22_fu_450_p3             |  select  |      0|   0|    3|           1|           1|
    |p_Val2_8_fu_465_p3              |  select  |      0|   0|   58|           1|          58|
    |ret_V_4_fu_978_p3               |  select  |      0|   0|    8|           1|           8|
    |ret_V_5_fu_994_p3               |  select  |      0|   0|   23|           1|          23|
    |sh_assign_fu_577_p3             |  select  |      0|   0|    9|           1|           9|
    |ssdm_int_V_write_ass_fu_619_p3  |  select  |      0|   0|   32|           1|          32|
    |storemerge_i_i_fu_525_p3        |  select  |      0|   0|    8|           1|           8|
    |tmp_12_i_fu_926_p3              |  select  |      0|   0|    2|           1|           1|
    |p_Val2_11_fu_535_p2             |    shl   |      0|   0|  170|          58|          58|
    |r_V_4_fu_389_p2                 |    shl   |      0|   0|  330|         100|         100|
    |tmp_21_i_i_fu_613_p2            |    shl   |      0|   0|  101|          32|          32|
    |not_or_cond_i_fu_959_p2         |    xor   |      0|   0|    2|           1|           2|
    |not_tmp_i_fu_937_p2             |    xor   |      0|   0|    2|           1|           2|
    |sin_basis_fu_671_p2             |    xor   |      0|   0|    2|           1|           2|
    +--------------------------------+----------+-------+----+-----+------------+------------+
    |Total                           |          |      4|  40| 1274|         473|         613|
    +--------------------------------+----------+-------+----+-----+------------+------------+

    * Multiplexer: 
    +-----------+-----+-----------+-----+-----------+
    |    Name   | LUT | Input Size| Bits| Total Bits|
    +-----------+-----+-----------+-----+-----------+
    |ap_NS_fsm  |  149|         33|    1|         33|
    |i_reg_268  |    9|          2|    7|         14|
    |res_WEN_A  |    9|          2|    4|          8|
    +-----------+-----+-----------+-----+-----------+
    |Total      |  167|         37|   12|         55|
    +-----------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |Ex_V_reg_1158                              |   8|   0|    8|          0|
    |Med_V_reg_1097                             |  80|   0|   80|          0|
    |Mx_V_read_assign_reg_1249                  |  29|   0|   29|          0|
    |Mx_V_reg_1151                              |  29|   0|   29|          0|
    |Mx_zeros_V_reg_1145                        |   5|   0|    5|          0|
    |ap_CS_fsm                                  |  32|   0|   32|          0|
    |closepath_reg_1081                         |   1|   0|    1|          0|
    |cos_basis_reg_1187                         |   1|   0|    1|          0|
    |grp_scaled_fixed2ieee_fu_280_ap_start_reg  |   1|   0|    1|          0|
    |i_2_reg_1042                               |   7|   0|    7|          0|
    |i_reg_268                                  |   7|   0|    7|          0|
    |isNeg_reg_1163                             |   1|   0|    1|          0|
    |loc_V_1_reg_1075                           |  23|   0|   23|          0|
    |loc_V_reg_1068                             |   8|   0|    8|          0|
    |or_cond_i_reg_1269                         |   1|   0|    1|          0|
    |p_Result_i_reg_1274                        |   1|   0|    1|          0|
    |p_Val2_12_reg_1194                         |  22|   0|   22|          0|
    |p_Val2_15_reg_1224                         |  29|   0|   29|          0|
    |p_Val2_22_reg_1134                         |   3|   0|    3|          0|
    |p_Val2_6_reg_1123                          |  58|   0|   58|          0|
    |p_Val2_8_reg_1140                          |  58|   0|   58|          0|
    |r_V_1_reg_1264                             |   9|   0|    9|          0|
    |r_V_reg_1254                               |  30|   0|   30|          0|
    |result_V_reg_1259                          |  29|   0|   29|          0|
    |results_sign_V_1_reg_1062                  |   1|   0|    1|          0|
    |ret_V_4_reg_1279                           |   8|   0|    8|          0|
    |ret_V_5_reg_1284                           |  23|   0|   23|          0|
    |second_order_float_6_reg_1229              |  23|   0|   23|          0|
    |second_order_float_8_reg_1234              |  15|   0|   15|          0|
    |sh_assign_reg_1168                         |   9|   0|    9|          0|
    |tmp_12_i_i_reg_1129                        |   3|   0|    3|          0|
    |tmp_13_i_reg_1174                          |   1|   0|    1|          0|
    |tmp_14_i_reg_1112                          |   1|   0|    1|          0|
    |tmp_15_i_reg_1180                          |   1|   0|    1|          0|
    |tmp_1_reg_1304                             |  32|   0|   32|          0|
    |tmp_22_reg_1092                            |   4|   0|    4|          0|
    |tmp_26_i_i_reg_1239                        |  22|   0|   22|          0|
    |tmp_28_i_i_reg_1219                        |  15|   0|   15|          0|
    |tmp_32_i_i_reg_1244                        |  14|   0|   14|          0|
    |tmp_9_reg_1299                             |  32|   0|   32|          0|
    |tmp_i1_i_reg_1199                          |  15|   0|   15|          0|
    |tmp_i_reg_1289                             |  32|   0|   32|          0|
    |tmp_s_reg_1047                             |   7|   0|   64|         57|
    |x_assign_reg_1118                          |  32|   0|   32|          0|
    |x_load_reg_1057                            |  32|   0|   32|          0|
    |y_read_reg_1034                            |  32|   0|   32|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 826|   0|  883|         57|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_CRTL_BUS_AWVALID  |  in |    1|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_AWREADY  | out |    1|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_AWADDR   |  in |    5|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_WVALID   |  in |    1|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_WREADY   | out |    1|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_WDATA    |  in |   32|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_WSTRB    |  in |    4|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_ARVALID  |  in |    1|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_ARREADY  | out |    1|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_ARADDR   |  in |    5|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_RVALID   | out |    1|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_RREADY   |  in |    1|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_RDATA    | out |   32|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_RRESP    | out |    2|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_BVALID   | out |    1|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_BREADY   |  in |    1|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_BRESP    | out |    2|    s_axi   |   CRTL_BUS   |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs | mathFunction | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs | mathFunction | return value |
|interrupt               | out |    1| ap_ctrl_hs | mathFunction | return value |
|x_Addr_A                | out |   32|    bram    |       x      |     array    |
|x_EN_A                  | out |    1|    bram    |       x      |     array    |
|x_WEN_A                 | out |    4|    bram    |       x      |     array    |
|x_Din_A                 | out |   32|    bram    |       x      |     array    |
|x_Dout_A                |  in |   32|    bram    |       x      |     array    |
|x_Clk_A                 | out |    1|    bram    |       x      |     array    |
|x_Rst_A                 | out |    1|    bram    |       x      |     array    |
|res_Addr_A              | out |   32|    bram    |      res     |     array    |
|res_EN_A                | out |    1|    bram    |      res     |     array    |
|res_WEN_A               | out |    4|    bram    |      res     |     array    |
|res_Din_A               | out |   32|    bram    |      res     |     array    |
|res_Dout_A              |  in |   32|    bram    |      res     |     array    |
|res_Clk_A               | out |    1|    bram    |      res     |     array    |
|res_Rst_A               | out |    1|    bram    |      res     |     array    |
+------------------------+-----+-----+------------+--------------+--------------+

