// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="myproject,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu9p-flga2577-2-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=4.339000,HLS_SYN_LAT=8,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=34,HLS_SYN_FF=12664,HLS_SYN_LUT=22836,HLS_VERSION=2020_1}" *)

module myproject (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        x_V_ap_vld,
        x_V,
        y_0_V,
        y_0_V_ap_vld,
        y_1_V,
        y_1_V_ap_vld,
        y_2_V,
        y_2_V_ap_vld,
        y_3_V,
        y_3_V_ap_vld,
        y_4_V,
        y_4_V_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   x_V_ap_vld;
input  [143:0] x_V;
output  [8:0] y_0_V;
output   y_0_V_ap_vld;
output  [8:0] y_1_V;
output   y_1_V_ap_vld;
output  [8:0] y_2_V;
output   y_2_V_ap_vld;
output  [8:0] y_3_V;
output   y_3_V_ap_vld;
output  [8:0] y_4_V;
output   y_4_V_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg y_0_V_ap_vld;
reg y_1_V_ap_vld;
reg y_2_V_ap_vld;
reg y_3_V_ap_vld;
reg y_4_V_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_idle_pp0;
reg    x_V_ap_vld_in_sig;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
reg    ap_block_pp0_stage0_11001;
reg   [143:0] x_V_preg;
reg   [143:0] x_V_in_sig;
reg    x_V_ap_vld_preg;
reg    x_V_blk_n;
wire    ap_block_pp0_stage0;
wire  signed [8:0] p_Val2_10_fu_326_p4;
reg  signed [8:0] p_Val2_10_reg_1325;
reg  signed [8:0] p_Val2_10_reg_1325_pp0_iter1_reg;
reg  signed [8:0] p_Val2_10_reg_1325_pp0_iter2_reg;
wire  signed [8:0] p_Val2_s_fu_352_p4;
reg  signed [8:0] p_Val2_s_reg_1333;
reg   [8:0] p_Val2_s_reg_1333_pp0_iter1_reg;
reg  signed [8:0] p_Val2_s_reg_1333_pp0_iter2_reg;
reg  signed [8:0] p_Val2_s_reg_1333_pp0_iter3_reg;
reg  signed [8:0] p_Val2_s_reg_1333_pp0_iter4_reg;
reg  signed [8:0] p_Val2_s_reg_1333_pp0_iter5_reg;
wire  signed [8:0] p_Val2_1_fu_387_p4;
reg  signed [8:0] p_Val2_1_reg_1346;
reg  signed [8:0] p_Val2_1_reg_1346_pp0_iter1_reg;
reg  signed [8:0] p_Val2_1_reg_1346_pp0_iter2_reg;
reg  signed [8:0] p_Val2_1_reg_1346_pp0_iter3_reg;
reg  signed [8:0] p_Val2_1_reg_1346_pp0_iter4_reg;
wire  signed [8:0] tmp_s_fu_401_p4;
reg   [8:0] tmp_s_reg_1351;
reg  signed [8:0] tmp_s_reg_1351_pp0_iter1_reg;
reg  signed [8:0] tmp_s_reg_1351_pp0_iter2_reg;
reg  signed [8:0] tmp_s_reg_1351_pp0_iter3_reg;
reg  signed [8:0] tmp_s_reg_1351_pp0_iter4_reg;
reg  signed [8:0] tmp_s_reg_1351_pp0_iter5_reg;
wire  signed [8:0] p_Val2_2_fu_421_p4;
reg  signed [8:0] p_Val2_2_reg_1359;
reg  signed [8:0] p_Val2_2_reg_1359_pp0_iter1_reg;
reg  signed [8:0] p_Val2_2_reg_1359_pp0_iter2_reg;
reg  signed [8:0] p_Val2_2_reg_1359_pp0_iter3_reg;
reg  signed [8:0] p_Val2_2_reg_1359_pp0_iter4_reg;
reg  signed [8:0] p_Val2_2_reg_1359_pp0_iter5_reg;
reg   [8:0] trunc_ln708_1_reg_1367;
wire   [11:0] mul_ln1192_8_fu_452_p2;
reg   [11:0] mul_ln1192_8_reg_1372;
wire  signed [14:0] sext_ln1118_8_fu_493_p1;
reg  signed [14:0] sext_ln1118_8_reg_1383;
wire  signed [20:0] mul_ln1118_fu_1198_p2;
reg  signed [20:0] mul_ln1118_reg_1388;
wire  signed [14:0] mul_ln700_2_fu_1204_p2;
reg  signed [14:0] mul_ln700_2_reg_1393;
reg   [8:0] trunc_ln708_12_reg_1408;
reg   [8:0] trunc_ln708_13_reg_1413;
reg   [8:0] trunc_ln708_8_reg_1433;
wire  signed [14:0] grp_fu_1233_p3;
reg  signed [14:0] add_ln700_reg_1438;
reg   [8:0] trunc_ln708_s_reg_1443;
wire   [4:0] grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_241_ap_return;
reg   [4:0] p_s_reg_1463;
wire   [4:0] grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_246_ap_return;
reg   [4:0] p_5_reg_1468;
reg   [4:0] p_5_reg_1468_pp0_iter5_reg;
reg   [4:0] p_5_reg_1468_pp0_iter6_reg;
wire   [4:0] grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_251_ap_return;
reg   [4:0] p_Val2_8_reg_1473;
reg   [4:0] p_Val2_8_reg_1473_pp0_iter5_reg;
wire   [4:0] grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_256_ap_return;
reg   [4:0] p_1_reg_1478;
reg   [4:0] p_1_reg_1478_pp0_iter5_reg;
wire  signed [9:0] grp_fu_1247_p3;
reg  signed [9:0] ret_V_reg_1483;
wire   [9:0] add_ln1192_fu_828_p2;
reg  signed [9:0] add_ln1192_reg_1489;
wire   [4:0] grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_266_ap_return;
reg   [4:0] p_Val2_4_reg_1494;
wire   [4:0] grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_271_ap_return;
reg  signed [4:0] p_Val2_5_reg_1499;
wire   [4:0] grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_276_ap_return;
reg   [4:0] p_Val2_s_26_reg_1504;
wire   [5:0] ret_V_43_fu_842_p2;
reg   [5:0] ret_V_43_reg_1509;
reg   [8:0] trunc_ln708_3_reg_1514;
reg   [8:0] trunc_ln708_3_reg_1514_pp0_iter7_reg;
wire  signed [11:0] grp_fu_1266_p3;
reg  signed [11:0] r_V_reg_1519;
wire   [4:0] grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_296_ap_return;
reg  signed [4:0] p_6_reg_1524;
reg  signed [4:0] p_6_reg_1524_pp0_iter7_reg;
reg   [8:0] trunc_ln708_9_reg_1530;
reg   [8:0] trunc_ln708_9_reg_1530_pp0_iter7_reg;
wire   [9:0] ret_V_38_fu_1013_p2;
reg   [9:0] ret_V_38_reg_1535;
wire  signed [17:0] grp_fu_1274_p3;
reg  signed [17:0] mul_ln1192_6_reg_1540;
wire   [4:0] grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_306_ap_return;
reg  signed [4:0] p_0_reg_1545;
wire  signed [18:0] grp_fu_1282_p3;
reg  signed [18:0] mul_ln1192_2_reg_1550;
wire   [6:0] add_ln1192_19_fu_1101_p2;
reg  signed [6:0] add_ln1192_19_reg_1555;
wire   [13:0] ret_V_19_fu_1135_p2;
reg  signed [13:0] ret_V_19_reg_1560;
reg   [8:0] trunc_ln708_14_reg_1565;
reg    ap_block_pp0_stage0_subdone;
wire   [8:0] grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_241_input_V;
reg    grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_241_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call20;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call20;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call20;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call20;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call20;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call20;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call20;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call20;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call20;
reg    ap_block_pp0_stage0_11001_ignoreCallOp19;
wire   [8:0] grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_246_input_V;
reg    grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_246_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call83;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call83;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call83;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call83;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call83;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call83;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call83;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call83;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call83;
reg    ap_block_pp0_stage0_11001_ignoreCallOp36;
wire   [8:0] grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_251_input_V;
reg    grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_251_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call172;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call172;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call172;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call172;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call172;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call172;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call172;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call172;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call172;
reg    ap_block_pp0_stage0_11001_ignoreCallOp54;
wire   [8:0] grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_256_input_V;
reg    grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_256_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call178;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call178;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call178;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call178;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call178;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call178;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call178;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call178;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call178;
reg    ap_block_pp0_stage0_11001_ignoreCallOp58;
wire   [4:0] grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_261_ap_return;
reg    grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_261_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call39;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call39;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call39;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call39;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call39;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call39;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call39;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call39;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call39;
reg    ap_block_pp0_stage0_11001_ignoreCallOp72;
wire   [8:0] grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_266_input_V;
reg    grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_266_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call57;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call57;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call57;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call57;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call57;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call57;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call57;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call57;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call57;
reg    ap_block_pp0_stage0_11001_ignoreCallOp84;
reg    grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_271_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call63;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call63;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call63;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call63;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call63;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call63;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call63;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call63;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call63;
reg    ap_block_pp0_stage0_11001_ignoreCallOp85;
wire   [8:0] grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_276_input_V;
reg    grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_276_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call73;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call73;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call73;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call73;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call73;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call73;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call73;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call73;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call73;
reg    ap_block_pp0_stage0_11001_ignoreCallOp91;
wire   [8:0] grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_281_input_V;
wire   [4:0] grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_281_ap_return;
reg    grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_281_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call103;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call103;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call103;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call103;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call103;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call103;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call103;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call103;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call103;
reg    ap_block_pp0_stage0_11001_ignoreCallOp95;
wire   [4:0] grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_286_ap_return;
reg    grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_286_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call195;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call195;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call195;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call195;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call195;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call195;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call195;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call195;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call195;
reg    ap_block_pp0_stage0_11001_ignoreCallOp102;
wire   [4:0] grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_291_ap_return;
reg    grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_291_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call199;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call199;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call199;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call199;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call199;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call199;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call199;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call199;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call199;
reg    ap_block_pp0_stage0_11001_ignoreCallOp103;
reg    grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_296_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call91;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call91;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call91;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call91;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call91;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call91;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call91;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call91;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call91;
reg    ap_block_pp0_stage0_11001_ignoreCallOp111;
wire   [4:0] grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_301_ap_return;
reg    grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_301_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call128;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call128;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call128;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call128;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call128;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call128;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call128;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call128;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call128;
reg    ap_block_pp0_stage0_11001_ignoreCallOp113;
wire   [8:0] grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_306_input_V;
reg    grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_306_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call208;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call208;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call208;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call208;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call208;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call208;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call208;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call208;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call208;
reg    ap_block_pp0_stage0_11001_ignoreCallOp122;
wire   [8:0] grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_311_input_V;
wire   [4:0] grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_311_ap_return;
reg    grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_311_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call136;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call136;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call136;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call136;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call136;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call136;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call136;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call136;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call136;
reg    ap_block_pp0_stage0_11001_ignoreCallOp133;
wire   [4:0] grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_316_ap_return;
reg    grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_316_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call144;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call144;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call144;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call144;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call144;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call144;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call144;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call144;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call144;
reg    ap_block_pp0_stage0_11001_ignoreCallOp134;
wire   [8:0] grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_321_input_V;
wire   [4:0] grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_321_ap_return;
reg    grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_321_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call159;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call159;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call159;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call159;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call159;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call159;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call159;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call159;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call159;
reg    ap_block_pp0_stage0_11001_ignoreCallOp136;
reg    ap_block_pp0_stage0_01001;
wire   [10:0] r_V_12_fu_340_p3;
wire  signed [11:0] lhs_V_fu_362_p3;
wire  signed [11:0] sext_ln1118_1_fu_348_p1;
wire   [11:0] ret_V_26_fu_370_p2;
wire  signed [8:0] mul_ln1192_fu_415_p0;
wire  signed [14:0] sext_ln1118_2_fu_397_p1;
wire  signed [8:0] mul_ln1192_fu_415_p1;
wire  signed [14:0] grp_fu_1189_p3;
wire  signed [8:0] mul_ln1192_8_fu_452_p0;
wire  signed [11:0] sext_ln1118_3_fu_448_p1;
wire  signed [8:0] mul_ln1192_8_fu_452_p1;
wire   [7:0] tmp_1_fu_458_p4;
wire   [11:0] r_V_s_fu_468_p3;
wire   [11:0] add_ln1192_7_fu_476_p2;
wire   [10:0] shl_ln1118_8_fu_505_p3;
wire  signed [11:0] sext_ln1118_10_fu_501_p1;
wire  signed [11:0] sext_ln1118_11_fu_513_p1;
wire  signed [11:0] sext_ln1118_fu_336_p1;
wire   [11:0] r_V_15_fu_517_p2;
wire   [11:0] r_V_16_fu_523_p2;
wire  signed [12:0] sext_ln703_3_fu_529_p1;
wire  signed [12:0] sext_ln703_4_fu_533_p1;
wire   [12:0] ret_V_35_fu_537_p2;
wire   [12:0] add_ln1192_13_fu_543_p2;
wire  signed [8:0] mul_ln700_1_fu_553_p0;
wire  signed [8:0] mul_ln700_1_fu_553_p1;
wire   [5:0] trunc_ln708_10_fu_559_p4;
wire   [11:0] add_ln1192_27_fu_574_p2;
wire   [11:0] add_ln1192_26_fu_580_p2;
wire  signed [12:0] sext_ln1118_15_fu_597_p1;
wire  signed [12:0] sext_ln1118_9_fu_497_p1;
wire   [12:0] r_V_21_fu_601_p2;
wire   [12:0] add_ln1192_28_fu_607_p2;
wire  signed [20:0] mul_ln1118_4_fu_1210_p2;
wire   [20:0] shl_ln1118_fu_617_p2;
wire   [20:0] shl_ln1118_1_fu_622_p2;
wire   [20:0] r_V_22_fu_627_p2;
wire  signed [11:0] grp_fu_1218_p3;
wire   [9:0] shl_ln1118_3_fu_659_p3;
wire  signed [11:0] sext_ln1192_3_fu_666_p1;
wire   [11:0] lhs_V_2_fu_652_p3;
wire   [9:0] shl_ln1118_5_fu_683_p3;
wire   [11:0] shl_ln1118_4_fu_676_p3;
wire  signed [11:0] sext_ln1192_4_fu_690_p1;
wire   [11:0] sub_ln1192_1_fu_694_p2;
wire   [11:0] sub_ln1192_fu_670_p2;
wire   [11:0] add_ln1192_3_fu_700_p2;
wire   [11:0] ret_V_29_fu_706_p2;
wire   [11:0] add_ln1192_6_fu_723_p2;
wire   [11:0] rhs_V_1_fu_728_p3;
wire   [11:0] sub_ln1192_2_fu_735_p2;
wire   [11:0] ret_V_31_fu_741_p2;
wire   [11:0] ret_V_33_fu_758_p2;
wire  signed [20:0] r_V_17_fu_1227_p2;
wire  signed [14:0] grp_fu_1239_p3;
wire  signed [9:0] sext_ln1192_2_fu_818_p1;
wire  signed [9:0] sext_ln1192_1_fu_815_p1;
wire   [9:0] ret_V_28_fu_822_p2;
wire  signed [5:0] sext_ln703_8_fu_834_p1;
wire  signed [5:0] sext_ln703_9_fu_838_p1;
wire  signed [17:0] tmp_fu_848_p3;
wire  signed [15:0] tmp_10_fu_859_p3;
wire  signed [19:0] tmp_9_fu_873_p3;
wire  signed [23:0] grp_fu_1255_p4;
wire  signed [5:0] sext_ln703_1_fu_896_p1;
wire  signed [5:0] ret_V_8_fu_899_p2;
wire   [9:0] shl_ln1_fu_909_p3;
wire  signed [10:0] sext_ln1118_6_fu_916_p1;
wire   [10:0] r_V_14_fu_920_p2;
wire   [16:0] lhs_V_6_fu_926_p3;
wire   [16:0] rhs_V_2_fu_938_p3;
wire  signed [17:0] sext_ln703_2_fu_934_p1;
wire  signed [17:0] sext_ln728_fu_945_p1;
wire  signed [4:0] tmp_3_fu_955_p1;
wire   [12:0] tmp_3_fu_955_p3;
wire   [17:0] ret_V_34_fu_949_p2;
wire  signed [17:0] sext_ln1192_9_fu_963_p1;
wire   [12:0] tmp_4_fu_973_p3;
wire   [17:0] add_ln1192_15_fu_967_p2;
wire  signed [17:0] sext_ln1192_10_fu_981_p1;
wire   [17:0] add_ln1192_16_fu_985_p2;
wire   [17:0] ret_V_36_fu_991_p2;
wire  signed [9:0] lhs_V_4_fu_1007_p1;
wire  signed [9:0] rhs_V_4_fu_1010_p1;
wire  signed [5:0] sext_ln1253_fu_1019_p1;
wire  signed [4:0] r_V_20_fu_1031_p0;
wire  signed [9:0] sext_ln1116_2_fu_1028_p1;
wire  signed [4:0] r_V_20_fu_1031_p1;
wire  signed [9:0] r_V_20_fu_1031_p2;
wire   [5:0] r_V_19_fu_1022_p2;
wire  signed [8:0] tmp_12_fu_1041_p3;
wire  signed [6:0] sext_ln1192_19_fu_1053_p1;
wire  signed [6:0] ret_V_24_fu_1056_p2;
wire  signed [5:0] tmp_2_fu_1066_p3;
wire  signed [5:0] sext_ln703_5_fu_1083_p1;
wire   [5:0] add_ln1192_20_fu_1091_p2;
wire  signed [6:0] sext_ln1192_11_fu_1087_p1;
wire  signed [6:0] sext_ln1192_15_fu_1097_p1;
wire  signed [12:0] lhs_V_5_fu_1107_p3;
wire   [7:0] tmp_5_fu_1118_p3;
wire  signed [13:0] grp_fu_1290_p3;
wire  signed [13:0] sext_ln1192_16_fu_1126_p1;
(* use_dsp48 = "no" *) wire   [13:0] ret_V_40_fu_1130_p2;
wire  signed [17:0] grp_fu_1299_p3;
wire  signed [19:0] grp_fu_1307_p3;
wire   [7:0] tmp_11_fu_1159_p4;
wire  signed [17:0] grp_fu_1316_p3;
wire  signed [14:0] grp_fu_1189_p1;
wire   [14:0] grp_fu_1189_p2;
wire  signed [12:0] mul_ln1118_fu_1198_p0;
wire  signed [20:0] sext_ln1118_12_fu_549_p1;
wire  signed [12:0] mul_ln1118_fu_1198_p1;
wire   [5:0] mul_ln700_2_fu_1204_p0;
wire  signed [14:0] mul_ln700_2_fu_1204_p1;
wire  signed [12:0] mul_ln1118_4_fu_1210_p0;
wire  signed [20:0] sext_ln1118_16_fu_613_p1;
wire  signed [12:0] mul_ln1118_4_fu_1210_p1;
wire  signed [8:0] grp_fu_1218_p0;
wire  signed [8:0] grp_fu_1218_p1;
wire  signed [6:0] grp_fu_1218_p2;
wire   [5:0] r_V_17_fu_1227_p0;
wire   [8:0] grp_fu_1233_p0;
wire  signed [8:0] grp_fu_1233_p1;
wire   [9:0] grp_fu_1239_p0;
wire  signed [4:0] grp_fu_1247_p0;
wire  signed [9:0] sext_ln1116_fu_812_p1;
wire  signed [4:0] grp_fu_1247_p1;
wire  signed [4:0] grp_fu_1247_p2;
wire  signed [4:0] grp_fu_1266_p0;
wire  signed [3:0] grp_fu_1282_p0;
wire  signed [4:0] grp_fu_1290_p0;
wire  signed [9:0] sext_ln1118_7_fu_1080_p1;
wire  signed [4:0] grp_fu_1290_p1;
wire  signed [12:0] grp_fu_1299_p2;
wire  signed [15:0] grp_fu_1307_p2;
wire  signed [12:0] grp_fu_1316_p2;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to7;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 x_V_preg = 144'd0;
#0 x_V_ap_vld_preg = 1'b0;
end

sin_lut_ap_fixed_9_6_5_3_0_s grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_241(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .input_V(grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_241_input_V),
    .ap_return(grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_241_ap_return),
    .ap_ce(grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_241_ap_ce)
);

sin_lut_ap_fixed_9_6_5_3_0_s grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_246(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .input_V(grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_246_input_V),
    .ap_return(grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_246_ap_return),
    .ap_ce(grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_246_ap_ce)
);

sin_lut_ap_fixed_9_6_5_3_0_s grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_251(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .input_V(grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_251_input_V),
    .ap_return(grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_251_ap_return),
    .ap_ce(grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_251_ap_ce)
);

sin_lut_ap_fixed_9_6_5_3_0_s grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_256(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .input_V(grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_256_input_V),
    .ap_return(grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_256_ap_return),
    .ap_ce(grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_256_ap_ce)
);

sin_lut_ap_fixed_9_6_5_3_0_s grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_261(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .input_V(trunc_ln708_1_reg_1367),
    .ap_return(grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_261_ap_return),
    .ap_ce(grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_261_ap_ce)
);

sin_lut_ap_fixed_9_6_5_3_0_s grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_266(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .input_V(grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_266_input_V),
    .ap_return(grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_266_ap_return),
    .ap_ce(grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_266_ap_ce)
);

sin_lut_ap_fixed_9_6_5_3_0_s grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_271(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .input_V(tmp_s_reg_1351),
    .ap_return(grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_271_ap_return),
    .ap_ce(grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_271_ap_ce)
);

sin_lut_ap_fixed_9_6_5_3_0_s grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_276(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .input_V(grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_276_input_V),
    .ap_return(grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_276_ap_return),
    .ap_ce(grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_276_ap_ce)
);

sin_lut_ap_fixed_9_6_5_3_0_s grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_281(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .input_V(grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_281_input_V),
    .ap_return(grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_281_ap_return),
    .ap_ce(grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_281_ap_ce)
);

sin_lut_ap_fixed_9_6_5_3_0_s grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_286(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .input_V(trunc_ln708_12_reg_1408),
    .ap_return(grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_286_ap_return),
    .ap_ce(grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_286_ap_ce)
);

sin_lut_ap_fixed_9_6_5_3_0_s grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_291(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .input_V(trunc_ln708_13_reg_1413),
    .ap_return(grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_291_ap_return),
    .ap_ce(grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_291_ap_ce)
);

sin_lut_ap_fixed_9_6_5_3_0_s grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_296(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .input_V(p_Val2_s_reg_1333_pp0_iter1_reg),
    .ap_return(grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_296_ap_return),
    .ap_ce(grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_296_ap_ce)
);

sin_lut_ap_fixed_9_6_5_3_0_s grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_301(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .input_V(trunc_ln708_8_reg_1433),
    .ap_return(grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_301_ap_return),
    .ap_ce(grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_301_ap_ce)
);

sin_lut_ap_fixed_9_6_5_3_0_s grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_306(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .input_V(grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_306_input_V),
    .ap_return(grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_306_ap_return),
    .ap_ce(grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_306_ap_ce)
);

sin_lut_ap_fixed_9_6_5_3_0_s grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_311(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .input_V(grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_311_input_V),
    .ap_return(grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_311_ap_return),
    .ap_ce(grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_311_ap_ce)
);

sin_lut_ap_fixed_9_6_5_3_0_s grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_316(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .input_V(trunc_ln708_s_reg_1443),
    .ap_return(grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_316_ap_return),
    .ap_ce(grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_316_ap_ce)
);

sin_lut_ap_fixed_9_6_5_3_0_s grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_321(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .input_V(grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_321_input_V),
    .ap_return(grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_321_ap_return),
    .ap_ce(grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_321_ap_ce)
);

myproject_mac_muladd_9s_15s_15ns_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 15 ))
myproject_mac_muladd_9s_15s_15ns_15_1_1_U9(
    .din0(tmp_s_fu_401_p4),
    .din1(grp_fu_1189_p1),
    .din2(grp_fu_1189_p2),
    .dout(grp_fu_1189_p3)
);

myproject_mul_mul_13s_13s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_13s_13s_21_1_1_U10(
    .din0(mul_ln1118_fu_1198_p0),
    .din1(mul_ln1118_fu_1198_p1),
    .dout(mul_ln1118_fu_1198_p2)
);

myproject_mul_mul_6ns_15s_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 15 ))
myproject_mul_mul_6ns_15s_15_1_1_U11(
    .din0(mul_ln700_2_fu_1204_p0),
    .din1(mul_ln700_2_fu_1204_p1),
    .dout(mul_ln700_2_fu_1204_p2)
);

myproject_mul_mul_13s_13s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_13s_13s_21_1_1_U12(
    .din0(mul_ln1118_4_fu_1210_p0),
    .din1(mul_ln1118_4_fu_1210_p1),
    .dout(mul_ln1118_4_fu_1210_p2)
);

myproject_mac_muladd_9s_9s_7s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 7 ),
    .dout_WIDTH( 12 ))
myproject_mac_muladd_9s_9s_7s_12_1_1_U13(
    .din0(grp_fu_1218_p0),
    .din1(grp_fu_1218_p1),
    .din2(grp_fu_1218_p2),
    .dout(grp_fu_1218_p3)
);

myproject_mul_mul_6ns_21s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 21 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_6ns_21s_21_1_1_U14(
    .din0(r_V_17_fu_1227_p0),
    .din1(mul_ln1118_reg_1388),
    .dout(r_V_17_fu_1227_p2)
);

myproject_mac_muladd_9ns_9s_15s_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 15 ))
myproject_mac_muladd_9ns_9s_15s_15_1_1_U15(
    .din0(grp_fu_1233_p0),
    .din1(grp_fu_1233_p1),
    .din2(mul_ln700_2_reg_1393),
    .dout(grp_fu_1233_p3)
);

myproject_mac_muladd_10ns_9s_15s_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 15 ))
myproject_mac_muladd_10ns_9s_15s_15_1_1_U16(
    .din0(grp_fu_1239_p0),
    .din1(p_Val2_10_reg_1325_pp0_iter1_reg),
    .din2(add_ln700_reg_1438),
    .dout(grp_fu_1239_p3)
);

myproject_mac_muladd_5s_5s_5s_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 5 ),
    .dout_WIDTH( 10 ))
myproject_mac_muladd_5s_5s_5s_10_1_1_U17(
    .din0(grp_fu_1247_p0),
    .din1(grp_fu_1247_p1),
    .din2(grp_fu_1247_p2),
    .dout(grp_fu_1247_p3)
);

myproject_ama_submul_sub_18s_16s_10s_20s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 10 ),
    .din3_WIDTH( 20 ),
    .dout_WIDTH( 24 ))
myproject_ama_submul_sub_18s_16s_10s_20s_24_1_1_U18(
    .din0(tmp_fu_848_p3),
    .din1(tmp_10_fu_859_p3),
    .din2(add_ln1192_reg_1489),
    .din3(tmp_9_fu_873_p3),
    .dout(grp_fu_1255_p4)
);

myproject_am_addmul_5s_5s_6s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
myproject_am_addmul_5s_5s_6s_12_1_1_U19(
    .din0(grp_fu_1266_p0),
    .din1(p_Val2_5_reg_1499),
    .din2(ret_V_8_fu_899_p2),
    .dout(grp_fu_1266_p3)
);

myproject_am_addmul_10s_9s_7s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 7 ),
    .dout_WIDTH( 18 ))
myproject_am_addmul_10s_9s_7s_18_1_1_U20(
    .din0(r_V_20_fu_1031_p2),
    .din1(tmp_12_fu_1041_p3),
    .din2(ret_V_24_fu_1056_p2),
    .dout(grp_fu_1274_p3)
);

myproject_am_addmul_4s_6s_12s_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 19 ))
myproject_am_addmul_4s_6s_12s_19_1_1_U21(
    .din0(grp_fu_1282_p0),
    .din1(tmp_2_fu_1066_p3),
    .din2(r_V_reg_1519),
    .dout(grp_fu_1282_p3)
);

myproject_mac_muladd_5s_5s_13s_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
myproject_mac_muladd_5s_5s_13s_14_1_1_U22(
    .din0(grp_fu_1290_p0),
    .din1(grp_fu_1290_p1),
    .din2(lhs_V_5_fu_1107_p3),
    .dout(grp_fu_1290_p3)
);

myproject_mac_muladd_5s_18s_13s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 18 ))
myproject_mac_muladd_5s_18s_13s_18_1_1_U23(
    .din0(p_0_reg_1545),
    .din1(mul_ln1192_6_reg_1540),
    .din2(grp_fu_1299_p2),
    .dout(grp_fu_1299_p3)
);

myproject_mac_muladd_5s_19s_16s_20_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 19 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 20 ))
myproject_mac_muladd_5s_19s_16s_20_1_1_U24(
    .din0(p_6_reg_1524_pp0_iter7_reg),
    .din1(mul_ln1192_2_reg_1550),
    .din2(grp_fu_1307_p2),
    .dout(grp_fu_1307_p3)
);

myproject_mac_muladd_7s_14s_13s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 18 ))
myproject_mac_muladd_7s_14s_13s_18_1_1_U25(
    .din0(add_ln1192_19_reg_1555),
    .din1(ret_V_19_reg_1560),
    .din2(grp_fu_1316_p2),
    .dout(grp_fu_1316_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        x_V_ap_vld_preg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            x_V_ap_vld_preg <= 1'b0;
        end else if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (x_V_ap_vld == 1'b1))) begin
            x_V_ap_vld_preg <= x_V_ap_vld;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        x_V_preg <= 144'd0;
    end else begin
        if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (x_V_ap_vld == 1'b1))) begin
            x_V_preg <= x_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln1192_19_reg_1555 <= add_ln1192_19_fu_1101_p2;
        add_ln1192_reg_1489 <= add_ln1192_fu_828_p2;
        p_0_reg_1545 <= grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_306_ap_return;
        p_1_reg_1478 <= grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_256_ap_return;
        p_1_reg_1478_pp0_iter5_reg <= p_1_reg_1478;
        p_5_reg_1468 <= grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_246_ap_return;
        p_5_reg_1468_pp0_iter5_reg <= p_5_reg_1468;
        p_5_reg_1468_pp0_iter6_reg <= p_5_reg_1468_pp0_iter5_reg;
        p_6_reg_1524 <= grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_296_ap_return;
        p_6_reg_1524_pp0_iter7_reg <= p_6_reg_1524;
        p_Val2_10_reg_1325_pp0_iter2_reg <= p_Val2_10_reg_1325_pp0_iter1_reg;
        p_Val2_1_reg_1346_pp0_iter2_reg <= p_Val2_1_reg_1346_pp0_iter1_reg;
        p_Val2_1_reg_1346_pp0_iter3_reg <= p_Val2_1_reg_1346_pp0_iter2_reg;
        p_Val2_1_reg_1346_pp0_iter4_reg <= p_Val2_1_reg_1346_pp0_iter3_reg;
        p_Val2_2_reg_1359_pp0_iter2_reg <= p_Val2_2_reg_1359_pp0_iter1_reg;
        p_Val2_2_reg_1359_pp0_iter3_reg <= p_Val2_2_reg_1359_pp0_iter2_reg;
        p_Val2_2_reg_1359_pp0_iter4_reg <= p_Val2_2_reg_1359_pp0_iter3_reg;
        p_Val2_2_reg_1359_pp0_iter5_reg <= p_Val2_2_reg_1359_pp0_iter4_reg;
        p_Val2_4_reg_1494 <= grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_266_ap_return;
        p_Val2_5_reg_1499 <= grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_271_ap_return;
        p_Val2_8_reg_1473 <= grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_251_ap_return;
        p_Val2_8_reg_1473_pp0_iter5_reg <= p_Val2_8_reg_1473;
        p_Val2_s_26_reg_1504 <= grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_276_ap_return;
        p_Val2_s_reg_1333_pp0_iter2_reg <= p_Val2_s_reg_1333_pp0_iter1_reg;
        p_Val2_s_reg_1333_pp0_iter3_reg <= p_Val2_s_reg_1333_pp0_iter2_reg;
        p_Val2_s_reg_1333_pp0_iter4_reg <= p_Val2_s_reg_1333_pp0_iter3_reg;
        p_Val2_s_reg_1333_pp0_iter5_reg <= p_Val2_s_reg_1333_pp0_iter4_reg;
        p_s_reg_1463 <= grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_241_ap_return;
        ret_V_19_reg_1560 <= ret_V_19_fu_1135_p2;
        ret_V_38_reg_1535 <= ret_V_38_fu_1013_p2;
        ret_V_43_reg_1509 <= ret_V_43_fu_842_p2;
        tmp_s_reg_1351_pp0_iter2_reg <= tmp_s_reg_1351_pp0_iter1_reg;
        tmp_s_reg_1351_pp0_iter3_reg <= tmp_s_reg_1351_pp0_iter2_reg;
        tmp_s_reg_1351_pp0_iter4_reg <= tmp_s_reg_1351_pp0_iter3_reg;
        tmp_s_reg_1351_pp0_iter5_reg <= tmp_s_reg_1351_pp0_iter4_reg;
        trunc_ln708_14_reg_1565 <= {{grp_fu_1299_p3[17:9]}};
        trunc_ln708_3_reg_1514 <= {{grp_fu_1255_p4[23:15]}};
        trunc_ln708_3_reg_1514_pp0_iter7_reg <= trunc_ln708_3_reg_1514;
        trunc_ln708_9_reg_1530 <= {{ret_V_36_fu_991_p2[17:9]}};
        trunc_ln708_9_reg_1530_pp0_iter7_reg <= trunc_ln708_9_reg_1530;
        trunc_ln708_s_reg_1443 <= {{grp_fu_1239_p3[14:6]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln700_reg_1438 <= grp_fu_1233_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mul_ln1118_reg_1388 <= mul_ln1118_fu_1198_p2;
        mul_ln1192_8_reg_1372 <= mul_ln1192_8_fu_452_p2;
        mul_ln700_2_reg_1393 <= mul_ln700_2_fu_1204_p2;
        p_Val2_10_reg_1325 <= {{x_V_in_sig[35:27]}};
        p_Val2_10_reg_1325_pp0_iter1_reg <= p_Val2_10_reg_1325;
        p_Val2_1_reg_1346 <= {{x_V_in_sig[44:36]}};
        p_Val2_1_reg_1346_pp0_iter1_reg <= p_Val2_1_reg_1346;
        p_Val2_2_reg_1359 <= {{x_V_in_sig[143:135]}};
        p_Val2_2_reg_1359_pp0_iter1_reg <= p_Val2_2_reg_1359;
        p_Val2_s_reg_1333 <= {{x_V_in_sig[134:126]}};
        p_Val2_s_reg_1333_pp0_iter1_reg <= p_Val2_s_reg_1333;
        sext_ln1118_8_reg_1383 <= sext_ln1118_8_fu_493_p1;
        tmp_s_reg_1351 <= {{x_V_in_sig[26:18]}};
        tmp_s_reg_1351_pp0_iter1_reg <= tmp_s_reg_1351;
        trunc_ln708_12_reg_1408 <= {{r_V_22_fu_627_p2[20:12]}};
        trunc_ln708_13_reg_1413 <= {{grp_fu_1218_p3[11:3]}};
        trunc_ln708_1_reg_1367 <= {{grp_fu_1189_p3[14:6]}};
        trunc_ln708_8_reg_1433 <= {{r_V_17_fu_1227_p2[20:12]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        mul_ln1192_2_reg_1550 <= grp_fu_1282_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        mul_ln1192_6_reg_1540 <= grp_fu_1274_p3;
        r_V_reg_1519 <= grp_fu_1266_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ret_V_reg_1483 <= grp_fu_1247_p3;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to7 = 1'b1;
    end else begin
        ap_idle_pp0_0to7 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to7 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp19) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_241_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_241_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp36) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_246_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_246_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp54) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_251_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_251_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp58) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_256_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_256_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp72) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_261_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_261_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp84) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_266_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_266_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp85) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_271_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_271_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp91) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_276_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_276_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp95) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_281_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_281_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp102) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_286_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_286_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp103) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_291_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_291_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp111) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_296_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_296_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp113) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_301_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_301_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp122) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_306_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_306_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp133) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_311_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_311_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp134) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_316_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_316_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp136) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_321_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_321_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((x_V_ap_vld == 1'b1)) begin
        x_V_ap_vld_in_sig = x_V_ap_vld;
    end else begin
        x_V_ap_vld_in_sig = x_V_ap_vld_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_V_blk_n = x_V_ap_vld;
    end else begin
        x_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((x_V_ap_vld == 1'b1)) begin
        x_V_in_sig = x_V;
    end else begin
        x_V_in_sig = x_V_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        y_0_V_ap_vld = 1'b1;
    end else begin
        y_0_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        y_1_V_ap_vld = 1'b1;
    end else begin
        y_1_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        y_2_V_ap_vld = 1'b1;
    end else begin
        y_2_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        y_3_V_ap_vld = 1'b1;
    end else begin
        y_3_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        y_4_V_ap_vld = 1'b1;
    end else begin
        y_4_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1192_13_fu_543_p2 = (13'd64 + ret_V_35_fu_537_p2);

assign add_ln1192_15_fu_967_p2 = ($signed(ret_V_34_fu_949_p2) + $signed(sext_ln1192_9_fu_963_p1));

assign add_ln1192_16_fu_985_p2 = ($signed(add_ln1192_15_fu_967_p2) + $signed(sext_ln1192_10_fu_981_p1));

assign add_ln1192_19_fu_1101_p2 = ($signed(sext_ln1192_11_fu_1087_p1) + $signed(sext_ln1192_15_fu_1097_p1));

assign add_ln1192_20_fu_1091_p2 = ($signed(6'd56) + $signed(sext_ln703_5_fu_1083_p1));

assign add_ln1192_26_fu_580_p2 = ($signed(lhs_V_fu_362_p3) + $signed(add_ln1192_27_fu_574_p2));

assign add_ln1192_27_fu_574_p2 = ($signed(12'd3984) + $signed(r_V_s_fu_468_p3));

assign add_ln1192_28_fu_607_p2 = (13'd64 + r_V_21_fu_601_p2);

assign add_ln1192_3_fu_700_p2 = (sub_ln1192_1_fu_694_p2 + sub_ln1192_fu_670_p2);

assign add_ln1192_6_fu_723_p2 = (mul_ln1192_8_reg_1372 + lhs_V_2_fu_652_p3);

assign add_ln1192_7_fu_476_p2 = ($signed(12'd4080) + $signed(r_V_s_fu_468_p3));

assign add_ln1192_fu_828_p2 = (10'd31 + ret_V_28_fu_822_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp102 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp103 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp111 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp113 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp122 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp133 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp134 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp136 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp19 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp36 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp54 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp58 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp72 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp84 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp85 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp91 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp95 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call103 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call128 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call136 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call144 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call159 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call172 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call178 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call195 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call199 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call20 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call208 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call39 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call57 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call63 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call73 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call83 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call91 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call103 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call128 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call136 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call144 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call159 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call172 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call178 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call195 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call199 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call208 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call57 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call63 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call73 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call91 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call103 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call128 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call136 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call144 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call159 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call172 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call178 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call195 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call199 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call208 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call57 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call63 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call73 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call91 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call103 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call128 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call136 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call144 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call159 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call172 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call178 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call195 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call199 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call208 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call57 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call63 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call73 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call91 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call103 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call128 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call136 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call144 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call159 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call172 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call178 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call195 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call199 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call208 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call57 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call63 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call73 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call91 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call103 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call128 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call136 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call144 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call159 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call172 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call178 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call195 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call199 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call208 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call57 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call63 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call73 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call91 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call103 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call128 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call136 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call144 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call159 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call172 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call178 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call195 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call199 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call208 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call57 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call63 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call73 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call91 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call103 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call128 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call136 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call144 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call159 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call172 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call178 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call195 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call199 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call208 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call57 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call63 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call73 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call91 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call103 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call128 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call136 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call144 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call159 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call172 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call178 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call195 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call199 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call208 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call57 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call63 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call73 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call91 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign grp_fu_1189_p1 = ($signed(mul_ln1192_fu_415_p0) * $signed(mul_ln1192_fu_415_p1));

assign grp_fu_1189_p2 = {{p_Val2_2_fu_421_p4}, {6'd0}};

assign grp_fu_1218_p0 = sext_ln1118_fu_336_p1;

assign grp_fu_1218_p1 = sext_ln1118_fu_336_p1;

assign grp_fu_1218_p2 = 12'd4056;

assign grp_fu_1233_p0 = 15'd208;

assign grp_fu_1233_p1 = sext_ln1118_8_reg_1383;

assign grp_fu_1239_p0 = 15'd416;

assign grp_fu_1247_p0 = sext_ln1116_fu_812_p1;

assign grp_fu_1247_p1 = sext_ln1116_fu_812_p1;

assign grp_fu_1247_p2 = 10'd1008;

assign grp_fu_1266_p0 = 6'd53;

assign grp_fu_1282_p0 = 7'd120;

assign grp_fu_1290_p0 = sext_ln1118_7_fu_1080_p1;

assign grp_fu_1290_p1 = sext_ln1118_7_fu_1080_p1;

assign grp_fu_1299_p2 = 18'd258560;

assign grp_fu_1307_p2 = 20'd1019904;

assign grp_fu_1316_p2 = 18'd258048;

assign grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_241_input_V = {{ret_V_26_fu_370_p2[11:3]}};

assign grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_246_input_V = {{add_ln1192_7_fu_476_p2[11:3]}};

assign grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_251_input_V = $signed(trunc_ln708_10_fu_559_p4);

assign grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_256_input_V = {{add_ln1192_26_fu_580_p2[11:3]}};

assign grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_266_input_V = {{ret_V_29_fu_706_p2[11:3]}};

assign grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_276_input_V = {{ret_V_31_fu_741_p2[11:3]}};

assign grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_281_input_V = {{ret_V_33_fu_758_p2[11:3]}};

assign grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_306_input_V = (9'd11 + p_Val2_s_reg_1333_pp0_iter1_reg);

assign grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_311_input_V = ($signed(9'd506) + $signed(p_Val2_10_reg_1325_pp0_iter2_reg));

assign grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_321_input_V = ($signed(p_Val2_2_reg_1359_pp0_iter2_reg) + $signed(p_Val2_10_reg_1325_pp0_iter2_reg));

assign lhs_V_2_fu_652_p3 = {{p_Val2_2_reg_1359}, {3'd0}};

assign lhs_V_4_fu_1007_p1 = p_Val2_s_reg_1333_pp0_iter5_reg;

assign lhs_V_5_fu_1107_p3 = {{ret_V_38_reg_1535}, {3'd0}};

assign lhs_V_6_fu_926_p3 = {{r_V_14_fu_920_p2}, {6'd0}};

assign lhs_V_fu_362_p3 = {{p_Val2_s_fu_352_p4}, {3'd0}};

assign mul_ln1118_4_fu_1210_p0 = sext_ln1118_16_fu_613_p1;

assign mul_ln1118_4_fu_1210_p1 = sext_ln1118_16_fu_613_p1;

assign mul_ln1118_fu_1198_p0 = sext_ln1118_12_fu_549_p1;

assign mul_ln1118_fu_1198_p1 = sext_ln1118_12_fu_549_p1;

assign mul_ln1192_8_fu_452_p0 = sext_ln1118_3_fu_448_p1;

assign mul_ln1192_8_fu_452_p1 = sext_ln1118_3_fu_448_p1;

assign mul_ln1192_8_fu_452_p2 = ($signed(mul_ln1192_8_fu_452_p0) * $signed(mul_ln1192_8_fu_452_p1));

assign mul_ln1192_fu_415_p0 = sext_ln1118_2_fu_397_p1;

assign mul_ln1192_fu_415_p1 = sext_ln1118_2_fu_397_p1;

assign mul_ln700_1_fu_553_p0 = sext_ln1118_8_fu_493_p1;

assign mul_ln700_1_fu_553_p1 = sext_ln1118_8_fu_493_p1;

assign mul_ln700_2_fu_1204_p0 = 15'd26;

assign mul_ln700_2_fu_1204_p1 = ($signed(mul_ln700_1_fu_553_p0) * $signed(mul_ln700_1_fu_553_p1));

assign p_Val2_10_fu_326_p4 = {{x_V_in_sig[35:27]}};

assign p_Val2_1_fu_387_p4 = {{x_V_in_sig[44:36]}};

assign p_Val2_2_fu_421_p4 = {{x_V_in_sig[143:135]}};

assign p_Val2_s_fu_352_p4 = {{x_V_in_sig[134:126]}};

assign r_V_12_fu_340_p3 = {{p_Val2_10_fu_326_p4}, {2'd0}};

assign r_V_14_fu_920_p2 = ($signed(11'd0) - $signed(sext_ln1118_6_fu_916_p1));

assign r_V_15_fu_517_p2 = ($signed(sext_ln1118_10_fu_501_p1) + $signed(sext_ln1118_11_fu_513_p1));

assign r_V_16_fu_523_p2 = ($signed(sext_ln1118_fu_336_p1) + $signed(sext_ln1118_1_fu_348_p1));

assign r_V_17_fu_1227_p0 = 21'd19;

assign r_V_19_fu_1022_p2 = ($signed(6'd0) - $signed(sext_ln1253_fu_1019_p1));

assign r_V_20_fu_1031_p0 = sext_ln1116_2_fu_1028_p1;

assign r_V_20_fu_1031_p1 = sext_ln1116_2_fu_1028_p1;

assign r_V_20_fu_1031_p2 = ($signed(r_V_20_fu_1031_p0) * $signed(r_V_20_fu_1031_p1));

assign r_V_21_fu_601_p2 = ($signed(sext_ln1118_15_fu_597_p1) - $signed(sext_ln1118_9_fu_497_p1));

assign r_V_22_fu_627_p2 = (shl_ln1118_fu_617_p2 + shl_ln1118_1_fu_622_p2);

assign r_V_s_fu_468_p3 = {{tmp_1_fu_458_p4}, {4'd0}};

assign ret_V_19_fu_1135_p2 = ($signed(14'd16144) + $signed(ret_V_40_fu_1130_p2));

assign ret_V_24_fu_1056_p2 = ($signed(7'd1) + $signed(sext_ln1192_19_fu_1053_p1));

assign ret_V_26_fu_370_p2 = ($signed(lhs_V_fu_362_p3) - $signed(sext_ln1118_1_fu_348_p1));

assign ret_V_28_fu_822_p2 = ($signed(sext_ln1192_2_fu_818_p1) - $signed(sext_ln1192_1_fu_815_p1));

assign ret_V_29_fu_706_p2 = (12'd48 + add_ln1192_3_fu_700_p2);

assign ret_V_31_fu_741_p2 = ($signed(12'd3992) + $signed(sub_ln1192_2_fu_735_p2));

assign ret_V_33_fu_758_p2 = ($signed(12'd4024) + $signed(mul_ln1192_8_reg_1372));

assign ret_V_34_fu_949_p2 = ($signed(sext_ln703_2_fu_934_p1) + $signed(sext_ln728_fu_945_p1));

assign ret_V_35_fu_537_p2 = ($signed(sext_ln703_3_fu_529_p1) - $signed(sext_ln703_4_fu_533_p1));

assign ret_V_36_fu_991_p2 = ($signed(18'd259072) + $signed(add_ln1192_16_fu_985_p2));

assign ret_V_38_fu_1013_p2 = ($signed(lhs_V_4_fu_1007_p1) + $signed(rhs_V_4_fu_1010_p1));

assign ret_V_40_fu_1130_p2 = ($signed(grp_fu_1290_p3) + $signed(sext_ln1192_16_fu_1126_p1));

assign ret_V_43_fu_842_p2 = ($signed(sext_ln703_8_fu_834_p1) - $signed(sext_ln703_9_fu_838_p1));

assign ret_V_8_fu_899_p2 = ($signed(6'd56) + $signed(sext_ln703_1_fu_896_p1));

assign rhs_V_1_fu_728_p3 = {{p_Val2_10_reg_1325}, {3'd0}};

assign rhs_V_2_fu_938_p3 = {{tmp_s_reg_1351_pp0_iter5_reg}, {8'd0}};

assign rhs_V_4_fu_1010_p1 = p_Val2_2_reg_1359_pp0_iter5_reg;

assign sext_ln1116_2_fu_1028_p1 = $signed(p_1_reg_1478_pp0_iter5_reg);

assign sext_ln1116_fu_812_p1 = $signed(p_s_reg_1463);

assign sext_ln1118_10_fu_501_p1 = p_Val2_s_fu_352_p4;

assign sext_ln1118_11_fu_513_p1 = $signed(shl_ln1118_8_fu_505_p3);

assign sext_ln1118_12_fu_549_p1 = $signed(add_ln1192_13_fu_543_p2);

assign sext_ln1118_15_fu_597_p1 = lhs_V_fu_362_p3;

assign sext_ln1118_16_fu_613_p1 = $signed(add_ln1192_28_fu_607_p2);

assign sext_ln1118_1_fu_348_p1 = $signed(r_V_12_fu_340_p3);

assign sext_ln1118_2_fu_397_p1 = p_Val2_1_fu_387_p4;

assign sext_ln1118_3_fu_448_p1 = tmp_s_fu_401_p4;

assign sext_ln1118_6_fu_916_p1 = $signed(shl_ln1_fu_909_p3);

assign sext_ln1118_7_fu_1080_p1 = p_6_reg_1524;

assign sext_ln1118_8_fu_493_p1 = p_Val2_s_fu_352_p4;

assign sext_ln1118_9_fu_497_p1 = p_Val2_s_fu_352_p4;

assign sext_ln1118_fu_336_p1 = p_Val2_10_fu_326_p4;

assign sext_ln1192_10_fu_981_p1 = $signed(tmp_4_fu_973_p3);

assign sext_ln1192_11_fu_1087_p1 = $signed(grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_316_ap_return);

assign sext_ln1192_15_fu_1097_p1 = $signed(add_ln1192_20_fu_1091_p2);

assign sext_ln1192_16_fu_1126_p1 = $signed(tmp_5_fu_1118_p3);

assign sext_ln1192_19_fu_1053_p1 = $signed(ret_V_43_reg_1509);

assign sext_ln1192_1_fu_815_p1 = p_Val2_1_reg_1346_pp0_iter4_reg;

assign sext_ln1192_2_fu_818_p1 = $signed(grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_261_ap_return);

assign sext_ln1192_3_fu_666_p1 = $signed(shl_ln1118_3_fu_659_p3);

assign sext_ln1192_4_fu_690_p1 = $signed(shl_ln1118_5_fu_683_p3);

assign sext_ln1192_9_fu_963_p1 = $signed(tmp_3_fu_955_p3);

assign sext_ln1253_fu_1019_p1 = $signed(p_Val2_8_reg_1473_pp0_iter5_reg);

assign sext_ln703_1_fu_896_p1 = $signed(p_Val2_s_26_reg_1504);

assign sext_ln703_2_fu_934_p1 = $signed(lhs_V_6_fu_926_p3);

assign sext_ln703_3_fu_529_p1 = $signed(r_V_15_fu_517_p2);

assign sext_ln703_4_fu_533_p1 = $signed(r_V_16_fu_523_p2);

assign sext_ln703_5_fu_1083_p1 = $signed(grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_311_ap_return);

assign sext_ln703_8_fu_834_p1 = $signed(grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_286_ap_return);

assign sext_ln703_9_fu_838_p1 = $signed(grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_291_ap_return);

assign sext_ln728_fu_945_p1 = $signed(rhs_V_2_fu_938_p3);

assign shl_ln1118_1_fu_622_p2 = mul_ln1118_4_fu_1210_p2 << 21'd2;

assign shl_ln1118_3_fu_659_p3 = {{p_Val2_2_reg_1359}, {1'd0}};

assign shl_ln1118_4_fu_676_p3 = {{tmp_s_reg_1351}, {3'd0}};

assign shl_ln1118_5_fu_683_p3 = {{tmp_s_reg_1351}, {1'd0}};

assign shl_ln1118_8_fu_505_p3 = {{p_Val2_s_fu_352_p4}, {2'd0}};

assign shl_ln1118_fu_617_p2 = mul_ln1118_4_fu_1210_p2 << 21'd5;

assign shl_ln1_fu_909_p3 = {{p_Val2_s_reg_1333_pp0_iter5_reg}, {1'd0}};

assign sub_ln1192_1_fu_694_p2 = ($signed(shl_ln1118_4_fu_676_p3) - $signed(sext_ln1192_4_fu_690_p1));

assign sub_ln1192_2_fu_735_p2 = (add_ln1192_6_fu_723_p2 - rhs_V_1_fu_728_p3);

assign sub_ln1192_fu_670_p2 = ($signed(sext_ln1192_3_fu_666_p1) - $signed(lhs_V_2_fu_652_p3));

assign tmp_10_fu_859_p3 = {{ret_V_reg_1483}, {6'd0}};

assign tmp_11_fu_1159_p4 = {{grp_fu_1307_p3[19:12]}};

assign tmp_12_fu_1041_p3 = {{r_V_19_fu_1022_p2}, {3'd0}};

assign tmp_1_fu_458_p4 = {{x_V_in_sig[34:27]}};

assign tmp_2_fu_1066_p3 = {{p_5_reg_1468_pp0_iter6_reg}, {1'd0}};

assign tmp_3_fu_955_p1 = grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_296_ap_return;

assign tmp_3_fu_955_p3 = {{tmp_3_fu_955_p1}, {8'd0}};

assign tmp_4_fu_973_p3 = {{grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_301_ap_return}, {8'd0}};

assign tmp_5_fu_1118_p3 = {{grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_321_ap_return}, {3'd0}};

assign tmp_9_fu_873_p3 = {{p_Val2_4_reg_1494}, {15'd0}};

assign tmp_fu_848_p3 = {{ret_V_reg_1483}, {8'd0}};

assign tmp_s_fu_401_p4 = {{x_V_in_sig[26:18]}};

assign trunc_ln708_10_fu_559_p4 = {{x_V_in_sig[143:138]}};

assign y_0_V = trunc_ln708_3_reg_1514_pp0_iter7_reg;

assign y_1_V = $signed(tmp_11_fu_1159_p4);

assign y_2_V = trunc_ln708_9_reg_1530_pp0_iter7_reg;

assign y_3_V = {{grp_fu_1316_p3[17:9]}};

assign y_4_V = trunc_ln708_14_reg_1565;

endmodule //myproject
