// Seed: 1107372225
module module_0 (
    input wire id_0,
    output wor id_1,
    output supply1 id_2,
    input wire id_3,
    output supply1 id_4,
    output tri0 id_5,
    input wire id_6,
    output tri1 id_7
    , id_26,
    input tri id_8,
    output wand id_9,
    input wire id_10,
    output supply1 id_11,
    input supply1 id_12,
    output supply0 id_13,
    input supply1 id_14,
    output wire id_15,
    output tri id_16,
    input tri1 id_17,
    input tri id_18,
    output wire id_19,
    input wire id_20,
    input tri1 id_21,
    input tri id_22,
    output tri0 id_23,
    input tri id_24
);
  assign id_19 = 1;
endmodule
module module_1 (
    input tri0 id_0,
    input uwire id_1,
    output supply0 id_2
    , id_4
);
  id_5(
      id_4, 1'd0, 1
  ); module_0(
      id_0,
      id_2,
      id_2,
      id_0,
      id_2,
      id_2,
      id_0,
      id_2,
      id_1,
      id_2,
      id_1,
      id_2,
      id_0,
      id_2,
      id_0,
      id_2,
      id_2,
      id_1,
      id_0,
      id_2,
      id_1,
      id_0,
      id_1,
      id_2,
      id_1
  );
  buf (id_2, id_0);
endmodule
