/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [3:0] _04_;
  wire celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [5:0] celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [6:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [12:0] celloutsig_0_19z;
  wire [5:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [3:0] celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire [3:0] celloutsig_0_24z;
  wire [2:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [5:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_42z;
  wire celloutsig_0_45z;
  wire celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire [8:0] celloutsig_0_60z;
  wire celloutsig_0_61z;
  wire celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [8:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_34z = celloutsig_0_30z ? celloutsig_0_12z[2] : celloutsig_0_27z[1];
  assign celloutsig_0_4z = celloutsig_0_14z ? celloutsig_0_0z : celloutsig_0_14z;
  assign celloutsig_0_45z = celloutsig_0_18z ? celloutsig_0_24z[0] : celloutsig_0_9z;
  assign celloutsig_0_47z = celloutsig_0_3z ? celloutsig_0_42z : celloutsig_0_20z;
  assign celloutsig_1_4z = celloutsig_1_0z ? in_data[128] : in_data[139];
  assign celloutsig_1_17z = celloutsig_1_15z ? celloutsig_1_2z : celloutsig_1_10z;
  assign celloutsig_0_11z = celloutsig_0_3z ? celloutsig_0_0z : celloutsig_0_1z[1];
  assign celloutsig_0_14z = celloutsig_0_0z ? in_data[85] : celloutsig_0_0z;
  assign celloutsig_0_30z = ~(celloutsig_0_17z & _00_);
  assign celloutsig_0_32z = ~(celloutsig_0_21z[0] & celloutsig_0_30z);
  assign celloutsig_0_3z = ~(celloutsig_0_14z & in_data[33]);
  assign celloutsig_0_0z = !(in_data[59] ? in_data[68] : in_data[35]);
  assign celloutsig_0_38z = !(celloutsig_0_24z[0] ? celloutsig_0_21z[0] : celloutsig_0_32z);
  assign celloutsig_0_42z = !(celloutsig_0_34z ? celloutsig_0_38z : celloutsig_0_30z);
  assign celloutsig_1_0z = !(in_data[158] ? in_data[176] : in_data[109]);
  assign celloutsig_1_3z = !(celloutsig_1_2z ? in_data[100] : celloutsig_1_1z[2]);
  assign celloutsig_1_13z = !(celloutsig_1_6z ? celloutsig_1_5z : celloutsig_1_1z[3]);
  assign celloutsig_1_11z = ~celloutsig_1_6z;
  assign celloutsig_1_16z = ~celloutsig_1_9z;
  assign celloutsig_0_26z = ~celloutsig_0_14z;
  assign celloutsig_0_61z = ~((celloutsig_0_25z[1] | celloutsig_0_47z) & celloutsig_0_45z);
  assign celloutsig_1_2z = ~((celloutsig_1_1z[1] | celloutsig_1_1z[1]) & celloutsig_1_0z);
  assign celloutsig_1_5z = ~((celloutsig_1_2z | celloutsig_1_2z) & in_data[98]);
  assign celloutsig_1_7z = ~((in_data[103] | celloutsig_1_4z) & in_data[143]);
  assign celloutsig_1_9z = ~((celloutsig_1_2z | celloutsig_1_6z) & celloutsig_1_7z);
  assign celloutsig_1_10z = ~((celloutsig_1_0z | celloutsig_1_6z) & celloutsig_1_3z);
  assign celloutsig_0_15z = ~((_02_ | celloutsig_0_14z) & celloutsig_0_3z);
  assign celloutsig_0_20z = ~((celloutsig_0_8z | celloutsig_0_10z[4]) & _00_);
  assign celloutsig_1_6z = ~(celloutsig_1_2z ^ in_data[125]);
  assign celloutsig_1_8z = ~(celloutsig_1_7z ^ celloutsig_1_1z[0]);
  assign celloutsig_0_8z = ~(celloutsig_0_4z ^ in_data[8]);
  assign celloutsig_0_17z = ~(celloutsig_0_16z[2] ^ celloutsig_0_14z);
  assign celloutsig_0_18z = ~(celloutsig_0_14z ^ celloutsig_0_12z[5]);
  assign celloutsig_0_23z = ~(celloutsig_0_18z ^ celloutsig_0_3z);
  assign celloutsig_0_28z = ~(_01_ ^ celloutsig_0_18z);
  reg [3:0] _40_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _40_ <= 4'h0;
    else _40_ <= { celloutsig_0_1z[4:3], celloutsig_0_0z, celloutsig_0_14z };
  assign { _04_[3:2], _03_, _04_[0] } = _40_;
  reg [2:0] _41_;
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _41_ <= 3'h0;
    else _41_ <= { celloutsig_0_1z[1:0], celloutsig_0_4z };
  assign { _01_, _00_, _02_ } = _41_;
  assign celloutsig_0_6z = { in_data[74:53], celloutsig_0_1z } > { in_data[49:39], celloutsig_0_1z, celloutsig_0_0z, _04_[3:2], _03_, _04_[0], celloutsig_0_3z, celloutsig_0_4z, _04_[3:2], _03_, _04_[0] };
  assign celloutsig_1_14z = { celloutsig_1_12z[5:3], celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_6z } > { celloutsig_1_12z[4:0], celloutsig_1_8z };
  assign celloutsig_1_15z = celloutsig_1_12z[5:2] > in_data[135:132];
  assign celloutsig_1_18z = { in_data[146:134], celloutsig_1_13z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_3z } > { celloutsig_1_13z, celloutsig_1_7z, celloutsig_1_12z, celloutsig_1_17z, celloutsig_1_6z, celloutsig_1_14z, celloutsig_1_17z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_13z };
  assign celloutsig_0_9z = { _00_, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_6z } > { celloutsig_0_4z, _04_[3:2], _03_, _04_[0], celloutsig_0_8z };
  assign celloutsig_1_1z = { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } | in_data[111:108];
  assign celloutsig_1_12z = { in_data[107:101], celloutsig_1_7z, celloutsig_1_8z } | { celloutsig_1_0z, celloutsig_1_11z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_10z = { celloutsig_0_1z[0], _04_[3:2], _03_, _04_[0] } | in_data[26:22];
  assign celloutsig_0_1z = { in_data[46:42], celloutsig_0_0z } | { in_data[28:24], celloutsig_0_0z };
  assign celloutsig_0_16z = { in_data[32], celloutsig_0_0z, celloutsig_0_10z } | { celloutsig_0_1z[4:1], celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_9z };
  assign celloutsig_0_19z = in_data[89:77] | { celloutsig_0_18z, celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_0z };
  assign celloutsig_0_21z = celloutsig_0_10z[3:0] | celloutsig_0_16z[5:2];
  assign celloutsig_0_24z = { _01_, _00_, celloutsig_0_14z, celloutsig_0_11z } | in_data[32:29];
  assign celloutsig_0_25z = { celloutsig_0_1z[1:0], celloutsig_0_14z } | { _01_, _00_, _02_ };
  assign celloutsig_0_27z = { celloutsig_0_4z, celloutsig_0_18z, _01_, _00_, _02_, celloutsig_0_23z } | celloutsig_0_1z;
  assign celloutsig_0_60z = { celloutsig_0_19z[7:0], celloutsig_0_4z } >> { celloutsig_0_26z, _01_, _00_, _02_, celloutsig_0_25z, celloutsig_0_18z, celloutsig_0_28z };
  assign celloutsig_1_19z = { celloutsig_1_5z, celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_13z } >> { celloutsig_1_14z, celloutsig_1_16z, celloutsig_1_11z, celloutsig_1_4z };
  assign celloutsig_0_12z = { in_data[6:2], celloutsig_0_11z } >> { celloutsig_0_4z, celloutsig_0_10z };
  assign _04_[1] = _03_;
  assign { out_data[128], out_data[99:96], out_data[40:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_60z, celloutsig_0_61z };
endmodule
