{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1742503090207 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742503090208 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 20 21:38:10 2025 " "Processing started: Thu Mar 20 21:38:10 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742503090208 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742503090208 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab3_2 -c Lab3_2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3_2 -c Lab3_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742503090208 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1742503090645 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1742503090646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hexdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hexDecoder-Behavior " "Found design unit 1: hexDecoder-Behavior" {  } { { "hexDecoder.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab3/Lab3.2/Synthesis/hexDecoder.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742503098937 ""} { "Info" "ISGN_ENTITY_NAME" "1 hexDecoder " "Found entity 1: hexDecoder" {  } { { "hexDecoder.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab3/Lab3.2/Synthesis/hexDecoder.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742503098937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742503098937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "device_signedadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file device_signedadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 device_signedAdderSubtractor-Behavior " "Found design unit 1: device_signedAdderSubtractor-Behavior" {  } { { "device_signedAdder.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab3/Lab3.2/Synthesis/device_signedAdder.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742503098939 ""} { "Info" "ISGN_ENTITY_NAME" "1 device_signedAdderSubtractor " "Found entity 1: device_signedAdderSubtractor" {  } { { "device_signedAdder.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab3/Lab3.2/Synthesis/device_signedAdder.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742503098939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742503098939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signedaddersubtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signedaddersubtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signedAdderSubtractor-Behavior " "Found design unit 1: signedAdderSubtractor-Behavior" {  } { { "signedAdderSubtractor.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab3/Lab3.2/Synthesis/signedAdderSubtractor.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742503098940 ""} { "Info" "ISGN_ENTITY_NAME" "1 signedAdderSubtractor " "Found entity 1: signedAdderSubtractor" {  } { { "signedAdderSubtractor.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab3/Lab3.2/Synthesis/signedAdderSubtractor.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742503098940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742503098940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripplecarryaddersubtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ripplecarryaddersubtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rippleCarryAdderSubtractor-Behavior " "Found design unit 1: rippleCarryAdderSubtractor-Behavior" {  } { { "rippleCarryAdderSubtractor.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab3/Lab3.2/Synthesis/rippleCarryAdderSubtractor.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742503098943 ""} { "Info" "ISGN_ENTITY_NAME" "1 rippleCarryAdderSubtractor " "Found entity 1: rippleCarryAdderSubtractor" {  } { { "rippleCarryAdderSubtractor.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab3/Lab3.2/Synthesis/rippleCarryAdderSubtractor.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742503098943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742503098943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regn-Behavior " "Found design unit 1: regn-Behavior" {  } { { "regn.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab3/Lab3.2/Synthesis/regn.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742503098945 ""} { "Info" "ISGN_ENTITY_NAME" "1 regn " "Found entity 1: regn" {  } { { "regn.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab3/Lab3.2/Synthesis/regn.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742503098945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742503098945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ovfdetector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ovfdetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ovfdetector-Behavior " "Found design unit 1: ovfdetector-Behavior" {  } { { "ovfdetector.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab3/Lab3.2/Synthesis/ovfdetector.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742503098947 ""} { "Info" "ISGN_ENTITY_NAME" "1 ovfdetector " "Found entity 1: ovfdetector" {  } { { "ovfdetector.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab3/Lab3.2/Synthesis/ovfdetector.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742503098947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742503098947 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.vhd " "Entity \"mux\" obtained from \"mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "mux.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab3/Lab3.2/Synthesis/mux.vhd" 10 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1742503098950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-stuctural " "Found design unit 1: mux-stuctural" {  } { { "mux.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab3/Lab3.2/Synthesis/mux.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742503098950 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab3/Lab3.2/Synthesis/mux.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742503098950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742503098950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullAdder-stuctural " "Found design unit 1: fullAdder-stuctural" {  } { { "fullAdder.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab3/Lab3.2/Synthesis/fullAdder.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742503098951 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullAdder " "Found entity 1: fullAdder" {  } { { "fullAdder.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab3/Lab3.2/Synthesis/fullAdder.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742503098951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742503098951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipflop-Behavior " "Found design unit 1: flipflop-Behavior" {  } { { "flipflop.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab3/Lab3.2/Synthesis/flipflop.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742503098954 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipflop " "Found entity 1: flipflop" {  } { { "flipflop.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab3/Lab3.2/Synthesis/flipflop.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742503098954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742503098954 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "HEX4 device_signedAdder.vhd(45) " "VHDL error at device_signedAdder.vhd(45): object \"HEX4\" is used but not declared" {  } { { "device_signedAdder.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab3/Lab3.2/Synthesis/device_signedAdder.vhd" 45 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1742503098955 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out OUT1 device_signedAdder.vhd(45) " "VHDL error at device_signedAdder.vhd(45): cannot associate formal port \"OUT1\" of mode \"out\" with an expression" {  } { { "device_signedAdder.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab3/Lab3.2/Synthesis/device_signedAdder.vhd" 45 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "Analysis & Synthesis" 0 -1 1742503098955 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "HEX5 device_signedAdder.vhd(45) " "VHDL error at device_signedAdder.vhd(45): object \"HEX5\" is used but not declared" {  } { { "device_signedAdder.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab3/Lab3.2/Synthesis/device_signedAdder.vhd" 45 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1742503098955 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out OUT2 device_signedAdder.vhd(45) " "VHDL error at device_signedAdder.vhd(45): cannot associate formal port \"OUT2\" of mode \"out\" with an expression" {  } { { "device_signedAdder.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab3/Lab3.2/Synthesis/device_signedAdder.vhd" 45 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "Analysis & Synthesis" 0 -1 1742503098955 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4859 " "Peak virtual memory: 4859 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742503099148 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Mar 20 21:38:19 2025 " "Processing ended: Thu Mar 20 21:38:19 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742503099148 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742503099148 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742503099148 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1742503099148 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1742503099868 ""}
