ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/main.c"
  20              		.section	.text.MX_GPIO_Init,"ax",%progbits
  21              		.align	1
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	MX_GPIO_Init:
  27              	.LFB259:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2026 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "usb_device.h"
  22:Core/Src/main.c **** 
  23:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  24:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/main.c **** #include "25flash.h"
  26:Core/Src/main.c **** #include "neopixel.h"
  27:Core/Src/main.c **** #include "buzzer.h"
  28:Core/Src/main.c **** #include "lsm6dso.h"
  29:Core/Src/main.c **** #include "BMP388.h"
  30:Core/Src/main.c **** #include "ee24.h"
  31:Core/Src/main.c **** #include "servo.h"
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s 			page 2


  32:Core/Src/main.c **** #include "GNSS.h"
  33:Core/Src/main.c **** #include "SX1262.h"
  34:Core/Src/main.c **** /* USER CODE END Includes */
  35:Core/Src/main.c **** 
  36:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  37:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  38:Core/Src/main.c **** 
  39:Core/Src/main.c **** /* USER CODE END PTD */
  40:Core/Src/main.c **** 
  41:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  42:Core/Src/main.c **** /* USER CODE BEGIN PD */
  43:Core/Src/main.c **** #define VBAT_DIV_K  2.54
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** #define LSM6DSO_I2C_ADDR (0x6A << 1)
  46:Core/Src/main.c **** /* USER CODE END PD */
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  49:Core/Src/main.c **** /* USER CODE BEGIN PM */
  50:Core/Src/main.c **** 
  51:Core/Src/main.c **** /* USER CODE END PM */
  52:Core/Src/main.c **** 
  53:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  54:Core/Src/main.c **** ADC_HandleTypeDef hadc1;
  55:Core/Src/main.c **** 
  56:Core/Src/main.c **** CRC_HandleTypeDef hcrc;
  57:Core/Src/main.c **** 
  58:Core/Src/main.c **** I2C_HandleTypeDef hi2c1;
  59:Core/Src/main.c **** I2C_HandleTypeDef hi2c2;
  60:Core/Src/main.c **** I2C_HandleTypeDef hi2c3;
  61:Core/Src/main.c **** 
  62:Core/Src/main.c **** RTC_HandleTypeDef hrtc;
  63:Core/Src/main.c **** 
  64:Core/Src/main.c **** SPI_HandleTypeDef hspi1;
  65:Core/Src/main.c **** SPI_HandleTypeDef hspi2;
  66:Core/Src/main.c **** SPI_HandleTypeDef hspi3;
  67:Core/Src/main.c **** 
  68:Core/Src/main.c **** TIM_HandleTypeDef htim3;
  69:Core/Src/main.c **** TIM_HandleTypeDef htim4;
  70:Core/Src/main.c **** TIM_HandleTypeDef htim5;
  71:Core/Src/main.c **** DMA_HandleTypeDef hdma_tim3_ch1_trig;
  72:Core/Src/main.c **** 
  73:Core/Src/main.c **** UART_HandleTypeDef huart1;
  74:Core/Src/main.c **** 
  75:Core/Src/main.c **** /* USER CODE BEGIN PV */
  76:Core/Src/main.c **** LSM6DSO_Object_t lsm6dso1;
  77:Core/Src/main.c **** 
  78:Core/Src/main.c **** float battery_v;
  79:Core/Src/main.c **** uint32_t adc_buff[1];
  80:Core/Src/main.c **** /* USER CODE END PV */
  81:Core/Src/main.c **** 
  82:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  83:Core/Src/main.c **** void SystemClock_Config(void);
  84:Core/Src/main.c **** static void MX_GPIO_Init(void);
  85:Core/Src/main.c **** static void MX_DMA_Init(void);
  86:Core/Src/main.c **** static void MX_ADC1_Init(void);
  87:Core/Src/main.c **** static void MX_I2C1_Init(void);
  88:Core/Src/main.c **** static void MX_I2C2_Init(void);
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s 			page 3


  89:Core/Src/main.c **** static void MX_I2C3_Init(void);
  90:Core/Src/main.c **** static void MX_RTC_Init(void);
  91:Core/Src/main.c **** static void MX_SPI1_Init(void);
  92:Core/Src/main.c **** static void MX_SPI2_Init(void);
  93:Core/Src/main.c **** static void MX_SPI3_Init(void);
  94:Core/Src/main.c **** static void MX_TIM3_Init(void);
  95:Core/Src/main.c **** static void MX_TIM4_Init(void);
  96:Core/Src/main.c **** static void MX_TIM5_Init(void);
  97:Core/Src/main.c **** static void MX_USART1_UART_Init(void);
  98:Core/Src/main.c **** static void MX_CRC_Init(void);
  99:Core/Src/main.c **** /* USER CODE BEGIN PFP */
 100:Core/Src/main.c **** 
 101:Core/Src/main.c **** /* USER CODE END PFP */
 102:Core/Src/main.c **** 
 103:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
 104:Core/Src/main.c **** /* USER CODE BEGIN 0 */
 105:Core/Src/main.c **** 
 106:Core/Src/main.c **** /* USER CODE END 0 */
 107:Core/Src/main.c **** 
 108:Core/Src/main.c **** /**
 109:Core/Src/main.c ****   * @brief  The application entry point.
 110:Core/Src/main.c ****   * @retval int
 111:Core/Src/main.c ****   */
 112:Core/Src/main.c **** int main(void)
 113:Core/Src/main.c **** {
 114:Core/Src/main.c **** 
 115:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 116:Core/Src/main.c **** 
 117:Core/Src/main.c ****   /* USER CODE END 1 */
 118:Core/Src/main.c **** 
 119:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 120:Core/Src/main.c **** 
 121:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 122:Core/Src/main.c ****   HAL_Init();
 123:Core/Src/main.c **** 
 124:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 125:Core/Src/main.c **** 
 126:Core/Src/main.c ****   /* USER CODE END Init */
 127:Core/Src/main.c **** 
 128:Core/Src/main.c ****   /* Configure the system clock */
 129:Core/Src/main.c ****   SystemClock_Config();
 130:Core/Src/main.c **** 
 131:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 132:Core/Src/main.c **** 
 133:Core/Src/main.c ****   /* USER CODE END SysInit */
 134:Core/Src/main.c **** 
 135:Core/Src/main.c ****   /* Initialize all configured peripherals */
 136:Core/Src/main.c ****   MX_GPIO_Init();
 137:Core/Src/main.c ****   MX_DMA_Init();
 138:Core/Src/main.c ****   MX_ADC1_Init();
 139:Core/Src/main.c ****   MX_I2C1_Init();
 140:Core/Src/main.c ****   MX_I2C2_Init();
 141:Core/Src/main.c ****   MX_I2C3_Init();
 142:Core/Src/main.c ****   MX_RTC_Init();
 143:Core/Src/main.c ****   MX_SPI1_Init();
 144:Core/Src/main.c ****   MX_SPI2_Init();
 145:Core/Src/main.c ****   MX_SPI3_Init();
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s 			page 4


 146:Core/Src/main.c ****   MX_TIM3_Init();
 147:Core/Src/main.c ****   MX_TIM4_Init();
 148:Core/Src/main.c ****   MX_TIM5_Init();
 149:Core/Src/main.c ****   MX_USART1_UART_Init();
 150:Core/Src/main.c ****   MX_USB_DEVICE_Init();
 151:Core/Src/main.c ****   MX_CRC_Init();
 152:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 153:Core/Src/main.c ****   LSM6DSO_Init(&lsm6dso1);
 154:Core/Src/main.c ****   /* USER CODE END 2 */
 155:Core/Src/main.c **** 
 156:Core/Src/main.c ****   /* Infinite loop */
 157:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 158:Core/Src/main.c ****   while (1)
 159:Core/Src/main.c ****   {
 160:Core/Src/main.c ****     /* USER CODE END WHILE */
 161:Core/Src/main.c **** 
 162:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 163:Core/Src/main.c ****   }
 164:Core/Src/main.c ****   /* USER CODE END 3 */
 165:Core/Src/main.c **** }
 166:Core/Src/main.c **** 
 167:Core/Src/main.c **** /**
 168:Core/Src/main.c ****   * @brief System Clock Configuration
 169:Core/Src/main.c ****   * @retval None
 170:Core/Src/main.c ****   */
 171:Core/Src/main.c **** void SystemClock_Config(void)
 172:Core/Src/main.c **** {
 173:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 174:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 175:Core/Src/main.c **** 
 176:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 177:Core/Src/main.c ****   */
 178:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 179:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 180:Core/Src/main.c **** 
 181:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 182:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 183:Core/Src/main.c ****   */
 184:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 185:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 186:Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 187:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 188:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 189:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 190:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 144;
 191:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 192:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 6;
 193:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 194:Core/Src/main.c ****   {
 195:Core/Src/main.c ****     Error_Handler();
 196:Core/Src/main.c ****   }
 197:Core/Src/main.c **** 
 198:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 199:Core/Src/main.c ****   */
 200:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 201:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 202:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s 			page 5


 203:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 204:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 205:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 206:Core/Src/main.c **** 
 207:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 208:Core/Src/main.c ****   {
 209:Core/Src/main.c ****     Error_Handler();
 210:Core/Src/main.c ****   }
 211:Core/Src/main.c **** }
 212:Core/Src/main.c **** 
 213:Core/Src/main.c **** /**
 214:Core/Src/main.c ****   * @brief ADC1 Initialization Function
 215:Core/Src/main.c ****   * @param None
 216:Core/Src/main.c ****   * @retval None
 217:Core/Src/main.c ****   */
 218:Core/Src/main.c **** static void MX_ADC1_Init(void)
 219:Core/Src/main.c **** {
 220:Core/Src/main.c **** 
 221:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 0 */
 222:Core/Src/main.c **** 
 223:Core/Src/main.c ****   /* USER CODE END ADC1_Init 0 */
 224:Core/Src/main.c **** 
 225:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 226:Core/Src/main.c **** 
 227:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 1 */
 228:Core/Src/main.c **** 
 229:Core/Src/main.c ****   /* USER CODE END ADC1_Init 1 */
 230:Core/Src/main.c **** 
 231:Core/Src/main.c ****   /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of con
 232:Core/Src/main.c ****   */
 233:Core/Src/main.c ****   hadc1.Instance = ADC1;
 234:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 235:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 236:Core/Src/main.c ****   hadc1.Init.ScanConvMode = DISABLE;
 237:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
 238:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 239:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 240:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 241:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 242:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 1;
 243:Core/Src/main.c ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 244:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 245:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 246:Core/Src/main.c ****   {
 247:Core/Src/main.c ****     Error_Handler();
 248:Core/Src/main.c ****   }
 249:Core/Src/main.c **** 
 250:Core/Src/main.c ****   /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and it
 251:Core/Src/main.c ****   */
 252:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_4;
 253:Core/Src/main.c ****   sConfig.Rank = 1;
 254:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 255:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 256:Core/Src/main.c ****   {
 257:Core/Src/main.c ****     Error_Handler();
 258:Core/Src/main.c ****   }
 259:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 2 */
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s 			page 6


 260:Core/Src/main.c **** 
 261:Core/Src/main.c ****   /* USER CODE END ADC1_Init 2 */
 262:Core/Src/main.c **** 
 263:Core/Src/main.c **** }
 264:Core/Src/main.c **** 
 265:Core/Src/main.c **** /**
 266:Core/Src/main.c ****   * @brief CRC Initialization Function
 267:Core/Src/main.c ****   * @param None
 268:Core/Src/main.c ****   * @retval None
 269:Core/Src/main.c ****   */
 270:Core/Src/main.c **** static void MX_CRC_Init(void)
 271:Core/Src/main.c **** {
 272:Core/Src/main.c **** 
 273:Core/Src/main.c ****   /* USER CODE BEGIN CRC_Init 0 */
 274:Core/Src/main.c **** 
 275:Core/Src/main.c ****   /* USER CODE END CRC_Init 0 */
 276:Core/Src/main.c **** 
 277:Core/Src/main.c ****   /* USER CODE BEGIN CRC_Init 1 */
 278:Core/Src/main.c **** 
 279:Core/Src/main.c ****   /* USER CODE END CRC_Init 1 */
 280:Core/Src/main.c ****   hcrc.Instance = CRC;
 281:Core/Src/main.c ****   if (HAL_CRC_Init(&hcrc) != HAL_OK)
 282:Core/Src/main.c ****   {
 283:Core/Src/main.c ****     Error_Handler();
 284:Core/Src/main.c ****   }
 285:Core/Src/main.c ****   /* USER CODE BEGIN CRC_Init 2 */
 286:Core/Src/main.c **** 
 287:Core/Src/main.c ****   /* USER CODE END CRC_Init 2 */
 288:Core/Src/main.c **** 
 289:Core/Src/main.c **** }
 290:Core/Src/main.c **** 
 291:Core/Src/main.c **** /**
 292:Core/Src/main.c ****   * @brief I2C1 Initialization Function
 293:Core/Src/main.c ****   * @param None
 294:Core/Src/main.c ****   * @retval None
 295:Core/Src/main.c ****   */
 296:Core/Src/main.c **** static void MX_I2C1_Init(void)
 297:Core/Src/main.c **** {
 298:Core/Src/main.c **** 
 299:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 0 */
 300:Core/Src/main.c **** 
 301:Core/Src/main.c ****   /* USER CODE END I2C1_Init 0 */
 302:Core/Src/main.c **** 
 303:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 1 */
 304:Core/Src/main.c **** 
 305:Core/Src/main.c ****   /* USER CODE END I2C1_Init 1 */
 306:Core/Src/main.c ****   hi2c1.Instance = I2C1;
 307:Core/Src/main.c ****   hi2c1.Init.ClockSpeed = 400000;
 308:Core/Src/main.c ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 309:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 310:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 311:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 312:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 313:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 314:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 315:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 316:Core/Src/main.c ****   {
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s 			page 7


 317:Core/Src/main.c ****     Error_Handler();
 318:Core/Src/main.c ****   }
 319:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 2 */
 320:Core/Src/main.c **** 
 321:Core/Src/main.c ****   /* USER CODE END I2C1_Init 2 */
 322:Core/Src/main.c **** 
 323:Core/Src/main.c **** }
 324:Core/Src/main.c **** 
 325:Core/Src/main.c **** /**
 326:Core/Src/main.c ****   * @brief I2C2 Initialization Function
 327:Core/Src/main.c ****   * @param None
 328:Core/Src/main.c ****   * @retval None
 329:Core/Src/main.c ****   */
 330:Core/Src/main.c **** static void MX_I2C2_Init(void)
 331:Core/Src/main.c **** {
 332:Core/Src/main.c **** 
 333:Core/Src/main.c ****   /* USER CODE BEGIN I2C2_Init 0 */
 334:Core/Src/main.c **** 
 335:Core/Src/main.c ****   /* USER CODE END I2C2_Init 0 */
 336:Core/Src/main.c **** 
 337:Core/Src/main.c ****   /* USER CODE BEGIN I2C2_Init 1 */
 338:Core/Src/main.c **** 
 339:Core/Src/main.c ****   /* USER CODE END I2C2_Init 1 */
 340:Core/Src/main.c ****   hi2c2.Instance = I2C2;
 341:Core/Src/main.c ****   hi2c2.Init.ClockSpeed = 400000;
 342:Core/Src/main.c ****   hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 343:Core/Src/main.c ****   hi2c2.Init.OwnAddress1 = 0;
 344:Core/Src/main.c ****   hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 345:Core/Src/main.c ****   hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 346:Core/Src/main.c ****   hi2c2.Init.OwnAddress2 = 0;
 347:Core/Src/main.c ****   hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 348:Core/Src/main.c ****   hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 349:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 350:Core/Src/main.c ****   {
 351:Core/Src/main.c ****     Error_Handler();
 352:Core/Src/main.c ****   }
 353:Core/Src/main.c ****   /* USER CODE BEGIN I2C2_Init 2 */
 354:Core/Src/main.c **** 
 355:Core/Src/main.c ****   /* USER CODE END I2C2_Init 2 */
 356:Core/Src/main.c **** 
 357:Core/Src/main.c **** }
 358:Core/Src/main.c **** 
 359:Core/Src/main.c **** /**
 360:Core/Src/main.c ****   * @brief I2C3 Initialization Function
 361:Core/Src/main.c ****   * @param None
 362:Core/Src/main.c ****   * @retval None
 363:Core/Src/main.c ****   */
 364:Core/Src/main.c **** static void MX_I2C3_Init(void)
 365:Core/Src/main.c **** {
 366:Core/Src/main.c **** 
 367:Core/Src/main.c ****   /* USER CODE BEGIN I2C3_Init 0 */
 368:Core/Src/main.c **** 
 369:Core/Src/main.c ****   /* USER CODE END I2C3_Init 0 */
 370:Core/Src/main.c **** 
 371:Core/Src/main.c ****   /* USER CODE BEGIN I2C3_Init 1 */
 372:Core/Src/main.c **** 
 373:Core/Src/main.c ****   /* USER CODE END I2C3_Init 1 */
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s 			page 8


 374:Core/Src/main.c ****   hi2c3.Instance = I2C3;
 375:Core/Src/main.c ****   hi2c3.Init.ClockSpeed = 100000;
 376:Core/Src/main.c ****   hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 377:Core/Src/main.c ****   hi2c3.Init.OwnAddress1 = 0;
 378:Core/Src/main.c ****   hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 379:Core/Src/main.c ****   hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 380:Core/Src/main.c ****   hi2c3.Init.OwnAddress2 = 0;
 381:Core/Src/main.c ****   hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 382:Core/Src/main.c ****   hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 383:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 384:Core/Src/main.c ****   {
 385:Core/Src/main.c ****     Error_Handler();
 386:Core/Src/main.c ****   }
 387:Core/Src/main.c ****   /* USER CODE BEGIN I2C3_Init 2 */
 388:Core/Src/main.c **** 
 389:Core/Src/main.c ****   /* USER CODE END I2C3_Init 2 */
 390:Core/Src/main.c **** 
 391:Core/Src/main.c **** }
 392:Core/Src/main.c **** 
 393:Core/Src/main.c **** /**
 394:Core/Src/main.c ****   * @brief RTC Initialization Function
 395:Core/Src/main.c ****   * @param None
 396:Core/Src/main.c ****   * @retval None
 397:Core/Src/main.c ****   */
 398:Core/Src/main.c **** static void MX_RTC_Init(void)
 399:Core/Src/main.c **** {
 400:Core/Src/main.c **** 
 401:Core/Src/main.c ****   /* USER CODE BEGIN RTC_Init 0 */
 402:Core/Src/main.c **** 
 403:Core/Src/main.c ****   /* USER CODE END RTC_Init 0 */
 404:Core/Src/main.c **** 
 405:Core/Src/main.c ****   /* USER CODE BEGIN RTC_Init 1 */
 406:Core/Src/main.c **** 
 407:Core/Src/main.c ****   /* USER CODE END RTC_Init 1 */
 408:Core/Src/main.c **** 
 409:Core/Src/main.c ****   /** Initialize RTC Only
 410:Core/Src/main.c ****   */
 411:Core/Src/main.c ****   hrtc.Instance = RTC;
 412:Core/Src/main.c ****   hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 413:Core/Src/main.c ****   hrtc.Init.AsynchPrediv = 127;
 414:Core/Src/main.c ****   hrtc.Init.SynchPrediv = 255;
 415:Core/Src/main.c ****   hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 416:Core/Src/main.c ****   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 417:Core/Src/main.c ****   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 418:Core/Src/main.c ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
 419:Core/Src/main.c ****   {
 420:Core/Src/main.c ****     Error_Handler();
 421:Core/Src/main.c ****   }
 422:Core/Src/main.c ****   /* USER CODE BEGIN RTC_Init 2 */
 423:Core/Src/main.c **** 
 424:Core/Src/main.c ****   /* USER CODE END RTC_Init 2 */
 425:Core/Src/main.c **** 
 426:Core/Src/main.c **** }
 427:Core/Src/main.c **** 
 428:Core/Src/main.c **** /**
 429:Core/Src/main.c ****   * @brief SPI1 Initialization Function
 430:Core/Src/main.c ****   * @param None
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s 			page 9


 431:Core/Src/main.c ****   * @retval None
 432:Core/Src/main.c ****   */
 433:Core/Src/main.c **** static void MX_SPI1_Init(void)
 434:Core/Src/main.c **** {
 435:Core/Src/main.c **** 
 436:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 0 */
 437:Core/Src/main.c **** 
 438:Core/Src/main.c ****   /* USER CODE END SPI1_Init 0 */
 439:Core/Src/main.c **** 
 440:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 1 */
 441:Core/Src/main.c **** 
 442:Core/Src/main.c ****   /* USER CODE END SPI1_Init 1 */
 443:Core/Src/main.c ****   /* SPI1 parameter configuration*/
 444:Core/Src/main.c ****   hspi1.Instance = SPI1;
 445:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 446:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 447:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 448:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 449:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 450:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 451:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 452:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 453:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 454:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 455:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 456:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 457:Core/Src/main.c ****   {
 458:Core/Src/main.c ****     Error_Handler();
 459:Core/Src/main.c ****   }
 460:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 2 */
 461:Core/Src/main.c **** 
 462:Core/Src/main.c ****   /* USER CODE END SPI1_Init 2 */
 463:Core/Src/main.c **** 
 464:Core/Src/main.c **** }
 465:Core/Src/main.c **** 
 466:Core/Src/main.c **** /**
 467:Core/Src/main.c ****   * @brief SPI2 Initialization Function
 468:Core/Src/main.c ****   * @param None
 469:Core/Src/main.c ****   * @retval None
 470:Core/Src/main.c ****   */
 471:Core/Src/main.c **** static void MX_SPI2_Init(void)
 472:Core/Src/main.c **** {
 473:Core/Src/main.c **** 
 474:Core/Src/main.c ****   /* USER CODE BEGIN SPI2_Init 0 */
 475:Core/Src/main.c **** 
 476:Core/Src/main.c ****   /* USER CODE END SPI2_Init 0 */
 477:Core/Src/main.c **** 
 478:Core/Src/main.c ****   /* USER CODE BEGIN SPI2_Init 1 */
 479:Core/Src/main.c **** 
 480:Core/Src/main.c ****   /* USER CODE END SPI2_Init 1 */
 481:Core/Src/main.c ****   /* SPI2 parameter configuration*/
 482:Core/Src/main.c ****   hspi2.Instance = SPI2;
 483:Core/Src/main.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
 484:Core/Src/main.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 485:Core/Src/main.c ****   hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 486:Core/Src/main.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 487:Core/Src/main.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s 			page 10


 488:Core/Src/main.c ****   hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 489:Core/Src/main.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 490:Core/Src/main.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 491:Core/Src/main.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 492:Core/Src/main.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 493:Core/Src/main.c ****   hspi2.Init.CRCPolynomial = 10;
 494:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 495:Core/Src/main.c ****   {
 496:Core/Src/main.c ****     Error_Handler();
 497:Core/Src/main.c ****   }
 498:Core/Src/main.c ****   /* USER CODE BEGIN SPI2_Init 2 */
 499:Core/Src/main.c **** 
 500:Core/Src/main.c ****   /* USER CODE END SPI2_Init 2 */
 501:Core/Src/main.c **** 
 502:Core/Src/main.c **** }
 503:Core/Src/main.c **** 
 504:Core/Src/main.c **** /**
 505:Core/Src/main.c ****   * @brief SPI3 Initialization Function
 506:Core/Src/main.c ****   * @param None
 507:Core/Src/main.c ****   * @retval None
 508:Core/Src/main.c ****   */
 509:Core/Src/main.c **** static void MX_SPI3_Init(void)
 510:Core/Src/main.c **** {
 511:Core/Src/main.c **** 
 512:Core/Src/main.c ****   /* USER CODE BEGIN SPI3_Init 0 */
 513:Core/Src/main.c **** 
 514:Core/Src/main.c ****   /* USER CODE END SPI3_Init 0 */
 515:Core/Src/main.c **** 
 516:Core/Src/main.c ****   /* USER CODE BEGIN SPI3_Init 1 */
 517:Core/Src/main.c **** 
 518:Core/Src/main.c ****   /* USER CODE END SPI3_Init 1 */
 519:Core/Src/main.c ****   /* SPI3 parameter configuration*/
 520:Core/Src/main.c ****   hspi3.Instance = SPI3;
 521:Core/Src/main.c ****   hspi3.Init.Mode = SPI_MODE_MASTER;
 522:Core/Src/main.c ****   hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 523:Core/Src/main.c ****   hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 524:Core/Src/main.c ****   hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 525:Core/Src/main.c ****   hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 526:Core/Src/main.c ****   hspi3.Init.NSS = SPI_NSS_HARD_OUTPUT;
 527:Core/Src/main.c ****   hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 528:Core/Src/main.c ****   hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 529:Core/Src/main.c ****   hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 530:Core/Src/main.c ****   hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 531:Core/Src/main.c ****   hspi3.Init.CRCPolynomial = 10;
 532:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi3) != HAL_OK)
 533:Core/Src/main.c ****   {
 534:Core/Src/main.c ****     Error_Handler();
 535:Core/Src/main.c ****   }
 536:Core/Src/main.c ****   /* USER CODE BEGIN SPI3_Init 2 */
 537:Core/Src/main.c **** 
 538:Core/Src/main.c ****   /* USER CODE END SPI3_Init 2 */
 539:Core/Src/main.c **** 
 540:Core/Src/main.c **** }
 541:Core/Src/main.c **** 
 542:Core/Src/main.c **** /**
 543:Core/Src/main.c ****   * @brief TIM3 Initialization Function
 544:Core/Src/main.c ****   * @param None
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s 			page 11


 545:Core/Src/main.c ****   * @retval None
 546:Core/Src/main.c ****   */
 547:Core/Src/main.c **** static void MX_TIM3_Init(void)
 548:Core/Src/main.c **** {
 549:Core/Src/main.c **** 
 550:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 0 */
 551:Core/Src/main.c **** 
 552:Core/Src/main.c ****   /* USER CODE END TIM3_Init 0 */
 553:Core/Src/main.c **** 
 554:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 555:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 556:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 557:Core/Src/main.c **** 
 558:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 1 */
 559:Core/Src/main.c **** 
 560:Core/Src/main.c ****   /* USER CODE END TIM3_Init 1 */
 561:Core/Src/main.c ****   htim3.Instance = TIM3;
 562:Core/Src/main.c ****   htim3.Init.Prescaler = 0;
 563:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 564:Core/Src/main.c ****   htim3.Init.Period = 90-1;
 565:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 566:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 567:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 568:Core/Src/main.c ****   {
 569:Core/Src/main.c ****     Error_Handler();
 570:Core/Src/main.c ****   }
 571:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 572:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 573:Core/Src/main.c ****   {
 574:Core/Src/main.c ****     Error_Handler();
 575:Core/Src/main.c ****   }
 576:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 577:Core/Src/main.c ****   {
 578:Core/Src/main.c ****     Error_Handler();
 579:Core/Src/main.c ****   }
 580:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 581:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 582:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 583:Core/Src/main.c ****   {
 584:Core/Src/main.c ****     Error_Handler();
 585:Core/Src/main.c ****   }
 586:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 587:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 588:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 589:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 590:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 591:Core/Src/main.c ****   {
 592:Core/Src/main.c ****     Error_Handler();
 593:Core/Src/main.c ****   }
 594:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 2 */
 595:Core/Src/main.c **** 
 596:Core/Src/main.c ****   /* USER CODE END TIM3_Init 2 */
 597:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim3);
 598:Core/Src/main.c **** 
 599:Core/Src/main.c **** }
 600:Core/Src/main.c **** 
 601:Core/Src/main.c **** /**
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s 			page 12


 602:Core/Src/main.c ****   * @brief TIM4 Initialization Function
 603:Core/Src/main.c ****   * @param None
 604:Core/Src/main.c ****   * @retval None
 605:Core/Src/main.c ****   */
 606:Core/Src/main.c **** static void MX_TIM4_Init(void)
 607:Core/Src/main.c **** {
 608:Core/Src/main.c **** 
 609:Core/Src/main.c ****   /* USER CODE BEGIN TIM4_Init 0 */
 610:Core/Src/main.c **** 
 611:Core/Src/main.c ****   /* USER CODE END TIM4_Init 0 */
 612:Core/Src/main.c **** 
 613:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 614:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 615:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 616:Core/Src/main.c **** 
 617:Core/Src/main.c ****   /* USER CODE BEGIN TIM4_Init 1 */
 618:Core/Src/main.c **** 
 619:Core/Src/main.c ****   /* USER CODE END TIM4_Init 1 */
 620:Core/Src/main.c ****   htim4.Instance = TIM4;
 621:Core/Src/main.c ****   htim4.Init.Prescaler = 0;
 622:Core/Src/main.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 623:Core/Src/main.c ****   htim4.Init.Period = 65535;
 624:Core/Src/main.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 625:Core/Src/main.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 626:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 627:Core/Src/main.c ****   {
 628:Core/Src/main.c ****     Error_Handler();
 629:Core/Src/main.c ****   }
 630:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 631:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 632:Core/Src/main.c ****   {
 633:Core/Src/main.c ****     Error_Handler();
 634:Core/Src/main.c ****   }
 635:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 636:Core/Src/main.c ****   {
 637:Core/Src/main.c ****     Error_Handler();
 638:Core/Src/main.c ****   }
 639:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 640:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 641:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 642:Core/Src/main.c ****   {
 643:Core/Src/main.c ****     Error_Handler();
 644:Core/Src/main.c ****   }
 645:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 646:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 647:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 648:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 649:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 650:Core/Src/main.c ****   {
 651:Core/Src/main.c ****     Error_Handler();
 652:Core/Src/main.c ****   }
 653:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 654:Core/Src/main.c ****   {
 655:Core/Src/main.c ****     Error_Handler();
 656:Core/Src/main.c ****   }
 657:Core/Src/main.c ****   /* USER CODE BEGIN TIM4_Init 2 */
 658:Core/Src/main.c **** 
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s 			page 13


 659:Core/Src/main.c ****   /* USER CODE END TIM4_Init 2 */
 660:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim4);
 661:Core/Src/main.c **** 
 662:Core/Src/main.c **** }
 663:Core/Src/main.c **** 
 664:Core/Src/main.c **** /**
 665:Core/Src/main.c ****   * @brief TIM5 Initialization Function
 666:Core/Src/main.c ****   * @param None
 667:Core/Src/main.c ****   * @retval None
 668:Core/Src/main.c ****   */
 669:Core/Src/main.c **** static void MX_TIM5_Init(void)
 670:Core/Src/main.c **** {
 671:Core/Src/main.c **** 
 672:Core/Src/main.c ****   /* USER CODE BEGIN TIM5_Init 0 */
 673:Core/Src/main.c **** 
 674:Core/Src/main.c ****   /* USER CODE END TIM5_Init 0 */
 675:Core/Src/main.c **** 
 676:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 677:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 678:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 679:Core/Src/main.c **** 
 680:Core/Src/main.c ****   /* USER CODE BEGIN TIM5_Init 1 */
 681:Core/Src/main.c **** 
 682:Core/Src/main.c ****   /* USER CODE END TIM5_Init 1 */
 683:Core/Src/main.c ****   htim5.Instance = TIM5;
 684:Core/Src/main.c ****   htim5.Init.Prescaler = 0;
 685:Core/Src/main.c ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 686:Core/Src/main.c ****   htim5.Init.Period = 4294967295;
 687:Core/Src/main.c ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 688:Core/Src/main.c ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 689:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 690:Core/Src/main.c ****   {
 691:Core/Src/main.c ****     Error_Handler();
 692:Core/Src/main.c ****   }
 693:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 694:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 695:Core/Src/main.c ****   {
 696:Core/Src/main.c ****     Error_Handler();
 697:Core/Src/main.c ****   }
 698:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 699:Core/Src/main.c ****   {
 700:Core/Src/main.c ****     Error_Handler();
 701:Core/Src/main.c ****   }
 702:Core/Src/main.c ****   if (HAL_TIM_OC_Init(&htim5) != HAL_OK)
 703:Core/Src/main.c ****   {
 704:Core/Src/main.c ****     Error_Handler();
 705:Core/Src/main.c ****   }
 706:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 707:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 708:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 709:Core/Src/main.c ****   {
 710:Core/Src/main.c ****     Error_Handler();
 711:Core/Src/main.c ****   }
 712:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 713:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 714:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 715:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s 			page 14


 716:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 717:Core/Src/main.c ****   {
 718:Core/Src/main.c ****     Error_Handler();
 719:Core/Src/main.c ****   }
 720:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 721:Core/Src/main.c ****   {
 722:Core/Src/main.c ****     Error_Handler();
 723:Core/Src/main.c ****   }
 724:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 725:Core/Src/main.c ****   {
 726:Core/Src/main.c ****     Error_Handler();
 727:Core/Src/main.c ****   }
 728:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_TIMING;
 729:Core/Src/main.c ****   if (HAL_TIM_OC_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 730:Core/Src/main.c ****   {
 731:Core/Src/main.c ****     Error_Handler();
 732:Core/Src/main.c ****   }
 733:Core/Src/main.c ****   /* USER CODE BEGIN TIM5_Init 2 */
 734:Core/Src/main.c **** 
 735:Core/Src/main.c ****   /* USER CODE END TIM5_Init 2 */
 736:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim5);
 737:Core/Src/main.c **** 
 738:Core/Src/main.c **** }
 739:Core/Src/main.c **** 
 740:Core/Src/main.c **** /**
 741:Core/Src/main.c ****   * @brief USART1 Initialization Function
 742:Core/Src/main.c ****   * @param None
 743:Core/Src/main.c ****   * @retval None
 744:Core/Src/main.c ****   */
 745:Core/Src/main.c **** static void MX_USART1_UART_Init(void)
 746:Core/Src/main.c **** {
 747:Core/Src/main.c **** 
 748:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 0 */
 749:Core/Src/main.c **** 
 750:Core/Src/main.c ****   /* USER CODE END USART1_Init 0 */
 751:Core/Src/main.c **** 
 752:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 1 */
 753:Core/Src/main.c **** 
 754:Core/Src/main.c ****   /* USER CODE END USART1_Init 1 */
 755:Core/Src/main.c ****   huart1.Instance = USART1;
 756:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 757:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 758:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 759:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 760:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 761:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 762:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 763:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 764:Core/Src/main.c ****   {
 765:Core/Src/main.c ****     Error_Handler();
 766:Core/Src/main.c ****   }
 767:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 2 */
 768:Core/Src/main.c **** 
 769:Core/Src/main.c ****   /* USER CODE END USART1_Init 2 */
 770:Core/Src/main.c **** 
 771:Core/Src/main.c **** }
 772:Core/Src/main.c **** 
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s 			page 15


 773:Core/Src/main.c **** /**
 774:Core/Src/main.c ****   * Enable DMA controller clock
 775:Core/Src/main.c ****   */
 776:Core/Src/main.c **** static void MX_DMA_Init(void)
 777:Core/Src/main.c **** {
 778:Core/Src/main.c **** 
 779:Core/Src/main.c ****   /* DMA controller clock enable */
 780:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 781:Core/Src/main.c **** 
 782:Core/Src/main.c ****   /* DMA interrupt init */
 783:Core/Src/main.c ****   /* DMA1_Stream4_IRQn interrupt configuration */
 784:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 785:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 786:Core/Src/main.c **** 
 787:Core/Src/main.c **** }
 788:Core/Src/main.c **** 
 789:Core/Src/main.c **** /**
 790:Core/Src/main.c ****   * @brief GPIO Initialization Function
 791:Core/Src/main.c ****   * @param None
 792:Core/Src/main.c ****   * @retval None
 793:Core/Src/main.c ****   */
 794:Core/Src/main.c **** static void MX_GPIO_Init(void)
 795:Core/Src/main.c **** {
  28              		.loc 1 795 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 40
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
  33              		.cfi_def_cfa_offset 32
  34              		.cfi_offset 4, -32
  35              		.cfi_offset 5, -28
  36              		.cfi_offset 6, -24
  37              		.cfi_offset 7, -20
  38              		.cfi_offset 8, -16
  39              		.cfi_offset 9, -12
  40              		.cfi_offset 10, -8
  41              		.cfi_offset 14, -4
  42 0004 8AB0     		sub	sp, sp, #40
  43              		.cfi_def_cfa_offset 72
 796:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  44              		.loc 1 796 3 view .LVU1
  45              		.loc 1 796 20 is_stmt 0 view .LVU2
  46 0006 0024     		movs	r4, #0
  47 0008 0594     		str	r4, [sp, #20]
  48 000a 0694     		str	r4, [sp, #24]
  49 000c 0794     		str	r4, [sp, #28]
  50 000e 0894     		str	r4, [sp, #32]
  51 0010 0994     		str	r4, [sp, #36]
 797:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_1 */
 798:Core/Src/main.c **** 
 799:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_1 */
 800:Core/Src/main.c **** 
 801:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 802:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  52              		.loc 1 802 3 is_stmt 1 view .LVU3
  53              	.LBB4:
  54              		.loc 1 802 3 view .LVU4
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s 			page 16


  55 0012 0094     		str	r4, [sp]
  56              		.loc 1 802 3 view .LVU5
  57 0014 494B     		ldr	r3, .L3
  58 0016 1A6B     		ldr	r2, [r3, #48]
  59 0018 42F00402 		orr	r2, r2, #4
  60 001c 1A63     		str	r2, [r3, #48]
  61              		.loc 1 802 3 view .LVU6
  62 001e 1A6B     		ldr	r2, [r3, #48]
  63 0020 02F00402 		and	r2, r2, #4
  64 0024 0092     		str	r2, [sp]
  65              		.loc 1 802 3 view .LVU7
  66 0026 009A     		ldr	r2, [sp]
  67              	.LBE4:
  68              		.loc 1 802 3 view .LVU8
 803:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  69              		.loc 1 803 3 view .LVU9
  70              	.LBB5:
  71              		.loc 1 803 3 view .LVU10
  72 0028 0194     		str	r4, [sp, #4]
  73              		.loc 1 803 3 view .LVU11
  74 002a 1A6B     		ldr	r2, [r3, #48]
  75 002c 42F08002 		orr	r2, r2, #128
  76 0030 1A63     		str	r2, [r3, #48]
  77              		.loc 1 803 3 view .LVU12
  78 0032 1A6B     		ldr	r2, [r3, #48]
  79 0034 02F08002 		and	r2, r2, #128
  80 0038 0192     		str	r2, [sp, #4]
  81              		.loc 1 803 3 view .LVU13
  82 003a 019A     		ldr	r2, [sp, #4]
  83              	.LBE5:
  84              		.loc 1 803 3 view .LVU14
 804:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  85              		.loc 1 804 3 view .LVU15
  86              	.LBB6:
  87              		.loc 1 804 3 view .LVU16
  88 003c 0294     		str	r4, [sp, #8]
  89              		.loc 1 804 3 view .LVU17
  90 003e 1A6B     		ldr	r2, [r3, #48]
  91 0040 42F00102 		orr	r2, r2, #1
  92 0044 1A63     		str	r2, [r3, #48]
  93              		.loc 1 804 3 view .LVU18
  94 0046 1A6B     		ldr	r2, [r3, #48]
  95 0048 02F00102 		and	r2, r2, #1
  96 004c 0292     		str	r2, [sp, #8]
  97              		.loc 1 804 3 view .LVU19
  98 004e 029A     		ldr	r2, [sp, #8]
  99              	.LBE6:
 100              		.loc 1 804 3 view .LVU20
 805:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 101              		.loc 1 805 3 view .LVU21
 102              	.LBB7:
 103              		.loc 1 805 3 view .LVU22
 104 0050 0394     		str	r4, [sp, #12]
 105              		.loc 1 805 3 view .LVU23
 106 0052 1A6B     		ldr	r2, [r3, #48]
 107 0054 42F00202 		orr	r2, r2, #2
 108 0058 1A63     		str	r2, [r3, #48]
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s 			page 17


 109              		.loc 1 805 3 view .LVU24
 110 005a 1A6B     		ldr	r2, [r3, #48]
 111 005c 02F00202 		and	r2, r2, #2
 112 0060 0392     		str	r2, [sp, #12]
 113              		.loc 1 805 3 view .LVU25
 114 0062 039A     		ldr	r2, [sp, #12]
 115              	.LBE7:
 116              		.loc 1 805 3 view .LVU26
 806:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 117              		.loc 1 806 3 view .LVU27
 118              	.LBB8:
 119              		.loc 1 806 3 view .LVU28
 120 0064 0494     		str	r4, [sp, #16]
 121              		.loc 1 806 3 view .LVU29
 122 0066 1A6B     		ldr	r2, [r3, #48]
 123 0068 42F00802 		orr	r2, r2, #8
 124 006c 1A63     		str	r2, [r3, #48]
 125              		.loc 1 806 3 view .LVU30
 126 006e 1B6B     		ldr	r3, [r3, #48]
 127 0070 03F00803 		and	r3, r3, #8
 128 0074 0493     		str	r3, [sp, #16]
 129              		.loc 1 806 3 view .LVU31
 130 0076 049B     		ldr	r3, [sp, #16]
 131              	.LBE8:
 132              		.loc 1 806 3 view .LVU32
 807:Core/Src/main.c **** 
 808:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 809:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOC, CAM_CTRL_Pin|BUZZER_Pin|PYRO1_Pin|PYRO2_Pin, GPIO_PIN_RESET);
 133              		.loc 1 809 3 view .LVU33
 134 0078 314D     		ldr	r5, .L3+4
 135 007a 2246     		mov	r2, r4
 136 007c 40F28911 		movw	r1, #393
 137 0080 2846     		mov	r0, r5
 138 0082 FFF7FEFF 		bl	HAL_GPIO_WritePin
 139              	.LVL0:
 810:Core/Src/main.c **** 
 811:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 812:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOC, FLASH_NSS_Pin|FLASH_WP_Pin, GPIO_PIN_SET);
 140              		.loc 1 812 3 view .LVU34
 141 0086 0122     		movs	r2, #1
 142 0088 3021     		movs	r1, #48
 143 008a 2846     		mov	r0, r5
 144 008c FFF7FEFF 		bl	HAL_GPIO_WritePin
 145              	.LVL1:
 813:Core/Src/main.c **** 
 814:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 815:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, LORA_DIO1_Pin|EEP_WP_Pin, GPIO_PIN_RESET);
 146              		.loc 1 815 3 view .LVU35
 147 0090 2C4F     		ldr	r7, .L3+8
 148 0092 2246     		mov	r2, r4
 149 0094 2121     		movs	r1, #33
 150 0096 3846     		mov	r0, r7
 151 0098 FFF7FEFF 		bl	HAL_GPIO_WritePin
 152              	.LVL2:
 816:Core/Src/main.c **** 
 817:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 818:Core/Src/main.c ****   HAL_GPIO_WritePin(LORA_NRST_GPIO_Port, LORA_NRST_Pin, GPIO_PIN_RESET);
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s 			page 18


 153              		.loc 1 818 3 view .LVU36
 154 009c DFF8A880 		ldr	r8, .L3+12
 155 00a0 2246     		mov	r2, r4
 156 00a2 0421     		movs	r1, #4
 157 00a4 4046     		mov	r0, r8
 158 00a6 FFF7FEFF 		bl	HAL_GPIO_WritePin
 159              	.LVL3:
 819:Core/Src/main.c **** 
 820:Core/Src/main.c ****   /*Configure GPIO pins : CAM_CTRL_Pin BUZZER_Pin PYRO1_Pin PYRO2_Pin */
 821:Core/Src/main.c ****   GPIO_InitStruct.Pin = CAM_CTRL_Pin|BUZZER_Pin|PYRO1_Pin|PYRO2_Pin;
 160              		.loc 1 821 3 view .LVU37
 161              		.loc 1 821 23 is_stmt 0 view .LVU38
 162 00aa 40F28913 		movw	r3, #393
 163 00ae 0593     		str	r3, [sp, #20]
 822:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 164              		.loc 1 822 3 is_stmt 1 view .LVU39
 165              		.loc 1 822 24 is_stmt 0 view .LVU40
 166 00b0 0126     		movs	r6, #1
 167 00b2 0696     		str	r6, [sp, #24]
 823:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 168              		.loc 1 823 3 is_stmt 1 view .LVU41
 169              		.loc 1 823 24 is_stmt 0 view .LVU42
 170 00b4 0794     		str	r4, [sp, #28]
 824:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 171              		.loc 1 824 3 is_stmt 1 view .LVU43
 172              		.loc 1 824 25 is_stmt 0 view .LVU44
 173 00b6 0894     		str	r4, [sp, #32]
 825:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 174              		.loc 1 825 3 is_stmt 1 view .LVU45
 175 00b8 05A9     		add	r1, sp, #20
 176 00ba 2846     		mov	r0, r5
 177 00bc FFF7FEFF 		bl	HAL_GPIO_Init
 178              	.LVL4:
 826:Core/Src/main.c **** 
 827:Core/Src/main.c ****   /*Configure GPIO pins : FLASH_NSS_Pin FLASH_WP_Pin */
 828:Core/Src/main.c ****   GPIO_InitStruct.Pin = FLASH_NSS_Pin|FLASH_WP_Pin;
 179              		.loc 1 828 3 view .LVU46
 180              		.loc 1 828 23 is_stmt 0 view .LVU47
 181 00c0 3023     		movs	r3, #48
 182 00c2 0593     		str	r3, [sp, #20]
 829:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 183              		.loc 1 829 3 is_stmt 1 view .LVU48
 184              		.loc 1 829 24 is_stmt 0 view .LVU49
 185 00c4 0696     		str	r6, [sp, #24]
 830:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 186              		.loc 1 830 3 is_stmt 1 view .LVU50
 187              		.loc 1 830 24 is_stmt 0 view .LVU51
 188 00c6 0794     		str	r4, [sp, #28]
 831:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 189              		.loc 1 831 3 is_stmt 1 view .LVU52
 190              		.loc 1 831 25 is_stmt 0 view .LVU53
 191 00c8 0323     		movs	r3, #3
 192 00ca 0893     		str	r3, [sp, #32]
 832:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 193              		.loc 1 832 3 is_stmt 1 view .LVU54
 194 00cc 05A9     		add	r1, sp, #20
 195 00ce 2846     		mov	r0, r5
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s 			page 19


 196 00d0 FFF7FEFF 		bl	HAL_GPIO_Init
 197              	.LVL5:
 833:Core/Src/main.c **** 
 834:Core/Src/main.c ****   /*Configure GPIO pins : LORA_DIO1_Pin EEP_WP_Pin */
 835:Core/Src/main.c ****   GPIO_InitStruct.Pin = LORA_DIO1_Pin|EEP_WP_Pin;
 198              		.loc 1 835 3 view .LVU55
 199              		.loc 1 835 23 is_stmt 0 view .LVU56
 200 00d4 2123     		movs	r3, #33
 201 00d6 0593     		str	r3, [sp, #20]
 836:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 202              		.loc 1 836 3 is_stmt 1 view .LVU57
 203              		.loc 1 836 24 is_stmt 0 view .LVU58
 204 00d8 0696     		str	r6, [sp, #24]
 837:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 205              		.loc 1 837 3 is_stmt 1 view .LVU59
 206              		.loc 1 837 24 is_stmt 0 view .LVU60
 207 00da 0794     		str	r4, [sp, #28]
 838:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 208              		.loc 1 838 3 is_stmt 1 view .LVU61
 209              		.loc 1 838 25 is_stmt 0 view .LVU62
 210 00dc 0894     		str	r4, [sp, #32]
 839:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 211              		.loc 1 839 3 is_stmt 1 view .LVU63
 212 00de 05A9     		add	r1, sp, #20
 213 00e0 3846     		mov	r0, r7
 214 00e2 FFF7FEFF 		bl	HAL_GPIO_Init
 215              	.LVL6:
 840:Core/Src/main.c **** 
 841:Core/Src/main.c ****   /*Configure GPIO pin : LORA_IO0_Pin */
 842:Core/Src/main.c ****   GPIO_InitStruct.Pin = LORA_IO0_Pin;
 216              		.loc 1 842 3 view .LVU64
 217              		.loc 1 842 23 is_stmt 0 view .LVU65
 218 00e6 0223     		movs	r3, #2
 219 00e8 0593     		str	r3, [sp, #20]
 843:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 220              		.loc 1 843 3 is_stmt 1 view .LVU66
 221              		.loc 1 843 24 is_stmt 0 view .LVU67
 222 00ea 0694     		str	r4, [sp, #24]
 844:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 223              		.loc 1 844 3 is_stmt 1 view .LVU68
 224              		.loc 1 844 24 is_stmt 0 view .LVU69
 225 00ec 0794     		str	r4, [sp, #28]
 845:Core/Src/main.c ****   HAL_GPIO_Init(LORA_IO0_GPIO_Port, &GPIO_InitStruct);
 226              		.loc 1 845 3 is_stmt 1 view .LVU70
 227 00ee 05A9     		add	r1, sp, #20
 228 00f0 3846     		mov	r0, r7
 229 00f2 FFF7FEFF 		bl	HAL_GPIO_Init
 230              	.LVL7:
 846:Core/Src/main.c **** 
 847:Core/Src/main.c ****   /*Configure GPIO pin : BMP_INT_Pin */
 848:Core/Src/main.c ****   GPIO_InitStruct.Pin = BMP_INT_Pin;
 231              		.loc 1 848 3 view .LVU71
 232              		.loc 1 848 23 is_stmt 0 view .LVU72
 233 00f6 4FF00409 		mov	r9, #4
 234 00fa CDF81490 		str	r9, [sp, #20]
 849:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 235              		.loc 1 849 3 is_stmt 1 view .LVU73
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s 			page 20


 236              		.loc 1 849 24 is_stmt 0 view .LVU74
 237 00fe 4FF4881A 		mov	r10, #1114112
 238 0102 CDF818A0 		str	r10, [sp, #24]
 850:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 239              		.loc 1 850 3 is_stmt 1 view .LVU75
 240              		.loc 1 850 24 is_stmt 0 view .LVU76
 241 0106 0794     		str	r4, [sp, #28]
 851:Core/Src/main.c ****   HAL_GPIO_Init(BMP_INT_GPIO_Port, &GPIO_InitStruct);
 242              		.loc 1 851 3 is_stmt 1 view .LVU77
 243 0108 05A9     		add	r1, sp, #20
 244 010a 3846     		mov	r0, r7
 245 010c FFF7FEFF 		bl	HAL_GPIO_Init
 246              	.LVL8:
 852:Core/Src/main.c **** 
 853:Core/Src/main.c ****   /*Configure GPIO pin : IMU_INT1_Pin */
 854:Core/Src/main.c ****   GPIO_InitStruct.Pin = IMU_INT1_Pin;
 247              		.loc 1 854 3 view .LVU78
 248              		.loc 1 854 23 is_stmt 0 view .LVU79
 249 0110 4023     		movs	r3, #64
 250 0112 0593     		str	r3, [sp, #20]
 855:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 251              		.loc 1 855 3 is_stmt 1 view .LVU80
 252              		.loc 1 855 24 is_stmt 0 view .LVU81
 253 0114 CDF818A0 		str	r10, [sp, #24]
 856:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 254              		.loc 1 856 3 is_stmt 1 view .LVU82
 255              		.loc 1 856 24 is_stmt 0 view .LVU83
 256 0118 0794     		str	r4, [sp, #28]
 857:Core/Src/main.c ****   HAL_GPIO_Init(IMU_INT1_GPIO_Port, &GPIO_InitStruct);
 257              		.loc 1 857 3 is_stmt 1 view .LVU84
 258 011a 05A9     		add	r1, sp, #20
 259 011c 2846     		mov	r0, r5
 260 011e FFF7FEFF 		bl	HAL_GPIO_Init
 261              	.LVL9:
 858:Core/Src/main.c **** 
 859:Core/Src/main.c ****   /*Configure GPIO pin : LORA_NRST_Pin */
 860:Core/Src/main.c ****   GPIO_InitStruct.Pin = LORA_NRST_Pin;
 262              		.loc 1 860 3 view .LVU85
 263              		.loc 1 860 23 is_stmt 0 view .LVU86
 264 0122 CDF81490 		str	r9, [sp, #20]
 861:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 265              		.loc 1 861 3 is_stmt 1 view .LVU87
 266              		.loc 1 861 24 is_stmt 0 view .LVU88
 267 0126 0696     		str	r6, [sp, #24]
 862:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 268              		.loc 1 862 3 is_stmt 1 view .LVU89
 269              		.loc 1 862 24 is_stmt 0 view .LVU90
 270 0128 0794     		str	r4, [sp, #28]
 863:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 271              		.loc 1 863 3 is_stmt 1 view .LVU91
 272              		.loc 1 863 25 is_stmt 0 view .LVU92
 273 012a 0894     		str	r4, [sp, #32]
 864:Core/Src/main.c ****   HAL_GPIO_Init(LORA_NRST_GPIO_Port, &GPIO_InitStruct);
 274              		.loc 1 864 3 is_stmt 1 view .LVU93
 275 012c 05A9     		add	r1, sp, #20
 276 012e 4046     		mov	r0, r8
 277 0130 FFF7FEFF 		bl	HAL_GPIO_Init
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s 			page 21


 278              	.LVL10:
 865:Core/Src/main.c **** 
 866:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_2 */
 867:Core/Src/main.c **** 
 868:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_2 */
 869:Core/Src/main.c **** }
 279              		.loc 1 869 1 is_stmt 0 view .LVU94
 280 0134 0AB0     		add	sp, sp, #40
 281              		.cfi_def_cfa_offset 32
 282              		@ sp needed
 283 0136 BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 284              	.L4:
 285 013a 00BF     		.align	2
 286              	.L3:
 287 013c 00380240 		.word	1073887232
 288 0140 00080240 		.word	1073874944
 289 0144 00040240 		.word	1073873920
 290 0148 000C0240 		.word	1073875968
 291              		.cfi_endproc
 292              	.LFE259:
 294              		.section	.text.MX_DMA_Init,"ax",%progbits
 295              		.align	1
 296              		.syntax unified
 297              		.thumb
 298              		.thumb_func
 300              	MX_DMA_Init:
 301              	.LFB258:
 777:Core/Src/main.c **** 
 302              		.loc 1 777 1 is_stmt 1 view -0
 303              		.cfi_startproc
 304              		@ args = 0, pretend = 0, frame = 8
 305              		@ frame_needed = 0, uses_anonymous_args = 0
 306 0000 00B5     		push	{lr}
 307              		.cfi_def_cfa_offset 4
 308              		.cfi_offset 14, -4
 309 0002 83B0     		sub	sp, sp, #12
 310              		.cfi_def_cfa_offset 16
 780:Core/Src/main.c **** 
 311              		.loc 1 780 3 view .LVU96
 312              	.LBB9:
 780:Core/Src/main.c **** 
 313              		.loc 1 780 3 view .LVU97
 314 0004 0021     		movs	r1, #0
 315 0006 0191     		str	r1, [sp, #4]
 780:Core/Src/main.c **** 
 316              		.loc 1 780 3 view .LVU98
 317 0008 094B     		ldr	r3, .L7
 318 000a 1A6B     		ldr	r2, [r3, #48]
 319 000c 42F40012 		orr	r2, r2, #2097152
 320 0010 1A63     		str	r2, [r3, #48]
 780:Core/Src/main.c **** 
 321              		.loc 1 780 3 view .LVU99
 322 0012 1B6B     		ldr	r3, [r3, #48]
 323 0014 03F40013 		and	r3, r3, #2097152
 324 0018 0193     		str	r3, [sp, #4]
 780:Core/Src/main.c **** 
 325              		.loc 1 780 3 view .LVU100
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s 			page 22


 326 001a 019B     		ldr	r3, [sp, #4]
 327              	.LBE9:
 780:Core/Src/main.c **** 
 328              		.loc 1 780 3 view .LVU101
 784:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 329              		.loc 1 784 3 view .LVU102
 330 001c 0A46     		mov	r2, r1
 331 001e 0F20     		movs	r0, #15
 332 0020 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 333              	.LVL11:
 785:Core/Src/main.c **** 
 334              		.loc 1 785 3 view .LVU103
 335 0024 0F20     		movs	r0, #15
 336 0026 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 337              	.LVL12:
 787:Core/Src/main.c **** 
 338              		.loc 1 787 1 is_stmt 0 view .LVU104
 339 002a 03B0     		add	sp, sp, #12
 340              		.cfi_def_cfa_offset 4
 341              		@ sp needed
 342 002c 5DF804FB 		ldr	pc, [sp], #4
 343              	.L8:
 344              		.align	2
 345              	.L7:
 346 0030 00380240 		.word	1073887232
 347              		.cfi_endproc
 348              	.LFE258:
 350              		.section	.text.Get_Vbat,"ax",%progbits
 351              		.align	1
 352              		.global	Get_Vbat
 353              		.syntax unified
 354              		.thumb
 355              		.thumb_func
 357              	Get_Vbat:
 358              	.LFB260:
 870:Core/Src/main.c **** 
 871:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 872:Core/Src/main.c **** void Get_Vbat(){
 359              		.loc 1 872 16 is_stmt 1 view -0
 360              		.cfi_startproc
 361              		@ args = 0, pretend = 0, frame = 0
 362              		@ frame_needed = 0, uses_anonymous_args = 0
 363 0000 08B5     		push	{r3, lr}
 364              		.cfi_def_cfa_offset 8
 365              		.cfi_offset 3, -8
 366              		.cfi_offset 14, -4
 873:Core/Src/main.c ****   HAL_ADC_Start_DMA(&hadc1, adc_buff, 1);
 367              		.loc 1 873 3 view .LVU106
 368 0002 0122     		movs	r2, #1
 369 0004 0249     		ldr	r1, .L11
 370 0006 0348     		ldr	r0, .L11+4
 371 0008 FFF7FEFF 		bl	HAL_ADC_Start_DMA
 372              	.LVL13:
 874:Core/Src/main.c **** }
 373              		.loc 1 874 1 is_stmt 0 view .LVU107
 374 000c 08BD     		pop	{r3, pc}
 375              	.L12:
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s 			page 23


 376 000e 00BF     		.align	2
 377              	.L11:
 378 0010 00000000 		.word	adc_buff
 379 0014 00000000 		.word	hadc1
 380              		.cfi_endproc
 381              	.LFE260:
 383              		.global	__aeabi_ui2d
 384              		.global	__aeabi_dmul
 385              		.global	__aeabi_ddiv
 386              		.global	__aeabi_d2f
 387              		.section	.text.HAL_ADC_ConvCpltCallback,"ax",%progbits
 388              		.align	1
 389              		.global	HAL_ADC_ConvCpltCallback
 390              		.syntax unified
 391              		.thumb
 392              		.thumb_func
 394              	HAL_ADC_ConvCpltCallback:
 395              	.LVL14:
 396              	.LFB261:
 875:Core/Src/main.c **** 
 876:Core/Src/main.c **** void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
 877:Core/Src/main.c **** {
 397              		.loc 1 877 1 is_stmt 1 view -0
 398              		.cfi_startproc
 399              		@ args = 0, pretend = 0, frame = 0
 400              		@ frame_needed = 0, uses_anonymous_args = 0
 401              		.loc 1 877 1 is_stmt 0 view .LVU109
 402 0000 08B5     		push	{r3, lr}
 403              		.cfi_def_cfa_offset 8
 404              		.cfi_offset 3, -8
 405              		.cfi_offset 14, -4
 878:Core/Src/main.c ****   if(hadc->Instance == ADC1){
 406              		.loc 1 878 3 is_stmt 1 view .LVU110
 407              		.loc 1 878 10 is_stmt 0 view .LVU111
 408 0002 0268     		ldr	r2, [r0]
 409              		.loc 1 878 5 view .LVU112
 410 0004 144B     		ldr	r3, .L17+24
 411 0006 9A42     		cmp	r2, r3
 412 0008 00D0     		beq	.L16
 413              	.LVL15:
 414              	.L13:
 879:Core/Src/main.c ****     battery_v = (adc_buff[1] * 3.3 / 4095)*VBAT_DIV_K;
 880:Core/Src/main.c ****   }
 881:Core/Src/main.c **** }
 415              		.loc 1 881 1 view .LVU113
 416 000a 08BD     		pop	{r3, pc}
 417              	.LVL16:
 418              	.L16:
 879:Core/Src/main.c ****     battery_v = (adc_buff[1] * 3.3 / 4095)*VBAT_DIV_K;
 419              		.loc 1 879 5 is_stmt 1 view .LVU114
 879:Core/Src/main.c ****     battery_v = (adc_buff[1] * 3.3 / 4095)*VBAT_DIV_K;
 420              		.loc 1 879 30 is_stmt 0 view .LVU115
 421 000c 134B     		ldr	r3, .L17+28
 422 000e 5868     		ldr	r0, [r3, #4]
 423              	.LVL17:
 879:Core/Src/main.c ****     battery_v = (adc_buff[1] * 3.3 / 4095)*VBAT_DIV_K;
 424              		.loc 1 879 30 view .LVU116
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s 			page 24


 425 0010 FFF7FEFF 		bl	__aeabi_ui2d
 426              	.LVL18:
 427 0014 0AA3     		adr	r3, .L17
 428 0016 D3E90023 		ldrd	r2, [r3]
 429 001a FFF7FEFF 		bl	__aeabi_dmul
 430              	.LVL19:
 879:Core/Src/main.c ****     battery_v = (adc_buff[1] * 3.3 / 4095)*VBAT_DIV_K;
 431              		.loc 1 879 36 view .LVU117
 432 001e 0AA3     		adr	r3, .L17+8
 433 0020 D3E90023 		ldrd	r2, [r3]
 434 0024 FFF7FEFF 		bl	__aeabi_ddiv
 435              	.LVL20:
 879:Core/Src/main.c ****     battery_v = (adc_buff[1] * 3.3 / 4095)*VBAT_DIV_K;
 436              		.loc 1 879 43 view .LVU118
 437 0028 09A3     		adr	r3, .L17+16
 438 002a D3E90023 		ldrd	r2, [r3]
 439 002e FFF7FEFF 		bl	__aeabi_dmul
 440              	.LVL21:
 441 0032 FFF7FEFF 		bl	__aeabi_d2f
 442              	.LVL22:
 879:Core/Src/main.c ****     battery_v = (adc_buff[1] * 3.3 / 4095)*VBAT_DIV_K;
 443              		.loc 1 879 15 view .LVU119
 444 0036 0A4B     		ldr	r3, .L17+32
 445 0038 1860     		str	r0, [r3]	@ float
 446              		.loc 1 881 1 view .LVU120
 447 003a E6E7     		b	.L13
 448              	.L18:
 449 003c AFF30080 		.align	3
 450              	.L17:
 451 0040 66666666 		.word	1717986918
 452 0044 66660A40 		.word	1074423398
 453 0048 00000000 		.word	0
 454 004c 00FEAF40 		.word	1085275648
 455 0050 52B81E85 		.word	-2061584302
 456 0054 EB510440 		.word	1074024939
 457 0058 00200140 		.word	1073815552
 458 005c 00000000 		.word	adc_buff
 459 0060 00000000 		.word	battery_v
 460              		.cfi_endproc
 461              	.LFE261:
 463              		.section	.text.platform_write,"ax",%progbits
 464              		.align	1
 465              		.global	platform_write
 466              		.syntax unified
 467              		.thumb
 468              		.thumb_func
 470              	platform_write:
 471              	.LVL23:
 472              	.LFB262:
 882:Core/Src/main.c **** 
 883:Core/Src/main.c **** 
 884:Core/Src/main.c **** int32_t platform_write(void *handle, uint8_t reg, const uint8_t *bufp, uint16_t len)
 885:Core/Src/main.c **** {
 473              		.loc 1 885 1 is_stmt 1 view -0
 474              		.cfi_startproc
 475              		@ args = 0, pretend = 0, frame = 0
 476              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s 			page 25


 477              		.loc 1 885 1 is_stmt 0 view .LVU122
 478 0000 10B5     		push	{r4, lr}
 479              		.cfi_def_cfa_offset 8
 480              		.cfi_offset 4, -8
 481              		.cfi_offset 14, -4
 482 0002 84B0     		sub	sp, sp, #16
 483              		.cfi_def_cfa_offset 24
 886:Core/Src/main.c ****     HAL_I2C_Mem_Write(handle,
 484              		.loc 1 886 5 is_stmt 1 view .LVU123
 485 0004 4FF0FF34 		mov	r4, #-1
 486 0008 0294     		str	r4, [sp, #8]
 487 000a 0193     		str	r3, [sp, #4]
 488 000c 0092     		str	r2, [sp]
 489 000e 0123     		movs	r3, #1
 490              	.LVL24:
 491              		.loc 1 886 5 is_stmt 0 view .LVU124
 492 0010 0A46     		mov	r2, r1
 493              	.LVL25:
 494              		.loc 1 886 5 view .LVU125
 495 0012 D421     		movs	r1, #212
 496              	.LVL26:
 497              		.loc 1 886 5 view .LVU126
 498 0014 FFF7FEFF 		bl	HAL_I2C_Mem_Write
 499              	.LVL27:
 887:Core/Src/main.c ****                       LSM6DSO_I2C_ADDR,
 888:Core/Src/main.c ****                       reg,
 889:Core/Src/main.c ****                       I2C_MEMADD_SIZE_8BIT,
 890:Core/Src/main.c ****                       (uint8_t *)bufp,
 891:Core/Src/main.c ****                       len,
 892:Core/Src/main.c ****                       HAL_MAX_DELAY);
 893:Core/Src/main.c ****     return 0;
 500              		.loc 1 893 5 is_stmt 1 view .LVU127
 894:Core/Src/main.c **** }
 501              		.loc 1 894 1 is_stmt 0 view .LVU128
 502 0018 0020     		movs	r0, #0
 503 001a 04B0     		add	sp, sp, #16
 504              		.cfi_def_cfa_offset 8
 505              		@ sp needed
 506 001c 10BD     		pop	{r4, pc}
 507              		.cfi_endproc
 508              	.LFE262:
 510              		.section	.text.platform_read,"ax",%progbits
 511              		.align	1
 512              		.global	platform_read
 513              		.syntax unified
 514              		.thumb
 515              		.thumb_func
 517              	platform_read:
 518              	.LVL28:
 519              	.LFB263:
 895:Core/Src/main.c **** 
 896:Core/Src/main.c **** int32_t platform_read(void *handle, uint8_t reg, uint8_t *bufp, uint16_t len)
 897:Core/Src/main.c **** {
 520              		.loc 1 897 1 is_stmt 1 view -0
 521              		.cfi_startproc
 522              		@ args = 0, pretend = 0, frame = 0
 523              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s 			page 26


 524              		.loc 1 897 1 is_stmt 0 view .LVU130
 525 0000 10B5     		push	{r4, lr}
 526              		.cfi_def_cfa_offset 8
 527              		.cfi_offset 4, -8
 528              		.cfi_offset 14, -4
 529 0002 84B0     		sub	sp, sp, #16
 530              		.cfi_def_cfa_offset 24
 898:Core/Src/main.c ****     HAL_I2C_Mem_Read(handle,
 531              		.loc 1 898 5 is_stmt 1 view .LVU131
 532 0004 4FF0FF34 		mov	r4, #-1
 533 0008 0294     		str	r4, [sp, #8]
 534 000a 0193     		str	r3, [sp, #4]
 535 000c 0092     		str	r2, [sp]
 536 000e 0123     		movs	r3, #1
 537              	.LVL29:
 538              		.loc 1 898 5 is_stmt 0 view .LVU132
 539 0010 0A46     		mov	r2, r1
 540              	.LVL30:
 541              		.loc 1 898 5 view .LVU133
 542 0012 D421     		movs	r1, #212
 543              	.LVL31:
 544              		.loc 1 898 5 view .LVU134
 545 0014 FFF7FEFF 		bl	HAL_I2C_Mem_Read
 546              	.LVL32:
 899:Core/Src/main.c ****                      LSM6DSO_I2C_ADDR,
 900:Core/Src/main.c ****                      reg,
 901:Core/Src/main.c ****                      I2C_MEMADD_SIZE_8BIT,
 902:Core/Src/main.c ****                      bufp,
 903:Core/Src/main.c ****                      len,
 904:Core/Src/main.c ****                      HAL_MAX_DELAY);
 905:Core/Src/main.c ****     return 0;
 547              		.loc 1 905 5 is_stmt 1 view .LVU135
 906:Core/Src/main.c **** }
 548              		.loc 1 906 1 is_stmt 0 view .LVU136
 549 0018 0020     		movs	r0, #0
 550 001a 04B0     		add	sp, sp, #16
 551              		.cfi_def_cfa_offset 8
 552              		@ sp needed
 553 001c 10BD     		pop	{r4, pc}
 554              		.cfi_endproc
 555              	.LFE263:
 557              		.section	.text.platform_delay,"ax",%progbits
 558              		.align	1
 559              		.global	platform_delay
 560              		.syntax unified
 561              		.thumb
 562              		.thumb_func
 564              	platform_delay:
 565              	.LVL33:
 566              	.LFB264:
 907:Core/Src/main.c **** 
 908:Core/Src/main.c **** void platform_delay(uint32_t ms)
 909:Core/Src/main.c **** {
 567              		.loc 1 909 1 is_stmt 1 view -0
 568              		.cfi_startproc
 569              		@ args = 0, pretend = 0, frame = 0
 570              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s 			page 27


 571              		.loc 1 909 1 is_stmt 0 view .LVU138
 572 0000 08B5     		push	{r3, lr}
 573              		.cfi_def_cfa_offset 8
 574              		.cfi_offset 3, -8
 575              		.cfi_offset 14, -4
 910:Core/Src/main.c ****     HAL_Delay(ms);
 576              		.loc 1 910 5 is_stmt 1 view .LVU139
 577 0002 FFF7FEFF 		bl	HAL_Delay
 578              	.LVL34:
 911:Core/Src/main.c **** }
 579              		.loc 1 911 1 is_stmt 0 view .LVU140
 580 0006 08BD     		pop	{r3, pc}
 581              		.cfi_endproc
 582              	.LFE264:
 584              		.section	.text.Error_Handler,"ax",%progbits
 585              		.align	1
 586              		.global	Error_Handler
 587              		.syntax unified
 588              		.thumb
 589              		.thumb_func
 591              	Error_Handler:
 592              	.LFB265:
 912:Core/Src/main.c **** /* USER CODE END 4 */
 913:Core/Src/main.c **** 
 914:Core/Src/main.c **** /**
 915:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 916:Core/Src/main.c ****   * @retval None
 917:Core/Src/main.c ****   */
 918:Core/Src/main.c **** void Error_Handler(void)
 919:Core/Src/main.c **** {
 593              		.loc 1 919 1 is_stmt 1 view -0
 594              		.cfi_startproc
 595              		@ Volatile: function does not return.
 596              		@ args = 0, pretend = 0, frame = 0
 597              		@ frame_needed = 0, uses_anonymous_args = 0
 598              		@ link register save eliminated.
 920:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 921:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 922:Core/Src/main.c ****   __disable_irq();
 599              		.loc 1 922 3 view .LVU142
 600              	.LBB10:
 601              	.LBI10:
 602              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.4.1
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     27. May 2021
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2021 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s 			page 28


  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s 			page 29


  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s 			page 30


 129:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute__((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s 			page 31


 186:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_SEAL
 187:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_SEAL              __StackSeal
 188:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 189:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_SIZE
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_SIZE      8U
 192:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 193:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 194:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_VALUE
 195:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_VALUE     0xFEF5EDA5FEF5EDA5ULL
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 198:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_STACKSEAL_S (uint32_t* stackTop) {
 200:Drivers/CMSIS/Include/cmsis_gcc.h ****   *((uint64_t *)stackTop) = __TZ_STACK_SEAL_VALUE;
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 203:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 204:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 205:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 206:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 207:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 208:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 209:Drivers/CMSIS/Include/cmsis_gcc.h **** */
 210:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 211:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 212:Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 213:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 214:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 215:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 216:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 217:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 218:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 219:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 220:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 221:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 222:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 223:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 224:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 225:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 226:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 227:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 228:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 229:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 230:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 231:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 232:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 233:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 234:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi":::"memory")
 235:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 236:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 238:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 239:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 240:Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 241:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 242:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe":::"memory")
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s 			page 32


 243:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 244:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 245:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 246:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 247:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 248:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 249:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 250:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 251:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 252:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 253:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 254:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 255:Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 256:Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 257:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 258:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 259:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 260:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 261:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 262:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 263:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 264:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 265:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 266:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 267:Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 268:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 269:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 270:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 271:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 272:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 273:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 274:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 275:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 276:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 277:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 278:Drivers/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 279:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 280:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 281:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 282:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 283:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 284:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 285:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 286:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 287:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 288:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 289:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 290:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 291:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 292:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 293:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 294:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 295:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 296:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 297:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 298:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 299:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s 			page 33


 300:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 301:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 302:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 303:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 304:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 305:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 306:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 307:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
 308:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 309:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 310:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 311:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
 312:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 313:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 314:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 315:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 316:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 317:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 318:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 319:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 320:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 321:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 322:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For exam
 323:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 324:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 325:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 326:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
 327:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 328:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 329:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (int16_t)__builtin_bswap16(value);
 330:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 331:Drivers/CMSIS/Include/cmsis_gcc.h ****   int16_t result;
 332:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 333:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 334:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 335:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 336:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 337:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 338:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 339:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 340:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
 341:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
 342:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op1  Value to rotate
 343:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
 344:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 345:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 346:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 347:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 348:Drivers/CMSIS/Include/cmsis_gcc.h ****   op2 %= 32U;
 349:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (op2 == 0U)
 350:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 351:Drivers/CMSIS/Include/cmsis_gcc.h ****     return op1;
 352:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 353:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 354:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 355:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 356:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s 			page 34


 357:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 358:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Breakpoint
 359:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
 360:Drivers/CMSIS/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
 361:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
 362:Drivers/CMSIS/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
 363:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 364:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
 365:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 366:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 367:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 368:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
 369:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
 370:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 371:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 372:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 373:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
 374:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 375:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 376:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 377:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 378:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 379:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 380:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 381:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 382:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
 383:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 384:Drivers/CMSIS/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
 385:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (value >>= 1U; value != 0U; value >>= 1U)
 386:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 387:Drivers/CMSIS/Include/cmsis_gcc.h ****     result <<= 1U;
 388:Drivers/CMSIS/Include/cmsis_gcc.h ****     result |= value & 1U;
 389:Drivers/CMSIS/Include/cmsis_gcc.h ****     s--;
 390:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 391:Drivers/CMSIS/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
 392:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 393:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 394:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 395:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 396:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 397:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 398:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Count leading zeros
 399:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Counts the number of leading zeros of a data value.
 400:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to count the leading zeros
 401:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             number of leading zeros in value
 402:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 403:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __CLZ(uint32_t value)
 404:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 405:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* Even though __builtin_clz produces a CLZ instruction on ARM, formally
 406:Drivers/CMSIS/Include/cmsis_gcc.h ****      __builtin_clz(0) is undefined behaviour, so handle this case specially.
 407:Drivers/CMSIS/Include/cmsis_gcc.h ****      This guarantees ARM-compatible results if happening to compile on a non-ARM
 408:Drivers/CMSIS/Include/cmsis_gcc.h ****      target, and ensures the compiler doesn't decide to activate any
 409:Drivers/CMSIS/Include/cmsis_gcc.h ****      optimisations using the logic "value was passed to __builtin_clz, so it
 410:Drivers/CMSIS/Include/cmsis_gcc.h ****      is non-zero".
 411:Drivers/CMSIS/Include/cmsis_gcc.h ****      ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
 412:Drivers/CMSIS/Include/cmsis_gcc.h ****      single CLZ instruction.
 413:Drivers/CMSIS/Include/cmsis_gcc.h ****    */
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s 			page 35


 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (value == 0U)
 415:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****     return 32U;
 417:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 418:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_clz(value);
 419:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 420:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 421:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 422:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 423:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 424:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 425:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 426:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 427:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (8 bit)
 428:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 8 bit value.
 429:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 430:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 431:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 432:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDREXB(volatile uint8_t *addr)
 433:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 434:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 435:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 436:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 437:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) );
 438:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 439:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 440:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 441:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 442:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 443:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 444:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
 445:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 446:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 447:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 448:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 449:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (16 bit)
 450:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 16 bit values.
 451:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 452:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 453:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 454:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDREXH(volatile uint16_t *addr)
 455:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 456:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 457:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 458:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 459:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) );
 460:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 461:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 462:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 463:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 464:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 465:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 466:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
 467:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 468:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 469:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 470:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s 			page 36


 471:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (32 bit)
 472:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 32 bit values.
 473:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 474:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 475:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 476:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
 477:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 478:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 479:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 480:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 481:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 482:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 483:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 484:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 485:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 486:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (8 bit)
 487:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 8 bit values.
 488:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 489:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 490:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 491:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 492:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 493:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr)
 494:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 495:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 496:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 497:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 498:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 499:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 500:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 501:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 502:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 503:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (16 bit)
 504:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 16 bit values.
 505:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 506:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 507:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 508:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 509:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 510:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr)
 511:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 512:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 513:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 514:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 515:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 516:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 517:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 518:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 519:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 520:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (32 bit)
 521:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 32 bit values.
 522:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 523:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 524:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 525:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 526:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 527:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s 			page 37


 528:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 529:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 530:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 531:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 532:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 533:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 534:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 535:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 536:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 537:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Remove the exclusive lock
 538:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Removes the exclusive lock which is created by LDREX.
 539:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 540:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __CLREX(void)
 541:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 542:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("clrex" ::: "memory");
 543:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 544:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 545:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 546:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 547:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 548:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 549:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 550:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 551:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 552:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 553:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 554:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 555:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Signed Saturate
 556:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates a signed value.
 557:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
 558:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (1..32)
 559:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 560:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 561:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SSAT(ARG1, ARG2) \
 562:Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
 563:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
 564:Drivers/CMSIS/Include/cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
 565:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ssat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
 566:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
 567:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
 568:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 569:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 570:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 571:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
 572:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
 573:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
 574:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (0..31)
 575:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 576:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 577:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __USAT(ARG1, ARG2) \
 578:Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
 579:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
 580:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
 581:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("usat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
 582:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
 583:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
 584:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s 			page 38


 585:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 586:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 587:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right with Extend (32 bit)
 588:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Moves each bit of a bitstring right by one bit.
 589:Drivers/CMSIS/Include/cmsis_gcc.h ****            The carry input is shifted in at the left end of the bitstring.
 590:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to rotate
 591:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 592:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 593:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RRX(uint32_t value)
 594:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 595:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 596:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 597:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rrx %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 598:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 599:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 600:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 601:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 602:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 603:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (8 bit)
 604:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 8 bit value.
 605:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 606:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 607:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 608:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDRBT(volatile uint8_t *ptr)
 609:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 610:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 611:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 612:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 613:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) );
 614:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 615:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 616:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 617:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 618:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
 619:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 620:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
 621:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 622:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 623:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 624:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 625:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (16 bit)
 626:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 16 bit values.
 627:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 628:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 629:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 630:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDRHT(volatile uint16_t *ptr)
 631:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 632:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 633:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 634:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 635:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) );
 636:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 637:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 638:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 639:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 640:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
 641:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s 			page 39


 642:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
 643:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 644:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 645:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 646:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 647:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (32 bit)
 648:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 32 bit values.
 649:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 650:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 651:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 652:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDRT(volatile uint32_t *ptr)
 653:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 654:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 655:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 656:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) );
 657:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 658:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 659:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 660:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 661:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 662:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (8 bit)
 663:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 8 bit values.
 664:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 665:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 666:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 667:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRBT(uint8_t value, volatile uint8_t *ptr)
 668:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 669:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
 670:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 671:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 672:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 673:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 674:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (16 bit)
 675:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 16 bit values.
 676:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 677:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 678:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 679:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRHT(uint16_t value, volatile uint16_t *ptr)
 680:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 681:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
 682:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 683:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 684:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 685:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 686:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (32 bit)
 687:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 32 bit values.
 688:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 689:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 690:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 691:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRT(uint32_t value, volatile uint32_t *ptr)
 692:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 693:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) );
 694:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 695:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 696:Drivers/CMSIS/Include/cmsis_gcc.h **** #else  /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 697:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 698:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s 			page 40


 699:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 700:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 701:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Signed Saturate
 702:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates a signed value.
 703:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
 704:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (1..32)
 705:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 706:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 707:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int32_t __SSAT(int32_t val, uint32_t sat)
 708:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 709:Drivers/CMSIS/Include/cmsis_gcc.h ****   if ((sat >= 1U) && (sat <= 32U))
 710:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 711:Drivers/CMSIS/Include/cmsis_gcc.h ****     const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U);
 712:Drivers/CMSIS/Include/cmsis_gcc.h ****     const int32_t min = -1 - max ;
 713:Drivers/CMSIS/Include/cmsis_gcc.h ****     if (val > max)
 714:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 715:Drivers/CMSIS/Include/cmsis_gcc.h ****       return max;
 716:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 717:Drivers/CMSIS/Include/cmsis_gcc.h ****     else if (val < min)
 718:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 719:Drivers/CMSIS/Include/cmsis_gcc.h ****       return min;
 720:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 721:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 722:Drivers/CMSIS/Include/cmsis_gcc.h ****   return val;
 723:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 724:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 725:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 726:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
 727:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
 728:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
 729:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (0..31)
 730:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 731:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 732:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAT(int32_t val, uint32_t sat)
 733:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 734:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (sat <= 31U)
 735:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 736:Drivers/CMSIS/Include/cmsis_gcc.h ****     const uint32_t max = ((1U << sat) - 1U);
 737:Drivers/CMSIS/Include/cmsis_gcc.h ****     if (val > (int32_t)max)
 738:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 739:Drivers/CMSIS/Include/cmsis_gcc.h ****       return max;
 740:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 741:Drivers/CMSIS/Include/cmsis_gcc.h ****     else if (val < 0)
 742:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 743:Drivers/CMSIS/Include/cmsis_gcc.h ****       return 0U;
 744:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 745:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 746:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (uint32_t)val;
 747:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 748:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 749:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 750:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 751:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 752:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 753:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 754:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 755:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s 			page 41


 756:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 757:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (8 bit)
 758:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAB instruction for 8 bit value.
 759:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 760:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 761:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 762:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAB(volatile uint8_t *ptr)
 763:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 764:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 765:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 766:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldab %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 767:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);
 768:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 769:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 770:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 771:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 772:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (16 bit)
 773:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAH instruction for 16 bit values.
 774:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 775:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 776:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 777:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAH(volatile uint16_t *ptr)
 778:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 779:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 780:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 781:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldah %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 782:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);
 783:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 784:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 785:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 786:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 787:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (32 bit)
 788:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDA instruction for 32 bit values.
 789:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 790:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 791:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 792:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDA(volatile uint32_t *ptr)
 793:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 794:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 795:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 796:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("lda %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 797:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 798:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 799:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 800:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 801:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 802:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (8 bit)
 803:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLB instruction for 8 bit values.
 804:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 805:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 806:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 807:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLB(uint8_t value, volatile uint8_t *ptr)
 808:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 809:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlb %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 810:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 811:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 812:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s 			page 42


 813:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 814:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (16 bit)
 815:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLH instruction for 16 bit values.
 816:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 817:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 818:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 819:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLH(uint16_t value, volatile uint16_t *ptr)
 820:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 821:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlh %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 822:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 823:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 824:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 825:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 826:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (32 bit)
 827:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STL instruction for 32 bit values.
 828:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 829:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 830:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 831:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STL(uint32_t value, volatile uint32_t *ptr)
 832:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 833:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stl %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 834:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 835:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 836:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 837:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 838:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (8 bit)
 839:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAB exclusive instruction for 8 bit value.
 840:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 841:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 842:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 843:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAEXB(volatile uint8_t *ptr)
 844:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 845:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 846:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 847:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexb %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 848:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);
 849:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 850:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 851:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 852:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 853:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (16 bit)
 854:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAH exclusive instruction for 16 bit values.
 855:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 856:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 857:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 858:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAEXH(volatile uint16_t *ptr)
 859:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 860:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 861:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 862:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexh %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 863:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);
 864:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 865:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 866:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 867:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 868:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (32 bit)
 869:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDA exclusive instruction for 32 bit values.
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s 			page 43


 870:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 871:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 872:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 873:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDAEX(volatile uint32_t *ptr)
 874:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 875:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 876:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 877:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaex %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 878:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 879:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 880:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 881:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 882:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 883:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (8 bit)
 884:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLB exclusive instruction for 8 bit values.
 885:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 886:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 887:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 888:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 889:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 890:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXB(uint8_t value, volatile uint8_t *ptr)
 891:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 892:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 893:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 894:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlexb %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "mem
 895:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 896:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 897:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 898:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 899:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 900:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (16 bit)
 901:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLH exclusive instruction for 16 bit values.
 902:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 903:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 904:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 905:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 906:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 907:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXH(uint16_t value, volatile uint16_t *ptr)
 908:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 909:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 910:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 911:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlexh %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "mem
 912:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 913:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 914:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 915:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 916:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 917:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (32 bit)
 918:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STL exclusive instruction for 32 bit values.
 919:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 920:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 921:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 922:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 923:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 924:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEX(uint32_t value, volatile uint32_t *ptr)
 925:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 926:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s 			page 44


 927:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 928:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlex %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "memo
 929:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 930:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 931:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 932:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 933:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 934:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 935:Drivers/CMSIS/Include/cmsis_gcc.h **** /*@}*/ /* end of group CMSIS_Core_InstructionInterface */
 936:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 937:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 938:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 939:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 940:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 941:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 942:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 943:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 944:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 945:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 946:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing special-purpose register PRIMASK.
 947:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 948:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 949:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 950:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 951:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 952:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 953:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 954:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 955:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 956:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 957:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
 958:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 959:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 960:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 603              		.loc 2 960 27 view .LVU143
 604              	.LBB11:
 961:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 962:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 605              		.loc 2 962 3 view .LVU144
 606              		.syntax unified
 607              	@ 962 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 608 0000 72B6     		cpsid i
 609              	@ 0 "" 2
 610              		.thumb
 611              		.syntax unified
 612              	.L26:
 613              	.LBE11:
 614              	.LBE10:
 923:Core/Src/main.c ****   while (1)
 615              		.loc 1 923 3 view .LVU145
 924:Core/Src/main.c ****   {
 925:Core/Src/main.c ****   }
 616              		.loc 1 925 3 view .LVU146
 923:Core/Src/main.c ****   while (1)
 617              		.loc 1 923 9 view .LVU147
 618 0002 FEE7     		b	.L26
 619              		.cfi_endproc
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s 			page 45


 620              	.LFE265:
 622              		.section	.text.MX_ADC1_Init,"ax",%progbits
 623              		.align	1
 624              		.syntax unified
 625              		.thumb
 626              		.thumb_func
 628              	MX_ADC1_Init:
 629              	.LFB245:
 219:Core/Src/main.c **** 
 630              		.loc 1 219 1 view -0
 631              		.cfi_startproc
 632              		@ args = 0, pretend = 0, frame = 16
 633              		@ frame_needed = 0, uses_anonymous_args = 0
 634 0000 00B5     		push	{lr}
 635              		.cfi_def_cfa_offset 4
 636              		.cfi_offset 14, -4
 637 0002 85B0     		sub	sp, sp, #20
 638              		.cfi_def_cfa_offset 24
 225:Core/Src/main.c **** 
 639              		.loc 1 225 3 view .LVU149
 225:Core/Src/main.c **** 
 640              		.loc 1 225 26 is_stmt 0 view .LVU150
 641 0004 0023     		movs	r3, #0
 642 0006 0093     		str	r3, [sp]
 643 0008 0193     		str	r3, [sp, #4]
 644 000a 0293     		str	r3, [sp, #8]
 645 000c 0393     		str	r3, [sp, #12]
 233:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 646              		.loc 1 233 3 is_stmt 1 view .LVU151
 233:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 647              		.loc 1 233 18 is_stmt 0 view .LVU152
 648 000e 1348     		ldr	r0, .L33
 649 0010 134A     		ldr	r2, .L33+4
 650 0012 0260     		str	r2, [r0]
 234:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 651              		.loc 1 234 3 is_stmt 1 view .LVU153
 234:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 652              		.loc 1 234 29 is_stmt 0 view .LVU154
 653 0014 4360     		str	r3, [r0, #4]
 235:Core/Src/main.c ****   hadc1.Init.ScanConvMode = DISABLE;
 654              		.loc 1 235 3 is_stmt 1 view .LVU155
 235:Core/Src/main.c ****   hadc1.Init.ScanConvMode = DISABLE;
 655              		.loc 1 235 25 is_stmt 0 view .LVU156
 656 0016 8360     		str	r3, [r0, #8]
 236:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
 657              		.loc 1 236 3 is_stmt 1 view .LVU157
 236:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
 658              		.loc 1 236 27 is_stmt 0 view .LVU158
 659 0018 0361     		str	r3, [r0, #16]
 237:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 660              		.loc 1 237 3 is_stmt 1 view .LVU159
 237:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 661              		.loc 1 237 33 is_stmt 0 view .LVU160
 662 001a 0376     		strb	r3, [r0, #24]
 238:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 663              		.loc 1 238 3 is_stmt 1 view .LVU161
 238:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s 			page 46


 664              		.loc 1 238 36 is_stmt 0 view .LVU162
 665 001c 80F82030 		strb	r3, [r0, #32]
 239:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 666              		.loc 1 239 3 is_stmt 1 view .LVU163
 239:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 667              		.loc 1 239 35 is_stmt 0 view .LVU164
 668 0020 C362     		str	r3, [r0, #44]
 240:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 669              		.loc 1 240 3 is_stmt 1 view .LVU165
 240:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 670              		.loc 1 240 31 is_stmt 0 view .LVU166
 671 0022 104A     		ldr	r2, .L33+8
 672 0024 8262     		str	r2, [r0, #40]
 241:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 1;
 673              		.loc 1 241 3 is_stmt 1 view .LVU167
 241:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 1;
 674              		.loc 1 241 24 is_stmt 0 view .LVU168
 675 0026 C360     		str	r3, [r0, #12]
 242:Core/Src/main.c ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 676              		.loc 1 242 3 is_stmt 1 view .LVU169
 242:Core/Src/main.c ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 677              		.loc 1 242 30 is_stmt 0 view .LVU170
 678 0028 0122     		movs	r2, #1
 679 002a C261     		str	r2, [r0, #28]
 243:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 680              		.loc 1 243 3 is_stmt 1 view .LVU171
 243:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 681              		.loc 1 243 36 is_stmt 0 view .LVU172
 682 002c 80F83030 		strb	r3, [r0, #48]
 244:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 683              		.loc 1 244 3 is_stmt 1 view .LVU173
 244:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 684              		.loc 1 244 27 is_stmt 0 view .LVU174
 685 0030 4261     		str	r2, [r0, #20]
 245:Core/Src/main.c ****   {
 686              		.loc 1 245 3 is_stmt 1 view .LVU175
 245:Core/Src/main.c ****   {
 687              		.loc 1 245 7 is_stmt 0 view .LVU176
 688 0032 FFF7FEFF 		bl	HAL_ADC_Init
 689              	.LVL35:
 245:Core/Src/main.c ****   {
 690              		.loc 1 245 6 discriminator 1 view .LVU177
 691 0036 68B9     		cbnz	r0, .L31
 252:Core/Src/main.c ****   sConfig.Rank = 1;
 692              		.loc 1 252 3 is_stmt 1 view .LVU178
 252:Core/Src/main.c ****   sConfig.Rank = 1;
 693              		.loc 1 252 19 is_stmt 0 view .LVU179
 694 0038 0423     		movs	r3, #4
 695 003a 0093     		str	r3, [sp]
 253:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 696              		.loc 1 253 3 is_stmt 1 view .LVU180
 253:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 697              		.loc 1 253 16 is_stmt 0 view .LVU181
 698 003c 0123     		movs	r3, #1
 699 003e 0193     		str	r3, [sp, #4]
 254:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 700              		.loc 1 254 3 is_stmt 1 view .LVU182
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s 			page 47


 254:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 701              		.loc 1 254 24 is_stmt 0 view .LVU183
 702 0040 0023     		movs	r3, #0
 703 0042 0293     		str	r3, [sp, #8]
 255:Core/Src/main.c ****   {
 704              		.loc 1 255 3 is_stmt 1 view .LVU184
 255:Core/Src/main.c ****   {
 705              		.loc 1 255 7 is_stmt 0 view .LVU185
 706 0044 6946     		mov	r1, sp
 707 0046 0548     		ldr	r0, .L33
 708 0048 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 709              	.LVL36:
 255:Core/Src/main.c ****   {
 710              		.loc 1 255 6 discriminator 1 view .LVU186
 711 004c 20B9     		cbnz	r0, .L32
 263:Core/Src/main.c **** 
 712              		.loc 1 263 1 view .LVU187
 713 004e 05B0     		add	sp, sp, #20
 714              		.cfi_remember_state
 715              		.cfi_def_cfa_offset 4
 716              		@ sp needed
 717 0050 5DF804FB 		ldr	pc, [sp], #4
 718              	.L31:
 719              		.cfi_restore_state
 247:Core/Src/main.c ****   }
 720              		.loc 1 247 5 is_stmt 1 view .LVU188
 721 0054 FFF7FEFF 		bl	Error_Handler
 722              	.LVL37:
 723              	.L32:
 257:Core/Src/main.c ****   }
 724              		.loc 1 257 5 view .LVU189
 725 0058 FFF7FEFF 		bl	Error_Handler
 726              	.LVL38:
 727              	.L34:
 728              		.align	2
 729              	.L33:
 730 005c 00000000 		.word	hadc1
 731 0060 00200140 		.word	1073815552
 732 0064 0100000F 		.word	251658241
 733              		.cfi_endproc
 734              	.LFE245:
 736              		.section	.text.MX_I2C1_Init,"ax",%progbits
 737              		.align	1
 738              		.syntax unified
 739              		.thumb
 740              		.thumb_func
 742              	MX_I2C1_Init:
 743              	.LFB247:
 297:Core/Src/main.c **** 
 744              		.loc 1 297 1 view -0
 745              		.cfi_startproc
 746              		@ args = 0, pretend = 0, frame = 0
 747              		@ frame_needed = 0, uses_anonymous_args = 0
 748 0000 08B5     		push	{r3, lr}
 749              		.cfi_def_cfa_offset 8
 750              		.cfi_offset 3, -8
 751              		.cfi_offset 14, -4
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s 			page 48


 306:Core/Src/main.c ****   hi2c1.Init.ClockSpeed = 400000;
 752              		.loc 1 306 3 view .LVU191
 306:Core/Src/main.c ****   hi2c1.Init.ClockSpeed = 400000;
 753              		.loc 1 306 18 is_stmt 0 view .LVU192
 754 0002 0A48     		ldr	r0, .L39
 755 0004 0A4B     		ldr	r3, .L39+4
 756 0006 0360     		str	r3, [r0]
 307:Core/Src/main.c ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 757              		.loc 1 307 3 is_stmt 1 view .LVU193
 307:Core/Src/main.c ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 758              		.loc 1 307 25 is_stmt 0 view .LVU194
 759 0008 0A4B     		ldr	r3, .L39+8
 760 000a 4360     		str	r3, [r0, #4]
 308:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 761              		.loc 1 308 3 is_stmt 1 view .LVU195
 308:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 762              		.loc 1 308 24 is_stmt 0 view .LVU196
 763 000c 0023     		movs	r3, #0
 764 000e 8360     		str	r3, [r0, #8]
 309:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 765              		.loc 1 309 3 is_stmt 1 view .LVU197
 309:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 766              		.loc 1 309 26 is_stmt 0 view .LVU198
 767 0010 C360     		str	r3, [r0, #12]
 310:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 768              		.loc 1 310 3 is_stmt 1 view .LVU199
 310:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 769              		.loc 1 310 29 is_stmt 0 view .LVU200
 770 0012 4FF48042 		mov	r2, #16384
 771 0016 0261     		str	r2, [r0, #16]
 311:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 772              		.loc 1 311 3 is_stmt 1 view .LVU201
 311:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 773              		.loc 1 311 30 is_stmt 0 view .LVU202
 774 0018 4361     		str	r3, [r0, #20]
 312:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 775              		.loc 1 312 3 is_stmt 1 view .LVU203
 312:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 776              		.loc 1 312 26 is_stmt 0 view .LVU204
 777 001a 8361     		str	r3, [r0, #24]
 313:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 778              		.loc 1 313 3 is_stmt 1 view .LVU205
 313:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 779              		.loc 1 313 30 is_stmt 0 view .LVU206
 780 001c C361     		str	r3, [r0, #28]
 314:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 781              		.loc 1 314 3 is_stmt 1 view .LVU207
 314:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 782              		.loc 1 314 28 is_stmt 0 view .LVU208
 783 001e 0362     		str	r3, [r0, #32]
 315:Core/Src/main.c ****   {
 784              		.loc 1 315 3 is_stmt 1 view .LVU209
 315:Core/Src/main.c ****   {
 785              		.loc 1 315 7 is_stmt 0 view .LVU210
 786 0020 FFF7FEFF 		bl	HAL_I2C_Init
 787              	.LVL39:
 315:Core/Src/main.c ****   {
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s 			page 49


 788              		.loc 1 315 6 discriminator 1 view .LVU211
 789 0024 00B9     		cbnz	r0, .L38
 323:Core/Src/main.c **** 
 790              		.loc 1 323 1 view .LVU212
 791 0026 08BD     		pop	{r3, pc}
 792              	.L38:
 317:Core/Src/main.c ****   }
 793              		.loc 1 317 5 is_stmt 1 view .LVU213
 794 0028 FFF7FEFF 		bl	Error_Handler
 795              	.LVL40:
 796              	.L40:
 797              		.align	2
 798              	.L39:
 799 002c 00000000 		.word	hi2c1
 800 0030 00540040 		.word	1073763328
 801 0034 801A0600 		.word	400000
 802              		.cfi_endproc
 803              	.LFE247:
 805              		.section	.text.MX_I2C2_Init,"ax",%progbits
 806              		.align	1
 807              		.syntax unified
 808              		.thumb
 809              		.thumb_func
 811              	MX_I2C2_Init:
 812              	.LFB248:
 331:Core/Src/main.c **** 
 813              		.loc 1 331 1 view -0
 814              		.cfi_startproc
 815              		@ args = 0, pretend = 0, frame = 0
 816              		@ frame_needed = 0, uses_anonymous_args = 0
 817 0000 08B5     		push	{r3, lr}
 818              		.cfi_def_cfa_offset 8
 819              		.cfi_offset 3, -8
 820              		.cfi_offset 14, -4
 340:Core/Src/main.c ****   hi2c2.Init.ClockSpeed = 400000;
 821              		.loc 1 340 3 view .LVU215
 340:Core/Src/main.c ****   hi2c2.Init.ClockSpeed = 400000;
 822              		.loc 1 340 18 is_stmt 0 view .LVU216
 823 0002 0A48     		ldr	r0, .L45
 824 0004 0A4B     		ldr	r3, .L45+4
 825 0006 0360     		str	r3, [r0]
 341:Core/Src/main.c ****   hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 826              		.loc 1 341 3 is_stmt 1 view .LVU217
 341:Core/Src/main.c ****   hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 827              		.loc 1 341 25 is_stmt 0 view .LVU218
 828 0008 0A4B     		ldr	r3, .L45+8
 829 000a 4360     		str	r3, [r0, #4]
 342:Core/Src/main.c ****   hi2c2.Init.OwnAddress1 = 0;
 830              		.loc 1 342 3 is_stmt 1 view .LVU219
 342:Core/Src/main.c ****   hi2c2.Init.OwnAddress1 = 0;
 831              		.loc 1 342 24 is_stmt 0 view .LVU220
 832 000c 0023     		movs	r3, #0
 833 000e 8360     		str	r3, [r0, #8]
 343:Core/Src/main.c ****   hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 834              		.loc 1 343 3 is_stmt 1 view .LVU221
 343:Core/Src/main.c ****   hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 835              		.loc 1 343 26 is_stmt 0 view .LVU222
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s 			page 50


 836 0010 C360     		str	r3, [r0, #12]
 344:Core/Src/main.c ****   hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 837              		.loc 1 344 3 is_stmt 1 view .LVU223
 344:Core/Src/main.c ****   hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 838              		.loc 1 344 29 is_stmt 0 view .LVU224
 839 0012 4FF48042 		mov	r2, #16384
 840 0016 0261     		str	r2, [r0, #16]
 345:Core/Src/main.c ****   hi2c2.Init.OwnAddress2 = 0;
 841              		.loc 1 345 3 is_stmt 1 view .LVU225
 345:Core/Src/main.c ****   hi2c2.Init.OwnAddress2 = 0;
 842              		.loc 1 345 30 is_stmt 0 view .LVU226
 843 0018 4361     		str	r3, [r0, #20]
 346:Core/Src/main.c ****   hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 844              		.loc 1 346 3 is_stmt 1 view .LVU227
 346:Core/Src/main.c ****   hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 845              		.loc 1 346 26 is_stmt 0 view .LVU228
 846 001a 8361     		str	r3, [r0, #24]
 347:Core/Src/main.c ****   hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 847              		.loc 1 347 3 is_stmt 1 view .LVU229
 347:Core/Src/main.c ****   hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 848              		.loc 1 347 30 is_stmt 0 view .LVU230
 849 001c C361     		str	r3, [r0, #28]
 348:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 850              		.loc 1 348 3 is_stmt 1 view .LVU231
 348:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 851              		.loc 1 348 28 is_stmt 0 view .LVU232
 852 001e 0362     		str	r3, [r0, #32]
 349:Core/Src/main.c ****   {
 853              		.loc 1 349 3 is_stmt 1 view .LVU233
 349:Core/Src/main.c ****   {
 854              		.loc 1 349 7 is_stmt 0 view .LVU234
 855 0020 FFF7FEFF 		bl	HAL_I2C_Init
 856              	.LVL41:
 349:Core/Src/main.c ****   {
 857              		.loc 1 349 6 discriminator 1 view .LVU235
 858 0024 00B9     		cbnz	r0, .L44
 357:Core/Src/main.c **** 
 859              		.loc 1 357 1 view .LVU236
 860 0026 08BD     		pop	{r3, pc}
 861              	.L44:
 351:Core/Src/main.c ****   }
 862              		.loc 1 351 5 is_stmt 1 view .LVU237
 863 0028 FFF7FEFF 		bl	Error_Handler
 864              	.LVL42:
 865              	.L46:
 866              		.align	2
 867              	.L45:
 868 002c 00000000 		.word	hi2c2
 869 0030 00580040 		.word	1073764352
 870 0034 801A0600 		.word	400000
 871              		.cfi_endproc
 872              	.LFE248:
 874              		.section	.text.MX_I2C3_Init,"ax",%progbits
 875              		.align	1
 876              		.syntax unified
 877              		.thumb
 878              		.thumb_func
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s 			page 51


 880              	MX_I2C3_Init:
 881              	.LFB249:
 365:Core/Src/main.c **** 
 882              		.loc 1 365 1 view -0
 883              		.cfi_startproc
 884              		@ args = 0, pretend = 0, frame = 0
 885              		@ frame_needed = 0, uses_anonymous_args = 0
 886 0000 08B5     		push	{r3, lr}
 887              		.cfi_def_cfa_offset 8
 888              		.cfi_offset 3, -8
 889              		.cfi_offset 14, -4
 374:Core/Src/main.c ****   hi2c3.Init.ClockSpeed = 100000;
 890              		.loc 1 374 3 view .LVU239
 374:Core/Src/main.c ****   hi2c3.Init.ClockSpeed = 100000;
 891              		.loc 1 374 18 is_stmt 0 view .LVU240
 892 0002 0A48     		ldr	r0, .L51
 893 0004 0A4B     		ldr	r3, .L51+4
 894 0006 0360     		str	r3, [r0]
 375:Core/Src/main.c ****   hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 895              		.loc 1 375 3 is_stmt 1 view .LVU241
 375:Core/Src/main.c ****   hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 896              		.loc 1 375 25 is_stmt 0 view .LVU242
 897 0008 0A4B     		ldr	r3, .L51+8
 898 000a 4360     		str	r3, [r0, #4]
 376:Core/Src/main.c ****   hi2c3.Init.OwnAddress1 = 0;
 899              		.loc 1 376 3 is_stmt 1 view .LVU243
 376:Core/Src/main.c ****   hi2c3.Init.OwnAddress1 = 0;
 900              		.loc 1 376 24 is_stmt 0 view .LVU244
 901 000c 0023     		movs	r3, #0
 902 000e 8360     		str	r3, [r0, #8]
 377:Core/Src/main.c ****   hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 903              		.loc 1 377 3 is_stmt 1 view .LVU245
 377:Core/Src/main.c ****   hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 904              		.loc 1 377 26 is_stmt 0 view .LVU246
 905 0010 C360     		str	r3, [r0, #12]
 378:Core/Src/main.c ****   hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 906              		.loc 1 378 3 is_stmt 1 view .LVU247
 378:Core/Src/main.c ****   hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 907              		.loc 1 378 29 is_stmt 0 view .LVU248
 908 0012 4FF48042 		mov	r2, #16384
 909 0016 0261     		str	r2, [r0, #16]
 379:Core/Src/main.c ****   hi2c3.Init.OwnAddress2 = 0;
 910              		.loc 1 379 3 is_stmt 1 view .LVU249
 379:Core/Src/main.c ****   hi2c3.Init.OwnAddress2 = 0;
 911              		.loc 1 379 30 is_stmt 0 view .LVU250
 912 0018 4361     		str	r3, [r0, #20]
 380:Core/Src/main.c ****   hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 913              		.loc 1 380 3 is_stmt 1 view .LVU251
 380:Core/Src/main.c ****   hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 914              		.loc 1 380 26 is_stmt 0 view .LVU252
 915 001a 8361     		str	r3, [r0, #24]
 381:Core/Src/main.c ****   hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 916              		.loc 1 381 3 is_stmt 1 view .LVU253
 381:Core/Src/main.c ****   hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 917              		.loc 1 381 30 is_stmt 0 view .LVU254
 918 001c C361     		str	r3, [r0, #28]
 382:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c3) != HAL_OK)
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s 			page 52


 919              		.loc 1 382 3 is_stmt 1 view .LVU255
 382:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 920              		.loc 1 382 28 is_stmt 0 view .LVU256
 921 001e 0362     		str	r3, [r0, #32]
 383:Core/Src/main.c ****   {
 922              		.loc 1 383 3 is_stmt 1 view .LVU257
 383:Core/Src/main.c ****   {
 923              		.loc 1 383 7 is_stmt 0 view .LVU258
 924 0020 FFF7FEFF 		bl	HAL_I2C_Init
 925              	.LVL43:
 383:Core/Src/main.c ****   {
 926              		.loc 1 383 6 discriminator 1 view .LVU259
 927 0024 00B9     		cbnz	r0, .L50
 391:Core/Src/main.c **** 
 928              		.loc 1 391 1 view .LVU260
 929 0026 08BD     		pop	{r3, pc}
 930              	.L50:
 385:Core/Src/main.c ****   }
 931              		.loc 1 385 5 is_stmt 1 view .LVU261
 932 0028 FFF7FEFF 		bl	Error_Handler
 933              	.LVL44:
 934              	.L52:
 935              		.align	2
 936              	.L51:
 937 002c 00000000 		.word	hi2c3
 938 0030 005C0040 		.word	1073765376
 939 0034 A0860100 		.word	100000
 940              		.cfi_endproc
 941              	.LFE249:
 943              		.section	.text.MX_RTC_Init,"ax",%progbits
 944              		.align	1
 945              		.syntax unified
 946              		.thumb
 947              		.thumb_func
 949              	MX_RTC_Init:
 950              	.LFB250:
 399:Core/Src/main.c **** 
 951              		.loc 1 399 1 view -0
 952              		.cfi_startproc
 953              		@ args = 0, pretend = 0, frame = 0
 954              		@ frame_needed = 0, uses_anonymous_args = 0
 955 0000 08B5     		push	{r3, lr}
 956              		.cfi_def_cfa_offset 8
 957              		.cfi_offset 3, -8
 958              		.cfi_offset 14, -4
 411:Core/Src/main.c ****   hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 959              		.loc 1 411 3 view .LVU263
 411:Core/Src/main.c ****   hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 960              		.loc 1 411 17 is_stmt 0 view .LVU264
 961 0002 0948     		ldr	r0, .L57
 962 0004 094B     		ldr	r3, .L57+4
 963 0006 0360     		str	r3, [r0]
 412:Core/Src/main.c ****   hrtc.Init.AsynchPrediv = 127;
 964              		.loc 1 412 3 is_stmt 1 view .LVU265
 412:Core/Src/main.c ****   hrtc.Init.AsynchPrediv = 127;
 965              		.loc 1 412 24 is_stmt 0 view .LVU266
 966 0008 0023     		movs	r3, #0
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s 			page 53


 967 000a 4360     		str	r3, [r0, #4]
 413:Core/Src/main.c ****   hrtc.Init.SynchPrediv = 255;
 968              		.loc 1 413 3 is_stmt 1 view .LVU267
 413:Core/Src/main.c ****   hrtc.Init.SynchPrediv = 255;
 969              		.loc 1 413 26 is_stmt 0 view .LVU268
 970 000c 7F22     		movs	r2, #127
 971 000e 8260     		str	r2, [r0, #8]
 414:Core/Src/main.c ****   hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 972              		.loc 1 414 3 is_stmt 1 view .LVU269
 414:Core/Src/main.c ****   hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 973              		.loc 1 414 25 is_stmt 0 view .LVU270
 974 0010 FF22     		movs	r2, #255
 975 0012 C260     		str	r2, [r0, #12]
 415:Core/Src/main.c ****   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 976              		.loc 1 415 3 is_stmt 1 view .LVU271
 415:Core/Src/main.c ****   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 977              		.loc 1 415 20 is_stmt 0 view .LVU272
 978 0014 0361     		str	r3, [r0, #16]
 416:Core/Src/main.c ****   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 979              		.loc 1 416 3 is_stmt 1 view .LVU273
 416:Core/Src/main.c ****   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 980              		.loc 1 416 28 is_stmt 0 view .LVU274
 981 0016 4361     		str	r3, [r0, #20]
 417:Core/Src/main.c ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
 982              		.loc 1 417 3 is_stmt 1 view .LVU275
 417:Core/Src/main.c ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
 983              		.loc 1 417 24 is_stmt 0 view .LVU276
 984 0018 8361     		str	r3, [r0, #24]
 418:Core/Src/main.c ****   {
 985              		.loc 1 418 3 is_stmt 1 view .LVU277
 418:Core/Src/main.c ****   {
 986              		.loc 1 418 7 is_stmt 0 view .LVU278
 987 001a FFF7FEFF 		bl	HAL_RTC_Init
 988              	.LVL45:
 418:Core/Src/main.c ****   {
 989              		.loc 1 418 6 discriminator 1 view .LVU279
 990 001e 00B9     		cbnz	r0, .L56
 426:Core/Src/main.c **** 
 991              		.loc 1 426 1 view .LVU280
 992 0020 08BD     		pop	{r3, pc}
 993              	.L56:
 420:Core/Src/main.c ****   }
 994              		.loc 1 420 5 is_stmt 1 view .LVU281
 995 0022 FFF7FEFF 		bl	Error_Handler
 996              	.LVL46:
 997              	.L58:
 998 0026 00BF     		.align	2
 999              	.L57:
 1000 0028 00000000 		.word	hrtc
 1001 002c 00280040 		.word	1073752064
 1002              		.cfi_endproc
 1003              	.LFE250:
 1005              		.section	.text.MX_SPI1_Init,"ax",%progbits
 1006              		.align	1
 1007              		.syntax unified
 1008              		.thumb
 1009              		.thumb_func
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s 			page 54


 1011              	MX_SPI1_Init:
 1012              	.LFB251:
 434:Core/Src/main.c **** 
 1013              		.loc 1 434 1 view -0
 1014              		.cfi_startproc
 1015              		@ args = 0, pretend = 0, frame = 0
 1016              		@ frame_needed = 0, uses_anonymous_args = 0
 1017 0000 08B5     		push	{r3, lr}
 1018              		.cfi_def_cfa_offset 8
 1019              		.cfi_offset 3, -8
 1020              		.cfi_offset 14, -4
 444:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 1021              		.loc 1 444 3 view .LVU283
 444:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 1022              		.loc 1 444 18 is_stmt 0 view .LVU284
 1023 0002 0D48     		ldr	r0, .L63
 1024 0004 0D4B     		ldr	r3, .L63+4
 1025 0006 0360     		str	r3, [r0]
 445:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 1026              		.loc 1 445 3 is_stmt 1 view .LVU285
 445:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 1027              		.loc 1 445 19 is_stmt 0 view .LVU286
 1028 0008 4FF48273 		mov	r3, #260
 1029 000c 4360     		str	r3, [r0, #4]
 446:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 1030              		.loc 1 446 3 is_stmt 1 view .LVU287
 446:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 1031              		.loc 1 446 24 is_stmt 0 view .LVU288
 1032 000e 0023     		movs	r3, #0
 1033 0010 8360     		str	r3, [r0, #8]
 447:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 1034              		.loc 1 447 3 is_stmt 1 view .LVU289
 447:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 1035              		.loc 1 447 23 is_stmt 0 view .LVU290
 1036 0012 C360     		str	r3, [r0, #12]
 448:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 1037              		.loc 1 448 3 is_stmt 1 view .LVU291
 448:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 1038              		.loc 1 448 26 is_stmt 0 view .LVU292
 1039 0014 0361     		str	r3, [r0, #16]
 449:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 1040              		.loc 1 449 3 is_stmt 1 view .LVU293
 449:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 1041              		.loc 1 449 23 is_stmt 0 view .LVU294
 1042 0016 4361     		str	r3, [r0, #20]
 450:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 1043              		.loc 1 450 3 is_stmt 1 view .LVU295
 450:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 1044              		.loc 1 450 18 is_stmt 0 view .LVU296
 1045 0018 4FF40072 		mov	r2, #512
 1046 001c 8261     		str	r2, [r0, #24]
 451:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1047              		.loc 1 451 3 is_stmt 1 view .LVU297
 451:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1048              		.loc 1 451 32 is_stmt 0 view .LVU298
 1049 001e C361     		str	r3, [r0, #28]
 452:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s 			page 55


 1050              		.loc 1 452 3 is_stmt 1 view .LVU299
 452:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 1051              		.loc 1 452 23 is_stmt 0 view .LVU300
 1052 0020 0362     		str	r3, [r0, #32]
 453:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1053              		.loc 1 453 3 is_stmt 1 view .LVU301
 453:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1054              		.loc 1 453 21 is_stmt 0 view .LVU302
 1055 0022 4362     		str	r3, [r0, #36]
 454:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 1056              		.loc 1 454 3 is_stmt 1 view .LVU303
 454:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 1057              		.loc 1 454 29 is_stmt 0 view .LVU304
 1058 0024 8362     		str	r3, [r0, #40]
 455:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 1059              		.loc 1 455 3 is_stmt 1 view .LVU305
 455:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 1060              		.loc 1 455 28 is_stmt 0 view .LVU306
 1061 0026 0A23     		movs	r3, #10
 1062 0028 C362     		str	r3, [r0, #44]
 456:Core/Src/main.c ****   {
 1063              		.loc 1 456 3 is_stmt 1 view .LVU307
 456:Core/Src/main.c ****   {
 1064              		.loc 1 456 7 is_stmt 0 view .LVU308
 1065 002a FFF7FEFF 		bl	HAL_SPI_Init
 1066              	.LVL47:
 456:Core/Src/main.c ****   {
 1067              		.loc 1 456 6 discriminator 1 view .LVU309
 1068 002e 00B9     		cbnz	r0, .L62
 464:Core/Src/main.c **** 
 1069              		.loc 1 464 1 view .LVU310
 1070 0030 08BD     		pop	{r3, pc}
 1071              	.L62:
 458:Core/Src/main.c ****   }
 1072              		.loc 1 458 5 is_stmt 1 view .LVU311
 1073 0032 FFF7FEFF 		bl	Error_Handler
 1074              	.LVL48:
 1075              	.L64:
 1076 0036 00BF     		.align	2
 1077              	.L63:
 1078 0038 00000000 		.word	hspi1
 1079 003c 00300140 		.word	1073819648
 1080              		.cfi_endproc
 1081              	.LFE251:
 1083              		.section	.text.MX_SPI2_Init,"ax",%progbits
 1084              		.align	1
 1085              		.syntax unified
 1086              		.thumb
 1087              		.thumb_func
 1089              	MX_SPI2_Init:
 1090              	.LFB252:
 472:Core/Src/main.c **** 
 1091              		.loc 1 472 1 view -0
 1092              		.cfi_startproc
 1093              		@ args = 0, pretend = 0, frame = 0
 1094              		@ frame_needed = 0, uses_anonymous_args = 0
 1095 0000 08B5     		push	{r3, lr}
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s 			page 56


 1096              		.cfi_def_cfa_offset 8
 1097              		.cfi_offset 3, -8
 1098              		.cfi_offset 14, -4
 482:Core/Src/main.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
 1099              		.loc 1 482 3 view .LVU313
 482:Core/Src/main.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
 1100              		.loc 1 482 18 is_stmt 0 view .LVU314
 1101 0002 0D48     		ldr	r0, .L69
 1102 0004 0D4B     		ldr	r3, .L69+4
 1103 0006 0360     		str	r3, [r0]
 483:Core/Src/main.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 1104              		.loc 1 483 3 is_stmt 1 view .LVU315
 483:Core/Src/main.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 1105              		.loc 1 483 19 is_stmt 0 view .LVU316
 1106 0008 4FF48273 		mov	r3, #260
 1107 000c 4360     		str	r3, [r0, #4]
 484:Core/Src/main.c ****   hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 1108              		.loc 1 484 3 is_stmt 1 view .LVU317
 484:Core/Src/main.c ****   hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 1109              		.loc 1 484 24 is_stmt 0 view .LVU318
 1110 000e 0023     		movs	r3, #0
 1111 0010 8360     		str	r3, [r0, #8]
 485:Core/Src/main.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 1112              		.loc 1 485 3 is_stmt 1 view .LVU319
 485:Core/Src/main.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 1113              		.loc 1 485 23 is_stmt 0 view .LVU320
 1114 0012 C360     		str	r3, [r0, #12]
 486:Core/Src/main.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 1115              		.loc 1 486 3 is_stmt 1 view .LVU321
 486:Core/Src/main.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 1116              		.loc 1 486 26 is_stmt 0 view .LVU322
 1117 0014 0361     		str	r3, [r0, #16]
 487:Core/Src/main.c ****   hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 1118              		.loc 1 487 3 is_stmt 1 view .LVU323
 487:Core/Src/main.c ****   hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 1119              		.loc 1 487 23 is_stmt 0 view .LVU324
 1120 0016 4361     		str	r3, [r0, #20]
 488:Core/Src/main.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 1121              		.loc 1 488 3 is_stmt 1 view .LVU325
 488:Core/Src/main.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 1122              		.loc 1 488 18 is_stmt 0 view .LVU326
 1123 0018 4FF48022 		mov	r2, #262144
 1124 001c 8261     		str	r2, [r0, #24]
 489:Core/Src/main.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1125              		.loc 1 489 3 is_stmt 1 view .LVU327
 489:Core/Src/main.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1126              		.loc 1 489 32 is_stmt 0 view .LVU328
 1127 001e 0822     		movs	r2, #8
 1128 0020 C261     		str	r2, [r0, #28]
 490:Core/Src/main.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 1129              		.loc 1 490 3 is_stmt 1 view .LVU329
 490:Core/Src/main.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 1130              		.loc 1 490 23 is_stmt 0 view .LVU330
 1131 0022 0362     		str	r3, [r0, #32]
 491:Core/Src/main.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1132              		.loc 1 491 3 is_stmt 1 view .LVU331
 491:Core/Src/main.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s 			page 57


 1133              		.loc 1 491 21 is_stmt 0 view .LVU332
 1134 0024 4362     		str	r3, [r0, #36]
 492:Core/Src/main.c ****   hspi2.Init.CRCPolynomial = 10;
 1135              		.loc 1 492 3 is_stmt 1 view .LVU333
 492:Core/Src/main.c ****   hspi2.Init.CRCPolynomial = 10;
 1136              		.loc 1 492 29 is_stmt 0 view .LVU334
 1137 0026 8362     		str	r3, [r0, #40]
 493:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 1138              		.loc 1 493 3 is_stmt 1 view .LVU335
 493:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 1139              		.loc 1 493 28 is_stmt 0 view .LVU336
 1140 0028 0A23     		movs	r3, #10
 1141 002a C362     		str	r3, [r0, #44]
 494:Core/Src/main.c ****   {
 1142              		.loc 1 494 3 is_stmt 1 view .LVU337
 494:Core/Src/main.c ****   {
 1143              		.loc 1 494 7 is_stmt 0 view .LVU338
 1144 002c FFF7FEFF 		bl	HAL_SPI_Init
 1145              	.LVL49:
 494:Core/Src/main.c ****   {
 1146              		.loc 1 494 6 discriminator 1 view .LVU339
 1147 0030 00B9     		cbnz	r0, .L68
 502:Core/Src/main.c **** 
 1148              		.loc 1 502 1 view .LVU340
 1149 0032 08BD     		pop	{r3, pc}
 1150              	.L68:
 496:Core/Src/main.c ****   }
 1151              		.loc 1 496 5 is_stmt 1 view .LVU341
 1152 0034 FFF7FEFF 		bl	Error_Handler
 1153              	.LVL50:
 1154              	.L70:
 1155              		.align	2
 1156              	.L69:
 1157 0038 00000000 		.word	hspi2
 1158 003c 00380040 		.word	1073756160
 1159              		.cfi_endproc
 1160              	.LFE252:
 1162              		.section	.text.MX_SPI3_Init,"ax",%progbits
 1163              		.align	1
 1164              		.syntax unified
 1165              		.thumb
 1166              		.thumb_func
 1168              	MX_SPI3_Init:
 1169              	.LFB253:
 510:Core/Src/main.c **** 
 1170              		.loc 1 510 1 view -0
 1171              		.cfi_startproc
 1172              		@ args = 0, pretend = 0, frame = 0
 1173              		@ frame_needed = 0, uses_anonymous_args = 0
 1174 0000 08B5     		push	{r3, lr}
 1175              		.cfi_def_cfa_offset 8
 1176              		.cfi_offset 3, -8
 1177              		.cfi_offset 14, -4
 520:Core/Src/main.c ****   hspi3.Init.Mode = SPI_MODE_MASTER;
 1178              		.loc 1 520 3 view .LVU343
 520:Core/Src/main.c ****   hspi3.Init.Mode = SPI_MODE_MASTER;
 1179              		.loc 1 520 18 is_stmt 0 view .LVU344
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s 			page 58


 1180 0002 0D48     		ldr	r0, .L75
 1181 0004 0D4B     		ldr	r3, .L75+4
 1182 0006 0360     		str	r3, [r0]
 521:Core/Src/main.c ****   hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 1183              		.loc 1 521 3 is_stmt 1 view .LVU345
 521:Core/Src/main.c ****   hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 1184              		.loc 1 521 19 is_stmt 0 view .LVU346
 1185 0008 4FF48273 		mov	r3, #260
 1186 000c 4360     		str	r3, [r0, #4]
 522:Core/Src/main.c ****   hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 1187              		.loc 1 522 3 is_stmt 1 view .LVU347
 522:Core/Src/main.c ****   hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 1188              		.loc 1 522 24 is_stmt 0 view .LVU348
 1189 000e 0023     		movs	r3, #0
 1190 0010 8360     		str	r3, [r0, #8]
 523:Core/Src/main.c ****   hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 1191              		.loc 1 523 3 is_stmt 1 view .LVU349
 523:Core/Src/main.c ****   hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 1192              		.loc 1 523 23 is_stmt 0 view .LVU350
 1193 0012 C360     		str	r3, [r0, #12]
 524:Core/Src/main.c ****   hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 1194              		.loc 1 524 3 is_stmt 1 view .LVU351
 524:Core/Src/main.c ****   hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 1195              		.loc 1 524 26 is_stmt 0 view .LVU352
 1196 0014 0361     		str	r3, [r0, #16]
 525:Core/Src/main.c ****   hspi3.Init.NSS = SPI_NSS_HARD_OUTPUT;
 1197              		.loc 1 525 3 is_stmt 1 view .LVU353
 525:Core/Src/main.c ****   hspi3.Init.NSS = SPI_NSS_HARD_OUTPUT;
 1198              		.loc 1 525 23 is_stmt 0 view .LVU354
 1199 0016 4361     		str	r3, [r0, #20]
 526:Core/Src/main.c ****   hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 1200              		.loc 1 526 3 is_stmt 1 view .LVU355
 526:Core/Src/main.c ****   hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 1201              		.loc 1 526 18 is_stmt 0 view .LVU356
 1202 0018 4FF48022 		mov	r2, #262144
 1203 001c 8261     		str	r2, [r0, #24]
 527:Core/Src/main.c ****   hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1204              		.loc 1 527 3 is_stmt 1 view .LVU357
 527:Core/Src/main.c ****   hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1205              		.loc 1 527 32 is_stmt 0 view .LVU358
 1206 001e C361     		str	r3, [r0, #28]
 528:Core/Src/main.c ****   hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 1207              		.loc 1 528 3 is_stmt 1 view .LVU359
 528:Core/Src/main.c ****   hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 1208              		.loc 1 528 23 is_stmt 0 view .LVU360
 1209 0020 0362     		str	r3, [r0, #32]
 529:Core/Src/main.c ****   hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1210              		.loc 1 529 3 is_stmt 1 view .LVU361
 529:Core/Src/main.c ****   hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1211              		.loc 1 529 21 is_stmt 0 view .LVU362
 1212 0022 4362     		str	r3, [r0, #36]
 530:Core/Src/main.c ****   hspi3.Init.CRCPolynomial = 10;
 1213              		.loc 1 530 3 is_stmt 1 view .LVU363
 530:Core/Src/main.c ****   hspi3.Init.CRCPolynomial = 10;
 1214              		.loc 1 530 29 is_stmt 0 view .LVU364
 1215 0024 8362     		str	r3, [r0, #40]
 531:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi3) != HAL_OK)
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s 			page 59


 1216              		.loc 1 531 3 is_stmt 1 view .LVU365
 531:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi3) != HAL_OK)
 1217              		.loc 1 531 28 is_stmt 0 view .LVU366
 1218 0026 0A23     		movs	r3, #10
 1219 0028 C362     		str	r3, [r0, #44]
 532:Core/Src/main.c ****   {
 1220              		.loc 1 532 3 is_stmt 1 view .LVU367
 532:Core/Src/main.c ****   {
 1221              		.loc 1 532 7 is_stmt 0 view .LVU368
 1222 002a FFF7FEFF 		bl	HAL_SPI_Init
 1223              	.LVL51:
 532:Core/Src/main.c ****   {
 1224              		.loc 1 532 6 discriminator 1 view .LVU369
 1225 002e 00B9     		cbnz	r0, .L74
 540:Core/Src/main.c **** 
 1226              		.loc 1 540 1 view .LVU370
 1227 0030 08BD     		pop	{r3, pc}
 1228              	.L74:
 534:Core/Src/main.c ****   }
 1229              		.loc 1 534 5 is_stmt 1 view .LVU371
 1230 0032 FFF7FEFF 		bl	Error_Handler
 1231              	.LVL52:
 1232              	.L76:
 1233 0036 00BF     		.align	2
 1234              	.L75:
 1235 0038 00000000 		.word	hspi3
 1236 003c 003C0040 		.word	1073757184
 1237              		.cfi_endproc
 1238              	.LFE253:
 1240              		.section	.text.MX_TIM3_Init,"ax",%progbits
 1241              		.align	1
 1242              		.syntax unified
 1243              		.thumb
 1244              		.thumb_func
 1246              	MX_TIM3_Init:
 1247              	.LFB254:
 548:Core/Src/main.c **** 
 1248              		.loc 1 548 1 view -0
 1249              		.cfi_startproc
 1250              		@ args = 0, pretend = 0, frame = 56
 1251              		@ frame_needed = 0, uses_anonymous_args = 0
 1252 0000 00B5     		push	{lr}
 1253              		.cfi_def_cfa_offset 4
 1254              		.cfi_offset 14, -4
 1255 0002 8FB0     		sub	sp, sp, #60
 1256              		.cfi_def_cfa_offset 64
 554:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1257              		.loc 1 554 3 view .LVU373
 554:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1258              		.loc 1 554 26 is_stmt 0 view .LVU374
 1259 0004 0023     		movs	r3, #0
 1260 0006 0A93     		str	r3, [sp, #40]
 1261 0008 0B93     		str	r3, [sp, #44]
 1262 000a 0C93     		str	r3, [sp, #48]
 1263 000c 0D93     		str	r3, [sp, #52]
 555:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1264              		.loc 1 555 3 is_stmt 1 view .LVU375
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s 			page 60


 555:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1265              		.loc 1 555 27 is_stmt 0 view .LVU376
 1266 000e 0893     		str	r3, [sp, #32]
 1267 0010 0993     		str	r3, [sp, #36]
 556:Core/Src/main.c **** 
 1268              		.loc 1 556 3 is_stmt 1 view .LVU377
 556:Core/Src/main.c **** 
 1269              		.loc 1 556 22 is_stmt 0 view .LVU378
 1270 0012 0193     		str	r3, [sp, #4]
 1271 0014 0293     		str	r3, [sp, #8]
 1272 0016 0393     		str	r3, [sp, #12]
 1273 0018 0493     		str	r3, [sp, #16]
 1274 001a 0593     		str	r3, [sp, #20]
 1275 001c 0693     		str	r3, [sp, #24]
 1276 001e 0793     		str	r3, [sp, #28]
 561:Core/Src/main.c ****   htim3.Init.Prescaler = 0;
 1277              		.loc 1 561 3 is_stmt 1 view .LVU379
 561:Core/Src/main.c ****   htim3.Init.Prescaler = 0;
 1278              		.loc 1 561 18 is_stmt 0 view .LVU380
 1279 0020 1D48     		ldr	r0, .L89
 1280 0022 1E4A     		ldr	r2, .L89+4
 1281 0024 0260     		str	r2, [r0]
 562:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 1282              		.loc 1 562 3 is_stmt 1 view .LVU381
 562:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 1283              		.loc 1 562 24 is_stmt 0 view .LVU382
 1284 0026 4360     		str	r3, [r0, #4]
 563:Core/Src/main.c ****   htim3.Init.Period = 90-1;
 1285              		.loc 1 563 3 is_stmt 1 view .LVU383
 563:Core/Src/main.c ****   htim3.Init.Period = 90-1;
 1286              		.loc 1 563 26 is_stmt 0 view .LVU384
 1287 0028 8360     		str	r3, [r0, #8]
 564:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1288              		.loc 1 564 3 is_stmt 1 view .LVU385
 564:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1289              		.loc 1 564 21 is_stmt 0 view .LVU386
 1290 002a 5922     		movs	r2, #89
 1291 002c C260     		str	r2, [r0, #12]
 565:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1292              		.loc 1 565 3 is_stmt 1 view .LVU387
 565:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1293              		.loc 1 565 28 is_stmt 0 view .LVU388
 1294 002e 0361     		str	r3, [r0, #16]
 566:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 1295              		.loc 1 566 3 is_stmt 1 view .LVU389
 566:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 1296              		.loc 1 566 32 is_stmt 0 view .LVU390
 1297 0030 8361     		str	r3, [r0, #24]
 567:Core/Src/main.c ****   {
 1298              		.loc 1 567 3 is_stmt 1 view .LVU391
 567:Core/Src/main.c ****   {
 1299              		.loc 1 567 7 is_stmt 0 view .LVU392
 1300 0032 FFF7FEFF 		bl	HAL_TIM_Base_Init
 1301              	.LVL53:
 567:Core/Src/main.c ****   {
 1302              		.loc 1 567 6 discriminator 1 view .LVU393
 1303 0036 20BB     		cbnz	r0, .L84
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s 			page 61


 571:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 1304              		.loc 1 571 3 is_stmt 1 view .LVU394
 571:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 1305              		.loc 1 571 34 is_stmt 0 view .LVU395
 1306 0038 4FF48053 		mov	r3, #4096
 1307 003c 0A93     		str	r3, [sp, #40]
 572:Core/Src/main.c ****   {
 1308              		.loc 1 572 3 is_stmt 1 view .LVU396
 572:Core/Src/main.c ****   {
 1309              		.loc 1 572 7 is_stmt 0 view .LVU397
 1310 003e 0AA9     		add	r1, sp, #40
 1311 0040 1548     		ldr	r0, .L89
 1312 0042 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 1313              	.LVL54:
 572:Core/Src/main.c ****   {
 1314              		.loc 1 572 6 discriminator 1 view .LVU398
 1315 0046 F0B9     		cbnz	r0, .L85
 576:Core/Src/main.c ****   {
 1316              		.loc 1 576 3 is_stmt 1 view .LVU399
 576:Core/Src/main.c ****   {
 1317              		.loc 1 576 7 is_stmt 0 view .LVU400
 1318 0048 1348     		ldr	r0, .L89
 1319 004a FFF7FEFF 		bl	HAL_TIM_PWM_Init
 1320              	.LVL55:
 576:Core/Src/main.c ****   {
 1321              		.loc 1 576 6 discriminator 1 view .LVU401
 1322 004e E0B9     		cbnz	r0, .L86
 580:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1323              		.loc 1 580 3 is_stmt 1 view .LVU402
 580:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1324              		.loc 1 580 37 is_stmt 0 view .LVU403
 1325 0050 0023     		movs	r3, #0
 1326 0052 0893     		str	r3, [sp, #32]
 581:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 1327              		.loc 1 581 3 is_stmt 1 view .LVU404
 581:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 1328              		.loc 1 581 33 is_stmt 0 view .LVU405
 1329 0054 0993     		str	r3, [sp, #36]
 582:Core/Src/main.c ****   {
 1330              		.loc 1 582 3 is_stmt 1 view .LVU406
 582:Core/Src/main.c ****   {
 1331              		.loc 1 582 7 is_stmt 0 view .LVU407
 1332 0056 08A9     		add	r1, sp, #32
 1333 0058 0F48     		ldr	r0, .L89
 1334 005a FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1335              	.LVL56:
 582:Core/Src/main.c ****   {
 1336              		.loc 1 582 6 discriminator 1 view .LVU408
 1337 005e B0B9     		cbnz	r0, .L87
 586:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 1338              		.loc 1 586 3 is_stmt 1 view .LVU409
 586:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 1339              		.loc 1 586 20 is_stmt 0 view .LVU410
 1340 0060 6023     		movs	r3, #96
 1341 0062 0193     		str	r3, [sp, #4]
 587:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1342              		.loc 1 587 3 is_stmt 1 view .LVU411
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s 			page 62


 587:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1343              		.loc 1 587 19 is_stmt 0 view .LVU412
 1344 0064 0022     		movs	r2, #0
 1345 0066 0292     		str	r2, [sp, #8]
 588:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1346              		.loc 1 588 3 is_stmt 1 view .LVU413
 588:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1347              		.loc 1 588 24 is_stmt 0 view .LVU414
 1348 0068 0392     		str	r2, [sp, #12]
 589:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1349              		.loc 1 589 3 is_stmt 1 view .LVU415
 589:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1350              		.loc 1 589 24 is_stmt 0 view .LVU416
 1351 006a 0592     		str	r2, [sp, #20]
 590:Core/Src/main.c ****   {
 1352              		.loc 1 590 3 is_stmt 1 view .LVU417
 590:Core/Src/main.c ****   {
 1353              		.loc 1 590 7 is_stmt 0 view .LVU418
 1354 006c 01A9     		add	r1, sp, #4
 1355 006e 0A48     		ldr	r0, .L89
 1356 0070 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1357              	.LVL57:
 590:Core/Src/main.c ****   {
 1358              		.loc 1 590 6 discriminator 1 view .LVU419
 1359 0074 68B9     		cbnz	r0, .L88
 597:Core/Src/main.c **** 
 1360              		.loc 1 597 3 is_stmt 1 view .LVU420
 1361 0076 0848     		ldr	r0, .L89
 1362 0078 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 1363              	.LVL58:
 599:Core/Src/main.c **** 
 1364              		.loc 1 599 1 is_stmt 0 view .LVU421
 1365 007c 0FB0     		add	sp, sp, #60
 1366              		.cfi_remember_state
 1367              		.cfi_def_cfa_offset 4
 1368              		@ sp needed
 1369 007e 5DF804FB 		ldr	pc, [sp], #4
 1370              	.L84:
 1371              		.cfi_restore_state
 569:Core/Src/main.c ****   }
 1372              		.loc 1 569 5 is_stmt 1 view .LVU422
 1373 0082 FFF7FEFF 		bl	Error_Handler
 1374              	.LVL59:
 1375              	.L85:
 574:Core/Src/main.c ****   }
 1376              		.loc 1 574 5 view .LVU423
 1377 0086 FFF7FEFF 		bl	Error_Handler
 1378              	.LVL60:
 1379              	.L86:
 578:Core/Src/main.c ****   }
 1380              		.loc 1 578 5 view .LVU424
 1381 008a FFF7FEFF 		bl	Error_Handler
 1382              	.LVL61:
 1383              	.L87:
 584:Core/Src/main.c ****   }
 1384              		.loc 1 584 5 view .LVU425
 1385 008e FFF7FEFF 		bl	Error_Handler
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s 			page 63


 1386              	.LVL62:
 1387              	.L88:
 592:Core/Src/main.c ****   }
 1388              		.loc 1 592 5 view .LVU426
 1389 0092 FFF7FEFF 		bl	Error_Handler
 1390              	.LVL63:
 1391              	.L90:
 1392 0096 00BF     		.align	2
 1393              	.L89:
 1394 0098 00000000 		.word	htim3
 1395 009c 00040040 		.word	1073742848
 1396              		.cfi_endproc
 1397              	.LFE254:
 1399              		.section	.text.MX_TIM4_Init,"ax",%progbits
 1400              		.align	1
 1401              		.syntax unified
 1402              		.thumb
 1403              		.thumb_func
 1405              	MX_TIM4_Init:
 1406              	.LFB255:
 607:Core/Src/main.c **** 
 1407              		.loc 1 607 1 view -0
 1408              		.cfi_startproc
 1409              		@ args = 0, pretend = 0, frame = 56
 1410              		@ frame_needed = 0, uses_anonymous_args = 0
 1411 0000 00B5     		push	{lr}
 1412              		.cfi_def_cfa_offset 4
 1413              		.cfi_offset 14, -4
 1414 0002 8FB0     		sub	sp, sp, #60
 1415              		.cfi_def_cfa_offset 64
 613:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1416              		.loc 1 613 3 view .LVU428
 613:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1417              		.loc 1 613 26 is_stmt 0 view .LVU429
 1418 0004 0023     		movs	r3, #0
 1419 0006 0A93     		str	r3, [sp, #40]
 1420 0008 0B93     		str	r3, [sp, #44]
 1421 000a 0C93     		str	r3, [sp, #48]
 1422 000c 0D93     		str	r3, [sp, #52]
 614:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1423              		.loc 1 614 3 is_stmt 1 view .LVU430
 614:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1424              		.loc 1 614 27 is_stmt 0 view .LVU431
 1425 000e 0893     		str	r3, [sp, #32]
 1426 0010 0993     		str	r3, [sp, #36]
 615:Core/Src/main.c **** 
 1427              		.loc 1 615 3 is_stmt 1 view .LVU432
 615:Core/Src/main.c **** 
 1428              		.loc 1 615 22 is_stmt 0 view .LVU433
 1429 0012 0193     		str	r3, [sp, #4]
 1430 0014 0293     		str	r3, [sp, #8]
 1431 0016 0393     		str	r3, [sp, #12]
 1432 0018 0493     		str	r3, [sp, #16]
 1433 001a 0593     		str	r3, [sp, #20]
 1434 001c 0693     		str	r3, [sp, #24]
 1435 001e 0793     		str	r3, [sp, #28]
 620:Core/Src/main.c ****   htim4.Init.Prescaler = 0;
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s 			page 64


 1436              		.loc 1 620 3 is_stmt 1 view .LVU434
 620:Core/Src/main.c ****   htim4.Init.Prescaler = 0;
 1437              		.loc 1 620 18 is_stmt 0 view .LVU435
 1438 0020 2248     		ldr	r0, .L105
 1439 0022 234A     		ldr	r2, .L105+4
 1440 0024 0260     		str	r2, [r0]
 621:Core/Src/main.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 1441              		.loc 1 621 3 is_stmt 1 view .LVU436
 621:Core/Src/main.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 1442              		.loc 1 621 24 is_stmt 0 view .LVU437
 1443 0026 4360     		str	r3, [r0, #4]
 622:Core/Src/main.c ****   htim4.Init.Period = 65535;
 1444              		.loc 1 622 3 is_stmt 1 view .LVU438
 622:Core/Src/main.c ****   htim4.Init.Period = 65535;
 1445              		.loc 1 622 26 is_stmt 0 view .LVU439
 1446 0028 8360     		str	r3, [r0, #8]
 623:Core/Src/main.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1447              		.loc 1 623 3 is_stmt 1 view .LVU440
 623:Core/Src/main.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1448              		.loc 1 623 21 is_stmt 0 view .LVU441
 1449 002a 4FF6FF72 		movw	r2, #65535
 1450 002e C260     		str	r2, [r0, #12]
 624:Core/Src/main.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1451              		.loc 1 624 3 is_stmt 1 view .LVU442
 624:Core/Src/main.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1452              		.loc 1 624 28 is_stmt 0 view .LVU443
 1453 0030 0361     		str	r3, [r0, #16]
 625:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 1454              		.loc 1 625 3 is_stmt 1 view .LVU444
 625:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 1455              		.loc 1 625 32 is_stmt 0 view .LVU445
 1456 0032 8361     		str	r3, [r0, #24]
 626:Core/Src/main.c ****   {
 1457              		.loc 1 626 3 is_stmt 1 view .LVU446
 626:Core/Src/main.c ****   {
 1458              		.loc 1 626 7 is_stmt 0 view .LVU447
 1459 0034 FFF7FEFF 		bl	HAL_TIM_Base_Init
 1460              	.LVL64:
 626:Core/Src/main.c ****   {
 1461              		.loc 1 626 6 discriminator 1 view .LVU448
 1462 0038 58BB     		cbnz	r0, .L99
 630:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 1463              		.loc 1 630 3 is_stmt 1 view .LVU449
 630:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 1464              		.loc 1 630 34 is_stmt 0 view .LVU450
 1465 003a 4FF48053 		mov	r3, #4096
 1466 003e 0A93     		str	r3, [sp, #40]
 631:Core/Src/main.c ****   {
 1467              		.loc 1 631 3 is_stmt 1 view .LVU451
 631:Core/Src/main.c ****   {
 1468              		.loc 1 631 7 is_stmt 0 view .LVU452
 1469 0040 0AA9     		add	r1, sp, #40
 1470 0042 1A48     		ldr	r0, .L105
 1471 0044 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 1472              	.LVL65:
 631:Core/Src/main.c ****   {
 1473              		.loc 1 631 6 discriminator 1 view .LVU453
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s 			page 65


 1474 0048 28BB     		cbnz	r0, .L100
 635:Core/Src/main.c ****   {
 1475              		.loc 1 635 3 is_stmt 1 view .LVU454
 635:Core/Src/main.c ****   {
 1476              		.loc 1 635 7 is_stmt 0 view .LVU455
 1477 004a 1848     		ldr	r0, .L105
 1478 004c FFF7FEFF 		bl	HAL_TIM_PWM_Init
 1479              	.LVL66:
 635:Core/Src/main.c ****   {
 1480              		.loc 1 635 6 discriminator 1 view .LVU456
 1481 0050 18BB     		cbnz	r0, .L101
 639:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1482              		.loc 1 639 3 is_stmt 1 view .LVU457
 639:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1483              		.loc 1 639 37 is_stmt 0 view .LVU458
 1484 0052 0023     		movs	r3, #0
 1485 0054 0893     		str	r3, [sp, #32]
 640:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 1486              		.loc 1 640 3 is_stmt 1 view .LVU459
 640:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 1487              		.loc 1 640 33 is_stmt 0 view .LVU460
 1488 0056 0993     		str	r3, [sp, #36]
 641:Core/Src/main.c ****   {
 1489              		.loc 1 641 3 is_stmt 1 view .LVU461
 641:Core/Src/main.c ****   {
 1490              		.loc 1 641 7 is_stmt 0 view .LVU462
 1491 0058 08A9     		add	r1, sp, #32
 1492 005a 1448     		ldr	r0, .L105
 1493 005c FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1494              	.LVL67:
 641:Core/Src/main.c ****   {
 1495              		.loc 1 641 6 discriminator 1 view .LVU463
 1496 0060 E8B9     		cbnz	r0, .L102
 645:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 1497              		.loc 1 645 3 is_stmt 1 view .LVU464
 645:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 1498              		.loc 1 645 20 is_stmt 0 view .LVU465
 1499 0062 6023     		movs	r3, #96
 1500 0064 0193     		str	r3, [sp, #4]
 646:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1501              		.loc 1 646 3 is_stmt 1 view .LVU466
 646:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1502              		.loc 1 646 19 is_stmt 0 view .LVU467
 1503 0066 0023     		movs	r3, #0
 1504 0068 0293     		str	r3, [sp, #8]
 647:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1505              		.loc 1 647 3 is_stmt 1 view .LVU468
 647:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1506              		.loc 1 647 24 is_stmt 0 view .LVU469
 1507 006a 0393     		str	r3, [sp, #12]
 648:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 1508              		.loc 1 648 3 is_stmt 1 view .LVU470
 648:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 1509              		.loc 1 648 24 is_stmt 0 view .LVU471
 1510 006c 0593     		str	r3, [sp, #20]
 649:Core/Src/main.c ****   {
 1511              		.loc 1 649 3 is_stmt 1 view .LVU472
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s 			page 66


 649:Core/Src/main.c ****   {
 1512              		.loc 1 649 7 is_stmt 0 view .LVU473
 1513 006e 0822     		movs	r2, #8
 1514 0070 01A9     		add	r1, sp, #4
 1515 0072 0E48     		ldr	r0, .L105
 1516 0074 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1517              	.LVL68:
 649:Core/Src/main.c ****   {
 1518              		.loc 1 649 6 discriminator 1 view .LVU474
 1519 0078 98B9     		cbnz	r0, .L103
 653:Core/Src/main.c ****   {
 1520              		.loc 1 653 3 is_stmt 1 view .LVU475
 653:Core/Src/main.c ****   {
 1521              		.loc 1 653 7 is_stmt 0 view .LVU476
 1522 007a 0C22     		movs	r2, #12
 1523 007c 01A9     		add	r1, sp, #4
 1524 007e 0B48     		ldr	r0, .L105
 1525 0080 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1526              	.LVL69:
 653:Core/Src/main.c ****   {
 1527              		.loc 1 653 6 discriminator 1 view .LVU477
 1528 0084 78B9     		cbnz	r0, .L104
 660:Core/Src/main.c **** 
 1529              		.loc 1 660 3 is_stmt 1 view .LVU478
 1530 0086 0948     		ldr	r0, .L105
 1531 0088 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 1532              	.LVL70:
 662:Core/Src/main.c **** 
 1533              		.loc 1 662 1 is_stmt 0 view .LVU479
 1534 008c 0FB0     		add	sp, sp, #60
 1535              		.cfi_remember_state
 1536              		.cfi_def_cfa_offset 4
 1537              		@ sp needed
 1538 008e 5DF804FB 		ldr	pc, [sp], #4
 1539              	.L99:
 1540              		.cfi_restore_state
 628:Core/Src/main.c ****   }
 1541              		.loc 1 628 5 is_stmt 1 view .LVU480
 1542 0092 FFF7FEFF 		bl	Error_Handler
 1543              	.LVL71:
 1544              	.L100:
 633:Core/Src/main.c ****   }
 1545              		.loc 1 633 5 view .LVU481
 1546 0096 FFF7FEFF 		bl	Error_Handler
 1547              	.LVL72:
 1548              	.L101:
 637:Core/Src/main.c ****   }
 1549              		.loc 1 637 5 view .LVU482
 1550 009a FFF7FEFF 		bl	Error_Handler
 1551              	.LVL73:
 1552              	.L102:
 643:Core/Src/main.c ****   }
 1553              		.loc 1 643 5 view .LVU483
 1554 009e FFF7FEFF 		bl	Error_Handler
 1555              	.LVL74:
 1556              	.L103:
 651:Core/Src/main.c ****   }
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s 			page 67


 1557              		.loc 1 651 5 view .LVU484
 1558 00a2 FFF7FEFF 		bl	Error_Handler
 1559              	.LVL75:
 1560              	.L104:
 655:Core/Src/main.c ****   }
 1561              		.loc 1 655 5 view .LVU485
 1562 00a6 FFF7FEFF 		bl	Error_Handler
 1563              	.LVL76:
 1564              	.L106:
 1565 00aa 00BF     		.align	2
 1566              	.L105:
 1567 00ac 00000000 		.word	htim4
 1568 00b0 00080040 		.word	1073743872
 1569              		.cfi_endproc
 1570              	.LFE255:
 1572              		.section	.text.MX_TIM5_Init,"ax",%progbits
 1573              		.align	1
 1574              		.syntax unified
 1575              		.thumb
 1576              		.thumb_func
 1578              	MX_TIM5_Init:
 1579              	.LFB256:
 670:Core/Src/main.c **** 
 1580              		.loc 1 670 1 view -0
 1581              		.cfi_startproc
 1582              		@ args = 0, pretend = 0, frame = 56
 1583              		@ frame_needed = 0, uses_anonymous_args = 0
 1584 0000 00B5     		push	{lr}
 1585              		.cfi_def_cfa_offset 4
 1586              		.cfi_offset 14, -4
 1587 0002 8FB0     		sub	sp, sp, #60
 1588              		.cfi_def_cfa_offset 64
 676:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1589              		.loc 1 676 3 view .LVU487
 676:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1590              		.loc 1 676 26 is_stmt 0 view .LVU488
 1591 0004 0023     		movs	r3, #0
 1592 0006 0A93     		str	r3, [sp, #40]
 1593 0008 0B93     		str	r3, [sp, #44]
 1594 000a 0C93     		str	r3, [sp, #48]
 1595 000c 0D93     		str	r3, [sp, #52]
 677:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1596              		.loc 1 677 3 is_stmt 1 view .LVU489
 677:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1597              		.loc 1 677 27 is_stmt 0 view .LVU490
 1598 000e 0893     		str	r3, [sp, #32]
 1599 0010 0993     		str	r3, [sp, #36]
 678:Core/Src/main.c **** 
 1600              		.loc 1 678 3 is_stmt 1 view .LVU491
 678:Core/Src/main.c **** 
 1601              		.loc 1 678 22 is_stmt 0 view .LVU492
 1602 0012 0193     		str	r3, [sp, #4]
 1603 0014 0293     		str	r3, [sp, #8]
 1604 0016 0393     		str	r3, [sp, #12]
 1605 0018 0493     		str	r3, [sp, #16]
 1606 001a 0593     		str	r3, [sp, #20]
 1607 001c 0693     		str	r3, [sp, #24]
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s 			page 68


 1608 001e 0793     		str	r3, [sp, #28]
 683:Core/Src/main.c ****   htim5.Init.Prescaler = 0;
 1609              		.loc 1 683 3 is_stmt 1 view .LVU493
 683:Core/Src/main.c ****   htim5.Init.Prescaler = 0;
 1610              		.loc 1 683 18 is_stmt 0 view .LVU494
 1611 0020 3048     		ldr	r0, .L127
 1612 0022 314A     		ldr	r2, .L127+4
 1613 0024 0260     		str	r2, [r0]
 684:Core/Src/main.c ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 1614              		.loc 1 684 3 is_stmt 1 view .LVU495
 684:Core/Src/main.c ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 1615              		.loc 1 684 24 is_stmt 0 view .LVU496
 1616 0026 4360     		str	r3, [r0, #4]
 685:Core/Src/main.c ****   htim5.Init.Period = 4294967295;
 1617              		.loc 1 685 3 is_stmt 1 view .LVU497
 685:Core/Src/main.c ****   htim5.Init.Period = 4294967295;
 1618              		.loc 1 685 26 is_stmt 0 view .LVU498
 1619 0028 8360     		str	r3, [r0, #8]
 686:Core/Src/main.c ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1620              		.loc 1 686 3 is_stmt 1 view .LVU499
 686:Core/Src/main.c ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1621              		.loc 1 686 21 is_stmt 0 view .LVU500
 1622 002a 4FF0FF32 		mov	r2, #-1
 1623 002e C260     		str	r2, [r0, #12]
 687:Core/Src/main.c ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1624              		.loc 1 687 3 is_stmt 1 view .LVU501
 687:Core/Src/main.c ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1625              		.loc 1 687 28 is_stmt 0 view .LVU502
 1626 0030 0361     		str	r3, [r0, #16]
 688:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 1627              		.loc 1 688 3 is_stmt 1 view .LVU503
 688:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 1628              		.loc 1 688 32 is_stmt 0 view .LVU504
 1629 0032 8361     		str	r3, [r0, #24]
 689:Core/Src/main.c ****   {
 1630              		.loc 1 689 3 is_stmt 1 view .LVU505
 689:Core/Src/main.c ****   {
 1631              		.loc 1 689 7 is_stmt 0 view .LVU506
 1632 0034 FFF7FEFF 		bl	HAL_TIM_Base_Init
 1633              	.LVL77:
 689:Core/Src/main.c ****   {
 1634              		.loc 1 689 6 discriminator 1 view .LVU507
 1635 0038 0028     		cmp	r0, #0
 1636 003a 40D1     		bne	.L118
 693:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 1637              		.loc 1 693 3 is_stmt 1 view .LVU508
 693:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 1638              		.loc 1 693 34 is_stmt 0 view .LVU509
 1639 003c 4FF48053 		mov	r3, #4096
 1640 0040 0A93     		str	r3, [sp, #40]
 694:Core/Src/main.c ****   {
 1641              		.loc 1 694 3 is_stmt 1 view .LVU510
 694:Core/Src/main.c ****   {
 1642              		.loc 1 694 7 is_stmt 0 view .LVU511
 1643 0042 0AA9     		add	r1, sp, #40
 1644 0044 2748     		ldr	r0, .L127
 1645 0046 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s 			page 69


 1646              	.LVL78:
 694:Core/Src/main.c ****   {
 1647              		.loc 1 694 6 discriminator 1 view .LVU512
 1648 004a 0028     		cmp	r0, #0
 1649 004c 39D1     		bne	.L119
 698:Core/Src/main.c ****   {
 1650              		.loc 1 698 3 is_stmt 1 view .LVU513
 698:Core/Src/main.c ****   {
 1651              		.loc 1 698 7 is_stmt 0 view .LVU514
 1652 004e 2548     		ldr	r0, .L127
 1653 0050 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 1654              	.LVL79:
 698:Core/Src/main.c ****   {
 1655              		.loc 1 698 6 discriminator 1 view .LVU515
 1656 0054 0028     		cmp	r0, #0
 1657 0056 36D1     		bne	.L120
 702:Core/Src/main.c ****   {
 1658              		.loc 1 702 3 is_stmt 1 view .LVU516
 702:Core/Src/main.c ****   {
 1659              		.loc 1 702 7 is_stmt 0 view .LVU517
 1660 0058 2248     		ldr	r0, .L127
 1661 005a FFF7FEFF 		bl	HAL_TIM_OC_Init
 1662              	.LVL80:
 702:Core/Src/main.c ****   {
 1663              		.loc 1 702 6 discriminator 1 view .LVU518
 1664 005e 0028     		cmp	r0, #0
 1665 0060 33D1     		bne	.L121
 706:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1666              		.loc 1 706 3 is_stmt 1 view .LVU519
 706:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1667              		.loc 1 706 37 is_stmt 0 view .LVU520
 1668 0062 0023     		movs	r3, #0
 1669 0064 0893     		str	r3, [sp, #32]
 707:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 1670              		.loc 1 707 3 is_stmt 1 view .LVU521
 707:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 1671              		.loc 1 707 33 is_stmt 0 view .LVU522
 1672 0066 0993     		str	r3, [sp, #36]
 708:Core/Src/main.c ****   {
 1673              		.loc 1 708 3 is_stmt 1 view .LVU523
 708:Core/Src/main.c ****   {
 1674              		.loc 1 708 7 is_stmt 0 view .LVU524
 1675 0068 08A9     		add	r1, sp, #32
 1676 006a 1E48     		ldr	r0, .L127
 1677 006c FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1678              	.LVL81:
 708:Core/Src/main.c ****   {
 1679              		.loc 1 708 6 discriminator 1 view .LVU525
 1680 0070 68BB     		cbnz	r0, .L122
 712:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 1681              		.loc 1 712 3 is_stmt 1 view .LVU526
 712:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 1682              		.loc 1 712 20 is_stmt 0 view .LVU527
 1683 0072 6023     		movs	r3, #96
 1684 0074 0193     		str	r3, [sp, #4]
 713:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1685              		.loc 1 713 3 is_stmt 1 view .LVU528
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s 			page 70


 713:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1686              		.loc 1 713 19 is_stmt 0 view .LVU529
 1687 0076 0022     		movs	r2, #0
 1688 0078 0292     		str	r2, [sp, #8]
 714:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1689              		.loc 1 714 3 is_stmt 1 view .LVU530
 714:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1690              		.loc 1 714 24 is_stmt 0 view .LVU531
 1691 007a 0392     		str	r2, [sp, #12]
 715:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1692              		.loc 1 715 3 is_stmt 1 view .LVU532
 715:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1693              		.loc 1 715 24 is_stmt 0 view .LVU533
 1694 007c 0592     		str	r2, [sp, #20]
 716:Core/Src/main.c ****   {
 1695              		.loc 1 716 3 is_stmt 1 view .LVU534
 716:Core/Src/main.c ****   {
 1696              		.loc 1 716 7 is_stmt 0 view .LVU535
 1697 007e 01A9     		add	r1, sp, #4
 1698 0080 1848     		ldr	r0, .L127
 1699 0082 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1700              	.LVL82:
 716:Core/Src/main.c ****   {
 1701              		.loc 1 716 6 discriminator 1 view .LVU536
 1702 0086 20BB     		cbnz	r0, .L123
 720:Core/Src/main.c ****   {
 1703              		.loc 1 720 3 is_stmt 1 view .LVU537
 720:Core/Src/main.c ****   {
 1704              		.loc 1 720 7 is_stmt 0 view .LVU538
 1705 0088 0422     		movs	r2, #4
 1706 008a 0DEB0201 		add	r1, sp, r2
 1707 008e 1548     		ldr	r0, .L127
 1708 0090 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1709              	.LVL83:
 720:Core/Src/main.c ****   {
 1710              		.loc 1 720 6 discriminator 1 view .LVU539
 1711 0094 F8B9     		cbnz	r0, .L124
 724:Core/Src/main.c ****   {
 1712              		.loc 1 724 3 is_stmt 1 view .LVU540
 724:Core/Src/main.c ****   {
 1713              		.loc 1 724 7 is_stmt 0 view .LVU541
 1714 0096 0822     		movs	r2, #8
 1715 0098 01A9     		add	r1, sp, #4
 1716 009a 1248     		ldr	r0, .L127
 1717 009c FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1718              	.LVL84:
 724:Core/Src/main.c ****   {
 1719              		.loc 1 724 6 discriminator 1 view .LVU542
 1720 00a0 D8B9     		cbnz	r0, .L125
 728:Core/Src/main.c ****   if (HAL_TIM_OC_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 1721              		.loc 1 728 3 is_stmt 1 view .LVU543
 728:Core/Src/main.c ****   if (HAL_TIM_OC_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 1722              		.loc 1 728 20 is_stmt 0 view .LVU544
 1723 00a2 0023     		movs	r3, #0
 1724 00a4 0193     		str	r3, [sp, #4]
 729:Core/Src/main.c ****   {
 1725              		.loc 1 729 3 is_stmt 1 view .LVU545
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s 			page 71


 729:Core/Src/main.c ****   {
 1726              		.loc 1 729 7 is_stmt 0 view .LVU546
 1727 00a6 0C22     		movs	r2, #12
 1728 00a8 01A9     		add	r1, sp, #4
 1729 00aa 0E48     		ldr	r0, .L127
 1730 00ac FFF7FEFF 		bl	HAL_TIM_OC_ConfigChannel
 1731              	.LVL85:
 729:Core/Src/main.c ****   {
 1732              		.loc 1 729 6 discriminator 1 view .LVU547
 1733 00b0 A8B9     		cbnz	r0, .L126
 736:Core/Src/main.c **** 
 1734              		.loc 1 736 3 is_stmt 1 view .LVU548
 1735 00b2 0C48     		ldr	r0, .L127
 1736 00b4 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 1737              	.LVL86:
 738:Core/Src/main.c **** 
 1738              		.loc 1 738 1 is_stmt 0 view .LVU549
 1739 00b8 0FB0     		add	sp, sp, #60
 1740              		.cfi_remember_state
 1741              		.cfi_def_cfa_offset 4
 1742              		@ sp needed
 1743 00ba 5DF804FB 		ldr	pc, [sp], #4
 1744              	.L118:
 1745              		.cfi_restore_state
 691:Core/Src/main.c ****   }
 1746              		.loc 1 691 5 is_stmt 1 view .LVU550
 1747 00be FFF7FEFF 		bl	Error_Handler
 1748              	.LVL87:
 1749              	.L119:
 696:Core/Src/main.c ****   }
 1750              		.loc 1 696 5 view .LVU551
 1751 00c2 FFF7FEFF 		bl	Error_Handler
 1752              	.LVL88:
 1753              	.L120:
 700:Core/Src/main.c ****   }
 1754              		.loc 1 700 5 view .LVU552
 1755 00c6 FFF7FEFF 		bl	Error_Handler
 1756              	.LVL89:
 1757              	.L121:
 704:Core/Src/main.c ****   }
 1758              		.loc 1 704 5 view .LVU553
 1759 00ca FFF7FEFF 		bl	Error_Handler
 1760              	.LVL90:
 1761              	.L122:
 710:Core/Src/main.c ****   }
 1762              		.loc 1 710 5 view .LVU554
 1763 00ce FFF7FEFF 		bl	Error_Handler
 1764              	.LVL91:
 1765              	.L123:
 718:Core/Src/main.c ****   }
 1766              		.loc 1 718 5 view .LVU555
 1767 00d2 FFF7FEFF 		bl	Error_Handler
 1768              	.LVL92:
 1769              	.L124:
 722:Core/Src/main.c ****   }
 1770              		.loc 1 722 5 view .LVU556
 1771 00d6 FFF7FEFF 		bl	Error_Handler
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s 			page 72


 1772              	.LVL93:
 1773              	.L125:
 726:Core/Src/main.c ****   }
 1774              		.loc 1 726 5 view .LVU557
 1775 00da FFF7FEFF 		bl	Error_Handler
 1776              	.LVL94:
 1777              	.L126:
 731:Core/Src/main.c ****   }
 1778              		.loc 1 731 5 view .LVU558
 1779 00de FFF7FEFF 		bl	Error_Handler
 1780              	.LVL95:
 1781              	.L128:
 1782 00e2 00BF     		.align	2
 1783              	.L127:
 1784 00e4 00000000 		.word	htim5
 1785 00e8 000C0040 		.word	1073744896
 1786              		.cfi_endproc
 1787              	.LFE256:
 1789              		.section	.text.MX_USART1_UART_Init,"ax",%progbits
 1790              		.align	1
 1791              		.syntax unified
 1792              		.thumb
 1793              		.thumb_func
 1795              	MX_USART1_UART_Init:
 1796              	.LFB257:
 746:Core/Src/main.c **** 
 1797              		.loc 1 746 1 view -0
 1798              		.cfi_startproc
 1799              		@ args = 0, pretend = 0, frame = 0
 1800              		@ frame_needed = 0, uses_anonymous_args = 0
 1801 0000 08B5     		push	{r3, lr}
 1802              		.cfi_def_cfa_offset 8
 1803              		.cfi_offset 3, -8
 1804              		.cfi_offset 14, -4
 755:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 1805              		.loc 1 755 3 view .LVU560
 755:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 1806              		.loc 1 755 19 is_stmt 0 view .LVU561
 1807 0002 0A48     		ldr	r0, .L133
 1808 0004 0A4B     		ldr	r3, .L133+4
 1809 0006 0360     		str	r3, [r0]
 756:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 1810              		.loc 1 756 3 is_stmt 1 view .LVU562
 756:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 1811              		.loc 1 756 24 is_stmt 0 view .LVU563
 1812 0008 4FF4E133 		mov	r3, #115200
 1813 000c 4360     		str	r3, [r0, #4]
 757:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 1814              		.loc 1 757 3 is_stmt 1 view .LVU564
 757:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 1815              		.loc 1 757 26 is_stmt 0 view .LVU565
 1816 000e 0023     		movs	r3, #0
 1817 0010 8360     		str	r3, [r0, #8]
 758:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 1818              		.loc 1 758 3 is_stmt 1 view .LVU566
 758:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 1819              		.loc 1 758 24 is_stmt 0 view .LVU567
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s 			page 73


 1820 0012 C360     		str	r3, [r0, #12]
 759:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 1821              		.loc 1 759 3 is_stmt 1 view .LVU568
 759:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 1822              		.loc 1 759 22 is_stmt 0 view .LVU569
 1823 0014 0361     		str	r3, [r0, #16]
 760:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1824              		.loc 1 760 3 is_stmt 1 view .LVU570
 760:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1825              		.loc 1 760 20 is_stmt 0 view .LVU571
 1826 0016 0C22     		movs	r2, #12
 1827 0018 4261     		str	r2, [r0, #20]
 761:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 1828              		.loc 1 761 3 is_stmt 1 view .LVU572
 761:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 1829              		.loc 1 761 25 is_stmt 0 view .LVU573
 1830 001a 8361     		str	r3, [r0, #24]
 762:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 1831              		.loc 1 762 3 is_stmt 1 view .LVU574
 762:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 1832              		.loc 1 762 28 is_stmt 0 view .LVU575
 1833 001c C361     		str	r3, [r0, #28]
 763:Core/Src/main.c ****   {
 1834              		.loc 1 763 3 is_stmt 1 view .LVU576
 763:Core/Src/main.c ****   {
 1835              		.loc 1 763 7 is_stmt 0 view .LVU577
 1836 001e FFF7FEFF 		bl	HAL_UART_Init
 1837              	.LVL96:
 763:Core/Src/main.c ****   {
 1838              		.loc 1 763 6 discriminator 1 view .LVU578
 1839 0022 00B9     		cbnz	r0, .L132
 771:Core/Src/main.c **** 
 1840              		.loc 1 771 1 view .LVU579
 1841 0024 08BD     		pop	{r3, pc}
 1842              	.L132:
 765:Core/Src/main.c ****   }
 1843              		.loc 1 765 5 is_stmt 1 view .LVU580
 1844 0026 FFF7FEFF 		bl	Error_Handler
 1845              	.LVL97:
 1846              	.L134:
 1847 002a 00BF     		.align	2
 1848              	.L133:
 1849 002c 00000000 		.word	huart1
 1850 0030 00100140 		.word	1073811456
 1851              		.cfi_endproc
 1852              	.LFE257:
 1854              		.section	.text.MX_CRC_Init,"ax",%progbits
 1855              		.align	1
 1856              		.syntax unified
 1857              		.thumb
 1858              		.thumb_func
 1860              	MX_CRC_Init:
 1861              	.LFB246:
 271:Core/Src/main.c **** 
 1862              		.loc 1 271 1 view -0
 1863              		.cfi_startproc
 1864              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s 			page 74


 1865              		@ frame_needed = 0, uses_anonymous_args = 0
 1866 0000 08B5     		push	{r3, lr}
 1867              		.cfi_def_cfa_offset 8
 1868              		.cfi_offset 3, -8
 1869              		.cfi_offset 14, -4
 280:Core/Src/main.c ****   if (HAL_CRC_Init(&hcrc) != HAL_OK)
 1870              		.loc 1 280 3 view .LVU582
 280:Core/Src/main.c ****   if (HAL_CRC_Init(&hcrc) != HAL_OK)
 1871              		.loc 1 280 17 is_stmt 0 view .LVU583
 1872 0002 0448     		ldr	r0, .L139
 1873 0004 044B     		ldr	r3, .L139+4
 1874 0006 0360     		str	r3, [r0]
 281:Core/Src/main.c ****   {
 1875              		.loc 1 281 3 is_stmt 1 view .LVU584
 281:Core/Src/main.c ****   {
 1876              		.loc 1 281 7 is_stmt 0 view .LVU585
 1877 0008 FFF7FEFF 		bl	HAL_CRC_Init
 1878              	.LVL98:
 281:Core/Src/main.c ****   {
 1879              		.loc 1 281 6 discriminator 1 view .LVU586
 1880 000c 00B9     		cbnz	r0, .L138
 289:Core/Src/main.c **** 
 1881              		.loc 1 289 1 view .LVU587
 1882 000e 08BD     		pop	{r3, pc}
 1883              	.L138:
 283:Core/Src/main.c ****   }
 1884              		.loc 1 283 5 is_stmt 1 view .LVU588
 1885 0010 FFF7FEFF 		bl	Error_Handler
 1886              	.LVL99:
 1887              	.L140:
 1888              		.align	2
 1889              	.L139:
 1890 0014 00000000 		.word	hcrc
 1891 0018 00300240 		.word	1073885184
 1892              		.cfi_endproc
 1893              	.LFE246:
 1895              		.section	.text.SystemClock_Config,"ax",%progbits
 1896              		.align	1
 1897              		.global	SystemClock_Config
 1898              		.syntax unified
 1899              		.thumb
 1900              		.thumb_func
 1902              	SystemClock_Config:
 1903              	.LFB244:
 172:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 1904              		.loc 1 172 1 view -0
 1905              		.cfi_startproc
 1906              		@ args = 0, pretend = 0, frame = 80
 1907              		@ frame_needed = 0, uses_anonymous_args = 0
 1908 0000 00B5     		push	{lr}
 1909              		.cfi_def_cfa_offset 4
 1910              		.cfi_offset 14, -4
 1911 0002 95B0     		sub	sp, sp, #84
 1912              		.cfi_def_cfa_offset 88
 173:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1913              		.loc 1 173 3 view .LVU590
 173:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s 			page 75


 1914              		.loc 1 173 22 is_stmt 0 view .LVU591
 1915 0004 3022     		movs	r2, #48
 1916 0006 0021     		movs	r1, #0
 1917 0008 08A8     		add	r0, sp, #32
 1918 000a FFF7FEFF 		bl	memset
 1919              	.LVL100:
 174:Core/Src/main.c **** 
 1920              		.loc 1 174 3 is_stmt 1 view .LVU592
 174:Core/Src/main.c **** 
 1921              		.loc 1 174 22 is_stmt 0 view .LVU593
 1922 000e 0023     		movs	r3, #0
 1923 0010 0393     		str	r3, [sp, #12]
 1924 0012 0493     		str	r3, [sp, #16]
 1925 0014 0593     		str	r3, [sp, #20]
 1926 0016 0693     		str	r3, [sp, #24]
 1927 0018 0793     		str	r3, [sp, #28]
 178:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1928              		.loc 1 178 3 is_stmt 1 view .LVU594
 1929              	.LBB12:
 178:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1930              		.loc 1 178 3 view .LVU595
 1931 001a 0193     		str	r3, [sp, #4]
 178:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1932              		.loc 1 178 3 view .LVU596
 1933 001c 214A     		ldr	r2, .L147
 1934 001e 116C     		ldr	r1, [r2, #64]
 1935 0020 41F08051 		orr	r1, r1, #268435456
 1936 0024 1164     		str	r1, [r2, #64]
 178:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1937              		.loc 1 178 3 view .LVU597
 1938 0026 126C     		ldr	r2, [r2, #64]
 1939 0028 02F08052 		and	r2, r2, #268435456
 1940 002c 0192     		str	r2, [sp, #4]
 178:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1941              		.loc 1 178 3 view .LVU598
 1942 002e 019A     		ldr	r2, [sp, #4]
 1943              	.LBE12:
 178:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1944              		.loc 1 178 3 view .LVU599
 179:Core/Src/main.c **** 
 1945              		.loc 1 179 3 view .LVU600
 1946              	.LBB13:
 179:Core/Src/main.c **** 
 1947              		.loc 1 179 3 view .LVU601
 1948 0030 0293     		str	r3, [sp, #8]
 179:Core/Src/main.c **** 
 1949              		.loc 1 179 3 view .LVU602
 1950 0032 1D4B     		ldr	r3, .L147+4
 1951 0034 1A68     		ldr	r2, [r3]
 1952 0036 42F48042 		orr	r2, r2, #16384
 1953 003a 1A60     		str	r2, [r3]
 179:Core/Src/main.c **** 
 1954              		.loc 1 179 3 view .LVU603
 1955 003c 1B68     		ldr	r3, [r3]
 1956 003e 03F48043 		and	r3, r3, #16384
 1957 0042 0293     		str	r3, [sp, #8]
 179:Core/Src/main.c **** 
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s 			page 76


 1958              		.loc 1 179 3 view .LVU604
 1959 0044 029B     		ldr	r3, [sp, #8]
 1960              	.LBE13:
 179:Core/Src/main.c **** 
 1961              		.loc 1 179 3 view .LVU605
 184:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 1962              		.loc 1 184 3 view .LVU606
 184:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 1963              		.loc 1 184 36 is_stmt 0 view .LVU607
 1964 0046 0923     		movs	r3, #9
 1965 0048 0893     		str	r3, [sp, #32]
 185:Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 1966              		.loc 1 185 3 is_stmt 1 view .LVU608
 185:Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 1967              		.loc 1 185 30 is_stmt 0 view .LVU609
 1968 004a 4FF48033 		mov	r3, #65536
 1969 004e 0993     		str	r3, [sp, #36]
 186:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1970              		.loc 1 186 3 is_stmt 1 view .LVU610
 186:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1971              		.loc 1 186 30 is_stmt 0 view .LVU611
 1972 0050 0123     		movs	r3, #1
 1973 0052 0D93     		str	r3, [sp, #52]
 187:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 1974              		.loc 1 187 3 is_stmt 1 view .LVU612
 187:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 1975              		.loc 1 187 34 is_stmt 0 view .LVU613
 1976 0054 0223     		movs	r3, #2
 1977 0056 0E93     		str	r3, [sp, #56]
 188:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 1978              		.loc 1 188 3 is_stmt 1 view .LVU614
 188:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 1979              		.loc 1 188 35 is_stmt 0 view .LVU615
 1980 0058 4FF48002 		mov	r2, #4194304
 1981 005c 0F92     		str	r2, [sp, #60]
 189:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 144;
 1982              		.loc 1 189 3 is_stmt 1 view .LVU616
 189:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 144;
 1983              		.loc 1 189 30 is_stmt 0 view .LVU617
 1984 005e 0422     		movs	r2, #4
 1985 0060 1092     		str	r2, [sp, #64]
 190:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 1986              		.loc 1 190 3 is_stmt 1 view .LVU618
 190:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 1987              		.loc 1 190 30 is_stmt 0 view .LVU619
 1988 0062 9022     		movs	r2, #144
 1989 0064 1192     		str	r2, [sp, #68]
 191:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 6;
 1990              		.loc 1 191 3 is_stmt 1 view .LVU620
 191:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 6;
 1991              		.loc 1 191 30 is_stmt 0 view .LVU621
 1992 0066 1293     		str	r3, [sp, #72]
 192:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1993              		.loc 1 192 3 is_stmt 1 view .LVU622
 192:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1994              		.loc 1 192 30 is_stmt 0 view .LVU623
 1995 0068 0623     		movs	r3, #6
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s 			page 77


 1996 006a 1393     		str	r3, [sp, #76]
 193:Core/Src/main.c ****   {
 1997              		.loc 1 193 3 is_stmt 1 view .LVU624
 193:Core/Src/main.c ****   {
 1998              		.loc 1 193 7 is_stmt 0 view .LVU625
 1999 006c 08A8     		add	r0, sp, #32
 2000 006e FFF7FEFF 		bl	HAL_RCC_OscConfig
 2001              	.LVL101:
 193:Core/Src/main.c ****   {
 2002              		.loc 1 193 6 discriminator 1 view .LVU626
 2003 0072 98B9     		cbnz	r0, .L145
 200:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 2004              		.loc 1 200 3 is_stmt 1 view .LVU627
 200:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 2005              		.loc 1 200 31 is_stmt 0 view .LVU628
 2006 0074 0F23     		movs	r3, #15
 2007 0076 0393     		str	r3, [sp, #12]
 202:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 2008              		.loc 1 202 3 is_stmt 1 view .LVU629
 202:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 2009              		.loc 1 202 34 is_stmt 0 view .LVU630
 2010 0078 0223     		movs	r3, #2
 2011 007a 0493     		str	r3, [sp, #16]
 203:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 2012              		.loc 1 203 3 is_stmt 1 view .LVU631
 203:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 2013              		.loc 1 203 35 is_stmt 0 view .LVU632
 2014 007c 0023     		movs	r3, #0
 2015 007e 0593     		str	r3, [sp, #20]
 204:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 2016              		.loc 1 204 3 is_stmt 1 view .LVU633
 204:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 2017              		.loc 1 204 36 is_stmt 0 view .LVU634
 2018 0080 4FF4A053 		mov	r3, #5120
 2019 0084 0693     		str	r3, [sp, #24]
 205:Core/Src/main.c **** 
 2020              		.loc 1 205 3 is_stmt 1 view .LVU635
 205:Core/Src/main.c **** 
 2021              		.loc 1 205 36 is_stmt 0 view .LVU636
 2022 0086 4FF48053 		mov	r3, #4096
 2023 008a 0793     		str	r3, [sp, #28]
 207:Core/Src/main.c ****   {
 2024              		.loc 1 207 3 is_stmt 1 view .LVU637
 207:Core/Src/main.c ****   {
 2025              		.loc 1 207 7 is_stmt 0 view .LVU638
 2026 008c 0421     		movs	r1, #4
 2027 008e 03A8     		add	r0, sp, #12
 2028 0090 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 2029              	.LVL102:
 207:Core/Src/main.c ****   {
 2030              		.loc 1 207 6 discriminator 1 view .LVU639
 2031 0094 20B9     		cbnz	r0, .L146
 211:Core/Src/main.c **** 
 2032              		.loc 1 211 1 view .LVU640
 2033 0096 15B0     		add	sp, sp, #84
 2034              		.cfi_remember_state
 2035              		.cfi_def_cfa_offset 4
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s 			page 78


 2036              		@ sp needed
 2037 0098 5DF804FB 		ldr	pc, [sp], #4
 2038              	.L145:
 2039              		.cfi_restore_state
 195:Core/Src/main.c ****   }
 2040              		.loc 1 195 5 is_stmt 1 view .LVU641
 2041 009c FFF7FEFF 		bl	Error_Handler
 2042              	.LVL103:
 2043              	.L146:
 209:Core/Src/main.c ****   }
 2044              		.loc 1 209 5 view .LVU642
 2045 00a0 FFF7FEFF 		bl	Error_Handler
 2046              	.LVL104:
 2047              	.L148:
 2048              		.align	2
 2049              	.L147:
 2050 00a4 00380240 		.word	1073887232
 2051 00a8 00700040 		.word	1073770496
 2052              		.cfi_endproc
 2053              	.LFE244:
 2055              		.section	.text.main,"ax",%progbits
 2056              		.align	1
 2057              		.global	main
 2058              		.syntax unified
 2059              		.thumb
 2060              		.thumb_func
 2062              	main:
 2063              	.LFB243:
 113:Core/Src/main.c **** 
 2064              		.loc 1 113 1 view -0
 2065              		.cfi_startproc
 2066              		@ Volatile: function does not return.
 2067              		@ args = 0, pretend = 0, frame = 0
 2068              		@ frame_needed = 0, uses_anonymous_args = 0
 2069 0000 08B5     		push	{r3, lr}
 2070              		.cfi_def_cfa_offset 8
 2071              		.cfi_offset 3, -8
 2072              		.cfi_offset 14, -4
 122:Core/Src/main.c **** 
 2073              		.loc 1 122 3 view .LVU644
 2074 0002 FFF7FEFF 		bl	HAL_Init
 2075              	.LVL105:
 129:Core/Src/main.c **** 
 2076              		.loc 1 129 3 view .LVU645
 2077 0006 FFF7FEFF 		bl	SystemClock_Config
 2078              	.LVL106:
 136:Core/Src/main.c ****   MX_DMA_Init();
 2079              		.loc 1 136 3 view .LVU646
 2080 000a FFF7FEFF 		bl	MX_GPIO_Init
 2081              	.LVL107:
 137:Core/Src/main.c ****   MX_ADC1_Init();
 2082              		.loc 1 137 3 view .LVU647
 2083 000e FFF7FEFF 		bl	MX_DMA_Init
 2084              	.LVL108:
 138:Core/Src/main.c ****   MX_I2C1_Init();
 2085              		.loc 1 138 3 view .LVU648
 2086 0012 FFF7FEFF 		bl	MX_ADC1_Init
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s 			page 79


 2087              	.LVL109:
 139:Core/Src/main.c ****   MX_I2C2_Init();
 2088              		.loc 1 139 3 view .LVU649
 2089 0016 FFF7FEFF 		bl	MX_I2C1_Init
 2090              	.LVL110:
 140:Core/Src/main.c ****   MX_I2C3_Init();
 2091              		.loc 1 140 3 view .LVU650
 2092 001a FFF7FEFF 		bl	MX_I2C2_Init
 2093              	.LVL111:
 141:Core/Src/main.c ****   MX_RTC_Init();
 2094              		.loc 1 141 3 view .LVU651
 2095 001e FFF7FEFF 		bl	MX_I2C3_Init
 2096              	.LVL112:
 142:Core/Src/main.c ****   MX_SPI1_Init();
 2097              		.loc 1 142 3 view .LVU652
 2098 0022 FFF7FEFF 		bl	MX_RTC_Init
 2099              	.LVL113:
 143:Core/Src/main.c ****   MX_SPI2_Init();
 2100              		.loc 1 143 3 view .LVU653
 2101 0026 FFF7FEFF 		bl	MX_SPI1_Init
 2102              	.LVL114:
 144:Core/Src/main.c ****   MX_SPI3_Init();
 2103              		.loc 1 144 3 view .LVU654
 2104 002a FFF7FEFF 		bl	MX_SPI2_Init
 2105              	.LVL115:
 145:Core/Src/main.c ****   MX_TIM3_Init();
 2106              		.loc 1 145 3 view .LVU655
 2107 002e FFF7FEFF 		bl	MX_SPI3_Init
 2108              	.LVL116:
 146:Core/Src/main.c ****   MX_TIM4_Init();
 2109              		.loc 1 146 3 view .LVU656
 2110 0032 FFF7FEFF 		bl	MX_TIM3_Init
 2111              	.LVL117:
 147:Core/Src/main.c ****   MX_TIM5_Init();
 2112              		.loc 1 147 3 view .LVU657
 2113 0036 FFF7FEFF 		bl	MX_TIM4_Init
 2114              	.LVL118:
 148:Core/Src/main.c ****   MX_USART1_UART_Init();
 2115              		.loc 1 148 3 view .LVU658
 2116 003a FFF7FEFF 		bl	MX_TIM5_Init
 2117              	.LVL119:
 149:Core/Src/main.c ****   MX_USB_DEVICE_Init();
 2118              		.loc 1 149 3 view .LVU659
 2119 003e FFF7FEFF 		bl	MX_USART1_UART_Init
 2120              	.LVL120:
 150:Core/Src/main.c ****   MX_CRC_Init();
 2121              		.loc 1 150 3 view .LVU660
 2122 0042 FFF7FEFF 		bl	MX_USB_DEVICE_Init
 2123              	.LVL121:
 151:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 2124              		.loc 1 151 3 view .LVU661
 2125 0046 FFF7FEFF 		bl	MX_CRC_Init
 2126              	.LVL122:
 153:Core/Src/main.c ****   /* USER CODE END 2 */
 2127              		.loc 1 153 3 view .LVU662
 2128 004a 0248     		ldr	r0, .L152
 2129 004c FFF7FEFF 		bl	LSM6DSO_Init
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s 			page 80


 2130              	.LVL123:
 2131              	.L150:
 158:Core/Src/main.c ****   {
 2132              		.loc 1 158 3 view .LVU663
 163:Core/Src/main.c ****   /* USER CODE END 3 */
 2133              		.loc 1 163 3 view .LVU664
 158:Core/Src/main.c ****   {
 2134              		.loc 1 158 9 view .LVU665
 2135 0050 FEE7     		b	.L150
 2136              	.L153:
 2137 0052 00BF     		.align	2
 2138              	.L152:
 2139 0054 00000000 		.word	lsm6dso1
 2140              		.cfi_endproc
 2141              	.LFE243:
 2143              		.global	adc_buff
 2144              		.section	.bss.adc_buff,"aw",%nobits
 2145              		.align	2
 2148              	adc_buff:
 2149 0000 00000000 		.space	4
 2150              		.global	battery_v
 2151              		.section	.bss.battery_v,"aw",%nobits
 2152              		.align	2
 2155              	battery_v:
 2156 0000 00000000 		.space	4
 2157              		.global	lsm6dso1
 2158              		.section	.bss.lsm6dso1,"aw",%nobits
 2159              		.align	2
 2162              	lsm6dso1:
 2163 0000 00000000 		.space	56
 2163      00000000 
 2163      00000000 
 2163      00000000 
 2163      00000000 
 2164              		.global	huart1
 2165              		.section	.bss.huart1,"aw",%nobits
 2166              		.align	2
 2169              	huart1:
 2170 0000 00000000 		.space	72
 2170      00000000 
 2170      00000000 
 2170      00000000 
 2170      00000000 
 2171              		.global	hdma_tim3_ch1_trig
 2172              		.section	.bss.hdma_tim3_ch1_trig,"aw",%nobits
 2173              		.align	2
 2176              	hdma_tim3_ch1_trig:
 2177 0000 00000000 		.space	96
 2177      00000000 
 2177      00000000 
 2177      00000000 
 2177      00000000 
 2178              		.global	htim5
 2179              		.section	.bss.htim5,"aw",%nobits
 2180              		.align	2
 2183              	htim5:
 2184 0000 00000000 		.space	72
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s 			page 81


 2184      00000000 
 2184      00000000 
 2184      00000000 
 2184      00000000 
 2185              		.global	htim4
 2186              		.section	.bss.htim4,"aw",%nobits
 2187              		.align	2
 2190              	htim4:
 2191 0000 00000000 		.space	72
 2191      00000000 
 2191      00000000 
 2191      00000000 
 2191      00000000 
 2192              		.global	htim3
 2193              		.section	.bss.htim3,"aw",%nobits
 2194              		.align	2
 2197              	htim3:
 2198 0000 00000000 		.space	72
 2198      00000000 
 2198      00000000 
 2198      00000000 
 2198      00000000 
 2199              		.global	hspi3
 2200              		.section	.bss.hspi3,"aw",%nobits
 2201              		.align	2
 2204              	hspi3:
 2205 0000 00000000 		.space	88
 2205      00000000 
 2205      00000000 
 2205      00000000 
 2205      00000000 
 2206              		.global	hspi2
 2207              		.section	.bss.hspi2,"aw",%nobits
 2208              		.align	2
 2211              	hspi2:
 2212 0000 00000000 		.space	88
 2212      00000000 
 2212      00000000 
 2212      00000000 
 2212      00000000 
 2213              		.global	hspi1
 2214              		.section	.bss.hspi1,"aw",%nobits
 2215              		.align	2
 2218              	hspi1:
 2219 0000 00000000 		.space	88
 2219      00000000 
 2219      00000000 
 2219      00000000 
 2219      00000000 
 2220              		.global	hrtc
 2221              		.section	.bss.hrtc,"aw",%nobits
 2222              		.align	2
 2225              	hrtc:
 2226 0000 00000000 		.space	32
 2226      00000000 
 2226      00000000 
 2226      00000000 
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s 			page 82


 2226      00000000 
 2227              		.global	hi2c3
 2228              		.section	.bss.hi2c3,"aw",%nobits
 2229              		.align	2
 2232              	hi2c3:
 2233 0000 00000000 		.space	84
 2233      00000000 
 2233      00000000 
 2233      00000000 
 2233      00000000 
 2234              		.global	hi2c2
 2235              		.section	.bss.hi2c2,"aw",%nobits
 2236              		.align	2
 2239              	hi2c2:
 2240 0000 00000000 		.space	84
 2240      00000000 
 2240      00000000 
 2240      00000000 
 2240      00000000 
 2241              		.global	hi2c1
 2242              		.section	.bss.hi2c1,"aw",%nobits
 2243              		.align	2
 2246              	hi2c1:
 2247 0000 00000000 		.space	84
 2247      00000000 
 2247      00000000 
 2247      00000000 
 2247      00000000 
 2248              		.global	hcrc
 2249              		.section	.bss.hcrc,"aw",%nobits
 2250              		.align	2
 2253              	hcrc:
 2254 0000 00000000 		.space	8
 2254      00000000 
 2255              		.global	hadc1
 2256              		.section	.bss.hadc1,"aw",%nobits
 2257              		.align	2
 2260              	hadc1:
 2261 0000 00000000 		.space	72
 2261      00000000 
 2261      00000000 
 2261      00000000 
 2261      00000000 
 2262              		.text
 2263              	.Letext0:
 2264              		.file 3 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f405xx.h"
 2265              		.file 4 "/Users/kroko/Library/Application Support/Code/User/globalStorage/bmd.stm32-for-vscode/@xp
 2266              		.file 5 "/Users/kroko/Library/Application Support/Code/User/globalStorage/bmd.stm32-for-vscode/@xp
 2267              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 2268              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 2269              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 2270              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 2271              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 2272              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 2273              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_adc.h"
 2274              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_crc.h"
 2275              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c.h"
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s 			page 83


 2276              		.file 15 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rtc.h"
 2277              		.file 16 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 2278              		.file 17 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 2279              		.file 18 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 2280              		.file 19 "Core/Inc/25flash.h"
 2281              		.file 20 "Core/Inc/neopixel.h"
 2282              		.file 21 "Core/Inc/lsm6dso_reg.h"
 2283              		.file 22 "Core/Inc/lsm6dso.h"
 2284              		.file 23 "Core/Inc/GNSS.h"
 2285              		.file 24 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 2286              		.file 25 "Core/Inc/main.h"
 2287              		.file 26 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
 2288              		.file 27 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 2289              		.file 28 "USB_DEVICE/App/usb_device.h"
 2290              		.file 29 "<built-in>"
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s 			page 84


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s:21     .text.MX_GPIO_Init:00000000 $t
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s:26     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s:287    .text.MX_GPIO_Init:0000013c $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s:295    .text.MX_DMA_Init:00000000 $t
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s:300    .text.MX_DMA_Init:00000000 MX_DMA_Init
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s:346    .text.MX_DMA_Init:00000030 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s:351    .text.Get_Vbat:00000000 $t
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s:357    .text.Get_Vbat:00000000 Get_Vbat
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s:378    .text.Get_Vbat:00000010 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s:2148   .bss.adc_buff:00000000 adc_buff
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s:2260   .bss.hadc1:00000000 hadc1
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s:388    .text.HAL_ADC_ConvCpltCallback:00000000 $t
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s:394    .text.HAL_ADC_ConvCpltCallback:00000000 HAL_ADC_ConvCpltCallback
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s:451    .text.HAL_ADC_ConvCpltCallback:00000040 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s:2155   .bss.battery_v:00000000 battery_v
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s:464    .text.platform_write:00000000 $t
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s:470    .text.platform_write:00000000 platform_write
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s:511    .text.platform_read:00000000 $t
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s:517    .text.platform_read:00000000 platform_read
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s:558    .text.platform_delay:00000000 $t
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s:564    .text.platform_delay:00000000 platform_delay
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s:585    .text.Error_Handler:00000000 $t
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s:591    .text.Error_Handler:00000000 Error_Handler
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s:623    .text.MX_ADC1_Init:00000000 $t
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s:628    .text.MX_ADC1_Init:00000000 MX_ADC1_Init
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s:730    .text.MX_ADC1_Init:0000005c $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s:737    .text.MX_I2C1_Init:00000000 $t
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s:742    .text.MX_I2C1_Init:00000000 MX_I2C1_Init
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s:799    .text.MX_I2C1_Init:0000002c $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s:2246   .bss.hi2c1:00000000 hi2c1
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s:806    .text.MX_I2C2_Init:00000000 $t
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s:811    .text.MX_I2C2_Init:00000000 MX_I2C2_Init
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s:868    .text.MX_I2C2_Init:0000002c $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s:2239   .bss.hi2c2:00000000 hi2c2
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s:875    .text.MX_I2C3_Init:00000000 $t
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s:880    .text.MX_I2C3_Init:00000000 MX_I2C3_Init
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s:937    .text.MX_I2C3_Init:0000002c $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s:2232   .bss.hi2c3:00000000 hi2c3
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s:944    .text.MX_RTC_Init:00000000 $t
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s:949    .text.MX_RTC_Init:00000000 MX_RTC_Init
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s:1000   .text.MX_RTC_Init:00000028 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s:2225   .bss.hrtc:00000000 hrtc
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s:1006   .text.MX_SPI1_Init:00000000 $t
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s:1011   .text.MX_SPI1_Init:00000000 MX_SPI1_Init
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s:1078   .text.MX_SPI1_Init:00000038 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s:2218   .bss.hspi1:00000000 hspi1
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s:1084   .text.MX_SPI2_Init:00000000 $t
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s:1089   .text.MX_SPI2_Init:00000000 MX_SPI2_Init
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s:1157   .text.MX_SPI2_Init:00000038 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s:2211   .bss.hspi2:00000000 hspi2
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s:1163   .text.MX_SPI3_Init:00000000 $t
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s:1168   .text.MX_SPI3_Init:00000000 MX_SPI3_Init
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s:1235   .text.MX_SPI3_Init:00000038 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s:2204   .bss.hspi3:00000000 hspi3
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s:1241   .text.MX_TIM3_Init:00000000 $t
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s 			page 85


/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s:1246   .text.MX_TIM3_Init:00000000 MX_TIM3_Init
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s:1394   .text.MX_TIM3_Init:00000098 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s:2197   .bss.htim3:00000000 htim3
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s:1400   .text.MX_TIM4_Init:00000000 $t
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s:1405   .text.MX_TIM4_Init:00000000 MX_TIM4_Init
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s:1567   .text.MX_TIM4_Init:000000ac $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s:2190   .bss.htim4:00000000 htim4
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s:1573   .text.MX_TIM5_Init:00000000 $t
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s:1578   .text.MX_TIM5_Init:00000000 MX_TIM5_Init
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s:1784   .text.MX_TIM5_Init:000000e4 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s:2183   .bss.htim5:00000000 htim5
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s:1790   .text.MX_USART1_UART_Init:00000000 $t
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s:1795   .text.MX_USART1_UART_Init:00000000 MX_USART1_UART_Init
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s:1849   .text.MX_USART1_UART_Init:0000002c $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s:2169   .bss.huart1:00000000 huart1
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s:1855   .text.MX_CRC_Init:00000000 $t
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s:1860   .text.MX_CRC_Init:00000000 MX_CRC_Init
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s:1890   .text.MX_CRC_Init:00000014 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s:2253   .bss.hcrc:00000000 hcrc
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s:1896   .text.SystemClock_Config:00000000 $t
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s:1902   .text.SystemClock_Config:00000000 SystemClock_Config
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s:2050   .text.SystemClock_Config:000000a4 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s:2056   .text.main:00000000 $t
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s:2062   .text.main:00000000 main
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s:2139   .text.main:00000054 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s:2162   .bss.lsm6dso1:00000000 lsm6dso1
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s:2145   .bss.adc_buff:00000000 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s:2152   .bss.battery_v:00000000 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s:2159   .bss.lsm6dso1:00000000 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s:2166   .bss.huart1:00000000 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s:2176   .bss.hdma_tim3_ch1_trig:00000000 hdma_tim3_ch1_trig
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s:2173   .bss.hdma_tim3_ch1_trig:00000000 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s:2180   .bss.htim5:00000000 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s:2187   .bss.htim4:00000000 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s:2194   .bss.htim3:00000000 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s:2201   .bss.hspi3:00000000 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s:2208   .bss.hspi2:00000000 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s:2215   .bss.hspi1:00000000 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s:2222   .bss.hrtc:00000000 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s:2229   .bss.hi2c3:00000000 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s:2236   .bss.hi2c2:00000000 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s:2243   .bss.hi2c1:00000000 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s:2250   .bss.hcrc:00000000 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s:2257   .bss.hadc1:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_ADC_Start_DMA
__aeabi_ui2d
__aeabi_dmul
__aeabi_ddiv
__aeabi_d2f
HAL_I2C_Mem_Write
HAL_I2C_Mem_Read
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc54CWDy.s 			page 86


HAL_Delay
HAL_ADC_Init
HAL_ADC_ConfigChannel
HAL_I2C_Init
HAL_RTC_Init
HAL_SPI_Init
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIM_PWM_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_PWM_ConfigChannel
HAL_TIM_MspPostInit
HAL_TIM_OC_Init
HAL_TIM_OC_ConfigChannel
HAL_UART_Init
HAL_CRC_Init
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
MX_USB_DEVICE_Init
LSM6DSO_Init
