#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Oct 20 18:16:43 2024
# Process ID: 17652
# Current directory: C:/Users/sunda/Desktop/fft/fft/fft.runs/fft_soc_myip_fft_0_0_synth_1
# Command line: vivado.exe -log fft_soc_myip_fft_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source fft_soc_myip_fft_0_0.tcl
# Log file: C:/Users/sunda/Desktop/fft/fft/fft.runs/fft_soc_myip_fft_0_0_synth_1/fft_soc_myip_fft_0_0.vds
# Journal file: C:/Users/sunda/Desktop/fft/fft/fft.runs/fft_soc_myip_fft_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source fft_soc_myip_fft_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/sunda/Desktop/fft/ip_repo/myip_fft_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top fft_soc_myip_fft_0_0 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 24140 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 973.621 ; gain = 235.176
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fft_soc_myip_fft_0_0' [c:/Users/sunda/Desktop/fft/fft/fft.srcs/sources_1/bd/fft_soc/ip/fft_soc_myip_fft_0_0/synth/fft_soc_myip_fft_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'myip_fft_v1_0' [c:/Users/sunda/Desktop/fft/fft/fft.srcs/sources_1/bd/fft_soc/ipshared/c17c/hdl/myip_fft_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'myip_fft_v1_0_S00_AXI' [c:/Users/sunda/Desktop/fft/fft/fft.srcs/sources_1/bd/fft_soc/ipshared/c17c/hdl/myip_fft_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 2 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/sunda/Desktop/fft/fft/fft.srcs/sources_1/bd/fft_soc/ipshared/c17c/hdl/myip_fft_v1_0_S00_AXI.v:239]
INFO: [Synth 8-226] default block is never used [c:/Users/sunda/Desktop/fft/fft/fft.srcs/sources_1/bd/fft_soc/ipshared/c17c/hdl/myip_fft_v1_0_S00_AXI.v:412]
INFO: [Synth 8-6157] synthesizing module 'top_fft' [c:/Users/sunda/Desktop/fft/fft/fft.srcs/sources_1/bd/fft_soc/ipshared/c17c/src/fft.v:1]
INFO: [Synth 8-6157] synthesizing module 'reg1' [c:/Users/sunda/Desktop/fft/fft/fft.srcs/sources_1/bd/fft_soc/ipshared/c17c/src/reg.v:84]
INFO: [Synth 8-6155] done synthesizing module 'reg1' (1#1) [c:/Users/sunda/Desktop/fft/fft/fft.srcs/sources_1/bd/fft_soc/ipshared/c17c/src/reg.v:84]
INFO: [Synth 8-6157] synthesizing module 'reg8' [c:/Users/sunda/Desktop/fft/fft/fft.srcs/sources_1/bd/fft_soc/ipshared/c17c/src/reg.v:1]
INFO: [Synth 8-6155] done synthesizing module 'reg8' (2#1) [c:/Users/sunda/Desktop/fft/fft/fft.srcs/sources_1/bd/fft_soc/ipshared/c17c/src/reg.v:1]
INFO: [Synth 8-6157] synthesizing module 'Butterfly' [c:/Users/sunda/Desktop/fft/fft/fft.srcs/sources_1/bd/fft_soc/ipshared/c17c/src/Butterfly.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Butterfly' (3#1) [c:/Users/sunda/Desktop/fft/fft/fft.srcs/sources_1/bd/fft_soc/ipshared/c17c/src/Butterfly.v:1]
INFO: [Synth 8-6157] synthesizing module 'twiddle_factor' [c:/Users/sunda/Desktop/fft/fft/fft.srcs/sources_1/bd/fft_soc/ipshared/c17c/src/twiddle_factor.v:1]
INFO: [Synth 8-6155] done synthesizing module 'twiddle_factor' (4#1) [c:/Users/sunda/Desktop/fft/fft/fft.srcs/sources_1/bd/fft_soc/ipshared/c17c/src/twiddle_factor.v:1]
INFO: [Synth 8-6157] synthesizing module 'twiddle_w_value' [c:/Users/sunda/Desktop/fft/fft/fft.srcs/sources_1/bd/fft_soc/ipshared/c17c/src/twiddle_w_value.v:1]
INFO: [Synth 8-6155] done synthesizing module 'twiddle_w_value' (5#1) [c:/Users/sunda/Desktop/fft/fft/fft.srcs/sources_1/bd/fft_soc/ipshared/c17c/src/twiddle_w_value.v:1]
INFO: [Synth 8-6157] synthesizing module 'reg4' [c:/Users/sunda/Desktop/fft/fft/fft.srcs/sources_1/bd/fft_soc/ipshared/c17c/src/reg.v:36]
INFO: [Synth 8-6155] done synthesizing module 'reg4' (6#1) [c:/Users/sunda/Desktop/fft/fft/fft.srcs/sources_1/bd/fft_soc/ipshared/c17c/src/reg.v:36]
INFO: [Synth 8-6157] synthesizing module 'reg2' [c:/Users/sunda/Desktop/fft/fft/fft.srcs/sources_1/bd/fft_soc/ipshared/c17c/src/reg.v:61]
INFO: [Synth 8-6155] done synthesizing module 'reg2' (7#1) [c:/Users/sunda/Desktop/fft/fft/fft.srcs/sources_1/bd/fft_soc/ipshared/c17c/src/reg.v:61]
INFO: [Synth 8-6155] done synthesizing module 'top_fft' (8#1) [c:/Users/sunda/Desktop/fft/fft/fft.srcs/sources_1/bd/fft_soc/ipshared/c17c/src/fft.v:1]
WARNING: [Synth 8-689] width (32) of port connection 'fft_input' does not match port width (24) of module 'top_fft' [c:/Users/sunda/Desktop/fft/fft/fft.srcs/sources_1/bd/fft_soc/ipshared/c17c/hdl/myip_fft_v1_0_S00_AXI.v:445]
WARNING: [Synth 8-6014] Unused sequential element slv_reg1_reg was removed.  [c:/Users/sunda/Desktop/fft/fft/fft.srcs/sources_1/bd/fft_soc/ipshared/c17c/hdl/myip_fft_v1_0_S00_AXI.v:228]
INFO: [Synth 8-6155] done synthesizing module 'myip_fft_v1_0_S00_AXI' (9#1) [c:/Users/sunda/Desktop/fft/fft/fft.srcs/sources_1/bd/fft_soc/ipshared/c17c/hdl/myip_fft_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'myip_fft_v1_0' (10#1) [c:/Users/sunda/Desktop/fft/fft/fft.srcs/sources_1/bd/fft_soc/ipshared/c17c/hdl/myip_fft_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'fft_soc_myip_fft_0_0' (11#1) [c:/Users/sunda/Desktop/fft/fft/fft.srcs/sources_1/bd/fft_soc/ip/fft_soc_myip_fft_0_0/synth/fft_soc_myip_fft_0_0.v:57]
WARNING: [Synth 8-3331] design myip_fft_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design myip_fft_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design myip_fft_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design myip_fft_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design myip_fft_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design myip_fft_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1049.797 ; gain = 311.352
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1049.797 ; gain = 311.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1049.797 ; gain = 311.352
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1049.797 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1165.367 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.102 . Memory (MB): peak = 1165.496 ; gain = 0.129
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 1165.496 ; gain = 427.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 1165.496 ; gain = 427.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 1165.496 ; gain = 427.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 1165.496 ; gain = 427.051
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 8     
	   3 Input     13 Bit       Adders := 8     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 8     
	               24 Bit    Registers := 20    
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   8 Input     32 Bit        Muxes := 7     
	   8 Input     24 Bit        Muxes := 3     
	   2 Input     24 Bit        Muxes := 8     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   9 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module reg1 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module reg8 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 8     
Module Butterfly 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 2     
	   3 Input     13 Bit       Adders := 2     
Module twiddle_w_value 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input     24 Bit        Muxes := 1     
Module reg4 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 4     
Module reg2 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 2     
Module top_fft 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 8     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 2     
Module myip_fft_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   8 Input     32 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP inst/myip_fft_v1_0_S00_AXI_inst/DUT/first_stage_twiddle/fft_output_i0, operation Mode is: A''*B.
DSP Report: register inst/myip_fft_v1_0_S00_AXI_inst/DUT/first_stage_twiddle/fft_output_i0 is absorbed into DSP inst/myip_fft_v1_0_S00_AXI_inst/DUT/first_stage_twiddle/fft_output_i0.
DSP Report: register inst/myip_fft_v1_0_S00_AXI_inst/DUT/first_stage_twiddle/fft_output_i0 is absorbed into DSP inst/myip_fft_v1_0_S00_AXI_inst/DUT/first_stage_twiddle/fft_output_i0.
DSP Report: operator inst/myip_fft_v1_0_S00_AXI_inst/DUT/first_stage_twiddle/fft_output_i0 is absorbed into DSP inst/myip_fft_v1_0_S00_AXI_inst/DUT/first_stage_twiddle/fft_output_i0.
DSP Report: Generating DSP inst/myip_fft_v1_0_S00_AXI_inst/DUT/first_stage_twiddle/fft_output_i, operation Mode is: C+A''*B.
DSP Report: register inst/myip_fft_v1_0_S00_AXI_inst/DUT/first_stage_reg8/fft_reg_reg[6] is absorbed into DSP inst/myip_fft_v1_0_S00_AXI_inst/DUT/first_stage_twiddle/fft_output_i.
DSP Report: register inst/myip_fft_v1_0_S00_AXI_inst/DUT/first_stage_reg8/fft_output_8clk_reg is absorbed into DSP inst/myip_fft_v1_0_S00_AXI_inst/DUT/first_stage_twiddle/fft_output_i.
DSP Report: operator inst/myip_fft_v1_0_S00_AXI_inst/DUT/first_stage_twiddle/fft_output_i is absorbed into DSP inst/myip_fft_v1_0_S00_AXI_inst/DUT/first_stage_twiddle/fft_output_i.
DSP Report: operator inst/myip_fft_v1_0_S00_AXI_inst/DUT/first_stage_twiddle/fft_output_i0 is absorbed into DSP inst/myip_fft_v1_0_S00_AXI_inst/DUT/first_stage_twiddle/fft_output_i.
DSP Report: Generating DSP inst/myip_fft_v1_0_S00_AXI_inst/DUT/first_stage_twiddle/fft_output_r0, operation Mode is: A''*B.
DSP Report: register inst/myip_fft_v1_0_S00_AXI_inst/DUT/first_stage_twiddle/fft_output_r0 is absorbed into DSP inst/myip_fft_v1_0_S00_AXI_inst/DUT/first_stage_twiddle/fft_output_r0.
DSP Report: register inst/myip_fft_v1_0_S00_AXI_inst/DUT/first_stage_twiddle/fft_output_r0 is absorbed into DSP inst/myip_fft_v1_0_S00_AXI_inst/DUT/first_stage_twiddle/fft_output_r0.
DSP Report: operator inst/myip_fft_v1_0_S00_AXI_inst/DUT/first_stage_twiddle/fft_output_r0 is absorbed into DSP inst/myip_fft_v1_0_S00_AXI_inst/DUT/first_stage_twiddle/fft_output_r0.
DSP Report: Generating DSP inst/myip_fft_v1_0_S00_AXI_inst/DUT/first_stage_twiddle/fft_output_r, operation Mode is: C-A''*B.
DSP Report: register inst/myip_fft_v1_0_S00_AXI_inst/DUT/first_stage_reg8/fft_reg_reg[6] is absorbed into DSP inst/myip_fft_v1_0_S00_AXI_inst/DUT/first_stage_twiddle/fft_output_r.
DSP Report: register inst/myip_fft_v1_0_S00_AXI_inst/DUT/first_stage_reg8/fft_output_8clk_reg is absorbed into DSP inst/myip_fft_v1_0_S00_AXI_inst/DUT/first_stage_twiddle/fft_output_r.
DSP Report: operator inst/myip_fft_v1_0_S00_AXI_inst/DUT/first_stage_twiddle/fft_output_r is absorbed into DSP inst/myip_fft_v1_0_S00_AXI_inst/DUT/first_stage_twiddle/fft_output_r.
DSP Report: operator inst/myip_fft_v1_0_S00_AXI_inst/DUT/first_stage_twiddle/fft_output_r0 is absorbed into DSP inst/myip_fft_v1_0_S00_AXI_inst/DUT/first_stage_twiddle/fft_output_r.
DSP Report: Generating DSP inst/myip_fft_v1_0_S00_AXI_inst/DUT/second_stage_twiddle/fft_output_i0, operation Mode is: A''*B.
DSP Report: register inst/myip_fft_v1_0_S00_AXI_inst/DUT/second_stage_twiddle/fft_output_i0 is absorbed into DSP inst/myip_fft_v1_0_S00_AXI_inst/DUT/second_stage_twiddle/fft_output_i0.
DSP Report: register inst/myip_fft_v1_0_S00_AXI_inst/DUT/second_stage_twiddle/fft_output_i0 is absorbed into DSP inst/myip_fft_v1_0_S00_AXI_inst/DUT/second_stage_twiddle/fft_output_i0.
DSP Report: operator inst/myip_fft_v1_0_S00_AXI_inst/DUT/second_stage_twiddle/fft_output_i0 is absorbed into DSP inst/myip_fft_v1_0_S00_AXI_inst/DUT/second_stage_twiddle/fft_output_i0.
DSP Report: Generating DSP inst/myip_fft_v1_0_S00_AXI_inst/DUT/second_stage_twiddle/fft_output_i, operation Mode is: C+A''*B.
DSP Report: register inst/myip_fft_v1_0_S00_AXI_inst/DUT/second_stage_reg4/fft_reg_reg[2] is absorbed into DSP inst/myip_fft_v1_0_S00_AXI_inst/DUT/second_stage_twiddle/fft_output_i.
DSP Report: register inst/myip_fft_v1_0_S00_AXI_inst/DUT/second_stage_reg4/fft_output_4clk_reg is absorbed into DSP inst/myip_fft_v1_0_S00_AXI_inst/DUT/second_stage_twiddle/fft_output_i.
DSP Report: operator inst/myip_fft_v1_0_S00_AXI_inst/DUT/second_stage_twiddle/fft_output_i is absorbed into DSP inst/myip_fft_v1_0_S00_AXI_inst/DUT/second_stage_twiddle/fft_output_i.
DSP Report: operator inst/myip_fft_v1_0_S00_AXI_inst/DUT/second_stage_twiddle/fft_output_i0 is absorbed into DSP inst/myip_fft_v1_0_S00_AXI_inst/DUT/second_stage_twiddle/fft_output_i.
DSP Report: Generating DSP inst/myip_fft_v1_0_S00_AXI_inst/DUT/second_stage_twiddle/fft_output_r0, operation Mode is: A''*B.
DSP Report: register inst/myip_fft_v1_0_S00_AXI_inst/DUT/second_stage_twiddle/fft_output_r0 is absorbed into DSP inst/myip_fft_v1_0_S00_AXI_inst/DUT/second_stage_twiddle/fft_output_r0.
DSP Report: register inst/myip_fft_v1_0_S00_AXI_inst/DUT/second_stage_twiddle/fft_output_r0 is absorbed into DSP inst/myip_fft_v1_0_S00_AXI_inst/DUT/second_stage_twiddle/fft_output_r0.
DSP Report: operator inst/myip_fft_v1_0_S00_AXI_inst/DUT/second_stage_twiddle/fft_output_r0 is absorbed into DSP inst/myip_fft_v1_0_S00_AXI_inst/DUT/second_stage_twiddle/fft_output_r0.
DSP Report: Generating DSP inst/myip_fft_v1_0_S00_AXI_inst/DUT/second_stage_twiddle/fft_output_r, operation Mode is: C-A''*B.
DSP Report: register inst/myip_fft_v1_0_S00_AXI_inst/DUT/second_stage_reg4/fft_reg_reg[2] is absorbed into DSP inst/myip_fft_v1_0_S00_AXI_inst/DUT/second_stage_twiddle/fft_output_r.
DSP Report: register inst/myip_fft_v1_0_S00_AXI_inst/DUT/second_stage_reg4/fft_output_4clk_reg is absorbed into DSP inst/myip_fft_v1_0_S00_AXI_inst/DUT/second_stage_twiddle/fft_output_r.
DSP Report: operator inst/myip_fft_v1_0_S00_AXI_inst/DUT/second_stage_twiddle/fft_output_r is absorbed into DSP inst/myip_fft_v1_0_S00_AXI_inst/DUT/second_stage_twiddle/fft_output_r.
DSP Report: operator inst/myip_fft_v1_0_S00_AXI_inst/DUT/second_stage_twiddle/fft_output_r0 is absorbed into DSP inst/myip_fft_v1_0_S00_AXI_inst/DUT/second_stage_twiddle/fft_output_r.
DSP Report: Generating DSP inst/myip_fft_v1_0_S00_AXI_inst/DUT/third_stage_twiddle/fft_output_i0, operation Mode is: A''*B.
DSP Report: register inst/myip_fft_v1_0_S00_AXI_inst/DUT/third_stage_twiddle/fft_output_i0 is absorbed into DSP inst/myip_fft_v1_0_S00_AXI_inst/DUT/third_stage_twiddle/fft_output_i0.
DSP Report: register inst/myip_fft_v1_0_S00_AXI_inst/DUT/third_stage_twiddle/fft_output_i0 is absorbed into DSP inst/myip_fft_v1_0_S00_AXI_inst/DUT/third_stage_twiddle/fft_output_i0.
DSP Report: operator inst/myip_fft_v1_0_S00_AXI_inst/DUT/third_stage_twiddle/fft_output_i0 is absorbed into DSP inst/myip_fft_v1_0_S00_AXI_inst/DUT/third_stage_twiddle/fft_output_i0.
DSP Report: Generating DSP inst/myip_fft_v1_0_S00_AXI_inst/DUT/third_stage_twiddle/fft_output_i, operation Mode is: C+A''*B.
DSP Report: register inst/myip_fft_v1_0_S00_AXI_inst/DUT/third_stage_reg2/fft_reg_reg is absorbed into DSP inst/myip_fft_v1_0_S00_AXI_inst/DUT/third_stage_twiddle/fft_output_i.
DSP Report: register inst/myip_fft_v1_0_S00_AXI_inst/DUT/third_stage_reg2/fft_output_2clk_reg is absorbed into DSP inst/myip_fft_v1_0_S00_AXI_inst/DUT/third_stage_twiddle/fft_output_i.
DSP Report: operator inst/myip_fft_v1_0_S00_AXI_inst/DUT/third_stage_twiddle/fft_output_i is absorbed into DSP inst/myip_fft_v1_0_S00_AXI_inst/DUT/third_stage_twiddle/fft_output_i.
DSP Report: operator inst/myip_fft_v1_0_S00_AXI_inst/DUT/third_stage_twiddle/fft_output_i0 is absorbed into DSP inst/myip_fft_v1_0_S00_AXI_inst/DUT/third_stage_twiddle/fft_output_i.
DSP Report: Generating DSP inst/myip_fft_v1_0_S00_AXI_inst/DUT/third_stage_twiddle/fft_output_r0, operation Mode is: A''*B.
DSP Report: register inst/myip_fft_v1_0_S00_AXI_inst/DUT/third_stage_twiddle/fft_output_r0 is absorbed into DSP inst/myip_fft_v1_0_S00_AXI_inst/DUT/third_stage_twiddle/fft_output_r0.
DSP Report: register inst/myip_fft_v1_0_S00_AXI_inst/DUT/third_stage_twiddle/fft_output_r0 is absorbed into DSP inst/myip_fft_v1_0_S00_AXI_inst/DUT/third_stage_twiddle/fft_output_r0.
DSP Report: operator inst/myip_fft_v1_0_S00_AXI_inst/DUT/third_stage_twiddle/fft_output_r0 is absorbed into DSP inst/myip_fft_v1_0_S00_AXI_inst/DUT/third_stage_twiddle/fft_output_r0.
DSP Report: Generating DSP inst/myip_fft_v1_0_S00_AXI_inst/DUT/third_stage_twiddle/fft_output_r, operation Mode is: C-A''*B.
DSP Report: register inst/myip_fft_v1_0_S00_AXI_inst/DUT/third_stage_reg2/fft_reg_reg is absorbed into DSP inst/myip_fft_v1_0_S00_AXI_inst/DUT/third_stage_twiddle/fft_output_r.
DSP Report: register inst/myip_fft_v1_0_S00_AXI_inst/DUT/third_stage_reg2/fft_output_2clk_reg is absorbed into DSP inst/myip_fft_v1_0_S00_AXI_inst/DUT/third_stage_twiddle/fft_output_r.
DSP Report: operator inst/myip_fft_v1_0_S00_AXI_inst/DUT/third_stage_twiddle/fft_output_r is absorbed into DSP inst/myip_fft_v1_0_S00_AXI_inst/DUT/third_stage_twiddle/fft_output_r.
DSP Report: operator inst/myip_fft_v1_0_S00_AXI_inst/DUT/third_stage_twiddle/fft_output_r0 is absorbed into DSP inst/myip_fft_v1_0_S00_AXI_inst/DUT/third_stage_twiddle/fft_output_r.
WARNING: [Synth 8-3331] design fft_soc_myip_fft_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design fft_soc_myip_fft_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design fft_soc_myip_fft_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design fft_soc_myip_fft_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design fft_soc_myip_fft_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design fft_soc_myip_fft_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/myip_fft_v1_0_S00_AXI_inst/DUT/index_1_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/myip_fft_v1_0_S00_AXI_inst/DUT/index_2_reg[1]' (FDE) to 'inst/myip_fft_v1_0_S00_AXI_inst/DUT/index_2_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/myip_fft_v1_0_S00_AXI_inst/DUT/index_2_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/myip_fft_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/myip_fft_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/myip_fft_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/myip_fft_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/myip_fft_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/myip_fft_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 1165.496 ; gain = 427.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+---------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name          | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fft_soc_myip_fft_0_0 | A''*B       | 12     | 12     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fft_soc_myip_fft_0_0 | C+A''*B     | 12     | 12     | 22     | -      | 22     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|fft_soc_myip_fft_0_0 | A''*B       | 12     | 12     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fft_soc_myip_fft_0_0 | C-A''*B     | 12     | 12     | 22     | -      | 22     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|fft_soc_myip_fft_0_0 | A''*B       | 12     | 12     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fft_soc_myip_fft_0_0 | C+A''*B     | 12     | 12     | 22     | -      | 22     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|fft_soc_myip_fft_0_0 | A''*B       | 12     | 12     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fft_soc_myip_fft_0_0 | C-A''*B     | 12     | 12     | 22     | -      | 22     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|fft_soc_myip_fft_0_0 | A''*B       | 12     | 12     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fft_soc_myip_fft_0_0 | C+A''*B     | 12     | 12     | 22     | -      | 22     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|fft_soc_myip_fft_0_0 | A''*B       | 12     | 12     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|fft_soc_myip_fft_0_0 | C-A''*B     | 12     | 12     | 22     | -      | 22     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
+---------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 1184.055 ; gain = 445.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 1184.871 ; gain = 446.426
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 1198.457 ; gain = 460.012
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:37 . Memory (MB): peak = 1212.273 ; gain = 473.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:37 . Memory (MB): peak = 1212.273 ; gain = 473.828
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:37 . Memory (MB): peak = 1212.273 ; gain = 473.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:37 . Memory (MB): peak = 1212.273 ; gain = 473.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:37 . Memory (MB): peak = 1212.273 ; gain = 473.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:37 . Memory (MB): peak = 1212.273 ; gain = 473.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------------+-------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name          | RTL Name                                                                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------------+-------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|fft_soc_myip_fft_0_0 | inst/myip_fft_v1_0_S00_AXI_inst/DUT/first_stage_reg8/fft_reg_reg[5][23] | 6      | 24    | YES          | NO                 | YES               | 24     | 0       | 
+---------------------+-------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |    64|
|2     |DSP48E1   |     5|
|3     |DSP48E1_1 |     5|
|4     |DSP48E1_2 |     1|
|5     |DSP48E1_3 |     1|
|6     |LUT1      |    11|
|7     |LUT2      |   225|
|8     |LUT3      |   162|
|9     |LUT4      |     9|
|10    |LUT5      |    84|
|11    |LUT6      |    61|
|12    |MUXF7     |    32|
|13    |SRL16E    |    24|
|14    |FDRE      |   659|
|15    |FDSE      |     5|
+------+----------+------+

Report Instance Areas: 
+------+-------------------------------+----------------------+------+
|      |Instance                       |Module                |Cells |
+------+-------------------------------+----------------------+------+
|1     |top                            |                      |  1348|
|2     |  inst                         |myip_fft_v1_0         |  1348|
|3     |    myip_fft_v1_0_S00_AXI_inst |myip_fft_v1_0_S00_AXI |  1348|
|4     |      DUT                      |top_fft               |   942|
|5     |        first_stage_butterfly  |Butterfly             |    16|
|6     |        first_stage_reg1       |reg1                  |    48|
|7     |        first_stage_reg8       |reg8                  |   175|
|8     |        first_stage_twiddle    |twiddle_factor        |     8|
|9     |        first_stage_w_value    |twiddle_w_value       |    12|
|10    |        fourth_stage_butterfly |Butterfly_0           |    16|
|11    |        fourth_stage_reg1      |reg1_1                |    48|
|12    |        fourth_stage_reg1_1    |reg1_2                |    50|
|13    |        output_reg1            |reg1_3                |    24|
|14    |        second_stage_butterfly |Butterfly_4           |    16|
|15    |        second_stage_reg1      |reg1_5                |    48|
|16    |        second_stage_reg4      |reg4                  |   123|
|17    |        second_stage_twiddle   |twiddle_factor_6      |     9|
|18    |        third_stage_butterfly  |Butterfly_7           |    16|
|19    |        third_stage_reg1       |reg1_8                |    48|
|20    |        third_stage_reg2       |reg2                  |    74|
|21    |        third_stage_twiddle    |twiddle_factor_9      |     6|
+------+-------------------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:37 . Memory (MB): peak = 1212.273 ; gain = 473.828
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:35 . Memory (MB): peak = 1212.273 ; gain = 358.129
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:38 . Memory (MB): peak = 1212.273 ; gain = 473.828
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1217.449 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 108 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1219.379 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:45 . Memory (MB): peak = 1219.379 ; gain = 748.777
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1219.379 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/sunda/Desktop/fft/fft/fft.runs/fft_soc_myip_fft_0_0_synth_1/fft_soc_myip_fft_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP fft_soc_myip_fft_0_0, cache-ID = 8531f95f94de3a65
INFO: [Coretcl 2-1174] Renamed 20 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1219.379 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/sunda/Desktop/fft/fft/fft.runs/fft_soc_myip_fft_0_0_synth_1/fft_soc_myip_fft_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fft_soc_myip_fft_0_0_utilization_synth.rpt -pb fft_soc_myip_fft_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Oct 20 18:17:43 2024...
