// Seed: 3531378420
module module_0 (
    input wor id_0,
    input tri1 id_1,
    input supply0 id_2,
    input supply0 id_3,
    input tri0 id_4,
    output supply0 id_5,
    output wor module_0,
    input uwire id_7,
    output tri1 id_8,
    output tri1 id_9,
    output wor id_10
);
  assign id_6 = -1;
endmodule
module module_1 (
    output logic id_0,
    output wire  id_1
    , id_4,
    input  tri0  id_2
);
  logic id_5;
  ;
  always @(negedge 1 or posedge (id_4 - {1, -1'b0, -1, 1}))
    while (-1 & id_4) begin : LABEL_0
      id_0 <= -1;
    end
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_1,
      id_1,
      id_2,
      id_1,
      id_1,
      id_1
  );
endmodule
