\hypertarget{struct_a_p_p___s_p_i___s_flash_w_paras}{}\subsection{A\+P\+P\+\_\+\+S\+P\+I\+\_\+\+S\+Flash\+W\+Paras Struct Reference}
\label{struct_a_p_p___s_p_i___s_flash_w_paras}\index{A\+P\+P\+\_\+\+S\+P\+I\+\_\+\+S\+Flash\+W\+Paras@{A\+P\+P\+\_\+\+S\+P\+I\+\_\+\+S\+Flash\+W\+Paras}}


The struct of \hyperlink{struct_a_p_p___s_p_i___s_flash_w_paras}{A\+P\+P\+\_\+\+S\+P\+I\+\_\+\+S\+Flash\+W\+Paras} parameters.  




{\ttfamily \#include $<$spi\+\_\+sflash.\+h$>$}

\subsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
u8 \hyperlink{struct_a_p_p___s_p_i___s_flash_w_paras_a9d45b3d45f6f938d23d3cd32ddf8469e}{write\+Enable}
\item 
u8 \hyperlink{struct_a_p_p___s_p_i___s_flash_w_paras_a76f3f5856e862e5229fc23433707add6}{opcode}
\item 
u8 \hyperlink{struct_a_p_p___s_p_i___s_flash_w_paras_a40f0f54116eada6be4ee09e5a1604025}{content\+Len}
\item 
u8 \hyperlink{struct_a_p_p___s_p_i___s_flash_w_paras_aee95d3197b2d97d469d4be463f9079a6}{content\+Entry} \mbox{[}\hyperlink{group___s_p_i___s_f_l_a_s_h___m_a_x_gadea000355b05a5b9cb84744f2707b8af}{S\+P\+I\+\_\+\+S\+F\+L\+A\+S\+H\+\_\+\+M\+A\+X\+\_\+\+C\+O\+N\+T\+E\+N\+T\+\_\+\+S\+I\+ZE}\mbox{]}
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}
The struct of \hyperlink{struct_a_p_p___s_p_i___s_flash_w_paras}{A\+P\+P\+\_\+\+S\+P\+I\+\_\+\+S\+Flash\+W\+Paras} parameters. 

\subsubsection{Member Data Documentation}
\index{A\+P\+P\+\_\+\+S\+P\+I\+\_\+\+S\+Flash\+W\+Paras@{A\+P\+P\+\_\+\+S\+P\+I\+\_\+\+S\+Flash\+W\+Paras}!content\+Entry@{content\+Entry}}
\index{content\+Entry@{content\+Entry}!A\+P\+P\+\_\+\+S\+P\+I\+\_\+\+S\+Flash\+W\+Paras@{A\+P\+P\+\_\+\+S\+P\+I\+\_\+\+S\+Flash\+W\+Paras}}
\paragraph[{\texorpdfstring{content\+Entry}{contentEntry}}]{\setlength{\rightskip}{0pt plus 5cm}u8 A\+P\+P\+\_\+\+S\+P\+I\+\_\+\+S\+Flash\+W\+Paras\+::content\+Entry\mbox{[}{\bf S\+P\+I\+\_\+\+S\+F\+L\+A\+S\+H\+\_\+\+M\+A\+X\+\_\+\+C\+O\+N\+T\+E\+N\+T\+\_\+\+S\+I\+ZE}\mbox{]}}\hypertarget{struct_a_p_p___s_p_i___s_flash_w_paras_aee95d3197b2d97d469d4be463f9079a6}{}\label{struct_a_p_p___s_p_i___s_flash_w_paras_aee95d3197b2d97d469d4be463f9079a6}
Length of read instruction, maximun length S\+P\+I\+\_\+\+S\+F\+L\+A\+S\+H\+\_\+\+M\+A\+X\+\_\+\+S\+I\+Z\+E\+\_\+\+D\+EF . \index{A\+P\+P\+\_\+\+S\+P\+I\+\_\+\+S\+Flash\+W\+Paras@{A\+P\+P\+\_\+\+S\+P\+I\+\_\+\+S\+Flash\+W\+Paras}!content\+Len@{content\+Len}}
\index{content\+Len@{content\+Len}!A\+P\+P\+\_\+\+S\+P\+I\+\_\+\+S\+Flash\+W\+Paras@{A\+P\+P\+\_\+\+S\+P\+I\+\_\+\+S\+Flash\+W\+Paras}}
\paragraph[{\texorpdfstring{content\+Len}{contentLen}}]{\setlength{\rightskip}{0pt plus 5cm}u8 A\+P\+P\+\_\+\+S\+P\+I\+\_\+\+S\+Flash\+W\+Paras\+::content\+Len}\hypertarget{struct_a_p_p___s_p_i___s_flash_w_paras_a40f0f54116eada6be4ee09e5a1604025}{}\label{struct_a_p_p___s_p_i___s_flash_w_paras_a40f0f54116eada6be4ee09e5a1604025}
Total length of Instruction addresses, dummy cycle and data. \index{A\+P\+P\+\_\+\+S\+P\+I\+\_\+\+S\+Flash\+W\+Paras@{A\+P\+P\+\_\+\+S\+P\+I\+\_\+\+S\+Flash\+W\+Paras}!opcode@{opcode}}
\index{opcode@{opcode}!A\+P\+P\+\_\+\+S\+P\+I\+\_\+\+S\+Flash\+W\+Paras@{A\+P\+P\+\_\+\+S\+P\+I\+\_\+\+S\+Flash\+W\+Paras}}
\paragraph[{\texorpdfstring{opcode}{opcode}}]{\setlength{\rightskip}{0pt plus 5cm}u8 A\+P\+P\+\_\+\+S\+P\+I\+\_\+\+S\+Flash\+W\+Paras\+::opcode}\hypertarget{struct_a_p_p___s_p_i___s_flash_w_paras_a76f3f5856e862e5229fc23433707add6}{}\label{struct_a_p_p___s_p_i___s_flash_w_paras_a76f3f5856e862e5229fc23433707add6}
Instructions command. \index{A\+P\+P\+\_\+\+S\+P\+I\+\_\+\+S\+Flash\+W\+Paras@{A\+P\+P\+\_\+\+S\+P\+I\+\_\+\+S\+Flash\+W\+Paras}!write\+Enable@{write\+Enable}}
\index{write\+Enable@{write\+Enable}!A\+P\+P\+\_\+\+S\+P\+I\+\_\+\+S\+Flash\+W\+Paras@{A\+P\+P\+\_\+\+S\+P\+I\+\_\+\+S\+Flash\+W\+Paras}}
\paragraph[{\texorpdfstring{write\+Enable}{writeEnable}}]{\setlength{\rightskip}{0pt plus 5cm}u8 A\+P\+P\+\_\+\+S\+P\+I\+\_\+\+S\+Flash\+W\+Paras\+::write\+Enable}\hypertarget{struct_a_p_p___s_p_i___s_flash_w_paras_a9d45b3d45f6f938d23d3cd32ddf8469e}{}\label{struct_a_p_p___s_p_i___s_flash_w_paras_a9d45b3d45f6f938d23d3cd32ddf8469e}
The Write Enable instruction. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Peripheral/spi\+\_\+sflash.\+h\end{DoxyCompactItemize}
