Vivado Simulator v2023.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L xilinx_vip -L simprims_ver -L secureip --snapshot testing_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.testing_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "testing_tb_time_synth.sdf", for root module "testing_tb/test_tb".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "testing_tb_time_synth.sdf", for root module "testing_tb/test_tb".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.BUFGCE(CE_TYPE="ASYNC",SIM_DEVIC...
Compiling module simprims_ver.IBUFCTRL_default
Compiling module simprims_ver.INBUF_default
Compiling module xil_defaultlib.IBUF_UNIQ_BASE_
Compiling module simprims_ver.GND
Compiling module simprims_ver.RAMB18E2(CLOCK_DOMAINS="COMMON",...
Compiling module simprims_ver.RAMB36E2(CLOCK_DOMAINS="COMMON",...
Compiling module simprims_ver.RAMB36E2(CLOCK_DOMAINS="COMMON",...
Compiling module simprims_ver.RAMB36E2(CLOCK_DOMAINS="COMMON",...
Compiling module simprims_ver.RAMB36E2(CLOCK_DOMAINS="COMMON",...
Compiling module simprims_ver.RAMB36E2(CLOCK_DOMAINS="COMMON",...
Compiling module simprims_ver.RAMB36E2(CLOCK_DOMAINS="COMMON",...
Compiling module simprims_ver.RAMB36E2(CLOCK_DOMAINS="COMMON",...
Compiling module xil_defaultlib.COEFF_ROM
Compiling module xil_defaultlib.IBUF_HD2000
Compiling module xil_defaultlib.IBUF_HD2001
Compiling module xil_defaultlib.IBUF_HD2002
Compiling module xil_defaultlib.IBUF_HD2003
Compiling module xil_defaultlib.IBUF_HD2004
Compiling module xil_defaultlib.IBUF_HD2005
Compiling module xil_defaultlib.IBUF_HD2006
Compiling module xil_defaultlib.IBUF_HD2007
Compiling module xil_defaultlib.IBUF_HD2008
Compiling module xil_defaultlib.IBUF_HD2009
Compiling module xil_defaultlib.IBUF_HD2010
Compiling module xil_defaultlib.IBUF_HD2011
Compiling module xil_defaultlib.IBUF_HD2012
Compiling module xil_defaultlib.IBUF_HD2013
Compiling module xil_defaultlib.IBUF_HD2014
Compiling module xil_defaultlib.IBUF_HD2015
Compiling module xil_defaultlib.IBUF_HD2016
Compiling module simprims_ver.RAMB36E2(CLOCK_DOMAINS="COMMON",...
Compiling module simprims_ver.RAMB36E2(CLOCK_DOMAINS="COMMON",...
Compiling module simprims_ver.RAMB36E2(CLOCK_DOMAINS="COMMON",...
Compiling module simprims_ver.RAMB36E2(CLOCK_DOMAINS="COMMON",...
Compiling module xil_defaultlib.RAM_TEST
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT5
Compiling module xil_defaultlib.counter_0
Compiling module xil_defaultlib.counter_1
Compiling module simprims_ver.CARRY8
Compiling module xil_defaultlib.read_ram
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.read_rom
Compiling module xil_defaultlib.IBUF_HD2017
Compiling module xil_defaultlib.testing_module
Compiling module xil_defaultlib.testing_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot testing_tb_time_synth
