Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Apr  8 17:22:12 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Command      : report_timing -delay_type min -max_paths 10 -sort_by group -input_pins -file postlogopt_timing_min.rpt
| Design       : bgm
| Device       : xcku035-ffva1156
| Speed File   : -3  PREVIEW 1.10 09-18-2014
------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.012ns  (arrival time - required time)
  Source:                 a0_add/u1/fracta_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            a0_add/fract_out_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.052ns  (logic 0.052ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.799ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     0.219 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.219    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.219 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.157     0.377    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.404 r  clock_IBUF_BUFG_inst/O
                         net (fo=4354, unplaced)      0.157     0.561    a0_add/u1/clock_IBUF_BUFG
                                                                      r  a0_add/u1/fracta_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.052     0.613 r  a0_add/u1/fracta_out_reg[0]/Q
                         net (fo=1, unplaced)         0.000     0.613    a0_add/u3/O54[0]
                                                                      r  a0_add/u3/fract_out_q_reg[7]_i_1/CI
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.000     0.613 r  a0_add/u3/fract_out_q_reg[7]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     0.613    a0_add/n_71_u3
                         FDRE                                         r  a0_add/fract_out_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.437     0.437 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.437    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.437 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.166     0.603    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.634 r  clock_IBUF_BUFG_inst/O
                         net (fo=4354, unplaced)      0.166     0.799    a0_add/clock_IBUF_BUFG
                                                                      r  a0_add/fract_out_q_reg[0]/C
                         clock pessimism             -0.230     0.570    
                         FDRE (Hold_FDRE_C_D)         0.056     0.626    a0_add/fract_out_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                           0.613    
  -------------------------------------------------------------------
                         slack                                 -0.012    

Slack (VIOLATED) :        -0.012ns  (arrival time - required time)
  Source:                 a0_add/u1/fracta_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            a0_add/fract_out_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.052ns  (logic 0.052ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.799ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     0.219 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.219    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.219 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.157     0.377    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.404 r  clock_IBUF_BUFG_inst/O
                         net (fo=4354, unplaced)      0.157     0.561    a0_add/u1/clock_IBUF_BUFG
                                                                      r  a0_add/u1/fracta_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.052     0.613 r  a0_add/u1/fracta_out_reg[0]/Q
                         net (fo=1, unplaced)         0.000     0.613    a0_add/u3/O54[0]
                                                                      r  a0_add/u3/fract_out_q_reg[7]_i_1/CI
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.000     0.613 r  a0_add/u3/fract_out_q_reg[7]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     0.613    a0_add/n_70_u3
                         FDRE                                         r  a0_add/fract_out_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.437     0.437 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.437    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.437 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.166     0.603    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.634 r  clock_IBUF_BUFG_inst/O
                         net (fo=4354, unplaced)      0.166     0.799    a0_add/clock_IBUF_BUFG
                                                                      r  a0_add/fract_out_q_reg[1]/C
                         clock pessimism             -0.230     0.570    
                         FDRE (Hold_FDRE_C_D)         0.056     0.626    a0_add/fract_out_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                           0.613    
  -------------------------------------------------------------------
                         slack                                 -0.012    

Slack (VIOLATED) :        -0.012ns  (arrival time - required time)
  Source:                 a0_add/u1/fracta_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            a0_add/fract_out_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.052ns  (logic 0.052ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.799ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     0.219 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.219    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.219 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.157     0.377    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.404 r  clock_IBUF_BUFG_inst/O
                         net (fo=4354, unplaced)      0.157     0.561    a0_add/u1/clock_IBUF_BUFG
                                                                      r  a0_add/u1/fracta_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.052     0.613 r  a0_add/u1/fracta_out_reg[0]/Q
                         net (fo=1, unplaced)         0.000     0.613    a0_add/u3/O54[0]
                                                                      r  a0_add/u3/fract_out_q_reg[7]_i_1/CI
                         CARRY8 (Prop_CARRY8_CI_O[2])
                                                      0.000     0.613 r  a0_add/u3/fract_out_q_reg[7]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     0.613    a0_add/n_69_u3
                         FDRE                                         r  a0_add/fract_out_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.437     0.437 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.437    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.437 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.166     0.603    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.634 r  clock_IBUF_BUFG_inst/O
                         net (fo=4354, unplaced)      0.166     0.799    a0_add/clock_IBUF_BUFG
                                                                      r  a0_add/fract_out_q_reg[2]/C
                         clock pessimism             -0.230     0.570    
                         FDRE (Hold_FDRE_C_D)         0.056     0.626    a0_add/fract_out_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                           0.613    
  -------------------------------------------------------------------
                         slack                                 -0.012    

Slack (VIOLATED) :        -0.012ns  (arrival time - required time)
  Source:                 a0_add/u1/fracta_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            a0_add/fract_out_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.052ns  (logic 0.052ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.799ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     0.219 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.219    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.219 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.157     0.377    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.404 r  clock_IBUF_BUFG_inst/O
                         net (fo=4354, unplaced)      0.157     0.561    a0_add/u1/clock_IBUF_BUFG
                                                                      r  a0_add/u1/fracta_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.052     0.613 r  a0_add/u1/fracta_out_reg[0]/Q
                         net (fo=1, unplaced)         0.000     0.613    a0_add/u3/O54[0]
                                                                      r  a0_add/u3/fract_out_q_reg[7]_i_1/CI
                         CARRY8 (Prop_CARRY8_CI_O[3])
                                                      0.000     0.613 r  a0_add/u3/fract_out_q_reg[7]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     0.613    a0_add/n_68_u3
                         FDRE                                         r  a0_add/fract_out_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.437     0.437 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.437    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.437 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.166     0.603    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.634 r  clock_IBUF_BUFG_inst/O
                         net (fo=4354, unplaced)      0.166     0.799    a0_add/clock_IBUF_BUFG
                                                                      r  a0_add/fract_out_q_reg[3]/C
                         clock pessimism             -0.230     0.570    
                         FDRE (Hold_FDRE_C_D)         0.056     0.626    a0_add/fract_out_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                           0.613    
  -------------------------------------------------------------------
                         slack                                 -0.012    

Slack (VIOLATED) :        -0.012ns  (arrival time - required time)
  Source:                 a0_add/u1/fracta_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            a0_add/fract_out_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.052ns  (logic 0.052ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.799ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     0.219 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.219    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.219 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.157     0.377    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.404 r  clock_IBUF_BUFG_inst/O
                         net (fo=4354, unplaced)      0.157     0.561    a0_add/u1/clock_IBUF_BUFG
                                                                      r  a0_add/u1/fracta_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.052     0.613 r  a0_add/u1/fracta_out_reg[0]/Q
                         net (fo=1, unplaced)         0.000     0.613    a0_add/u3/O54[0]
                                                                      r  a0_add/u3/fract_out_q_reg[7]_i_1/CI
                         CARRY8 (Prop_CARRY8_CI_O[4])
                                                      0.000     0.613 r  a0_add/u3/fract_out_q_reg[7]_i_1/O[4]
                         net (fo=1, unplaced)         0.000     0.613    a0_add/n_67_u3
                         FDRE                                         r  a0_add/fract_out_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.437     0.437 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.437    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.437 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.166     0.603    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.634 r  clock_IBUF_BUFG_inst/O
                         net (fo=4354, unplaced)      0.166     0.799    a0_add/clock_IBUF_BUFG
                                                                      r  a0_add/fract_out_q_reg[4]/C
                         clock pessimism             -0.230     0.570    
                         FDRE (Hold_FDRE_C_D)         0.056     0.626    a0_add/fract_out_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                           0.613    
  -------------------------------------------------------------------
                         slack                                 -0.012    

Slack (VIOLATED) :        -0.012ns  (arrival time - required time)
  Source:                 a0_add/u1/fracta_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            a0_add/fract_out_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.052ns  (logic 0.052ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.799ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     0.219 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.219    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.219 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.157     0.377    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.404 r  clock_IBUF_BUFG_inst/O
                         net (fo=4354, unplaced)      0.157     0.561    a0_add/u1/clock_IBUF_BUFG
                                                                      r  a0_add/u1/fracta_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.052     0.613 r  a0_add/u1/fracta_out_reg[0]/Q
                         net (fo=1, unplaced)         0.000     0.613    a0_add/u3/O54[0]
                                                                      r  a0_add/u3/fract_out_q_reg[7]_i_1/CI
                         CARRY8 (Prop_CARRY8_CI_O[5])
                                                      0.000     0.613 r  a0_add/u3/fract_out_q_reg[7]_i_1/O[5]
                         net (fo=1, unplaced)         0.000     0.613    a0_add/n_66_u3
                         FDRE                                         r  a0_add/fract_out_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.437     0.437 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.437    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.437 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.166     0.603    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.634 r  clock_IBUF_BUFG_inst/O
                         net (fo=4354, unplaced)      0.166     0.799    a0_add/clock_IBUF_BUFG
                                                                      r  a0_add/fract_out_q_reg[5]/C
                         clock pessimism             -0.230     0.570    
                         FDRE (Hold_FDRE_C_D)         0.056     0.626    a0_add/fract_out_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                           0.613    
  -------------------------------------------------------------------
                         slack                                 -0.012    

Slack (VIOLATED) :        -0.012ns  (arrival time - required time)
  Source:                 a0_add/u1/fracta_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            a0_add/fract_out_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.052ns  (logic 0.052ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.799ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     0.219 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.219    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.219 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.157     0.377    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.404 r  clock_IBUF_BUFG_inst/O
                         net (fo=4354, unplaced)      0.157     0.561    a0_add/u1/clock_IBUF_BUFG
                                                                      r  a0_add/u1/fracta_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.052     0.613 r  a0_add/u1/fracta_out_reg[0]/Q
                         net (fo=1, unplaced)         0.000     0.613    a0_add/u3/O54[0]
                                                                      r  a0_add/u3/fract_out_q_reg[7]_i_1/CI
                         CARRY8 (Prop_CARRY8_CI_O[6])
                                                      0.000     0.613 r  a0_add/u3/fract_out_q_reg[7]_i_1/O[6]
                         net (fo=1, unplaced)         0.000     0.613    a0_add/n_65_u3
                         FDRE                                         r  a0_add/fract_out_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.437     0.437 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.437    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.437 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.166     0.603    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.634 r  clock_IBUF_BUFG_inst/O
                         net (fo=4354, unplaced)      0.166     0.799    a0_add/clock_IBUF_BUFG
                                                                      r  a0_add/fract_out_q_reg[6]/C
                         clock pessimism             -0.230     0.570    
                         FDRE (Hold_FDRE_C_D)         0.056     0.626    a0_add/fract_out_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                           0.613    
  -------------------------------------------------------------------
                         slack                                 -0.012    

Slack (VIOLATED) :        -0.012ns  (arrival time - required time)
  Source:                 a0_add/u1/fracta_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            a0_add/fract_out_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.052ns  (logic 0.052ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.799ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     0.219 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.219    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.219 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.157     0.377    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.404 r  clock_IBUF_BUFG_inst/O
                         net (fo=4354, unplaced)      0.157     0.561    a0_add/u1/clock_IBUF_BUFG
                                                                      r  a0_add/u1/fracta_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.052     0.613 r  a0_add/u1/fracta_out_reg[0]/Q
                         net (fo=1, unplaced)         0.000     0.613    a0_add/u3/O54[0]
                                                                      r  a0_add/u3/fract_out_q_reg[7]_i_1/CI
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.000     0.613 r  a0_add/u3/fract_out_q_reg[7]_i_1/O[7]
                         net (fo=1, unplaced)         0.000     0.613    a0_add/n_64_u3
                         FDRE                                         r  a0_add/fract_out_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.437     0.437 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.437    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.437 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.166     0.603    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.634 r  clock_IBUF_BUFG_inst/O
                         net (fo=4354, unplaced)      0.166     0.799    a0_add/clock_IBUF_BUFG
                                                                      r  a0_add/fract_out_q_reg[7]/C
                         clock pessimism             -0.230     0.570    
                         FDRE (Hold_FDRE_C_D)         0.056     0.626    a0_add/fract_out_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                           0.613    
  -------------------------------------------------------------------
                         slack                                 -0.012    

Slack (VIOLATED) :        -0.012ns  (arrival time - required time)
  Source:                 a1_add/u1/fracta_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            a1_add/fract_out_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.052ns  (logic 0.052ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.799ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     0.219 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.219    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.219 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.157     0.377    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.404 r  clock_IBUF_BUFG_inst/O
                         net (fo=4354, unplaced)      0.157     0.561    a1_add/u1/clock_IBUF_BUFG
                                                                      r  a1_add/u1/fracta_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.052     0.613 r  a1_add/u1/fracta_out_reg[0]/Q
                         net (fo=1, unplaced)         0.000     0.613    a1_add/u3/O54[0]
                                                                      r  a1_add/u3/fract_out_q_reg[7]_i_1__0/CI
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.000     0.613 r  a1_add/u3/fract_out_q_reg[7]_i_1__0/O[0]
                         net (fo=1, unplaced)         0.000     0.613    a1_add/n_71_u3
                         FDRE                                         r  a1_add/fract_out_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.437     0.437 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.437    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.437 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.166     0.603    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.634 r  clock_IBUF_BUFG_inst/O
                         net (fo=4354, unplaced)      0.166     0.799    a1_add/clock_IBUF_BUFG
                                                                      r  a1_add/fract_out_q_reg[0]/C
                         clock pessimism             -0.230     0.570    
                         FDRE (Hold_FDRE_C_D)         0.056     0.626    a1_add/fract_out_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                           0.613    
  -------------------------------------------------------------------
                         slack                                 -0.012    

Slack (VIOLATED) :        -0.012ns  (arrival time - required time)
  Source:                 a1_add/u1/fracta_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            a1_add/fract_out_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.052ns  (logic 0.052ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.799ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     0.219 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.219    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.219 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.157     0.377    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.404 r  clock_IBUF_BUFG_inst/O
                         net (fo=4354, unplaced)      0.157     0.561    a1_add/u1/clock_IBUF_BUFG
                                                                      r  a1_add/u1/fracta_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.052     0.613 r  a1_add/u1/fracta_out_reg[0]/Q
                         net (fo=1, unplaced)         0.000     0.613    a1_add/u3/O54[0]
                                                                      r  a1_add/u3/fract_out_q_reg[7]_i_1__0/CI
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.000     0.613 r  a1_add/u3/fract_out_q_reg[7]_i_1__0/O[1]
                         net (fo=1, unplaced)         0.000     0.613    a1_add/n_70_u3
                         FDRE                                         r  a1_add/fract_out_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
                                                                      r  clock_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.437     0.437 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.437    clock_IBUF_inst/OUT
                                                                      r  clock_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.437 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.166     0.603    clock_IBUF
                                                                      r  clock_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.634 r  clock_IBUF_BUFG_inst/O
                         net (fo=4354, unplaced)      0.166     0.799    a1_add/clock_IBUF_BUFG
                                                                      r  a1_add/fract_out_q_reg[1]/C
                         clock pessimism             -0.230     0.570    
                         FDRE (Hold_FDRE_C_D)         0.056     0.626    a1_add/fract_out_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                           0.613    
  -------------------------------------------------------------------
                         slack                                 -0.012    




