
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 800 MT/s
CPU 0 runs traces/SPEC2017/607.cactuBSSN_s-2421B.champsimtrace.xz
.xz
CPU 0 Bimodal branch predictor
BTB has LRU replacement policy
ITLB has LRU replacement policy
DTLB has LRU replacement policy
STLB has LRU replacement policy
L1I has LRU replacement policy
L1D has LRU replacement policy
L2C has LRU replacement policy
LLC has LRU replacement policy
Heartbeat CPU 0 instructions: 10000002 cycles: 3587503 heartbeat IPC: 2.78745 cumulative IPC: 2.78745 (Simulation time: 0 hr 20 min 33 sec) 

Warmup complete CPU 0 instructions: 10000002 cycles: 3587503 (Simulation time: 0 hr 20 min 33 sec) 

Heartbeat CPU 0 instructions: 20000001 cycles: 15488206 heartbeat IPC: 0.840286 cumulative IPC: 0.840286 (Simulation time: 0 hr 42 min 41 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 27383187 heartbeat IPC: 0.840691 cumulative IPC: 0.840488 (Simulation time: 1 hr 4 min 46 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 39253443 heartbeat IPC: 0.842442 cumulative IPC: 0.841139 (Simulation time: 1 hr 26 min 40 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 51135114 heartbeat IPC: 0.841632 cumulative IPC: 0.841262 (Simulation time: 1 hr 47 min 58 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 64584659 heartbeat IPC: 0.74352 cumulative IPC: 0.81971 (Simulation time: 2 hr 4 min 42 sec) 
Finished CPU 0 instructions: 50000001 cycles: 60997156 cumulative IPC: 0.81971 (Simulation time: 2 hr 4 min 42 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.81971 instructions: 50000001 cycles: 60997156
ITLB TOTAL     ACCESS:    6964099  HIT:    6964039  MISS:         60  HIT %:    99.9991  MISS %: 0.000861562   MPKI: 0.0012
ITLB LOAD TRANSLATION ACCESS:    6964099  HIT:    6964039  MISS:         60  HIT %:    99.9991  MISS %: 0.000861562   MPKI: 0.0012
ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
ITLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
ITLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
ITLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
ITLB AVERAGE MISS LATENCY: 355.483 cycles
ITLB RQ	ACCESS:    8555606	FORWARD:          0	MERGED:    1591495	TO_CACHE:    6964111

DTLB TOTAL     ACCESS:   13440887  HIT:   11221812  MISS:    2219075  HIT %:    83.4901  MISS %:    16.5099   MPKI: 44.3815
DTLB LOAD TRANSLATION ACCESS:   13440887  HIT:   11221812  MISS:    2219075  HIT %:    83.4901  MISS %:    16.5099   MPKI: 44.3815
DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
DTLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
DTLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
DTLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
DTLB AVERAGE MISS LATENCY: 10.1913 cycles
DTLB RQ	ACCESS:   18902909	FORWARD:          0	MERGED:    5251148	TO_CACHE:   13651761

STLB TOTAL     ACCESS:    2219135  HIT:    2216077  MISS:       3058  HIT %:    99.8622  MISS %:   0.137801   MPKI: 0.06116
STLB LOAD TRANSLATION ACCESS:    2219135  HIT:    2216077  MISS:       3058  HIT %:    99.8622  MISS %:   0.137801   MPKI: 0.06116
STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
STLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
STLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
STLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
STLB AVERAGE MISS LATENCY: 621.513 cycles
STLB RQ	ACCESS:    2219135	FORWARD:          0	MERGED:          0	TO_CACHE:    2219135

STLB Hit, L1D data hit: 0
STLB Hit, L2C data hit: 0
STLB Hit, LLC data hit: 0
STLB Hit, LLC data miss: 0
STLB STLB hints to L2: 0
L1D TOTAL     ACCESS:   18782312  HIT:   14770765  MISS:    4011547  HIT %:    78.6419  MISS %:    21.3581   MPKI: 80.2309
L1D LOAD      ACCESS:   14514780  HIT:   10822352  MISS:    3692428  HIT %:    74.5609  MISS %:    25.4391   MPKI: 73.8486
L1D RFO       ACCESS:    4267532  HIT:    3948413  MISS:     319119  HIT %:    92.5222  MISS %:    7.47783   MPKI: 6.38238
L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1D USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L1D TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L1D PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L1D AVERAGE MISS LATENCY: 33.6321 cycles
L1D RQ	ACCESS:   18616584	FORWARD:          0	MERGED:    3999386	TO_CACHE:   14606057
L1D WQ	ACCESS:    4319711	FORWARD:      11141	MERGED:      22859	TO_CACHE:    4296852

L1D UNIQUE REGIONS ACCESSED: 0
L1D REGIONS CONFLICTS: 0
L1D Cross Page Prefetch Requests: 0
L1D Same Page Prefetch Requests: 0
L1D ROI Sum of L1D PQ occupancy: 0
L1D PREFETCHES PUSHED FROM L2C: 0
L1I TOTAL     ACCESS:    7999059  HIT:    6909302  MISS:    1089757  HIT %:    86.3764  MISS %:    13.6236   MPKI: 21.7951
L1I LOAD      ACCESS:    7999059  HIT:    6909302  MISS:    1089757  HIT %:    86.3764  MISS %:    13.6236   MPKI: 21.7951
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L1I TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L1I PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L1I AVERAGE MISS LATENCY: 14.2735 cycles
L1I RQ	ACCESS:   12131827	FORWARD:          0	MERGED:    3576221	TO_CACHE:    8555606

BTB TOTAL     ACCESS:     280550  HIT:     262606  MISS:      17944  HIT %:     93.604  MISS %:    6.39601   MPKI: 0.35888
BTB BRANCH_DIRECT_JUMP	ACCESS:      48856  HIT:      48796  MISS:         60
BTB BRANCH_INDIRECT	ACCESS:      10100  HIT:      10021  MISS:         79
BTB BRANCH_CONDITIONAL	ACCESS:     122188  HIT:     121715  MISS:        473
BTB BRANCH_DIRECT_CALL	ACCESS:      49700  HIT:      49036  MISS:        664
BTB BRANCH_INDIRECT_CALL	ACCESS:          3  HIT:          0  MISS:          3
BTB BRANCH_RETURN	ACCESS:      49703  HIT:      33038  MISS:      16665
BTB BRANCH_OTHER ACCESS:          0  HIT:          0  MISS:          0

L2C TOTAL     ACCESS:    5433423  HIT:    5108920  MISS:     324503  HIT %:    94.0277  MISS %:    5.97235   MPKI: 6.49006
L2C LOAD      ACCESS:    4765169  HIT:    4469677  MISS:     295492  HIT %:    93.7989  MISS %:    6.20108   MPKI: 5.90984
L2C DATA LOAD MPKI: 5.87954
L2C INSTRUCTION LOAD MPKI: 0.0303
L2C RFO       ACCESS:     318946  HIT:     293897  MISS:      25049  HIT %:    92.1463  MISS %:    7.85368   MPKI: 0.50098
L2C WRITEBACK ACCESS:     344837  HIT:     344813  MISS:         24  HIT %:     99.993  MISS %: 0.00695981   MPKI: 0.00048
L2C LOAD TRANSLATION ACCESS:       4471  HIT:        533  MISS:       3938  HIT %:    11.9213  MISS %:    88.0787   MPKI: 0.07876
L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L2C USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L2C TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L2C PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L2C AVERAGE MISS LATENCY: 226.331 cycles
L2C RQ	ACCESS:    5105775	FORWARD:          0	MERGED:          0	TO_CACHE:    5088586
L2C WQ	ACCESS:     344837	FORWARD:      17189	MERGED:          0	TO_CACHE:     344837

L2C Instructions Evicting Data 1492
L2C Translations Evicting Data 3868
L2C Data Evicting Data 313563
L2C Instructions Evicting Instructions 16
L2C Translations Evicting Instructions 13
L2C Data Evicting Instructions 1637
L2C Instructions Evicting Translations 7
L2C Translations Evicting Translations 57
L2C Data Evicting Translations 3826
L2C Dense regions hint from L2: 0
PSCL5 TOTAL     ACCESS:       3058  HIT:       3058  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 LOAD TRANSLATION ACCESS:       3058  HIT:       3058  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL5 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL5 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL5 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL4 TOTAL     ACCESS:       3058  HIT:       3058  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 LOAD TRANSLATION ACCESS:       3058  HIT:       3058  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL4 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL4 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL4 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL3 TOTAL     ACCESS:       3058  HIT:       3053  MISS:          5  HIT %:    99.8365  MISS %:   0.163506   MPKI: 0.0001
PSCL3 LOAD TRANSLATION ACCESS:       3058  HIT:       3053  MISS:          5  HIT %:    99.8365  MISS %:   0.163506   MPKI: 0.0001
PSCL3 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL3 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL3 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL3 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL2 TOTAL     ACCESS:       3058  HIT:       1588  MISS:       1470  HIT %:    51.9294  MISS %:    48.0706   MPKI: 0.0294
PSCL2 LOAD TRANSLATION ACCESS:       3058  HIT:       1588  MISS:       1470  HIT %:    51.9294  MISS %:    48.0706   MPKI: 0.0294
PSCL2 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL2 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL2 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL2 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

LLC TOTAL     ACCESS:     357296  HIT:     181144  MISS:     176152  HIT %:    50.6986  MISS %:    49.3014   MPKI: 3.52304
LLC LOAD      ACCESS:     295492  HIT:     144687  MISS:     150805  HIT %:    48.9648  MISS %:    51.0352   MPKI: 3.0161
LLC RFO       ACCESS:      25006  HIT:        333  MISS:      24673  HIT %:    1.33168  MISS %:    98.6683   MPKI: 0.49346
LLC WRITEBACK ACCESS:      32860  HIT:      32819  MISS:         41  HIT %:    99.8752  MISS %:   0.124772   MPKI: 0.00082
LLC LOAD TRANSLATION ACCESS:       3938  HIT:       3305  MISS:        633  HIT %:    83.9259  MISS %:    16.0741   MPKI: 0.01266
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
LLC TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
LLC PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
LLC AVERAGE MISS LATENCY: 360.518 cycles
LLC RQ	ACCESS:     324479	FORWARD:          0	MERGED:          0	TO_CACHE:     324436
LLC WQ	ACCESS:      32860	FORWARD:         43	MERGED:          0	TO_CACHE:      32860

LLC Dense regions hint to LLC: 0

RAW hits: 110533
Loads Generated: 18727117
Loads sent to L1D: 18616584
Stores Generated: 4319811
Stores sent to L1D: 4319809
Major fault: 0 Minor fault: 3837
Allocated PAGES: 3837

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      90224  ROW_BUFFER_MISS:      85887
 DBUS_CONGESTED:      88622
 WQ ROW_BUFFER_HIT:      17127  ROW_BUFFER_MISS:      17349  FULL:          0

 AVG_CONGESTED_CYCLE: 33
 All warmup complete: 2
Channel 0 Bank busy for read cycles: 0
Channel 0 Bank busy for write cycles: 0
Channel 0
Rank 0
0banks busy for read cycles: 44861806
0banks busy for write cycles: 11231
1banks busy for read cycles: 7124023
1banks busy for write cycles: 2129409
2banks busy for read cycles: 1607333
2banks busy for write cycles: 648819
3banks busy for read cycles: 2317445
3banks busy for write cycles: 748035
4banks busy for read cycles: 437309
4banks busy for write cycles: 373177
5banks busy for read cycles: 325249
5banks busy for write cycles: 148461
6banks busy for read cycles: 87131
6banks busy for write cycles: 102196
7banks busy for read cycles: 22123
7banks busy for write cycles: 44922
8banks busy for read cycles: 40
8banks busy for write cycles: 8448

CPU 0 Branch Prediction Accuracy: 99.2795% MPKI: 0.0593 Average ROB Occupancy at Mispredict: 17.061
Branch types
NOT_BRANCH: 49588170 99.1763%
BRANCH_DIRECT_JUMP: 48856 0.097712%
BRANCH_INDIRECT: 10100 0.0202%
BRANCH_CONDITIONAL: 253148 0.506296%
BRANCH_DIRECT_CALL: 49700 0.0994%
BRANCH_INDIRECT_CALL: 3 6e-06%
BRANCH_RETURN: 49703 0.099406%
BRANCH_OTHER: 0 0%

@sumon_overall_L1D         0         0         0         0         0         0
@Sumon_Early_by_class_L1D         0         0         0         0
@Sumon_Late_by_class_L1D         0         0         0         0

@Sumon_Early_by_cycle_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_by_cycle_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_stream_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_CS_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_CPLX_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_stream_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_CS_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_CPLX_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@sumon_overall_L2C         0         0         0         0         0         0
@Sumon_Early_by_class_L2C         0         0         0         0
@Sumon_Late_by_class_L2C         0         0         0         0

@Sumon_Early_by_cycle_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_by_cycle_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_stream_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_CS_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_CPLX_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_stream_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_CS_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_CPLX_L2C         0         0         0         0         0         0         0         0         0         0         0         0
DRAM PAGES: 1048576
Allocated PAGES: 3837
