// Seed: 3708099978
module module_0 (
    input logic id_0,
    output id_1,
    input id_2,
    input id_3,
    input logic id_4,
    input id_5,
    input id_6,
    input id_7,
    output reg id_8,
    input logic id_9,
    input id_10,
    input id_11,
    output id_12
);
  initial begin
    id_8 <= #1 id_3;
  end
endmodule
