0.7
2020.2
Oct 19 2021
03:16:22
D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.sim/sim_1/behav/xsim/glbl.v,1634335546,verilog,,,,glbl,,uvm,,,,,,
D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/sim/data_mem.v,1641263324,verilog,,D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.srcs/sources_1/ip/inst_mem_dual/sim/inst_mem_dual.v,,data_mem,,uvm,,,,,,
D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.srcs/sources_1/ip/inst_mem_1/sim/inst_mem.v,1641263330,verilog,,D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/adder.v,,inst_mem,,uvm,,,,,,
D:/code/HWproject/lab_4_pro/lab_4_pro/lab_4/lab_4.srcs/sources_1/ip/inst_mem_dual/sim/inst_mem_dual.v,1641300580,verilog,,D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/adder.v,,inst_mem_dual,,uvm,,,,,,
D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/adder.v,1641289604,verilog,,D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/alu.v,,adder,,uvm,,,,,,
D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/alu.v,1640929640,verilog,,D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/aludec.v,,alu,,uvm,,,,,,
D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/aludec.v,1640929640,verilog,,D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v,,aludec,,uvm,,,,,,
D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/common.vh,1641367848,verilog,,,,,,,,,,,,
D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/controller.v,1641402853,verilog,,D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v,,controller,,uvm,,,,,,
D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/datapath.v,1641409428,verilog,,D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual_engine.v,,datapath,,uvm,,,,,,
D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual/common.vh,1641367848,verilog,,,,,,,,,,,,
D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual/decode_field.sv,1641371805,systemVerilog,,D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/forwarding.sv,D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual/common.vh,decode_field,,uvm,,,,,,
D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual/register.sv,1641372029,systemVerilog,,,,register,,uvm,,,,,,
D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual_engine.v,1641408992,verilog,,D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/eqcmp.v,D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/common.vh,dual_engine,,uvm,,,,,,
D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/eqcmp.v,1641289604,verilog,,D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopenr.v,,eqcmp,,uvm,,,,,,
D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopenr.v,1641289604,verilog,,D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopenrc.v,,flopenr,,uvm,,,,,,
D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopenrc.v,1641289604,verilog,,D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopr.v,,flopenrc,,uvm,,,,,,
D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/flopr.v,1641289604,verilog,,D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/floprc.v,,flopr,,uvm,,,,,,
D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/floprc.v,1641289604,verilog,,D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/maindec.v,,floprc,,uvm,,,,,,
D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/forwarding.sv,1641398239,systemVerilog,,D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/hazard.sv,,forwarding,,uvm,,,,,,
D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/hazard.sv,1641407299,systemVerilog,,D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/pc_ctrl.sv,,hazard,,uvm,,,,,,
D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/maindec.v,1640929640,verilog,,D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v,,maindec,,uvm,,,,,,
D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mips.v,1641388535,verilog,,D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mux2.v,,mips,,uvm,,,,,,
D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/mux2.v,1641289604,verilog,,D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/signext.v,,mux2,,uvm,,,,,,
D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/pc_ctrl.sv,1641404225,systemVerilog,,D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/dual/register.sv,,pc_ctrl,,uvm,,,,,,
D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/signext.v,1641289604,verilog,,D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/sl2.v,,signext,,uvm,,,,,,
D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/sl2.v,1641289604,verilog,,D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/top.v,,sl2,,uvm,,,,,,
D:/code/HWproject/lab_4_pro/lab_4_pro/rtl/top.v,1641375297,verilog,,,,top,,uvm,,,,,,
D:/code/HWproject/lab_4_pro/lab_4_pro/sim/testbench.v,1641373259,verilog,,,,testbench,,uvm,,,,,,
