{
  "meta": {
    "name": "hyperplane_vpu",
    "version": "0.5d",
    "description": "128-bit config (VLEN=128, DLEN=128, 2 lanes) - most common RISC-V V config"
  },
  "parameters": {
    "VLEN": 128,
    "DLEN": 128,
    "NUM_REGS": 32,
    "CVXIF_ID_W": 8
  },
  "features": {
    "vmadd_vnmsub": true,
    "fixed_point": true,
    "reductions": true,
    "mask_logical": true,
    "widening": true,
    "widening_mac": true,
    "narrowing_shift": true,
    "compliance_tests": false,
    "lut_instructions": true,
    "fractional_lmul": true,
    "int4_pack_unpack": true,
    "lmul_multi_uop": true,
    "enable_csr": false,
    "split_reduction_pipeline": true
  },
  "sew_support": [8, 16, 32],
  "target": {
    "fpga": "xc7a100t-csg324-1",
    "frequency_mhz": 75
  },
  "test": {
    "stress_test_max_instructions": 1000,
    "enable_long_stress_test": false,
    "enable_vcd_dump": false
  }
}
