
*** Running vivado
    with args -log top_level.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_level.tcl


****** Vivado v2019.1.2 (64-bit)
  **** SW Build 2615518 on Fri Aug  9 15:53:29 MDT 2019
  **** IP Build 2614745 on Fri Aug  9 20:55:02 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top_level.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/var/local/xilinx-local/Vivado/2019.1/data/ip'.
Command: synth_design -top top_level -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15174 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1810.754 ; gain = 153.527 ; free physical = 1533 ; free virtual = 10173
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_level' [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/new/top_level.sv:9]
	Parameter N bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.runs/synth_1/.Xil/Vivado-15151-eecs-digital-49/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.runs/synth_1/.Xil/Vivado-15151-eecs-digital-49/realtime/clk_wiz_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'clkdivider' of module 'clk_wiz_0' has 5 connections declared, but only 3 given [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/new/top_level.sv:34]
INFO: [Synth 8-6157] synthesizing module 'xvga' [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/imports/imports/Modules/Given_Modules/xvga.sv:22]
	Parameter DISPLAY_WIDTH bound to: 1024 - type: integer 
	Parameter DISPLAY_HEIGHT bound to: 768 - type: integer 
	Parameter H_FP bound to: 24 - type: integer 
	Parameter H_SYNC_PULSE bound to: 136 - type: integer 
	Parameter H_BP bound to: 160 - type: integer 
	Parameter V_FP bound to: 3 - type: integer 
	Parameter V_SYNC_PULSE bound to: 6 - type: integer 
	Parameter V_BP bound to: 29 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xvga' (2#1) [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/imports/imports/Modules/Given_Modules/xvga.sv:22]
INFO: [Synth 8-6157] synthesizing module 'synchronize' [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/imports/Given_Modules/synchronize.sv:1]
	Parameter NSYNC bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'synchronize' (3#1) [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/imports/Given_Modules/synchronize.sv:1]
INFO: [Synth 8-6157] synthesizing module 'debounce' [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/imports/imports/Modules/Given_Modules/debounce.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (4#1) [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/imports/imports/Modules/Given_Modules/debounce.sv:7]
INFO: [Synth 8-6157] synthesizing module 'control_center_frequency' [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/new/control_center_frequency.sv:1]
	Parameter RESET bound to: 3'b000 
	Parameter IDLE bound to: 3'b001 
	Parameter RIGHT_INCREMENT bound to: 3'b011 
	Parameter LEFT_INCREMENT bound to: 3'b111 
	Parameter WAIT_NORMAL bound to: 3'b101 
INFO: [Synth 8-6155] done synthesizing module 'control_center_frequency' (5#1) [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/new/control_center_frequency.sv:1]
INFO: [Synth 8-6157] synthesizing module 'ADC_Interface' [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/new/ADC_Interface.sv:9]
	Parameter delay_period bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ADC_Interface' (6#1) [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/new/ADC_Interface.sv:9]
INFO: [Synth 8-6157] synthesizing module 'Local_Oscillator' [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/new/Local_Oscillator.sv:9]
	Parameter IF_FREQ_div_20 bound to: 18'b000101100011011110 
	Parameter A bound to: 13744 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sine_wave' [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.runs/synth_1/.Xil/Vivado-15151-eecs-digital-49/realtime/sine_wave_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'sine_wave' (7#1) [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.runs/synth_1/.Xil/Vivado-15151-eecs-digital-49/realtime/sine_wave_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Local_Oscillator' (8#1) [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/new/Local_Oscillator.sv:9]
INFO: [Synth 8-6157] synthesizing module 'Mixer' [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/new/Mixer.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'Mixer' (9#1) [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/new/Mixer.sv:10]
INFO: [Synth 8-6157] synthesizing module 'AM_BP_Filter' [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/new/AM_BP_Filter.sv:10]
	Parameter N bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AM_BP_Filter' (10#1) [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/new/AM_BP_Filter.sv:10]
INFO: [Synth 8-6157] synthesizing module 'Peak_detect_hold' [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/new/Peak_detect_hold.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'Peak_detect_hold' (11#1) [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/new/Peak_detect_hold.sv:11]
INFO: [Synth 8-6157] synthesizing module 'AM_audio_condition' [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/new/AM_audio_condition.sv:10]
	Parameter COUNT_48k bound to: 2082 - type: integer 
	Parameter N bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AM_audio_condition' (12#1) [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/new/AM_audio_condition.sv:10]
INFO: [Synth 8-6157] synthesizing module 'DAC_stuff' [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/new/DAC_stuff.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'DAC_stuff' (13#1) [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/new/DAC_stuff.sv:12]
INFO: [Synth 8-6157] synthesizing module 'control_height' [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/imports/imports/Modules/My_Modules/control_height.sv:1]
	Parameter RESET bound to: 3'b000 
	Parameter IDLE bound to: 3'b001 
	Parameter UP_INCREMENT bound to: 3'b011 
	Parameter DOWN_INCREMENT bound to: 3'b111 
	Parameter WAIT_NORMAL bound to: 3'b101 
INFO: [Synth 8-6155] done synthesizing module 'control_height' (14#1) [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/imports/imports/Modules/My_Modules/control_height.sv:1]
INFO: [Synth 8-6157] synthesizing module 'control_trigger_height' [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/imports/imports/Modules/My_Modules/control_trigger_height.sv:1]
	Parameter RESET bound to: 3'b000 
	Parameter IDLE bound to: 3'b001 
	Parameter UP_INCREMENT bound to: 3'b011 
	Parameter DOWN_INCREMENT bound to: 3'b111 
	Parameter WAIT_NORMAL bound to: 3'b101 
INFO: [Synth 8-6155] done synthesizing module 'control_trigger_height' (15#1) [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/imports/imports/Modules/My_Modules/control_trigger_height.sv:1]
INFO: [Synth 8-6157] synthesizing module 'control_period' [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/imports/imports/My_Modules/control_period.sv:1]
	Parameter RESET bound to: 3'b000 
	Parameter IDLE bound to: 3'b001 
	Parameter RIGHT_INCREMENT bound to: 3'b011 
	Parameter LEFT_INCREMENT bound to: 3'b111 
	Parameter WAIT_NORMAL bound to: 3'b101 
INFO: [Synth 8-6155] done synthesizing module 'control_period' (16#1) [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/imports/imports/My_Modules/control_period.sv:1]
INFO: [Synth 8-6157] synthesizing module 'trigger_buffer' [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/imports/imports/Modules/My_Modules/trigger_buffer.sv:1]
	Parameter RESET bound to: 5'b00000 
	Parameter BRAM1_WAIT_FOR_TRIGGER bound to: 5'b00001 
	Parameter BRAM1_VERIFY_TRIGGER bound to: 5'b00011 
	Parameter BRAM1_WAIT_FOR_FILL bound to: 5'b00111 
	Parameter BRAM1_WAIT_FOR_FRAME bound to: 5'b01111 
	Parameter BRAM2_WAIT_FOR_TRIGGER bound to: 5'b11111 
	Parameter BRAM2_VERIFY_TRIGGER bound to: 5'b11101 
	Parameter BRAM2_WAIT_FOR_FILL bound to: 5'b11001 
	Parameter BRAM2_WAIT_FOR_FRAME bound to: 5'b10001 
	Parameter NEEDED_HIGH bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'frame_bram' [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.runs/synth_1/.Xil/Vivado-15151-eecs-digital-49/realtime/frame_bram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'frame_bram' (17#1) [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.runs/synth_1/.Xil/Vivado-15151-eecs-digital-49/realtime/frame_bram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'trigger_buffer' (18#1) [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/imports/imports/Modules/My_Modules/trigger_buffer.sv:1]
INFO: [Synth 8-6157] synthesizing module 'function_pixel_logic' [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/imports/imports/My_Modules/function_pixel_logic.sv:1]
	Parameter OFFSET_25 bound to: 2048 - type: integer 
	Parameter OFFSET_20 bound to: 1638 - type: integer 
	Parameter OFFSET_15 bound to: 1228 - type: integer 
	Parameter OFFSET_AUDIO bound to: 1025 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'function_pixel_logic' (19#1) [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/imports/imports/My_Modules/function_pixel_logic.sv:1]
INFO: [Synth 8-6157] synthesizing module 'fft_bram' [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.runs/synth_1/.Xil/Vivado-15151-eecs-digital-49/realtime/fft_bram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fft_bram' (20#1) [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.runs/synth_1/.Xil/Vivado-15151-eecs-digital-49/realtime/fft_bram_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'level_to_pulse' [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/imports/Given_Modules/level_to_pulse.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'level_to_pulse' (21#1) [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/imports/Given_Modules/level_to_pulse.sv:1]
INFO: [Synth 8-6157] synthesizing module 'bram_to_fft' [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/imports/hdl/bram_to_fft.v:7]
INFO: [Synth 8-6155] done synthesizing module 'bram_to_fft' (22#1) [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/imports/hdl/bram_to_fft.v:7]
INFO: [Synth 8-6157] synthesizing module 'fft_mag' [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/bd/fft_mag/synth/fft_mag.v:13]
INFO: [Synth 8-6157] synthesizing module 'fft_mag_axis_register_slice_2_0' [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.runs/synth_1/.Xil/Vivado-15151-eecs-digital-49/realtime/fft_mag_axis_register_slice_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fft_mag_axis_register_slice_2_0' (23#1) [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.runs/synth_1/.Xil/Vivado-15151-eecs-digital-49/realtime/fft_mag_axis_register_slice_2_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'axis_register_slice_2' of module 'fft_mag_axis_register_slice_2_0' has 10 connections declared, but only 9 given [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/bd/fft_mag/synth/fft_mag.v:76]
INFO: [Synth 8-6157] synthesizing module 'fft_mag_c_addsub_0_0' [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.runs/synth_1/.Xil/Vivado-15151-eecs-digital-49/realtime/fft_mag_c_addsub_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fft_mag_c_addsub_0_0' (24#1) [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.runs/synth_1/.Xil/Vivado-15151-eecs-digital-49/realtime/fft_mag_c_addsub_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'fft_mag_cordic_0_0' [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.runs/synth_1/.Xil/Vivado-15151-eecs-digital-49/realtime/fft_mag_cordic_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fft_mag_cordic_0_0' (25#1) [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.runs/synth_1/.Xil/Vivado-15151-eecs-digital-49/realtime/fft_mag_cordic_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'fft_mag_mult_gen_0_0' [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.runs/synth_1/.Xil/Vivado-15151-eecs-digital-49/realtime/fft_mag_mult_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fft_mag_mult_gen_0_0' (26#1) [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.runs/synth_1/.Xil/Vivado-15151-eecs-digital-49/realtime/fft_mag_mult_gen_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'fft_mag_mult_gen_1_0' [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.runs/synth_1/.Xil/Vivado-15151-eecs-digital-49/realtime/fft_mag_mult_gen_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fft_mag_mult_gen_1_0' (27#1) [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.runs/synth_1/.Xil/Vivado-15151-eecs-digital-49/realtime/fft_mag_mult_gen_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'fft_mag_xfft_0_0' [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.runs/synth_1/.Xil/Vivado-15151-eecs-digital-49/realtime/fft_mag_xfft_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fft_mag_xfft_0_0' (28#1) [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.runs/synth_1/.Xil/Vivado-15151-eecs-digital-49/realtime/fft_mag_xfft_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'xfft_0' of module 'fft_mag_xfft_0_0' has 19 connections declared, but only 13 given [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/bd/fft_mag/synth/fft_mag.v:111]
INFO: [Synth 8-6157] synthesizing module 'fft_mag_xlconcat_0_0' [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/bd/fft_mag/ip/fft_mag_xlconcat_0_0/synth/fft_mag_xlconcat_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_3_xlconcat' [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/bd/fft_mag/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 3 - type: integer 
	Parameter IN1_WIDTH bound to: 12 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 16 - type: integer 
	Parameter NUM_PORTS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_3_xlconcat' (29#1) [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/bd/fft_mag/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'fft_mag_xlconcat_0_0' (30#1) [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/bd/fft_mag/ip/fft_mag_xlconcat_0_0/synth/fft_mag_xlconcat_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'fft_mag_xlconstant_0_0' [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/bd/fft_mag/ip/fft_mag_xlconstant_0_0/synth/fft_mag_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_6_xlconstant' [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/bd/fft_mag/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 0 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_6_xlconstant' (31#1) [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/bd/fft_mag/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fft_mag_xlconstant_0_0' (32#1) [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/bd/fft_mag/ip/fft_mag_xlconstant_0_0/synth/fft_mag_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'fft_mag_xlconstant_1_0' [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/bd/fft_mag/ip/fft_mag_xlconstant_1_0/synth/fft_mag_xlconstant_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_6_xlconstant__parameterized0' [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/bd/fft_mag/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_6_xlconstant__parameterized0' (32#1) [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/bd/fft_mag/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fft_mag_xlconstant_1_0' (33#1) [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/bd/fft_mag/ip/fft_mag_xlconstant_1_0/synth/fft_mag_xlconstant_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'fft_mag_xlconstant_2_0' [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/bd/fft_mag/ip/fft_mag_xlconstant_2_0/synth/fft_mag_xlconstant_2_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_6_xlconstant__parameterized1' [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/bd/fft_mag/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 0 - type: integer 
	Parameter CONST_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_6_xlconstant__parameterized1' (33#1) [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/bd/fft_mag/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fft_mag_xlconstant_2_0' (34#1) [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/bd/fft_mag/ip/fft_mag_xlconstant_2_0/synth/fft_mag_xlconstant_2_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'fft_mag_xlslice_0_0' [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/bd/fft_mag/ip/fft_mag_xlslice_0_0/synth/fft_mag_xlslice_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice' [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/bd/fft_mag/ipshared/f044/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 32 - type: integer 
	Parameter DIN_FROM bound to: 15 - type: integer 
	Parameter DIN_TO bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice' (35#1) [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/bd/fft_mag/ipshared/f044/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'fft_mag_xlslice_0_0' (36#1) [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/bd/fft_mag/ip/fft_mag_xlslice_0_0/synth/fft_mag_xlslice_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'fft_mag_xlslice_1_0' [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/bd/fft_mag/ip/fft_mag_xlslice_1_0/synth/fft_mag_xlslice_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized0' [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/bd/fft_mag/ipshared/f044/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 32 - type: integer 
	Parameter DIN_FROM bound to: 31 - type: integer 
	Parameter DIN_TO bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized0' (36#1) [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/bd/fft_mag/ipshared/f044/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'fft_mag_xlslice_1_0' (37#1) [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/bd/fft_mag/ip/fft_mag_xlslice_1_0/synth/fft_mag_xlslice_1_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'fft_mag' (38#1) [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/bd/fft_mag/synth/fft_mag.v:13]
INFO: [Synth 8-6157] synthesizing module 'histogram_bram' [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.runs/synth_1/.Xil/Vivado-15151-eecs-digital-49/realtime/histogram_bram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'histogram_bram' (39#1) [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.runs/synth_1/.Xil/Vivado-15151-eecs-digital-49/realtime/histogram_bram_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'histogram' [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/imports/Modules/histogram.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'histogram' (40#1) [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/imports/Modules/histogram.sv:7]
WARNING: [Synth 8-3848] Net led in module/entity top_level does not have driver. [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/new/top_level.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'top_level' (41#1) [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/new/top_level.sv:9]
WARNING: [Synth 8-3917] design top_level has port aud_sd driven by constant 1
WARNING: [Synth 8-3331] design histogram has unconnected port blank
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized0 has unconnected port Din[15]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized0 has unconnected port Din[14]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized0 has unconnected port Din[13]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized0 has unconnected port Din[12]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized0 has unconnected port Din[11]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized0 has unconnected port Din[10]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized0 has unconnected port Din[9]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized0 has unconnected port Din[8]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized0 has unconnected port Din[7]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized0 has unconnected port Din[6]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized0 has unconnected port Din[5]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized0 has unconnected port Din[4]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized0 has unconnected port Din[3]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized0 has unconnected port Din[2]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized0 has unconnected port Din[1]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized0 has unconnected port Din[0]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[31]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[30]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[29]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[28]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[27]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[26]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[25]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[24]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[23]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[22]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[21]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[20]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[19]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[18]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[17]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[16]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In3[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In4[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In5[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In6[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In7[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In8[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In9[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In10[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In11[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In12[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In13[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In14[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In15[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In16[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In17[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In18[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In19[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In20[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In21[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In22[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In23[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In24[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In25[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In26[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In27[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In28[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In29[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In30[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In31[0]
WARNING: [Synth 8-3331] design function_pixel_logic has unconnected port reset_in
WARNING: [Synth 8-3331] design trigger_buffer has unconnected port hcount_in[10]
WARNING: [Synth 8-3331] design AM_audio_condition has unconnected port audio_offset[9]
WARNING: [Synth 8-3331] design AM_audio_condition has unconnected port audio_offset[8]
WARNING: [Synth 8-3331] design AM_audio_condition has unconnected port audio_offset[7]
WARNING: [Synth 8-3331] design AM_audio_condition has unconnected port audio_offset[6]
WARNING: [Synth 8-3331] design AM_audio_condition has unconnected port audio_offset[5]
WARNING: [Synth 8-3331] design AM_audio_condition has unconnected port audio_offset[4]
WARNING: [Synth 8-3331] design AM_audio_condition has unconnected port audio_offset[3]
WARNING: [Synth 8-3331] design AM_audio_condition has unconnected port audio_offset[2]
WARNING: [Synth 8-3331] design AM_audio_condition has unconnected port audio_offset[1]
WARNING: [Synth 8-3331] design AM_audio_condition has unconnected port audio_offset[0]
WARNING: [Synth 8-3331] design top_level has unconnected port led[15]
WARNING: [Synth 8-3331] design top_level has unconnected port led[14]
WARNING: [Synth 8-3331] design top_level has unconnected port led[13]
WARNING: [Synth 8-3331] design top_level has unconnected port led[12]
WARNING: [Synth 8-3331] design top_level has unconnected port led[11]
WARNING: [Synth 8-3331] design top_level has unconnected port led[10]
WARNING: [Synth 8-3331] design top_level has unconnected port led[9]
WARNING: [Synth 8-3331] design top_level has unconnected port led[8]
WARNING: [Synth 8-3331] design top_level has unconnected port led[7]
WARNING: [Synth 8-3331] design top_level has unconnected port led[6]
WARNING: [Synth 8-3331] design top_level has unconnected port led[5]
WARNING: [Synth 8-3331] design top_level has unconnected port led[4]
WARNING: [Synth 8-3331] design top_level has unconnected port led[3]
WARNING: [Synth 8-3331] design top_level has unconnected port led[2]
WARNING: [Synth 8-3331] design top_level has unconnected port led[1]
WARNING: [Synth 8-3331] design top_level has unconnected port led[0]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[14]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[13]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[9]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[8]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[7]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[6]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[5]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[1]
WARNING: [Synth 8-3331] design top_level has unconnected port btnc
WARNING: [Synth 8-3331] design top_level has unconnected port jd[7]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1870.477 ; gain = 213.250 ; free physical = 1547 ; free virtual = 10189
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1879.379 ; gain = 222.152 ; free physical = 1549 ; free virtual = 10191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1879.379 ; gain = 222.152 ; free physical = 1549 ; free virtual = 10191
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/bd/fft_mag/ip/fft_mag_axis_register_slice_2_0/fft_mag_axis_register_slice_2_0/fft_mag_axis_register_slice_2_0_in_context.xdc] for cell 'fft_mag_i/axis_register_slice_2'
Finished Parsing XDC File [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/bd/fft_mag/ip/fft_mag_axis_register_slice_2_0/fft_mag_axis_register_slice_2_0/fft_mag_axis_register_slice_2_0_in_context.xdc] for cell 'fft_mag_i/axis_register_slice_2'
Parsing XDC File [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/bd/fft_mag/ip/fft_mag_c_addsub_0_0/fft_mag_c_addsub_0_0/fft_mag_c_addsub_0_0_in_context.xdc] for cell 'fft_mag_i/c_addsub_0'
Finished Parsing XDC File [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/bd/fft_mag/ip/fft_mag_c_addsub_0_0/fft_mag_c_addsub_0_0/fft_mag_c_addsub_0_0_in_context.xdc] for cell 'fft_mag_i/c_addsub_0'
Parsing XDC File [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/bd/fft_mag/ip/fft_mag_cordic_0_0/fft_mag_cordic_0_0/fft_mag_cordic_0_0_in_context.xdc] for cell 'fft_mag_i/cordic_0'
Finished Parsing XDC File [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/bd/fft_mag/ip/fft_mag_cordic_0_0/fft_mag_cordic_0_0/fft_mag_cordic_0_0_in_context.xdc] for cell 'fft_mag_i/cordic_0'
Parsing XDC File [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/bd/fft_mag/ip/fft_mag_mult_gen_0_0/fft_mag_mult_gen_0_0/fft_mag_mult_gen_0_0_in_context.xdc] for cell 'fft_mag_i/mult_gen_0'
Finished Parsing XDC File [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/bd/fft_mag/ip/fft_mag_mult_gen_0_0/fft_mag_mult_gen_0_0/fft_mag_mult_gen_0_0_in_context.xdc] for cell 'fft_mag_i/mult_gen_0'
Parsing XDC File [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/bd/fft_mag/ip/fft_mag_mult_gen_1_0/fft_mag_mult_gen_1_0/fft_mag_mult_gen_0_0_in_context.xdc] for cell 'fft_mag_i/mult_gen_1'
Finished Parsing XDC File [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/bd/fft_mag/ip/fft_mag_mult_gen_1_0/fft_mag_mult_gen_1_0/fft_mag_mult_gen_0_0_in_context.xdc] for cell 'fft_mag_i/mult_gen_1'
Parsing XDC File [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/bd/fft_mag/ip/fft_mag_xfft_0_0/fft_mag_xfft_0_0/fft_mag_xfft_0_0_in_context.xdc] for cell 'fft_mag_i/xfft_0'
Finished Parsing XDC File [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/bd/fft_mag/ip/fft_mag_xfft_0_0/fft_mag_xfft_0_0/fft_mag_xfft_0_0_in_context.xdc] for cell 'fft_mag_i/xfft_0'
Parsing XDC File [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/ip/sine_wave/sine_wave/sine_wave_in_context.xdc] for cell 'LO/LO_sine_wave'
Finished Parsing XDC File [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/ip/sine_wave/sine_wave/sine_wave_in_context.xdc] for cell 'LO/LO_sine_wave'
Parsing XDC File [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clkdivider'
Finished Parsing XDC File [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clkdivider'
Parsing XDC File [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/ip/frame_bram/frame_bram/frame_bram_in_context.xdc] for cell 'my_buffer/frame1'
Finished Parsing XDC File [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/ip/frame_bram/frame_bram/frame_bram_in_context.xdc] for cell 'my_buffer/frame1'
Parsing XDC File [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/ip/frame_bram/frame_bram/frame_bram_in_context.xdc] for cell 'my_buffer/frame2'
Finished Parsing XDC File [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/ip/frame_bram/frame_bram/frame_bram_in_context.xdc] for cell 'my_buffer/frame2'
Parsing XDC File [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/ip/fft_bram/fft_bram/fft_bram_in_context.xdc] for cell 'bram1'
Finished Parsing XDC File [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/ip/fft_bram/fft_bram/fft_bram_in_context.xdc] for cell 'bram1'
Parsing XDC File [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/ip/histogram_bram/histogram_bram/histogram_bram_in_context.xdc] for cell 'bram2'
Finished Parsing XDC File [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/ip/histogram_bram/histogram_bram/histogram_bram_in_context.xdc] for cell 'bram2'
Parsing XDC File [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/constrs_1/imports/6_111/nexys4_ddr_default.xdc]
WARNING: [Vivado 12-584] No ports matched 'jb[6]'. [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/constrs_1/imports/6_111/nexys4_ddr_default.xdc:120]
WARNING: [Vivado 12-584] No ports matched 'jb[7]'. [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/constrs_1/imports/6_111/nexys4_ddr_default.xdc:121]
Finished Parsing XDC File [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/constrs_1/imports/6_111/nexys4_ddr_default.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/constrs_1/imports/6_111/nexys4_ddr_default.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_level_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/constrs_1/imports/6_111/nexys4_ddr_default.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2043.926 ; gain = 0.000 ; free physical = 1415 ; free virtual = 10057
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2043.926 ; gain = 0.000 ; free physical = 1415 ; free virtual = 10057
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'bram1' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'bram2' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'LO/LO_sine_wave' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'my_buffer/frame1' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'my_buffer/frame2' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2046.895 ; gain = 389.668 ; free physical = 1514 ; free virtual = 10156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2046.895 ; gain = 389.668 ; free physical = 1514 ; free virtual = 10156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_100mhz. (constraint file  {/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc}, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_100mhz. (constraint file  {/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc}, line 5).
Applied set_property DONT_TOUCH = true for fft_mag_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fft_mag_i/axis_register_slice_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fft_mag_i/c_addsub_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fft_mag_i/cordic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fft_mag_i/mult_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fft_mag_i/mult_gen_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fft_mag_i/xfft_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fft_mag_i/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fft_mag_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fft_mag_i/xlconstant_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fft_mag_i/xlconstant_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fft_mag_i/xlslice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fft_mag_i/xlslice_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for LO/LO_sine_wave. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clkdivider. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for my_buffer/frame1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for my_buffer/frame2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bram1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bram2. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2046.895 ; gain = 389.668 ; free physical = 1516 ; free virtual = 10158
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'control_center_frequency'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/imports/imports/My_Modules/control_period.sv:19]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'control_period'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'trigger_buffer'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/imports/Modules/histogram.sv:51]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   RESET |                              000 |                              000
                    IDLE |                              001 |                              001
         RIGHT_INCREMENT |                              010 |                              011
          LEFT_INCREMENT |                              011 |                              111
             WAIT_NORMAL |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'control_center_frequency'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   RESET |                              000 |                              000
                    IDLE |                              001 |                              001
         RIGHT_INCREMENT |                              010 |                              011
          LEFT_INCREMENT |                              011 |                              111
             WAIT_NORMAL |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'control_period'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   RESET |                             0000 |                            00000
  BRAM1_WAIT_FOR_TRIGGER |                             0001 |                            00001
    BRAM1_VERIFY_TRIGGER |                             0010 |                            00011
     BRAM1_WAIT_FOR_FILL |                             0011 |                            00111
    BRAM1_WAIT_FOR_FRAME |                             0100 |                            01111
  BRAM2_WAIT_FOR_TRIGGER |                             0101 |                            11111
    BRAM2_VERIFY_TRIGGER |                             0110 |                            11101
     BRAM2_WAIT_FOR_FILL |                             0111 |                            11001
    BRAM2_WAIT_FOR_FRAME |                             1000 |                            10001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'trigger_buffer'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2046.898 ; gain = 389.672 ; free physical = 1503 ; free virtual = 10147
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input    101 Bit       Adders := 4     
	   8 Input     41 Bit       Adders := 1     
	   3 Input     34 Bit       Adders := 6     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 3     
	   3 Input     20 Bit       Adders := 2     
	   2 Input     18 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 12    
	   3 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 7     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 7     
	   8 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 5     
	   3 Input      3 Bit       Adders := 4     
	   2 Input      1 Bit       Adders := 3     
+---Registers : 
	              101 Bit    Registers := 32    
	               34 Bit    Registers := 14    
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 33    
	               18 Bit    Registers := 1     
	               13 Bit    Registers := 3     
	               12 Bit    Registers := 30    
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 9     
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 76    
+---Multipliers : 
	               18x101  Multipliers := 4     
	                 1x34  Multipliers := 1     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   5 Input     18 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 4     
	   3 Input     18 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 13    
	   6 Input     12 Bit        Muxes := 4     
	   9 Input     12 Bit        Muxes := 23    
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   9 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   3 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 22    
	   6 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 147   
	   5 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 8     
	   9 Input      1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top_level 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 3     
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
Module xvga 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module synchronize 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module control_center_frequency 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 2     
+---Registers : 
	               18 Bit    Registers := 1     
+---Muxes : 
	   5 Input     18 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 2     
Module ADC_Interface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module Local_Oscillator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
Module AM_BP_Filter 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input    101 Bit       Adders := 1     
	   3 Input     34 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	              101 Bit    Registers := 8     
	               34 Bit    Registers := 1     
	               24 Bit    Registers := 8     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Multipliers : 
	               18x101  Multipliers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   3 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module Peak_detect_hold 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input     41 Bit       Adders := 1     
	   3 Input     34 Bit       Adders := 2     
	   8 Input      4 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               34 Bit    Registers := 10    
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Multipliers : 
	                 1x34  Multipliers := 1     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 21    
Module AM_audio_condition 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module DAC_stuff 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module control_height 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 4     
+---Registers : 
	               12 Bit    Registers := 2     
	                3 Bit    Registers := 2     
+---Muxes : 
	   6 Input     12 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   6 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 4     
Module control_trigger_height 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                3 Bit    Registers := 2     
+---Muxes : 
	   6 Input     12 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   6 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 4     
Module control_period 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 2     
Module trigger_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 4     
+---Registers : 
	               12 Bit    Registers := 24    
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 4     
	   9 Input     12 Bit        Muxes := 23    
	   2 Input     10 Bit        Muxes := 2     
	   9 Input     10 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
	   9 Input      1 Bit        Muxes := 13    
Module function_pixel_logic 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 3     
	   2 Input     12 Bit       Adders := 4     
	   3 Input     12 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
Module level_to_pulse 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module bram_to_fft 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module histogram 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     20 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               13 Bit    Registers := 1     
	               10 Bit    Registers := 1     
+---Muxes : 
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP phase_inc0, operation Mode is: A*(B:0x35b0).
DSP Report: operator phase_inc0 is absorbed into DSP phase_inc0.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 6 [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/new/AM_BP_Filter.sv:73]
DSP Report: Generating DSP x_sum2, operation Mode is: A*B.
DSP Report: operator x_sum2 is absorbed into DSP x_sum2.
DSP Report: Generating DSP y_sum2, operation Mode is: A*B.
DSP Report: operator y_sum2 is absorbed into DSP y_sum2.
DSP Report: operator y_sum2 is absorbed into DSP y_sum2.
DSP Report: Generating DSP y_sum2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator y_sum2 is absorbed into DSP y_sum2.
DSP Report: operator y_sum2 is absorbed into DSP y_sum2.
DSP Report: Generating DSP y_sum2, operation Mode is: A*B.
DSP Report: operator y_sum2 is absorbed into DSP y_sum2.
DSP Report: operator y_sum2 is absorbed into DSP y_sum2.
DSP Report: Generating DSP y_sum2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator y_sum2 is absorbed into DSP y_sum2.
DSP Report: operator y_sum2 is absorbed into DSP y_sum2.
DSP Report: Generating DSP y_sum2, operation Mode is: A*B.
DSP Report: operator y_sum2 is absorbed into DSP y_sum2.
DSP Report: operator y_sum2 is absorbed into DSP y_sum2.
DSP Report: Generating DSP y_sum2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator y_sum2 is absorbed into DSP y_sum2.
DSP Report: operator y_sum2 is absorbed into DSP y_sum2.
DSP Report: Generating DSP x_sum2, operation Mode is: A*B.
DSP Report: operator x_sum2 is absorbed into DSP x_sum2.
DSP Report: Generating DSP y_sum2, operation Mode is: A*B.
DSP Report: operator y_sum2 is absorbed into DSP y_sum2.
DSP Report: operator y_sum2 is absorbed into DSP y_sum2.
DSP Report: Generating DSP y_sum2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator y_sum2 is absorbed into DSP y_sum2.
DSP Report: operator y_sum2 is absorbed into DSP y_sum2.
DSP Report: Generating DSP y_sum2, operation Mode is: A*B.
DSP Report: operator y_sum2 is absorbed into DSP y_sum2.
DSP Report: operator y_sum2 is absorbed into DSP y_sum2.
DSP Report: Generating DSP y_sum2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator y_sum2 is absorbed into DSP y_sum2.
DSP Report: operator y_sum2 is absorbed into DSP y_sum2.
DSP Report: Generating DSP y_sum2, operation Mode is: A*B.
DSP Report: operator y_sum2 is absorbed into DSP y_sum2.
DSP Report: operator y_sum2 is absorbed into DSP y_sum2.
DSP Report: Generating DSP y_sum2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator y_sum2 is absorbed into DSP y_sum2.
DSP Report: operator y_sum2 is absorbed into DSP y_sum2.
DSP Report: Generating DSP x_sum2, operation Mode is: A*B.
DSP Report: operator x_sum2 is absorbed into DSP x_sum2.
DSP Report: Generating DSP y_sum2, operation Mode is: A*B.
DSP Report: operator y_sum2 is absorbed into DSP y_sum2.
DSP Report: operator y_sum2 is absorbed into DSP y_sum2.
DSP Report: Generating DSP y_sum2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator y_sum2 is absorbed into DSP y_sum2.
DSP Report: operator y_sum2 is absorbed into DSP y_sum2.
DSP Report: Generating DSP y_sum2, operation Mode is: A*B.
DSP Report: operator y_sum2 is absorbed into DSP y_sum2.
DSP Report: operator y_sum2 is absorbed into DSP y_sum2.
DSP Report: Generating DSP y_sum2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator y_sum2 is absorbed into DSP y_sum2.
DSP Report: operator y_sum2 is absorbed into DSP y_sum2.
DSP Report: Generating DSP y_sum2, operation Mode is: A*B.
DSP Report: operator y_sum2 is absorbed into DSP y_sum2.
DSP Report: operator y_sum2 is absorbed into DSP y_sum2.
DSP Report: Generating DSP y_sum2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator y_sum2 is absorbed into DSP y_sum2.
DSP Report: operator y_sum2 is absorbed into DSP y_sum2.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 6 [/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/new/AM_BP_Filter.sv:73]
DSP Report: Generating DSP audio_HP_sec_1/x_sum2, operation Mode is: A*B.
DSP Report: operator audio_HP_sec_1/x_sum2 is absorbed into DSP audio_HP_sec_1/x_sum2.
DSP Report: Generating DSP audio_HP_sec_1/y_sum2, operation Mode is: A*B.
DSP Report: operator audio_HP_sec_1/y_sum2 is absorbed into DSP audio_HP_sec_1/y_sum2.
DSP Report: operator audio_HP_sec_1/y_sum2 is absorbed into DSP audio_HP_sec_1/y_sum2.
DSP Report: Generating DSP audio_HP_sec_1/y_sum2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator audio_HP_sec_1/y_sum2 is absorbed into DSP audio_HP_sec_1/y_sum2.
DSP Report: operator audio_HP_sec_1/y_sum2 is absorbed into DSP audio_HP_sec_1/y_sum2.
DSP Report: Generating DSP audio_HP_sec_1/y_sum2, operation Mode is: A*B.
DSP Report: operator audio_HP_sec_1/y_sum2 is absorbed into DSP audio_HP_sec_1/y_sum2.
DSP Report: operator audio_HP_sec_1/y_sum2 is absorbed into DSP audio_HP_sec_1/y_sum2.
DSP Report: Generating DSP audio_HP_sec_1/y_sum2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator audio_HP_sec_1/y_sum2 is absorbed into DSP audio_HP_sec_1/y_sum2.
DSP Report: operator audio_HP_sec_1/y_sum2 is absorbed into DSP audio_HP_sec_1/y_sum2.
DSP Report: Generating DSP audio_HP_sec_1/y_sum2, operation Mode is: A*B.
DSP Report: operator audio_HP_sec_1/y_sum2 is absorbed into DSP audio_HP_sec_1/y_sum2.
DSP Report: operator audio_HP_sec_1/y_sum2 is absorbed into DSP audio_HP_sec_1/y_sum2.
DSP Report: Generating DSP audio_HP_sec_1/y_sum2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator audio_HP_sec_1/y_sum2 is absorbed into DSP audio_HP_sec_1/y_sum2.
DSP Report: operator audio_HP_sec_1/y_sum2 is absorbed into DSP audio_HP_sec_1/y_sum2.
DSP Report: Generating DSP scaled_signal_height1, operation Mode is: A*B.
DSP Report: operator scaled_signal_height1 is absorbed into DSP scaled_signal_height1.
DSP Report: Generating DSP scaled_signal_height1, operation Mode is: (D+(A:0x3ffffbff))*B.
DSP Report: operator scaled_signal_height1 is absorbed into DSP scaled_signal_height1.
DSP Report: operator scaled_signal_height2 is absorbed into DSP scaled_signal_height1.
DSP Report: Generating DSP scaled_trigger_height1, operation Mode is: A*B.
DSP Report: operator scaled_trigger_height1 is absorbed into DSP scaled_trigger_height1.
DSP Report: Generating DSP scaled_trigger_height1, operation Mode is: A*B.
DSP Report: operator scaled_trigger_height1 is absorbed into DSP scaled_trigger_height1.
DSP Report: Generating DSP sample_LO_mixer/p_out0, operation Mode is: A*B.
DSP Report: operator sample_LO_mixer/p_out0 is absorbed into DSP sample_LO_mixer/p_out0.
WARNING: [Synth 8-3917] design top_level has port aud_sd driven by constant 1
INFO: [Synth 8-3886] merging instance 'bram_to_fft_0/frame_tdata_reg[16]' (FDRE) to 'bram_to_fft_0/frame_tdata_reg[17]'
INFO: [Synth 8-3886] merging instance 'bram_to_fft_0/frame_tdata_reg[17]' (FDRE) to 'bram_to_fft_0/frame_tdata_reg[18]'
INFO: [Synth 8-3886] merging instance 'bram_to_fft_0/frame_tdata_reg[18]' (FDRE) to 'bram_to_fft_0/frame_tdata_reg[19]'
INFO: [Synth 8-3886] merging instance 'bram_to_fft_0/frame_tdata_reg[19]' (FDRE) to 'bram_to_fft_0/frame_tdata_reg[20]'
INFO: [Synth 8-3886] merging instance 'bram_to_fft_0/frame_tdata_reg[20]' (FDRE) to 'bram_to_fft_0/frame_tdata_reg[21]'
INFO: [Synth 8-3886] merging instance 'bram_to_fft_0/frame_tdata_reg[21]' (FDRE) to 'bram_to_fft_0/frame_tdata_reg[22]'
INFO: [Synth 8-3886] merging instance 'bram_to_fft_0/frame_tdata_reg[22]' (FDRE) to 'bram_to_fft_0/frame_tdata_reg[23]'
INFO: [Synth 8-3886] merging instance 'bram_to_fft_0/frame_tdata_reg[23]' (FDRE) to 'bram_to_fft_0/frame_tdata_reg[24]'
INFO: [Synth 8-3886] merging instance 'bram_to_fft_0/frame_tdata_reg[24]' (FDRE) to 'bram_to_fft_0/frame_tdata_reg[25]'
INFO: [Synth 8-3886] merging instance 'bram_to_fft_0/frame_tdata_reg[25]' (FDRE) to 'bram_to_fft_0/frame_tdata_reg[26]'
INFO: [Synth 8-3886] merging instance 'bram_to_fft_0/frame_tdata_reg[26]' (FDRE) to 'bram_to_fft_0/frame_tdata_reg[27]'
INFO: [Synth 8-3886] merging instance 'bram_to_fft_0/frame_tdata_reg[27]' (FDRE) to 'bram_to_fft_0/frame_tdata_reg[28]'
INFO: [Synth 8-3886] merging instance 'bram_to_fft_0/frame_tdata_reg[28]' (FDRE) to 'bram_to_fft_0/frame_tdata_reg[29]'
INFO: [Synth 8-3886] merging instance 'bram_to_fft_0/frame_tdata_reg[29]' (FDRE) to 'bram_to_fft_0/frame_tdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'bram_to_fft_0/frame_tdata_reg[30]' (FDRE) to 'bram_to_fft_0/frame_tdata_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bram_to_fft_0/\frame_tdata_reg[31] )
INFO: [Synth 8-3886] merging instance 'fft_histogram/pixel_reg[4]' (FD) to 'fft_histogram/pixel_reg[2]'
INFO: [Synth 8-3886] merging instance 'fft_histogram/pixel_reg[6]' (FD) to 'fft_histogram/pixel_reg[7]'
INFO: [Synth 8-3886] merging instance 'fft_histogram/pixel_reg[2]' (FD) to 'fft_histogram/pixel_reg[3]'
INFO: [Synth 8-3886] merging instance 'rgb_reg[6]' (FD) to 'rgb_reg[7]'
INFO: [Synth 8-3886] merging instance 'rgb_reg[2]' (FD) to 'rgb_reg[3]'
INFO: [Synth 8-3886] merging instance 'AM_BP_sec_2/x_reg[7][22]' (FDRE) to 'AM_BP_sec_2/x_reg[7][23]'
INFO: [Synth 8-3886] merging instance 'AM_BP_sec_2/x_reg[6][22]' (FDRE) to 'AM_BP_sec_2/x_reg[6][23]'
INFO: [Synth 8-3886] merging instance 'AM_BP_sec_2/x_reg[5][22]' (FDRE) to 'AM_BP_sec_2/x_reg[5][23]'
INFO: [Synth 8-3886] merging instance 'AM_BP_sec_2/x_reg[4][22]' (FDRE) to 'AM_BP_sec_2/x_reg[4][23]'
INFO: [Synth 8-3886] merging instance 'AM_BP_sec_2/x_reg[3][22]' (FDRE) to 'AM_BP_sec_2/x_reg[3][23]'
INFO: [Synth 8-3886] merging instance 'AM_BP_sec_2/x_reg[2][22]' (FDRE) to 'AM_BP_sec_2/x_reg[2][23]'
INFO: [Synth 8-3886] merging instance 'AM_BP_sec_2/x_reg[1][22]' (FDRE) to 'AM_BP_sec_2/x_reg[1][23]'
INFO: [Synth 8-3886] merging instance 'AM_BP_sec_2/x_reg[0][22]' (FDRE) to 'AM_BP_sec_2/x_reg[0][23]'
INFO: [Synth 8-3886] merging instance 'AM_BP_sec_3/x_reg[7][22]' (FDRE) to 'AM_BP_sec_3/x_reg[7][23]'
INFO: [Synth 8-3886] merging instance 'AM_BP_sec_3/x_reg[6][22]' (FDRE) to 'AM_BP_sec_3/x_reg[6][23]'
INFO: [Synth 8-3886] merging instance 'AM_BP_sec_3/x_reg[5][22]' (FDRE) to 'AM_BP_sec_3/x_reg[5][23]'
INFO: [Synth 8-3886] merging instance 'AM_BP_sec_3/x_reg[4][22]' (FDRE) to 'AM_BP_sec_3/x_reg[4][23]'
INFO: [Synth 8-3886] merging instance 'AM_BP_sec_3/x_reg[3][22]' (FDRE) to 'AM_BP_sec_3/x_reg[3][23]'
INFO: [Synth 8-3886] merging instance 'AM_BP_sec_3/x_reg[2][22]' (FDRE) to 'AM_BP_sec_3/x_reg[2][23]'
INFO: [Synth 8-3886] merging instance 'AM_BP_sec_3/x_reg[1][22]' (FDRE) to 'AM_BP_sec_3/x_reg[1][23]'
INFO: [Synth 8-3886] merging instance 'AM_BP_sec_3/x_reg[0][22]' (FDRE) to 'AM_BP_sec_3/x_reg[0][23]'
INFO: [Synth 8-3886] merging instance 'fft_histogram/pixel_reg[5]' (FD) to 'fft_histogram/pixel_reg[8]'
INFO: [Synth 8-3886] merging instance 'fft_histogram/pixel_reg[7]' (FD) to 'fft_histogram/pixel_reg[3]'
INFO: [Synth 8-3886] merging instance 'fft_histogram/pixel_reg[3]' (FD) to 'fft_histogram/pixel_reg[9]'
INFO: [Synth 8-3886] merging instance 'fft_histogram/pixel_reg[8]' (FD) to 'fft_histogram/pixel_reg[10]'
INFO: [Synth 8-3886] merging instance 'fft_histogram/pixel_reg[10]' (FD) to 'fft_histogram/pixel_reg[11]'
INFO: [Synth 8-3886] merging instance 'rgb_reg[5]' (FD) to 'rgb_reg[8]'
INFO: [Synth 8-3886] merging instance 'rgb_reg[7]' (FD) to 'rgb_reg[9]'
INFO: [Synth 8-3886] merging instance 'rgb_reg[8]' (FD) to 'rgb_reg[10]'
INFO: [Synth 8-3886] merging instance 'rgb_reg[10]' (FD) to 'rgb_reg[11]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 2046.898 ; gain = 389.672 ; free physical = 1449 ; free virtual = 10104
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+---------------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name          | DSP Mapping          | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Local_Oscillator     | A*(B:0x35b0)         | 18     | 14     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|AM_BP_Filter         | A*B                  | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|AM_BP_Filter         | A*B                  | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|AM_BP_Filter         | (PCIN>>17)+A*B       | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|AM_BP_Filter         | A*B                  | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|AM_BP_Filter         | (PCIN>>17)+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|AM_BP_Filter         | A*B                  | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|AM_BP_Filter         | (PCIN>>17)+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|AM_BP_Filter         | A*B                  | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|AM_BP_Filter         | A*B                  | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|AM_BP_Filter         | (PCIN>>17)+A*B       | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|AM_BP_Filter         | A*B                  | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|AM_BP_Filter         | (PCIN>>17)+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|AM_BP_Filter         | A*B                  | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|AM_BP_Filter         | (PCIN>>17)+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|AM_BP_Filter         | A*B                  | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|AM_BP_Filter         | A*B                  | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|AM_BP_Filter         | (PCIN>>17)+A*B       | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|AM_BP_Filter         | A*B                  | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|AM_BP_Filter         | (PCIN>>17)+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|AM_BP_Filter         | A*B                  | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|AM_BP_Filter         | (PCIN>>17)+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|AM_BP_Filter         | A*B                  | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|AM_audio_condition   | A*B                  | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|AM_audio_condition   | (PCIN>>17)+A*B       | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|AM_audio_condition   | A*B                  | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|AM_audio_condition   | (PCIN>>17)+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|AM_audio_condition   | A*B                  | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|AM_audio_condition   | (PCIN>>17)+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|function_pixel_logic | A*B                  | 23     | 12     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|function_pixel_logic | (D+(A:0x3ffffbff))*B | 12     | 12     | -      | 12     | 35     | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|function_pixel_logic | A*B                  | 23     | 12     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|function_pixel_logic | A*B                  | 23     | 12     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mixer                | A*B                  | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+---------------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clkdivider/clk_out1' to pin 'clkdivider/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clkdivider/clk_out2' to pin 'clkdivider/bbstub_clk_out2/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 2046.898 ; gain = 389.672 ; free physical = 1290 ; free virtual = 9945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 2079.922 ; gain = 422.695 ; free physical = 1268 ; free virtual = 9923
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:53 ; elapsed = 00:00:57 . Memory (MB): peak = 2112.672 ; gain = 455.445 ; free physical = 1250 ; free virtual = 9905
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module clkdivider has unconnected pin reset
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:54 ; elapsed = 00:00:58 . Memory (MB): peak = 2112.676 ; gain = 455.449 ; free physical = 1247 ; free virtual = 9902
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:54 ; elapsed = 00:00:59 . Memory (MB): peak = 2112.676 ; gain = 455.449 ; free physical = 1247 ; free virtual = 9902
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:56 ; elapsed = 00:01:00 . Memory (MB): peak = 2112.676 ; gain = 455.449 ; free physical = 1247 ; free virtual = 9902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:56 ; elapsed = 00:01:00 . Memory (MB): peak = 2112.676 ; gain = 455.449 ; free physical = 1247 ; free virtual = 9902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:56 ; elapsed = 00:01:00 . Memory (MB): peak = 2112.676 ; gain = 455.449 ; free physical = 1247 ; free virtual = 9902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:56 ; elapsed = 00:01:00 . Memory (MB): peak = 2112.676 ; gain = 455.449 ; free physical = 1247 ; free virtual = 9902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                  | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top_level   | vsync_synchronize/out_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+---------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------+----------+
|      |BlackBox name                   |Instances |
+------+--------------------------------+----------+
|1     |fft_mag_axis_register_slice_2_0 |         1|
|2     |fft_mag_c_addsub_0_0            |         1|
|3     |fft_mag_cordic_0_0              |         1|
|4     |fft_mag_mult_gen_0_0            |         1|
|5     |fft_mag_mult_gen_1_0            |         1|
|6     |fft_mag_xfft_0_0                |         1|
|7     |clk_wiz_0                       |         1|
|8     |fft_bram                        |         1|
|9     |histogram_bram                  |         1|
|10    |sine_wave                       |         1|
|11    |frame_bram                      |         2|
+------+--------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------+------+
|      |Cell                            |Count |
+------+--------------------------------+------+
|1     |clk_wiz_0                       |     1|
|2     |fft_bram                        |     1|
|3     |fft_mag_axis_register_slice_2_0 |     1|
|4     |fft_mag_c_addsub_0_0            |     1|
|5     |fft_mag_cordic_0_0              |     1|
|6     |fft_mag_mult_gen_0_0            |     1|
|7     |fft_mag_mult_gen_1_0            |     1|
|8     |fft_mag_xfft_0_0                |     1|
|9     |frame_bram                      |     1|
|10    |frame_bram__2                   |     1|
|11    |histogram_bram                  |     1|
|12    |sine_wave                       |     1|
|13    |CARRY4                          |   708|
|14    |DSP48E1                         |    32|
|15    |DSP48E1_1                       |     1|
|16    |DSP48E1_2                       |     1|
|17    |LUT1                            |    97|
|18    |LUT2                            |  2017|
|19    |LUT3                            |   464|
|20    |LUT4                            |   480|
|21    |LUT5                            |   401|
|22    |LUT6                            |  1725|
|23    |MUXF7                           |   532|
|24    |SRL16E                          |     1|
|25    |FDRE                            |  6144|
|26    |FDSE                            |    25|
|27    |IBUF                            |    30|
|28    |OBUF                            |    16|
|29    |OBUFT                           |    17|
+------+--------------------------------+------+

Report Instance Areas: 
+------+---------------------------+-------------------------+------+
|      |Instance                   |Module                   |Cells |
+------+---------------------------+-------------------------+------+
|1     |top                        |                         | 13000|
|2     |  nolabel_line211          |DAC_stuff                |    17|
|3     |  bram_to_fft_0            |bram_to_fft              |    71|
|4     |  fft_mag_i                |fft_mag                  |   238|
|5     |    xlconcat_0             |fft_mag_xlconcat_0_0     |     0|
|6     |    xlconstant_0           |fft_mag_xlconstant_0_0   |     0|
|7     |    xlconstant_1           |fft_mag_xlconstant_1_0   |     0|
|8     |    xlconstant_2           |fft_mag_xlconstant_2_0   |     0|
|9     |    xlslice_0              |fft_mag_xlslice_0_0      |     0|
|10    |    xlslice_1              |fft_mag_xlslice_1_0      |     0|
|11    |  AD9220                   |ADC_Interface            |    90|
|12    |  AM_BP_sec_1              |AM_BP_Filter             |  2193|
|13    |  AM_BP_sec_2              |AM_BP_Filter_0           |  2182|
|14    |  AM_BP_sec_3              |AM_BP_Filter_1           |  2318|
|15    |  AM_peak_detect           |Peak_detect_hold         |  1083|
|16    |  LO                       |Local_Oscillator         |    86|
|17    |  adjust_frequency         |control_center_frequency |   155|
|18    |  encoder1_clk_debounce    |debounce                 |    38|
|19    |  encoder1_clk_synchronize |synchronize              |     4|
|20    |  encoder1_dt_debounce     |debounce_2               |    38|
|21    |  encoder1_dt_synchronize  |synchronize_3            |     4|
|22    |  encoder1_sw_debounce     |debounce_4               |    45|
|23    |  encoder1_sw_synchronize  |synchronize_5            |     4|
|24    |  encoder2_clk_debounce    |debounce_6               |    40|
|25    |  encoder2_clk_synchronize |synchronize_7            |     4|
|26    |  encoder2_dt_debounce     |debounce_8               |    40|
|27    |  encoder2_dt_synchronize  |synchronize_9            |     4|
|28    |  encoder2_sw_debounce     |debounce_10              |    39|
|29    |  encoder2_sw_synchronize  |synchronize_11           |     4|
|30    |  encoder3_clk_debounce    |debounce_12              |    38|
|31    |  encoder3_clk_synchronize |synchronize_13           |     4|
|32    |  encoder3_dt_debounce     |debounce_14              |    38|
|33    |  encoder3_dt_synchronize  |synchronize_15           |     4|
|34    |  encoder3_sw_debounce     |debounce_16              |    39|
|35    |  encoder3_sw_synchronize  |synchronize_17           |     4|
|36    |  fft_histogram            |histogram                |    99|
|37    |  my_buffer                |trigger_buffer           |   713|
|38    |  my_height                |control_height           |   148|
|39    |  my_period                |control_period           |    41|
|40    |  my_trigger               |control_trigger_height   |   472|
|41    |  plot                     |function_pixel_logic     |    94|
|42    |  sample_LO_mixer          |Mixer                    |     2|
|43    |  uut                      |AM_audio_condition       |  2279|
|44    |    audio_HP_sec_1         |AM_BP_Filter_19          |  2233|
|45    |  vsync_ltp                |level_to_pulse           |     2|
|46    |  vsync_synchronize        |synchronize_18           |     4|
|47    |  xvga1                    |xvga                     |   178|
+------+---------------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:56 ; elapsed = 00:01:00 . Memory (MB): peak = 2112.676 ; gain = 455.449 ; free physical = 1247 ; free virtual = 9902
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 84 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:54 ; elapsed = 00:00:58 . Memory (MB): peak = 2112.676 ; gain = 287.934 ; free physical = 1308 ; free virtual = 9963
Synthesis Optimization Complete : Time (s): cpu = 00:00:56 ; elapsed = 00:01:00 . Memory (MB): peak = 2112.680 ; gain = 455.449 ; free physical = 1322 ; free virtual = 9977
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1274 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2112.680 ; gain = 0.000 ; free physical = 1248 ; free virtual = 9904
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
163 Infos, 114 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:01 ; elapsed = 00:01:05 . Memory (MB): peak = 2112.680 ; gain = 677.719 ; free physical = 1377 ; free virtual = 10032
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2112.680 ; gain = 0.000 ; free physical = 1377 ; free virtual = 10032
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.runs/synth_1/top_level.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_level_utilization_synth.rpt -pb top_level_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Dec  7 21:29:39 2019...
