Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr  2 10:58:44 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               58          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (43)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (43)
--------------------------------
 There are 43 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.760        0.000                      0                 1453        0.038        0.000                      0                 1453       54.305        0.000                       0                   533  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               6.760        0.000                      0                 1449        0.038        0.000                      0                 1449       54.305        0.000                       0                   533  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  106.893        0.000                      0                    4        0.882        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        6.760ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.760ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.550ns  (logic 59.871ns (57.818%)  route 43.679ns (42.182%))
  Logic Levels:           320  (CARRY4=284 LUT2=2 LUT3=25 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 116.011 - 111.111 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.567     5.151    sm/clk
    SLICE_X40Y2          FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y2          FDSE (Prop_fdse_C_Q)         0.456     5.607 f  sm/D_states_q_reg[7]/Q
                         net (fo=140, routed)         1.611     7.218    sm/D_states_q[7]
    SLICE_X14Y4          LUT2 (Prop_lut2_I0_O)        0.124     7.342 r  sm/D_registers_q[7][31]_i_15/O
                         net (fo=2, routed)           1.372     8.714    sm/D_registers_q[7][31]_i_15_n_0
    SLICE_X47Y3          LUT6 (Prop_lut6_I5_O)        0.124     8.838 r  sm/ram_reg_i_130/O
                         net (fo=1, routed)           0.573     9.411    sm/ram_reg_i_130_n_0
    SLICE_X49Y3          LUT6 (Prop_lut6_I5_O)        0.124     9.535 r  sm/ram_reg_i_103/O
                         net (fo=64, routed)          1.306    10.841    L_reg/M_sm_ra1[0]
    SLICE_X33Y11         LUT6 (Prop_lut6_I4_O)        0.124    10.965 r  L_reg/D_registers_q[7][31]_i_121/O
                         net (fo=2, routed)           0.858    11.823    L_reg/D_registers_q[7][31]_i_121_n_0
    SLICE_X33Y11         LUT3 (Prop_lut3_I2_O)        0.152    11.975 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=52, routed)          0.739    12.714    sm/M_alum_a[31]
    SLICE_X28Y9          LUT2 (Prop_lut2_I1_O)        0.326    13.040 r  sm/D_registers_q[7][31]_i_229/O
                         net (fo=1, routed)           0.000    13.040    alum/S[0]
    SLICE_X28Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.572 r  alum/D_registers_q_reg[7][31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    13.572    alum/D_registers_q_reg[7][31]_i_220_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.686 r  alum/D_registers_q_reg[7][31]_i_215/CO[3]
                         net (fo=1, routed)           0.000    13.686    alum/D_registers_q_reg[7][31]_i_215_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.800 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    13.800    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.914 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    13.914    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.028 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.028    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.142 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.142    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.256 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.256    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.370 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.370    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.641 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          0.985    15.626    alum/temp_out0[31]
    SLICE_X30Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.470 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.470    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.587 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.587    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.704 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.704    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.821 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.821    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.938 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.938    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.055 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.055    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.172 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.172    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.289 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.289    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.446 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.042    18.487    alum/temp_out0[30]
    SLICE_X29Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    19.275 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.275    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.389 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.389    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.503 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    19.503    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.617 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    19.617    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.731 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.731    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.845 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.845    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.959 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.959    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.073 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.073    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.230 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          1.078    21.308    alum/temp_out0[29]
    SLICE_X32Y12         LUT3 (Prop_lut3_I0_O)        0.329    21.637 r  alum/D_registers_q[7][28]_i_80/O
                         net (fo=1, routed)           0.000    21.637    alum/D_registers_q[7][28]_i_80_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.187 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.187    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.301 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.301    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.415 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.415    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.529 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.529    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.643 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    22.643    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.757 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    22.757    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.871 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    22.871    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.028 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          1.032    24.059    alum/temp_out0[28]
    SLICE_X33Y14         LUT3 (Prop_lut3_I0_O)        0.329    24.388 r  alum/D_registers_q[7][27]_i_53/O
                         net (fo=1, routed)           0.000    24.388    alum/D_registers_q[7][27]_i_53_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.920 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    24.920    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.034 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.034    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.148 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.148    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.262 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.262    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.376 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.376    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.490 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.490    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.604 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.604    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.761 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          0.939    26.700    alum/temp_out0[27]
    SLICE_X34Y15         LUT3 (Prop_lut3_I0_O)        0.329    27.029 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.029    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.562 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.562    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.679 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.679    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.796 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.796    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.913 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.913    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.030 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.030    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.147 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.147    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.264 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.264    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.381 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.381    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.538 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.777    29.315    alum/temp_out0[26]
    SLICE_X37Y17         LUT3 (Prop_lut3_I0_O)        0.332    29.647 r  alum/D_registers_q[7][25]_i_73/O
                         net (fo=1, routed)           0.000    29.647    alum/D_registers_q[7][25]_i_73_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.197 r  alum/D_registers_q_reg[7][25]_i_66/CO[3]
                         net (fo=1, routed)           0.000    30.197    alum/D_registers_q_reg[7][25]_i_66_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.311 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    30.311    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.425 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.425    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.539 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.539    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.653 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.653    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.767 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.767    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.881 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    30.881    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.995 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.009    31.004    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.161 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.027    32.189    alum/temp_out0[25]
    SLICE_X38Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    32.989 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.989    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.106 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.106    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.223 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.223    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.340 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.340    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.457 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.457    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.574 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.574    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.691 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.691    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.808 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.009    33.817    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.974 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.151    35.125    alum/temp_out0[24]
    SLICE_X39Y15         LUT3 (Prop_lut3_I0_O)        0.332    35.457 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.457    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.007 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.007    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.121 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.121    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.235 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.235    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.349 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.349    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.463 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.463    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.577 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.577    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.691 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.691    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.805 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.805    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.962 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.048    38.010    alum/temp_out0[23]
    SLICE_X41Y15         LUT3 (Prop_lut3_I0_O)        0.329    38.339 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.339    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.889 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.889    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.003 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.003    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.117 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.117    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.231 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.231    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.345 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.345    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.459 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.459    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.573 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.573    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.687 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.687    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.844 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.811    40.655    alum/temp_out0[22]
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.329    40.984 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    40.984    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.517 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.517    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.634 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.634    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.751 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.751    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.868 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    41.868    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.985 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.985    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.102 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.102    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.219 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.219    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.336 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.009    42.345    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.502 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.050    43.552    alum/temp_out0[21]
    SLICE_X44Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    44.340 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.340    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.454 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.454    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.568 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.568    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.682 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.682    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.796 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.796    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.910 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.910    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.024 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.024    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.138 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    45.147    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.304 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.069    46.373    alum/temp_out0[20]
    SLICE_X43Y14         LUT3 (Prop_lut3_I0_O)        0.329    46.702 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    46.702    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.252 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    47.252    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.366 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    47.366    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.480 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.480    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.594 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    47.594    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.708 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    47.708    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.822 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    47.822    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.936 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    47.936    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.050 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.050    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.207 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.191    49.398    alum/temp_out0[19]
    SLICE_X46Y15         LUT3 (Prop_lut3_I0_O)        0.329    49.727 r  alum/D_registers_q[7][18]_i_59/O
                         net (fo=1, routed)           0.000    49.727    alum/D_registers_q[7][18]_i_59_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.260 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.260    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.377 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.377    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.494 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.494    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.611 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.611    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.728 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.728    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.845 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.845    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.962 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.962    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.119 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.054    52.173    alum/temp_out0[18]
    SLICE_X50Y13         LUT3 (Prop_lut3_I0_O)        0.332    52.505 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.505    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.038 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.038    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.155 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.155    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.272 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.272    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.389 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.389    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.506 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.506    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.623 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.623    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.740 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.740    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.857 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.857    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.014 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.972    54.987    alum/temp_out0[17]
    SLICE_X49Y16         LUT3 (Prop_lut3_I0_O)        0.332    55.319 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.319    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.869 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.869    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.983 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.983    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.097 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.097    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.211 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.211    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.325 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.325    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.439 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.439    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.553 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.553    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.667 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.667    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.824 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.075    57.898    alum/temp_out0[16]
    SLICE_X48Y15         LUT3 (Prop_lut3_I0_O)        0.329    58.227 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.227    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.777 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.777    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.891 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.891    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.005 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.005    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.119 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.119    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.233 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.233    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.347 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.347    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.461 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.461    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.575 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.575    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.732 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.109    60.841    alum/temp_out0[15]
    SLICE_X53Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    61.626 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.626    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.740 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.740    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.854 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.854    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.968 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.968    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.082 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.082    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.196 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.196    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.310 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.310    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.424 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.424    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.581 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.943    63.525    alum/temp_out0[14]
    SLICE_X52Y14         LUT3 (Prop_lut3_I0_O)        0.329    63.854 r  alum/D_registers_q[7][13]_i_62/O
                         net (fo=1, routed)           0.000    63.854    alum/D_registers_q[7][13]_i_62_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.387 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    64.387    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.504 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    64.504    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.621 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    64.621    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.738 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    64.738    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.855 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    64.855    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.972 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    64.972    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.089 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    65.089    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.206 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.206    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.363 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.116    66.478    alum/temp_out0[13]
    SLICE_X55Y12         LUT3 (Prop_lut3_I0_O)        0.332    66.810 r  alum/D_registers_q[7][12]_i_54/O
                         net (fo=1, routed)           0.000    66.810    alum/D_registers_q[7][12]_i_54_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    67.208 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.208    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.322 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.322    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.436 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.436    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.550 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.550    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.664 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.664    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.778 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.778    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.892 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.892    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.006 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.006    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.163 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.036    69.199    alum/temp_out0[12]
    SLICE_X54Y11         LUT3 (Prop_lut3_I0_O)        0.329    69.528 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.528    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.061 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.061    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.178 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.178    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.295 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.295    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.412 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.412    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.529 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.529    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.646 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.646    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.763 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.763    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.880 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.880    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.037 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.231    72.268    alum/temp_out0[11]
    SLICE_X49Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    73.056 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.056    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.170 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.170    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.284 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.284    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.398 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.398    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.512 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.512    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.626 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.626    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.740 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.740    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.854 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.854    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.011 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.826    74.837    alum/temp_out0[10]
    SLICE_X48Y6          LUT3 (Prop_lut3_I0_O)        0.329    75.166 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.166    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.716 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.716    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.830 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.830    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.944 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.944    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.058 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.058    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.172 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.172    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.286 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.286    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.400 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.400    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.514 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.514    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.671 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.128    77.799    alum/temp_out0[9]
    SLICE_X47Y7          LUT3 (Prop_lut3_I0_O)        0.329    78.128 r  alum/D_registers_q[7][8]_i_57/O
                         net (fo=1, routed)           0.000    78.128    alum/D_registers_q[7][8]_i_57_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    78.526 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.526    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.640 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.640    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.754 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.754    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.868 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.868    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.982 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    78.982    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.096 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.096    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.210 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.210    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.324 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.324    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.481 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.786    80.267    alum/temp_out0[8]
    SLICE_X45Y12         LUT3 (Prop_lut3_I0_O)        0.329    80.596 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    80.596    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.146 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.146    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.260 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.260    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.374 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.374    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.488 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.488    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.602 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.602    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.716 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    81.716    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.830 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    81.830    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.944 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.944    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.101 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.235    83.336    alum/temp_out0[7]
    SLICE_X46Y5          LUT3 (Prop_lut3_I0_O)        0.329    83.665 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.665    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.198 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.198    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.315 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.315    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.432 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.432    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.549 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.549    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.666 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.666    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.783 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.783    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.900 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.900    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.017 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.017    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.174 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          1.163    86.337    alum/temp_out0[6]
    SLICE_X45Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    87.125 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.125    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.239 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.239    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.353 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.353    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.467 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.467    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.581 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.581    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.695 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.695    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.809 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.809    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.923 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.923    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.080 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.108    89.188    alum/temp_out0[5]
    SLICE_X44Y1          LUT3 (Prop_lut3_I0_O)        0.329    89.517 r  alum/D_registers_q[7][3]_i_151/O
                         net (fo=1, routed)           0.000    89.517    alum/D_registers_q[7][3]_i_151_n_0
    SLICE_X44Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.067 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.067    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.181 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.181    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.295 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.295    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.409 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.409    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.523 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.523    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.637 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.637    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.751 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.751    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.908 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          1.006    91.914    alum/temp_out0[4]
    SLICE_X42Y0          LUT3 (Prop_lut3_I0_O)        0.329    92.243 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.243    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X42Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.776 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.776    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X42Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.893 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.893    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X42Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.010 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.010    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.127 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.127    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.244 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.244    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.361 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.361    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.478 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.478    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.595 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.595    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.752 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.044    94.796    alum/temp_out0[3]
    SLICE_X38Y0          LUT3 (Prop_lut3_I0_O)        0.332    95.128 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    95.128    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X38Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.661 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.661    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X38Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.778 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.778    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.895 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.895    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.012 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.012    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.129 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.129    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.246 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.246    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.363 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.363    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.480 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.480    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.637 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.742    97.380    alum/temp_out0[2]
    SLICE_X40Y6          LUT3 (Prop_lut3_I0_O)        0.332    97.712 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    97.712    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.262 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.262    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.376 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.376    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.490 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.490    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.604 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.604    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.718 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.718    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.832 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    98.832    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.946 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    98.946    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.060 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.060    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.217 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.994   100.211    alum/temp_out0[1]
    SLICE_X36Y5          LUT3 (Prop_lut3_I0_O)        0.329   100.540 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   100.540    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.090 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.090    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.204 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.204    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.318 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.318    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.432 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.432    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.546 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.546    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.660 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   101.660    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.774 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   101.774    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.888 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   101.888    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.045 r  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.640   102.685    sm/temp_out0[0]
    SLICE_X41Y8          LUT5 (Prop_lut5_I4_O)        0.329   103.014 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   103.014    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X41Y8          MUXF7 (Prop_muxf7_I0_O)      0.212   103.226 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.436   103.662    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X41Y8          LUT6 (Prop_lut6_I0_O)        0.299   103.961 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.687   104.647    sm/M_alum_out[0]
    SLICE_X31Y8          LUT6 (Prop_lut6_I5_O)        0.124   104.771 r  sm/ram_reg_i_78/O
                         net (fo=1, routed)           0.779   105.551    display/M_sm_bra[0]
    SLICE_X31Y18         LUT6 (Prop_lut6_I5_O)        0.124   105.675 r  display/ram_reg_i_32/O
                         net (fo=2, routed)           2.150   107.824    sm/override_address
    SLICE_X57Y3          LUT4 (Prop_lut4_I2_O)        0.152   107.976 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.725   108.701    brams/bram2/ram_reg_1[0]
    RAMB18_X2Y0          RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.496   116.011    brams/bram2/clk_IBUF_BUFG
    RAMB18_X2Y0          RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.259   116.271    
                         clock uncertainty           -0.035   116.236    
    RAMB18_X2Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.774   115.462    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        115.462    
                         arrival time                        -108.701    
  -------------------------------------------------------------------
                         slack                                  6.760    

Slack (MET) :             7.674ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.843ns  (logic 59.843ns (58.189%)  route 43.000ns (41.811%))
  Logic Levels:           320  (CARRY4=284 LUT2=2 LUT3=25 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 116.010 - 111.111 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.567     5.151    sm/clk
    SLICE_X40Y2          FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y2          FDSE (Prop_fdse_C_Q)         0.456     5.607 f  sm/D_states_q_reg[7]/Q
                         net (fo=140, routed)         1.611     7.218    sm/D_states_q[7]
    SLICE_X14Y4          LUT2 (Prop_lut2_I0_O)        0.124     7.342 r  sm/D_registers_q[7][31]_i_15/O
                         net (fo=2, routed)           1.372     8.714    sm/D_registers_q[7][31]_i_15_n_0
    SLICE_X47Y3          LUT6 (Prop_lut6_I5_O)        0.124     8.838 r  sm/ram_reg_i_130/O
                         net (fo=1, routed)           0.573     9.411    sm/ram_reg_i_130_n_0
    SLICE_X49Y3          LUT6 (Prop_lut6_I5_O)        0.124     9.535 r  sm/ram_reg_i_103/O
                         net (fo=64, routed)          1.306    10.841    L_reg/M_sm_ra1[0]
    SLICE_X33Y11         LUT6 (Prop_lut6_I4_O)        0.124    10.965 r  L_reg/D_registers_q[7][31]_i_121/O
                         net (fo=2, routed)           0.858    11.823    L_reg/D_registers_q[7][31]_i_121_n_0
    SLICE_X33Y11         LUT3 (Prop_lut3_I2_O)        0.152    11.975 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=52, routed)          0.739    12.714    sm/M_alum_a[31]
    SLICE_X28Y9          LUT2 (Prop_lut2_I1_O)        0.326    13.040 r  sm/D_registers_q[7][31]_i_229/O
                         net (fo=1, routed)           0.000    13.040    alum/S[0]
    SLICE_X28Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.572 r  alum/D_registers_q_reg[7][31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    13.572    alum/D_registers_q_reg[7][31]_i_220_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.686 r  alum/D_registers_q_reg[7][31]_i_215/CO[3]
                         net (fo=1, routed)           0.000    13.686    alum/D_registers_q_reg[7][31]_i_215_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.800 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    13.800    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.914 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    13.914    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.028 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.028    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.142 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.142    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.256 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.256    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.370 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.370    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.641 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          0.985    15.626    alum/temp_out0[31]
    SLICE_X30Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.470 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.470    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.587 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.587    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.704 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.704    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.821 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.821    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.938 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.938    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.055 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.055    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.172 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.172    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.289 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.289    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.446 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.042    18.487    alum/temp_out0[30]
    SLICE_X29Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    19.275 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.275    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.389 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.389    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.503 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    19.503    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.617 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    19.617    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.731 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.731    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.845 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.845    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.959 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.959    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.073 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.073    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.230 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          1.078    21.308    alum/temp_out0[29]
    SLICE_X32Y12         LUT3 (Prop_lut3_I0_O)        0.329    21.637 r  alum/D_registers_q[7][28]_i_80/O
                         net (fo=1, routed)           0.000    21.637    alum/D_registers_q[7][28]_i_80_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.187 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.187    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.301 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.301    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.415 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.415    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.529 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.529    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.643 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    22.643    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.757 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    22.757    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.871 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    22.871    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.028 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          1.032    24.059    alum/temp_out0[28]
    SLICE_X33Y14         LUT3 (Prop_lut3_I0_O)        0.329    24.388 r  alum/D_registers_q[7][27]_i_53/O
                         net (fo=1, routed)           0.000    24.388    alum/D_registers_q[7][27]_i_53_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.920 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    24.920    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.034 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.034    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.148 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.148    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.262 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.262    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.376 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.376    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.490 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.490    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.604 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.604    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.761 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          0.939    26.700    alum/temp_out0[27]
    SLICE_X34Y15         LUT3 (Prop_lut3_I0_O)        0.329    27.029 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.029    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.562 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.562    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.679 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.679    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.796 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.796    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.913 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.913    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.030 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.030    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.147 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.147    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.264 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.264    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.381 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.381    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.538 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.777    29.315    alum/temp_out0[26]
    SLICE_X37Y17         LUT3 (Prop_lut3_I0_O)        0.332    29.647 r  alum/D_registers_q[7][25]_i_73/O
                         net (fo=1, routed)           0.000    29.647    alum/D_registers_q[7][25]_i_73_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.197 r  alum/D_registers_q_reg[7][25]_i_66/CO[3]
                         net (fo=1, routed)           0.000    30.197    alum/D_registers_q_reg[7][25]_i_66_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.311 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    30.311    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.425 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.425    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.539 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.539    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.653 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.653    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.767 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.767    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.881 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    30.881    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.995 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.009    31.004    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.161 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.027    32.189    alum/temp_out0[25]
    SLICE_X38Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    32.989 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.989    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.106 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.106    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.223 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.223    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.340 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.340    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.457 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.457    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.574 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.574    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.691 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.691    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.808 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.009    33.817    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.974 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.151    35.125    alum/temp_out0[24]
    SLICE_X39Y15         LUT3 (Prop_lut3_I0_O)        0.332    35.457 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.457    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.007 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.007    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.121 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.121    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.235 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.235    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.349 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.349    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.463 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.463    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.577 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.577    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.691 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.691    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.805 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.805    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.962 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.048    38.010    alum/temp_out0[23]
    SLICE_X41Y15         LUT3 (Prop_lut3_I0_O)        0.329    38.339 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.339    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.889 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.889    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.003 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.003    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.117 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.117    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.231 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.231    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.345 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.345    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.459 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.459    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.573 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.573    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.687 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.687    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.844 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.811    40.655    alum/temp_out0[22]
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.329    40.984 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    40.984    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.517 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.517    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.634 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.634    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.751 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.751    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.868 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    41.868    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.985 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.985    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.102 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.102    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.219 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.219    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.336 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.009    42.345    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.502 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.050    43.552    alum/temp_out0[21]
    SLICE_X44Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    44.340 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.340    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.454 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.454    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.568 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.568    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.682 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.682    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.796 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.796    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.910 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.910    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.024 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.024    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.138 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    45.147    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.304 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.069    46.373    alum/temp_out0[20]
    SLICE_X43Y14         LUT3 (Prop_lut3_I0_O)        0.329    46.702 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    46.702    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.252 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    47.252    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.366 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    47.366    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.480 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.480    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.594 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    47.594    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.708 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    47.708    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.822 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    47.822    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.936 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    47.936    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.050 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.050    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.207 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.191    49.398    alum/temp_out0[19]
    SLICE_X46Y15         LUT3 (Prop_lut3_I0_O)        0.329    49.727 r  alum/D_registers_q[7][18]_i_59/O
                         net (fo=1, routed)           0.000    49.727    alum/D_registers_q[7][18]_i_59_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.260 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.260    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.377 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.377    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.494 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.494    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.611 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.611    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.728 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.728    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.845 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.845    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.962 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.962    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.119 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.054    52.173    alum/temp_out0[18]
    SLICE_X50Y13         LUT3 (Prop_lut3_I0_O)        0.332    52.505 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.505    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.038 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.038    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.155 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.155    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.272 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.272    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.389 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.389    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.506 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.506    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.623 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.623    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.740 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.740    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.857 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.857    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.014 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.972    54.987    alum/temp_out0[17]
    SLICE_X49Y16         LUT3 (Prop_lut3_I0_O)        0.332    55.319 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.319    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.869 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.869    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.983 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.983    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.097 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.097    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.211 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.211    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.325 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.325    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.439 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.439    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.553 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.553    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.667 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.667    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.824 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.075    57.898    alum/temp_out0[16]
    SLICE_X48Y15         LUT3 (Prop_lut3_I0_O)        0.329    58.227 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.227    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.777 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.777    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.891 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.891    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.005 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.005    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.119 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.119    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.233 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.233    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.347 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.347    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.461 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.461    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.575 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.575    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.732 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.109    60.841    alum/temp_out0[15]
    SLICE_X53Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    61.626 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.626    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.740 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.740    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.854 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.854    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.968 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.968    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.082 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.082    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.196 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.196    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.310 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.310    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.424 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.424    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.581 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.943    63.525    alum/temp_out0[14]
    SLICE_X52Y14         LUT3 (Prop_lut3_I0_O)        0.329    63.854 r  alum/D_registers_q[7][13]_i_62/O
                         net (fo=1, routed)           0.000    63.854    alum/D_registers_q[7][13]_i_62_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.387 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    64.387    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.504 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    64.504    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.621 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    64.621    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.738 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    64.738    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.855 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    64.855    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.972 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    64.972    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.089 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    65.089    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.206 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.206    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.363 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.116    66.478    alum/temp_out0[13]
    SLICE_X55Y12         LUT3 (Prop_lut3_I0_O)        0.332    66.810 r  alum/D_registers_q[7][12]_i_54/O
                         net (fo=1, routed)           0.000    66.810    alum/D_registers_q[7][12]_i_54_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    67.208 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.208    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.322 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.322    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.436 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.436    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.550 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.550    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.664 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.664    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.778 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.778    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.892 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.892    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.006 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.006    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.163 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.036    69.199    alum/temp_out0[12]
    SLICE_X54Y11         LUT3 (Prop_lut3_I0_O)        0.329    69.528 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.528    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.061 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.061    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.178 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.178    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.295 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.295    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.412 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.412    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.529 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.529    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.646 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.646    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.763 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.763    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.880 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.880    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.037 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.231    72.268    alum/temp_out0[11]
    SLICE_X49Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    73.056 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.056    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.170 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.170    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.284 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.284    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.398 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.398    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.512 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.512    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.626 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.626    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.740 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.740    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.854 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.854    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.011 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.826    74.837    alum/temp_out0[10]
    SLICE_X48Y6          LUT3 (Prop_lut3_I0_O)        0.329    75.166 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.166    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.716 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.716    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.830 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.830    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.944 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.944    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.058 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.058    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.172 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.172    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.286 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.286    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.400 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.400    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.514 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.514    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.671 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.128    77.799    alum/temp_out0[9]
    SLICE_X47Y7          LUT3 (Prop_lut3_I0_O)        0.329    78.128 r  alum/D_registers_q[7][8]_i_57/O
                         net (fo=1, routed)           0.000    78.128    alum/D_registers_q[7][8]_i_57_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    78.526 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.526    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.640 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.640    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.754 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.754    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.868 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.868    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.982 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    78.982    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.096 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.096    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.210 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.210    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.324 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.324    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.481 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.786    80.267    alum/temp_out0[8]
    SLICE_X45Y12         LUT3 (Prop_lut3_I0_O)        0.329    80.596 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    80.596    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.146 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.146    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.260 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.260    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.374 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.374    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.488 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.488    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.602 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.602    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.716 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    81.716    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.830 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    81.830    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.944 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.944    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.101 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.235    83.336    alum/temp_out0[7]
    SLICE_X46Y5          LUT3 (Prop_lut3_I0_O)        0.329    83.665 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.665    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.198 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.198    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.315 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.315    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.432 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.432    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.549 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.549    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.666 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.666    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.783 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.783    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.900 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.900    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.017 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.017    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.174 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          1.163    86.337    alum/temp_out0[6]
    SLICE_X45Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    87.125 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.125    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.239 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.239    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.353 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.353    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.467 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.467    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.581 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.581    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.695 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.695    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.809 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.809    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.923 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.923    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.080 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.108    89.188    alum/temp_out0[5]
    SLICE_X44Y1          LUT3 (Prop_lut3_I0_O)        0.329    89.517 r  alum/D_registers_q[7][3]_i_151/O
                         net (fo=1, routed)           0.000    89.517    alum/D_registers_q[7][3]_i_151_n_0
    SLICE_X44Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.067 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.067    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.181 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.181    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.295 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.295    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.409 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.409    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.523 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.523    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.637 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.637    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.751 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.751    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.908 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          1.006    91.914    alum/temp_out0[4]
    SLICE_X42Y0          LUT3 (Prop_lut3_I0_O)        0.329    92.243 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.243    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X42Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.776 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.776    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X42Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.893 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.893    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X42Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.010 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.010    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.127 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.127    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.244 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.244    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.361 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.361    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.478 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.478    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.595 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.595    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.752 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.044    94.796    alum/temp_out0[3]
    SLICE_X38Y0          LUT3 (Prop_lut3_I0_O)        0.332    95.128 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    95.128    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X38Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.661 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.661    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X38Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.778 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.778    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.895 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.895    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.012 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.012    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.129 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.129    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.246 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.246    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.363 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.363    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.480 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.480    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.637 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.742    97.380    alum/temp_out0[2]
    SLICE_X40Y6          LUT3 (Prop_lut3_I0_O)        0.332    97.712 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    97.712    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.262 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.262    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.376 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.376    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.490 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.490    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.604 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.604    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.718 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.718    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.832 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    98.832    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.946 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    98.946    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.060 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.060    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.217 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.994   100.211    alum/temp_out0[1]
    SLICE_X36Y5          LUT3 (Prop_lut3_I0_O)        0.329   100.540 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   100.540    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.090 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.090    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.204 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.204    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.318 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.318    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.432 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.432    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.546 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.546    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.660 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   101.660    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.774 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   101.774    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.888 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   101.888    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.045 r  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.640   102.685    sm/temp_out0[0]
    SLICE_X41Y8          LUT5 (Prop_lut5_I4_O)        0.329   103.014 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   103.014    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X41Y8          MUXF7 (Prop_muxf7_I0_O)      0.212   103.226 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.436   103.662    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X41Y8          LUT6 (Prop_lut6_I0_O)        0.299   103.961 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.687   104.647    sm/M_alum_out[0]
    SLICE_X31Y8          LUT6 (Prop_lut6_I5_O)        0.124   104.771 r  sm/ram_reg_i_78/O
                         net (fo=1, routed)           0.779   105.551    display/M_sm_bra[0]
    SLICE_X31Y18         LUT6 (Prop_lut6_I5_O)        0.124   105.675 r  display/ram_reg_i_32/O
                         net (fo=2, routed)           1.605   107.279    sm/override_address
    SLICE_X57Y4          LUT4 (Prop_lut4_I0_O)        0.124   107.403 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.591   107.994    brams/bram1/ADDRARDADDR[0]
    RAMB18_X2Y2          RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.495   116.010    brams/bram1/clk_IBUF_BUFG
    RAMB18_X2Y2          RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.259   116.270    
                         clock uncertainty           -0.035   116.235    
    RAMB18_X2Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.669    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        115.669    
                         arrival time                        -107.994    
  -------------------------------------------------------------------
                         slack                                  7.674    

Slack (MET) :             9.212ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.669ns  (logic 59.843ns (58.861%)  route 41.826ns (41.139%))
  Logic Levels:           320  (CARRY4=284 LUT2=2 LUT3=25 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.567     5.151    sm/clk
    SLICE_X40Y2          FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y2          FDSE (Prop_fdse_C_Q)         0.456     5.607 f  sm/D_states_q_reg[7]/Q
                         net (fo=140, routed)         1.611     7.218    sm/D_states_q[7]
    SLICE_X14Y4          LUT2 (Prop_lut2_I0_O)        0.124     7.342 r  sm/D_registers_q[7][31]_i_15/O
                         net (fo=2, routed)           1.372     8.714    sm/D_registers_q[7][31]_i_15_n_0
    SLICE_X47Y3          LUT6 (Prop_lut6_I5_O)        0.124     8.838 r  sm/ram_reg_i_130/O
                         net (fo=1, routed)           0.573     9.411    sm/ram_reg_i_130_n_0
    SLICE_X49Y3          LUT6 (Prop_lut6_I5_O)        0.124     9.535 r  sm/ram_reg_i_103/O
                         net (fo=64, routed)          1.306    10.841    L_reg/M_sm_ra1[0]
    SLICE_X33Y11         LUT6 (Prop_lut6_I4_O)        0.124    10.965 r  L_reg/D_registers_q[7][31]_i_121/O
                         net (fo=2, routed)           0.858    11.823    L_reg/D_registers_q[7][31]_i_121_n_0
    SLICE_X33Y11         LUT3 (Prop_lut3_I2_O)        0.152    11.975 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=52, routed)          0.739    12.714    sm/M_alum_a[31]
    SLICE_X28Y9          LUT2 (Prop_lut2_I1_O)        0.326    13.040 r  sm/D_registers_q[7][31]_i_229/O
                         net (fo=1, routed)           0.000    13.040    alum/S[0]
    SLICE_X28Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.572 r  alum/D_registers_q_reg[7][31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    13.572    alum/D_registers_q_reg[7][31]_i_220_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.686 r  alum/D_registers_q_reg[7][31]_i_215/CO[3]
                         net (fo=1, routed)           0.000    13.686    alum/D_registers_q_reg[7][31]_i_215_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.800 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    13.800    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.914 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    13.914    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.028 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.028    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.142 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.142    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.256 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.256    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.370 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.370    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.641 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          0.985    15.626    alum/temp_out0[31]
    SLICE_X30Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.470 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.470    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.587 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.587    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.704 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.704    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.821 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.821    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.938 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.938    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.055 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.055    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.172 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.172    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.289 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.289    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.446 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.042    18.487    alum/temp_out0[30]
    SLICE_X29Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    19.275 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.275    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.389 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.389    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.503 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    19.503    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.617 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    19.617    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.731 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.731    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.845 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.845    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.959 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.959    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.073 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.073    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.230 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          1.078    21.308    alum/temp_out0[29]
    SLICE_X32Y12         LUT3 (Prop_lut3_I0_O)        0.329    21.637 r  alum/D_registers_q[7][28]_i_80/O
                         net (fo=1, routed)           0.000    21.637    alum/D_registers_q[7][28]_i_80_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.187 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.187    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.301 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.301    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.415 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.415    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.529 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.529    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.643 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    22.643    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.757 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    22.757    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.871 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    22.871    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.028 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          1.032    24.059    alum/temp_out0[28]
    SLICE_X33Y14         LUT3 (Prop_lut3_I0_O)        0.329    24.388 r  alum/D_registers_q[7][27]_i_53/O
                         net (fo=1, routed)           0.000    24.388    alum/D_registers_q[7][27]_i_53_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.920 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    24.920    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.034 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.034    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.148 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.148    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.262 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.262    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.376 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.376    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.490 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.490    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.604 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.604    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.761 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          0.939    26.700    alum/temp_out0[27]
    SLICE_X34Y15         LUT3 (Prop_lut3_I0_O)        0.329    27.029 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.029    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.562 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.562    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.679 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.679    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.796 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.796    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.913 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.913    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.030 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.030    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.147 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.147    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.264 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.264    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.381 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.381    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.538 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.777    29.315    alum/temp_out0[26]
    SLICE_X37Y17         LUT3 (Prop_lut3_I0_O)        0.332    29.647 r  alum/D_registers_q[7][25]_i_73/O
                         net (fo=1, routed)           0.000    29.647    alum/D_registers_q[7][25]_i_73_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.197 r  alum/D_registers_q_reg[7][25]_i_66/CO[3]
                         net (fo=1, routed)           0.000    30.197    alum/D_registers_q_reg[7][25]_i_66_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.311 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    30.311    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.425 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.425    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.539 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.539    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.653 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.653    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.767 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.767    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.881 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    30.881    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.995 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.009    31.004    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.161 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.027    32.189    alum/temp_out0[25]
    SLICE_X38Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    32.989 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.989    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.106 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.106    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.223 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.223    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.340 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.340    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.457 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.457    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.574 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.574    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.691 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.691    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.808 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.009    33.817    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.974 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.151    35.125    alum/temp_out0[24]
    SLICE_X39Y15         LUT3 (Prop_lut3_I0_O)        0.332    35.457 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.457    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.007 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.007    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.121 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.121    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.235 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.235    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.349 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.349    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.463 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.463    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.577 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.577    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.691 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.691    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.805 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.805    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.962 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.048    38.010    alum/temp_out0[23]
    SLICE_X41Y15         LUT3 (Prop_lut3_I0_O)        0.329    38.339 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.339    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.889 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.889    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.003 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.003    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.117 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.117    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.231 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.231    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.345 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.345    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.459 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.459    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.573 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.573    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.687 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.687    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.844 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.811    40.655    alum/temp_out0[22]
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.329    40.984 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    40.984    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.517 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.517    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.634 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.634    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.751 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.751    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.868 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    41.868    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.985 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.985    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.102 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.102    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.219 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.219    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.336 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.009    42.345    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.502 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.050    43.552    alum/temp_out0[21]
    SLICE_X44Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    44.340 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.340    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.454 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.454    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.568 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.568    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.682 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.682    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.796 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.796    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.910 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.910    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.024 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.024    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.138 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    45.147    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.304 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.069    46.373    alum/temp_out0[20]
    SLICE_X43Y14         LUT3 (Prop_lut3_I0_O)        0.329    46.702 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    46.702    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.252 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    47.252    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.366 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    47.366    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.480 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.480    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.594 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    47.594    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.708 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    47.708    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.822 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    47.822    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.936 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    47.936    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.050 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.050    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.207 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.191    49.398    alum/temp_out0[19]
    SLICE_X46Y15         LUT3 (Prop_lut3_I0_O)        0.329    49.727 r  alum/D_registers_q[7][18]_i_59/O
                         net (fo=1, routed)           0.000    49.727    alum/D_registers_q[7][18]_i_59_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.260 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.260    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.377 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.377    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.494 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.494    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.611 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.611    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.728 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.728    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.845 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.845    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.962 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.962    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.119 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.054    52.173    alum/temp_out0[18]
    SLICE_X50Y13         LUT3 (Prop_lut3_I0_O)        0.332    52.505 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.505    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.038 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.038    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.155 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.155    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.272 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.272    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.389 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.389    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.506 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.506    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.623 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.623    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.740 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.740    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.857 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.857    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.014 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.972    54.987    alum/temp_out0[17]
    SLICE_X49Y16         LUT3 (Prop_lut3_I0_O)        0.332    55.319 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.319    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.869 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.869    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.983 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.983    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.097 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.097    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.211 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.211    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.325 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.325    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.439 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.439    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.553 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.553    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.667 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.667    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.824 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.075    57.898    alum/temp_out0[16]
    SLICE_X48Y15         LUT3 (Prop_lut3_I0_O)        0.329    58.227 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.227    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.777 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.777    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.891 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.891    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.005 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.005    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.119 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.119    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.233 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.233    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.347 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.347    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.461 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.461    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.575 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.575    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.732 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.109    60.841    alum/temp_out0[15]
    SLICE_X53Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    61.626 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.626    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.740 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.740    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.854 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.854    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.968 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.968    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.082 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.082    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.196 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.196    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.310 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.310    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.424 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.424    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.581 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.943    63.525    alum/temp_out0[14]
    SLICE_X52Y14         LUT3 (Prop_lut3_I0_O)        0.329    63.854 r  alum/D_registers_q[7][13]_i_62/O
                         net (fo=1, routed)           0.000    63.854    alum/D_registers_q[7][13]_i_62_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.387 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    64.387    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.504 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    64.504    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.621 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    64.621    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.738 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    64.738    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.855 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    64.855    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.972 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    64.972    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.089 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    65.089    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.206 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.206    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.363 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.116    66.478    alum/temp_out0[13]
    SLICE_X55Y12         LUT3 (Prop_lut3_I0_O)        0.332    66.810 r  alum/D_registers_q[7][12]_i_54/O
                         net (fo=1, routed)           0.000    66.810    alum/D_registers_q[7][12]_i_54_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    67.208 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.208    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.322 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.322    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.436 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.436    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.550 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.550    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.664 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.664    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.778 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.778    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.892 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.892    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.006 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.006    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.163 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.036    69.199    alum/temp_out0[12]
    SLICE_X54Y11         LUT3 (Prop_lut3_I0_O)        0.329    69.528 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.528    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.061 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.061    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.178 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.178    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.295 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.295    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.412 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.412    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.529 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.529    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.646 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.646    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.763 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.763    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.880 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.880    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.037 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.231    72.268    alum/temp_out0[11]
    SLICE_X49Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    73.056 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.056    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.170 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.170    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.284 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.284    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.398 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.398    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.512 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.512    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.626 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.626    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.740 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.740    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.854 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.854    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.011 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.826    74.837    alum/temp_out0[10]
    SLICE_X48Y6          LUT3 (Prop_lut3_I0_O)        0.329    75.166 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.166    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.716 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.716    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.830 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.830    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.944 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.944    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.058 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.058    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.172 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.172    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.286 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.286    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.400 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.400    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.514 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.514    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.671 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.128    77.799    alum/temp_out0[9]
    SLICE_X47Y7          LUT3 (Prop_lut3_I0_O)        0.329    78.128 r  alum/D_registers_q[7][8]_i_57/O
                         net (fo=1, routed)           0.000    78.128    alum/D_registers_q[7][8]_i_57_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    78.526 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.526    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.640 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.640    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.754 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.754    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.868 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.868    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.982 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    78.982    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.096 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.096    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.210 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.210    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.324 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.324    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.481 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.786    80.267    alum/temp_out0[8]
    SLICE_X45Y12         LUT3 (Prop_lut3_I0_O)        0.329    80.596 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    80.596    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.146 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.146    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.260 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.260    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.374 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.374    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.488 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.488    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.602 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.602    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.716 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    81.716    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.830 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    81.830    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.944 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.944    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.101 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.235    83.336    alum/temp_out0[7]
    SLICE_X46Y5          LUT3 (Prop_lut3_I0_O)        0.329    83.665 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.665    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.198 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.198    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.315 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.315    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.432 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.432    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.549 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.549    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.666 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.666    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.783 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.783    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.900 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.900    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.017 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.017    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.174 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          1.163    86.337    alum/temp_out0[6]
    SLICE_X45Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    87.125 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.125    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.239 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.239    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.353 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.353    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.467 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.467    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.581 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.581    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.695 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.695    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.809 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.809    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.923 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.923    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.080 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.108    89.188    alum/temp_out0[5]
    SLICE_X44Y1          LUT3 (Prop_lut3_I0_O)        0.329    89.517 r  alum/D_registers_q[7][3]_i_151/O
                         net (fo=1, routed)           0.000    89.517    alum/D_registers_q[7][3]_i_151_n_0
    SLICE_X44Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.067 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.067    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.181 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.181    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.295 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.295    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.409 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.409    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.523 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.523    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.637 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.637    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.751 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.751    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.908 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          1.006    91.914    alum/temp_out0[4]
    SLICE_X42Y0          LUT3 (Prop_lut3_I0_O)        0.329    92.243 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.243    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X42Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.776 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.776    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X42Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.893 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.893    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X42Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.010 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.010    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.127 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.127    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.244 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.244    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.361 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.361    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.478 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.478    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.595 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.595    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.752 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.044    94.796    alum/temp_out0[3]
    SLICE_X38Y0          LUT3 (Prop_lut3_I0_O)        0.332    95.128 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    95.128    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X38Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.661 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.661    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X38Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.778 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.778    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.895 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.895    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.012 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.012    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.129 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.129    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.246 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.246    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.363 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.363    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.480 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.480    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.637 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.742    97.380    alum/temp_out0[2]
    SLICE_X40Y6          LUT3 (Prop_lut3_I0_O)        0.332    97.712 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    97.712    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.262 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.262    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.376 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.376    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.490 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.490    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.604 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.604    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.718 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.718    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.832 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    98.832    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.946 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    98.946    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.060 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.060    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.217 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.994   100.211    alum/temp_out0[1]
    SLICE_X36Y5          LUT3 (Prop_lut3_I0_O)        0.329   100.540 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   100.540    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.090 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.090    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.204 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.204    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.318 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.318    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.432 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.432    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.546 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.546    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.660 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   101.660    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.774 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   101.774    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.888 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   101.888    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.045 r  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.640   102.685    sm/temp_out0[0]
    SLICE_X41Y8          LUT5 (Prop_lut5_I4_O)        0.329   103.014 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   103.014    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X41Y8          MUXF7 (Prop_muxf7_I0_O)      0.212   103.226 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.436   103.662    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X41Y8          LUT6 (Prop_lut6_I0_O)        0.299   103.961 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.844   104.805    sm/M_alum_out[0]
    SLICE_X34Y5          LUT6 (Prop_lut6_I0_O)        0.124   104.929 r  sm/D_states_q[2]_i_12/O
                         net (fo=1, routed)           0.464   105.394    sm/D_states_q[2]_i_12_n_0
    SLICE_X34Y5          LUT5 (Prop_lut5_I3_O)        0.124   105.518 r  sm/D_states_q[2]_i_4/O
                         net (fo=2, routed)           0.657   106.175    sm/D_states_q[2]_i_4_n_0
    SLICE_X33Y4          LUT6 (Prop_lut6_I2_O)        0.124   106.299 r  sm/D_states_q[2]_rep_i_1/O
                         net (fo=1, routed)           0.521   106.820    sm/D_states_q[2]_rep_i_1_n_0
    SLICE_X33Y4          FDRE                                         r  sm/D_states_q_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.445   115.961    sm/clk
    SLICE_X33Y4          FDRE                                         r  sm/D_states_q_reg[2]_rep/C
                         clock pessimism              0.187   116.148    
                         clock uncertainty           -0.035   116.113    
    SLICE_X33Y4          FDRE (Setup_fdre_C_D)       -0.081   116.032    sm/D_states_q_reg[2]_rep
  -------------------------------------------------------------------
                         required time                        116.032    
                         arrival time                        -106.820    
  -------------------------------------------------------------------
                         slack                                  9.212    

Slack (MET) :             9.313ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.580ns  (logic 59.843ns (58.912%)  route 41.737ns (41.088%))
  Logic Levels:           320  (CARRY4=284 LUT2=2 LUT3=25 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.567     5.151    sm/clk
    SLICE_X40Y2          FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y2          FDSE (Prop_fdse_C_Q)         0.456     5.607 f  sm/D_states_q_reg[7]/Q
                         net (fo=140, routed)         1.611     7.218    sm/D_states_q[7]
    SLICE_X14Y4          LUT2 (Prop_lut2_I0_O)        0.124     7.342 r  sm/D_registers_q[7][31]_i_15/O
                         net (fo=2, routed)           1.372     8.714    sm/D_registers_q[7][31]_i_15_n_0
    SLICE_X47Y3          LUT6 (Prop_lut6_I5_O)        0.124     8.838 r  sm/ram_reg_i_130/O
                         net (fo=1, routed)           0.573     9.411    sm/ram_reg_i_130_n_0
    SLICE_X49Y3          LUT6 (Prop_lut6_I5_O)        0.124     9.535 r  sm/ram_reg_i_103/O
                         net (fo=64, routed)          1.306    10.841    L_reg/M_sm_ra1[0]
    SLICE_X33Y11         LUT6 (Prop_lut6_I4_O)        0.124    10.965 r  L_reg/D_registers_q[7][31]_i_121/O
                         net (fo=2, routed)           0.858    11.823    L_reg/D_registers_q[7][31]_i_121_n_0
    SLICE_X33Y11         LUT3 (Prop_lut3_I2_O)        0.152    11.975 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=52, routed)          0.739    12.714    sm/M_alum_a[31]
    SLICE_X28Y9          LUT2 (Prop_lut2_I1_O)        0.326    13.040 r  sm/D_registers_q[7][31]_i_229/O
                         net (fo=1, routed)           0.000    13.040    alum/S[0]
    SLICE_X28Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.572 r  alum/D_registers_q_reg[7][31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    13.572    alum/D_registers_q_reg[7][31]_i_220_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.686 r  alum/D_registers_q_reg[7][31]_i_215/CO[3]
                         net (fo=1, routed)           0.000    13.686    alum/D_registers_q_reg[7][31]_i_215_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.800 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    13.800    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.914 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    13.914    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.028 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.028    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.142 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.142    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.256 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.256    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.370 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.370    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.641 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          0.985    15.626    alum/temp_out0[31]
    SLICE_X30Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.470 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.470    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.587 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.587    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.704 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.704    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.821 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.821    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.938 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.938    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.055 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.055    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.172 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.172    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.289 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.289    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.446 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.042    18.487    alum/temp_out0[30]
    SLICE_X29Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    19.275 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.275    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.389 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.389    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.503 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    19.503    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.617 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    19.617    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.731 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.731    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.845 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.845    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.959 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.959    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.073 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.073    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.230 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          1.078    21.308    alum/temp_out0[29]
    SLICE_X32Y12         LUT3 (Prop_lut3_I0_O)        0.329    21.637 r  alum/D_registers_q[7][28]_i_80/O
                         net (fo=1, routed)           0.000    21.637    alum/D_registers_q[7][28]_i_80_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.187 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.187    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.301 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.301    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.415 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.415    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.529 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.529    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.643 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    22.643    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.757 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    22.757    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.871 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    22.871    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.028 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          1.032    24.059    alum/temp_out0[28]
    SLICE_X33Y14         LUT3 (Prop_lut3_I0_O)        0.329    24.388 r  alum/D_registers_q[7][27]_i_53/O
                         net (fo=1, routed)           0.000    24.388    alum/D_registers_q[7][27]_i_53_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.920 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    24.920    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.034 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.034    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.148 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.148    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.262 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.262    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.376 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.376    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.490 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.490    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.604 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.604    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.761 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          0.939    26.700    alum/temp_out0[27]
    SLICE_X34Y15         LUT3 (Prop_lut3_I0_O)        0.329    27.029 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.029    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.562 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.562    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.679 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.679    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.796 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.796    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.913 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.913    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.030 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.030    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.147 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.147    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.264 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.264    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.381 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.381    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.538 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.777    29.315    alum/temp_out0[26]
    SLICE_X37Y17         LUT3 (Prop_lut3_I0_O)        0.332    29.647 r  alum/D_registers_q[7][25]_i_73/O
                         net (fo=1, routed)           0.000    29.647    alum/D_registers_q[7][25]_i_73_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.197 r  alum/D_registers_q_reg[7][25]_i_66/CO[3]
                         net (fo=1, routed)           0.000    30.197    alum/D_registers_q_reg[7][25]_i_66_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.311 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    30.311    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.425 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.425    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.539 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.539    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.653 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.653    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.767 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.767    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.881 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    30.881    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.995 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.009    31.004    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.161 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.027    32.189    alum/temp_out0[25]
    SLICE_X38Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    32.989 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.989    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.106 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.106    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.223 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.223    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.340 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.340    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.457 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.457    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.574 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.574    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.691 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.691    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.808 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.009    33.817    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.974 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.151    35.125    alum/temp_out0[24]
    SLICE_X39Y15         LUT3 (Prop_lut3_I0_O)        0.332    35.457 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.457    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.007 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.007    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.121 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.121    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.235 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.235    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.349 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.349    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.463 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.463    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.577 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.577    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.691 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.691    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.805 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.805    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.962 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.048    38.010    alum/temp_out0[23]
    SLICE_X41Y15         LUT3 (Prop_lut3_I0_O)        0.329    38.339 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.339    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.889 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.889    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.003 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.003    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.117 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.117    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.231 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.231    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.345 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.345    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.459 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.459    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.573 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.573    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.687 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.687    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.844 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.811    40.655    alum/temp_out0[22]
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.329    40.984 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    40.984    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.517 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.517    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.634 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.634    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.751 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.751    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.868 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    41.868    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.985 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.985    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.102 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.102    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.219 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.219    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.336 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.009    42.345    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.502 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.050    43.552    alum/temp_out0[21]
    SLICE_X44Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    44.340 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.340    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.454 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.454    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.568 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.568    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.682 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.682    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.796 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.796    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.910 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.910    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.024 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.024    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.138 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    45.147    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.304 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.069    46.373    alum/temp_out0[20]
    SLICE_X43Y14         LUT3 (Prop_lut3_I0_O)        0.329    46.702 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    46.702    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.252 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    47.252    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.366 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    47.366    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.480 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.480    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.594 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    47.594    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.708 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    47.708    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.822 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    47.822    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.936 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    47.936    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.050 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.050    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.207 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.191    49.398    alum/temp_out0[19]
    SLICE_X46Y15         LUT3 (Prop_lut3_I0_O)        0.329    49.727 r  alum/D_registers_q[7][18]_i_59/O
                         net (fo=1, routed)           0.000    49.727    alum/D_registers_q[7][18]_i_59_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.260 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.260    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.377 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.377    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.494 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.494    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.611 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.611    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.728 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.728    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.845 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.845    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.962 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.962    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.119 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.054    52.173    alum/temp_out0[18]
    SLICE_X50Y13         LUT3 (Prop_lut3_I0_O)        0.332    52.505 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.505    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.038 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.038    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.155 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.155    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.272 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.272    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.389 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.389    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.506 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.506    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.623 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.623    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.740 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.740    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.857 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.857    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.014 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.972    54.987    alum/temp_out0[17]
    SLICE_X49Y16         LUT3 (Prop_lut3_I0_O)        0.332    55.319 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.319    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.869 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.869    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.983 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.983    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.097 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.097    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.211 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.211    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.325 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.325    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.439 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.439    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.553 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.553    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.667 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.667    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.824 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.075    57.898    alum/temp_out0[16]
    SLICE_X48Y15         LUT3 (Prop_lut3_I0_O)        0.329    58.227 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.227    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.777 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.777    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.891 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.891    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.005 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.005    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.119 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.119    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.233 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.233    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.347 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.347    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.461 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.461    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.575 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.575    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.732 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.109    60.841    alum/temp_out0[15]
    SLICE_X53Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    61.626 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.626    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.740 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.740    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.854 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.854    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.968 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.968    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.082 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.082    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.196 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.196    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.310 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.310    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.424 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.424    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.581 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.943    63.525    alum/temp_out0[14]
    SLICE_X52Y14         LUT3 (Prop_lut3_I0_O)        0.329    63.854 r  alum/D_registers_q[7][13]_i_62/O
                         net (fo=1, routed)           0.000    63.854    alum/D_registers_q[7][13]_i_62_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.387 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    64.387    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.504 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    64.504    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.621 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    64.621    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.738 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    64.738    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.855 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    64.855    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.972 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    64.972    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.089 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    65.089    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.206 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.206    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.363 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.116    66.478    alum/temp_out0[13]
    SLICE_X55Y12         LUT3 (Prop_lut3_I0_O)        0.332    66.810 r  alum/D_registers_q[7][12]_i_54/O
                         net (fo=1, routed)           0.000    66.810    alum/D_registers_q[7][12]_i_54_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    67.208 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.208    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.322 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.322    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.436 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.436    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.550 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.550    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.664 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.664    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.778 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.778    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.892 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.892    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.006 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.006    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.163 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.036    69.199    alum/temp_out0[12]
    SLICE_X54Y11         LUT3 (Prop_lut3_I0_O)        0.329    69.528 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.528    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.061 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.061    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.178 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.178    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.295 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.295    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.412 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.412    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.529 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.529    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.646 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.646    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.763 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.763    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.880 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.880    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.037 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.231    72.268    alum/temp_out0[11]
    SLICE_X49Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    73.056 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.056    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.170 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.170    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.284 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.284    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.398 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.398    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.512 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.512    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.626 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.626    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.740 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.740    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.854 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.854    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.011 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.826    74.837    alum/temp_out0[10]
    SLICE_X48Y6          LUT3 (Prop_lut3_I0_O)        0.329    75.166 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.166    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.716 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.716    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.830 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.830    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.944 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.944    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.058 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.058    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.172 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.172    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.286 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.286    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.400 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.400    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.514 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.514    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.671 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.128    77.799    alum/temp_out0[9]
    SLICE_X47Y7          LUT3 (Prop_lut3_I0_O)        0.329    78.128 r  alum/D_registers_q[7][8]_i_57/O
                         net (fo=1, routed)           0.000    78.128    alum/D_registers_q[7][8]_i_57_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    78.526 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.526    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.640 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.640    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.754 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.754    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.868 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.868    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.982 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    78.982    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.096 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.096    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.210 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.210    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.324 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.324    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.481 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.786    80.267    alum/temp_out0[8]
    SLICE_X45Y12         LUT3 (Prop_lut3_I0_O)        0.329    80.596 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    80.596    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.146 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.146    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.260 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.260    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.374 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.374    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.488 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.488    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.602 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.602    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.716 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    81.716    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.830 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    81.830    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.944 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.944    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.101 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.235    83.336    alum/temp_out0[7]
    SLICE_X46Y5          LUT3 (Prop_lut3_I0_O)        0.329    83.665 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.665    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.198 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.198    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.315 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.315    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.432 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.432    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.549 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.549    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.666 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.666    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.783 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.783    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.900 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.900    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.017 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.017    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.174 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          1.163    86.337    alum/temp_out0[6]
    SLICE_X45Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    87.125 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.125    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.239 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.239    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.353 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.353    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.467 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.467    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.581 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.581    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.695 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.695    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.809 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.809    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.923 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.923    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.080 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.108    89.188    alum/temp_out0[5]
    SLICE_X44Y1          LUT3 (Prop_lut3_I0_O)        0.329    89.517 r  alum/D_registers_q[7][3]_i_151/O
                         net (fo=1, routed)           0.000    89.517    alum/D_registers_q[7][3]_i_151_n_0
    SLICE_X44Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.067 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.067    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.181 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.181    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.295 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.295    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.409 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.409    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.523 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.523    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.637 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.637    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.751 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.751    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.908 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          1.006    91.914    alum/temp_out0[4]
    SLICE_X42Y0          LUT3 (Prop_lut3_I0_O)        0.329    92.243 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.243    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X42Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.776 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.776    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X42Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.893 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.893    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X42Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.010 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.010    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.127 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.127    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.244 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.244    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.361 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.361    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.478 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.478    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.595 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.595    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.752 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.044    94.796    alum/temp_out0[3]
    SLICE_X38Y0          LUT3 (Prop_lut3_I0_O)        0.332    95.128 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    95.128    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X38Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.661 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.661    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X38Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.778 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.778    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.895 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.895    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.012 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.012    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.129 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.129    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.246 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.246    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.363 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.363    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.480 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.480    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.637 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.742    97.380    alum/temp_out0[2]
    SLICE_X40Y6          LUT3 (Prop_lut3_I0_O)        0.332    97.712 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    97.712    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.262 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.262    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.376 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.376    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.490 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.490    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.604 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.604    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.718 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.718    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.832 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    98.832    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.946 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    98.946    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.060 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.060    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.217 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.994   100.211    alum/temp_out0[1]
    SLICE_X36Y5          LUT3 (Prop_lut3_I0_O)        0.329   100.540 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   100.540    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.090 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.090    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.204 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.204    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.318 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.318    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.432 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.432    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.546 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.546    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.660 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   101.660    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.774 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   101.774    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.888 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   101.888    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.045 r  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.640   102.685    sm/temp_out0[0]
    SLICE_X41Y8          LUT5 (Prop_lut5_I4_O)        0.329   103.014 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   103.014    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X41Y8          MUXF7 (Prop_muxf7_I0_O)      0.212   103.226 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.436   103.662    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X41Y8          LUT6 (Prop_lut6_I0_O)        0.299   103.961 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.893   104.854    sm/M_alum_out[0]
    SLICE_X35Y3          LUT6 (Prop_lut6_I5_O)        0.124   104.978 r  sm/D_states_q[1]_i_11/O
                         net (fo=1, routed)           0.468   105.446    sm/D_states_q[1]_i_11_n_0
    SLICE_X36Y3          LUT6 (Prop_lut6_I0_O)        0.124   105.570 r  sm/D_states_q[1]_i_3/O
                         net (fo=1, routed)           0.708   106.278    sm/D_states_q[1]_i_3_n_0
    SLICE_X35Y3          LUT6 (Prop_lut6_I1_O)        0.124   106.402 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.330   106.731    sm/D_states_d__0[1]
    SLICE_X35Y4          FDRE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.444   115.960    sm/clk
    SLICE_X35Y4          FDRE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.187   116.147    
                         clock uncertainty           -0.035   116.112    
    SLICE_X35Y4          FDRE (Setup_fdre_C_D)       -0.067   116.045    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        116.045    
                         arrival time                        -106.732    
  -------------------------------------------------------------------
                         slack                                  9.313    

Slack (MET) :             9.434ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.543ns  (logic 60.039ns (59.127%)  route 41.504ns (40.873%))
  Logic Levels:           320  (CARRY4=284 LUT2=2 LUT3=25 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.567     5.151    sm/clk
    SLICE_X40Y2          FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y2          FDSE (Prop_fdse_C_Q)         0.456     5.607 f  sm/D_states_q_reg[7]/Q
                         net (fo=140, routed)         1.611     7.218    sm/D_states_q[7]
    SLICE_X14Y4          LUT2 (Prop_lut2_I0_O)        0.124     7.342 r  sm/D_registers_q[7][31]_i_15/O
                         net (fo=2, routed)           1.372     8.714    sm/D_registers_q[7][31]_i_15_n_0
    SLICE_X47Y3          LUT6 (Prop_lut6_I5_O)        0.124     8.838 r  sm/ram_reg_i_130/O
                         net (fo=1, routed)           0.573     9.411    sm/ram_reg_i_130_n_0
    SLICE_X49Y3          LUT6 (Prop_lut6_I5_O)        0.124     9.535 r  sm/ram_reg_i_103/O
                         net (fo=64, routed)          1.306    10.841    L_reg/M_sm_ra1[0]
    SLICE_X33Y11         LUT6 (Prop_lut6_I4_O)        0.124    10.965 r  L_reg/D_registers_q[7][31]_i_121/O
                         net (fo=2, routed)           0.858    11.823    L_reg/D_registers_q[7][31]_i_121_n_0
    SLICE_X33Y11         LUT3 (Prop_lut3_I2_O)        0.152    11.975 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=52, routed)          0.739    12.714    sm/M_alum_a[31]
    SLICE_X28Y9          LUT2 (Prop_lut2_I1_O)        0.326    13.040 r  sm/D_registers_q[7][31]_i_229/O
                         net (fo=1, routed)           0.000    13.040    alum/S[0]
    SLICE_X28Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.572 r  alum/D_registers_q_reg[7][31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    13.572    alum/D_registers_q_reg[7][31]_i_220_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.686 r  alum/D_registers_q_reg[7][31]_i_215/CO[3]
                         net (fo=1, routed)           0.000    13.686    alum/D_registers_q_reg[7][31]_i_215_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.800 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    13.800    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.914 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    13.914    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.028 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.028    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.142 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.142    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.256 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.256    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.370 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.370    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.641 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          0.985    15.626    alum/temp_out0[31]
    SLICE_X30Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.470 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.470    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.587 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.587    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.704 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.704    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.821 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.821    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.938 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.938    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.055 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.055    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.172 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.172    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.289 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.289    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.446 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.042    18.487    alum/temp_out0[30]
    SLICE_X29Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    19.275 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.275    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.389 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.389    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.503 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    19.503    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.617 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    19.617    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.731 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.731    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.845 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.845    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.959 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.959    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.073 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.073    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.230 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          1.078    21.308    alum/temp_out0[29]
    SLICE_X32Y12         LUT3 (Prop_lut3_I0_O)        0.329    21.637 r  alum/D_registers_q[7][28]_i_80/O
                         net (fo=1, routed)           0.000    21.637    alum/D_registers_q[7][28]_i_80_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.187 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.187    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.301 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.301    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.415 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.415    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.529 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.529    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.643 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    22.643    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.757 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    22.757    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.871 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    22.871    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.028 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          1.032    24.059    alum/temp_out0[28]
    SLICE_X33Y14         LUT3 (Prop_lut3_I0_O)        0.329    24.388 r  alum/D_registers_q[7][27]_i_53/O
                         net (fo=1, routed)           0.000    24.388    alum/D_registers_q[7][27]_i_53_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.920 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    24.920    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.034 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.034    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.148 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.148    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.262 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.262    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.376 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.376    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.490 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.490    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.604 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.604    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.761 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          0.939    26.700    alum/temp_out0[27]
    SLICE_X34Y15         LUT3 (Prop_lut3_I0_O)        0.329    27.029 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.029    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.562 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.562    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.679 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.679    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.796 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.796    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.913 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.913    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.030 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.030    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.147 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.147    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.264 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.264    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.381 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.381    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.538 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.777    29.315    alum/temp_out0[26]
    SLICE_X37Y17         LUT3 (Prop_lut3_I0_O)        0.332    29.647 r  alum/D_registers_q[7][25]_i_73/O
                         net (fo=1, routed)           0.000    29.647    alum/D_registers_q[7][25]_i_73_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.197 r  alum/D_registers_q_reg[7][25]_i_66/CO[3]
                         net (fo=1, routed)           0.000    30.197    alum/D_registers_q_reg[7][25]_i_66_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.311 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    30.311    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.425 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.425    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.539 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.539    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.653 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.653    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.767 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.767    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.881 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    30.881    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.995 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.009    31.004    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.161 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.027    32.189    alum/temp_out0[25]
    SLICE_X38Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    32.989 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.989    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.106 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.106    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.223 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.223    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.340 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.340    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.457 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.457    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.574 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.574    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.691 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.691    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.808 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.009    33.817    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.974 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.151    35.125    alum/temp_out0[24]
    SLICE_X39Y15         LUT3 (Prop_lut3_I0_O)        0.332    35.457 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.457    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.007 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.007    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.121 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.121    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.235 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.235    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.349 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.349    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.463 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.463    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.577 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.577    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.691 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.691    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.805 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.805    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.962 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.048    38.010    alum/temp_out0[23]
    SLICE_X41Y15         LUT3 (Prop_lut3_I0_O)        0.329    38.339 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.339    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.889 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.889    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.003 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.003    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.117 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.117    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.231 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.231    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.345 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.345    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.459 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.459    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.573 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.573    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.687 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.687    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.844 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.811    40.655    alum/temp_out0[22]
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.329    40.984 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    40.984    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.517 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.517    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.634 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.634    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.751 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.751    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.868 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    41.868    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.985 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.985    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.102 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.102    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.219 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.219    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.336 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.009    42.345    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.502 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.050    43.552    alum/temp_out0[21]
    SLICE_X44Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    44.340 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.340    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.454 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.454    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.568 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.568    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.682 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.682    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.796 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.796    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.910 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.910    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.024 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.024    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.138 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    45.147    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.304 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.069    46.373    alum/temp_out0[20]
    SLICE_X43Y14         LUT3 (Prop_lut3_I0_O)        0.329    46.702 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    46.702    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.252 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    47.252    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.366 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    47.366    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.480 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.480    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.594 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    47.594    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.708 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    47.708    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.822 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    47.822    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.936 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    47.936    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.050 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.050    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.207 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.191    49.398    alum/temp_out0[19]
    SLICE_X46Y15         LUT3 (Prop_lut3_I0_O)        0.329    49.727 r  alum/D_registers_q[7][18]_i_59/O
                         net (fo=1, routed)           0.000    49.727    alum/D_registers_q[7][18]_i_59_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.260 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.260    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.377 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.377    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.494 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.494    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.611 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.611    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.728 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.728    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.845 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.845    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.962 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.962    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.119 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.054    52.173    alum/temp_out0[18]
    SLICE_X50Y13         LUT3 (Prop_lut3_I0_O)        0.332    52.505 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.505    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.038 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.038    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.155 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.155    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.272 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.272    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.389 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.389    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.506 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.506    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.623 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.623    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.740 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.740    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.857 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.857    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.014 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.972    54.987    alum/temp_out0[17]
    SLICE_X49Y16         LUT3 (Prop_lut3_I0_O)        0.332    55.319 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.319    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.869 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.869    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.983 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.983    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.097 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.097    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.211 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.211    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.325 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.325    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.439 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.439    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.553 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.553    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.667 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.667    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.824 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.075    57.898    alum/temp_out0[16]
    SLICE_X48Y15         LUT3 (Prop_lut3_I0_O)        0.329    58.227 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.227    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.777 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.777    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.891 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.891    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.005 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.005    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.119 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.119    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.233 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.233    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.347 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.347    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.461 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.461    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.575 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.575    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.732 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.109    60.841    alum/temp_out0[15]
    SLICE_X53Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    61.626 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.626    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.740 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.740    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.854 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.854    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.968 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.968    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.082 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.082    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.196 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.196    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.310 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.310    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.424 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.424    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.581 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.943    63.525    alum/temp_out0[14]
    SLICE_X52Y14         LUT3 (Prop_lut3_I0_O)        0.329    63.854 r  alum/D_registers_q[7][13]_i_62/O
                         net (fo=1, routed)           0.000    63.854    alum/D_registers_q[7][13]_i_62_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.387 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    64.387    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.504 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    64.504    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.621 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    64.621    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.738 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    64.738    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.855 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    64.855    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.972 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    64.972    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.089 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    65.089    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.206 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.206    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.363 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.116    66.478    alum/temp_out0[13]
    SLICE_X55Y12         LUT3 (Prop_lut3_I0_O)        0.332    66.810 r  alum/D_registers_q[7][12]_i_54/O
                         net (fo=1, routed)           0.000    66.810    alum/D_registers_q[7][12]_i_54_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    67.208 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.208    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.322 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.322    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.436 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.436    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.550 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.550    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.664 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.664    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.778 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.778    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.892 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.892    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.006 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.006    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.163 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.036    69.199    alum/temp_out0[12]
    SLICE_X54Y11         LUT3 (Prop_lut3_I0_O)        0.329    69.528 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.528    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.061 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.061    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.178 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.178    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.295 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.295    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.412 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.412    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.529 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.529    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.646 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.646    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.763 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.763    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.880 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.880    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.037 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.231    72.268    alum/temp_out0[11]
    SLICE_X49Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    73.056 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.056    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.170 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.170    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.284 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.284    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.398 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.398    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.512 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.512    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.626 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.626    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.740 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.740    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.854 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.854    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.011 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.826    74.837    alum/temp_out0[10]
    SLICE_X48Y6          LUT3 (Prop_lut3_I0_O)        0.329    75.166 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.166    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.716 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.716    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.830 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.830    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.944 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.944    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.058 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.058    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.172 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.172    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.286 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.286    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.400 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.400    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.514 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.514    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.671 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.128    77.799    alum/temp_out0[9]
    SLICE_X47Y7          LUT3 (Prop_lut3_I0_O)        0.329    78.128 r  alum/D_registers_q[7][8]_i_57/O
                         net (fo=1, routed)           0.000    78.128    alum/D_registers_q[7][8]_i_57_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    78.526 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.526    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.640 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.640    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.754 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.754    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.868 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.868    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.982 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    78.982    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.096 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.096    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.210 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.210    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.324 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.324    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.481 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.786    80.267    alum/temp_out0[8]
    SLICE_X45Y12         LUT3 (Prop_lut3_I0_O)        0.329    80.596 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    80.596    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.146 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.146    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.260 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.260    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.374 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.374    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.488 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.488    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.602 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.602    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.716 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    81.716    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.830 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    81.830    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.944 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.944    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.101 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.235    83.336    alum/temp_out0[7]
    SLICE_X46Y5          LUT3 (Prop_lut3_I0_O)        0.329    83.665 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.665    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.198 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.198    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.315 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.315    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.432 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.432    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.549 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.549    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.666 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.666    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.783 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.783    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.900 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.900    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.017 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.017    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.174 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          1.163    86.337    alum/temp_out0[6]
    SLICE_X45Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    87.125 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.125    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.239 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.239    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.353 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.353    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.467 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.467    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.581 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.581    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.695 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.695    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.809 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.809    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.923 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.923    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.080 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.108    89.188    alum/temp_out0[5]
    SLICE_X44Y1          LUT3 (Prop_lut3_I0_O)        0.329    89.517 r  alum/D_registers_q[7][3]_i_151/O
                         net (fo=1, routed)           0.000    89.517    alum/D_registers_q[7][3]_i_151_n_0
    SLICE_X44Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.067 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.067    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.181 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.181    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.295 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.295    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.409 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.409    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.523 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.523    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.637 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.637    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.751 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.751    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.908 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          1.006    91.914    alum/temp_out0[4]
    SLICE_X42Y0          LUT3 (Prop_lut3_I0_O)        0.329    92.243 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.243    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X42Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.776 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.776    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X42Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.893 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.893    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X42Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.010 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.010    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.127 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.127    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.244 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.244    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.361 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.361    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.478 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.478    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.595 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.595    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.752 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.044    94.796    alum/temp_out0[3]
    SLICE_X38Y0          LUT3 (Prop_lut3_I0_O)        0.332    95.128 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    95.128    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X38Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.661 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.661    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X38Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.778 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.778    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.895 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.895    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.012 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.012    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.129 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.129    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.246 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.246    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.363 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.363    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.480 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.480    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.637 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.742    97.380    alum/temp_out0[2]
    SLICE_X40Y6          LUT3 (Prop_lut3_I0_O)        0.332    97.712 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    97.712    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.262 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.262    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.376 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.376    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.490 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.490    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.604 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.604    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.718 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.718    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.832 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    98.832    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.946 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    98.946    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.060 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.060    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.217 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.994   100.211    alum/temp_out0[1]
    SLICE_X36Y5          LUT3 (Prop_lut3_I0_O)        0.329   100.540 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   100.540    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.090 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.090    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.204 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.204    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.318 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.318    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.432 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.432    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.546 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.546    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.660 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   101.660    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.774 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   101.774    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.888 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   101.888    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.045 f  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.640   102.685    sm/temp_out0[0]
    SLICE_X41Y8          LUT5 (Prop_lut5_I4_O)        0.329   103.014 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   103.014    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X41Y8          MUXF7 (Prop_muxf7_I0_O)      0.212   103.226 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.436   103.662    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X41Y8          LUT6 (Prop_lut6_I0_O)        0.299   103.961 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.784   104.745    sm/M_alum_out[0]
    SLICE_X37Y6          LUT5 (Prop_lut5_I4_O)        0.118   104.863 f  sm/D_states_q[4]_i_15/O
                         net (fo=1, routed)           0.641   105.505    sm/D_states_q[4]_i_15_n_0
    SLICE_X37Y2          LUT6 (Prop_lut6_I4_O)        0.326   105.831 r  sm/D_states_q[4]_i_6/O
                         net (fo=1, routed)           0.154   105.985    sm/D_states_q[4]_i_6_n_0
    SLICE_X37Y2          LUT6 (Prop_lut6_I5_O)        0.124   106.109 r  sm/D_states_q[4]_i_1/O
                         net (fo=1, routed)           0.585   106.694    sm/D_states_d__0[4]
    SLICE_X38Y2          FDSE                                         r  sm/D_states_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.446   115.962    sm/clk
    SLICE_X38Y2          FDSE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.259   116.221    
                         clock uncertainty           -0.035   116.186    
    SLICE_X38Y2          FDSE (Setup_fdse_C_D)       -0.058   116.128    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                        116.128    
                         arrival time                        -106.694    
  -------------------------------------------------------------------
                         slack                                  9.434    

Slack (MET) :             9.614ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.352ns  (logic 59.580ns (58.785%)  route 41.772ns (41.215%))
  Logic Levels:           320  (CARRY4=284 LUT2=2 LUT3=25 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.567     5.151    sm/clk
    SLICE_X40Y2          FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y2          FDSE (Prop_fdse_C_Q)         0.456     5.607 f  sm/D_states_q_reg[7]/Q
                         net (fo=140, routed)         1.611     7.218    sm/D_states_q[7]
    SLICE_X14Y4          LUT2 (Prop_lut2_I0_O)        0.124     7.342 r  sm/D_registers_q[7][31]_i_15/O
                         net (fo=2, routed)           1.372     8.714    sm/D_registers_q[7][31]_i_15_n_0
    SLICE_X47Y3          LUT6 (Prop_lut6_I5_O)        0.124     8.838 r  sm/ram_reg_i_130/O
                         net (fo=1, routed)           0.573     9.411    sm/ram_reg_i_130_n_0
    SLICE_X49Y3          LUT6 (Prop_lut6_I5_O)        0.124     9.535 r  sm/ram_reg_i_103/O
                         net (fo=64, routed)          1.306    10.841    L_reg/M_sm_ra1[0]
    SLICE_X33Y11         LUT6 (Prop_lut6_I4_O)        0.124    10.965 r  L_reg/D_registers_q[7][31]_i_121/O
                         net (fo=2, routed)           0.858    11.823    L_reg/D_registers_q[7][31]_i_121_n_0
    SLICE_X33Y11         LUT3 (Prop_lut3_I2_O)        0.152    11.975 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=52, routed)          0.739    12.714    sm/M_alum_a[31]
    SLICE_X28Y9          LUT2 (Prop_lut2_I1_O)        0.326    13.040 r  sm/D_registers_q[7][31]_i_229/O
                         net (fo=1, routed)           0.000    13.040    alum/S[0]
    SLICE_X28Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.572 r  alum/D_registers_q_reg[7][31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    13.572    alum/D_registers_q_reg[7][31]_i_220_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.686 r  alum/D_registers_q_reg[7][31]_i_215/CO[3]
                         net (fo=1, routed)           0.000    13.686    alum/D_registers_q_reg[7][31]_i_215_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.800 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    13.800    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.914 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    13.914    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.028 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.028    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.142 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.142    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.256 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.256    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.370 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.370    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.641 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          0.985    15.626    alum/temp_out0[31]
    SLICE_X30Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.470 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.470    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.587 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.587    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.704 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.704    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.821 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.821    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.938 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.938    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.055 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.055    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.172 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.172    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.289 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.289    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.446 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.042    18.487    alum/temp_out0[30]
    SLICE_X29Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    19.275 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.275    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.389 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.389    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.503 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    19.503    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.617 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    19.617    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.731 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.731    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.845 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.845    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.959 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.959    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.073 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.073    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.230 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          1.078    21.308    alum/temp_out0[29]
    SLICE_X32Y12         LUT3 (Prop_lut3_I0_O)        0.329    21.637 r  alum/D_registers_q[7][28]_i_80/O
                         net (fo=1, routed)           0.000    21.637    alum/D_registers_q[7][28]_i_80_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.187 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.187    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.301 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.301    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.415 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.415    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.529 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.529    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.643 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    22.643    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.757 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    22.757    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.871 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    22.871    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.028 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          1.032    24.059    alum/temp_out0[28]
    SLICE_X33Y14         LUT3 (Prop_lut3_I0_O)        0.329    24.388 r  alum/D_registers_q[7][27]_i_53/O
                         net (fo=1, routed)           0.000    24.388    alum/D_registers_q[7][27]_i_53_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.920 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    24.920    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.034 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.034    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.148 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.148    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.262 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.262    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.376 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.376    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.490 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.490    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.604 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.604    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.761 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          0.939    26.700    alum/temp_out0[27]
    SLICE_X34Y15         LUT3 (Prop_lut3_I0_O)        0.329    27.029 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.029    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.562 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.562    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.679 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.679    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.796 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.796    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.913 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.913    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.030 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.030    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.147 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.147    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.264 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.264    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.381 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.381    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.538 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.777    29.315    alum/temp_out0[26]
    SLICE_X37Y17         LUT3 (Prop_lut3_I0_O)        0.332    29.647 r  alum/D_registers_q[7][25]_i_73/O
                         net (fo=1, routed)           0.000    29.647    alum/D_registers_q[7][25]_i_73_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.197 r  alum/D_registers_q_reg[7][25]_i_66/CO[3]
                         net (fo=1, routed)           0.000    30.197    alum/D_registers_q_reg[7][25]_i_66_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.311 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    30.311    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.425 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.425    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.539 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.539    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.653 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.653    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.767 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.767    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.881 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    30.881    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.995 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.009    31.004    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.161 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.027    32.189    alum/temp_out0[25]
    SLICE_X38Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    32.989 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.989    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.106 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.106    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.223 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.223    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.340 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.340    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.457 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.457    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.574 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.574    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.691 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.691    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.808 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.009    33.817    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.974 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.151    35.125    alum/temp_out0[24]
    SLICE_X39Y15         LUT3 (Prop_lut3_I0_O)        0.332    35.457 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.457    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.007 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.007    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.121 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.121    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.235 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.235    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.349 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.349    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.463 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.463    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.577 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.577    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.691 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.691    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.805 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.805    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.962 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.048    38.010    alum/temp_out0[23]
    SLICE_X41Y15         LUT3 (Prop_lut3_I0_O)        0.329    38.339 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.339    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.889 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.889    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.003 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.003    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.117 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.117    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.231 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.231    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.345 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.345    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.459 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.459    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.573 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.573    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.687 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.687    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.844 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.811    40.655    alum/temp_out0[22]
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.329    40.984 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    40.984    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.517 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.517    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.634 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.634    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.751 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.751    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.868 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    41.868    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.985 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.985    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.102 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.102    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.219 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.219    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.336 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.009    42.345    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.502 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.050    43.552    alum/temp_out0[21]
    SLICE_X44Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    44.340 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.340    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.454 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.454    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.568 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.568    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.682 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.682    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.796 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.796    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.910 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.910    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.024 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.024    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.138 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    45.147    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.304 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.069    46.373    alum/temp_out0[20]
    SLICE_X43Y14         LUT3 (Prop_lut3_I0_O)        0.329    46.702 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    46.702    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.252 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    47.252    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.366 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    47.366    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.480 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.480    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.594 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    47.594    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.708 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    47.708    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.822 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    47.822    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.936 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    47.936    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.050 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.050    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.207 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.191    49.398    alum/temp_out0[19]
    SLICE_X46Y15         LUT3 (Prop_lut3_I0_O)        0.329    49.727 r  alum/D_registers_q[7][18]_i_59/O
                         net (fo=1, routed)           0.000    49.727    alum/D_registers_q[7][18]_i_59_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.260 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.260    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.377 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.377    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.494 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.494    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.611 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.611    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.728 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.728    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.845 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.845    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.962 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.962    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.119 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.054    52.173    alum/temp_out0[18]
    SLICE_X50Y13         LUT3 (Prop_lut3_I0_O)        0.332    52.505 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.505    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.038 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.038    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.155 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.155    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.272 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.272    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.389 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.389    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.506 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.506    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.623 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.623    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.740 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.740    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.857 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.857    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.014 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.972    54.987    alum/temp_out0[17]
    SLICE_X49Y16         LUT3 (Prop_lut3_I0_O)        0.332    55.319 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.319    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.869 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.869    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.983 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.983    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.097 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.097    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.211 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.211    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.325 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.325    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.439 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.439    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.553 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.553    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.667 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.667    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.824 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.075    57.898    alum/temp_out0[16]
    SLICE_X48Y15         LUT3 (Prop_lut3_I0_O)        0.329    58.227 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.227    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.777 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.777    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.891 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.891    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.005 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.005    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.119 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.119    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.233 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.233    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.347 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.347    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.461 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.461    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.575 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.575    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.732 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.109    60.841    alum/temp_out0[15]
    SLICE_X53Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    61.626 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.626    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.740 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.740    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.854 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.854    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.968 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.968    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.082 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.082    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.196 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.196    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.310 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.310    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.424 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.424    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.581 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.943    63.525    alum/temp_out0[14]
    SLICE_X52Y14         LUT3 (Prop_lut3_I0_O)        0.329    63.854 r  alum/D_registers_q[7][13]_i_62/O
                         net (fo=1, routed)           0.000    63.854    alum/D_registers_q[7][13]_i_62_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.387 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    64.387    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.504 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    64.504    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.621 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    64.621    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.738 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    64.738    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.855 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    64.855    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.972 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    64.972    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.089 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    65.089    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.206 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.206    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.363 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.116    66.478    alum/temp_out0[13]
    SLICE_X55Y12         LUT3 (Prop_lut3_I0_O)        0.332    66.810 r  alum/D_registers_q[7][12]_i_54/O
                         net (fo=1, routed)           0.000    66.810    alum/D_registers_q[7][12]_i_54_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    67.208 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.208    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.322 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.322    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.436 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.436    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.550 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.550    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.664 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.664    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.778 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.778    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.892 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.892    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.006 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.006    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.163 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.036    69.199    alum/temp_out0[12]
    SLICE_X54Y11         LUT3 (Prop_lut3_I0_O)        0.329    69.528 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.528    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.061 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.061    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.178 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.178    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.295 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.295    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.412 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.412    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.529 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.529    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.646 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.646    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.763 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.763    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.880 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.880    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.037 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.231    72.268    alum/temp_out0[11]
    SLICE_X49Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    73.056 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.056    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.170 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.170    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.284 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.284    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.398 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.398    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.512 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.512    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.626 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.626    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.740 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.740    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.854 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.854    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.011 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.826    74.837    alum/temp_out0[10]
    SLICE_X48Y6          LUT3 (Prop_lut3_I0_O)        0.329    75.166 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.166    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.716 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.716    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.830 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.830    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.944 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.944    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.058 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.058    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.172 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.172    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.286 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.286    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.400 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.400    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.514 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.514    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.671 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.128    77.799    alum/temp_out0[9]
    SLICE_X47Y7          LUT3 (Prop_lut3_I0_O)        0.329    78.128 r  alum/D_registers_q[7][8]_i_57/O
                         net (fo=1, routed)           0.000    78.128    alum/D_registers_q[7][8]_i_57_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    78.526 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.526    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.640 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.640    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.754 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.754    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.868 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.868    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.982 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    78.982    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.096 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.096    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.210 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.210    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.324 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.324    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.481 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.786    80.267    alum/temp_out0[8]
    SLICE_X45Y12         LUT3 (Prop_lut3_I0_O)        0.329    80.596 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    80.596    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.146 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.146    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.260 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.260    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.374 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.374    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.488 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.488    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.602 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.602    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.716 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    81.716    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.830 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    81.830    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.944 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.944    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.101 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.235    83.336    alum/temp_out0[7]
    SLICE_X46Y5          LUT3 (Prop_lut3_I0_O)        0.329    83.665 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.665    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.198 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.198    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.315 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.315    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.432 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.432    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.549 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.549    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.666 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.666    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.783 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.783    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.900 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.900    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.017 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.017    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.174 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          1.163    86.337    alum/temp_out0[6]
    SLICE_X45Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    87.125 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.125    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.239 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.239    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.353 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.353    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.467 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.467    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.581 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.581    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.695 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.695    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.809 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.809    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.923 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.923    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.080 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.108    89.188    alum/temp_out0[5]
    SLICE_X44Y1          LUT3 (Prop_lut3_I0_O)        0.329    89.517 r  alum/D_registers_q[7][3]_i_151/O
                         net (fo=1, routed)           0.000    89.517    alum/D_registers_q[7][3]_i_151_n_0
    SLICE_X44Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.067 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.067    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.181 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.181    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.295 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.295    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.409 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.409    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.523 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.523    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.637 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.637    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.751 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.751    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.908 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          1.006    91.914    alum/temp_out0[4]
    SLICE_X42Y0          LUT3 (Prop_lut3_I0_O)        0.329    92.243 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.243    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X42Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.776 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.776    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X42Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.893 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.893    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X42Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.010 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.010    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.127 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.127    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.244 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.244    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.361 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.361    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.478 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.478    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.595 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.595    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.752 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.044    94.796    alum/temp_out0[3]
    SLICE_X38Y0          LUT3 (Prop_lut3_I0_O)        0.332    95.128 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    95.128    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X38Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.661 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.661    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X38Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.778 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.778    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.895 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.895    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.012 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.012    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.129 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.129    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.246 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.246    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.363 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.363    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.480 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.480    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.637 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.742    97.380    alum/temp_out0[2]
    SLICE_X40Y6          LUT3 (Prop_lut3_I0_O)        0.332    97.712 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    97.712    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.262 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.262    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.376 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.376    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.490 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.490    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.604 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.604    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.718 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.718    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.832 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    98.832    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.946 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    98.946    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.060 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.060    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.217 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.994   100.211    alum/temp_out0[1]
    SLICE_X36Y5          LUT3 (Prop_lut3_I0_O)        0.329   100.540 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   100.540    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.090 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.090    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.204 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.204    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.318 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.318    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.432 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.432    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.546 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.546    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.660 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   101.660    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.774 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   101.774    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.888 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   101.888    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.045 r  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.640   102.685    sm/temp_out0[0]
    SLICE_X41Y8          LUT5 (Prop_lut5_I4_O)        0.329   103.014 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.475   103.488    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X41Y8          LUT4 (Prop_lut4_I1_O)        0.124   103.612 r  sm/D_states_q[3]_i_32/O
                         net (fo=2, routed)           0.445   104.057    sm/D_states_q[3]_i_32_n_0
    SLICE_X41Y7          LUT6 (Prop_lut6_I5_O)        0.124   104.181 f  sm/D_states_q[3]_i_28/O
                         net (fo=1, routed)           0.661   104.842    sm/D_states_q[3]_i_28_n_0
    SLICE_X40Y3          LUT6 (Prop_lut6_I1_O)        0.124   104.966 f  sm/D_states_q[3]_i_10/O
                         net (fo=1, routed)           0.456   105.422    sm/D_states_q[3]_i_10_n_0
    SLICE_X39Y5          LUT6 (Prop_lut6_I5_O)        0.124   105.546 r  sm/D_states_q[3]_i_2/O
                         net (fo=1, routed)           0.455   106.001    sm/D_states_q[3]_i_2_n_0
    SLICE_X39Y5          LUT6 (Prop_lut6_I0_O)        0.124   106.125 r  sm/D_states_q[3]_i_1/O
                         net (fo=1, routed)           0.379   106.504    sm/D_states_d__0[3]
    SLICE_X39Y5          FDSE                                         r  sm/D_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.445   115.961    sm/clk
    SLICE_X39Y5          FDSE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.259   116.220    
                         clock uncertainty           -0.035   116.185    
    SLICE_X39Y5          FDSE (Setup_fdse_C_D)       -0.067   116.118    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        116.118    
                         arrival time                        -106.504    
  -------------------------------------------------------------------
                         slack                                  9.614    

Slack (MET) :             9.891ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.099ns  (logic 59.843ns (59.192%)  route 41.256ns (40.808%))
  Logic Levels:           320  (CARRY4=284 LUT2=2 LUT3=25 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.567     5.151    sm/clk
    SLICE_X40Y2          FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y2          FDSE (Prop_fdse_C_Q)         0.456     5.607 f  sm/D_states_q_reg[7]/Q
                         net (fo=140, routed)         1.611     7.218    sm/D_states_q[7]
    SLICE_X14Y4          LUT2 (Prop_lut2_I0_O)        0.124     7.342 r  sm/D_registers_q[7][31]_i_15/O
                         net (fo=2, routed)           1.372     8.714    sm/D_registers_q[7][31]_i_15_n_0
    SLICE_X47Y3          LUT6 (Prop_lut6_I5_O)        0.124     8.838 r  sm/ram_reg_i_130/O
                         net (fo=1, routed)           0.573     9.411    sm/ram_reg_i_130_n_0
    SLICE_X49Y3          LUT6 (Prop_lut6_I5_O)        0.124     9.535 r  sm/ram_reg_i_103/O
                         net (fo=64, routed)          1.306    10.841    L_reg/M_sm_ra1[0]
    SLICE_X33Y11         LUT6 (Prop_lut6_I4_O)        0.124    10.965 r  L_reg/D_registers_q[7][31]_i_121/O
                         net (fo=2, routed)           0.858    11.823    L_reg/D_registers_q[7][31]_i_121_n_0
    SLICE_X33Y11         LUT3 (Prop_lut3_I2_O)        0.152    11.975 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=52, routed)          0.739    12.714    sm/M_alum_a[31]
    SLICE_X28Y9          LUT2 (Prop_lut2_I1_O)        0.326    13.040 r  sm/D_registers_q[7][31]_i_229/O
                         net (fo=1, routed)           0.000    13.040    alum/S[0]
    SLICE_X28Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.572 r  alum/D_registers_q_reg[7][31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    13.572    alum/D_registers_q_reg[7][31]_i_220_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.686 r  alum/D_registers_q_reg[7][31]_i_215/CO[3]
                         net (fo=1, routed)           0.000    13.686    alum/D_registers_q_reg[7][31]_i_215_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.800 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    13.800    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.914 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    13.914    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.028 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.028    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.142 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.142    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.256 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.256    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.370 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.370    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.641 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          0.985    15.626    alum/temp_out0[31]
    SLICE_X30Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.470 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.470    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.587 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.587    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.704 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.704    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.821 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.821    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.938 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.938    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.055 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.055    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.172 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.172    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.289 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.289    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.446 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.042    18.487    alum/temp_out0[30]
    SLICE_X29Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    19.275 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.275    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.389 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.389    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.503 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    19.503    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.617 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    19.617    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.731 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.731    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.845 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.845    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.959 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.959    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.073 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.073    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.230 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          1.078    21.308    alum/temp_out0[29]
    SLICE_X32Y12         LUT3 (Prop_lut3_I0_O)        0.329    21.637 r  alum/D_registers_q[7][28]_i_80/O
                         net (fo=1, routed)           0.000    21.637    alum/D_registers_q[7][28]_i_80_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.187 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.187    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.301 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.301    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.415 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.415    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.529 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.529    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.643 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    22.643    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.757 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    22.757    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.871 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    22.871    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.028 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          1.032    24.059    alum/temp_out0[28]
    SLICE_X33Y14         LUT3 (Prop_lut3_I0_O)        0.329    24.388 r  alum/D_registers_q[7][27]_i_53/O
                         net (fo=1, routed)           0.000    24.388    alum/D_registers_q[7][27]_i_53_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.920 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    24.920    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.034 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.034    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.148 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.148    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.262 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.262    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.376 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.376    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.490 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.490    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.604 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.604    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.761 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          0.939    26.700    alum/temp_out0[27]
    SLICE_X34Y15         LUT3 (Prop_lut3_I0_O)        0.329    27.029 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.029    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.562 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.562    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.679 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.679    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.796 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.796    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.913 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.913    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.030 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.030    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.147 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.147    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.264 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.264    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.381 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.381    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.538 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.777    29.315    alum/temp_out0[26]
    SLICE_X37Y17         LUT3 (Prop_lut3_I0_O)        0.332    29.647 r  alum/D_registers_q[7][25]_i_73/O
                         net (fo=1, routed)           0.000    29.647    alum/D_registers_q[7][25]_i_73_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.197 r  alum/D_registers_q_reg[7][25]_i_66/CO[3]
                         net (fo=1, routed)           0.000    30.197    alum/D_registers_q_reg[7][25]_i_66_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.311 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    30.311    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.425 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.425    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.539 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.539    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.653 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.653    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.767 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.767    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.881 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    30.881    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.995 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.009    31.004    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.161 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.027    32.189    alum/temp_out0[25]
    SLICE_X38Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    32.989 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.989    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.106 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.106    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.223 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.223    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.340 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.340    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.457 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.457    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.574 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.574    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.691 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.691    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.808 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.009    33.817    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.974 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.151    35.125    alum/temp_out0[24]
    SLICE_X39Y15         LUT3 (Prop_lut3_I0_O)        0.332    35.457 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.457    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.007 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.007    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.121 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.121    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.235 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.235    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.349 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.349    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.463 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.463    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.577 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.577    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.691 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.691    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.805 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.805    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.962 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.048    38.010    alum/temp_out0[23]
    SLICE_X41Y15         LUT3 (Prop_lut3_I0_O)        0.329    38.339 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.339    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.889 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.889    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.003 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.003    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.117 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.117    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.231 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.231    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.345 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.345    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.459 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.459    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.573 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.573    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.687 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.687    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.844 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.811    40.655    alum/temp_out0[22]
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.329    40.984 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    40.984    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.517 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.517    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.634 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.634    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.751 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.751    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.868 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    41.868    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.985 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.985    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.102 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.102    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.219 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.219    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.336 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.009    42.345    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.502 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.050    43.552    alum/temp_out0[21]
    SLICE_X44Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    44.340 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.340    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.454 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.454    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.568 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.568    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.682 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.682    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.796 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.796    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.910 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.910    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.024 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.024    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.138 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    45.147    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.304 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.069    46.373    alum/temp_out0[20]
    SLICE_X43Y14         LUT3 (Prop_lut3_I0_O)        0.329    46.702 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    46.702    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.252 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    47.252    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.366 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    47.366    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.480 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.480    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.594 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    47.594    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.708 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    47.708    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.822 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    47.822    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.936 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    47.936    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.050 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.050    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.207 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.191    49.398    alum/temp_out0[19]
    SLICE_X46Y15         LUT3 (Prop_lut3_I0_O)        0.329    49.727 r  alum/D_registers_q[7][18]_i_59/O
                         net (fo=1, routed)           0.000    49.727    alum/D_registers_q[7][18]_i_59_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.260 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.260    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.377 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.377    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.494 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.494    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.611 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.611    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.728 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.728    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.845 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.845    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.962 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.962    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.119 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.054    52.173    alum/temp_out0[18]
    SLICE_X50Y13         LUT3 (Prop_lut3_I0_O)        0.332    52.505 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.505    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.038 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.038    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.155 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.155    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.272 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.272    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.389 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.389    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.506 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.506    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.623 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.623    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.740 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.740    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.857 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.857    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.014 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.972    54.987    alum/temp_out0[17]
    SLICE_X49Y16         LUT3 (Prop_lut3_I0_O)        0.332    55.319 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.319    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.869 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.869    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.983 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.983    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.097 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.097    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.211 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.211    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.325 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.325    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.439 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.439    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.553 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.553    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.667 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.667    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.824 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.075    57.898    alum/temp_out0[16]
    SLICE_X48Y15         LUT3 (Prop_lut3_I0_O)        0.329    58.227 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.227    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.777 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.777    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.891 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.891    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.005 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.005    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.119 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.119    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.233 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.233    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.347 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.347    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.461 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.461    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.575 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.575    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.732 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.109    60.841    alum/temp_out0[15]
    SLICE_X53Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    61.626 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.626    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.740 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.740    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.854 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.854    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.968 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.968    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.082 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.082    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.196 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.196    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.310 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.310    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.424 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.424    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.581 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.943    63.525    alum/temp_out0[14]
    SLICE_X52Y14         LUT3 (Prop_lut3_I0_O)        0.329    63.854 r  alum/D_registers_q[7][13]_i_62/O
                         net (fo=1, routed)           0.000    63.854    alum/D_registers_q[7][13]_i_62_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.387 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    64.387    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.504 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    64.504    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.621 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    64.621    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.738 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    64.738    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.855 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    64.855    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.972 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    64.972    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.089 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    65.089    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.206 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.206    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.363 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.116    66.478    alum/temp_out0[13]
    SLICE_X55Y12         LUT3 (Prop_lut3_I0_O)        0.332    66.810 r  alum/D_registers_q[7][12]_i_54/O
                         net (fo=1, routed)           0.000    66.810    alum/D_registers_q[7][12]_i_54_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    67.208 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.208    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.322 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.322    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.436 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.436    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.550 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.550    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.664 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.664    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.778 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.778    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.892 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.892    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.006 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.006    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.163 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.036    69.199    alum/temp_out0[12]
    SLICE_X54Y11         LUT3 (Prop_lut3_I0_O)        0.329    69.528 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.528    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.061 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.061    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.178 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.178    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.295 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.295    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.412 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.412    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.529 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.529    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.646 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.646    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.763 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.763    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.880 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.880    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.037 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.231    72.268    alum/temp_out0[11]
    SLICE_X49Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    73.056 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.056    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.170 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.170    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.284 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.284    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.398 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.398    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.512 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.512    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.626 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.626    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.740 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.740    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.854 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.854    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.011 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.826    74.837    alum/temp_out0[10]
    SLICE_X48Y6          LUT3 (Prop_lut3_I0_O)        0.329    75.166 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.166    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.716 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.716    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.830 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.830    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.944 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.944    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.058 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.058    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.172 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.172    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.286 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.286    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.400 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.400    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.514 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.514    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.671 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.128    77.799    alum/temp_out0[9]
    SLICE_X47Y7          LUT3 (Prop_lut3_I0_O)        0.329    78.128 r  alum/D_registers_q[7][8]_i_57/O
                         net (fo=1, routed)           0.000    78.128    alum/D_registers_q[7][8]_i_57_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    78.526 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.526    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.640 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.640    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.754 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.754    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.868 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.868    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.982 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    78.982    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.096 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.096    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.210 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.210    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.324 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.324    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.481 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.786    80.267    alum/temp_out0[8]
    SLICE_X45Y12         LUT3 (Prop_lut3_I0_O)        0.329    80.596 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    80.596    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.146 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.146    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.260 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.260    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.374 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.374    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.488 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.488    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.602 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.602    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.716 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    81.716    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.830 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    81.830    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.944 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.944    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.101 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.235    83.336    alum/temp_out0[7]
    SLICE_X46Y5          LUT3 (Prop_lut3_I0_O)        0.329    83.665 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.665    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.198 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.198    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.315 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.315    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.432 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.432    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.549 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.549    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.666 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.666    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.783 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.783    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.900 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.900    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.017 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.017    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.174 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          1.163    86.337    alum/temp_out0[6]
    SLICE_X45Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    87.125 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.125    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.239 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.239    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.353 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.353    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.467 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.467    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.581 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.581    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.695 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.695    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.809 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.809    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.923 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.923    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.080 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.108    89.188    alum/temp_out0[5]
    SLICE_X44Y1          LUT3 (Prop_lut3_I0_O)        0.329    89.517 r  alum/D_registers_q[7][3]_i_151/O
                         net (fo=1, routed)           0.000    89.517    alum/D_registers_q[7][3]_i_151_n_0
    SLICE_X44Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.067 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.067    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.181 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.181    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.295 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.295    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.409 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.409    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.523 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.523    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.637 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.637    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.751 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.751    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.908 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          1.006    91.914    alum/temp_out0[4]
    SLICE_X42Y0          LUT3 (Prop_lut3_I0_O)        0.329    92.243 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.243    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X42Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.776 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.776    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X42Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.893 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.893    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X42Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.010 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.010    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.127 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.127    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.244 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.244    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.361 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.361    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.478 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.478    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.595 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.595    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.752 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.044    94.796    alum/temp_out0[3]
    SLICE_X38Y0          LUT3 (Prop_lut3_I0_O)        0.332    95.128 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    95.128    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X38Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.661 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.661    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X38Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.778 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.778    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.895 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.895    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.012 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.012    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.129 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.129    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.246 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.246    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.363 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.363    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.480 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.480    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.637 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.742    97.380    alum/temp_out0[2]
    SLICE_X40Y6          LUT3 (Prop_lut3_I0_O)        0.332    97.712 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    97.712    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.262 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.262    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.376 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.376    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.490 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.490    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.604 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.604    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.718 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.718    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.832 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    98.832    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.946 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    98.946    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.060 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.060    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.217 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.994   100.211    alum/temp_out0[1]
    SLICE_X36Y5          LUT3 (Prop_lut3_I0_O)        0.329   100.540 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   100.540    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.090 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.090    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.204 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.204    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.318 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.318    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.432 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.432    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.546 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.546    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.660 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   101.660    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.774 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   101.774    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.888 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   101.888    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.045 r  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.640   102.685    sm/temp_out0[0]
    SLICE_X41Y8          LUT5 (Prop_lut5_I4_O)        0.329   103.014 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   103.014    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X41Y8          MUXF7 (Prop_muxf7_I0_O)      0.212   103.226 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.436   103.662    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X41Y8          LUT6 (Prop_lut6_I0_O)        0.299   103.961 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.844   104.805    sm/M_alum_out[0]
    SLICE_X34Y5          LUT6 (Prop_lut6_I0_O)        0.124   104.929 r  sm/D_states_q[2]_i_12/O
                         net (fo=1, routed)           0.464   105.394    sm/D_states_q[2]_i_12_n_0
    SLICE_X34Y5          LUT5 (Prop_lut5_I3_O)        0.124   105.518 r  sm/D_states_q[2]_i_4/O
                         net (fo=2, routed)           0.609   106.127    sm/D_states_q[2]_i_4_n_0
    SLICE_X33Y4          LUT6 (Prop_lut6_I2_O)        0.124   106.251 r  sm/D_states_q[2]_i_1/O
                         net (fo=1, routed)           0.000   106.251    sm/D_states_d__0[2]
    SLICE_X33Y4          FDRE                                         r  sm/D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.445   115.961    sm/clk
    SLICE_X33Y4          FDRE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.187   116.148    
                         clock uncertainty           -0.035   116.113    
    SLICE_X33Y4          FDRE (Setup_fdre_C_D)        0.029   116.142    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        116.142    
                         arrival time                        -106.251    
  -------------------------------------------------------------------
                         slack                                  9.891    

Slack (MET) :             10.106ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        100.932ns  (logic 59.843ns (59.291%)  route 41.089ns (40.709%))
  Logic Levels:           320  (CARRY4=284 LUT2=2 LUT3=25 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.567     5.151    sm/clk
    SLICE_X40Y2          FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y2          FDSE (Prop_fdse_C_Q)         0.456     5.607 f  sm/D_states_q_reg[7]/Q
                         net (fo=140, routed)         1.611     7.218    sm/D_states_q[7]
    SLICE_X14Y4          LUT2 (Prop_lut2_I0_O)        0.124     7.342 r  sm/D_registers_q[7][31]_i_15/O
                         net (fo=2, routed)           1.372     8.714    sm/D_registers_q[7][31]_i_15_n_0
    SLICE_X47Y3          LUT6 (Prop_lut6_I5_O)        0.124     8.838 r  sm/ram_reg_i_130/O
                         net (fo=1, routed)           0.573     9.411    sm/ram_reg_i_130_n_0
    SLICE_X49Y3          LUT6 (Prop_lut6_I5_O)        0.124     9.535 r  sm/ram_reg_i_103/O
                         net (fo=64, routed)          1.306    10.841    L_reg/M_sm_ra1[0]
    SLICE_X33Y11         LUT6 (Prop_lut6_I4_O)        0.124    10.965 r  L_reg/D_registers_q[7][31]_i_121/O
                         net (fo=2, routed)           0.858    11.823    L_reg/D_registers_q[7][31]_i_121_n_0
    SLICE_X33Y11         LUT3 (Prop_lut3_I2_O)        0.152    11.975 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=52, routed)          0.739    12.714    sm/M_alum_a[31]
    SLICE_X28Y9          LUT2 (Prop_lut2_I1_O)        0.326    13.040 r  sm/D_registers_q[7][31]_i_229/O
                         net (fo=1, routed)           0.000    13.040    alum/S[0]
    SLICE_X28Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.572 r  alum/D_registers_q_reg[7][31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    13.572    alum/D_registers_q_reg[7][31]_i_220_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.686 r  alum/D_registers_q_reg[7][31]_i_215/CO[3]
                         net (fo=1, routed)           0.000    13.686    alum/D_registers_q_reg[7][31]_i_215_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.800 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    13.800    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.914 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    13.914    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.028 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.028    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.142 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.142    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.256 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.256    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.370 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.370    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.641 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          0.985    15.626    alum/temp_out0[31]
    SLICE_X30Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.470 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.470    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.587 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.587    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.704 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.704    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.821 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.821    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.938 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.938    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.055 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.055    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.172 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.172    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.289 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.289    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.446 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.042    18.487    alum/temp_out0[30]
    SLICE_X29Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    19.275 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.275    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.389 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.389    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.503 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    19.503    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.617 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    19.617    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.731 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.731    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.845 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.845    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.959 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.959    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.073 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.073    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.230 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          1.078    21.308    alum/temp_out0[29]
    SLICE_X32Y12         LUT3 (Prop_lut3_I0_O)        0.329    21.637 r  alum/D_registers_q[7][28]_i_80/O
                         net (fo=1, routed)           0.000    21.637    alum/D_registers_q[7][28]_i_80_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.187 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.187    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.301 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.301    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.415 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.415    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.529 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.529    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.643 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    22.643    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.757 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    22.757    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.871 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    22.871    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.028 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          1.032    24.059    alum/temp_out0[28]
    SLICE_X33Y14         LUT3 (Prop_lut3_I0_O)        0.329    24.388 r  alum/D_registers_q[7][27]_i_53/O
                         net (fo=1, routed)           0.000    24.388    alum/D_registers_q[7][27]_i_53_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.920 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    24.920    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.034 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.034    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.148 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.148    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.262 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.262    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.376 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.376    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.490 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.490    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.604 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.604    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.761 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          0.939    26.700    alum/temp_out0[27]
    SLICE_X34Y15         LUT3 (Prop_lut3_I0_O)        0.329    27.029 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.029    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.562 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.562    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.679 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.679    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.796 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.796    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.913 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.913    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.030 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.030    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.147 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.147    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.264 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.264    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.381 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.381    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.538 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.777    29.315    alum/temp_out0[26]
    SLICE_X37Y17         LUT3 (Prop_lut3_I0_O)        0.332    29.647 r  alum/D_registers_q[7][25]_i_73/O
                         net (fo=1, routed)           0.000    29.647    alum/D_registers_q[7][25]_i_73_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.197 r  alum/D_registers_q_reg[7][25]_i_66/CO[3]
                         net (fo=1, routed)           0.000    30.197    alum/D_registers_q_reg[7][25]_i_66_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.311 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    30.311    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.425 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.425    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.539 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.539    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.653 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.653    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.767 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.767    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.881 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    30.881    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.995 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.009    31.004    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.161 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.027    32.189    alum/temp_out0[25]
    SLICE_X38Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    32.989 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.989    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.106 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.106    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.223 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.223    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.340 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.340    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.457 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.457    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.574 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.574    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.691 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.691    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.808 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.009    33.817    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.974 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.151    35.125    alum/temp_out0[24]
    SLICE_X39Y15         LUT3 (Prop_lut3_I0_O)        0.332    35.457 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.457    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.007 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.007    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.121 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.121    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.235 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.235    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.349 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.349    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.463 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.463    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.577 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.577    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.691 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.691    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.805 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.805    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.962 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.048    38.010    alum/temp_out0[23]
    SLICE_X41Y15         LUT3 (Prop_lut3_I0_O)        0.329    38.339 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.339    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.889 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.889    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.003 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.003    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.117 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.117    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.231 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.231    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.345 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.345    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.459 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.459    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.573 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.573    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.687 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.687    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.844 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.811    40.655    alum/temp_out0[22]
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.329    40.984 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    40.984    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.517 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.517    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.634 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.634    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.751 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.751    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.868 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    41.868    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.985 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.985    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.102 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.102    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.219 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.219    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.336 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.009    42.345    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.502 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.050    43.552    alum/temp_out0[21]
    SLICE_X44Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    44.340 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.340    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.454 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.454    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.568 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.568    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.682 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.682    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.796 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.796    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.910 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.910    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.024 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.024    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.138 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    45.147    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.304 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.069    46.373    alum/temp_out0[20]
    SLICE_X43Y14         LUT3 (Prop_lut3_I0_O)        0.329    46.702 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    46.702    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.252 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    47.252    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.366 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    47.366    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.480 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.480    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.594 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    47.594    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.708 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    47.708    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.822 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    47.822    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.936 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    47.936    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.050 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.050    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.207 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.191    49.398    alum/temp_out0[19]
    SLICE_X46Y15         LUT3 (Prop_lut3_I0_O)        0.329    49.727 r  alum/D_registers_q[7][18]_i_59/O
                         net (fo=1, routed)           0.000    49.727    alum/D_registers_q[7][18]_i_59_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.260 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.260    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.377 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.377    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.494 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.494    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.611 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.611    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.728 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.728    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.845 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.845    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.962 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.962    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.119 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.054    52.173    alum/temp_out0[18]
    SLICE_X50Y13         LUT3 (Prop_lut3_I0_O)        0.332    52.505 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.505    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.038 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.038    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.155 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.155    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.272 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.272    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.389 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.389    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.506 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.506    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.623 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.623    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.740 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.740    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.857 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.857    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.014 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.972    54.987    alum/temp_out0[17]
    SLICE_X49Y16         LUT3 (Prop_lut3_I0_O)        0.332    55.319 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.319    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.869 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.869    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.983 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.983    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.097 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.097    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.211 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.211    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.325 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.325    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.439 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.439    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.553 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.553    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.667 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.667    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.824 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.075    57.898    alum/temp_out0[16]
    SLICE_X48Y15         LUT3 (Prop_lut3_I0_O)        0.329    58.227 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.227    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.777 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.777    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.891 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.891    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.005 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.005    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.119 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.119    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.233 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.233    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.347 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.347    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.461 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.461    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.575 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.575    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.732 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.109    60.841    alum/temp_out0[15]
    SLICE_X53Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    61.626 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.626    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.740 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.740    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.854 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.854    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.968 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.968    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.082 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.082    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.196 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.196    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.310 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.310    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.424 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.424    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.581 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.943    63.525    alum/temp_out0[14]
    SLICE_X52Y14         LUT3 (Prop_lut3_I0_O)        0.329    63.854 r  alum/D_registers_q[7][13]_i_62/O
                         net (fo=1, routed)           0.000    63.854    alum/D_registers_q[7][13]_i_62_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.387 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    64.387    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.504 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    64.504    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.621 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    64.621    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.738 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    64.738    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.855 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    64.855    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.972 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    64.972    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.089 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    65.089    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.206 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.206    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.363 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.116    66.478    alum/temp_out0[13]
    SLICE_X55Y12         LUT3 (Prop_lut3_I0_O)        0.332    66.810 r  alum/D_registers_q[7][12]_i_54/O
                         net (fo=1, routed)           0.000    66.810    alum/D_registers_q[7][12]_i_54_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    67.208 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.208    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.322 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.322    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.436 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.436    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.550 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.550    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.664 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.664    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.778 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.778    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.892 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.892    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.006 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.006    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.163 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.036    69.199    alum/temp_out0[12]
    SLICE_X54Y11         LUT3 (Prop_lut3_I0_O)        0.329    69.528 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.528    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.061 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.061    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.178 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.178    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.295 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.295    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.412 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.412    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.529 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.529    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.646 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.646    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.763 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.763    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.880 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.880    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.037 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.231    72.268    alum/temp_out0[11]
    SLICE_X49Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    73.056 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.056    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.170 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.170    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.284 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.284    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.398 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.398    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.512 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.512    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.626 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.626    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.740 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.740    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.854 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.854    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.011 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.826    74.837    alum/temp_out0[10]
    SLICE_X48Y6          LUT3 (Prop_lut3_I0_O)        0.329    75.166 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.166    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.716 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.716    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.830 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.830    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.944 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.944    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.058 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.058    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.172 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.172    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.286 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.286    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.400 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.400    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.514 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.514    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.671 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.128    77.799    alum/temp_out0[9]
    SLICE_X47Y7          LUT3 (Prop_lut3_I0_O)        0.329    78.128 r  alum/D_registers_q[7][8]_i_57/O
                         net (fo=1, routed)           0.000    78.128    alum/D_registers_q[7][8]_i_57_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    78.526 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.526    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.640 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.640    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.754 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.754    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.868 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.868    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.982 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    78.982    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.096 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.096    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.210 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.210    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.324 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.324    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.481 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.786    80.267    alum/temp_out0[8]
    SLICE_X45Y12         LUT3 (Prop_lut3_I0_O)        0.329    80.596 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    80.596    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.146 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.146    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.260 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.260    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.374 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.374    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.488 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.488    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.602 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.602    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.716 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    81.716    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.830 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    81.830    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.944 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.944    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.101 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.235    83.336    alum/temp_out0[7]
    SLICE_X46Y5          LUT3 (Prop_lut3_I0_O)        0.329    83.665 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.665    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.198 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.198    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.315 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.315    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.432 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.432    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.549 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.549    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.666 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.666    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.783 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.783    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.900 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.900    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.017 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.017    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.174 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          1.163    86.337    alum/temp_out0[6]
    SLICE_X45Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    87.125 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.125    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.239 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.239    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.353 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.353    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.467 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.467    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.581 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.581    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.695 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.695    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.809 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.809    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.923 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.923    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.080 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.108    89.188    alum/temp_out0[5]
    SLICE_X44Y1          LUT3 (Prop_lut3_I0_O)        0.329    89.517 r  alum/D_registers_q[7][3]_i_151/O
                         net (fo=1, routed)           0.000    89.517    alum/D_registers_q[7][3]_i_151_n_0
    SLICE_X44Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.067 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.067    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.181 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.181    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.295 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.295    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.409 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.409    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.523 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.523    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.637 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.637    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.751 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.751    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.908 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          1.006    91.914    alum/temp_out0[4]
    SLICE_X42Y0          LUT3 (Prop_lut3_I0_O)        0.329    92.243 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.243    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X42Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.776 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.776    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X42Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.893 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.893    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X42Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.010 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.010    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.127 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.127    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.244 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.244    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.361 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.361    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.478 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.478    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.595 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.595    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.752 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.044    94.796    alum/temp_out0[3]
    SLICE_X38Y0          LUT3 (Prop_lut3_I0_O)        0.332    95.128 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    95.128    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X38Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.661 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.661    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X38Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.778 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.778    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.895 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.895    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.012 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.012    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.129 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.129    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.246 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.246    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.363 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.363    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.480 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.480    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.637 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.742    97.380    alum/temp_out0[2]
    SLICE_X40Y6          LUT3 (Prop_lut3_I0_O)        0.332    97.712 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    97.712    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.262 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.262    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.376 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.376    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.490 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.490    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.604 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.604    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.718 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.718    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.832 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    98.832    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.946 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    98.946    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.060 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.060    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.217 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.994   100.211    alum/temp_out0[1]
    SLICE_X36Y5          LUT3 (Prop_lut3_I0_O)        0.329   100.540 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   100.540    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.090 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.090    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.204 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.204    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.318 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.318    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.432 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.432    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.546 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.546    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.660 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   101.660    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.774 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   101.774    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.888 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   101.888    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.045 r  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.640   102.685    sm/temp_out0[0]
    SLICE_X41Y8          LUT5 (Prop_lut5_I4_O)        0.329   103.014 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   103.014    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X41Y8          MUXF7 (Prop_muxf7_I0_O)      0.212   103.226 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.436   103.662    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X41Y8          LUT6 (Prop_lut6_I0_O)        0.299   103.961 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.788   104.749    sm/M_alum_out[0]
    SLICE_X37Y6          LUT6 (Prop_lut6_I1_O)        0.124   104.873 f  sm/D_states_q[0]_i_15/O
                         net (fo=1, routed)           0.465   105.339    sm/D_states_q[0]_i_15_n_0
    SLICE_X34Y4          LUT6 (Prop_lut6_I3_O)        0.124   105.463 r  sm/D_states_q[0]_i_6/O
                         net (fo=1, routed)           0.496   105.959    sm/D_states_q[0]_i_6_n_0
    SLICE_X34Y4          LUT6 (Prop_lut6_I4_O)        0.124   106.083 r  sm/D_states_q[0]_i_1/O
                         net (fo=1, routed)           0.000   106.083    sm/D_states_d__0[0]
    SLICE_X34Y4          FDSE                                         r  sm/D_states_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.444   115.960    sm/clk
    SLICE_X34Y4          FDSE                                         r  sm/D_states_q_reg[0]/C
                         clock pessimism              0.187   116.147    
                         clock uncertainty           -0.035   116.112    
    SLICE_X34Y4          FDSE (Setup_fdse_C_D)        0.077   116.189    sm/D_states_q_reg[0]
  -------------------------------------------------------------------
                         required time                        116.189    
                         arrival time                        -106.083    
  -------------------------------------------------------------------
                         slack                                 10.106    

Slack (MET) :             10.122ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            L_reg/D_registers_q_reg[5][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        100.914ns  (logic 59.595ns (59.055%)  route 41.319ns (40.945%))
  Logic Levels:           318  (CARRY4=284 LUT2=2 LUT3=25 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 116.034 - 111.111 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.567     5.151    sm/clk
    SLICE_X40Y2          FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y2          FDSE (Prop_fdse_C_Q)         0.456     5.607 f  sm/D_states_q_reg[7]/Q
                         net (fo=140, routed)         1.611     7.218    sm/D_states_q[7]
    SLICE_X14Y4          LUT2 (Prop_lut2_I0_O)        0.124     7.342 r  sm/D_registers_q[7][31]_i_15/O
                         net (fo=2, routed)           1.372     8.714    sm/D_registers_q[7][31]_i_15_n_0
    SLICE_X47Y3          LUT6 (Prop_lut6_I5_O)        0.124     8.838 r  sm/ram_reg_i_130/O
                         net (fo=1, routed)           0.573     9.411    sm/ram_reg_i_130_n_0
    SLICE_X49Y3          LUT6 (Prop_lut6_I5_O)        0.124     9.535 r  sm/ram_reg_i_103/O
                         net (fo=64, routed)          1.306    10.841    L_reg/M_sm_ra1[0]
    SLICE_X33Y11         LUT6 (Prop_lut6_I4_O)        0.124    10.965 r  L_reg/D_registers_q[7][31]_i_121/O
                         net (fo=2, routed)           0.858    11.823    L_reg/D_registers_q[7][31]_i_121_n_0
    SLICE_X33Y11         LUT3 (Prop_lut3_I2_O)        0.152    11.975 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=52, routed)          0.739    12.714    sm/M_alum_a[31]
    SLICE_X28Y9          LUT2 (Prop_lut2_I1_O)        0.326    13.040 r  sm/D_registers_q[7][31]_i_229/O
                         net (fo=1, routed)           0.000    13.040    alum/S[0]
    SLICE_X28Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.572 r  alum/D_registers_q_reg[7][31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    13.572    alum/D_registers_q_reg[7][31]_i_220_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.686 r  alum/D_registers_q_reg[7][31]_i_215/CO[3]
                         net (fo=1, routed)           0.000    13.686    alum/D_registers_q_reg[7][31]_i_215_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.800 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    13.800    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.914 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    13.914    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.028 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.028    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.142 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.142    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.256 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.256    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.370 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.370    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.641 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          0.985    15.626    alum/temp_out0[31]
    SLICE_X30Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.470 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.470    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.587 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.587    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.704 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.704    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.821 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.821    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.938 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.938    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.055 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.055    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.172 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.172    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.289 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.289    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.446 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.042    18.487    alum/temp_out0[30]
    SLICE_X29Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    19.275 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.275    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.389 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.389    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.503 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    19.503    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.617 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    19.617    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.731 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.731    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.845 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.845    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.959 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.959    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.073 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.073    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.230 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          1.078    21.308    alum/temp_out0[29]
    SLICE_X32Y12         LUT3 (Prop_lut3_I0_O)        0.329    21.637 r  alum/D_registers_q[7][28]_i_80/O
                         net (fo=1, routed)           0.000    21.637    alum/D_registers_q[7][28]_i_80_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.187 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.187    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.301 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.301    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.415 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.415    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.529 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.529    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.643 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    22.643    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.757 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    22.757    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.871 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    22.871    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.028 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          1.032    24.059    alum/temp_out0[28]
    SLICE_X33Y14         LUT3 (Prop_lut3_I0_O)        0.329    24.388 r  alum/D_registers_q[7][27]_i_53/O
                         net (fo=1, routed)           0.000    24.388    alum/D_registers_q[7][27]_i_53_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.920 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    24.920    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.034 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.034    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.148 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.148    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.262 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.262    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.376 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.376    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.490 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.490    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.604 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.604    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.761 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          0.939    26.700    alum/temp_out0[27]
    SLICE_X34Y15         LUT3 (Prop_lut3_I0_O)        0.329    27.029 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.029    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.562 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.562    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.679 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.679    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.796 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.796    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.913 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.913    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.030 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.030    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.147 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.147    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.264 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.264    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.381 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.381    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.538 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.777    29.315    alum/temp_out0[26]
    SLICE_X37Y17         LUT3 (Prop_lut3_I0_O)        0.332    29.647 r  alum/D_registers_q[7][25]_i_73/O
                         net (fo=1, routed)           0.000    29.647    alum/D_registers_q[7][25]_i_73_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.197 r  alum/D_registers_q_reg[7][25]_i_66/CO[3]
                         net (fo=1, routed)           0.000    30.197    alum/D_registers_q_reg[7][25]_i_66_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.311 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    30.311    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.425 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.425    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.539 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.539    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.653 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.653    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.767 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.767    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.881 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    30.881    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.995 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.009    31.004    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.161 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.027    32.189    alum/temp_out0[25]
    SLICE_X38Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    32.989 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.989    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.106 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.106    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.223 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.223    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.340 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.340    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.457 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.457    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.574 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.574    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.691 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.691    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.808 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.009    33.817    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.974 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.151    35.125    alum/temp_out0[24]
    SLICE_X39Y15         LUT3 (Prop_lut3_I0_O)        0.332    35.457 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.457    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.007 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.007    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.121 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.121    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.235 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.235    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.349 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.349    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.463 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.463    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.577 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.577    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.691 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.691    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.805 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.805    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.962 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.048    38.010    alum/temp_out0[23]
    SLICE_X41Y15         LUT3 (Prop_lut3_I0_O)        0.329    38.339 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.339    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.889 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.889    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.003 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.003    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.117 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.117    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.231 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.231    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.345 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.345    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.459 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.459    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.573 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.573    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.687 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.687    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.844 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.811    40.655    alum/temp_out0[22]
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.329    40.984 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    40.984    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.517 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.517    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.634 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.634    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.751 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.751    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.868 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    41.868    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.985 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.985    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.102 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.102    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.219 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.219    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.336 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.009    42.345    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.502 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.050    43.552    alum/temp_out0[21]
    SLICE_X44Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    44.340 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.340    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.454 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.454    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.568 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.568    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.682 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.682    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.796 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.796    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.910 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.910    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.024 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.024    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.138 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    45.147    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.304 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.069    46.373    alum/temp_out0[20]
    SLICE_X43Y14         LUT3 (Prop_lut3_I0_O)        0.329    46.702 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    46.702    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.252 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    47.252    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.366 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    47.366    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.480 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.480    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.594 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    47.594    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.708 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    47.708    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.822 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    47.822    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.936 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    47.936    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.050 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.050    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.207 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.191    49.398    alum/temp_out0[19]
    SLICE_X46Y15         LUT3 (Prop_lut3_I0_O)        0.329    49.727 r  alum/D_registers_q[7][18]_i_59/O
                         net (fo=1, routed)           0.000    49.727    alum/D_registers_q[7][18]_i_59_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.260 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.260    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.377 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.377    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.494 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.494    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.611 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.611    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.728 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.728    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.845 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.845    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.962 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.962    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.119 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.054    52.173    alum/temp_out0[18]
    SLICE_X50Y13         LUT3 (Prop_lut3_I0_O)        0.332    52.505 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.505    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.038 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.038    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.155 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.155    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.272 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.272    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.389 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.389    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.506 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.506    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.623 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.623    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.740 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.740    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.857 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.857    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.014 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.972    54.987    alum/temp_out0[17]
    SLICE_X49Y16         LUT3 (Prop_lut3_I0_O)        0.332    55.319 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.319    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.869 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.869    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.983 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.983    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.097 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.097    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.211 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.211    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.325 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.325    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.439 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.439    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.553 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.553    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.667 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.667    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.824 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.075    57.898    alum/temp_out0[16]
    SLICE_X48Y15         LUT3 (Prop_lut3_I0_O)        0.329    58.227 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.227    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.777 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.777    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.891 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.891    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.005 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.005    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.119 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.119    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.233 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.233    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.347 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.347    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.461 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.461    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.575 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.575    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.732 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.109    60.841    alum/temp_out0[15]
    SLICE_X53Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    61.626 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.626    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.740 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.740    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.854 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.854    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.968 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.968    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.082 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.082    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.196 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.196    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.310 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.310    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.424 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.424    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.581 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.943    63.525    alum/temp_out0[14]
    SLICE_X52Y14         LUT3 (Prop_lut3_I0_O)        0.329    63.854 r  alum/D_registers_q[7][13]_i_62/O
                         net (fo=1, routed)           0.000    63.854    alum/D_registers_q[7][13]_i_62_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.387 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    64.387    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.504 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    64.504    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.621 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    64.621    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.738 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    64.738    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.855 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    64.855    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.972 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    64.972    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.089 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    65.089    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.206 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.206    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.363 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.116    66.478    alum/temp_out0[13]
    SLICE_X55Y12         LUT3 (Prop_lut3_I0_O)        0.332    66.810 r  alum/D_registers_q[7][12]_i_54/O
                         net (fo=1, routed)           0.000    66.810    alum/D_registers_q[7][12]_i_54_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    67.208 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.208    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.322 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.322    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.436 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.436    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.550 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.550    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.664 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.664    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.778 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.778    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.892 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.892    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.006 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.006    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.163 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.036    69.199    alum/temp_out0[12]
    SLICE_X54Y11         LUT3 (Prop_lut3_I0_O)        0.329    69.528 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.528    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.061 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.061    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.178 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.178    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.295 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.295    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.412 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.412    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.529 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.529    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.646 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.646    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.763 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.763    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.880 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.880    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.037 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.231    72.268    alum/temp_out0[11]
    SLICE_X49Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    73.056 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.056    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.170 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.170    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.284 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.284    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.398 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.398    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.512 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.512    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.626 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.626    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.740 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.740    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.854 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.854    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.011 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.826    74.837    alum/temp_out0[10]
    SLICE_X48Y6          LUT3 (Prop_lut3_I0_O)        0.329    75.166 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.166    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.716 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.716    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.830 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.830    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.944 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.944    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.058 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.058    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.172 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.172    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.286 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.286    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.400 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.400    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.514 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.514    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.671 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.128    77.799    alum/temp_out0[9]
    SLICE_X47Y7          LUT3 (Prop_lut3_I0_O)        0.329    78.128 r  alum/D_registers_q[7][8]_i_57/O
                         net (fo=1, routed)           0.000    78.128    alum/D_registers_q[7][8]_i_57_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    78.526 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.526    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.640 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.640    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.754 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.754    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.868 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.868    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.982 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    78.982    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.096 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.096    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.210 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.210    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.324 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.324    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.481 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.786    80.267    alum/temp_out0[8]
    SLICE_X45Y12         LUT3 (Prop_lut3_I0_O)        0.329    80.596 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    80.596    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.146 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.146    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.260 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.260    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.374 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.374    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.488 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.488    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.602 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.602    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.716 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    81.716    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.830 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    81.830    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.944 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.944    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.101 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.235    83.336    alum/temp_out0[7]
    SLICE_X46Y5          LUT3 (Prop_lut3_I0_O)        0.329    83.665 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.665    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.198 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.198    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.315 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.315    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.432 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.432    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.549 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.549    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.666 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.666    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.783 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.783    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.900 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.900    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.017 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.017    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.174 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          1.163    86.337    alum/temp_out0[6]
    SLICE_X45Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    87.125 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.125    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.239 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.239    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.353 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.353    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.467 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.467    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.581 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.581    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.695 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.695    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.809 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.809    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.923 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.923    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.080 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.108    89.188    alum/temp_out0[5]
    SLICE_X44Y1          LUT3 (Prop_lut3_I0_O)        0.329    89.517 r  alum/D_registers_q[7][3]_i_151/O
                         net (fo=1, routed)           0.000    89.517    alum/D_registers_q[7][3]_i_151_n_0
    SLICE_X44Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.067 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.067    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.181 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.181    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.295 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.295    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.409 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.409    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.523 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.523    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.637 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.637    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.751 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.751    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.908 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          1.006    91.914    alum/temp_out0[4]
    SLICE_X42Y0          LUT3 (Prop_lut3_I0_O)        0.329    92.243 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.243    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X42Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.776 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.776    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X42Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.893 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.893    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X42Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.010 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.010    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.127 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.127    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.244 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.244    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.361 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.361    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.478 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.478    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.595 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.595    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.752 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.044    94.796    alum/temp_out0[3]
    SLICE_X38Y0          LUT3 (Prop_lut3_I0_O)        0.332    95.128 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    95.128    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X38Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.661 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.661    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X38Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.778 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.778    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.895 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.895    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.012 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.012    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.129 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.129    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.246 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.246    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.363 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.363    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.480 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.480    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.637 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.742    97.380    alum/temp_out0[2]
    SLICE_X40Y6          LUT3 (Prop_lut3_I0_O)        0.332    97.712 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    97.712    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.262 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.262    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.376 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.376    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.490 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.490    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.604 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.604    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.718 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.718    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.832 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    98.832    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.946 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    98.946    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.060 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.060    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.217 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.994   100.211    alum/temp_out0[1]
    SLICE_X36Y5          LUT3 (Prop_lut3_I0_O)        0.329   100.540 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   100.540    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.090 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.090    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.204 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.204    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.318 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.318    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.432 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.432    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.546 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.546    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.660 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   101.660    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.774 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   101.774    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.888 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   101.888    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.045 r  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.640   102.685    sm/temp_out0[0]
    SLICE_X41Y8          LUT5 (Prop_lut5_I4_O)        0.329   103.014 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   103.014    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X41Y8          MUXF7 (Prop_muxf7_I0_O)      0.212   103.226 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.436   103.662    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X41Y8          LUT6 (Prop_lut6_I0_O)        0.299   103.961 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.902   104.863    sm/M_alum_out[0]
    SLICE_X51Y5          LUT6 (Prop_lut6_I4_O)        0.124   104.987 r  sm/D_registers_q[7][0]_i_1/O
                         net (fo=8, routed)           1.078   106.065    L_reg/D[0]
    SLICE_X62Y8          FDRE                                         r  L_reg/D_registers_q_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.518   116.034    L_reg/clk_IBUF_BUFG
    SLICE_X62Y8          FDRE                                         r  L_reg/D_registers_q_reg[5][0]/C
                         clock pessimism              0.259   116.293    
                         clock uncertainty           -0.035   116.258    
    SLICE_X62Y8          FDRE (Setup_fdre_C_D)       -0.071   116.187    L_reg/D_registers_q_reg[5][0]
  -------------------------------------------------------------------
                         required time                        116.187    
                         arrival time                        -106.065    
  -------------------------------------------------------------------
                         slack                                 10.122    

Slack (MET) :             10.137ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            L_reg/D_registers_q_reg[6][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        100.899ns  (logic 59.595ns (59.064%)  route 41.304ns (40.936%))
  Logic Levels:           318  (CARRY4=284 LUT2=2 LUT3=25 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 116.034 - 111.111 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.567     5.151    sm/clk
    SLICE_X40Y2          FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y2          FDSE (Prop_fdse_C_Q)         0.456     5.607 f  sm/D_states_q_reg[7]/Q
                         net (fo=140, routed)         1.611     7.218    sm/D_states_q[7]
    SLICE_X14Y4          LUT2 (Prop_lut2_I0_O)        0.124     7.342 r  sm/D_registers_q[7][31]_i_15/O
                         net (fo=2, routed)           1.372     8.714    sm/D_registers_q[7][31]_i_15_n_0
    SLICE_X47Y3          LUT6 (Prop_lut6_I5_O)        0.124     8.838 r  sm/ram_reg_i_130/O
                         net (fo=1, routed)           0.573     9.411    sm/ram_reg_i_130_n_0
    SLICE_X49Y3          LUT6 (Prop_lut6_I5_O)        0.124     9.535 r  sm/ram_reg_i_103/O
                         net (fo=64, routed)          1.306    10.841    L_reg/M_sm_ra1[0]
    SLICE_X33Y11         LUT6 (Prop_lut6_I4_O)        0.124    10.965 r  L_reg/D_registers_q[7][31]_i_121/O
                         net (fo=2, routed)           0.858    11.823    L_reg/D_registers_q[7][31]_i_121_n_0
    SLICE_X33Y11         LUT3 (Prop_lut3_I2_O)        0.152    11.975 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=52, routed)          0.739    12.714    sm/M_alum_a[31]
    SLICE_X28Y9          LUT2 (Prop_lut2_I1_O)        0.326    13.040 r  sm/D_registers_q[7][31]_i_229/O
                         net (fo=1, routed)           0.000    13.040    alum/S[0]
    SLICE_X28Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.572 r  alum/D_registers_q_reg[7][31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    13.572    alum/D_registers_q_reg[7][31]_i_220_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.686 r  alum/D_registers_q_reg[7][31]_i_215/CO[3]
                         net (fo=1, routed)           0.000    13.686    alum/D_registers_q_reg[7][31]_i_215_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.800 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    13.800    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.914 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    13.914    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.028 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.028    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.142 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.142    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.256 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.256    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.370 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.370    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.641 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          0.985    15.626    alum/temp_out0[31]
    SLICE_X30Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.470 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.470    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.587 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.587    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.704 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.704    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.821 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.821    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.938 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.938    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.055 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.055    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.172 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.172    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.289 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.289    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.446 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.042    18.487    alum/temp_out0[30]
    SLICE_X29Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    19.275 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.275    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.389 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.389    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.503 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    19.503    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.617 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    19.617    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.731 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.731    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.845 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.845    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.959 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.959    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.073 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.073    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.230 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          1.078    21.308    alum/temp_out0[29]
    SLICE_X32Y12         LUT3 (Prop_lut3_I0_O)        0.329    21.637 r  alum/D_registers_q[7][28]_i_80/O
                         net (fo=1, routed)           0.000    21.637    alum/D_registers_q[7][28]_i_80_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.187 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.187    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.301 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.301    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.415 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.415    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.529 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.529    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.643 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    22.643    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.757 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    22.757    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.871 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    22.871    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.028 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          1.032    24.059    alum/temp_out0[28]
    SLICE_X33Y14         LUT3 (Prop_lut3_I0_O)        0.329    24.388 r  alum/D_registers_q[7][27]_i_53/O
                         net (fo=1, routed)           0.000    24.388    alum/D_registers_q[7][27]_i_53_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.920 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    24.920    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.034 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.034    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.148 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.148    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.262 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.262    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.376 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.376    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.490 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.490    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.604 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.604    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.761 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          0.939    26.700    alum/temp_out0[27]
    SLICE_X34Y15         LUT3 (Prop_lut3_I0_O)        0.329    27.029 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.029    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.562 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.562    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.679 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.679    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.796 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.796    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.913 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.913    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.030 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.030    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.147 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.147    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.264 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.264    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.381 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.381    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.538 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.777    29.315    alum/temp_out0[26]
    SLICE_X37Y17         LUT3 (Prop_lut3_I0_O)        0.332    29.647 r  alum/D_registers_q[7][25]_i_73/O
                         net (fo=1, routed)           0.000    29.647    alum/D_registers_q[7][25]_i_73_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.197 r  alum/D_registers_q_reg[7][25]_i_66/CO[3]
                         net (fo=1, routed)           0.000    30.197    alum/D_registers_q_reg[7][25]_i_66_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.311 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    30.311    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.425 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.425    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.539 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.539    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.653 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.653    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.767 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.767    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.881 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    30.881    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.995 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.009    31.004    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.161 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.027    32.189    alum/temp_out0[25]
    SLICE_X38Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    32.989 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.989    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.106 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.106    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.223 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.223    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.340 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.340    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.457 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.457    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.574 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.574    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.691 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.691    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.808 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.009    33.817    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.974 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.151    35.125    alum/temp_out0[24]
    SLICE_X39Y15         LUT3 (Prop_lut3_I0_O)        0.332    35.457 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.457    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.007 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.007    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.121 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.121    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.235 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.235    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.349 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.349    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.463 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.463    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.577 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.577    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.691 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.691    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.805 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.805    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.962 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.048    38.010    alum/temp_out0[23]
    SLICE_X41Y15         LUT3 (Prop_lut3_I0_O)        0.329    38.339 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.339    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.889 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.889    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.003 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.003    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.117 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.117    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.231 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.231    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.345 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.345    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.459 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.459    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.573 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.573    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.687 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.687    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.844 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.811    40.655    alum/temp_out0[22]
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.329    40.984 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    40.984    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.517 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.517    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.634 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.634    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.751 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.751    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.868 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    41.868    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.985 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.985    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.102 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.102    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.219 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.219    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.336 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.009    42.345    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.502 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.050    43.552    alum/temp_out0[21]
    SLICE_X44Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    44.340 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.340    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.454 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.454    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.568 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.568    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.682 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.682    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.796 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.796    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.910 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.910    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.024 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.024    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.138 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    45.147    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.304 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.069    46.373    alum/temp_out0[20]
    SLICE_X43Y14         LUT3 (Prop_lut3_I0_O)        0.329    46.702 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    46.702    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.252 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    47.252    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.366 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    47.366    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.480 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.480    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.594 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    47.594    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.708 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    47.708    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.822 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    47.822    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.936 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    47.936    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.050 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.050    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.207 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.191    49.398    alum/temp_out0[19]
    SLICE_X46Y15         LUT3 (Prop_lut3_I0_O)        0.329    49.727 r  alum/D_registers_q[7][18]_i_59/O
                         net (fo=1, routed)           0.000    49.727    alum/D_registers_q[7][18]_i_59_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.260 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.260    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.377 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.377    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.494 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.494    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.611 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.611    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.728 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.728    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.845 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.845    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.962 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.962    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.119 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.054    52.173    alum/temp_out0[18]
    SLICE_X50Y13         LUT3 (Prop_lut3_I0_O)        0.332    52.505 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.505    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.038 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.038    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.155 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.155    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.272 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.272    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.389 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.389    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.506 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.506    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.623 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.623    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.740 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.740    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.857 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.857    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.014 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.972    54.987    alum/temp_out0[17]
    SLICE_X49Y16         LUT3 (Prop_lut3_I0_O)        0.332    55.319 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.319    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.869 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.869    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.983 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.983    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.097 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.097    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.211 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.211    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.325 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.325    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.439 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.439    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.553 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.553    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.667 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.667    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.824 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.075    57.898    alum/temp_out0[16]
    SLICE_X48Y15         LUT3 (Prop_lut3_I0_O)        0.329    58.227 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.227    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.777 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.777    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.891 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.891    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.005 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.005    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.119 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.119    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.233 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.233    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.347 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.347    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.461 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.461    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.575 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.575    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.732 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.109    60.841    alum/temp_out0[15]
    SLICE_X53Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    61.626 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.626    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.740 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.740    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.854 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.854    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.968 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.968    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.082 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.082    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.196 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.196    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.310 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.310    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.424 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.424    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.581 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.943    63.525    alum/temp_out0[14]
    SLICE_X52Y14         LUT3 (Prop_lut3_I0_O)        0.329    63.854 r  alum/D_registers_q[7][13]_i_62/O
                         net (fo=1, routed)           0.000    63.854    alum/D_registers_q[7][13]_i_62_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.387 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    64.387    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.504 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    64.504    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.621 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    64.621    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.738 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    64.738    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.855 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    64.855    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.972 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    64.972    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.089 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    65.089    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.206 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.206    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.363 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.116    66.478    alum/temp_out0[13]
    SLICE_X55Y12         LUT3 (Prop_lut3_I0_O)        0.332    66.810 r  alum/D_registers_q[7][12]_i_54/O
                         net (fo=1, routed)           0.000    66.810    alum/D_registers_q[7][12]_i_54_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    67.208 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.208    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.322 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.322    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.436 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.436    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.550 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.550    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.664 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.664    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.778 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.778    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.892 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.892    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.006 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.006    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.163 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.036    69.199    alum/temp_out0[12]
    SLICE_X54Y11         LUT3 (Prop_lut3_I0_O)        0.329    69.528 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.528    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.061 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.061    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.178 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.178    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.295 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.295    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.412 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.412    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.529 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.529    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.646 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.646    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.763 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.763    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.880 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.880    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.037 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.231    72.268    alum/temp_out0[11]
    SLICE_X49Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    73.056 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.056    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.170 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.170    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.284 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.284    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.398 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.398    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.512 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.512    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.626 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.626    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.740 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.740    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.854 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.854    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.011 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.826    74.837    alum/temp_out0[10]
    SLICE_X48Y6          LUT3 (Prop_lut3_I0_O)        0.329    75.166 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.166    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.716 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.716    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.830 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.830    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.944 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.944    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.058 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.058    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.172 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.172    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.286 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.286    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.400 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.400    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.514 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.514    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.671 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.128    77.799    alum/temp_out0[9]
    SLICE_X47Y7          LUT3 (Prop_lut3_I0_O)        0.329    78.128 r  alum/D_registers_q[7][8]_i_57/O
                         net (fo=1, routed)           0.000    78.128    alum/D_registers_q[7][8]_i_57_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    78.526 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.526    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.640 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.640    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.754 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.754    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.868 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.868    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.982 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    78.982    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.096 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.096    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.210 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.210    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.324 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.324    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.481 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.786    80.267    alum/temp_out0[8]
    SLICE_X45Y12         LUT3 (Prop_lut3_I0_O)        0.329    80.596 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    80.596    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.146 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.146    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.260 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.260    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.374 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.374    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.488 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.488    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.602 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.602    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.716 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    81.716    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.830 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    81.830    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.944 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.944    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.101 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.235    83.336    alum/temp_out0[7]
    SLICE_X46Y5          LUT3 (Prop_lut3_I0_O)        0.329    83.665 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.665    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.198 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.198    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.315 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.315    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.432 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.432    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.549 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.549    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.666 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.666    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.783 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.783    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.900 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.900    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.017 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.017    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.174 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          1.163    86.337    alum/temp_out0[6]
    SLICE_X45Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    87.125 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.125    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.239 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.239    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.353 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.353    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.467 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.467    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.581 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.581    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.695 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.695    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.809 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.809    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.923 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.923    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.080 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.108    89.188    alum/temp_out0[5]
    SLICE_X44Y1          LUT3 (Prop_lut3_I0_O)        0.329    89.517 r  alum/D_registers_q[7][3]_i_151/O
                         net (fo=1, routed)           0.000    89.517    alum/D_registers_q[7][3]_i_151_n_0
    SLICE_X44Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.067 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.067    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.181 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.181    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.295 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.295    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.409 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.409    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.523 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.523    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.637 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.637    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.751 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.751    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.908 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          1.006    91.914    alum/temp_out0[4]
    SLICE_X42Y0          LUT3 (Prop_lut3_I0_O)        0.329    92.243 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.243    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X42Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.776 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.776    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X42Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.893 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.893    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X42Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.010 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.010    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.127 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.127    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.244 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.244    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.361 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.361    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.478 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.478    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.595 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.595    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.752 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.044    94.796    alum/temp_out0[3]
    SLICE_X38Y0          LUT3 (Prop_lut3_I0_O)        0.332    95.128 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    95.128    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X38Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.661 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.661    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X38Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.778 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.778    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.895 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.895    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.012 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.012    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.129 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.129    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.246 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.246    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.363 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.363    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.480 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.480    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.637 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.742    97.380    alum/temp_out0[2]
    SLICE_X40Y6          LUT3 (Prop_lut3_I0_O)        0.332    97.712 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    97.712    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.262 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.262    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.376 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.376    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.490 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.490    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.604 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.604    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.718 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.718    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.832 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    98.832    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.946 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    98.946    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.060 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.060    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.217 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.994   100.211    alum/temp_out0[1]
    SLICE_X36Y5          LUT3 (Prop_lut3_I0_O)        0.329   100.540 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   100.540    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.090 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.090    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.204 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.204    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.318 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.318    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.432 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.432    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.546 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.546    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.660 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   101.660    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.774 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   101.774    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.888 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   101.888    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.045 r  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.640   102.685    sm/temp_out0[0]
    SLICE_X41Y8          LUT5 (Prop_lut5_I4_O)        0.329   103.014 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   103.014    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X41Y8          MUXF7 (Prop_muxf7_I0_O)      0.212   103.226 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.436   103.662    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X41Y8          LUT6 (Prop_lut6_I0_O)        0.299   103.961 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.902   104.863    sm/M_alum_out[0]
    SLICE_X51Y5          LUT6 (Prop_lut6_I4_O)        0.124   104.987 r  sm/D_registers_q[7][0]_i_1/O
                         net (fo=8, routed)           1.063   106.050    L_reg/D[0]
    SLICE_X63Y8          FDRE                                         r  L_reg/D_registers_q_reg[6][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.518   116.034    L_reg/clk_IBUF_BUFG
    SLICE_X63Y8          FDRE                                         r  L_reg/D_registers_q_reg[6][0]/C
                         clock pessimism              0.259   116.293    
                         clock uncertainty           -0.035   116.258    
    SLICE_X63Y8          FDRE (Setup_fdre_C_D)       -0.071   116.187    L_reg/D_registers_q_reg[6][0]
  -------------------------------------------------------------------
                         required time                        116.187    
                         arrival time                        -106.050    
  -------------------------------------------------------------------
                         slack                                 10.137    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 reset_cond/D_stage_q_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            reset_cond/D_stage_q_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.711%)  route 0.211ns (56.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.554     1.498    reset_cond/clk
    SLICE_X34Y19         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         FDPE (Prop_fdpe_C_Q)         0.164     1.662 r  reset_cond/D_stage_q_reg[2]/Q
                         net (fo=1, routed)           0.211     1.873    reset_cond/D_stage_d[3]
    SLICE_X37Y15         FDPE                                         r  reset_cond/D_stage_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.826     2.016    reset_cond/clk
    SLICE_X37Y15         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.251     1.765    
    SLICE_X37Y15         FDPE (Hold_fdpe_C_D)         0.070     1.835    reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.579%)  route 0.292ns (67.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.567     1.511    sr2/clk
    SLICE_X49Y0          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y0          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.292     1.943    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X52Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.838     2.028    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.548    
    SLICE_X52Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.858    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.579%)  route 0.292ns (67.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.567     1.511    sr2/clk
    SLICE_X49Y0          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y0          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.292     1.943    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X52Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.838     2.028    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.548    
    SLICE_X52Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.858    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.579%)  route 0.292ns (67.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.567     1.511    sr2/clk
    SLICE_X49Y0          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y0          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.292     1.943    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X52Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.838     2.028    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X52Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.480     1.548    
    SLICE_X52Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.858    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.579%)  route 0.292ns (67.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.567     1.511    sr2/clk
    SLICE_X49Y0          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y0          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.292     1.943    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X52Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.838     2.028    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X52Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.480     1.548    
    SLICE_X52Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.858    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1039735317[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_1039735317[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.564     1.508    forLoop_idx_0_1039735317[0].cond_butt_dirs/sync/clk
    SLICE_X33Y2          FDRE                                         r  forLoop_idx_0_1039735317[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  forLoop_idx_0_1039735317[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.705    forLoop_idx_0_1039735317[0].cond_butt_dirs/sync/D_pipe_q[0]
    SLICE_X33Y2          FDRE                                         r  forLoop_idx_0_1039735317[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.833     2.023    forLoop_idx_0_1039735317[0].cond_butt_dirs/sync/clk
    SLICE_X33Y2          FDRE                                         r  forLoop_idx_0_1039735317[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.515     1.508    
    SLICE_X33Y2          FDRE (Hold_fdre_C_D)         0.075     1.583    forLoop_idx_0_1039735317[0].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1039735317[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_1039735317[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.563     1.507    forLoop_idx_0_1039735317[3].cond_butt_dirs/sync/clk
    SLICE_X28Y4          FDRE                                         r  forLoop_idx_0_1039735317[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y4          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  forLoop_idx_0_1039735317[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.058     1.705    forLoop_idx_0_1039735317[3].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X28Y4          FDRE                                         r  forLoop_idx_0_1039735317[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.833     2.023    forLoop_idx_0_1039735317[3].cond_butt_dirs/sync/clk
    SLICE_X28Y4          FDRE                                         r  forLoop_idx_0_1039735317[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.516     1.507    
    SLICE_X28Y4          FDRE (Hold_fdre_C_D)         0.071     1.578    forLoop_idx_0_1039735317[3].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1039735317[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_1039735317[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.563     1.507    forLoop_idx_0_1039735317[2].cond_butt_dirs/sync/clk
    SLICE_X28Y4          FDRE                                         r  forLoop_idx_0_1039735317[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y4          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  forLoop_idx_0_1039735317[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.065     1.713    forLoop_idx_0_1039735317[2].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X28Y4          FDRE                                         r  forLoop_idx_0_1039735317[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.833     2.023    forLoop_idx_0_1039735317[2].cond_butt_dirs/sync/clk
    SLICE_X28Y4          FDRE                                         r  forLoop_idx_0_1039735317[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.516     1.507    
    SLICE_X28Y4          FDRE (Hold_fdre_C_D)         0.075     1.582    forLoop_idx_0_1039735317[2].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 forLoop_idx_0_944186182[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_944186182[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.563     1.507    forLoop_idx_0_944186182[0].cond_butt_sel_desel/sync/clk
    SLICE_X32Y3          FDRE                                         r  forLoop_idx_0_944186182[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y3          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  forLoop_idx_0_944186182[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.065     1.713    forLoop_idx_0_944186182[0].cond_butt_sel_desel/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X32Y3          FDRE                                         r  forLoop_idx_0_944186182[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.832     2.022    forLoop_idx_0_944186182[0].cond_butt_sel_desel/sync/clk
    SLICE_X32Y3          FDRE                                         r  forLoop_idx_0_944186182[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.515     1.507    
    SLICE_X32Y3          FDRE (Hold_fdre_C_D)         0.075     1.582    forLoop_idx_0_944186182[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.141ns (30.269%)  route 0.325ns (69.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.565     1.509    sr1/clk
    SLICE_X47Y2          FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y2          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.325     1.975    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X46Y1          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.835     2.025    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X46Y1          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.525    
    SLICE_X46Y1          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.835    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X2Y2    brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X2Y0    brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X60Y8    L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X57Y12   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X63Y9    L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X46Y17   L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X45Y16   L_reg/D_registers_q_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X40Y15   L_reg/D_registers_q_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X39Y15   L_reg/D_registers_q_reg[0][15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X46Y1    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X46Y1    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X46Y1    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X46Y1    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X46Y1    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X46Y1    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X46Y1    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X46Y1    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X52Y0    sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X52Y0    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X46Y1    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X46Y1    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X46Y1    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X46Y1    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X46Y1    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X46Y1    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X46Y1    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X46Y1    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X52Y0    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X52Y0    sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      106.893ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.882ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             106.893ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.716ns  (logic 0.642ns (17.277%)  route 3.074ns (82.723%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 115.964 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.564     5.148    sm/clk
    SLICE_X34Y4          FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y4          FDSE (Prop_fdse_C_Q)         0.518     5.666 r  sm/D_states_q_reg[0]/Q
                         net (fo=186, routed)         2.053     7.720    sm/D_states_q[0]
    SLICE_X41Y5          LUT6 (Prop_lut6_I3_O)        0.124     7.844 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           1.021     8.864    fifo_reset_cond/AS[0]
    SLICE_X45Y5          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.448   115.964    fifo_reset_cond/clk
    SLICE_X45Y5          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.187   116.151    
                         clock uncertainty           -0.035   116.116    
    SLICE_X45Y5          FDPE (Recov_fdpe_C_PRE)     -0.359   115.757    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.757    
                         arrival time                          -8.864    
  -------------------------------------------------------------------
                         slack                                106.893    

Slack (MET) :             107.079ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.528ns  (logic 0.642ns (18.198%)  route 2.886ns (81.802%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 115.964 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.564     5.148    sm/clk
    SLICE_X34Y4          FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y4          FDSE (Prop_fdse_C_Q)         0.518     5.666 r  sm/D_states_q_reg[0]/Q
                         net (fo=186, routed)         2.053     7.720    sm/D_states_q[0]
    SLICE_X41Y5          LUT6 (Prop_lut6_I3_O)        0.124     7.844 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.833     8.676    fifo_reset_cond/AS[0]
    SLICE_X46Y5          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.448   115.964    fifo_reset_cond/clk
    SLICE_X46Y5          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.187   116.151    
                         clock uncertainty           -0.035   116.116    
    SLICE_X46Y5          FDPE (Recov_fdpe_C_PRE)     -0.361   115.755    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.755    
                         arrival time                          -8.676    
  -------------------------------------------------------------------
                         slack                                107.079    

Slack (MET) :             107.079ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.528ns  (logic 0.642ns (18.198%)  route 2.886ns (81.802%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 115.964 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.564     5.148    sm/clk
    SLICE_X34Y4          FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y4          FDSE (Prop_fdse_C_Q)         0.518     5.666 r  sm/D_states_q_reg[0]/Q
                         net (fo=186, routed)         2.053     7.720    sm/D_states_q[0]
    SLICE_X41Y5          LUT6 (Prop_lut6_I3_O)        0.124     7.844 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.833     8.676    fifo_reset_cond/AS[0]
    SLICE_X46Y5          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.448   115.964    fifo_reset_cond/clk
    SLICE_X46Y5          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.187   116.151    
                         clock uncertainty           -0.035   116.116    
    SLICE_X46Y5          FDPE (Recov_fdpe_C_PRE)     -0.361   115.755    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.755    
                         arrival time                          -8.676    
  -------------------------------------------------------------------
                         slack                                107.079    

Slack (MET) :             107.079ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.528ns  (logic 0.642ns (18.198%)  route 2.886ns (81.802%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 115.964 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.564     5.148    sm/clk
    SLICE_X34Y4          FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y4          FDSE (Prop_fdse_C_Q)         0.518     5.666 r  sm/D_states_q_reg[0]/Q
                         net (fo=186, routed)         2.053     7.720    sm/D_states_q[0]
    SLICE_X41Y5          LUT6 (Prop_lut6_I3_O)        0.124     7.844 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.833     8.676    fifo_reset_cond/AS[0]
    SLICE_X46Y5          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.448   115.964    fifo_reset_cond/clk
    SLICE_X46Y5          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.187   116.151    
                         clock uncertainty           -0.035   116.116    
    SLICE_X46Y5          FDPE (Recov_fdpe_C_PRE)     -0.361   115.755    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.755    
                         arrival time                          -8.676    
  -------------------------------------------------------------------
                         slack                                107.079    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.882ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.186ns (21.921%)  route 0.662ns (78.079%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.563     1.507    sm/clk
    SLICE_X39Y5          FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDSE (Prop_fdse_C_Q)         0.141     1.648 f  sm/D_states_q_reg[3]/Q
                         net (fo=213, routed)         0.366     2.014    sm/D_states_q[3]
    SLICE_X41Y5          LUT6 (Prop_lut6_I4_O)        0.045     2.059 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.297     2.355    fifo_reset_cond/AS[0]
    SLICE_X46Y5          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.834     2.024    fifo_reset_cond/clk
    SLICE_X46Y5          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.544    
    SLICE_X46Y5          FDPE (Remov_fdpe_C_PRE)     -0.071     1.473    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.473    
                         arrival time                           2.355    
  -------------------------------------------------------------------
                         slack                                  0.882    

Slack (MET) :             0.882ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.186ns (21.921%)  route 0.662ns (78.079%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.563     1.507    sm/clk
    SLICE_X39Y5          FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDSE (Prop_fdse_C_Q)         0.141     1.648 f  sm/D_states_q_reg[3]/Q
                         net (fo=213, routed)         0.366     2.014    sm/D_states_q[3]
    SLICE_X41Y5          LUT6 (Prop_lut6_I4_O)        0.045     2.059 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.297     2.355    fifo_reset_cond/AS[0]
    SLICE_X46Y5          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.834     2.024    fifo_reset_cond/clk
    SLICE_X46Y5          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.544    
    SLICE_X46Y5          FDPE (Remov_fdpe_C_PRE)     -0.071     1.473    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.473    
                         arrival time                           2.355    
  -------------------------------------------------------------------
                         slack                                  0.882    

Slack (MET) :             0.882ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.186ns (21.921%)  route 0.662ns (78.079%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.563     1.507    sm/clk
    SLICE_X39Y5          FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDSE (Prop_fdse_C_Q)         0.141     1.648 f  sm/D_states_q_reg[3]/Q
                         net (fo=213, routed)         0.366     2.014    sm/D_states_q[3]
    SLICE_X41Y5          LUT6 (Prop_lut6_I4_O)        0.045     2.059 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.297     2.355    fifo_reset_cond/AS[0]
    SLICE_X46Y5          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.834     2.024    fifo_reset_cond/clk
    SLICE_X46Y5          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.544    
    SLICE_X46Y5          FDPE (Remov_fdpe_C_PRE)     -0.071     1.473    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.473    
                         arrival time                           2.355    
  -------------------------------------------------------------------
                         slack                                  0.882    

Slack (MET) :             0.969ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.186ns (20.426%)  route 0.725ns (79.574%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.563     1.507    sm/clk
    SLICE_X39Y5          FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDSE (Prop_fdse_C_Q)         0.141     1.648 f  sm/D_states_q_reg[3]/Q
                         net (fo=213, routed)         0.366     2.014    sm/D_states_q[3]
    SLICE_X41Y5          LUT6 (Prop_lut6_I4_O)        0.045     2.059 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.359     2.417    fifo_reset_cond/AS[0]
    SLICE_X45Y5          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.834     2.024    fifo_reset_cond/clk
    SLICE_X45Y5          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.544    
    SLICE_X45Y5          FDPE (Remov_fdpe_C_PRE)     -0.095     1.449    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           2.417    
  -------------------------------------------------------------------
                         slack                                  0.969    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            43 Endpoints
Min Delay            43 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.837ns  (logic 12.153ns (32.118%)  route 25.685ns (67.882%))
  Logic Levels:           30  (CARRY4=7 LUT2=4 LUT3=5 LUT4=3 LUT5=3 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.560     5.144    L_reg/clk_IBUF_BUFG
    SLICE_X47Y15         FDRE                                         r  L_reg/D_registers_q_reg[6][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y15         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  L_reg/D_registers_q_reg[6][12]/Q
                         net (fo=12, routed)          1.995     7.596    L_reg/M_sm_timer[12]
    SLICE_X61Y9          LUT2 (Prop_lut2_I0_O)        0.150     7.746 r  L_reg/L_6e5975b5_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.630     8.376    L_reg/L_6e5975b5_remainder0_carry_i_23__1_n_0
    SLICE_X62Y10         LUT6 (Prop_lut6_I0_O)        0.326     8.702 f  L_reg/L_6e5975b5_remainder0_carry_i_18__1/O
                         net (fo=3, routed)           0.815     9.516    L_reg/L_6e5975b5_remainder0_carry_i_18__1_n_0
    SLICE_X64Y10         LUT3 (Prop_lut3_I1_O)        0.152     9.668 f  L_reg/L_6e5975b5_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.807    10.476    L_reg/L_6e5975b5_remainder0_carry_i_20__1_n_0
    SLICE_X64Y10         LUT5 (Prop_lut5_I4_O)        0.370    10.846 r  L_reg/L_6e5975b5_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.943    11.788    L_reg/L_6e5975b5_remainder0_carry_i_10__1_n_0
    SLICE_X63Y8          LUT2 (Prop_lut2_I1_O)        0.328    12.116 r  L_reg/L_6e5975b5_remainder0_carry_i_7__1/O
                         net (fo=1, routed)           0.000    12.116    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[0]
    SLICE_X63Y8          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    12.722 f  timerseg_driver/decimal_renderer/L_6e5975b5_remainder0_carry/O[3]
                         net (fo=1, routed)           0.948    13.670    L_reg/L_6e5975b5_remainder0_3[3]
    SLICE_X62Y9          LUT4 (Prop_lut4_I1_O)        0.306    13.976 r  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.643    15.619    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X64Y9          LUT4 (Prop_lut4_I3_O)        0.148    15.767 f  L_reg/i__carry__0_i_17__1/O
                         net (fo=1, routed)           0.800    16.567    L_reg/i__carry__0_i_17__1_n_0
    SLICE_X64Y7          LUT6 (Prop_lut6_I4_O)        0.328    16.895 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.827    17.722    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X63Y7          LUT3 (Prop_lut3_I2_O)        0.152    17.874 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.686    18.560    L_reg/i__carry_i_20__4_n_0
    SLICE_X63Y7          LUT3 (Prop_lut3_I1_O)        0.360    18.920 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.147    20.067    L_reg/i__carry_i_11__3_n_0
    SLICE_X62Y5          LUT2 (Prop_lut2_I1_O)        0.326    20.393 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.467    20.860    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X62Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.367 r  timerseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.367    timerseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__0/i__carry_n_0
    SLICE_X62Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.589 r  timerseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.617    22.207    L_reg/L_6e5975b5_remainder0_inferred__1/i__carry__1_1[0]
    SLICE_X61Y6          LUT3 (Prop_lut3_I2_O)        0.293    22.500 r  L_reg/i__carry__0_i_9__3/O
                         net (fo=11, routed)          1.620    24.120    timerseg_driver/decimal_renderer/i__carry_i_23__3
    SLICE_X64Y3          LUT2 (Prop_lut2_I1_O)        0.352    24.472 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.690    25.162    L_reg/i__carry_i_13__3_0
    SLICE_X65Y3          LUT5 (Prop_lut5_I0_O)        0.383    25.545 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.992    26.537    L_reg/i__carry_i_23__3_n_0
    SLICE_X64Y3          LUT6 (Prop_lut6_I0_O)        0.326    26.863 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.833    27.696    L_reg/i__carry_i_13__3_n_0
    SLICE_X61Y3          LUT3 (Prop_lut3_I1_O)        0.152    27.848 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.502    28.350    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X63Y3          LUT5 (Prop_lut5_I0_O)        0.326    28.676 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.676    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.226 r  timerseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.226    timerseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.340 r  timerseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.340    timerseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.454 r  timerseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.454    timerseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X63Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.676 f  timerseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.821    30.497    timerseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X62Y5          LUT6 (Prop_lut6_I5_O)        0.299    30.796 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.597    31.393    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X64Y4          LUT6 (Prop_lut6_I1_O)        0.124    31.517 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.667    32.184    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X65Y4          LUT6 (Prop_lut6_I1_O)        0.124    32.308 r  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           1.100    33.408    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X64Y5          LUT6 (Prop_lut6_I5_O)        0.124    33.532 f  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.678    34.210    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X65Y5          LUT4 (Prop_lut4_I3_O)        0.152    34.362 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.859    39.221    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.761    42.982 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    42.982    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.482ns  (logic 12.149ns (32.412%)  route 25.333ns (67.588%))
  Logic Levels:           30  (CARRY4=7 LUT2=4 LUT3=5 LUT4=3 LUT5=3 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.560     5.144    L_reg/clk_IBUF_BUFG
    SLICE_X47Y15         FDRE                                         r  L_reg/D_registers_q_reg[6][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y15         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  L_reg/D_registers_q_reg[6][12]/Q
                         net (fo=12, routed)          1.995     7.596    L_reg/M_sm_timer[12]
    SLICE_X61Y9          LUT2 (Prop_lut2_I0_O)        0.150     7.746 r  L_reg/L_6e5975b5_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.630     8.376    L_reg/L_6e5975b5_remainder0_carry_i_23__1_n_0
    SLICE_X62Y10         LUT6 (Prop_lut6_I0_O)        0.326     8.702 f  L_reg/L_6e5975b5_remainder0_carry_i_18__1/O
                         net (fo=3, routed)           0.815     9.516    L_reg/L_6e5975b5_remainder0_carry_i_18__1_n_0
    SLICE_X64Y10         LUT3 (Prop_lut3_I1_O)        0.152     9.668 f  L_reg/L_6e5975b5_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.807    10.476    L_reg/L_6e5975b5_remainder0_carry_i_20__1_n_0
    SLICE_X64Y10         LUT5 (Prop_lut5_I4_O)        0.370    10.846 r  L_reg/L_6e5975b5_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.943    11.788    L_reg/L_6e5975b5_remainder0_carry_i_10__1_n_0
    SLICE_X63Y8          LUT2 (Prop_lut2_I1_O)        0.328    12.116 r  L_reg/L_6e5975b5_remainder0_carry_i_7__1/O
                         net (fo=1, routed)           0.000    12.116    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[0]
    SLICE_X63Y8          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    12.722 f  timerseg_driver/decimal_renderer/L_6e5975b5_remainder0_carry/O[3]
                         net (fo=1, routed)           0.948    13.670    L_reg/L_6e5975b5_remainder0_3[3]
    SLICE_X62Y9          LUT4 (Prop_lut4_I1_O)        0.306    13.976 r  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.643    15.619    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X64Y9          LUT4 (Prop_lut4_I3_O)        0.148    15.767 f  L_reg/i__carry__0_i_17__1/O
                         net (fo=1, routed)           0.800    16.567    L_reg/i__carry__0_i_17__1_n_0
    SLICE_X64Y7          LUT6 (Prop_lut6_I4_O)        0.328    16.895 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.827    17.722    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X63Y7          LUT3 (Prop_lut3_I2_O)        0.152    17.874 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.686    18.560    L_reg/i__carry_i_20__4_n_0
    SLICE_X63Y7          LUT3 (Prop_lut3_I1_O)        0.360    18.920 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.147    20.067    L_reg/i__carry_i_11__3_n_0
    SLICE_X62Y5          LUT2 (Prop_lut2_I1_O)        0.326    20.393 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.467    20.860    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X62Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.367 r  timerseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.367    timerseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__0/i__carry_n_0
    SLICE_X62Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.589 r  timerseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.617    22.207    L_reg/L_6e5975b5_remainder0_inferred__1/i__carry__1_1[0]
    SLICE_X61Y6          LUT3 (Prop_lut3_I2_O)        0.293    22.500 r  L_reg/i__carry__0_i_9__3/O
                         net (fo=11, routed)          1.620    24.120    timerseg_driver/decimal_renderer/i__carry_i_23__3
    SLICE_X64Y3          LUT2 (Prop_lut2_I1_O)        0.352    24.472 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.690    25.162    L_reg/i__carry_i_13__3_0
    SLICE_X65Y3          LUT5 (Prop_lut5_I0_O)        0.383    25.545 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.992    26.537    L_reg/i__carry_i_23__3_n_0
    SLICE_X64Y3          LUT6 (Prop_lut6_I0_O)        0.326    26.863 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.833    27.696    L_reg/i__carry_i_13__3_n_0
    SLICE_X61Y3          LUT3 (Prop_lut3_I1_O)        0.152    27.848 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.502    28.350    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X63Y3          LUT5 (Prop_lut5_I0_O)        0.326    28.676 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.676    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.226 r  timerseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.226    timerseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.340 r  timerseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.340    timerseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.454 r  timerseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.454    timerseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X63Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.676 r  timerseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.821    30.497    timerseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X62Y5          LUT6 (Prop_lut6_I5_O)        0.299    30.796 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.597    31.393    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X64Y4          LUT6 (Prop_lut6_I1_O)        0.124    31.517 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.667    32.184    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X65Y4          LUT6 (Prop_lut6_I1_O)        0.124    32.308 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           1.100    33.408    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X64Y5          LUT6 (Prop_lut6_I5_O)        0.124    33.532 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.677    34.209    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X65Y5          LUT4 (Prop_lut4_I3_O)        0.152    34.361 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.509    38.870    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.757    42.627 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    42.627    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.401ns  (logic 11.920ns (31.869%)  route 25.482ns (68.131%))
  Logic Levels:           30  (CARRY4=7 LUT2=4 LUT3=5 LUT4=3 LUT5=3 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.560     5.144    L_reg/clk_IBUF_BUFG
    SLICE_X47Y15         FDRE                                         r  L_reg/D_registers_q_reg[6][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y15         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  L_reg/D_registers_q_reg[6][12]/Q
                         net (fo=12, routed)          1.995     7.596    L_reg/M_sm_timer[12]
    SLICE_X61Y9          LUT2 (Prop_lut2_I0_O)        0.150     7.746 r  L_reg/L_6e5975b5_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.630     8.376    L_reg/L_6e5975b5_remainder0_carry_i_23__1_n_0
    SLICE_X62Y10         LUT6 (Prop_lut6_I0_O)        0.326     8.702 f  L_reg/L_6e5975b5_remainder0_carry_i_18__1/O
                         net (fo=3, routed)           0.815     9.516    L_reg/L_6e5975b5_remainder0_carry_i_18__1_n_0
    SLICE_X64Y10         LUT3 (Prop_lut3_I1_O)        0.152     9.668 f  L_reg/L_6e5975b5_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.807    10.476    L_reg/L_6e5975b5_remainder0_carry_i_20__1_n_0
    SLICE_X64Y10         LUT5 (Prop_lut5_I4_O)        0.370    10.846 r  L_reg/L_6e5975b5_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.943    11.788    L_reg/L_6e5975b5_remainder0_carry_i_10__1_n_0
    SLICE_X63Y8          LUT2 (Prop_lut2_I1_O)        0.328    12.116 r  L_reg/L_6e5975b5_remainder0_carry_i_7__1/O
                         net (fo=1, routed)           0.000    12.116    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[0]
    SLICE_X63Y8          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    12.722 f  timerseg_driver/decimal_renderer/L_6e5975b5_remainder0_carry/O[3]
                         net (fo=1, routed)           0.948    13.670    L_reg/L_6e5975b5_remainder0_3[3]
    SLICE_X62Y9          LUT4 (Prop_lut4_I1_O)        0.306    13.976 r  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.643    15.619    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X64Y9          LUT4 (Prop_lut4_I3_O)        0.148    15.767 f  L_reg/i__carry__0_i_17__1/O
                         net (fo=1, routed)           0.800    16.567    L_reg/i__carry__0_i_17__1_n_0
    SLICE_X64Y7          LUT6 (Prop_lut6_I4_O)        0.328    16.895 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.827    17.722    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X63Y7          LUT3 (Prop_lut3_I2_O)        0.152    17.874 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.686    18.560    L_reg/i__carry_i_20__4_n_0
    SLICE_X63Y7          LUT3 (Prop_lut3_I1_O)        0.360    18.920 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.147    20.067    L_reg/i__carry_i_11__3_n_0
    SLICE_X62Y5          LUT2 (Prop_lut2_I1_O)        0.326    20.393 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.467    20.860    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X62Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.367 r  timerseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.367    timerseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__0/i__carry_n_0
    SLICE_X62Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.589 r  timerseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.617    22.207    L_reg/L_6e5975b5_remainder0_inferred__1/i__carry__1_1[0]
    SLICE_X61Y6          LUT3 (Prop_lut3_I2_O)        0.293    22.500 r  L_reg/i__carry__0_i_9__3/O
                         net (fo=11, routed)          1.620    24.120    timerseg_driver/decimal_renderer/i__carry_i_23__3
    SLICE_X64Y3          LUT2 (Prop_lut2_I1_O)        0.352    24.472 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.690    25.162    L_reg/i__carry_i_13__3_0
    SLICE_X65Y3          LUT5 (Prop_lut5_I0_O)        0.383    25.545 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.992    26.537    L_reg/i__carry_i_23__3_n_0
    SLICE_X64Y3          LUT6 (Prop_lut6_I0_O)        0.326    26.863 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.833    27.696    L_reg/i__carry_i_13__3_n_0
    SLICE_X61Y3          LUT3 (Prop_lut3_I1_O)        0.152    27.848 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.502    28.350    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X63Y3          LUT5 (Prop_lut5_I0_O)        0.326    28.676 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.676    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.226 r  timerseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.226    timerseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.340 r  timerseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.340    timerseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.454 r  timerseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.454    timerseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X63Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.676 r  timerseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.821    30.497    timerseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X62Y5          LUT6 (Prop_lut6_I5_O)        0.299    30.796 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.597    31.393    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X64Y4          LUT6 (Prop_lut6_I1_O)        0.124    31.517 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.667    32.184    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X65Y4          LUT6 (Prop_lut6_I1_O)        0.124    32.308 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           1.100    33.408    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X64Y5          LUT6 (Prop_lut6_I5_O)        0.124    33.532 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.750    34.282    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X65Y5          LUT4 (Prop_lut4_I3_O)        0.124    34.406 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.584    38.990    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    42.545 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    42.545    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.076ns  (logic 11.908ns (32.118%)  route 25.168ns (67.882%))
  Logic Levels:           30  (CARRY4=7 LUT2=4 LUT3=5 LUT4=3 LUT5=3 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.560     5.144    L_reg/clk_IBUF_BUFG
    SLICE_X47Y15         FDRE                                         r  L_reg/D_registers_q_reg[6][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y15         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  L_reg/D_registers_q_reg[6][12]/Q
                         net (fo=12, routed)          1.995     7.596    L_reg/M_sm_timer[12]
    SLICE_X61Y9          LUT2 (Prop_lut2_I0_O)        0.150     7.746 r  L_reg/L_6e5975b5_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.630     8.376    L_reg/L_6e5975b5_remainder0_carry_i_23__1_n_0
    SLICE_X62Y10         LUT6 (Prop_lut6_I0_O)        0.326     8.702 f  L_reg/L_6e5975b5_remainder0_carry_i_18__1/O
                         net (fo=3, routed)           0.815     9.516    L_reg/L_6e5975b5_remainder0_carry_i_18__1_n_0
    SLICE_X64Y10         LUT3 (Prop_lut3_I1_O)        0.152     9.668 f  L_reg/L_6e5975b5_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.807    10.476    L_reg/L_6e5975b5_remainder0_carry_i_20__1_n_0
    SLICE_X64Y10         LUT5 (Prop_lut5_I4_O)        0.370    10.846 r  L_reg/L_6e5975b5_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.943    11.788    L_reg/L_6e5975b5_remainder0_carry_i_10__1_n_0
    SLICE_X63Y8          LUT2 (Prop_lut2_I1_O)        0.328    12.116 r  L_reg/L_6e5975b5_remainder0_carry_i_7__1/O
                         net (fo=1, routed)           0.000    12.116    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[0]
    SLICE_X63Y8          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    12.722 f  timerseg_driver/decimal_renderer/L_6e5975b5_remainder0_carry/O[3]
                         net (fo=1, routed)           0.948    13.670    L_reg/L_6e5975b5_remainder0_3[3]
    SLICE_X62Y9          LUT4 (Prop_lut4_I1_O)        0.306    13.976 r  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.643    15.619    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X64Y9          LUT4 (Prop_lut4_I3_O)        0.148    15.767 f  L_reg/i__carry__0_i_17__1/O
                         net (fo=1, routed)           0.800    16.567    L_reg/i__carry__0_i_17__1_n_0
    SLICE_X64Y7          LUT6 (Prop_lut6_I4_O)        0.328    16.895 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.827    17.722    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X63Y7          LUT3 (Prop_lut3_I2_O)        0.152    17.874 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.686    18.560    L_reg/i__carry_i_20__4_n_0
    SLICE_X63Y7          LUT3 (Prop_lut3_I1_O)        0.360    18.920 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.147    20.067    L_reg/i__carry_i_11__3_n_0
    SLICE_X62Y5          LUT2 (Prop_lut2_I1_O)        0.326    20.393 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.467    20.860    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X62Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.367 r  timerseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.367    timerseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__0/i__carry_n_0
    SLICE_X62Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.589 r  timerseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.617    22.207    L_reg/L_6e5975b5_remainder0_inferred__1/i__carry__1_1[0]
    SLICE_X61Y6          LUT3 (Prop_lut3_I2_O)        0.293    22.500 r  L_reg/i__carry__0_i_9__3/O
                         net (fo=11, routed)          1.620    24.120    timerseg_driver/decimal_renderer/i__carry_i_23__3
    SLICE_X64Y3          LUT2 (Prop_lut2_I1_O)        0.352    24.472 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.690    25.162    L_reg/i__carry_i_13__3_0
    SLICE_X65Y3          LUT5 (Prop_lut5_I0_O)        0.383    25.545 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.992    26.537    L_reg/i__carry_i_23__3_n_0
    SLICE_X64Y3          LUT6 (Prop_lut6_I0_O)        0.326    26.863 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.833    27.696    L_reg/i__carry_i_13__3_n_0
    SLICE_X61Y3          LUT3 (Prop_lut3_I1_O)        0.152    27.848 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.502    28.350    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X63Y3          LUT5 (Prop_lut5_I0_O)        0.326    28.676 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.676    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.226 r  timerseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.226    timerseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.340 r  timerseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.340    timerseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.454 r  timerseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.454    timerseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X63Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.676 r  timerseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.821    30.497    timerseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X62Y5          LUT6 (Prop_lut6_I5_O)        0.299    30.796 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.597    31.393    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X64Y4          LUT6 (Prop_lut6_I1_O)        0.124    31.517 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.667    32.184    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X65Y4          LUT6 (Prop_lut6_I1_O)        0.124    32.308 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           1.100    33.408    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X64Y5          LUT6 (Prop_lut6_I5_O)        0.124    33.532 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.677    34.209    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X65Y5          LUT4 (Prop_lut4_I3_O)        0.124    34.333 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.343    38.676    timerseg_OBUF[1]
    E2                   OBUF (Prop_obuf_I_O)         3.544    42.221 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    42.221    timerseg[1]
    E2                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.961ns  (logic 11.917ns (32.243%)  route 25.043ns (67.757%))
  Logic Levels:           30  (CARRY4=7 LUT2=4 LUT3=6 LUT4=2 LUT5=3 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.560     5.144    L_reg/clk_IBUF_BUFG
    SLICE_X47Y15         FDRE                                         r  L_reg/D_registers_q_reg[6][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y15         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  L_reg/D_registers_q_reg[6][12]/Q
                         net (fo=12, routed)          1.995     7.596    L_reg/M_sm_timer[12]
    SLICE_X61Y9          LUT2 (Prop_lut2_I0_O)        0.150     7.746 r  L_reg/L_6e5975b5_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.630     8.376    L_reg/L_6e5975b5_remainder0_carry_i_23__1_n_0
    SLICE_X62Y10         LUT6 (Prop_lut6_I0_O)        0.326     8.702 f  L_reg/L_6e5975b5_remainder0_carry_i_18__1/O
                         net (fo=3, routed)           0.815     9.516    L_reg/L_6e5975b5_remainder0_carry_i_18__1_n_0
    SLICE_X64Y10         LUT3 (Prop_lut3_I1_O)        0.152     9.668 f  L_reg/L_6e5975b5_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.807    10.476    L_reg/L_6e5975b5_remainder0_carry_i_20__1_n_0
    SLICE_X64Y10         LUT5 (Prop_lut5_I4_O)        0.370    10.846 r  L_reg/L_6e5975b5_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.943    11.788    L_reg/L_6e5975b5_remainder0_carry_i_10__1_n_0
    SLICE_X63Y8          LUT2 (Prop_lut2_I1_O)        0.328    12.116 r  L_reg/L_6e5975b5_remainder0_carry_i_7__1/O
                         net (fo=1, routed)           0.000    12.116    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[0]
    SLICE_X63Y8          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    12.722 f  timerseg_driver/decimal_renderer/L_6e5975b5_remainder0_carry/O[3]
                         net (fo=1, routed)           0.948    13.670    L_reg/L_6e5975b5_remainder0_3[3]
    SLICE_X62Y9          LUT4 (Prop_lut4_I1_O)        0.306    13.976 r  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.643    15.619    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X64Y9          LUT4 (Prop_lut4_I3_O)        0.148    15.767 f  L_reg/i__carry__0_i_17__1/O
                         net (fo=1, routed)           0.800    16.567    L_reg/i__carry__0_i_17__1_n_0
    SLICE_X64Y7          LUT6 (Prop_lut6_I4_O)        0.328    16.895 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.827    17.722    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X63Y7          LUT3 (Prop_lut3_I2_O)        0.152    17.874 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.686    18.560    L_reg/i__carry_i_20__4_n_0
    SLICE_X63Y7          LUT3 (Prop_lut3_I1_O)        0.360    18.920 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.147    20.067    L_reg/i__carry_i_11__3_n_0
    SLICE_X62Y5          LUT2 (Prop_lut2_I1_O)        0.326    20.393 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.467    20.860    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X62Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.367 r  timerseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.367    timerseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__0/i__carry_n_0
    SLICE_X62Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.589 r  timerseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.617    22.207    L_reg/L_6e5975b5_remainder0_inferred__1/i__carry__1_1[0]
    SLICE_X61Y6          LUT3 (Prop_lut3_I2_O)        0.293    22.500 r  L_reg/i__carry__0_i_9__3/O
                         net (fo=11, routed)          1.620    24.120    timerseg_driver/decimal_renderer/i__carry_i_23__3
    SLICE_X64Y3          LUT2 (Prop_lut2_I1_O)        0.352    24.472 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.690    25.162    L_reg/i__carry_i_13__3_0
    SLICE_X65Y3          LUT5 (Prop_lut5_I0_O)        0.383    25.545 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.992    26.537    L_reg/i__carry_i_23__3_n_0
    SLICE_X64Y3          LUT6 (Prop_lut6_I0_O)        0.326    26.863 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.833    27.696    L_reg/i__carry_i_13__3_n_0
    SLICE_X61Y3          LUT3 (Prop_lut3_I1_O)        0.152    27.848 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.502    28.350    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X63Y3          LUT5 (Prop_lut5_I0_O)        0.326    28.676 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.676    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.226 r  timerseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.226    timerseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.340 r  timerseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.340    timerseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.454 r  timerseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.454    timerseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X63Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.676 r  timerseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.821    30.497    timerseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X62Y5          LUT6 (Prop_lut6_I5_O)        0.299    30.796 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.597    31.393    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X64Y4          LUT6 (Prop_lut6_I1_O)        0.124    31.517 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.666    32.183    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X65Y4          LUT6 (Prop_lut6_I2_O)        0.124    32.307 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.661    32.968    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X64Y4          LUT6 (Prop_lut6_I5_O)        0.124    33.092 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.859    33.951    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X64Y5          LUT3 (Prop_lut3_I0_O)        0.124    34.075 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.477    38.552    timerseg_OBUF[0]
    D1                   OBUF (Prop_obuf_I_O)         3.553    42.105 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    42.105    timerseg[0]
    D1                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.365ns  (logic 11.915ns (32.764%)  route 24.450ns (67.236%))
  Logic Levels:           30  (CARRY4=7 LUT2=4 LUT3=5 LUT4=3 LUT5=3 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.560     5.144    L_reg/clk_IBUF_BUFG
    SLICE_X47Y15         FDRE                                         r  L_reg/D_registers_q_reg[6][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y15         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  L_reg/D_registers_q_reg[6][12]/Q
                         net (fo=12, routed)          1.995     7.596    L_reg/M_sm_timer[12]
    SLICE_X61Y9          LUT2 (Prop_lut2_I0_O)        0.150     7.746 r  L_reg/L_6e5975b5_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.630     8.376    L_reg/L_6e5975b5_remainder0_carry_i_23__1_n_0
    SLICE_X62Y10         LUT6 (Prop_lut6_I0_O)        0.326     8.702 f  L_reg/L_6e5975b5_remainder0_carry_i_18__1/O
                         net (fo=3, routed)           0.815     9.516    L_reg/L_6e5975b5_remainder0_carry_i_18__1_n_0
    SLICE_X64Y10         LUT3 (Prop_lut3_I1_O)        0.152     9.668 f  L_reg/L_6e5975b5_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.807    10.476    L_reg/L_6e5975b5_remainder0_carry_i_20__1_n_0
    SLICE_X64Y10         LUT5 (Prop_lut5_I4_O)        0.370    10.846 r  L_reg/L_6e5975b5_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.943    11.788    L_reg/L_6e5975b5_remainder0_carry_i_10__1_n_0
    SLICE_X63Y8          LUT2 (Prop_lut2_I1_O)        0.328    12.116 r  L_reg/L_6e5975b5_remainder0_carry_i_7__1/O
                         net (fo=1, routed)           0.000    12.116    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[0]
    SLICE_X63Y8          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    12.722 f  timerseg_driver/decimal_renderer/L_6e5975b5_remainder0_carry/O[3]
                         net (fo=1, routed)           0.948    13.670    L_reg/L_6e5975b5_remainder0_3[3]
    SLICE_X62Y9          LUT4 (Prop_lut4_I1_O)        0.306    13.976 r  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.643    15.619    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X64Y9          LUT4 (Prop_lut4_I3_O)        0.148    15.767 f  L_reg/i__carry__0_i_17__1/O
                         net (fo=1, routed)           0.800    16.567    L_reg/i__carry__0_i_17__1_n_0
    SLICE_X64Y7          LUT6 (Prop_lut6_I4_O)        0.328    16.895 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.827    17.722    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X63Y7          LUT3 (Prop_lut3_I2_O)        0.152    17.874 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.686    18.560    L_reg/i__carry_i_20__4_n_0
    SLICE_X63Y7          LUT3 (Prop_lut3_I1_O)        0.360    18.920 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.147    20.067    L_reg/i__carry_i_11__3_n_0
    SLICE_X62Y5          LUT2 (Prop_lut2_I1_O)        0.326    20.393 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.467    20.860    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X62Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.367 r  timerseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.367    timerseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__0/i__carry_n_0
    SLICE_X62Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.589 r  timerseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.617    22.207    L_reg/L_6e5975b5_remainder0_inferred__1/i__carry__1_1[0]
    SLICE_X61Y6          LUT3 (Prop_lut3_I2_O)        0.293    22.500 r  L_reg/i__carry__0_i_9__3/O
                         net (fo=11, routed)          1.620    24.120    timerseg_driver/decimal_renderer/i__carry_i_23__3
    SLICE_X64Y3          LUT2 (Prop_lut2_I1_O)        0.352    24.472 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.690    25.162    L_reg/i__carry_i_13__3_0
    SLICE_X65Y3          LUT5 (Prop_lut5_I0_O)        0.383    25.545 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.992    26.537    L_reg/i__carry_i_23__3_n_0
    SLICE_X64Y3          LUT6 (Prop_lut6_I0_O)        0.326    26.863 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.833    27.696    L_reg/i__carry_i_13__3_n_0
    SLICE_X61Y3          LUT3 (Prop_lut3_I1_O)        0.152    27.848 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.502    28.350    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X63Y3          LUT5 (Prop_lut5_I0_O)        0.326    28.676 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.676    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.226 r  timerseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.226    timerseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.340 r  timerseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.340    timerseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.454 r  timerseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.454    timerseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X63Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.676 r  timerseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.821    30.497    timerseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X62Y5          LUT6 (Prop_lut6_I5_O)        0.299    30.796 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.597    31.393    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X64Y4          LUT6 (Prop_lut6_I1_O)        0.124    31.517 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.667    32.184    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X65Y4          LUT6 (Prop_lut6_I1_O)        0.124    32.308 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           1.100    33.408    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X64Y5          LUT6 (Prop_lut6_I5_O)        0.124    33.532 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.678    34.210    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X65Y5          LUT4 (Prop_lut4_I2_O)        0.124    34.334 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.624    37.959    timerseg_OBUF[10]
    D3                   OBUF (Prop_obuf_I_O)         3.551    41.509 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    41.509    timerseg[10]
    D3                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.178ns  (logic 12.143ns (33.566%)  route 24.034ns (66.434%))
  Logic Levels:           30  (CARRY4=7 LUT2=4 LUT3=5 LUT4=3 LUT5=3 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.560     5.144    L_reg/clk_IBUF_BUFG
    SLICE_X47Y15         FDRE                                         r  L_reg/D_registers_q_reg[6][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y15         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  L_reg/D_registers_q_reg[6][12]/Q
                         net (fo=12, routed)          1.995     7.596    L_reg/M_sm_timer[12]
    SLICE_X61Y9          LUT2 (Prop_lut2_I0_O)        0.150     7.746 r  L_reg/L_6e5975b5_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.630     8.376    L_reg/L_6e5975b5_remainder0_carry_i_23__1_n_0
    SLICE_X62Y10         LUT6 (Prop_lut6_I0_O)        0.326     8.702 f  L_reg/L_6e5975b5_remainder0_carry_i_18__1/O
                         net (fo=3, routed)           0.815     9.516    L_reg/L_6e5975b5_remainder0_carry_i_18__1_n_0
    SLICE_X64Y10         LUT3 (Prop_lut3_I1_O)        0.152     9.668 f  L_reg/L_6e5975b5_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.807    10.476    L_reg/L_6e5975b5_remainder0_carry_i_20__1_n_0
    SLICE_X64Y10         LUT5 (Prop_lut5_I4_O)        0.370    10.846 r  L_reg/L_6e5975b5_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.943    11.788    L_reg/L_6e5975b5_remainder0_carry_i_10__1_n_0
    SLICE_X63Y8          LUT2 (Prop_lut2_I1_O)        0.328    12.116 r  L_reg/L_6e5975b5_remainder0_carry_i_7__1/O
                         net (fo=1, routed)           0.000    12.116    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[0]
    SLICE_X63Y8          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    12.722 f  timerseg_driver/decimal_renderer/L_6e5975b5_remainder0_carry/O[3]
                         net (fo=1, routed)           0.948    13.670    L_reg/L_6e5975b5_remainder0_3[3]
    SLICE_X62Y9          LUT4 (Prop_lut4_I1_O)        0.306    13.976 r  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.643    15.619    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X64Y9          LUT4 (Prop_lut4_I3_O)        0.148    15.767 f  L_reg/i__carry__0_i_17__1/O
                         net (fo=1, routed)           0.800    16.567    L_reg/i__carry__0_i_17__1_n_0
    SLICE_X64Y7          LUT6 (Prop_lut6_I4_O)        0.328    16.895 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.827    17.722    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X63Y7          LUT3 (Prop_lut3_I2_O)        0.152    17.874 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.686    18.560    L_reg/i__carry_i_20__4_n_0
    SLICE_X63Y7          LUT3 (Prop_lut3_I1_O)        0.360    18.920 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.147    20.067    L_reg/i__carry_i_11__3_n_0
    SLICE_X62Y5          LUT2 (Prop_lut2_I1_O)        0.326    20.393 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.467    20.860    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X62Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.367 r  timerseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.367    timerseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__0/i__carry_n_0
    SLICE_X62Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.589 r  timerseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.617    22.207    L_reg/L_6e5975b5_remainder0_inferred__1/i__carry__1_1[0]
    SLICE_X61Y6          LUT3 (Prop_lut3_I2_O)        0.293    22.500 r  L_reg/i__carry__0_i_9__3/O
                         net (fo=11, routed)          1.620    24.120    timerseg_driver/decimal_renderer/i__carry_i_23__3
    SLICE_X64Y3          LUT2 (Prop_lut2_I1_O)        0.352    24.472 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.690    25.162    L_reg/i__carry_i_13__3_0
    SLICE_X65Y3          LUT5 (Prop_lut5_I0_O)        0.383    25.545 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.992    26.537    L_reg/i__carry_i_23__3_n_0
    SLICE_X64Y3          LUT6 (Prop_lut6_I0_O)        0.326    26.863 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.833    27.696    L_reg/i__carry_i_13__3_n_0
    SLICE_X61Y3          LUT3 (Prop_lut3_I1_O)        0.152    27.848 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.502    28.350    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X63Y3          LUT5 (Prop_lut5_I0_O)        0.326    28.676 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.676    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.226 r  timerseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.226    timerseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.340 r  timerseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.340    timerseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.454 r  timerseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.454    timerseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X63Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.676 f  timerseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.821    30.497    timerseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X62Y5          LUT6 (Prop_lut6_I5_O)        0.299    30.796 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.597    31.393    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X64Y4          LUT6 (Prop_lut6_I1_O)        0.124    31.517 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.667    32.184    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X65Y4          LUT6 (Prop_lut6_I1_O)        0.124    32.308 r  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           1.100    33.408    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X64Y5          LUT6 (Prop_lut6_I5_O)        0.124    33.532 f  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.750    34.282    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X65Y5          LUT4 (Prop_lut4_I3_O)        0.153    34.435 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.137    37.572    timerseg_OBUF[9]
    F2                   OBUF (Prop_obuf_I_O)         3.750    41.322 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    41.322    timerseg[9]
    F2                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.118ns  (logic 11.996ns (33.214%)  route 24.122ns (66.786%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=5 LUT4=4 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.560     5.144    L_reg/clk_IBUF_BUFG
    SLICE_X46Y15         FDRE                                         r  L_reg/D_registers_q_reg[3][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y15         FDRE (Prop_fdre_C_Q)         0.518     5.662 r  L_reg/D_registers_q_reg[3][12]/Q
                         net (fo=11, routed)          1.452     7.115    L_reg/M_sm_pbc[12]
    SLICE_X52Y12         LUT2 (Prop_lut2_I0_O)        0.150     7.265 r  L_reg/L_6e5975b5_remainder0_carry_i_23__0/O
                         net (fo=4, routed)           0.960     8.225    L_reg/L_6e5975b5_remainder0_carry_i_23__0_n_0
    SLICE_X51Y13         LUT6 (Prop_lut6_I0_O)        0.328     8.553 f  L_reg/L_6e5975b5_remainder0_carry_i_18__0/O
                         net (fo=3, routed)           0.617     9.171    L_reg/L_6e5975b5_remainder0_carry_i_18__0_n_0
    SLICE_X50Y11         LUT3 (Prop_lut3_I1_O)        0.150     9.321 f  L_reg/L_6e5975b5_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.684    10.004    L_reg/L_6e5975b5_remainder0_carry_i_20__0_n_0
    SLICE_X50Y11         LUT5 (Prop_lut5_I4_O)        0.374    10.378 r  L_reg/L_6e5975b5_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           1.010    11.388    L_reg/L_6e5975b5_remainder0_carry_i_10__0_n_0
    SLICE_X51Y10         LUT4 (Prop_lut4_I1_O)        0.328    11.716 r  L_reg/L_6e5975b5_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.716    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X51Y10         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.356 f  bseg_driver/decimal_renderer/L_6e5975b5_remainder0_carry/O[3]
                         net (fo=1, routed)           0.766    13.123    L_reg/L_6e5975b5_remainder0_1[3]
    SLICE_X54Y10         LUT4 (Prop_lut4_I1_O)        0.306    13.429 r  L_reg/i__carry__0_i_13__2/O
                         net (fo=12, routed)          1.622    15.050    L_reg/i__carry__0_i_13__2_n_0
    SLICE_X56Y12         LUT4 (Prop_lut4_I3_O)        0.148    15.198 f  L_reg/i__carry__0_i_17__0/O
                         net (fo=1, routed)           0.995    16.193    L_reg/i__carry__0_i_17__0_n_0
    SLICE_X53Y13         LUT6 (Prop_lut6_I4_O)        0.328    16.521 r  L_reg/i__carry__0_i_9__2/O
                         net (fo=5, routed)           0.598    17.119    L_reg/i__carry__0_i_9__2_n_0
    SLICE_X53Y14         LUT3 (Prop_lut3_I2_O)        0.150    17.269 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.816    18.085    L_reg/i__carry_i_20__2_n_0
    SLICE_X51Y15         LUT3 (Prop_lut3_I1_O)        0.354    18.439 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.990    19.429    L_reg/i__carry_i_11__1_n_0
    SLICE_X56Y15         LUT2 (Prop_lut2_I1_O)        0.332    19.761 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.549    20.310    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X53Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.817 r  bseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.817    bseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__0/i__carry_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.931 r  bseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.931    bseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.170 r  bseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.351    22.521    L_reg/L_6e5975b5_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X56Y16         LUT5 (Prop_lut5_I1_O)        0.302    22.823 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.286    23.109    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X56Y16         LUT5 (Prop_lut5_I0_O)        0.124    23.233 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.081    24.314    bseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__0/i__carry__0_0
    SLICE_X59Y16         LUT2 (Prop_lut2_I0_O)        0.124    24.438 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.805    25.243    L_reg/i__carry_i_13__1_0
    SLICE_X58Y17         LUT5 (Prop_lut5_I1_O)        0.152    25.395 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.978    26.373    L_reg/i__carry_i_18__1_n_0
    SLICE_X58Y15         LUT6 (Prop_lut6_I5_O)        0.326    26.699 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.832    27.531    L_reg/i__carry_i_13__1_n_0
    SLICE_X58Y16         LUT3 (Prop_lut3_I1_O)        0.154    27.685 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.834    28.519    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X57Y15         LUT5 (Prop_lut5_I0_O)        0.327    28.846 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.846    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X57Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.396 r  bseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.396    bseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__1/i__carry_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.510 r  bseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.510    bseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.624 r  bseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.624    bseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.846 r  bseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.824    30.670    bseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X56Y17         LUT6 (Prop_lut6_I5_O)        0.299    30.969 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.452    31.421    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X56Y17         LUT6 (Prop_lut6_I1_O)        0.124    31.545 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.268    32.813    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X58Y18         LUT3 (Prop_lut3_I1_O)        0.124    32.937 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.679    33.616    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X58Y18         LUT6 (Prop_lut6_I4_O)        0.124    33.740 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.048    34.788    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X59Y19         LUT4 (Prop_lut4_I1_O)        0.153    34.941 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.624    37.565    bseg_OBUF[9]
    L5                   OBUF (Prop_obuf_I_O)         3.697    41.263 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    41.263    bseg[9]
    L5                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.931ns  (logic 11.538ns (32.111%)  route 24.393ns (67.889%))
  Logic Levels:           31  (CARRY4=7 LUT2=2 LUT3=5 LUT4=2 LUT5=8 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.569     5.153    L_reg/clk_IBUF_BUFG
    SLICE_X57Y10         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y10         FDRE (Prop_fdre_C_Q)         0.456     5.609 f  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=18, routed)          1.974     7.583    L_reg/M_sm_pac[8]
    SLICE_X59Y20         LUT5 (Prop_lut5_I1_O)        0.124     7.707 r  L_reg/L_6e5975b5_remainder0_carry__1_i_8/O
                         net (fo=1, routed)           0.665     8.372    L_reg/L_6e5975b5_remainder0_carry__1_i_8_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I5_O)        0.124     8.496 f  L_reg/L_6e5975b5_remainder0_carry__1_i_7/O
                         net (fo=5, routed)           0.853     9.349    L_reg/L_6e5975b5_remainder0_carry__1_i_7_n_0
    SLICE_X62Y20         LUT3 (Prop_lut3_I2_O)        0.152     9.501 f  L_reg/L_6e5975b5_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.610    10.110    L_reg/L_6e5975b5_remainder0_carry_i_20_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I4_O)        0.326    10.436 r  L_reg/L_6e5975b5_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.814    11.250    L_reg/L_6e5975b5_remainder0_carry_i_10_n_0
    SLICE_X61Y19         LUT4 (Prop_lut4_I1_O)        0.124    11.374 r  L_reg/L_6e5975b5_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.374    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X61Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.924 r  aseg_driver/decimal_renderer/L_6e5975b5_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.924    aseg_driver/decimal_renderer/L_6e5975b5_remainder0_carry_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.146 f  aseg_driver/decimal_renderer/L_6e5975b5_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.924    13.070    L_reg/L_6e5975b5_remainder0[4]
    SLICE_X64Y18         LUT3 (Prop_lut3_I0_O)        0.325    13.395 f  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           0.995    14.390    L_reg/i__carry__1_i_14_n_0
    SLICE_X61Y16         LUT5 (Prop_lut5_I2_O)        0.328    14.718 r  L_reg/i__carry_i_25__0/O
                         net (fo=1, routed)           0.667    15.385    L_reg/i__carry_i_25__0_n_0
    SLICE_X61Y16         LUT6 (Prop_lut6_I5_O)        0.124    15.509 f  L_reg/i__carry_i_22/O
                         net (fo=4, routed)           1.139    16.648    L_reg/i__carry_i_22_n_0
    SLICE_X62Y17         LUT5 (Prop_lut5_I3_O)        0.152    16.800 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           1.105    17.905    L_reg/i__carry_i_19_n_0
    SLICE_X65Y17         LUT3 (Prop_lut3_I0_O)        0.354    18.259 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.638    18.897    L_reg/i__carry_i_11_n_0
    SLICE_X62Y14         LUT2 (Prop_lut2_I1_O)        0.326    19.223 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.614    19.838    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X63Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.345 r  aseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.345    aseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__0/i__carry_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.459 r  aseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.459    aseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.793 r  aseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.355    22.147    L_reg/L_6e5975b5_remainder0_inferred__1/i__carry__2[1]
    SLICE_X62Y15         LUT5 (Prop_lut5_I4_O)        0.303    22.450 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.279    22.729    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X62Y15         LUT5 (Prop_lut5_I0_O)        0.124    22.853 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.666    23.519    aseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__0/i__carry__0_0
    SLICE_X62Y14         LUT2 (Prop_lut2_I0_O)        0.124    23.643 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           1.253    24.897    L_reg/i__carry_i_13_0
    SLICE_X65Y13         LUT5 (Prop_lut5_I0_O)        0.150    25.047 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.433    25.480    L_reg/i__carry_i_23_n_0
    SLICE_X65Y13         LUT6 (Prop_lut6_I0_O)        0.326    25.806 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.853    26.659    L_reg/i__carry_i_13_n_0
    SLICE_X64Y12         LUT3 (Prop_lut3_I1_O)        0.150    26.809 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.812    27.621    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X63Y12         LUT5 (Prop_lut5_I0_O)        0.328    27.949 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.949    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.499 r  aseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.499    aseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.738 r  aseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.815    29.553    aseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X62Y14         LUT6 (Prop_lut6_I4_O)        0.302    29.855 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.430    30.285    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y13         LUT6 (Prop_lut6_I1_O)        0.124    30.409 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.845    31.254    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X61Y14         LUT3 (Prop_lut3_I1_O)        0.124    31.378 r  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.793    32.171    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X64Y14         LUT6 (Prop_lut6_I4_O)        0.124    32.295 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.971    33.267    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X62Y16         LUT4 (Prop_lut4_I1_O)        0.150    33.417 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.890    37.307    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.778    41.084 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.084    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.668ns  (logic 12.052ns (33.788%)  route 23.616ns (66.212%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=5 LUT4=4 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.560     5.144    L_reg/clk_IBUF_BUFG
    SLICE_X46Y15         FDRE                                         r  L_reg/D_registers_q_reg[3][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y15         FDRE (Prop_fdre_C_Q)         0.518     5.662 r  L_reg/D_registers_q_reg[3][12]/Q
                         net (fo=11, routed)          1.452     7.115    L_reg/M_sm_pbc[12]
    SLICE_X52Y12         LUT2 (Prop_lut2_I0_O)        0.150     7.265 r  L_reg/L_6e5975b5_remainder0_carry_i_23__0/O
                         net (fo=4, routed)           0.960     8.225    L_reg/L_6e5975b5_remainder0_carry_i_23__0_n_0
    SLICE_X51Y13         LUT6 (Prop_lut6_I0_O)        0.328     8.553 f  L_reg/L_6e5975b5_remainder0_carry_i_18__0/O
                         net (fo=3, routed)           0.617     9.171    L_reg/L_6e5975b5_remainder0_carry_i_18__0_n_0
    SLICE_X50Y11         LUT3 (Prop_lut3_I1_O)        0.150     9.321 f  L_reg/L_6e5975b5_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.684    10.004    L_reg/L_6e5975b5_remainder0_carry_i_20__0_n_0
    SLICE_X50Y11         LUT5 (Prop_lut5_I4_O)        0.374    10.378 r  L_reg/L_6e5975b5_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           1.010    11.388    L_reg/L_6e5975b5_remainder0_carry_i_10__0_n_0
    SLICE_X51Y10         LUT4 (Prop_lut4_I1_O)        0.328    11.716 r  L_reg/L_6e5975b5_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.716    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X51Y10         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.356 f  bseg_driver/decimal_renderer/L_6e5975b5_remainder0_carry/O[3]
                         net (fo=1, routed)           0.766    13.123    L_reg/L_6e5975b5_remainder0_1[3]
    SLICE_X54Y10         LUT4 (Prop_lut4_I1_O)        0.306    13.429 r  L_reg/i__carry__0_i_13__2/O
                         net (fo=12, routed)          1.622    15.050    L_reg/i__carry__0_i_13__2_n_0
    SLICE_X56Y12         LUT4 (Prop_lut4_I3_O)        0.148    15.198 f  L_reg/i__carry__0_i_17__0/O
                         net (fo=1, routed)           0.995    16.193    L_reg/i__carry__0_i_17__0_n_0
    SLICE_X53Y13         LUT6 (Prop_lut6_I4_O)        0.328    16.521 r  L_reg/i__carry__0_i_9__2/O
                         net (fo=5, routed)           0.598    17.119    L_reg/i__carry__0_i_9__2_n_0
    SLICE_X53Y14         LUT3 (Prop_lut3_I2_O)        0.150    17.269 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.816    18.085    L_reg/i__carry_i_20__2_n_0
    SLICE_X51Y15         LUT3 (Prop_lut3_I1_O)        0.354    18.439 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.990    19.429    L_reg/i__carry_i_11__1_n_0
    SLICE_X56Y15         LUT2 (Prop_lut2_I1_O)        0.332    19.761 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.549    20.310    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X53Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.817 r  bseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.817    bseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__0/i__carry_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.931 r  bseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.931    bseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.170 r  bseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.351    22.521    L_reg/L_6e5975b5_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X56Y16         LUT5 (Prop_lut5_I1_O)        0.302    22.823 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.286    23.109    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X56Y16         LUT5 (Prop_lut5_I0_O)        0.124    23.233 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.081    24.314    bseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__0/i__carry__0_0
    SLICE_X59Y16         LUT2 (Prop_lut2_I0_O)        0.124    24.438 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.805    25.243    L_reg/i__carry_i_13__1_0
    SLICE_X58Y17         LUT5 (Prop_lut5_I1_O)        0.152    25.395 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.978    26.373    L_reg/i__carry_i_18__1_n_0
    SLICE_X58Y15         LUT6 (Prop_lut6_I5_O)        0.326    26.699 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.832    27.531    L_reg/i__carry_i_13__1_n_0
    SLICE_X58Y16         LUT3 (Prop_lut3_I1_O)        0.154    27.685 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.834    28.519    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X57Y15         LUT5 (Prop_lut5_I0_O)        0.327    28.846 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.846    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X57Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.396 r  bseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.396    bseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__1/i__carry_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.510 r  bseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.510    bseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.624 r  bseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.624    bseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.846 f  bseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.824    30.670    bseg_driver/decimal_renderer/L_6e5975b5_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X56Y17         LUT6 (Prop_lut6_I5_O)        0.299    30.969 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.452    31.421    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X56Y17         LUT6 (Prop_lut6_I1_O)        0.124    31.545 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.268    32.813    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X58Y18         LUT3 (Prop_lut3_I1_O)        0.124    32.937 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.596    33.533    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I3_O)        0.124    33.657 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.825    34.483    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X59Y19         LUT4 (Prop_lut4_I2_O)        0.152    34.635 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.424    37.059    bseg_OBUF[3]
    R1                   OBUF (Prop_obuf_I_O)         3.754    40.812 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.812    bseg[3]
    R1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.236ns  (logic 1.454ns (65.035%)  route 0.782ns (34.965%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.558     1.502    bseg_driver/ctr/clk
    SLICE_X56Y27         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y27         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.393     2.059    bseg_driver/ctr/S[1]
    SLICE_X60Y30         LUT2 (Prop_lut2_I0_O)        0.045     2.104 r  bseg_driver/ctr/bseg_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.388     2.492    bseg_OBUF[11]
    T3                   OBUF (Prop_obuf_I_O)         1.245     3.737 r  bseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.737    bseg[11]
    T3                                                                r  bseg[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.300ns  (logic 1.483ns (64.450%)  route 0.818ns (35.550%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.558     1.502    bseg_driver/ctr/clk
    SLICE_X56Y27         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y27         FDRE (Prop_fdre_C_Q)         0.164     1.666 f  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.393     2.059    bseg_driver/ctr/S[1]
    SLICE_X60Y30         LUT2 (Prop_lut2_I0_O)        0.046     2.105 r  bseg_driver/ctr/bseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.425     2.529    bseg_OBUF[5]
    N4                   OBUF (Prop_obuf_I_O)         1.273     3.802 r  bseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.802    bseg[5]
    N4                                                                r  bseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.341ns  (logic 1.407ns (60.098%)  route 0.934ns (39.902%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.551     1.495    display/clk
    SLICE_X32Y23         FDRE                                         r  display/D_pixel_idx_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  display/D_pixel_idx_q_reg[9]/Q
                         net (fo=3, routed)           0.934     2.570    mataddr_OBUF[3]
    P9                   OBUF (Prop_obuf_I_O)         1.266     3.836 r  mataddr_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.836    mataddr[3]
    P9                                                                r  mataddr[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.343ns  (logic 1.456ns (62.160%)  route 0.886ns (37.840%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.558     1.502    bseg_driver/ctr/clk
    SLICE_X56Y27         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y27         FDRE (Prop_fdre_C_Q)         0.164     1.666 f  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.474     2.140    bseg_driver/ctr/S[1]
    SLICE_X60Y30         LUT2 (Prop_lut2_I1_O)        0.045     2.185 r  bseg_driver/ctr/bseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.412     2.597    bseg_OBUF[7]
    T2                   OBUF (Prop_obuf_I_O)         1.247     3.844 r  bseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.844    bseg[7]
    T2                                                                r  bseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.369ns  (logic 1.418ns (59.826%)  route 0.952ns (40.174%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.551     1.495    display/clk
    SLICE_X32Y23         FDRE                                         r  display/D_pixel_idx_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  display/D_pixel_idx_q_reg[8]/Q
                         net (fo=4, routed)           0.952     2.588    mataddr_OBUF[2]
    R8                   OBUF (Prop_obuf_I_O)         1.277     3.864 r  mataddr_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.864    mataddr[2]
    R8                                                                r  mataddr[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.363ns  (logic 1.499ns (63.424%)  route 0.864ns (36.576%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.558     1.502    bseg_driver/ctr/clk
    SLICE_X56Y27         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y27         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.474     2.140    bseg_driver/ctr/S[1]
    SLICE_X60Y30         LUT2 (Prop_lut2_I0_O)        0.044     2.184 r  bseg_driver/ctr/bseg_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.390     2.574    bseg_OBUF[8]
    P5                   OBUF (Prop_obuf_I_O)         1.291     3.865 r  bseg_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.865    bseg[8]
    P5                                                                r  bseg[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matoe
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.383ns  (logic 1.433ns (60.146%)  route 0.950ns (39.854%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.553     1.497    display/clk
    SLICE_X30Y21         FDRE                                         r  display/D_latch_blank_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         FDRE (Prop_fdre_C_Q)         0.164     1.661 r  display/D_latch_blank_q_reg[0]/Q
                         net (fo=1, routed)           0.950     2.610    matoe_OBUF
    T8                   OBUF (Prop_obuf_I_O)         1.269     3.879 r  matoe_OBUF_inst/O
                         net (fo=0)                   0.000     3.879    matoe
    T8                                                                r  matoe (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.397ns  (logic 1.432ns (59.740%)  route 0.965ns (40.260%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.554     1.498    display/clk
    SLICE_X30Y20         FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDRE (Prop_fdre_C_Q)         0.164     1.662 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           0.965     2.627    matclk_OBUF
    T5                   OBUF (Prop_obuf_I_O)         1.268     3.895 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.895    matclk
    T5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matlat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.521ns  (logic 1.420ns (56.342%)  route 1.100ns (43.658%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.553     1.497    display/clk
    SLICE_X31Y21         FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y21         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=19, routed)          1.100     2.738    matlat_OBUF
    R6                   OBUF (Prop_obuf_I_O)         1.279     4.017 r  matlat_OBUF_inst/O
                         net (fo=0)                   0.000     4.017    matlat
    R6                                                                r  matlat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.584ns  (logic 1.366ns (52.859%)  route 1.218ns (47.141%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.552     1.496    display/clk
    SLICE_X34Y22         FDRE                                         r  display/D_rgb_data_0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDRE (Prop_fdre_C_Q)         0.164     1.660 r  display/D_rgb_data_0_q_reg[2]/Q
                         net (fo=1, routed)           1.218     2.878    mattop_OBUF[2]
    K5                   OBUF (Prop_obuf_I_O)         1.202     4.079 r  mattop_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.079    mattop[2]
    K5                                                                r  mattop[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.838ns  (logic 1.643ns (33.955%)  route 3.196ns (66.045%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.888     3.407    reset_cond/butt_reset_IBUF
    SLICE_X28Y24         LUT1 (Prop_lut1_I0_O)        0.124     3.531 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.307     4.838    reset_cond/M_reset_cond_in
    SLICE_X37Y15         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.439     4.844    reset_cond/clk
    SLICE_X37Y15         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.502ns  (logic 1.643ns (36.490%)  route 2.859ns (63.510%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.888     3.407    reset_cond/butt_reset_IBUF
    SLICE_X28Y24         LUT1 (Prop_lut1_I0_O)        0.124     3.531 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.971     4.502    reset_cond/M_reset_cond_in
    SLICE_X34Y19         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.433     4.838    reset_cond/clk
    SLICE_X34Y19         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.352ns  (logic 1.641ns (37.717%)  route 2.711ns (62.283%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         1.517     1.517 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.711     4.228    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X42Y10         LUT1 (Prop_lut1_I0_O)        0.124     4.352 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     4.352    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X42Y10         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.445     4.850    cond_butt_next_play/sync/clk
    SLICE_X42Y10         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.181ns  (logic 1.643ns (39.295%)  route 2.538ns (60.705%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.888     3.407    reset_cond/butt_reset_IBUF
    SLICE_X28Y24         LUT1 (Prop_lut1_I0_O)        0.124     3.531 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.650     4.181    reset_cond/M_reset_cond_in
    SLICE_X34Y23         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.429     4.834    reset_cond/clk
    SLICE_X34Y23         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.181ns  (logic 1.643ns (39.295%)  route 2.538ns (60.705%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.888     3.407    reset_cond/butt_reset_IBUF
    SLICE_X28Y24         LUT1 (Prop_lut1_I0_O)        0.124     3.531 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.650     4.181    reset_cond/M_reset_cond_in
    SLICE_X34Y23         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.429     4.834    reset_cond/clk
    SLICE_X34Y23         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_944186182[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.073ns  (logic 1.640ns (40.267%)  route 2.433ns (59.733%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         1.516     1.516 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           2.433     3.949    forLoop_idx_0_944186182[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X32Y3          LUT1 (Prop_lut1_I0_O)        0.124     4.073 r  forLoop_idx_0_944186182[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     4.073    forLoop_idx_0_944186182[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X32Y3          FDRE                                         r  forLoop_idx_0_944186182[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.445     4.850    forLoop_idx_0_944186182[0].cond_butt_sel_desel/sync/clk
    SLICE_X32Y3          FDRE                                         r  forLoop_idx_0_944186182[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1039735317[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.045ns  (logic 1.653ns (40.866%)  route 2.392ns (59.134%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         1.529     1.529 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.392     3.921    forLoop_idx_0_1039735317[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y4          LUT1 (Prop_lut1_I0_O)        0.124     4.045 r  forLoop_idx_0_1039735317[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     4.045    forLoop_idx_0_1039735317[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X28Y4          FDRE                                         r  forLoop_idx_0_1039735317[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.447     4.852    forLoop_idx_0_1039735317[3].cond_butt_dirs/sync/clk
    SLICE_X28Y4          FDRE                                         r  forLoop_idx_0_1039735317[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1039735317[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.037ns  (logic 1.630ns (40.386%)  route 2.406ns (59.614%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.406     3.913    forLoop_idx_0_1039735317[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X33Y2          LUT1 (Prop_lut1_I0_O)        0.124     4.037 r  forLoop_idx_0_1039735317[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     4.037    forLoop_idx_0_1039735317[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X33Y2          FDRE                                         r  forLoop_idx_0_1039735317[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.446     4.851    forLoop_idx_0_1039735317[0].cond_butt_dirs/sync/clk
    SLICE_X33Y2          FDRE                                         r  forLoop_idx_0_1039735317[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1039735317[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.860ns  (logic 1.658ns (42.968%)  route 2.201ns (57.032%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.201     3.736    forLoop_idx_0_1039735317[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y4          LUT1 (Prop_lut1_I0_O)        0.124     3.860 r  forLoop_idx_0_1039735317[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     3.860    forLoop_idx_0_1039735317[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X28Y4          FDRE                                         r  forLoop_idx_0_1039735317[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.447     4.852    forLoop_idx_0_1039735317[2].cond_butt_dirs/sync/clk
    SLICE_X28Y4          FDRE                                         r  forLoop_idx_0_1039735317[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1039735317[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.583ns  (logic 1.624ns (45.326%)  route 1.959ns (54.674%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.959     3.459    forLoop_idx_0_1039735317[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X12Y3          LUT1 (Prop_lut1_I0_O)        0.124     3.583 r  forLoop_idx_0_1039735317[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     3.583    forLoop_idx_0_1039735317[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X12Y3          FDRE                                         r  forLoop_idx_0_1039735317[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.450     4.855    forLoop_idx_0_1039735317[1].cond_butt_dirs/sync/clk
    SLICE_X12Y3          FDRE                                         r  forLoop_idx_0_1039735317[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_944186182[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.116ns  (logic 0.327ns (29.314%)  route 0.789ns (70.686%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         0.282     0.282 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.789     1.071    forLoop_idx_0_944186182[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X12Y8          LUT1 (Prop_lut1_I0_O)        0.045     1.116 r  forLoop_idx_0_944186182[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.116    forLoop_idx_0_944186182[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X12Y8          FDRE                                         r  forLoop_idx_0_944186182[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.835     2.025    forLoop_idx_0_944186182[1].cond_butt_sel_desel/sync/clk
    SLICE_X12Y8          FDRE                                         r  forLoop_idx_0_944186182[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1039735317[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.133ns  (logic 0.313ns (27.611%)  route 0.820ns (72.389%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.820     1.088    forLoop_idx_0_1039735317[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X12Y3          LUT1 (Prop_lut1_I0_O)        0.045     1.133 r  forLoop_idx_0_1039735317[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.133    forLoop_idx_0_1039735317[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X12Y3          FDRE                                         r  forLoop_idx_0_1039735317[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.836     2.026    forLoop_idx_0_1039735317[1].cond_butt_dirs/sync/clk
    SLICE_X12Y3          FDRE                                         r  forLoop_idx_0_1039735317[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1039735317[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.365ns  (logic 0.347ns (25.400%)  route 1.018ns (74.600%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.018     1.320    forLoop_idx_0_1039735317[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y4          LUT1 (Prop_lut1_I0_O)        0.045     1.365 r  forLoop_idx_0_1039735317[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.365    forLoop_idx_0_1039735317[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X28Y4          FDRE                                         r  forLoop_idx_0_1039735317[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.833     2.023    forLoop_idx_0_1039735317[2].cond_butt_dirs/sync/clk
    SLICE_X28Y4          FDRE                                         r  forLoop_idx_0_1039735317[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1039735317[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.389ns  (logic 0.319ns (22.951%)  route 1.070ns (77.049%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.070     1.344    forLoop_idx_0_1039735317[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X33Y2          LUT1 (Prop_lut1_I0_O)        0.045     1.389 r  forLoop_idx_0_1039735317[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.389    forLoop_idx_0_1039735317[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X33Y2          FDRE                                         r  forLoop_idx_0_1039735317[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.833     2.023    forLoop_idx_0_1039735317[0].cond_butt_dirs/sync/clk
    SLICE_X33Y2          FDRE                                         r  forLoop_idx_0_1039735317[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1039735317[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.394ns  (logic 0.341ns (24.483%)  route 1.053ns (75.517%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.053     1.349    forLoop_idx_0_1039735317[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y4          LUT1 (Prop_lut1_I0_O)        0.045     1.394 r  forLoop_idx_0_1039735317[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.394    forLoop_idx_0_1039735317[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X28Y4          FDRE                                         r  forLoop_idx_0_1039735317[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.833     2.023    forLoop_idx_0_1039735317[3].cond_butt_dirs/sync/clk
    SLICE_X28Y4          FDRE                                         r  forLoop_idx_0_1039735317[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_944186182[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.412ns  (logic 0.329ns (23.278%)  route 1.083ns (76.722%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         0.284     0.284 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.083     1.367    forLoop_idx_0_944186182[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X32Y3          LUT1 (Prop_lut1_I0_O)        0.045     1.412 r  forLoop_idx_0_944186182[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.412    forLoop_idx_0_944186182[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X32Y3          FDRE                                         r  forLoop_idx_0_944186182[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.832     2.022    forLoop_idx_0_944186182[0].cond_butt_sel_desel/sync/clk
    SLICE_X32Y3          FDRE                                         r  forLoop_idx_0_944186182[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.414ns  (logic 0.331ns (23.426%)  route 1.083ns (76.574%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.851     1.137    reset_cond/butt_reset_IBUF
    SLICE_X28Y24         LUT1 (Prop_lut1_I0_O)        0.045     1.182 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.232     1.414    reset_cond/M_reset_cond_in
    SLICE_X34Y23         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.816     2.006    reset_cond/clk
    SLICE_X34Y23         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.414ns  (logic 0.331ns (23.426%)  route 1.083ns (76.574%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.851     1.137    reset_cond/butt_reset_IBUF
    SLICE_X28Y24         LUT1 (Prop_lut1_I0_O)        0.045     1.182 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.232     1.414    reset_cond/M_reset_cond_in
    SLICE_X34Y23         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.816     2.006    reset_cond/clk
    SLICE_X34Y23         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.509ns  (logic 0.330ns (21.855%)  route 1.180ns (78.145%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.180     1.464    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X42Y10         LUT1 (Prop_lut1_I0_O)        0.045     1.509 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.509    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X42Y10         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.831     2.021    cond_butt_next_play/sync/clk
    SLICE_X42Y10         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.540ns  (logic 0.331ns (21.519%)  route 1.208ns (78.481%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.851     1.137    reset_cond/butt_reset_IBUF
    SLICE_X28Y24         LUT1 (Prop_lut1_I0_O)        0.045     1.182 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.357     1.540    reset_cond/M_reset_cond_in
    SLICE_X34Y19         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.821     2.011    reset_cond/clk
    SLICE_X34Y19         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C





