# computer_architecture-an-cache-simulator
Cache Simulator Level one L1 and level two L2 cache parameters are read from file (block size, line per set and set per cache). The 32 bit address is divided into tag bits (t), set index bits (s) and block offset bits (b) s = log2(#sets)   b = log2(block size)  t=32-s-b
