

================================================================
== Vivado HLS Report for 'conv_2'
================================================================
* Date:           Mon May 13 18:06:51 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        c_cnn
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  50.00|    31.477|        6.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  246401|  246401|  246401|  246401|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                                  |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- loop_chout_loop_hout_loop_wout  |  246400|  246400|       154|          -|          -|  1600|    no    |
        | + loop_chin_loop_ky_loop_kx      |     150|     150|         2|          1|          1|   150|    yes   |
        +----------------------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    769|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     305|    705|
|Memory           |        8|      -|      32|      8|
|Multiplexer      |        -|      -|       -|    162|
|Register         |        -|      -|     195|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        8|      5|     532|   1644|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        2|      2|   ~0   |      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+----------------------+---------+-------+-----+-----+
    |top_net_fadd_32nsbkb_U14  |top_net_fadd_32nsbkb  |        0|      2|  177|  385|
    |top_net_fmul_32nscud_U15  |top_net_fmul_32nscud  |        0|      3|  128|  320|
    +--------------------------+----------------------+---------+-------+-----+-----+
    |Total                     |                      |        0|      5|  305|  705|
    +--------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +-------------+------------------+---------+----+----+------+-----+------+-------------+
    |    Memory   |      Module      | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------+------------------+---------+----+----+------+-----+------+-------------+
    |c2_bias_U    |conv_2_c2_bias    |        0|  32|   8|    16|   32|     1|          512|
    |c2_weight_U  |conv_2_c2_weight  |        8|   0|   0|  2400|   32|     1|        76800|
    +-------------+------------------+---------+----+----+------+-----+------+-------------+
    |Total        |                  |        8|  32|   8|  2416|   64|     2|        77312|
    +-------------+------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |cin_s_fu_708_p2                    |     +    |      0|  0|  12|           3|           1|
    |cout_s_fu_372_p2                   |     +    |      0|  0|  15|           1|           5|
    |h_1_fu_487_p2                      |     +    |      0|  0|  13|           1|           4|
    |indvar_flatten51_op_fu_1089_p2     |     +    |      0|  0|  15|           8|           1|
    |indvar_flatten_next1_3_fu_352_p2   |     +    |      0|  0|  13|           1|          11|
    |indvar_flatten_next1_fu_688_p2     |     +    |      0|  0|  15|           8|           1|
    |indvar_flatten_op_fu_1052_p2       |     +    |      0|  0|  15|           6|           1|
    |tmp2_fu_330_p2                     |     +    |      0|  0|  15|           6|           6|
    |tmp2_mid1_fu_519_p2                |     +    |      0|  0|  15|           6|           6|
    |tmp3_fu_629_p2                     |     +    |      0|  0|  10|           8|           8|
    |tmp3_mid1_fu_908_p2                |     +    |      0|  0|  10|           8|           8|
    |tmp4_fu_666_p2                     |     +    |      0|  0|  15|           9|           9|
    |tmp4_mid1_fu_953_p2                |     +    |      0|  0|  15|           9|           9|
    |tmp5_fu_1001_p2                    |     +    |      0|  0|  10|          12|          12|
    |tmp6_fu_1021_p2                    |     +    |      0|  0|  13|          11|          11|
    |tmp7_fu_1066_p2                    |     +    |      0|  0|  15|           9|           9|
    |tmp_37_fu_340_p2                   |     +    |      0|  0|  15|           8|           8|
    |tmp_37_mid1_fu_529_p2              |     +    |      0|  0|  15|           8|           8|
    |tmp_37_mid_fu_455_p2               |     +    |      0|  0|  15|           8|           8|
    |tmp_43_fu_600_p2                   |     +    |      0|  0|  15|           8|           8|
    |tmp_43_mid1_fu_756_p2              |     +    |      0|  0|  15|           8|           8|
    |tmp_46_fu_1074_p2                  |     +    |      0|  0|  13|          11|          11|
    |tmp_51_fu_635_p2                   |     +    |      0|  0|  10|           8|           8|
    |tmp_51_mid1_fu_914_p2              |     +    |      0|  0|  10|           8|           8|
    |tmp_51_mid_fu_797_p2               |     +    |      0|  0|  15|           8|           8|
    |tmp_56_fu_1007_p2                  |     +    |      0|  0|  10|          12|          12|
    |tmp_58_fu_1031_p2                  |     +    |      0|  0|  17|          13|          13|
    |tmp_fu_676_p2                      |     +    |      0|  0|  13|          11|          11|
    |tmp_mid1_fu_963_p2                 |     +    |      0|  0|  13|          11|          11|
    |tmp_mid_fu_840_p2                  |     +    |      0|  0|  13|          11|          11|
    |w_1_fu_1084_p2                     |     +    |      0|  0|  13|           4|           1|
    |x_1_fu_1046_p2                     |     +    |      0|  0|  12|           3|           1|
    |y_1_fu_880_p2                      |     +    |      0|  0|  12|           3|           1|
    |tmp_32_fu_320_p2                   |     -    |      0|  0|  15|           8|           8|
    |tmp_32_mid1_fu_428_p2              |     -    |      0|  0|  15|           8|           8|
    |tmp_42_fu_594_p2                   |     -    |      0|  0|  15|           8|           8|
    |tmp_42_mid1_fu_742_p2              |     -    |      0|  0|  15|           8|           8|
    |tmp_52_fu_660_p2                   |     -    |      0|  0|  12|          12|          12|
    |tmp_52_mid1_fu_939_p2              |     -    |      0|  0|  12|          12|          12|
    |tmp_52_mid_fu_822_p2               |     -    |      0|  0|  12|          12|          12|
    |exitcond5_mid_fu_481_p2            |    and   |      0|  0|   2|           1|           1|
    |exitcond_mid_fu_866_p2             |    and   |      0|  0|   2|           1|           1|
    |exitcond1_fu_860_p2                |   icmp   |      0|  0|   9|           3|           3|
    |exitcond_flatten6_fu_358_p2        |   icmp   |      0|  0|  11|           8|           7|
    |exitcond_flatten7_fu_682_p2        |   icmp   |      0|  0|  11|           8|           8|
    |exitcond_flatten8_fu_694_p2        |   icmp   |      0|  0|  11|           6|           5|
    |exitcond_flatten_fu_346_p2         |   icmp   |      0|  0|  13|          11|          10|
    |exitcond_fu_475_p2                 |   icmp   |      0|  0|   9|           4|           4|
    |tmp_12_fu_493_p2                   |    or    |      0|  0|   2|           1|           1|
    |tmp_13_fu_886_p2                   |    or    |      0|  0|   2|           1|           1|
    |c2_bias_load_mid2_v_fu_442_p3      |  select  |      0|  0|   5|           1|           5|
    |cin_mid2_fu_872_p3                 |  select  |      0|  0|   3|           1|           3|
    |h_cast_mid2_fu_507_p3              |  select  |      0|  0|   4|           1|           4|
    |h_mid_fu_364_p3                    |  select  |      0|  0|   4|           1|           1|
    |indvar_flatten_next1_2_fu_1095_p3  |  select  |      0|  0|   8|           1|           1|
    |indvar_flatten_next_fu_1058_p3     |  select  |      0|  0|   6|           1|           1|
    |p_shl2_cast_mid2_fu_394_p3         |  select  |      0|  0|   7|           1|           7|
    |p_shl3_cast1_mid2_fu_412_p3        |  select  |      0|  0|   5|           1|           5|
    |p_shl4_mid277_v_v_fu_461_p3        |  select  |      0|  0|   8|           1|           8|
    |p_shl4_mid2_v_v_fu_535_p3          |  select  |      0|  0|   8|           1|           8|
    |p_shl6_cast_mid2_fu_785_p3         |  select  |      0|  0|  10|           1|          10|
    |tmp_32_mid2_fu_434_p3              |  select  |      0|  0|   8|           1|           8|
    |tmp_42_mid2_fu_748_p3              |  select  |      0|  0|   8|           1|           8|
    |tmp_43_cast_mid2_fu_761_p3         |  select  |      0|  0|   8|           1|           8|
    |tmp_52_mid2_fu_945_p3              |  select  |      0|  0|  12|           1|          12|
    |tmp_52_mid3_fu_828_p3              |  select  |      0|  0|  12|           1|          12|
    |tmp_mid2_fu_969_p3                 |  select  |      0|  0|  11|           1|          11|
    |tmp_mid4_fu_846_p3                 |  select  |      0|  0|  11|           1|          11|
    |w_mid2_fu_499_p3                   |  select  |      0|  0|   4|           1|           1|
    |x_mid2_fu_892_p3                   |  select  |      0|  0|   3|           1|           1|
    |y_mid2_fu_985_p3                   |  select  |      0|  0|   3|           1|           3|
    |y_mid_fu_700_p3                    |  select  |      0|  0|   3|           1|           1|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    |not_exitcond_flatten_8_fu_469_p2   |    xor   |      0|  0|   2|           1|           2|
    |not_exitcond_flatten_fu_854_p2     |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 769|         388|         483|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  33|          6|    1|          6|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |cin_reg_221              |   9|          2|    3|          6|
    |cout_reg_165             |   9|          2|    5|         10|
    |grp_fu_277_p0            |  15|          3|   32|         96|
    |h_reg_188                |   9|          2|    4|          8|
    |indvar_flatten3_reg_154  |   9|          2|   11|         22|
    |indvar_flatten4_reg_176  |   9|          2|    8|         16|
    |indvar_flatten5_reg_210  |   9|          2|    8|         16|
    |indvar_flatten_reg_232   |   9|          2|    6|         12|
    |output_buffer_2_reg_254  |   9|          2|   32|         64|
    |w_reg_199                |   9|          2|    4|          8|
    |x_reg_266                |   9|          2|    3|          6|
    |y_reg_243                |   9|          2|    3|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 162|         34|  121|        279|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |   5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |c2_bias_load_mid2_v_reg_1121     |   5|   0|    5|          0|
    |c2_bias_load_reg_1150            |  32|   0|   32|          0|
    |cin_reg_221                      |   3|   0|    3|          0|
    |cout_reg_165                     |   5|   0|    5|          0|
    |exitcond_flatten6_reg_1110       |   1|   0|    1|          0|
    |exitcond_flatten7_reg_1182       |   1|   0|    1|          0|
    |h_cast_mid2_cast_reg_1155        |   4|   0|    8|          4|
    |h_cast_mid2_reg_1138             |   4|   0|    4|          0|
    |h_reg_188                        |   4|   0|    4|          0|
    |indvar_flatten3_reg_154          |  11|   0|   11|          0|
    |indvar_flatten4_reg_176          |   8|   0|    8|          0|
    |indvar_flatten5_reg_210          |   8|   0|    8|          0|
    |indvar_flatten_next1_3_reg_1105  |  11|   0|   11|          0|
    |indvar_flatten_reg_232           |   6|   0|    6|          0|
    |output_buffer_2_reg_254          |  32|   0|   32|          0|
    |p_shl4_mid2_reg_1162             |   8|   0|   11|          3|
    |p_shl4_mid2_v_v_reg_1144         |   8|   0|    8|          0|
    |p_shl5_mid2_reg_1167             |   8|   0|    9|          1|
    |tmp_32_mid2_reg_1115             |   7|   0|    8|          1|
    |w_cast2_reg_1177                 |   4|   0|   12|          8|
    |w_cast_reg_1172                  |   4|   0|    9|          5|
    |w_mid2_reg_1131                  |   4|   0|    4|          0|
    |w_reg_199                        |   4|   0|    4|          0|
    |x_reg_266                        |   3|   0|    3|          0|
    |y_reg_243                        |   3|   0|    3|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 195|   0|  217|         22|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |    conv.2    | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |    conv.2    | return value |
|ap_start           |  in |    1| ap_ctrl_hs |    conv.2    | return value |
|ap_done            | out |    1| ap_ctrl_hs |    conv.2    | return value |
|ap_idle            | out |    1| ap_ctrl_hs |    conv.2    | return value |
|ap_ready           | out |    1| ap_ctrl_hs |    conv.2    | return value |
|in_r_address0      | out |   11|  ap_memory |     in_r     |     array    |
|in_r_ce0           | out |    1|  ap_memory |     in_r     |     array    |
|in_r_q0            |  in |   32|  ap_memory |     in_r     |     array    |
|output_r_address0  | out |   11|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |   32|  ap_memory |   output_r   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

