// Seed: 1119834193
`timescale 1 ps / 1ps
`define pp_4 0
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  inout id_3;
  input id_2;
  input id_1;
  logic id_4 = 1;
endmodule
