tri_mode_ethernet_mac_0_block_sync_block.v,verilog,xil_defaultlib,../../../ip/tri_mode_ethernet_mac_0/synth/common/tri_mode_ethernet_mac_0_block_sync_block.v,
tri_mode_ethernet_mac_0_syncer_level.v,verilog,xil_defaultlib,../../../ip/tri_mode_ethernet_mac_0/example_design/common/tri_mode_ethernet_mac_0_syncer_level.v,
tri_mode_ethernet_mac_0_axi4_lite_ipif_top.vhd,vhdl,xil_defaultlib,../../../ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_axi4_lite_ipif_top.vhd,
tri_mode_ethernet_mac_0_axi4_lite_ipif_wrapper.v,verilog,xil_defaultlib,../../../ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_axi4_lite_ipif_wrapper.v,
tri_mode_ethernet_mac_0_clk_en_gen.v,verilog,xil_defaultlib,../../../ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_clk_en_gen.v,
tri_mode_ethernet_mac_0_rgmii_v2_0_if.v,verilog,xil_defaultlib,../../../ip/tri_mode_ethernet_mac_0/synth/physical/tri_mode_ethernet_mac_0_rgmii_v2_0_if.v,
tri_mode_ethernet_mac_0_block.v,verilog,xil_defaultlib,../../../ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_block.v,
tri_mode_ethernet_mac_0.v,verilog,xil_defaultlib,../../../ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
