

================================================================
== Vitis HLS Report for 'compute_Pipeline_VITIS_LOOP_243_16_VITIS_LOOP_244_17'
================================================================
* Date:           Sat Nov 19 14:51:59 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        center-reduced-max-sharing
* Solution:       zcu104 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.861 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4102|     4102|  41.020 us|  41.020 us|  4102|  4102|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_243_16_VITIS_LOOP_244_17  |     4100|     4100|         6|          1|          1|  4096|       yes|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.41>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 9 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten27 = alloca i32 1"   --->   Operation 11 'alloca' 'indvar_flatten27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_6_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_6_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten27"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 17 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %j"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc194"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten27_load = load i13 %indvar_flatten27" [center-reduced-max-sharing/src/correlation.cpp:243]   --->   Operation 20 'load' 'indvar_flatten27_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.00ns)   --->   "%icmp_ln243 = icmp_eq  i13 %indvar_flatten27_load, i13 4096" [center-reduced-max-sharing/src/correlation.cpp:243]   --->   Operation 21 'icmp' 'icmp_ln243' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.82ns)   --->   "%add_ln243 = add i13 %indvar_flatten27_load, i13 1" [center-reduced-max-sharing/src/correlation.cpp:243]   --->   Operation 22 'add' 'add_ln243' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln243 = br i1 %icmp_ln243, void %fpga_resource_limit_hint.for.inc194.1_begin, void %for.end199.exitStub" [center-reduced-max-sharing/src/correlation.cpp:243]   --->   Operation 23 'br' 'br_ln243' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%j_load = load i7 %j" [center-reduced-max-sharing/src/correlation.cpp:244]   --->   Operation 24 'load' 'j_load' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%i_load = load i7 %i" [center-reduced-max-sharing/src/correlation.cpp:243]   --->   Operation 25 'load' 'i_load' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.81ns)   --->   "%icmp_ln244 = icmp_eq  i7 %j_load, i7 64" [center-reduced-max-sharing/src/correlation.cpp:244]   --->   Operation 26 'icmp' 'icmp_ln244' <Predicate = (!icmp_ln243)> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.36ns)   --->   "%select_ln250 = select i1 %icmp_ln244, i7 0, i7 %j_load" [center-reduced-max-sharing/src/correlation.cpp:250]   --->   Operation 27 'select' 'select_ln250' <Predicate = (!icmp_ln243)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.77ns)   --->   "%add_ln243_1 = add i7 %i_load, i7 1" [center-reduced-max-sharing/src/correlation.cpp:243]   --->   Operation 28 'add' 'add_ln243_1' <Predicate = (!icmp_ln243)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.36ns)   --->   "%select_ln250_1 = select i1 %icmp_ln244, i7 %add_ln243_1, i7 %i_load" [center-reduced-max-sharing/src/correlation.cpp:250]   --->   Operation 29 'select' 'select_ln250_1' <Predicate = (!icmp_ln243)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_2" [center-reduced-max-sharing/src/correlation.cpp:244]   --->   Operation 30 'specregionbegin' 'rbegin' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_24" [center-reduced-max-sharing/src/correlation.cpp:244]   --->   Operation 31 'specregionbegin' 'rbegin1' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%rbegin2 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_16" [center-reduced-max-sharing/src/correlation.cpp:244]   --->   Operation 32 'specregionbegin' 'rbegin2' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %select_ln250, i32 1, i32 5" [center-reduced-max-sharing/src/correlation.cpp:250]   --->   Operation 33 'partselect' 'lshr_ln' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln250 = zext i5 %lshr_ln" [center-reduced-max-sharing/src/correlation.cpp:250]   --->   Operation 34 'zext' 'zext_ln250' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln250 = trunc i7 %select_ln250_1" [center-reduced-max-sharing/src/correlation.cpp:250]   --->   Operation 35 'trunc' 'trunc_ln250' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%add_ln4 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln250, i5 %lshr_ln" [center-reduced-max-sharing/src/correlation.cpp:250]   --->   Operation 36 'bitconcatenate' 'add_ln4' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln250_1 = zext i11 %add_ln4" [center-reduced-max-sharing/src/correlation.cpp:250]   --->   Operation 37 'zext' 'zext_ln250_1' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%reg_file_2_0_addr = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln250_1" [center-reduced-max-sharing/src/correlation.cpp:250]   --->   Operation 38 'getelementptr' 'reg_file_2_0_addr' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%reg_file_2_1_addr = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln250_1" [center-reduced-max-sharing/src/correlation.cpp:250]   --->   Operation 39 'getelementptr' 'reg_file_2_1_addr' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln250_1 = trunc i7 %select_ln250" [center-reduced-max-sharing/src/correlation.cpp:250]   --->   Operation 40 'trunc' 'trunc_ln250_1' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_1 : Operation 41 [2/2] (1.23ns)   --->   "%reg_file_2_0_load = load i11 %reg_file_2_0_addr" [center-reduced-max-sharing/src/correlation.cpp:250]   --->   Operation 41 'load' 'reg_file_2_0_load' <Predicate = (!icmp_ln243)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 42 [2/2] (1.23ns)   --->   "%reg_file_2_1_load = load i11 %reg_file_2_1_addr" [center-reduced-max-sharing/src/correlation.cpp:250]   --->   Operation 42 'load' 'reg_file_2_1_load' <Predicate = (!icmp_ln243)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%reg_file_6_0_addr = getelementptr i16 %reg_file_6_0, i64 0, i64 %zext_ln250" [center-reduced-max-sharing/src/correlation.cpp:251]   --->   Operation 43 'getelementptr' 'reg_file_6_0_addr' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%reg_file_6_1_addr = getelementptr i16 %reg_file_6_1, i64 0, i64 %zext_ln250" [center-reduced-max-sharing/src/correlation.cpp:251]   --->   Operation 44 'getelementptr' 'reg_file_6_1_addr' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_1 : Operation 45 [2/2] (1.23ns)   --->   "%reg_file_6_0_load = load i11 %reg_file_6_0_addr" [center-reduced-max-sharing/src/correlation.cpp:251]   --->   Operation 45 'load' 'reg_file_6_0_load' <Predicate = (!icmp_ln243)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 46 [2/2] (1.23ns)   --->   "%reg_file_6_1_load = load i11 %reg_file_6_1_addr" [center-reduced-max-sharing/src/correlation.cpp:251]   --->   Operation 46 'load' 'reg_file_6_1_load' <Predicate = (!icmp_ln243)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln252 = br i1 %trunc_ln250_1, void %arrayidx184119.case.0, void %arrayidx184119.case.1" [center-reduced-max-sharing/src/correlation.cpp:252]   --->   Operation 47 'br' 'br_ln252' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specresourcelimit_ln253 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_17, void @empty_39, void @empty_39, void @empty_39" [center-reduced-max-sharing/src/correlation.cpp:253]   --->   Operation 48 'specresourcelimit' 'specresourcelimit_ln253' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%rend46 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_16, i32 %rbegin2" [center-reduced-max-sharing/src/correlation.cpp:253]   --->   Operation 49 'specregionend' 'rend46' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specresourcelimit_ln253 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_25, void @empty_39, void @empty_39, void @empty_39" [center-reduced-max-sharing/src/correlation.cpp:253]   --->   Operation 50 'specresourcelimit' 'specresourcelimit_ln253' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%rend44 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_24, i32 %rbegin1" [center-reduced-max-sharing/src/correlation.cpp:253]   --->   Operation 51 'specregionend' 'rend44' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specresourcelimit_ln253 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty, void @empty_39, void @empty_39, void @empty_39" [center-reduced-max-sharing/src/correlation.cpp:253]   --->   Operation 52 'specresourcelimit' 'specresourcelimit_ln253' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%rend42 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_2, i32 %rbegin" [center-reduced-max-sharing/src/correlation.cpp:253]   --->   Operation 53 'specregionend' 'rend42' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.77ns)   --->   "%add_ln244 = add i7 %select_ln250, i7 1" [center-reduced-max-sharing/src/correlation.cpp:244]   --->   Operation 54 'add' 'add_ln244' <Predicate = (!icmp_ln243)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.42ns)   --->   "%store_ln244 = store i13 %add_ln243, i13 %indvar_flatten27" [center-reduced-max-sharing/src/correlation.cpp:244]   --->   Operation 55 'store' 'store_ln244' <Predicate = (!icmp_ln243)> <Delay = 0.42>
ST_1 : Operation 56 [1/1] (0.42ns)   --->   "%store_ln244 = store i7 %select_ln250_1, i7 %i" [center-reduced-max-sharing/src/correlation.cpp:244]   --->   Operation 56 'store' 'store_ln244' <Predicate = (!icmp_ln243)> <Delay = 0.42>
ST_1 : Operation 57 [1/1] (0.42ns)   --->   "%store_ln244 = store i7 %add_ln244, i7 %j" [center-reduced-max-sharing/src/correlation.cpp:244]   --->   Operation 57 'store' 'store_ln244' <Predicate = (!icmp_ln243)> <Delay = 0.42>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln244 = br void %for.inc194" [center-reduced-max-sharing/src/correlation.cpp:244]   --->   Operation 58 'br' 'br_ln244' <Predicate = (!icmp_ln243)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.86>
ST_2 : Operation 59 [1/2] (1.23ns)   --->   "%reg_file_2_0_load = load i11 %reg_file_2_0_addr" [center-reduced-max-sharing/src/correlation.cpp:250]   --->   Operation 59 'load' 'reg_file_2_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 60 [1/2] (1.23ns)   --->   "%reg_file_2_1_load = load i11 %reg_file_2_1_addr" [center-reduced-max-sharing/src/correlation.cpp:250]   --->   Operation 60 'load' 'reg_file_2_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 61 [1/1] (0.42ns)   --->   "%val1 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load, i16 %reg_file_2_1_load, i1 %trunc_ln250_1" [center-reduced-max-sharing/src/correlation.cpp:250]   --->   Operation 61 'mux' 'val1' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/2] (1.23ns)   --->   "%reg_file_6_0_load = load i11 %reg_file_6_0_addr" [center-reduced-max-sharing/src/correlation.cpp:251]   --->   Operation 62 'load' 'reg_file_6_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 63 [1/2] (1.23ns)   --->   "%reg_file_6_1_load = load i11 %reg_file_6_1_addr" [center-reduced-max-sharing/src/correlation.cpp:251]   --->   Operation 63 'load' 'reg_file_6_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 64 [1/1] (0.42ns)   --->   "%val2 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_6_0_load, i16 %reg_file_6_1_load, i1 %trunc_ln250_1" [center-reduced-max-sharing/src/correlation.cpp:251]   --->   Operation 64 'mux' 'val2' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [5/5] (4.19ns)   --->   "%div2 = hdiv i16 %val1, i16 %val2" [center-reduced-max-sharing/src/correlation.cpp:252]   --->   Operation 65 'hdiv' 'div2' <Predicate = true> <Delay = 4.19> <CoreInst = "HDiv">   --->   Core 57 'HDiv' <Latency = 4> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'hdiv'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.19>
ST_3 : Operation 66 [4/5] (4.19ns)   --->   "%div2 = hdiv i16 %val1, i16 %val2" [center-reduced-max-sharing/src/correlation.cpp:252]   --->   Operation 66 'hdiv' 'div2' <Predicate = true> <Delay = 4.19> <CoreInst = "HDiv">   --->   Core 57 'HDiv' <Latency = 4> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'hdiv'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.19>
ST_4 : Operation 67 [3/5] (4.19ns)   --->   "%div2 = hdiv i16 %val1, i16 %val2" [center-reduced-max-sharing/src/correlation.cpp:252]   --->   Operation 67 'hdiv' 'div2' <Predicate = true> <Delay = 4.19> <CoreInst = "HDiv">   --->   Core 57 'HDiv' <Latency = 4> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'hdiv'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.19>
ST_5 : Operation 68 [2/5] (4.19ns)   --->   "%div2 = hdiv i16 %val1, i16 %val2" [center-reduced-max-sharing/src/correlation.cpp:252]   --->   Operation 68 'hdiv' 'div2' <Predicate = true> <Delay = 4.19> <CoreInst = "HDiv">   --->   Core 57 'HDiv' <Latency = 4> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'hdiv'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 78 'ret' 'ret_ln0' <Predicate = (icmp_ln243)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.43>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_243_16_VITIS_LOOP_244_17_str"   --->   Operation 69 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 70 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%specpipeline_ln249 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_39" [center-reduced-max-sharing/src/correlation.cpp:249]   --->   Operation 71 'specpipeline' 'specpipeline_ln249' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%specloopname_ln132 = specloopname void @_ssdm_op_SpecLoopName, void @empty_41" [center-reduced-max-sharing/src/correlation.cpp:132]   --->   Operation 72 'specloopname' 'specloopname_ln132' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/5] (4.19ns)   --->   "%div2 = hdiv i16 %val1, i16 %val2" [center-reduced-max-sharing/src/correlation.cpp:252]   --->   Operation 73 'hdiv' 'div2' <Predicate = true> <Delay = 4.19> <CoreInst = "HDiv">   --->   Core 57 'HDiv' <Latency = 4> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'hdiv'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (1.23ns)   --->   "%store_ln252 = store i16 %div2, i11 %reg_file_2_0_addr" [center-reduced-max-sharing/src/correlation.cpp:252]   --->   Operation 74 'store' 'store_ln252' <Predicate = (!trunc_ln250_1)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln252 = br void %fpga_resource_limit_hint.for.inc194.3_end" [center-reduced-max-sharing/src/correlation.cpp:252]   --->   Operation 75 'br' 'br_ln252' <Predicate = (!trunc_ln250_1)> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (1.23ns)   --->   "%store_ln252 = store i16 %div2, i11 %reg_file_2_1_addr" [center-reduced-max-sharing/src/correlation.cpp:252]   --->   Operation 76 'store' 'store_ln252' <Predicate = (trunc_ln250_1)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln252 = br void %fpga_resource_limit_hint.for.inc194.3_end" [center-reduced-max-sharing/src/correlation.cpp:252]   --->   Operation 77 'br' 'br_ln252' <Predicate = (trunc_ln250_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.41ns
The critical path consists of the following:
	'alloca' operation ('j') [5]  (0 ns)
	'load' operation ('j_load', center-reduced-max-sharing/src/correlation.cpp:244) on local variable 'j' [22]  (0 ns)
	'icmp' operation ('icmp_ln244', center-reduced-max-sharing/src/correlation.cpp:244) [26]  (0.817 ns)
	'select' operation ('select_ln250_1', center-reduced-max-sharing/src/correlation.cpp:250) [29]  (0.36 ns)
	'getelementptr' operation ('reg_file_2_0_addr', center-reduced-max-sharing/src/correlation.cpp:250) [40]  (0 ns)
	'load' operation ('reg_file_2_0_load', center-reduced-max-sharing/src/correlation.cpp:250) on array 'reg_file_2_0' [43]  (1.24 ns)

 <State 2>: 5.86ns
The critical path consists of the following:
	'load' operation ('reg_file_2_0_load', center-reduced-max-sharing/src/correlation.cpp:250) on array 'reg_file_2_0' [43]  (1.24 ns)
	'mux' operation ('val1', center-reduced-max-sharing/src/correlation.cpp:250) [45]  (0.427 ns)
	'hdiv' operation ('div2', center-reduced-max-sharing/src/correlation.cpp:252) [51]  (4.2 ns)

 <State 3>: 4.2ns
The critical path consists of the following:
	'hdiv' operation ('div2', center-reduced-max-sharing/src/correlation.cpp:252) [51]  (4.2 ns)

 <State 4>: 4.2ns
The critical path consists of the following:
	'hdiv' operation ('div2', center-reduced-max-sharing/src/correlation.cpp:252) [51]  (4.2 ns)

 <State 5>: 4.2ns
The critical path consists of the following:
	'hdiv' operation ('div2', center-reduced-max-sharing/src/correlation.cpp:252) [51]  (4.2 ns)

 <State 6>: 5.43ns
The critical path consists of the following:
	'hdiv' operation ('div2', center-reduced-max-sharing/src/correlation.cpp:252) [51]  (4.2 ns)
	'store' operation ('store_ln252', center-reduced-max-sharing/src/correlation.cpp:252) of variable 'div2', center-reduced-max-sharing/src/correlation.cpp:252 on array 'reg_file_2_1' [57]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
